<stg><name>array_mult</name>


<trans_list>

<trans id="267" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="9" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="12" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="17" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="20" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="25" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="28" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="33" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="36" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="44" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="32">
<![CDATA[
entry:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="64">
<![CDATA[
entry:1 %mult_acc_data_18_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mult_acc_data_18_loc"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="64">
<![CDATA[
entry:2 %mult_acc_data_16_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mult_acc_data_16_loc"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="64">
<![CDATA[
entry:3 %mult_acc_data_14_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mult_acc_data_14_loc"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="64">
<![CDATA[
entry:4 %mult_acc_data_12_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mult_acc_data_12_loc"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="64">
<![CDATA[
entry:5 %mult_acc_data_10_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mult_acc_data_10_loc"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="64">
<![CDATA[
entry:6 %mult_acc_data_8_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mult_acc_data_8_loc"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="64">
<![CDATA[
entry:7 %mult_acc_data_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mult_acc_data_6_loc"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="64">
<![CDATA[
entry:8 %mult_acc_data_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mult_acc_data_4_loc"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="64">
<![CDATA[
entry:9 %mult_acc_data_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mult_acc_data_2_loc"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="64">
<![CDATA[
entry:10 %mult_acc_data_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mult_acc_data_loc"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="64">
<![CDATA[
entry:27 %in_a_store_data = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_a_store_data"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="64">
<![CDATA[
entry:28 %in_a_store_keep = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_a_store_keep"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="64">
<![CDATA[
entry:29 %in_a_store_strb = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_a_store_strb"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="64">
<![CDATA[
entry:30 %in_a_store_last = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_a_store_last"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
entry:33 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:42 %store_ln21 = store i16 0, i16 %j

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="62" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="16" op_6_bw="2" op_7_bw="2" op_8_bw="1" op_9_bw="0">
<![CDATA[
entry:34 %call_ln0 = call void @array_mult_Pipeline_VITIS_LOOP_26_1, i16 %in_a_store_data, i2 %in_a_store_keep, i2 %in_a_store_strb, i1 %in_a_store_last, i16 %in_a_V_data_V, i2 %in_a_V_keep_V, i2 %in_a_V_strb_V, i1 %in_a_V_last_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="63" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="16" op_6_bw="2" op_7_bw="2" op_8_bw="1" op_9_bw="0">
<![CDATA[
entry:34 %call_ln0 = call void @array_mult_Pipeline_VITIS_LOOP_26_1, i16 %in_a_store_data, i2 %in_a_store_keep, i2 %in_a_store_strb, i1 %in_a_store_last, i16 %in_a_V_data_V, i2 %in_a_V_keep_V, i2 %in_a_V_strb_V, i1 %in_a_V_last_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:35 %empty_18 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:36 %in_a_store_last_addr = getelementptr i1 %in_a_store_last, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="in_a_store_last_addr"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:37 %in_a_store_last_load = load i5 %in_a_store_last_addr

]]></Node>
<StgValue><ssdm name="in_a_store_last_load"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:38 %in_a_store_keep_addr = getelementptr i2 %in_a_store_keep, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="in_a_store_keep_addr"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:39 %mult_acc_keep = load i5 %in_a_store_keep_addr

]]></Node>
<StgValue><ssdm name="mult_acc_keep"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:40 %in_a_store_strb_addr = getelementptr i2 %in_a_store_strb, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="in_a_store_strb_addr"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:41 %mult_acc_strb = load i5 %in_a_store_strb_addr

]]></Node>
<StgValue><ssdm name="mult_acc_strb"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:11 %spectopmodule_ln13 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9

]]></Node>
<StgValue><ssdm name="spectopmodule_ln13"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32" op_22_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_a_V_data_V, i2 %in_a_V_keep_V, i2 %in_a_V_strb_V, i1 %in_a_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_a_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_a_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_a_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_a_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_b, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_b, void @empty_5, i32 0, i32 0, void @empty_1, i32 1, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_b, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_b

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32" op_22_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %result_V_data_V, i2 %result_V_keep_V, i2 %result_V_strb_V, i1 %result_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %result_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %result_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %result_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %result_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_6, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:31 %specaxissidechannel_ln26 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i16 %result_V_data_V, i2 %result_V_keep_V, i2 %result_V_strb_V, i1 0, i1 %result_V_last_V, i1 0, i1 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln26"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:32 %specaxissidechannel_ln26 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i16 %in_a_V_data_V, i2 %in_a_V_keep_V, i2 %in_a_V_strb_V, i1 0, i1 %in_a_V_last_V, i1 0, i1 0, void @empty_8

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln26"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:37 %in_a_store_last_load = load i5 %in_a_store_last_addr

]]></Node>
<StgValue><ssdm name="in_a_store_last_load"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:39 %mult_acc_keep = load i5 %in_a_store_keep_addr

]]></Node>
<StgValue><ssdm name="mult_acc_keep"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:41 %mult_acc_strb = load i5 %in_a_store_strb_addr

]]></Node>
<StgValue><ssdm name="mult_acc_strb"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
entry:43 %br_ln32 = br void %MULT_ACC_LOOP.0.split

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
MULT_ACC_LOOP.0.split:0 %j_15 = load i16 %j

]]></Node>
<StgValue><ssdm name="j_15"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="16">
<![CDATA[
MULT_ACC_LOOP.0.split:1 %empty_19 = trunc i16 %j_15

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
MULT_ACC_LOOP.0.split:4 %call_ln0 = call void @array_mult_Pipeline_MULT_ACC_LOOP, i5 %empty_19, i16 %in_a_store_data, i16 %in_b, i16 %mult_acc_data_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
MULT_ACC_LOOP.0.split:9 %tmp = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %j_15, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="1">
<![CDATA[
MULT_ACC_LOOP.0.split:10 %j_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
MULT_ACC_LOOP.0.split:11 %icmp_ln32 = icmp_slt  i16 %j_1, i16 5

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="99" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
MULT_ACC_LOOP.0.split:4 %call_ln0 = call void @array_mult_Pipeline_MULT_ACC_LOOP, i5 %empty_19, i16 %in_a_store_data, i16 %in_b, i16 %mult_acc_data_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
MULT_ACC_LOOP.0.split:5 %mult_acc_data_loc_load = load i16 %mult_acc_data_loc

]]></Node>
<StgValue><ssdm name="mult_acc_data_loc_load"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
MULT_ACC_LOOP.0.split:6 %cmp_i_i_0 = icmp_eq  i16 %j_15, i16 4

]]></Node>
<StgValue><ssdm name="cmp_i_i_0"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
MULT_ACC_LOOP.0.split:7 %mult_acc_last = and i1 %in_a_store_last_load, i1 %cmp_i_i_0

]]></Node>
<StgValue><ssdm name="mult_acc_last"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="2" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="16" op_6_bw="2" op_7_bw="2" op_8_bw="1" op_9_bw="0">
<![CDATA[
MULT_ACC_LOOP.0.split:8 %write_ln45 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %result_V_data_V, i2 %result_V_keep_V, i2 %result_V_strb_V, i1 %result_V_last_V, i16 %mult_acc_data_loc_load, i2 %mult_acc_keep, i2 %mult_acc_strb, i1 %mult_acc_last

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
MULT_ACC_LOOP.0.split:2 %speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln21"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
MULT_ACC_LOOP.0.split:3 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="16" op_6_bw="2" op_7_bw="2" op_8_bw="1" op_9_bw="0">
<![CDATA[
MULT_ACC_LOOP.0.split:8 %write_ln45 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %result_V_data_V, i2 %result_V_keep_V, i2 %result_V_strb_V, i1 %result_V_last_V, i16 %mult_acc_data_loc_load, i2 %mult_acc_keep, i2 %mult_acc_strb, i1 %mult_acc_last

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
MULT_ACC_LOOP.0.split:12 %br_ln32 = br i1 %icmp_ln32, void %for.inc50, void %MULT_ACC_LOOP.1

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
MULT_ACC_LOOP.1:0 %tmp_1 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %j_15, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
MULT_ACC_LOOP.1:1 %or_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_1, i1 1

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
MULT_ACC_LOOP.1:2 %call_ln36 = call void @array_mult_Pipeline_MULT_ACC_LOOP1, i5 %or_ln, i16 %in_a_store_data, i16 %in_b, i16 %mult_acc_data_2_loc

]]></Node>
<StgValue><ssdm name="call_ln36"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
MULT_ACC_LOOP.1:5 %j_16 = add i16 %j_15, i16 2

]]></Node>
<StgValue><ssdm name="j_16"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
MULT_ACC_LOOP.1:6 %store_ln21 = store i16 %j_16, i16 %j

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="32">
<![CDATA[
for.inc50:0 %j_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50:1 %in_a_store_last_addr_1 = getelementptr i1 %in_a_store_last, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="in_a_store_last_addr_1"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="5">
<![CDATA[
for.inc50:2 %in_a_store_last_load_1 = load i5 %in_a_store_last_addr_1

]]></Node>
<StgValue><ssdm name="in_a_store_last_load_1"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50:3 %in_a_store_keep_addr_1 = getelementptr i2 %in_a_store_keep, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="in_a_store_keep_addr_1"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="5">
<![CDATA[
for.inc50:4 %mult_acc_keep_1 = load i5 %in_a_store_keep_addr_1

]]></Node>
<StgValue><ssdm name="mult_acc_keep_1"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50:5 %in_a_store_strb_addr_1 = getelementptr i2 %in_a_store_strb, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="in_a_store_strb_addr_1"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="5">
<![CDATA[
for.inc50:6 %mult_acc_strb_1 = load i5 %in_a_store_strb_addr_1

]]></Node>
<StgValue><ssdm name="mult_acc_strb_1"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc50:7 %store_ln21 = store i16 0, i16 %j_2

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="121" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
MULT_ACC_LOOP.1:2 %call_ln36 = call void @array_mult_Pipeline_MULT_ACC_LOOP1, i5 %or_ln, i16 %in_a_store_data, i16 %in_b, i16 %mult_acc_data_2_loc

]]></Node>
<StgValue><ssdm name="call_ln36"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="122" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
MULT_ACC_LOOP.1:3 %mult_acc_data_2_loc_load = load i16 %mult_acc_data_2_loc

]]></Node>
<StgValue><ssdm name="mult_acc_data_2_loc_load"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="2" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="16" op_6_bw="2" op_7_bw="2" op_8_bw="1" op_9_bw="0" op_10_bw="0">
<![CDATA[
MULT_ACC_LOOP.1:4 %write_ln45 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %result_V_data_V, i2 %result_V_keep_V, i2 %result_V_strb_V, i1 %result_V_last_V, i16 %mult_acc_data_2_loc_load, i2 %mult_acc_keep, i2 %mult_acc_strb, i1 0

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="124" st_id="12" stage="1" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="16" op_6_bw="2" op_7_bw="2" op_8_bw="1" op_9_bw="0" op_10_bw="0">
<![CDATA[
MULT_ACC_LOOP.1:4 %write_ln45 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %result_V_data_V, i2 %result_V_keep_V, i2 %result_V_strb_V, i1 %result_V_last_V, i16 %mult_acc_data_2_loc_load, i2 %mult_acc_keep, i2 %mult_acc_strb, i1 0

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
MULT_ACC_LOOP.1:7 %br_ln32 = br void %MULT_ACC_LOOP.0.split

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="126" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="5">
<![CDATA[
for.inc50:2 %in_a_store_last_load_1 = load i5 %in_a_store_last_addr_1

]]></Node>
<StgValue><ssdm name="in_a_store_last_load_1"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="5">
<![CDATA[
for.inc50:4 %mult_acc_keep_1 = load i5 %in_a_store_keep_addr_1

]]></Node>
<StgValue><ssdm name="mult_acc_keep_1"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="5">
<![CDATA[
for.inc50:6 %mult_acc_strb_1 = load i5 %in_a_store_strb_addr_1

]]></Node>
<StgValue><ssdm name="mult_acc_strb_1"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
for.inc50:8 %br_ln32 = br void %MULT_ACC_LOOP.1.0.split

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="130" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
MULT_ACC_LOOP.1.0.split:0 %j_17 = load i16 %j_2

]]></Node>
<StgValue><ssdm name="j_17"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="16">
<![CDATA[
MULT_ACC_LOOP.1.0.split:1 %empty_20 = trunc i16 %j_17

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
MULT_ACC_LOOP.1.0.split:4 %call_ln0 = call void @array_mult_Pipeline_MULT_ACC_LOOP2, i5 %empty_20, i16 %in_a_store_data, i16 %in_b, i16 %mult_acc_data_4_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
MULT_ACC_LOOP.1.0.split:9 %tmp_2 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %j_17, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="1">
<![CDATA[
MULT_ACC_LOOP.1.0.split:10 %j_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %tmp_2, i1 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
MULT_ACC_LOOP.1.0.split:11 %icmp_ln32_1 = icmp_slt  i16 %j_4, i16 5

]]></Node>
<StgValue><ssdm name="icmp_ln32_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="136" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
MULT_ACC_LOOP.1.0.split:4 %call_ln0 = call void @array_mult_Pipeline_MULT_ACC_LOOP2, i5 %empty_20, i16 %in_a_store_data, i16 %in_b, i16 %mult_acc_data_4_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="137" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
MULT_ACC_LOOP.1.0.split:5 %mult_acc_data_4_loc_load = load i16 %mult_acc_data_4_loc

]]></Node>
<StgValue><ssdm name="mult_acc_data_4_loc_load"/></StgValue>
</operation>

<operation id="138" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
MULT_ACC_LOOP.1.0.split:6 %cmp_i_i_1_0 = icmp_eq  i16 %j_17, i16 4

]]></Node>
<StgValue><ssdm name="cmp_i_i_1_0"/></StgValue>
</operation>

<operation id="139" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
MULT_ACC_LOOP.1.0.split:7 %mult_acc_last_1 = and i1 %in_a_store_last_load_1, i1 %cmp_i_i_1_0

]]></Node>
<StgValue><ssdm name="mult_acc_last_1"/></StgValue>
</operation>

<operation id="140" st_id="16" stage="2" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="16" op_6_bw="2" op_7_bw="2" op_8_bw="1" op_9_bw="0" op_10_bw="0">
<![CDATA[
MULT_ACC_LOOP.1.0.split:8 %write_ln45 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %result_V_data_V, i2 %result_V_keep_V, i2 %result_V_strb_V, i1 %result_V_last_V, i16 %mult_acc_data_4_loc_load, i2 %mult_acc_keep_1, i2 %mult_acc_strb_1, i1 %mult_acc_last_1

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="141" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
MULT_ACC_LOOP.1.0.split:2 %speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln21"/></StgValue>
</operation>

<operation id="142" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
MULT_ACC_LOOP.1.0.split:3 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="143" st_id="17" stage="1" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="16" op_6_bw="2" op_7_bw="2" op_8_bw="1" op_9_bw="0" op_10_bw="0">
<![CDATA[
MULT_ACC_LOOP.1.0.split:8 %write_ln45 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %result_V_data_V, i2 %result_V_keep_V, i2 %result_V_strb_V, i1 %result_V_last_V, i16 %mult_acc_data_4_loc_load, i2 %mult_acc_keep_1, i2 %mult_acc_strb_1, i1 %mult_acc_last_1

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>

<operation id="144" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
MULT_ACC_LOOP.1.0.split:12 %br_ln32 = br i1 %icmp_ln32_1, void %for.inc50.1, void %MULT_ACC_LOOP.1.1

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="145" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
MULT_ACC_LOOP.1.1:0 %tmp_3 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %j_17, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="146" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
MULT_ACC_LOOP.1.1:1 %or_ln36_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_3, i1 1

]]></Node>
<StgValue><ssdm name="or_ln36_1"/></StgValue>
</operation>

<operation id="147" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
MULT_ACC_LOOP.1.1:2 %call_ln36 = call void @array_mult_Pipeline_MULT_ACC_LOOP3, i5 %or_ln36_1, i16 %in_a_store_data, i16 %in_b, i16 %mult_acc_data_6_loc

]]></Node>
<StgValue><ssdm name="call_ln36"/></StgValue>
</operation>

<operation id="148" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
MULT_ACC_LOOP.1.1:5 %j_18 = add i16 %j_17, i16 2

]]></Node>
<StgValue><ssdm name="j_18"/></StgValue>
</operation>

<operation id="149" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
MULT_ACC_LOOP.1.1:6 %store_ln21 = store i16 %j_18, i16 %j_2

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="150" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="32">
<![CDATA[
for.inc50.1:0 %j_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="151" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.1:1 %in_a_store_last_addr_2 = getelementptr i1 %in_a_store_last, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="in_a_store_last_addr_2"/></StgValue>
</operation>

<operation id="152" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="5">
<![CDATA[
for.inc50.1:2 %in_a_store_last_load_2 = load i5 %in_a_store_last_addr_2

]]></Node>
<StgValue><ssdm name="in_a_store_last_load_2"/></StgValue>
</operation>

<operation id="153" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.1:3 %in_a_store_keep_addr_2 = getelementptr i2 %in_a_store_keep, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="in_a_store_keep_addr_2"/></StgValue>
</operation>

<operation id="154" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="5">
<![CDATA[
for.inc50.1:4 %mult_acc_keep_2 = load i5 %in_a_store_keep_addr_2

]]></Node>
<StgValue><ssdm name="mult_acc_keep_2"/></StgValue>
</operation>

<operation id="155" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.1:5 %in_a_store_strb_addr_2 = getelementptr i2 %in_a_store_strb, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="in_a_store_strb_addr_2"/></StgValue>
</operation>

<operation id="156" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="5">
<![CDATA[
for.inc50.1:6 %mult_acc_strb_2 = load i5 %in_a_store_strb_addr_2

]]></Node>
<StgValue><ssdm name="mult_acc_strb_2"/></StgValue>
</operation>

<operation id="157" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc50.1:7 %store_ln21 = store i16 0, i16 %j_5

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="158" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
MULT_ACC_LOOP.1.1:2 %call_ln36 = call void @array_mult_Pipeline_MULT_ACC_LOOP3, i5 %or_ln36_1, i16 %in_a_store_data, i16 %in_b, i16 %mult_acc_data_6_loc

]]></Node>
<StgValue><ssdm name="call_ln36"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="159" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
MULT_ACC_LOOP.1.1:3 %mult_acc_data_6_loc_load = load i16 %mult_acc_data_6_loc

]]></Node>
<StgValue><ssdm name="mult_acc_data_6_loc_load"/></StgValue>
</operation>

<operation id="160" st_id="19" stage="2" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="16" op_6_bw="2" op_7_bw="2" op_8_bw="1" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
MULT_ACC_LOOP.1.1:4 %write_ln45 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %result_V_data_V, i2 %result_V_keep_V, i2 %result_V_strb_V, i1 %result_V_last_V, i16 %mult_acc_data_6_loc_load, i2 %mult_acc_keep_1, i2 %mult_acc_strb_1, i1 0

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="161" st_id="20" stage="1" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="16" op_6_bw="2" op_7_bw="2" op_8_bw="1" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
MULT_ACC_LOOP.1.1:4 %write_ln45 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %result_V_data_V, i2 %result_V_keep_V, i2 %result_V_strb_V, i1 %result_V_last_V, i16 %mult_acc_data_6_loc_load, i2 %mult_acc_keep_1, i2 %mult_acc_strb_1, i1 0

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>

<operation id="162" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
MULT_ACC_LOOP.1.1:7 %br_ln32 = br void %MULT_ACC_LOOP.1.0.split

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="163" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="5">
<![CDATA[
for.inc50.1:2 %in_a_store_last_load_2 = load i5 %in_a_store_last_addr_2

]]></Node>
<StgValue><ssdm name="in_a_store_last_load_2"/></StgValue>
</operation>

<operation id="164" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="5">
<![CDATA[
for.inc50.1:4 %mult_acc_keep_2 = load i5 %in_a_store_keep_addr_2

]]></Node>
<StgValue><ssdm name="mult_acc_keep_2"/></StgValue>
</operation>

<operation id="165" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="5">
<![CDATA[
for.inc50.1:6 %mult_acc_strb_2 = load i5 %in_a_store_strb_addr_2

]]></Node>
<StgValue><ssdm name="mult_acc_strb_2"/></StgValue>
</operation>

<operation id="166" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
for.inc50.1:8 %br_ln32 = br void %MULT_ACC_LOOP.2.0.split

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="167" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
MULT_ACC_LOOP.2.0.split:0 %j_19 = load i16 %j_5

]]></Node>
<StgValue><ssdm name="j_19"/></StgValue>
</operation>

<operation id="168" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="16">
<![CDATA[
MULT_ACC_LOOP.2.0.split:1 %empty_21 = trunc i16 %j_19

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="169" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
MULT_ACC_LOOP.2.0.split:4 %call_ln0 = call void @array_mult_Pipeline_MULT_ACC_LOOP4, i5 %empty_21, i16 %in_a_store_data, i16 %in_b, i16 %mult_acc_data_8_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="170" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
MULT_ACC_LOOP.2.0.split:9 %tmp_4 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %j_19, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="171" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="1">
<![CDATA[
MULT_ACC_LOOP.2.0.split:10 %j_7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %tmp_4, i1 1

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="172" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
MULT_ACC_LOOP.2.0.split:11 %icmp_ln32_2 = icmp_slt  i16 %j_7, i16 5

]]></Node>
<StgValue><ssdm name="icmp_ln32_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="173" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
MULT_ACC_LOOP.2.0.split:4 %call_ln0 = call void @array_mult_Pipeline_MULT_ACC_LOOP4, i5 %empty_21, i16 %in_a_store_data, i16 %in_b, i16 %mult_acc_data_8_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="174" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
MULT_ACC_LOOP.2.0.split:5 %mult_acc_data_8_loc_load = load i16 %mult_acc_data_8_loc

]]></Node>
<StgValue><ssdm name="mult_acc_data_8_loc_load"/></StgValue>
</operation>

<operation id="175" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
MULT_ACC_LOOP.2.0.split:6 %cmp_i_i_2_0 = icmp_eq  i16 %j_19, i16 4

]]></Node>
<StgValue><ssdm name="cmp_i_i_2_0"/></StgValue>
</operation>

<operation id="176" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
MULT_ACC_LOOP.2.0.split:7 %mult_acc_last_2 = and i1 %in_a_store_last_load_2, i1 %cmp_i_i_2_0

]]></Node>
<StgValue><ssdm name="mult_acc_last_2"/></StgValue>
</operation>

<operation id="177" st_id="24" stage="2" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="16" op_6_bw="2" op_7_bw="2" op_8_bw="1" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
MULT_ACC_LOOP.2.0.split:8 %write_ln45 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %result_V_data_V, i2 %result_V_keep_V, i2 %result_V_strb_V, i1 %result_V_last_V, i16 %mult_acc_data_8_loc_load, i2 %mult_acc_keep_2, i2 %mult_acc_strb_2, i1 %mult_acc_last_2

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="178" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
MULT_ACC_LOOP.2.0.split:2 %speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln21"/></StgValue>
</operation>

<operation id="179" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
MULT_ACC_LOOP.2.0.split:3 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="180" st_id="25" stage="1" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="16" op_6_bw="2" op_7_bw="2" op_8_bw="1" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
MULT_ACC_LOOP.2.0.split:8 %write_ln45 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %result_V_data_V, i2 %result_V_keep_V, i2 %result_V_strb_V, i1 %result_V_last_V, i16 %mult_acc_data_8_loc_load, i2 %mult_acc_keep_2, i2 %mult_acc_strb_2, i1 %mult_acc_last_2

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>

<operation id="181" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
MULT_ACC_LOOP.2.0.split:12 %br_ln32 = br i1 %icmp_ln32_2, void %for.inc50.2, void %MULT_ACC_LOOP.2.1

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="182" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
MULT_ACC_LOOP.2.1:0 %tmp_5 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %j_19, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="183" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
MULT_ACC_LOOP.2.1:1 %or_ln36_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_5, i1 1

]]></Node>
<StgValue><ssdm name="or_ln36_2"/></StgValue>
</operation>

<operation id="184" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
MULT_ACC_LOOP.2.1:2 %call_ln36 = call void @array_mult_Pipeline_MULT_ACC_LOOP5, i5 %or_ln36_2, i16 %in_a_store_data, i16 %in_b, i16 %mult_acc_data_10_loc

]]></Node>
<StgValue><ssdm name="call_ln36"/></StgValue>
</operation>

<operation id="185" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
MULT_ACC_LOOP.2.1:5 %j_20 = add i16 %j_19, i16 2

]]></Node>
<StgValue><ssdm name="j_20"/></StgValue>
</operation>

<operation id="186" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
MULT_ACC_LOOP.2.1:6 %store_ln21 = store i16 %j_20, i16 %j_5

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="187" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="32">
<![CDATA[
for.inc50.2:0 %j_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="188" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.2:1 %in_a_store_last_addr_3 = getelementptr i1 %in_a_store_last, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="in_a_store_last_addr_3"/></StgValue>
</operation>

<operation id="189" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="5">
<![CDATA[
for.inc50.2:2 %in_a_store_last_load_3 = load i5 %in_a_store_last_addr_3

]]></Node>
<StgValue><ssdm name="in_a_store_last_load_3"/></StgValue>
</operation>

<operation id="190" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.2:3 %in_a_store_keep_addr_3 = getelementptr i2 %in_a_store_keep, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="in_a_store_keep_addr_3"/></StgValue>
</operation>

<operation id="191" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="2" op_0_bw="5">
<![CDATA[
for.inc50.2:4 %mult_acc_keep_3 = load i5 %in_a_store_keep_addr_3

]]></Node>
<StgValue><ssdm name="mult_acc_keep_3"/></StgValue>
</operation>

<operation id="192" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.2:5 %in_a_store_strb_addr_3 = getelementptr i2 %in_a_store_strb, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="in_a_store_strb_addr_3"/></StgValue>
</operation>

<operation id="193" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="2" op_0_bw="5">
<![CDATA[
for.inc50.2:6 %mult_acc_strb_3 = load i5 %in_a_store_strb_addr_3

]]></Node>
<StgValue><ssdm name="mult_acc_strb_3"/></StgValue>
</operation>

<operation id="194" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc50.2:7 %store_ln21 = store i16 0, i16 %j_8

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="195" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
MULT_ACC_LOOP.2.1:2 %call_ln36 = call void @array_mult_Pipeline_MULT_ACC_LOOP5, i5 %or_ln36_2, i16 %in_a_store_data, i16 %in_b, i16 %mult_acc_data_10_loc

]]></Node>
<StgValue><ssdm name="call_ln36"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="196" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
MULT_ACC_LOOP.2.1:3 %mult_acc_data_10_loc_load = load i16 %mult_acc_data_10_loc

]]></Node>
<StgValue><ssdm name="mult_acc_data_10_loc_load"/></StgValue>
</operation>

<operation id="197" st_id="27" stage="2" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="16" op_6_bw="2" op_7_bw="2" op_8_bw="1" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
MULT_ACC_LOOP.2.1:4 %write_ln45 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %result_V_data_V, i2 %result_V_keep_V, i2 %result_V_strb_V, i1 %result_V_last_V, i16 %mult_acc_data_10_loc_load, i2 %mult_acc_keep_2, i2 %mult_acc_strb_2, i1 0

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="198" st_id="28" stage="1" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="16" op_6_bw="2" op_7_bw="2" op_8_bw="1" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
MULT_ACC_LOOP.2.1:4 %write_ln45 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %result_V_data_V, i2 %result_V_keep_V, i2 %result_V_strb_V, i1 %result_V_last_V, i16 %mult_acc_data_10_loc_load, i2 %mult_acc_keep_2, i2 %mult_acc_strb_2, i1 0

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>

<operation id="199" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
MULT_ACC_LOOP.2.1:7 %br_ln32 = br void %MULT_ACC_LOOP.2.0.split

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="200" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="5">
<![CDATA[
for.inc50.2:2 %in_a_store_last_load_3 = load i5 %in_a_store_last_addr_3

]]></Node>
<StgValue><ssdm name="in_a_store_last_load_3"/></StgValue>
</operation>

<operation id="201" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="2" op_0_bw="5">
<![CDATA[
for.inc50.2:4 %mult_acc_keep_3 = load i5 %in_a_store_keep_addr_3

]]></Node>
<StgValue><ssdm name="mult_acc_keep_3"/></StgValue>
</operation>

<operation id="202" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="2" op_0_bw="5">
<![CDATA[
for.inc50.2:6 %mult_acc_strb_3 = load i5 %in_a_store_strb_addr_3

]]></Node>
<StgValue><ssdm name="mult_acc_strb_3"/></StgValue>
</operation>

<operation id="203" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
for.inc50.2:8 %br_ln32 = br void %MULT_ACC_LOOP.3.0.split

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="204" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
MULT_ACC_LOOP.3.0.split:0 %j_21 = load i16 %j_8

]]></Node>
<StgValue><ssdm name="j_21"/></StgValue>
</operation>

<operation id="205" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="16">
<![CDATA[
MULT_ACC_LOOP.3.0.split:1 %empty_22 = trunc i16 %j_21

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="206" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
MULT_ACC_LOOP.3.0.split:4 %call_ln0 = call void @array_mult_Pipeline_MULT_ACC_LOOP6, i5 %empty_22, i16 %in_a_store_data, i16 %in_b, i16 %mult_acc_data_12_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="207" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
MULT_ACC_LOOP.3.0.split:6 %cmp_i_i_3_0 = icmp_eq  i16 %j_21, i16 4

]]></Node>
<StgValue><ssdm name="cmp_i_i_3_0"/></StgValue>
</operation>

<operation id="208" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
MULT_ACC_LOOP.3.0.split:7 %mult_acc_last_3 = and i1 %in_a_store_last_load_3, i1 %cmp_i_i_3_0

]]></Node>
<StgValue><ssdm name="mult_acc_last_3"/></StgValue>
</operation>

<operation id="209" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
MULT_ACC_LOOP.3.0.split:9 %tmp_6 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %j_21, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="210" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="1">
<![CDATA[
MULT_ACC_LOOP.3.0.split:10 %j_22 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %tmp_6, i1 1

]]></Node>
<StgValue><ssdm name="j_22"/></StgValue>
</operation>

<operation id="211" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
MULT_ACC_LOOP.3.0.split:11 %icmp_ln32_3 = icmp_slt  i16 %j_22, i16 5

]]></Node>
<StgValue><ssdm name="icmp_ln32_3"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="212" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
MULT_ACC_LOOP.3.0.split:4 %call_ln0 = call void @array_mult_Pipeline_MULT_ACC_LOOP6, i5 %empty_22, i16 %in_a_store_data, i16 %in_b, i16 %mult_acc_data_12_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="213" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
MULT_ACC_LOOP.3.0.split:5 %mult_acc_data_12_loc_load = load i16 %mult_acc_data_12_loc

]]></Node>
<StgValue><ssdm name="mult_acc_data_12_loc_load"/></StgValue>
</operation>

<operation id="214" st_id="32" stage="2" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="16" op_6_bw="2" op_7_bw="2" op_8_bw="1" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
MULT_ACC_LOOP.3.0.split:8 %write_ln45 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %result_V_data_V, i2 %result_V_keep_V, i2 %result_V_strb_V, i1 %result_V_last_V, i16 %mult_acc_data_12_loc_load, i2 %mult_acc_keep_3, i2 %mult_acc_strb_3, i1 %mult_acc_last_3

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="215" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
MULT_ACC_LOOP.3.0.split:2 %speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln21"/></StgValue>
</operation>

<operation id="216" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
MULT_ACC_LOOP.3.0.split:3 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="217" st_id="33" stage="1" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="16" op_6_bw="2" op_7_bw="2" op_8_bw="1" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
MULT_ACC_LOOP.3.0.split:8 %write_ln45 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %result_V_data_V, i2 %result_V_keep_V, i2 %result_V_strb_V, i1 %result_V_last_V, i16 %mult_acc_data_12_loc_load, i2 %mult_acc_keep_3, i2 %mult_acc_strb_3, i1 %mult_acc_last_3

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>

<operation id="218" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
MULT_ACC_LOOP.3.0.split:12 %br_ln32 = br i1 %icmp_ln32_3, void %for.inc50.3, void %MULT_ACC_LOOP.3.1

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="219" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
MULT_ACC_LOOP.3.1:0 %tmp_7 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %j_21, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="220" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
MULT_ACC_LOOP.3.1:1 %or_ln36_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_7, i1 1

]]></Node>
<StgValue><ssdm name="or_ln36_3"/></StgValue>
</operation>

<operation id="221" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
MULT_ACC_LOOP.3.1:2 %call_ln36 = call void @array_mult_Pipeline_MULT_ACC_LOOP7, i5 %or_ln36_3, i16 %in_a_store_data, i16 %in_b, i16 %mult_acc_data_14_loc

]]></Node>
<StgValue><ssdm name="call_ln36"/></StgValue>
</operation>

<operation id="222" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
MULT_ACC_LOOP.3.1:5 %j_23 = add i16 %j_21, i16 2

]]></Node>
<StgValue><ssdm name="j_23"/></StgValue>
</operation>

<operation id="223" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
MULT_ACC_LOOP.3.1:6 %store_ln21 = store i16 %j_23, i16 %j_8

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="224" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="32">
<![CDATA[
for.inc50.3:0 %j_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_11"/></StgValue>
</operation>

<operation id="225" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.3:1 %in_a_store_last_addr_4 = getelementptr i1 %in_a_store_last, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="in_a_store_last_addr_4"/></StgValue>
</operation>

<operation id="226" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="5">
<![CDATA[
for.inc50.3:2 %in_a_store_last_load_4 = load i5 %in_a_store_last_addr_4

]]></Node>
<StgValue><ssdm name="in_a_store_last_load_4"/></StgValue>
</operation>

<operation id="227" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="5" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.3:3 %in_a_store_keep_addr_4 = getelementptr i2 %in_a_store_keep, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="in_a_store_keep_addr_4"/></StgValue>
</operation>

<operation id="228" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="2" op_0_bw="5">
<![CDATA[
for.inc50.3:4 %mult_acc_keep_4 = load i5 %in_a_store_keep_addr_4

]]></Node>
<StgValue><ssdm name="mult_acc_keep_4"/></StgValue>
</operation>

<operation id="229" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="5" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.3:5 %in_a_store_strb_addr_4 = getelementptr i2 %in_a_store_strb, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="in_a_store_strb_addr_4"/></StgValue>
</operation>

<operation id="230" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="2" op_0_bw="5">
<![CDATA[
for.inc50.3:6 %mult_acc_strb_4 = load i5 %in_a_store_strb_addr_4

]]></Node>
<StgValue><ssdm name="mult_acc_strb_4"/></StgValue>
</operation>

<operation id="231" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc50.3:7 %store_ln21 = store i16 0, i16 %j_11

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="232" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
MULT_ACC_LOOP.3.1:2 %call_ln36 = call void @array_mult_Pipeline_MULT_ACC_LOOP7, i5 %or_ln36_3, i16 %in_a_store_data, i16 %in_b, i16 %mult_acc_data_14_loc

]]></Node>
<StgValue><ssdm name="call_ln36"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="233" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
MULT_ACC_LOOP.3.1:3 %mult_acc_data_14_loc_load = load i16 %mult_acc_data_14_loc

]]></Node>
<StgValue><ssdm name="mult_acc_data_14_loc_load"/></StgValue>
</operation>

<operation id="234" st_id="35" stage="2" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="16" op_6_bw="2" op_7_bw="2" op_8_bw="1" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
MULT_ACC_LOOP.3.1:4 %write_ln45 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %result_V_data_V, i2 %result_V_keep_V, i2 %result_V_strb_V, i1 %result_V_last_V, i16 %mult_acc_data_14_loc_load, i2 %mult_acc_keep_3, i2 %mult_acc_strb_3, i1 0

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="235" st_id="36" stage="1" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="16" op_6_bw="2" op_7_bw="2" op_8_bw="1" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
MULT_ACC_LOOP.3.1:4 %write_ln45 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %result_V_data_V, i2 %result_V_keep_V, i2 %result_V_strb_V, i1 %result_V_last_V, i16 %mult_acc_data_14_loc_load, i2 %mult_acc_keep_3, i2 %mult_acc_strb_3, i1 0

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>

<operation id="236" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
MULT_ACC_LOOP.3.1:7 %br_ln32 = br void %MULT_ACC_LOOP.3.0.split

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="237" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="5">
<![CDATA[
for.inc50.3:2 %in_a_store_last_load_4 = load i5 %in_a_store_last_addr_4

]]></Node>
<StgValue><ssdm name="in_a_store_last_load_4"/></StgValue>
</operation>

<operation id="238" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="2" op_0_bw="5">
<![CDATA[
for.inc50.3:4 %mult_acc_keep_4 = load i5 %in_a_store_keep_addr_4

]]></Node>
<StgValue><ssdm name="mult_acc_keep_4"/></StgValue>
</operation>

<operation id="239" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="2" op_0_bw="5">
<![CDATA[
for.inc50.3:6 %mult_acc_strb_4 = load i5 %in_a_store_strb_addr_4

]]></Node>
<StgValue><ssdm name="mult_acc_strb_4"/></StgValue>
</operation>

<operation id="240" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
for.inc50.3:8 %br_ln32 = br void %MULT_ACC_LOOP.4.0.split

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="241" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
MULT_ACC_LOOP.4.0.split:0 %j_24 = load i16 %j_11

]]></Node>
<StgValue><ssdm name="j_24"/></StgValue>
</operation>

<operation id="242" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="16">
<![CDATA[
MULT_ACC_LOOP.4.0.split:1 %empty_23 = trunc i16 %j_24

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="243" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
MULT_ACC_LOOP.4.0.split:4 %call_ln0 = call void @array_mult_Pipeline_MULT_ACC_LOOP8, i5 %empty_23, i16 %in_a_store_data, i16 %in_b, i16 %mult_acc_data_16_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="244" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
MULT_ACC_LOOP.4.0.split:9 %tmp_8 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %j_24, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="245" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="1">
<![CDATA[
MULT_ACC_LOOP.4.0.split:10 %j_25 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %tmp_8, i1 1

]]></Node>
<StgValue><ssdm name="j_25"/></StgValue>
</operation>

<operation id="246" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
MULT_ACC_LOOP.4.0.split:11 %icmp_ln32_4 = icmp_slt  i16 %j_25, i16 5

]]></Node>
<StgValue><ssdm name="icmp_ln32_4"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="247" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
MULT_ACC_LOOP.4.0.split:4 %call_ln0 = call void @array_mult_Pipeline_MULT_ACC_LOOP8, i5 %empty_23, i16 %in_a_store_data, i16 %in_b, i16 %mult_acc_data_16_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="248" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
MULT_ACC_LOOP.4.0.split:5 %mult_acc_data_16_loc_load = load i16 %mult_acc_data_16_loc

]]></Node>
<StgValue><ssdm name="mult_acc_data_16_loc_load"/></StgValue>
</operation>

<operation id="249" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
MULT_ACC_LOOP.4.0.split:6 %cmp_i_i_4_0 = icmp_eq  i16 %j_24, i16 4

]]></Node>
<StgValue><ssdm name="cmp_i_i_4_0"/></StgValue>
</operation>

<operation id="250" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
MULT_ACC_LOOP.4.0.split:7 %mult_acc_last_4 = and i1 %in_a_store_last_load_4, i1 %cmp_i_i_4_0

]]></Node>
<StgValue><ssdm name="mult_acc_last_4"/></StgValue>
</operation>

<operation id="251" st_id="40" stage="2" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="16" op_6_bw="2" op_7_bw="2" op_8_bw="1" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
MULT_ACC_LOOP.4.0.split:8 %write_ln45 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %result_V_data_V, i2 %result_V_keep_V, i2 %result_V_strb_V, i1 %result_V_last_V, i16 %mult_acc_data_16_loc_load, i2 %mult_acc_keep_4, i2 %mult_acc_strb_4, i1 %mult_acc_last_4

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="252" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
MULT_ACC_LOOP.4.0.split:2 %speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln21"/></StgValue>
</operation>

<operation id="253" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
MULT_ACC_LOOP.4.0.split:3 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="254" st_id="41" stage="1" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="16" op_6_bw="2" op_7_bw="2" op_8_bw="1" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
MULT_ACC_LOOP.4.0.split:8 %write_ln45 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %result_V_data_V, i2 %result_V_keep_V, i2 %result_V_strb_V, i1 %result_V_last_V, i16 %mult_acc_data_16_loc_load, i2 %mult_acc_keep_4, i2 %mult_acc_strb_4, i1 %mult_acc_last_4

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>

<operation id="255" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
MULT_ACC_LOOP.4.0.split:12 %br_ln32 = br i1 %icmp_ln32_4, void %for.inc50.4, void %MULT_ACC_LOOP.4.1

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="256" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
MULT_ACC_LOOP.4.1:0 %tmp_9 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %j_24, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="257" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
MULT_ACC_LOOP.4.1:1 %or_ln36_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_9, i1 1

]]></Node>
<StgValue><ssdm name="or_ln36_4"/></StgValue>
</operation>

<operation id="258" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
MULT_ACC_LOOP.4.1:2 %call_ln36 = call void @array_mult_Pipeline_MULT_ACC_LOOP9, i5 %or_ln36_4, i16 %in_a_store_data, i16 %in_b, i16 %mult_acc_data_18_loc

]]></Node>
<StgValue><ssdm name="call_ln36"/></StgValue>
</operation>

<operation id="259" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
MULT_ACC_LOOP.4.1:5 %j_26 = add i16 %j_24, i16 2

]]></Node>
<StgValue><ssdm name="j_26"/></StgValue>
</operation>

<operation id="260" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
MULT_ACC_LOOP.4.1:6 %store_ln21 = store i16 %j_26, i16 %j_11

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="261" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0">
<![CDATA[
for.inc50.4:0 %ret_ln48 = ret

]]></Node>
<StgValue><ssdm name="ret_ln48"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="262" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
MULT_ACC_LOOP.4.1:2 %call_ln36 = call void @array_mult_Pipeline_MULT_ACC_LOOP9, i5 %or_ln36_4, i16 %in_a_store_data, i16 %in_b, i16 %mult_acc_data_18_loc

]]></Node>
<StgValue><ssdm name="call_ln36"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="263" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
MULT_ACC_LOOP.4.1:3 %mult_acc_data_18_loc_load = load i16 %mult_acc_data_18_loc

]]></Node>
<StgValue><ssdm name="mult_acc_data_18_loc_load"/></StgValue>
</operation>

<operation id="264" st_id="43" stage="2" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="16" op_6_bw="2" op_7_bw="2" op_8_bw="1" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
MULT_ACC_LOOP.4.1:4 %write_ln45 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %result_V_data_V, i2 %result_V_keep_V, i2 %result_V_strb_V, i1 %result_V_last_V, i16 %mult_acc_data_18_loc_load, i2 %mult_acc_keep_4, i2 %mult_acc_strb_4, i1 0

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="265" st_id="44" stage="1" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="16" op_6_bw="2" op_7_bw="2" op_8_bw="1" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
MULT_ACC_LOOP.4.1:4 %write_ln45 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %result_V_data_V, i2 %result_V_keep_V, i2 %result_V_strb_V, i1 %result_V_last_V, i16 %mult_acc_data_18_loc_load, i2 %mult_acc_keep_4, i2 %mult_acc_strb_4, i1 0

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>

<operation id="266" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
MULT_ACC_LOOP.4.1:7 %br_ln32 = br void %MULT_ACC_LOOP.4.0.split

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
