{
  "position": 3,
  "collapsed": false,
  "description": "A SystemVerilog based state aware instruction generator",
  "link": {
    "type": "doc",
    "id": "rpgs/g2-state-aware-generator/g2-state-aware-generator"
  }
}
