// Seed: 3386292205
module module_0 (
    output supply0 id_0,
    output wor id_1,
    input wire id_2,
    input tri id_3,
    input supply1 id_4,
    input wor id_5,
    input tri id_6,
    input uwire id_7,
    input supply1 id_8
    , id_23,
    input supply0 id_9,
    input wor id_10,
    output tri0 id_11,
    output tri1 id_12,
    input tri0 id_13,
    input wire id_14,
    input supply0 id_15,
    output tri1 id_16,
    input wand id_17,
    output tri0 id_18,
    input wand id_19
    , id_24,
    output tri0 id_20,
    output wand id_21
);
  wire id_25;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    input supply1 id_2,
    output tri1 id_3,
    input tri1 id_4,
    input uwire id_5,
    input tri0 id_6
);
  logic id_8;
  ;
  assign id_8 = -1;
  assign id_8 = 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_5,
      id_1,
      id_6,
      id_4,
      id_5,
      id_6,
      id_6,
      id_5,
      id_4,
      id_0,
      id_3,
      id_6,
      id_2,
      id_2,
      id_0,
      id_2,
      id_3,
      id_6,
      id_0,
      id_3
  );
  wire id_9;
  ;
  assign id_3 = id_9;
endmodule
