|de10lite_xram_sdram
max10_clk1_50 => clk_50m_25m_250m_75m:G_75M_clk:clkgen_75.inclk0
max10_clk2_50 => clk_50m_25m_250m_75m:G_75M_clk:clkgen_75.inclk1
sw[0] => glue_xram:glue_xram.simple_in[0]
sw[1] => glue_xram:glue_xram.simple_in[1]
sw[2] => glue_xram:glue_xram.simple_in[2]
sw[3] => glue_xram:glue_xram.simple_in[3]
sw[4] => glue_xram:glue_xram.simple_in[4]
sw[5] => glue_xram:glue_xram.simple_in[5]
sw[6] => glue_xram:glue_xram.simple_in[6]
sw[7] => glue_xram:glue_xram.simple_in[7]
sw[8] => glue_xram:glue_xram.simple_in[8]
sw[9] => glue_xram:glue_xram.simple_in[9]
key[1] => ~NO_FANOUT~
key[2] => ~NO_FANOUT~
ledr[0] <= glue_xram:glue_xram.simple_out[0]
ledr[1] <= glue_xram:glue_xram.simple_out[1]
ledr[2] <= glue_xram:glue_xram.simple_out[2]
ledr[3] <= glue_xram:glue_xram.simple_out[3]
ledr[4] <= glue_xram:glue_xram.simple_out[4]
ledr[5] <= glue_xram:glue_xram.simple_out[5]
ledr[6] <= glue_xram:glue_xram.simple_out[6]
ledr[7] <= glue_xram:glue_xram.simple_out[7]
ledr[8] <= glue_xram:glue_xram.simple_out[8]
ledr[9] <= glue_xram:glue_xram.simple_out[9]
hex0[0] <= glue_xram:glue_xram.simple_out[10]
hex0[1] <= glue_xram:glue_xram.simple_out[11]
hex0[2] <= glue_xram:glue_xram.simple_out[12]
hex0[3] <= glue_xram:glue_xram.simple_out[13]
hex0[4] <= glue_xram:glue_xram.simple_out[14]
hex0[5] <= glue_xram:glue_xram.simple_out[15]
hex0[6] <= glue_xram:glue_xram.simple_out[16]
hex0[7] <= glue_xram:glue_xram.simple_out[17]
hex1[0] <= glue_xram:glue_xram.simple_out[18]
hex1[1] <= glue_xram:glue_xram.simple_out[19]
hex1[2] <= glue_xram:glue_xram.simple_out[20]
hex1[3] <= glue_xram:glue_xram.simple_out[21]
hex1[4] <= glue_xram:glue_xram.simple_out[22]
hex1[5] <= glue_xram:glue_xram.simple_out[23]
hex1[6] <= glue_xram:glue_xram.simple_out[24]
hex1[7] <= glue_xram:glue_xram.simple_out[25]
hex2[0] <= glue_xram:glue_xram.simple_out[26]
hex2[1] <= glue_xram:glue_xram.simple_out[27]
hex2[2] <= glue_xram:glue_xram.simple_out[28]
hex2[3] <= glue_xram:glue_xram.simple_out[29]
hex2[4] <= glue_xram:glue_xram.simple_out[30]
hex2[5] <= glue_xram:glue_xram.simple_out[31]
hex2[6] <= <VCC>
hex2[7] <= <VCC>
hex3[0] <= <VCC>
hex3[1] <= <VCC>
hex3[2] <= <VCC>
hex3[3] <= <VCC>
hex3[4] <= <VCC>
hex3[5] <= <VCC>
hex3[6] <= <VCC>
hex3[7] <= <VCC>
hex4[0] <= <VCC>
hex4[1] <= <VCC>
hex4[2] <= <VCC>
hex4[3] <= <VCC>
hex4[4] <= <VCC>
hex4[5] <= <VCC>
hex4[6] <= <VCC>
hex4[7] <= <VCC>
hex5[0] <= <VCC>
hex5[1] <= <VCC>
hex5[2] <= <VCC>
hex5[3] <= <VCC>
hex5[4] <= <VCC>
hex5[5] <= <VCC>
hex5[6] <= <VCC>
hex5[7] <= <VCC>
arduino_io[0] <> <UNC>
arduino_io[1] <> <UNC>
arduino_io[2] <> <UNC>
arduino_io[3] <> <UNC>
arduino_io[4] <> <UNC>
arduino_io[5] <> <UNC>
arduino_io[6] <> <UNC>
arduino_io[7] <> <UNC>
arduino_io[8] <> <UNC>
arduino_io[9] <> <UNC>
arduino_io[10] <> arduino_io[10]
arduino_io[12] <> <UNC>
arduino_io[13] <> <UNC>
arduino_io[14] <> <UNC>
arduino_io[15] <> <UNC>
gpio[0] <> glue_xram:glue_xram.gpio[0]
gpio[1] <> glue_xram:glue_xram.gpio[1]
gpio[2] <> glue_xram:glue_xram.gpio[2]
gpio[3] <> glue_xram:glue_xram.gpio[3]
gpio[4] <> glue_xram:glue_xram.gpio[4]
gpio[5] <> glue_xram:glue_xram.gpio[5]
gpio[6] <> glue_xram:glue_xram.gpio[6]
gpio[7] <> glue_xram:glue_xram.gpio[7]
gpio[8] <> glue_xram:glue_xram.gpio[8]
gpio[9] <> glue_xram:glue_xram.gpio[9]
gpio[10] <> glue_xram:glue_xram.gpio[10]
gpio[11] <> glue_xram:glue_xram.gpio[11]
gpio[12] <> glue_xram:glue_xram.gpio[12]
gpio[13] <> glue_xram:glue_xram.gpio[13]
gpio[14] <> glue_xram:glue_xram.gpio[14]
gpio[15] <> glue_xram:glue_xram.gpio[15]
gpio[16] <> glue_xram:glue_xram.gpio[16]
gpio[17] <> glue_xram:glue_xram.gpio[17]
gpio[18] <> glue_xram:glue_xram.gpio[18]
gpio[19] <> glue_xram:glue_xram.gpio[19]
gpio[20] <> glue_xram:glue_xram.gpio[20]
gpio[21] <> glue_xram:glue_xram.gpio[21]
gpio[22] <> glue_xram:glue_xram.gpio[22]
gpio[23] <> glue_xram:glue_xram.gpio[23]
gpio[24] <> glue_xram:glue_xram.gpio[24]
gpio[25] <> glue_xram:glue_xram.gpio[25]
gpio[26] <> glue_xram:glue_xram.gpio[26]
gpio[27] <> glue_xram:glue_xram.gpio[27]
gpio[28] <> glue_xram:glue_xram.gpio[28]
gpio[29] <> glue_xram:glue_xram.gpio[29]
gpio[30] <> glue_xram:glue_xram.gpio[30]
gpio[31] <> glue_xram:glue_xram.gpio[31]
gpio[32] <> glue_xram:glue_xram.gpio[32]
gpio[33] <> glue_xram:glue_xram.gpio[33]
gpio[34] <> glue_xram:glue_xram.gpio[34]
gpio[35] <> glue_xram:glue_xram.gpio[35]
vga_hs <= glue_xram:glue_xram.vga_hsync
vga_vs <= glue_xram:glue_xram.vga_vsync
vga_r[0] <= glue_xram:glue_xram.vga_r[4]
vga_r[1] <= glue_xram:glue_xram.vga_r[5]
vga_r[2] <= glue_xram:glue_xram.vga_r[6]
vga_r[3] <= glue_xram:glue_xram.vga_r[7]
vga_g[0] <= glue_xram:glue_xram.vga_g[4]
vga_g[1] <= glue_xram:glue_xram.vga_g[5]
vga_g[2] <= glue_xram:glue_xram.vga_g[6]
vga_g[3] <= glue_xram:glue_xram.vga_g[7]
vga_b[0] <= glue_xram:glue_xram.vga_b[4]
vga_b[1] <= glue_xram:glue_xram.vga_b[5]
vga_b[2] <= glue_xram:glue_xram.vga_b[6]
vga_b[3] <= glue_xram:glue_xram.vga_b[7]
dram_addr[0] <= glue_xram:glue_xram.sdram_addr[0]
dram_addr[1] <= glue_xram:glue_xram.sdram_addr[1]
dram_addr[2] <= glue_xram:glue_xram.sdram_addr[2]
dram_addr[3] <= glue_xram:glue_xram.sdram_addr[3]
dram_addr[4] <= glue_xram:glue_xram.sdram_addr[4]
dram_addr[5] <= glue_xram:glue_xram.sdram_addr[5]
dram_addr[6] <= glue_xram:glue_xram.sdram_addr[6]
dram_addr[7] <= glue_xram:glue_xram.sdram_addr[7]
dram_addr[8] <= glue_xram:glue_xram.sdram_addr[8]
dram_addr[9] <= glue_xram:glue_xram.sdram_addr[9]
dram_addr[10] <= glue_xram:glue_xram.sdram_addr[10]
dram_addr[11] <= glue_xram:glue_xram.sdram_addr[11]
dram_addr[12] <= glue_xram:glue_xram.sdram_addr[12]
dram_dq[0] <> glue_xram:glue_xram.sdram_data[0]
dram_dq[1] <> glue_xram:glue_xram.sdram_data[1]
dram_dq[2] <> glue_xram:glue_xram.sdram_data[2]
dram_dq[3] <> glue_xram:glue_xram.sdram_data[3]
dram_dq[4] <> glue_xram:glue_xram.sdram_data[4]
dram_dq[5] <> glue_xram:glue_xram.sdram_data[5]
dram_dq[6] <> glue_xram:glue_xram.sdram_data[6]
dram_dq[7] <> glue_xram:glue_xram.sdram_data[7]
dram_dq[8] <> glue_xram:glue_xram.sdram_data[8]
dram_dq[9] <> glue_xram:glue_xram.sdram_data[9]
dram_dq[10] <> glue_xram:glue_xram.sdram_data[10]
dram_dq[11] <> glue_xram:glue_xram.sdram_data[11]
dram_dq[12] <> glue_xram:glue_xram.sdram_data[12]
dram_dq[13] <> glue_xram:glue_xram.sdram_data[13]
dram_dq[14] <> glue_xram:glue_xram.sdram_data[14]
dram_dq[15] <> glue_xram:glue_xram.sdram_data[15]
dram_ba[0] <= glue_xram:glue_xram.sdram_ba[0]
dram_ba[1] <= glue_xram:glue_xram.sdram_ba[1]
dram_dqm[0] <= glue_xram:glue_xram.sdram_dqm[0]
dram_dqm[1] <= glue_xram:glue_xram.sdram_dqm[1]
dram_ras_n <= glue_xram:glue_xram.sdram_ras
dram_cas_n <= glue_xram:glue_xram.sdram_cas
dram_cke <= glue_xram:glue_xram.sdram_cke
dram_clk <= glue_xram:glue_xram.sdram_clk
dram_we_n <= glue_xram:glue_xram.sdram_we
dram_cs_n <= glue_xram:glue_xram.sdram_cs


|de10lite_xram_sdram|clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
inclk1 => altpll:altpll_component.inclk[1]
activeclock <= altpll:altpll_component.activeclock
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]
clkbad0 <= altpll:altpll_component.clkbad[0]
clkbad1 <= altpll:altpll_component.clkbad[1]
locked <= altpll:altpll_component.locked


|de10lite_xram_sdram|clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component
inclk[0] => clk_50M_25M_250M_75M_altpll:auto_generated.inclk[0]
inclk[1] => clk_50M_25M_250M_75M_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => clk_50M_25M_250M_75M_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= clk_50M_25M_250M_75M_altpll:auto_generated.clkbad[0]
clkbad[1] <= clk_50M_25M_250M_75M_altpll:auto_generated.clkbad[1]
enable1 <= <GND>
enable0 <= <GND>
activeclock <= clk_50M_25M_250M_75M_altpll:auto_generated.activeclock
clkloss <= <GND>
locked <= clk_50M_25M_250M_75M_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|de10lite_xram_sdram|clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated
activeclock <= pll1.ACTIVECLOCK
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
clkbad[0] <= pll1.CLKBAD
clkbad[1] <= pll1.CLKBAD1
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram
clk => cache:pipeline.clk
clk => R_fb_intr.CLK
clk => R_fb_base_addr[2].CLK
clk => R_fb_base_addr[3].CLK
clk => R_fb_base_addr[4].CLK
clk => R_fb_base_addr[5].CLK
clk => R_fb_base_addr[6].CLK
clk => R_fb_base_addr[7].CLK
clk => R_fb_base_addr[8].CLK
clk => R_fb_base_addr[9].CLK
clk => R_fb_base_addr[10].CLK
clk => R_fb_base_addr[11].CLK
clk => R_fb_base_addr[12].CLK
clk => R_fb_base_addr[13].CLK
clk => R_fb_base_addr[14].CLK
clk => R_fb_base_addr[15].CLK
clk => R_fb_base_addr[16].CLK
clk => R_fb_base_addr[17].CLK
clk => R_fb_base_addr[18].CLK
clk => R_fb_base_addr[19].CLK
clk => R_fb_base_addr[20].CLK
clk => R_fb_base_addr[21].CLK
clk => R_fb_base_addr[22].CLK
clk => R_fb_base_addr[23].CLK
clk => R_fb_base_addr[24].CLK
clk => R_fb_base_addr[25].CLK
clk => R_fb_base_addr[26].CLK
clk => R_fb_base_addr[27].CLK
clk => R_fb_base_addr[28].CLK
clk => R_fb_base_addr[29].CLK
clk => R_fb_base_addr[30].CLK
clk => R_fb_base_addr[31].CLK
clk => R_simple_in[0].CLK
clk => R_simple_in[1].CLK
clk => R_simple_in[2].CLK
clk => R_simple_in[3].CLK
clk => R_simple_in[4].CLK
clk => R_simple_in[5].CLK
clk => R_simple_in[6].CLK
clk => R_simple_in[7].CLK
clk => R_simple_in[8].CLK
clk => R_simple_in[9].CLK
clk => R_simple_in[10].CLK
clk => R_simple_in[11].CLK
clk => R_simple_in[12].CLK
clk => R_simple_in[13].CLK
clk => R_simple_in[14].CLK
clk => R_simple_in[15].CLK
clk => R_simple_in[16].CLK
clk => R_simple_in[17].CLK
clk => R_simple_in[18].CLK
clk => R_simple_in[19].CLK
clk => R_simple_in[20].CLK
clk => R_simple_in[21].CLK
clk => R_simple_in[22].CLK
clk => R_simple_in[23].CLK
clk => R_simple_in[24].CLK
clk => R_simple_in[25].CLK
clk => R_simple_in[26].CLK
clk => R_simple_in[27].CLK
clk => R_simple_in[28].CLK
clk => R_simple_in[29].CLK
clk => R_simple_in[30].CLK
clk => R_simple_in[31].CLK
clk => R_simple_out[0].CLK
clk => R_simple_out[1].CLK
clk => R_simple_out[2].CLK
clk => R_simple_out[3].CLK
clk => R_simple_out[4].CLK
clk => R_simple_out[5].CLK
clk => R_simple_out[6].CLK
clk => R_simple_out[7].CLK
clk => R_simple_out[8].CLK
clk => R_simple_out[9].CLK
clk => R_simple_out[10].CLK
clk => R_simple_out[11].CLK
clk => R_simple_out[12].CLK
clk => R_simple_out[13].CLK
clk => R_simple_out[14].CLK
clk => R_simple_out[15].CLK
clk => R_simple_out[16].CLK
clk => R_simple_out[17].CLK
clk => R_simple_out[18].CLK
clk => R_simple_out[19].CLK
clk => R_simple_out[20].CLK
clk => R_simple_out[21].CLK
clk => R_simple_out[22].CLK
clk => R_simple_out[23].CLK
clk => R_simple_out[24].CLK
clk => R_simple_out[25].CLK
clk => R_simple_out[26].CLK
clk => R_simple_out[27].CLK
clk => R_simple_out[28].CLK
clk => R_simple_out[29].CLK
clk => R_simple_out[30].CLK
clk => R_simple_out[31].CLK
clk => sdram:G_sdram16:sdram16.clk
clk => sio:G_sio:0:G_rs232_sio:rs232_sio_instance.clk
clk => spi:G_spi:0:spi_instance.clk
clk => spi:G_spi:1:spi_instance.clk
clk => gpio:G_gpio:0:gpio_inst.clk
clk => timer:G_timer:timer.clk
clk => vector:G_vector:vector.clk
clk => f32c_vector_dma:G_vector:G_vector_xram:I_xram_vector_dma.clk
clk => compositing2_fifo:G_vgahdmi:G_vgabit_c2:comp_fifo.clk
clk => bram:G_bram:bram.clk
clk_pixel => compositing2_fifo:G_vgahdmi:G_vgabit_c2:comp_fifo.clk_pixel
clk_pixel => vga:G_vgahdmi:vgabitmap.clk_pixel
clk_pixel => vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.clk_pixel
clk_pixel_shift => vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.clk_shift
clk_fmdds => ~NO_FANOUT~
clk_cw => ~NO_FANOUT~
clk_usbsio => ~NO_FANOUT~
reset => S_reset.IN1
xdma_addr[2] => ~NO_FANOUT~
xdma_addr[3] => ~NO_FANOUT~
xdma_addr[4] => ~NO_FANOUT~
xdma_addr[5] => ~NO_FANOUT~
xdma_addr[6] => ~NO_FANOUT~
xdma_addr[7] => ~NO_FANOUT~
xdma_addr[8] => ~NO_FANOUT~
xdma_addr[9] => ~NO_FANOUT~
xdma_addr[10] => ~NO_FANOUT~
xdma_addr[11] => ~NO_FANOUT~
xdma_addr[12] => ~NO_FANOUT~
xdma_addr[13] => ~NO_FANOUT~
xdma_addr[14] => ~NO_FANOUT~
xdma_addr[15] => ~NO_FANOUT~
xdma_addr[16] => ~NO_FANOUT~
xdma_addr[17] => ~NO_FANOUT~
xdma_addr[18] => ~NO_FANOUT~
xdma_addr[19] => ~NO_FANOUT~
xdma_addr[20] => ~NO_FANOUT~
xdma_addr[21] => ~NO_FANOUT~
xdma_addr[22] => ~NO_FANOUT~
xdma_addr[23] => ~NO_FANOUT~
xdma_addr[24] => ~NO_FANOUT~
xdma_addr[25] => ~NO_FANOUT~
xdma_addr[26] => ~NO_FANOUT~
xdma_addr[27] => ~NO_FANOUT~
xdma_addr[28] => ~NO_FANOUT~
xdma_addr[29] => ~NO_FANOUT~
xdma_strobe => ~NO_FANOUT~
xdma_write => ~NO_FANOUT~
xdma_byte_sel[0] => ~NO_FANOUT~
xdma_byte_sel[1] => ~NO_FANOUT~
xdma_byte_sel[2] => ~NO_FANOUT~
xdma_byte_sel[3] => ~NO_FANOUT~
xdma_data_in[0] => ~NO_FANOUT~
xdma_data_in[1] => ~NO_FANOUT~
xdma_data_in[2] => ~NO_FANOUT~
xdma_data_in[3] => ~NO_FANOUT~
xdma_data_in[4] => ~NO_FANOUT~
xdma_data_in[5] => ~NO_FANOUT~
xdma_data_in[6] => ~NO_FANOUT~
xdma_data_in[7] => ~NO_FANOUT~
xdma_data_in[8] => ~NO_FANOUT~
xdma_data_in[9] => ~NO_FANOUT~
xdma_data_in[10] => ~NO_FANOUT~
xdma_data_in[11] => ~NO_FANOUT~
xdma_data_in[12] => ~NO_FANOUT~
xdma_data_in[13] => ~NO_FANOUT~
xdma_data_in[14] => ~NO_FANOUT~
xdma_data_in[15] => ~NO_FANOUT~
xdma_data_in[16] => ~NO_FANOUT~
xdma_data_in[17] => ~NO_FANOUT~
xdma_data_in[18] => ~NO_FANOUT~
xdma_data_in[19] => ~NO_FANOUT~
xdma_data_in[20] => ~NO_FANOUT~
xdma_data_in[21] => ~NO_FANOUT~
xdma_data_in[22] => ~NO_FANOUT~
xdma_data_in[23] => ~NO_FANOUT~
xdma_data_in[24] => ~NO_FANOUT~
xdma_data_in[25] => ~NO_FANOUT~
xdma_data_in[26] => ~NO_FANOUT~
xdma_data_in[27] => ~NO_FANOUT~
xdma_data_in[28] => ~NO_FANOUT~
xdma_data_in[29] => ~NO_FANOUT~
xdma_data_in[30] => ~NO_FANOUT~
xdma_data_in[31] => ~NO_FANOUT~
xdma_data_ready <= <GND>
sram_a[0] <= <GND>
sram_a[1] <= <GND>
sram_a[2] <= <GND>
sram_a[3] <= <GND>
sram_a[4] <= <GND>
sram_a[5] <= <GND>
sram_a[6] <= <GND>
sram_a[7] <= <GND>
sram_a[8] <= <GND>
sram_a[9] <= <GND>
sram_a[10] <= <GND>
sram_a[11] <= <GND>
sram_a[12] <= <GND>
sram_a[13] <= <GND>
sram_a[14] <= <GND>
sram_a[15] <= <GND>
sram_a[16] <= <GND>
sram_a[17] <= <GND>
sram_a[18] <= <GND>
sram_a[19] <= <GND>
sram_d[0] <> <UNC>
sram_d[1] <> <UNC>
sram_d[2] <> <UNC>
sram_d[3] <> <UNC>
sram_d[4] <> <UNC>
sram_d[5] <> <UNC>
sram_d[6] <> <UNC>
sram_d[7] <> <UNC>
sram_d[8] <> <UNC>
sram_d[9] <> <UNC>
sram_d[10] <> <UNC>
sram_d[11] <> <UNC>
sram_d[12] <> <UNC>
sram_d[13] <> <UNC>
sram_d[14] <> <UNC>
sram_d[15] <> <UNC>
sram_wel <= <GND>
sram_lbl <= <GND>
sram_ubl <= <GND>
sdram_addr[0] <= sdram:G_sdram16:sdram16.sdram_addr[0]
sdram_addr[1] <= sdram:G_sdram16:sdram16.sdram_addr[1]
sdram_addr[2] <= sdram:G_sdram16:sdram16.sdram_addr[2]
sdram_addr[3] <= sdram:G_sdram16:sdram16.sdram_addr[3]
sdram_addr[4] <= sdram:G_sdram16:sdram16.sdram_addr[4]
sdram_addr[5] <= sdram:G_sdram16:sdram16.sdram_addr[5]
sdram_addr[6] <= sdram:G_sdram16:sdram16.sdram_addr[6]
sdram_addr[7] <= sdram:G_sdram16:sdram16.sdram_addr[7]
sdram_addr[8] <= sdram:G_sdram16:sdram16.sdram_addr[8]
sdram_addr[9] <= sdram:G_sdram16:sdram16.sdram_addr[9]
sdram_addr[10] <= sdram:G_sdram16:sdram16.sdram_addr[10]
sdram_addr[11] <= sdram:G_sdram16:sdram16.sdram_addr[11]
sdram_addr[12] <= sdram:G_sdram16:sdram16.sdram_addr[12]
sdram_data[0] <> sdram:G_sdram16:sdram16.sdram_data[0]
sdram_data[1] <> sdram:G_sdram16:sdram16.sdram_data[1]
sdram_data[2] <> sdram:G_sdram16:sdram16.sdram_data[2]
sdram_data[3] <> sdram:G_sdram16:sdram16.sdram_data[3]
sdram_data[4] <> sdram:G_sdram16:sdram16.sdram_data[4]
sdram_data[5] <> sdram:G_sdram16:sdram16.sdram_data[5]
sdram_data[6] <> sdram:G_sdram16:sdram16.sdram_data[6]
sdram_data[7] <> sdram:G_sdram16:sdram16.sdram_data[7]
sdram_data[8] <> sdram:G_sdram16:sdram16.sdram_data[8]
sdram_data[9] <> sdram:G_sdram16:sdram16.sdram_data[9]
sdram_data[10] <> sdram:G_sdram16:sdram16.sdram_data[10]
sdram_data[11] <> sdram:G_sdram16:sdram16.sdram_data[11]
sdram_data[12] <> sdram:G_sdram16:sdram16.sdram_data[12]
sdram_data[13] <> sdram:G_sdram16:sdram16.sdram_data[13]
sdram_data[14] <> sdram:G_sdram16:sdram16.sdram_data[14]
sdram_data[15] <> sdram:G_sdram16:sdram16.sdram_data[15]
sdram_data[16] <> <UNC>
sdram_data[17] <> <UNC>
sdram_data[18] <> <UNC>
sdram_data[19] <> <UNC>
sdram_data[20] <> <UNC>
sdram_data[21] <> <UNC>
sdram_data[22] <> <UNC>
sdram_data[23] <> <UNC>
sdram_data[24] <> <UNC>
sdram_data[25] <> <UNC>
sdram_data[26] <> <UNC>
sdram_data[27] <> <UNC>
sdram_data[28] <> <UNC>
sdram_data[29] <> <UNC>
sdram_data[30] <> <UNC>
sdram_data[31] <> <UNC>
sdram_ba[0] <= sdram:G_sdram16:sdram16.sdram_ba[0]
sdram_ba[1] <= sdram:G_sdram16:sdram16.sdram_ba[1]
sdram_dqm[0] <= sdram:G_sdram16:sdram16.sdram_dqm[0]
sdram_dqm[1] <= sdram:G_sdram16:sdram16.sdram_dqm[1]
sdram_dqm[2] <= <VCC>
sdram_dqm[3] <= <VCC>
sdram_ras <= sdram:G_sdram16:sdram16.sdram_ras
sdram_cas <= sdram:G_sdram16:sdram16.sdram_cas
sdram_cke <= sdram:G_sdram16:sdram16.sdram_cke
sdram_clk <= sdram:G_sdram16:sdram16.sdram_clk
sdram_we <= sdram:G_sdram16:sdram16.sdram_we
sdram_cs <= sdram:G_sdram16:sdram16.sdram_cs
acram_en <= <GND>
acram_addr[2] <= <GND>
acram_addr[3] <= <GND>
acram_addr[4] <= <GND>
acram_addr[5] <= <GND>
acram_addr[6] <= <GND>
acram_addr[7] <= <GND>
acram_addr[8] <= <GND>
acram_addr[9] <= <GND>
acram_addr[10] <= <GND>
acram_addr[11] <= <GND>
acram_addr[12] <= <GND>
acram_addr[13] <= <GND>
acram_addr[14] <= <GND>
acram_addr[15] <= <GND>
acram_addr[16] <= <GND>
acram_addr[17] <= <GND>
acram_addr[18] <= <GND>
acram_addr[19] <= <GND>
acram_addr[20] <= <GND>
acram_addr[21] <= <GND>
acram_addr[22] <= <GND>
acram_addr[23] <= <GND>
acram_addr[24] <= <GND>
acram_addr[25] <= <GND>
acram_addr[26] <= <GND>
acram_addr[27] <= <GND>
acram_addr[28] <= <GND>
acram_addr[29] <= <GND>
acram_ready => ~NO_FANOUT~
acram_data_rd[0] => ~NO_FANOUT~
acram_data_rd[1] => ~NO_FANOUT~
acram_data_rd[2] => ~NO_FANOUT~
acram_data_rd[3] => ~NO_FANOUT~
acram_data_rd[4] => ~NO_FANOUT~
acram_data_rd[5] => ~NO_FANOUT~
acram_data_rd[6] => ~NO_FANOUT~
acram_data_rd[7] => ~NO_FANOUT~
acram_data_rd[8] => ~NO_FANOUT~
acram_data_rd[9] => ~NO_FANOUT~
acram_data_rd[10] => ~NO_FANOUT~
acram_data_rd[11] => ~NO_FANOUT~
acram_data_rd[12] => ~NO_FANOUT~
acram_data_rd[13] => ~NO_FANOUT~
acram_data_rd[14] => ~NO_FANOUT~
acram_data_rd[15] => ~NO_FANOUT~
acram_data_rd[16] => ~NO_FANOUT~
acram_data_rd[17] => ~NO_FANOUT~
acram_data_rd[18] => ~NO_FANOUT~
acram_data_rd[19] => ~NO_FANOUT~
acram_data_rd[20] => ~NO_FANOUT~
acram_data_rd[21] => ~NO_FANOUT~
acram_data_rd[22] => ~NO_FANOUT~
acram_data_rd[23] => ~NO_FANOUT~
acram_data_rd[24] => ~NO_FANOUT~
acram_data_rd[25] => ~NO_FANOUT~
acram_data_rd[26] => ~NO_FANOUT~
acram_data_rd[27] => ~NO_FANOUT~
acram_data_rd[28] => ~NO_FANOUT~
acram_data_rd[29] => ~NO_FANOUT~
acram_data_rd[30] => ~NO_FANOUT~
acram_data_rd[31] => ~NO_FANOUT~
acram_data_wr[0] <= <GND>
acram_data_wr[1] <= <GND>
acram_data_wr[2] <= <GND>
acram_data_wr[3] <= <GND>
acram_data_wr[4] <= <GND>
acram_data_wr[5] <= <GND>
acram_data_wr[6] <= <GND>
acram_data_wr[7] <= <GND>
acram_data_wr[8] <= <GND>
acram_data_wr[9] <= <GND>
acram_data_wr[10] <= <GND>
acram_data_wr[11] <= <GND>
acram_data_wr[12] <= <GND>
acram_data_wr[13] <= <GND>
acram_data_wr[14] <= <GND>
acram_data_wr[15] <= <GND>
acram_data_wr[16] <= <GND>
acram_data_wr[17] <= <GND>
acram_data_wr[18] <= <GND>
acram_data_wr[19] <= <GND>
acram_data_wr[20] <= <GND>
acram_data_wr[21] <= <GND>
acram_data_wr[22] <= <GND>
acram_data_wr[23] <= <GND>
acram_data_wr[24] <= <GND>
acram_data_wr[25] <= <GND>
acram_data_wr[26] <= <GND>
acram_data_wr[27] <= <GND>
acram_data_wr[28] <= <GND>
acram_data_wr[29] <= <GND>
acram_data_wr[30] <= <GND>
acram_data_wr[31] <= <GND>
acram_byte_we[0] <= <GND>
acram_byte_we[1] <= <GND>
acram_byte_we[2] <= <GND>
acram_byte_we[3] <= <GND>
cpu_axi_in.arready => ~NO_FANOUT~
cpu_axi_in.rvalid => ~NO_FANOUT~
cpu_axi_in.rlast => ~NO_FANOUT~
cpu_axi_in.rresp[0] => ~NO_FANOUT~
cpu_axi_in.rresp[1] => ~NO_FANOUT~
cpu_axi_in.rdata[0] => ~NO_FANOUT~
cpu_axi_in.rdata[1] => ~NO_FANOUT~
cpu_axi_in.rdata[2] => ~NO_FANOUT~
cpu_axi_in.rdata[3] => ~NO_FANOUT~
cpu_axi_in.rdata[4] => ~NO_FANOUT~
cpu_axi_in.rdata[5] => ~NO_FANOUT~
cpu_axi_in.rdata[6] => ~NO_FANOUT~
cpu_axi_in.rdata[7] => ~NO_FANOUT~
cpu_axi_in.rdata[8] => ~NO_FANOUT~
cpu_axi_in.rdata[9] => ~NO_FANOUT~
cpu_axi_in.rdata[10] => ~NO_FANOUT~
cpu_axi_in.rdata[11] => ~NO_FANOUT~
cpu_axi_in.rdata[12] => ~NO_FANOUT~
cpu_axi_in.rdata[13] => ~NO_FANOUT~
cpu_axi_in.rdata[14] => ~NO_FANOUT~
cpu_axi_in.rdata[15] => ~NO_FANOUT~
cpu_axi_in.rdata[16] => ~NO_FANOUT~
cpu_axi_in.rdata[17] => ~NO_FANOUT~
cpu_axi_in.rdata[18] => ~NO_FANOUT~
cpu_axi_in.rdata[19] => ~NO_FANOUT~
cpu_axi_in.rdata[20] => ~NO_FANOUT~
cpu_axi_in.rdata[21] => ~NO_FANOUT~
cpu_axi_in.rdata[22] => ~NO_FANOUT~
cpu_axi_in.rdata[23] => ~NO_FANOUT~
cpu_axi_in.rdata[24] => ~NO_FANOUT~
cpu_axi_in.rdata[25] => ~NO_FANOUT~
cpu_axi_in.rdata[26] => ~NO_FANOUT~
cpu_axi_in.rdata[27] => ~NO_FANOUT~
cpu_axi_in.rdata[28] => ~NO_FANOUT~
cpu_axi_in.rdata[29] => ~NO_FANOUT~
cpu_axi_in.rdata[30] => ~NO_FANOUT~
cpu_axi_in.rdata[31] => ~NO_FANOUT~
cpu_axi_in.rid[0] => ~NO_FANOUT~
cpu_axi_in.bvalid => ~NO_FANOUT~
cpu_axi_in.bresp[0] => ~NO_FANOUT~
cpu_axi_in.bresp[1] => ~NO_FANOUT~
cpu_axi_in.bid[0] => ~NO_FANOUT~
cpu_axi_in.wready => ~NO_FANOUT~
cpu_axi_in.awready => ~NO_FANOUT~
cpu_axi_out.rready <= <GND>
cpu_axi_out.arvalid <= <GND>
cpu_axi_out.arqos[0] <= <GND>
cpu_axi_out.arqos[1] <= <GND>
cpu_axi_out.arqos[2] <= <GND>
cpu_axi_out.arqos[3] <= <GND>
cpu_axi_out.arprot[0] <= <GND>
cpu_axi_out.arprot[1] <= <GND>
cpu_axi_out.arprot[2] <= <GND>
cpu_axi_out.arcache[0] <= <GND>
cpu_axi_out.arcache[1] <= <GND>
cpu_axi_out.arcache[2] <= <GND>
cpu_axi_out.arcache[3] <= <GND>
cpu_axi_out.arlock <= <GND>
cpu_axi_out.arburst[0] <= <GND>
cpu_axi_out.arburst[1] <= <GND>
cpu_axi_out.arsize[0] <= <GND>
cpu_axi_out.arsize[1] <= <GND>
cpu_axi_out.arsize[2] <= <GND>
cpu_axi_out.arlen[0] <= <GND>
cpu_axi_out.arlen[1] <= <GND>
cpu_axi_out.arlen[2] <= <GND>
cpu_axi_out.arlen[3] <= <GND>
cpu_axi_out.arlen[4] <= <GND>
cpu_axi_out.arlen[5] <= <GND>
cpu_axi_out.arlen[6] <= <GND>
cpu_axi_out.arlen[7] <= <GND>
cpu_axi_out.araddr[0] <= <GND>
cpu_axi_out.araddr[1] <= <GND>
cpu_axi_out.araddr[2] <= <GND>
cpu_axi_out.araddr[3] <= <GND>
cpu_axi_out.araddr[4] <= <GND>
cpu_axi_out.araddr[5] <= <GND>
cpu_axi_out.araddr[6] <= <GND>
cpu_axi_out.araddr[7] <= <GND>
cpu_axi_out.araddr[8] <= <GND>
cpu_axi_out.araddr[9] <= <GND>
cpu_axi_out.araddr[10] <= <GND>
cpu_axi_out.araddr[11] <= <GND>
cpu_axi_out.araddr[12] <= <GND>
cpu_axi_out.araddr[13] <= <GND>
cpu_axi_out.araddr[14] <= <GND>
cpu_axi_out.araddr[15] <= <GND>
cpu_axi_out.araddr[16] <= <GND>
cpu_axi_out.araddr[17] <= <GND>
cpu_axi_out.araddr[18] <= <GND>
cpu_axi_out.araddr[19] <= <GND>
cpu_axi_out.araddr[20] <= <GND>
cpu_axi_out.araddr[21] <= <GND>
cpu_axi_out.araddr[22] <= <GND>
cpu_axi_out.araddr[23] <= <GND>
cpu_axi_out.araddr[24] <= <GND>
cpu_axi_out.araddr[25] <= <GND>
cpu_axi_out.araddr[26] <= <GND>
cpu_axi_out.araddr[27] <= <GND>
cpu_axi_out.araddr[28] <= <GND>
cpu_axi_out.araddr[29] <= <GND>
cpu_axi_out.araddr[30] <= <GND>
cpu_axi_out.araddr[31] <= <GND>
cpu_axi_out.arid[0] <= <GND>
cpu_axi_out.bready <= <GND>
cpu_axi_out.wvalid <= <GND>
cpu_axi_out.wlast <= <GND>
cpu_axi_out.wstrb[0] <= <GND>
cpu_axi_out.wstrb[1] <= <GND>
cpu_axi_out.wstrb[2] <= <GND>
cpu_axi_out.wstrb[3] <= <GND>
cpu_axi_out.wdata[0] <= <GND>
cpu_axi_out.wdata[1] <= <GND>
cpu_axi_out.wdata[2] <= <GND>
cpu_axi_out.wdata[3] <= <GND>
cpu_axi_out.wdata[4] <= <GND>
cpu_axi_out.wdata[5] <= <GND>
cpu_axi_out.wdata[6] <= <GND>
cpu_axi_out.wdata[7] <= <GND>
cpu_axi_out.wdata[8] <= <GND>
cpu_axi_out.wdata[9] <= <GND>
cpu_axi_out.wdata[10] <= <GND>
cpu_axi_out.wdata[11] <= <GND>
cpu_axi_out.wdata[12] <= <GND>
cpu_axi_out.wdata[13] <= <GND>
cpu_axi_out.wdata[14] <= <GND>
cpu_axi_out.wdata[15] <= <GND>
cpu_axi_out.wdata[16] <= <GND>
cpu_axi_out.wdata[17] <= <GND>
cpu_axi_out.wdata[18] <= <GND>
cpu_axi_out.wdata[19] <= <GND>
cpu_axi_out.wdata[20] <= <GND>
cpu_axi_out.wdata[21] <= <GND>
cpu_axi_out.wdata[22] <= <GND>
cpu_axi_out.wdata[23] <= <GND>
cpu_axi_out.wdata[24] <= <GND>
cpu_axi_out.wdata[25] <= <GND>
cpu_axi_out.wdata[26] <= <GND>
cpu_axi_out.wdata[27] <= <GND>
cpu_axi_out.wdata[28] <= <GND>
cpu_axi_out.wdata[29] <= <GND>
cpu_axi_out.wdata[30] <= <GND>
cpu_axi_out.wdata[31] <= <GND>
cpu_axi_out.awvalid <= <GND>
cpu_axi_out.awqos[0] <= <GND>
cpu_axi_out.awqos[1] <= <GND>
cpu_axi_out.awqos[2] <= <GND>
cpu_axi_out.awqos[3] <= <GND>
cpu_axi_out.awprot[0] <= <GND>
cpu_axi_out.awprot[1] <= <GND>
cpu_axi_out.awprot[2] <= <GND>
cpu_axi_out.awcache[0] <= <GND>
cpu_axi_out.awcache[1] <= <GND>
cpu_axi_out.awcache[2] <= <GND>
cpu_axi_out.awcache[3] <= <GND>
cpu_axi_out.awlock <= <GND>
cpu_axi_out.awburst[0] <= <GND>
cpu_axi_out.awburst[1] <= <GND>
cpu_axi_out.awsize[0] <= <GND>
cpu_axi_out.awsize[1] <= <GND>
cpu_axi_out.awsize[2] <= <GND>
cpu_axi_out.awlen[0] <= <GND>
cpu_axi_out.awlen[1] <= <GND>
cpu_axi_out.awlen[2] <= <GND>
cpu_axi_out.awlen[3] <= <GND>
cpu_axi_out.awlen[4] <= <GND>
cpu_axi_out.awlen[5] <= <GND>
cpu_axi_out.awlen[6] <= <GND>
cpu_axi_out.awlen[7] <= <GND>
cpu_axi_out.awaddr[0] <= <GND>
cpu_axi_out.awaddr[1] <= <GND>
cpu_axi_out.awaddr[2] <= <GND>
cpu_axi_out.awaddr[3] <= <GND>
cpu_axi_out.awaddr[4] <= <GND>
cpu_axi_out.awaddr[5] <= <GND>
cpu_axi_out.awaddr[6] <= <GND>
cpu_axi_out.awaddr[7] <= <GND>
cpu_axi_out.awaddr[8] <= <GND>
cpu_axi_out.awaddr[9] <= <GND>
cpu_axi_out.awaddr[10] <= <GND>
cpu_axi_out.awaddr[11] <= <GND>
cpu_axi_out.awaddr[12] <= <GND>
cpu_axi_out.awaddr[13] <= <GND>
cpu_axi_out.awaddr[14] <= <GND>
cpu_axi_out.awaddr[15] <= <GND>
cpu_axi_out.awaddr[16] <= <GND>
cpu_axi_out.awaddr[17] <= <GND>
cpu_axi_out.awaddr[18] <= <GND>
cpu_axi_out.awaddr[19] <= <GND>
cpu_axi_out.awaddr[20] <= <GND>
cpu_axi_out.awaddr[21] <= <GND>
cpu_axi_out.awaddr[22] <= <GND>
cpu_axi_out.awaddr[23] <= <GND>
cpu_axi_out.awaddr[24] <= <GND>
cpu_axi_out.awaddr[25] <= <GND>
cpu_axi_out.awaddr[26] <= <GND>
cpu_axi_out.awaddr[27] <= <GND>
cpu_axi_out.awaddr[28] <= <GND>
cpu_axi_out.awaddr[29] <= <GND>
cpu_axi_out.awaddr[30] <= <GND>
cpu_axi_out.awaddr[31] <= <GND>
cpu_axi_out.awid[0] <= <GND>
video_axi_aresetn => ~NO_FANOUT~
video_axi_aclk => ~NO_FANOUT~
video_axi_in.arready => ~NO_FANOUT~
video_axi_in.rvalid => ~NO_FANOUT~
video_axi_in.rlast => ~NO_FANOUT~
video_axi_in.rresp[0] => ~NO_FANOUT~
video_axi_in.rresp[1] => ~NO_FANOUT~
video_axi_in.rdata[0] => ~NO_FANOUT~
video_axi_in.rdata[1] => ~NO_FANOUT~
video_axi_in.rdata[2] => ~NO_FANOUT~
video_axi_in.rdata[3] => ~NO_FANOUT~
video_axi_in.rdata[4] => ~NO_FANOUT~
video_axi_in.rdata[5] => ~NO_FANOUT~
video_axi_in.rdata[6] => ~NO_FANOUT~
video_axi_in.rdata[7] => ~NO_FANOUT~
video_axi_in.rdata[8] => ~NO_FANOUT~
video_axi_in.rdata[9] => ~NO_FANOUT~
video_axi_in.rdata[10] => ~NO_FANOUT~
video_axi_in.rdata[11] => ~NO_FANOUT~
video_axi_in.rdata[12] => ~NO_FANOUT~
video_axi_in.rdata[13] => ~NO_FANOUT~
video_axi_in.rdata[14] => ~NO_FANOUT~
video_axi_in.rdata[15] => ~NO_FANOUT~
video_axi_in.rdata[16] => ~NO_FANOUT~
video_axi_in.rdata[17] => ~NO_FANOUT~
video_axi_in.rdata[18] => ~NO_FANOUT~
video_axi_in.rdata[19] => ~NO_FANOUT~
video_axi_in.rdata[20] => ~NO_FANOUT~
video_axi_in.rdata[21] => ~NO_FANOUT~
video_axi_in.rdata[22] => ~NO_FANOUT~
video_axi_in.rdata[23] => ~NO_FANOUT~
video_axi_in.rdata[24] => ~NO_FANOUT~
video_axi_in.rdata[25] => ~NO_FANOUT~
video_axi_in.rdata[26] => ~NO_FANOUT~
video_axi_in.rdata[27] => ~NO_FANOUT~
video_axi_in.rdata[28] => ~NO_FANOUT~
video_axi_in.rdata[29] => ~NO_FANOUT~
video_axi_in.rdata[30] => ~NO_FANOUT~
video_axi_in.rdata[31] => ~NO_FANOUT~
video_axi_in.rid[0] => ~NO_FANOUT~
video_axi_in.bvalid => ~NO_FANOUT~
video_axi_in.bresp[0] => ~NO_FANOUT~
video_axi_in.bresp[1] => ~NO_FANOUT~
video_axi_in.bid[0] => ~NO_FANOUT~
video_axi_in.wready => ~NO_FANOUT~
video_axi_in.awready => ~NO_FANOUT~
video_axi_out.rready <= <GND>
video_axi_out.arvalid <= <GND>
video_axi_out.arqos[0] <= <GND>
video_axi_out.arqos[1] <= <GND>
video_axi_out.arqos[2] <= <GND>
video_axi_out.arqos[3] <= <GND>
video_axi_out.arprot[0] <= <GND>
video_axi_out.arprot[1] <= <GND>
video_axi_out.arprot[2] <= <GND>
video_axi_out.arcache[0] <= <GND>
video_axi_out.arcache[1] <= <GND>
video_axi_out.arcache[2] <= <GND>
video_axi_out.arcache[3] <= <GND>
video_axi_out.arlock <= <GND>
video_axi_out.arburst[0] <= <GND>
video_axi_out.arburst[1] <= <GND>
video_axi_out.arsize[0] <= <GND>
video_axi_out.arsize[1] <= <GND>
video_axi_out.arsize[2] <= <GND>
video_axi_out.arlen[0] <= <GND>
video_axi_out.arlen[1] <= <GND>
video_axi_out.arlen[2] <= <GND>
video_axi_out.arlen[3] <= <GND>
video_axi_out.arlen[4] <= <GND>
video_axi_out.arlen[5] <= <GND>
video_axi_out.arlen[6] <= <GND>
video_axi_out.arlen[7] <= <GND>
video_axi_out.araddr[0] <= <GND>
video_axi_out.araddr[1] <= <GND>
video_axi_out.araddr[2] <= <GND>
video_axi_out.araddr[3] <= <GND>
video_axi_out.araddr[4] <= <GND>
video_axi_out.araddr[5] <= <GND>
video_axi_out.araddr[6] <= <GND>
video_axi_out.araddr[7] <= <GND>
video_axi_out.araddr[8] <= <GND>
video_axi_out.araddr[9] <= <GND>
video_axi_out.araddr[10] <= <GND>
video_axi_out.araddr[11] <= <GND>
video_axi_out.araddr[12] <= <GND>
video_axi_out.araddr[13] <= <GND>
video_axi_out.araddr[14] <= <GND>
video_axi_out.araddr[15] <= <GND>
video_axi_out.araddr[16] <= <GND>
video_axi_out.araddr[17] <= <GND>
video_axi_out.araddr[18] <= <GND>
video_axi_out.araddr[19] <= <GND>
video_axi_out.araddr[20] <= <GND>
video_axi_out.araddr[21] <= <GND>
video_axi_out.araddr[22] <= <GND>
video_axi_out.araddr[23] <= <GND>
video_axi_out.araddr[24] <= <GND>
video_axi_out.araddr[25] <= <GND>
video_axi_out.araddr[26] <= <GND>
video_axi_out.araddr[27] <= <GND>
video_axi_out.araddr[28] <= <GND>
video_axi_out.araddr[29] <= <GND>
video_axi_out.araddr[30] <= <GND>
video_axi_out.araddr[31] <= <GND>
video_axi_out.arid[0] <= <GND>
video_axi_out.bready <= <GND>
video_axi_out.wvalid <= <GND>
video_axi_out.wlast <= <GND>
video_axi_out.wstrb[0] <= <GND>
video_axi_out.wstrb[1] <= <GND>
video_axi_out.wstrb[2] <= <GND>
video_axi_out.wstrb[3] <= <GND>
video_axi_out.wdata[0] <= <GND>
video_axi_out.wdata[1] <= <GND>
video_axi_out.wdata[2] <= <GND>
video_axi_out.wdata[3] <= <GND>
video_axi_out.wdata[4] <= <GND>
video_axi_out.wdata[5] <= <GND>
video_axi_out.wdata[6] <= <GND>
video_axi_out.wdata[7] <= <GND>
video_axi_out.wdata[8] <= <GND>
video_axi_out.wdata[9] <= <GND>
video_axi_out.wdata[10] <= <GND>
video_axi_out.wdata[11] <= <GND>
video_axi_out.wdata[12] <= <GND>
video_axi_out.wdata[13] <= <GND>
video_axi_out.wdata[14] <= <GND>
video_axi_out.wdata[15] <= <GND>
video_axi_out.wdata[16] <= <GND>
video_axi_out.wdata[17] <= <GND>
video_axi_out.wdata[18] <= <GND>
video_axi_out.wdata[19] <= <GND>
video_axi_out.wdata[20] <= <GND>
video_axi_out.wdata[21] <= <GND>
video_axi_out.wdata[22] <= <GND>
video_axi_out.wdata[23] <= <GND>
video_axi_out.wdata[24] <= <GND>
video_axi_out.wdata[25] <= <GND>
video_axi_out.wdata[26] <= <GND>
video_axi_out.wdata[27] <= <GND>
video_axi_out.wdata[28] <= <GND>
video_axi_out.wdata[29] <= <GND>
video_axi_out.wdata[30] <= <GND>
video_axi_out.wdata[31] <= <GND>
video_axi_out.awvalid <= <GND>
video_axi_out.awqos[0] <= <GND>
video_axi_out.awqos[1] <= <GND>
video_axi_out.awqos[2] <= <GND>
video_axi_out.awqos[3] <= <GND>
video_axi_out.awprot[0] <= <GND>
video_axi_out.awprot[1] <= <GND>
video_axi_out.awprot[2] <= <GND>
video_axi_out.awcache[0] <= <GND>
video_axi_out.awcache[1] <= <GND>
video_axi_out.awcache[2] <= <GND>
video_axi_out.awcache[3] <= <GND>
video_axi_out.awlock <= <GND>
video_axi_out.awburst[0] <= <GND>
video_axi_out.awburst[1] <= <GND>
video_axi_out.awsize[0] <= <GND>
video_axi_out.awsize[1] <= <GND>
video_axi_out.awsize[2] <= <GND>
video_axi_out.awlen[0] <= <GND>
video_axi_out.awlen[1] <= <GND>
video_axi_out.awlen[2] <= <GND>
video_axi_out.awlen[3] <= <GND>
video_axi_out.awlen[4] <= <GND>
video_axi_out.awlen[5] <= <GND>
video_axi_out.awlen[6] <= <GND>
video_axi_out.awlen[7] <= <GND>
video_axi_out.awaddr[0] <= <GND>
video_axi_out.awaddr[1] <= <GND>
video_axi_out.awaddr[2] <= <GND>
video_axi_out.awaddr[3] <= <GND>
video_axi_out.awaddr[4] <= <GND>
video_axi_out.awaddr[5] <= <GND>
video_axi_out.awaddr[6] <= <GND>
video_axi_out.awaddr[7] <= <GND>
video_axi_out.awaddr[8] <= <GND>
video_axi_out.awaddr[9] <= <GND>
video_axi_out.awaddr[10] <= <GND>
video_axi_out.awaddr[11] <= <GND>
video_axi_out.awaddr[12] <= <GND>
video_axi_out.awaddr[13] <= <GND>
video_axi_out.awaddr[14] <= <GND>
video_axi_out.awaddr[15] <= <GND>
video_axi_out.awaddr[16] <= <GND>
video_axi_out.awaddr[17] <= <GND>
video_axi_out.awaddr[18] <= <GND>
video_axi_out.awaddr[19] <= <GND>
video_axi_out.awaddr[20] <= <GND>
video_axi_out.awaddr[21] <= <GND>
video_axi_out.awaddr[22] <= <GND>
video_axi_out.awaddr[23] <= <GND>
video_axi_out.awaddr[24] <= <GND>
video_axi_out.awaddr[25] <= <GND>
video_axi_out.awaddr[26] <= <GND>
video_axi_out.awaddr[27] <= <GND>
video_axi_out.awaddr[28] <= <GND>
video_axi_out.awaddr[29] <= <GND>
video_axi_out.awaddr[30] <= <GND>
video_axi_out.awaddr[31] <= <GND>
video_axi_out.awid[0] <= <GND>
vector_axi_in.arready => ~NO_FANOUT~
vector_axi_in.rvalid => ~NO_FANOUT~
vector_axi_in.rlast => ~NO_FANOUT~
vector_axi_in.rresp[0] => ~NO_FANOUT~
vector_axi_in.rresp[1] => ~NO_FANOUT~
vector_axi_in.rdata[0] => ~NO_FANOUT~
vector_axi_in.rdata[1] => ~NO_FANOUT~
vector_axi_in.rdata[2] => ~NO_FANOUT~
vector_axi_in.rdata[3] => ~NO_FANOUT~
vector_axi_in.rdata[4] => ~NO_FANOUT~
vector_axi_in.rdata[5] => ~NO_FANOUT~
vector_axi_in.rdata[6] => ~NO_FANOUT~
vector_axi_in.rdata[7] => ~NO_FANOUT~
vector_axi_in.rdata[8] => ~NO_FANOUT~
vector_axi_in.rdata[9] => ~NO_FANOUT~
vector_axi_in.rdata[10] => ~NO_FANOUT~
vector_axi_in.rdata[11] => ~NO_FANOUT~
vector_axi_in.rdata[12] => ~NO_FANOUT~
vector_axi_in.rdata[13] => ~NO_FANOUT~
vector_axi_in.rdata[14] => ~NO_FANOUT~
vector_axi_in.rdata[15] => ~NO_FANOUT~
vector_axi_in.rdata[16] => ~NO_FANOUT~
vector_axi_in.rdata[17] => ~NO_FANOUT~
vector_axi_in.rdata[18] => ~NO_FANOUT~
vector_axi_in.rdata[19] => ~NO_FANOUT~
vector_axi_in.rdata[20] => ~NO_FANOUT~
vector_axi_in.rdata[21] => ~NO_FANOUT~
vector_axi_in.rdata[22] => ~NO_FANOUT~
vector_axi_in.rdata[23] => ~NO_FANOUT~
vector_axi_in.rdata[24] => ~NO_FANOUT~
vector_axi_in.rdata[25] => ~NO_FANOUT~
vector_axi_in.rdata[26] => ~NO_FANOUT~
vector_axi_in.rdata[27] => ~NO_FANOUT~
vector_axi_in.rdata[28] => ~NO_FANOUT~
vector_axi_in.rdata[29] => ~NO_FANOUT~
vector_axi_in.rdata[30] => ~NO_FANOUT~
vector_axi_in.rdata[31] => ~NO_FANOUT~
vector_axi_in.rid[0] => ~NO_FANOUT~
vector_axi_in.bvalid => ~NO_FANOUT~
vector_axi_in.bresp[0] => ~NO_FANOUT~
vector_axi_in.bresp[1] => ~NO_FANOUT~
vector_axi_in.bid[0] => ~NO_FANOUT~
vector_axi_in.wready => ~NO_FANOUT~
vector_axi_in.awready => ~NO_FANOUT~
vector_axi_out.rready <= <GND>
vector_axi_out.arvalid <= <GND>
vector_axi_out.arqos[0] <= <GND>
vector_axi_out.arqos[1] <= <GND>
vector_axi_out.arqos[2] <= <GND>
vector_axi_out.arqos[3] <= <GND>
vector_axi_out.arprot[0] <= <GND>
vector_axi_out.arprot[1] <= <GND>
vector_axi_out.arprot[2] <= <GND>
vector_axi_out.arcache[0] <= <GND>
vector_axi_out.arcache[1] <= <GND>
vector_axi_out.arcache[2] <= <GND>
vector_axi_out.arcache[3] <= <GND>
vector_axi_out.arlock <= <GND>
vector_axi_out.arburst[0] <= <GND>
vector_axi_out.arburst[1] <= <GND>
vector_axi_out.arsize[0] <= <GND>
vector_axi_out.arsize[1] <= <GND>
vector_axi_out.arsize[2] <= <GND>
vector_axi_out.arlen[0] <= <GND>
vector_axi_out.arlen[1] <= <GND>
vector_axi_out.arlen[2] <= <GND>
vector_axi_out.arlen[3] <= <GND>
vector_axi_out.arlen[4] <= <GND>
vector_axi_out.arlen[5] <= <GND>
vector_axi_out.arlen[6] <= <GND>
vector_axi_out.arlen[7] <= <GND>
vector_axi_out.araddr[0] <= <GND>
vector_axi_out.araddr[1] <= <GND>
vector_axi_out.araddr[2] <= <GND>
vector_axi_out.araddr[3] <= <GND>
vector_axi_out.araddr[4] <= <GND>
vector_axi_out.araddr[5] <= <GND>
vector_axi_out.araddr[6] <= <GND>
vector_axi_out.araddr[7] <= <GND>
vector_axi_out.araddr[8] <= <GND>
vector_axi_out.araddr[9] <= <GND>
vector_axi_out.araddr[10] <= <GND>
vector_axi_out.araddr[11] <= <GND>
vector_axi_out.araddr[12] <= <GND>
vector_axi_out.araddr[13] <= <GND>
vector_axi_out.araddr[14] <= <GND>
vector_axi_out.araddr[15] <= <GND>
vector_axi_out.araddr[16] <= <GND>
vector_axi_out.araddr[17] <= <GND>
vector_axi_out.araddr[18] <= <GND>
vector_axi_out.araddr[19] <= <GND>
vector_axi_out.araddr[20] <= <GND>
vector_axi_out.araddr[21] <= <GND>
vector_axi_out.araddr[22] <= <GND>
vector_axi_out.araddr[23] <= <GND>
vector_axi_out.araddr[24] <= <GND>
vector_axi_out.araddr[25] <= <GND>
vector_axi_out.araddr[26] <= <GND>
vector_axi_out.araddr[27] <= <GND>
vector_axi_out.araddr[28] <= <GND>
vector_axi_out.araddr[29] <= <GND>
vector_axi_out.araddr[30] <= <GND>
vector_axi_out.araddr[31] <= <GND>
vector_axi_out.arid[0] <= <GND>
vector_axi_out.bready <= <GND>
vector_axi_out.wvalid <= <GND>
vector_axi_out.wlast <= <GND>
vector_axi_out.wstrb[0] <= <GND>
vector_axi_out.wstrb[1] <= <GND>
vector_axi_out.wstrb[2] <= <GND>
vector_axi_out.wstrb[3] <= <GND>
vector_axi_out.wdata[0] <= <GND>
vector_axi_out.wdata[1] <= <GND>
vector_axi_out.wdata[2] <= <GND>
vector_axi_out.wdata[3] <= <GND>
vector_axi_out.wdata[4] <= <GND>
vector_axi_out.wdata[5] <= <GND>
vector_axi_out.wdata[6] <= <GND>
vector_axi_out.wdata[7] <= <GND>
vector_axi_out.wdata[8] <= <GND>
vector_axi_out.wdata[9] <= <GND>
vector_axi_out.wdata[10] <= <GND>
vector_axi_out.wdata[11] <= <GND>
vector_axi_out.wdata[12] <= <GND>
vector_axi_out.wdata[13] <= <GND>
vector_axi_out.wdata[14] <= <GND>
vector_axi_out.wdata[15] <= <GND>
vector_axi_out.wdata[16] <= <GND>
vector_axi_out.wdata[17] <= <GND>
vector_axi_out.wdata[18] <= <GND>
vector_axi_out.wdata[19] <= <GND>
vector_axi_out.wdata[20] <= <GND>
vector_axi_out.wdata[21] <= <GND>
vector_axi_out.wdata[22] <= <GND>
vector_axi_out.wdata[23] <= <GND>
vector_axi_out.wdata[24] <= <GND>
vector_axi_out.wdata[25] <= <GND>
vector_axi_out.wdata[26] <= <GND>
vector_axi_out.wdata[27] <= <GND>
vector_axi_out.wdata[28] <= <GND>
vector_axi_out.wdata[29] <= <GND>
vector_axi_out.wdata[30] <= <GND>
vector_axi_out.wdata[31] <= <GND>
vector_axi_out.awvalid <= <GND>
vector_axi_out.awqos[0] <= <GND>
vector_axi_out.awqos[1] <= <GND>
vector_axi_out.awqos[2] <= <GND>
vector_axi_out.awqos[3] <= <GND>
vector_axi_out.awprot[0] <= <GND>
vector_axi_out.awprot[1] <= <GND>
vector_axi_out.awprot[2] <= <GND>
vector_axi_out.awcache[0] <= <GND>
vector_axi_out.awcache[1] <= <GND>
vector_axi_out.awcache[2] <= <GND>
vector_axi_out.awcache[3] <= <GND>
vector_axi_out.awlock <= <GND>
vector_axi_out.awburst[0] <= <GND>
vector_axi_out.awburst[1] <= <GND>
vector_axi_out.awsize[0] <= <GND>
vector_axi_out.awsize[1] <= <GND>
vector_axi_out.awsize[2] <= <GND>
vector_axi_out.awlen[0] <= <GND>
vector_axi_out.awlen[1] <= <GND>
vector_axi_out.awlen[2] <= <GND>
vector_axi_out.awlen[3] <= <GND>
vector_axi_out.awlen[4] <= <GND>
vector_axi_out.awlen[5] <= <GND>
vector_axi_out.awlen[6] <= <GND>
vector_axi_out.awlen[7] <= <GND>
vector_axi_out.awaddr[0] <= <GND>
vector_axi_out.awaddr[1] <= <GND>
vector_axi_out.awaddr[2] <= <GND>
vector_axi_out.awaddr[3] <= <GND>
vector_axi_out.awaddr[4] <= <GND>
vector_axi_out.awaddr[5] <= <GND>
vector_axi_out.awaddr[6] <= <GND>
vector_axi_out.awaddr[7] <= <GND>
vector_axi_out.awaddr[8] <= <GND>
vector_axi_out.awaddr[9] <= <GND>
vector_axi_out.awaddr[10] <= <GND>
vector_axi_out.awaddr[11] <= <GND>
vector_axi_out.awaddr[12] <= <GND>
vector_axi_out.awaddr[13] <= <GND>
vector_axi_out.awaddr[14] <= <GND>
vector_axi_out.awaddr[15] <= <GND>
vector_axi_out.awaddr[16] <= <GND>
vector_axi_out.awaddr[17] <= <GND>
vector_axi_out.awaddr[18] <= <GND>
vector_axi_out.awaddr[19] <= <GND>
vector_axi_out.awaddr[20] <= <GND>
vector_axi_out.awaddr[21] <= <GND>
vector_axi_out.awaddr[22] <= <GND>
vector_axi_out.awaddr[23] <= <GND>
vector_axi_out.awaddr[24] <= <GND>
vector_axi_out.awaddr[25] <= <GND>
vector_axi_out.awaddr[26] <= <GND>
vector_axi_out.awaddr[27] <= <GND>
vector_axi_out.awaddr[28] <= <GND>
vector_axi_out.awaddr[29] <= <GND>
vector_axi_out.awaddr[30] <= <GND>
vector_axi_out.awaddr[31] <= <GND>
vector_axi_out.awid[0] <= <GND>
sio_rxd[0] => sio:G_sio:0:G_rs232_sio:rs232_sio_instance.rxd
sio_txd[0] <= sio:G_sio:0:G_rs232_sio:rs232_sio_instance.txd
sio_break[0] <= sio:G_sio:0:G_rs232_sio:rs232_sio_instance.break
usbsio_diff_dp[0] <> <UNC>
usbsio_dp[0] <> <UNC>
usbsio_dn[0] <> <UNC>
spi_sck[0] <= spi:G_spi:0:spi_instance.spi_sck
spi_sck[1] <= spi:G_spi:1:spi_instance.spi_sck
spi_ss[0] <= spi:G_spi:0:spi_instance.spi_cen
spi_ss[1] <= spi:G_spi:1:spi_instance.spi_cen
spi_mosi[0] <= spi:G_spi:0:spi_instance.spi_mosi
spi_mosi[1] <= spi:G_spi:1:spi_instance.spi_mosi
spi_miso[0] => spi:G_spi:0:spi_instance.spi_miso
spi_miso[1] => spi:G_spi:1:spi_instance.spi_miso
simple_in[0] => R_simple_in[0].DATAIN
simple_in[1] => R_simple_in[1].DATAIN
simple_in[2] => R_simple_in[2].DATAIN
simple_in[3] => R_simple_in[3].DATAIN
simple_in[4] => R_simple_in[4].DATAIN
simple_in[5] => R_simple_in[5].DATAIN
simple_in[6] => R_simple_in[6].DATAIN
simple_in[7] => R_simple_in[7].DATAIN
simple_in[8] => R_simple_in[8].DATAIN
simple_in[9] => R_simple_in[9].DATAIN
simple_in[10] => R_simple_in[10].DATAIN
simple_in[11] => R_simple_in[11].DATAIN
simple_in[12] => R_simple_in[12].DATAIN
simple_in[13] => R_simple_in[13].DATAIN
simple_in[14] => R_simple_in[14].DATAIN
simple_in[15] => R_simple_in[15].DATAIN
simple_in[16] => R_simple_in[16].DATAIN
simple_in[17] => R_simple_in[17].DATAIN
simple_in[18] => R_simple_in[18].DATAIN
simple_in[19] => R_simple_in[19].DATAIN
simple_in[20] => R_simple_in[20].DATAIN
simple_in[21] => R_simple_in[21].DATAIN
simple_in[22] => R_simple_in[22].DATAIN
simple_in[23] => R_simple_in[23].DATAIN
simple_in[24] => R_simple_in[24].DATAIN
simple_in[25] => R_simple_in[25].DATAIN
simple_in[26] => R_simple_in[26].DATAIN
simple_in[27] => R_simple_in[27].DATAIN
simple_in[28] => R_simple_in[28].DATAIN
simple_in[29] => R_simple_in[29].DATAIN
simple_in[30] => R_simple_in[30].DATAIN
simple_in[31] => R_simple_in[31].DATAIN
simple_out[0] <= ocp_mux.DB_MAX_OUTPUT_PORT_TYPE
simple_out[1] <= ocp_mux.DB_MAX_OUTPUT_PORT_TYPE
simple_out[2] <= R_simple_out[2].DB_MAX_OUTPUT_PORT_TYPE
simple_out[3] <= R_simple_out[3].DB_MAX_OUTPUT_PORT_TYPE
simple_out[4] <= R_simple_out[4].DB_MAX_OUTPUT_PORT_TYPE
simple_out[5] <= R_simple_out[5].DB_MAX_OUTPUT_PORT_TYPE
simple_out[6] <= R_simple_out[6].DB_MAX_OUTPUT_PORT_TYPE
simple_out[7] <= R_simple_out[7].DB_MAX_OUTPUT_PORT_TYPE
simple_out[8] <= R_simple_out[8].DB_MAX_OUTPUT_PORT_TYPE
simple_out[9] <= R_simple_out[9].DB_MAX_OUTPUT_PORT_TYPE
simple_out[10] <= R_simple_out[10].DB_MAX_OUTPUT_PORT_TYPE
simple_out[11] <= R_simple_out[11].DB_MAX_OUTPUT_PORT_TYPE
simple_out[12] <= R_simple_out[12].DB_MAX_OUTPUT_PORT_TYPE
simple_out[13] <= R_simple_out[13].DB_MAX_OUTPUT_PORT_TYPE
simple_out[14] <= R_simple_out[14].DB_MAX_OUTPUT_PORT_TYPE
simple_out[15] <= R_simple_out[15].DB_MAX_OUTPUT_PORT_TYPE
simple_out[16] <= R_simple_out[16].DB_MAX_OUTPUT_PORT_TYPE
simple_out[17] <= R_simple_out[17].DB_MAX_OUTPUT_PORT_TYPE
simple_out[18] <= R_simple_out[18].DB_MAX_OUTPUT_PORT_TYPE
simple_out[19] <= R_simple_out[19].DB_MAX_OUTPUT_PORT_TYPE
simple_out[20] <= R_simple_out[20].DB_MAX_OUTPUT_PORT_TYPE
simple_out[21] <= R_simple_out[21].DB_MAX_OUTPUT_PORT_TYPE
simple_out[22] <= R_simple_out[22].DB_MAX_OUTPUT_PORT_TYPE
simple_out[23] <= R_simple_out[23].DB_MAX_OUTPUT_PORT_TYPE
simple_out[24] <= R_simple_out[24].DB_MAX_OUTPUT_PORT_TYPE
simple_out[25] <= R_simple_out[25].DB_MAX_OUTPUT_PORT_TYPE
simple_out[26] <= R_simple_out[26].DB_MAX_OUTPUT_PORT_TYPE
simple_out[27] <= R_simple_out[27].DB_MAX_OUTPUT_PORT_TYPE
simple_out[28] <= R_simple_out[28].DB_MAX_OUTPUT_PORT_TYPE
simple_out[29] <= R_simple_out[29].DB_MAX_OUTPUT_PORT_TYPE
simple_out[30] <= R_simple_out[30].DB_MAX_OUTPUT_PORT_TYPE
simple_out[31] <= R_simple_out[31].DB_MAX_OUTPUT_PORT_TYPE
vga_hsync <= vga:G_vgahdmi:vgabitmap.vga_hsync
vga_vsync <= vga:G_vgahdmi:vgabitmap.vga_vsync
vga_blank <= vga:G_vgahdmi:vgabitmap.vga_blank
vga_r[0] <= vga:G_vgahdmi:vgabitmap.vga_r[0]
vga_r[1] <= vga:G_vgahdmi:vgabitmap.vga_r[1]
vga_r[2] <= vga:G_vgahdmi:vgabitmap.vga_r[2]
vga_r[3] <= vga:G_vgahdmi:vgabitmap.vga_r[3]
vga_r[4] <= vga:G_vgahdmi:vgabitmap.vga_r[4]
vga_r[5] <= vga:G_vgahdmi:vgabitmap.vga_r[5]
vga_r[6] <= vga:G_vgahdmi:vgabitmap.vga_r[6]
vga_r[7] <= vga:G_vgahdmi:vgabitmap.vga_r[7]
vga_g[0] <= vga:G_vgahdmi:vgabitmap.vga_g[0]
vga_g[1] <= vga:G_vgahdmi:vgabitmap.vga_g[1]
vga_g[2] <= vga:G_vgahdmi:vgabitmap.vga_g[2]
vga_g[3] <= vga:G_vgahdmi:vgabitmap.vga_g[3]
vga_g[4] <= vga:G_vgahdmi:vgabitmap.vga_g[4]
vga_g[5] <= vga:G_vgahdmi:vgabitmap.vga_g[5]
vga_g[6] <= vga:G_vgahdmi:vgabitmap.vga_g[6]
vga_g[7] <= vga:G_vgahdmi:vgabitmap.vga_g[7]
vga_b[0] <= vga:G_vgahdmi:vgabitmap.vga_b[0]
vga_b[1] <= vga:G_vgahdmi:vgabitmap.vga_b[1]
vga_b[2] <= vga:G_vgahdmi:vgabitmap.vga_b[2]
vga_b[3] <= vga:G_vgahdmi:vgabitmap.vga_b[3]
vga_b[4] <= vga:G_vgahdmi:vgabitmap.vga_b[4]
vga_b[5] <= vga:G_vgahdmi:vgabitmap.vga_b[5]
vga_b[6] <= vga:G_vgahdmi:vgabitmap.vga_b[6]
vga_b[7] <= vga:G_vgahdmi:vgabitmap.vga_b[7]
vga_serial_rgb[0] <= <GND>
vga_serial_rgb[1] <= <GND>
vga_serial_rgb[2] <= <GND>
vga_serial_rgb[3] <= <GND>
vga_serial_rgb[4] <= <GND>
vga_serial_rgb[5] <= <GND>
vga_serial_rgb[6] <= <GND>
vga_serial_rgb[7] <= <GND>
dvi_r[0] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.outp_red[0]
dvi_r[1] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.outp_red[1]
dvi_r[2] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.outp_red[2]
dvi_r[3] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.outp_red[3]
dvi_r[4] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.outp_red[4]
dvi_r[5] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.outp_red[5]
dvi_r[6] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.outp_red[6]
dvi_r[7] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.outp_red[7]
dvi_r[8] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.outp_red[8]
dvi_r[9] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.outp_red[9]
dvi_g[0] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.outp_green[0]
dvi_g[1] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.outp_green[1]
dvi_g[2] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.outp_green[2]
dvi_g[3] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.outp_green[3]
dvi_g[4] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.outp_green[4]
dvi_g[5] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.outp_green[5]
dvi_g[6] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.outp_green[6]
dvi_g[7] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.outp_green[7]
dvi_g[8] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.outp_green[8]
dvi_g[9] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.outp_green[9]
dvi_b[0] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.outp_blue[0]
dvi_b[1] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.outp_blue[1]
dvi_b[2] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.outp_blue[2]
dvi_b[3] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.outp_blue[3]
dvi_b[4] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.outp_blue[4]
dvi_b[5] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.outp_blue[5]
dvi_b[6] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.outp_blue[6]
dvi_b[7] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.outp_blue[7]
dvi_b[8] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.outp_blue[8]
dvi_b[9] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.outp_blue[9]
dvid_red[0] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.out_red[0]
dvid_red[1] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.out_red[1]
dvid_green[0] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.out_green[0]
dvid_green[1] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.out_green[1]
dvid_blue[0] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.out_blue[0]
dvid_blue[1] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.out_blue[1]
dvid_clock[0] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.out_clock[0]
dvid_clock[1] <= vga2dvid:G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid.out_clock[1]
video_base_addr[2] <= <GND>
video_base_addr[3] <= <GND>
video_base_addr[4] <= <GND>
video_base_addr[5] <= <GND>
video_base_addr[6] <= <GND>
video_base_addr[7] <= <GND>
video_base_addr[8] <= <GND>
video_base_addr[9] <= <GND>
video_base_addr[10] <= <GND>
video_base_addr[11] <= <GND>
video_base_addr[12] <= <GND>
video_base_addr[13] <= <GND>
video_base_addr[14] <= <GND>
video_base_addr[15] <= <GND>
video_base_addr[16] <= <GND>
video_base_addr[17] <= <GND>
video_base_addr[18] <= <GND>
video_base_addr[19] <= <GND>
video_base_addr[20] <= <GND>
video_base_addr[21] <= <GND>
video_base_addr[22] <= <GND>
video_base_addr[23] <= <GND>
video_base_addr[24] <= <GND>
video_base_addr[25] <= <GND>
video_base_addr[26] <= <GND>
video_base_addr[27] <= <GND>
video_base_addr[28] <= <GND>
video_base_addr[29] <= <GND>
video_base_addr[30] <= <GND>
video_base_addr[31] <= <GND>
ledstrip_rotation => ~NO_FANOUT~
ledstrip_out[0] <= <GND>
ledstrip_out[1] <= <GND>
audio_l[0] <= <GND>
audio_l[1] <= <GND>
audio_l[2] <= <GND>
audio_l[3] <= <GND>
audio_r[0] <= <GND>
audio_r[1] <= <GND>
audio_r[2] <= <GND>
audio_r[3] <= <GND>
video_composite[0] <= <GND>
video_composite[1] <= <GND>
video_composite[2] <= <GND>
video_composite[3] <= <GND>
spdif_out <= <GND>
i2s_din <= <GND>
i2s_bck <= <GND>
i2s_lrck <= <GND>
fm_antenna <= <GND>
cw_antenna <= <GND>
gpio[0] <> gpio:G_gpio:0:gpio_inst.gpio_phys[0]
gpio[1] <> gpio:G_gpio:0:gpio_inst.gpio_phys[1]
gpio[2] <> gpio:G_gpio:0:gpio_inst.gpio_phys[2]
gpio[3] <> gpio:G_gpio:0:gpio_inst.gpio_phys[3]
gpio[4] <> gpio:G_gpio:0:gpio_inst.gpio_phys[4]
gpio[5] <> gpio:G_gpio:0:gpio_inst.gpio_phys[5]
gpio[6] <> gpio:G_gpio:0:gpio_inst.gpio_phys[6]
gpio[7] <> gpio:G_gpio:0:gpio_inst.gpio_phys[7]
gpio[8] <> gpio:G_gpio:0:gpio_inst.gpio_phys[8]
gpio[9] <> gpio:G_gpio:0:gpio_inst.gpio_phys[9]
gpio[10] <> gpio:G_gpio:0:gpio_inst.gpio_phys[10]
gpio[11] <> gpio:G_gpio:0:gpio_inst.gpio_phys[11]
gpio[12] <> gpio:G_gpio:0:gpio_inst.gpio_phys[12]
gpio[13] <> gpio:G_gpio:0:gpio_inst.gpio_phys[13]
gpio[14] <> gpio:G_gpio:0:gpio_inst.gpio_phys[14]
gpio[15] <> gpio:G_gpio:0:gpio_inst.gpio_phys[15]
gpio[16] <> gpio:G_gpio:0:gpio_inst.gpio_phys[16]
gpio[17] <> gpio:G_gpio:0:gpio_inst.gpio_phys[17]
gpio[18] <> gpio:G_gpio:0:gpio_inst.gpio_phys[18]
gpio[19] <> gpio:G_gpio:0:gpio_inst.gpio_phys[19]
gpio[20] <> gpio:G_gpio:0:gpio_inst.gpio_phys[20]
gpio[21] <> gpio:G_gpio:0:gpio_inst.gpio_phys[21]
gpio[22] <> gpio:G_gpio:0:gpio_inst.gpio_phys[22]
gpio[23] <> gpio:G_gpio:0:gpio_inst.gpio_phys[23]
gpio[24] <> gpio:G_gpio:0:gpio_inst.gpio_phys[24]
gpio[25] <> gpio:G_gpio:0:gpio_inst.gpio_phys[25]
gpio[26] <> gpio:G_gpio:0:gpio_inst.gpio_phys[26]
gpio[27] <> gpio:G_gpio:0:gpio_inst.gpio_phys[27]
gpio[28] <> gpio:G_gpio:0:gpio_inst.gpio_phys[28]
gpio[29] <> gpio:G_gpio:0:gpio_inst.gpio_phys[29]
gpio[30] <> gpio:G_gpio:0:gpio_inst.gpio_phys[30]
gpio[31] <> gpio:G_gpio:0:gpio_inst.gpio_phys[31]
gpio[32] <> <UNC>
gpio[33] <> <UNC>
gpio[34] <> <UNC>
gpio[35] <> <UNC>
gpio[36] <> <UNC>
gpio[37] <> <UNC>
gpio[38] <> <UNC>
gpio[39] <> <UNC>
gpio[40] <> <UNC>
gpio[41] <> <UNC>
gpio[42] <> <UNC>
gpio[43] <> <UNC>
gpio[44] <> <UNC>
gpio[45] <> <UNC>
gpio[46] <> <UNC>
gpio[47] <> <UNC>
gpio[48] <> <UNC>
gpio[49] <> <UNC>
gpio[50] <> <UNC>
gpio[51] <> <UNC>
gpio[52] <> <UNC>
gpio[53] <> <UNC>
gpio[54] <> <UNC>
gpio[55] <> <UNC>
gpio[56] <> <UNC>
gpio[57] <> <UNC>
gpio[58] <> <UNC>
gpio[59] <> <UNC>
gpio[60] <> <UNC>
gpio[61] <> <UNC>
gpio[62] <> <UNC>
gpio[63] <> <UNC>
gpio[64] <> <UNC>
gpio[65] <> <UNC>
gpio[66] <> <UNC>
gpio[67] <> <UNC>
gpio[68] <> <UNC>
gpio[69] <> <UNC>
gpio[70] <> <UNC>
gpio[71] <> <UNC>
gpio[72] <> <UNC>
gpio[73] <> <UNC>
gpio[74] <> <UNC>
gpio[75] <> <UNC>
gpio[76] <> <UNC>
gpio[77] <> <UNC>
gpio[78] <> <UNC>
gpio[79] <> <UNC>
gpio[80] <> <UNC>
gpio[81] <> <UNC>
gpio[82] <> <UNC>
gpio[83] <> <UNC>
gpio[84] <> <UNC>
gpio[85] <> <UNC>
gpio[86] <> <UNC>
gpio[87] <> <UNC>
gpio[88] <> <UNC>
gpio[89] <> <UNC>
gpio[90] <> <UNC>
gpio[91] <> <UNC>
gpio[92] <> <UNC>
gpio[93] <> <UNC>
gpio[94] <> <UNC>
gpio[95] <> <UNC>
gpio[96] <> <UNC>
gpio[97] <> <UNC>
gpio[98] <> <UNC>
gpio[99] <> <UNC>
gpio[100] <> <UNC>
gpio[101] <> <UNC>
gpio[102] <> <UNC>
gpio[103] <> <UNC>
gpio[104] <> <UNC>
gpio[105] <> <UNC>
gpio[106] <> <UNC>
gpio[107] <> <UNC>
gpio[108] <> <UNC>
gpio[109] <> <UNC>
gpio[110] <> <UNC>
gpio[111] <> <UNC>
gpio[112] <> <UNC>
gpio[113] <> <UNC>
gpio[114] <> <UNC>
gpio[115] <> <UNC>
gpio[116] <> <UNC>
gpio[117] <> <UNC>
gpio[118] <> <UNC>
gpio[119] <> <UNC>
gpio[120] <> <UNC>
gpio[121] <> <UNC>
gpio[122] <> <UNC>
gpio[123] <> <UNC>
gpio[124] <> <UNC>
gpio[125] <> <UNC>
gpio[126] <> <UNC>
gpio[127] <> <UNC>
gpio_pullup[0] <> <UNC>
gpio_pullup[1] <> <UNC>
gpio_pullup[2] <> <UNC>
gpio_pullup[3] <> <UNC>
gpio_pullup[4] <> <UNC>
gpio_pullup[5] <> <UNC>
gpio_pullup[6] <> <UNC>
gpio_pullup[7] <> <UNC>
gpio_pullup[8] <> <UNC>
gpio_pullup[9] <> <UNC>
gpio_pullup[10] <> <UNC>
gpio_pullup[11] <> <UNC>
gpio_pullup[12] <> <UNC>
gpio_pullup[13] <> <UNC>
gpio_pullup[14] <> <UNC>
gpio_pullup[15] <> <UNC>
gpio_pullup[16] <> <UNC>
gpio_pullup[17] <> <UNC>
gpio_pullup[18] <> <UNC>
gpio_pullup[19] <> <UNC>
gpio_pullup[20] <> <UNC>
gpio_pullup[21] <> <UNC>
gpio_pullup[22] <> <UNC>
gpio_pullup[23] <> <UNC>
gpio_pullup[24] <> <UNC>
gpio_pullup[25] <> <UNC>
gpio_pullup[26] <> <UNC>
gpio_pullup[27] <> <UNC>
gpio_pullup[28] <> <UNC>
gpio_pullup[29] <> <UNC>
gpio_pullup[30] <> <UNC>
gpio_pullup[31] <> <UNC>
gpio_pullup[32] <> <UNC>
gpio_pullup[33] <> <UNC>
gpio_pullup[34] <> <UNC>
gpio_pullup[35] <> <UNC>
gpio_pullup[36] <> <UNC>
gpio_pullup[37] <> <UNC>
gpio_pullup[38] <> <UNC>
gpio_pullup[39] <> <UNC>
gpio_pullup[40] <> <UNC>
gpio_pullup[41] <> <UNC>
gpio_pullup[42] <> <UNC>
gpio_pullup[43] <> <UNC>
gpio_pullup[44] <> <UNC>
gpio_pullup[45] <> <UNC>
gpio_pullup[46] <> <UNC>
gpio_pullup[47] <> <UNC>
gpio_pullup[48] <> <UNC>
gpio_pullup[49] <> <UNC>
gpio_pullup[50] <> <UNC>
gpio_pullup[51] <> <UNC>
gpio_pullup[52] <> <UNC>
gpio_pullup[53] <> <UNC>
gpio_pullup[54] <> <UNC>
gpio_pullup[55] <> <UNC>
gpio_pullup[56] <> <UNC>
gpio_pullup[57] <> <UNC>
gpio_pullup[58] <> <UNC>
gpio_pullup[59] <> <UNC>
gpio_pullup[60] <> <UNC>
gpio_pullup[61] <> <UNC>
gpio_pullup[62] <> <UNC>
gpio_pullup[63] <> <UNC>
gpio_pullup[64] <> <UNC>
gpio_pullup[65] <> <UNC>
gpio_pullup[66] <> <UNC>
gpio_pullup[67] <> <UNC>
gpio_pullup[68] <> <UNC>
gpio_pullup[69] <> <UNC>
gpio_pullup[70] <> <UNC>
gpio_pullup[71] <> <UNC>
gpio_pullup[72] <> <UNC>
gpio_pullup[73] <> <UNC>
gpio_pullup[74] <> <UNC>
gpio_pullup[75] <> <UNC>
gpio_pullup[76] <> <UNC>
gpio_pullup[77] <> <UNC>
gpio_pullup[78] <> <UNC>
gpio_pullup[79] <> <UNC>
gpio_pullup[80] <> <UNC>
gpio_pullup[81] <> <UNC>
gpio_pullup[82] <> <UNC>
gpio_pullup[83] <> <UNC>
gpio_pullup[84] <> <UNC>
gpio_pullup[85] <> <UNC>
gpio_pullup[86] <> <UNC>
gpio_pullup[87] <> <UNC>
gpio_pullup[88] <> <UNC>
gpio_pullup[89] <> <UNC>
gpio_pullup[90] <> <UNC>
gpio_pullup[91] <> <UNC>
gpio_pullup[92] <> <UNC>
gpio_pullup[93] <> <UNC>
gpio_pullup[94] <> <UNC>
gpio_pullup[95] <> <UNC>
gpio_pullup[96] <> <UNC>
gpio_pullup[97] <> <UNC>
gpio_pullup[98] <> <UNC>
gpio_pullup[99] <> <UNC>
gpio_pullup[100] <> <UNC>
gpio_pullup[101] <> <UNC>
gpio_pullup[102] <> <UNC>
gpio_pullup[103] <> <UNC>
gpio_pullup[104] <> <UNC>
gpio_pullup[105] <> <UNC>
gpio_pullup[106] <> <UNC>
gpio_pullup[107] <> <UNC>
gpio_pullup[108] <> <UNC>
gpio_pullup[109] <> <UNC>
gpio_pullup[110] <> <UNC>
gpio_pullup[111] <> <UNC>
gpio_pullup[112] <> <UNC>
gpio_pullup[113] <> <UNC>
gpio_pullup[114] <> <UNC>
gpio_pullup[115] <> <UNC>
gpio_pullup[116] <> <UNC>
gpio_pullup[117] <> <UNC>
gpio_pullup[118] <> <UNC>
gpio_pullup[119] <> <UNC>
gpio_pullup[120] <> <UNC>
gpio_pullup[121] <> <UNC>
gpio_pullup[122] <> <UNC>
gpio_pullup[123] <> <UNC>
gpio_pullup[124] <> <UNC>
gpio_pullup[125] <> <UNC>
gpio_pullup[126] <> <UNC>
gpio_pullup[127] <> <UNC>
ocp[0] <= timer:G_timer:timer.ocp[0]
ocp[1] <= timer:G_timer:timer.ocp[1]
icp[0] => timer:G_timer:timer.icp[0]
icp[1] => timer:G_timer:timer.icp[1]
ADC_Error_out[0] <> <UNC>
ADC_Error_out[1] <> <UNC>
ADC_Error_out[2] <> <UNC>
ADC_Error_out[3] <> <UNC>
ADC_Error_out[4] <> <UNC>
ADC_Error_out[5] <> <UNC>
ps2_clk_in => ~NO_FANOUT~
ps2_dat_in => ~NO_FANOUT~
ps2_clk_out <= ps2_clk_out.DB_MAX_OUTPUT_PORT_TYPE
ps2_dat_out <= to_xram[2].data_in[0].DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline
clk => pipeline:pipeline.clk
clk => M_d_bram~51.CLK
clk => M_d_bram~0.CLK
clk => M_d_bram~1.CLK
clk => M_d_bram~2.CLK
clk => M_d_bram~3.CLK
clk => M_d_bram~4.CLK
clk => M_d_bram~5.CLK
clk => M_d_bram~6.CLK
clk => M_d_bram~7.CLK
clk => M_d_bram~8.CLK
clk => M_d_bram~9.CLK
clk => M_d_bram~10.CLK
clk => M_d_bram~11.CLK
clk => M_d_bram~12.CLK
clk => M_d_bram~13.CLK
clk => M_d_bram~14.CLK
clk => M_d_bram~15.CLK
clk => M_d_bram~16.CLK
clk => M_d_bram~17.CLK
clk => M_d_bram~18.CLK
clk => M_d_bram~19.CLK
clk => M_d_bram~20.CLK
clk => M_d_bram~21.CLK
clk => M_d_bram~22.CLK
clk => M_d_bram~23.CLK
clk => M_d_bram~24.CLK
clk => M_d_bram~25.CLK
clk => M_d_bram~26.CLK
clk => M_d_bram~27.CLK
clk => M_d_bram~28.CLK
clk => M_d_bram~29.CLK
clk => M_d_bram~30.CLK
clk => M_d_bram~31.CLK
clk => M_d_bram~32.CLK
clk => M_d_bram~33.CLK
clk => M_d_bram~34.CLK
clk => M_d_bram~35.CLK
clk => M_d_bram~36.CLK
clk => M_d_bram~37.CLK
clk => M_d_bram~38.CLK
clk => M_d_bram~39.CLK
clk => M_d_bram~40.CLK
clk => M_d_bram~41.CLK
clk => M_d_bram~42.CLK
clk => M_d_bram~43.CLK
clk => M_d_bram~44.CLK
clk => M_d_bram~45.CLK
clk => M_d_bram~46.CLK
clk => M_d_bram~47.CLK
clk => M_d_bram~48.CLK
clk => M_d_bram~49.CLK
clk => M_d_bram~50.CLK
clk => R_i_strobe.CLK
clk => R_i_burst_len[0].CLK
clk => R_i_burst_len[1].CLK
clk => R_i_burst_len[2].CLK
clk => R_i_addr[2].CLK
clk => R_i_addr[3].CLK
clk => R_i_addr[4].CLK
clk => R_i_addr[5].CLK
clk => R_i_addr[6].CLK
clk => R_i_addr[7].CLK
clk => R_i_addr[8].CLK
clk => R_i_addr[9].CLK
clk => R_i_addr[10].CLK
clk => R_i_addr[11].CLK
clk => R_i_addr[12].CLK
clk => R_i_addr[13].CLK
clk => R_i_addr[14].CLK
clk => R_i_addr[15].CLK
clk => R_i_addr[16].CLK
clk => R_i_addr[17].CLK
clk => R_i_addr[18].CLK
clk => R_i_addr[19].CLK
clk => R_i_addr[20].CLK
clk => R_i_addr[21].CLK
clk => R_i_addr[22].CLK
clk => R_i_addr[23].CLK
clk => R_i_addr[24].CLK
clk => R_i_addr[25].CLK
clk => R_i_addr[26].CLK
clk => R_i_addr[27].CLK
clk => R_i_addr[28].CLK
clk => R_i_addr[29].CLK
clk => R_i_addr[30].CLK
clk => R_i_addr[31].CLK
clk => R_d_cacheable_cycle.CLK
clk => R_d_rd_addr[2].CLK
clk => R_d_rd_addr[3].CLK
clk => R_d_rd_addr[4].CLK
clk => R_d_rd_addr[5].CLK
clk => R_d_rd_addr[6].CLK
clk => R_d_rd_addr[7].CLK
clk => R_d_rd_addr[8].CLK
clk => R_d_rd_addr[9].CLK
clk => R_d_rd_addr[10].CLK
clk => R_d_rd_addr[11].CLK
clk => R_d_rd_addr[12].CLK
clk => R_d_rd_addr[13].CLK
clk => R_d_rd_addr[14].CLK
clk => R_d_rd_addr[15].CLK
clk => R_d_rd_addr[16].CLK
clk => R_d_rd_addr[17].CLK
clk => R_d_rd_addr[18].CLK
clk => R_d_rd_addr[19].CLK
clk => R_d_rd_addr[20].CLK
clk => R_d_rd_addr[21].CLK
clk => R_d_rd_addr[22].CLK
clk => R_d_rd_addr[23].CLK
clk => R_d_rd_addr[24].CLK
clk => R_d_rd_addr[25].CLK
clk => R_d_rd_addr[26].CLK
clk => R_d_rd_addr[27].CLK
clk => R_d_rd_addr[28].CLK
clk => R_d_rd_addr[29].CLK
clk => R_d_rd_addr[30].CLK
clk => R_d_rd_addr[31].CLK
clk => R_d_fetch_done.CLK
clk => R_d_data_from_bram[0].CLK
clk => R_d_data_from_bram[1].CLK
clk => R_d_data_from_bram[2].CLK
clk => R_d_data_from_bram[3].CLK
clk => R_d_data_from_bram[4].CLK
clk => R_d_data_from_bram[5].CLK
clk => R_d_data_from_bram[6].CLK
clk => R_d_data_from_bram[7].CLK
clk => R_d_data_from_bram[8].CLK
clk => R_d_data_from_bram[9].CLK
clk => R_d_data_from_bram[10].CLK
clk => R_d_data_from_bram[11].CLK
clk => R_d_data_from_bram[12].CLK
clk => R_d_data_from_bram[13].CLK
clk => R_d_data_from_bram[14].CLK
clk => R_d_data_from_bram[15].CLK
clk => R_d_data_from_bram[16].CLK
clk => R_d_data_from_bram[17].CLK
clk => R_d_data_from_bram[18].CLK
clk => R_d_data_from_bram[19].CLK
clk => R_d_data_from_bram[20].CLK
clk => R_d_data_from_bram[21].CLK
clk => R_d_data_from_bram[22].CLK
clk => R_d_data_from_bram[23].CLK
clk => R_d_data_from_bram[24].CLK
clk => R_d_data_from_bram[25].CLK
clk => R_d_data_from_bram[26].CLK
clk => R_d_data_from_bram[27].CLK
clk => R_d_data_from_bram[28].CLK
clk => R_d_data_from_bram[29].CLK
clk => R_d_data_from_bram[30].CLK
clk => R_d_data_from_bram[31].CLK
clk => R_d_tag_from_bram[0].CLK
clk => R_d_tag_from_bram[1].CLK
clk => R_d_tag_from_bram[2].CLK
clk => R_d_tag_from_bram[3].CLK
clk => R_d_tag_from_bram[4].CLK
clk => R_d_tag_from_bram[5].CLK
clk => R_d_tag_from_bram[6].CLK
clk => R_d_tag_from_bram[7].CLK
clk => R_d_tag_from_bram[8].CLK
clk => bram_true2p_1clk:G_icache_4k:tag_dp_bram.clk
clk => bram_true2p_1clk:G_icache_4k:i_block_iter:0:i_dp_bram.clk
clk => bram_true2p_1clk:G_icache_4k:i_block_iter:1:i_dp_bram.clk
clk => d_from_bram[0].CLK
clk => d_from_bram[1].CLK
clk => d_from_bram[2].CLK
clk => d_from_bram[3].CLK
clk => d_from_bram[4].CLK
clk => d_from_bram[5].CLK
clk => d_from_bram[6].CLK
clk => d_from_bram[7].CLK
clk => d_from_bram[8].CLK
clk => d_from_bram[9].CLK
clk => d_from_bram[10].CLK
clk => d_from_bram[11].CLK
clk => d_from_bram[12].CLK
clk => d_from_bram[13].CLK
clk => d_from_bram[14].CLK
clk => d_from_bram[15].CLK
clk => d_from_bram[16].CLK
clk => d_from_bram[17].CLK
clk => d_from_bram[18].CLK
clk => d_from_bram[19].CLK
clk => d_from_bram[20].CLK
clk => d_from_bram[21].CLK
clk => d_from_bram[22].CLK
clk => d_from_bram[23].CLK
clk => d_from_bram[24].CLK
clk => d_from_bram[25].CLK
clk => d_from_bram[26].CLK
clk => d_from_bram[27].CLK
clk => d_from_bram[28].CLK
clk => d_from_bram[29].CLK
clk => d_from_bram[30].CLK
clk => d_from_bram[31].CLK
clk => d_from_bram[32].CLK
clk => d_from_bram[33].CLK
clk => d_from_bram[34].CLK
clk => d_from_bram[35].CLK
clk => d_from_bram[36].CLK
clk => d_from_bram[37].CLK
clk => d_from_bram[38].CLK
clk => d_from_bram[39].CLK
clk => d_from_bram[40].CLK
clk => M_d_bram.CLK0
reset => pipeline:pipeline.reset
imem_addr_strobe <= R_i_strobe.DB_MAX_OUTPUT_PORT_TYPE
imem_addr[2] <= R_i_addr[2].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[3] <= R_i_addr[3].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[4] <= R_i_addr[4].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[5] <= R_i_addr[5].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[6] <= R_i_addr[6].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[7] <= R_i_addr[7].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[8] <= R_i_addr[8].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[9] <= R_i_addr[9].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[10] <= R_i_addr[10].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[11] <= R_i_addr[11].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[12] <= R_i_addr[12].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[13] <= R_i_addr[13].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[14] <= R_i_addr[14].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[15] <= R_i_addr[15].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[16] <= R_i_addr[16].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[17] <= R_i_addr[17].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[18] <= R_i_addr[18].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[19] <= R_i_addr[19].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[20] <= R_i_addr[20].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[21] <= R_i_addr[21].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[22] <= R_i_addr[22].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[23] <= R_i_addr[23].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[24] <= R_i_addr[24].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[25] <= R_i_addr[25].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[26] <= R_i_addr[26].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[27] <= R_i_addr[27].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[28] <= R_i_addr[28].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[29] <= R_i_addr[29].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[30] <= R_i_addr[30].DB_MAX_OUTPUT_PORT_TYPE
imem_addr[31] <= R_i_addr[31].DB_MAX_OUTPUT_PORT_TYPE
imem_burst_len[0] <= R_i_burst_len[0].DB_MAX_OUTPUT_PORT_TYPE
imem_burst_len[1] <= R_i_burst_len[1].DB_MAX_OUTPUT_PORT_TYPE
imem_burst_len[2] <= R_i_burst_len[2].DB_MAX_OUTPUT_PORT_TYPE
imem_data_in[0] => bram_true2p_1clk:G_icache_4k:i_block_iter:0:i_dp_bram.data_in_a[0]
imem_data_in[1] => bram_true2p_1clk:G_icache_4k:i_block_iter:0:i_dp_bram.data_in_a[1]
imem_data_in[2] => bram_true2p_1clk:G_icache_4k:i_block_iter:0:i_dp_bram.data_in_a[2]
imem_data_in[3] => bram_true2p_1clk:G_icache_4k:i_block_iter:0:i_dp_bram.data_in_a[3]
imem_data_in[4] => bram_true2p_1clk:G_icache_4k:i_block_iter:0:i_dp_bram.data_in_a[4]
imem_data_in[5] => bram_true2p_1clk:G_icache_4k:i_block_iter:0:i_dp_bram.data_in_a[5]
imem_data_in[6] => bram_true2p_1clk:G_icache_4k:i_block_iter:0:i_dp_bram.data_in_a[6]
imem_data_in[7] => bram_true2p_1clk:G_icache_4k:i_block_iter:0:i_dp_bram.data_in_a[7]
imem_data_in[8] => bram_true2p_1clk:G_icache_4k:i_block_iter:0:i_dp_bram.data_in_a[8]
imem_data_in[9] => bram_true2p_1clk:G_icache_4k:i_block_iter:0:i_dp_bram.data_in_a[9]
imem_data_in[10] => bram_true2p_1clk:G_icache_4k:i_block_iter:0:i_dp_bram.data_in_a[10]
imem_data_in[11] => bram_true2p_1clk:G_icache_4k:i_block_iter:0:i_dp_bram.data_in_a[11]
imem_data_in[12] => bram_true2p_1clk:G_icache_4k:i_block_iter:0:i_dp_bram.data_in_a[12]
imem_data_in[13] => bram_true2p_1clk:G_icache_4k:i_block_iter:0:i_dp_bram.data_in_a[13]
imem_data_in[14] => bram_true2p_1clk:G_icache_4k:i_block_iter:0:i_dp_bram.data_in_a[14]
imem_data_in[15] => bram_true2p_1clk:G_icache_4k:i_block_iter:0:i_dp_bram.data_in_a[15]
imem_data_in[16] => bram_true2p_1clk:G_icache_4k:i_block_iter:0:i_dp_bram.data_in_a[16]
imem_data_in[17] => bram_true2p_1clk:G_icache_4k:i_block_iter:0:i_dp_bram.data_in_a[17]
imem_data_in[18] => bram_true2p_1clk:G_icache_4k:i_block_iter:1:i_dp_bram.data_in_a[0]
imem_data_in[19] => bram_true2p_1clk:G_icache_4k:i_block_iter:1:i_dp_bram.data_in_a[1]
imem_data_in[20] => bram_true2p_1clk:G_icache_4k:i_block_iter:1:i_dp_bram.data_in_a[2]
imem_data_in[21] => bram_true2p_1clk:G_icache_4k:i_block_iter:1:i_dp_bram.data_in_a[3]
imem_data_in[22] => bram_true2p_1clk:G_icache_4k:i_block_iter:1:i_dp_bram.data_in_a[4]
imem_data_in[23] => bram_true2p_1clk:G_icache_4k:i_block_iter:1:i_dp_bram.data_in_a[5]
imem_data_in[24] => bram_true2p_1clk:G_icache_4k:i_block_iter:1:i_dp_bram.data_in_a[6]
imem_data_in[25] => bram_true2p_1clk:G_icache_4k:i_block_iter:1:i_dp_bram.data_in_a[7]
imem_data_in[26] => bram_true2p_1clk:G_icache_4k:i_block_iter:1:i_dp_bram.data_in_a[8]
imem_data_in[27] => bram_true2p_1clk:G_icache_4k:i_block_iter:1:i_dp_bram.data_in_a[9]
imem_data_in[28] => bram_true2p_1clk:G_icache_4k:i_block_iter:1:i_dp_bram.data_in_a[10]
imem_data_in[29] => bram_true2p_1clk:G_icache_4k:i_block_iter:1:i_dp_bram.data_in_a[11]
imem_data_in[30] => bram_true2p_1clk:G_icache_4k:i_block_iter:1:i_dp_bram.data_in_a[12]
imem_data_in[31] => bram_true2p_1clk:G_icache_4k:i_block_iter:1:i_dp_bram.data_in_a[13]
imem_data_ready => icache_write.DATAB
imem_data_ready => process_0.IN1
dmem_addr_strobe <= dmem_addr_strobe.DB_MAX_OUTPUT_PORT_TYPE
dmem_write <= dmem_write.DB_MAX_OUTPUT_PORT_TYPE
dmem_byte_sel[0] <= pipeline:pipeline.dmem_byte_sel[0]
dmem_byte_sel[1] <= pipeline:pipeline.dmem_byte_sel[1]
dmem_byte_sel[2] <= pipeline:pipeline.dmem_byte_sel[2]
dmem_byte_sel[3] <= pipeline:pipeline.dmem_byte_sel[3]
dmem_addr[2] <= dmem_addr.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[3] <= dmem_addr.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[4] <= dmem_addr.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[5] <= dmem_addr.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[6] <= dmem_addr.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[7] <= dmem_addr.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[8] <= dmem_addr.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[9] <= dmem_addr.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[10] <= dmem_addr.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[11] <= dmem_addr.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[12] <= dmem_addr.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[13] <= dmem_addr.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[14] <= dmem_addr.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[15] <= dmem_addr.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[16] <= dmem_addr.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[17] <= dmem_addr.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[18] <= dmem_addr.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[19] <= dmem_addr.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[20] <= dmem_addr.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[21] <= dmem_addr.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[22] <= dmem_addr.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[23] <= dmem_addr.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[24] <= dmem_addr.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[25] <= dmem_addr.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[26] <= dmem_addr.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[27] <= dmem_addr.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[28] <= dmem_addr.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[29] <= dmem_addr.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[30] <= dmem_addr.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[31] <= dmem_addr.DB_MAX_OUTPUT_PORT_TYPE
dmem_burst_len[0] <= <GND>
dmem_burst_len[1] <= <GND>
dmem_burst_len[2] <= <GND>
dmem_data_in[0] => d_to_bram[0].DATAB
dmem_data_in[0] => cpu_d_data_in.DATAA
dmem_data_in[0] => cpu_d_data_in[0].DATAB
dmem_data_in[1] => d_to_bram[1].DATAB
dmem_data_in[1] => cpu_d_data_in.DATAA
dmem_data_in[1] => cpu_d_data_in[1].DATAB
dmem_data_in[2] => d_to_bram[2].DATAB
dmem_data_in[2] => cpu_d_data_in.DATAA
dmem_data_in[2] => cpu_d_data_in[2].DATAB
dmem_data_in[3] => d_to_bram[3].DATAB
dmem_data_in[3] => cpu_d_data_in.DATAA
dmem_data_in[3] => cpu_d_data_in[3].DATAB
dmem_data_in[4] => d_to_bram[4].DATAB
dmem_data_in[4] => cpu_d_data_in.DATAA
dmem_data_in[4] => cpu_d_data_in[4].DATAB
dmem_data_in[5] => d_to_bram[5].DATAB
dmem_data_in[5] => cpu_d_data_in.DATAA
dmem_data_in[5] => cpu_d_data_in[5].DATAB
dmem_data_in[6] => d_to_bram[6].DATAB
dmem_data_in[6] => cpu_d_data_in.DATAA
dmem_data_in[6] => cpu_d_data_in[6].DATAB
dmem_data_in[7] => d_to_bram[7].DATAB
dmem_data_in[7] => cpu_d_data_in.DATAA
dmem_data_in[7] => cpu_d_data_in[7].DATAB
dmem_data_in[8] => d_to_bram[8].DATAB
dmem_data_in[8] => cpu_d_data_in.DATAA
dmem_data_in[8] => cpu_d_data_in[8].DATAB
dmem_data_in[9] => d_to_bram[9].DATAB
dmem_data_in[9] => cpu_d_data_in.DATAA
dmem_data_in[9] => cpu_d_data_in[9].DATAB
dmem_data_in[10] => d_to_bram[10].DATAB
dmem_data_in[10] => cpu_d_data_in.DATAA
dmem_data_in[10] => cpu_d_data_in[10].DATAB
dmem_data_in[11] => d_to_bram[11].DATAB
dmem_data_in[11] => cpu_d_data_in.DATAA
dmem_data_in[11] => cpu_d_data_in[11].DATAB
dmem_data_in[12] => d_to_bram[12].DATAB
dmem_data_in[12] => cpu_d_data_in.DATAA
dmem_data_in[12] => cpu_d_data_in[12].DATAB
dmem_data_in[13] => d_to_bram[13].DATAB
dmem_data_in[13] => cpu_d_data_in.DATAA
dmem_data_in[13] => cpu_d_data_in[13].DATAB
dmem_data_in[14] => d_to_bram[14].DATAB
dmem_data_in[14] => cpu_d_data_in.DATAA
dmem_data_in[14] => cpu_d_data_in[14].DATAB
dmem_data_in[15] => d_to_bram[15].DATAB
dmem_data_in[15] => cpu_d_data_in.DATAA
dmem_data_in[15] => cpu_d_data_in[15].DATAB
dmem_data_in[16] => d_to_bram[16].DATAB
dmem_data_in[16] => cpu_d_data_in.DATAA
dmem_data_in[16] => cpu_d_data_in[16].DATAB
dmem_data_in[17] => d_to_bram[17].DATAB
dmem_data_in[17] => cpu_d_data_in.DATAA
dmem_data_in[17] => cpu_d_data_in[17].DATAB
dmem_data_in[18] => d_to_bram[18].DATAB
dmem_data_in[18] => cpu_d_data_in.DATAA
dmem_data_in[18] => cpu_d_data_in[18].DATAB
dmem_data_in[19] => d_to_bram[19].DATAB
dmem_data_in[19] => cpu_d_data_in.DATAA
dmem_data_in[19] => cpu_d_data_in[19].DATAB
dmem_data_in[20] => d_to_bram[20].DATAB
dmem_data_in[20] => cpu_d_data_in.DATAA
dmem_data_in[20] => cpu_d_data_in[20].DATAB
dmem_data_in[21] => d_to_bram[21].DATAB
dmem_data_in[21] => cpu_d_data_in.DATAA
dmem_data_in[21] => cpu_d_data_in[21].DATAB
dmem_data_in[22] => d_to_bram[22].DATAB
dmem_data_in[22] => cpu_d_data_in.DATAA
dmem_data_in[22] => cpu_d_data_in[22].DATAB
dmem_data_in[23] => d_to_bram[23].DATAB
dmem_data_in[23] => cpu_d_data_in.DATAA
dmem_data_in[23] => cpu_d_data_in[23].DATAB
dmem_data_in[24] => d_to_bram[24].DATAB
dmem_data_in[24] => cpu_d_data_in.DATAA
dmem_data_in[24] => cpu_d_data_in[24].DATAB
dmem_data_in[25] => d_to_bram[25].DATAB
dmem_data_in[25] => cpu_d_data_in.DATAA
dmem_data_in[25] => cpu_d_data_in[25].DATAB
dmem_data_in[26] => d_to_bram[26].DATAB
dmem_data_in[26] => cpu_d_data_in.DATAA
dmem_data_in[26] => cpu_d_data_in[26].DATAB
dmem_data_in[27] => d_to_bram[27].DATAB
dmem_data_in[27] => cpu_d_data_in.DATAA
dmem_data_in[27] => cpu_d_data_in[27].DATAB
dmem_data_in[28] => d_to_bram[28].DATAB
dmem_data_in[28] => cpu_d_data_in.DATAA
dmem_data_in[28] => cpu_d_data_in[28].DATAB
dmem_data_in[29] => d_to_bram[29].DATAB
dmem_data_in[29] => cpu_d_data_in.DATAA
dmem_data_in[29] => cpu_d_data_in[29].DATAB
dmem_data_in[30] => d_to_bram[30].DATAB
dmem_data_in[30] => cpu_d_data_in.DATAA
dmem_data_in[30] => cpu_d_data_in[30].DATAB
dmem_data_in[31] => d_to_bram[31].DATAB
dmem_data_in[31] => cpu_d_data_in.DATAA
dmem_data_in[31] => cpu_d_data_in[31].DATAB
dmem_data_out[0] <= pipeline:pipeline.dmem_data_out[0]
dmem_data_out[1] <= pipeline:pipeline.dmem_data_out[1]
dmem_data_out[2] <= pipeline:pipeline.dmem_data_out[2]
dmem_data_out[3] <= pipeline:pipeline.dmem_data_out[3]
dmem_data_out[4] <= pipeline:pipeline.dmem_data_out[4]
dmem_data_out[5] <= pipeline:pipeline.dmem_data_out[5]
dmem_data_out[6] <= pipeline:pipeline.dmem_data_out[6]
dmem_data_out[7] <= pipeline:pipeline.dmem_data_out[7]
dmem_data_out[8] <= pipeline:pipeline.dmem_data_out[8]
dmem_data_out[9] <= pipeline:pipeline.dmem_data_out[9]
dmem_data_out[10] <= pipeline:pipeline.dmem_data_out[10]
dmem_data_out[11] <= pipeline:pipeline.dmem_data_out[11]
dmem_data_out[12] <= pipeline:pipeline.dmem_data_out[12]
dmem_data_out[13] <= pipeline:pipeline.dmem_data_out[13]
dmem_data_out[14] <= pipeline:pipeline.dmem_data_out[14]
dmem_data_out[15] <= pipeline:pipeline.dmem_data_out[15]
dmem_data_out[16] <= pipeline:pipeline.dmem_data_out[16]
dmem_data_out[17] <= pipeline:pipeline.dmem_data_out[17]
dmem_data_out[18] <= pipeline:pipeline.dmem_data_out[18]
dmem_data_out[19] <= pipeline:pipeline.dmem_data_out[19]
dmem_data_out[20] <= pipeline:pipeline.dmem_data_out[20]
dmem_data_out[21] <= pipeline:pipeline.dmem_data_out[21]
dmem_data_out[22] <= pipeline:pipeline.dmem_data_out[22]
dmem_data_out[23] <= pipeline:pipeline.dmem_data_out[23]
dmem_data_out[24] <= pipeline:pipeline.dmem_data_out[24]
dmem_data_out[25] <= pipeline:pipeline.dmem_data_out[25]
dmem_data_out[26] <= pipeline:pipeline.dmem_data_out[26]
dmem_data_out[27] <= pipeline:pipeline.dmem_data_out[27]
dmem_data_out[28] <= pipeline:pipeline.dmem_data_out[28]
dmem_data_out[29] <= pipeline:pipeline.dmem_data_out[29]
dmem_data_out[30] <= pipeline:pipeline.dmem_data_out[30]
dmem_data_out[31] <= pipeline:pipeline.dmem_data_out[31]
dmem_data_ready => d_bram_wr_enable.IN1
dmem_data_ready => cpu_d_ready.DATAA
snoop_cycle => pipeline:pipeline.snoop_cycle
snoop_addr[2] => pipeline:pipeline.snoop_addr[2]
snoop_addr[3] => pipeline:pipeline.snoop_addr[3]
snoop_addr[4] => pipeline:pipeline.snoop_addr[4]
snoop_addr[5] => pipeline:pipeline.snoop_addr[5]
snoop_addr[6] => pipeline:pipeline.snoop_addr[6]
snoop_addr[7] => pipeline:pipeline.snoop_addr[7]
snoop_addr[8] => pipeline:pipeline.snoop_addr[8]
snoop_addr[9] => pipeline:pipeline.snoop_addr[9]
snoop_addr[10] => pipeline:pipeline.snoop_addr[10]
snoop_addr[11] => pipeline:pipeline.snoop_addr[11]
snoop_addr[12] => pipeline:pipeline.snoop_addr[12]
snoop_addr[13] => pipeline:pipeline.snoop_addr[13]
snoop_addr[14] => pipeline:pipeline.snoop_addr[14]
snoop_addr[15] => pipeline:pipeline.snoop_addr[15]
snoop_addr[16] => pipeline:pipeline.snoop_addr[16]
snoop_addr[17] => pipeline:pipeline.snoop_addr[17]
snoop_addr[18] => pipeline:pipeline.snoop_addr[18]
snoop_addr[19] => pipeline:pipeline.snoop_addr[19]
snoop_addr[20] => pipeline:pipeline.snoop_addr[20]
snoop_addr[21] => pipeline:pipeline.snoop_addr[21]
snoop_addr[22] => pipeline:pipeline.snoop_addr[22]
snoop_addr[23] => pipeline:pipeline.snoop_addr[23]
snoop_addr[24] => pipeline:pipeline.snoop_addr[24]
snoop_addr[25] => pipeline:pipeline.snoop_addr[25]
snoop_addr[26] => pipeline:pipeline.snoop_addr[26]
snoop_addr[27] => pipeline:pipeline.snoop_addr[27]
snoop_addr[28] => pipeline:pipeline.snoop_addr[28]
snoop_addr[29] => pipeline:pipeline.snoop_addr[29]
snoop_addr[30] => pipeline:pipeline.snoop_addr[30]
snoop_addr[31] => pipeline:pipeline.snoop_addr[31]
intr[0] => pipeline:pipeline.intr[0]
intr[1] => pipeline:pipeline.intr[1]
intr[2] => pipeline:pipeline.intr[2]
intr[3] => pipeline:pipeline.intr[3]
intr[4] => pipeline:pipeline.intr[4]
intr[5] => pipeline:pipeline.intr[5]
debug_in_data[0] => pipeline:pipeline.debug_in_data[0]
debug_in_data[1] => pipeline:pipeline.debug_in_data[1]
debug_in_data[2] => pipeline:pipeline.debug_in_data[2]
debug_in_data[3] => pipeline:pipeline.debug_in_data[3]
debug_in_data[4] => pipeline:pipeline.debug_in_data[4]
debug_in_data[5] => pipeline:pipeline.debug_in_data[5]
debug_in_data[6] => pipeline:pipeline.debug_in_data[6]
debug_in_data[7] => pipeline:pipeline.debug_in_data[7]
debug_in_strobe => pipeline:pipeline.debug_in_strobe
debug_in_busy <= pipeline:pipeline.debug_in_busy
debug_out_data[0] <= pipeline:pipeline.debug_out_data[0]
debug_out_data[1] <= pipeline:pipeline.debug_out_data[1]
debug_out_data[2] <= pipeline:pipeline.debug_out_data[2]
debug_out_data[3] <= pipeline:pipeline.debug_out_data[3]
debug_out_data[4] <= pipeline:pipeline.debug_out_data[4]
debug_out_data[5] <= pipeline:pipeline.debug_out_data[5]
debug_out_data[6] <= pipeline:pipeline.debug_out_data[6]
debug_out_data[7] <= pipeline:pipeline.debug_out_data[7]
debug_out_strobe <= pipeline:pipeline.debug_out_strobe
debug_out_busy => pipeline:pipeline.debug_out_busy
debug_clk_ena <= <VCC>
debug_debug[0] <= pipeline:pipeline.debug_debug[0]
debug_debug[1] <= pipeline:pipeline.debug_debug[1]
debug_debug[2] <= pipeline:pipeline.debug_debug[2]
debug_debug[3] <= pipeline:pipeline.debug_debug[3]
debug_debug[4] <= pipeline:pipeline.debug_debug[4]
debug_debug[5] <= pipeline:pipeline.debug_debug[5]
debug_debug[6] <= pipeline:pipeline.debug_debug[6]
debug_debug[7] <= pipeline:pipeline.debug_debug[7]
debug_active <= pipeline:pipeline.debug_active


|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline
clk => bptrace:G_bp_scoretable:bptrace.clk
clk => R_cop0_count[0].CLK
clk => R_cop0_count[1].CLK
clk => R_cop0_count[2].CLK
clk => R_cop0_count[3].CLK
clk => R_cop0_count[4].CLK
clk => R_cop0_count[5].CLK
clk => R_cop0_count[6].CLK
clk => R_cop0_count[7].CLK
clk => R_cop0_count[8].CLK
clk => R_cop0_count[9].CLK
clk => R_cop0_count[10].CLK
clk => R_cop0_count[11].CLK
clk => R_cop0_count[12].CLK
clk => R_cop0_count[13].CLK
clk => R_cop0_count[14].CLK
clk => R_cop0_count[15].CLK
clk => R_cop0_count[16].CLK
clk => R_cop0_count[17].CLK
clk => R_cop0_count[18].CLK
clk => R_cop0_count[19].CLK
clk => R_cop0_count[20].CLK
clk => R_cop0_count[21].CLK
clk => R_cop0_count[22].CLK
clk => R_cop0_count[23].CLK
clk => R_cop0_count[24].CLK
clk => R_cop0_count[25].CLK
clk => R_cop0_count[26].CLK
clk => R_cop0_count[27].CLK
clk => R_cop0_count[28].CLK
clk => R_cop0_count[29].CLK
clk => R_cop0_count[30].CLK
clk => R_cop0_count[31].CLK
clk => R_we_lo.CLK
clk => R_we_hi.CLK
clk => R_mul_done.CLK
clk => R_hi_lo_target[0].CLK
clk => R_hi_lo_target[1].CLK
clk => R_hi_lo_target[2].CLK
clk => R_hi_lo_target[3].CLK
clk => R_hi_lo_target[4].CLK
clk => R_hi_lo_target[5].CLK
clk => R_hi_lo_target[6].CLK
clk => R_hi_lo_target[7].CLK
clk => R_hi_lo_target[8].CLK
clk => R_hi_lo_target[9].CLK
clk => R_hi_lo_target[10].CLK
clk => R_hi_lo_target[11].CLK
clk => R_hi_lo_target[12].CLK
clk => R_hi_lo_target[13].CLK
clk => R_hi_lo_target[14].CLK
clk => R_hi_lo_target[15].CLK
clk => R_hi_lo_target[16].CLK
clk => R_hi_lo_target[17].CLK
clk => R_hi_lo_target[18].CLK
clk => R_hi_lo_target[19].CLK
clk => R_hi_lo_target[20].CLK
clk => R_hi_lo_target[21].CLK
clk => R_hi_lo_target[22].CLK
clk => R_hi_lo_target[23].CLK
clk => R_hi_lo_target[24].CLK
clk => R_hi_lo_target[25].CLK
clk => R_hi_lo_target[26].CLK
clk => R_hi_lo_target[27].CLK
clk => R_hi_lo_target[28].CLK
clk => R_hi_lo_target[29].CLK
clk => R_hi_lo_target[30].CLK
clk => R_hi_lo_target[31].CLK
clk => R_hi_lo_target[32].CLK
clk => R_hi_lo_target[33].CLK
clk => R_hi_lo_target[34].CLK
clk => R_hi_lo_target[35].CLK
clk => R_hi_lo_target[36].CLK
clk => R_hi_lo_target[37].CLK
clk => R_hi_lo_target[38].CLK
clk => R_hi_lo_target[39].CLK
clk => R_hi_lo_target[40].CLK
clk => R_hi_lo_target[41].CLK
clk => R_hi_lo_target[42].CLK
clk => R_hi_lo_target[43].CLK
clk => R_hi_lo_target[44].CLK
clk => R_hi_lo_target[45].CLK
clk => R_hi_lo_target[46].CLK
clk => R_hi_lo_target[47].CLK
clk => R_hi_lo_target[48].CLK
clk => R_hi_lo_target[49].CLK
clk => R_hi_lo_target[50].CLK
clk => R_hi_lo_target[51].CLK
clk => R_hi_lo_target[52].CLK
clk => R_hi_lo_target[53].CLK
clk => R_hi_lo_target[54].CLK
clk => R_hi_lo_target[55].CLK
clk => R_hi_lo_target[56].CLK
clk => R_hi_lo_target[57].CLK
clk => R_hi_lo_target[58].CLK
clk => R_hi_lo_target[59].CLK
clk => R_hi_lo_target[60].CLK
clk => R_hi_lo_target[61].CLK
clk => R_hi_lo_target[62].CLK
clk => R_hi_lo_target[63].CLK
clk => R_mul_commit.CLK
clk => MEM_WB_ex_data[0].CLK
clk => MEM_WB_ex_data[1].CLK
clk => MEM_WB_ex_data[2].CLK
clk => MEM_WB_ex_data[3].CLK
clk => MEM_WB_ex_data[4].CLK
clk => MEM_WB_ex_data[5].CLK
clk => MEM_WB_ex_data[6].CLK
clk => MEM_WB_ex_data[7].CLK
clk => MEM_WB_ex_data[8].CLK
clk => MEM_WB_ex_data[9].CLK
clk => MEM_WB_ex_data[10].CLK
clk => MEM_WB_ex_data[11].CLK
clk => MEM_WB_ex_data[12].CLK
clk => MEM_WB_ex_data[13].CLK
clk => MEM_WB_ex_data[14].CLK
clk => MEM_WB_ex_data[15].CLK
clk => MEM_WB_ex_data[16].CLK
clk => MEM_WB_ex_data[17].CLK
clk => MEM_WB_ex_data[18].CLK
clk => MEM_WB_ex_data[19].CLK
clk => MEM_WB_ex_data[20].CLK
clk => MEM_WB_ex_data[21].CLK
clk => MEM_WB_ex_data[22].CLK
clk => MEM_WB_ex_data[23].CLK
clk => MEM_WB_ex_data[24].CLK
clk => MEM_WB_ex_data[25].CLK
clk => MEM_WB_ex_data[26].CLK
clk => MEM_WB_ex_data[27].CLK
clk => MEM_WB_ex_data[28].CLK
clk => MEM_WB_ex_data[29].CLK
clk => MEM_WB_ex_data[30].CLK
clk => MEM_WB_ex_data[31].CLK
clk => MEM_WB_write_enable.CLK
clk => MEM_WB_multicycle_lh_lb.CLK
clk => MEM_WB_writeback_addr[0].CLK
clk => MEM_WB_writeback_addr[1].CLK
clk => MEM_WB_writeback_addr[2].CLK
clk => MEM_WB_writeback_addr[3].CLK
clk => MEM_WB_writeback_addr[4].CLK
clk => MEM_WB_mem_size[0].CLK
clk => MEM_WB_mem_size[1].CLK
clk => MEM_WB_mem_addr_offset[0].CLK
clk => MEM_WB_mem_addr_offset[1].CLK
clk => MEM_WB_mem_read_sign_extend.CLK
clk => MEM_WB_mem_cycle.CLK
clk => MEM_WB_mem_data[0].CLK
clk => MEM_WB_mem_data[1].CLK
clk => MEM_WB_mem_data[2].CLK
clk => MEM_WB_mem_data[3].CLK
clk => MEM_WB_mem_data[4].CLK
clk => MEM_WB_mem_data[5].CLK
clk => MEM_WB_mem_data[6].CLK
clk => MEM_WB_mem_data[7].CLK
clk => MEM_WB_mem_data[8].CLK
clk => MEM_WB_mem_data[9].CLK
clk => MEM_WB_mem_data[10].CLK
clk => MEM_WB_mem_data[11].CLK
clk => MEM_WB_mem_data[12].CLK
clk => MEM_WB_mem_data[13].CLK
clk => MEM_WB_mem_data[14].CLK
clk => MEM_WB_mem_data[15].CLK
clk => MEM_WB_mem_data[16].CLK
clk => MEM_WB_mem_data[17].CLK
clk => MEM_WB_mem_data[18].CLK
clk => MEM_WB_mem_data[19].CLK
clk => MEM_WB_mem_data[20].CLK
clk => MEM_WB_mem_data[21].CLK
clk => MEM_WB_mem_data[22].CLK
clk => MEM_WB_mem_data[23].CLK
clk => MEM_WB_mem_data[24].CLK
clk => MEM_WB_mem_data[25].CLK
clk => MEM_WB_mem_data[26].CLK
clk => MEM_WB_mem_data[27].CLK
clk => MEM_WB_mem_data[28].CLK
clk => MEM_WB_mem_data[29].CLK
clk => MEM_WB_mem_data[30].CLK
clk => MEM_WB_mem_data[31].CLK
clk => EX_MEM_branch_hist[0].CLK
clk => EX_MEM_branch_hist[1].CLK
clk => EX_MEM_branch_hist[2].CLK
clk => EX_MEM_branch_hist[3].CLK
clk => EX_MEM_branch_hist[4].CLK
clk => EX_MEM_branch_hist[5].CLK
clk => EX_MEM_mem_read_sign_extend.CLK
clk => EX_MEM_logic_data[0].CLK
clk => EX_MEM_logic_data[1].CLK
clk => EX_MEM_logic_data[2].CLK
clk => EX_MEM_logic_data[3].CLK
clk => EX_MEM_logic_data[4].CLK
clk => EX_MEM_logic_data[5].CLK
clk => EX_MEM_logic_data[6].CLK
clk => EX_MEM_logic_data[7].CLK
clk => EX_MEM_logic_data[8].CLK
clk => EX_MEM_logic_data[9].CLK
clk => EX_MEM_logic_data[10].CLK
clk => EX_MEM_logic_data[11].CLK
clk => EX_MEM_logic_data[12].CLK
clk => EX_MEM_logic_data[13].CLK
clk => EX_MEM_logic_data[14].CLK
clk => EX_MEM_logic_data[15].CLK
clk => EX_MEM_logic_data[16].CLK
clk => EX_MEM_logic_data[17].CLK
clk => EX_MEM_logic_data[18].CLK
clk => EX_MEM_logic_data[19].CLK
clk => EX_MEM_logic_data[20].CLK
clk => EX_MEM_logic_data[21].CLK
clk => EX_MEM_logic_data[22].CLK
clk => EX_MEM_logic_data[23].CLK
clk => EX_MEM_logic_data[24].CLK
clk => EX_MEM_logic_data[25].CLK
clk => EX_MEM_logic_data[26].CLK
clk => EX_MEM_logic_data[27].CLK
clk => EX_MEM_logic_data[28].CLK
clk => EX_MEM_logic_data[29].CLK
clk => EX_MEM_logic_data[30].CLK
clk => EX_MEM_logic_data[31].CLK
clk => EX_MEM_logic_cycle.CLK
clk => R_cop0_timer_intr.CLK
clk => R_cop0_compare[0].CLK
clk => R_cop0_compare[1].CLK
clk => R_cop0_compare[2].CLK
clk => R_cop0_compare[3].CLK
clk => R_cop0_compare[4].CLK
clk => R_cop0_compare[5].CLK
clk => R_cop0_compare[6].CLK
clk => R_cop0_compare[7].CLK
clk => R_cop0_compare[8].CLK
clk => R_cop0_compare[9].CLK
clk => R_cop0_compare[10].CLK
clk => R_cop0_compare[11].CLK
clk => R_cop0_compare[12].CLK
clk => R_cop0_compare[13].CLK
clk => R_cop0_compare[14].CLK
clk => R_cop0_compare[15].CLK
clk => R_cop0_compare[16].CLK
clk => R_cop0_compare[17].CLK
clk => R_cop0_compare[18].CLK
clk => R_cop0_compare[19].CLK
clk => R_cop0_compare[20].CLK
clk => R_cop0_compare[21].CLK
clk => R_cop0_compare[22].CLK
clk => R_cop0_compare[23].CLK
clk => R_cop0_compare[24].CLK
clk => R_cop0_compare[25].CLK
clk => R_cop0_compare[26].CLK
clk => R_cop0_compare[27].CLK
clk => R_cop0_compare[28].CLK
clk => R_cop0_compare[29].CLK
clk => R_cop0_compare[30].CLK
clk => R_cop0_compare[31].CLK
clk => R_cop0_EBASE[2].CLK
clk => R_cop0_EBASE[3].CLK
clk => R_cop0_EBASE[4].CLK
clk => R_cop0_EBASE[5].CLK
clk => R_cop0_EBASE[6].CLK
clk => R_cop0_EBASE[7].CLK
clk => R_cop0_EBASE[8].CLK
clk => R_cop0_EBASE[9].CLK
clk => R_cop0_EBASE[10].CLK
clk => R_cop0_EBASE[11].CLK
clk => R_cop0_EBASE[12].CLK
clk => R_cop0_EBASE[13].CLK
clk => R_cop0_EBASE[14].CLK
clk => R_cop0_EBASE[15].CLK
clk => R_cop0_EBASE[16].CLK
clk => R_cop0_EBASE[17].CLK
clk => R_cop0_EBASE[18].CLK
clk => R_cop0_EBASE[19].CLK
clk => R_cop0_EBASE[20].CLK
clk => R_cop0_EBASE[21].CLK
clk => R_cop0_EBASE[22].CLK
clk => R_cop0_EBASE[23].CLK
clk => R_cop0_EBASE[24].CLK
clk => R_cop0_EBASE[25].CLK
clk => R_cop0_EBASE[26].CLK
clk => R_cop0_EBASE[27].CLK
clk => R_cop0_EBASE[28].CLK
clk => R_cop0_EBASE[29].CLK
clk => R_cop0_EBASE[30].CLK
clk => R_cop0_EBASE[31].CLK
clk => R_cop0_EPC[2].CLK
clk => R_cop0_EPC[3].CLK
clk => R_cop0_EPC[4].CLK
clk => R_cop0_EPC[5].CLK
clk => R_cop0_EPC[6].CLK
clk => R_cop0_EPC[7].CLK
clk => R_cop0_EPC[8].CLK
clk => R_cop0_EPC[9].CLK
clk => R_cop0_EPC[10].CLK
clk => R_cop0_EPC[11].CLK
clk => R_cop0_EPC[12].CLK
clk => R_cop0_EPC[13].CLK
clk => R_cop0_EPC[14].CLK
clk => R_cop0_EPC[15].CLK
clk => R_cop0_EPC[16].CLK
clk => R_cop0_EPC[17].CLK
clk => R_cop0_EPC[18].CLK
clk => R_cop0_EPC[19].CLK
clk => R_cop0_EPC[20].CLK
clk => R_cop0_EPC[21].CLK
clk => R_cop0_EPC[22].CLK
clk => R_cop0_EPC[23].CLK
clk => R_cop0_EPC[24].CLK
clk => R_cop0_EPC[25].CLK
clk => R_cop0_EPC[26].CLK
clk => R_cop0_EPC[27].CLK
clk => R_cop0_EPC[28].CLK
clk => R_cop0_EPC[29].CLK
clk => R_cop0_EPC[30].CLK
clk => R_cop0_EPC[31].CLK
clk => R_cop0_EX_code[0].CLK
clk => R_cop0_EX_code[1].CLK
clk => R_cop0_EX_code[2].CLK
clk => R_cop0_EX_code[3].CLK
clk => R_cop0_EX_code[4].CLK
clk => R_cop0_BD.CLK
clk => R_cop0_intr_mask[0].CLK
clk => R_cop0_intr_mask[1].CLK
clk => R_cop0_intr_mask[2].CLK
clk => R_cop0_intr_mask[3].CLK
clk => R_cop0_intr_mask[4].CLK
clk => R_cop0_intr_mask[5].CLK
clk => R_cop0_intr_mask[6].CLK
clk => R_cop0_intr_mask[7].CLK
clk => R_cop0_EI.CLK
clk => EX_MEM_branch_target[0].CLK
clk => EX_MEM_branch_target[1].CLK
clk => EX_MEM_branch_target[2].CLK
clk => EX_MEM_branch_target[3].CLK
clk => EX_MEM_branch_target[4].CLK
clk => EX_MEM_branch_target[5].CLK
clk => EX_MEM_branch_target[6].CLK
clk => EX_MEM_branch_target[7].CLK
clk => EX_MEM_branch_target[8].CLK
clk => EX_MEM_branch_target[9].CLK
clk => EX_MEM_branch_target[10].CLK
clk => EX_MEM_branch_target[11].CLK
clk => EX_MEM_branch_target[12].CLK
clk => EX_MEM_branch_target[13].CLK
clk => EX_MEM_branch_target[14].CLK
clk => EX_MEM_branch_target[15].CLK
clk => EX_MEM_branch_target[16].CLK
clk => EX_MEM_branch_target[17].CLK
clk => EX_MEM_branch_target[18].CLK
clk => EX_MEM_branch_target[19].CLK
clk => EX_MEM_branch_target[20].CLK
clk => EX_MEM_branch_target[21].CLK
clk => EX_MEM_branch_target[22].CLK
clk => EX_MEM_branch_target[23].CLK
clk => EX_MEM_branch_target[24].CLK
clk => EX_MEM_branch_target[25].CLK
clk => EX_MEM_branch_target[26].CLK
clk => EX_MEM_branch_target[27].CLK
clk => EX_MEM_branch_target[28].CLK
clk => EX_MEM_branch_target[29].CLK
clk => EX_MEM_bpredict_index[0].CLK
clk => EX_MEM_bpredict_index[1].CLK
clk => EX_MEM_bpredict_index[2].CLK
clk => EX_MEM_bpredict_index[3].CLK
clk => EX_MEM_bpredict_index[4].CLK
clk => EX_MEM_bpredict_index[5].CLK
clk => EX_MEM_bpredict_index[6].CLK
clk => EX_MEM_bpredict_index[7].CLK
clk => EX_MEM_bpredict_index[8].CLK
clk => EX_MEM_bpredict_index[9].CLK
clk => EX_MEM_bpredict_index[10].CLK
clk => EX_MEM_bpredict_index[11].CLK
clk => EX_MEM_bpredict_index[12].CLK
clk => EX_MEM_bpredict_score[0].CLK
clk => EX_MEM_bpredict_score[1].CLK
clk => EX_MEM_op_major[0].CLK
clk => EX_MEM_op_major[1].CLK
clk => EX_MEM_shift_funct[0].CLK
clk => EX_MEM_shift_funct[1].CLK
clk => EX_MEM_shamt_1_2_4[0].CLK
clk => EX_MEM_shamt_1_2_4[1].CLK
clk => EX_MEM_shamt_1_2_4[2].CLK
clk => EX_MEM_mem_byte_sel[0].CLK
clk => EX_MEM_mem_byte_sel[1].CLK
clk => EX_MEM_mem_byte_sel[2].CLK
clk => EX_MEM_mem_byte_sel[3].CLK
clk => EX_MEM_mem_write.CLK
clk => EX_MEM_multicycle_lh_lb.CLK
clk => EX_MEM_mem_size[0].CLK
clk => EX_MEM_mem_size[1].CLK
clk => EX_MEM_addsub_data[0].CLK
clk => EX_MEM_addsub_data[1].CLK
clk => EX_MEM_addsub_data[2].CLK
clk => EX_MEM_addsub_data[3].CLK
clk => EX_MEM_addsub_data[4].CLK
clk => EX_MEM_addsub_data[5].CLK
clk => EX_MEM_addsub_data[6].CLK
clk => EX_MEM_addsub_data[7].CLK
clk => EX_MEM_addsub_data[8].CLK
clk => EX_MEM_addsub_data[9].CLK
clk => EX_MEM_addsub_data[10].CLK
clk => EX_MEM_addsub_data[11].CLK
clk => EX_MEM_addsub_data[12].CLK
clk => EX_MEM_addsub_data[13].CLK
clk => EX_MEM_addsub_data[14].CLK
clk => EX_MEM_addsub_data[15].CLK
clk => EX_MEM_addsub_data[16].CLK
clk => EX_MEM_addsub_data[17].CLK
clk => EX_MEM_addsub_data[18].CLK
clk => EX_MEM_addsub_data[19].CLK
clk => EX_MEM_addsub_data[20].CLK
clk => EX_MEM_addsub_data[21].CLK
clk => EX_MEM_addsub_data[22].CLK
clk => EX_MEM_addsub_data[23].CLK
clk => EX_MEM_addsub_data[24].CLK
clk => EX_MEM_addsub_data[25].CLK
clk => EX_MEM_addsub_data[26].CLK
clk => EX_MEM_addsub_data[27].CLK
clk => EX_MEM_addsub_data[28].CLK
clk => EX_MEM_addsub_data[29].CLK
clk => EX_MEM_addsub_data[30].CLK
clk => EX_MEM_addsub_data[31].CLK
clk => EX_MEM_mem_data_out[0].CLK
clk => EX_MEM_mem_data_out[1].CLK
clk => EX_MEM_mem_data_out[2].CLK
clk => EX_MEM_mem_data_out[3].CLK
clk => EX_MEM_mem_data_out[4].CLK
clk => EX_MEM_mem_data_out[5].CLK
clk => EX_MEM_mem_data_out[6].CLK
clk => EX_MEM_mem_data_out[7].CLK
clk => EX_MEM_mem_data_out[8].CLK
clk => EX_MEM_mem_data_out[9].CLK
clk => EX_MEM_mem_data_out[10].CLK
clk => EX_MEM_mem_data_out[11].CLK
clk => EX_MEM_mem_data_out[12].CLK
clk => EX_MEM_mem_data_out[13].CLK
clk => EX_MEM_mem_data_out[14].CLK
clk => EX_MEM_mem_data_out[15].CLK
clk => EX_MEM_mem_data_out[16].CLK
clk => EX_MEM_mem_data_out[17].CLK
clk => EX_MEM_mem_data_out[18].CLK
clk => EX_MEM_mem_data_out[19].CLK
clk => EX_MEM_mem_data_out[20].CLK
clk => EX_MEM_mem_data_out[21].CLK
clk => EX_MEM_mem_data_out[22].CLK
clk => EX_MEM_mem_data_out[23].CLK
clk => EX_MEM_mem_data_out[24].CLK
clk => EX_MEM_mem_data_out[25].CLK
clk => EX_MEM_mem_data_out[26].CLK
clk => EX_MEM_mem_data_out[27].CLK
clk => EX_MEM_mem_data_out[28].CLK
clk => EX_MEM_mem_data_out[29].CLK
clk => EX_MEM_mem_data_out[30].CLK
clk => EX_MEM_mem_data_out[31].CLK
clk => EX_MEM_flush_d_line.CLK
clk => EX_MEM_flush_i_line.CLK
clk => EX_MEM_latency.CLK
clk => EX_MEM_mem_cycle.CLK
clk => EX_MEM_writeback_addr[0].CLK
clk => EX_MEM_writeback_addr[1].CLK
clk => EX_MEM_writeback_addr[2].CLK
clk => EX_MEM_writeback_addr[3].CLK
clk => EX_MEM_writeback_addr[4].CLK
clk => EX_MEM_branch_likely.CLK
clk => EX_MEM_branch_cycle.CLK
clk => EX_MEM_branch_taken.CLK
clk => EX_MEM_take_branch.CLK
clk => R_cop0_intr[0].CLK
clk => R_cop0_intr[1].CLK
clk => R_cop0_intr[2].CLK
clk => R_cop0_intr[3].CLK
clk => R_cop0_intr[4].CLK
clk => R_cop0_intr[5].CLK
clk => R_cop0_intr[6].CLK
clk => R_cop0_intr[7].CLK
clk => EX_MEM_EIP.CLK
clk => ID_EX_fwd_mem_alu_op2.CLK
clk => ID_EX_fwd_mem_reg2.CLK
clk => ID_EX_fwd_mem_reg1.CLK
clk => ID_EX_fwd_ex_alu_op2.CLK
clk => ID_EX_fwd_ex_reg2.CLK
clk => ID_EX_fwd_ex_reg1.CLK
clk => ID_EX_EPC[2].CLK
clk => ID_EX_EPC[3].CLK
clk => ID_EX_EPC[4].CLK
clk => ID_EX_EPC[5].CLK
clk => ID_EX_EPC[6].CLK
clk => ID_EX_EPC[7].CLK
clk => ID_EX_EPC[8].CLK
clk => ID_EX_EPC[9].CLK
clk => ID_EX_EPC[10].CLK
clk => ID_EX_EPC[11].CLK
clk => ID_EX_EPC[12].CLK
clk => ID_EX_EPC[13].CLK
clk => ID_EX_EPC[14].CLK
clk => ID_EX_EPC[15].CLK
clk => ID_EX_EPC[16].CLK
clk => ID_EX_EPC[17].CLK
clk => ID_EX_EPC[18].CLK
clk => ID_EX_EPC[19].CLK
clk => ID_EX_EPC[20].CLK
clk => ID_EX_EPC[21].CLK
clk => ID_EX_EPC[22].CLK
clk => ID_EX_EPC[23].CLK
clk => ID_EX_EPC[24].CLK
clk => ID_EX_EPC[25].CLK
clk => ID_EX_EPC[26].CLK
clk => ID_EX_EPC[27].CLK
clk => ID_EX_EPC[28].CLK
clk => ID_EX_EPC[29].CLK
clk => ID_EX_EPC[30].CLK
clk => ID_EX_EPC[31].CLK
clk => ID_EX_mtlo.CLK
clk => ID_EX_mthi.CLK
clk => ID_EX_shift_amount[0].CLK
clk => ID_EX_shift_amount[1].CLK
clk => ID_EX_shift_amount[2].CLK
clk => ID_EX_shift_amount[3].CLK
clk => ID_EX_shift_amount[4].CLK
clk => ID_EX_shift_variable.CLK
clk => ID_EX_shift_funct[0].CLK
clk => ID_EX_shift_funct[1].CLK
clk => ID_EX_read_alt.CLK
clk => ID_EX_alt_sel[0].CLK
clk => ID_EX_alt_sel[1].CLK
clk => ID_EX_alt_sel[2].CLK
clk => ID_EX_seb_seh_select.CLK
clk => ID_EX_seb_seh_cycle.CLK
clk => ID_EX_branch_target[2].CLK
clk => ID_EX_branch_target[3].CLK
clk => ID_EX_branch_target[4].CLK
clk => ID_EX_branch_target[5].CLK
clk => ID_EX_branch_target[6].CLK
clk => ID_EX_branch_target[7].CLK
clk => ID_EX_branch_target[8].CLK
clk => ID_EX_branch_target[9].CLK
clk => ID_EX_branch_target[10].CLK
clk => ID_EX_branch_target[11].CLK
clk => ID_EX_branch_target[12].CLK
clk => ID_EX_branch_target[13].CLK
clk => ID_EX_branch_target[14].CLK
clk => ID_EX_branch_target[15].CLK
clk => ID_EX_branch_target[16].CLK
clk => ID_EX_branch_target[17].CLK
clk => ID_EX_branch_target[18].CLK
clk => ID_EX_branch_target[19].CLK
clk => ID_EX_branch_target[20].CLK
clk => ID_EX_branch_target[21].CLK
clk => ID_EX_branch_target[22].CLK
clk => ID_EX_branch_target[23].CLK
clk => ID_EX_branch_target[24].CLK
clk => ID_EX_branch_target[25].CLK
clk => ID_EX_branch_target[26].CLK
clk => ID_EX_branch_target[27].CLK
clk => ID_EX_branch_target[28].CLK
clk => ID_EX_branch_target[29].CLK
clk => ID_EX_branch_target[30].CLK
clk => ID_EX_branch_target[31].CLK
clk => ID_EX_mem_read_sign_extend.CLK
clk => ID_EX_slt_signed.CLK
clk => ID_EX_latency[0].CLK
clk => ID_EX_latency[1].CLK
clk => ID_EX_bpredict_index[0].CLK
clk => ID_EX_bpredict_index[1].CLK
clk => ID_EX_bpredict_index[2].CLK
clk => ID_EX_bpredict_index[3].CLK
clk => ID_EX_bpredict_index[4].CLK
clk => ID_EX_bpredict_index[5].CLK
clk => ID_EX_bpredict_index[6].CLK
clk => ID_EX_bpredict_index[7].CLK
clk => ID_EX_bpredict_index[8].CLK
clk => ID_EX_bpredict_index[9].CLK
clk => ID_EX_bpredict_index[10].CLK
clk => ID_EX_bpredict_index[11].CLK
clk => ID_EX_bpredict_index[12].CLK
clk => ID_EX_bpredict_score[0].CLK
clk => ID_EX_bpredict_score[1].CLK
clk => ID_EX_branch_condition[0].CLK
clk => ID_EX_branch_condition[1].CLK
clk => ID_EX_branch_condition[2].CLK
clk => ID_EX_mem_size[0].CLK
clk => ID_EX_mem_size[1].CLK
clk => ID_EX_op_minor[0].CLK
clk => ID_EX_op_minor[1].CLK
clk => ID_EX_op_minor[2].CLK
clk => ID_EX_op_major[0].CLK
clk => ID_EX_op_major[1].CLK
clk => ID_EX_cop0_addr[0].CLK
clk => ID_EX_cop0_addr[1].CLK
clk => ID_EX_cop0_addr[2].CLK
clk => ID_EX_cop0_addr[3].CLK
clk => ID_EX_cop0_addr[4].CLK
clk => ID_EX_alu_op2[0].CLK
clk => ID_EX_alu_op2[1].CLK
clk => ID_EX_alu_op2[2].CLK
clk => ID_EX_alu_op2[3].CLK
clk => ID_EX_alu_op2[4].CLK
clk => ID_EX_alu_op2[5].CLK
clk => ID_EX_alu_op2[6].CLK
clk => ID_EX_alu_op2[7].CLK
clk => ID_EX_alu_op2[8].CLK
clk => ID_EX_alu_op2[9].CLK
clk => ID_EX_alu_op2[10].CLK
clk => ID_EX_alu_op2[11].CLK
clk => ID_EX_alu_op2[12].CLK
clk => ID_EX_alu_op2[13].CLK
clk => ID_EX_alu_op2[14].CLK
clk => ID_EX_alu_op2[15].CLK
clk => ID_EX_alu_op2[16].CLK
clk => ID_EX_alu_op2[17].CLK
clk => ID_EX_alu_op2[18].CLK
clk => ID_EX_alu_op2[19].CLK
clk => ID_EX_alu_op2[20].CLK
clk => ID_EX_alu_op2[21].CLK
clk => ID_EX_alu_op2[22].CLK
clk => ID_EX_alu_op2[23].CLK
clk => ID_EX_alu_op2[24].CLK
clk => ID_EX_alu_op2[25].CLK
clk => ID_EX_alu_op2[26].CLK
clk => ID_EX_alu_op2[27].CLK
clk => ID_EX_alu_op2[28].CLK
clk => ID_EX_alu_op2[29].CLK
clk => ID_EX_alu_op2[30].CLK
clk => ID_EX_alu_op2[31].CLK
clk => ID_EX_reg2_data[0].CLK
clk => ID_EX_reg2_data[1].CLK
clk => ID_EX_reg2_data[2].CLK
clk => ID_EX_reg2_data[3].CLK
clk => ID_EX_reg2_data[4].CLK
clk => ID_EX_reg2_data[5].CLK
clk => ID_EX_reg2_data[6].CLK
clk => ID_EX_reg2_data[7].CLK
clk => ID_EX_reg2_data[8].CLK
clk => ID_EX_reg2_data[9].CLK
clk => ID_EX_reg2_data[10].CLK
clk => ID_EX_reg2_data[11].CLK
clk => ID_EX_reg2_data[12].CLK
clk => ID_EX_reg2_data[13].CLK
clk => ID_EX_reg2_data[14].CLK
clk => ID_EX_reg2_data[15].CLK
clk => ID_EX_reg2_data[16].CLK
clk => ID_EX_reg2_data[17].CLK
clk => ID_EX_reg2_data[18].CLK
clk => ID_EX_reg2_data[19].CLK
clk => ID_EX_reg2_data[20].CLK
clk => ID_EX_reg2_data[21].CLK
clk => ID_EX_reg2_data[22].CLK
clk => ID_EX_reg2_data[23].CLK
clk => ID_EX_reg2_data[24].CLK
clk => ID_EX_reg2_data[25].CLK
clk => ID_EX_reg2_data[26].CLK
clk => ID_EX_reg2_data[27].CLK
clk => ID_EX_reg2_data[28].CLK
clk => ID_EX_reg2_data[29].CLK
clk => ID_EX_reg2_data[30].CLK
clk => ID_EX_reg2_data[31].CLK
clk => ID_EX_reg1_data[0].CLK
clk => ID_EX_reg1_data[1].CLK
clk => ID_EX_reg1_data[2].CLK
clk => ID_EX_reg1_data[3].CLK
clk => ID_EX_reg1_data[4].CLK
clk => ID_EX_reg1_data[5].CLK
clk => ID_EX_reg1_data[6].CLK
clk => ID_EX_reg1_data[7].CLK
clk => ID_EX_reg1_data[8].CLK
clk => ID_EX_reg1_data[9].CLK
clk => ID_EX_reg1_data[10].CLK
clk => ID_EX_reg1_data[11].CLK
clk => ID_EX_reg1_data[12].CLK
clk => ID_EX_reg1_data[13].CLK
clk => ID_EX_reg1_data[14].CLK
clk => ID_EX_reg1_data[15].CLK
clk => ID_EX_reg1_data[16].CLK
clk => ID_EX_reg1_data[17].CLK
clk => ID_EX_reg1_data[18].CLK
clk => ID_EX_reg1_data[19].CLK
clk => ID_EX_reg1_data[20].CLK
clk => ID_EX_reg1_data[21].CLK
clk => ID_EX_reg1_data[22].CLK
clk => ID_EX_reg1_data[23].CLK
clk => ID_EX_reg1_data[24].CLK
clk => ID_EX_reg1_data[25].CLK
clk => ID_EX_reg1_data[26].CLK
clk => ID_EX_reg1_data[27].CLK
clk => ID_EX_reg1_data[28].CLK
clk => ID_EX_reg1_data[29].CLK
clk => ID_EX_reg1_data[30].CLK
clk => ID_EX_reg1_data[31].CLK
clk => ID_EX_branch_delay_follows.CLK
clk => ID_EX_branch_delay_slot.CLK
clk => ID_EX_EIP.CLK
clk => ID_EX_di.CLK
clk => ID_EX_ei.CLK
clk => ID_EX_exception.CLK
clk => ID_EX_cop0_write.CLK
clk => ID_EX_bubble.CLK
clk => ID_EX_wait.CLK
clk => ID_EX_flush_d_line.CLK
clk => ID_EX_flush_i_line.CLK
clk => ID_EX_madd.CLK
clk => ID_EX_mult_signed.CLK
clk => ID_EX_mult.CLK
clk => ID_EX_predict_taken.CLK
clk => ID_EX_branch_likely.CLK
clk => ID_EX_branch_cycle.CLK
clk => ID_EX_multicycle_lh_lb.CLK
clk => ID_EX_mem_write.CLK
clk => ID_EX_mem_cycle.CLK
clk => ID_EX_writeback_addr[0].CLK
clk => ID_EX_writeback_addr[1].CLK
clk => ID_EX_writeback_addr[2].CLK
clk => ID_EX_writeback_addr[3].CLK
clk => ID_EX_writeback_addr[4].CLK
clk => ID_EX_mul_compound.CLK
clk => ID_EX_cancel_next.CLK
clk => IF_ID_EIP.CLK
clk => IF_ID_EPC[2].CLK
clk => IF_ID_EPC[3].CLK
clk => IF_ID_EPC[4].CLK
clk => IF_ID_EPC[5].CLK
clk => IF_ID_EPC[6].CLK
clk => IF_ID_EPC[7].CLK
clk => IF_ID_EPC[8].CLK
clk => IF_ID_EPC[9].CLK
clk => IF_ID_EPC[10].CLK
clk => IF_ID_EPC[11].CLK
clk => IF_ID_EPC[12].CLK
clk => IF_ID_EPC[13].CLK
clk => IF_ID_EPC[14].CLK
clk => IF_ID_EPC[15].CLK
clk => IF_ID_EPC[16].CLK
clk => IF_ID_EPC[17].CLK
clk => IF_ID_EPC[18].CLK
clk => IF_ID_EPC[19].CLK
clk => IF_ID_EPC[20].CLK
clk => IF_ID_EPC[21].CLK
clk => IF_ID_EPC[22].CLK
clk => IF_ID_EPC[23].CLK
clk => IF_ID_EPC[24].CLK
clk => IF_ID_EPC[25].CLK
clk => IF_ID_EPC[26].CLK
clk => IF_ID_EPC[27].CLK
clk => IF_ID_EPC[28].CLK
clk => IF_ID_EPC[29].CLK
clk => IF_ID_EPC[30].CLK
clk => IF_ID_EPC[31].CLK
clk => IF_ID_bpredict_index[0].CLK
clk => IF_ID_bpredict_index[1].CLK
clk => IF_ID_bpredict_index[2].CLK
clk => IF_ID_bpredict_index[3].CLK
clk => IF_ID_bpredict_index[4].CLK
clk => IF_ID_bpredict_index[5].CLK
clk => IF_ID_bpredict_index[6].CLK
clk => IF_ID_bpredict_index[7].CLK
clk => IF_ID_bpredict_index[8].CLK
clk => IF_ID_bpredict_index[9].CLK
clk => IF_ID_bpredict_index[10].CLK
clk => IF_ID_bpredict_index[11].CLK
clk => IF_ID_bpredict_index[12].CLK
clk => IF_ID_PC_4[2].CLK
clk => IF_ID_PC_4[3].CLK
clk => IF_ID_PC_4[4].CLK
clk => IF_ID_PC_4[5].CLK
clk => IF_ID_PC_4[6].CLK
clk => IF_ID_PC_4[7].CLK
clk => IF_ID_PC_4[8].CLK
clk => IF_ID_PC_4[9].CLK
clk => IF_ID_PC_4[10].CLK
clk => IF_ID_PC_4[11].CLK
clk => IF_ID_PC_4[12].CLK
clk => IF_ID_PC_4[13].CLK
clk => IF_ID_PC_4[14].CLK
clk => IF_ID_PC_4[15].CLK
clk => IF_ID_PC_4[16].CLK
clk => IF_ID_PC_4[17].CLK
clk => IF_ID_PC_4[18].CLK
clk => IF_ID_PC_4[19].CLK
clk => IF_ID_PC_4[20].CLK
clk => IF_ID_PC_4[21].CLK
clk => IF_ID_PC_4[22].CLK
clk => IF_ID_PC_4[23].CLK
clk => IF_ID_PC_4[24].CLK
clk => IF_ID_PC_4[25].CLK
clk => IF_ID_PC_4[26].CLK
clk => IF_ID_PC_4[27].CLK
clk => IF_ID_PC_4[28].CLK
clk => IF_ID_PC_4[29].CLK
clk => IF_ID_PC_4[30].CLK
clk => IF_ID_PC_4[31].CLK
clk => IF_ID_instruction[0].CLK
clk => IF_ID_instruction[1].CLK
clk => IF_ID_instruction[2].CLK
clk => IF_ID_instruction[3].CLK
clk => IF_ID_instruction[4].CLK
clk => IF_ID_instruction[5].CLK
clk => IF_ID_instruction[6].CLK
clk => IF_ID_instruction[7].CLK
clk => IF_ID_instruction[8].CLK
clk => IF_ID_instruction[9].CLK
clk => IF_ID_instruction[10].CLK
clk => IF_ID_instruction[11].CLK
clk => IF_ID_instruction[12].CLK
clk => IF_ID_instruction[13].CLK
clk => IF_ID_instruction[14].CLK
clk => IF_ID_instruction[15].CLK
clk => IF_ID_instruction[16].CLK
clk => IF_ID_instruction[17].CLK
clk => IF_ID_instruction[18].CLK
clk => IF_ID_instruction[19].CLK
clk => IF_ID_instruction[20].CLK
clk => IF_ID_instruction[21].CLK
clk => IF_ID_instruction[22].CLK
clk => IF_ID_instruction[23].CLK
clk => IF_ID_instruction[24].CLK
clk => IF_ID_instruction[25].CLK
clk => IF_ID_instruction[26].CLK
clk => IF_ID_instruction[27].CLK
clk => IF_ID_instruction[28].CLK
clk => IF_ID_instruction[29].CLK
clk => IF_ID_instruction[30].CLK
clk => IF_ID_instruction[31].CLK
clk => IF_ID_bubble.CLK
clk => IF_ID_incomplete_branch.CLK
clk => IF_ID_fetch_in_progress.CLK
clk => IF_ID_PC[2].CLK
clk => IF_ID_PC[3].CLK
clk => IF_ID_PC[4].CLK
clk => IF_ID_PC[5].CLK
clk => IF_ID_PC[6].CLK
clk => IF_ID_PC[7].CLK
clk => IF_ID_PC[8].CLK
clk => IF_ID_PC[9].CLK
clk => IF_ID_PC[10].CLK
clk => IF_ID_PC[11].CLK
clk => IF_ID_PC[12].CLK
clk => IF_ID_PC[13].CLK
clk => IF_ID_PC[14].CLK
clk => IF_ID_PC[15].CLK
clk => IF_ID_PC[16].CLK
clk => IF_ID_PC[17].CLK
clk => IF_ID_PC[18].CLK
clk => IF_ID_PC[19].CLK
clk => IF_ID_PC[20].CLK
clk => IF_ID_PC[21].CLK
clk => IF_ID_PC[22].CLK
clk => IF_ID_PC[23].CLK
clk => IF_ID_PC[24].CLK
clk => IF_ID_PC[25].CLK
clk => IF_ID_PC[26].CLK
clk => IF_ID_PC[27].CLK
clk => IF_ID_PC[28].CLK
clk => IF_ID_PC[29].CLK
clk => IF_ID_PC[30].CLK
clk => IF_ID_PC[31].CLK
clk => IF_ID_PC_next[2].CLK
clk => IF_ID_PC_next[3].CLK
clk => IF_ID_PC_next[4].CLK
clk => IF_ID_PC_next[5].CLK
clk => IF_ID_PC_next[6].CLK
clk => IF_ID_PC_next[7].CLK
clk => IF_ID_PC_next[8].CLK
clk => IF_ID_PC_next[9].CLK
clk => IF_ID_PC_next[10].CLK
clk => IF_ID_PC_next[11].CLK
clk => IF_ID_PC_next[12].CLK
clk => IF_ID_PC_next[13].CLK
clk => IF_ID_PC_next[14].CLK
clk => IF_ID_PC_next[15].CLK
clk => IF_ID_PC_next[16].CLK
clk => IF_ID_PC_next[17].CLK
clk => IF_ID_PC_next[18].CLK
clk => IF_ID_PC_next[19].CLK
clk => IF_ID_PC_next[20].CLK
clk => IF_ID_PC_next[21].CLK
clk => IF_ID_PC_next[22].CLK
clk => IF_ID_PC_next[23].CLK
clk => IF_ID_PC_next[24].CLK
clk => IF_ID_PC_next[25].CLK
clk => IF_ID_PC_next[26].CLK
clk => IF_ID_PC_next[27].CLK
clk => IF_ID_PC_next[28].CLK
clk => IF_ID_PC_next[29].CLK
clk => IF_ID_PC_next[30].CLK
clk => IF_ID_PC_next[31].CLK
clk => R_reset.CLK
clk => reg1w2r:regfile.rd_clk
clk => reg1w2r:regfile.wr_clk
clk => mul:multiplier.clk
clk => R_hi_lo[0].CLK
clk => R_hi_lo[1].CLK
clk => R_hi_lo[2].CLK
clk => R_hi_lo[3].CLK
clk => R_hi_lo[4].CLK
clk => R_hi_lo[5].CLK
clk => R_hi_lo[6].CLK
clk => R_hi_lo[7].CLK
clk => R_hi_lo[8].CLK
clk => R_hi_lo[9].CLK
clk => R_hi_lo[10].CLK
clk => R_hi_lo[11].CLK
clk => R_hi_lo[12].CLK
clk => R_hi_lo[13].CLK
clk => R_hi_lo[14].CLK
clk => R_hi_lo[15].CLK
clk => R_hi_lo[16].CLK
clk => R_hi_lo[17].CLK
clk => R_hi_lo[18].CLK
clk => R_hi_lo[19].CLK
clk => R_hi_lo[20].CLK
clk => R_hi_lo[21].CLK
clk => R_hi_lo[22].CLK
clk => R_hi_lo[23].CLK
clk => R_hi_lo[24].CLK
clk => R_hi_lo[25].CLK
clk => R_hi_lo[26].CLK
clk => R_hi_lo[27].CLK
clk => R_hi_lo[28].CLK
clk => R_hi_lo[29].CLK
clk => R_hi_lo[30].CLK
clk => R_hi_lo[31].CLK
clk => R_hi_lo[32].CLK
clk => R_hi_lo[33].CLK
clk => R_hi_lo[34].CLK
clk => R_hi_lo[35].CLK
clk => R_hi_lo[36].CLK
clk => R_hi_lo[37].CLK
clk => R_hi_lo[38].CLK
clk => R_hi_lo[39].CLK
clk => R_hi_lo[40].CLK
clk => R_hi_lo[41].CLK
clk => R_hi_lo[42].CLK
clk => R_hi_lo[43].CLK
clk => R_hi_lo[44].CLK
clk => R_hi_lo[45].CLK
clk => R_hi_lo[46].CLK
clk => R_hi_lo[47].CLK
clk => R_hi_lo[48].CLK
clk => R_hi_lo[49].CLK
clk => R_hi_lo[50].CLK
clk => R_hi_lo[51].CLK
clk => R_hi_lo[52].CLK
clk => R_hi_lo[53].CLK
clk => R_hi_lo[54].CLK
clk => R_hi_lo[55].CLK
clk => R_hi_lo[56].CLK
clk => R_hi_lo[57].CLK
clk => R_hi_lo[58].CLK
clk => R_hi_lo[59].CLK
clk => R_hi_lo[60].CLK
clk => R_hi_lo[61].CLK
clk => R_hi_lo[62].CLK
clk => R_hi_lo[63].CLK
clk => MEM_bpredict_score[0].CLK
clk => MEM_bpredict_score[1].CLK
reset => R_reset.DATAIN
imem_addr_strobe <= R_reset.DB_MAX_OUTPUT_PORT_TYPE
imem_addr[2] <= IF_PC_ext_next.DB_MAX_OUTPUT_PORT_TYPE
imem_addr[3] <= IF_PC_ext_next.DB_MAX_OUTPUT_PORT_TYPE
imem_addr[4] <= IF_PC_ext_next.DB_MAX_OUTPUT_PORT_TYPE
imem_addr[5] <= IF_PC_ext_next.DB_MAX_OUTPUT_PORT_TYPE
imem_addr[6] <= IF_PC_ext_next.DB_MAX_OUTPUT_PORT_TYPE
imem_addr[7] <= IF_PC_ext_next.DB_MAX_OUTPUT_PORT_TYPE
imem_addr[8] <= IF_PC_ext_next.DB_MAX_OUTPUT_PORT_TYPE
imem_addr[9] <= IF_PC_ext_next.DB_MAX_OUTPUT_PORT_TYPE
imem_addr[10] <= IF_PC_ext_next.DB_MAX_OUTPUT_PORT_TYPE
imem_addr[11] <= IF_PC_ext_next.DB_MAX_OUTPUT_PORT_TYPE
imem_addr[12] <= IF_PC_ext_next.DB_MAX_OUTPUT_PORT_TYPE
imem_addr[13] <= IF_PC_ext_next.DB_MAX_OUTPUT_PORT_TYPE
imem_addr[14] <= IF_PC_ext_next.DB_MAX_OUTPUT_PORT_TYPE
imem_addr[15] <= IF_PC_ext_next.DB_MAX_OUTPUT_PORT_TYPE
imem_addr[16] <= IF_PC_ext_next.DB_MAX_OUTPUT_PORT_TYPE
imem_addr[17] <= IF_PC_ext_next.DB_MAX_OUTPUT_PORT_TYPE
imem_addr[18] <= IF_PC_ext_next.DB_MAX_OUTPUT_PORT_TYPE
imem_addr[19] <= IF_PC_ext_next.DB_MAX_OUTPUT_PORT_TYPE
imem_addr[20] <= IF_PC_ext_next.DB_MAX_OUTPUT_PORT_TYPE
imem_addr[21] <= IF_PC_ext_next.DB_MAX_OUTPUT_PORT_TYPE
imem_addr[22] <= IF_PC_ext_next.DB_MAX_OUTPUT_PORT_TYPE
imem_addr[23] <= IF_PC_ext_next.DB_MAX_OUTPUT_PORT_TYPE
imem_addr[24] <= IF_PC_ext_next.DB_MAX_OUTPUT_PORT_TYPE
imem_addr[25] <= IF_PC_ext_next.DB_MAX_OUTPUT_PORT_TYPE
imem_addr[26] <= IF_PC_ext_next.DB_MAX_OUTPUT_PORT_TYPE
imem_addr[27] <= IF_PC_ext_next.DB_MAX_OUTPUT_PORT_TYPE
imem_addr[28] <= IF_PC_ext_next.DB_MAX_OUTPUT_PORT_TYPE
imem_addr[29] <= IF_PC_ext_next.DB_MAX_OUTPUT_PORT_TYPE
imem_addr[30] <= IF_PC_ext_next.DB_MAX_OUTPUT_PORT_TYPE
imem_addr[31] <= IF_PC_ext_next.DB_MAX_OUTPUT_PORT_TYPE
imem_data_in[0] => IF_ID_instruction.DATAA
imem_data_in[1] => IF_ID_instruction.DATAA
imem_data_in[2] => IF_ID_instruction.DATAA
imem_data_in[3] => IF_ID_instruction.DATAA
imem_data_in[4] => IF_ID_instruction.DATAA
imem_data_in[5] => IF_ID_instruction.DATAA
imem_data_in[6] => IF_ID_instruction.DATAA
imem_data_in[7] => IF_ID_instruction.DATAA
imem_data_in[8] => IF_ID_instruction.DATAA
imem_data_in[9] => IF_ID_instruction.DATAA
imem_data_in[10] => IF_ID_instruction.DATAA
imem_data_in[11] => IF_ID_instruction.DATAA
imem_data_in[12] => IF_ID_instruction.DATAA
imem_data_in[13] => IF_ID_instruction.DATAA
imem_data_in[14] => IF_ID_instruction.DATAA
imem_data_in[15] => IF_ID_instruction.DATAA
imem_data_in[16] => IF_ID_instruction.DATAA
imem_data_in[17] => IF_ID_instruction.DATAA
imem_data_in[18] => IF_ID_instruction.DATAA
imem_data_in[19] => IF_ID_instruction.DATAA
imem_data_in[20] => IF_ID_instruction.DATAA
imem_data_in[21] => IF_ID_instruction.DATAA
imem_data_in[22] => IF_ID_instruction.DATAA
imem_data_in[23] => IF_ID_instruction.DATAA
imem_data_in[24] => IF_ID_instruction.DATAA
imem_data_in[25] => IF_ID_instruction.DATAA
imem_data_in[26] => IF_ID_instruction.DATAA
imem_data_in[27] => IF_ID_instruction.DATAA
imem_data_in[28] => IF_ID_instruction.DATAA
imem_data_in[29] => IF_ID_instruction.DATAA
imem_data_in[30] => IF_ID_instruction.DATAA
imem_data_in[31] => IF_ID_instruction.DATAA
imem_data_ready => IF_fetch_complete.IN1
imem_data_ready => IF_PC_ext_next.OUTPUTSELECT
imem_data_ready => IF_PC_ext_next.OUTPUTSELECT
imem_data_ready => IF_PC_ext_next.OUTPUTSELECT
imem_data_ready => IF_PC_ext_next.OUTPUTSELECT
imem_data_ready => IF_PC_ext_next.OUTPUTSELECT
imem_data_ready => IF_PC_ext_next.OUTPUTSELECT
imem_data_ready => IF_PC_ext_next.OUTPUTSELECT
imem_data_ready => IF_PC_ext_next.OUTPUTSELECT
imem_data_ready => IF_PC_ext_next.OUTPUTSELECT
imem_data_ready => IF_PC_ext_next.OUTPUTSELECT
imem_data_ready => IF_PC_ext_next.OUTPUTSELECT
imem_data_ready => IF_PC_ext_next.OUTPUTSELECT
imem_data_ready => IF_PC_ext_next.OUTPUTSELECT
imem_data_ready => IF_PC_ext_next.OUTPUTSELECT
imem_data_ready => IF_PC_ext_next.OUTPUTSELECT
imem_data_ready => IF_PC_ext_next.OUTPUTSELECT
imem_data_ready => IF_PC_ext_next.OUTPUTSELECT
imem_data_ready => IF_PC_ext_next.OUTPUTSELECT
imem_data_ready => IF_PC_ext_next.OUTPUTSELECT
imem_data_ready => IF_PC_ext_next.OUTPUTSELECT
imem_data_ready => IF_PC_ext_next.OUTPUTSELECT
imem_data_ready => IF_PC_ext_next.OUTPUTSELECT
imem_data_ready => IF_PC_ext_next.OUTPUTSELECT
imem_data_ready => IF_PC_ext_next.OUTPUTSELECT
imem_data_ready => IF_PC_ext_next.OUTPUTSELECT
imem_data_ready => IF_PC_ext_next.OUTPUTSELECT
imem_data_ready => IF_PC_ext_next.OUTPUTSELECT
imem_data_ready => IF_PC_ext_next.OUTPUTSELECT
imem_data_ready => IF_PC_ext_next.OUTPUTSELECT
imem_data_ready => IF_PC_ext_next.OUTPUTSELECT
imem_data_ready => IF_ID_incomplete_branch.OUTPUTSELECT
imem_data_ready => IF_need_refetch.IN1
imem_data_ready => IF_ID_fetch_in_progress.DATAIN
dmem_addr_strobe <= EX_MEM_mem_cycle.DB_MAX_OUTPUT_PORT_TYPE
dmem_write <= EX_MEM_mem_write.DB_MAX_OUTPUT_PORT_TYPE
dmem_byte_sel[0] <= EX_MEM_mem_byte_sel[0].DB_MAX_OUTPUT_PORT_TYPE
dmem_byte_sel[1] <= EX_MEM_mem_byte_sel[1].DB_MAX_OUTPUT_PORT_TYPE
dmem_byte_sel[2] <= EX_MEM_mem_byte_sel[2].DB_MAX_OUTPUT_PORT_TYPE
dmem_byte_sel[3] <= EX_MEM_mem_byte_sel[3].DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[2] <= EX_MEM_addsub_data[2].DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[3] <= EX_MEM_addsub_data[3].DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[4] <= EX_MEM_addsub_data[4].DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[5] <= EX_MEM_addsub_data[5].DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[6] <= EX_MEM_addsub_data[6].DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[7] <= EX_MEM_addsub_data[7].DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[8] <= EX_MEM_addsub_data[8].DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[9] <= EX_MEM_addsub_data[9].DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[10] <= EX_MEM_addsub_data[10].DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[11] <= EX_MEM_addsub_data[11].DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[12] <= EX_MEM_addsub_data[12].DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[13] <= EX_MEM_addsub_data[13].DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[14] <= EX_MEM_addsub_data[14].DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[15] <= EX_MEM_addsub_data[15].DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[16] <= EX_MEM_addsub_data[16].DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[17] <= EX_MEM_addsub_data[17].DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[18] <= EX_MEM_addsub_data[18].DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[19] <= EX_MEM_addsub_data[19].DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[20] <= EX_MEM_addsub_data[20].DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[21] <= EX_MEM_addsub_data[21].DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[22] <= EX_MEM_addsub_data[22].DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[23] <= EX_MEM_addsub_data[23].DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[24] <= EX_MEM_addsub_data[24].DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[25] <= EX_MEM_addsub_data[25].DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[26] <= EX_MEM_addsub_data[26].DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[27] <= EX_MEM_addsub_data[27].DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[28] <= EX_MEM_addsub_data[28].DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[29] <= EX_MEM_addsub_data[29].DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[30] <= EX_MEM_addsub_data[30].DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[31] <= EX_MEM_addsub_data[31].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_in[0] => MEM_WB_mem_data[0].DATAIN
dmem_data_in[1] => MEM_WB_mem_data[1].DATAIN
dmem_data_in[2] => MEM_WB_mem_data[2].DATAIN
dmem_data_in[3] => MEM_WB_mem_data[3].DATAIN
dmem_data_in[4] => MEM_WB_mem_data[4].DATAIN
dmem_data_in[5] => MEM_WB_mem_data[5].DATAIN
dmem_data_in[6] => MEM_WB_mem_data[6].DATAIN
dmem_data_in[7] => MEM_WB_mem_data[7].DATAIN
dmem_data_in[8] => MEM_WB_mem_data[8].DATAIN
dmem_data_in[9] => MEM_WB_mem_data[9].DATAIN
dmem_data_in[10] => MEM_WB_mem_data[10].DATAIN
dmem_data_in[11] => MEM_WB_mem_data[11].DATAIN
dmem_data_in[12] => MEM_WB_mem_data[12].DATAIN
dmem_data_in[13] => MEM_WB_mem_data[13].DATAIN
dmem_data_in[14] => MEM_WB_mem_data[14].DATAIN
dmem_data_in[15] => MEM_WB_mem_data[15].DATAIN
dmem_data_in[16] => MEM_WB_mem_data[16].DATAIN
dmem_data_in[17] => MEM_WB_mem_data[17].DATAIN
dmem_data_in[18] => MEM_WB_mem_data[18].DATAIN
dmem_data_in[19] => MEM_WB_mem_data[19].DATAIN
dmem_data_in[20] => MEM_WB_mem_data[20].DATAIN
dmem_data_in[21] => MEM_WB_mem_data[21].DATAIN
dmem_data_in[22] => MEM_WB_mem_data[22].DATAIN
dmem_data_in[23] => MEM_WB_mem_data[23].DATAIN
dmem_data_in[24] => MEM_WB_mem_data[24].DATAIN
dmem_data_in[25] => MEM_WB_mem_data[25].DATAIN
dmem_data_in[26] => MEM_WB_mem_data[26].DATAIN
dmem_data_in[27] => MEM_WB_mem_data[27].DATAIN
dmem_data_in[28] => MEM_WB_mem_data[28].DATAIN
dmem_data_in[29] => MEM_WB_mem_data[29].DATAIN
dmem_data_in[30] => MEM_WB_mem_data[30].DATAIN
dmem_data_in[31] => MEM_WB_mem_data[31].DATAIN
dmem_data_out[0] <= EX_MEM_mem_data_out[0].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[1] <= EX_MEM_mem_data_out[1].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[2] <= EX_MEM_mem_data_out[2].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[3] <= EX_MEM_mem_data_out[3].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[4] <= EX_MEM_mem_data_out[4].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[5] <= EX_MEM_mem_data_out[5].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[6] <= EX_MEM_mem_data_out[6].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[7] <= EX_MEM_mem_data_out[7].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[8] <= EX_MEM_mem_data_out[8].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[9] <= EX_MEM_mem_data_out[9].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[10] <= EX_MEM_mem_data_out[10].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[11] <= EX_MEM_mem_data_out[11].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[12] <= EX_MEM_mem_data_out[12].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[13] <= EX_MEM_mem_data_out[13].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[14] <= EX_MEM_mem_data_out[14].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[15] <= EX_MEM_mem_data_out[15].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[16] <= EX_MEM_mem_data_out[16].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[17] <= EX_MEM_mem_data_out[17].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[18] <= EX_MEM_mem_data_out[18].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[19] <= EX_MEM_mem_data_out[19].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[20] <= EX_MEM_mem_data_out[20].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[21] <= EX_MEM_mem_data_out[21].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[22] <= EX_MEM_mem_data_out[22].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[23] <= EX_MEM_mem_data_out[23].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[24] <= EX_MEM_mem_data_out[24].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[25] <= EX_MEM_mem_data_out[25].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[26] <= EX_MEM_mem_data_out[26].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[27] <= EX_MEM_mem_data_out[27].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[28] <= EX_MEM_mem_data_out[28].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[29] <= EX_MEM_mem_data_out[29].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[30] <= EX_MEM_mem_data_out[30].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[31] <= EX_MEM_mem_data_out[31].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_ready => MEM_running.IN1
dmem_cache_wait => process_4.IN1
dmem_cache_wait => MEM_running.IN1
dmem_cache_wait => EX_mul_start.IN1
dmem_cache_wait => MEM_WB_ex_data[0].ENA
dmem_cache_wait => MEM_WB_ex_data[1].ENA
dmem_cache_wait => MEM_WB_ex_data[2].ENA
dmem_cache_wait => MEM_WB_ex_data[3].ENA
dmem_cache_wait => MEM_WB_ex_data[4].ENA
dmem_cache_wait => MEM_WB_ex_data[5].ENA
dmem_cache_wait => MEM_WB_ex_data[6].ENA
dmem_cache_wait => MEM_WB_ex_data[7].ENA
dmem_cache_wait => MEM_WB_ex_data[8].ENA
dmem_cache_wait => MEM_WB_ex_data[9].ENA
dmem_cache_wait => MEM_WB_ex_data[10].ENA
dmem_cache_wait => MEM_WB_ex_data[11].ENA
dmem_cache_wait => MEM_WB_ex_data[12].ENA
dmem_cache_wait => MEM_WB_ex_data[13].ENA
dmem_cache_wait => MEM_WB_ex_data[14].ENA
dmem_cache_wait => MEM_WB_ex_data[15].ENA
dmem_cache_wait => MEM_WB_ex_data[16].ENA
dmem_cache_wait => MEM_WB_ex_data[17].ENA
dmem_cache_wait => MEM_WB_ex_data[18].ENA
dmem_cache_wait => MEM_WB_ex_data[19].ENA
dmem_cache_wait => MEM_WB_ex_data[20].ENA
dmem_cache_wait => MEM_WB_ex_data[21].ENA
dmem_cache_wait => MEM_WB_ex_data[22].ENA
dmem_cache_wait => MEM_WB_ex_data[23].ENA
dmem_cache_wait => MEM_WB_ex_data[24].ENA
dmem_cache_wait => MEM_WB_ex_data[25].ENA
dmem_cache_wait => MEM_WB_ex_data[26].ENA
dmem_cache_wait => MEM_WB_ex_data[27].ENA
dmem_cache_wait => MEM_WB_ex_data[28].ENA
dmem_cache_wait => MEM_WB_ex_data[29].ENA
dmem_cache_wait => MEM_WB_ex_data[30].ENA
dmem_cache_wait => MEM_WB_ex_data[31].ENA
dmem_cache_wait => MEM_WB_write_enable.ENA
dmem_cache_wait => MEM_WB_multicycle_lh_lb.ENA
dmem_cache_wait => MEM_WB_writeback_addr[0].ENA
dmem_cache_wait => MEM_WB_writeback_addr[1].ENA
dmem_cache_wait => MEM_WB_writeback_addr[2].ENA
dmem_cache_wait => MEM_WB_writeback_addr[3].ENA
dmem_cache_wait => MEM_WB_writeback_addr[4].ENA
dmem_cache_wait => MEM_WB_mem_size[0].ENA
dmem_cache_wait => MEM_WB_mem_size[1].ENA
dmem_cache_wait => MEM_WB_mem_addr_offset[0].ENA
dmem_cache_wait => MEM_WB_mem_addr_offset[1].ENA
dmem_cache_wait => MEM_WB_mem_read_sign_extend.ENA
dmem_cache_wait => MEM_WB_mem_cycle.ENA
dmem_cache_wait => EX_MEM_branch_hist[0].ENA
dmem_cache_wait => EX_MEM_branch_hist[1].ENA
dmem_cache_wait => EX_MEM_branch_hist[2].ENA
dmem_cache_wait => EX_MEM_branch_hist[3].ENA
dmem_cache_wait => EX_MEM_branch_hist[4].ENA
dmem_cache_wait => EX_MEM_branch_hist[5].ENA
dmem_cache_wait => MEM_bpredict_score[0].ENA
dmem_cache_wait => MEM_bpredict_score[1].ENA
dmem_cache_wait => EX_MEM_mem_read_sign_extend.ENA
dmem_cache_wait => EX_MEM_logic_data[0].ENA
dmem_cache_wait => EX_MEM_logic_data[1].ENA
dmem_cache_wait => EX_MEM_logic_data[2].ENA
dmem_cache_wait => EX_MEM_logic_data[3].ENA
dmem_cache_wait => EX_MEM_logic_data[4].ENA
dmem_cache_wait => EX_MEM_logic_data[5].ENA
dmem_cache_wait => EX_MEM_logic_data[6].ENA
dmem_cache_wait => EX_MEM_logic_data[7].ENA
dmem_cache_wait => EX_MEM_logic_data[8].ENA
dmem_cache_wait => EX_MEM_logic_data[9].ENA
dmem_cache_wait => EX_MEM_logic_data[10].ENA
dmem_cache_wait => EX_MEM_logic_data[11].ENA
dmem_cache_wait => EX_MEM_logic_data[12].ENA
dmem_cache_wait => EX_MEM_logic_data[13].ENA
dmem_cache_wait => EX_MEM_logic_data[14].ENA
dmem_cache_wait => EX_MEM_logic_data[15].ENA
dmem_cache_wait => EX_MEM_logic_data[16].ENA
dmem_cache_wait => EX_MEM_logic_data[17].ENA
dmem_cache_wait => EX_MEM_logic_data[18].ENA
dmem_cache_wait => EX_MEM_logic_data[19].ENA
dmem_cache_wait => EX_MEM_logic_data[20].ENA
dmem_cache_wait => EX_MEM_logic_data[21].ENA
dmem_cache_wait => EX_MEM_logic_data[22].ENA
dmem_cache_wait => EX_MEM_logic_data[23].ENA
dmem_cache_wait => EX_MEM_logic_data[24].ENA
dmem_cache_wait => EX_MEM_logic_data[25].ENA
dmem_cache_wait => EX_MEM_logic_data[26].ENA
dmem_cache_wait => EX_MEM_logic_data[27].ENA
dmem_cache_wait => EX_MEM_logic_data[28].ENA
dmem_cache_wait => EX_MEM_logic_data[29].ENA
dmem_cache_wait => EX_MEM_logic_data[30].ENA
dmem_cache_wait => EX_MEM_logic_data[31].ENA
dmem_cache_wait => EX_MEM_logic_cycle.ENA
dmem_cache_wait => R_cop0_timer_intr.ENA
dmem_cache_wait => R_cop0_compare[0].ENA
dmem_cache_wait => R_cop0_compare[1].ENA
dmem_cache_wait => R_cop0_compare[2].ENA
dmem_cache_wait => R_cop0_compare[3].ENA
dmem_cache_wait => R_cop0_compare[4].ENA
dmem_cache_wait => R_cop0_compare[5].ENA
dmem_cache_wait => R_cop0_compare[6].ENA
dmem_cache_wait => R_cop0_compare[7].ENA
dmem_cache_wait => R_cop0_compare[8].ENA
dmem_cache_wait => R_cop0_compare[9].ENA
dmem_cache_wait => R_cop0_compare[10].ENA
dmem_cache_wait => R_cop0_compare[11].ENA
dmem_cache_wait => R_cop0_compare[12].ENA
dmem_cache_wait => R_cop0_compare[13].ENA
dmem_cache_wait => R_cop0_compare[14].ENA
dmem_cache_wait => R_cop0_compare[15].ENA
dmem_cache_wait => R_cop0_compare[16].ENA
dmem_cache_wait => R_cop0_compare[17].ENA
dmem_cache_wait => R_cop0_compare[18].ENA
dmem_cache_wait => R_cop0_compare[19].ENA
dmem_cache_wait => R_cop0_compare[20].ENA
dmem_cache_wait => R_cop0_compare[21].ENA
dmem_cache_wait => R_cop0_compare[22].ENA
dmem_cache_wait => R_cop0_compare[23].ENA
dmem_cache_wait => R_cop0_compare[24].ENA
dmem_cache_wait => R_cop0_compare[25].ENA
dmem_cache_wait => R_cop0_compare[26].ENA
dmem_cache_wait => R_cop0_compare[27].ENA
dmem_cache_wait => R_cop0_compare[28].ENA
dmem_cache_wait => R_cop0_compare[29].ENA
dmem_cache_wait => R_cop0_compare[30].ENA
dmem_cache_wait => R_cop0_compare[31].ENA
dmem_cache_wait => R_cop0_EBASE[2].ENA
dmem_cache_wait => R_cop0_EBASE[3].ENA
dmem_cache_wait => R_cop0_EBASE[4].ENA
dmem_cache_wait => R_cop0_EBASE[5].ENA
dmem_cache_wait => R_cop0_EBASE[6].ENA
dmem_cache_wait => R_cop0_EBASE[7].ENA
dmem_cache_wait => R_cop0_EBASE[8].ENA
dmem_cache_wait => R_cop0_EBASE[9].ENA
dmem_cache_wait => R_cop0_EBASE[10].ENA
dmem_cache_wait => R_cop0_EBASE[11].ENA
dmem_cache_wait => R_cop0_EBASE[12].ENA
dmem_cache_wait => R_cop0_EBASE[13].ENA
dmem_cache_wait => R_cop0_EBASE[14].ENA
dmem_cache_wait => R_cop0_EBASE[15].ENA
dmem_cache_wait => R_cop0_EBASE[16].ENA
dmem_cache_wait => R_cop0_EBASE[17].ENA
dmem_cache_wait => R_cop0_EBASE[18].ENA
dmem_cache_wait => R_cop0_EBASE[19].ENA
dmem_cache_wait => R_cop0_EBASE[20].ENA
dmem_cache_wait => R_cop0_EBASE[21].ENA
dmem_cache_wait => R_cop0_EBASE[22].ENA
dmem_cache_wait => R_cop0_EBASE[23].ENA
dmem_cache_wait => R_cop0_EBASE[24].ENA
dmem_cache_wait => R_cop0_EBASE[25].ENA
dmem_cache_wait => R_cop0_EBASE[26].ENA
dmem_cache_wait => R_cop0_EBASE[27].ENA
dmem_cache_wait => R_cop0_EBASE[28].ENA
dmem_cache_wait => R_cop0_EBASE[29].ENA
dmem_cache_wait => R_cop0_EBASE[30].ENA
dmem_cache_wait => R_cop0_EBASE[31].ENA
dmem_cache_wait => R_cop0_EPC[2].ENA
dmem_cache_wait => R_cop0_EPC[3].ENA
dmem_cache_wait => R_cop0_EPC[4].ENA
dmem_cache_wait => R_cop0_EPC[5].ENA
dmem_cache_wait => R_cop0_EPC[6].ENA
dmem_cache_wait => R_cop0_EPC[7].ENA
dmem_cache_wait => R_cop0_EPC[8].ENA
dmem_cache_wait => R_cop0_EPC[9].ENA
dmem_cache_wait => R_cop0_EPC[10].ENA
dmem_cache_wait => R_cop0_EPC[11].ENA
dmem_cache_wait => R_cop0_EPC[12].ENA
dmem_cache_wait => R_cop0_EPC[13].ENA
dmem_cache_wait => R_cop0_EPC[14].ENA
dmem_cache_wait => R_cop0_EPC[15].ENA
dmem_cache_wait => R_cop0_EPC[16].ENA
dmem_cache_wait => R_cop0_EPC[17].ENA
dmem_cache_wait => R_cop0_EPC[18].ENA
dmem_cache_wait => R_cop0_EPC[19].ENA
dmem_cache_wait => R_cop0_EPC[20].ENA
dmem_cache_wait => R_cop0_EPC[21].ENA
dmem_cache_wait => R_cop0_EPC[22].ENA
dmem_cache_wait => R_cop0_EPC[23].ENA
dmem_cache_wait => R_cop0_EPC[24].ENA
dmem_cache_wait => R_cop0_EPC[25].ENA
dmem_cache_wait => R_cop0_EPC[26].ENA
dmem_cache_wait => R_cop0_EPC[27].ENA
dmem_cache_wait => R_cop0_EPC[28].ENA
dmem_cache_wait => R_cop0_EPC[29].ENA
dmem_cache_wait => R_cop0_EPC[30].ENA
dmem_cache_wait => R_cop0_EPC[31].ENA
dmem_cache_wait => R_cop0_EX_code[0].ENA
dmem_cache_wait => R_cop0_EX_code[1].ENA
dmem_cache_wait => R_cop0_EX_code[2].ENA
dmem_cache_wait => R_cop0_EX_code[3].ENA
dmem_cache_wait => R_cop0_EX_code[4].ENA
dmem_cache_wait => R_cop0_BD.ENA
dmem_cache_wait => R_cop0_intr_mask[0].ENA
dmem_cache_wait => R_cop0_intr_mask[1].ENA
dmem_cache_wait => R_cop0_intr_mask[2].ENA
dmem_cache_wait => R_cop0_intr_mask[3].ENA
dmem_cache_wait => R_cop0_intr_mask[4].ENA
dmem_cache_wait => R_cop0_intr_mask[5].ENA
dmem_cache_wait => R_cop0_intr_mask[6].ENA
dmem_cache_wait => R_cop0_intr_mask[7].ENA
dmem_cache_wait => R_cop0_EI.ENA
dmem_cache_wait => EX_MEM_branch_target[0].ENA
dmem_cache_wait => EX_MEM_branch_target[1].ENA
dmem_cache_wait => EX_MEM_branch_target[2].ENA
dmem_cache_wait => EX_MEM_branch_target[3].ENA
dmem_cache_wait => EX_MEM_branch_target[4].ENA
dmem_cache_wait => EX_MEM_branch_target[5].ENA
dmem_cache_wait => EX_MEM_branch_target[6].ENA
dmem_cache_wait => EX_MEM_branch_target[7].ENA
dmem_cache_wait => EX_MEM_branch_target[8].ENA
dmem_cache_wait => EX_MEM_branch_target[9].ENA
dmem_cache_wait => EX_MEM_branch_target[10].ENA
dmem_cache_wait => EX_MEM_branch_target[11].ENA
dmem_cache_wait => EX_MEM_branch_target[12].ENA
dmem_cache_wait => EX_MEM_branch_target[13].ENA
dmem_cache_wait => EX_MEM_branch_target[14].ENA
dmem_cache_wait => EX_MEM_branch_target[15].ENA
dmem_cache_wait => EX_MEM_branch_target[16].ENA
dmem_cache_wait => EX_MEM_branch_target[17].ENA
dmem_cache_wait => EX_MEM_branch_target[18].ENA
dmem_cache_wait => EX_MEM_branch_target[19].ENA
dmem_cache_wait => EX_MEM_branch_target[20].ENA
dmem_cache_wait => EX_MEM_branch_target[21].ENA
dmem_cache_wait => EX_MEM_branch_target[22].ENA
dmem_cache_wait => EX_MEM_branch_target[23].ENA
dmem_cache_wait => EX_MEM_branch_target[24].ENA
dmem_cache_wait => EX_MEM_branch_target[25].ENA
dmem_cache_wait => EX_MEM_branch_target[26].ENA
dmem_cache_wait => EX_MEM_branch_target[27].ENA
dmem_cache_wait => EX_MEM_branch_target[28].ENA
dmem_cache_wait => EX_MEM_branch_target[29].ENA
dmem_cache_wait => EX_MEM_bpredict_index[0].ENA
dmem_cache_wait => EX_MEM_bpredict_index[1].ENA
dmem_cache_wait => EX_MEM_bpredict_index[2].ENA
dmem_cache_wait => EX_MEM_bpredict_index[3].ENA
dmem_cache_wait => EX_MEM_bpredict_index[4].ENA
dmem_cache_wait => EX_MEM_bpredict_index[5].ENA
dmem_cache_wait => EX_MEM_bpredict_index[6].ENA
dmem_cache_wait => EX_MEM_bpredict_index[7].ENA
dmem_cache_wait => EX_MEM_bpredict_index[8].ENA
dmem_cache_wait => EX_MEM_bpredict_index[9].ENA
dmem_cache_wait => EX_MEM_bpredict_index[10].ENA
dmem_cache_wait => EX_MEM_bpredict_index[11].ENA
dmem_cache_wait => EX_MEM_bpredict_index[12].ENA
dmem_cache_wait => EX_MEM_bpredict_score[0].ENA
dmem_cache_wait => EX_MEM_bpredict_score[1].ENA
dmem_cache_wait => EX_MEM_op_major[0].ENA
dmem_cache_wait => EX_MEM_op_major[1].ENA
dmem_cache_wait => EX_MEM_shift_funct[0].ENA
dmem_cache_wait => EX_MEM_shift_funct[1].ENA
dmem_cache_wait => EX_MEM_shamt_1_2_4[0].ENA
dmem_cache_wait => EX_MEM_shamt_1_2_4[1].ENA
dmem_cache_wait => EX_MEM_shamt_1_2_4[2].ENA
dmem_cache_wait => EX_MEM_mem_byte_sel[0].ENA
dmem_cache_wait => EX_MEM_mem_byte_sel[1].ENA
dmem_cache_wait => EX_MEM_mem_byte_sel[2].ENA
dmem_cache_wait => EX_MEM_mem_byte_sel[3].ENA
dmem_cache_wait => EX_MEM_mem_write.ENA
dmem_cache_wait => EX_MEM_multicycle_lh_lb.ENA
dmem_cache_wait => EX_MEM_mem_size[0].ENA
dmem_cache_wait => EX_MEM_mem_size[1].ENA
dmem_cache_wait => EX_MEM_addsub_data[0].ENA
dmem_cache_wait => EX_MEM_addsub_data[1].ENA
dmem_cache_wait => EX_MEM_addsub_data[2].ENA
dmem_cache_wait => EX_MEM_addsub_data[3].ENA
dmem_cache_wait => EX_MEM_addsub_data[4].ENA
dmem_cache_wait => EX_MEM_addsub_data[5].ENA
dmem_cache_wait => EX_MEM_addsub_data[6].ENA
dmem_cache_wait => EX_MEM_addsub_data[7].ENA
dmem_cache_wait => EX_MEM_addsub_data[8].ENA
dmem_cache_wait => EX_MEM_addsub_data[9].ENA
dmem_cache_wait => EX_MEM_addsub_data[10].ENA
dmem_cache_wait => EX_MEM_addsub_data[11].ENA
dmem_cache_wait => EX_MEM_addsub_data[12].ENA
dmem_cache_wait => EX_MEM_addsub_data[13].ENA
dmem_cache_wait => EX_MEM_addsub_data[14].ENA
dmem_cache_wait => EX_MEM_addsub_data[15].ENA
dmem_cache_wait => EX_MEM_addsub_data[16].ENA
dmem_cache_wait => EX_MEM_addsub_data[17].ENA
dmem_cache_wait => EX_MEM_addsub_data[18].ENA
dmem_cache_wait => EX_MEM_addsub_data[19].ENA
dmem_cache_wait => EX_MEM_addsub_data[20].ENA
dmem_cache_wait => EX_MEM_addsub_data[21].ENA
dmem_cache_wait => EX_MEM_addsub_data[22].ENA
dmem_cache_wait => EX_MEM_addsub_data[23].ENA
dmem_cache_wait => EX_MEM_addsub_data[24].ENA
dmem_cache_wait => EX_MEM_addsub_data[25].ENA
dmem_cache_wait => EX_MEM_addsub_data[26].ENA
dmem_cache_wait => EX_MEM_addsub_data[27].ENA
dmem_cache_wait => EX_MEM_addsub_data[28].ENA
dmem_cache_wait => EX_MEM_addsub_data[29].ENA
dmem_cache_wait => EX_MEM_addsub_data[30].ENA
dmem_cache_wait => EX_MEM_addsub_data[31].ENA
dmem_cache_wait => EX_MEM_mem_data_out[0].ENA
dmem_cache_wait => EX_MEM_mem_data_out[1].ENA
dmem_cache_wait => EX_MEM_mem_data_out[2].ENA
dmem_cache_wait => EX_MEM_mem_data_out[3].ENA
dmem_cache_wait => EX_MEM_mem_data_out[4].ENA
dmem_cache_wait => EX_MEM_mem_data_out[5].ENA
dmem_cache_wait => EX_MEM_mem_data_out[6].ENA
dmem_cache_wait => EX_MEM_mem_data_out[7].ENA
dmem_cache_wait => EX_MEM_mem_data_out[8].ENA
dmem_cache_wait => EX_MEM_mem_data_out[9].ENA
dmem_cache_wait => EX_MEM_mem_data_out[10].ENA
dmem_cache_wait => EX_MEM_mem_data_out[11].ENA
dmem_cache_wait => EX_MEM_mem_data_out[12].ENA
dmem_cache_wait => EX_MEM_mem_data_out[13].ENA
dmem_cache_wait => EX_MEM_mem_data_out[14].ENA
dmem_cache_wait => EX_MEM_mem_data_out[15].ENA
dmem_cache_wait => EX_MEM_mem_data_out[16].ENA
dmem_cache_wait => EX_MEM_mem_data_out[17].ENA
dmem_cache_wait => EX_MEM_mem_data_out[18].ENA
dmem_cache_wait => EX_MEM_mem_data_out[19].ENA
dmem_cache_wait => EX_MEM_mem_data_out[20].ENA
dmem_cache_wait => EX_MEM_mem_data_out[21].ENA
dmem_cache_wait => EX_MEM_mem_data_out[22].ENA
dmem_cache_wait => EX_MEM_mem_data_out[23].ENA
dmem_cache_wait => EX_MEM_mem_data_out[24].ENA
dmem_cache_wait => EX_MEM_mem_data_out[25].ENA
dmem_cache_wait => EX_MEM_mem_data_out[26].ENA
dmem_cache_wait => EX_MEM_mem_data_out[27].ENA
dmem_cache_wait => EX_MEM_mem_data_out[28].ENA
dmem_cache_wait => EX_MEM_mem_data_out[29].ENA
dmem_cache_wait => EX_MEM_mem_data_out[30].ENA
dmem_cache_wait => EX_MEM_mem_data_out[31].ENA
dmem_cache_wait => EX_MEM_flush_d_line.ENA
dmem_cache_wait => EX_MEM_flush_i_line.ENA
dmem_cache_wait => EX_MEM_latency.ENA
dmem_cache_wait => EX_MEM_mem_cycle.ENA
dmem_cache_wait => EX_MEM_writeback_addr[0].ENA
dmem_cache_wait => EX_MEM_writeback_addr[1].ENA
dmem_cache_wait => EX_MEM_writeback_addr[2].ENA
dmem_cache_wait => EX_MEM_writeback_addr[3].ENA
dmem_cache_wait => EX_MEM_writeback_addr[4].ENA
dmem_cache_wait => EX_MEM_branch_likely.ENA
dmem_cache_wait => EX_MEM_branch_cycle.ENA
dmem_cache_wait => EX_MEM_branch_taken.ENA
dmem_cache_wait => EX_MEM_take_branch.ENA
dmem_cache_wait => R_cop0_intr[0].ENA
dmem_cache_wait => R_cop0_intr[1].ENA
dmem_cache_wait => R_cop0_intr[2].ENA
dmem_cache_wait => R_cop0_intr[3].ENA
dmem_cache_wait => R_cop0_intr[4].ENA
dmem_cache_wait => R_cop0_intr[5].ENA
dmem_cache_wait => R_cop0_intr[6].ENA
dmem_cache_wait => R_cop0_intr[7].ENA
dmem_cache_wait => EX_MEM_EIP.ENA
dmem_cache_wait => ID_EX_fwd_mem_alu_op2.ENA
dmem_cache_wait => ID_EX_fwd_mem_reg2.ENA
dmem_cache_wait => ID_EX_fwd_mem_reg1.ENA
dmem_cache_wait => ID_EX_fwd_ex_alu_op2.ENA
dmem_cache_wait => ID_EX_fwd_ex_reg2.ENA
dmem_cache_wait => ID_EX_fwd_ex_reg1.ENA
dmem_cache_wait => ID_EX_EPC[2].ENA
dmem_cache_wait => ID_EX_EPC[3].ENA
dmem_cache_wait => ID_EX_EPC[4].ENA
dmem_cache_wait => ID_EX_EPC[5].ENA
dmem_cache_wait => ID_EX_EPC[6].ENA
dmem_cache_wait => ID_EX_EPC[7].ENA
dmem_cache_wait => ID_EX_EPC[8].ENA
dmem_cache_wait => ID_EX_EPC[9].ENA
dmem_cache_wait => ID_EX_EPC[10].ENA
dmem_cache_wait => ID_EX_EPC[11].ENA
dmem_cache_wait => ID_EX_EPC[12].ENA
dmem_cache_wait => ID_EX_EPC[13].ENA
dmem_cache_wait => ID_EX_EPC[14].ENA
dmem_cache_wait => ID_EX_EPC[15].ENA
dmem_cache_wait => ID_EX_EPC[16].ENA
dmem_cache_wait => ID_EX_EPC[17].ENA
dmem_cache_wait => ID_EX_EPC[18].ENA
dmem_cache_wait => ID_EX_EPC[19].ENA
dmem_cache_wait => ID_EX_EPC[20].ENA
dmem_cache_wait => ID_EX_EPC[21].ENA
dmem_cache_wait => ID_EX_EPC[22].ENA
dmem_cache_wait => ID_EX_EPC[23].ENA
dmem_cache_wait => ID_EX_EPC[24].ENA
dmem_cache_wait => ID_EX_EPC[25].ENA
dmem_cache_wait => ID_EX_EPC[26].ENA
dmem_cache_wait => ID_EX_EPC[27].ENA
dmem_cache_wait => ID_EX_EPC[28].ENA
dmem_cache_wait => ID_EX_EPC[29].ENA
dmem_cache_wait => ID_EX_EPC[30].ENA
dmem_cache_wait => ID_EX_EPC[31].ENA
dmem_cache_wait => ID_EX_mtlo.ENA
dmem_cache_wait => ID_EX_mthi.ENA
dmem_cache_wait => ID_EX_shift_amount[0].ENA
dmem_cache_wait => ID_EX_shift_amount[1].ENA
dmem_cache_wait => ID_EX_shift_amount[2].ENA
dmem_cache_wait => ID_EX_shift_amount[3].ENA
dmem_cache_wait => ID_EX_shift_amount[4].ENA
dmem_cache_wait => ID_EX_shift_variable.ENA
dmem_cache_wait => ID_EX_shift_funct[0].ENA
dmem_cache_wait => ID_EX_shift_funct[1].ENA
dmem_cache_wait => ID_EX_read_alt.ENA
dmem_cache_wait => ID_EX_alt_sel[0].ENA
dmem_cache_wait => ID_EX_alt_sel[1].ENA
dmem_cache_wait => ID_EX_alt_sel[2].ENA
dmem_cache_wait => ID_EX_seb_seh_select.ENA
dmem_cache_wait => ID_EX_seb_seh_cycle.ENA
dmem_cache_wait => ID_EX_branch_target[2].ENA
dmem_cache_wait => ID_EX_branch_target[3].ENA
dmem_cache_wait => ID_EX_branch_target[4].ENA
dmem_cache_wait => ID_EX_branch_target[5].ENA
dmem_cache_wait => ID_EX_branch_target[6].ENA
dmem_cache_wait => ID_EX_branch_target[7].ENA
dmem_cache_wait => ID_EX_branch_target[8].ENA
dmem_cache_wait => ID_EX_branch_target[9].ENA
dmem_cache_wait => ID_EX_branch_target[10].ENA
dmem_cache_wait => ID_EX_branch_target[11].ENA
dmem_cache_wait => ID_EX_branch_target[12].ENA
dmem_cache_wait => ID_EX_branch_target[13].ENA
dmem_cache_wait => ID_EX_branch_target[14].ENA
dmem_cache_wait => ID_EX_branch_target[15].ENA
dmem_cache_wait => ID_EX_branch_target[16].ENA
dmem_cache_wait => ID_EX_branch_target[17].ENA
dmem_cache_wait => ID_EX_branch_target[18].ENA
dmem_cache_wait => ID_EX_branch_target[19].ENA
dmem_cache_wait => ID_EX_branch_target[20].ENA
dmem_cache_wait => ID_EX_branch_target[21].ENA
dmem_cache_wait => ID_EX_branch_target[22].ENA
dmem_cache_wait => ID_EX_branch_target[23].ENA
dmem_cache_wait => ID_EX_branch_target[24].ENA
dmem_cache_wait => ID_EX_branch_target[25].ENA
dmem_cache_wait => ID_EX_branch_target[26].ENA
dmem_cache_wait => ID_EX_branch_target[27].ENA
dmem_cache_wait => ID_EX_branch_target[28].ENA
dmem_cache_wait => ID_EX_branch_target[29].ENA
dmem_cache_wait => ID_EX_branch_target[30].ENA
dmem_cache_wait => ID_EX_branch_target[31].ENA
dmem_cache_wait => ID_EX_mem_read_sign_extend.ENA
dmem_cache_wait => ID_EX_slt_signed.ENA
dmem_cache_wait => ID_EX_latency[0].ENA
dmem_cache_wait => ID_EX_latency[1].ENA
dmem_cache_wait => ID_EX_bpredict_index[0].ENA
dmem_cache_wait => ID_EX_bpredict_index[1].ENA
dmem_cache_wait => ID_EX_bpredict_index[2].ENA
dmem_cache_wait => ID_EX_bpredict_index[3].ENA
dmem_cache_wait => ID_EX_bpredict_index[4].ENA
dmem_cache_wait => ID_EX_bpredict_index[5].ENA
dmem_cache_wait => ID_EX_bpredict_index[6].ENA
dmem_cache_wait => ID_EX_bpredict_index[7].ENA
dmem_cache_wait => ID_EX_bpredict_index[8].ENA
dmem_cache_wait => ID_EX_bpredict_index[9].ENA
dmem_cache_wait => ID_EX_bpredict_index[10].ENA
dmem_cache_wait => ID_EX_bpredict_index[11].ENA
dmem_cache_wait => ID_EX_bpredict_index[12].ENA
dmem_cache_wait => ID_EX_bpredict_score[0].ENA
dmem_cache_wait => ID_EX_bpredict_score[1].ENA
dmem_cache_wait => ID_EX_branch_condition[0].ENA
dmem_cache_wait => ID_EX_branch_condition[1].ENA
dmem_cache_wait => ID_EX_branch_condition[2].ENA
dmem_cache_wait => ID_EX_mem_size[0].ENA
dmem_cache_wait => ID_EX_mem_size[1].ENA
dmem_cache_wait => ID_EX_op_minor[0].ENA
dmem_cache_wait => ID_EX_op_minor[1].ENA
dmem_cache_wait => ID_EX_op_minor[2].ENA
dmem_cache_wait => ID_EX_op_major[0].ENA
dmem_cache_wait => ID_EX_op_major[1].ENA
dmem_cache_wait => ID_EX_cop0_addr[0].ENA
dmem_cache_wait => ID_EX_cop0_addr[1].ENA
dmem_cache_wait => ID_EX_cop0_addr[2].ENA
dmem_cache_wait => ID_EX_cop0_addr[3].ENA
dmem_cache_wait => ID_EX_cop0_addr[4].ENA
dmem_cache_wait => ID_EX_alu_op2[0].ENA
dmem_cache_wait => ID_EX_alu_op2[1].ENA
dmem_cache_wait => ID_EX_alu_op2[2].ENA
dmem_cache_wait => ID_EX_alu_op2[3].ENA
dmem_cache_wait => ID_EX_alu_op2[4].ENA
dmem_cache_wait => ID_EX_alu_op2[5].ENA
dmem_cache_wait => ID_EX_alu_op2[6].ENA
dmem_cache_wait => ID_EX_alu_op2[7].ENA
dmem_cache_wait => ID_EX_alu_op2[8].ENA
dmem_cache_wait => ID_EX_alu_op2[9].ENA
dmem_cache_wait => ID_EX_alu_op2[10].ENA
dmem_cache_wait => ID_EX_alu_op2[11].ENA
dmem_cache_wait => ID_EX_alu_op2[12].ENA
dmem_cache_wait => ID_EX_alu_op2[13].ENA
dmem_cache_wait => ID_EX_alu_op2[14].ENA
dmem_cache_wait => ID_EX_alu_op2[15].ENA
dmem_cache_wait => ID_EX_alu_op2[16].ENA
dmem_cache_wait => ID_EX_alu_op2[17].ENA
dmem_cache_wait => ID_EX_alu_op2[18].ENA
dmem_cache_wait => ID_EX_alu_op2[19].ENA
dmem_cache_wait => ID_EX_alu_op2[20].ENA
dmem_cache_wait => ID_EX_alu_op2[21].ENA
dmem_cache_wait => ID_EX_alu_op2[22].ENA
dmem_cache_wait => ID_EX_alu_op2[23].ENA
dmem_cache_wait => ID_EX_alu_op2[24].ENA
dmem_cache_wait => ID_EX_alu_op2[25].ENA
dmem_cache_wait => ID_EX_alu_op2[26].ENA
dmem_cache_wait => ID_EX_alu_op2[27].ENA
dmem_cache_wait => ID_EX_alu_op2[28].ENA
dmem_cache_wait => ID_EX_alu_op2[29].ENA
dmem_cache_wait => ID_EX_alu_op2[30].ENA
dmem_cache_wait => ID_EX_alu_op2[31].ENA
dmem_cache_wait => ID_EX_reg2_data[0].ENA
dmem_cache_wait => ID_EX_reg2_data[1].ENA
dmem_cache_wait => ID_EX_reg2_data[2].ENA
dmem_cache_wait => ID_EX_reg2_data[3].ENA
dmem_cache_wait => ID_EX_reg2_data[4].ENA
dmem_cache_wait => ID_EX_reg2_data[5].ENA
dmem_cache_wait => ID_EX_reg2_data[6].ENA
dmem_cache_wait => ID_EX_reg2_data[7].ENA
dmem_cache_wait => ID_EX_reg2_data[8].ENA
dmem_cache_wait => ID_EX_reg2_data[9].ENA
dmem_cache_wait => ID_EX_reg2_data[10].ENA
dmem_cache_wait => ID_EX_reg2_data[11].ENA
dmem_cache_wait => ID_EX_reg2_data[12].ENA
dmem_cache_wait => ID_EX_reg2_data[13].ENA
dmem_cache_wait => ID_EX_reg2_data[14].ENA
dmem_cache_wait => ID_EX_reg2_data[15].ENA
dmem_cache_wait => ID_EX_reg2_data[16].ENA
dmem_cache_wait => ID_EX_reg2_data[17].ENA
dmem_cache_wait => ID_EX_reg2_data[18].ENA
dmem_cache_wait => ID_EX_reg2_data[19].ENA
dmem_cache_wait => ID_EX_reg2_data[20].ENA
dmem_cache_wait => ID_EX_reg2_data[21].ENA
dmem_cache_wait => ID_EX_reg2_data[22].ENA
dmem_cache_wait => ID_EX_reg2_data[23].ENA
dmem_cache_wait => ID_EX_reg2_data[24].ENA
dmem_cache_wait => ID_EX_reg2_data[25].ENA
dmem_cache_wait => ID_EX_reg2_data[26].ENA
dmem_cache_wait => ID_EX_reg2_data[27].ENA
dmem_cache_wait => ID_EX_reg2_data[28].ENA
dmem_cache_wait => ID_EX_reg2_data[29].ENA
dmem_cache_wait => ID_EX_reg2_data[30].ENA
dmem_cache_wait => ID_EX_reg2_data[31].ENA
dmem_cache_wait => ID_EX_reg1_data[0].ENA
dmem_cache_wait => ID_EX_reg1_data[1].ENA
dmem_cache_wait => ID_EX_reg1_data[2].ENA
dmem_cache_wait => ID_EX_reg1_data[3].ENA
dmem_cache_wait => ID_EX_reg1_data[4].ENA
dmem_cache_wait => ID_EX_reg1_data[5].ENA
dmem_cache_wait => ID_EX_reg1_data[6].ENA
dmem_cache_wait => ID_EX_reg1_data[7].ENA
dmem_cache_wait => ID_EX_reg1_data[8].ENA
dmem_cache_wait => ID_EX_reg1_data[9].ENA
dmem_cache_wait => ID_EX_reg1_data[10].ENA
dmem_cache_wait => ID_EX_reg1_data[11].ENA
dmem_cache_wait => ID_EX_reg1_data[12].ENA
dmem_cache_wait => ID_EX_reg1_data[13].ENA
dmem_cache_wait => ID_EX_reg1_data[14].ENA
dmem_cache_wait => ID_EX_reg1_data[15].ENA
dmem_cache_wait => ID_EX_reg1_data[16].ENA
dmem_cache_wait => ID_EX_reg1_data[17].ENA
dmem_cache_wait => ID_EX_reg1_data[18].ENA
dmem_cache_wait => ID_EX_reg1_data[19].ENA
dmem_cache_wait => ID_EX_reg1_data[20].ENA
dmem_cache_wait => ID_EX_reg1_data[21].ENA
dmem_cache_wait => ID_EX_reg1_data[22].ENA
dmem_cache_wait => ID_EX_reg1_data[23].ENA
dmem_cache_wait => ID_EX_reg1_data[24].ENA
dmem_cache_wait => ID_EX_reg1_data[25].ENA
dmem_cache_wait => ID_EX_reg1_data[26].ENA
dmem_cache_wait => ID_EX_reg1_data[27].ENA
dmem_cache_wait => ID_EX_reg1_data[28].ENA
dmem_cache_wait => ID_EX_reg1_data[29].ENA
dmem_cache_wait => ID_EX_reg1_data[30].ENA
dmem_cache_wait => ID_EX_reg1_data[31].ENA
dmem_cache_wait => ID_EX_branch_delay_follows.ENA
dmem_cache_wait => ID_EX_branch_delay_slot.ENA
dmem_cache_wait => ID_EX_EIP.ENA
dmem_cache_wait => ID_EX_di.ENA
dmem_cache_wait => ID_EX_ei.ENA
dmem_cache_wait => ID_EX_exception.ENA
dmem_cache_wait => ID_EX_cop0_write.ENA
dmem_cache_wait => ID_EX_bubble.ENA
dmem_cache_wait => ID_EX_wait.ENA
dmem_cache_wait => ID_EX_flush_d_line.ENA
dmem_cache_wait => ID_EX_flush_i_line.ENA
dmem_cache_wait => ID_EX_madd.ENA
dmem_cache_wait => ID_EX_mult_signed.ENA
dmem_cache_wait => ID_EX_mult.ENA
dmem_cache_wait => ID_EX_predict_taken.ENA
dmem_cache_wait => ID_EX_branch_likely.ENA
dmem_cache_wait => ID_EX_branch_cycle.ENA
dmem_cache_wait => ID_EX_multicycle_lh_lb.ENA
dmem_cache_wait => ID_EX_mem_write.ENA
dmem_cache_wait => ID_EX_mem_cycle.ENA
dmem_cache_wait => ID_EX_writeback_addr[0].ENA
dmem_cache_wait => ID_EX_writeback_addr[1].ENA
dmem_cache_wait => ID_EX_writeback_addr[2].ENA
dmem_cache_wait => ID_EX_writeback_addr[3].ENA
dmem_cache_wait => ID_EX_writeback_addr[4].ENA
dmem_cache_wait => ID_EX_mul_compound.ENA
dmem_cache_wait => ID_EX_cancel_next.ENA
dmem_cache_wait => IF_ID_EIP.ENA
dmem_cache_wait => IF_ID_EPC[2].ENA
dmem_cache_wait => IF_ID_EPC[3].ENA
dmem_cache_wait => IF_ID_EPC[4].ENA
dmem_cache_wait => IF_ID_EPC[5].ENA
dmem_cache_wait => IF_ID_EPC[6].ENA
dmem_cache_wait => IF_ID_EPC[7].ENA
dmem_cache_wait => IF_ID_EPC[8].ENA
dmem_cache_wait => IF_ID_EPC[9].ENA
dmem_cache_wait => IF_ID_EPC[10].ENA
dmem_cache_wait => IF_ID_EPC[11].ENA
dmem_cache_wait => IF_ID_EPC[12].ENA
dmem_cache_wait => IF_ID_EPC[13].ENA
dmem_cache_wait => IF_ID_EPC[14].ENA
dmem_cache_wait => IF_ID_EPC[15].ENA
dmem_cache_wait => IF_ID_EPC[16].ENA
dmem_cache_wait => IF_ID_EPC[17].ENA
dmem_cache_wait => IF_ID_EPC[18].ENA
dmem_cache_wait => IF_ID_EPC[19].ENA
dmem_cache_wait => IF_ID_EPC[20].ENA
dmem_cache_wait => IF_ID_EPC[21].ENA
dmem_cache_wait => IF_ID_EPC[22].ENA
dmem_cache_wait => IF_ID_EPC[23].ENA
dmem_cache_wait => IF_ID_EPC[24].ENA
dmem_cache_wait => IF_ID_EPC[25].ENA
dmem_cache_wait => IF_ID_EPC[26].ENA
dmem_cache_wait => IF_ID_EPC[27].ENA
dmem_cache_wait => IF_ID_EPC[28].ENA
dmem_cache_wait => IF_ID_EPC[29].ENA
dmem_cache_wait => IF_ID_EPC[30].ENA
dmem_cache_wait => IF_ID_EPC[31].ENA
dmem_cache_wait => IF_ID_bpredict_index[0].ENA
dmem_cache_wait => IF_ID_bpredict_index[1].ENA
dmem_cache_wait => IF_ID_bpredict_index[2].ENA
dmem_cache_wait => IF_ID_bpredict_index[3].ENA
dmem_cache_wait => IF_ID_bpredict_index[4].ENA
dmem_cache_wait => IF_ID_bpredict_index[5].ENA
dmem_cache_wait => IF_ID_bpredict_index[6].ENA
dmem_cache_wait => IF_ID_bpredict_index[7].ENA
dmem_cache_wait => IF_ID_bpredict_index[8].ENA
dmem_cache_wait => IF_ID_bpredict_index[9].ENA
dmem_cache_wait => IF_ID_bpredict_index[10].ENA
dmem_cache_wait => IF_ID_bpredict_index[11].ENA
dmem_cache_wait => IF_ID_bpredict_index[12].ENA
dmem_cache_wait => IF_ID_PC_4[2].ENA
dmem_cache_wait => IF_ID_PC_4[3].ENA
dmem_cache_wait => IF_ID_PC_4[4].ENA
dmem_cache_wait => IF_ID_PC_4[5].ENA
dmem_cache_wait => IF_ID_PC_4[6].ENA
dmem_cache_wait => IF_ID_PC_4[7].ENA
dmem_cache_wait => IF_ID_PC_4[8].ENA
dmem_cache_wait => IF_ID_PC_4[9].ENA
dmem_cache_wait => IF_ID_PC_4[10].ENA
dmem_cache_wait => IF_ID_PC_4[11].ENA
dmem_cache_wait => IF_ID_PC_4[12].ENA
dmem_cache_wait => IF_ID_PC_4[13].ENA
dmem_cache_wait => IF_ID_PC_4[14].ENA
dmem_cache_wait => IF_ID_PC_4[15].ENA
dmem_cache_wait => IF_ID_PC_4[16].ENA
dmem_cache_wait => IF_ID_PC_4[17].ENA
dmem_cache_wait => IF_ID_PC_4[18].ENA
dmem_cache_wait => IF_ID_PC_4[19].ENA
dmem_cache_wait => IF_ID_PC_4[20].ENA
dmem_cache_wait => IF_ID_PC_4[21].ENA
dmem_cache_wait => IF_ID_PC_4[22].ENA
dmem_cache_wait => IF_ID_PC_4[23].ENA
dmem_cache_wait => IF_ID_PC_4[24].ENA
dmem_cache_wait => IF_ID_PC_4[25].ENA
dmem_cache_wait => IF_ID_PC_4[26].ENA
dmem_cache_wait => IF_ID_PC_4[27].ENA
dmem_cache_wait => IF_ID_PC_4[28].ENA
dmem_cache_wait => IF_ID_PC_4[29].ENA
dmem_cache_wait => IF_ID_PC_4[30].ENA
dmem_cache_wait => IF_ID_PC_4[31].ENA
dmem_cache_wait => IF_ID_instruction[0].ENA
dmem_cache_wait => IF_ID_instruction[1].ENA
dmem_cache_wait => IF_ID_instruction[2].ENA
dmem_cache_wait => IF_ID_instruction[3].ENA
dmem_cache_wait => IF_ID_instruction[4].ENA
dmem_cache_wait => IF_ID_instruction[5].ENA
dmem_cache_wait => IF_ID_instruction[6].ENA
dmem_cache_wait => IF_ID_instruction[7].ENA
dmem_cache_wait => IF_ID_instruction[8].ENA
dmem_cache_wait => IF_ID_instruction[9].ENA
dmem_cache_wait => IF_ID_instruction[10].ENA
dmem_cache_wait => IF_ID_instruction[11].ENA
dmem_cache_wait => IF_ID_instruction[12].ENA
dmem_cache_wait => IF_ID_instruction[13].ENA
dmem_cache_wait => IF_ID_instruction[14].ENA
dmem_cache_wait => IF_ID_instruction[15].ENA
dmem_cache_wait => IF_ID_instruction[16].ENA
dmem_cache_wait => IF_ID_instruction[17].ENA
dmem_cache_wait => IF_ID_instruction[18].ENA
dmem_cache_wait => IF_ID_instruction[19].ENA
dmem_cache_wait => IF_ID_instruction[20].ENA
dmem_cache_wait => IF_ID_instruction[21].ENA
dmem_cache_wait => IF_ID_instruction[22].ENA
dmem_cache_wait => IF_ID_instruction[23].ENA
dmem_cache_wait => IF_ID_instruction[24].ENA
dmem_cache_wait => IF_ID_instruction[25].ENA
dmem_cache_wait => IF_ID_instruction[26].ENA
dmem_cache_wait => IF_ID_instruction[27].ENA
dmem_cache_wait => IF_ID_instruction[28].ENA
dmem_cache_wait => IF_ID_instruction[29].ENA
dmem_cache_wait => IF_ID_instruction[30].ENA
dmem_cache_wait => IF_ID_instruction[31].ENA
dmem_cache_wait => IF_ID_bubble.ENA
dmem_cache_wait => IF_ID_incomplete_branch.ENA
dmem_cache_wait => IF_ID_fetch_in_progress.ENA
dmem_cache_wait => IF_ID_PC[2].ENA
dmem_cache_wait => IF_ID_PC[3].ENA
dmem_cache_wait => IF_ID_PC[4].ENA
dmem_cache_wait => IF_ID_PC[5].ENA
dmem_cache_wait => IF_ID_PC[6].ENA
dmem_cache_wait => IF_ID_PC[7].ENA
dmem_cache_wait => IF_ID_PC[8].ENA
dmem_cache_wait => IF_ID_PC[9].ENA
dmem_cache_wait => IF_ID_PC[10].ENA
dmem_cache_wait => IF_ID_PC[11].ENA
dmem_cache_wait => IF_ID_PC[12].ENA
dmem_cache_wait => IF_ID_PC[13].ENA
dmem_cache_wait => IF_ID_PC[14].ENA
dmem_cache_wait => IF_ID_PC[15].ENA
dmem_cache_wait => IF_ID_PC[16].ENA
dmem_cache_wait => IF_ID_PC[17].ENA
dmem_cache_wait => IF_ID_PC[18].ENA
dmem_cache_wait => IF_ID_PC[19].ENA
dmem_cache_wait => IF_ID_PC[20].ENA
dmem_cache_wait => IF_ID_PC[21].ENA
dmem_cache_wait => IF_ID_PC[22].ENA
dmem_cache_wait => IF_ID_PC[23].ENA
dmem_cache_wait => IF_ID_PC[24].ENA
dmem_cache_wait => IF_ID_PC[25].ENA
dmem_cache_wait => IF_ID_PC[26].ENA
dmem_cache_wait => IF_ID_PC[27].ENA
dmem_cache_wait => IF_ID_PC[28].ENA
dmem_cache_wait => IF_ID_PC[29].ENA
dmem_cache_wait => IF_ID_PC[30].ENA
dmem_cache_wait => IF_ID_PC[31].ENA
dmem_cache_wait => IF_ID_PC_next[2].ENA
dmem_cache_wait => IF_ID_PC_next[3].ENA
dmem_cache_wait => IF_ID_PC_next[4].ENA
dmem_cache_wait => IF_ID_PC_next[5].ENA
dmem_cache_wait => IF_ID_PC_next[6].ENA
dmem_cache_wait => IF_ID_PC_next[7].ENA
dmem_cache_wait => IF_ID_PC_next[8].ENA
dmem_cache_wait => IF_ID_PC_next[9].ENA
dmem_cache_wait => IF_ID_PC_next[10].ENA
dmem_cache_wait => IF_ID_PC_next[11].ENA
dmem_cache_wait => IF_ID_PC_next[12].ENA
dmem_cache_wait => IF_ID_PC_next[13].ENA
dmem_cache_wait => IF_ID_PC_next[14].ENA
dmem_cache_wait => IF_ID_PC_next[15].ENA
dmem_cache_wait => IF_ID_PC_next[16].ENA
dmem_cache_wait => IF_ID_PC_next[17].ENA
dmem_cache_wait => IF_ID_PC_next[18].ENA
dmem_cache_wait => IF_ID_PC_next[19].ENA
dmem_cache_wait => IF_ID_PC_next[20].ENA
dmem_cache_wait => IF_ID_PC_next[21].ENA
dmem_cache_wait => IF_ID_PC_next[22].ENA
dmem_cache_wait => IF_ID_PC_next[23].ENA
dmem_cache_wait => IF_ID_PC_next[24].ENA
dmem_cache_wait => IF_ID_PC_next[25].ENA
dmem_cache_wait => IF_ID_PC_next[26].ENA
dmem_cache_wait => IF_ID_PC_next[27].ENA
dmem_cache_wait => IF_ID_PC_next[28].ENA
dmem_cache_wait => IF_ID_PC_next[29].ENA
dmem_cache_wait => IF_ID_PC_next[30].ENA
dmem_cache_wait => IF_ID_PC_next[31].ENA
dmem_cache_wait => R_reset.ENA
snoop_cycle => ~NO_FANOUT~
snoop_addr[2] => ~NO_FANOUT~
snoop_addr[3] => ~NO_FANOUT~
snoop_addr[4] => ~NO_FANOUT~
snoop_addr[5] => ~NO_FANOUT~
snoop_addr[6] => ~NO_FANOUT~
snoop_addr[7] => ~NO_FANOUT~
snoop_addr[8] => ~NO_FANOUT~
snoop_addr[9] => ~NO_FANOUT~
snoop_addr[10] => ~NO_FANOUT~
snoop_addr[11] => ~NO_FANOUT~
snoop_addr[12] => ~NO_FANOUT~
snoop_addr[13] => ~NO_FANOUT~
snoop_addr[14] => ~NO_FANOUT~
snoop_addr[15] => ~NO_FANOUT~
snoop_addr[16] => ~NO_FANOUT~
snoop_addr[17] => ~NO_FANOUT~
snoop_addr[18] => ~NO_FANOUT~
snoop_addr[19] => ~NO_FANOUT~
snoop_addr[20] => ~NO_FANOUT~
snoop_addr[21] => ~NO_FANOUT~
snoop_addr[22] => ~NO_FANOUT~
snoop_addr[23] => ~NO_FANOUT~
snoop_addr[24] => ~NO_FANOUT~
snoop_addr[25] => ~NO_FANOUT~
snoop_addr[26] => ~NO_FANOUT~
snoop_addr[27] => ~NO_FANOUT~
snoop_addr[28] => ~NO_FANOUT~
snoop_addr[29] => ~NO_FANOUT~
snoop_addr[30] => ~NO_FANOUT~
snoop_addr[31] => ~NO_FANOUT~
flush_i_line <= EX_MEM_flush_i_line.DB_MAX_OUTPUT_PORT_TYPE
flush_d_line <= EX_MEM_flush_d_line.DB_MAX_OUTPUT_PORT_TYPE
intr[0] => R_cop0_intr[2].DATAIN
intr[1] => R_cop0_intr[3].DATAIN
intr[2] => R_cop0_intr[4].DATAIN
intr[3] => R_cop0_intr[5].DATAIN
intr[4] => R_cop0_intr[6].DATAIN
intr[5] => R_cop0_intr.IN1
debug_in_data[0] => ~NO_FANOUT~
debug_in_data[1] => ~NO_FANOUT~
debug_in_data[2] => ~NO_FANOUT~
debug_in_data[3] => ~NO_FANOUT~
debug_in_data[4] => ~NO_FANOUT~
debug_in_data[5] => ~NO_FANOUT~
debug_in_data[6] => ~NO_FANOUT~
debug_in_data[7] => ~NO_FANOUT~
debug_in_strobe => ~NO_FANOUT~
debug_in_busy <= <GND>
debug_out_data[0] <= <GND>
debug_out_data[1] <= <GND>
debug_out_data[2] <= <GND>
debug_out_data[3] <= <GND>
debug_out_data[4] <= <GND>
debug_out_data[5] <= <GND>
debug_out_data[6] <= <GND>
debug_out_data[7] <= <GND>
debug_out_strobe <= <GND>
debug_out_busy => ~NO_FANOUT~
debug_clk_ena <= <VCC>
debug_debug[0] <= R_cop0_config[4].DB_MAX_OUTPUT_PORT_TYPE
debug_debug[1] <= debug_debug[1].DB_MAX_OUTPUT_PORT_TYPE
debug_debug[2] <= debug_debug[2].DB_MAX_OUTPUT_PORT_TYPE
debug_debug[3] <= debug_debug[3].DB_MAX_OUTPUT_PORT_TYPE
debug_debug[4] <= debug_debug[4].DB_MAX_OUTPUT_PORT_TYPE
debug_debug[5] <= debug_debug[5].DB_MAX_OUTPUT_PORT_TYPE
debug_debug[6] <= debug_debug[6].DB_MAX_OUTPUT_PORT_TYPE
debug_debug[7] <= debug_debug[7].DB_MAX_OUTPUT_PORT_TYPE
debug_active <= <GND>


|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|bptrace:\G_bp_scoretable:bptrace
din[0] => bptrace~14.DATAIN
din[0] => bptrace.DATAIN
din[1] => bptrace~13.DATAIN
din[1] => bptrace.DATAIN1
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[0] => bptrace.RADDR
rdaddr[1] => bptrace.RADDR1
rdaddr[2] => bptrace.RADDR2
rdaddr[3] => bptrace.RADDR3
rdaddr[4] => bptrace.RADDR4
rdaddr[5] => bptrace.RADDR5
rdaddr[6] => bptrace.RADDR6
rdaddr[7] => bptrace.RADDR7
rdaddr[8] => bptrace.RADDR8
rdaddr[9] => bptrace.RADDR9
rdaddr[10] => bptrace.RADDR10
rdaddr[11] => bptrace.RADDR11
rdaddr[12] => bptrace.RADDR12
wraddr[0] => bptrace~12.DATAIN
wraddr[0] => bptrace.WADDR
wraddr[1] => bptrace~11.DATAIN
wraddr[1] => bptrace.WADDR1
wraddr[2] => bptrace~10.DATAIN
wraddr[2] => bptrace.WADDR2
wraddr[3] => bptrace~9.DATAIN
wraddr[3] => bptrace.WADDR3
wraddr[4] => bptrace~8.DATAIN
wraddr[4] => bptrace.WADDR4
wraddr[5] => bptrace~7.DATAIN
wraddr[5] => bptrace.WADDR5
wraddr[6] => bptrace~6.DATAIN
wraddr[6] => bptrace.WADDR6
wraddr[7] => bptrace~5.DATAIN
wraddr[7] => bptrace.WADDR7
wraddr[8] => bptrace~4.DATAIN
wraddr[8] => bptrace.WADDR8
wraddr[9] => bptrace~3.DATAIN
wraddr[9] => bptrace.WADDR9
wraddr[10] => bptrace~2.DATAIN
wraddr[10] => bptrace.WADDR10
wraddr[11] => bptrace~1.DATAIN
wraddr[11] => bptrace.WADDR11
wraddr[12] => bptrace~0.DATAIN
wraddr[12] => bptrace.WADDR12
re => dout[0]~reg0.ENA
re => dout[1]~reg0.ENA
we => bptrace~15.DATAIN
we => bptrace.WE
clk => bptrace~15.CLK
clk => bptrace~0.CLK
clk => bptrace~1.CLK
clk => bptrace~2.CLK
clk => bptrace~3.CLK
clk => bptrace~4.CLK
clk => bptrace~5.CLK
clk => bptrace~6.CLK
clk => bptrace~7.CLK
clk => bptrace~8.CLK
clk => bptrace~9.CLK
clk => bptrace~10.CLK
clk => bptrace~11.CLK
clk => bptrace~12.CLK
clk => bptrace~13.CLK
clk => bptrace~14.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => bptrace.CLK0


|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|idecode_mi32:\G_idecode_mi32:idecode
instruction[0] => shift_fn.DATAA
instruction[0] => Equal5.IN11
instruction[0] => Mux2.IN69
instruction[0] => Mux6.IN69
instruction[0] => Mux14.IN69
instruction[0] => Mux15.IN69
instruction[0] => Mux16.IN69
instruction[0] => Mux17.IN36
instruction[0] => Mux18.IN69
instruction[0] => Mux19.IN69
instruction[0] => Mux22.IN69
instruction[0] => Mux23.IN69
instruction[0] => Mux38.IN10
instruction[0] => Mux58.IN69
instruction[0] => Mux74.IN7
instruction[0] => Mux74.IN8
instruction[0] => Mux74.IN9
instruction[0] => Mux74.IN10
instruction[0] => Mux74.IN11
instruction[0] => Mux74.IN12
instruction[0] => Mux74.IN13
instruction[0] => Mux74.IN14
instruction[0] => Mux74.IN15
instruction[0] => Mux74.IN16
instruction[0] => Mux74.IN17
instruction[0] => Mux74.IN18
instruction[0] => Mux74.IN19
instruction[0] => Mux74.IN20
instruction[0] => Mux74.IN21
instruction[0] => Mux74.IN22
instruction[0] => Mux74.IN23
instruction[0] => Mux74.IN24
instruction[0] => Mux74.IN25
instruction[0] => Mux74.IN26
instruction[0] => Mux74.IN27
instruction[0] => Mux74.IN28
instruction[0] => Mux74.IN29
instruction[0] => Mux74.IN30
instruction[0] => Mux74.IN31
instruction[0] => Mux74.IN32
instruction[0] => Mux74.IN33
instruction[0] => Mux74.IN34
instruction[0] => Mux74.IN35
instruction[0] => Mux74.IN36
instruction[0] => Mux74.IN37
instruction[0] => Mux74.IN38
instruction[0] => Mux74.IN39
instruction[0] => Mux74.IN40
instruction[0] => Mux74.IN41
instruction[0] => Mux74.IN42
instruction[0] => Mux74.IN43
instruction[0] => Mux74.IN44
instruction[0] => Mux74.IN45
instruction[0] => Mux74.IN46
instruction[0] => Mux74.IN47
instruction[0] => Mux74.IN48
instruction[0] => Mux74.IN49
instruction[0] => Mux74.IN50
instruction[0] => Mux74.IN51
instruction[0] => Mux74.IN52
instruction[0] => Mux74.IN53
instruction[0] => Mux74.IN54
instruction[0] => Mux74.IN55
instruction[0] => Mux74.IN56
instruction[0] => Mux74.IN57
instruction[0] => Mux74.IN58
instruction[0] => Mux74.IN59
instruction[0] => Mux74.IN60
instruction[0] => Mux74.IN61
instruction[0] => Mux74.IN62
instruction[0] => Mux74.IN63
instruction[0] => Mux74.IN64
instruction[0] => Mux74.IN65
instruction[0] => Mux74.IN66
instruction[0] => Mux74.IN67
instruction[0] => Mux74.IN68
instruction[0] => Mux74.IN69
instruction[0] => branch_offset[2].DATAIN
instruction[1] => shift_fn.DATAA
instruction[1] => Equal5.IN10
instruction[1] => Mux2.IN68
instruction[1] => Mux3.IN36
instruction[1] => Mux5.IN36
instruction[1] => Mux6.IN68
instruction[1] => Mux7.IN36
instruction[1] => Mux8.IN36
instruction[1] => Mux9.IN36
instruction[1] => Mux10.IN36
instruction[1] => Mux11.IN36
instruction[1] => Mux12.IN36
instruction[1] => Mux14.IN68
instruction[1] => Mux15.IN68
instruction[1] => Mux16.IN68
instruction[1] => Mux18.IN68
instruction[1] => Mux19.IN68
instruction[1] => Mux21.IN36
instruction[1] => Mux22.IN68
instruction[1] => Mux23.IN68
instruction[1] => Mux57.IN69
instruction[1] => Mux73.IN7
instruction[1] => Mux73.IN8
instruction[1] => Mux73.IN9
instruction[1] => Mux73.IN10
instruction[1] => Mux73.IN11
instruction[1] => Mux73.IN12
instruction[1] => Mux73.IN13
instruction[1] => Mux73.IN14
instruction[1] => Mux73.IN15
instruction[1] => Mux73.IN16
instruction[1] => Mux73.IN17
instruction[1] => Mux73.IN18
instruction[1] => Mux73.IN19
instruction[1] => Mux73.IN20
instruction[1] => Mux73.IN21
instruction[1] => Mux73.IN22
instruction[1] => Mux73.IN23
instruction[1] => Mux73.IN24
instruction[1] => Mux73.IN25
instruction[1] => Mux73.IN26
instruction[1] => Mux73.IN27
instruction[1] => Mux73.IN28
instruction[1] => Mux73.IN29
instruction[1] => Mux73.IN30
instruction[1] => Mux73.IN31
instruction[1] => Mux73.IN32
instruction[1] => Mux73.IN33
instruction[1] => Mux73.IN34
instruction[1] => Mux73.IN35
instruction[1] => Mux73.IN36
instruction[1] => Mux73.IN37
instruction[1] => Mux73.IN38
instruction[1] => Mux73.IN39
instruction[1] => Mux73.IN40
instruction[1] => Mux73.IN41
instruction[1] => Mux73.IN42
instruction[1] => Mux73.IN43
instruction[1] => Mux73.IN44
instruction[1] => Mux73.IN45
instruction[1] => Mux73.IN46
instruction[1] => Mux73.IN47
instruction[1] => Mux73.IN48
instruction[1] => Mux73.IN49
instruction[1] => Mux73.IN50
instruction[1] => Mux73.IN51
instruction[1] => Mux73.IN52
instruction[1] => Mux73.IN53
instruction[1] => Mux73.IN54
instruction[1] => Mux73.IN55
instruction[1] => Mux73.IN56
instruction[1] => Mux73.IN57
instruction[1] => Mux73.IN58
instruction[1] => Mux73.IN59
instruction[1] => Mux73.IN60
instruction[1] => Mux73.IN61
instruction[1] => Mux73.IN62
instruction[1] => Mux73.IN63
instruction[1] => Mux73.IN64
instruction[1] => Mux73.IN65
instruction[1] => Mux73.IN66
instruction[1] => Mux73.IN67
instruction[1] => Mux73.IN68
instruction[1] => Mux73.IN69
instruction[1] => branch_offset[3].DATAIN
instruction[2] => Equal5.IN9
instruction[2] => Mux2.IN67
instruction[2] => Mux3.IN35
instruction[2] => Mux5.IN35
instruction[2] => Mux6.IN67
instruction[2] => Mux7.IN35
instruction[2] => Mux8.IN35
instruction[2] => Mux9.IN35
instruction[2] => Mux10.IN35
instruction[2] => Mux11.IN35
instruction[2] => Mux12.IN35
instruction[2] => Mux13.IN19
instruction[2] => Mux14.IN67
instruction[2] => Mux15.IN67
instruction[2] => Mux16.IN67
instruction[2] => Mux17.IN35
instruction[2] => Mux18.IN67
instruction[2] => Mux19.IN67
instruction[2] => Mux20.IN19
instruction[2] => Mux21.IN35
instruction[2] => Mux22.IN67
instruction[2] => Mux23.IN67
instruction[2] => Mux56.IN69
instruction[2] => Mux72.IN7
instruction[2] => Mux72.IN8
instruction[2] => Mux72.IN9
instruction[2] => Mux72.IN10
instruction[2] => Mux72.IN11
instruction[2] => Mux72.IN12
instruction[2] => Mux72.IN13
instruction[2] => Mux72.IN14
instruction[2] => Mux72.IN15
instruction[2] => Mux72.IN16
instruction[2] => Mux72.IN17
instruction[2] => Mux72.IN18
instruction[2] => Mux72.IN19
instruction[2] => Mux72.IN20
instruction[2] => Mux72.IN21
instruction[2] => Mux72.IN22
instruction[2] => Mux72.IN23
instruction[2] => Mux72.IN24
instruction[2] => Mux72.IN25
instruction[2] => Mux72.IN26
instruction[2] => Mux72.IN27
instruction[2] => Mux72.IN28
instruction[2] => Mux72.IN29
instruction[2] => Mux72.IN30
instruction[2] => Mux72.IN31
instruction[2] => Mux72.IN32
instruction[2] => Mux72.IN33
instruction[2] => Mux72.IN34
instruction[2] => Mux72.IN35
instruction[2] => Mux72.IN36
instruction[2] => Mux72.IN37
instruction[2] => Mux72.IN38
instruction[2] => Mux72.IN39
instruction[2] => Mux72.IN40
instruction[2] => Mux72.IN41
instruction[2] => Mux72.IN42
instruction[2] => Mux72.IN43
instruction[2] => Mux72.IN44
instruction[2] => Mux72.IN45
instruction[2] => Mux72.IN46
instruction[2] => Mux72.IN47
instruction[2] => Mux72.IN48
instruction[2] => Mux72.IN49
instruction[2] => Mux72.IN50
instruction[2] => Mux72.IN51
instruction[2] => Mux72.IN52
instruction[2] => Mux72.IN53
instruction[2] => Mux72.IN54
instruction[2] => Mux72.IN55
instruction[2] => Mux72.IN56
instruction[2] => Mux72.IN57
instruction[2] => Mux72.IN58
instruction[2] => Mux72.IN59
instruction[2] => Mux72.IN60
instruction[2] => Mux72.IN61
instruction[2] => Mux72.IN62
instruction[2] => Mux72.IN63
instruction[2] => Mux72.IN64
instruction[2] => Mux72.IN65
instruction[2] => Mux72.IN66
instruction[2] => Mux72.IN67
instruction[2] => Mux72.IN68
instruction[2] => Mux72.IN69
instruction[2] => shift_variable.DATAIN
instruction[2] => branch_offset[4].DATAIN
instruction[3] => Equal5.IN8
instruction[3] => Mux2.IN66
instruction[3] => Mux3.IN34
instruction[3] => Mux4.IN10
instruction[3] => Mux5.IN34
instruction[3] => Mux6.IN66
instruction[3] => Mux7.IN34
instruction[3] => Mux8.IN34
instruction[3] => Mux9.IN34
instruction[3] => Mux10.IN34
instruction[3] => Mux11.IN34
instruction[3] => Mux12.IN34
instruction[3] => Mux13.IN18
instruction[3] => Mux14.IN66
instruction[3] => Mux15.IN66
instruction[3] => Mux16.IN66
instruction[3] => Mux17.IN34
instruction[3] => Mux18.IN66
instruction[3] => Mux19.IN66
instruction[3] => Mux20.IN18
instruction[3] => Mux21.IN34
instruction[3] => Mux22.IN66
instruction[3] => Mux23.IN66
instruction[3] => Mux55.IN69
instruction[3] => Mux71.IN7
instruction[3] => Mux71.IN8
instruction[3] => Mux71.IN9
instruction[3] => Mux71.IN10
instruction[3] => Mux71.IN11
instruction[3] => Mux71.IN12
instruction[3] => Mux71.IN13
instruction[3] => Mux71.IN14
instruction[3] => Mux71.IN15
instruction[3] => Mux71.IN16
instruction[3] => Mux71.IN17
instruction[3] => Mux71.IN18
instruction[3] => Mux71.IN19
instruction[3] => Mux71.IN20
instruction[3] => Mux71.IN21
instruction[3] => Mux71.IN22
instruction[3] => Mux71.IN23
instruction[3] => Mux71.IN24
instruction[3] => Mux71.IN25
instruction[3] => Mux71.IN26
instruction[3] => Mux71.IN27
instruction[3] => Mux71.IN28
instruction[3] => Mux71.IN29
instruction[3] => Mux71.IN30
instruction[3] => Mux71.IN31
instruction[3] => Mux71.IN32
instruction[3] => Mux71.IN33
instruction[3] => Mux71.IN34
instruction[3] => Mux71.IN35
instruction[3] => Mux71.IN36
instruction[3] => Mux71.IN37
instruction[3] => Mux71.IN38
instruction[3] => Mux71.IN39
instruction[3] => Mux71.IN40
instruction[3] => Mux71.IN41
instruction[3] => Mux71.IN42
instruction[3] => Mux71.IN43
instruction[3] => Mux71.IN44
instruction[3] => Mux71.IN45
instruction[3] => Mux71.IN46
instruction[3] => Mux71.IN47
instruction[3] => Mux71.IN48
instruction[3] => Mux71.IN49
instruction[3] => Mux71.IN50
instruction[3] => Mux71.IN51
instruction[3] => Mux71.IN52
instruction[3] => Mux71.IN53
instruction[3] => Mux71.IN54
instruction[3] => Mux71.IN55
instruction[3] => Mux71.IN56
instruction[3] => Mux71.IN57
instruction[3] => Mux71.IN58
instruction[3] => Mux71.IN59
instruction[3] => Mux71.IN60
instruction[3] => Mux71.IN61
instruction[3] => Mux71.IN62
instruction[3] => Mux71.IN63
instruction[3] => Mux71.IN64
instruction[3] => Mux71.IN65
instruction[3] => Mux71.IN66
instruction[3] => Mux71.IN67
instruction[3] => Mux71.IN68
instruction[3] => Mux71.IN69
instruction[3] => branch_offset[5].DATAIN
instruction[4] => Equal5.IN7
instruction[4] => Mux2.IN65
instruction[4] => Mux3.IN33
instruction[4] => Mux4.IN9
instruction[4] => Mux5.IN33
instruction[4] => Mux6.IN65
instruction[4] => Mux7.IN33
instruction[4] => Mux8.IN33
instruction[4] => Mux9.IN33
instruction[4] => Mux10.IN33
instruction[4] => Mux11.IN33
instruction[4] => Mux12.IN33
instruction[4] => Mux13.IN17
instruction[4] => Mux14.IN65
instruction[4] => Mux15.IN65
instruction[4] => Mux16.IN65
instruction[4] => Mux17.IN33
instruction[4] => Mux18.IN65
instruction[4] => Mux19.IN65
instruction[4] => Mux20.IN17
instruction[4] => Mux21.IN33
instruction[4] => Mux22.IN65
instruction[4] => Mux23.IN65
instruction[4] => Mux54.IN69
instruction[4] => Mux70.IN7
instruction[4] => Mux70.IN8
instruction[4] => Mux70.IN9
instruction[4] => Mux70.IN10
instruction[4] => Mux70.IN11
instruction[4] => Mux70.IN12
instruction[4] => Mux70.IN13
instruction[4] => Mux70.IN14
instruction[4] => Mux70.IN15
instruction[4] => Mux70.IN16
instruction[4] => Mux70.IN17
instruction[4] => Mux70.IN18
instruction[4] => Mux70.IN19
instruction[4] => Mux70.IN20
instruction[4] => Mux70.IN21
instruction[4] => Mux70.IN22
instruction[4] => Mux70.IN23
instruction[4] => Mux70.IN24
instruction[4] => Mux70.IN25
instruction[4] => Mux70.IN26
instruction[4] => Mux70.IN27
instruction[4] => Mux70.IN28
instruction[4] => Mux70.IN29
instruction[4] => Mux70.IN30
instruction[4] => Mux70.IN31
instruction[4] => Mux70.IN32
instruction[4] => Mux70.IN33
instruction[4] => Mux70.IN34
instruction[4] => Mux70.IN35
instruction[4] => Mux70.IN36
instruction[4] => Mux70.IN37
instruction[4] => Mux70.IN38
instruction[4] => Mux70.IN39
instruction[4] => Mux70.IN40
instruction[4] => Mux70.IN41
instruction[4] => Mux70.IN42
instruction[4] => Mux70.IN43
instruction[4] => Mux70.IN44
instruction[4] => Mux70.IN45
instruction[4] => Mux70.IN46
instruction[4] => Mux70.IN47
instruction[4] => Mux70.IN48
instruction[4] => Mux70.IN49
instruction[4] => Mux70.IN50
instruction[4] => Mux70.IN51
instruction[4] => Mux70.IN52
instruction[4] => Mux70.IN53
instruction[4] => Mux70.IN54
instruction[4] => Mux70.IN55
instruction[4] => Mux70.IN56
instruction[4] => Mux70.IN57
instruction[4] => Mux70.IN58
instruction[4] => Mux70.IN59
instruction[4] => Mux70.IN60
instruction[4] => Mux70.IN61
instruction[4] => Mux70.IN62
instruction[4] => Mux70.IN63
instruction[4] => Mux70.IN64
instruction[4] => Mux70.IN65
instruction[4] => Mux70.IN66
instruction[4] => Mux70.IN67
instruction[4] => Mux70.IN68
instruction[4] => Mux70.IN69
instruction[4] => branch_offset[6].DATAIN
instruction[5] => ei.DATAB
instruction[5] => Equal5.IN6
instruction[5] => Mux2.IN64
instruction[5] => Mux3.IN32
instruction[5] => Mux4.IN8
instruction[5] => Mux5.IN32
instruction[5] => Mux6.IN64
instruction[5] => Mux7.IN32
instruction[5] => Mux8.IN32
instruction[5] => Mux9.IN32
instruction[5] => Mux10.IN32
instruction[5] => Mux11.IN32
instruction[5] => Mux12.IN32
instruction[5] => Mux13.IN16
instruction[5] => Mux14.IN64
instruction[5] => Mux15.IN64
instruction[5] => Mux16.IN64
instruction[5] => Mux17.IN32
instruction[5] => Mux18.IN64
instruction[5] => Mux19.IN64
instruction[5] => Mux20.IN16
instruction[5] => Mux21.IN32
instruction[5] => Mux22.IN64
instruction[5] => Mux23.IN64
instruction[5] => Mux53.IN69
instruction[5] => Mux69.IN7
instruction[5] => Mux69.IN8
instruction[5] => Mux69.IN9
instruction[5] => Mux69.IN10
instruction[5] => Mux69.IN11
instruction[5] => Mux69.IN12
instruction[5] => Mux69.IN13
instruction[5] => Mux69.IN14
instruction[5] => Mux69.IN15
instruction[5] => Mux69.IN16
instruction[5] => Mux69.IN17
instruction[5] => Mux69.IN18
instruction[5] => Mux69.IN19
instruction[5] => Mux69.IN20
instruction[5] => Mux69.IN21
instruction[5] => Mux69.IN22
instruction[5] => Mux69.IN23
instruction[5] => Mux69.IN24
instruction[5] => Mux69.IN25
instruction[5] => Mux69.IN26
instruction[5] => Mux69.IN27
instruction[5] => Mux69.IN28
instruction[5] => Mux69.IN29
instruction[5] => Mux69.IN30
instruction[5] => Mux69.IN31
instruction[5] => Mux69.IN32
instruction[5] => Mux69.IN33
instruction[5] => Mux69.IN34
instruction[5] => Mux69.IN35
instruction[5] => Mux69.IN36
instruction[5] => Mux69.IN37
instruction[5] => Mux69.IN38
instruction[5] => Mux69.IN39
instruction[5] => Mux69.IN40
instruction[5] => Mux69.IN41
instruction[5] => Mux69.IN42
instruction[5] => Mux69.IN43
instruction[5] => Mux69.IN44
instruction[5] => Mux69.IN45
instruction[5] => Mux69.IN46
instruction[5] => Mux69.IN47
instruction[5] => Mux69.IN48
instruction[5] => Mux69.IN49
instruction[5] => Mux69.IN50
instruction[5] => Mux69.IN51
instruction[5] => Mux69.IN52
instruction[5] => Mux69.IN53
instruction[5] => Mux69.IN54
instruction[5] => Mux69.IN55
instruction[5] => Mux69.IN56
instruction[5] => Mux69.IN57
instruction[5] => Mux69.IN58
instruction[5] => Mux69.IN59
instruction[5] => Mux69.IN60
instruction[5] => Mux69.IN61
instruction[5] => Mux69.IN62
instruction[5] => Mux69.IN63
instruction[5] => Mux69.IN64
instruction[5] => Mux69.IN65
instruction[5] => Mux69.IN66
instruction[5] => Mux69.IN67
instruction[5] => Mux69.IN68
instruction[5] => Mux69.IN69
instruction[5] => branch_offset[7].DATAIN
instruction[5] => di.DATAB
instruction[6] => Mux52.IN69
instruction[6] => Mux68.IN7
instruction[6] => Mux68.IN8
instruction[6] => Mux68.IN9
instruction[6] => Mux68.IN10
instruction[6] => Mux68.IN11
instruction[6] => Mux68.IN12
instruction[6] => Mux68.IN13
instruction[6] => Mux68.IN14
instruction[6] => Mux68.IN15
instruction[6] => Mux68.IN16
instruction[6] => Mux68.IN17
instruction[6] => Mux68.IN18
instruction[6] => Mux68.IN19
instruction[6] => Mux68.IN20
instruction[6] => Mux68.IN21
instruction[6] => Mux68.IN22
instruction[6] => Mux68.IN23
instruction[6] => Mux68.IN24
instruction[6] => Mux68.IN25
instruction[6] => Mux68.IN26
instruction[6] => Mux68.IN27
instruction[6] => Mux68.IN28
instruction[6] => Mux68.IN29
instruction[6] => Mux68.IN30
instruction[6] => Mux68.IN31
instruction[6] => Mux68.IN32
instruction[6] => Mux68.IN33
instruction[6] => Mux68.IN34
instruction[6] => Mux68.IN35
instruction[6] => Mux68.IN36
instruction[6] => Mux68.IN37
instruction[6] => Mux68.IN38
instruction[6] => Mux68.IN39
instruction[6] => Mux68.IN40
instruction[6] => Mux68.IN41
instruction[6] => Mux68.IN42
instruction[6] => Mux68.IN43
instruction[6] => Mux68.IN44
instruction[6] => Mux68.IN45
instruction[6] => Mux68.IN46
instruction[6] => Mux68.IN47
instruction[6] => Mux68.IN48
instruction[6] => Mux68.IN49
instruction[6] => Mux68.IN50
instruction[6] => Mux68.IN51
instruction[6] => Mux68.IN52
instruction[6] => Mux68.IN53
instruction[6] => Mux68.IN54
instruction[6] => Mux68.IN55
instruction[6] => Mux68.IN56
instruction[6] => Mux68.IN57
instruction[6] => Mux68.IN58
instruction[6] => Mux68.IN59
instruction[6] => Mux68.IN60
instruction[6] => Mux68.IN61
instruction[6] => Mux68.IN62
instruction[6] => Mux68.IN63
instruction[6] => Mux68.IN64
instruction[6] => Mux68.IN65
instruction[6] => Mux68.IN66
instruction[6] => Mux68.IN67
instruction[6] => Mux68.IN68
instruction[6] => Mux68.IN69
instruction[6] => shift_amount[0].DATAIN
instruction[6] => branch_offset[8].DATAIN
instruction[7] => Mux51.IN69
instruction[7] => Mux67.IN7
instruction[7] => Mux67.IN8
instruction[7] => Mux67.IN9
instruction[7] => Mux67.IN10
instruction[7] => Mux67.IN11
instruction[7] => Mux67.IN12
instruction[7] => Mux67.IN13
instruction[7] => Mux67.IN14
instruction[7] => Mux67.IN15
instruction[7] => Mux67.IN16
instruction[7] => Mux67.IN17
instruction[7] => Mux67.IN18
instruction[7] => Mux67.IN19
instruction[7] => Mux67.IN20
instruction[7] => Mux67.IN21
instruction[7] => Mux67.IN22
instruction[7] => Mux67.IN23
instruction[7] => Mux67.IN24
instruction[7] => Mux67.IN25
instruction[7] => Mux67.IN26
instruction[7] => Mux67.IN27
instruction[7] => Mux67.IN28
instruction[7] => Mux67.IN29
instruction[7] => Mux67.IN30
instruction[7] => Mux67.IN31
instruction[7] => Mux67.IN32
instruction[7] => Mux67.IN33
instruction[7] => Mux67.IN34
instruction[7] => Mux67.IN35
instruction[7] => Mux67.IN36
instruction[7] => Mux67.IN37
instruction[7] => Mux67.IN38
instruction[7] => Mux67.IN39
instruction[7] => Mux67.IN40
instruction[7] => Mux67.IN41
instruction[7] => Mux67.IN42
instruction[7] => Mux67.IN43
instruction[7] => Mux67.IN44
instruction[7] => Mux67.IN45
instruction[7] => Mux67.IN46
instruction[7] => Mux67.IN47
instruction[7] => Mux67.IN48
instruction[7] => Mux67.IN49
instruction[7] => Mux67.IN50
instruction[7] => Mux67.IN51
instruction[7] => Mux67.IN52
instruction[7] => Mux67.IN53
instruction[7] => Mux67.IN54
instruction[7] => Mux67.IN55
instruction[7] => Mux67.IN56
instruction[7] => Mux67.IN57
instruction[7] => Mux67.IN58
instruction[7] => Mux67.IN59
instruction[7] => Mux67.IN60
instruction[7] => Mux67.IN61
instruction[7] => Mux67.IN62
instruction[7] => Mux67.IN63
instruction[7] => Mux67.IN64
instruction[7] => Mux67.IN65
instruction[7] => Mux67.IN66
instruction[7] => Mux67.IN67
instruction[7] => Mux67.IN68
instruction[7] => Mux67.IN69
instruction[7] => shift_amount[1].DATAIN
instruction[7] => branch_offset[9].DATAIN
instruction[8] => Mux50.IN69
instruction[8] => Mux66.IN7
instruction[8] => Mux66.IN8
instruction[8] => Mux66.IN9
instruction[8] => Mux66.IN10
instruction[8] => Mux66.IN11
instruction[8] => Mux66.IN12
instruction[8] => Mux66.IN13
instruction[8] => Mux66.IN14
instruction[8] => Mux66.IN15
instruction[8] => Mux66.IN16
instruction[8] => Mux66.IN17
instruction[8] => Mux66.IN18
instruction[8] => Mux66.IN19
instruction[8] => Mux66.IN20
instruction[8] => Mux66.IN21
instruction[8] => Mux66.IN22
instruction[8] => Mux66.IN23
instruction[8] => Mux66.IN24
instruction[8] => Mux66.IN25
instruction[8] => Mux66.IN26
instruction[8] => Mux66.IN27
instruction[8] => Mux66.IN28
instruction[8] => Mux66.IN29
instruction[8] => Mux66.IN30
instruction[8] => Mux66.IN31
instruction[8] => Mux66.IN32
instruction[8] => Mux66.IN33
instruction[8] => Mux66.IN34
instruction[8] => Mux66.IN35
instruction[8] => Mux66.IN36
instruction[8] => Mux66.IN37
instruction[8] => Mux66.IN38
instruction[8] => Mux66.IN39
instruction[8] => Mux66.IN40
instruction[8] => Mux66.IN41
instruction[8] => Mux66.IN42
instruction[8] => Mux66.IN43
instruction[8] => Mux66.IN44
instruction[8] => Mux66.IN45
instruction[8] => Mux66.IN46
instruction[8] => Mux66.IN47
instruction[8] => Mux66.IN48
instruction[8] => Mux66.IN49
instruction[8] => Mux66.IN50
instruction[8] => Mux66.IN51
instruction[8] => Mux66.IN52
instruction[8] => Mux66.IN53
instruction[8] => Mux66.IN54
instruction[8] => Mux66.IN55
instruction[8] => Mux66.IN56
instruction[8] => Mux66.IN57
instruction[8] => Mux66.IN58
instruction[8] => Mux66.IN59
instruction[8] => Mux66.IN60
instruction[8] => Mux66.IN61
instruction[8] => Mux66.IN62
instruction[8] => Mux66.IN63
instruction[8] => Mux66.IN64
instruction[8] => Mux66.IN65
instruction[8] => Mux66.IN66
instruction[8] => Mux66.IN67
instruction[8] => Mux66.IN68
instruction[8] => Mux66.IN69
instruction[8] => shift_amount[2].DATAIN
instruction[8] => branch_offset[10].DATAIN
instruction[9] => Mux49.IN69
instruction[9] => Mux65.IN7
instruction[9] => Mux65.IN8
instruction[9] => Mux65.IN9
instruction[9] => Mux65.IN10
instruction[9] => Mux65.IN11
instruction[9] => Mux65.IN12
instruction[9] => Mux65.IN13
instruction[9] => Mux65.IN14
instruction[9] => Mux65.IN15
instruction[9] => Mux65.IN16
instruction[9] => Mux65.IN17
instruction[9] => Mux65.IN18
instruction[9] => Mux65.IN19
instruction[9] => Mux65.IN20
instruction[9] => Mux65.IN21
instruction[9] => Mux65.IN22
instruction[9] => Mux65.IN23
instruction[9] => Mux65.IN24
instruction[9] => Mux65.IN25
instruction[9] => Mux65.IN26
instruction[9] => Mux65.IN27
instruction[9] => Mux65.IN28
instruction[9] => Mux65.IN29
instruction[9] => Mux65.IN30
instruction[9] => Mux65.IN31
instruction[9] => Mux65.IN32
instruction[9] => Mux65.IN33
instruction[9] => Mux65.IN34
instruction[9] => Mux65.IN35
instruction[9] => Mux65.IN36
instruction[9] => Mux65.IN37
instruction[9] => Mux65.IN38
instruction[9] => Mux65.IN39
instruction[9] => Mux65.IN40
instruction[9] => Mux65.IN41
instruction[9] => Mux65.IN42
instruction[9] => Mux65.IN43
instruction[9] => Mux65.IN44
instruction[9] => Mux65.IN45
instruction[9] => Mux65.IN46
instruction[9] => Mux65.IN47
instruction[9] => Mux65.IN48
instruction[9] => Mux65.IN49
instruction[9] => Mux65.IN50
instruction[9] => Mux65.IN51
instruction[9] => Mux65.IN52
instruction[9] => Mux65.IN53
instruction[9] => Mux65.IN54
instruction[9] => Mux65.IN55
instruction[9] => Mux65.IN56
instruction[9] => Mux65.IN57
instruction[9] => Mux65.IN58
instruction[9] => Mux65.IN59
instruction[9] => Mux65.IN60
instruction[9] => Mux65.IN61
instruction[9] => Mux65.IN62
instruction[9] => Mux65.IN63
instruction[9] => Mux65.IN64
instruction[9] => Mux65.IN65
instruction[9] => Mux65.IN66
instruction[9] => Mux65.IN67
instruction[9] => Mux65.IN68
instruction[9] => Mux65.IN69
instruction[9] => shift_amount[3].DATAIN
instruction[9] => branch_offset[11].DATAIN
instruction[9] => seb_seh_select.DATAIN
instruction[10] => Mux48.IN69
instruction[10] => Mux64.IN7
instruction[10] => Mux64.IN8
instruction[10] => Mux64.IN9
instruction[10] => Mux64.IN10
instruction[10] => Mux64.IN11
instruction[10] => Mux64.IN12
instruction[10] => Mux64.IN13
instruction[10] => Mux64.IN14
instruction[10] => Mux64.IN15
instruction[10] => Mux64.IN16
instruction[10] => Mux64.IN17
instruction[10] => Mux64.IN18
instruction[10] => Mux64.IN19
instruction[10] => Mux64.IN20
instruction[10] => Mux64.IN21
instruction[10] => Mux64.IN22
instruction[10] => Mux64.IN23
instruction[10] => Mux64.IN24
instruction[10] => Mux64.IN25
instruction[10] => Mux64.IN26
instruction[10] => Mux64.IN27
instruction[10] => Mux64.IN28
instruction[10] => Mux64.IN29
instruction[10] => Mux64.IN30
instruction[10] => Mux64.IN31
instruction[10] => Mux64.IN32
instruction[10] => Mux64.IN33
instruction[10] => Mux64.IN34
instruction[10] => Mux64.IN35
instruction[10] => Mux64.IN36
instruction[10] => Mux64.IN37
instruction[10] => Mux64.IN38
instruction[10] => Mux64.IN39
instruction[10] => Mux64.IN40
instruction[10] => Mux64.IN41
instruction[10] => Mux64.IN42
instruction[10] => Mux64.IN43
instruction[10] => Mux64.IN44
instruction[10] => Mux64.IN45
instruction[10] => Mux64.IN46
instruction[10] => Mux64.IN47
instruction[10] => Mux64.IN48
instruction[10] => Mux64.IN49
instruction[10] => Mux64.IN50
instruction[10] => Mux64.IN51
instruction[10] => Mux64.IN52
instruction[10] => Mux64.IN53
instruction[10] => Mux64.IN54
instruction[10] => Mux64.IN55
instruction[10] => Mux64.IN56
instruction[10] => Mux64.IN57
instruction[10] => Mux64.IN58
instruction[10] => Mux64.IN59
instruction[10] => Mux64.IN60
instruction[10] => Mux64.IN61
instruction[10] => Mux64.IN62
instruction[10] => Mux64.IN63
instruction[10] => Mux64.IN64
instruction[10] => Mux64.IN65
instruction[10] => Mux64.IN66
instruction[10] => Mux64.IN67
instruction[10] => Mux64.IN68
instruction[10] => Mux64.IN69
instruction[10] => shift_amount[4].DATAIN
instruction[10] => branch_offset[12].DATAIN
instruction[11] => Mux12.IN1
instruction[11] => Mux12.IN2
instruction[11] => Mux12.IN3
instruction[11] => Mux12.IN4
instruction[11] => Mux12.IN5
instruction[11] => Mux12.IN6
instruction[11] => Mux12.IN7
instruction[11] => Mux12.IN8
instruction[11] => Mux12.IN9
instruction[11] => Mux12.IN10
instruction[11] => Mux12.IN11
instruction[11] => Mux12.IN12
instruction[11] => Mux12.IN13
instruction[11] => Mux12.IN14
instruction[11] => Mux12.IN15
instruction[11] => Mux12.IN16
instruction[11] => Mux12.IN17
instruction[11] => Mux12.IN18
instruction[11] => Mux12.IN19
instruction[11] => Mux12.IN20
instruction[11] => Mux12.IN21
instruction[11] => Mux12.IN22
instruction[11] => Mux12.IN23
instruction[11] => Mux12.IN24
instruction[11] => Mux12.IN25
instruction[11] => Mux12.IN26
instruction[11] => Mux12.IN27
instruction[11] => Mux12.IN28
instruction[11] => Mux12.IN29
instruction[11] => Mux12.IN30
instruction[11] => Mux12.IN31
instruction[11] => Mux29.IN69
instruction[11] => Mux47.IN69
instruction[11] => Mux63.IN7
instruction[11] => Mux63.IN8
instruction[11] => Mux63.IN9
instruction[11] => Mux63.IN10
instruction[11] => Mux63.IN11
instruction[11] => Mux63.IN12
instruction[11] => Mux63.IN13
instruction[11] => Mux63.IN14
instruction[11] => Mux63.IN15
instruction[11] => Mux63.IN16
instruction[11] => Mux63.IN17
instruction[11] => Mux63.IN18
instruction[11] => Mux63.IN19
instruction[11] => Mux63.IN20
instruction[11] => Mux63.IN21
instruction[11] => Mux63.IN22
instruction[11] => Mux63.IN23
instruction[11] => Mux63.IN24
instruction[11] => Mux63.IN25
instruction[11] => Mux63.IN26
instruction[11] => Mux63.IN27
instruction[11] => Mux63.IN28
instruction[11] => Mux63.IN29
instruction[11] => Mux63.IN30
instruction[11] => Mux63.IN31
instruction[11] => Mux63.IN32
instruction[11] => Mux63.IN33
instruction[11] => Mux63.IN34
instruction[11] => Mux63.IN35
instruction[11] => Mux63.IN36
instruction[11] => Mux63.IN37
instruction[11] => Mux63.IN38
instruction[11] => Mux63.IN39
instruction[11] => Mux63.IN40
instruction[11] => Mux63.IN41
instruction[11] => Mux63.IN42
instruction[11] => Mux63.IN43
instruction[11] => Mux63.IN44
instruction[11] => Mux63.IN45
instruction[11] => Mux63.IN46
instruction[11] => Mux63.IN47
instruction[11] => Mux63.IN48
instruction[11] => Mux63.IN49
instruction[11] => Mux63.IN50
instruction[11] => Mux63.IN51
instruction[11] => Mux63.IN52
instruction[11] => Mux63.IN53
instruction[11] => Mux63.IN54
instruction[11] => Mux63.IN55
instruction[11] => Mux63.IN56
instruction[11] => Mux63.IN57
instruction[11] => Mux63.IN58
instruction[11] => Mux63.IN59
instruction[11] => Mux63.IN60
instruction[11] => Mux63.IN61
instruction[11] => Mux63.IN62
instruction[11] => Mux63.IN63
instruction[11] => Mux63.IN64
instruction[11] => Mux63.IN65
instruction[11] => Mux63.IN66
instruction[11] => Mux63.IN67
instruction[11] => Mux63.IN68
instruction[11] => Mux63.IN69
instruction[11] => branch_offset[13].DATAIN
instruction[12] => Mux11.IN1
instruction[12] => Mux11.IN2
instruction[12] => Mux11.IN3
instruction[12] => Mux11.IN4
instruction[12] => Mux11.IN5
instruction[12] => Mux11.IN6
instruction[12] => Mux11.IN7
instruction[12] => Mux11.IN8
instruction[12] => Mux11.IN9
instruction[12] => Mux11.IN10
instruction[12] => Mux11.IN11
instruction[12] => Mux11.IN12
instruction[12] => Mux11.IN13
instruction[12] => Mux11.IN14
instruction[12] => Mux11.IN15
instruction[12] => Mux11.IN16
instruction[12] => Mux11.IN17
instruction[12] => Mux11.IN18
instruction[12] => Mux11.IN19
instruction[12] => Mux11.IN20
instruction[12] => Mux11.IN21
instruction[12] => Mux11.IN22
instruction[12] => Mux11.IN23
instruction[12] => Mux11.IN24
instruction[12] => Mux11.IN25
instruction[12] => Mux11.IN26
instruction[12] => Mux11.IN27
instruction[12] => Mux11.IN28
instruction[12] => Mux11.IN29
instruction[12] => Mux11.IN30
instruction[12] => Mux11.IN31
instruction[12] => Mux28.IN69
instruction[12] => Mux46.IN69
instruction[12] => Mux62.IN7
instruction[12] => Mux62.IN8
instruction[12] => Mux62.IN9
instruction[12] => Mux62.IN10
instruction[12] => Mux62.IN11
instruction[12] => Mux62.IN12
instruction[12] => Mux62.IN13
instruction[12] => Mux62.IN14
instruction[12] => Mux62.IN15
instruction[12] => Mux62.IN16
instruction[12] => Mux62.IN17
instruction[12] => Mux62.IN18
instruction[12] => Mux62.IN19
instruction[12] => Mux62.IN20
instruction[12] => Mux62.IN21
instruction[12] => Mux62.IN22
instruction[12] => Mux62.IN23
instruction[12] => Mux62.IN24
instruction[12] => Mux62.IN25
instruction[12] => Mux62.IN26
instruction[12] => Mux62.IN27
instruction[12] => Mux62.IN28
instruction[12] => Mux62.IN29
instruction[12] => Mux62.IN30
instruction[12] => Mux62.IN31
instruction[12] => Mux62.IN32
instruction[12] => Mux62.IN33
instruction[12] => Mux62.IN34
instruction[12] => Mux62.IN35
instruction[12] => Mux62.IN36
instruction[12] => Mux62.IN37
instruction[12] => Mux62.IN38
instruction[12] => Mux62.IN39
instruction[12] => Mux62.IN40
instruction[12] => Mux62.IN41
instruction[12] => Mux62.IN42
instruction[12] => Mux62.IN43
instruction[12] => Mux62.IN44
instruction[12] => Mux62.IN45
instruction[12] => Mux62.IN46
instruction[12] => Mux62.IN47
instruction[12] => Mux62.IN48
instruction[12] => Mux62.IN49
instruction[12] => Mux62.IN50
instruction[12] => Mux62.IN51
instruction[12] => Mux62.IN52
instruction[12] => Mux62.IN53
instruction[12] => Mux62.IN54
instruction[12] => Mux62.IN55
instruction[12] => Mux62.IN56
instruction[12] => Mux62.IN57
instruction[12] => Mux62.IN58
instruction[12] => Mux62.IN59
instruction[12] => Mux62.IN60
instruction[12] => Mux62.IN61
instruction[12] => Mux62.IN62
instruction[12] => Mux62.IN63
instruction[12] => Mux62.IN64
instruction[12] => Mux62.IN65
instruction[12] => Mux62.IN66
instruction[12] => Mux62.IN67
instruction[12] => Mux62.IN68
instruction[12] => Mux62.IN69
instruction[12] => branch_offset[14].DATAIN
instruction[13] => Mux10.IN1
instruction[13] => Mux10.IN2
instruction[13] => Mux10.IN3
instruction[13] => Mux10.IN4
instruction[13] => Mux10.IN5
instruction[13] => Mux10.IN6
instruction[13] => Mux10.IN7
instruction[13] => Mux10.IN8
instruction[13] => Mux10.IN9
instruction[13] => Mux10.IN10
instruction[13] => Mux10.IN11
instruction[13] => Mux10.IN12
instruction[13] => Mux10.IN13
instruction[13] => Mux10.IN14
instruction[13] => Mux10.IN15
instruction[13] => Mux10.IN16
instruction[13] => Mux10.IN17
instruction[13] => Mux10.IN18
instruction[13] => Mux10.IN19
instruction[13] => Mux10.IN20
instruction[13] => Mux10.IN21
instruction[13] => Mux10.IN22
instruction[13] => Mux10.IN23
instruction[13] => Mux10.IN24
instruction[13] => Mux10.IN25
instruction[13] => Mux10.IN26
instruction[13] => Mux10.IN27
instruction[13] => Mux10.IN28
instruction[13] => Mux10.IN29
instruction[13] => Mux10.IN30
instruction[13] => Mux10.IN31
instruction[13] => Mux27.IN69
instruction[13] => Mux45.IN69
instruction[13] => Mux61.IN7
instruction[13] => Mux61.IN8
instruction[13] => Mux61.IN9
instruction[13] => Mux61.IN10
instruction[13] => Mux61.IN11
instruction[13] => Mux61.IN12
instruction[13] => Mux61.IN13
instruction[13] => Mux61.IN14
instruction[13] => Mux61.IN15
instruction[13] => Mux61.IN16
instruction[13] => Mux61.IN17
instruction[13] => Mux61.IN18
instruction[13] => Mux61.IN19
instruction[13] => Mux61.IN20
instruction[13] => Mux61.IN21
instruction[13] => Mux61.IN22
instruction[13] => Mux61.IN23
instruction[13] => Mux61.IN24
instruction[13] => Mux61.IN25
instruction[13] => Mux61.IN26
instruction[13] => Mux61.IN27
instruction[13] => Mux61.IN28
instruction[13] => Mux61.IN29
instruction[13] => Mux61.IN30
instruction[13] => Mux61.IN31
instruction[13] => Mux61.IN32
instruction[13] => Mux61.IN33
instruction[13] => Mux61.IN34
instruction[13] => Mux61.IN35
instruction[13] => Mux61.IN36
instruction[13] => Mux61.IN37
instruction[13] => Mux61.IN38
instruction[13] => Mux61.IN39
instruction[13] => Mux61.IN40
instruction[13] => Mux61.IN41
instruction[13] => Mux61.IN42
instruction[13] => Mux61.IN43
instruction[13] => Mux61.IN44
instruction[13] => Mux61.IN45
instruction[13] => Mux61.IN46
instruction[13] => Mux61.IN47
instruction[13] => Mux61.IN48
instruction[13] => Mux61.IN49
instruction[13] => Mux61.IN50
instruction[13] => Mux61.IN51
instruction[13] => Mux61.IN52
instruction[13] => Mux61.IN53
instruction[13] => Mux61.IN54
instruction[13] => Mux61.IN55
instruction[13] => Mux61.IN56
instruction[13] => Mux61.IN57
instruction[13] => Mux61.IN58
instruction[13] => Mux61.IN59
instruction[13] => Mux61.IN60
instruction[13] => Mux61.IN61
instruction[13] => Mux61.IN62
instruction[13] => Mux61.IN63
instruction[13] => Mux61.IN64
instruction[13] => Mux61.IN65
instruction[13] => Mux61.IN66
instruction[13] => Mux61.IN67
instruction[13] => Mux61.IN68
instruction[13] => Mux61.IN69
instruction[13] => branch_offset[15].DATAIN
instruction[14] => Mux9.IN1
instruction[14] => Mux9.IN2
instruction[14] => Mux9.IN3
instruction[14] => Mux9.IN4
instruction[14] => Mux9.IN5
instruction[14] => Mux9.IN6
instruction[14] => Mux9.IN7
instruction[14] => Mux9.IN8
instruction[14] => Mux9.IN9
instruction[14] => Mux9.IN10
instruction[14] => Mux9.IN11
instruction[14] => Mux9.IN12
instruction[14] => Mux9.IN13
instruction[14] => Mux9.IN14
instruction[14] => Mux9.IN15
instruction[14] => Mux9.IN16
instruction[14] => Mux9.IN17
instruction[14] => Mux9.IN18
instruction[14] => Mux9.IN19
instruction[14] => Mux9.IN20
instruction[14] => Mux9.IN21
instruction[14] => Mux9.IN22
instruction[14] => Mux9.IN23
instruction[14] => Mux9.IN24
instruction[14] => Mux9.IN25
instruction[14] => Mux9.IN26
instruction[14] => Mux9.IN27
instruction[14] => Mux9.IN28
instruction[14] => Mux9.IN29
instruction[14] => Mux9.IN30
instruction[14] => Mux9.IN31
instruction[14] => Mux26.IN69
instruction[14] => Mux44.IN69
instruction[14] => Mux60.IN7
instruction[14] => Mux60.IN8
instruction[14] => Mux60.IN9
instruction[14] => Mux60.IN10
instruction[14] => Mux60.IN11
instruction[14] => Mux60.IN12
instruction[14] => Mux60.IN13
instruction[14] => Mux60.IN14
instruction[14] => Mux60.IN15
instruction[14] => Mux60.IN16
instruction[14] => Mux60.IN17
instruction[14] => Mux60.IN18
instruction[14] => Mux60.IN19
instruction[14] => Mux60.IN20
instruction[14] => Mux60.IN21
instruction[14] => Mux60.IN22
instruction[14] => Mux60.IN23
instruction[14] => Mux60.IN24
instruction[14] => Mux60.IN25
instruction[14] => Mux60.IN26
instruction[14] => Mux60.IN27
instruction[14] => Mux60.IN28
instruction[14] => Mux60.IN29
instruction[14] => Mux60.IN30
instruction[14] => Mux60.IN31
instruction[14] => Mux60.IN32
instruction[14] => Mux60.IN33
instruction[14] => Mux60.IN34
instruction[14] => Mux60.IN35
instruction[14] => Mux60.IN36
instruction[14] => Mux60.IN37
instruction[14] => Mux60.IN38
instruction[14] => Mux60.IN39
instruction[14] => Mux60.IN40
instruction[14] => Mux60.IN41
instruction[14] => Mux60.IN42
instruction[14] => Mux60.IN43
instruction[14] => Mux60.IN44
instruction[14] => Mux60.IN45
instruction[14] => Mux60.IN46
instruction[14] => Mux60.IN47
instruction[14] => Mux60.IN48
instruction[14] => Mux60.IN49
instruction[14] => Mux60.IN50
instruction[14] => Mux60.IN51
instruction[14] => Mux60.IN52
instruction[14] => Mux60.IN53
instruction[14] => Mux60.IN54
instruction[14] => Mux60.IN55
instruction[14] => Mux60.IN56
instruction[14] => Mux60.IN57
instruction[14] => Mux60.IN58
instruction[14] => Mux60.IN59
instruction[14] => Mux60.IN60
instruction[14] => Mux60.IN61
instruction[14] => Mux60.IN62
instruction[14] => Mux60.IN63
instruction[14] => Mux60.IN64
instruction[14] => Mux60.IN65
instruction[14] => Mux60.IN66
instruction[14] => Mux60.IN67
instruction[14] => Mux60.IN68
instruction[14] => Mux60.IN69
instruction[14] => branch_offset[16].DATAIN
instruction[15] => Mux8.IN1
instruction[15] => Mux8.IN2
instruction[15] => Mux8.IN3
instruction[15] => Mux8.IN4
instruction[15] => Mux8.IN5
instruction[15] => Mux8.IN6
instruction[15] => Mux8.IN7
instruction[15] => Mux8.IN8
instruction[15] => Mux8.IN9
instruction[15] => Mux8.IN10
instruction[15] => Mux8.IN11
instruction[15] => Mux8.IN12
instruction[15] => Mux8.IN13
instruction[15] => Mux8.IN14
instruction[15] => Mux8.IN15
instruction[15] => Mux8.IN16
instruction[15] => Mux8.IN17
instruction[15] => Mux8.IN18
instruction[15] => Mux8.IN19
instruction[15] => Mux8.IN20
instruction[15] => Mux8.IN21
instruction[15] => Mux8.IN22
instruction[15] => Mux8.IN23
instruction[15] => Mux8.IN24
instruction[15] => Mux8.IN25
instruction[15] => Mux8.IN26
instruction[15] => Mux8.IN27
instruction[15] => Mux8.IN28
instruction[15] => Mux8.IN29
instruction[15] => Mux8.IN30
instruction[15] => Mux8.IN31
instruction[15] => Mux25.IN69
instruction[15] => Mux43.IN9
instruction[15] => Mux43.IN10
instruction[15] => Mux43.IN11
instruction[15] => Mux43.IN12
instruction[15] => Mux43.IN13
instruction[15] => Mux43.IN14
instruction[15] => Mux43.IN15
instruction[15] => Mux43.IN16
instruction[15] => Mux43.IN17
instruction[15] => Mux43.IN18
instruction[15] => Mux43.IN19
instruction[15] => Mux43.IN20
instruction[15] => Mux43.IN21
instruction[15] => Mux43.IN22
instruction[15] => Mux43.IN23
instruction[15] => Mux43.IN24
instruction[15] => Mux43.IN25
instruction[15] => Mux43.IN26
instruction[15] => Mux43.IN27
instruction[15] => Mux43.IN28
instruction[15] => Mux43.IN29
instruction[15] => Mux43.IN30
instruction[15] => Mux43.IN31
instruction[15] => Mux43.IN32
instruction[15] => Mux43.IN33
instruction[15] => Mux43.IN34
instruction[15] => Mux43.IN35
instruction[15] => Mux43.IN36
instruction[15] => Mux43.IN37
instruction[15] => Mux43.IN38
instruction[15] => Mux43.IN39
instruction[15] => Mux43.IN40
instruction[15] => Mux43.IN41
instruction[15] => Mux43.IN42
instruction[15] => Mux43.IN43
instruction[15] => Mux43.IN44
instruction[15] => Mux43.IN45
instruction[15] => Mux43.IN46
instruction[15] => Mux43.IN47
instruction[15] => Mux43.IN48
instruction[15] => Mux43.IN49
instruction[15] => Mux43.IN50
instruction[15] => Mux43.IN51
instruction[15] => Mux43.IN52
instruction[15] => Mux43.IN53
instruction[15] => Mux43.IN54
instruction[15] => Mux43.IN55
instruction[15] => Mux43.IN56
instruction[15] => Mux43.IN57
instruction[15] => Mux43.IN58
instruction[15] => Mux43.IN59
instruction[15] => Mux43.IN60
instruction[15] => Mux43.IN61
instruction[15] => Mux43.IN62
instruction[15] => Mux43.IN63
instruction[15] => Mux43.IN64
instruction[15] => Mux43.IN65
instruction[15] => Mux43.IN66
instruction[15] => Mux43.IN67
instruction[15] => Mux43.IN68
instruction[15] => Mux43.IN69
instruction[15] => Mux44.IN9
instruction[15] => Mux44.IN10
instruction[15] => Mux44.IN11
instruction[15] => Mux44.IN12
instruction[15] => Mux44.IN13
instruction[15] => Mux44.IN14
instruction[15] => Mux44.IN15
instruction[15] => Mux44.IN16
instruction[15] => Mux44.IN17
instruction[15] => Mux44.IN18
instruction[15] => Mux44.IN19
instruction[15] => Mux44.IN20
instruction[15] => Mux44.IN21
instruction[15] => Mux44.IN22
instruction[15] => Mux44.IN23
instruction[15] => Mux44.IN24
instruction[15] => Mux44.IN25
instruction[15] => Mux44.IN26
instruction[15] => Mux44.IN27
instruction[15] => Mux44.IN28
instruction[15] => Mux44.IN29
instruction[15] => Mux44.IN30
instruction[15] => Mux44.IN31
instruction[15] => Mux44.IN32
instruction[15] => Mux44.IN33
instruction[15] => Mux44.IN34
instruction[15] => Mux44.IN35
instruction[15] => Mux44.IN36
instruction[15] => Mux44.IN37
instruction[15] => Mux44.IN38
instruction[15] => Mux44.IN39
instruction[15] => Mux44.IN40
instruction[15] => Mux44.IN41
instruction[15] => Mux44.IN42
instruction[15] => Mux44.IN43
instruction[15] => Mux44.IN44
instruction[15] => Mux44.IN45
instruction[15] => Mux44.IN46
instruction[15] => Mux44.IN47
instruction[15] => Mux44.IN48
instruction[15] => Mux44.IN49
instruction[15] => Mux44.IN50
instruction[15] => Mux44.IN51
instruction[15] => Mux44.IN52
instruction[15] => Mux44.IN53
instruction[15] => Mux44.IN54
instruction[15] => Mux44.IN55
instruction[15] => Mux44.IN56
instruction[15] => Mux44.IN57
instruction[15] => Mux44.IN58
instruction[15] => Mux44.IN59
instruction[15] => Mux44.IN60
instruction[15] => Mux44.IN61
instruction[15] => Mux44.IN62
instruction[15] => Mux44.IN63
instruction[15] => Mux44.IN64
instruction[15] => Mux44.IN65
instruction[15] => Mux44.IN66
instruction[15] => Mux44.IN67
instruction[15] => Mux44.IN68
instruction[15] => Mux45.IN9
instruction[15] => Mux45.IN10
instruction[15] => Mux45.IN11
instruction[15] => Mux45.IN12
instruction[15] => Mux45.IN13
instruction[15] => Mux45.IN14
instruction[15] => Mux45.IN15
instruction[15] => Mux45.IN16
instruction[15] => Mux45.IN17
instruction[15] => Mux45.IN18
instruction[15] => Mux45.IN19
instruction[15] => Mux45.IN20
instruction[15] => Mux45.IN21
instruction[15] => Mux45.IN22
instruction[15] => Mux45.IN23
instruction[15] => Mux45.IN24
instruction[15] => Mux45.IN25
instruction[15] => Mux45.IN26
instruction[15] => Mux45.IN27
instruction[15] => Mux45.IN28
instruction[15] => Mux45.IN29
instruction[15] => Mux45.IN30
instruction[15] => Mux45.IN31
instruction[15] => Mux45.IN32
instruction[15] => Mux45.IN33
instruction[15] => Mux45.IN34
instruction[15] => Mux45.IN35
instruction[15] => Mux45.IN36
instruction[15] => Mux45.IN37
instruction[15] => Mux45.IN38
instruction[15] => Mux45.IN39
instruction[15] => Mux45.IN40
instruction[15] => Mux45.IN41
instruction[15] => Mux45.IN42
instruction[15] => Mux45.IN43
instruction[15] => Mux45.IN44
instruction[15] => Mux45.IN45
instruction[15] => Mux45.IN46
instruction[15] => Mux45.IN47
instruction[15] => Mux45.IN48
instruction[15] => Mux45.IN49
instruction[15] => Mux45.IN50
instruction[15] => Mux45.IN51
instruction[15] => Mux45.IN52
instruction[15] => Mux45.IN53
instruction[15] => Mux45.IN54
instruction[15] => Mux45.IN55
instruction[15] => Mux45.IN56
instruction[15] => Mux45.IN57
instruction[15] => Mux45.IN58
instruction[15] => Mux45.IN59
instruction[15] => Mux45.IN60
instruction[15] => Mux45.IN61
instruction[15] => Mux45.IN62
instruction[15] => Mux45.IN63
instruction[15] => Mux45.IN64
instruction[15] => Mux45.IN65
instruction[15] => Mux45.IN66
instruction[15] => Mux45.IN67
instruction[15] => Mux45.IN68
instruction[15] => Mux46.IN9
instruction[15] => Mux46.IN10
instruction[15] => Mux46.IN11
instruction[15] => Mux46.IN12
instruction[15] => Mux46.IN13
instruction[15] => Mux46.IN14
instruction[15] => Mux46.IN15
instruction[15] => Mux46.IN16
instruction[15] => Mux46.IN17
instruction[15] => Mux46.IN18
instruction[15] => Mux46.IN19
instruction[15] => Mux46.IN20
instruction[15] => Mux46.IN21
instruction[15] => Mux46.IN22
instruction[15] => Mux46.IN23
instruction[15] => Mux46.IN24
instruction[15] => Mux46.IN25
instruction[15] => Mux46.IN26
instruction[15] => Mux46.IN27
instruction[15] => Mux46.IN28
instruction[15] => Mux46.IN29
instruction[15] => Mux46.IN30
instruction[15] => Mux46.IN31
instruction[15] => Mux46.IN32
instruction[15] => Mux46.IN33
instruction[15] => Mux46.IN34
instruction[15] => Mux46.IN35
instruction[15] => Mux46.IN36
instruction[15] => Mux46.IN37
instruction[15] => Mux46.IN38
instruction[15] => Mux46.IN39
instruction[15] => Mux46.IN40
instruction[15] => Mux46.IN41
instruction[15] => Mux46.IN42
instruction[15] => Mux46.IN43
instruction[15] => Mux46.IN44
instruction[15] => Mux46.IN45
instruction[15] => Mux46.IN46
instruction[15] => Mux46.IN47
instruction[15] => Mux46.IN48
instruction[15] => Mux46.IN49
instruction[15] => Mux46.IN50
instruction[15] => Mux46.IN51
instruction[15] => Mux46.IN52
instruction[15] => Mux46.IN53
instruction[15] => Mux46.IN54
instruction[15] => Mux46.IN55
instruction[15] => Mux46.IN56
instruction[15] => Mux46.IN57
instruction[15] => Mux46.IN58
instruction[15] => Mux46.IN59
instruction[15] => Mux46.IN60
instruction[15] => Mux46.IN61
instruction[15] => Mux46.IN62
instruction[15] => Mux46.IN63
instruction[15] => Mux46.IN64
instruction[15] => Mux46.IN65
instruction[15] => Mux46.IN66
instruction[15] => Mux46.IN67
instruction[15] => Mux46.IN68
instruction[15] => Mux47.IN9
instruction[15] => Mux47.IN10
instruction[15] => Mux47.IN11
instruction[15] => Mux47.IN12
instruction[15] => Mux47.IN13
instruction[15] => Mux47.IN14
instruction[15] => Mux47.IN15
instruction[15] => Mux47.IN16
instruction[15] => Mux47.IN17
instruction[15] => Mux47.IN18
instruction[15] => Mux47.IN19
instruction[15] => Mux47.IN20
instruction[15] => Mux47.IN21
instruction[15] => Mux47.IN22
instruction[15] => Mux47.IN23
instruction[15] => Mux47.IN24
instruction[15] => Mux47.IN25
instruction[15] => Mux47.IN26
instruction[15] => Mux47.IN27
instruction[15] => Mux47.IN28
instruction[15] => Mux47.IN29
instruction[15] => Mux47.IN30
instruction[15] => Mux47.IN31
instruction[15] => Mux47.IN32
instruction[15] => Mux47.IN33
instruction[15] => Mux47.IN34
instruction[15] => Mux47.IN35
instruction[15] => Mux47.IN36
instruction[15] => Mux47.IN37
instruction[15] => Mux47.IN38
instruction[15] => Mux47.IN39
instruction[15] => Mux47.IN40
instruction[15] => Mux47.IN41
instruction[15] => Mux47.IN42
instruction[15] => Mux47.IN43
instruction[15] => Mux47.IN44
instruction[15] => Mux47.IN45
instruction[15] => Mux47.IN46
instruction[15] => Mux47.IN47
instruction[15] => Mux47.IN48
instruction[15] => Mux47.IN49
instruction[15] => Mux47.IN50
instruction[15] => Mux47.IN51
instruction[15] => Mux47.IN52
instruction[15] => Mux47.IN53
instruction[15] => Mux47.IN54
instruction[15] => Mux47.IN55
instruction[15] => Mux47.IN56
instruction[15] => Mux47.IN57
instruction[15] => Mux47.IN58
instruction[15] => Mux47.IN59
instruction[15] => Mux47.IN60
instruction[15] => Mux47.IN61
instruction[15] => Mux47.IN62
instruction[15] => Mux47.IN63
instruction[15] => Mux47.IN64
instruction[15] => Mux47.IN65
instruction[15] => Mux47.IN66
instruction[15] => Mux47.IN67
instruction[15] => Mux47.IN68
instruction[15] => Mux48.IN9
instruction[15] => Mux48.IN10
instruction[15] => Mux48.IN11
instruction[15] => Mux48.IN12
instruction[15] => Mux48.IN13
instruction[15] => Mux48.IN14
instruction[15] => Mux48.IN15
instruction[15] => Mux48.IN16
instruction[15] => Mux48.IN17
instruction[15] => Mux48.IN18
instruction[15] => Mux48.IN19
instruction[15] => Mux48.IN20
instruction[15] => Mux48.IN21
instruction[15] => Mux48.IN22
instruction[15] => Mux48.IN23
instruction[15] => Mux48.IN24
instruction[15] => Mux48.IN25
instruction[15] => Mux48.IN26
instruction[15] => Mux48.IN27
instruction[15] => Mux48.IN28
instruction[15] => Mux48.IN29
instruction[15] => Mux48.IN30
instruction[15] => Mux48.IN31
instruction[15] => Mux48.IN32
instruction[15] => Mux48.IN33
instruction[15] => Mux48.IN34
instruction[15] => Mux48.IN35
instruction[15] => Mux48.IN36
instruction[15] => Mux48.IN37
instruction[15] => Mux48.IN38
instruction[15] => Mux48.IN39
instruction[15] => Mux48.IN40
instruction[15] => Mux48.IN41
instruction[15] => Mux48.IN42
instruction[15] => Mux48.IN43
instruction[15] => Mux48.IN44
instruction[15] => Mux48.IN45
instruction[15] => Mux48.IN46
instruction[15] => Mux48.IN47
instruction[15] => Mux48.IN48
instruction[15] => Mux48.IN49
instruction[15] => Mux48.IN50
instruction[15] => Mux48.IN51
instruction[15] => Mux48.IN52
instruction[15] => Mux48.IN53
instruction[15] => Mux48.IN54
instruction[15] => Mux48.IN55
instruction[15] => Mux48.IN56
instruction[15] => Mux48.IN57
instruction[15] => Mux48.IN58
instruction[15] => Mux48.IN59
instruction[15] => Mux48.IN60
instruction[15] => Mux48.IN61
instruction[15] => Mux48.IN62
instruction[15] => Mux48.IN63
instruction[15] => Mux48.IN64
instruction[15] => Mux48.IN65
instruction[15] => Mux48.IN66
instruction[15] => Mux48.IN67
instruction[15] => Mux48.IN68
instruction[15] => Mux49.IN9
instruction[15] => Mux49.IN10
instruction[15] => Mux49.IN11
instruction[15] => Mux49.IN12
instruction[15] => Mux49.IN13
instruction[15] => Mux49.IN14
instruction[15] => Mux49.IN15
instruction[15] => Mux49.IN16
instruction[15] => Mux49.IN17
instruction[15] => Mux49.IN18
instruction[15] => Mux49.IN19
instruction[15] => Mux49.IN20
instruction[15] => Mux49.IN21
instruction[15] => Mux49.IN22
instruction[15] => Mux49.IN23
instruction[15] => Mux49.IN24
instruction[15] => Mux49.IN25
instruction[15] => Mux49.IN26
instruction[15] => Mux49.IN27
instruction[15] => Mux49.IN28
instruction[15] => Mux49.IN29
instruction[15] => Mux49.IN30
instruction[15] => Mux49.IN31
instruction[15] => Mux49.IN32
instruction[15] => Mux49.IN33
instruction[15] => Mux49.IN34
instruction[15] => Mux49.IN35
instruction[15] => Mux49.IN36
instruction[15] => Mux49.IN37
instruction[15] => Mux49.IN38
instruction[15] => Mux49.IN39
instruction[15] => Mux49.IN40
instruction[15] => Mux49.IN41
instruction[15] => Mux49.IN42
instruction[15] => Mux49.IN43
instruction[15] => Mux49.IN44
instruction[15] => Mux49.IN45
instruction[15] => Mux49.IN46
instruction[15] => Mux49.IN47
instruction[15] => Mux49.IN48
instruction[15] => Mux49.IN49
instruction[15] => Mux49.IN50
instruction[15] => Mux49.IN51
instruction[15] => Mux49.IN52
instruction[15] => Mux49.IN53
instruction[15] => Mux49.IN54
instruction[15] => Mux49.IN55
instruction[15] => Mux49.IN56
instruction[15] => Mux49.IN57
instruction[15] => Mux49.IN58
instruction[15] => Mux49.IN59
instruction[15] => Mux49.IN60
instruction[15] => Mux49.IN61
instruction[15] => Mux49.IN62
instruction[15] => Mux49.IN63
instruction[15] => Mux49.IN64
instruction[15] => Mux49.IN65
instruction[15] => Mux49.IN66
instruction[15] => Mux49.IN67
instruction[15] => Mux49.IN68
instruction[15] => Mux50.IN9
instruction[15] => Mux50.IN10
instruction[15] => Mux50.IN11
instruction[15] => Mux50.IN12
instruction[15] => Mux50.IN13
instruction[15] => Mux50.IN14
instruction[15] => Mux50.IN15
instruction[15] => Mux50.IN16
instruction[15] => Mux50.IN17
instruction[15] => Mux50.IN18
instruction[15] => Mux50.IN19
instruction[15] => Mux50.IN20
instruction[15] => Mux50.IN21
instruction[15] => Mux50.IN22
instruction[15] => Mux50.IN23
instruction[15] => Mux50.IN24
instruction[15] => Mux50.IN25
instruction[15] => Mux50.IN26
instruction[15] => Mux50.IN27
instruction[15] => Mux50.IN28
instruction[15] => Mux50.IN29
instruction[15] => Mux50.IN30
instruction[15] => Mux50.IN31
instruction[15] => Mux50.IN32
instruction[15] => Mux50.IN33
instruction[15] => Mux50.IN34
instruction[15] => Mux50.IN35
instruction[15] => Mux50.IN36
instruction[15] => Mux50.IN37
instruction[15] => Mux50.IN38
instruction[15] => Mux50.IN39
instruction[15] => Mux50.IN40
instruction[15] => Mux50.IN41
instruction[15] => Mux50.IN42
instruction[15] => Mux50.IN43
instruction[15] => Mux50.IN44
instruction[15] => Mux50.IN45
instruction[15] => Mux50.IN46
instruction[15] => Mux50.IN47
instruction[15] => Mux50.IN48
instruction[15] => Mux50.IN49
instruction[15] => Mux50.IN50
instruction[15] => Mux50.IN51
instruction[15] => Mux50.IN52
instruction[15] => Mux50.IN53
instruction[15] => Mux50.IN54
instruction[15] => Mux50.IN55
instruction[15] => Mux50.IN56
instruction[15] => Mux50.IN57
instruction[15] => Mux50.IN58
instruction[15] => Mux50.IN59
instruction[15] => Mux50.IN60
instruction[15] => Mux50.IN61
instruction[15] => Mux50.IN62
instruction[15] => Mux50.IN63
instruction[15] => Mux50.IN64
instruction[15] => Mux50.IN65
instruction[15] => Mux50.IN66
instruction[15] => Mux50.IN67
instruction[15] => Mux50.IN68
instruction[15] => Mux51.IN9
instruction[15] => Mux51.IN10
instruction[15] => Mux51.IN11
instruction[15] => Mux51.IN12
instruction[15] => Mux51.IN13
instruction[15] => Mux51.IN14
instruction[15] => Mux51.IN15
instruction[15] => Mux51.IN16
instruction[15] => Mux51.IN17
instruction[15] => Mux51.IN18
instruction[15] => Mux51.IN19
instruction[15] => Mux51.IN20
instruction[15] => Mux51.IN21
instruction[15] => Mux51.IN22
instruction[15] => Mux51.IN23
instruction[15] => Mux51.IN24
instruction[15] => Mux51.IN25
instruction[15] => Mux51.IN26
instruction[15] => Mux51.IN27
instruction[15] => Mux51.IN28
instruction[15] => Mux51.IN29
instruction[15] => Mux51.IN30
instruction[15] => Mux51.IN31
instruction[15] => Mux51.IN32
instruction[15] => Mux51.IN33
instruction[15] => Mux51.IN34
instruction[15] => Mux51.IN35
instruction[15] => Mux51.IN36
instruction[15] => Mux51.IN37
instruction[15] => Mux51.IN38
instruction[15] => Mux51.IN39
instruction[15] => Mux51.IN40
instruction[15] => Mux51.IN41
instruction[15] => Mux51.IN42
instruction[15] => Mux51.IN43
instruction[15] => Mux51.IN44
instruction[15] => Mux51.IN45
instruction[15] => Mux51.IN46
instruction[15] => Mux51.IN47
instruction[15] => Mux51.IN48
instruction[15] => Mux51.IN49
instruction[15] => Mux51.IN50
instruction[15] => Mux51.IN51
instruction[15] => Mux51.IN52
instruction[15] => Mux51.IN53
instruction[15] => Mux51.IN54
instruction[15] => Mux51.IN55
instruction[15] => Mux51.IN56
instruction[15] => Mux51.IN57
instruction[15] => Mux51.IN58
instruction[15] => Mux51.IN59
instruction[15] => Mux51.IN60
instruction[15] => Mux51.IN61
instruction[15] => Mux51.IN62
instruction[15] => Mux51.IN63
instruction[15] => Mux51.IN64
instruction[15] => Mux51.IN65
instruction[15] => Mux51.IN66
instruction[15] => Mux51.IN67
instruction[15] => Mux51.IN68
instruction[15] => Mux52.IN9
instruction[15] => Mux52.IN10
instruction[15] => Mux52.IN11
instruction[15] => Mux52.IN12
instruction[15] => Mux52.IN13
instruction[15] => Mux52.IN14
instruction[15] => Mux52.IN15
instruction[15] => Mux52.IN16
instruction[15] => Mux52.IN17
instruction[15] => Mux52.IN18
instruction[15] => Mux52.IN19
instruction[15] => Mux52.IN20
instruction[15] => Mux52.IN21
instruction[15] => Mux52.IN22
instruction[15] => Mux52.IN23
instruction[15] => Mux52.IN24
instruction[15] => Mux52.IN25
instruction[15] => Mux52.IN26
instruction[15] => Mux52.IN27
instruction[15] => Mux52.IN28
instruction[15] => Mux52.IN29
instruction[15] => Mux52.IN30
instruction[15] => Mux52.IN31
instruction[15] => Mux52.IN32
instruction[15] => Mux52.IN33
instruction[15] => Mux52.IN34
instruction[15] => Mux52.IN35
instruction[15] => Mux52.IN36
instruction[15] => Mux52.IN37
instruction[15] => Mux52.IN38
instruction[15] => Mux52.IN39
instruction[15] => Mux52.IN40
instruction[15] => Mux52.IN41
instruction[15] => Mux52.IN42
instruction[15] => Mux52.IN43
instruction[15] => Mux52.IN44
instruction[15] => Mux52.IN45
instruction[15] => Mux52.IN46
instruction[15] => Mux52.IN47
instruction[15] => Mux52.IN48
instruction[15] => Mux52.IN49
instruction[15] => Mux52.IN50
instruction[15] => Mux52.IN51
instruction[15] => Mux52.IN52
instruction[15] => Mux52.IN53
instruction[15] => Mux52.IN54
instruction[15] => Mux52.IN55
instruction[15] => Mux52.IN56
instruction[15] => Mux52.IN57
instruction[15] => Mux52.IN58
instruction[15] => Mux52.IN59
instruction[15] => Mux52.IN60
instruction[15] => Mux52.IN61
instruction[15] => Mux52.IN62
instruction[15] => Mux52.IN63
instruction[15] => Mux52.IN64
instruction[15] => Mux52.IN65
instruction[15] => Mux52.IN66
instruction[15] => Mux52.IN67
instruction[15] => Mux52.IN68
instruction[15] => Mux53.IN9
instruction[15] => Mux53.IN10
instruction[15] => Mux53.IN11
instruction[15] => Mux53.IN12
instruction[15] => Mux53.IN13
instruction[15] => Mux53.IN14
instruction[15] => Mux53.IN15
instruction[15] => Mux53.IN16
instruction[15] => Mux53.IN17
instruction[15] => Mux53.IN18
instruction[15] => Mux53.IN19
instruction[15] => Mux53.IN20
instruction[15] => Mux53.IN21
instruction[15] => Mux53.IN22
instruction[15] => Mux53.IN23
instruction[15] => Mux53.IN24
instruction[15] => Mux53.IN25
instruction[15] => Mux53.IN26
instruction[15] => Mux53.IN27
instruction[15] => Mux53.IN28
instruction[15] => Mux53.IN29
instruction[15] => Mux53.IN30
instruction[15] => Mux53.IN31
instruction[15] => Mux53.IN32
instruction[15] => Mux53.IN33
instruction[15] => Mux53.IN34
instruction[15] => Mux53.IN35
instruction[15] => Mux53.IN36
instruction[15] => Mux53.IN37
instruction[15] => Mux53.IN38
instruction[15] => Mux53.IN39
instruction[15] => Mux53.IN40
instruction[15] => Mux53.IN41
instruction[15] => Mux53.IN42
instruction[15] => Mux53.IN43
instruction[15] => Mux53.IN44
instruction[15] => Mux53.IN45
instruction[15] => Mux53.IN46
instruction[15] => Mux53.IN47
instruction[15] => Mux53.IN48
instruction[15] => Mux53.IN49
instruction[15] => Mux53.IN50
instruction[15] => Mux53.IN51
instruction[15] => Mux53.IN52
instruction[15] => Mux53.IN53
instruction[15] => Mux53.IN54
instruction[15] => Mux53.IN55
instruction[15] => Mux53.IN56
instruction[15] => Mux53.IN57
instruction[15] => Mux53.IN58
instruction[15] => Mux53.IN59
instruction[15] => Mux53.IN60
instruction[15] => Mux53.IN61
instruction[15] => Mux53.IN62
instruction[15] => Mux53.IN63
instruction[15] => Mux53.IN64
instruction[15] => Mux53.IN65
instruction[15] => Mux53.IN66
instruction[15] => Mux53.IN67
instruction[15] => Mux53.IN68
instruction[15] => Mux54.IN9
instruction[15] => Mux54.IN10
instruction[15] => Mux54.IN11
instruction[15] => Mux54.IN12
instruction[15] => Mux54.IN13
instruction[15] => Mux54.IN14
instruction[15] => Mux54.IN15
instruction[15] => Mux54.IN16
instruction[15] => Mux54.IN17
instruction[15] => Mux54.IN18
instruction[15] => Mux54.IN19
instruction[15] => Mux54.IN20
instruction[15] => Mux54.IN21
instruction[15] => Mux54.IN22
instruction[15] => Mux54.IN23
instruction[15] => Mux54.IN24
instruction[15] => Mux54.IN25
instruction[15] => Mux54.IN26
instruction[15] => Mux54.IN27
instruction[15] => Mux54.IN28
instruction[15] => Mux54.IN29
instruction[15] => Mux54.IN30
instruction[15] => Mux54.IN31
instruction[15] => Mux54.IN32
instruction[15] => Mux54.IN33
instruction[15] => Mux54.IN34
instruction[15] => Mux54.IN35
instruction[15] => Mux54.IN36
instruction[15] => Mux54.IN37
instruction[15] => Mux54.IN38
instruction[15] => Mux54.IN39
instruction[15] => Mux54.IN40
instruction[15] => Mux54.IN41
instruction[15] => Mux54.IN42
instruction[15] => Mux54.IN43
instruction[15] => Mux54.IN44
instruction[15] => Mux54.IN45
instruction[15] => Mux54.IN46
instruction[15] => Mux54.IN47
instruction[15] => Mux54.IN48
instruction[15] => Mux54.IN49
instruction[15] => Mux54.IN50
instruction[15] => Mux54.IN51
instruction[15] => Mux54.IN52
instruction[15] => Mux54.IN53
instruction[15] => Mux54.IN54
instruction[15] => Mux54.IN55
instruction[15] => Mux54.IN56
instruction[15] => Mux54.IN57
instruction[15] => Mux54.IN58
instruction[15] => Mux54.IN59
instruction[15] => Mux54.IN60
instruction[15] => Mux54.IN61
instruction[15] => Mux54.IN62
instruction[15] => Mux54.IN63
instruction[15] => Mux54.IN64
instruction[15] => Mux54.IN65
instruction[15] => Mux54.IN66
instruction[15] => Mux54.IN67
instruction[15] => Mux54.IN68
instruction[15] => Mux55.IN9
instruction[15] => Mux55.IN10
instruction[15] => Mux55.IN11
instruction[15] => Mux55.IN12
instruction[15] => Mux55.IN13
instruction[15] => Mux55.IN14
instruction[15] => Mux55.IN15
instruction[15] => Mux55.IN16
instruction[15] => Mux55.IN17
instruction[15] => Mux55.IN18
instruction[15] => Mux55.IN19
instruction[15] => Mux55.IN20
instruction[15] => Mux55.IN21
instruction[15] => Mux55.IN22
instruction[15] => Mux55.IN23
instruction[15] => Mux55.IN24
instruction[15] => Mux55.IN25
instruction[15] => Mux55.IN26
instruction[15] => Mux55.IN27
instruction[15] => Mux55.IN28
instruction[15] => Mux55.IN29
instruction[15] => Mux55.IN30
instruction[15] => Mux55.IN31
instruction[15] => Mux55.IN32
instruction[15] => Mux55.IN33
instruction[15] => Mux55.IN34
instruction[15] => Mux55.IN35
instruction[15] => Mux55.IN36
instruction[15] => Mux55.IN37
instruction[15] => Mux55.IN38
instruction[15] => Mux55.IN39
instruction[15] => Mux55.IN40
instruction[15] => Mux55.IN41
instruction[15] => Mux55.IN42
instruction[15] => Mux55.IN43
instruction[15] => Mux55.IN44
instruction[15] => Mux55.IN45
instruction[15] => Mux55.IN46
instruction[15] => Mux55.IN47
instruction[15] => Mux55.IN48
instruction[15] => Mux55.IN49
instruction[15] => Mux55.IN50
instruction[15] => Mux55.IN51
instruction[15] => Mux55.IN52
instruction[15] => Mux55.IN53
instruction[15] => Mux55.IN54
instruction[15] => Mux55.IN55
instruction[15] => Mux55.IN56
instruction[15] => Mux55.IN57
instruction[15] => Mux55.IN58
instruction[15] => Mux55.IN59
instruction[15] => Mux55.IN60
instruction[15] => Mux55.IN61
instruction[15] => Mux55.IN62
instruction[15] => Mux55.IN63
instruction[15] => Mux55.IN64
instruction[15] => Mux55.IN65
instruction[15] => Mux55.IN66
instruction[15] => Mux55.IN67
instruction[15] => Mux55.IN68
instruction[15] => Mux56.IN9
instruction[15] => Mux56.IN10
instruction[15] => Mux56.IN11
instruction[15] => Mux56.IN12
instruction[15] => Mux56.IN13
instruction[15] => Mux56.IN14
instruction[15] => Mux56.IN15
instruction[15] => Mux56.IN16
instruction[15] => Mux56.IN17
instruction[15] => Mux56.IN18
instruction[15] => Mux56.IN19
instruction[15] => Mux56.IN20
instruction[15] => Mux56.IN21
instruction[15] => Mux56.IN22
instruction[15] => Mux56.IN23
instruction[15] => Mux56.IN24
instruction[15] => Mux56.IN25
instruction[15] => Mux56.IN26
instruction[15] => Mux56.IN27
instruction[15] => Mux56.IN28
instruction[15] => Mux56.IN29
instruction[15] => Mux56.IN30
instruction[15] => Mux56.IN31
instruction[15] => Mux56.IN32
instruction[15] => Mux56.IN33
instruction[15] => Mux56.IN34
instruction[15] => Mux56.IN35
instruction[15] => Mux56.IN36
instruction[15] => Mux56.IN37
instruction[15] => Mux56.IN38
instruction[15] => Mux56.IN39
instruction[15] => Mux56.IN40
instruction[15] => Mux56.IN41
instruction[15] => Mux56.IN42
instruction[15] => Mux56.IN43
instruction[15] => Mux56.IN44
instruction[15] => Mux56.IN45
instruction[15] => Mux56.IN46
instruction[15] => Mux56.IN47
instruction[15] => Mux56.IN48
instruction[15] => Mux56.IN49
instruction[15] => Mux56.IN50
instruction[15] => Mux56.IN51
instruction[15] => Mux56.IN52
instruction[15] => Mux56.IN53
instruction[15] => Mux56.IN54
instruction[15] => Mux56.IN55
instruction[15] => Mux56.IN56
instruction[15] => Mux56.IN57
instruction[15] => Mux56.IN58
instruction[15] => Mux56.IN59
instruction[15] => Mux56.IN60
instruction[15] => Mux56.IN61
instruction[15] => Mux56.IN62
instruction[15] => Mux56.IN63
instruction[15] => Mux56.IN64
instruction[15] => Mux56.IN65
instruction[15] => Mux56.IN66
instruction[15] => Mux56.IN67
instruction[15] => Mux56.IN68
instruction[15] => Mux57.IN9
instruction[15] => Mux57.IN10
instruction[15] => Mux57.IN11
instruction[15] => Mux57.IN12
instruction[15] => Mux57.IN13
instruction[15] => Mux57.IN14
instruction[15] => Mux57.IN15
instruction[15] => Mux57.IN16
instruction[15] => Mux57.IN17
instruction[15] => Mux57.IN18
instruction[15] => Mux57.IN19
instruction[15] => Mux57.IN20
instruction[15] => Mux57.IN21
instruction[15] => Mux57.IN22
instruction[15] => Mux57.IN23
instruction[15] => Mux57.IN24
instruction[15] => Mux57.IN25
instruction[15] => Mux57.IN26
instruction[15] => Mux57.IN27
instruction[15] => Mux57.IN28
instruction[15] => Mux57.IN29
instruction[15] => Mux57.IN30
instruction[15] => Mux57.IN31
instruction[15] => Mux57.IN32
instruction[15] => Mux57.IN33
instruction[15] => Mux57.IN34
instruction[15] => Mux57.IN35
instruction[15] => Mux57.IN36
instruction[15] => Mux57.IN37
instruction[15] => Mux57.IN38
instruction[15] => Mux57.IN39
instruction[15] => Mux57.IN40
instruction[15] => Mux57.IN41
instruction[15] => Mux57.IN42
instruction[15] => Mux57.IN43
instruction[15] => Mux57.IN44
instruction[15] => Mux57.IN45
instruction[15] => Mux57.IN46
instruction[15] => Mux57.IN47
instruction[15] => Mux57.IN48
instruction[15] => Mux57.IN49
instruction[15] => Mux57.IN50
instruction[15] => Mux57.IN51
instruction[15] => Mux57.IN52
instruction[15] => Mux57.IN53
instruction[15] => Mux57.IN54
instruction[15] => Mux57.IN55
instruction[15] => Mux57.IN56
instruction[15] => Mux57.IN57
instruction[15] => Mux57.IN58
instruction[15] => Mux57.IN59
instruction[15] => Mux57.IN60
instruction[15] => Mux57.IN61
instruction[15] => Mux57.IN62
instruction[15] => Mux57.IN63
instruction[15] => Mux57.IN64
instruction[15] => Mux57.IN65
instruction[15] => Mux57.IN66
instruction[15] => Mux57.IN67
instruction[15] => Mux57.IN68
instruction[15] => Mux58.IN9
instruction[15] => Mux58.IN10
instruction[15] => Mux58.IN11
instruction[15] => Mux58.IN12
instruction[15] => Mux58.IN13
instruction[15] => Mux58.IN14
instruction[15] => Mux58.IN15
instruction[15] => Mux58.IN16
instruction[15] => Mux58.IN17
instruction[15] => Mux58.IN18
instruction[15] => Mux58.IN19
instruction[15] => Mux58.IN20
instruction[15] => Mux58.IN21
instruction[15] => Mux58.IN22
instruction[15] => Mux58.IN23
instruction[15] => Mux58.IN24
instruction[15] => Mux58.IN25
instruction[15] => Mux58.IN26
instruction[15] => Mux58.IN27
instruction[15] => Mux58.IN28
instruction[15] => Mux58.IN29
instruction[15] => Mux58.IN30
instruction[15] => Mux58.IN31
instruction[15] => Mux58.IN32
instruction[15] => Mux58.IN33
instruction[15] => Mux58.IN34
instruction[15] => Mux58.IN35
instruction[15] => Mux58.IN36
instruction[15] => Mux58.IN37
instruction[15] => Mux58.IN38
instruction[15] => Mux58.IN39
instruction[15] => Mux58.IN40
instruction[15] => Mux58.IN41
instruction[15] => Mux58.IN42
instruction[15] => Mux58.IN43
instruction[15] => Mux58.IN44
instruction[15] => Mux58.IN45
instruction[15] => Mux58.IN46
instruction[15] => Mux58.IN47
instruction[15] => Mux58.IN48
instruction[15] => Mux58.IN49
instruction[15] => Mux58.IN50
instruction[15] => Mux58.IN51
instruction[15] => Mux58.IN52
instruction[15] => Mux58.IN53
instruction[15] => Mux58.IN54
instruction[15] => Mux58.IN55
instruction[15] => Mux58.IN56
instruction[15] => Mux58.IN57
instruction[15] => Mux58.IN58
instruction[15] => Mux58.IN59
instruction[15] => Mux58.IN60
instruction[15] => Mux58.IN61
instruction[15] => Mux58.IN62
instruction[15] => Mux58.IN63
instruction[15] => Mux58.IN64
instruction[15] => Mux58.IN65
instruction[15] => Mux58.IN66
instruction[15] => Mux58.IN67
instruction[15] => Mux58.IN68
instruction[15] => Mux59.IN7
instruction[15] => Mux59.IN8
instruction[15] => Mux59.IN9
instruction[15] => Mux59.IN10
instruction[15] => Mux59.IN11
instruction[15] => Mux59.IN12
instruction[15] => Mux59.IN13
instruction[15] => Mux59.IN14
instruction[15] => Mux59.IN15
instruction[15] => Mux59.IN16
instruction[15] => Mux59.IN17
instruction[15] => Mux59.IN18
instruction[15] => Mux59.IN19
instruction[15] => Mux59.IN20
instruction[15] => Mux59.IN21
instruction[15] => Mux59.IN22
instruction[15] => Mux59.IN23
instruction[15] => Mux59.IN24
instruction[15] => Mux59.IN25
instruction[15] => Mux59.IN26
instruction[15] => Mux59.IN27
instruction[15] => Mux59.IN28
instruction[15] => Mux59.IN29
instruction[15] => Mux59.IN30
instruction[15] => Mux59.IN31
instruction[15] => Mux59.IN32
instruction[15] => Mux59.IN33
instruction[15] => Mux59.IN34
instruction[15] => Mux59.IN35
instruction[15] => Mux59.IN36
instruction[15] => Mux59.IN37
instruction[15] => Mux59.IN38
instruction[15] => Mux59.IN39
instruction[15] => Mux59.IN40
instruction[15] => Mux59.IN41
instruction[15] => Mux59.IN42
instruction[15] => Mux59.IN43
instruction[15] => Mux59.IN44
instruction[15] => Mux59.IN45
instruction[15] => Mux59.IN46
instruction[15] => Mux59.IN47
instruction[15] => Mux59.IN48
instruction[15] => Mux59.IN49
instruction[15] => Mux59.IN50
instruction[15] => Mux59.IN51
instruction[15] => Mux59.IN52
instruction[15] => Mux59.IN53
instruction[15] => Mux59.IN54
instruction[15] => Mux59.IN55
instruction[15] => Mux59.IN56
instruction[15] => Mux59.IN57
instruction[15] => Mux59.IN58
instruction[15] => Mux59.IN59
instruction[15] => Mux59.IN60
instruction[15] => Mux59.IN61
instruction[15] => Mux59.IN62
instruction[15] => Mux59.IN63
instruction[15] => Mux59.IN64
instruction[15] => Mux59.IN65
instruction[15] => Mux59.IN66
instruction[15] => Mux59.IN67
instruction[15] => Mux59.IN68
instruction[15] => Mux59.IN69
instruction[15] => branch_offset[31].DATAIN
instruction[15] => branch_offset[30].DATAIN
instruction[15] => branch_offset[29].DATAIN
instruction[15] => branch_offset[28].DATAIN
instruction[15] => branch_offset[27].DATAIN
instruction[15] => branch_offset[26].DATAIN
instruction[15] => branch_offset[25].DATAIN
instruction[15] => branch_offset[24].DATAIN
instruction[15] => branch_offset[23].DATAIN
instruction[15] => branch_offset[22].DATAIN
instruction[15] => branch_offset[21].DATAIN
instruction[15] => branch_offset[20].DATAIN
instruction[15] => branch_offset[19].DATAIN
instruction[15] => branch_offset[18].DATAIN
instruction[15] => branch_offset[17].DATAIN
instruction[16] => Equal1.IN9
instruction[16] => target_addr.DATAA
instruction[16] => Mux29.IN56
instruction[16] => Mux29.IN57
instruction[16] => Mux29.IN58
instruction[16] => Mux29.IN59
instruction[16] => Mux29.IN60
instruction[16] => Mux29.IN61
instruction[16] => Mux29.IN62
instruction[16] => Mux29.IN63
instruction[16] => Mux29.IN64
instruction[16] => Mux29.IN65
instruction[16] => Mux29.IN66
instruction[16] => Mux29.IN67
instruction[16] => Mux29.IN68
instruction[16] => Mux35.IN5
instruction[16] => Mux86.IN69
instruction[16] => reg2_addr[0].DATAIN
instruction[16] => Mux85.IN63
instruction[17] => Equal1.IN8
instruction[17] => target_addr.DATAA
instruction[17] => Mux0.IN10
instruction[17] => Mux28.IN56
instruction[17] => Mux28.IN57
instruction[17] => Mux28.IN58
instruction[17] => Mux28.IN59
instruction[17] => Mux28.IN60
instruction[17] => Mux28.IN61
instruction[17] => Mux28.IN62
instruction[17] => Mux28.IN63
instruction[17] => Mux28.IN64
instruction[17] => Mux28.IN65
instruction[17] => Mux28.IN66
instruction[17] => Mux28.IN67
instruction[17] => Mux28.IN68
instruction[17] => reg2_addr[1].DATAIN
instruction[18] => Equal1.IN7
instruction[18] => target_addr.DATAA
instruction[18] => Mux0.IN9
instruction[18] => Mux1.IN10
instruction[18] => Mux27.IN56
instruction[18] => Mux27.IN57
instruction[18] => Mux27.IN58
instruction[18] => Mux27.IN59
instruction[18] => Mux27.IN60
instruction[18] => Mux27.IN61
instruction[18] => Mux27.IN62
instruction[18] => Mux27.IN63
instruction[18] => Mux27.IN64
instruction[18] => Mux27.IN65
instruction[18] => Mux27.IN66
instruction[18] => Mux27.IN67
instruction[18] => Mux27.IN68
instruction[18] => reg2_addr[2].DATAIN
instruction[19] => Equal1.IN6
instruction[19] => target_addr.DATAA
instruction[19] => Mux0.IN8
instruction[19] => Mux1.IN9
instruction[19] => Mux26.IN56
instruction[19] => Mux26.IN57
instruction[19] => Mux26.IN58
instruction[19] => Mux26.IN59
instruction[19] => Mux26.IN60
instruction[19] => Mux26.IN61
instruction[19] => Mux26.IN62
instruction[19] => Mux26.IN63
instruction[19] => Mux26.IN64
instruction[19] => Mux26.IN65
instruction[19] => Mux26.IN66
instruction[19] => Mux26.IN67
instruction[19] => Mux26.IN68
instruction[19] => reg2_addr[3].DATAIN
instruction[20] => Equal1.IN5
instruction[20] => target_addr.DATAA
instruction[20] => Mux1.IN8
instruction[20] => Mux25.IN56
instruction[20] => Mux25.IN57
instruction[20] => Mux25.IN58
instruction[20] => Mux25.IN59
instruction[20] => Mux25.IN60
instruction[20] => Mux25.IN61
instruction[20] => Mux25.IN62
instruction[20] => Mux25.IN63
instruction[20] => Mux25.IN64
instruction[20] => Mux25.IN65
instruction[20] => Mux25.IN66
instruction[20] => Mux25.IN67
instruction[20] => Mux25.IN68
instruction[20] => reg2_addr[4].DATAIN
instruction[21] => Equal0.IN9
instruction[21] => Equal3.IN9
instruction[21] => Equal4.IN9
instruction[21] => reg1_addr[0].DATAIN
instruction[22] => Equal0.IN8
instruction[22] => Equal3.IN8
instruction[22] => Equal4.IN8
instruction[22] => reg1_addr[1].DATAIN
instruction[23] => Equal0.IN7
instruction[23] => Equal3.IN7
instruction[23] => Equal4.IN7
instruction[23] => reg1_addr[2].DATAIN
instruction[24] => Equal0.IN6
instruction[24] => Equal3.IN6
instruction[24] => Equal4.IN6
instruction[24] => reg1_addr[3].DATAIN
instruction[25] => Equal0.IN5
instruction[25] => Equal3.IN5
instruction[25] => Equal4.IN5
instruction[25] => process_0.IN1
instruction[25] => reg1_addr[4].DATAIN
instruction[26] => Mux24.IN69
instruction[26] => Mux25.IN55
instruction[26] => Mux26.IN55
instruction[26] => Mux27.IN55
instruction[26] => Mux28.IN55
instruction[26] => Mux29.IN55
instruction[26] => Mux30.IN20
instruction[26] => Mux31.IN69
instruction[26] => Mux32.IN69
instruction[26] => Mux33.IN69
instruction[26] => Mux35.IN4
instruction[26] => Mux36.IN69
instruction[26] => Mux37.IN69
instruction[26] => Mux38.IN9
instruction[26] => Mux39.IN69
instruction[26] => Mux40.IN69
instruction[26] => Mux41.IN69
instruction[26] => Mux42.IN69
instruction[26] => Mux43.IN8
instruction[26] => Mux44.IN8
instruction[26] => Mux45.IN8
instruction[26] => Mux46.IN8
instruction[26] => Mux47.IN8
instruction[26] => Mux48.IN8
instruction[26] => Mux49.IN8
instruction[26] => Mux50.IN8
instruction[26] => Mux51.IN8
instruction[26] => Mux52.IN8
instruction[26] => Mux53.IN8
instruction[26] => Mux54.IN8
instruction[26] => Mux55.IN8
instruction[26] => Mux56.IN8
instruction[26] => Mux57.IN8
instruction[26] => Mux58.IN8
instruction[26] => Mux59.IN6
instruction[26] => Mux60.IN6
instruction[26] => Mux61.IN6
instruction[26] => Mux62.IN6
instruction[26] => Mux63.IN6
instruction[26] => Mux64.IN6
instruction[26] => Mux65.IN6
instruction[26] => Mux66.IN6
instruction[26] => Mux67.IN6
instruction[26] => Mux68.IN6
instruction[26] => Mux69.IN6
instruction[26] => Mux70.IN6
instruction[26] => Mux71.IN6
instruction[26] => Mux72.IN6
instruction[26] => Mux73.IN6
instruction[26] => Mux74.IN6
instruction[26] => Mux75.IN69
instruction[26] => Mux76.IN69
instruction[26] => Mux77.IN69
instruction[26] => Mux78.IN69
instruction[26] => Mux79.IN69
instruction[26] => Mux80.IN69
instruction[26] => Mux82.IN69
instruction[26] => Mux83.IN5
instruction[26] => Mux84.IN69
instruction[26] => Mux85.IN69
instruction[26] => Mux86.IN68
instruction[26] => Mux87.IN69
instruction[26] => Mux88.IN69
instruction[26] => Mux89.IN69
instruction[26] => Mux90.IN69
instruction[26] => Mux91.IN69
instruction[26] => Mux92.IN69
instruction[26] => Mux93.IN69
instruction[26] => Mux94.IN69
instruction[27] => Mux24.IN68
instruction[27] => Mux25.IN54
instruction[27] => Mux26.IN54
instruction[27] => Mux27.IN54
instruction[27] => Mux28.IN54
instruction[27] => Mux29.IN54
instruction[27] => Mux30.IN19
instruction[27] => Mux31.IN68
instruction[27] => Mux32.IN68
instruction[27] => Mux33.IN68
instruction[27] => Mux34.IN5
instruction[27] => Mux36.IN68
instruction[27] => Mux37.IN68
instruction[27] => Mux39.IN68
instruction[27] => Mux40.IN68
instruction[27] => Mux41.IN68
instruction[27] => Mux42.IN68
instruction[27] => Mux43.IN7
instruction[27] => Mux44.IN7
instruction[27] => Mux45.IN7
instruction[27] => Mux46.IN7
instruction[27] => Mux47.IN7
instruction[27] => Mux48.IN7
instruction[27] => Mux49.IN7
instruction[27] => Mux50.IN7
instruction[27] => Mux51.IN7
instruction[27] => Mux52.IN7
instruction[27] => Mux53.IN7
instruction[27] => Mux54.IN7
instruction[27] => Mux55.IN7
instruction[27] => Mux56.IN7
instruction[27] => Mux57.IN7
instruction[27] => Mux58.IN7
instruction[27] => Mux59.IN5
instruction[27] => Mux60.IN5
instruction[27] => Mux61.IN5
instruction[27] => Mux62.IN5
instruction[27] => Mux63.IN5
instruction[27] => Mux64.IN5
instruction[27] => Mux65.IN5
instruction[27] => Mux66.IN5
instruction[27] => Mux67.IN5
instruction[27] => Mux68.IN5
instruction[27] => Mux69.IN5
instruction[27] => Mux70.IN5
instruction[27] => Mux71.IN5
instruction[27] => Mux72.IN5
instruction[27] => Mux73.IN5
instruction[27] => Mux74.IN5
instruction[27] => Mux75.IN68
instruction[27] => Mux76.IN68
instruction[27] => Mux77.IN68
instruction[27] => Mux78.IN68
instruction[27] => Mux79.IN68
instruction[27] => Mux80.IN68
instruction[27] => Mux81.IN10
instruction[27] => Mux82.IN68
instruction[27] => Mux83.IN4
instruction[27] => Mux84.IN68
instruction[27] => Mux85.IN68
instruction[27] => Mux86.IN67
instruction[27] => Mux87.IN68
instruction[27] => Mux88.IN68
instruction[27] => Mux89.IN68
instruction[27] => Mux90.IN68
instruction[27] => Mux91.IN68
instruction[27] => Mux92.IN68
instruction[27] => Mux93.IN68
instruction[27] => Mux94.IN68
instruction[27] => mem_size[1].DATAIN
instruction[28] => Mux24.IN67
instruction[28] => Mux25.IN53
instruction[28] => Mux26.IN53
instruction[28] => Mux27.IN53
instruction[28] => Mux28.IN53
instruction[28] => Mux29.IN53
instruction[28] => Mux30.IN18
instruction[28] => Mux31.IN67
instruction[28] => Mux32.IN67
instruction[28] => Mux33.IN67
instruction[28] => Mux34.IN4
instruction[28] => Mux35.IN3
instruction[28] => Mux36.IN67
instruction[28] => Mux37.IN67
instruction[28] => Mux39.IN67
instruction[28] => Mux40.IN67
instruction[28] => Mux41.IN67
instruction[28] => Mux42.IN67
instruction[28] => Mux43.IN6
instruction[28] => Mux44.IN6
instruction[28] => Mux45.IN6
instruction[28] => Mux46.IN6
instruction[28] => Mux47.IN6
instruction[28] => Mux48.IN6
instruction[28] => Mux49.IN6
instruction[28] => Mux50.IN6
instruction[28] => Mux51.IN6
instruction[28] => Mux52.IN6
instruction[28] => Mux53.IN6
instruction[28] => Mux54.IN6
instruction[28] => Mux55.IN6
instruction[28] => Mux56.IN6
instruction[28] => Mux57.IN6
instruction[28] => Mux58.IN6
instruction[28] => Mux59.IN4
instruction[28] => Mux60.IN4
instruction[28] => Mux61.IN4
instruction[28] => Mux62.IN4
instruction[28] => Mux63.IN4
instruction[28] => Mux64.IN4
instruction[28] => Mux65.IN4
instruction[28] => Mux66.IN4
instruction[28] => Mux67.IN4
instruction[28] => Mux68.IN4
instruction[28] => Mux69.IN4
instruction[28] => Mux70.IN4
instruction[28] => Mux71.IN4
instruction[28] => Mux72.IN4
instruction[28] => Mux73.IN4
instruction[28] => Mux74.IN4
instruction[28] => Mux75.IN67
instruction[28] => Mux76.IN67
instruction[28] => Mux77.IN67
instruction[28] => Mux78.IN67
instruction[28] => Mux79.IN67
instruction[28] => Mux80.IN67
instruction[28] => Mux82.IN67
instruction[28] => Mux84.IN67
instruction[28] => Mux85.IN67
instruction[28] => Mux86.IN66
instruction[28] => Mux87.IN67
instruction[28] => Mux88.IN67
instruction[28] => Mux89.IN67
instruction[28] => Mux90.IN67
instruction[28] => Mux91.IN67
instruction[28] => Mux92.IN67
instruction[28] => Mux93.IN67
instruction[28] => Mux94.IN67
instruction[28] => branch_condition[2].DATAIN
instruction[28] => mem_read_sign_extend.DATAIN
instruction[29] => Equal2.IN3
instruction[29] => Mux24.IN66
instruction[29] => Mux25.IN52
instruction[29] => Mux26.IN52
instruction[29] => Mux27.IN52
instruction[29] => Mux28.IN52
instruction[29] => Mux29.IN52
instruction[29] => Mux30.IN17
instruction[29] => Mux31.IN66
instruction[29] => Mux32.IN66
instruction[29] => Mux33.IN66
instruction[29] => Mux36.IN66
instruction[29] => Mux37.IN66
instruction[29] => Mux38.IN8
instruction[29] => Mux39.IN66
instruction[29] => Mux40.IN66
instruction[29] => Mux41.IN66
instruction[29] => Mux42.IN66
instruction[29] => Mux43.IN5
instruction[29] => Mux44.IN5
instruction[29] => Mux45.IN5
instruction[29] => Mux46.IN5
instruction[29] => Mux47.IN5
instruction[29] => Mux48.IN5
instruction[29] => Mux49.IN5
instruction[29] => Mux50.IN5
instruction[29] => Mux51.IN5
instruction[29] => Mux52.IN5
instruction[29] => Mux53.IN5
instruction[29] => Mux54.IN5
instruction[29] => Mux55.IN5
instruction[29] => Mux56.IN5
instruction[29] => Mux57.IN5
instruction[29] => Mux58.IN5
instruction[29] => Mux59.IN3
instruction[29] => Mux60.IN3
instruction[29] => Mux61.IN3
instruction[29] => Mux62.IN3
instruction[29] => Mux63.IN3
instruction[29] => Mux64.IN3
instruction[29] => Mux65.IN3
instruction[29] => Mux66.IN3
instruction[29] => Mux67.IN3
instruction[29] => Mux68.IN3
instruction[29] => Mux69.IN3
instruction[29] => Mux70.IN3
instruction[29] => Mux71.IN3
instruction[29] => Mux72.IN3
instruction[29] => Mux73.IN3
instruction[29] => Mux74.IN3
instruction[29] => Mux75.IN66
instruction[29] => Mux76.IN66
instruction[29] => Mux77.IN66
instruction[29] => Mux78.IN66
instruction[29] => Mux79.IN66
instruction[29] => Mux80.IN66
instruction[29] => Mux82.IN66
instruction[29] => Mux84.IN66
instruction[29] => Mux85.IN66
instruction[29] => Mux86.IN65
instruction[29] => Mux87.IN66
instruction[29] => Mux88.IN66
instruction[29] => Mux89.IN66
instruction[29] => Mux90.IN66
instruction[29] => Mux91.IN66
instruction[29] => Mux92.IN66
instruction[29] => Mux93.IN66
instruction[29] => Mux94.IN66
instruction[30] => Equal2.IN2
instruction[30] => Mux0.IN2
instruction[30] => Mux0.IN3
instruction[30] => Mux0.IN4
instruction[30] => Mux0.IN5
instruction[30] => Mux0.IN6
instruction[30] => Mux0.IN7
instruction[30] => Mux24.IN65
instruction[30] => Mux25.IN51
instruction[30] => Mux26.IN51
instruction[30] => Mux27.IN51
instruction[30] => Mux28.IN51
instruction[30] => Mux29.IN51
instruction[30] => Mux30.IN16
instruction[30] => Mux31.IN65
instruction[30] => Mux32.IN65
instruction[30] => Mux33.IN10
instruction[30] => Mux33.IN11
instruction[30] => Mux33.IN12
instruction[30] => Mux33.IN13
instruction[30] => Mux33.IN14
instruction[30] => Mux33.IN15
instruction[30] => Mux33.IN16
instruction[30] => Mux33.IN17
instruction[30] => Mux33.IN18
instruction[30] => Mux33.IN19
instruction[30] => Mux33.IN20
instruction[30] => Mux33.IN21
instruction[30] => Mux33.IN22
instruction[30] => Mux33.IN23
instruction[30] => Mux33.IN24
instruction[30] => Mux33.IN25
instruction[30] => Mux33.IN26
instruction[30] => Mux33.IN27
instruction[30] => Mux33.IN28
instruction[30] => Mux33.IN29
instruction[30] => Mux33.IN30
instruction[30] => Mux33.IN31
instruction[30] => Mux33.IN32
instruction[30] => Mux33.IN33
instruction[30] => Mux33.IN34
instruction[30] => Mux33.IN35
instruction[30] => Mux33.IN36
instruction[30] => Mux33.IN37
instruction[30] => Mux33.IN38
instruction[30] => Mux33.IN39
instruction[30] => Mux33.IN40
instruction[30] => Mux33.IN41
instruction[30] => Mux33.IN42
instruction[30] => Mux33.IN43
instruction[30] => Mux33.IN44
instruction[30] => Mux33.IN45
instruction[30] => Mux33.IN46
instruction[30] => Mux33.IN47
instruction[30] => Mux33.IN48
instruction[30] => Mux33.IN49
instruction[30] => Mux33.IN50
instruction[30] => Mux33.IN51
instruction[30] => Mux33.IN52
instruction[30] => Mux33.IN53
instruction[30] => Mux33.IN54
instruction[30] => Mux33.IN55
instruction[30] => Mux33.IN56
instruction[30] => Mux33.IN57
instruction[30] => Mux33.IN58
instruction[30] => Mux33.IN59
instruction[30] => Mux33.IN60
instruction[30] => Mux33.IN61
instruction[30] => Mux33.IN62
instruction[30] => Mux33.IN63
instruction[30] => Mux33.IN64
instruction[30] => Mux33.IN65
instruction[30] => Mux36.IN65
instruction[30] => Mux37.IN65
instruction[30] => Mux38.IN7
instruction[30] => Mux39.IN65
instruction[30] => Mux40.IN65
instruction[30] => Mux41.IN65
instruction[30] => Mux42.IN65
instruction[30] => Mux43.IN4
instruction[30] => Mux44.IN4
instruction[30] => Mux45.IN4
instruction[30] => Mux46.IN4
instruction[30] => Mux47.IN4
instruction[30] => Mux48.IN4
instruction[30] => Mux49.IN4
instruction[30] => Mux50.IN4
instruction[30] => Mux51.IN4
instruction[30] => Mux52.IN4
instruction[30] => Mux53.IN4
instruction[30] => Mux54.IN4
instruction[30] => Mux55.IN4
instruction[30] => Mux56.IN4
instruction[30] => Mux57.IN4
instruction[30] => Mux58.IN4
instruction[30] => Mux59.IN2
instruction[30] => Mux60.IN2
instruction[30] => Mux61.IN2
instruction[30] => Mux62.IN2
instruction[30] => Mux63.IN2
instruction[30] => Mux64.IN2
instruction[30] => Mux65.IN2
instruction[30] => Mux66.IN2
instruction[30] => Mux67.IN2
instruction[30] => Mux68.IN2
instruction[30] => Mux69.IN2
instruction[30] => Mux70.IN2
instruction[30] => Mux71.IN2
instruction[30] => Mux72.IN2
instruction[30] => Mux73.IN2
instruction[30] => Mux74.IN2
instruction[30] => Mux75.IN65
instruction[30] => Mux76.IN65
instruction[30] => Mux77.IN65
instruction[30] => Mux78.IN65
instruction[30] => Mux79.IN65
instruction[30] => Mux80.IN65
instruction[30] => Mux81.IN9
instruction[30] => Mux82.IN65
instruction[30] => Mux84.IN65
instruction[30] => Mux85.IN65
instruction[30] => Mux86.IN64
instruction[30] => Mux87.IN65
instruction[30] => Mux88.IN65
instruction[30] => Mux89.IN65
instruction[30] => Mux90.IN65
instruction[30] => Mux91.IN65
instruction[30] => Mux92.IN65
instruction[30] => Mux93.IN65
instruction[30] => Mux94.IN65
instruction[31] => shift_fn.OUTPUTSELECT
instruction[31] => shift_fn.OUTPUTSELECT
instruction[31] => use_immediate.IN1
instruction[31] => Mux24.IN64
instruction[31] => Mux25.IN50
instruction[31] => Mux26.IN50
instruction[31] => Mux27.IN50
instruction[31] => Mux28.IN50
instruction[31] => Mux29.IN50
instruction[31] => Mux30.IN15
instruction[31] => Mux31.IN64
instruction[31] => Mux32.IN64
instruction[31] => Mux33.IN9
instruction[31] => Mux36.IN64
instruction[31] => Mux37.IN64
instruction[31] => Mux39.IN64
instruction[31] => Mux40.IN64
instruction[31] => Mux41.IN64
instruction[31] => Mux42.IN64
instruction[31] => Mux43.IN3
instruction[31] => Mux44.IN3
instruction[31] => Mux45.IN3
instruction[31] => Mux46.IN3
instruction[31] => Mux47.IN3
instruction[31] => Mux48.IN3
instruction[31] => Mux49.IN3
instruction[31] => Mux50.IN3
instruction[31] => Mux51.IN3
instruction[31] => Mux52.IN3
instruction[31] => Mux53.IN3
instruction[31] => Mux54.IN3
instruction[31] => Mux55.IN3
instruction[31] => Mux56.IN3
instruction[31] => Mux57.IN3
instruction[31] => Mux58.IN3
instruction[31] => Mux59.IN1
instruction[31] => Mux60.IN1
instruction[31] => Mux61.IN1
instruction[31] => Mux62.IN1
instruction[31] => Mux63.IN1
instruction[31] => Mux64.IN1
instruction[31] => Mux65.IN1
instruction[31] => Mux66.IN1
instruction[31] => Mux67.IN1
instruction[31] => Mux68.IN1
instruction[31] => Mux69.IN1
instruction[31] => Mux70.IN1
instruction[31] => Mux71.IN1
instruction[31] => Mux72.IN1
instruction[31] => Mux73.IN1
instruction[31] => Mux74.IN1
instruction[31] => Mux75.IN64
instruction[31] => Mux76.IN64
instruction[31] => Mux77.IN64
instruction[31] => Mux78.IN64
instruction[31] => Mux79.IN64
instruction[31] => Mux80.IN64
instruction[31] => Mux81.IN8
instruction[31] => Mux82.IN64
instruction[31] => Mux84.IN64
instruction[31] => Mux85.IN64
instruction[31] => Mux86.IN63
instruction[31] => Mux87.IN64
instruction[31] => Mux88.IN64
instruction[31] => Mux89.IN64
instruction[31] => Mux90.IN64
instruction[31] => Mux91.IN64
instruction[31] => Mux92.IN64
instruction[31] => Mux93.IN64
instruction[31] => Mux94.IN64
instruction[31] => mem_cycle.DATAIN
branch_cycle <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
branch_likely <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
branch_offset[2] <= instruction[0].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[3] <= instruction[1].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[4] <= instruction[2].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[5] <= instruction[3].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[6] <= instruction[4].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[7] <= instruction[5].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[8] <= instruction[6].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[9] <= instruction[7].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[10] <= instruction[8].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[11] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[12] <= instruction[10].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[13] <= instruction[11].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[14] <= instruction[12].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[15] <= instruction[13].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[16] <= instruction[14].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[17] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[18] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[19] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[20] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[21] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[22] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[23] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[24] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[25] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[26] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[27] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[28] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[29] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[30] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[31] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
jump_cycle <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
jump_register <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
reg1_zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
reg2_zero <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
reg1_addr[0] <= instruction[21].DB_MAX_OUTPUT_PORT_TYPE
reg1_addr[1] <= instruction[22].DB_MAX_OUTPUT_PORT_TYPE
reg1_addr[2] <= instruction[23].DB_MAX_OUTPUT_PORT_TYPE
reg1_addr[3] <= instruction[24].DB_MAX_OUTPUT_PORT_TYPE
reg1_addr[4] <= instruction[25].DB_MAX_OUTPUT_PORT_TYPE
reg2_addr[0] <= instruction[16].DB_MAX_OUTPUT_PORT_TYPE
reg2_addr[1] <= instruction[17].DB_MAX_OUTPUT_PORT_TYPE
reg2_addr[2] <= instruction[18].DB_MAX_OUTPUT_PORT_TYPE
reg2_addr[3] <= instruction[19].DB_MAX_OUTPUT_PORT_TYPE
reg2_addr[4] <= instruction[20].DB_MAX_OUTPUT_PORT_TYPE
target_addr[0] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
target_addr[1] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
target_addr[2] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
target_addr[3] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
target_addr[4] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
immediate_value[0] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
immediate_value[1] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
immediate_value[2] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
immediate_value[3] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
immediate_value[4] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
immediate_value[5] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
immediate_value[6] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
immediate_value[7] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
immediate_value[8] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
immediate_value[9] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
immediate_value[10] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
immediate_value[11] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
immediate_value[12] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
immediate_value[13] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
immediate_value[14] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
immediate_value[15] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
immediate_value[16] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
immediate_value[17] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
immediate_value[18] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
immediate_value[19] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
immediate_value[20] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
immediate_value[21] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
immediate_value[22] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
immediate_value[23] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
immediate_value[24] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
immediate_value[25] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
immediate_value[26] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
immediate_value[27] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
immediate_value[28] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
immediate_value[29] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
immediate_value[30] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
immediate_value[31] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
slt_signed <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
op_major[0] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
op_major[1] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
op_minor[0] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
op_minor[1] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
op_minor[2] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
alt_sel[0] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
alt_sel[1] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
alt_sel[2] <= <GND>
shift_fn[0] <= shift_fn.DB_MAX_OUTPUT_PORT_TYPE
shift_fn[1] <= shift_fn.DB_MAX_OUTPUT_PORT_TYPE
shift_variable <= instruction[2].DB_MAX_OUTPUT_PORT_TYPE
shift_amount[0] <= instruction[6].DB_MAX_OUTPUT_PORT_TYPE
shift_amount[1] <= instruction[7].DB_MAX_OUTPUT_PORT_TYPE
shift_amount[2] <= instruction[8].DB_MAX_OUTPUT_PORT_TYPE
shift_amount[3] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
shift_amount[4] <= instruction[10].DB_MAX_OUTPUT_PORT_TYPE
read_alt <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
use_immediate <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
ignore_reg2 <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
cmov_cycle <= <GND>
cmov_condition <= <GND>
branch_condition[0] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
branch_condition[1] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
branch_condition[2] <= instruction[28].DB_MAX_OUTPUT_PORT_TYPE
mem_cycle <= instruction[31].DB_MAX_OUTPUT_PORT_TYPE
mem_write <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
mem_size[0] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
mem_size[1] <= instruction[27].DB_MAX_OUTPUT_PORT_TYPE
mem_read_sign_extend <= instruction[28].DB_MAX_OUTPUT_PORT_TYPE
mult <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
mult_signed <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
madd <= <GND>
mul_compound <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
mthi <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
mtlo <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
ll <= <GND>
sc <= <GND>
flush_i_line <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
flush_d_line <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
latency[0] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
latency[1] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
seb_seh_cycle <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
seb_seh_select <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
exception <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
di <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
ei <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
cop0_write <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
cop0_wait <= Mux80.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile
rd1_addr[0] => R1.RADDR
rd1_addr[1] => R1.RADDR1
rd1_addr[2] => R1.RADDR2
rd1_addr[3] => R1.RADDR3
rd1_addr[4] => R1.RADDR4
rd2_addr[0] => R2.RADDR
rd2_addr[1] => R2.RADDR1
rd2_addr[2] => R2.RADDR2
rd2_addr[3] => R2.RADDR3
rd2_addr[4] => R2.RADDR4
rdd_addr[0] => ~NO_FANOUT~
rdd_addr[1] => ~NO_FANOUT~
rdd_addr[2] => ~NO_FANOUT~
rdd_addr[3] => ~NO_FANOUT~
rdd_addr[4] => ~NO_FANOUT~
wr_addr[0] => R1~4.DATAIN
wr_addr[0] => R2~5.DATAIN
wr_addr[0] => R1.WADDR
wr_addr[0] => R2.WADDR
wr_addr[1] => R1~3.DATAIN
wr_addr[1] => R2~4.DATAIN
wr_addr[1] => R1.WADDR1
wr_addr[1] => R2.WADDR1
wr_addr[2] => R1~2.DATAIN
wr_addr[2] => R2~3.DATAIN
wr_addr[2] => R1.WADDR2
wr_addr[2] => R2.WADDR2
wr_addr[3] => R1~1.DATAIN
wr_addr[3] => R2~2.DATAIN
wr_addr[3] => R1.WADDR3
wr_addr[3] => R2.WADDR3
wr_addr[4] => R1~0.DATAIN
wr_addr[4] => R2~1.DATAIN
wr_addr[4] => R1.WADDR4
wr_addr[4] => R2.WADDR4
rd1_data[0] <= R1.DATAOUT
rd1_data[1] <= R1.DATAOUT1
rd1_data[2] <= R1.DATAOUT2
rd1_data[3] <= R1.DATAOUT3
rd1_data[4] <= R1.DATAOUT4
rd1_data[5] <= R1.DATAOUT5
rd1_data[6] <= R1.DATAOUT6
rd1_data[7] <= R1.DATAOUT7
rd1_data[8] <= R1.DATAOUT8
rd1_data[9] <= R1.DATAOUT9
rd1_data[10] <= R1.DATAOUT10
rd1_data[11] <= R1.DATAOUT11
rd1_data[12] <= R1.DATAOUT12
rd1_data[13] <= R1.DATAOUT13
rd1_data[14] <= R1.DATAOUT14
rd1_data[15] <= R1.DATAOUT15
rd1_data[16] <= R1.DATAOUT16
rd1_data[17] <= R1.DATAOUT17
rd1_data[18] <= R1.DATAOUT18
rd1_data[19] <= R1.DATAOUT19
rd1_data[20] <= R1.DATAOUT20
rd1_data[21] <= R1.DATAOUT21
rd1_data[22] <= R1.DATAOUT22
rd1_data[23] <= R1.DATAOUT23
rd1_data[24] <= R1.DATAOUT24
rd1_data[25] <= R1.DATAOUT25
rd1_data[26] <= R1.DATAOUT26
rd1_data[27] <= R1.DATAOUT27
rd1_data[28] <= R1.DATAOUT28
rd1_data[29] <= R1.DATAOUT29
rd1_data[30] <= R1.DATAOUT30
rd1_data[31] <= R1.DATAOUT31
rd2_data[0] <= R2.DATAOUT
rd2_data[1] <= R2.DATAOUT1
rd2_data[2] <= R2.DATAOUT2
rd2_data[3] <= R2.DATAOUT3
rd2_data[4] <= R2.DATAOUT4
rd2_data[5] <= R2.DATAOUT5
rd2_data[6] <= R2.DATAOUT6
rd2_data[7] <= R2.DATAOUT7
rd2_data[8] <= R2.DATAOUT8
rd2_data[9] <= R2.DATAOUT9
rd2_data[10] <= R2.DATAOUT10
rd2_data[11] <= R2.DATAOUT11
rd2_data[12] <= R2.DATAOUT12
rd2_data[13] <= R2.DATAOUT13
rd2_data[14] <= R2.DATAOUT14
rd2_data[15] <= R2.DATAOUT15
rd2_data[16] <= R2.DATAOUT16
rd2_data[17] <= R2.DATAOUT17
rd2_data[18] <= R2.DATAOUT18
rd2_data[19] <= R2.DATAOUT19
rd2_data[20] <= R2.DATAOUT20
rd2_data[21] <= R2.DATAOUT21
rd2_data[22] <= R2.DATAOUT22
rd2_data[23] <= R2.DATAOUT23
rd2_data[24] <= R2.DATAOUT24
rd2_data[25] <= R2.DATAOUT25
rd2_data[26] <= R2.DATAOUT26
rd2_data[27] <= R2.DATAOUT27
rd2_data[28] <= R2.DATAOUT28
rd2_data[29] <= R2.DATAOUT29
rd2_data[30] <= R2.DATAOUT30
rd2_data[31] <= R2.DATAOUT31
rdd_data[0] <= <GND>
rdd_data[1] <= <GND>
rdd_data[2] <= <GND>
rdd_data[3] <= <GND>
rdd_data[4] <= <GND>
rdd_data[5] <= <GND>
rdd_data[6] <= <GND>
rdd_data[7] <= <GND>
rdd_data[8] <= <GND>
rdd_data[9] <= <GND>
rdd_data[10] <= <GND>
rdd_data[11] <= <GND>
rdd_data[12] <= <GND>
rdd_data[13] <= <GND>
rdd_data[14] <= <GND>
rdd_data[15] <= <GND>
rdd_data[16] <= <GND>
rdd_data[17] <= <GND>
rdd_data[18] <= <GND>
rdd_data[19] <= <GND>
rdd_data[20] <= <GND>
rdd_data[21] <= <GND>
rdd_data[22] <= <GND>
rdd_data[23] <= <GND>
rdd_data[24] <= <GND>
rdd_data[25] <= <GND>
rdd_data[26] <= <GND>
rdd_data[27] <= <GND>
rdd_data[28] <= <GND>
rdd_data[29] <= <GND>
rdd_data[30] <= <GND>
rdd_data[31] <= <GND>
wr_data[0] => R1~36.DATAIN
wr_data[0] => R2~37.DATAIN
wr_data[0] => R1.DATAIN
wr_data[0] => R2.DATAIN
wr_data[1] => R1~35.DATAIN
wr_data[1] => R2~36.DATAIN
wr_data[1] => R1.DATAIN1
wr_data[1] => R2.DATAIN1
wr_data[2] => R1~34.DATAIN
wr_data[2] => R2~35.DATAIN
wr_data[2] => R1.DATAIN2
wr_data[2] => R2.DATAIN2
wr_data[3] => R1~33.DATAIN
wr_data[3] => R2~34.DATAIN
wr_data[3] => R1.DATAIN3
wr_data[3] => R2.DATAIN3
wr_data[4] => R1~32.DATAIN
wr_data[4] => R2~33.DATAIN
wr_data[4] => R1.DATAIN4
wr_data[4] => R2.DATAIN4
wr_data[5] => R1~31.DATAIN
wr_data[5] => R2~32.DATAIN
wr_data[5] => R1.DATAIN5
wr_data[5] => R2.DATAIN5
wr_data[6] => R1~30.DATAIN
wr_data[6] => R2~31.DATAIN
wr_data[6] => R1.DATAIN6
wr_data[6] => R2.DATAIN6
wr_data[7] => R1~29.DATAIN
wr_data[7] => R2~30.DATAIN
wr_data[7] => R1.DATAIN7
wr_data[7] => R2.DATAIN7
wr_data[8] => R1~28.DATAIN
wr_data[8] => R2~29.DATAIN
wr_data[8] => R1.DATAIN8
wr_data[8] => R2.DATAIN8
wr_data[9] => R1~27.DATAIN
wr_data[9] => R2~28.DATAIN
wr_data[9] => R1.DATAIN9
wr_data[9] => R2.DATAIN9
wr_data[10] => R1~26.DATAIN
wr_data[10] => R2~27.DATAIN
wr_data[10] => R1.DATAIN10
wr_data[10] => R2.DATAIN10
wr_data[11] => R1~25.DATAIN
wr_data[11] => R2~26.DATAIN
wr_data[11] => R1.DATAIN11
wr_data[11] => R2.DATAIN11
wr_data[12] => R1~24.DATAIN
wr_data[12] => R2~25.DATAIN
wr_data[12] => R1.DATAIN12
wr_data[12] => R2.DATAIN12
wr_data[13] => R1~23.DATAIN
wr_data[13] => R2~24.DATAIN
wr_data[13] => R1.DATAIN13
wr_data[13] => R2.DATAIN13
wr_data[14] => R1~22.DATAIN
wr_data[14] => R2~23.DATAIN
wr_data[14] => R1.DATAIN14
wr_data[14] => R2.DATAIN14
wr_data[15] => R1~21.DATAIN
wr_data[15] => R2~22.DATAIN
wr_data[15] => R1.DATAIN15
wr_data[15] => R2.DATAIN15
wr_data[16] => R1~20.DATAIN
wr_data[16] => R2~21.DATAIN
wr_data[16] => R1.DATAIN16
wr_data[16] => R2.DATAIN16
wr_data[17] => R1~19.DATAIN
wr_data[17] => R2~20.DATAIN
wr_data[17] => R1.DATAIN17
wr_data[17] => R2.DATAIN17
wr_data[18] => R1~18.DATAIN
wr_data[18] => R2~19.DATAIN
wr_data[18] => R1.DATAIN18
wr_data[18] => R2.DATAIN18
wr_data[19] => R1~17.DATAIN
wr_data[19] => R2~18.DATAIN
wr_data[19] => R1.DATAIN19
wr_data[19] => R2.DATAIN19
wr_data[20] => R1~16.DATAIN
wr_data[20] => R2~17.DATAIN
wr_data[20] => R1.DATAIN20
wr_data[20] => R2.DATAIN20
wr_data[21] => R1~15.DATAIN
wr_data[21] => R2~16.DATAIN
wr_data[21] => R1.DATAIN21
wr_data[21] => R2.DATAIN21
wr_data[22] => R1~14.DATAIN
wr_data[22] => R2~15.DATAIN
wr_data[22] => R1.DATAIN22
wr_data[22] => R2.DATAIN22
wr_data[23] => R1~13.DATAIN
wr_data[23] => R2~14.DATAIN
wr_data[23] => R1.DATAIN23
wr_data[23] => R2.DATAIN23
wr_data[24] => R1~12.DATAIN
wr_data[24] => R2~13.DATAIN
wr_data[24] => R1.DATAIN24
wr_data[24] => R2.DATAIN24
wr_data[25] => R1~11.DATAIN
wr_data[25] => R2~12.DATAIN
wr_data[25] => R1.DATAIN25
wr_data[25] => R2.DATAIN25
wr_data[26] => R1~10.DATAIN
wr_data[26] => R2~11.DATAIN
wr_data[26] => R1.DATAIN26
wr_data[26] => R2.DATAIN26
wr_data[27] => R1~9.DATAIN
wr_data[27] => R2~10.DATAIN
wr_data[27] => R1.DATAIN27
wr_data[27] => R2.DATAIN27
wr_data[28] => R1~8.DATAIN
wr_data[28] => R2~9.DATAIN
wr_data[28] => R1.DATAIN28
wr_data[28] => R2.DATAIN28
wr_data[29] => R1~7.DATAIN
wr_data[29] => R2~8.DATAIN
wr_data[29] => R1.DATAIN29
wr_data[29] => R2.DATAIN29
wr_data[30] => R1~6.DATAIN
wr_data[30] => R2~7.DATAIN
wr_data[30] => R1.DATAIN30
wr_data[30] => R2.DATAIN30
wr_data[31] => R1~5.DATAIN
wr_data[31] => R2~6.DATAIN
wr_data[31] => R1.DATAIN31
wr_data[31] => R2.DATAIN31
wr_enable => R1~37.DATAIN
wr_enable => R2~0.DATAIN
wr_enable => R1.WE
wr_enable => R2.WE
rd_clk => ~NO_FANOUT~
wr_clk => R1~37.CLK
wr_clk => R1~0.CLK
wr_clk => R1~1.CLK
wr_clk => R1~2.CLK
wr_clk => R1~3.CLK
wr_clk => R1~4.CLK
wr_clk => R1~5.CLK
wr_clk => R1~6.CLK
wr_clk => R1~7.CLK
wr_clk => R1~8.CLK
wr_clk => R1~9.CLK
wr_clk => R1~10.CLK
wr_clk => R1~11.CLK
wr_clk => R1~12.CLK
wr_clk => R1~13.CLK
wr_clk => R1~14.CLK
wr_clk => R1~15.CLK
wr_clk => R1~16.CLK
wr_clk => R1~17.CLK
wr_clk => R1~18.CLK
wr_clk => R1~19.CLK
wr_clk => R1~20.CLK
wr_clk => R1~21.CLK
wr_clk => R1~22.CLK
wr_clk => R1~23.CLK
wr_clk => R1~24.CLK
wr_clk => R1~25.CLK
wr_clk => R1~26.CLK
wr_clk => R1~27.CLK
wr_clk => R1~28.CLK
wr_clk => R1~29.CLK
wr_clk => R1~30.CLK
wr_clk => R1~31.CLK
wr_clk => R1~32.CLK
wr_clk => R1~33.CLK
wr_clk => R1~34.CLK
wr_clk => R1~35.CLK
wr_clk => R1~36.CLK
wr_clk => R2~0.CLK
wr_clk => R2~1.CLK
wr_clk => R2~2.CLK
wr_clk => R2~3.CLK
wr_clk => R2~4.CLK
wr_clk => R2~5.CLK
wr_clk => R2~6.CLK
wr_clk => R2~7.CLK
wr_clk => R2~8.CLK
wr_clk => R2~9.CLK
wr_clk => R2~10.CLK
wr_clk => R2~11.CLK
wr_clk => R2~12.CLK
wr_clk => R2~13.CLK
wr_clk => R2~14.CLK
wr_clk => R2~15.CLK
wr_clk => R2~16.CLK
wr_clk => R2~17.CLK
wr_clk => R2~18.CLK
wr_clk => R2~19.CLK
wr_clk => R2~20.CLK
wr_clk => R2~21.CLK
wr_clk => R2~22.CLK
wr_clk => R2~23.CLK
wr_clk => R2~24.CLK
wr_clk => R2~25.CLK
wr_clk => R2~26.CLK
wr_clk => R2~27.CLK
wr_clk => R2~28.CLK
wr_clk => R2~29.CLK
wr_clk => R2~30.CLK
wr_clk => R2~31.CLK
wr_clk => R2~32.CLK
wr_clk => R2~33.CLK
wr_clk => R2~34.CLK
wr_clk => R2~35.CLK
wr_clk => R2~36.CLK
wr_clk => R2~37.CLK
wr_clk => R1.CLK0
wr_clk => R2.CLK0


|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|alu:alu
x[0] => x_logic.IN0
x[0] => x_logic.IN0
x[0] => x_logic.IN0
x[0] => Add0.IN66
x[0] => Add1.IN34
x[1] => x_logic.IN0
x[1] => x_logic.IN0
x[1] => x_logic.IN0
x[1] => Add0.IN65
x[1] => Add1.IN33
x[2] => x_logic.IN0
x[2] => x_logic.IN0
x[2] => x_logic.IN0
x[2] => Add0.IN64
x[2] => Add1.IN32
x[3] => x_logic.IN0
x[3] => x_logic.IN0
x[3] => x_logic.IN0
x[3] => Add0.IN63
x[3] => Add1.IN31
x[4] => x_logic.IN0
x[4] => x_logic.IN0
x[4] => x_logic.IN0
x[4] => Add0.IN62
x[4] => Add1.IN30
x[5] => x_logic.IN0
x[5] => x_logic.IN0
x[5] => x_logic.IN0
x[5] => Add0.IN61
x[5] => Add1.IN29
x[6] => x_logic.IN0
x[6] => x_logic.IN0
x[6] => x_logic.IN0
x[6] => Add0.IN60
x[6] => Add1.IN28
x[7] => x_logic.IN0
x[7] => x_logic.IN0
x[7] => x_logic.IN0
x[7] => Add0.IN59
x[7] => Add1.IN27
x[8] => x_logic.IN0
x[8] => x_logic.IN0
x[8] => x_logic.IN0
x[8] => Add0.IN58
x[8] => Add1.IN26
x[9] => x_logic.IN0
x[9] => x_logic.IN0
x[9] => x_logic.IN0
x[9] => Add0.IN57
x[9] => Add1.IN25
x[10] => x_logic.IN0
x[10] => x_logic.IN0
x[10] => x_logic.IN0
x[10] => Add0.IN56
x[10] => Add1.IN24
x[11] => x_logic.IN0
x[11] => x_logic.IN0
x[11] => x_logic.IN0
x[11] => Add0.IN55
x[11] => Add1.IN23
x[12] => x_logic.IN0
x[12] => x_logic.IN0
x[12] => x_logic.IN0
x[12] => Add0.IN54
x[12] => Add1.IN22
x[13] => x_logic.IN0
x[13] => x_logic.IN0
x[13] => x_logic.IN0
x[13] => Add0.IN53
x[13] => Add1.IN21
x[14] => x_logic.IN0
x[14] => x_logic.IN0
x[14] => x_logic.IN0
x[14] => Add0.IN52
x[14] => Add1.IN20
x[15] => x_logic.IN0
x[15] => x_logic.IN0
x[15] => x_logic.IN0
x[15] => Add0.IN51
x[15] => Add1.IN19
x[16] => x_logic.IN0
x[16] => x_logic.IN0
x[16] => x_logic.IN0
x[16] => Add0.IN50
x[16] => Add1.IN18
x[17] => x_logic.IN0
x[17] => x_logic.IN0
x[17] => x_logic.IN0
x[17] => Add0.IN49
x[17] => Add1.IN17
x[18] => x_logic.IN0
x[18] => x_logic.IN0
x[18] => x_logic.IN0
x[18] => Add0.IN48
x[18] => Add1.IN16
x[19] => x_logic.IN0
x[19] => x_logic.IN0
x[19] => x_logic.IN0
x[19] => Add0.IN47
x[19] => Add1.IN15
x[20] => x_logic.IN0
x[20] => x_logic.IN0
x[20] => x_logic.IN0
x[20] => Add0.IN46
x[20] => Add1.IN14
x[21] => x_logic.IN0
x[21] => x_logic.IN0
x[21] => x_logic.IN0
x[21] => Add0.IN45
x[21] => Add1.IN13
x[22] => x_logic.IN0
x[22] => x_logic.IN0
x[22] => x_logic.IN0
x[22] => Add0.IN44
x[22] => Add1.IN12
x[23] => x_logic.IN0
x[23] => x_logic.IN0
x[23] => x_logic.IN0
x[23] => Add0.IN43
x[23] => Add1.IN11
x[24] => x_logic.IN0
x[24] => x_logic.IN0
x[24] => x_logic.IN0
x[24] => Add0.IN42
x[24] => Add1.IN10
x[25] => x_logic.IN0
x[25] => x_logic.IN0
x[25] => x_logic.IN0
x[25] => Add0.IN41
x[25] => Add1.IN9
x[26] => x_logic.IN0
x[26] => x_logic.IN0
x[26] => x_logic.IN0
x[26] => Add0.IN40
x[26] => Add1.IN8
x[27] => x_logic.IN0
x[27] => x_logic.IN0
x[27] => x_logic.IN0
x[27] => Add0.IN39
x[27] => Add1.IN7
x[28] => x_logic.IN0
x[28] => x_logic.IN0
x[28] => x_logic.IN0
x[28] => Add0.IN38
x[28] => Add1.IN6
x[29] => x_logic.IN0
x[29] => x_logic.IN0
x[29] => x_logic.IN0
x[29] => Add0.IN37
x[29] => Add1.IN5
x[30] => x_logic.IN0
x[30] => x_logic.IN0
x[30] => x_logic.IN0
x[30] => Add0.IN36
x[30] => Add1.IN4
x[31] => x_logic.IN0
x[31] => x_logic.IN0
x[31] => x_logic.IN0
x[31] => Add0.IN35
x[31] => Add1.IN3
y[0] => x_logic.IN1
y[0] => x_logic.IN1
y[0] => x_logic.IN1
y[0] => Add1.IN66
y[0] => Add0.IN34
y[1] => x_logic.IN1
y[1] => x_logic.IN1
y[1] => x_logic.IN1
y[1] => Add1.IN65
y[1] => Add0.IN33
y[2] => x_logic.IN1
y[2] => x_logic.IN1
y[2] => x_logic.IN1
y[2] => Add1.IN64
y[2] => Add0.IN32
y[3] => x_logic.IN1
y[3] => x_logic.IN1
y[3] => x_logic.IN1
y[3] => Add1.IN63
y[3] => Add0.IN31
y[4] => x_logic.IN1
y[4] => x_logic.IN1
y[4] => x_logic.IN1
y[4] => Add1.IN62
y[4] => Add0.IN30
y[5] => x_logic.IN1
y[5] => x_logic.IN1
y[5] => x_logic.IN1
y[5] => Add1.IN61
y[5] => Add0.IN29
y[6] => x_logic.IN1
y[6] => x_logic.IN1
y[6] => x_logic.IN1
y[6] => Add1.IN60
y[6] => Add0.IN28
y[7] => x_logic.IN1
y[7] => x_logic.IN1
y[7] => x_logic.IN1
y[7] => Add1.IN59
y[7] => Add0.IN27
y[8] => x_logic.IN1
y[8] => x_logic.IN1
y[8] => x_logic.IN1
y[8] => Add1.IN58
y[8] => Add0.IN26
y[9] => x_logic.IN1
y[9] => x_logic.IN1
y[9] => x_logic.IN1
y[9] => Add1.IN57
y[9] => Add0.IN25
y[10] => x_logic.IN1
y[10] => x_logic.IN1
y[10] => x_logic.IN1
y[10] => Add1.IN56
y[10] => Add0.IN24
y[11] => x_logic.IN1
y[11] => x_logic.IN1
y[11] => x_logic.IN1
y[11] => Add1.IN55
y[11] => Add0.IN23
y[12] => x_logic.IN1
y[12] => x_logic.IN1
y[12] => x_logic.IN1
y[12] => Add1.IN54
y[12] => Add0.IN22
y[13] => x_logic.IN1
y[13] => x_logic.IN1
y[13] => x_logic.IN1
y[13] => Add1.IN53
y[13] => Add0.IN21
y[14] => x_logic.IN1
y[14] => x_logic.IN1
y[14] => x_logic.IN1
y[14] => Add1.IN52
y[14] => Add0.IN20
y[15] => x_logic.IN1
y[15] => x_logic.IN1
y[15] => x_logic.IN1
y[15] => Add1.IN51
y[15] => Add0.IN19
y[16] => x_logic.IN1
y[16] => x_logic.IN1
y[16] => x_logic.IN1
y[16] => Add1.IN50
y[16] => Add0.IN18
y[17] => x_logic.IN1
y[17] => x_logic.IN1
y[17] => x_logic.IN1
y[17] => Add1.IN49
y[17] => Add0.IN17
y[18] => x_logic.IN1
y[18] => x_logic.IN1
y[18] => x_logic.IN1
y[18] => Add1.IN48
y[18] => Add0.IN16
y[19] => x_logic.IN1
y[19] => x_logic.IN1
y[19] => x_logic.IN1
y[19] => Add1.IN47
y[19] => Add0.IN15
y[20] => x_logic.IN1
y[20] => x_logic.IN1
y[20] => x_logic.IN1
y[20] => Add1.IN46
y[20] => Add0.IN14
y[21] => x_logic.IN1
y[21] => x_logic.IN1
y[21] => x_logic.IN1
y[21] => Add1.IN45
y[21] => Add0.IN13
y[22] => x_logic.IN1
y[22] => x_logic.IN1
y[22] => x_logic.IN1
y[22] => Add1.IN44
y[22] => Add0.IN12
y[23] => x_logic.IN1
y[23] => x_logic.IN1
y[23] => x_logic.IN1
y[23] => Add1.IN43
y[23] => Add0.IN11
y[24] => x_logic.IN1
y[24] => x_logic.IN1
y[24] => x_logic.IN1
y[24] => Add1.IN42
y[24] => Add0.IN10
y[25] => x_logic.IN1
y[25] => x_logic.IN1
y[25] => x_logic.IN1
y[25] => Add1.IN41
y[25] => Add0.IN9
y[26] => x_logic.IN1
y[26] => x_logic.IN1
y[26] => x_logic.IN1
y[26] => Add1.IN40
y[26] => Add0.IN8
y[27] => x_logic.IN1
y[27] => x_logic.IN1
y[27] => x_logic.IN1
y[27] => Add1.IN39
y[27] => Add0.IN7
y[28] => x_logic.IN1
y[28] => x_logic.IN1
y[28] => x_logic.IN1
y[28] => Add1.IN38
y[28] => Add0.IN6
y[29] => x_logic.IN1
y[29] => x_logic.IN1
y[29] => x_logic.IN1
y[29] => Add1.IN37
y[29] => Add0.IN5
y[30] => x_logic.IN1
y[30] => x_logic.IN1
y[30] => x_logic.IN1
y[30] => Add1.IN36
y[30] => Add0.IN4
y[31] => x_logic.IN1
y[31] => x_logic.IN1
y[31] => x_logic.IN1
y[31] => Add1.IN35
y[31] => Add0.IN3
funct[0] => Mux0.IN5
funct[0] => Mux1.IN5
funct[0] => Mux2.IN5
funct[0] => Mux3.IN5
funct[0] => Mux4.IN5
funct[0] => Mux5.IN5
funct[0] => Mux6.IN5
funct[0] => Mux7.IN5
funct[0] => Mux8.IN5
funct[0] => Mux9.IN5
funct[0] => Mux10.IN5
funct[0] => Mux11.IN5
funct[0] => Mux12.IN5
funct[0] => Mux13.IN5
funct[0] => Mux14.IN5
funct[0] => Mux15.IN5
funct[0] => Mux16.IN5
funct[0] => Mux17.IN5
funct[0] => Mux18.IN5
funct[0] => Mux19.IN5
funct[0] => Mux20.IN5
funct[0] => Mux21.IN5
funct[0] => Mux22.IN5
funct[0] => Mux23.IN5
funct[0] => Mux24.IN5
funct[0] => Mux25.IN5
funct[0] => Mux26.IN5
funct[0] => Mux27.IN5
funct[0] => Mux28.IN5
funct[0] => Mux29.IN5
funct[0] => Mux30.IN5
funct[0] => Mux31.IN5
funct[1] => Mux0.IN4
funct[1] => Mux1.IN4
funct[1] => Mux2.IN4
funct[1] => Mux3.IN4
funct[1] => Mux4.IN4
funct[1] => Mux5.IN4
funct[1] => Mux6.IN4
funct[1] => Mux7.IN4
funct[1] => Mux8.IN4
funct[1] => Mux9.IN4
funct[1] => Mux10.IN4
funct[1] => Mux11.IN4
funct[1] => Mux12.IN4
funct[1] => Mux13.IN4
funct[1] => Mux14.IN4
funct[1] => Mux15.IN4
funct[1] => Mux16.IN4
funct[1] => Mux17.IN4
funct[1] => Mux18.IN4
funct[1] => Mux19.IN4
funct[1] => Mux20.IN4
funct[1] => Mux21.IN4
funct[1] => Mux22.IN4
funct[1] => Mux23.IN4
funct[1] => Mux24.IN4
funct[1] => Mux25.IN4
funct[1] => Mux26.IN4
funct[1] => Mux27.IN4
funct[1] => Mux28.IN4
funct[1] => Mux29.IN4
funct[1] => Mux30.IN4
funct[1] => Mux31.IN4
funct[1] => addsubx.OUTPUTSELECT
funct[1] => addsubx.OUTPUTSELECT
funct[1] => addsubx.OUTPUTSELECT
funct[1] => addsubx.OUTPUTSELECT
funct[1] => addsubx.OUTPUTSELECT
funct[1] => addsubx.OUTPUTSELECT
funct[1] => addsubx.OUTPUTSELECT
funct[1] => addsubx.OUTPUTSELECT
funct[1] => addsubx.OUTPUTSELECT
funct[1] => addsubx.OUTPUTSELECT
funct[1] => addsubx.OUTPUTSELECT
funct[1] => addsubx.OUTPUTSELECT
funct[1] => addsubx.OUTPUTSELECT
funct[1] => addsubx.OUTPUTSELECT
funct[1] => addsubx.OUTPUTSELECT
funct[1] => addsubx.OUTPUTSELECT
funct[1] => addsubx.OUTPUTSELECT
funct[1] => addsubx.OUTPUTSELECT
funct[1] => addsubx.OUTPUTSELECT
funct[1] => addsubx.OUTPUTSELECT
funct[1] => addsubx.OUTPUTSELECT
funct[1] => addsubx.OUTPUTSELECT
funct[1] => addsubx.OUTPUTSELECT
funct[1] => addsubx.OUTPUTSELECT
funct[1] => addsubx.OUTPUTSELECT
funct[1] => addsubx.OUTPUTSELECT
funct[1] => addsubx.OUTPUTSELECT
funct[1] => addsubx.OUTPUTSELECT
funct[1] => addsubx.OUTPUTSELECT
funct[1] => addsubx.OUTPUTSELECT
funct[1] => addsubx.OUTPUTSELECT
funct[1] => addsubx.OUTPUTSELECT
funct[1] => addsubx.OUTPUTSELECT
seb_seh_cycle => logic.OUTPUTSELECT
seb_seh_cycle => logic.OUTPUTSELECT
seb_seh_cycle => logic.OUTPUTSELECT
seb_seh_cycle => logic.OUTPUTSELECT
seb_seh_cycle => logic.OUTPUTSELECT
seb_seh_cycle => logic.OUTPUTSELECT
seb_seh_cycle => logic.OUTPUTSELECT
seb_seh_cycle => logic.OUTPUTSELECT
seb_seh_cycle => logic.OUTPUTSELECT
seb_seh_cycle => logic.OUTPUTSELECT
seb_seh_cycle => logic.OUTPUTSELECT
seb_seh_cycle => logic.OUTPUTSELECT
seb_seh_cycle => logic.OUTPUTSELECT
seb_seh_cycle => logic.OUTPUTSELECT
seb_seh_cycle => logic.OUTPUTSELECT
seb_seh_cycle => logic.OUTPUTSELECT
seb_seh_cycle => logic.OUTPUTSELECT
seb_seh_cycle => logic.OUTPUTSELECT
seb_seh_cycle => logic.OUTPUTSELECT
seb_seh_cycle => logic.OUTPUTSELECT
seb_seh_cycle => logic.OUTPUTSELECT
seb_seh_cycle => logic.OUTPUTSELECT
seb_seh_cycle => logic.OUTPUTSELECT
seb_seh_cycle => logic.OUTPUTSELECT
seb_seh_select => logic.OUTPUTSELECT
seb_seh_select => logic.OUTPUTSELECT
seb_seh_select => logic.OUTPUTSELECT
seb_seh_select => logic.OUTPUTSELECT
seb_seh_select => logic.OUTPUTSELECT
seb_seh_select => logic.OUTPUTSELECT
seb_seh_select => logic.OUTPUTSELECT
seb_seh_select => logic.OUTPUTSELECT
addsubx[0] <= addsubx.DB_MAX_OUTPUT_PORT_TYPE
addsubx[1] <= addsubx.DB_MAX_OUTPUT_PORT_TYPE
addsubx[2] <= addsubx.DB_MAX_OUTPUT_PORT_TYPE
addsubx[3] <= addsubx.DB_MAX_OUTPUT_PORT_TYPE
addsubx[4] <= addsubx.DB_MAX_OUTPUT_PORT_TYPE
addsubx[5] <= addsubx.DB_MAX_OUTPUT_PORT_TYPE
addsubx[6] <= addsubx.DB_MAX_OUTPUT_PORT_TYPE
addsubx[7] <= addsubx.DB_MAX_OUTPUT_PORT_TYPE
addsubx[8] <= addsubx.DB_MAX_OUTPUT_PORT_TYPE
addsubx[9] <= addsubx.DB_MAX_OUTPUT_PORT_TYPE
addsubx[10] <= addsubx.DB_MAX_OUTPUT_PORT_TYPE
addsubx[11] <= addsubx.DB_MAX_OUTPUT_PORT_TYPE
addsubx[12] <= addsubx.DB_MAX_OUTPUT_PORT_TYPE
addsubx[13] <= addsubx.DB_MAX_OUTPUT_PORT_TYPE
addsubx[14] <= addsubx.DB_MAX_OUTPUT_PORT_TYPE
addsubx[15] <= addsubx.DB_MAX_OUTPUT_PORT_TYPE
addsubx[16] <= addsubx.DB_MAX_OUTPUT_PORT_TYPE
addsubx[17] <= addsubx.DB_MAX_OUTPUT_PORT_TYPE
addsubx[18] <= addsubx.DB_MAX_OUTPUT_PORT_TYPE
addsubx[19] <= addsubx.DB_MAX_OUTPUT_PORT_TYPE
addsubx[20] <= addsubx.DB_MAX_OUTPUT_PORT_TYPE
addsubx[21] <= addsubx.DB_MAX_OUTPUT_PORT_TYPE
addsubx[22] <= addsubx.DB_MAX_OUTPUT_PORT_TYPE
addsubx[23] <= addsubx.DB_MAX_OUTPUT_PORT_TYPE
addsubx[24] <= addsubx.DB_MAX_OUTPUT_PORT_TYPE
addsubx[25] <= addsubx.DB_MAX_OUTPUT_PORT_TYPE
addsubx[26] <= addsubx.DB_MAX_OUTPUT_PORT_TYPE
addsubx[27] <= addsubx.DB_MAX_OUTPUT_PORT_TYPE
addsubx[28] <= addsubx.DB_MAX_OUTPUT_PORT_TYPE
addsubx[29] <= addsubx.DB_MAX_OUTPUT_PORT_TYPE
addsubx[30] <= addsubx.DB_MAX_OUTPUT_PORT_TYPE
addsubx[31] <= addsubx.DB_MAX_OUTPUT_PORT_TYPE
addsubx[32] <= addsubx.DB_MAX_OUTPUT_PORT_TYPE
logic[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
logic[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
logic[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
logic[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
logic[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
logic[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
logic[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
logic[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
logic[8] <= logic.DB_MAX_OUTPUT_PORT_TYPE
logic[9] <= logic.DB_MAX_OUTPUT_PORT_TYPE
logic[10] <= logic.DB_MAX_OUTPUT_PORT_TYPE
logic[11] <= logic.DB_MAX_OUTPUT_PORT_TYPE
logic[12] <= logic.DB_MAX_OUTPUT_PORT_TYPE
logic[13] <= logic.DB_MAX_OUTPUT_PORT_TYPE
logic[14] <= logic.DB_MAX_OUTPUT_PORT_TYPE
logic[15] <= logic.DB_MAX_OUTPUT_PORT_TYPE
logic[16] <= logic.DB_MAX_OUTPUT_PORT_TYPE
logic[17] <= logic.DB_MAX_OUTPUT_PORT_TYPE
logic[18] <= logic.DB_MAX_OUTPUT_PORT_TYPE
logic[19] <= logic.DB_MAX_OUTPUT_PORT_TYPE
logic[20] <= logic.DB_MAX_OUTPUT_PORT_TYPE
logic[21] <= logic.DB_MAX_OUTPUT_PORT_TYPE
logic[22] <= logic.DB_MAX_OUTPUT_PORT_TYPE
logic[23] <= logic.DB_MAX_OUTPUT_PORT_TYPE
logic[24] <= logic.DB_MAX_OUTPUT_PORT_TYPE
logic[25] <= logic.DB_MAX_OUTPUT_PORT_TYPE
logic[26] <= logic.DB_MAX_OUTPUT_PORT_TYPE
logic[27] <= logic.DB_MAX_OUTPUT_PORT_TYPE
logic[28] <= logic.DB_MAX_OUTPUT_PORT_TYPE
logic[29] <= logic.DB_MAX_OUTPUT_PORT_TYPE
logic[30] <= logic.DB_MAX_OUTPUT_PORT_TYPE
logic[31] <= logic.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|shift:shift
shamt_8_16[0] => sel8[1].OUTPUTSELECT
shamt_8_16[0] => sel8[0].OUTPUTSELECT
shamt_8_16[1] => sel16[1].OUTPUTSELECT
shamt_8_16[1] => sel16[0].OUTPUTSELECT
shamt_1_2_4[0] => sel1[1].OUTPUTSELECT
shamt_1_2_4[0] => sel1[0].OUTPUTSELECT
shamt_1_2_4[1] => sel2[1].OUTPUTSELECT
shamt_1_2_4[1] => sel2[0].OUTPUTSELECT
shamt_1_2_4[2] => sel4[1].OUTPUTSELECT
shamt_1_2_4[2] => sel4[0].OUTPUTSELECT
funct_8_16[0] => sel8[0].DATAB
funct_8_16[0] => sel16[0].DATAB
funct_8_16[1] => sel8[1].DATAB
funct_8_16[1] => sel16[1].DATAB
funct_1_2_4[0] => sel1[0].DATAB
funct_1_2_4[0] => sel2[0].DATAB
funct_1_2_4[0] => sel4[0].DATAB
funct_1_2_4[1] => sel1[1].DATAB
funct_1_2_4[1] => sel2[1].DATAB
funct_1_2_4[1] => sel4[1].DATAB
stage8_in[0] => Mux23.IN3
stage8_in[0] => Mux31.IN3
stage8_in[1] => Mux22.IN3
stage8_in[1] => Mux30.IN3
stage8_in[2] => Mux21.IN3
stage8_in[2] => Mux29.IN3
stage8_in[3] => Mux20.IN3
stage8_in[3] => Mux28.IN3
stage8_in[4] => Mux19.IN3
stage8_in[4] => Mux27.IN3
stage8_in[5] => Mux18.IN3
stage8_in[5] => Mux26.IN3
stage8_in[6] => Mux17.IN3
stage8_in[6] => Mux25.IN3
stage8_in[7] => Mux16.IN3
stage8_in[7] => Mux24.IN3
stage8_in[8] => Mux15.IN3
stage8_in[8] => Mux23.IN2
stage8_in[8] => Mux31.IN1
stage8_in[8] => Mux31.IN2
stage8_in[9] => Mux14.IN3
stage8_in[9] => Mux22.IN2
stage8_in[9] => Mux30.IN1
stage8_in[9] => Mux30.IN2
stage8_in[10] => Mux13.IN3
stage8_in[10] => Mux21.IN2
stage8_in[10] => Mux29.IN1
stage8_in[10] => Mux29.IN2
stage8_in[11] => Mux12.IN3
stage8_in[11] => Mux20.IN2
stage8_in[11] => Mux28.IN1
stage8_in[11] => Mux28.IN2
stage8_in[12] => Mux11.IN3
stage8_in[12] => Mux19.IN2
stage8_in[12] => Mux27.IN1
stage8_in[12] => Mux27.IN2
stage8_in[13] => Mux10.IN3
stage8_in[13] => Mux18.IN2
stage8_in[13] => Mux26.IN1
stage8_in[13] => Mux26.IN2
stage8_in[14] => Mux9.IN3
stage8_in[14] => Mux17.IN2
stage8_in[14] => Mux25.IN1
stage8_in[14] => Mux25.IN2
stage8_in[15] => Mux8.IN3
stage8_in[15] => Mux16.IN2
stage8_in[15] => Mux24.IN1
stage8_in[15] => Mux24.IN2
stage8_in[16] => Mux7.IN3
stage8_in[16] => Mux15.IN2
stage8_in[16] => Mux23.IN0
stage8_in[16] => Mux23.IN1
stage8_in[17] => Mux6.IN3
stage8_in[17] => Mux14.IN2
stage8_in[17] => Mux22.IN0
stage8_in[17] => Mux22.IN1
stage8_in[18] => Mux5.IN3
stage8_in[18] => Mux13.IN2
stage8_in[18] => Mux21.IN0
stage8_in[18] => Mux21.IN1
stage8_in[19] => Mux4.IN3
stage8_in[19] => Mux12.IN2
stage8_in[19] => Mux20.IN0
stage8_in[19] => Mux20.IN1
stage8_in[20] => Mux3.IN3
stage8_in[20] => Mux11.IN2
stage8_in[20] => Mux19.IN0
stage8_in[20] => Mux19.IN1
stage8_in[21] => Mux2.IN3
stage8_in[21] => Mux10.IN2
stage8_in[21] => Mux18.IN0
stage8_in[21] => Mux18.IN1
stage8_in[22] => Mux1.IN3
stage8_in[22] => Mux9.IN2
stage8_in[22] => Mux17.IN0
stage8_in[22] => Mux17.IN1
stage8_in[23] => Mux0.IN3
stage8_in[23] => Mux8.IN2
stage8_in[23] => Mux16.IN0
stage8_in[23] => Mux16.IN1
stage8_in[24] => Mux7.IN2
stage8_in[24] => Mux15.IN0
stage8_in[24] => Mux15.IN1
stage8_in[25] => Mux6.IN2
stage8_in[25] => Mux14.IN0
stage8_in[25] => Mux14.IN1
stage8_in[26] => Mux5.IN2
stage8_in[26] => Mux13.IN0
stage8_in[26] => Mux13.IN1
stage8_in[27] => Mux4.IN2
stage8_in[27] => Mux12.IN0
stage8_in[27] => Mux12.IN1
stage8_in[28] => Mux3.IN2
stage8_in[28] => Mux11.IN0
stage8_in[28] => Mux11.IN1
stage8_in[29] => Mux2.IN2
stage8_in[29] => Mux10.IN0
stage8_in[29] => Mux10.IN1
stage8_in[30] => Mux1.IN2
stage8_in[30] => Mux9.IN0
stage8_in[30] => Mux9.IN1
stage8_in[31] => Mux0.IN1
stage8_in[31] => Mux0.IN2
stage8_in[31] => Mux1.IN1
stage8_in[31] => Mux2.IN1
stage8_in[31] => Mux3.IN1
stage8_in[31] => Mux4.IN1
stage8_in[31] => Mux5.IN1
stage8_in[31] => Mux6.IN1
stage8_in[31] => Mux7.IN1
stage8_in[31] => Mux8.IN0
stage8_in[31] => Mux8.IN1
stage1_in[0] => Mux94.IN3
stage1_in[0] => Mux95.IN3
stage1_in[1] => Mux93.IN3
stage1_in[1] => Mux94.IN2
stage1_in[1] => Mux95.IN1
stage1_in[1] => Mux95.IN2
stage1_in[2] => Mux92.IN3
stage1_in[2] => Mux93.IN2
stage1_in[2] => Mux94.IN0
stage1_in[2] => Mux94.IN1
stage1_in[3] => Mux91.IN3
stage1_in[3] => Mux92.IN2
stage1_in[3] => Mux93.IN0
stage1_in[3] => Mux93.IN1
stage1_in[4] => Mux90.IN3
stage1_in[4] => Mux91.IN2
stage1_in[4] => Mux92.IN0
stage1_in[4] => Mux92.IN1
stage1_in[5] => Mux89.IN3
stage1_in[5] => Mux90.IN2
stage1_in[5] => Mux91.IN0
stage1_in[5] => Mux91.IN1
stage1_in[6] => Mux88.IN3
stage1_in[6] => Mux89.IN2
stage1_in[6] => Mux90.IN0
stage1_in[6] => Mux90.IN1
stage1_in[7] => Mux87.IN3
stage1_in[7] => Mux88.IN2
stage1_in[7] => Mux89.IN0
stage1_in[7] => Mux89.IN1
stage1_in[8] => Mux86.IN3
stage1_in[8] => Mux87.IN2
stage1_in[8] => Mux88.IN0
stage1_in[8] => Mux88.IN1
stage1_in[9] => Mux85.IN3
stage1_in[9] => Mux86.IN2
stage1_in[9] => Mux87.IN0
stage1_in[9] => Mux87.IN1
stage1_in[10] => Mux84.IN3
stage1_in[10] => Mux85.IN2
stage1_in[10] => Mux86.IN0
stage1_in[10] => Mux86.IN1
stage1_in[11] => Mux83.IN3
stage1_in[11] => Mux84.IN2
stage1_in[11] => Mux85.IN0
stage1_in[11] => Mux85.IN1
stage1_in[12] => Mux82.IN3
stage1_in[12] => Mux83.IN2
stage1_in[12] => Mux84.IN0
stage1_in[12] => Mux84.IN1
stage1_in[13] => Mux81.IN3
stage1_in[13] => Mux82.IN2
stage1_in[13] => Mux83.IN0
stage1_in[13] => Mux83.IN1
stage1_in[14] => Mux80.IN3
stage1_in[14] => Mux81.IN2
stage1_in[14] => Mux82.IN0
stage1_in[14] => Mux82.IN1
stage1_in[15] => Mux79.IN3
stage1_in[15] => Mux80.IN2
stage1_in[15] => Mux81.IN0
stage1_in[15] => Mux81.IN1
stage1_in[16] => Mux78.IN3
stage1_in[16] => Mux79.IN2
stage1_in[16] => Mux80.IN0
stage1_in[16] => Mux80.IN1
stage1_in[17] => Mux77.IN3
stage1_in[17] => Mux78.IN2
stage1_in[17] => Mux79.IN0
stage1_in[17] => Mux79.IN1
stage1_in[18] => Mux76.IN3
stage1_in[18] => Mux77.IN2
stage1_in[18] => Mux78.IN0
stage1_in[18] => Mux78.IN1
stage1_in[19] => Mux75.IN3
stage1_in[19] => Mux76.IN2
stage1_in[19] => Mux77.IN0
stage1_in[19] => Mux77.IN1
stage1_in[20] => Mux74.IN3
stage1_in[20] => Mux75.IN2
stage1_in[20] => Mux76.IN0
stage1_in[20] => Mux76.IN1
stage1_in[21] => Mux73.IN3
stage1_in[21] => Mux74.IN2
stage1_in[21] => Mux75.IN0
stage1_in[21] => Mux75.IN1
stage1_in[22] => Mux72.IN3
stage1_in[22] => Mux73.IN2
stage1_in[22] => Mux74.IN0
stage1_in[22] => Mux74.IN1
stage1_in[23] => Mux71.IN3
stage1_in[23] => Mux72.IN2
stage1_in[23] => Mux73.IN0
stage1_in[23] => Mux73.IN1
stage1_in[24] => Mux70.IN3
stage1_in[24] => Mux71.IN2
stage1_in[24] => Mux72.IN0
stage1_in[24] => Mux72.IN1
stage1_in[25] => Mux69.IN3
stage1_in[25] => Mux70.IN2
stage1_in[25] => Mux71.IN0
stage1_in[25] => Mux71.IN1
stage1_in[26] => Mux68.IN3
stage1_in[26] => Mux69.IN2
stage1_in[26] => Mux70.IN0
stage1_in[26] => Mux70.IN1
stage1_in[27] => Mux67.IN3
stage1_in[27] => Mux68.IN2
stage1_in[27] => Mux69.IN0
stage1_in[27] => Mux69.IN1
stage1_in[28] => Mux66.IN3
stage1_in[28] => Mux67.IN2
stage1_in[28] => Mux68.IN0
stage1_in[28] => Mux68.IN1
stage1_in[29] => Mux65.IN3
stage1_in[29] => Mux66.IN2
stage1_in[29] => Mux67.IN0
stage1_in[29] => Mux67.IN1
stage1_in[30] => Mux64.IN3
stage1_in[30] => Mux65.IN2
stage1_in[30] => Mux66.IN0
stage1_in[30] => Mux66.IN1
stage1_in[31] => Mux64.IN1
stage1_in[31] => Mux64.IN2
stage1_in[31] => Mux65.IN0
stage1_in[31] => Mux65.IN1
stage16_out[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
stage16_out[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
stage16_out[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
stage16_out[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
stage16_out[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
stage16_out[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
stage16_out[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
stage16_out[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
stage16_out[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
stage16_out[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
stage16_out[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
stage16_out[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
stage16_out[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
stage16_out[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
stage16_out[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
stage16_out[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
stage16_out[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
stage16_out[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
stage16_out[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
stage16_out[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
stage16_out[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
stage16_out[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
stage16_out[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
stage16_out[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
stage16_out[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
stage16_out[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
stage16_out[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
stage16_out[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
stage16_out[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
stage16_out[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
stage16_out[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
stage16_out[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
stage4_out[0] <= Mux159.DB_MAX_OUTPUT_PORT_TYPE
stage4_out[1] <= Mux158.DB_MAX_OUTPUT_PORT_TYPE
stage4_out[2] <= Mux157.DB_MAX_OUTPUT_PORT_TYPE
stage4_out[3] <= Mux156.DB_MAX_OUTPUT_PORT_TYPE
stage4_out[4] <= Mux155.DB_MAX_OUTPUT_PORT_TYPE
stage4_out[5] <= Mux154.DB_MAX_OUTPUT_PORT_TYPE
stage4_out[6] <= Mux153.DB_MAX_OUTPUT_PORT_TYPE
stage4_out[7] <= Mux152.DB_MAX_OUTPUT_PORT_TYPE
stage4_out[8] <= Mux151.DB_MAX_OUTPUT_PORT_TYPE
stage4_out[9] <= Mux150.DB_MAX_OUTPUT_PORT_TYPE
stage4_out[10] <= Mux149.DB_MAX_OUTPUT_PORT_TYPE
stage4_out[11] <= Mux148.DB_MAX_OUTPUT_PORT_TYPE
stage4_out[12] <= Mux147.DB_MAX_OUTPUT_PORT_TYPE
stage4_out[13] <= Mux146.DB_MAX_OUTPUT_PORT_TYPE
stage4_out[14] <= Mux145.DB_MAX_OUTPUT_PORT_TYPE
stage4_out[15] <= Mux144.DB_MAX_OUTPUT_PORT_TYPE
stage4_out[16] <= Mux143.DB_MAX_OUTPUT_PORT_TYPE
stage4_out[17] <= Mux142.DB_MAX_OUTPUT_PORT_TYPE
stage4_out[18] <= Mux141.DB_MAX_OUTPUT_PORT_TYPE
stage4_out[19] <= Mux140.DB_MAX_OUTPUT_PORT_TYPE
stage4_out[20] <= Mux139.DB_MAX_OUTPUT_PORT_TYPE
stage4_out[21] <= Mux138.DB_MAX_OUTPUT_PORT_TYPE
stage4_out[22] <= Mux137.DB_MAX_OUTPUT_PORT_TYPE
stage4_out[23] <= Mux136.DB_MAX_OUTPUT_PORT_TYPE
stage4_out[24] <= Mux135.DB_MAX_OUTPUT_PORT_TYPE
stage4_out[25] <= Mux134.DB_MAX_OUTPUT_PORT_TYPE
stage4_out[26] <= Mux133.DB_MAX_OUTPUT_PORT_TYPE
stage4_out[27] <= Mux132.DB_MAX_OUTPUT_PORT_TYPE
stage4_out[28] <= Mux131.DB_MAX_OUTPUT_PORT_TYPE
stage4_out[29] <= Mux130.DB_MAX_OUTPUT_PORT_TYPE
stage4_out[30] <= Mux129.DB_MAX_OUTPUT_PORT_TYPE
stage4_out[31] <= Mux128.DB_MAX_OUTPUT_PORT_TYPE
mem_multicycle_lh_lb => ~NO_FANOUT~
mem_read_sign_extend_multicycle => ~NO_FANOUT~
mem_size_multicycle => ~NO_FANOUT~


|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|loadalign:\G_pipelined_load_aligner:loadalign
mem_read_sign_extend_pipelined => mem_align_out.OUTPUTSELECT
mem_read_sign_extend_pipelined => mem_align_out.OUTPUTSELECT
mem_addr_offset[0] => Mux0.IN1
mem_addr_offset[0] => Mux1.IN1
mem_addr_offset[0] => Mux2.IN1
mem_addr_offset[0] => Mux3.IN1
mem_addr_offset[0] => Mux4.IN1
mem_addr_offset[0] => Mux5.IN1
mem_addr_offset[0] => Mux6.IN1
mem_addr_offset[0] => Mux7.IN1
mem_addr_offset[1] => Mux0.IN0
mem_addr_offset[1] => Mux1.IN0
mem_addr_offset[1] => Mux2.IN0
mem_addr_offset[1] => Mux3.IN0
mem_addr_offset[1] => Mux4.IN0
mem_addr_offset[1] => Mux5.IN0
mem_addr_offset[1] => Mux6.IN0
mem_addr_offset[1] => Mux7.IN0
mem_addr_offset[1] => mem_align_tmp_h[15].OUTPUTSELECT
mem_addr_offset[1] => mem_align_tmp_h[14].OUTPUTSELECT
mem_addr_offset[1] => mem_align_tmp_h[13].OUTPUTSELECT
mem_addr_offset[1] => mem_align_tmp_h[12].OUTPUTSELECT
mem_addr_offset[1] => mem_align_tmp_h[11].OUTPUTSELECT
mem_addr_offset[1] => mem_align_tmp_h[10].OUTPUTSELECT
mem_addr_offset[1] => mem_align_tmp_h[9].OUTPUTSELECT
mem_addr_offset[1] => mem_align_tmp_h[8].OUTPUTSELECT
mem_addr_offset[1] => mem_align_tmp_h[7].OUTPUTSELECT
mem_addr_offset[1] => mem_align_tmp_h[6].OUTPUTSELECT
mem_addr_offset[1] => mem_align_tmp_h[5].OUTPUTSELECT
mem_addr_offset[1] => mem_align_tmp_h[4].OUTPUTSELECT
mem_addr_offset[1] => mem_align_tmp_h[3].OUTPUTSELECT
mem_addr_offset[1] => mem_align_tmp_h[2].OUTPUTSELECT
mem_addr_offset[1] => mem_align_tmp_h[1].OUTPUTSELECT
mem_addr_offset[1] => mem_align_tmp_h[0].OUTPUTSELECT
mem_size_pipelined[0] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[0] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[0] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[0] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[0] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[0] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[0] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[0] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[0] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[0] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[0] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[0] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[0] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[0] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[0] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[0] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[0] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[1] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[1] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[1] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[1] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[1] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[1] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[1] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[1] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[1] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[1] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[1] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[1] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[1] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[1] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[1] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[1] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[1] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[1] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[1] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[1] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[1] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[1] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[1] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[1] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[1] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[1] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[1] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[1] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[1] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[1] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[1] => mem_align_out.OUTPUTSELECT
mem_size_pipelined[1] => mem_align_out.OUTPUTSELECT
mem_align_in[0] => Mux7.IN5
mem_align_in[0] => mem_align_tmp_h[0].DATAA
mem_align_in[1] => Mux6.IN5
mem_align_in[1] => mem_align_tmp_h[1].DATAA
mem_align_in[2] => Mux5.IN5
mem_align_in[2] => mem_align_tmp_h[2].DATAA
mem_align_in[3] => Mux4.IN5
mem_align_in[3] => mem_align_tmp_h[3].DATAA
mem_align_in[4] => Mux3.IN5
mem_align_in[4] => mem_align_tmp_h[4].DATAA
mem_align_in[5] => Mux2.IN5
mem_align_in[5] => mem_align_tmp_h[5].DATAA
mem_align_in[6] => Mux1.IN5
mem_align_in[6] => mem_align_tmp_h[6].DATAA
mem_align_in[7] => Mux0.IN5
mem_align_in[7] => mem_align_tmp_h[7].DATAA
mem_align_in[8] => Mux7.IN4
mem_align_in[8] => mem_align_tmp_h[8].DATAA
mem_align_in[8] => mem_align_out.DATAB
mem_align_in[9] => Mux6.IN4
mem_align_in[9] => mem_align_tmp_h[9].DATAA
mem_align_in[9] => mem_align_out.DATAB
mem_align_in[10] => Mux5.IN4
mem_align_in[10] => mem_align_tmp_h[10].DATAA
mem_align_in[10] => mem_align_out.DATAB
mem_align_in[11] => Mux4.IN4
mem_align_in[11] => mem_align_tmp_h[11].DATAA
mem_align_in[11] => mem_align_out.DATAB
mem_align_in[12] => Mux3.IN4
mem_align_in[12] => mem_align_tmp_h[12].DATAA
mem_align_in[12] => mem_align_out.DATAB
mem_align_in[13] => Mux2.IN4
mem_align_in[13] => mem_align_tmp_h[13].DATAA
mem_align_in[13] => mem_align_out.DATAB
mem_align_in[14] => Mux1.IN4
mem_align_in[14] => mem_align_tmp_h[14].DATAA
mem_align_in[14] => mem_align_out.DATAB
mem_align_in[15] => Mux0.IN4
mem_align_in[15] => mem_align_tmp_h[15].DATAA
mem_align_in[15] => mem_align_out.DATAB
mem_align_in[16] => Mux7.IN3
mem_align_in[16] => mem_align_tmp_h[0].DATAB
mem_align_in[16] => mem_align_out.DATAB
mem_align_in[17] => Mux6.IN3
mem_align_in[17] => mem_align_tmp_h[1].DATAB
mem_align_in[17] => mem_align_out.DATAB
mem_align_in[18] => Mux5.IN3
mem_align_in[18] => mem_align_tmp_h[2].DATAB
mem_align_in[18] => mem_align_out.DATAB
mem_align_in[19] => Mux4.IN3
mem_align_in[19] => mem_align_tmp_h[3].DATAB
mem_align_in[19] => mem_align_out.DATAB
mem_align_in[20] => Mux3.IN3
mem_align_in[20] => mem_align_tmp_h[4].DATAB
mem_align_in[20] => mem_align_out.DATAB
mem_align_in[21] => Mux2.IN3
mem_align_in[21] => mem_align_tmp_h[5].DATAB
mem_align_in[21] => mem_align_out.DATAB
mem_align_in[22] => Mux1.IN3
mem_align_in[22] => mem_align_tmp_h[6].DATAB
mem_align_in[22] => mem_align_out.DATAB
mem_align_in[23] => Mux0.IN3
mem_align_in[23] => mem_align_tmp_h[7].DATAB
mem_align_in[23] => mem_align_out.DATAB
mem_align_in[24] => Mux7.IN2
mem_align_in[24] => mem_align_tmp_h[8].DATAB
mem_align_in[24] => mem_align_out.DATAB
mem_align_in[25] => Mux6.IN2
mem_align_in[25] => mem_align_tmp_h[9].DATAB
mem_align_in[25] => mem_align_out.DATAB
mem_align_in[26] => Mux5.IN2
mem_align_in[26] => mem_align_tmp_h[10].DATAB
mem_align_in[26] => mem_align_out.DATAB
mem_align_in[27] => Mux4.IN2
mem_align_in[27] => mem_align_tmp_h[11].DATAB
mem_align_in[27] => mem_align_out.DATAB
mem_align_in[28] => Mux3.IN2
mem_align_in[28] => mem_align_tmp_h[12].DATAB
mem_align_in[28] => mem_align_out.DATAB
mem_align_in[29] => Mux2.IN2
mem_align_in[29] => mem_align_tmp_h[13].DATAB
mem_align_in[29] => mem_align_out.DATAB
mem_align_in[30] => Mux1.IN2
mem_align_in[30] => mem_align_tmp_h[14].DATAB
mem_align_in[30] => mem_align_out.DATAB
mem_align_in[31] => Mux0.IN2
mem_align_in[31] => mem_align_tmp_h[15].DATAB
mem_align_in[31] => mem_align_out.DATAB
mem_align_out[0] <= mem_align_out.DB_MAX_OUTPUT_PORT_TYPE
mem_align_out[1] <= mem_align_out.DB_MAX_OUTPUT_PORT_TYPE
mem_align_out[2] <= mem_align_out.DB_MAX_OUTPUT_PORT_TYPE
mem_align_out[3] <= mem_align_out.DB_MAX_OUTPUT_PORT_TYPE
mem_align_out[4] <= mem_align_out.DB_MAX_OUTPUT_PORT_TYPE
mem_align_out[5] <= mem_align_out.DB_MAX_OUTPUT_PORT_TYPE
mem_align_out[6] <= mem_align_out.DB_MAX_OUTPUT_PORT_TYPE
mem_align_out[7] <= mem_align_out.DB_MAX_OUTPUT_PORT_TYPE
mem_align_out[8] <= mem_align_out.DB_MAX_OUTPUT_PORT_TYPE
mem_align_out[9] <= mem_align_out.DB_MAX_OUTPUT_PORT_TYPE
mem_align_out[10] <= mem_align_out.DB_MAX_OUTPUT_PORT_TYPE
mem_align_out[11] <= mem_align_out.DB_MAX_OUTPUT_PORT_TYPE
mem_align_out[12] <= mem_align_out.DB_MAX_OUTPUT_PORT_TYPE
mem_align_out[13] <= mem_align_out.DB_MAX_OUTPUT_PORT_TYPE
mem_align_out[14] <= mem_align_out.DB_MAX_OUTPUT_PORT_TYPE
mem_align_out[15] <= mem_align_out.DB_MAX_OUTPUT_PORT_TYPE
mem_align_out[16] <= mem_align_out.DB_MAX_OUTPUT_PORT_TYPE
mem_align_out[17] <= mem_align_out.DB_MAX_OUTPUT_PORT_TYPE
mem_align_out[18] <= mem_align_out.DB_MAX_OUTPUT_PORT_TYPE
mem_align_out[19] <= mem_align_out.DB_MAX_OUTPUT_PORT_TYPE
mem_align_out[20] <= mem_align_out.DB_MAX_OUTPUT_PORT_TYPE
mem_align_out[21] <= mem_align_out.DB_MAX_OUTPUT_PORT_TYPE
mem_align_out[22] <= mem_align_out.DB_MAX_OUTPUT_PORT_TYPE
mem_align_out[23] <= mem_align_out.DB_MAX_OUTPUT_PORT_TYPE
mem_align_out[24] <= mem_align_out.DB_MAX_OUTPUT_PORT_TYPE
mem_align_out[25] <= mem_align_out.DB_MAX_OUTPUT_PORT_TYPE
mem_align_out[26] <= mem_align_out.DB_MAX_OUTPUT_PORT_TYPE
mem_align_out[27] <= mem_align_out.DB_MAX_OUTPUT_PORT_TYPE
mem_align_out[28] <= mem_align_out.DB_MAX_OUTPUT_PORT_TYPE
mem_align_out[29] <= mem_align_out.DB_MAX_OUTPUT_PORT_TYPE
mem_align_out[30] <= mem_align_out.DB_MAX_OUTPUT_PORT_TYPE
mem_align_out[31] <= mem_align_out.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|mul:multiplier
clk => R_cmp[0].CLK
clk => R_cmp[1].CLK
clk => R_cmp[2].CLK
clk => R_cmp[3].CLK
clk => R_cmp[4].CLK
clk => R_cmp[5].CLK
clk => R_cmp[6].CLK
clk => R_cmp[7].CLK
clk => R_cmp[8].CLK
clk => R_cmp[9].CLK
clk => R_cmp[10].CLK
clk => R_cmp[11].CLK
clk => R_cmp[12].CLK
clk => R_cmp[13].CLK
clk => R_cmp[14].CLK
clk => R_cmp[15].CLK
clk => R_cmp[16].CLK
clk => R_cmp[17].CLK
clk => R_cmp[18].CLK
clk => R_cmp[19].CLK
clk => R_cmp[20].CLK
clk => R_cmp[21].CLK
clk => R_cmp[22].CLK
clk => R_cmp[23].CLK
clk => R_cmp[24].CLK
clk => R_cmp[25].CLK
clk => R_cmp[26].CLK
clk => R_cmp[27].CLK
clk => R_cmp[28].CLK
clk => R_cmp[29].CLK
clk => R_cmp[30].CLK
clk => R_cmp[31].CLK
clk => R_y[0].CLK
clk => R_y[1].CLK
clk => R_y[2].CLK
clk => R_y[3].CLK
clk => R_y[4].CLK
clk => R_y[5].CLK
clk => R_y[6].CLK
clk => R_y[7].CLK
clk => R_y[8].CLK
clk => R_y[9].CLK
clk => R_y[10].CLK
clk => R_y[11].CLK
clk => R_y[12].CLK
clk => R_y[13].CLK
clk => R_y[14].CLK
clk => R_y[15].CLK
clk => R_y[16].CLK
clk => R_y[17].CLK
clk => R_y[18].CLK
clk => R_y[19].CLK
clk => R_y[20].CLK
clk => R_y[21].CLK
clk => R_y[22].CLK
clk => R_y[23].CLK
clk => R_y[24].CLK
clk => R_y[25].CLK
clk => R_y[26].CLK
clk => R_y[27].CLK
clk => R_y[28].CLK
clk => R_y[29].CLK
clk => R_y[30].CLK
clk => R_y[31].CLK
clk => R_x[0].CLK
clk => R_x[1].CLK
clk => R_x[2].CLK
clk => R_x[3].CLK
clk => R_x[4].CLK
clk => R_x[5].CLK
clk => R_x[6].CLK
clk => R_x[7].CLK
clk => R_x[8].CLK
clk => R_x[9].CLK
clk => R_x[10].CLK
clk => R_x[11].CLK
clk => R_x[12].CLK
clk => R_x[13].CLK
clk => R_x[14].CLK
clk => R_x[15].CLK
clk => R_x[16].CLK
clk => R_x[17].CLK
clk => R_x[18].CLK
clk => R_x[19].CLK
clk => R_x[20].CLK
clk => R_x[21].CLK
clk => R_x[22].CLK
clk => R_x[23].CLK
clk => R_x[24].CLK
clk => R_x[25].CLK
clk => R_x[26].CLK
clk => R_x[27].CLK
clk => R_x[28].CLK
clk => R_x[29].CLK
clk => R_x[30].CLK
clk => R_x[31].CLK
clk => R_x[32].CLK
clk => R_x[33].CLK
clk => R_x[34].CLK
clk => R_x[35].CLK
clk => R_x[36].CLK
clk => R_x[37].CLK
clk => R_x[38].CLK
clk => R_x[39].CLK
clk => R_x[40].CLK
clk => R_x[41].CLK
clk => R_x[42].CLK
clk => R_x[43].CLK
clk => R_x[44].CLK
clk => R_x[45].CLK
clk => R_x[46].CLK
clk => R_x[47].CLK
clk => R_x[48].CLK
clk => R_x[49].CLK
clk => R_x[50].CLK
clk => R_x[51].CLK
clk => R_x[52].CLK
clk => R_x[53].CLK
clk => R_x[54].CLK
clk => R_x[55].CLK
clk => R_x[56].CLK
clk => R_x[57].CLK
clk => R_x[58].CLK
clk => R_x[59].CLK
clk => R_x[60].CLK
clk => R_x[61].CLK
clk => R_x[62].CLK
clk => R_x[63].CLK
clk => R_hi_lo[0].CLK
clk => R_hi_lo[1].CLK
clk => R_hi_lo[2].CLK
clk => R_hi_lo[3].CLK
clk => R_hi_lo[4].CLK
clk => R_hi_lo[5].CLK
clk => R_hi_lo[6].CLK
clk => R_hi_lo[7].CLK
clk => R_hi_lo[8].CLK
clk => R_hi_lo[9].CLK
clk => R_hi_lo[10].CLK
clk => R_hi_lo[11].CLK
clk => R_hi_lo[12].CLK
clk => R_hi_lo[13].CLK
clk => R_hi_lo[14].CLK
clk => R_hi_lo[15].CLK
clk => R_hi_lo[16].CLK
clk => R_hi_lo[17].CLK
clk => R_hi_lo[18].CLK
clk => R_hi_lo[19].CLK
clk => R_hi_lo[20].CLK
clk => R_hi_lo[21].CLK
clk => R_hi_lo[22].CLK
clk => R_hi_lo[23].CLK
clk => R_hi_lo[24].CLK
clk => R_hi_lo[25].CLK
clk => R_hi_lo[26].CLK
clk => R_hi_lo[27].CLK
clk => R_hi_lo[28].CLK
clk => R_hi_lo[29].CLK
clk => R_hi_lo[30].CLK
clk => R_hi_lo[31].CLK
clk => R_hi_lo[32].CLK
clk => R_hi_lo[33].CLK
clk => R_hi_lo[34].CLK
clk => R_hi_lo[35].CLK
clk => R_hi_lo[36].CLK
clk => R_hi_lo[37].CLK
clk => R_hi_lo[38].CLK
clk => R_hi_lo[39].CLK
clk => R_hi_lo[40].CLK
clk => R_hi_lo[41].CLK
clk => R_hi_lo[42].CLK
clk => R_hi_lo[43].CLK
clk => R_hi_lo[44].CLK
clk => R_hi_lo[45].CLK
clk => R_hi_lo[46].CLK
clk => R_hi_lo[47].CLK
clk => R_hi_lo[48].CLK
clk => R_hi_lo[49].CLK
clk => R_hi_lo[50].CLK
clk => R_hi_lo[51].CLK
clk => R_hi_lo[52].CLK
clk => R_hi_lo[53].CLK
clk => R_hi_lo[54].CLK
clk => R_hi_lo[55].CLK
clk => R_hi_lo[56].CLK
clk => R_hi_lo[57].CLK
clk => R_hi_lo[58].CLK
clk => R_hi_lo[59].CLK
clk => R_hi_lo[60].CLK
clk => R_hi_lo[61].CLK
clk => R_hi_lo[62].CLK
clk => R_hi_lo[63].CLK
clk => R_done.CLK
clk_enable => R_cmp[9].ENA
clk_enable => R_cmp[8].ENA
clk_enable => R_cmp[7].ENA
clk_enable => R_cmp[6].ENA
clk_enable => R_cmp[5].ENA
clk_enable => R_cmp[4].ENA
clk_enable => R_cmp[3].ENA
clk_enable => R_cmp[2].ENA
clk_enable => R_cmp[1].ENA
clk_enable => R_cmp[0].ENA
clk_enable => R_cmp[10].ENA
clk_enable => R_cmp[11].ENA
clk_enable => R_cmp[12].ENA
clk_enable => R_cmp[13].ENA
clk_enable => R_cmp[14].ENA
clk_enable => R_cmp[15].ENA
clk_enable => R_cmp[16].ENA
clk_enable => R_cmp[17].ENA
clk_enable => R_cmp[18].ENA
clk_enable => R_cmp[19].ENA
clk_enable => R_cmp[20].ENA
clk_enable => R_cmp[21].ENA
clk_enable => R_cmp[22].ENA
clk_enable => R_cmp[23].ENA
clk_enable => R_cmp[24].ENA
clk_enable => R_cmp[25].ENA
clk_enable => R_cmp[26].ENA
clk_enable => R_cmp[27].ENA
clk_enable => R_cmp[28].ENA
clk_enable => R_cmp[29].ENA
clk_enable => R_cmp[30].ENA
clk_enable => R_cmp[31].ENA
clk_enable => R_y[0].ENA
clk_enable => R_y[1].ENA
clk_enable => R_y[2].ENA
clk_enable => R_y[3].ENA
clk_enable => R_y[4].ENA
clk_enable => R_y[5].ENA
clk_enable => R_y[6].ENA
clk_enable => R_y[7].ENA
clk_enable => R_y[8].ENA
clk_enable => R_y[9].ENA
clk_enable => R_y[10].ENA
clk_enable => R_y[11].ENA
clk_enable => R_y[12].ENA
clk_enable => R_y[13].ENA
clk_enable => R_y[14].ENA
clk_enable => R_y[15].ENA
clk_enable => R_y[16].ENA
clk_enable => R_y[17].ENA
clk_enable => R_y[18].ENA
clk_enable => R_y[19].ENA
clk_enable => R_y[20].ENA
clk_enable => R_y[21].ENA
clk_enable => R_y[22].ENA
clk_enable => R_y[23].ENA
clk_enable => R_y[24].ENA
clk_enable => R_y[25].ENA
clk_enable => R_y[26].ENA
clk_enable => R_y[27].ENA
clk_enable => R_y[28].ENA
clk_enable => R_y[29].ENA
clk_enable => R_y[30].ENA
clk_enable => R_y[31].ENA
clk_enable => R_x[0].ENA
clk_enable => R_x[1].ENA
clk_enable => R_x[2].ENA
clk_enable => R_x[3].ENA
clk_enable => R_x[4].ENA
clk_enable => R_x[5].ENA
clk_enable => R_x[6].ENA
clk_enable => R_x[7].ENA
clk_enable => R_x[8].ENA
clk_enable => R_x[9].ENA
clk_enable => R_x[10].ENA
clk_enable => R_x[11].ENA
clk_enable => R_x[12].ENA
clk_enable => R_x[13].ENA
clk_enable => R_x[14].ENA
clk_enable => R_x[15].ENA
clk_enable => R_x[16].ENA
clk_enable => R_x[17].ENA
clk_enable => R_x[18].ENA
clk_enable => R_x[19].ENA
clk_enable => R_x[20].ENA
clk_enable => R_x[21].ENA
clk_enable => R_x[22].ENA
clk_enable => R_x[23].ENA
clk_enable => R_x[24].ENA
clk_enable => R_x[25].ENA
clk_enable => R_x[26].ENA
clk_enable => R_x[27].ENA
clk_enable => R_x[28].ENA
clk_enable => R_x[29].ENA
clk_enable => R_x[30].ENA
clk_enable => R_x[31].ENA
clk_enable => R_x[32].ENA
clk_enable => R_x[33].ENA
clk_enable => R_x[34].ENA
clk_enable => R_x[35].ENA
clk_enable => R_x[36].ENA
clk_enable => R_x[37].ENA
clk_enable => R_x[38].ENA
clk_enable => R_x[39].ENA
clk_enable => R_x[40].ENA
clk_enable => R_x[41].ENA
clk_enable => R_x[42].ENA
clk_enable => R_x[43].ENA
clk_enable => R_x[44].ENA
clk_enable => R_x[45].ENA
clk_enable => R_x[46].ENA
clk_enable => R_x[47].ENA
clk_enable => R_x[48].ENA
clk_enable => R_x[49].ENA
clk_enable => R_x[50].ENA
clk_enable => R_x[51].ENA
clk_enable => R_x[52].ENA
clk_enable => R_x[53].ENA
clk_enable => R_x[54].ENA
clk_enable => R_x[55].ENA
clk_enable => R_x[56].ENA
clk_enable => R_x[57].ENA
clk_enable => R_x[58].ENA
clk_enable => R_x[59].ENA
clk_enable => R_x[60].ENA
clk_enable => R_x[61].ENA
clk_enable => R_x[62].ENA
clk_enable => R_x[63].ENA
clk_enable => R_hi_lo[0].ENA
clk_enable => R_hi_lo[1].ENA
clk_enable => R_hi_lo[2].ENA
clk_enable => R_hi_lo[3].ENA
clk_enable => R_hi_lo[4].ENA
clk_enable => R_hi_lo[5].ENA
clk_enable => R_hi_lo[6].ENA
clk_enable => R_hi_lo[7].ENA
clk_enable => R_hi_lo[8].ENA
clk_enable => R_hi_lo[9].ENA
clk_enable => R_hi_lo[10].ENA
clk_enable => R_hi_lo[11].ENA
clk_enable => R_hi_lo[12].ENA
clk_enable => R_hi_lo[13].ENA
clk_enable => R_hi_lo[14].ENA
clk_enable => R_hi_lo[15].ENA
clk_enable => R_hi_lo[16].ENA
clk_enable => R_hi_lo[17].ENA
clk_enable => R_hi_lo[18].ENA
clk_enable => R_hi_lo[19].ENA
clk_enable => R_hi_lo[20].ENA
clk_enable => R_hi_lo[21].ENA
clk_enable => R_hi_lo[22].ENA
clk_enable => R_hi_lo[23].ENA
clk_enable => R_hi_lo[24].ENA
clk_enable => R_hi_lo[25].ENA
clk_enable => R_hi_lo[26].ENA
clk_enable => R_hi_lo[27].ENA
clk_enable => R_hi_lo[28].ENA
clk_enable => R_hi_lo[29].ENA
clk_enable => R_hi_lo[30].ENA
clk_enable => R_hi_lo[31].ENA
clk_enable => R_hi_lo[32].ENA
clk_enable => R_hi_lo[33].ENA
clk_enable => R_hi_lo[34].ENA
clk_enable => R_hi_lo[35].ENA
clk_enable => R_hi_lo[36].ENA
clk_enable => R_hi_lo[37].ENA
clk_enable => R_hi_lo[38].ENA
clk_enable => R_hi_lo[39].ENA
clk_enable => R_hi_lo[40].ENA
clk_enable => R_hi_lo[41].ENA
clk_enable => R_hi_lo[42].ENA
clk_enable => R_hi_lo[43].ENA
clk_enable => R_hi_lo[44].ENA
clk_enable => R_hi_lo[45].ENA
clk_enable => R_hi_lo[46].ENA
clk_enable => R_hi_lo[47].ENA
clk_enable => R_hi_lo[48].ENA
clk_enable => R_hi_lo[49].ENA
clk_enable => R_hi_lo[50].ENA
clk_enable => R_hi_lo[51].ENA
clk_enable => R_hi_lo[52].ENA
clk_enable => R_hi_lo[53].ENA
clk_enable => R_hi_lo[54].ENA
clk_enable => R_hi_lo[55].ENA
clk_enable => R_hi_lo[56].ENA
clk_enable => R_hi_lo[57].ENA
clk_enable => R_hi_lo[58].ENA
clk_enable => R_hi_lo[59].ENA
clk_enable => R_hi_lo[60].ENA
clk_enable => R_hi_lo[61].ENA
clk_enable => R_hi_lo[62].ENA
clk_enable => R_hi_lo[63].ENA
clk_enable => R_done.ENA
start => R_done.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_hi_lo.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_x.OUTPUTSELECT
start => R_y.OUTPUTSELECT
start => R_y.OUTPUTSELECT
start => R_y.OUTPUTSELECT
start => R_y.OUTPUTSELECT
start => R_y.OUTPUTSELECT
start => R_y.OUTPUTSELECT
start => R_y.OUTPUTSELECT
start => R_y.OUTPUTSELECT
start => R_y.OUTPUTSELECT
start => R_y.OUTPUTSELECT
start => R_y.OUTPUTSELECT
start => R_y.OUTPUTSELECT
start => R_y.OUTPUTSELECT
start => R_y.OUTPUTSELECT
start => R_y.OUTPUTSELECT
start => R_y.OUTPUTSELECT
start => R_y.OUTPUTSELECT
start => R_y.OUTPUTSELECT
start => R_y.OUTPUTSELECT
start => R_y.OUTPUTSELECT
start => R_y.OUTPUTSELECT
start => R_y.OUTPUTSELECT
start => R_y.OUTPUTSELECT
start => R_y.OUTPUTSELECT
start => R_y.OUTPUTSELECT
start => R_y.OUTPUTSELECT
start => R_y.OUTPUTSELECT
start => R_y.OUTPUTSELECT
start => R_y.OUTPUTSELECT
start => R_y.OUTPUTSELECT
start => R_y.OUTPUTSELECT
start => R_y.OUTPUTSELECT
start => R_cmp.OUTPUTSELECT
start => R_cmp.OUTPUTSELECT
start => R_cmp.OUTPUTSELECT
start => R_cmp.OUTPUTSELECT
start => R_cmp.OUTPUTSELECT
start => R_cmp.OUTPUTSELECT
start => R_cmp.OUTPUTSELECT
start => R_cmp.OUTPUTSELECT
start => R_cmp.OUTPUTSELECT
start => R_cmp.OUTPUTSELECT
start => R_cmp.OUTPUTSELECT
start => R_cmp.OUTPUTSELECT
start => R_cmp.OUTPUTSELECT
start => R_cmp.OUTPUTSELECT
start => R_cmp.OUTPUTSELECT
start => R_cmp.OUTPUTSELECT
start => R_cmp.OUTPUTSELECT
start => R_cmp.OUTPUTSELECT
start => R_cmp.OUTPUTSELECT
start => R_cmp.OUTPUTSELECT
start => R_cmp.OUTPUTSELECT
start => R_cmp.OUTPUTSELECT
start => R_cmp.OUTPUTSELECT
start => R_cmp.OUTPUTSELECT
start => R_cmp.OUTPUTSELECT
start => R_cmp.OUTPUTSELECT
start => R_cmp.OUTPUTSELECT
start => R_cmp.OUTPUTSELECT
start => R_cmp.OUTPUTSELECT
start => R_cmp.OUTPUTSELECT
start => R_cmp.OUTPUTSELECT
start => R_cmp.OUTPUTSELECT
mult_signed => process_0.IN0
mult_signed => process_0.IN0
mthi => ~NO_FANOUT~
x[0] => R_x.DATAB
x[1] => R_x.DATAB
x[2] => R_x.DATAB
x[3] => R_x.DATAB
x[4] => R_x.DATAB
x[5] => R_x.DATAB
x[6] => R_x.DATAB
x[7] => R_x.DATAB
x[8] => R_x.DATAB
x[9] => R_x.DATAB
x[10] => R_x.DATAB
x[11] => R_x.DATAB
x[12] => R_x.DATAB
x[13] => R_x.DATAB
x[14] => R_x.DATAB
x[15] => R_x.DATAB
x[16] => R_x.DATAB
x[17] => R_x.DATAB
x[18] => R_x.DATAB
x[19] => R_x.DATAB
x[20] => R_x.DATAB
x[21] => R_x.DATAB
x[22] => R_x.DATAB
x[23] => R_x.DATAB
x[24] => R_x.DATAB
x[25] => R_x.DATAB
x[26] => R_x.DATAB
x[27] => R_x.DATAB
x[28] => R_x.DATAB
x[29] => R_x.DATAB
x[30] => R_x.DATAB
x[31] => process_0.IN1
x[31] => R_x.DATAB
y[0] => Add0.IN64
y[0] => R_y.DATAA
y[1] => Add0.IN63
y[1] => R_y.DATAA
y[2] => Add0.IN62
y[2] => R_y.DATAA
y[3] => Add0.IN61
y[3] => R_y.DATAA
y[4] => Add0.IN60
y[4] => R_y.DATAA
y[5] => Add0.IN59
y[5] => R_y.DATAA
y[6] => Add0.IN58
y[6] => R_y.DATAA
y[7] => Add0.IN57
y[7] => R_y.DATAA
y[8] => Add0.IN56
y[8] => R_y.DATAA
y[9] => Add0.IN55
y[9] => R_y.DATAA
y[10] => Add0.IN54
y[10] => R_y.DATAA
y[11] => Add0.IN53
y[11] => R_y.DATAA
y[12] => Add0.IN52
y[12] => R_y.DATAA
y[13] => Add0.IN51
y[13] => R_y.DATAA
y[14] => Add0.IN50
y[14] => R_y.DATAA
y[15] => Add0.IN49
y[15] => R_y.DATAA
y[16] => Add0.IN48
y[16] => R_y.DATAA
y[17] => Add0.IN47
y[17] => R_y.DATAA
y[18] => Add0.IN46
y[18] => R_y.DATAA
y[19] => Add0.IN45
y[19] => R_y.DATAA
y[20] => Add0.IN44
y[20] => R_y.DATAA
y[21] => Add0.IN43
y[21] => R_y.DATAA
y[22] => Add0.IN42
y[22] => R_y.DATAA
y[23] => Add0.IN41
y[23] => R_y.DATAA
y[24] => Add0.IN40
y[24] => R_y.DATAA
y[25] => Add0.IN39
y[25] => R_y.DATAA
y[26] => Add0.IN38
y[26] => R_y.DATAA
y[27] => Add0.IN37
y[27] => R_y.DATAA
y[28] => Add0.IN36
y[28] => R_y.DATAA
y[29] => Add0.IN35
y[29] => R_y.DATAA
y[30] => Add0.IN34
y[30] => R_y.DATAA
y[31] => process_0.IN1
y[31] => Add0.IN33
y[31] => R_y.DATAA
hi_lo[0] <= R_hi_lo[0].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[1] <= R_hi_lo[1].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[2] <= R_hi_lo[2].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[3] <= R_hi_lo[3].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[4] <= R_hi_lo[4].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[5] <= R_hi_lo[5].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[6] <= R_hi_lo[6].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[7] <= R_hi_lo[7].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[8] <= R_hi_lo[8].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[9] <= R_hi_lo[9].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[10] <= R_hi_lo[10].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[11] <= R_hi_lo[11].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[12] <= R_hi_lo[12].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[13] <= R_hi_lo[13].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[14] <= R_hi_lo[14].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[15] <= R_hi_lo[15].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[16] <= R_hi_lo[16].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[17] <= R_hi_lo[17].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[18] <= R_hi_lo[18].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[19] <= R_hi_lo[19].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[20] <= R_hi_lo[20].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[21] <= R_hi_lo[21].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[22] <= R_hi_lo[22].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[23] <= R_hi_lo[23].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[24] <= R_hi_lo[24].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[25] <= R_hi_lo[25].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[26] <= R_hi_lo[26].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[27] <= R_hi_lo[27].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[28] <= R_hi_lo[28].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[29] <= R_hi_lo[29].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[30] <= R_hi_lo[30].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[31] <= R_hi_lo[31].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[32] <= R_hi_lo[32].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[33] <= R_hi_lo[33].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[34] <= R_hi_lo[34].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[35] <= R_hi_lo[35].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[36] <= R_hi_lo[36].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[37] <= R_hi_lo[37].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[38] <= R_hi_lo[38].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[39] <= R_hi_lo[39].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[40] <= R_hi_lo[40].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[41] <= R_hi_lo[41].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[42] <= R_hi_lo[42].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[43] <= R_hi_lo[43].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[44] <= R_hi_lo[44].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[45] <= R_hi_lo[45].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[46] <= R_hi_lo[46].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[47] <= R_hi_lo[47].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[48] <= R_hi_lo[48].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[49] <= R_hi_lo[49].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[50] <= R_hi_lo[50].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[51] <= R_hi_lo[51].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[52] <= R_hi_lo[52].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[53] <= R_hi_lo[53].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[54] <= R_hi_lo[54].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[55] <= R_hi_lo[55].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[56] <= R_hi_lo[56].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[57] <= R_hi_lo[57].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[58] <= R_hi_lo[58].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[59] <= R_hi_lo[59].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[60] <= R_hi_lo[60].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[61] <= R_hi_lo[61].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[62] <= R_hi_lo[62].DB_MAX_OUTPUT_PORT_TYPE
hi_lo[63] <= R_hi_lo[63].DB_MAX_OUTPUT_PORT_TYPE
done <= R_done.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:tag_dp_bram
clk => ram~33.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => data_out_b[0]~reg0.CLK
clk => data_out_b[1]~reg0.CLK
clk => data_out_b[2]~reg0.CLK
clk => data_out_b[3]~reg0.CLK
clk => data_out_b[4]~reg0.CLK
clk => data_out_b[5]~reg0.CLK
clk => data_out_a[0]~reg0.CLK
clk => data_out_a[1]~reg0.CLK
clk => data_out_a[2]~reg0.CLK
clk => data_out_a[3]~reg0.CLK
clk => data_out_a[4]~reg0.CLK
clk => data_out_a[5]~reg0.CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
addr_a[0] => ram~9.DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram~8.DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram~7.DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram~6.DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram~5.DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram~4.DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram~3.DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram~2.DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_a[8] => ram~1.DATAIN
addr_a[8] => ram.WADDR8
addr_a[8] => ram.RADDR8
addr_a[9] => ram~0.DATAIN
addr_a[9] => ram.WADDR9
addr_a[9] => ram.RADDR9
addr_b[0] => ram~26.DATAIN
addr_b[0] => ram.PORTBWADDR
addr_b[0] => ram.PORTBRADDR
addr_b[1] => ram~25.DATAIN
addr_b[1] => ram.PORTBWADDR1
addr_b[1] => ram.PORTBRADDR1
addr_b[2] => ram~24.DATAIN
addr_b[2] => ram.PORTBWADDR2
addr_b[2] => ram.PORTBRADDR2
addr_b[3] => ram~23.DATAIN
addr_b[3] => ram.PORTBWADDR3
addr_b[3] => ram.PORTBRADDR3
addr_b[4] => ram~22.DATAIN
addr_b[4] => ram.PORTBWADDR4
addr_b[4] => ram.PORTBRADDR4
addr_b[5] => ram~21.DATAIN
addr_b[5] => ram.PORTBWADDR5
addr_b[5] => ram.PORTBRADDR5
addr_b[6] => ram~20.DATAIN
addr_b[6] => ram.PORTBWADDR6
addr_b[6] => ram.PORTBRADDR6
addr_b[7] => ram~19.DATAIN
addr_b[7] => ram.PORTBWADDR7
addr_b[7] => ram.PORTBRADDR7
addr_b[8] => ram~18.DATAIN
addr_b[8] => ram.PORTBWADDR8
addr_b[8] => ram.PORTBRADDR8
addr_b[9] => ram~17.DATAIN
addr_b[9] => ram.PORTBWADDR9
addr_b[9] => ram.PORTBRADDR9
we_a => ram~33.DATAIN
we_a => ram.WE
we_b => ram~16.DATAIN
we_b => ram.PORTBWE
data_in_a[0] => ram~15.DATAIN
data_in_a[0] => ram.DATAIN
data_in_a[1] => ram~14.DATAIN
data_in_a[1] => ram.DATAIN1
data_in_a[2] => ram~13.DATAIN
data_in_a[2] => ram.DATAIN2
data_in_a[3] => ram~12.DATAIN
data_in_a[3] => ram.DATAIN3
data_in_a[4] => ram~11.DATAIN
data_in_a[4] => ram.DATAIN4
data_in_a[5] => ram~10.DATAIN
data_in_a[5] => ram.DATAIN5
data_in_b[0] => ram~32.DATAIN
data_in_b[0] => ram.PORTBDATAIN
data_in_b[1] => ram~31.DATAIN
data_in_b[1] => ram.PORTBDATAIN1
data_in_b[2] => ram~30.DATAIN
data_in_b[2] => ram.PORTBDATAIN2
data_in_b[3] => ram~29.DATAIN
data_in_b[3] => ram.PORTBDATAIN3
data_in_b[4] => ram~28.DATAIN
data_in_b[4] => ram.PORTBDATAIN4
data_in_b[5] => ram~27.DATAIN
data_in_b[5] => ram.PORTBDATAIN5
data_out_a[0] <= data_out_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[1] <= data_out_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[2] <= data_out_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[3] <= data_out_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[4] <= data_out_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[5] <= data_out_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[0] <= data_out_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[1] <= data_out_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[2] <= data_out_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[3] <= data_out_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[4] <= data_out_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[5] <= data_out_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram
clk => ram~28.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => data_out_a[0]~reg0.CLK
clk => data_out_a[1]~reg0.CLK
clk => data_out_a[2]~reg0.CLK
clk => data_out_a[3]~reg0.CLK
clk => data_out_a[4]~reg0.CLK
clk => data_out_a[5]~reg0.CLK
clk => data_out_a[6]~reg0.CLK
clk => data_out_a[7]~reg0.CLK
clk => data_out_a[8]~reg0.CLK
clk => data_out_a[9]~reg0.CLK
clk => data_out_a[10]~reg0.CLK
clk => data_out_a[11]~reg0.CLK
clk => data_out_a[12]~reg0.CLK
clk => data_out_a[13]~reg0.CLK
clk => data_out_a[14]~reg0.CLK
clk => data_out_a[15]~reg0.CLK
clk => data_out_a[16]~reg0.CLK
clk => data_out_a[17]~reg0.CLK
clk => ram.CLK0
addr_a[0] => ram~9.DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram~8.DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram~7.DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram~6.DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram~5.DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram~4.DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram~3.DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram~2.DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_a[8] => ram~1.DATAIN
addr_a[8] => ram.WADDR8
addr_a[8] => ram.RADDR8
addr_a[9] => ram~0.DATAIN
addr_a[9] => ram.WADDR9
addr_a[9] => ram.RADDR9
addr_b[0] => ~NO_FANOUT~
addr_b[1] => ~NO_FANOUT~
addr_b[2] => ~NO_FANOUT~
addr_b[3] => ~NO_FANOUT~
addr_b[4] => ~NO_FANOUT~
addr_b[5] => ~NO_FANOUT~
addr_b[6] => ~NO_FANOUT~
addr_b[7] => ~NO_FANOUT~
addr_b[8] => ~NO_FANOUT~
addr_b[9] => ~NO_FANOUT~
we_a => ram~28.DATAIN
we_a => ram.WE
we_b => ~NO_FANOUT~
data_in_a[0] => ram~27.DATAIN
data_in_a[0] => ram.DATAIN
data_in_a[1] => ram~26.DATAIN
data_in_a[1] => ram.DATAIN1
data_in_a[2] => ram~25.DATAIN
data_in_a[2] => ram.DATAIN2
data_in_a[3] => ram~24.DATAIN
data_in_a[3] => ram.DATAIN3
data_in_a[4] => ram~23.DATAIN
data_in_a[4] => ram.DATAIN4
data_in_a[5] => ram~22.DATAIN
data_in_a[5] => ram.DATAIN5
data_in_a[6] => ram~21.DATAIN
data_in_a[6] => ram.DATAIN6
data_in_a[7] => ram~20.DATAIN
data_in_a[7] => ram.DATAIN7
data_in_a[8] => ram~19.DATAIN
data_in_a[8] => ram.DATAIN8
data_in_a[9] => ram~18.DATAIN
data_in_a[9] => ram.DATAIN9
data_in_a[10] => ram~17.DATAIN
data_in_a[10] => ram.DATAIN10
data_in_a[11] => ram~16.DATAIN
data_in_a[11] => ram.DATAIN11
data_in_a[12] => ram~15.DATAIN
data_in_a[12] => ram.DATAIN12
data_in_a[13] => ram~14.DATAIN
data_in_a[13] => ram.DATAIN13
data_in_a[14] => ram~13.DATAIN
data_in_a[14] => ram.DATAIN14
data_in_a[15] => ram~12.DATAIN
data_in_a[15] => ram.DATAIN15
data_in_a[16] => ram~11.DATAIN
data_in_a[16] => ram.DATAIN16
data_in_a[17] => ram~10.DATAIN
data_in_a[17] => ram.DATAIN17
data_in_b[0] => ~NO_FANOUT~
data_in_b[1] => ~NO_FANOUT~
data_in_b[2] => ~NO_FANOUT~
data_in_b[3] => ~NO_FANOUT~
data_in_b[4] => ~NO_FANOUT~
data_in_b[5] => ~NO_FANOUT~
data_in_b[6] => ~NO_FANOUT~
data_in_b[7] => ~NO_FANOUT~
data_in_b[8] => ~NO_FANOUT~
data_in_b[9] => ~NO_FANOUT~
data_in_b[10] => ~NO_FANOUT~
data_in_b[11] => ~NO_FANOUT~
data_in_b[12] => ~NO_FANOUT~
data_in_b[13] => ~NO_FANOUT~
data_in_b[14] => ~NO_FANOUT~
data_in_b[15] => ~NO_FANOUT~
data_in_b[16] => ~NO_FANOUT~
data_in_b[17] => ~NO_FANOUT~
data_out_a[0] <= data_out_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[1] <= data_out_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[2] <= data_out_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[3] <= data_out_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[4] <= data_out_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[5] <= data_out_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[6] <= data_out_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[7] <= data_out_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[8] <= data_out_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[9] <= data_out_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[10] <= data_out_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[11] <= data_out_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[12] <= data_out_a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[13] <= data_out_a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[14] <= data_out_a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[15] <= data_out_a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[16] <= data_out_a[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[17] <= data_out_a[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[0] <= <GND>
data_out_b[1] <= <GND>
data_out_b[2] <= <GND>
data_out_b[3] <= <GND>
data_out_b[4] <= <GND>
data_out_b[5] <= <GND>
data_out_b[6] <= <GND>
data_out_b[7] <= <GND>
data_out_b[8] <= <GND>
data_out_b[9] <= <GND>
data_out_b[10] <= <GND>
data_out_b[11] <= <GND>
data_out_b[12] <= <GND>
data_out_b[13] <= <GND>
data_out_b[14] <= <GND>
data_out_b[15] <= <GND>
data_out_b[16] <= <GND>
data_out_b[17] <= <GND>


|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram
clk => ram~28.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => data_out_a[0]~reg0.CLK
clk => data_out_a[1]~reg0.CLK
clk => data_out_a[2]~reg0.CLK
clk => data_out_a[3]~reg0.CLK
clk => data_out_a[4]~reg0.CLK
clk => data_out_a[5]~reg0.CLK
clk => data_out_a[6]~reg0.CLK
clk => data_out_a[7]~reg0.CLK
clk => data_out_a[8]~reg0.CLK
clk => data_out_a[9]~reg0.CLK
clk => data_out_a[10]~reg0.CLK
clk => data_out_a[11]~reg0.CLK
clk => data_out_a[12]~reg0.CLK
clk => data_out_a[13]~reg0.CLK
clk => data_out_a[14]~reg0.CLK
clk => data_out_a[15]~reg0.CLK
clk => data_out_a[16]~reg0.CLK
clk => data_out_a[17]~reg0.CLK
clk => ram.CLK0
addr_a[0] => ram~9.DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram~8.DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram~7.DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram~6.DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram~5.DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram~4.DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram~3.DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram~2.DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_a[8] => ram~1.DATAIN
addr_a[8] => ram.WADDR8
addr_a[8] => ram.RADDR8
addr_a[9] => ram~0.DATAIN
addr_a[9] => ram.WADDR9
addr_a[9] => ram.RADDR9
addr_b[0] => ~NO_FANOUT~
addr_b[1] => ~NO_FANOUT~
addr_b[2] => ~NO_FANOUT~
addr_b[3] => ~NO_FANOUT~
addr_b[4] => ~NO_FANOUT~
addr_b[5] => ~NO_FANOUT~
addr_b[6] => ~NO_FANOUT~
addr_b[7] => ~NO_FANOUT~
addr_b[8] => ~NO_FANOUT~
addr_b[9] => ~NO_FANOUT~
we_a => ram~28.DATAIN
we_a => ram.WE
we_b => ~NO_FANOUT~
data_in_a[0] => ram~27.DATAIN
data_in_a[0] => ram.DATAIN
data_in_a[1] => ram~26.DATAIN
data_in_a[1] => ram.DATAIN1
data_in_a[2] => ram~25.DATAIN
data_in_a[2] => ram.DATAIN2
data_in_a[3] => ram~24.DATAIN
data_in_a[3] => ram.DATAIN3
data_in_a[4] => ram~23.DATAIN
data_in_a[4] => ram.DATAIN4
data_in_a[5] => ram~22.DATAIN
data_in_a[5] => ram.DATAIN5
data_in_a[6] => ram~21.DATAIN
data_in_a[6] => ram.DATAIN6
data_in_a[7] => ram~20.DATAIN
data_in_a[7] => ram.DATAIN7
data_in_a[8] => ram~19.DATAIN
data_in_a[8] => ram.DATAIN8
data_in_a[9] => ram~18.DATAIN
data_in_a[9] => ram.DATAIN9
data_in_a[10] => ram~17.DATAIN
data_in_a[10] => ram.DATAIN10
data_in_a[11] => ram~16.DATAIN
data_in_a[11] => ram.DATAIN11
data_in_a[12] => ram~15.DATAIN
data_in_a[12] => ram.DATAIN12
data_in_a[13] => ram~14.DATAIN
data_in_a[13] => ram.DATAIN13
data_in_a[14] => ram~13.DATAIN
data_in_a[14] => ram.DATAIN14
data_in_a[15] => ram~12.DATAIN
data_in_a[15] => ram.DATAIN15
data_in_a[16] => ram~11.DATAIN
data_in_a[16] => ram.DATAIN16
data_in_a[17] => ram~10.DATAIN
data_in_a[17] => ram.DATAIN17
data_in_b[0] => ~NO_FANOUT~
data_in_b[1] => ~NO_FANOUT~
data_in_b[2] => ~NO_FANOUT~
data_in_b[3] => ~NO_FANOUT~
data_in_b[4] => ~NO_FANOUT~
data_in_b[5] => ~NO_FANOUT~
data_in_b[6] => ~NO_FANOUT~
data_in_b[7] => ~NO_FANOUT~
data_in_b[8] => ~NO_FANOUT~
data_in_b[9] => ~NO_FANOUT~
data_in_b[10] => ~NO_FANOUT~
data_in_b[11] => ~NO_FANOUT~
data_in_b[12] => ~NO_FANOUT~
data_in_b[13] => ~NO_FANOUT~
data_in_b[14] => ~NO_FANOUT~
data_in_b[15] => ~NO_FANOUT~
data_in_b[16] => ~NO_FANOUT~
data_in_b[17] => ~NO_FANOUT~
data_out_a[0] <= data_out_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[1] <= data_out_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[2] <= data_out_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[3] <= data_out_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[4] <= data_out_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[5] <= data_out_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[6] <= data_out_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[7] <= data_out_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[8] <= data_out_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[9] <= data_out_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[10] <= data_out_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[11] <= data_out_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[12] <= data_out_a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[13] <= data_out_a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[14] <= data_out_a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[15] <= data_out_a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[16] <= data_out_a[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[17] <= data_out_a[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[0] <= <GND>
data_out_b[1] <= <GND>
data_out_b[2] <= <GND>
data_out_b[3] <= <GND>
data_out_b[4] <= <GND>
data_out_b[5] <= <GND>
data_out_b[6] <= <GND>
data_out_b[7] <= <GND>
data_out_b[8] <= <GND>
data_out_b[9] <= <GND>
data_out_b[10] <= <GND>
data_out_b[11] <= <GND>
data_out_b[12] <= <GND>
data_out_b[13] <= <GND>
data_out_b[14] <= <GND>
data_out_b[15] <= <GND>
data_out_b[16] <= <GND>
data_out_b[17] <= <GND>


|de10lite_xram_sdram|glue_xram:glue_xram|sdram:\G_sdram16:sdram16
clk => iob_data_next[0].CLK
clk => iob_data_next[1].CLK
clk => iob_data_next[2].CLK
clk => iob_data_next[3].CLK
clk => iob_data_next[4].CLK
clk => iob_data_next[5].CLK
clk => iob_data_next[6].CLK
clk => iob_data_next[7].CLK
clk => iob_data_next[8].CLK
clk => iob_data_next[9].CLK
clk => iob_data_next[10].CLK
clk => iob_data_next[11].CLK
clk => iob_data_next[12].CLK
clk => iob_data_next[13].CLK
clk => iob_data_next[14].CLK
clk => iob_data_next[15].CLK
clk => iob_data[0].CLK
clk => iob_data[1].CLK
clk => iob_data[2].CLK
clk => iob_data[3].CLK
clk => iob_data[4].CLK
clk => iob_data[5].CLK
clk => iob_data[6].CLK
clk => iob_data[7].CLK
clk => iob_data[8].CLK
clk => iob_data[9].CLK
clk => iob_data[10].CLK
clk => iob_data[11].CLK
clk => iob_data[12].CLK
clk => iob_data[13].CLK
clk => iob_data[14].CLK
clk => iob_data[15].CLK
clk => iob_dq_hiz.CLK
clk => iob_cke.CLK
clk => ready_for_new.CLK
clk => save_byte_enable[0].CLK
clk => save_byte_enable[1].CLK
clk => save_byte_enable[2].CLK
clk => save_byte_enable[3].CLK
clk => save_data_in[0].CLK
clk => save_data_in[1].CLK
clk => save_data_in[2].CLK
clk => save_data_in[3].CLK
clk => save_data_in[4].CLK
clk => save_data_in[5].CLK
clk => save_data_in[6].CLK
clk => save_data_in[7].CLK
clk => save_data_in[8].CLK
clk => save_data_in[9].CLK
clk => save_data_in[10].CLK
clk => save_data_in[11].CLK
clk => save_data_in[12].CLK
clk => save_data_in[13].CLK
clk => save_data_in[14].CLK
clk => save_data_in[15].CLK
clk => save_data_in[16].CLK
clk => save_data_in[17].CLK
clk => save_data_in[18].CLK
clk => save_data_in[19].CLK
clk => save_data_in[20].CLK
clk => save_data_in[21].CLK
clk => save_data_in[22].CLK
clk => save_data_in[23].CLK
clk => save_data_in[24].CLK
clk => save_data_in[25].CLK
clk => save_data_in[26].CLK
clk => save_data_in[27].CLK
clk => save_data_in[28].CLK
clk => save_data_in[29].CLK
clk => save_data_in[30].CLK
clk => save_data_in[31].CLK
clk => save_wr.CLK
clk => save_col[0].CLK
clk => save_col[1].CLK
clk => save_col[2].CLK
clk => save_col[3].CLK
clk => save_col[4].CLK
clk => save_col[5].CLK
clk => save_col[6].CLK
clk => save_col[7].CLK
clk => save_col[8].CLK
clk => save_col[9].CLK
clk => save_col[11].CLK
clk => save_col[12].CLK
clk => save_bank[0].CLK
clk => save_bank[1].CLK
clk => save_row[0].CLK
clk => save_row[1].CLK
clk => save_row[2].CLK
clk => save_row[3].CLK
clk => save_row[4].CLK
clk => save_row[5].CLK
clk => save_row[6].CLK
clk => save_row[7].CLK
clk => save_row[8].CLK
clk => save_row[9].CLK
clk => save_row[10].CLK
clk => save_row[11].CLK
clk => save_row[12].CLK
clk => can_back_to_back.CLK
clk => R_cur_port[0].CLK
clk => R_cur_port[1].CLK
clk => R_cur_port[2].CLK
clk => R_ready_out[7].CLK
clk => R_ready_out[6].CLK
clk => R_ready_out[5].CLK
clk => R_ready_out[4].CLK
clk => R_ready_out[3].CLK
clk => R_ready_out[2].CLK
clk => R_ready_out[1].CLK
clk => R_ready_out[0].CLK
clk => dqm_sr[0].CLK
clk => dqm_sr[1].CLK
clk => dqm_sr[2].CLK
clk => dqm_sr[3].CLK
clk => iob_dqm[0].CLK
clk => iob_dqm[1].CLK
clk => data_ready_delay[1].CLK
clk => data_ready_delay[2].CLK
clk => data_ready_delay[3].CLK
clk => data_ready_delay[4].CLK
clk => data_ready_delay[5].CLK
clk => request_done.CLK
clk => startup_refresh_count[0].CLK
clk => startup_refresh_count[1].CLK
clk => startup_refresh_count[2].CLK
clk => startup_refresh_count[3].CLK
clk => startup_refresh_count[4].CLK
clk => startup_refresh_count[5].CLK
clk => startup_refresh_count[6].CLK
clk => startup_refresh_count[7].CLK
clk => startup_refresh_count[8].CLK
clk => startup_refresh_count[9].CLK
clk => startup_refresh_count[10].CLK
clk => startup_refresh_count[11].CLK
clk => startup_refresh_count[12].CLK
clk => startup_refresh_count[13].CLK
clk => iob_bank[0].CLK
clk => iob_bank[1].CLK
clk => iob_address[0].CLK
clk => iob_address[1].CLK
clk => iob_address[2].CLK
clk => iob_address[3].CLK
clk => iob_address[4].CLK
clk => iob_address[5].CLK
clk => iob_address[6].CLK
clk => iob_address[7].CLK
clk => iob_address[8].CLK
clk => iob_address[9].CLK
clk => iob_address[10].CLK
clk => iob_address[11].CLK
clk => iob_address[12].CLK
clk => iob_command[0].CLK
clk => iob_command[1].CLK
clk => iob_command[2].CLK
clk => iob_command[3].CLK
clk => R_next_port[0].CLK
clk => R_next_port[1].CLK
clk => R_next_port[2].CLK
clk => R_from_sdram[0].CLK
clk => R_from_sdram[1].CLK
clk => R_from_sdram[2].CLK
clk => R_from_sdram[3].CLK
clk => R_from_sdram[4].CLK
clk => R_from_sdram[5].CLK
clk => R_from_sdram[6].CLK
clk => R_from_sdram[7].CLK
clk => R_from_sdram[8].CLK
clk => R_from_sdram[9].CLK
clk => R_from_sdram[10].CLK
clk => R_from_sdram[11].CLK
clk => R_from_sdram[12].CLK
clk => R_from_sdram[13].CLK
clk => R_from_sdram[14].CLK
clk => R_from_sdram[15].CLK
clk => R_from_sdram[16].CLK
clk => R_from_sdram[17].CLK
clk => R_from_sdram[18].CLK
clk => R_from_sdram[19].CLK
clk => R_from_sdram[20].CLK
clk => R_from_sdram[21].CLK
clk => R_from_sdram[22].CLK
clk => R_from_sdram[23].CLK
clk => R_from_sdram[24].CLK
clk => R_from_sdram[25].CLK
clk => R_from_sdram[26].CLK
clk => R_from_sdram[27].CLK
clk => R_from_sdram[28].CLK
clk => R_from_sdram[29].CLK
clk => R_from_sdram[30].CLK
clk => R_from_sdram[31].CLK
clk => state~19.DATAIN
clk => sdram_clk.DATAIN
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => ready_for_new.OUTPUTSELECT
reset => iob_cke.OUTPUTSELECT
reset => startup_refresh_count.OUTPUTSELECT
reset => startup_refresh_count.OUTPUTSELECT
reset => startup_refresh_count.OUTPUTSELECT
reset => startup_refresh_count.OUTPUTSELECT
reset => startup_refresh_count.OUTPUTSELECT
reset => startup_refresh_count.OUTPUTSELECT
reset => startup_refresh_count.OUTPUTSELECT
reset => startup_refresh_count.OUTPUTSELECT
reset => startup_refresh_count.OUTPUTSELECT
reset => startup_refresh_count.OUTPUTSELECT
reset => startup_refresh_count.OUTPUTSELECT
reset => startup_refresh_count.OUTPUTSELECT
reset => startup_refresh_count.OUTPUTSELECT
reset => startup_refresh_count.OUTPUTSELECT
data_out[0] <= R_from_sdram[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= R_from_sdram[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= R_from_sdram[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= R_from_sdram[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= R_from_sdram[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= R_from_sdram[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= R_from_sdram[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= R_from_sdram[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= R_from_sdram[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= R_from_sdram[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= R_from_sdram[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= R_from_sdram[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= R_from_sdram[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= R_from_sdram[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= R_from_sdram[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= R_from_sdram[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= R_from_sdram[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= R_from_sdram[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= R_from_sdram[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= R_from_sdram[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= R_from_sdram[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= R_from_sdram[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= R_from_sdram[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= R_from_sdram[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= R_from_sdram[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= R_from_sdram[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= R_from_sdram[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= R_from_sdram[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= R_from_sdram[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= R_from_sdram[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= R_from_sdram[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= R_from_sdram[31].DB_MAX_OUTPUT_PORT_TYPE
ready_out[7] <= R_ready_out[7].DB_MAX_OUTPUT_PORT_TYPE
ready_out[6] <= R_ready_out[6].DB_MAX_OUTPUT_PORT_TYPE
ready_out[5] <= R_ready_out[5].DB_MAX_OUTPUT_PORT_TYPE
ready_out[4] <= R_ready_out[4].DB_MAX_OUTPUT_PORT_TYPE
ready_out[3] <= R_ready_out[3].DB_MAX_OUTPUT_PORT_TYPE
ready_out[2] <= R_ready_out[2].DB_MAX_OUTPUT_PORT_TYPE
ready_out[1] <= R_ready_out[1].DB_MAX_OUTPUT_PORT_TYPE
ready_out[0] <= R_ready_out[0].DB_MAX_OUTPUT_PORT_TYPE
snoop_addr[2] <= snoop_addr[2].DB_MAX_OUTPUT_PORT_TYPE
snoop_addr[3] <= snoop_addr[3].DB_MAX_OUTPUT_PORT_TYPE
snoop_addr[4] <= snoop_addr[4].DB_MAX_OUTPUT_PORT_TYPE
snoop_addr[5] <= snoop_addr[5].DB_MAX_OUTPUT_PORT_TYPE
snoop_addr[6] <= snoop_addr[6].DB_MAX_OUTPUT_PORT_TYPE
snoop_addr[7] <= snoop_addr[7].DB_MAX_OUTPUT_PORT_TYPE
snoop_addr[8] <= snoop_addr[8].DB_MAX_OUTPUT_PORT_TYPE
snoop_addr[9] <= snoop_addr[9].DB_MAX_OUTPUT_PORT_TYPE
snoop_addr[10] <= snoop_addr[10].DB_MAX_OUTPUT_PORT_TYPE
snoop_addr[11] <= snoop_addr[11].DB_MAX_OUTPUT_PORT_TYPE
snoop_addr[12] <= snoop_addr[12].DB_MAX_OUTPUT_PORT_TYPE
snoop_addr[13] <= snoop_addr[13].DB_MAX_OUTPUT_PORT_TYPE
snoop_addr[14] <= snoop_addr[14].DB_MAX_OUTPUT_PORT_TYPE
snoop_addr[15] <= snoop_addr[15].DB_MAX_OUTPUT_PORT_TYPE
snoop_addr[16] <= snoop_addr[16].DB_MAX_OUTPUT_PORT_TYPE
snoop_addr[17] <= snoop_addr[17].DB_MAX_OUTPUT_PORT_TYPE
snoop_addr[18] <= snoop_addr[18].DB_MAX_OUTPUT_PORT_TYPE
snoop_addr[19] <= snoop_addr[19].DB_MAX_OUTPUT_PORT_TYPE
snoop_addr[20] <= snoop_addr[20].DB_MAX_OUTPUT_PORT_TYPE
snoop_addr[21] <= snoop_addr[21].DB_MAX_OUTPUT_PORT_TYPE
snoop_addr[22] <= snoop_addr[22].DB_MAX_OUTPUT_PORT_TYPE
snoop_addr[23] <= snoop_addr[23].DB_MAX_OUTPUT_PORT_TYPE
snoop_addr[24] <= snoop_addr[24].DB_MAX_OUTPUT_PORT_TYPE
snoop_addr[25] <= snoop_addr[25].DB_MAX_OUTPUT_PORT_TYPE
snoop_addr[26] <= snoop_addr[26].DB_MAX_OUTPUT_PORT_TYPE
snoop_addr[27] <= snoop_addr[27].DB_MAX_OUTPUT_PORT_TYPE
snoop_addr[28] <= snoop_addr[28].DB_MAX_OUTPUT_PORT_TYPE
snoop_addr[29] <= snoop_addr[29].DB_MAX_OUTPUT_PORT_TYPE
snoop_addr[30] <= snoop_addr[30].DB_MAX_OUTPUT_PORT_TYPE
snoop_addr[31] <= snoop_addr[31].DB_MAX_OUTPUT_PORT_TYPE
snoop_cycle <= comb.DB_MAX_OUTPUT_PORT_TYPE
bus_in[7].write => Mux1.IN7
bus_in[7].addr_strobe => Mux0.IN7
bus_in[7].byte_sel[0] => Mux5.IN7
bus_in[7].byte_sel[1] => Mux4.IN7
bus_in[7].byte_sel[2] => Mux3.IN7
bus_in[7].byte_sel[3] => Mux2.IN7
bus_in[7].data_in[0] => Mux60.IN7
bus_in[7].data_in[1] => Mux59.IN7
bus_in[7].data_in[2] => Mux58.IN7
bus_in[7].data_in[3] => Mux57.IN7
bus_in[7].data_in[4] => Mux56.IN7
bus_in[7].data_in[5] => Mux55.IN7
bus_in[7].data_in[6] => Mux54.IN7
bus_in[7].data_in[7] => Mux53.IN7
bus_in[7].data_in[8] => Mux52.IN7
bus_in[7].data_in[9] => Mux51.IN7
bus_in[7].data_in[10] => Mux50.IN7
bus_in[7].data_in[11] => Mux49.IN7
bus_in[7].data_in[12] => Mux48.IN7
bus_in[7].data_in[13] => Mux47.IN7
bus_in[7].data_in[14] => Mux46.IN7
bus_in[7].data_in[15] => Mux45.IN7
bus_in[7].data_in[16] => Mux44.IN7
bus_in[7].data_in[17] => Mux43.IN7
bus_in[7].data_in[18] => Mux42.IN7
bus_in[7].data_in[19] => Mux41.IN7
bus_in[7].data_in[20] => Mux40.IN7
bus_in[7].data_in[21] => Mux39.IN7
bus_in[7].data_in[22] => Mux38.IN7
bus_in[7].data_in[23] => Mux37.IN7
bus_in[7].data_in[24] => Mux36.IN7
bus_in[7].data_in[25] => Mux35.IN7
bus_in[7].data_in[26] => Mux34.IN7
bus_in[7].data_in[27] => Mux33.IN7
bus_in[7].data_in[28] => Mux32.IN7
bus_in[7].data_in[29] => Mux31.IN7
bus_in[7].data_in[30] => Mux30.IN7
bus_in[7].data_in[31] => Mux29.IN7
bus_in[7].burst_len[0] => ~NO_FANOUT~
bus_in[7].burst_len[1] => ~NO_FANOUT~
bus_in[7].burst_len[2] => ~NO_FANOUT~
bus_in[7].burst_len[3] => ~NO_FANOUT~
bus_in[7].burst_len[4] => ~NO_FANOUT~
bus_in[7].burst_len[5] => ~NO_FANOUT~
bus_in[7].burst_len[6] => ~NO_FANOUT~
bus_in[7].burst_len[7] => ~NO_FANOUT~
bus_in[7].addr[2] => Mux28.IN7
bus_in[7].addr[3] => Mux27.IN7
bus_in[7].addr[4] => Mux26.IN7
bus_in[7].addr[5] => Mux25.IN7
bus_in[7].addr[6] => Mux24.IN7
bus_in[7].addr[7] => Mux23.IN7
bus_in[7].addr[8] => Mux22.IN7
bus_in[7].addr[9] => Mux21.IN7
bus_in[7].addr[10] => Mux20.IN7
bus_in[7].addr[11] => Mux19.IN7
bus_in[7].addr[12] => Mux18.IN7
bus_in[7].addr[13] => Mux17.IN7
bus_in[7].addr[14] => Mux16.IN7
bus_in[7].addr[15] => Mux15.IN7
bus_in[7].addr[16] => Mux14.IN7
bus_in[7].addr[17] => Mux13.IN7
bus_in[7].addr[18] => Mux12.IN7
bus_in[7].addr[19] => Mux11.IN7
bus_in[7].addr[20] => Mux10.IN7
bus_in[7].addr[21] => Mux9.IN7
bus_in[7].addr[22] => Mux8.IN7
bus_in[7].addr[23] => Mux7.IN7
bus_in[7].addr[24] => Mux6.IN7
bus_in[7].addr[25] => ~NO_FANOUT~
bus_in[7].addr[26] => ~NO_FANOUT~
bus_in[7].addr[27] => ~NO_FANOUT~
bus_in[7].addr[28] => ~NO_FANOUT~
bus_in[7].addr[29] => ~NO_FANOUT~
bus_in[6].write => Mux1.IN6
bus_in[6].addr_strobe => Mux0.IN6
bus_in[6].byte_sel[0] => Mux5.IN6
bus_in[6].byte_sel[1] => Mux4.IN6
bus_in[6].byte_sel[2] => Mux3.IN6
bus_in[6].byte_sel[3] => Mux2.IN6
bus_in[6].data_in[0] => Mux60.IN6
bus_in[6].data_in[1] => Mux59.IN6
bus_in[6].data_in[2] => Mux58.IN6
bus_in[6].data_in[3] => Mux57.IN6
bus_in[6].data_in[4] => Mux56.IN6
bus_in[6].data_in[5] => Mux55.IN6
bus_in[6].data_in[6] => Mux54.IN6
bus_in[6].data_in[7] => Mux53.IN6
bus_in[6].data_in[8] => Mux52.IN6
bus_in[6].data_in[9] => Mux51.IN6
bus_in[6].data_in[10] => Mux50.IN6
bus_in[6].data_in[11] => Mux49.IN6
bus_in[6].data_in[12] => Mux48.IN6
bus_in[6].data_in[13] => Mux47.IN6
bus_in[6].data_in[14] => Mux46.IN6
bus_in[6].data_in[15] => Mux45.IN6
bus_in[6].data_in[16] => Mux44.IN6
bus_in[6].data_in[17] => Mux43.IN6
bus_in[6].data_in[18] => Mux42.IN6
bus_in[6].data_in[19] => Mux41.IN6
bus_in[6].data_in[20] => Mux40.IN6
bus_in[6].data_in[21] => Mux39.IN6
bus_in[6].data_in[22] => Mux38.IN6
bus_in[6].data_in[23] => Mux37.IN6
bus_in[6].data_in[24] => Mux36.IN6
bus_in[6].data_in[25] => Mux35.IN6
bus_in[6].data_in[26] => Mux34.IN6
bus_in[6].data_in[27] => Mux33.IN6
bus_in[6].data_in[28] => Mux32.IN6
bus_in[6].data_in[29] => Mux31.IN6
bus_in[6].data_in[30] => Mux30.IN6
bus_in[6].data_in[31] => Mux29.IN6
bus_in[6].burst_len[0] => ~NO_FANOUT~
bus_in[6].burst_len[1] => ~NO_FANOUT~
bus_in[6].burst_len[2] => ~NO_FANOUT~
bus_in[6].burst_len[3] => ~NO_FANOUT~
bus_in[6].burst_len[4] => ~NO_FANOUT~
bus_in[6].burst_len[5] => ~NO_FANOUT~
bus_in[6].burst_len[6] => ~NO_FANOUT~
bus_in[6].burst_len[7] => ~NO_FANOUT~
bus_in[6].addr[2] => Mux28.IN6
bus_in[6].addr[3] => Mux27.IN6
bus_in[6].addr[4] => Mux26.IN6
bus_in[6].addr[5] => Mux25.IN6
bus_in[6].addr[6] => Mux24.IN6
bus_in[6].addr[7] => Mux23.IN6
bus_in[6].addr[8] => Mux22.IN6
bus_in[6].addr[9] => Mux21.IN6
bus_in[6].addr[10] => Mux20.IN6
bus_in[6].addr[11] => Mux19.IN6
bus_in[6].addr[12] => Mux18.IN6
bus_in[6].addr[13] => Mux17.IN6
bus_in[6].addr[14] => Mux16.IN6
bus_in[6].addr[15] => Mux15.IN6
bus_in[6].addr[16] => Mux14.IN6
bus_in[6].addr[17] => Mux13.IN6
bus_in[6].addr[18] => Mux12.IN6
bus_in[6].addr[19] => Mux11.IN6
bus_in[6].addr[20] => Mux10.IN6
bus_in[6].addr[21] => Mux9.IN6
bus_in[6].addr[22] => Mux8.IN6
bus_in[6].addr[23] => Mux7.IN6
bus_in[6].addr[24] => Mux6.IN6
bus_in[6].addr[25] => ~NO_FANOUT~
bus_in[6].addr[26] => ~NO_FANOUT~
bus_in[6].addr[27] => ~NO_FANOUT~
bus_in[6].addr[28] => ~NO_FANOUT~
bus_in[6].addr[29] => ~NO_FANOUT~
bus_in[5].write => Mux1.IN5
bus_in[5].addr_strobe => Mux0.IN5
bus_in[5].byte_sel[0] => Mux5.IN5
bus_in[5].byte_sel[1] => Mux4.IN5
bus_in[5].byte_sel[2] => Mux3.IN5
bus_in[5].byte_sel[3] => Mux2.IN5
bus_in[5].data_in[0] => Mux60.IN5
bus_in[5].data_in[1] => Mux59.IN5
bus_in[5].data_in[2] => Mux58.IN5
bus_in[5].data_in[3] => Mux57.IN5
bus_in[5].data_in[4] => Mux56.IN5
bus_in[5].data_in[5] => Mux55.IN5
bus_in[5].data_in[6] => Mux54.IN5
bus_in[5].data_in[7] => Mux53.IN5
bus_in[5].data_in[8] => Mux52.IN5
bus_in[5].data_in[9] => Mux51.IN5
bus_in[5].data_in[10] => Mux50.IN5
bus_in[5].data_in[11] => Mux49.IN5
bus_in[5].data_in[12] => Mux48.IN5
bus_in[5].data_in[13] => Mux47.IN5
bus_in[5].data_in[14] => Mux46.IN5
bus_in[5].data_in[15] => Mux45.IN5
bus_in[5].data_in[16] => Mux44.IN5
bus_in[5].data_in[17] => Mux43.IN5
bus_in[5].data_in[18] => Mux42.IN5
bus_in[5].data_in[19] => Mux41.IN5
bus_in[5].data_in[20] => Mux40.IN5
bus_in[5].data_in[21] => Mux39.IN5
bus_in[5].data_in[22] => Mux38.IN5
bus_in[5].data_in[23] => Mux37.IN5
bus_in[5].data_in[24] => Mux36.IN5
bus_in[5].data_in[25] => Mux35.IN5
bus_in[5].data_in[26] => Mux34.IN5
bus_in[5].data_in[27] => Mux33.IN5
bus_in[5].data_in[28] => Mux32.IN5
bus_in[5].data_in[29] => Mux31.IN5
bus_in[5].data_in[30] => Mux30.IN5
bus_in[5].data_in[31] => Mux29.IN5
bus_in[5].burst_len[0] => ~NO_FANOUT~
bus_in[5].burst_len[1] => ~NO_FANOUT~
bus_in[5].burst_len[2] => ~NO_FANOUT~
bus_in[5].burst_len[3] => ~NO_FANOUT~
bus_in[5].burst_len[4] => ~NO_FANOUT~
bus_in[5].burst_len[5] => ~NO_FANOUT~
bus_in[5].burst_len[6] => ~NO_FANOUT~
bus_in[5].burst_len[7] => ~NO_FANOUT~
bus_in[5].addr[2] => Mux28.IN5
bus_in[5].addr[3] => Mux27.IN5
bus_in[5].addr[4] => Mux26.IN5
bus_in[5].addr[5] => Mux25.IN5
bus_in[5].addr[6] => Mux24.IN5
bus_in[5].addr[7] => Mux23.IN5
bus_in[5].addr[8] => Mux22.IN5
bus_in[5].addr[9] => Mux21.IN5
bus_in[5].addr[10] => Mux20.IN5
bus_in[5].addr[11] => Mux19.IN5
bus_in[5].addr[12] => Mux18.IN5
bus_in[5].addr[13] => Mux17.IN5
bus_in[5].addr[14] => Mux16.IN5
bus_in[5].addr[15] => Mux15.IN5
bus_in[5].addr[16] => Mux14.IN5
bus_in[5].addr[17] => Mux13.IN5
bus_in[5].addr[18] => Mux12.IN5
bus_in[5].addr[19] => Mux11.IN5
bus_in[5].addr[20] => Mux10.IN5
bus_in[5].addr[21] => Mux9.IN5
bus_in[5].addr[22] => Mux8.IN5
bus_in[5].addr[23] => Mux7.IN5
bus_in[5].addr[24] => Mux6.IN5
bus_in[5].addr[25] => ~NO_FANOUT~
bus_in[5].addr[26] => ~NO_FANOUT~
bus_in[5].addr[27] => ~NO_FANOUT~
bus_in[5].addr[28] => ~NO_FANOUT~
bus_in[5].addr[29] => ~NO_FANOUT~
bus_in[4].write => Mux1.IN4
bus_in[4].addr_strobe => Mux0.IN4
bus_in[4].addr_strobe => process_0.DATAB
bus_in[4].addr_strobe => process_0.DATAB
bus_in[4].addr_strobe => process_0.DATAB
bus_in[4].addr_strobe => process_0.DATAB
bus_in[4].addr_strobe => process_0.DATAB
bus_in[4].byte_sel[0] => Mux5.IN4
bus_in[4].byte_sel[1] => Mux4.IN4
bus_in[4].byte_sel[2] => Mux3.IN4
bus_in[4].byte_sel[3] => Mux2.IN4
bus_in[4].data_in[0] => Mux60.IN4
bus_in[4].data_in[1] => Mux59.IN4
bus_in[4].data_in[2] => Mux58.IN4
bus_in[4].data_in[3] => Mux57.IN4
bus_in[4].data_in[4] => Mux56.IN4
bus_in[4].data_in[5] => Mux55.IN4
bus_in[4].data_in[6] => Mux54.IN4
bus_in[4].data_in[7] => Mux53.IN4
bus_in[4].data_in[8] => Mux52.IN4
bus_in[4].data_in[9] => Mux51.IN4
bus_in[4].data_in[10] => Mux50.IN4
bus_in[4].data_in[11] => Mux49.IN4
bus_in[4].data_in[12] => Mux48.IN4
bus_in[4].data_in[13] => Mux47.IN4
bus_in[4].data_in[14] => Mux46.IN4
bus_in[4].data_in[15] => Mux45.IN4
bus_in[4].data_in[16] => Mux44.IN4
bus_in[4].data_in[17] => Mux43.IN4
bus_in[4].data_in[18] => Mux42.IN4
bus_in[4].data_in[19] => Mux41.IN4
bus_in[4].data_in[20] => Mux40.IN4
bus_in[4].data_in[21] => Mux39.IN4
bus_in[4].data_in[22] => Mux38.IN4
bus_in[4].data_in[23] => Mux37.IN4
bus_in[4].data_in[24] => Mux36.IN4
bus_in[4].data_in[25] => Mux35.IN4
bus_in[4].data_in[26] => Mux34.IN4
bus_in[4].data_in[27] => Mux33.IN4
bus_in[4].data_in[28] => Mux32.IN4
bus_in[4].data_in[29] => Mux31.IN4
bus_in[4].data_in[30] => Mux30.IN4
bus_in[4].data_in[31] => Mux29.IN4
bus_in[4].burst_len[0] => ~NO_FANOUT~
bus_in[4].burst_len[1] => ~NO_FANOUT~
bus_in[4].burst_len[2] => ~NO_FANOUT~
bus_in[4].burst_len[3] => ~NO_FANOUT~
bus_in[4].burst_len[4] => ~NO_FANOUT~
bus_in[4].burst_len[5] => ~NO_FANOUT~
bus_in[4].burst_len[6] => ~NO_FANOUT~
bus_in[4].burst_len[7] => ~NO_FANOUT~
bus_in[4].addr[2] => Mux28.IN4
bus_in[4].addr[3] => Mux27.IN4
bus_in[4].addr[4] => Mux26.IN4
bus_in[4].addr[5] => Mux25.IN4
bus_in[4].addr[6] => Mux24.IN4
bus_in[4].addr[7] => Mux23.IN4
bus_in[4].addr[8] => Mux22.IN4
bus_in[4].addr[9] => Mux21.IN4
bus_in[4].addr[10] => Mux20.IN4
bus_in[4].addr[11] => Mux19.IN4
bus_in[4].addr[12] => Mux18.IN4
bus_in[4].addr[13] => Mux17.IN4
bus_in[4].addr[14] => Mux16.IN4
bus_in[4].addr[15] => Mux15.IN4
bus_in[4].addr[16] => Mux14.IN4
bus_in[4].addr[17] => Mux13.IN4
bus_in[4].addr[18] => Mux12.IN4
bus_in[4].addr[19] => Mux11.IN4
bus_in[4].addr[20] => Mux10.IN4
bus_in[4].addr[21] => Mux9.IN4
bus_in[4].addr[22] => Mux8.IN4
bus_in[4].addr[23] => Mux7.IN4
bus_in[4].addr[24] => Mux6.IN4
bus_in[4].addr[25] => ~NO_FANOUT~
bus_in[4].addr[26] => ~NO_FANOUT~
bus_in[4].addr[27] => ~NO_FANOUT~
bus_in[4].addr[28] => ~NO_FANOUT~
bus_in[4].addr[29] => ~NO_FANOUT~
bus_in[3].write => Mux1.IN3
bus_in[3].addr_strobe => Mux0.IN3
bus_in[3].addr_strobe => process_0.DATAB
bus_in[3].addr_strobe => process_0.DATAB
bus_in[3].addr_strobe => process_0.DATAB
bus_in[3].addr_strobe => process_0.DATAB
bus_in[3].addr_strobe => process_0.DATAB
bus_in[3].byte_sel[0] => Mux5.IN3
bus_in[3].byte_sel[1] => Mux4.IN3
bus_in[3].byte_sel[2] => Mux3.IN3
bus_in[3].byte_sel[3] => Mux2.IN3
bus_in[3].data_in[0] => Mux60.IN3
bus_in[3].data_in[1] => Mux59.IN3
bus_in[3].data_in[2] => Mux58.IN3
bus_in[3].data_in[3] => Mux57.IN3
bus_in[3].data_in[4] => Mux56.IN3
bus_in[3].data_in[5] => Mux55.IN3
bus_in[3].data_in[6] => Mux54.IN3
bus_in[3].data_in[7] => Mux53.IN3
bus_in[3].data_in[8] => Mux52.IN3
bus_in[3].data_in[9] => Mux51.IN3
bus_in[3].data_in[10] => Mux50.IN3
bus_in[3].data_in[11] => Mux49.IN3
bus_in[3].data_in[12] => Mux48.IN3
bus_in[3].data_in[13] => Mux47.IN3
bus_in[3].data_in[14] => Mux46.IN3
bus_in[3].data_in[15] => Mux45.IN3
bus_in[3].data_in[16] => Mux44.IN3
bus_in[3].data_in[17] => Mux43.IN3
bus_in[3].data_in[18] => Mux42.IN3
bus_in[3].data_in[19] => Mux41.IN3
bus_in[3].data_in[20] => Mux40.IN3
bus_in[3].data_in[21] => Mux39.IN3
bus_in[3].data_in[22] => Mux38.IN3
bus_in[3].data_in[23] => Mux37.IN3
bus_in[3].data_in[24] => Mux36.IN3
bus_in[3].data_in[25] => Mux35.IN3
bus_in[3].data_in[26] => Mux34.IN3
bus_in[3].data_in[27] => Mux33.IN3
bus_in[3].data_in[28] => Mux32.IN3
bus_in[3].data_in[29] => Mux31.IN3
bus_in[3].data_in[30] => Mux30.IN3
bus_in[3].data_in[31] => Mux29.IN3
bus_in[3].burst_len[0] => ~NO_FANOUT~
bus_in[3].burst_len[1] => ~NO_FANOUT~
bus_in[3].burst_len[2] => ~NO_FANOUT~
bus_in[3].burst_len[3] => ~NO_FANOUT~
bus_in[3].burst_len[4] => ~NO_FANOUT~
bus_in[3].burst_len[5] => ~NO_FANOUT~
bus_in[3].burst_len[6] => ~NO_FANOUT~
bus_in[3].burst_len[7] => ~NO_FANOUT~
bus_in[3].addr[2] => Mux28.IN3
bus_in[3].addr[3] => Mux27.IN3
bus_in[3].addr[4] => Mux26.IN3
bus_in[3].addr[5] => Mux25.IN3
bus_in[3].addr[6] => Mux24.IN3
bus_in[3].addr[7] => Mux23.IN3
bus_in[3].addr[8] => Mux22.IN3
bus_in[3].addr[9] => Mux21.IN3
bus_in[3].addr[10] => Mux20.IN3
bus_in[3].addr[11] => Mux19.IN3
bus_in[3].addr[12] => Mux18.IN3
bus_in[3].addr[13] => Mux17.IN3
bus_in[3].addr[14] => Mux16.IN3
bus_in[3].addr[15] => Mux15.IN3
bus_in[3].addr[16] => Mux14.IN3
bus_in[3].addr[17] => Mux13.IN3
bus_in[3].addr[18] => Mux12.IN3
bus_in[3].addr[19] => Mux11.IN3
bus_in[3].addr[20] => Mux10.IN3
bus_in[3].addr[21] => Mux9.IN3
bus_in[3].addr[22] => Mux8.IN3
bus_in[3].addr[23] => Mux7.IN3
bus_in[3].addr[24] => Mux6.IN3
bus_in[3].addr[25] => ~NO_FANOUT~
bus_in[3].addr[26] => ~NO_FANOUT~
bus_in[3].addr[27] => ~NO_FANOUT~
bus_in[3].addr[28] => ~NO_FANOUT~
bus_in[3].addr[29] => ~NO_FANOUT~
bus_in[2].write => Mux1.IN2
bus_in[2].addr_strobe => Mux0.IN2
bus_in[2].addr_strobe => process_0.DATAB
bus_in[2].addr_strobe => process_0.DATAB
bus_in[2].addr_strobe => process_0.DATAB
bus_in[2].addr_strobe => process_0.DATAB
bus_in[2].addr_strobe => process_0.DATAB
bus_in[2].byte_sel[0] => Mux5.IN2
bus_in[2].byte_sel[1] => Mux4.IN2
bus_in[2].byte_sel[2] => Mux3.IN2
bus_in[2].byte_sel[3] => Mux2.IN2
bus_in[2].data_in[0] => Mux60.IN2
bus_in[2].data_in[1] => Mux59.IN2
bus_in[2].data_in[2] => Mux58.IN2
bus_in[2].data_in[3] => Mux57.IN2
bus_in[2].data_in[4] => Mux56.IN2
bus_in[2].data_in[5] => Mux55.IN2
bus_in[2].data_in[6] => Mux54.IN2
bus_in[2].data_in[7] => Mux53.IN2
bus_in[2].data_in[8] => Mux52.IN2
bus_in[2].data_in[9] => Mux51.IN2
bus_in[2].data_in[10] => Mux50.IN2
bus_in[2].data_in[11] => Mux49.IN2
bus_in[2].data_in[12] => Mux48.IN2
bus_in[2].data_in[13] => Mux47.IN2
bus_in[2].data_in[14] => Mux46.IN2
bus_in[2].data_in[15] => Mux45.IN2
bus_in[2].data_in[16] => Mux44.IN2
bus_in[2].data_in[17] => Mux43.IN2
bus_in[2].data_in[18] => Mux42.IN2
bus_in[2].data_in[19] => Mux41.IN2
bus_in[2].data_in[20] => Mux40.IN2
bus_in[2].data_in[21] => Mux39.IN2
bus_in[2].data_in[22] => Mux38.IN2
bus_in[2].data_in[23] => Mux37.IN2
bus_in[2].data_in[24] => Mux36.IN2
bus_in[2].data_in[25] => Mux35.IN2
bus_in[2].data_in[26] => Mux34.IN2
bus_in[2].data_in[27] => Mux33.IN2
bus_in[2].data_in[28] => Mux32.IN2
bus_in[2].data_in[29] => Mux31.IN2
bus_in[2].data_in[30] => Mux30.IN2
bus_in[2].data_in[31] => Mux29.IN2
bus_in[2].burst_len[0] => ~NO_FANOUT~
bus_in[2].burst_len[1] => ~NO_FANOUT~
bus_in[2].burst_len[2] => ~NO_FANOUT~
bus_in[2].burst_len[3] => ~NO_FANOUT~
bus_in[2].burst_len[4] => ~NO_FANOUT~
bus_in[2].burst_len[5] => ~NO_FANOUT~
bus_in[2].burst_len[6] => ~NO_FANOUT~
bus_in[2].burst_len[7] => ~NO_FANOUT~
bus_in[2].addr[2] => Mux28.IN2
bus_in[2].addr[3] => Mux27.IN2
bus_in[2].addr[4] => Mux26.IN2
bus_in[2].addr[5] => Mux25.IN2
bus_in[2].addr[6] => Mux24.IN2
bus_in[2].addr[7] => Mux23.IN2
bus_in[2].addr[8] => Mux22.IN2
bus_in[2].addr[9] => Mux21.IN2
bus_in[2].addr[10] => Mux20.IN2
bus_in[2].addr[11] => Mux19.IN2
bus_in[2].addr[12] => Mux18.IN2
bus_in[2].addr[13] => Mux17.IN2
bus_in[2].addr[14] => Mux16.IN2
bus_in[2].addr[15] => Mux15.IN2
bus_in[2].addr[16] => Mux14.IN2
bus_in[2].addr[17] => Mux13.IN2
bus_in[2].addr[18] => Mux12.IN2
bus_in[2].addr[19] => Mux11.IN2
bus_in[2].addr[20] => Mux10.IN2
bus_in[2].addr[21] => Mux9.IN2
bus_in[2].addr[22] => Mux8.IN2
bus_in[2].addr[23] => Mux7.IN2
bus_in[2].addr[24] => Mux6.IN2
bus_in[2].addr[25] => ~NO_FANOUT~
bus_in[2].addr[26] => ~NO_FANOUT~
bus_in[2].addr[27] => ~NO_FANOUT~
bus_in[2].addr[28] => ~NO_FANOUT~
bus_in[2].addr[29] => ~NO_FANOUT~
bus_in[1].write => Mux1.IN1
bus_in[1].addr_strobe => Mux0.IN1
bus_in[1].addr_strobe => process_0.DATAB
bus_in[1].addr_strobe => process_0.DATAB
bus_in[1].addr_strobe => process_0.DATAB
bus_in[1].addr_strobe => process_0.DATAB
bus_in[1].addr_strobe => process_0.DATAB
bus_in[1].byte_sel[0] => Mux5.IN1
bus_in[1].byte_sel[1] => Mux4.IN1
bus_in[1].byte_sel[2] => Mux3.IN1
bus_in[1].byte_sel[3] => Mux2.IN1
bus_in[1].data_in[0] => Mux60.IN1
bus_in[1].data_in[1] => Mux59.IN1
bus_in[1].data_in[2] => Mux58.IN1
bus_in[1].data_in[3] => Mux57.IN1
bus_in[1].data_in[4] => Mux56.IN1
bus_in[1].data_in[5] => Mux55.IN1
bus_in[1].data_in[6] => Mux54.IN1
bus_in[1].data_in[7] => Mux53.IN1
bus_in[1].data_in[8] => Mux52.IN1
bus_in[1].data_in[9] => Mux51.IN1
bus_in[1].data_in[10] => Mux50.IN1
bus_in[1].data_in[11] => Mux49.IN1
bus_in[1].data_in[12] => Mux48.IN1
bus_in[1].data_in[13] => Mux47.IN1
bus_in[1].data_in[14] => Mux46.IN1
bus_in[1].data_in[15] => Mux45.IN1
bus_in[1].data_in[16] => Mux44.IN1
bus_in[1].data_in[17] => Mux43.IN1
bus_in[1].data_in[18] => Mux42.IN1
bus_in[1].data_in[19] => Mux41.IN1
bus_in[1].data_in[20] => Mux40.IN1
bus_in[1].data_in[21] => Mux39.IN1
bus_in[1].data_in[22] => Mux38.IN1
bus_in[1].data_in[23] => Mux37.IN1
bus_in[1].data_in[24] => Mux36.IN1
bus_in[1].data_in[25] => Mux35.IN1
bus_in[1].data_in[26] => Mux34.IN1
bus_in[1].data_in[27] => Mux33.IN1
bus_in[1].data_in[28] => Mux32.IN1
bus_in[1].data_in[29] => Mux31.IN1
bus_in[1].data_in[30] => Mux30.IN1
bus_in[1].data_in[31] => Mux29.IN1
bus_in[1].burst_len[0] => ~NO_FANOUT~
bus_in[1].burst_len[1] => ~NO_FANOUT~
bus_in[1].burst_len[2] => ~NO_FANOUT~
bus_in[1].burst_len[3] => ~NO_FANOUT~
bus_in[1].burst_len[4] => ~NO_FANOUT~
bus_in[1].burst_len[5] => ~NO_FANOUT~
bus_in[1].burst_len[6] => ~NO_FANOUT~
bus_in[1].burst_len[7] => ~NO_FANOUT~
bus_in[1].addr[2] => Mux28.IN1
bus_in[1].addr[3] => Mux27.IN1
bus_in[1].addr[4] => Mux26.IN1
bus_in[1].addr[5] => Mux25.IN1
bus_in[1].addr[6] => Mux24.IN1
bus_in[1].addr[7] => Mux23.IN1
bus_in[1].addr[8] => Mux22.IN1
bus_in[1].addr[9] => Mux21.IN1
bus_in[1].addr[10] => Mux20.IN1
bus_in[1].addr[11] => Mux19.IN1
bus_in[1].addr[12] => Mux18.IN1
bus_in[1].addr[13] => Mux17.IN1
bus_in[1].addr[14] => Mux16.IN1
bus_in[1].addr[15] => Mux15.IN1
bus_in[1].addr[16] => Mux14.IN1
bus_in[1].addr[17] => Mux13.IN1
bus_in[1].addr[18] => Mux12.IN1
bus_in[1].addr[19] => Mux11.IN1
bus_in[1].addr[20] => Mux10.IN1
bus_in[1].addr[21] => Mux9.IN1
bus_in[1].addr[22] => Mux8.IN1
bus_in[1].addr[23] => Mux7.IN1
bus_in[1].addr[24] => Mux6.IN1
bus_in[1].addr[25] => ~NO_FANOUT~
bus_in[1].addr[26] => ~NO_FANOUT~
bus_in[1].addr[27] => ~NO_FANOUT~
bus_in[1].addr[28] => ~NO_FANOUT~
bus_in[1].addr[29] => ~NO_FANOUT~
bus_in[0].write => Mux1.IN0
bus_in[0].addr_strobe => Mux0.IN0
bus_in[0].addr_strobe => process_0.DATAB
bus_in[0].addr_strobe => process_0.DATAB
bus_in[0].addr_strobe => process_0.DATAB
bus_in[0].addr_strobe => process_0.DATAB
bus_in[0].addr_strobe => process_0.DATAB
bus_in[0].byte_sel[0] => Mux5.IN0
bus_in[0].byte_sel[1] => Mux4.IN0
bus_in[0].byte_sel[2] => Mux3.IN0
bus_in[0].byte_sel[3] => Mux2.IN0
bus_in[0].data_in[0] => Mux60.IN0
bus_in[0].data_in[1] => Mux59.IN0
bus_in[0].data_in[2] => Mux58.IN0
bus_in[0].data_in[3] => Mux57.IN0
bus_in[0].data_in[4] => Mux56.IN0
bus_in[0].data_in[5] => Mux55.IN0
bus_in[0].data_in[6] => Mux54.IN0
bus_in[0].data_in[7] => Mux53.IN0
bus_in[0].data_in[8] => Mux52.IN0
bus_in[0].data_in[9] => Mux51.IN0
bus_in[0].data_in[10] => Mux50.IN0
bus_in[0].data_in[11] => Mux49.IN0
bus_in[0].data_in[12] => Mux48.IN0
bus_in[0].data_in[13] => Mux47.IN0
bus_in[0].data_in[14] => Mux46.IN0
bus_in[0].data_in[15] => Mux45.IN0
bus_in[0].data_in[16] => Mux44.IN0
bus_in[0].data_in[17] => Mux43.IN0
bus_in[0].data_in[18] => Mux42.IN0
bus_in[0].data_in[19] => Mux41.IN0
bus_in[0].data_in[20] => Mux40.IN0
bus_in[0].data_in[21] => Mux39.IN0
bus_in[0].data_in[22] => Mux38.IN0
bus_in[0].data_in[23] => Mux37.IN0
bus_in[0].data_in[24] => Mux36.IN0
bus_in[0].data_in[25] => Mux35.IN0
bus_in[0].data_in[26] => Mux34.IN0
bus_in[0].data_in[27] => Mux33.IN0
bus_in[0].data_in[28] => Mux32.IN0
bus_in[0].data_in[29] => Mux31.IN0
bus_in[0].data_in[30] => Mux30.IN0
bus_in[0].data_in[31] => Mux29.IN0
bus_in[0].burst_len[0] => ~NO_FANOUT~
bus_in[0].burst_len[1] => ~NO_FANOUT~
bus_in[0].burst_len[2] => ~NO_FANOUT~
bus_in[0].burst_len[3] => ~NO_FANOUT~
bus_in[0].burst_len[4] => ~NO_FANOUT~
bus_in[0].burst_len[5] => ~NO_FANOUT~
bus_in[0].burst_len[6] => ~NO_FANOUT~
bus_in[0].burst_len[7] => ~NO_FANOUT~
bus_in[0].addr[2] => Mux28.IN0
bus_in[0].addr[3] => Mux27.IN0
bus_in[0].addr[4] => Mux26.IN0
bus_in[0].addr[5] => Mux25.IN0
bus_in[0].addr[6] => Mux24.IN0
bus_in[0].addr[7] => Mux23.IN0
bus_in[0].addr[8] => Mux22.IN0
bus_in[0].addr[9] => Mux21.IN0
bus_in[0].addr[10] => Mux20.IN0
bus_in[0].addr[11] => Mux19.IN0
bus_in[0].addr[12] => Mux18.IN0
bus_in[0].addr[13] => Mux17.IN0
bus_in[0].addr[14] => Mux16.IN0
bus_in[0].addr[15] => Mux15.IN0
bus_in[0].addr[16] => Mux14.IN0
bus_in[0].addr[17] => Mux13.IN0
bus_in[0].addr[18] => Mux12.IN0
bus_in[0].addr[19] => Mux11.IN0
bus_in[0].addr[20] => Mux10.IN0
bus_in[0].addr[21] => Mux9.IN0
bus_in[0].addr[22] => Mux8.IN0
bus_in[0].addr[23] => Mux7.IN0
bus_in[0].addr[24] => Mux6.IN0
bus_in[0].addr[25] => ~NO_FANOUT~
bus_in[0].addr[26] => ~NO_FANOUT~
bus_in[0].addr[27] => ~NO_FANOUT~
bus_in[0].addr[28] => ~NO_FANOUT~
bus_in[0].addr[29] => ~NO_FANOUT~
sdram_clk <= clk.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= iob_cke.DB_MAX_OUTPUT_PORT_TYPE
sdram_cs <= iob_command[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_ras <= iob_command[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_cas <= iob_command[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_we <= iob_command[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_dqm[0] <= iob_dqm[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_dqm[1] <= iob_dqm[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= iob_address[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= iob_address[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= iob_address[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= iob_address[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= iob_address[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= iob_address[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= iob_address[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= iob_address[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= iob_address[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= iob_address[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= iob_address[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= iob_address[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[12] <= iob_address[12].DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[0] <= iob_bank[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[1] <= iob_bank[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_data[0] <> sdram_data[0]
sdram_data[1] <> sdram_data[1]
sdram_data[2] <> sdram_data[2]
sdram_data[3] <> sdram_data[3]
sdram_data[4] <> sdram_data[4]
sdram_data[5] <> sdram_data[5]
sdram_data[6] <> sdram_data[6]
sdram_data[7] <> sdram_data[7]
sdram_data[8] <> sdram_data[8]
sdram_data[9] <> sdram_data[9]
sdram_data[10] <> sdram_data[10]
sdram_data[11] <> sdram_data[11]
sdram_data[12] <> sdram_data[12]
sdram_data[13] <> sdram_data[13]
sdram_data[14] <> sdram_data[14]
sdram_data[15] <> sdram_data[15]


|de10lite_xram_sdram|glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance
ce => R_baudrate.OUTPUTSELECT
ce => R_baudrate.OUTPUTSELECT
ce => R_baudrate.OUTPUTSELECT
ce => R_baudrate.OUTPUTSELECT
ce => R_baudrate.OUTPUTSELECT
ce => R_baudrate.OUTPUTSELECT
ce => R_baudrate.OUTPUTSELECT
ce => R_baudrate.OUTPUTSELECT
ce => R_baudrate.OUTPUTSELECT
ce => R_baudrate.OUTPUTSELECT
ce => R_baudrate.OUTPUTSELECT
ce => R_baudrate.OUTPUTSELECT
ce => R_baudrate.OUTPUTSELECT
ce => R_baudrate.OUTPUTSELECT
ce => R_baudrate.OUTPUTSELECT
ce => R_baudrate.OUTPUTSELECT
ce => tx_phase.OUTPUTSELECT
ce => tx_phase.OUTPUTSELECT
ce => tx_phase.OUTPUTSELECT
ce => tx_phase.OUTPUTSELECT
ce => tx_ser.OUTPUTSELECT
ce => tx_ser.OUTPUTSELECT
ce => tx_ser.OUTPUTSELECT
ce => tx_ser.OUTPUTSELECT
ce => tx_ser.OUTPUTSELECT
ce => tx_ser.OUTPUTSELECT
ce => tx_ser.OUTPUTSELECT
ce => tx_ser.OUTPUTSELECT
ce => tx_ser.OUTPUTSELECT
ce => rx_full.OUTPUTSELECT
clk => R_break.CLK
clk => rx_break_tickcnt[0].CLK
clk => rx_break_tickcnt[1].CLK
clk => rx_break_tickcnt[2].CLK
clk => rx_break_tickcnt[3].CLK
clk => rx_break_tickcnt[4].CLK
clk => rx_break_tickcnt[5].CLK
clk => rx_break_tickcnt[6].CLK
clk => rx_break_tickcnt[7].CLK
clk => rx_break_tickcnt[8].CLK
clk => rx_break_tickcnt[9].CLK
clk => rx_break_tickcnt[10].CLK
clk => rx_break_tickcnt[11].CLK
clk => rx_break_tickcnt[12].CLK
clk => rx_break_tickcnt[13].CLK
clk => rx_break_tickcnt[14].CLK
clk => rx_break_tickcnt[15].CLK
clk => rx_break_tickcnt[16].CLK
clk => rx_break_tickcnt[17].CLK
clk => rx_break_tickcnt[18].CLK
clk => rx_break_tickcnt[19].CLK
clk => rx_break_tickcnt[20].CLK
clk => rx_break_tickcnt[21].CLK
clk => rx_break_tickcnt[22].CLK
clk => rx_break_tickcnt[23].CLK
clk => rx_break_tickcnt[24].CLK
clk => rx_byte[0].CLK
clk => rx_byte[1].CLK
clk => rx_byte[2].CLK
clk => rx_byte[3].CLK
clk => rx_byte[4].CLK
clk => rx_byte[5].CLK
clk => rx_byte[6].CLK
clk => rx_byte[7].CLK
clk => rx_des[0].CLK
clk => rx_des[1].CLK
clk => rx_des[2].CLK
clk => rx_des[3].CLK
clk => rx_des[4].CLK
clk => rx_des[5].CLK
clk => rx_des[6].CLK
clk => rx_des[7].CLK
clk => rx_tickcnt[0].CLK
clk => rx_tickcnt[1].CLK
clk => rx_tickcnt[2].CLK
clk => rx_tickcnt[3].CLK
clk => rx_phase[0].CLK
clk => rx_phase[1].CLK
clk => rx_phase[2].CLK
clk => rx_phase[3].CLK
clk => R_rxd.CLK
clk => tx_tickcnt[0].CLK
clk => tx_tickcnt[1].CLK
clk => tx_tickcnt[2].CLK
clk => tx_tickcnt[3].CLK
clk => R_baudgen[0].CLK
clk => R_baudgen[1].CLK
clk => R_baudgen[2].CLK
clk => R_baudgen[3].CLK
clk => R_baudgen[4].CLK
clk => R_baudgen[5].CLK
clk => R_baudgen[6].CLK
clk => R_baudgen[7].CLK
clk => R_baudgen[8].CLK
clk => R_baudgen[9].CLK
clk => R_baudgen[10].CLK
clk => R_baudgen[11].CLK
clk => R_baudgen[12].CLK
clk => R_baudgen[13].CLK
clk => R_baudgen[14].CLK
clk => R_baudgen[15].CLK
clk => R_baudgen[16].CLK
clk => rx_full.CLK
clk => tx_ser[0].CLK
clk => tx_ser[1].CLK
clk => tx_ser[2].CLK
clk => tx_ser[3].CLK
clk => tx_ser[4].CLK
clk => tx_ser[5].CLK
clk => tx_ser[6].CLK
clk => tx_ser[7].CLK
clk => tx_ser[8].CLK
clk => tx_phase[0].CLK
clk => tx_phase[1].CLK
clk => tx_phase[2].CLK
clk => tx_phase[3].CLK
clk => R_baudrate[0].CLK
clk => R_baudrate[1].CLK
clk => R_baudrate[2].CLK
clk => R_baudrate[3].CLK
clk => R_baudrate[4].CLK
clk => R_baudrate[5].CLK
clk => R_baudrate[6].CLK
clk => R_baudrate[7].CLK
clk => R_baudrate[8].CLK
clk => R_baudrate[9].CLK
clk => R_baudrate[10].CLK
clk => R_baudrate[11].CLK
clk => R_baudrate[12].CLK
clk => R_baudrate[13].CLK
clk => R_baudrate[14].CLK
clk => R_baudrate[15].CLK
bus_write => process_0.IN0
bus_write => process_0.IN0
bus_write => process_0.IN0
byte_sel[0] => process_0.IN1
byte_sel[0] => process_0.IN1
byte_sel[1] => ~NO_FANOUT~
byte_sel[2] => process_0.IN1
byte_sel[3] => ~NO_FANOUT~
bus_in[0] => tx_ser.DATAB
bus_in[1] => tx_ser.DATAB
bus_in[2] => tx_ser.DATAB
bus_in[3] => tx_ser.DATAB
bus_in[4] => tx_ser.DATAB
bus_in[5] => tx_ser.DATAB
bus_in[6] => tx_ser.DATAB
bus_in[7] => tx_ser.DATAB
bus_in[8] => ~NO_FANOUT~
bus_in[9] => ~NO_FANOUT~
bus_in[10] => ~NO_FANOUT~
bus_in[11] => ~NO_FANOUT~
bus_in[12] => ~NO_FANOUT~
bus_in[13] => ~NO_FANOUT~
bus_in[14] => ~NO_FANOUT~
bus_in[15] => ~NO_FANOUT~
bus_in[16] => R_baudrate.DATAB
bus_in[17] => R_baudrate.DATAB
bus_in[18] => R_baudrate.DATAB
bus_in[19] => R_baudrate.DATAB
bus_in[20] => R_baudrate.DATAB
bus_in[21] => R_baudrate.DATAB
bus_in[22] => R_baudrate.DATAB
bus_in[23] => R_baudrate.DATAB
bus_in[24] => R_baudrate.DATAB
bus_in[25] => R_baudrate.DATAB
bus_in[26] => R_baudrate.DATAB
bus_in[27] => R_baudrate.DATAB
bus_in[28] => R_baudrate.DATAB
bus_in[29] => R_baudrate.DATAB
bus_in[30] => R_baudrate.DATAB
bus_in[31] => R_baudrate.DATAB
bus_out[0] <= rx_byte[0].DB_MAX_OUTPUT_PORT_TYPE
bus_out[1] <= rx_byte[1].DB_MAX_OUTPUT_PORT_TYPE
bus_out[2] <= rx_byte[2].DB_MAX_OUTPUT_PORT_TYPE
bus_out[3] <= rx_byte[3].DB_MAX_OUTPUT_PORT_TYPE
bus_out[4] <= rx_byte[4].DB_MAX_OUTPUT_PORT_TYPE
bus_out[5] <= rx_byte[5].DB_MAX_OUTPUT_PORT_TYPE
bus_out[6] <= rx_byte[6].DB_MAX_OUTPUT_PORT_TYPE
bus_out[7] <= rx_byte[7].DB_MAX_OUTPUT_PORT_TYPE
bus_out[8] <= rx_full.DB_MAX_OUTPUT_PORT_TYPE
bus_out[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
bus_out[10] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[11] <= bus_out[11].DB_MAX_OUTPUT_PORT_TYPE
bus_out[12] <= bus_out[12].DB_MAX_OUTPUT_PORT_TYPE
bus_out[13] <= bus_out[13].DB_MAX_OUTPUT_PORT_TYPE
bus_out[14] <= bus_out[14].DB_MAX_OUTPUT_PORT_TYPE
bus_out[15] <= bus_out[15].DB_MAX_OUTPUT_PORT_TYPE
bus_out[16] <= bus_out[16].DB_MAX_OUTPUT_PORT_TYPE
bus_out[17] <= bus_out[17].DB_MAX_OUTPUT_PORT_TYPE
bus_out[18] <= bus_out[18].DB_MAX_OUTPUT_PORT_TYPE
bus_out[19] <= bus_out[19].DB_MAX_OUTPUT_PORT_TYPE
bus_out[20] <= bus_out[20].DB_MAX_OUTPUT_PORT_TYPE
bus_out[21] <= bus_out[21].DB_MAX_OUTPUT_PORT_TYPE
bus_out[22] <= bus_out[22].DB_MAX_OUTPUT_PORT_TYPE
bus_out[23] <= bus_out[23].DB_MAX_OUTPUT_PORT_TYPE
bus_out[24] <= bus_out[24].DB_MAX_OUTPUT_PORT_TYPE
bus_out[25] <= bus_out[25].DB_MAX_OUTPUT_PORT_TYPE
bus_out[26] <= bus_out[26].DB_MAX_OUTPUT_PORT_TYPE
bus_out[27] <= bus_out[27].DB_MAX_OUTPUT_PORT_TYPE
bus_out[28] <= bus_out[28].DB_MAX_OUTPUT_PORT_TYPE
bus_out[29] <= bus_out[29].DB_MAX_OUTPUT_PORT_TYPE
bus_out[30] <= bus_out[30].DB_MAX_OUTPUT_PORT_TYPE
bus_out[31] <= bus_out[31].DB_MAX_OUTPUT_PORT_TYPE
break <= R_break.DB_MAX_OUTPUT_PORT_TYPE
rxd => R_rxd.DATAIN
txd <= tx_ser[0].DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|spi:\G_spi:0:spi_instance
ce => process_1.IN0
clk => R_spi_byte_in[0].CLK
clk => R_spi_byte_in[1].CLK
clk => R_spi_byte_in[2].CLK
clk => R_spi_byte_in[3].CLK
clk => R_spi_byte_in[4].CLK
clk => R_spi_byte_in[5].CLK
clk => R_spi_byte_in[6].CLK
clk => R_spi_byte_in[7].CLK
clk => R_spi_byte_out[0].CLK
clk => R_spi_byte_out[1].CLK
clk => R_spi_byte_out[2].CLK
clk => R_spi_byte_out[3].CLK
clk => R_spi_byte_out[4].CLK
clk => R_spi_byte_out[5].CLK
clk => R_spi_byte_out[6].CLK
clk => R_spi_byte_out[7].CLK
clk => R_bit_cnt[0].CLK
clk => R_bit_cnt[1].CLK
clk => R_bit_cnt[2].CLK
clk => R_bit_cnt[3].CLK
clk => R_spi_cen.CLK
clk => R_clk_acc[7].CLK
bus_write => process_1.IN1
byte_sel[0] => R_spi_cen.OUTPUTSELECT
byte_sel[0] => R_bit_cnt.OUTPUTSELECT
byte_sel[0] => R_bit_cnt.OUTPUTSELECT
byte_sel[0] => R_bit_cnt.OUTPUTSELECT
byte_sel[0] => R_bit_cnt.OUTPUTSELECT
byte_sel[0] => R_spi_byte_out.OUTPUTSELECT
byte_sel[0] => R_spi_byte_out.OUTPUTSELECT
byte_sel[0] => R_spi_byte_out.OUTPUTSELECT
byte_sel[0] => R_spi_byte_out.OUTPUTSELECT
byte_sel[0] => R_spi_byte_out.OUTPUTSELECT
byte_sel[0] => R_spi_byte_out.OUTPUTSELECT
byte_sel[0] => R_spi_byte_out.OUTPUTSELECT
byte_sel[0] => R_spi_byte_out.OUTPUTSELECT
byte_sel[1] => R_clk_acc.OUTPUTSELECT
byte_sel[1] => R_spi_cen.OUTPUTSELECT
byte_sel[1] => R_bit_cnt.OUTPUTSELECT
byte_sel[1] => R_bit_cnt.OUTPUTSELECT
byte_sel[1] => R_bit_cnt.OUTPUTSELECT
byte_sel[1] => R_bit_cnt.OUTPUTSELECT
byte_sel[1] => R_spi_byte_out.OUTPUTSELECT
byte_sel[1] => R_spi_byte_out.OUTPUTSELECT
byte_sel[1] => R_spi_byte_out.OUTPUTSELECT
byte_sel[1] => R_spi_byte_out.OUTPUTSELECT
byte_sel[1] => R_spi_byte_out.OUTPUTSELECT
byte_sel[1] => R_spi_byte_out.OUTPUTSELECT
byte_sel[1] => R_spi_byte_out.OUTPUTSELECT
byte_sel[1] => R_spi_byte_out.OUTPUTSELECT
byte_sel[2] => ~NO_FANOUT~
byte_sel[3] => ~NO_FANOUT~
bus_in[0] => R_spi_byte_out.DATAB
bus_in[1] => R_spi_byte_out.DATAB
bus_in[2] => R_spi_byte_out.DATAB
bus_in[3] => R_spi_byte_out.DATAB
bus_in[4] => R_spi_byte_out.DATAB
bus_in[5] => R_spi_byte_out.DATAB
bus_in[6] => R_spi_byte_out.DATAB
bus_in[7] => R_spi_byte_out.DATAB
bus_in[8] => ~NO_FANOUT~
bus_in[9] => ~NO_FANOUT~
bus_in[10] => ~NO_FANOUT~
bus_in[11] => ~NO_FANOUT~
bus_in[12] => ~NO_FANOUT~
bus_in[13] => ~NO_FANOUT~
bus_in[14] => ~NO_FANOUT~
bus_in[15] => ~NO_FANOUT~
bus_in[16] => ~NO_FANOUT~
bus_in[17] => ~NO_FANOUT~
bus_in[18] => ~NO_FANOUT~
bus_in[19] => ~NO_FANOUT~
bus_in[20] => ~NO_FANOUT~
bus_in[21] => ~NO_FANOUT~
bus_in[22] => ~NO_FANOUT~
bus_in[23] => ~NO_FANOUT~
bus_in[24] => ~NO_FANOUT~
bus_in[25] => ~NO_FANOUT~
bus_in[26] => ~NO_FANOUT~
bus_in[27] => ~NO_FANOUT~
bus_in[28] => ~NO_FANOUT~
bus_in[29] => ~NO_FANOUT~
bus_in[30] => ~NO_FANOUT~
bus_in[31] => ~NO_FANOUT~
bus_out[0] <= R_spi_byte_in[0].DB_MAX_OUTPUT_PORT_TYPE
bus_out[1] <= R_spi_byte_in[1].DB_MAX_OUTPUT_PORT_TYPE
bus_out[2] <= R_spi_byte_in[2].DB_MAX_OUTPUT_PORT_TYPE
bus_out[3] <= R_spi_byte_in[3].DB_MAX_OUTPUT_PORT_TYPE
bus_out[4] <= R_spi_byte_in[4].DB_MAX_OUTPUT_PORT_TYPE
bus_out[5] <= R_spi_byte_in[5].DB_MAX_OUTPUT_PORT_TYPE
bus_out[6] <= R_spi_byte_in[6].DB_MAX_OUTPUT_PORT_TYPE
bus_out[7] <= R_spi_byte_in[7].DB_MAX_OUTPUT_PORT_TYPE
bus_out[8] <= R_bit_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
bus_out[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
bus_out[10] <= bus_out[10].DB_MAX_OUTPUT_PORT_TYPE
bus_out[11] <= bus_out[11].DB_MAX_OUTPUT_PORT_TYPE
bus_out[12] <= bus_out[12].DB_MAX_OUTPUT_PORT_TYPE
bus_out[13] <= bus_out[13].DB_MAX_OUTPUT_PORT_TYPE
bus_out[14] <= bus_out[14].DB_MAX_OUTPUT_PORT_TYPE
bus_out[15] <= bus_out[15].DB_MAX_OUTPUT_PORT_TYPE
bus_out[16] <= bus_out[16].DB_MAX_OUTPUT_PORT_TYPE
bus_out[17] <= bus_out[17].DB_MAX_OUTPUT_PORT_TYPE
bus_out[18] <= bus_out[18].DB_MAX_OUTPUT_PORT_TYPE
bus_out[19] <= bus_out[19].DB_MAX_OUTPUT_PORT_TYPE
bus_out[20] <= bus_out[20].DB_MAX_OUTPUT_PORT_TYPE
bus_out[21] <= bus_out[21].DB_MAX_OUTPUT_PORT_TYPE
bus_out[22] <= bus_out[22].DB_MAX_OUTPUT_PORT_TYPE
bus_out[23] <= bus_out[23].DB_MAX_OUTPUT_PORT_TYPE
bus_out[24] <= bus_out[24].DB_MAX_OUTPUT_PORT_TYPE
bus_out[25] <= bus_out[25].DB_MAX_OUTPUT_PORT_TYPE
bus_out[26] <= bus_out[26].DB_MAX_OUTPUT_PORT_TYPE
bus_out[27] <= bus_out[27].DB_MAX_OUTPUT_PORT_TYPE
bus_out[28] <= bus_out[28].DB_MAX_OUTPUT_PORT_TYPE
bus_out[29] <= bus_out[29].DB_MAX_OUTPUT_PORT_TYPE
bus_out[30] <= bus_out[30].DB_MAX_OUTPUT_PORT_TYPE
bus_out[31] <= bus_out[31].DB_MAX_OUTPUT_PORT_TYPE
spi_sck <= R_clk_acc[7].DB_MAX_OUTPUT_PORT_TYPE
spi_mosi <= R_spi_byte_out[7].DB_MAX_OUTPUT_PORT_TYPE
spi_cen <= R_spi_cen.DB_MAX_OUTPUT_PORT_TYPE
spi_miso => R_spi_byte_in.DATAB


|de10lite_xram_sdram|glue_xram:glue_xram|spi:\G_spi:1:spi_instance
ce => process_1.IN0
clk => R_spi_byte_in[0].CLK
clk => R_spi_byte_in[1].CLK
clk => R_spi_byte_in[2].CLK
clk => R_spi_byte_in[3].CLK
clk => R_spi_byte_in[4].CLK
clk => R_spi_byte_in[5].CLK
clk => R_spi_byte_in[6].CLK
clk => R_spi_byte_in[7].CLK
clk => R_spi_byte_out[0].CLK
clk => R_spi_byte_out[1].CLK
clk => R_spi_byte_out[2].CLK
clk => R_spi_byte_out[3].CLK
clk => R_spi_byte_out[4].CLK
clk => R_spi_byte_out[5].CLK
clk => R_spi_byte_out[6].CLK
clk => R_spi_byte_out[7].CLK
clk => R_bit_cnt[0].CLK
clk => R_bit_cnt[1].CLK
clk => R_bit_cnt[2].CLK
clk => R_bit_cnt[3].CLK
clk => R_spi_cen.CLK
clk => R_clk_acc[7].CLK
bus_write => process_1.IN1
byte_sel[0] => R_spi_cen.OUTPUTSELECT
byte_sel[0] => R_bit_cnt.OUTPUTSELECT
byte_sel[0] => R_bit_cnt.OUTPUTSELECT
byte_sel[0] => R_bit_cnt.OUTPUTSELECT
byte_sel[0] => R_bit_cnt.OUTPUTSELECT
byte_sel[0] => R_spi_byte_out.OUTPUTSELECT
byte_sel[0] => R_spi_byte_out.OUTPUTSELECT
byte_sel[0] => R_spi_byte_out.OUTPUTSELECT
byte_sel[0] => R_spi_byte_out.OUTPUTSELECT
byte_sel[0] => R_spi_byte_out.OUTPUTSELECT
byte_sel[0] => R_spi_byte_out.OUTPUTSELECT
byte_sel[0] => R_spi_byte_out.OUTPUTSELECT
byte_sel[0] => R_spi_byte_out.OUTPUTSELECT
byte_sel[1] => R_clk_acc.OUTPUTSELECT
byte_sel[1] => R_spi_cen.OUTPUTSELECT
byte_sel[1] => R_bit_cnt.OUTPUTSELECT
byte_sel[1] => R_bit_cnt.OUTPUTSELECT
byte_sel[1] => R_bit_cnt.OUTPUTSELECT
byte_sel[1] => R_bit_cnt.OUTPUTSELECT
byte_sel[1] => R_spi_byte_out.OUTPUTSELECT
byte_sel[1] => R_spi_byte_out.OUTPUTSELECT
byte_sel[1] => R_spi_byte_out.OUTPUTSELECT
byte_sel[1] => R_spi_byte_out.OUTPUTSELECT
byte_sel[1] => R_spi_byte_out.OUTPUTSELECT
byte_sel[1] => R_spi_byte_out.OUTPUTSELECT
byte_sel[1] => R_spi_byte_out.OUTPUTSELECT
byte_sel[1] => R_spi_byte_out.OUTPUTSELECT
byte_sel[2] => ~NO_FANOUT~
byte_sel[3] => ~NO_FANOUT~
bus_in[0] => R_spi_byte_out.DATAB
bus_in[1] => R_spi_byte_out.DATAB
bus_in[2] => R_spi_byte_out.DATAB
bus_in[3] => R_spi_byte_out.DATAB
bus_in[4] => R_spi_byte_out.DATAB
bus_in[5] => R_spi_byte_out.DATAB
bus_in[6] => R_spi_byte_out.DATAB
bus_in[7] => R_spi_byte_out.DATAB
bus_in[8] => ~NO_FANOUT~
bus_in[9] => ~NO_FANOUT~
bus_in[10] => ~NO_FANOUT~
bus_in[11] => ~NO_FANOUT~
bus_in[12] => ~NO_FANOUT~
bus_in[13] => ~NO_FANOUT~
bus_in[14] => ~NO_FANOUT~
bus_in[15] => ~NO_FANOUT~
bus_in[16] => ~NO_FANOUT~
bus_in[17] => ~NO_FANOUT~
bus_in[18] => ~NO_FANOUT~
bus_in[19] => ~NO_FANOUT~
bus_in[20] => ~NO_FANOUT~
bus_in[21] => ~NO_FANOUT~
bus_in[22] => ~NO_FANOUT~
bus_in[23] => ~NO_FANOUT~
bus_in[24] => ~NO_FANOUT~
bus_in[25] => ~NO_FANOUT~
bus_in[26] => ~NO_FANOUT~
bus_in[27] => ~NO_FANOUT~
bus_in[28] => ~NO_FANOUT~
bus_in[29] => ~NO_FANOUT~
bus_in[30] => ~NO_FANOUT~
bus_in[31] => ~NO_FANOUT~
bus_out[0] <= R_spi_byte_in[0].DB_MAX_OUTPUT_PORT_TYPE
bus_out[1] <= R_spi_byte_in[1].DB_MAX_OUTPUT_PORT_TYPE
bus_out[2] <= R_spi_byte_in[2].DB_MAX_OUTPUT_PORT_TYPE
bus_out[3] <= R_spi_byte_in[3].DB_MAX_OUTPUT_PORT_TYPE
bus_out[4] <= R_spi_byte_in[4].DB_MAX_OUTPUT_PORT_TYPE
bus_out[5] <= R_spi_byte_in[5].DB_MAX_OUTPUT_PORT_TYPE
bus_out[6] <= R_spi_byte_in[6].DB_MAX_OUTPUT_PORT_TYPE
bus_out[7] <= R_spi_byte_in[7].DB_MAX_OUTPUT_PORT_TYPE
bus_out[8] <= R_bit_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
bus_out[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
bus_out[10] <= bus_out[10].DB_MAX_OUTPUT_PORT_TYPE
bus_out[11] <= bus_out[11].DB_MAX_OUTPUT_PORT_TYPE
bus_out[12] <= bus_out[12].DB_MAX_OUTPUT_PORT_TYPE
bus_out[13] <= bus_out[13].DB_MAX_OUTPUT_PORT_TYPE
bus_out[14] <= bus_out[14].DB_MAX_OUTPUT_PORT_TYPE
bus_out[15] <= bus_out[15].DB_MAX_OUTPUT_PORT_TYPE
bus_out[16] <= bus_out[16].DB_MAX_OUTPUT_PORT_TYPE
bus_out[17] <= bus_out[17].DB_MAX_OUTPUT_PORT_TYPE
bus_out[18] <= bus_out[18].DB_MAX_OUTPUT_PORT_TYPE
bus_out[19] <= bus_out[19].DB_MAX_OUTPUT_PORT_TYPE
bus_out[20] <= bus_out[20].DB_MAX_OUTPUT_PORT_TYPE
bus_out[21] <= bus_out[21].DB_MAX_OUTPUT_PORT_TYPE
bus_out[22] <= bus_out[22].DB_MAX_OUTPUT_PORT_TYPE
bus_out[23] <= bus_out[23].DB_MAX_OUTPUT_PORT_TYPE
bus_out[24] <= bus_out[24].DB_MAX_OUTPUT_PORT_TYPE
bus_out[25] <= bus_out[25].DB_MAX_OUTPUT_PORT_TYPE
bus_out[26] <= bus_out[26].DB_MAX_OUTPUT_PORT_TYPE
bus_out[27] <= bus_out[27].DB_MAX_OUTPUT_PORT_TYPE
bus_out[28] <= bus_out[28].DB_MAX_OUTPUT_PORT_TYPE
bus_out[29] <= bus_out[29].DB_MAX_OUTPUT_PORT_TYPE
bus_out[30] <= bus_out[30].DB_MAX_OUTPUT_PORT_TYPE
bus_out[31] <= bus_out[31].DB_MAX_OUTPUT_PORT_TYPE
spi_sck <= R_clk_acc[7].DB_MAX_OUTPUT_PORT_TYPE
spi_mosi <= R_spi_byte_out[7].DB_MAX_OUTPUT_PORT_TYPE
spi_cen <= R_spi_cen.DB_MAX_OUTPUT_PORT_TYPE
spi_miso => R_spi_byte_in.DATAB


|de10lite_xram_sdram|glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst
ce => process_0.IN0
ce => process_1.IN0
ce => process_2.IN0
ce => process_3.IN0
clk => R_edge_sync_shift[31][0].CLK
clk => R_edge_sync_shift[31][1].CLK
clk => R_edge_sync_shift[30][0].CLK
clk => R_edge_sync_shift[30][1].CLK
clk => R_edge_sync_shift[29][0].CLK
clk => R_edge_sync_shift[29][1].CLK
clk => R_edge_sync_shift[28][0].CLK
clk => R_edge_sync_shift[28][1].CLK
clk => R_edge_sync_shift[27][0].CLK
clk => R_edge_sync_shift[27][1].CLK
clk => R_edge_sync_shift[26][0].CLK
clk => R_edge_sync_shift[26][1].CLK
clk => R_edge_sync_shift[25][0].CLK
clk => R_edge_sync_shift[25][1].CLK
clk => R_edge_sync_shift[24][0].CLK
clk => R_edge_sync_shift[24][1].CLK
clk => R_edge_sync_shift[23][0].CLK
clk => R_edge_sync_shift[23][1].CLK
clk => R_edge_sync_shift[22][0].CLK
clk => R_edge_sync_shift[22][1].CLK
clk => R_edge_sync_shift[21][0].CLK
clk => R_edge_sync_shift[21][1].CLK
clk => R_edge_sync_shift[20][0].CLK
clk => R_edge_sync_shift[20][1].CLK
clk => R_edge_sync_shift[19][0].CLK
clk => R_edge_sync_shift[19][1].CLK
clk => R_edge_sync_shift[18][0].CLK
clk => R_edge_sync_shift[18][1].CLK
clk => R_edge_sync_shift[17][0].CLK
clk => R_edge_sync_shift[17][1].CLK
clk => R_edge_sync_shift[16][0].CLK
clk => R_edge_sync_shift[16][1].CLK
clk => R_edge_sync_shift[15][0].CLK
clk => R_edge_sync_shift[15][1].CLK
clk => R_edge_sync_shift[14][0].CLK
clk => R_edge_sync_shift[14][1].CLK
clk => R_edge_sync_shift[13][0].CLK
clk => R_edge_sync_shift[13][1].CLK
clk => R_edge_sync_shift[12][0].CLK
clk => R_edge_sync_shift[12][1].CLK
clk => R_edge_sync_shift[11][0].CLK
clk => R_edge_sync_shift[11][1].CLK
clk => R_edge_sync_shift[10][0].CLK
clk => R_edge_sync_shift[10][1].CLK
clk => R_edge_sync_shift[9][0].CLK
clk => R_edge_sync_shift[9][1].CLK
clk => R_edge_sync_shift[8][0].CLK
clk => R_edge_sync_shift[8][1].CLK
clk => R_edge_sync_shift[7][0].CLK
clk => R_edge_sync_shift[7][1].CLK
clk => R_edge_sync_shift[6][0].CLK
clk => R_edge_sync_shift[6][1].CLK
clk => R_edge_sync_shift[5][0].CLK
clk => R_edge_sync_shift[5][1].CLK
clk => R_edge_sync_shift[4][0].CLK
clk => R_edge_sync_shift[4][1].CLK
clk => R_edge_sync_shift[3][0].CLK
clk => R_edge_sync_shift[3][1].CLK
clk => R_edge_sync_shift[2][0].CLK
clk => R_edge_sync_shift[2][1].CLK
clk => R_edge_sync_shift[1][0].CLK
clk => R_edge_sync_shift[1][1].CLK
clk => R_edge_sync_shift[0][0].CLK
clk => R_edge_sync_shift[0][1].CLK
clk => R[0][24].CLK
clk => R[0][25].CLK
clk => R[0][26].CLK
clk => R[0][27].CLK
clk => R[0][28].CLK
clk => R[0][29].CLK
clk => R[0][30].CLK
clk => R[0][31].CLK
clk => R[1][24].CLK
clk => R[1][25].CLK
clk => R[1][26].CLK
clk => R[1][27].CLK
clk => R[1][28].CLK
clk => R[1][29].CLK
clk => R[1][30].CLK
clk => R[1][31].CLK
clk => R[2][24].CLK
clk => R[2][25].CLK
clk => R[2][26].CLK
clk => R[2][27].CLK
clk => R[2][28].CLK
clk => R[2][29].CLK
clk => R[2][30].CLK
clk => R[2][31].CLK
clk => R[3][24].CLK
clk => R[3][25].CLK
clk => R[3][26].CLK
clk => R[3][27].CLK
clk => R[3][28].CLK
clk => R[3][29].CLK
clk => R[3][30].CLK
clk => R[3][31].CLK
clk => R[4][24].CLK
clk => R[4][25].CLK
clk => R[4][26].CLK
clk => R[4][27].CLK
clk => R[4][28].CLK
clk => R[4][29].CLK
clk => R[4][30].CLK
clk => R[4][31].CLK
clk => R[5][24].CLK
clk => R[5][25].CLK
clk => R[5][26].CLK
clk => R[5][27].CLK
clk => R[5][28].CLK
clk => R[5][29].CLK
clk => R[5][30].CLK
clk => R[5][31].CLK
clk => R[0][16].CLK
clk => R[0][17].CLK
clk => R[0][18].CLK
clk => R[0][19].CLK
clk => R[0][20].CLK
clk => R[0][21].CLK
clk => R[0][22].CLK
clk => R[0][23].CLK
clk => R[1][16].CLK
clk => R[1][17].CLK
clk => R[1][18].CLK
clk => R[1][19].CLK
clk => R[1][20].CLK
clk => R[1][21].CLK
clk => R[1][22].CLK
clk => R[1][23].CLK
clk => R[2][16].CLK
clk => R[2][17].CLK
clk => R[2][18].CLK
clk => R[2][19].CLK
clk => R[2][20].CLK
clk => R[2][21].CLK
clk => R[2][22].CLK
clk => R[2][23].CLK
clk => R[3][16].CLK
clk => R[3][17].CLK
clk => R[3][18].CLK
clk => R[3][19].CLK
clk => R[3][20].CLK
clk => R[3][21].CLK
clk => R[3][22].CLK
clk => R[3][23].CLK
clk => R[4][16].CLK
clk => R[4][17].CLK
clk => R[4][18].CLK
clk => R[4][19].CLK
clk => R[4][20].CLK
clk => R[4][21].CLK
clk => R[4][22].CLK
clk => R[4][23].CLK
clk => R[5][16].CLK
clk => R[5][17].CLK
clk => R[5][18].CLK
clk => R[5][19].CLK
clk => R[5][20].CLK
clk => R[5][21].CLK
clk => R[5][22].CLK
clk => R[5][23].CLK
clk => R[0][8].CLK
clk => R[0][9].CLK
clk => R[0][10].CLK
clk => R[0][11].CLK
clk => R[0][12].CLK
clk => R[0][13].CLK
clk => R[0][14].CLK
clk => R[0][15].CLK
clk => R[1][8].CLK
clk => R[1][9].CLK
clk => R[1][10].CLK
clk => R[1][11].CLK
clk => R[1][12].CLK
clk => R[1][13].CLK
clk => R[1][14].CLK
clk => R[1][15].CLK
clk => R[2][8].CLK
clk => R[2][9].CLK
clk => R[2][10].CLK
clk => R[2][11].CLK
clk => R[2][12].CLK
clk => R[2][13].CLK
clk => R[2][14].CLK
clk => R[2][15].CLK
clk => R[3][8].CLK
clk => R[3][9].CLK
clk => R[3][10].CLK
clk => R[3][11].CLK
clk => R[3][12].CLK
clk => R[3][13].CLK
clk => R[3][14].CLK
clk => R[3][15].CLK
clk => R[4][8].CLK
clk => R[4][9].CLK
clk => R[4][10].CLK
clk => R[4][11].CLK
clk => R[4][12].CLK
clk => R[4][13].CLK
clk => R[4][14].CLK
clk => R[4][15].CLK
clk => R[5][8].CLK
clk => R[5][9].CLK
clk => R[5][10].CLK
clk => R[5][11].CLK
clk => R[5][12].CLK
clk => R[5][13].CLK
clk => R[5][14].CLK
clk => R[5][15].CLK
clk => R[0][0].CLK
clk => R[0][1].CLK
clk => R[0][2].CLK
clk => R[0][3].CLK
clk => R[0][4].CLK
clk => R[0][5].CLK
clk => R[0][6].CLK
clk => R[0][7].CLK
clk => R[1][0].CLK
clk => R[1][1].CLK
clk => R[1][2].CLK
clk => R[1][3].CLK
clk => R[1][4].CLK
clk => R[1][5].CLK
clk => R[1][6].CLK
clk => R[1][7].CLK
clk => R[2][0].CLK
clk => R[2][1].CLK
clk => R[2][2].CLK
clk => R[2][3].CLK
clk => R[2][4].CLK
clk => R[2][5].CLK
clk => R[2][6].CLK
clk => R[2][7].CLK
clk => R[3][0].CLK
clk => R[3][1].CLK
clk => R[3][2].CLK
clk => R[3][3].CLK
clk => R[3][4].CLK
clk => R[3][5].CLK
clk => R[3][6].CLK
clk => R[3][7].CLK
clk => R[4][0].CLK
clk => R[4][1].CLK
clk => R[4][2].CLK
clk => R[4][3].CLK
clk => R[4][4].CLK
clk => R[4][5].CLK
clk => R[4][6].CLK
clk => R[4][7].CLK
clk => R[5][0].CLK
clk => R[5][1].CLK
clk => R[5][2].CLK
clk => R[5][3].CLK
clk => R[5][4].CLK
clk => R[5][5].CLK
clk => R[5][6].CLK
clk => R[5][7].CLK
bus_write => process_0.IN1
bus_write => process_1.IN1
bus_write => process_2.IN1
bus_write => process_3.IN1
addr[0] => Mux0.IN4
addr[0] => Mux1.IN4
addr[0] => Mux2.IN4
addr[0] => Mux3.IN4
addr[0] => Mux4.IN4
addr[0] => Mux5.IN4
addr[0] => Mux6.IN4
addr[0] => Mux7.IN4
addr[0] => Mux8.IN4
addr[0] => Mux9.IN4
addr[0] => Mux10.IN4
addr[0] => Mux11.IN4
addr[0] => Mux12.IN4
addr[0] => Mux13.IN4
addr[0] => Mux14.IN4
addr[0] => Mux15.IN4
addr[0] => Mux16.IN4
addr[0] => Mux17.IN4
addr[0] => Mux18.IN4
addr[0] => Mux19.IN4
addr[0] => Mux20.IN4
addr[0] => Mux21.IN4
addr[0] => Mux22.IN4
addr[0] => Mux23.IN4
addr[0] => Mux24.IN4
addr[0] => Mux25.IN4
addr[0] => Mux26.IN4
addr[0] => Mux27.IN4
addr[0] => Mux28.IN4
addr[0] => Mux29.IN4
addr[0] => Mux30.IN4
addr[0] => Mux31.IN4
addr[0] => Mux32.IN10
addr[0] => Mux33.IN10
addr[0] => Mux34.IN10
addr[0] => Mux35.IN10
addr[0] => Mux36.IN10
addr[0] => Mux37.IN10
addr[0] => Mux38.IN10
addr[0] => Mux39.IN10
addr[0] => Mux40.IN10
addr[0] => Mux41.IN10
addr[0] => Mux42.IN10
addr[0] => Mux43.IN10
addr[0] => Mux44.IN10
addr[0] => Mux45.IN10
addr[0] => Mux46.IN10
addr[0] => Mux47.IN10
addr[0] => Mux48.IN10
addr[0] => Mux49.IN10
addr[0] => Mux50.IN10
addr[0] => Mux51.IN10
addr[0] => Mux52.IN10
addr[0] => Mux53.IN10
addr[0] => Mux54.IN10
addr[0] => Mux55.IN10
addr[0] => Mux56.IN10
addr[0] => Mux57.IN10
addr[0] => Mux58.IN10
addr[0] => Mux59.IN10
addr[0] => Mux60.IN10
addr[0] => Mux61.IN10
addr[0] => Mux62.IN10
addr[0] => Mux63.IN10
addr[0] => Decoder0.IN2
addr[0] => Mux64.IN9
addr[0] => Mux65.IN9
addr[0] => Mux66.IN9
addr[0] => Mux67.IN9
addr[0] => Mux68.IN9
addr[0] => Mux69.IN9
addr[0] => Mux70.IN9
addr[0] => Mux71.IN9
addr[0] => Mux72.IN9
addr[0] => Mux73.IN9
addr[0] => Mux74.IN9
addr[0] => Mux75.IN9
addr[0] => Mux76.IN9
addr[0] => Mux77.IN9
addr[0] => Mux78.IN9
addr[0] => Mux79.IN9
addr[0] => Mux80.IN9
addr[0] => Mux81.IN9
addr[0] => Mux82.IN9
addr[0] => Mux83.IN9
addr[0] => Mux84.IN9
addr[0] => Mux85.IN9
addr[0] => Mux86.IN9
addr[0] => Mux87.IN9
addr[0] => Mux88.IN9
addr[0] => Mux89.IN9
addr[0] => Mux90.IN9
addr[0] => Mux91.IN9
addr[0] => Mux92.IN9
addr[0] => Mux93.IN9
addr[0] => Mux94.IN9
addr[0] => Mux95.IN9
addr[0] => Mux96.IN9
addr[0] => Mux97.IN9
addr[0] => Mux98.IN9
addr[0] => Mux99.IN9
addr[0] => Mux100.IN9
addr[0] => Mux101.IN9
addr[0] => Mux102.IN9
addr[0] => Mux103.IN9
addr[0] => Mux104.IN10
addr[0] => Mux105.IN10
addr[0] => Mux106.IN10
addr[0] => Mux107.IN10
addr[0] => Mux108.IN10
addr[0] => Mux109.IN10
addr[0] => Mux110.IN10
addr[0] => Mux111.IN10
addr[0] => Mux112.IN9
addr[0] => Mux113.IN9
addr[0] => Mux114.IN9
addr[0] => Mux115.IN9
addr[0] => Mux116.IN9
addr[0] => Mux117.IN9
addr[0] => Mux118.IN9
addr[0] => Mux119.IN9
addr[0] => Mux120.IN9
addr[0] => Mux121.IN9
addr[0] => Mux122.IN9
addr[0] => Mux123.IN9
addr[0] => Mux124.IN9
addr[0] => Mux125.IN9
addr[0] => Mux126.IN9
addr[0] => Mux127.IN9
addr[0] => Mux128.IN9
addr[0] => Mux129.IN9
addr[0] => Mux130.IN9
addr[0] => Mux131.IN9
addr[0] => Mux132.IN9
addr[0] => Mux133.IN9
addr[0] => Mux134.IN9
addr[0] => Mux135.IN9
addr[0] => Mux136.IN9
addr[0] => Mux137.IN9
addr[0] => Mux138.IN9
addr[0] => Mux139.IN9
addr[0] => Mux140.IN9
addr[0] => Mux141.IN9
addr[0] => Mux142.IN9
addr[0] => Mux143.IN9
addr[0] => Mux144.IN9
addr[0] => Mux145.IN9
addr[0] => Mux146.IN9
addr[0] => Mux147.IN9
addr[0] => Mux148.IN9
addr[0] => Mux149.IN9
addr[0] => Mux150.IN9
addr[0] => Mux151.IN9
addr[0] => Mux152.IN10
addr[0] => Mux153.IN10
addr[0] => Mux154.IN10
addr[0] => Mux155.IN10
addr[0] => Mux156.IN10
addr[0] => Mux157.IN10
addr[0] => Mux158.IN10
addr[0] => Mux159.IN10
addr[0] => Mux160.IN9
addr[0] => Mux161.IN9
addr[0] => Mux162.IN9
addr[0] => Mux163.IN9
addr[0] => Mux164.IN9
addr[0] => Mux165.IN9
addr[0] => Mux166.IN9
addr[0] => Mux167.IN9
addr[0] => Mux168.IN9
addr[0] => Mux169.IN9
addr[0] => Mux170.IN9
addr[0] => Mux171.IN9
addr[0] => Mux172.IN9
addr[0] => Mux173.IN9
addr[0] => Mux174.IN9
addr[0] => Mux175.IN9
addr[0] => Mux176.IN9
addr[0] => Mux177.IN9
addr[0] => Mux178.IN9
addr[0] => Mux179.IN9
addr[0] => Mux180.IN9
addr[0] => Mux181.IN9
addr[0] => Mux182.IN9
addr[0] => Mux183.IN9
addr[0] => Mux184.IN9
addr[0] => Mux185.IN9
addr[0] => Mux186.IN9
addr[0] => Mux187.IN9
addr[0] => Mux188.IN9
addr[0] => Mux189.IN9
addr[0] => Mux190.IN9
addr[0] => Mux191.IN9
addr[0] => Mux192.IN9
addr[0] => Mux193.IN9
addr[0] => Mux194.IN9
addr[0] => Mux195.IN9
addr[0] => Mux196.IN9
addr[0] => Mux197.IN9
addr[0] => Mux198.IN9
addr[0] => Mux199.IN9
addr[0] => Mux200.IN10
addr[0] => Mux201.IN10
addr[0] => Mux202.IN10
addr[0] => Mux203.IN10
addr[0] => Mux204.IN10
addr[0] => Mux205.IN10
addr[0] => Mux206.IN10
addr[0] => Mux207.IN10
addr[0] => Mux208.IN9
addr[0] => Mux209.IN9
addr[0] => Mux210.IN9
addr[0] => Mux211.IN9
addr[0] => Mux212.IN9
addr[0] => Mux213.IN9
addr[0] => Mux214.IN9
addr[0] => Mux215.IN9
addr[0] => Mux216.IN9
addr[0] => Mux217.IN9
addr[0] => Mux218.IN9
addr[0] => Mux219.IN9
addr[0] => Mux220.IN9
addr[0] => Mux221.IN9
addr[0] => Mux222.IN9
addr[0] => Mux223.IN9
addr[0] => Mux224.IN9
addr[0] => Mux225.IN9
addr[0] => Mux226.IN9
addr[0] => Mux227.IN9
addr[0] => Mux228.IN9
addr[0] => Mux229.IN9
addr[0] => Mux230.IN9
addr[0] => Mux231.IN9
addr[0] => Mux232.IN9
addr[0] => Mux233.IN9
addr[0] => Mux234.IN9
addr[0] => Mux235.IN9
addr[0] => Mux236.IN9
addr[0] => Mux237.IN9
addr[0] => Mux238.IN9
addr[0] => Mux239.IN9
addr[0] => Mux240.IN9
addr[0] => Mux241.IN9
addr[0] => Mux242.IN9
addr[0] => Mux243.IN9
addr[0] => Mux244.IN9
addr[0] => Mux245.IN9
addr[0] => Mux246.IN9
addr[0] => Mux247.IN9
addr[0] => Mux248.IN10
addr[0] => Mux249.IN10
addr[0] => Mux250.IN10
addr[0] => Mux251.IN10
addr[0] => Mux252.IN10
addr[0] => Mux253.IN10
addr[0] => Mux254.IN10
addr[0] => Mux255.IN10
addr[1] => Mux0.IN3
addr[1] => Mux1.IN3
addr[1] => Mux2.IN3
addr[1] => Mux3.IN3
addr[1] => Mux4.IN3
addr[1] => Mux5.IN3
addr[1] => Mux6.IN3
addr[1] => Mux7.IN3
addr[1] => Mux8.IN3
addr[1] => Mux9.IN3
addr[1] => Mux10.IN3
addr[1] => Mux11.IN3
addr[1] => Mux12.IN3
addr[1] => Mux13.IN3
addr[1] => Mux14.IN3
addr[1] => Mux15.IN3
addr[1] => Mux16.IN3
addr[1] => Mux17.IN3
addr[1] => Mux18.IN3
addr[1] => Mux19.IN3
addr[1] => Mux20.IN3
addr[1] => Mux21.IN3
addr[1] => Mux22.IN3
addr[1] => Mux23.IN3
addr[1] => Mux24.IN3
addr[1] => Mux25.IN3
addr[1] => Mux26.IN3
addr[1] => Mux27.IN3
addr[1] => Mux28.IN3
addr[1] => Mux29.IN3
addr[1] => Mux30.IN3
addr[1] => Mux31.IN3
addr[1] => Mux32.IN9
addr[1] => Mux33.IN9
addr[1] => Mux34.IN9
addr[1] => Mux35.IN9
addr[1] => Mux36.IN9
addr[1] => Mux37.IN9
addr[1] => Mux38.IN9
addr[1] => Mux39.IN9
addr[1] => Mux40.IN9
addr[1] => Mux41.IN9
addr[1] => Mux42.IN9
addr[1] => Mux43.IN9
addr[1] => Mux44.IN9
addr[1] => Mux45.IN9
addr[1] => Mux46.IN9
addr[1] => Mux47.IN9
addr[1] => Mux48.IN9
addr[1] => Mux49.IN9
addr[1] => Mux50.IN9
addr[1] => Mux51.IN9
addr[1] => Mux52.IN9
addr[1] => Mux53.IN9
addr[1] => Mux54.IN9
addr[1] => Mux55.IN9
addr[1] => Mux56.IN9
addr[1] => Mux57.IN9
addr[1] => Mux58.IN9
addr[1] => Mux59.IN9
addr[1] => Mux60.IN9
addr[1] => Mux61.IN9
addr[1] => Mux62.IN9
addr[1] => Mux63.IN9
addr[1] => Decoder0.IN1
addr[1] => Mux64.IN8
addr[1] => Mux65.IN8
addr[1] => Mux66.IN8
addr[1] => Mux67.IN8
addr[1] => Mux68.IN8
addr[1] => Mux69.IN8
addr[1] => Mux70.IN8
addr[1] => Mux71.IN8
addr[1] => Mux72.IN8
addr[1] => Mux73.IN8
addr[1] => Mux74.IN8
addr[1] => Mux75.IN8
addr[1] => Mux76.IN8
addr[1] => Mux77.IN8
addr[1] => Mux78.IN8
addr[1] => Mux79.IN8
addr[1] => Mux80.IN8
addr[1] => Mux81.IN8
addr[1] => Mux82.IN8
addr[1] => Mux83.IN8
addr[1] => Mux84.IN8
addr[1] => Mux85.IN8
addr[1] => Mux86.IN8
addr[1] => Mux87.IN8
addr[1] => Mux88.IN8
addr[1] => Mux89.IN8
addr[1] => Mux90.IN8
addr[1] => Mux91.IN8
addr[1] => Mux92.IN8
addr[1] => Mux93.IN8
addr[1] => Mux94.IN8
addr[1] => Mux95.IN8
addr[1] => Mux96.IN8
addr[1] => Mux97.IN8
addr[1] => Mux98.IN8
addr[1] => Mux99.IN8
addr[1] => Mux100.IN8
addr[1] => Mux101.IN8
addr[1] => Mux102.IN8
addr[1] => Mux103.IN8
addr[1] => Mux104.IN9
addr[1] => Mux105.IN9
addr[1] => Mux106.IN9
addr[1] => Mux107.IN9
addr[1] => Mux108.IN9
addr[1] => Mux109.IN9
addr[1] => Mux110.IN9
addr[1] => Mux111.IN9
addr[1] => Mux112.IN8
addr[1] => Mux113.IN8
addr[1] => Mux114.IN8
addr[1] => Mux115.IN8
addr[1] => Mux116.IN8
addr[1] => Mux117.IN8
addr[1] => Mux118.IN8
addr[1] => Mux119.IN8
addr[1] => Mux120.IN8
addr[1] => Mux121.IN8
addr[1] => Mux122.IN8
addr[1] => Mux123.IN8
addr[1] => Mux124.IN8
addr[1] => Mux125.IN8
addr[1] => Mux126.IN8
addr[1] => Mux127.IN8
addr[1] => Mux128.IN8
addr[1] => Mux129.IN8
addr[1] => Mux130.IN8
addr[1] => Mux131.IN8
addr[1] => Mux132.IN8
addr[1] => Mux133.IN8
addr[1] => Mux134.IN8
addr[1] => Mux135.IN8
addr[1] => Mux136.IN8
addr[1] => Mux137.IN8
addr[1] => Mux138.IN8
addr[1] => Mux139.IN8
addr[1] => Mux140.IN8
addr[1] => Mux141.IN8
addr[1] => Mux142.IN8
addr[1] => Mux143.IN8
addr[1] => Mux144.IN8
addr[1] => Mux145.IN8
addr[1] => Mux146.IN8
addr[1] => Mux147.IN8
addr[1] => Mux148.IN8
addr[1] => Mux149.IN8
addr[1] => Mux150.IN8
addr[1] => Mux151.IN8
addr[1] => Mux152.IN9
addr[1] => Mux153.IN9
addr[1] => Mux154.IN9
addr[1] => Mux155.IN9
addr[1] => Mux156.IN9
addr[1] => Mux157.IN9
addr[1] => Mux158.IN9
addr[1] => Mux159.IN9
addr[1] => Mux160.IN8
addr[1] => Mux161.IN8
addr[1] => Mux162.IN8
addr[1] => Mux163.IN8
addr[1] => Mux164.IN8
addr[1] => Mux165.IN8
addr[1] => Mux166.IN8
addr[1] => Mux167.IN8
addr[1] => Mux168.IN8
addr[1] => Mux169.IN8
addr[1] => Mux170.IN8
addr[1] => Mux171.IN8
addr[1] => Mux172.IN8
addr[1] => Mux173.IN8
addr[1] => Mux174.IN8
addr[1] => Mux175.IN8
addr[1] => Mux176.IN8
addr[1] => Mux177.IN8
addr[1] => Mux178.IN8
addr[1] => Mux179.IN8
addr[1] => Mux180.IN8
addr[1] => Mux181.IN8
addr[1] => Mux182.IN8
addr[1] => Mux183.IN8
addr[1] => Mux184.IN8
addr[1] => Mux185.IN8
addr[1] => Mux186.IN8
addr[1] => Mux187.IN8
addr[1] => Mux188.IN8
addr[1] => Mux189.IN8
addr[1] => Mux190.IN8
addr[1] => Mux191.IN8
addr[1] => Mux192.IN8
addr[1] => Mux193.IN8
addr[1] => Mux194.IN8
addr[1] => Mux195.IN8
addr[1] => Mux196.IN8
addr[1] => Mux197.IN8
addr[1] => Mux198.IN8
addr[1] => Mux199.IN8
addr[1] => Mux200.IN9
addr[1] => Mux201.IN9
addr[1] => Mux202.IN9
addr[1] => Mux203.IN9
addr[1] => Mux204.IN9
addr[1] => Mux205.IN9
addr[1] => Mux206.IN9
addr[1] => Mux207.IN9
addr[1] => Mux208.IN8
addr[1] => Mux209.IN8
addr[1] => Mux210.IN8
addr[1] => Mux211.IN8
addr[1] => Mux212.IN8
addr[1] => Mux213.IN8
addr[1] => Mux214.IN8
addr[1] => Mux215.IN8
addr[1] => Mux216.IN8
addr[1] => Mux217.IN8
addr[1] => Mux218.IN8
addr[1] => Mux219.IN8
addr[1] => Mux220.IN8
addr[1] => Mux221.IN8
addr[1] => Mux222.IN8
addr[1] => Mux223.IN8
addr[1] => Mux224.IN8
addr[1] => Mux225.IN8
addr[1] => Mux226.IN8
addr[1] => Mux227.IN8
addr[1] => Mux228.IN8
addr[1] => Mux229.IN8
addr[1] => Mux230.IN8
addr[1] => Mux231.IN8
addr[1] => Mux232.IN8
addr[1] => Mux233.IN8
addr[1] => Mux234.IN8
addr[1] => Mux235.IN8
addr[1] => Mux236.IN8
addr[1] => Mux237.IN8
addr[1] => Mux238.IN8
addr[1] => Mux239.IN8
addr[1] => Mux240.IN8
addr[1] => Mux241.IN8
addr[1] => Mux242.IN8
addr[1] => Mux243.IN8
addr[1] => Mux244.IN8
addr[1] => Mux245.IN8
addr[1] => Mux246.IN8
addr[1] => Mux247.IN8
addr[1] => Mux248.IN9
addr[1] => Mux249.IN9
addr[1] => Mux250.IN9
addr[1] => Mux251.IN9
addr[1] => Mux252.IN9
addr[1] => Mux253.IN9
addr[1] => Mux254.IN9
addr[1] => Mux255.IN9
addr[2] => Mux0.IN2
addr[2] => Mux1.IN2
addr[2] => Mux2.IN2
addr[2] => Mux3.IN2
addr[2] => Mux4.IN2
addr[2] => Mux5.IN2
addr[2] => Mux6.IN2
addr[2] => Mux7.IN2
addr[2] => Mux8.IN2
addr[2] => Mux9.IN2
addr[2] => Mux10.IN2
addr[2] => Mux11.IN2
addr[2] => Mux12.IN2
addr[2] => Mux13.IN2
addr[2] => Mux14.IN2
addr[2] => Mux15.IN2
addr[2] => Mux16.IN2
addr[2] => Mux17.IN2
addr[2] => Mux18.IN2
addr[2] => Mux19.IN2
addr[2] => Mux20.IN2
addr[2] => Mux21.IN2
addr[2] => Mux22.IN2
addr[2] => Mux23.IN2
addr[2] => Mux24.IN2
addr[2] => Mux25.IN2
addr[2] => Mux26.IN2
addr[2] => Mux27.IN2
addr[2] => Mux28.IN2
addr[2] => Mux29.IN2
addr[2] => Mux30.IN2
addr[2] => Mux31.IN2
addr[2] => Mux32.IN8
addr[2] => Mux33.IN8
addr[2] => Mux34.IN8
addr[2] => Mux35.IN8
addr[2] => Mux36.IN8
addr[2] => Mux37.IN8
addr[2] => Mux38.IN8
addr[2] => Mux39.IN8
addr[2] => Mux40.IN8
addr[2] => Mux41.IN8
addr[2] => Mux42.IN8
addr[2] => Mux43.IN8
addr[2] => Mux44.IN8
addr[2] => Mux45.IN8
addr[2] => Mux46.IN8
addr[2] => Mux47.IN8
addr[2] => Mux48.IN8
addr[2] => Mux49.IN8
addr[2] => Mux50.IN8
addr[2] => Mux51.IN8
addr[2] => Mux52.IN8
addr[2] => Mux53.IN8
addr[2] => Mux54.IN8
addr[2] => Mux55.IN8
addr[2] => Mux56.IN8
addr[2] => Mux57.IN8
addr[2] => Mux58.IN8
addr[2] => Mux59.IN8
addr[2] => Mux60.IN8
addr[2] => Mux61.IN8
addr[2] => Mux62.IN8
addr[2] => Mux63.IN8
addr[2] => Decoder0.IN0
addr[2] => Mux64.IN7
addr[2] => Mux65.IN7
addr[2] => Mux66.IN7
addr[2] => Mux67.IN7
addr[2] => Mux68.IN7
addr[2] => Mux69.IN7
addr[2] => Mux70.IN7
addr[2] => Mux71.IN7
addr[2] => Mux72.IN7
addr[2] => Mux73.IN7
addr[2] => Mux74.IN7
addr[2] => Mux75.IN7
addr[2] => Mux76.IN7
addr[2] => Mux77.IN7
addr[2] => Mux78.IN7
addr[2] => Mux79.IN7
addr[2] => Mux80.IN7
addr[2] => Mux81.IN7
addr[2] => Mux82.IN7
addr[2] => Mux83.IN7
addr[2] => Mux84.IN7
addr[2] => Mux85.IN7
addr[2] => Mux86.IN7
addr[2] => Mux87.IN7
addr[2] => Mux88.IN7
addr[2] => Mux89.IN7
addr[2] => Mux90.IN7
addr[2] => Mux91.IN7
addr[2] => Mux92.IN7
addr[2] => Mux93.IN7
addr[2] => Mux94.IN7
addr[2] => Mux95.IN7
addr[2] => Mux96.IN7
addr[2] => Mux97.IN7
addr[2] => Mux98.IN7
addr[2] => Mux99.IN7
addr[2] => Mux100.IN7
addr[2] => Mux101.IN7
addr[2] => Mux102.IN7
addr[2] => Mux103.IN7
addr[2] => Mux104.IN8
addr[2] => Mux105.IN8
addr[2] => Mux106.IN8
addr[2] => Mux107.IN8
addr[2] => Mux108.IN8
addr[2] => Mux109.IN8
addr[2] => Mux110.IN8
addr[2] => Mux111.IN8
addr[2] => Mux112.IN7
addr[2] => Mux113.IN7
addr[2] => Mux114.IN7
addr[2] => Mux115.IN7
addr[2] => Mux116.IN7
addr[2] => Mux117.IN7
addr[2] => Mux118.IN7
addr[2] => Mux119.IN7
addr[2] => Mux120.IN7
addr[2] => Mux121.IN7
addr[2] => Mux122.IN7
addr[2] => Mux123.IN7
addr[2] => Mux124.IN7
addr[2] => Mux125.IN7
addr[2] => Mux126.IN7
addr[2] => Mux127.IN7
addr[2] => Mux128.IN7
addr[2] => Mux129.IN7
addr[2] => Mux130.IN7
addr[2] => Mux131.IN7
addr[2] => Mux132.IN7
addr[2] => Mux133.IN7
addr[2] => Mux134.IN7
addr[2] => Mux135.IN7
addr[2] => Mux136.IN7
addr[2] => Mux137.IN7
addr[2] => Mux138.IN7
addr[2] => Mux139.IN7
addr[2] => Mux140.IN7
addr[2] => Mux141.IN7
addr[2] => Mux142.IN7
addr[2] => Mux143.IN7
addr[2] => Mux144.IN7
addr[2] => Mux145.IN7
addr[2] => Mux146.IN7
addr[2] => Mux147.IN7
addr[2] => Mux148.IN7
addr[2] => Mux149.IN7
addr[2] => Mux150.IN7
addr[2] => Mux151.IN7
addr[2] => Mux152.IN8
addr[2] => Mux153.IN8
addr[2] => Mux154.IN8
addr[2] => Mux155.IN8
addr[2] => Mux156.IN8
addr[2] => Mux157.IN8
addr[2] => Mux158.IN8
addr[2] => Mux159.IN8
addr[2] => Mux160.IN7
addr[2] => Mux161.IN7
addr[2] => Mux162.IN7
addr[2] => Mux163.IN7
addr[2] => Mux164.IN7
addr[2] => Mux165.IN7
addr[2] => Mux166.IN7
addr[2] => Mux167.IN7
addr[2] => Mux168.IN7
addr[2] => Mux169.IN7
addr[2] => Mux170.IN7
addr[2] => Mux171.IN7
addr[2] => Mux172.IN7
addr[2] => Mux173.IN7
addr[2] => Mux174.IN7
addr[2] => Mux175.IN7
addr[2] => Mux176.IN7
addr[2] => Mux177.IN7
addr[2] => Mux178.IN7
addr[2] => Mux179.IN7
addr[2] => Mux180.IN7
addr[2] => Mux181.IN7
addr[2] => Mux182.IN7
addr[2] => Mux183.IN7
addr[2] => Mux184.IN7
addr[2] => Mux185.IN7
addr[2] => Mux186.IN7
addr[2] => Mux187.IN7
addr[2] => Mux188.IN7
addr[2] => Mux189.IN7
addr[2] => Mux190.IN7
addr[2] => Mux191.IN7
addr[2] => Mux192.IN7
addr[2] => Mux193.IN7
addr[2] => Mux194.IN7
addr[2] => Mux195.IN7
addr[2] => Mux196.IN7
addr[2] => Mux197.IN7
addr[2] => Mux198.IN7
addr[2] => Mux199.IN7
addr[2] => Mux200.IN8
addr[2] => Mux201.IN8
addr[2] => Mux202.IN8
addr[2] => Mux203.IN8
addr[2] => Mux204.IN8
addr[2] => Mux205.IN8
addr[2] => Mux206.IN8
addr[2] => Mux207.IN8
addr[2] => Mux208.IN7
addr[2] => Mux209.IN7
addr[2] => Mux210.IN7
addr[2] => Mux211.IN7
addr[2] => Mux212.IN7
addr[2] => Mux213.IN7
addr[2] => Mux214.IN7
addr[2] => Mux215.IN7
addr[2] => Mux216.IN7
addr[2] => Mux217.IN7
addr[2] => Mux218.IN7
addr[2] => Mux219.IN7
addr[2] => Mux220.IN7
addr[2] => Mux221.IN7
addr[2] => Mux222.IN7
addr[2] => Mux223.IN7
addr[2] => Mux224.IN7
addr[2] => Mux225.IN7
addr[2] => Mux226.IN7
addr[2] => Mux227.IN7
addr[2] => Mux228.IN7
addr[2] => Mux229.IN7
addr[2] => Mux230.IN7
addr[2] => Mux231.IN7
addr[2] => Mux232.IN7
addr[2] => Mux233.IN7
addr[2] => Mux234.IN7
addr[2] => Mux235.IN7
addr[2] => Mux236.IN7
addr[2] => Mux237.IN7
addr[2] => Mux238.IN7
addr[2] => Mux239.IN7
addr[2] => Mux240.IN7
addr[2] => Mux241.IN7
addr[2] => Mux242.IN7
addr[2] => Mux243.IN7
addr[2] => Mux244.IN7
addr[2] => Mux245.IN7
addr[2] => Mux246.IN7
addr[2] => Mux247.IN7
addr[2] => Mux248.IN8
addr[2] => Mux249.IN8
addr[2] => Mux250.IN8
addr[2] => Mux251.IN8
addr[2] => Mux252.IN8
addr[2] => Mux253.IN8
addr[2] => Mux254.IN8
addr[2] => Mux255.IN8
byte_sel[0] => process_0.IN1
byte_sel[1] => process_1.IN1
byte_sel[2] => process_2.IN1
byte_sel[3] => process_3.IN1
bus_in[0] => R.IN1
bus_in[0] => R.DATAB
bus_in[0] => R.DATAB
bus_in[0] => R.DATAB
bus_in[0] => R.DATAB
bus_in[0] => R.DATAB
bus_in[0] => R.DATAB
bus_in[0] => R.IN1
bus_in[1] => R.IN1
bus_in[1] => R.DATAB
bus_in[1] => R.DATAB
bus_in[1] => R.DATAB
bus_in[1] => R.DATAB
bus_in[1] => R.DATAB
bus_in[1] => R.DATAB
bus_in[1] => R.IN1
bus_in[2] => R.IN1
bus_in[2] => R.DATAB
bus_in[2] => R.DATAB
bus_in[2] => R.DATAB
bus_in[2] => R.DATAB
bus_in[2] => R.DATAB
bus_in[2] => R.DATAB
bus_in[2] => R.IN1
bus_in[3] => R.IN1
bus_in[3] => R.DATAB
bus_in[3] => R.DATAB
bus_in[3] => R.DATAB
bus_in[3] => R.DATAB
bus_in[3] => R.DATAB
bus_in[3] => R.DATAB
bus_in[3] => R.IN1
bus_in[4] => R.IN1
bus_in[4] => R.DATAB
bus_in[4] => R.DATAB
bus_in[4] => R.DATAB
bus_in[4] => R.DATAB
bus_in[4] => R.DATAB
bus_in[4] => R.DATAB
bus_in[4] => R.IN1
bus_in[5] => R.IN1
bus_in[5] => R.DATAB
bus_in[5] => R.DATAB
bus_in[5] => R.DATAB
bus_in[5] => R.DATAB
bus_in[5] => R.DATAB
bus_in[5] => R.DATAB
bus_in[5] => R.IN1
bus_in[6] => R.IN1
bus_in[6] => R.DATAB
bus_in[6] => R.DATAB
bus_in[6] => R.DATAB
bus_in[6] => R.DATAB
bus_in[6] => R.DATAB
bus_in[6] => R.DATAB
bus_in[6] => R.IN1
bus_in[7] => R.IN1
bus_in[7] => R.DATAB
bus_in[7] => R.DATAB
bus_in[7] => R.DATAB
bus_in[7] => R.DATAB
bus_in[7] => R.DATAB
bus_in[7] => R.DATAB
bus_in[7] => R.IN1
bus_in[8] => R.IN1
bus_in[8] => R.DATAB
bus_in[8] => R.DATAB
bus_in[8] => R.DATAB
bus_in[8] => R.DATAB
bus_in[8] => R.DATAB
bus_in[8] => R.DATAB
bus_in[8] => R.IN1
bus_in[9] => R.IN1
bus_in[9] => R.DATAB
bus_in[9] => R.DATAB
bus_in[9] => R.DATAB
bus_in[9] => R.DATAB
bus_in[9] => R.DATAB
bus_in[9] => R.DATAB
bus_in[9] => R.IN1
bus_in[10] => R.IN1
bus_in[10] => R.DATAB
bus_in[10] => R.DATAB
bus_in[10] => R.DATAB
bus_in[10] => R.DATAB
bus_in[10] => R.DATAB
bus_in[10] => R.DATAB
bus_in[10] => R.IN1
bus_in[11] => R.IN1
bus_in[11] => R.DATAB
bus_in[11] => R.DATAB
bus_in[11] => R.DATAB
bus_in[11] => R.DATAB
bus_in[11] => R.DATAB
bus_in[11] => R.DATAB
bus_in[11] => R.IN1
bus_in[12] => R.IN1
bus_in[12] => R.DATAB
bus_in[12] => R.DATAB
bus_in[12] => R.DATAB
bus_in[12] => R.DATAB
bus_in[12] => R.DATAB
bus_in[12] => R.DATAB
bus_in[12] => R.IN1
bus_in[13] => R.IN1
bus_in[13] => R.DATAB
bus_in[13] => R.DATAB
bus_in[13] => R.DATAB
bus_in[13] => R.DATAB
bus_in[13] => R.DATAB
bus_in[13] => R.DATAB
bus_in[13] => R.IN1
bus_in[14] => R.IN1
bus_in[14] => R.DATAB
bus_in[14] => R.DATAB
bus_in[14] => R.DATAB
bus_in[14] => R.DATAB
bus_in[14] => R.DATAB
bus_in[14] => R.DATAB
bus_in[14] => R.IN1
bus_in[15] => R.IN1
bus_in[15] => R.DATAB
bus_in[15] => R.DATAB
bus_in[15] => R.DATAB
bus_in[15] => R.DATAB
bus_in[15] => R.DATAB
bus_in[15] => R.DATAB
bus_in[15] => R.IN1
bus_in[16] => R.IN1
bus_in[16] => R.DATAB
bus_in[16] => R.DATAB
bus_in[16] => R.DATAB
bus_in[16] => R.DATAB
bus_in[16] => R.DATAB
bus_in[16] => R.DATAB
bus_in[16] => R.IN1
bus_in[17] => R.IN1
bus_in[17] => R.DATAB
bus_in[17] => R.DATAB
bus_in[17] => R.DATAB
bus_in[17] => R.DATAB
bus_in[17] => R.DATAB
bus_in[17] => R.DATAB
bus_in[17] => R.IN1
bus_in[18] => R.IN1
bus_in[18] => R.DATAB
bus_in[18] => R.DATAB
bus_in[18] => R.DATAB
bus_in[18] => R.DATAB
bus_in[18] => R.DATAB
bus_in[18] => R.DATAB
bus_in[18] => R.IN1
bus_in[19] => R.IN1
bus_in[19] => R.DATAB
bus_in[19] => R.DATAB
bus_in[19] => R.DATAB
bus_in[19] => R.DATAB
bus_in[19] => R.DATAB
bus_in[19] => R.DATAB
bus_in[19] => R.IN1
bus_in[20] => R.IN1
bus_in[20] => R.DATAB
bus_in[20] => R.DATAB
bus_in[20] => R.DATAB
bus_in[20] => R.DATAB
bus_in[20] => R.DATAB
bus_in[20] => R.DATAB
bus_in[20] => R.IN1
bus_in[21] => R.IN1
bus_in[21] => R.DATAB
bus_in[21] => R.DATAB
bus_in[21] => R.DATAB
bus_in[21] => R.DATAB
bus_in[21] => R.DATAB
bus_in[21] => R.DATAB
bus_in[21] => R.IN1
bus_in[22] => R.IN1
bus_in[22] => R.DATAB
bus_in[22] => R.DATAB
bus_in[22] => R.DATAB
bus_in[22] => R.DATAB
bus_in[22] => R.DATAB
bus_in[22] => R.DATAB
bus_in[22] => R.IN1
bus_in[23] => R.IN1
bus_in[23] => R.DATAB
bus_in[23] => R.DATAB
bus_in[23] => R.DATAB
bus_in[23] => R.DATAB
bus_in[23] => R.DATAB
bus_in[23] => R.DATAB
bus_in[23] => R.IN1
bus_in[24] => R.IN1
bus_in[24] => R.DATAB
bus_in[24] => R.DATAB
bus_in[24] => R.DATAB
bus_in[24] => R.DATAB
bus_in[24] => R.DATAB
bus_in[24] => R.DATAB
bus_in[24] => R.IN1
bus_in[25] => R.IN1
bus_in[25] => R.DATAB
bus_in[25] => R.DATAB
bus_in[25] => R.DATAB
bus_in[25] => R.DATAB
bus_in[25] => R.DATAB
bus_in[25] => R.DATAB
bus_in[25] => R.IN1
bus_in[26] => R.IN1
bus_in[26] => R.DATAB
bus_in[26] => R.DATAB
bus_in[26] => R.DATAB
bus_in[26] => R.DATAB
bus_in[26] => R.DATAB
bus_in[26] => R.DATAB
bus_in[26] => R.IN1
bus_in[27] => R.IN1
bus_in[27] => R.DATAB
bus_in[27] => R.DATAB
bus_in[27] => R.DATAB
bus_in[27] => R.DATAB
bus_in[27] => R.DATAB
bus_in[27] => R.DATAB
bus_in[27] => R.IN1
bus_in[28] => R.IN1
bus_in[28] => R.DATAB
bus_in[28] => R.DATAB
bus_in[28] => R.DATAB
bus_in[28] => R.DATAB
bus_in[28] => R.DATAB
bus_in[28] => R.DATAB
bus_in[28] => R.IN1
bus_in[29] => R.IN1
bus_in[29] => R.DATAB
bus_in[29] => R.DATAB
bus_in[29] => R.DATAB
bus_in[29] => R.DATAB
bus_in[29] => R.DATAB
bus_in[29] => R.DATAB
bus_in[29] => R.IN1
bus_in[30] => R.IN1
bus_in[30] => R.DATAB
bus_in[30] => R.DATAB
bus_in[30] => R.DATAB
bus_in[30] => R.DATAB
bus_in[30] => R.DATAB
bus_in[30] => R.DATAB
bus_in[30] => R.IN1
bus_in[31] => R.IN1
bus_in[31] => R.DATAB
bus_in[31] => R.DATAB
bus_in[31] => R.DATAB
bus_in[31] => R.DATAB
bus_in[31] => R.DATAB
bus_in[31] => R.DATAB
bus_in[31] => R.IN1
bus_out[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
bus_out[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
bus_out[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
bus_out[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
bus_out[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
bus_out[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
bus_out[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
bus_out[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
bus_out[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
bus_out[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
bus_out[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
bus_out[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
bus_out[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
bus_out[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
bus_out[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
bus_out[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
bus_out[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
bus_out[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
bus_out[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
bus_out[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
bus_out[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
bus_out[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
bus_out[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
bus_out[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
bus_out[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
bus_out[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
bus_out[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
bus_out[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
bus_out[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
bus_out[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
bus_out[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
bus_out[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
gpio_irq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
gpio_phys[0] <> gpio_phys[0]
gpio_phys[1] <> gpio_phys[1]
gpio_phys[2] <> gpio_phys[2]
gpio_phys[3] <> gpio_phys[3]
gpio_phys[4] <> gpio_phys[4]
gpio_phys[5] <> gpio_phys[5]
gpio_phys[6] <> gpio_phys[6]
gpio_phys[7] <> gpio_phys[7]
gpio_phys[8] <> gpio_phys[8]
gpio_phys[9] <> gpio_phys[9]
gpio_phys[10] <> gpio_phys[10]
gpio_phys[11] <> gpio_phys[11]
gpio_phys[12] <> gpio_phys[12]
gpio_phys[13] <> gpio_phys[13]
gpio_phys[14] <> gpio_phys[14]
gpio_phys[15] <> gpio_phys[15]
gpio_phys[16] <> gpio_phys[16]
gpio_phys[17] <> gpio_phys[17]
gpio_phys[18] <> gpio_phys[18]
gpio_phys[19] <> gpio_phys[19]
gpio_phys[20] <> gpio_phys[20]
gpio_phys[21] <> gpio_phys[21]
gpio_phys[22] <> gpio_phys[22]
gpio_phys[23] <> gpio_phys[23]
gpio_phys[24] <> gpio_phys[24]
gpio_phys[25] <> gpio_phys[25]
gpio_phys[26] <> gpio_phys[26]
gpio_phys[27] <> gpio_phys[27]
gpio_phys[28] <> gpio_phys[28]
gpio_phys[29] <> gpio_phys[29]
gpio_phys[30] <> gpio_phys[30]
gpio_phys[31] <> gpio_phys[31]
gpio_pullup[0] <> <UNC>
gpio_pullup[1] <> <UNC>
gpio_pullup[2] <> <UNC>
gpio_pullup[3] <> <UNC>
gpio_pullup[4] <> <UNC>
gpio_pullup[5] <> <UNC>
gpio_pullup[6] <> <UNC>
gpio_pullup[7] <> <UNC>
gpio_pullup[8] <> <UNC>
gpio_pullup[9] <> <UNC>
gpio_pullup[10] <> <UNC>
gpio_pullup[11] <> <UNC>
gpio_pullup[12] <> <UNC>
gpio_pullup[13] <> <UNC>
gpio_pullup[14] <> <UNC>
gpio_pullup[15] <> <UNC>
gpio_pullup[16] <> <UNC>
gpio_pullup[17] <> <UNC>
gpio_pullup[18] <> <UNC>
gpio_pullup[19] <> <UNC>
gpio_pullup[20] <> <UNC>
gpio_pullup[21] <> <UNC>
gpio_pullup[22] <> <UNC>
gpio_pullup[23] <> <UNC>
gpio_pullup[24] <> <UNC>
gpio_pullup[25] <> <UNC>
gpio_pullup[26] <> <UNC>
gpio_pullup[27] <> <UNC>
gpio_pullup[28] <> <UNC>
gpio_pullup[29] <> <UNC>
gpio_pullup[30] <> <UNC>
gpio_pullup[31] <> <UNC>


|de10lite_xram_sdram|glue_xram:glue_xram|timer:\G_timer:timer
ce => commit.IN0
clk => Rtmp_ctrl_ext[0].CLK
clk => Rtmp_ctrl_ext[1].CLK
clk => Rtmp_ctrl_ext[2].CLK
clk => Rtmp_ctrl_ext[3].CLK
clk => Rtmp_ctrl_ext[4].CLK
clk => Rtmp_ctrl_ext[5].CLK
clk => Rtmp_ctrl_ext[6].CLK
clk => Rtmp_ctrl_ext[7].CLK
clk => Rtmp_ctrl_ext[8].CLK
clk => Rtmp_ctrl_ext[9].CLK
clk => Rtmp_ctrl_ext[10].CLK
clk => Rtmp_ctrl_ext[11].CLK
clk => Rxtmp[2][0].CLK
clk => Rxtmp[2][1].CLK
clk => Rxtmp[2][2].CLK
clk => Rxtmp[2][3].CLK
clk => Rxtmp[2][4].CLK
clk => Rxtmp[2][5].CLK
clk => Rxtmp[2][6].CLK
clk => Rxtmp[2][7].CLK
clk => Rxtmp[2][8].CLK
clk => Rxtmp[2][9].CLK
clk => Rxtmp[1][0].CLK
clk => Rxtmp[1][1].CLK
clk => Rxtmp[1][2].CLK
clk => Rxtmp[1][3].CLK
clk => Rxtmp[1][4].CLK
clk => Rxtmp[1][5].CLK
clk => Rxtmp[1][6].CLK
clk => Rxtmp[1][7].CLK
clk => Rxtmp[1][8].CLK
clk => Rxtmp[1][9].CLK
clk => Rxtmp[0][0].CLK
clk => Rxtmp[0][1].CLK
clk => Rxtmp[0][2].CLK
clk => Rxtmp[0][3].CLK
clk => Rxtmp[0][4].CLK
clk => Rxtmp[0][5].CLK
clk => Rxtmp[0][6].CLK
clk => Rxtmp[0][7].CLK
clk => Rxtmp[0][8].CLK
clk => Rxtmp[0][9].CLK
clk => Rtmp[0][0].CLK
clk => Rtmp[0][1].CLK
clk => Rtmp[0][2].CLK
clk => Rtmp[0][3].CLK
clk => Rtmp[0][4].CLK
clk => Rtmp[0][5].CLK
clk => Rtmp[0][6].CLK
clk => Rtmp[0][7].CLK
clk => Rtmp[0][8].CLK
clk => Rtmp[0][9].CLK
clk => Rtmp[0][10].CLK
clk => Rtmp[0][11].CLK
clk => Rtmp[1][0].CLK
clk => Rtmp[1][1].CLK
clk => Rtmp[1][2].CLK
clk => Rtmp[1][3].CLK
clk => Rtmp[1][4].CLK
clk => Rtmp[1][5].CLK
clk => Rtmp[1][6].CLK
clk => Rtmp[1][7].CLK
clk => Rtmp[1][8].CLK
clk => Rtmp[1][9].CLK
clk => Rtmp[1][10].CLK
clk => Rtmp[1][11].CLK
clk => Rtmp[2][0].CLK
clk => Rtmp[2][1].CLK
clk => Rtmp[2][2].CLK
clk => Rtmp[2][3].CLK
clk => Rtmp[2][4].CLK
clk => Rtmp[2][5].CLK
clk => Rtmp[2][6].CLK
clk => Rtmp[2][7].CLK
clk => Rtmp[2][8].CLK
clk => Rtmp[2][9].CLK
clk => Rtmp[2][10].CLK
clk => Rtmp[2][11].CLK
clk => Rtmp[3][0].CLK
clk => Rtmp[3][1].CLK
clk => Rtmp[3][2].CLK
clk => Rtmp[3][3].CLK
clk => Rtmp[3][4].CLK
clk => Rtmp[3][5].CLK
clk => Rtmp[3][6].CLK
clk => Rtmp[3][7].CLK
clk => Rtmp[3][8].CLK
clk => Rtmp[3][9].CLK
clk => Rtmp[3][10].CLK
clk => Rtmp[3][11].CLK
clk => Rtmp[4][0].CLK
clk => Rtmp[4][1].CLK
clk => Rtmp[4][2].CLK
clk => Rtmp[4][3].CLK
clk => Rtmp[4][4].CLK
clk => Rtmp[4][5].CLK
clk => Rtmp[4][6].CLK
clk => Rtmp[4][7].CLK
clk => Rtmp[4][8].CLK
clk => Rtmp[4][9].CLK
clk => Rtmp[4][10].CLK
clk => Rtmp[4][11].CLK
clk => Rtmp[5][0].CLK
clk => Rtmp[5][1].CLK
clk => Rtmp[5][2].CLK
clk => Rtmp[5][3].CLK
clk => Rtmp[5][4].CLK
clk => Rtmp[5][5].CLK
clk => Rtmp[5][6].CLK
clk => Rtmp[5][7].CLK
clk => Rtmp[5][8].CLK
clk => Rtmp[5][9].CLK
clk => Rtmp[5][10].CLK
clk => Rtmp[5][11].CLK
clk => Rtmp[6][0].CLK
clk => Rtmp[6][1].CLK
clk => Rtmp[6][2].CLK
clk => Rtmp[6][3].CLK
clk => Rtmp[6][4].CLK
clk => Rtmp[6][5].CLK
clk => Rtmp[6][6].CLK
clk => Rtmp[6][7].CLK
clk => Rtmp[6][8].CLK
clk => Rtmp[6][9].CLK
clk => Rtmp[6][10].CLK
clk => Rtmp[6][11].CLK
clk => Rtmp[7][0].CLK
clk => Rtmp[7][1].CLK
clk => Rtmp[7][2].CLK
clk => Rtmp[7][3].CLK
clk => Rtmp[7][4].CLK
clk => Rtmp[7][5].CLK
clk => Rtmp[7][6].CLK
clk => Rtmp[7][7].CLK
clk => Rtmp[7][8].CLK
clk => Rtmp[7][9].CLK
clk => Rtmp[7][10].CLK
clk => Rtmp[7][11].CLK
clk => Rtmp[8][0].CLK
clk => Rtmp[8][1].CLK
clk => Rtmp[8][2].CLK
clk => Rtmp[8][3].CLK
clk => Rtmp[8][4].CLK
clk => Rtmp[8][5].CLK
clk => Rtmp[8][6].CLK
clk => Rtmp[8][7].CLK
clk => Rtmp[8][8].CLK
clk => Rtmp[8][9].CLK
clk => Rtmp[8][10].CLK
clk => Rtmp[8][11].CLK
clk => Rtmp[9][0].CLK
clk => Rtmp[9][1].CLK
clk => Rtmp[9][2].CLK
clk => Rtmp[9][3].CLK
clk => Rtmp[9][4].CLK
clk => Rtmp[9][5].CLK
clk => Rtmp[9][6].CLK
clk => Rtmp[9][7].CLK
clk => Rtmp[9][8].CLK
clk => Rtmp[9][9].CLK
clk => Rtmp[9][10].CLK
clk => Rtmp[9][11].CLK
clk => Rtmp[10][0].CLK
clk => Rtmp[10][1].CLK
clk => Rtmp[10][2].CLK
clk => Rtmp[10][3].CLK
clk => Rtmp[10][4].CLK
clk => Rtmp[10][5].CLK
clk => Rtmp[10][6].CLK
clk => Rtmp[10][7].CLK
clk => Rtmp[10][8].CLK
clk => Rtmp[10][9].CLK
clk => Rtmp[10][10].CLK
clk => Rtmp[10][11].CLK
clk => Rtmp[11][0].CLK
clk => Rtmp[11][1].CLK
clk => Rtmp[11][2].CLK
clk => Rtmp[11][3].CLK
clk => Rtmp[11][4].CLK
clk => Rtmp[11][5].CLK
clk => Rtmp[11][6].CLK
clk => Rtmp[11][7].CLK
clk => Rtmp[11][8].CLK
clk => Rtmp[11][9].CLK
clk => Rtmp[11][10].CLK
clk => Rtmp[11][11].CLK
clk => Rtmp[12][0].CLK
clk => Rtmp[12][1].CLK
clk => Rtmp[12][2].CLK
clk => Rtmp[12][3].CLK
clk => Rtmp[12][4].CLK
clk => Rtmp[12][5].CLK
clk => Rtmp[12][6].CLK
clk => Rtmp[12][7].CLK
clk => Rtmp[12][8].CLK
clk => Rtmp[12][9].CLK
clk => Rtmp[12][10].CLK
clk => Rtmp[12][11].CLK
clk => Rtmp[13][0].CLK
clk => Rtmp[13][1].CLK
clk => Rtmp[13][2].CLK
clk => Rtmp[13][3].CLK
clk => Rtmp[13][4].CLK
clk => Rtmp[13][5].CLK
clk => Rtmp[13][6].CLK
clk => Rtmp[13][7].CLK
clk => Rtmp[13][8].CLK
clk => Rtmp[13][9].CLK
clk => Rtmp[13][10].CLK
clk => Rtmp[13][11].CLK
clk => Rtmp[14][0].CLK
clk => Rtmp[14][1].CLK
clk => Rtmp[14][2].CLK
clk => Rtmp[14][3].CLK
clk => Rtmp[14][4].CLK
clk => Rtmp[14][5].CLK
clk => Rtmp[14][6].CLK
clk => Rtmp[14][7].CLK
clk => Rtmp[14][8].CLK
clk => Rtmp[14][9].CLK
clk => Rtmp[14][10].CLK
clk => Rtmp[14][11].CLK
clk => Rtmp[15][0].CLK
clk => Rtmp[15][1].CLK
clk => Rtmp[15][2].CLK
clk => Rtmp[15][3].CLK
clk => Rtmp[15][4].CLK
clk => Rtmp[15][5].CLK
clk => Rtmp[15][6].CLK
clk => Rtmp[15][7].CLK
clk => Rtmp[15][8].CLK
clk => Rtmp[15][9].CLK
clk => Rtmp[15][10].CLK
clk => Rtmp[15][11].CLK
clk => R_ctrl_ext[0].CLK
clk => R_ctrl_ext[1].CLK
clk => R_ctrl_ext[2].CLK
clk => R_ctrl_ext[3].CLK
clk => R_ctrl_ext[4].CLK
clk => R_ctrl_ext[5].CLK
clk => R_ctrl_ext[6].CLK
clk => R_ctrl_ext[7].CLK
clk => R_ctrl_ext[8].CLK
clk => R_ctrl_ext[9].CLK
clk => R_ctrl_ext[10].CLK
clk => R_ctrl_ext[11].CLK
clk => Rx[2][0].CLK
clk => Rx[2][1].CLK
clk => Rx[2][2].CLK
clk => Rx[2][3].CLK
clk => Rx[2][4].CLK
clk => Rx[2][5].CLK
clk => Rx[2][6].CLK
clk => Rx[2][7].CLK
clk => Rx[2][8].CLK
clk => Rx[2][9].CLK
clk => Rx[1][0].CLK
clk => Rx[1][1].CLK
clk => Rx[1][2].CLK
clk => Rx[1][3].CLK
clk => Rx[1][4].CLK
clk => Rx[1][5].CLK
clk => Rx[1][6].CLK
clk => Rx[1][7].CLK
clk => Rx[1][8].CLK
clk => Rx[1][9].CLK
clk => Rx[0][0].CLK
clk => Rx[0][1].CLK
clk => Rx[0][2].CLK
clk => Rx[0][3].CLK
clk => Rx[0][4].CLK
clk => Rx[0][5].CLK
clk => Rx[0][6].CLK
clk => Rx[0][7].CLK
clk => Rx[0][8].CLK
clk => Rx[0][9].CLK
clk => R[14][4].CLK
clk => R[14][5].CLK
clk => R[14][6].CLK
clk => R[14][7].CLK
clk => R[14][8].CLK
clk => R[14][9].CLK
clk => R[14][10].CLK
clk => R[14][11].CLK
clk => R[11][0].CLK
clk => R[11][1].CLK
clk => R[11][2].CLK
clk => R[11][3].CLK
clk => R[11][4].CLK
clk => R[11][5].CLK
clk => R[11][6].CLK
clk => R[11][7].CLK
clk => R[11][8].CLK
clk => R[11][9].CLK
clk => R[11][10].CLK
clk => R[11][11].CLK
clk => R[10][0].CLK
clk => R[10][1].CLK
clk => R[10][2].CLK
clk => R[10][3].CLK
clk => R[10][4].CLK
clk => R[10][5].CLK
clk => R[10][6].CLK
clk => R[10][7].CLK
clk => R[10][8].CLK
clk => R[10][9].CLK
clk => R[10][10].CLK
clk => R[10][11].CLK
clk => R[9][0].CLK
clk => R[9][1].CLK
clk => R[9][2].CLK
clk => R[9][3].CLK
clk => R[9][4].CLK
clk => R[9][5].CLK
clk => R[9][6].CLK
clk => R[9][7].CLK
clk => R[9][8].CLK
clk => R[9][9].CLK
clk => R[9][10].CLK
clk => R[9][11].CLK
clk => R[8][0].CLK
clk => R[8][1].CLK
clk => R[8][2].CLK
clk => R[8][3].CLK
clk => R[8][4].CLK
clk => R[8][5].CLK
clk => R[8][6].CLK
clk => R[8][7].CLK
clk => R[8][8].CLK
clk => R[8][9].CLK
clk => R[8][10].CLK
clk => R[8][11].CLK
clk => R[7][0].CLK
clk => R[7][1].CLK
clk => R[7][2].CLK
clk => R[7][3].CLK
clk => R[7][4].CLK
clk => R[7][5].CLK
clk => R[7][6].CLK
clk => R[7][7].CLK
clk => R[7][8].CLK
clk => R[7][9].CLK
clk => R[7][10].CLK
clk => R[7][11].CLK
clk => R[6][0].CLK
clk => R[6][1].CLK
clk => R[6][2].CLK
clk => R[6][3].CLK
clk => R[6][4].CLK
clk => R[6][5].CLK
clk => R[6][6].CLK
clk => R[6][7].CLK
clk => R[6][8].CLK
clk => R[6][9].CLK
clk => R[6][10].CLK
clk => R[6][11].CLK
clk => R[5][0].CLK
clk => R[5][1].CLK
clk => R[5][2].CLK
clk => R[5][3].CLK
clk => R[5][4].CLK
clk => R[5][5].CLK
clk => R[5][6].CLK
clk => R[5][7].CLK
clk => R[5][8].CLK
clk => R[5][9].CLK
clk => R[5][10].CLK
clk => R[5][11].CLK
clk => R[4][0].CLK
clk => R[4][1].CLK
clk => R[4][2].CLK
clk => R[4][3].CLK
clk => R[4][4].CLK
clk => R[4][5].CLK
clk => R[4][6].CLK
clk => R[4][7].CLK
clk => R[4][8].CLK
clk => R[4][9].CLK
clk => R[4][10].CLK
clk => R[4][11].CLK
clk => R[3][0].CLK
clk => R[3][1].CLK
clk => R[3][2].CLK
clk => R[3][3].CLK
clk => R[3][4].CLK
clk => R[3][5].CLK
clk => R[3][6].CLK
clk => R[3][7].CLK
clk => R[3][8].CLK
clk => R[3][9].CLK
clk => R[3][10].CLK
clk => R[3][11].CLK
clk => R[2][0].CLK
clk => R[2][1].CLK
clk => R[2][2].CLK
clk => R[2][3].CLK
clk => R[2][4].CLK
clk => R[2][5].CLK
clk => R[2][6].CLK
clk => R[2][7].CLK
clk => R[2][8].CLK
clk => R[2][9].CLK
clk => R[2][10].CLK
clk => R[2][11].CLK
clk => R[1][0].CLK
clk => R[1][1].CLK
clk => R[1][2].CLK
clk => R[1][3].CLK
clk => R[1][4].CLK
clk => R[1][5].CLK
clk => R[1][6].CLK
clk => R[1][7].CLK
clk => R[1][8].CLK
clk => R[1][9].CLK
clk => R[1][10].CLK
clk => R[1][11].CLK
clk => Rintr[2].CLK
clk => R_icp[1][0].CLK
clk => R_icp[1][1].CLK
clk => R_icp[1][2].CLK
clk => R_icp[1][3].CLK
clk => R_icp[1][4].CLK
clk => R_icp[1][5].CLK
clk => R_icp[1][6].CLK
clk => R_icp[1][7].CLK
clk => R_icp[1][8].CLK
clk => R_icp[1][9].CLK
clk => R_icp[1][10].CLK
clk => R_icp[1][11].CLK
clk => R_icp_sync_shift[1][0].CLK
clk => R_icp_sync_shift[1][1].CLK
clk => R_icp_sync_shift[1][2].CLK
clk => Rintr[3].CLK
clk => R_icp[0][0].CLK
clk => R_icp[0][1].CLK
clk => R_icp[0][2].CLK
clk => R_icp[0][3].CLK
clk => R_icp[0][4].CLK
clk => R_icp[0][5].CLK
clk => R_icp[0][6].CLK
clk => R_icp[0][7].CLK
clk => R_icp[0][8].CLK
clk => R_icp[0][9].CLK
clk => R_icp[0][10].CLK
clk => R_icp[0][11].CLK
clk => R_icp_sync_shift[0][0].CLK
clk => R_icp_sync_shift[0][1].CLK
clk => R_icp_sync_shift[0][2].CLK
clk => Rintr[1].CLK
clk => R_ocp_sync_shift[1][0].CLK
clk => R_ocp_sync_shift[1][1].CLK
clk => Rintr[0].CLK
clk => R_ocp_sync_shift[0][0].CLK
clk => R_ocp_sync_shift[0][1].CLK
clk => R_counter[0].CLK
clk => R_counter[1].CLK
clk => R_counter[2].CLK
clk => R_counter[3].CLK
clk => R_counter[4].CLK
clk => R_counter[5].CLK
clk => R_counter[6].CLK
clk => R_counter[7].CLK
clk => R_counter[8].CLK
clk => R_counter[9].CLK
clk => R_counter[10].CLK
clk => R_counter[11].CLK
clk => R_counter[12].CLK
clk => R_counter[13].CLK
clk => R_counter[14].CLK
clk => R_counter[15].CLK
clk => R_counter[16].CLK
clk => R_counter[17].CLK
clk => R_counter[18].CLK
clk => R_counter[19].CLK
clk => R_counter[20].CLK
clk => R_counter[21].CLK
bus_write => commit.IN1
addr[0] => Mux0.IN3
addr[0] => Mux1.IN3
addr[0] => Mux2.IN3
addr[0] => Mux3.IN3
addr[0] => Mux4.IN3
addr[0] => Mux5.IN3
addr[0] => Mux6.IN3
addr[0] => Mux7.IN3
addr[0] => Mux8.IN3
addr[0] => Mux9.IN3
addr[0] => Mux10.IN3
addr[0] => Mux11.IN3
addr[0] => Equal5.IN9
addr[0] => Equal8.IN9
addr[0] => Decoder0.IN3
addr[0] => Equal9.IN9
addr[0] => Equal10.IN9
addr[0] => Equal11.IN9
addr[0] => Equal0.IN3
addr[0] => Equal1.IN0
addr[0] => Equal2.IN3
addr[0] => Equal3.IN3
addr[0] => Equal4.IN2
addr[1] => Mux0.IN2
addr[1] => Mux1.IN2
addr[1] => Mux2.IN2
addr[1] => Mux3.IN2
addr[1] => Mux4.IN2
addr[1] => Mux5.IN2
addr[1] => Mux6.IN2
addr[1] => Mux7.IN2
addr[1] => Mux8.IN2
addr[1] => Mux9.IN2
addr[1] => Mux10.IN2
addr[1] => Mux11.IN2
addr[1] => Equal5.IN8
addr[1] => Equal8.IN8
addr[1] => Decoder0.IN2
addr[1] => Equal9.IN8
addr[1] => Equal10.IN8
addr[1] => Equal11.IN8
addr[1] => Equal0.IN2
addr[1] => Equal1.IN3
addr[1] => Equal2.IN2
addr[1] => Equal3.IN2
addr[1] => Equal4.IN3
addr[2] => Mux0.IN1
addr[2] => Mux1.IN1
addr[2] => Mux2.IN1
addr[2] => Mux3.IN1
addr[2] => Mux4.IN1
addr[2] => Mux5.IN1
addr[2] => Mux6.IN1
addr[2] => Mux7.IN1
addr[2] => Mux8.IN1
addr[2] => Mux9.IN1
addr[2] => Mux10.IN1
addr[2] => Mux11.IN1
addr[2] => Equal5.IN7
addr[2] => Equal8.IN7
addr[2] => Decoder0.IN1
addr[2] => Equal9.IN7
addr[2] => Equal10.IN7
addr[2] => Equal11.IN7
addr[2] => Equal0.IN1
addr[2] => Equal1.IN2
addr[2] => Equal2.IN1
addr[2] => Equal3.IN1
addr[2] => Equal4.IN1
addr[3] => Mux0.IN0
addr[3] => Mux1.IN0
addr[3] => Mux2.IN0
addr[3] => Mux3.IN0
addr[3] => Mux4.IN0
addr[3] => Mux5.IN0
addr[3] => Mux6.IN0
addr[3] => Mux7.IN0
addr[3] => Mux8.IN0
addr[3] => Mux9.IN0
addr[3] => Mux10.IN0
addr[3] => Mux11.IN0
addr[3] => Equal5.IN6
addr[3] => Equal8.IN6
addr[3] => Decoder0.IN0
addr[3] => Equal9.IN6
addr[3] => Equal10.IN6
addr[3] => Equal11.IN6
addr[3] => Equal0.IN0
addr[3] => Equal1.IN1
addr[3] => Equal2.IN0
addr[3] => Equal3.IN0
addr[3] => Equal4.IN0
byte_sel[0] => process_1.IN1
byte_sel[0] => process_1.IN1
byte_sel[0] => process_0.IN1
byte_sel[0] => process_0.IN1
byte_sel[0] => process_1.IN0
byte_sel[0] => process_2.IN0
byte_sel[0] => process_3.IN0
byte_sel[0] => process_4.IN0
byte_sel[0] => process_5.IN0
byte_sel[0] => process_6.IN0
byte_sel[0] => process_7.IN0
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[0] => Rtmp.OUTPUTSELECT
byte_sel[1] => process_8.IN0
byte_sel[1] => process_9.IN0
byte_sel[1] => process_10.IN0
byte_sel[1] => process_11.IN0
byte_sel[1] => process_0.IN0
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[1] => Rtmp.OUTPUTSELECT
byte_sel[2] => ~NO_FANOUT~
byte_sel[3] => ~NO_FANOUT~
bus_in[0] => process_0.IN1
bus_in[0] => process_1.IN1
bus_in[0] => Rtmp.DATAB
bus_in[0] => Rtmp.DATAB
bus_in[0] => Rtmp.DATAB
bus_in[0] => Rtmp.DATAB
bus_in[0] => Rtmp.DATAB
bus_in[0] => Rtmp.DATAB
bus_in[0] => Rtmp.DATAB
bus_in[0] => Rtmp.DATAB
bus_in[0] => Rtmp.DATAB
bus_in[0] => Rtmp.DATAB
bus_in[0] => Rtmp.DATAB
bus_in[0] => Rtmp.DATAB
bus_in[0] => Rtmp.DATAB
bus_in[0] => Rtmp.DATAB
bus_in[0] => Rtmp.DATAB
bus_in[0] => Rtmp.DATAB
bus_in[1] => process_1.IN1
bus_in[1] => process_1.IN1
bus_in[1] => Rtmp.DATAB
bus_in[1] => Rtmp.DATAB
bus_in[1] => Rtmp.DATAB
bus_in[1] => Rtmp.DATAB
bus_in[1] => Rtmp.DATAB
bus_in[1] => Rtmp.DATAB
bus_in[1] => Rtmp.DATAB
bus_in[1] => Rtmp.DATAB
bus_in[1] => Rtmp.DATAB
bus_in[1] => Rtmp.DATAB
bus_in[1] => Rtmp.DATAB
bus_in[1] => Rtmp.DATAB
bus_in[1] => Rtmp.DATAB
bus_in[1] => Rtmp.DATAB
bus_in[1] => Rtmp.DATAB
bus_in[1] => Rtmp.DATAB
bus_in[2] => process_0.IN1
bus_in[2] => process_2.IN1
bus_in[2] => Rtmp.DATAB
bus_in[2] => Rtmp.DATAB
bus_in[2] => Rtmp.DATAB
bus_in[2] => Rtmp.DATAB
bus_in[2] => Rtmp.DATAB
bus_in[2] => Rtmp.DATAB
bus_in[2] => Rtmp.DATAB
bus_in[2] => Rtmp.DATAB
bus_in[2] => Rtmp.DATAB
bus_in[2] => Rtmp.DATAB
bus_in[2] => Rtmp.DATAB
bus_in[2] => Rtmp.DATAB
bus_in[2] => Rtmp.DATAB
bus_in[2] => Rtmp.DATAB
bus_in[2] => Rtmp.DATAB
bus_in[2] => Rtmp.DATAB
bus_in[3] => process_0.IN1
bus_in[3] => process_3.IN1
bus_in[3] => Rtmp.DATAB
bus_in[3] => Rtmp.DATAB
bus_in[3] => Rtmp.DATAB
bus_in[3] => Rtmp.DATAB
bus_in[3] => Rtmp.DATAB
bus_in[3] => Rtmp.DATAB
bus_in[3] => Rtmp.DATAB
bus_in[3] => Rtmp.DATAB
bus_in[3] => Rtmp.DATAB
bus_in[3] => Rtmp.DATAB
bus_in[3] => Rtmp.DATAB
bus_in[3] => Rtmp.DATAB
bus_in[3] => Rtmp.DATAB
bus_in[3] => Rtmp.DATAB
bus_in[3] => Rtmp.DATAB
bus_in[3] => Rtmp.DATAB
bus_in[4] => process_4.IN1
bus_in[4] => Rtmp.DATAB
bus_in[4] => Rtmp.DATAB
bus_in[4] => Rtmp.DATAB
bus_in[4] => Rtmp.DATAB
bus_in[4] => Rtmp.DATAB
bus_in[4] => Rtmp.DATAB
bus_in[4] => Rtmp.DATAB
bus_in[4] => Rtmp.DATAB
bus_in[4] => Rtmp.DATAB
bus_in[4] => Rtmp.DATAB
bus_in[4] => Rtmp.DATAB
bus_in[4] => Rtmp.DATAB
bus_in[4] => Rtmp.DATAB
bus_in[4] => Rtmp.DATAB
bus_in[4] => Rtmp.DATAB
bus_in[4] => Rtmp.DATAB
bus_in[5] => process_5.IN1
bus_in[5] => Rtmp.DATAB
bus_in[5] => Rtmp.DATAB
bus_in[5] => Rtmp.DATAB
bus_in[5] => Rtmp.DATAB
bus_in[5] => Rtmp.DATAB
bus_in[5] => Rtmp.DATAB
bus_in[5] => Rtmp.DATAB
bus_in[5] => Rtmp.DATAB
bus_in[5] => Rtmp.DATAB
bus_in[5] => Rtmp.DATAB
bus_in[5] => Rtmp.DATAB
bus_in[5] => Rtmp.DATAB
bus_in[5] => Rtmp.DATAB
bus_in[5] => Rtmp.DATAB
bus_in[5] => Rtmp.DATAB
bus_in[5] => Rtmp.DATAB
bus_in[6] => process_6.IN1
bus_in[6] => Rtmp.DATAB
bus_in[6] => Rtmp.DATAB
bus_in[6] => Rtmp.DATAB
bus_in[6] => Rtmp.DATAB
bus_in[6] => Rtmp.DATAB
bus_in[6] => Rtmp.DATAB
bus_in[6] => Rtmp.DATAB
bus_in[6] => Rtmp.DATAB
bus_in[6] => Rtmp.DATAB
bus_in[6] => Rtmp.DATAB
bus_in[6] => Rtmp.DATAB
bus_in[6] => Rtmp.DATAB
bus_in[6] => Rtmp.DATAB
bus_in[6] => Rtmp.DATAB
bus_in[6] => Rtmp.DATAB
bus_in[6] => Rtmp.DATAB
bus_in[7] => process_7.IN1
bus_in[7] => Rtmp.DATAB
bus_in[7] => Rtmp.DATAB
bus_in[7] => Rtmp.DATAB
bus_in[7] => Rtmp.DATAB
bus_in[7] => Rtmp.DATAB
bus_in[7] => Rtmp.DATAB
bus_in[7] => Rtmp.DATAB
bus_in[7] => Rtmp.DATAB
bus_in[7] => Rtmp.DATAB
bus_in[7] => Rtmp.DATAB
bus_in[7] => Rtmp.DATAB
bus_in[7] => Rtmp.DATAB
bus_in[7] => Rtmp.DATAB
bus_in[7] => Rtmp.DATAB
bus_in[7] => Rtmp.DATAB
bus_in[7] => Rtmp.DATAB
bus_in[8] => process_8.IN1
bus_in[8] => Rtmp.DATAB
bus_in[8] => Rtmp.DATAB
bus_in[8] => Rtmp.DATAB
bus_in[8] => Rtmp.DATAB
bus_in[8] => Rtmp.DATAB
bus_in[8] => Rtmp.DATAB
bus_in[8] => Rtmp.DATAB
bus_in[8] => Rtmp.DATAB
bus_in[8] => Rtmp.DATAB
bus_in[8] => Rtmp.DATAB
bus_in[8] => Rtmp.DATAB
bus_in[8] => Rtmp.DATAB
bus_in[8] => Rtmp.DATAB
bus_in[8] => Rtmp.DATAB
bus_in[8] => Rtmp.DATAB
bus_in[8] => Rtmp.DATAB
bus_in[9] => process_9.IN1
bus_in[9] => Rtmp.DATAB
bus_in[9] => Rtmp.DATAB
bus_in[9] => Rtmp.DATAB
bus_in[9] => Rtmp.DATAB
bus_in[9] => Rtmp.DATAB
bus_in[9] => Rtmp.DATAB
bus_in[9] => Rtmp.DATAB
bus_in[9] => Rtmp.DATAB
bus_in[9] => Rtmp.DATAB
bus_in[9] => Rtmp.DATAB
bus_in[9] => Rtmp.DATAB
bus_in[9] => Rtmp.DATAB
bus_in[9] => Rtmp.DATAB
bus_in[9] => Rtmp.DATAB
bus_in[9] => Rtmp.DATAB
bus_in[9] => Rtmp.DATAB
bus_in[10] => process_10.IN1
bus_in[10] => Rtmp.DATAB
bus_in[10] => Rtmp.DATAB
bus_in[10] => Rtmp.DATAB
bus_in[10] => Rtmp.DATAB
bus_in[10] => Rtmp.DATAB
bus_in[10] => Rtmp.DATAB
bus_in[10] => Rtmp.DATAB
bus_in[10] => Rtmp.DATAB
bus_in[10] => Rtmp.DATAB
bus_in[10] => Rtmp.DATAB
bus_in[10] => Rtmp.DATAB
bus_in[10] => Rtmp.DATAB
bus_in[10] => Rtmp.DATAB
bus_in[10] => Rtmp.DATAB
bus_in[10] => Rtmp.DATAB
bus_in[10] => Rtmp.DATAB
bus_in[11] => process_11.IN1
bus_in[11] => Rtmp.DATAB
bus_in[11] => Rtmp.DATAB
bus_in[11] => Rtmp.DATAB
bus_in[11] => Rtmp.DATAB
bus_in[11] => Rtmp.DATAB
bus_in[11] => Rtmp.DATAB
bus_in[11] => Rtmp.DATAB
bus_in[11] => Rtmp.DATAB
bus_in[11] => Rtmp.DATAB
bus_in[11] => Rtmp.DATAB
bus_in[11] => Rtmp.DATAB
bus_in[11] => Rtmp.DATAB
bus_in[11] => Rtmp.DATAB
bus_in[11] => Rtmp.DATAB
bus_in[11] => Rtmp.DATAB
bus_in[11] => Rtmp.DATAB
bus_in[12] => Rxtmp[0][0].DATAIN
bus_in[12] => Rxtmp[1][0].DATAIN
bus_in[12] => Rtmp_ctrl_ext[0].DATAIN
bus_in[12] => Rxtmp[2][0].DATAIN
bus_in[13] => Rxtmp[0][1].DATAIN
bus_in[13] => Rxtmp[1][1].DATAIN
bus_in[13] => Rxtmp[2][1].DATAIN
bus_in[13] => Rtmp_ctrl_ext[1].DATAIN
bus_in[14] => process_0.IN1
bus_in[14] => Rxtmp[0][2].DATAIN
bus_in[14] => Rxtmp[1][2].DATAIN
bus_in[14] => Rxtmp[2][2].DATAIN
bus_in[14] => Rtmp_ctrl_ext[2].DATAIN
bus_in[15] => Rxtmp[0][3].DATAIN
bus_in[15] => Rxtmp[1][3].DATAIN
bus_in[15] => Rxtmp[2][3].DATAIN
bus_in[15] => Rtmp_ctrl_ext[3].DATAIN
bus_in[16] => Rxtmp[0][4].DATAIN
bus_in[16] => Rxtmp[1][4].DATAIN
bus_in[16] => Rxtmp[2][4].DATAIN
bus_in[16] => Rtmp_ctrl_ext[4].DATAIN
bus_in[17] => Rxtmp[0][5].DATAIN
bus_in[17] => Rxtmp[1][5].DATAIN
bus_in[17] => Rxtmp[2][5].DATAIN
bus_in[17] => Rtmp_ctrl_ext[5].DATAIN
bus_in[18] => Rxtmp[0][6].DATAIN
bus_in[18] => Rxtmp[1][6].DATAIN
bus_in[18] => Rxtmp[2][6].DATAIN
bus_in[18] => Rtmp_ctrl_ext[6].DATAIN
bus_in[19] => Rxtmp[0][7].DATAIN
bus_in[19] => Rxtmp[1][7].DATAIN
bus_in[19] => Rxtmp[2][7].DATAIN
bus_in[19] => Rtmp_ctrl_ext[7].DATAIN
bus_in[20] => Rxtmp[0][8].DATAIN
bus_in[20] => Rxtmp[1][8].DATAIN
bus_in[20] => Rxtmp[2][8].DATAIN
bus_in[20] => Rtmp_ctrl_ext[8].DATAIN
bus_in[21] => Rxtmp[0][9].DATAIN
bus_in[21] => Rxtmp[1][9].DATAIN
bus_in[21] => Rxtmp[2][9].DATAIN
bus_in[21] => Rtmp_ctrl_ext[9].DATAIN
bus_in[22] => Rtmp_ctrl_ext[10].DATAIN
bus_in[23] => Rtmp_ctrl_ext[11].DATAIN
bus_in[24] => ~NO_FANOUT~
bus_in[25] => ~NO_FANOUT~
bus_in[26] => ~NO_FANOUT~
bus_in[27] => ~NO_FANOUT~
bus_in[28] => ~NO_FANOUT~
bus_in[29] => ~NO_FANOUT~
bus_in[30] => ~NO_FANOUT~
bus_in[31] => ~NO_FANOUT~
bus_out[0] <= retval.DB_MAX_OUTPUT_PORT_TYPE
bus_out[1] <= retval.DB_MAX_OUTPUT_PORT_TYPE
bus_out[2] <= retval.DB_MAX_OUTPUT_PORT_TYPE
bus_out[3] <= retval.DB_MAX_OUTPUT_PORT_TYPE
bus_out[4] <= retval.DB_MAX_OUTPUT_PORT_TYPE
bus_out[5] <= retval.DB_MAX_OUTPUT_PORT_TYPE
bus_out[6] <= retval.DB_MAX_OUTPUT_PORT_TYPE
bus_out[7] <= retval.DB_MAX_OUTPUT_PORT_TYPE
bus_out[8] <= retval.DB_MAX_OUTPUT_PORT_TYPE
bus_out[9] <= retval.DB_MAX_OUTPUT_PORT_TYPE
bus_out[10] <= retval.DB_MAX_OUTPUT_PORT_TYPE
bus_out[11] <= retval.DB_MAX_OUTPUT_PORT_TYPE
bus_out[12] <= retval.DB_MAX_OUTPUT_PORT_TYPE
bus_out[13] <= retval.DB_MAX_OUTPUT_PORT_TYPE
bus_out[14] <= retval.DB_MAX_OUTPUT_PORT_TYPE
bus_out[15] <= retval.DB_MAX_OUTPUT_PORT_TYPE
bus_out[16] <= retval.DB_MAX_OUTPUT_PORT_TYPE
bus_out[17] <= retval.DB_MAX_OUTPUT_PORT_TYPE
bus_out[18] <= retval.DB_MAX_OUTPUT_PORT_TYPE
bus_out[19] <= retval.DB_MAX_OUTPUT_PORT_TYPE
bus_out[20] <= retval.DB_MAX_OUTPUT_PORT_TYPE
bus_out[21] <= retval.DB_MAX_OUTPUT_PORT_TYPE
bus_out[22] <= retval.DB_MAX_OUTPUT_PORT_TYPE
bus_out[23] <= retval.DB_MAX_OUTPUT_PORT_TYPE
bus_out[24] <= <GND>
bus_out[25] <= <GND>
bus_out[26] <= <GND>
bus_out[27] <= <GND>
bus_out[28] <= <GND>
bus_out[29] <= <GND>
bus_out[30] <= <GND>
bus_out[31] <= <GND>
timer_irq <= intr.DB_MAX_OUTPUT_PORT_TYPE
sign <= R_counter[21].DB_MAX_OUTPUT_PORT_TYPE
icp_enable[0] <= R_ctrl_ext[11].DB_MAX_OUTPUT_PORT_TYPE
icp_enable[1] <= R_ctrl_ext[10].DB_MAX_OUTPUT_PORT_TYPE
ocp_enable[0] <= R_ctrl_ext[8].DB_MAX_OUTPUT_PORT_TYPE
ocp_enable[1] <= R_ctrl_ext[9].DB_MAX_OUTPUT_PORT_TYPE
icp[0] => R_icp_sync_shift[0][0].DATAIN
icp[1] => R_icp_sync_shift[1][0].DATAIN
ocp[0] <= ocp.DB_MAX_OUTPUT_PORT_TYPE
ocp[1] <= ocp.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector
ce => process_0.IN0
ce => process_1.IN0
ce => process_2.IN0
ce => process_3.IN0
ce => process_1.IN0
clk => add_sub_emiraga:G_fpu_addsub_emiraga:I_fpu_addsub_emiraga.clock_in
clk => R_io_bram_wdata[0].CLK
clk => R_io_bram_wdata[1].CLK
clk => R_io_bram_wdata[2].CLK
clk => R_io_bram_wdata[3].CLK
clk => R_io_bram_wdata[4].CLK
clk => R_io_bram_wdata[5].CLK
clk => R_io_bram_wdata[6].CLK
clk => R_io_bram_wdata[7].CLK
clk => R_io_bram_wdata[8].CLK
clk => R_io_bram_wdata[9].CLK
clk => R_io_bram_wdata[10].CLK
clk => R_io_bram_wdata[11].CLK
clk => R_io_bram_wdata[12].CLK
clk => R_io_bram_wdata[13].CLK
clk => R_io_bram_wdata[14].CLK
clk => R_io_bram_wdata[15].CLK
clk => R_io_bram_wdata[16].CLK
clk => R_io_bram_wdata[17].CLK
clk => R_io_bram_wdata[18].CLK
clk => R_io_bram_wdata[19].CLK
clk => R_io_bram_wdata[20].CLK
clk => R_io_bram_wdata[21].CLK
clk => R_io_bram_wdata[22].CLK
clk => R_io_bram_wdata[23].CLK
clk => R_io_bram_wdata[24].CLK
clk => R_io_bram_wdata[25].CLK
clk => R_io_bram_wdata[26].CLK
clk => R_io_bram_wdata[27].CLK
clk => R_io_bram_wdata[28].CLK
clk => R_io_bram_wdata[29].CLK
clk => R_io_bram_wdata[30].CLK
clk => R_io_bram_wdata[31].CLK
clk => R_VR_write[15].CLK
clk => R_VR_increment_delay[15][0].CLK
clk => R_VR_increment_delay[15][1].CLK
clk => R_VR_increment_delay[15][2].CLK
clk => R_VR_increment_delay[15][3].CLK
clk => R_VR_increment_delay[15][4].CLK
clk => R_VR_addr[15][0].CLK
clk => R_VR_addr[15][1].CLK
clk => R_VR_addr[15][2].CLK
clk => R_VR_addr[15][3].CLK
clk => R_VR_addr[15][4].CLK
clk => R_VR_addr[15][5].CLK
clk => R_VR_addr[15][6].CLK
clk => R_VR_addr[15][7].CLK
clk => R_VR_addr[15][8].CLK
clk => R_VR_addr[15][9].CLK
clk => R_VR_addr[15][10].CLK
clk => R_VR_write[14].CLK
clk => R_VR_increment_delay[14][0].CLK
clk => R_VR_increment_delay[14][1].CLK
clk => R_VR_increment_delay[14][2].CLK
clk => R_VR_increment_delay[14][3].CLK
clk => R_VR_increment_delay[14][4].CLK
clk => R_VR_addr[14][0].CLK
clk => R_VR_addr[14][1].CLK
clk => R_VR_addr[14][2].CLK
clk => R_VR_addr[14][3].CLK
clk => R_VR_addr[14][4].CLK
clk => R_VR_addr[14][5].CLK
clk => R_VR_addr[14][6].CLK
clk => R_VR_addr[14][7].CLK
clk => R_VR_addr[14][8].CLK
clk => R_VR_addr[14][9].CLK
clk => R_VR_addr[14][10].CLK
clk => R_VR_write[13].CLK
clk => R_VR_increment_delay[13][0].CLK
clk => R_VR_increment_delay[13][1].CLK
clk => R_VR_increment_delay[13][2].CLK
clk => R_VR_increment_delay[13][3].CLK
clk => R_VR_increment_delay[13][4].CLK
clk => R_VR_addr[13][0].CLK
clk => R_VR_addr[13][1].CLK
clk => R_VR_addr[13][2].CLK
clk => R_VR_addr[13][3].CLK
clk => R_VR_addr[13][4].CLK
clk => R_VR_addr[13][5].CLK
clk => R_VR_addr[13][6].CLK
clk => R_VR_addr[13][7].CLK
clk => R_VR_addr[13][8].CLK
clk => R_VR_addr[13][9].CLK
clk => R_VR_addr[13][10].CLK
clk => R_VR_write[12].CLK
clk => R_VR_increment_delay[12][0].CLK
clk => R_VR_increment_delay[12][1].CLK
clk => R_VR_increment_delay[12][2].CLK
clk => R_VR_increment_delay[12][3].CLK
clk => R_VR_increment_delay[12][4].CLK
clk => R_VR_addr[12][0].CLK
clk => R_VR_addr[12][1].CLK
clk => R_VR_addr[12][2].CLK
clk => R_VR_addr[12][3].CLK
clk => R_VR_addr[12][4].CLK
clk => R_VR_addr[12][5].CLK
clk => R_VR_addr[12][6].CLK
clk => R_VR_addr[12][7].CLK
clk => R_VR_addr[12][8].CLK
clk => R_VR_addr[12][9].CLK
clk => R_VR_addr[12][10].CLK
clk => R_VR_write[11].CLK
clk => R_VR_increment_delay[11][0].CLK
clk => R_VR_increment_delay[11][1].CLK
clk => R_VR_increment_delay[11][2].CLK
clk => R_VR_increment_delay[11][3].CLK
clk => R_VR_increment_delay[11][4].CLK
clk => R_VR_addr[11][0].CLK
clk => R_VR_addr[11][1].CLK
clk => R_VR_addr[11][2].CLK
clk => R_VR_addr[11][3].CLK
clk => R_VR_addr[11][4].CLK
clk => R_VR_addr[11][5].CLK
clk => R_VR_addr[11][6].CLK
clk => R_VR_addr[11][7].CLK
clk => R_VR_addr[11][8].CLK
clk => R_VR_addr[11][9].CLK
clk => R_VR_addr[11][10].CLK
clk => R_VR_write[10].CLK
clk => R_VR_increment_delay[10][0].CLK
clk => R_VR_increment_delay[10][1].CLK
clk => R_VR_increment_delay[10][2].CLK
clk => R_VR_increment_delay[10][3].CLK
clk => R_VR_increment_delay[10][4].CLK
clk => R_VR_addr[10][0].CLK
clk => R_VR_addr[10][1].CLK
clk => R_VR_addr[10][2].CLK
clk => R_VR_addr[10][3].CLK
clk => R_VR_addr[10][4].CLK
clk => R_VR_addr[10][5].CLK
clk => R_VR_addr[10][6].CLK
clk => R_VR_addr[10][7].CLK
clk => R_VR_addr[10][8].CLK
clk => R_VR_addr[10][9].CLK
clk => R_VR_addr[10][10].CLK
clk => R_VR_write[9].CLK
clk => R_VR_increment_delay[9][0].CLK
clk => R_VR_increment_delay[9][1].CLK
clk => R_VR_increment_delay[9][2].CLK
clk => R_VR_increment_delay[9][3].CLK
clk => R_VR_increment_delay[9][4].CLK
clk => R_VR_addr[9][0].CLK
clk => R_VR_addr[9][1].CLK
clk => R_VR_addr[9][2].CLK
clk => R_VR_addr[9][3].CLK
clk => R_VR_addr[9][4].CLK
clk => R_VR_addr[9][5].CLK
clk => R_VR_addr[9][6].CLK
clk => R_VR_addr[9][7].CLK
clk => R_VR_addr[9][8].CLK
clk => R_VR_addr[9][9].CLK
clk => R_VR_addr[9][10].CLK
clk => R_VR_write[8].CLK
clk => R_VR_increment_delay[8][0].CLK
clk => R_VR_increment_delay[8][1].CLK
clk => R_VR_increment_delay[8][2].CLK
clk => R_VR_increment_delay[8][3].CLK
clk => R_VR_increment_delay[8][4].CLK
clk => R_VR_addr[8][0].CLK
clk => R_VR_addr[8][1].CLK
clk => R_VR_addr[8][2].CLK
clk => R_VR_addr[8][3].CLK
clk => R_VR_addr[8][4].CLK
clk => R_VR_addr[8][5].CLK
clk => R_VR_addr[8][6].CLK
clk => R_VR_addr[8][7].CLK
clk => R_VR_addr[8][8].CLK
clk => R_VR_addr[8][9].CLK
clk => R_VR_addr[8][10].CLK
clk => R_VR_write[7].CLK
clk => R_VR_increment_delay[7][0].CLK
clk => R_VR_increment_delay[7][1].CLK
clk => R_VR_increment_delay[7][2].CLK
clk => R_VR_increment_delay[7][3].CLK
clk => R_VR_increment_delay[7][4].CLK
clk => R_VR_addr[7][0].CLK
clk => R_VR_addr[7][1].CLK
clk => R_VR_addr[7][2].CLK
clk => R_VR_addr[7][3].CLK
clk => R_VR_addr[7][4].CLK
clk => R_VR_addr[7][5].CLK
clk => R_VR_addr[7][6].CLK
clk => R_VR_addr[7][7].CLK
clk => R_VR_addr[7][8].CLK
clk => R_VR_addr[7][9].CLK
clk => R_VR_addr[7][10].CLK
clk => R_VR_write[6].CLK
clk => R_VR_increment_delay[6][0].CLK
clk => R_VR_increment_delay[6][1].CLK
clk => R_VR_increment_delay[6][2].CLK
clk => R_VR_increment_delay[6][3].CLK
clk => R_VR_increment_delay[6][4].CLK
clk => R_VR_addr[6][0].CLK
clk => R_VR_addr[6][1].CLK
clk => R_VR_addr[6][2].CLK
clk => R_VR_addr[6][3].CLK
clk => R_VR_addr[6][4].CLK
clk => R_VR_addr[6][5].CLK
clk => R_VR_addr[6][6].CLK
clk => R_VR_addr[6][7].CLK
clk => R_VR_addr[6][8].CLK
clk => R_VR_addr[6][9].CLK
clk => R_VR_addr[6][10].CLK
clk => R_VR_write[5].CLK
clk => R_VR_increment_delay[5][0].CLK
clk => R_VR_increment_delay[5][1].CLK
clk => R_VR_increment_delay[5][2].CLK
clk => R_VR_increment_delay[5][3].CLK
clk => R_VR_increment_delay[5][4].CLK
clk => R_VR_addr[5][0].CLK
clk => R_VR_addr[5][1].CLK
clk => R_VR_addr[5][2].CLK
clk => R_VR_addr[5][3].CLK
clk => R_VR_addr[5][4].CLK
clk => R_VR_addr[5][5].CLK
clk => R_VR_addr[5][6].CLK
clk => R_VR_addr[5][7].CLK
clk => R_VR_addr[5][8].CLK
clk => R_VR_addr[5][9].CLK
clk => R_VR_addr[5][10].CLK
clk => R_VR_write[4].CLK
clk => R_VR_increment_delay[4][0].CLK
clk => R_VR_increment_delay[4][1].CLK
clk => R_VR_increment_delay[4][2].CLK
clk => R_VR_increment_delay[4][3].CLK
clk => R_VR_increment_delay[4][4].CLK
clk => R_VR_addr[4][0].CLK
clk => R_VR_addr[4][1].CLK
clk => R_VR_addr[4][2].CLK
clk => R_VR_addr[4][3].CLK
clk => R_VR_addr[4][4].CLK
clk => R_VR_addr[4][5].CLK
clk => R_VR_addr[4][6].CLK
clk => R_VR_addr[4][7].CLK
clk => R_VR_addr[4][8].CLK
clk => R_VR_addr[4][9].CLK
clk => R_VR_addr[4][10].CLK
clk => R_VR_write[3].CLK
clk => R_VR_increment_delay[3][0].CLK
clk => R_VR_increment_delay[3][1].CLK
clk => R_VR_increment_delay[3][2].CLK
clk => R_VR_increment_delay[3][3].CLK
clk => R_VR_increment_delay[3][4].CLK
clk => R_VR_addr[3][0].CLK
clk => R_VR_addr[3][1].CLK
clk => R_VR_addr[3][2].CLK
clk => R_VR_addr[3][3].CLK
clk => R_VR_addr[3][4].CLK
clk => R_VR_addr[3][5].CLK
clk => R_VR_addr[3][6].CLK
clk => R_VR_addr[3][7].CLK
clk => R_VR_addr[3][8].CLK
clk => R_VR_addr[3][9].CLK
clk => R_VR_addr[3][10].CLK
clk => R_VR_write[2].CLK
clk => R_VR_increment_delay[2][0].CLK
clk => R_VR_increment_delay[2][1].CLK
clk => R_VR_increment_delay[2][2].CLK
clk => R_VR_increment_delay[2][3].CLK
clk => R_VR_increment_delay[2][4].CLK
clk => R_VR_addr[2][0].CLK
clk => R_VR_addr[2][1].CLK
clk => R_VR_addr[2][2].CLK
clk => R_VR_addr[2][3].CLK
clk => R_VR_addr[2][4].CLK
clk => R_VR_addr[2][5].CLK
clk => R_VR_addr[2][6].CLK
clk => R_VR_addr[2][7].CLK
clk => R_VR_addr[2][8].CLK
clk => R_VR_addr[2][9].CLK
clk => R_VR_addr[2][10].CLK
clk => R_VR_write[1].CLK
clk => R_VR_increment_delay[1][0].CLK
clk => R_VR_increment_delay[1][1].CLK
clk => R_VR_increment_delay[1][2].CLK
clk => R_VR_increment_delay[1][3].CLK
clk => R_VR_increment_delay[1][4].CLK
clk => R_VR_addr[1][0].CLK
clk => R_VR_addr[1][1].CLK
clk => R_VR_addr[1][2].CLK
clk => R_VR_addr[1][3].CLK
clk => R_VR_addr[1][4].CLK
clk => R_VR_addr[1][5].CLK
clk => R_VR_addr[1][6].CLK
clk => R_VR_addr[1][7].CLK
clk => R_VR_addr[1][8].CLK
clk => R_VR_addr[1][9].CLK
clk => R_VR_addr[1][10].CLK
clk => R_VR_write[0].CLK
clk => R_VR_increment_delay[0][0].CLK
clk => R_VR_increment_delay[0][1].CLK
clk => R_VR_increment_delay[0][2].CLK
clk => R_VR_increment_delay[0][3].CLK
clk => R_VR_increment_delay[0][4].CLK
clk => R_VR_addr[0][0].CLK
clk => R_VR_addr[0][1].CLK
clk => R_VR_addr[0][2].CLK
clk => R_VR_addr[0][3].CLK
clk => R_VR_addr[0][4].CLK
clk => R_VR_addr[0][5].CLK
clk => R_VR_addr[0][6].CLK
clk => R_VR_addr[0][7].CLK
clk => R_VR_addr[0][8].CLK
clk => R_VR_addr[0][9].CLK
clk => R_VR_addr[0][10].CLK
clk => R_VR_write_request[0].CLK
clk => R_VR_write_request[1].CLK
clk => R_VR_write_request[2].CLK
clk => R_VR_write_request[3].CLK
clk => R_VR_write_request[4].CLK
clk => R_VR_write_request[5].CLK
clk => R_VR_write_request[6].CLK
clk => R_VR_write_request[7].CLK
clk => R_VR_write_request[8].CLK
clk => R_VR_write_request[9].CLK
clk => R_VR_write_request[10].CLK
clk => R_VR_write_request[11].CLK
clk => R_VR_write_request[12].CLK
clk => R_VR_write_request[13].CLK
clk => R_VR_write_request[14].CLK
clk => R_VR_write_request[15].CLK
clk => R_VR2FU_result[0][0].CLK
clk => R_VR2FU_result[0][1].CLK
clk => R_VR2FU_result[1][0].CLK
clk => R_VR2FU_result[1][1].CLK
clk => R_VR2FU_result[2][0].CLK
clk => R_VR2FU_result[2][1].CLK
clk => R_VR2FU_result[3][0].CLK
clk => R_VR2FU_result[3][1].CLK
clk => R_VR2FU_result[4][0].CLK
clk => R_VR2FU_result[4][1].CLK
clk => R_VR2FU_result[5][0].CLK
clk => R_VR2FU_result[5][1].CLK
clk => R_VR2FU_result[6][0].CLK
clk => R_VR2FU_result[6][1].CLK
clk => R_VR2FU_result[7][0].CLK
clk => R_VR2FU_result[7][1].CLK
clk => R_VR2FU_result[8][0].CLK
clk => R_VR2FU_result[8][1].CLK
clk => R_VR2FU_result[9][0].CLK
clk => R_VR2FU_result[9][1].CLK
clk => R_VR2FU_result[10][0].CLK
clk => R_VR2FU_result[10][1].CLK
clk => R_VR2FU_result[11][0].CLK
clk => R_VR2FU_result[11][1].CLK
clk => R_VR2FU_result[12][0].CLK
clk => R_VR2FU_result[12][1].CLK
clk => R_VR2FU_result[13][0].CLK
clk => R_VR2FU_result[13][1].CLK
clk => R_VR2FU_result[14][0].CLK
clk => R_VR2FU_result[14][1].CLK
clk => R_VR2FU_result[15][0].CLK
clk => R_VR2FU_result[15][1].CLK
clk => R_FU2VR_arg2[0][0].CLK
clk => R_FU2VR_arg2[0][1].CLK
clk => R_FU2VR_arg2[0][2].CLK
clk => R_FU2VR_arg2[0][3].CLK
clk => R_FU2VR_arg2[1][0].CLK
clk => R_FU2VR_arg2[1][1].CLK
clk => R_FU2VR_arg2[1][2].CLK
clk => R_FU2VR_arg2[1][3].CLK
clk => R_FU2VR_arg2[2][0].CLK
clk => R_FU2VR_arg2[2][1].CLK
clk => R_FU2VR_arg2[2][2].CLK
clk => R_FU2VR_arg2[2][3].CLK
clk => R_FU2VR_arg1[0][0].CLK
clk => R_FU2VR_arg1[0][1].CLK
clk => R_FU2VR_arg1[0][2].CLK
clk => R_FU2VR_arg1[0][3].CLK
clk => R_FU2VR_arg1[1][0].CLK
clk => R_FU2VR_arg1[1][1].CLK
clk => R_FU2VR_arg1[1][2].CLK
clk => R_FU2VR_arg1[1][3].CLK
clk => R_FU2VR_arg1[2][0].CLK
clk => R_FU2VR_arg1[2][1].CLK
clk => R_FU2VR_arg1[2][2].CLK
clk => R_FU2VR_arg1[2][3].CLK
clk => R_FU2VR_arg1[3][0].CLK
clk => R_FU2VR_arg1[3][1].CLK
clk => R_FU2VR_arg1[3][2].CLK
clk => R_FU2VR_arg1[3][3].CLK
clk => R_fpu_addsub_mode[0].CLK
clk => R_VR_increment_delay_start[0][0].CLK
clk => R_VR_increment_delay_start[0][1].CLK
clk => R_VR_increment_delay_start[0][2].CLK
clk => R_VR_increment_delay_start[0][3].CLK
clk => R_VR_increment_delay_start[0][4].CLK
clk => R_VR_increment_delay_start[1][0].CLK
clk => R_VR_increment_delay_start[1][1].CLK
clk => R_VR_increment_delay_start[1][2].CLK
clk => R_VR_increment_delay_start[1][3].CLK
clk => R_VR_increment_delay_start[1][4].CLK
clk => R_VR_increment_delay_start[2][0].CLK
clk => R_VR_increment_delay_start[2][1].CLK
clk => R_VR_increment_delay_start[2][2].CLK
clk => R_VR_increment_delay_start[2][3].CLK
clk => R_VR_increment_delay_start[2][4].CLK
clk => R_VR_increment_delay_start[3][0].CLK
clk => R_VR_increment_delay_start[3][1].CLK
clk => R_VR_increment_delay_start[3][2].CLK
clk => R_VR_increment_delay_start[3][3].CLK
clk => R_VR_increment_delay_start[3][4].CLK
clk => R_VR_increment_delay_start[4][0].CLK
clk => R_VR_increment_delay_start[4][1].CLK
clk => R_VR_increment_delay_start[4][2].CLK
clk => R_VR_increment_delay_start[4][3].CLK
clk => R_VR_increment_delay_start[4][4].CLK
clk => R_VR_increment_delay_start[5][0].CLK
clk => R_VR_increment_delay_start[5][1].CLK
clk => R_VR_increment_delay_start[5][2].CLK
clk => R_VR_increment_delay_start[5][3].CLK
clk => R_VR_increment_delay_start[5][4].CLK
clk => R_VR_increment_delay_start[6][0].CLK
clk => R_VR_increment_delay_start[6][1].CLK
clk => R_VR_increment_delay_start[6][2].CLK
clk => R_VR_increment_delay_start[6][3].CLK
clk => R_VR_increment_delay_start[6][4].CLK
clk => R_VR_increment_delay_start[7][0].CLK
clk => R_VR_increment_delay_start[7][1].CLK
clk => R_VR_increment_delay_start[7][2].CLK
clk => R_VR_increment_delay_start[7][3].CLK
clk => R_VR_increment_delay_start[7][4].CLK
clk => R_VR_increment_delay_start[8][0].CLK
clk => R_VR_increment_delay_start[8][1].CLK
clk => R_VR_increment_delay_start[8][2].CLK
clk => R_VR_increment_delay_start[8][3].CLK
clk => R_VR_increment_delay_start[8][4].CLK
clk => R_VR_increment_delay_start[9][0].CLK
clk => R_VR_increment_delay_start[9][1].CLK
clk => R_VR_increment_delay_start[9][2].CLK
clk => R_VR_increment_delay_start[9][3].CLK
clk => R_VR_increment_delay_start[9][4].CLK
clk => R_VR_increment_delay_start[10][0].CLK
clk => R_VR_increment_delay_start[10][1].CLK
clk => R_VR_increment_delay_start[10][2].CLK
clk => R_VR_increment_delay_start[10][3].CLK
clk => R_VR_increment_delay_start[10][4].CLK
clk => R_VR_increment_delay_start[11][0].CLK
clk => R_VR_increment_delay_start[11][1].CLK
clk => R_VR_increment_delay_start[11][2].CLK
clk => R_VR_increment_delay_start[11][3].CLK
clk => R_VR_increment_delay_start[11][4].CLK
clk => R_VR_increment_delay_start[12][0].CLK
clk => R_VR_increment_delay_start[12][1].CLK
clk => R_VR_increment_delay_start[12][2].CLK
clk => R_VR_increment_delay_start[12][3].CLK
clk => R_VR_increment_delay_start[12][4].CLK
clk => R_VR_increment_delay_start[13][0].CLK
clk => R_VR_increment_delay_start[13][1].CLK
clk => R_VR_increment_delay_start[13][2].CLK
clk => R_VR_increment_delay_start[13][3].CLK
clk => R_VR_increment_delay_start[13][4].CLK
clk => R_VR_increment_delay_start[14][0].CLK
clk => R_VR_increment_delay_start[14][1].CLK
clk => R_VR_increment_delay_start[14][2].CLK
clk => R_VR_increment_delay_start[14][3].CLK
clk => R_VR_increment_delay_start[14][4].CLK
clk => R_VR_increment_delay_start[15][0].CLK
clk => R_VR_increment_delay_start[15][1].CLK
clk => R_VR_increment_delay_start[15][2].CLK
clk => R_VR_increment_delay_start[15][3].CLK
clk => R_VR_increment_delay_start[15][4].CLK
clk => R_VR_index_reset[0].CLK
clk => R_VR_index_reset[1].CLK
clk => R_VR_index_reset[2].CLK
clk => R_VR_index_reset[3].CLK
clk => R_VR_index_reset[4].CLK
clk => R_VR_index_reset[5].CLK
clk => R_VR_index_reset[6].CLK
clk => R_VR_index_reset[7].CLK
clk => R_VR_index_reset[8].CLK
clk => R_VR_index_reset[9].CLK
clk => R_VR_index_reset[10].CLK
clk => R_VR_index_reset[11].CLK
clk => R_VR_index_reset[12].CLK
clk => R_VR_index_reset[13].CLK
clk => R_VR_index_reset[14].CLK
clk => R_VR_index_reset[15].CLK
clk => R_VR_io_flowcontrol[0].CLK
clk => R_VR_io_flowcontrol[1].CLK
clk => R_VR_io_flowcontrol[2].CLK
clk => R_VR_io_flowcontrol[3].CLK
clk => R_VR_io_flowcontrol[4].CLK
clk => R_VR_io_flowcontrol[5].CLK
clk => R_VR_io_flowcontrol[6].CLK
clk => R_VR_io_flowcontrol[7].CLK
clk => R_VR_io_flowcontrol[8].CLK
clk => R_VR_io_flowcontrol[9].CLK
clk => R_VR_io_flowcontrol[10].CLK
clk => R_VR_io_flowcontrol[11].CLK
clk => R_VR_io_flowcontrol[12].CLK
clk => R_VR_io_flowcontrol[13].CLK
clk => R_VR_io_flowcontrol[14].CLK
clk => R_VR_io_flowcontrol[15].CLK
clk => R_io_store_mode.CLK
clk => R_io_request.CLK
clk => R_VR_addr_stop[0][0].CLK
clk => R_VR_addr_stop[0][1].CLK
clk => R_VR_addr_stop[0][2].CLK
clk => R_VR_addr_stop[0][3].CLK
clk => R_VR_addr_stop[0][4].CLK
clk => R_VR_addr_stop[0][5].CLK
clk => R_VR_addr_stop[0][6].CLK
clk => R_VR_addr_stop[0][7].CLK
clk => R_VR_addr_stop[0][8].CLK
clk => R_VR_addr_stop[0][9].CLK
clk => R_VR_addr_stop[0][10].CLK
clk => R_VR_addr_stop[1][0].CLK
clk => R_VR_addr_stop[1][1].CLK
clk => R_VR_addr_stop[1][2].CLK
clk => R_VR_addr_stop[1][3].CLK
clk => R_VR_addr_stop[1][4].CLK
clk => R_VR_addr_stop[1][5].CLK
clk => R_VR_addr_stop[1][6].CLK
clk => R_VR_addr_stop[1][7].CLK
clk => R_VR_addr_stop[1][8].CLK
clk => R_VR_addr_stop[1][9].CLK
clk => R_VR_addr_stop[1][10].CLK
clk => R_VR_addr_stop[2][0].CLK
clk => R_VR_addr_stop[2][1].CLK
clk => R_VR_addr_stop[2][2].CLK
clk => R_VR_addr_stop[2][3].CLK
clk => R_VR_addr_stop[2][4].CLK
clk => R_VR_addr_stop[2][5].CLK
clk => R_VR_addr_stop[2][6].CLK
clk => R_VR_addr_stop[2][7].CLK
clk => R_VR_addr_stop[2][8].CLK
clk => R_VR_addr_stop[2][9].CLK
clk => R_VR_addr_stop[2][10].CLK
clk => R_VR_addr_stop[3][0].CLK
clk => R_VR_addr_stop[3][1].CLK
clk => R_VR_addr_stop[3][2].CLK
clk => R_VR_addr_stop[3][3].CLK
clk => R_VR_addr_stop[3][4].CLK
clk => R_VR_addr_stop[3][5].CLK
clk => R_VR_addr_stop[3][6].CLK
clk => R_VR_addr_stop[3][7].CLK
clk => R_VR_addr_stop[3][8].CLK
clk => R_VR_addr_stop[3][9].CLK
clk => R_VR_addr_stop[3][10].CLK
clk => R_VR_addr_stop[4][0].CLK
clk => R_VR_addr_stop[4][1].CLK
clk => R_VR_addr_stop[4][2].CLK
clk => R_VR_addr_stop[4][3].CLK
clk => R_VR_addr_stop[4][4].CLK
clk => R_VR_addr_stop[4][5].CLK
clk => R_VR_addr_stop[4][6].CLK
clk => R_VR_addr_stop[4][7].CLK
clk => R_VR_addr_stop[4][8].CLK
clk => R_VR_addr_stop[4][9].CLK
clk => R_VR_addr_stop[4][10].CLK
clk => R_VR_addr_stop[5][0].CLK
clk => R_VR_addr_stop[5][1].CLK
clk => R_VR_addr_stop[5][2].CLK
clk => R_VR_addr_stop[5][3].CLK
clk => R_VR_addr_stop[5][4].CLK
clk => R_VR_addr_stop[5][5].CLK
clk => R_VR_addr_stop[5][6].CLK
clk => R_VR_addr_stop[5][7].CLK
clk => R_VR_addr_stop[5][8].CLK
clk => R_VR_addr_stop[5][9].CLK
clk => R_VR_addr_stop[5][10].CLK
clk => R_VR_addr_stop[6][0].CLK
clk => R_VR_addr_stop[6][1].CLK
clk => R_VR_addr_stop[6][2].CLK
clk => R_VR_addr_stop[6][3].CLK
clk => R_VR_addr_stop[6][4].CLK
clk => R_VR_addr_stop[6][5].CLK
clk => R_VR_addr_stop[6][6].CLK
clk => R_VR_addr_stop[6][7].CLK
clk => R_VR_addr_stop[6][8].CLK
clk => R_VR_addr_stop[6][9].CLK
clk => R_VR_addr_stop[6][10].CLK
clk => R_VR_addr_stop[7][0].CLK
clk => R_VR_addr_stop[7][1].CLK
clk => R_VR_addr_stop[7][2].CLK
clk => R_VR_addr_stop[7][3].CLK
clk => R_VR_addr_stop[7][4].CLK
clk => R_VR_addr_stop[7][5].CLK
clk => R_VR_addr_stop[7][6].CLK
clk => R_VR_addr_stop[7][7].CLK
clk => R_VR_addr_stop[7][8].CLK
clk => R_VR_addr_stop[7][9].CLK
clk => R_VR_addr_stop[7][10].CLK
clk => R_VR_addr_stop[8][0].CLK
clk => R_VR_addr_stop[8][1].CLK
clk => R_VR_addr_stop[8][2].CLK
clk => R_VR_addr_stop[8][3].CLK
clk => R_VR_addr_stop[8][4].CLK
clk => R_VR_addr_stop[8][5].CLK
clk => R_VR_addr_stop[8][6].CLK
clk => R_VR_addr_stop[8][7].CLK
clk => R_VR_addr_stop[8][8].CLK
clk => R_VR_addr_stop[8][9].CLK
clk => R_VR_addr_stop[8][10].CLK
clk => R_VR_addr_stop[9][0].CLK
clk => R_VR_addr_stop[9][1].CLK
clk => R_VR_addr_stop[9][2].CLK
clk => R_VR_addr_stop[9][3].CLK
clk => R_VR_addr_stop[9][4].CLK
clk => R_VR_addr_stop[9][5].CLK
clk => R_VR_addr_stop[9][6].CLK
clk => R_VR_addr_stop[9][7].CLK
clk => R_VR_addr_stop[9][8].CLK
clk => R_VR_addr_stop[9][9].CLK
clk => R_VR_addr_stop[9][10].CLK
clk => R_VR_addr_stop[10][0].CLK
clk => R_VR_addr_stop[10][1].CLK
clk => R_VR_addr_stop[10][2].CLK
clk => R_VR_addr_stop[10][3].CLK
clk => R_VR_addr_stop[10][4].CLK
clk => R_VR_addr_stop[10][5].CLK
clk => R_VR_addr_stop[10][6].CLK
clk => R_VR_addr_stop[10][7].CLK
clk => R_VR_addr_stop[10][8].CLK
clk => R_VR_addr_stop[10][9].CLK
clk => R_VR_addr_stop[10][10].CLK
clk => R_VR_addr_stop[11][0].CLK
clk => R_VR_addr_stop[11][1].CLK
clk => R_VR_addr_stop[11][2].CLK
clk => R_VR_addr_stop[11][3].CLK
clk => R_VR_addr_stop[11][4].CLK
clk => R_VR_addr_stop[11][5].CLK
clk => R_VR_addr_stop[11][6].CLK
clk => R_VR_addr_stop[11][7].CLK
clk => R_VR_addr_stop[11][8].CLK
clk => R_VR_addr_stop[11][9].CLK
clk => R_VR_addr_stop[11][10].CLK
clk => R_VR_addr_stop[12][0].CLK
clk => R_VR_addr_stop[12][1].CLK
clk => R_VR_addr_stop[12][2].CLK
clk => R_VR_addr_stop[12][3].CLK
clk => R_VR_addr_stop[12][4].CLK
clk => R_VR_addr_stop[12][5].CLK
clk => R_VR_addr_stop[12][6].CLK
clk => R_VR_addr_stop[12][7].CLK
clk => R_VR_addr_stop[12][8].CLK
clk => R_VR_addr_stop[12][9].CLK
clk => R_VR_addr_stop[12][10].CLK
clk => R_VR_addr_stop[13][0].CLK
clk => R_VR_addr_stop[13][1].CLK
clk => R_VR_addr_stop[13][2].CLK
clk => R_VR_addr_stop[13][3].CLK
clk => R_VR_addr_stop[13][4].CLK
clk => R_VR_addr_stop[13][5].CLK
clk => R_VR_addr_stop[13][6].CLK
clk => R_VR_addr_stop[13][7].CLK
clk => R_VR_addr_stop[13][8].CLK
clk => R_VR_addr_stop[13][9].CLK
clk => R_VR_addr_stop[13][10].CLK
clk => R_VR_addr_stop[14][0].CLK
clk => R_VR_addr_stop[14][1].CLK
clk => R_VR_addr_stop[14][2].CLK
clk => R_VR_addr_stop[14][3].CLK
clk => R_VR_addr_stop[14][4].CLK
clk => R_VR_addr_stop[14][5].CLK
clk => R_VR_addr_stop[14][6].CLK
clk => R_VR_addr_stop[14][7].CLK
clk => R_VR_addr_stop[14][8].CLK
clk => R_VR_addr_stop[14][9].CLK
clk => R_VR_addr_stop[14][10].CLK
clk => R_VR_addr_stop[15][0].CLK
clk => R_VR_addr_stop[15][1].CLK
clk => R_VR_addr_stop[15][2].CLK
clk => R_VR_addr_stop[15][3].CLK
clk => R_VR_addr_stop[15][4].CLK
clk => R_VR_addr_stop[15][5].CLK
clk => R_VR_addr_stop[15][6].CLK
clk => R_VR_addr_stop[15][7].CLK
clk => R_VR_addr_stop[15][8].CLK
clk => R_VR_addr_stop[15][9].CLK
clk => R_VR_addr_stop[15][10].CLK
clk => R_VR_addr_start[0][0].CLK
clk => R_VR_addr_start[0][1].CLK
clk => R_VR_addr_start[0][2].CLK
clk => R_VR_addr_start[0][3].CLK
clk => R_VR_addr_start[0][4].CLK
clk => R_VR_addr_start[0][5].CLK
clk => R_VR_addr_start[0][6].CLK
clk => R_VR_addr_start[0][7].CLK
clk => R_VR_addr_start[0][8].CLK
clk => R_VR_addr_start[0][9].CLK
clk => R_VR_addr_start[0][10].CLK
clk => R_VR_addr_start[1][0].CLK
clk => R_VR_addr_start[1][1].CLK
clk => R_VR_addr_start[1][2].CLK
clk => R_VR_addr_start[1][3].CLK
clk => R_VR_addr_start[1][4].CLK
clk => R_VR_addr_start[1][5].CLK
clk => R_VR_addr_start[1][6].CLK
clk => R_VR_addr_start[1][7].CLK
clk => R_VR_addr_start[1][8].CLK
clk => R_VR_addr_start[1][9].CLK
clk => R_VR_addr_start[1][10].CLK
clk => R_VR_addr_start[2][0].CLK
clk => R_VR_addr_start[2][1].CLK
clk => R_VR_addr_start[2][2].CLK
clk => R_VR_addr_start[2][3].CLK
clk => R_VR_addr_start[2][4].CLK
clk => R_VR_addr_start[2][5].CLK
clk => R_VR_addr_start[2][6].CLK
clk => R_VR_addr_start[2][7].CLK
clk => R_VR_addr_start[2][8].CLK
clk => R_VR_addr_start[2][9].CLK
clk => R_VR_addr_start[2][10].CLK
clk => R_VR_addr_start[3][0].CLK
clk => R_VR_addr_start[3][1].CLK
clk => R_VR_addr_start[3][2].CLK
clk => R_VR_addr_start[3][3].CLK
clk => R_VR_addr_start[3][4].CLK
clk => R_VR_addr_start[3][5].CLK
clk => R_VR_addr_start[3][6].CLK
clk => R_VR_addr_start[3][7].CLK
clk => R_VR_addr_start[3][8].CLK
clk => R_VR_addr_start[3][9].CLK
clk => R_VR_addr_start[3][10].CLK
clk => R_VR_addr_start[4][0].CLK
clk => R_VR_addr_start[4][1].CLK
clk => R_VR_addr_start[4][2].CLK
clk => R_VR_addr_start[4][3].CLK
clk => R_VR_addr_start[4][4].CLK
clk => R_VR_addr_start[4][5].CLK
clk => R_VR_addr_start[4][6].CLK
clk => R_VR_addr_start[4][7].CLK
clk => R_VR_addr_start[4][8].CLK
clk => R_VR_addr_start[4][9].CLK
clk => R_VR_addr_start[4][10].CLK
clk => R_VR_addr_start[5][0].CLK
clk => R_VR_addr_start[5][1].CLK
clk => R_VR_addr_start[5][2].CLK
clk => R_VR_addr_start[5][3].CLK
clk => R_VR_addr_start[5][4].CLK
clk => R_VR_addr_start[5][5].CLK
clk => R_VR_addr_start[5][6].CLK
clk => R_VR_addr_start[5][7].CLK
clk => R_VR_addr_start[5][8].CLK
clk => R_VR_addr_start[5][9].CLK
clk => R_VR_addr_start[5][10].CLK
clk => R_VR_addr_start[6][0].CLK
clk => R_VR_addr_start[6][1].CLK
clk => R_VR_addr_start[6][2].CLK
clk => R_VR_addr_start[6][3].CLK
clk => R_VR_addr_start[6][4].CLK
clk => R_VR_addr_start[6][5].CLK
clk => R_VR_addr_start[6][6].CLK
clk => R_VR_addr_start[6][7].CLK
clk => R_VR_addr_start[6][8].CLK
clk => R_VR_addr_start[6][9].CLK
clk => R_VR_addr_start[6][10].CLK
clk => R_VR_addr_start[7][0].CLK
clk => R_VR_addr_start[7][1].CLK
clk => R_VR_addr_start[7][2].CLK
clk => R_VR_addr_start[7][3].CLK
clk => R_VR_addr_start[7][4].CLK
clk => R_VR_addr_start[7][5].CLK
clk => R_VR_addr_start[7][6].CLK
clk => R_VR_addr_start[7][7].CLK
clk => R_VR_addr_start[7][8].CLK
clk => R_VR_addr_start[7][9].CLK
clk => R_VR_addr_start[7][10].CLK
clk => R_VR_addr_start[8][0].CLK
clk => R_VR_addr_start[8][1].CLK
clk => R_VR_addr_start[8][2].CLK
clk => R_VR_addr_start[8][3].CLK
clk => R_VR_addr_start[8][4].CLK
clk => R_VR_addr_start[8][5].CLK
clk => R_VR_addr_start[8][6].CLK
clk => R_VR_addr_start[8][7].CLK
clk => R_VR_addr_start[8][8].CLK
clk => R_VR_addr_start[8][9].CLK
clk => R_VR_addr_start[8][10].CLK
clk => R_VR_addr_start[9][0].CLK
clk => R_VR_addr_start[9][1].CLK
clk => R_VR_addr_start[9][2].CLK
clk => R_VR_addr_start[9][3].CLK
clk => R_VR_addr_start[9][4].CLK
clk => R_VR_addr_start[9][5].CLK
clk => R_VR_addr_start[9][6].CLK
clk => R_VR_addr_start[9][7].CLK
clk => R_VR_addr_start[9][8].CLK
clk => R_VR_addr_start[9][9].CLK
clk => R_VR_addr_start[9][10].CLK
clk => R_VR_addr_start[10][0].CLK
clk => R_VR_addr_start[10][1].CLK
clk => R_VR_addr_start[10][2].CLK
clk => R_VR_addr_start[10][3].CLK
clk => R_VR_addr_start[10][4].CLK
clk => R_VR_addr_start[10][5].CLK
clk => R_VR_addr_start[10][6].CLK
clk => R_VR_addr_start[10][7].CLK
clk => R_VR_addr_start[10][8].CLK
clk => R_VR_addr_start[10][9].CLK
clk => R_VR_addr_start[10][10].CLK
clk => R_VR_addr_start[11][0].CLK
clk => R_VR_addr_start[11][1].CLK
clk => R_VR_addr_start[11][2].CLK
clk => R_VR_addr_start[11][3].CLK
clk => R_VR_addr_start[11][4].CLK
clk => R_VR_addr_start[11][5].CLK
clk => R_VR_addr_start[11][6].CLK
clk => R_VR_addr_start[11][7].CLK
clk => R_VR_addr_start[11][8].CLK
clk => R_VR_addr_start[11][9].CLK
clk => R_VR_addr_start[11][10].CLK
clk => R_VR_addr_start[12][0].CLK
clk => R_VR_addr_start[12][1].CLK
clk => R_VR_addr_start[12][2].CLK
clk => R_VR_addr_start[12][3].CLK
clk => R_VR_addr_start[12][4].CLK
clk => R_VR_addr_start[12][5].CLK
clk => R_VR_addr_start[12][6].CLK
clk => R_VR_addr_start[12][7].CLK
clk => R_VR_addr_start[12][8].CLK
clk => R_VR_addr_start[12][9].CLK
clk => R_VR_addr_start[12][10].CLK
clk => R_VR_addr_start[13][0].CLK
clk => R_VR_addr_start[13][1].CLK
clk => R_VR_addr_start[13][2].CLK
clk => R_VR_addr_start[13][3].CLK
clk => R_VR_addr_start[13][4].CLK
clk => R_VR_addr_start[13][5].CLK
clk => R_VR_addr_start[13][6].CLK
clk => R_VR_addr_start[13][7].CLK
clk => R_VR_addr_start[13][8].CLK
clk => R_VR_addr_start[13][9].CLK
clk => R_VR_addr_start[13][10].CLK
clk => R_VR_addr_start[14][0].CLK
clk => R_VR_addr_start[14][1].CLK
clk => R_VR_addr_start[14][2].CLK
clk => R_VR_addr_start[14][3].CLK
clk => R_VR_addr_start[14][4].CLK
clk => R_VR_addr_start[14][5].CLK
clk => R_VR_addr_start[14][6].CLK
clk => R_VR_addr_start[14][7].CLK
clk => R_VR_addr_start[14][8].CLK
clk => R_VR_addr_start[14][9].CLK
clk => R_VR_addr_start[14][10].CLK
clk => R_VR_addr_start[15][0].CLK
clk => R_VR_addr_start[15][1].CLK
clk => R_VR_addr_start[15][2].CLK
clk => R_VR_addr_start[15][3].CLK
clk => R_VR_addr_start[15][4].CLK
clk => R_VR_addr_start[15][5].CLK
clk => R_VR_addr_start[15][6].CLK
clk => R_VR_addr_start[15][7].CLK
clk => R_VR_addr_start[15][8].CLK
clk => R_VR_addr_start[15][9].CLK
clk => R_VR_addr_start[15][10].CLK
clk => R_io_done[0].CLK
clk => R_io_done[1].CLK
clk => R_VR_write_prev_cycle[0].CLK
clk => R_VR_write_prev_cycle[1].CLK
clk => R_VR_write_prev_cycle[2].CLK
clk => R_VR_write_prev_cycle[3].CLK
clk => R_VR_write_prev_cycle[4].CLK
clk => R_VR_write_prev_cycle[5].CLK
clk => R_VR_write_prev_cycle[6].CLK
clk => R_VR_write_prev_cycle[7].CLK
clk => R_VR_write_prev_cycle[8].CLK
clk => R_VR_write_prev_cycle[9].CLK
clk => R_VR_write_prev_cycle[10].CLK
clk => R_VR_write_prev_cycle[11].CLK
clk => R_VR_write_prev_cycle[12].CLK
clk => R_VR_write_prev_cycle[13].CLK
clk => R_VR_write_prev_cycle[14].CLK
clk => R_VR_write_prev_cycle[15].CLK
clk => R[0][24].CLK
clk => R[0][25].CLK
clk => R[0][26].CLK
clk => R[0][27].CLK
clk => R[0][28].CLK
clk => R[0][29].CLK
clk => R[0][30].CLK
clk => R[0][31].CLK
clk => R[1][24].CLK
clk => R[1][25].CLK
clk => R[1][26].CLK
clk => R[1][27].CLK
clk => R[1][28].CLK
clk => R[1][29].CLK
clk => R[1][30].CLK
clk => R[1][31].CLK
clk => R[2][24].CLK
clk => R[2][25].CLK
clk => R[2][26].CLK
clk => R[2][27].CLK
clk => R[2][28].CLK
clk => R[2][29].CLK
clk => R[2][30].CLK
clk => R[2][31].CLK
clk => R[3][24].CLK
clk => R[3][25].CLK
clk => R[3][26].CLK
clk => R[3][27].CLK
clk => R[3][28].CLK
clk => R[3][29].CLK
clk => R[3][30].CLK
clk => R[3][31].CLK
clk => R[0][16].CLK
clk => R[0][17].CLK
clk => R[0][18].CLK
clk => R[0][19].CLK
clk => R[0][20].CLK
clk => R[0][21].CLK
clk => R[0][22].CLK
clk => R[0][23].CLK
clk => R[1][16].CLK
clk => R[1][17].CLK
clk => R[1][18].CLK
clk => R[1][19].CLK
clk => R[1][20].CLK
clk => R[1][21].CLK
clk => R[1][22].CLK
clk => R[1][23].CLK
clk => R[2][16].CLK
clk => R[2][17].CLK
clk => R[2][18].CLK
clk => R[2][19].CLK
clk => R[2][20].CLK
clk => R[2][21].CLK
clk => R[2][22].CLK
clk => R[2][23].CLK
clk => R[3][16].CLK
clk => R[3][17].CLK
clk => R[3][18].CLK
clk => R[3][19].CLK
clk => R[3][20].CLK
clk => R[3][21].CLK
clk => R[3][22].CLK
clk => R[3][23].CLK
clk => R[0][8].CLK
clk => R[0][9].CLK
clk => R[0][10].CLK
clk => R[0][11].CLK
clk => R[0][12].CLK
clk => R[0][13].CLK
clk => R[0][14].CLK
clk => R[0][15].CLK
clk => R[1][8].CLK
clk => R[1][9].CLK
clk => R[1][10].CLK
clk => R[1][11].CLK
clk => R[1][12].CLK
clk => R[1][13].CLK
clk => R[1][14].CLK
clk => R[1][15].CLK
clk => R[2][8].CLK
clk => R[2][9].CLK
clk => R[2][10].CLK
clk => R[2][11].CLK
clk => R[2][12].CLK
clk => R[2][13].CLK
clk => R[2][14].CLK
clk => R[2][15].CLK
clk => R[3][8].CLK
clk => R[3][9].CLK
clk => R[3][10].CLK
clk => R[3][11].CLK
clk => R[3][12].CLK
clk => R[3][13].CLK
clk => R[3][14].CLK
clk => R[3][15].CLK
clk => R[0][0].CLK
clk => R[0][1].CLK
clk => R[0][2].CLK
clk => R[0][3].CLK
clk => R[0][4].CLK
clk => R[0][5].CLK
clk => R[0][6].CLK
clk => R[0][7].CLK
clk => R[1][0].CLK
clk => R[1][1].CLK
clk => R[1][2].CLK
clk => R[1][3].CLK
clk => R[1][4].CLK
clk => R[1][5].CLK
clk => R[1][6].CLK
clk => R[1][7].CLK
clk => R[2][0].CLK
clk => R[2][1].CLK
clk => R[2][2].CLK
clk => R[2][3].CLK
clk => R[2][4].CLK
clk => R[2][5].CLK
clk => R[2][6].CLK
clk => R[2][7].CLK
clk => R[3][0].CLK
clk => R[3][1].CLK
clk => R[3][2].CLK
clk => R[3][3].CLK
clk => R[3][4].CLK
clk => R[3][5].CLK
clk => R[3][6].CLK
clk => R[3][7].CLK
clk => fpmul:G_fpu_multiply:I_fpu_multiply.clk
clk => float_divide_goldschmidt:G_fpu_divide:I_fpu_divide.clk
clk => bram_true2p_1clk:G_vector_registers:0:vector_bram.clk
clk => bram_true2p_1clk:G_vector_registers:1:vector_bram.clk
clk => bram_true2p_1clk:G_vector_registers:2:vector_bram.clk
clk => bram_true2p_1clk:G_vector_registers:3:vector_bram.clk
clk => bram_true2p_1clk:G_vector_registers:4:vector_bram.clk
clk => bram_true2p_1clk:G_vector_registers:5:vector_bram.clk
clk => bram_true2p_1clk:G_vector_registers:6:vector_bram.clk
clk => bram_true2p_1clk:G_vector_registers:7:vector_bram.clk
bus_write => process_0.IN1
bus_write => process_1.IN1
bus_write => process_2.IN1
bus_write => process_3.IN1
bus_write => process_1.IN1
addr[0] => Mux0.IN1
addr[0] => Mux1.IN1
addr[0] => Mux2.IN1
addr[0] => Mux3.IN1
addr[0] => Mux4.IN1
addr[0] => Mux5.IN1
addr[0] => Mux6.IN1
addr[0] => Mux7.IN1
addr[0] => Mux8.IN1
addr[0] => Mux9.IN1
addr[0] => Mux10.IN1
addr[0] => Mux11.IN1
addr[0] => Mux12.IN1
addr[0] => Mux13.IN1
addr[0] => Mux14.IN1
addr[0] => Mux15.IN1
addr[0] => Mux16.IN1
addr[0] => Mux17.IN1
addr[0] => Mux18.IN1
addr[0] => Mux19.IN1
addr[0] => Mux20.IN1
addr[0] => Mux21.IN1
addr[0] => Mux22.IN1
addr[0] => Mux23.IN1
addr[0] => Mux24.IN1
addr[0] => Mux25.IN1
addr[0] => Mux26.IN1
addr[0] => Mux27.IN1
addr[0] => Mux28.IN1
addr[0] => Mux29.IN1
addr[0] => Mux30.IN1
addr[0] => Mux31.IN1
addr[0] => Mux32.IN10
addr[0] => Mux33.IN10
addr[0] => Mux34.IN10
addr[0] => Mux35.IN10
addr[0] => Mux36.IN10
addr[0] => Mux37.IN10
addr[0] => Mux38.IN10
addr[0] => Mux39.IN10
addr[0] => Mux40.IN10
addr[0] => Mux41.IN10
addr[0] => Mux42.IN10
addr[0] => Mux43.IN10
addr[0] => Mux44.IN10
addr[0] => Mux45.IN10
addr[0] => Mux46.IN10
addr[0] => Mux47.IN10
addr[0] => Mux48.IN10
addr[0] => Mux49.IN10
addr[0] => Mux50.IN10
addr[0] => Mux51.IN10
addr[0] => Mux52.IN10
addr[0] => Mux53.IN10
addr[0] => Mux54.IN10
addr[0] => Mux55.IN10
addr[0] => Mux56.IN10
addr[0] => Mux57.IN10
addr[0] => Mux58.IN10
addr[0] => Mux59.IN10
addr[0] => Mux60.IN10
addr[0] => Mux61.IN10
addr[0] => Mux62.IN10
addr[0] => Mux63.IN10
addr[0] => LessThan0.IN6
addr[0] => Decoder0.IN1
addr[0] => Equal0.IN2
addr[0] => Equal3.IN1
addr[1] => Mux0.IN0
addr[1] => Mux1.IN0
addr[1] => Mux2.IN0
addr[1] => Mux3.IN0
addr[1] => Mux4.IN0
addr[1] => Mux5.IN0
addr[1] => Mux6.IN0
addr[1] => Mux7.IN0
addr[1] => Mux8.IN0
addr[1] => Mux9.IN0
addr[1] => Mux10.IN0
addr[1] => Mux11.IN0
addr[1] => Mux12.IN0
addr[1] => Mux13.IN0
addr[1] => Mux14.IN0
addr[1] => Mux15.IN0
addr[1] => Mux16.IN0
addr[1] => Mux17.IN0
addr[1] => Mux18.IN0
addr[1] => Mux19.IN0
addr[1] => Mux20.IN0
addr[1] => Mux21.IN0
addr[1] => Mux22.IN0
addr[1] => Mux23.IN0
addr[1] => Mux24.IN0
addr[1] => Mux25.IN0
addr[1] => Mux26.IN0
addr[1] => Mux27.IN0
addr[1] => Mux28.IN0
addr[1] => Mux29.IN0
addr[1] => Mux30.IN0
addr[1] => Mux31.IN0
addr[1] => Mux32.IN9
addr[1] => Mux33.IN9
addr[1] => Mux34.IN9
addr[1] => Mux35.IN9
addr[1] => Mux36.IN9
addr[1] => Mux37.IN9
addr[1] => Mux38.IN9
addr[1] => Mux39.IN9
addr[1] => Mux40.IN9
addr[1] => Mux41.IN9
addr[1] => Mux42.IN9
addr[1] => Mux43.IN9
addr[1] => Mux44.IN9
addr[1] => Mux45.IN9
addr[1] => Mux46.IN9
addr[1] => Mux47.IN9
addr[1] => Mux48.IN9
addr[1] => Mux49.IN9
addr[1] => Mux50.IN9
addr[1] => Mux51.IN9
addr[1] => Mux52.IN9
addr[1] => Mux53.IN9
addr[1] => Mux54.IN9
addr[1] => Mux55.IN9
addr[1] => Mux56.IN9
addr[1] => Mux57.IN9
addr[1] => Mux58.IN9
addr[1] => Mux59.IN9
addr[1] => Mux60.IN9
addr[1] => Mux61.IN9
addr[1] => Mux62.IN9
addr[1] => Mux63.IN9
addr[1] => LessThan0.IN5
addr[1] => Decoder0.IN0
addr[1] => Equal0.IN1
addr[1] => Equal3.IN0
addr[2] => Mux32.IN8
addr[2] => Mux33.IN8
addr[2] => Mux34.IN8
addr[2] => Mux35.IN8
addr[2] => Mux36.IN8
addr[2] => Mux37.IN8
addr[2] => Mux38.IN8
addr[2] => Mux39.IN8
addr[2] => Mux40.IN8
addr[2] => Mux41.IN8
addr[2] => Mux42.IN8
addr[2] => Mux43.IN8
addr[2] => Mux44.IN8
addr[2] => Mux45.IN8
addr[2] => Mux46.IN8
addr[2] => Mux47.IN8
addr[2] => Mux48.IN8
addr[2] => Mux49.IN8
addr[2] => Mux50.IN8
addr[2] => Mux51.IN8
addr[2] => Mux52.IN8
addr[2] => Mux53.IN8
addr[2] => Mux54.IN8
addr[2] => Mux55.IN8
addr[2] => Mux56.IN8
addr[2] => Mux57.IN8
addr[2] => Mux58.IN8
addr[2] => Mux59.IN8
addr[2] => Mux60.IN8
addr[2] => Mux61.IN8
addr[2] => Mux62.IN8
addr[2] => Mux63.IN8
addr[2] => LessThan0.IN4
addr[2] => Equal0.IN0
addr[2] => Equal3.IN2
byte_sel[0] => process_0.IN1
byte_sel[0] => Equal2.IN7
byte_sel[1] => process_1.IN1
byte_sel[1] => Equal2.IN6
byte_sel[2] => process_2.IN1
byte_sel[2] => Equal2.IN5
byte_sel[3] => process_3.IN1
byte_sel[3] => Equal2.IN4
bus_in[0] => Decoder4.IN3
bus_in[0] => R.DATAB
bus_in[0] => R.DATAB
bus_in[0] => R.DATAB
bus_in[0] => R.DATAB
bus_in[0] => R.IN1
bus_in[1] => Decoder4.IN2
bus_in[1] => R.DATAB
bus_in[1] => R.DATAB
bus_in[1] => R.DATAB
bus_in[1] => R.DATAB
bus_in[1] => R.IN1
bus_in[2] => Decoder4.IN1
bus_in[2] => R.DATAB
bus_in[2] => R.DATAB
bus_in[2] => R.DATAB
bus_in[2] => R.DATAB
bus_in[2] => R.IN1
bus_in[3] => Decoder4.IN0
bus_in[3] => R.DATAB
bus_in[3] => R.DATAB
bus_in[3] => R.DATAB
bus_in[3] => R.DATAB
bus_in[3] => R.IN1
bus_in[4] => R_VR_addr_start.DATAB
bus_in[4] => R_VR_addr_start.DATAB
bus_in[4] => R_VR_addr_start.DATAB
bus_in[4] => R_VR_addr_start.DATAB
bus_in[4] => R_VR_addr_start.DATAB
bus_in[4] => R_VR_addr_start.DATAB
bus_in[4] => R_VR_addr_start.DATAB
bus_in[4] => R_VR_addr_start.DATAB
bus_in[4] => R_VR_addr_start.DATAB
bus_in[4] => R_VR_addr_start.DATAB
bus_in[4] => R_VR_addr_start.DATAB
bus_in[4] => R_VR_addr_start.DATAB
bus_in[4] => R_VR_addr_start.DATAB
bus_in[4] => R_VR_addr_start.DATAB
bus_in[4] => R_VR_addr_start.DATAB
bus_in[4] => R_VR_addr_start.DATAB
bus_in[4] => Decoder1.IN3
bus_in[4] => R_FU2VR_arg1.DATAB
bus_in[4] => R_FU2VR_arg1.DATAB
bus_in[4] => R_FU2VR_arg1.DATAB
bus_in[4] => R_FU2VR_arg1.DATAB
bus_in[4] => R.DATAB
bus_in[4] => R.DATAB
bus_in[4] => R.DATAB
bus_in[4] => R.DATAB
bus_in[4] => R.IN1
bus_in[5] => R_VR_addr_start.DATAB
bus_in[5] => R_VR_addr_start.DATAB
bus_in[5] => R_VR_addr_start.DATAB
bus_in[5] => R_VR_addr_start.DATAB
bus_in[5] => R_VR_addr_start.DATAB
bus_in[5] => R_VR_addr_start.DATAB
bus_in[5] => R_VR_addr_start.DATAB
bus_in[5] => R_VR_addr_start.DATAB
bus_in[5] => R_VR_addr_start.DATAB
bus_in[5] => R_VR_addr_start.DATAB
bus_in[5] => R_VR_addr_start.DATAB
bus_in[5] => R_VR_addr_start.DATAB
bus_in[5] => R_VR_addr_start.DATAB
bus_in[5] => R_VR_addr_start.DATAB
bus_in[5] => R_VR_addr_start.DATAB
bus_in[5] => R_VR_addr_start.DATAB
bus_in[5] => Decoder1.IN2
bus_in[5] => R_FU2VR_arg1.DATAB
bus_in[5] => R_FU2VR_arg1.DATAB
bus_in[5] => R_FU2VR_arg1.DATAB
bus_in[5] => R_FU2VR_arg1.DATAB
bus_in[5] => R.DATAB
bus_in[5] => R.DATAB
bus_in[5] => R.DATAB
bus_in[5] => R.DATAB
bus_in[5] => R.IN1
bus_in[6] => R_VR_addr_start.DATAB
bus_in[6] => R_VR_addr_start.DATAB
bus_in[6] => R_VR_addr_start.DATAB
bus_in[6] => R_VR_addr_start.DATAB
bus_in[6] => R_VR_addr_start.DATAB
bus_in[6] => R_VR_addr_start.DATAB
bus_in[6] => R_VR_addr_start.DATAB
bus_in[6] => R_VR_addr_start.DATAB
bus_in[6] => R_VR_addr_start.DATAB
bus_in[6] => R_VR_addr_start.DATAB
bus_in[6] => R_VR_addr_start.DATAB
bus_in[6] => R_VR_addr_start.DATAB
bus_in[6] => R_VR_addr_start.DATAB
bus_in[6] => R_VR_addr_start.DATAB
bus_in[6] => R_VR_addr_start.DATAB
bus_in[6] => R_VR_addr_start.DATAB
bus_in[6] => Decoder1.IN1
bus_in[6] => R_FU2VR_arg1.DATAB
bus_in[6] => R_FU2VR_arg1.DATAB
bus_in[6] => R_FU2VR_arg1.DATAB
bus_in[6] => R_FU2VR_arg1.DATAB
bus_in[6] => R.DATAB
bus_in[6] => R.DATAB
bus_in[6] => R.DATAB
bus_in[6] => R.DATAB
bus_in[6] => R.IN1
bus_in[7] => R_VR_addr_start.DATAB
bus_in[7] => R_VR_addr_start.DATAB
bus_in[7] => R_VR_addr_start.DATAB
bus_in[7] => R_VR_addr_start.DATAB
bus_in[7] => R_VR_addr_start.DATAB
bus_in[7] => R_VR_addr_start.DATAB
bus_in[7] => R_VR_addr_start.DATAB
bus_in[7] => R_VR_addr_start.DATAB
bus_in[7] => R_VR_addr_start.DATAB
bus_in[7] => R_VR_addr_start.DATAB
bus_in[7] => R_VR_addr_start.DATAB
bus_in[7] => R_VR_addr_start.DATAB
bus_in[7] => R_VR_addr_start.DATAB
bus_in[7] => R_VR_addr_start.DATAB
bus_in[7] => R_VR_addr_start.DATAB
bus_in[7] => R_VR_addr_start.DATAB
bus_in[7] => Decoder1.IN0
bus_in[7] => R_FU2VR_arg1.DATAB
bus_in[7] => R_FU2VR_arg1.DATAB
bus_in[7] => R_FU2VR_arg1.DATAB
bus_in[7] => R_FU2VR_arg1.DATAB
bus_in[7] => R.DATAB
bus_in[7] => R.DATAB
bus_in[7] => R.DATAB
bus_in[7] => R.DATAB
bus_in[7] => R.IN1
bus_in[8] => R_VR_addr_start.DATAB
bus_in[8] => R_VR_addr_start.DATAB
bus_in[8] => R_VR_addr_start.DATAB
bus_in[8] => R_VR_addr_start.DATAB
bus_in[8] => R_VR_addr_start.DATAB
bus_in[8] => R_VR_addr_start.DATAB
bus_in[8] => R_VR_addr_start.DATAB
bus_in[8] => R_VR_addr_start.DATAB
bus_in[8] => R_VR_addr_start.DATAB
bus_in[8] => R_VR_addr_start.DATAB
bus_in[8] => R_VR_addr_start.DATAB
bus_in[8] => R_VR_addr_start.DATAB
bus_in[8] => R_VR_addr_start.DATAB
bus_in[8] => R_VR_addr_start.DATAB
bus_in[8] => R_VR_addr_start.DATAB
bus_in[8] => R_VR_addr_start.DATAB
bus_in[8] => Decoder2.IN3
bus_in[8] => R_FU2VR_arg2.DATAB
bus_in[8] => R_FU2VR_arg2.DATAB
bus_in[8] => R_FU2VR_arg2.DATAB
bus_in[8] => R.DATAB
bus_in[8] => R.DATAB
bus_in[8] => R.DATAB
bus_in[8] => R.DATAB
bus_in[8] => R.IN1
bus_in[9] => R_VR_addr_start.DATAB
bus_in[9] => R_VR_addr_start.DATAB
bus_in[9] => R_VR_addr_start.DATAB
bus_in[9] => R_VR_addr_start.DATAB
bus_in[9] => R_VR_addr_start.DATAB
bus_in[9] => R_VR_addr_start.DATAB
bus_in[9] => R_VR_addr_start.DATAB
bus_in[9] => R_VR_addr_start.DATAB
bus_in[9] => R_VR_addr_start.DATAB
bus_in[9] => R_VR_addr_start.DATAB
bus_in[9] => R_VR_addr_start.DATAB
bus_in[9] => R_VR_addr_start.DATAB
bus_in[9] => R_VR_addr_start.DATAB
bus_in[9] => R_VR_addr_start.DATAB
bus_in[9] => R_VR_addr_start.DATAB
bus_in[9] => R_VR_addr_start.DATAB
bus_in[9] => Decoder2.IN2
bus_in[9] => R_FU2VR_arg2.DATAB
bus_in[9] => R_FU2VR_arg2.DATAB
bus_in[9] => R_FU2VR_arg2.DATAB
bus_in[9] => R.DATAB
bus_in[9] => R.DATAB
bus_in[9] => R.DATAB
bus_in[9] => R.DATAB
bus_in[9] => R.IN1
bus_in[10] => R_VR_addr_start.DATAB
bus_in[10] => R_VR_addr_start.DATAB
bus_in[10] => R_VR_addr_start.DATAB
bus_in[10] => R_VR_addr_start.DATAB
bus_in[10] => R_VR_addr_start.DATAB
bus_in[10] => R_VR_addr_start.DATAB
bus_in[10] => R_VR_addr_start.DATAB
bus_in[10] => R_VR_addr_start.DATAB
bus_in[10] => R_VR_addr_start.DATAB
bus_in[10] => R_VR_addr_start.DATAB
bus_in[10] => R_VR_addr_start.DATAB
bus_in[10] => R_VR_addr_start.DATAB
bus_in[10] => R_VR_addr_start.DATAB
bus_in[10] => R_VR_addr_start.DATAB
bus_in[10] => R_VR_addr_start.DATAB
bus_in[10] => R_VR_addr_start.DATAB
bus_in[10] => Decoder2.IN1
bus_in[10] => R_FU2VR_arg2.DATAB
bus_in[10] => R_FU2VR_arg2.DATAB
bus_in[10] => R_FU2VR_arg2.DATAB
bus_in[10] => R.DATAB
bus_in[10] => R.DATAB
bus_in[10] => R.DATAB
bus_in[10] => R.DATAB
bus_in[10] => R.IN1
bus_in[11] => R_VR_addr_start.DATAB
bus_in[11] => R_VR_addr_start.DATAB
bus_in[11] => R_VR_addr_start.DATAB
bus_in[11] => R_VR_addr_start.DATAB
bus_in[11] => R_VR_addr_start.DATAB
bus_in[11] => R_VR_addr_start.DATAB
bus_in[11] => R_VR_addr_start.DATAB
bus_in[11] => R_VR_addr_start.DATAB
bus_in[11] => R_VR_addr_start.DATAB
bus_in[11] => R_VR_addr_start.DATAB
bus_in[11] => R_VR_addr_start.DATAB
bus_in[11] => R_VR_addr_start.DATAB
bus_in[11] => R_VR_addr_start.DATAB
bus_in[11] => R_VR_addr_start.DATAB
bus_in[11] => R_VR_addr_start.DATAB
bus_in[11] => R_VR_addr_start.DATAB
bus_in[11] => Decoder2.IN0
bus_in[11] => R_FU2VR_arg2.DATAB
bus_in[11] => R_FU2VR_arg2.DATAB
bus_in[11] => R_FU2VR_arg2.DATAB
bus_in[11] => R.DATAB
bus_in[11] => R.DATAB
bus_in[11] => R.DATAB
bus_in[11] => R.DATAB
bus_in[11] => R.IN1
bus_in[12] => R_VR_increment_delay_start.DATAB
bus_in[12] => R_VR_increment_delay_start.DATAB
bus_in[12] => R_VR_increment_delay_start.DATAB
bus_in[12] => R_VR_increment_delay_start.DATAB
bus_in[12] => R_VR_increment_delay_start.DATAB
bus_in[12] => R_VR_increment_delay_start.DATAB
bus_in[12] => R_VR_increment_delay_start.DATAB
bus_in[12] => R_VR_increment_delay_start.DATAB
bus_in[12] => R_VR_increment_delay_start.DATAB
bus_in[12] => R_VR_increment_delay_start.DATAB
bus_in[12] => R_VR_increment_delay_start.DATAB
bus_in[12] => R_VR_increment_delay_start.DATAB
bus_in[12] => R_VR_increment_delay_start.DATAB
bus_in[12] => R_VR_increment_delay_start.DATAB
bus_in[12] => R_VR_increment_delay_start.DATAB
bus_in[12] => R_VR_increment_delay_start.DATAB
bus_in[12] => R.DATAB
bus_in[12] => R.DATAB
bus_in[12] => R.DATAB
bus_in[12] => R.DATAB
bus_in[12] => R_VR_addr_start.DATAB
bus_in[12] => R_VR_addr_start.DATAB
bus_in[12] => R_VR_addr_start.DATAB
bus_in[12] => R_VR_addr_start.DATAB
bus_in[12] => R_VR_addr_start.DATAB
bus_in[12] => R_VR_addr_start.DATAB
bus_in[12] => R_VR_addr_start.DATAB
bus_in[12] => R_VR_addr_start.DATAB
bus_in[12] => R_VR_addr_start.DATAB
bus_in[12] => R_VR_addr_start.DATAB
bus_in[12] => R_VR_addr_start.DATAB
bus_in[12] => R_VR_addr_start.DATAB
bus_in[12] => R_VR_addr_start.DATAB
bus_in[12] => R_VR_addr_start.DATAB
bus_in[12] => R_VR_addr_start.DATAB
bus_in[12] => R_VR_addr_start.DATAB
bus_in[12] => R.IN1
bus_in[13] => R_VR_increment_delay_start.DATAB
bus_in[13] => R_VR_increment_delay_start.DATAB
bus_in[13] => R_VR_increment_delay_start.DATAB
bus_in[13] => R_VR_increment_delay_start.DATAB
bus_in[13] => R_VR_increment_delay_start.DATAB
bus_in[13] => R_VR_increment_delay_start.DATAB
bus_in[13] => R_VR_increment_delay_start.DATAB
bus_in[13] => R_VR_increment_delay_start.DATAB
bus_in[13] => R_VR_increment_delay_start.DATAB
bus_in[13] => R_VR_increment_delay_start.DATAB
bus_in[13] => R_VR_increment_delay_start.DATAB
bus_in[13] => R_VR_increment_delay_start.DATAB
bus_in[13] => R_VR_increment_delay_start.DATAB
bus_in[13] => R_VR_increment_delay_start.DATAB
bus_in[13] => R_VR_increment_delay_start.DATAB
bus_in[13] => R_VR_increment_delay_start.DATAB
bus_in[13] => R.DATAB
bus_in[13] => R.DATAB
bus_in[13] => R.DATAB
bus_in[13] => R.DATAB
bus_in[13] => R_VR_addr_start.DATAB
bus_in[13] => R_VR_addr_start.DATAB
bus_in[13] => R_VR_addr_start.DATAB
bus_in[13] => R_VR_addr_start.DATAB
bus_in[13] => R_VR_addr_start.DATAB
bus_in[13] => R_VR_addr_start.DATAB
bus_in[13] => R_VR_addr_start.DATAB
bus_in[13] => R_VR_addr_start.DATAB
bus_in[13] => R_VR_addr_start.DATAB
bus_in[13] => R_VR_addr_start.DATAB
bus_in[13] => R_VR_addr_start.DATAB
bus_in[13] => R_VR_addr_start.DATAB
bus_in[13] => R_VR_addr_start.DATAB
bus_in[13] => R_VR_addr_start.DATAB
bus_in[13] => R_VR_addr_start.DATAB
bus_in[13] => R_VR_addr_start.DATAB
bus_in[13] => R.IN1
bus_in[14] => R_VR_increment_delay_start.DATAB
bus_in[14] => R_VR_increment_delay_start.DATAB
bus_in[14] => R_VR_increment_delay_start.DATAB
bus_in[14] => R_VR_increment_delay_start.DATAB
bus_in[14] => R_VR_increment_delay_start.DATAB
bus_in[14] => R_VR_increment_delay_start.DATAB
bus_in[14] => R_VR_increment_delay_start.DATAB
bus_in[14] => R_VR_increment_delay_start.DATAB
bus_in[14] => R_VR_increment_delay_start.DATAB
bus_in[14] => R_VR_increment_delay_start.DATAB
bus_in[14] => R_VR_increment_delay_start.DATAB
bus_in[14] => R_VR_increment_delay_start.DATAB
bus_in[14] => R_VR_increment_delay_start.DATAB
bus_in[14] => R_VR_increment_delay_start.DATAB
bus_in[14] => R_VR_increment_delay_start.DATAB
bus_in[14] => R_VR_increment_delay_start.DATAB
bus_in[14] => R.DATAB
bus_in[14] => R.DATAB
bus_in[14] => R.DATAB
bus_in[14] => R.DATAB
bus_in[14] => R_VR_addr_start.DATAB
bus_in[14] => R_VR_addr_start.DATAB
bus_in[14] => R_VR_addr_start.DATAB
bus_in[14] => R_VR_addr_start.DATAB
bus_in[14] => R_VR_addr_start.DATAB
bus_in[14] => R_VR_addr_start.DATAB
bus_in[14] => R_VR_addr_start.DATAB
bus_in[14] => R_VR_addr_start.DATAB
bus_in[14] => R_VR_addr_start.DATAB
bus_in[14] => R_VR_addr_start.DATAB
bus_in[14] => R_VR_addr_start.DATAB
bus_in[14] => R_VR_addr_start.DATAB
bus_in[14] => R_VR_addr_start.DATAB
bus_in[14] => R_VR_addr_start.DATAB
bus_in[14] => R_VR_addr_start.DATAB
bus_in[14] => R_VR_addr_start.DATAB
bus_in[14] => R.IN1
bus_in[15] => R_VR_increment_delay_start.DATAB
bus_in[15] => R_VR_increment_delay_start.DATAB
bus_in[15] => R_VR_increment_delay_start.DATAB
bus_in[15] => R_VR_increment_delay_start.DATAB
bus_in[15] => R_VR_increment_delay_start.DATAB
bus_in[15] => R_VR_increment_delay_start.DATAB
bus_in[15] => R_VR_increment_delay_start.DATAB
bus_in[15] => R_VR_increment_delay_start.DATAB
bus_in[15] => R_VR_increment_delay_start.DATAB
bus_in[15] => R_VR_increment_delay_start.DATAB
bus_in[15] => R_VR_increment_delay_start.DATAB
bus_in[15] => R_VR_increment_delay_start.DATAB
bus_in[15] => R_VR_increment_delay_start.DATAB
bus_in[15] => R_VR_increment_delay_start.DATAB
bus_in[15] => R_VR_increment_delay_start.DATAB
bus_in[15] => R_VR_increment_delay_start.DATAB
bus_in[15] => R.DATAB
bus_in[15] => R.DATAB
bus_in[15] => R.DATAB
bus_in[15] => R.DATAB
bus_in[15] => R.IN1
bus_in[16] => R_VR_increment_delay_start.DATAB
bus_in[16] => R_VR_increment_delay_start.DATAB
bus_in[16] => R_VR_increment_delay_start.DATAB
bus_in[16] => R_VR_increment_delay_start.DATAB
bus_in[16] => R_VR_increment_delay_start.DATAB
bus_in[16] => R_VR_increment_delay_start.DATAB
bus_in[16] => R_VR_increment_delay_start.DATAB
bus_in[16] => R_VR_increment_delay_start.DATAB
bus_in[16] => R_VR_increment_delay_start.DATAB
bus_in[16] => R_VR_increment_delay_start.DATAB
bus_in[16] => R_VR_increment_delay_start.DATAB
bus_in[16] => R_VR_increment_delay_start.DATAB
bus_in[16] => R_VR_increment_delay_start.DATAB
bus_in[16] => R_VR_increment_delay_start.DATAB
bus_in[16] => R_VR_increment_delay_start.DATAB
bus_in[16] => R_VR_increment_delay_start.DATAB
bus_in[16] => R.DATAB
bus_in[16] => R.DATAB
bus_in[16] => R.DATAB
bus_in[16] => R.DATAB
bus_in[16] => R_VR_addr_stop.DATAB
bus_in[16] => R_VR_addr_stop.DATAB
bus_in[16] => R_VR_addr_stop.DATAB
bus_in[16] => R_VR_addr_stop.DATAB
bus_in[16] => R_VR_addr_stop.DATAB
bus_in[16] => R_VR_addr_stop.DATAB
bus_in[16] => R_VR_addr_stop.DATAB
bus_in[16] => R_VR_addr_stop.DATAB
bus_in[16] => R_VR_addr_stop.DATAB
bus_in[16] => R_VR_addr_stop.DATAB
bus_in[16] => R_VR_addr_stop.DATAB
bus_in[16] => R_VR_addr_stop.DATAB
bus_in[16] => R_VR_addr_stop.DATAB
bus_in[16] => R_VR_addr_stop.DATAB
bus_in[16] => R_VR_addr_stop.DATAB
bus_in[16] => R_VR_addr_stop.DATAB
bus_in[16] => R.IN1
bus_in[17] => R_VR_addr_stop.DATAB
bus_in[17] => R_VR_addr_stop.DATAB
bus_in[17] => R_VR_addr_stop.DATAB
bus_in[17] => R_VR_addr_stop.DATAB
bus_in[17] => R_VR_addr_stop.DATAB
bus_in[17] => R_VR_addr_stop.DATAB
bus_in[17] => R_VR_addr_stop.DATAB
bus_in[17] => R_VR_addr_stop.DATAB
bus_in[17] => R_VR_addr_stop.DATAB
bus_in[17] => R_VR_addr_stop.DATAB
bus_in[17] => R_VR_addr_stop.DATAB
bus_in[17] => R_VR_addr_stop.DATAB
bus_in[17] => R_VR_addr_stop.DATAB
bus_in[17] => R_VR_addr_stop.DATAB
bus_in[17] => R_VR_addr_stop.DATAB
bus_in[17] => R_VR_addr_stop.DATAB
bus_in[17] => R.DATAB
bus_in[17] => R.DATAB
bus_in[17] => R.DATAB
bus_in[17] => R.DATAB
bus_in[17] => R.IN1
bus_in[18] => R_VR_addr_stop.DATAB
bus_in[18] => R_VR_addr_stop.DATAB
bus_in[18] => R_VR_addr_stop.DATAB
bus_in[18] => R_VR_addr_stop.DATAB
bus_in[18] => R_VR_addr_stop.DATAB
bus_in[18] => R_VR_addr_stop.DATAB
bus_in[18] => R_VR_addr_stop.DATAB
bus_in[18] => R_VR_addr_stop.DATAB
bus_in[18] => R_VR_addr_stop.DATAB
bus_in[18] => R_VR_addr_stop.DATAB
bus_in[18] => R_VR_addr_stop.DATAB
bus_in[18] => R_VR_addr_stop.DATAB
bus_in[18] => R_VR_addr_stop.DATAB
bus_in[18] => R_VR_addr_stop.DATAB
bus_in[18] => R_VR_addr_stop.DATAB
bus_in[18] => R_VR_addr_stop.DATAB
bus_in[18] => R.DATAB
bus_in[18] => R.DATAB
bus_in[18] => R.DATAB
bus_in[18] => R.DATAB
bus_in[18] => R.IN1
bus_in[19] => R_VR_addr_stop.DATAB
bus_in[19] => R_VR_addr_stop.DATAB
bus_in[19] => R_VR_addr_stop.DATAB
bus_in[19] => R_VR_addr_stop.DATAB
bus_in[19] => R_VR_addr_stop.DATAB
bus_in[19] => R_VR_addr_stop.DATAB
bus_in[19] => R_VR_addr_stop.DATAB
bus_in[19] => R_VR_addr_stop.DATAB
bus_in[19] => R_VR_addr_stop.DATAB
bus_in[19] => R_VR_addr_stop.DATAB
bus_in[19] => R_VR_addr_stop.DATAB
bus_in[19] => R_VR_addr_stop.DATAB
bus_in[19] => R_VR_addr_stop.DATAB
bus_in[19] => R_VR_addr_stop.DATAB
bus_in[19] => R_VR_addr_stop.DATAB
bus_in[19] => R_VR_addr_stop.DATAB
bus_in[19] => R.DATAB
bus_in[19] => R.DATAB
bus_in[19] => R.DATAB
bus_in[19] => R.DATAB
bus_in[19] => R.IN1
bus_in[20] => R_VR_addr_stop.DATAB
bus_in[20] => R_VR_addr_stop.DATAB
bus_in[20] => R_VR_addr_stop.DATAB
bus_in[20] => R_VR_addr_stop.DATAB
bus_in[20] => R_VR_addr_stop.DATAB
bus_in[20] => R_VR_addr_stop.DATAB
bus_in[20] => R_VR_addr_stop.DATAB
bus_in[20] => R_VR_addr_stop.DATAB
bus_in[20] => R_VR_addr_stop.DATAB
bus_in[20] => R_VR_addr_stop.DATAB
bus_in[20] => R_VR_addr_stop.DATAB
bus_in[20] => R_VR_addr_stop.DATAB
bus_in[20] => R_VR_addr_stop.DATAB
bus_in[20] => R_VR_addr_stop.DATAB
bus_in[20] => R_VR_addr_stop.DATAB
bus_in[20] => R_VR_addr_stop.DATAB
bus_in[20] => R.DATAB
bus_in[20] => R.DATAB
bus_in[20] => R.DATAB
bus_in[20] => R.DATAB
bus_in[20] => R.IN1
bus_in[21] => R_VR_addr_stop.DATAB
bus_in[21] => R_VR_addr_stop.DATAB
bus_in[21] => R_VR_addr_stop.DATAB
bus_in[21] => R_VR_addr_stop.DATAB
bus_in[21] => R_VR_addr_stop.DATAB
bus_in[21] => R_VR_addr_stop.DATAB
bus_in[21] => R_VR_addr_stop.DATAB
bus_in[21] => R_VR_addr_stop.DATAB
bus_in[21] => R_VR_addr_stop.DATAB
bus_in[21] => R_VR_addr_stop.DATAB
bus_in[21] => R_VR_addr_stop.DATAB
bus_in[21] => R_VR_addr_stop.DATAB
bus_in[21] => R_VR_addr_stop.DATAB
bus_in[21] => R_VR_addr_stop.DATAB
bus_in[21] => R_VR_addr_stop.DATAB
bus_in[21] => R_VR_addr_stop.DATAB
bus_in[21] => R.DATAB
bus_in[21] => R.DATAB
bus_in[21] => R.DATAB
bus_in[21] => R.DATAB
bus_in[21] => R.IN1
bus_in[22] => R_VR_addr_stop.DATAB
bus_in[22] => R_VR_addr_stop.DATAB
bus_in[22] => R_VR_addr_stop.DATAB
bus_in[22] => R_VR_addr_stop.DATAB
bus_in[22] => R_VR_addr_stop.DATAB
bus_in[22] => R_VR_addr_stop.DATAB
bus_in[22] => R_VR_addr_stop.DATAB
bus_in[22] => R_VR_addr_stop.DATAB
bus_in[22] => R_VR_addr_stop.DATAB
bus_in[22] => R_VR_addr_stop.DATAB
bus_in[22] => R_VR_addr_stop.DATAB
bus_in[22] => R_VR_addr_stop.DATAB
bus_in[22] => R_VR_addr_stop.DATAB
bus_in[22] => R_VR_addr_stop.DATAB
bus_in[22] => R_VR_addr_stop.DATAB
bus_in[22] => R_VR_addr_stop.DATAB
bus_in[22] => R.DATAB
bus_in[22] => R.DATAB
bus_in[22] => R.DATAB
bus_in[22] => R.DATAB
bus_in[22] => Mux530.IN19
bus_in[22] => R.IN1
bus_in[23] => R_VR_addr_stop.DATAB
bus_in[23] => R_VR_addr_stop.DATAB
bus_in[23] => R_VR_addr_stop.DATAB
bus_in[23] => R_VR_addr_stop.DATAB
bus_in[23] => R_VR_addr_stop.DATAB
bus_in[23] => R_VR_addr_stop.DATAB
bus_in[23] => R_VR_addr_stop.DATAB
bus_in[23] => R_VR_addr_stop.DATAB
bus_in[23] => R_VR_addr_stop.DATAB
bus_in[23] => R_VR_addr_stop.DATAB
bus_in[23] => R_VR_addr_stop.DATAB
bus_in[23] => R_VR_addr_stop.DATAB
bus_in[23] => R_VR_addr_stop.DATAB
bus_in[23] => R_VR_addr_stop.DATAB
bus_in[23] => R_VR_addr_stop.DATAB
bus_in[23] => R_VR_addr_stop.DATAB
bus_in[23] => R.DATAB
bus_in[23] => R.DATAB
bus_in[23] => R.DATAB
bus_in[23] => R.DATAB
bus_in[23] => R_io_store_mode.DATAB
bus_in[23] => R_VR_write_request.DATAB
bus_in[23] => R_VR_write_request.DATAB
bus_in[23] => R_VR_write_request.DATAB
bus_in[23] => R_VR_write_request.DATAB
bus_in[23] => R_VR_write_request.DATAB
bus_in[23] => R_VR_write_request.DATAB
bus_in[23] => R_VR_write_request.DATAB
bus_in[23] => R_VR_write_request.DATAB
bus_in[23] => R_VR_write_request.DATAB
bus_in[23] => R_VR_write_request.DATAB
bus_in[23] => R_VR_write_request.DATAB
bus_in[23] => R_VR_write_request.DATAB
bus_in[23] => R_VR_write_request.DATAB
bus_in[23] => R_VR_write_request.DATAB
bus_in[23] => R_VR_write_request.DATAB
bus_in[23] => R_VR_write_request.DATAB
bus_in[23] => R.IN1
bus_in[24] => Decoder3.IN1
bus_in[24] => R_VR2FU_result.DATAB
bus_in[24] => R_VR2FU_result.DATAB
bus_in[24] => R_VR2FU_result.DATAB
bus_in[24] => R_VR2FU_result.DATAB
bus_in[24] => R_VR2FU_result.DATAB
bus_in[24] => R_VR2FU_result.DATAB
bus_in[24] => R_VR2FU_result.DATAB
bus_in[24] => R_VR2FU_result.DATAB
bus_in[24] => R_VR2FU_result.DATAB
bus_in[24] => R_VR2FU_result.DATAB
bus_in[24] => R_VR2FU_result.DATAB
bus_in[24] => R_VR2FU_result.DATAB
bus_in[24] => R_VR2FU_result.DATAB
bus_in[24] => R_VR2FU_result.DATAB
bus_in[24] => R_VR2FU_result.DATAB
bus_in[24] => R_VR2FU_result.DATAB
bus_in[24] => R.DATAB
bus_in[24] => R.DATAB
bus_in[24] => R.DATAB
bus_in[24] => R.DATAB
bus_in[24] => Equal4.IN5
bus_in[24] => R_VR_addr_stop.DATAB
bus_in[24] => R_VR_addr_stop.DATAB
bus_in[24] => R_VR_addr_stop.DATAB
bus_in[24] => R_VR_addr_stop.DATAB
bus_in[24] => R_VR_addr_stop.DATAB
bus_in[24] => R_VR_addr_stop.DATAB
bus_in[24] => R_VR_addr_stop.DATAB
bus_in[24] => R_VR_addr_stop.DATAB
bus_in[24] => R_VR_addr_stop.DATAB
bus_in[24] => R_VR_addr_stop.DATAB
bus_in[24] => R_VR_addr_stop.DATAB
bus_in[24] => R_VR_addr_stop.DATAB
bus_in[24] => R_VR_addr_stop.DATAB
bus_in[24] => R_VR_addr_stop.DATAB
bus_in[24] => R_VR_addr_stop.DATAB
bus_in[24] => R_VR_addr_stop.DATAB
bus_in[24] => R.IN1
bus_in[25] => Decoder3.IN0
bus_in[25] => R_VR2FU_result.DATAB
bus_in[25] => R_VR2FU_result.DATAB
bus_in[25] => R_VR2FU_result.DATAB
bus_in[25] => R_VR2FU_result.DATAB
bus_in[25] => R_VR2FU_result.DATAB
bus_in[25] => R_VR2FU_result.DATAB
bus_in[25] => R_VR2FU_result.DATAB
bus_in[25] => R_VR2FU_result.DATAB
bus_in[25] => R_VR2FU_result.DATAB
bus_in[25] => R_VR2FU_result.DATAB
bus_in[25] => R_VR2FU_result.DATAB
bus_in[25] => R_VR2FU_result.DATAB
bus_in[25] => R_VR2FU_result.DATAB
bus_in[25] => R_VR2FU_result.DATAB
bus_in[25] => R_VR2FU_result.DATAB
bus_in[25] => R_VR2FU_result.DATAB
bus_in[25] => R.DATAB
bus_in[25] => R.DATAB
bus_in[25] => R.DATAB
bus_in[25] => R.DATAB
bus_in[25] => Equal4.IN4
bus_in[25] => R_VR_addr_stop.DATAB
bus_in[25] => R_VR_addr_stop.DATAB
bus_in[25] => R_VR_addr_stop.DATAB
bus_in[25] => R_VR_addr_stop.DATAB
bus_in[25] => R_VR_addr_stop.DATAB
bus_in[25] => R_VR_addr_stop.DATAB
bus_in[25] => R_VR_addr_stop.DATAB
bus_in[25] => R_VR_addr_stop.DATAB
bus_in[25] => R_VR_addr_stop.DATAB
bus_in[25] => R_VR_addr_stop.DATAB
bus_in[25] => R_VR_addr_stop.DATAB
bus_in[25] => R_VR_addr_stop.DATAB
bus_in[25] => R_VR_addr_stop.DATAB
bus_in[25] => R_VR_addr_stop.DATAB
bus_in[25] => R_VR_addr_stop.DATAB
bus_in[25] => R_VR_addr_stop.DATAB
bus_in[25] => R.IN1
bus_in[26] => R_VR_addr_stop.DATAB
bus_in[26] => R_VR_addr_stop.DATAB
bus_in[26] => R_VR_addr_stop.DATAB
bus_in[26] => R_VR_addr_stop.DATAB
bus_in[26] => R_VR_addr_stop.DATAB
bus_in[26] => R_VR_addr_stop.DATAB
bus_in[26] => R_VR_addr_stop.DATAB
bus_in[26] => R_VR_addr_stop.DATAB
bus_in[26] => R_VR_addr_stop.DATAB
bus_in[26] => R_VR_addr_stop.DATAB
bus_in[26] => R_VR_addr_stop.DATAB
bus_in[26] => R_VR_addr_stop.DATAB
bus_in[26] => R_VR_addr_stop.DATAB
bus_in[26] => R_VR_addr_stop.DATAB
bus_in[26] => R_VR_addr_stop.DATAB
bus_in[26] => R_VR_addr_stop.DATAB
bus_in[26] => R.DATAB
bus_in[26] => R.DATAB
bus_in[26] => R.DATAB
bus_in[26] => R.DATAB
bus_in[26] => R.IN1
bus_in[27] => R.DATAB
bus_in[27] => R.DATAB
bus_in[27] => R.DATAB
bus_in[27] => R.DATAB
bus_in[27] => R.IN1
bus_in[28] => R.DATAB
bus_in[28] => R.DATAB
bus_in[28] => R.DATAB
bus_in[28] => R.DATAB
bus_in[28] => Mux64.IN4
bus_in[28] => Mux65.IN4
bus_in[28] => Mux66.IN4
bus_in[28] => Mux67.IN4
bus_in[28] => Mux68.IN4
bus_in[28] => Mux69.IN4
bus_in[28] => Mux70.IN4
bus_in[28] => Mux71.IN4
bus_in[28] => Mux72.IN4
bus_in[28] => Mux73.IN4
bus_in[28] => Mux74.IN4
bus_in[28] => Mux75.IN4
bus_in[28] => Mux76.IN4
bus_in[28] => Mux77.IN4
bus_in[28] => Mux78.IN4
bus_in[28] => Mux79.IN4
bus_in[28] => Mux80.IN4
bus_in[28] => Mux81.IN4
bus_in[28] => Mux82.IN4
bus_in[28] => Mux83.IN4
bus_in[28] => Mux84.IN4
bus_in[28] => Mux85.IN4
bus_in[28] => Mux86.IN4
bus_in[28] => Mux87.IN4
bus_in[28] => Mux88.IN4
bus_in[28] => Mux89.IN4
bus_in[28] => Mux90.IN4
bus_in[28] => Mux91.IN4
bus_in[28] => Mux92.IN4
bus_in[28] => Mux93.IN4
bus_in[28] => Mux94.IN4
bus_in[28] => Mux95.IN4
bus_in[28] => Mux96.IN4
bus_in[28] => Mux97.IN4
bus_in[28] => Mux98.IN4
bus_in[28] => Mux99.IN4
bus_in[28] => Mux100.IN4
bus_in[28] => Mux101.IN4
bus_in[28] => Mux102.IN4
bus_in[28] => Mux103.IN4
bus_in[28] => Mux104.IN4
bus_in[28] => Mux105.IN4
bus_in[28] => Mux106.IN4
bus_in[28] => Mux107.IN4
bus_in[28] => Mux108.IN4
bus_in[28] => Mux109.IN4
bus_in[28] => Mux110.IN4
bus_in[28] => Mux111.IN4
bus_in[28] => Mux112.IN4
bus_in[28] => Mux113.IN4
bus_in[28] => Mux114.IN4
bus_in[28] => Mux115.IN4
bus_in[28] => Mux116.IN4
bus_in[28] => Mux117.IN4
bus_in[28] => Mux118.IN4
bus_in[28] => Mux119.IN4
bus_in[28] => Mux120.IN4
bus_in[28] => Mux121.IN4
bus_in[28] => Mux122.IN4
bus_in[28] => Mux123.IN4
bus_in[28] => Mux124.IN4
bus_in[28] => Mux125.IN4
bus_in[28] => Mux126.IN4
bus_in[28] => Mux127.IN4
bus_in[28] => Mux128.IN4
bus_in[28] => Mux129.IN4
bus_in[28] => Mux130.IN4
bus_in[28] => Mux131.IN4
bus_in[28] => Mux132.IN4
bus_in[28] => Mux133.IN4
bus_in[28] => Mux134.IN4
bus_in[28] => Mux135.IN4
bus_in[28] => Mux136.IN4
bus_in[28] => Mux137.IN4
bus_in[28] => Mux138.IN4
bus_in[28] => Mux139.IN4
bus_in[28] => Mux140.IN4
bus_in[28] => Mux141.IN4
bus_in[28] => Mux142.IN4
bus_in[28] => Mux143.IN4
bus_in[28] => Mux144.IN4
bus_in[28] => Mux145.IN4
bus_in[28] => Mux146.IN4
bus_in[28] => Mux147.IN4
bus_in[28] => Mux148.IN4
bus_in[28] => Mux149.IN4
bus_in[28] => Mux150.IN4
bus_in[28] => Mux151.IN4
bus_in[28] => Mux152.IN4
bus_in[28] => Mux153.IN4
bus_in[28] => Mux154.IN4
bus_in[28] => Mux155.IN4
bus_in[28] => Mux156.IN4
bus_in[28] => Mux157.IN4
bus_in[28] => Mux158.IN4
bus_in[28] => Mux159.IN4
bus_in[28] => Mux160.IN4
bus_in[28] => Mux161.IN4
bus_in[28] => Mux162.IN4
bus_in[28] => Mux163.IN4
bus_in[28] => Mux164.IN4
bus_in[28] => Mux165.IN4
bus_in[28] => Mux166.IN4
bus_in[28] => Mux167.IN4
bus_in[28] => Mux168.IN4
bus_in[28] => Mux169.IN4
bus_in[28] => Mux170.IN4
bus_in[28] => Mux171.IN4
bus_in[28] => Mux172.IN4
bus_in[28] => Mux173.IN4
bus_in[28] => Mux174.IN4
bus_in[28] => Mux175.IN4
bus_in[28] => Mux176.IN4
bus_in[28] => Mux177.IN4
bus_in[28] => Mux178.IN4
bus_in[28] => Mux179.IN4
bus_in[28] => Mux180.IN4
bus_in[28] => Mux181.IN4
bus_in[28] => Mux182.IN4
bus_in[28] => Mux183.IN4
bus_in[28] => Mux184.IN4
bus_in[28] => Mux185.IN4
bus_in[28] => Mux186.IN4
bus_in[28] => Mux187.IN4
bus_in[28] => Mux188.IN4
bus_in[28] => Mux189.IN4
bus_in[28] => Mux190.IN4
bus_in[28] => Mux191.IN4
bus_in[28] => Mux192.IN4
bus_in[28] => Mux193.IN4
bus_in[28] => Mux194.IN4
bus_in[28] => Mux195.IN4
bus_in[28] => Mux196.IN4
bus_in[28] => Mux197.IN4
bus_in[28] => Mux198.IN4
bus_in[28] => Mux199.IN4
bus_in[28] => Mux200.IN4
bus_in[28] => Mux201.IN4
bus_in[28] => Mux202.IN4
bus_in[28] => Mux203.IN4
bus_in[28] => Mux204.IN4
bus_in[28] => Mux205.IN4
bus_in[28] => Mux206.IN4
bus_in[28] => Mux207.IN4
bus_in[28] => Mux208.IN4
bus_in[28] => Mux209.IN4
bus_in[28] => Mux210.IN4
bus_in[28] => Mux211.IN4
bus_in[28] => Mux212.IN4
bus_in[28] => Mux213.IN4
bus_in[28] => Mux214.IN4
bus_in[28] => Mux215.IN4
bus_in[28] => Mux216.IN4
bus_in[28] => Mux217.IN4
bus_in[28] => Mux218.IN4
bus_in[28] => Mux219.IN4
bus_in[28] => Mux220.IN4
bus_in[28] => Mux221.IN4
bus_in[28] => Mux222.IN4
bus_in[28] => Mux223.IN4
bus_in[28] => Mux224.IN4
bus_in[28] => Mux225.IN4
bus_in[28] => Mux226.IN4
bus_in[28] => Mux227.IN4
bus_in[28] => Mux228.IN4
bus_in[28] => Mux229.IN4
bus_in[28] => Mux230.IN4
bus_in[28] => Mux231.IN4
bus_in[28] => Mux232.IN4
bus_in[28] => Mux233.IN4
bus_in[28] => Mux234.IN4
bus_in[28] => Mux235.IN4
bus_in[28] => Mux236.IN4
bus_in[28] => Mux237.IN4
bus_in[28] => Mux238.IN4
bus_in[28] => Mux239.IN4
bus_in[28] => Mux240.IN4
bus_in[28] => Mux241.IN4
bus_in[28] => Mux242.IN4
bus_in[28] => Mux243.IN4
bus_in[28] => Mux244.IN4
bus_in[28] => Mux245.IN4
bus_in[28] => Mux246.IN4
bus_in[28] => Mux247.IN4
bus_in[28] => Mux248.IN4
bus_in[28] => Mux249.IN4
bus_in[28] => Mux250.IN4
bus_in[28] => Mux251.IN4
bus_in[28] => Mux252.IN4
bus_in[28] => Mux253.IN4
bus_in[28] => Mux254.IN4
bus_in[28] => Mux255.IN4
bus_in[28] => Mux256.IN4
bus_in[28] => Mux257.IN4
bus_in[28] => Mux258.IN4
bus_in[28] => Mux259.IN4
bus_in[28] => Mux260.IN4
bus_in[28] => Mux261.IN4
bus_in[28] => Mux262.IN4
bus_in[28] => Mux263.IN4
bus_in[28] => Mux264.IN4
bus_in[28] => Mux265.IN4
bus_in[28] => Mux266.IN4
bus_in[28] => Mux267.IN4
bus_in[28] => Mux268.IN4
bus_in[28] => Mux269.IN4
bus_in[28] => Mux270.IN4
bus_in[28] => Mux271.IN4
bus_in[28] => Mux272.IN4
bus_in[28] => Mux273.IN4
bus_in[28] => Mux274.IN4
bus_in[28] => Mux275.IN4
bus_in[28] => Mux276.IN4
bus_in[28] => Mux277.IN4
bus_in[28] => Mux278.IN4
bus_in[28] => Mux279.IN4
bus_in[28] => Mux280.IN4
bus_in[28] => Mux281.IN4
bus_in[28] => Mux282.IN4
bus_in[28] => Mux283.IN4
bus_in[28] => Mux284.IN4
bus_in[28] => Mux285.IN4
bus_in[28] => Mux286.IN4
bus_in[28] => Mux287.IN4
bus_in[28] => Mux288.IN4
bus_in[28] => Mux289.IN4
bus_in[28] => Mux290.IN4
bus_in[28] => Mux291.IN4
bus_in[28] => Mux292.IN4
bus_in[28] => Mux293.IN4
bus_in[28] => Mux294.IN4
bus_in[28] => Mux295.IN4
bus_in[28] => Mux296.IN4
bus_in[28] => Mux297.IN4
bus_in[28] => Mux298.IN4
bus_in[28] => Mux299.IN4
bus_in[28] => Mux300.IN4
bus_in[28] => Mux301.IN4
bus_in[28] => Mux302.IN4
bus_in[28] => Mux303.IN4
bus_in[28] => Mux304.IN4
bus_in[28] => Mux305.IN4
bus_in[28] => Mux306.IN4
bus_in[28] => Mux307.IN4
bus_in[28] => Mux308.IN4
bus_in[28] => Mux309.IN4
bus_in[28] => Mux310.IN4
bus_in[28] => Mux311.IN4
bus_in[28] => Mux312.IN4
bus_in[28] => Mux313.IN4
bus_in[28] => Mux314.IN4
bus_in[28] => Mux315.IN4
bus_in[28] => Mux316.IN4
bus_in[28] => Mux317.IN4
bus_in[28] => Mux318.IN4
bus_in[28] => Mux319.IN4
bus_in[28] => Mux320.IN4
bus_in[28] => Mux321.IN4
bus_in[28] => Mux322.IN4
bus_in[28] => Mux323.IN4
bus_in[28] => Mux324.IN4
bus_in[28] => Mux325.IN4
bus_in[28] => Mux326.IN4
bus_in[28] => Mux327.IN4
bus_in[28] => Mux328.IN4
bus_in[28] => Mux329.IN4
bus_in[28] => Mux330.IN4
bus_in[28] => Mux331.IN4
bus_in[28] => Mux332.IN4
bus_in[28] => Mux333.IN4
bus_in[28] => Mux334.IN4
bus_in[28] => Mux335.IN4
bus_in[28] => Mux336.IN4
bus_in[28] => Mux337.IN4
bus_in[28] => Mux338.IN4
bus_in[28] => Mux339.IN4
bus_in[28] => Mux340.IN4
bus_in[28] => Mux341.IN4
bus_in[28] => Mux342.IN4
bus_in[28] => Mux343.IN4
bus_in[28] => Mux344.IN4
bus_in[28] => Mux345.IN4
bus_in[28] => Mux346.IN4
bus_in[28] => Mux347.IN4
bus_in[28] => Mux348.IN4
bus_in[28] => Mux349.IN4
bus_in[28] => Mux350.IN4
bus_in[28] => Mux351.IN4
bus_in[28] => Mux352.IN4
bus_in[28] => Mux353.IN4
bus_in[28] => Mux354.IN4
bus_in[28] => Mux355.IN4
bus_in[28] => Mux356.IN4
bus_in[28] => Mux357.IN4
bus_in[28] => Mux358.IN4
bus_in[28] => Mux359.IN4
bus_in[28] => Mux360.IN4
bus_in[28] => Mux361.IN4
bus_in[28] => Mux362.IN4
bus_in[28] => Mux363.IN4
bus_in[28] => Mux364.IN4
bus_in[28] => Mux365.IN4
bus_in[28] => Mux366.IN4
bus_in[28] => Mux367.IN4
bus_in[28] => Mux368.IN4
bus_in[28] => Mux369.IN4
bus_in[28] => Mux370.IN4
bus_in[28] => Mux371.IN4
bus_in[28] => Mux372.IN4
bus_in[28] => Mux373.IN4
bus_in[28] => Mux374.IN4
bus_in[28] => Mux375.IN4
bus_in[28] => Mux376.IN4
bus_in[28] => Mux377.IN4
bus_in[28] => Mux378.IN4
bus_in[28] => Mux379.IN4
bus_in[28] => Mux380.IN4
bus_in[28] => Mux381.IN4
bus_in[28] => Mux382.IN4
bus_in[28] => Mux383.IN4
bus_in[28] => Mux384.IN4
bus_in[28] => Mux385.IN4
bus_in[28] => Mux386.IN4
bus_in[28] => Mux387.IN4
bus_in[28] => Mux388.IN4
bus_in[28] => Mux389.IN4
bus_in[28] => Mux390.IN4
bus_in[28] => Mux391.IN4
bus_in[28] => Mux392.IN4
bus_in[28] => Mux393.IN4
bus_in[28] => Mux394.IN4
bus_in[28] => Mux395.IN4
bus_in[28] => Mux396.IN4
bus_in[28] => Mux397.IN4
bus_in[28] => Mux398.IN4
bus_in[28] => Mux399.IN4
bus_in[28] => Mux400.IN4
bus_in[28] => Mux401.IN4
bus_in[28] => Mux402.IN4
bus_in[28] => Mux403.IN4
bus_in[28] => Mux404.IN4
bus_in[28] => Mux405.IN4
bus_in[28] => Mux406.IN4
bus_in[28] => Mux407.IN4
bus_in[28] => Mux408.IN4
bus_in[28] => Mux409.IN4
bus_in[28] => Mux410.IN4
bus_in[28] => Mux411.IN4
bus_in[28] => Mux412.IN4
bus_in[28] => Mux413.IN4
bus_in[28] => Mux414.IN4
bus_in[28] => Mux415.IN4
bus_in[28] => Mux416.IN4
bus_in[28] => Mux417.IN4
bus_in[28] => Mux418.IN4
bus_in[28] => Mux419.IN4
bus_in[28] => Mux420.IN4
bus_in[28] => Mux421.IN4
bus_in[28] => Mux422.IN4
bus_in[28] => Mux423.IN4
bus_in[28] => Mux424.IN4
bus_in[28] => Mux425.IN4
bus_in[28] => Mux426.IN4
bus_in[28] => Mux427.IN4
bus_in[28] => Mux428.IN4
bus_in[28] => Mux429.IN4
bus_in[28] => Mux430.IN4
bus_in[28] => Mux431.IN4
bus_in[28] => Mux432.IN4
bus_in[28] => Mux433.IN4
bus_in[28] => Mux434.IN4
bus_in[28] => Mux435.IN4
bus_in[28] => Mux436.IN4
bus_in[28] => Mux437.IN4
bus_in[28] => Mux438.IN4
bus_in[28] => Mux439.IN4
bus_in[28] => Mux440.IN4
bus_in[28] => Mux441.IN4
bus_in[28] => Mux442.IN4
bus_in[28] => Mux443.IN4
bus_in[28] => Mux444.IN4
bus_in[28] => Mux445.IN4
bus_in[28] => Mux446.IN4
bus_in[28] => Mux447.IN4
bus_in[28] => Mux448.IN4
bus_in[28] => Mux449.IN4
bus_in[28] => Mux450.IN4
bus_in[28] => Mux451.IN4
bus_in[28] => Mux452.IN4
bus_in[28] => Mux453.IN4
bus_in[28] => Mux454.IN4
bus_in[28] => Mux455.IN4
bus_in[28] => Mux456.IN4
bus_in[28] => Mux457.IN4
bus_in[28] => Mux458.IN4
bus_in[28] => Mux459.IN4
bus_in[28] => Mux460.IN4
bus_in[28] => Mux461.IN4
bus_in[28] => Mux462.IN4
bus_in[28] => Mux463.IN4
bus_in[28] => Mux464.IN4
bus_in[28] => Mux465.IN4
bus_in[28] => Mux466.IN4
bus_in[28] => Mux467.IN4
bus_in[28] => Mux468.IN4
bus_in[28] => Mux469.IN4
bus_in[28] => Mux470.IN4
bus_in[28] => Mux471.IN4
bus_in[28] => Mux472.IN4
bus_in[28] => Mux473.IN4
bus_in[28] => Mux474.IN4
bus_in[28] => Mux475.IN4
bus_in[28] => Mux476.IN4
bus_in[28] => Mux477.IN4
bus_in[28] => Mux478.IN4
bus_in[28] => Mux479.IN4
bus_in[28] => Mux480.IN4
bus_in[28] => Mux481.IN4
bus_in[28] => Mux482.IN4
bus_in[28] => Mux483.IN4
bus_in[28] => Mux484.IN4
bus_in[28] => Mux485.IN4
bus_in[28] => Mux486.IN4
bus_in[28] => Mux487.IN4
bus_in[28] => Mux488.IN4
bus_in[28] => Mux489.IN4
bus_in[28] => Mux490.IN4
bus_in[28] => Mux491.IN4
bus_in[28] => Mux492.IN4
bus_in[28] => Mux493.IN4
bus_in[28] => Mux494.IN4
bus_in[28] => Mux495.IN4
bus_in[28] => Mux496.IN4
bus_in[28] => Mux497.IN4
bus_in[28] => Mux498.IN4
bus_in[28] => Mux499.IN4
bus_in[28] => Mux500.IN4
bus_in[28] => Mux501.IN4
bus_in[28] => Mux502.IN4
bus_in[28] => Mux503.IN4
bus_in[28] => Mux504.IN4
bus_in[28] => Mux505.IN4
bus_in[28] => Mux506.IN4
bus_in[28] => Mux507.IN4
bus_in[28] => Mux508.IN4
bus_in[28] => Mux509.IN4
bus_in[28] => Mux510.IN4
bus_in[28] => Mux511.IN4
bus_in[28] => Mux512.IN4
bus_in[28] => Mux513.IN4
bus_in[28] => Mux514.IN4
bus_in[28] => Mux515.IN4
bus_in[28] => Mux516.IN4
bus_in[28] => Mux517.IN4
bus_in[28] => Mux518.IN4
bus_in[28] => Mux519.IN4
bus_in[28] => Mux520.IN4
bus_in[28] => Mux521.IN4
bus_in[28] => Mux522.IN4
bus_in[28] => Mux523.IN4
bus_in[28] => Mux524.IN4
bus_in[28] => Mux525.IN4
bus_in[28] => Mux526.IN4
bus_in[28] => Mux527.IN4
bus_in[28] => Mux528.IN4
bus_in[28] => Mux529.IN4
bus_in[28] => Mux530.IN3
bus_in[28] => Mux531.IN4
bus_in[28] => Mux532.IN4
bus_in[28] => Mux533.IN4
bus_in[28] => Mux534.IN4
bus_in[28] => Mux535.IN4
bus_in[28] => Mux536.IN4
bus_in[28] => Mux537.IN4
bus_in[28] => Mux538.IN4
bus_in[28] => Mux539.IN4
bus_in[28] => Mux540.IN4
bus_in[28] => Mux541.IN4
bus_in[28] => Mux542.IN4
bus_in[28] => Mux543.IN4
bus_in[28] => Mux544.IN4
bus_in[28] => Mux545.IN4
bus_in[28] => Mux546.IN4
bus_in[28] => Mux547.IN4
bus_in[28] => Mux548.IN4
bus_in[28] => Mux549.IN4
bus_in[28] => Mux550.IN4
bus_in[28] => Mux551.IN4
bus_in[28] => Mux552.IN4
bus_in[28] => Mux553.IN4
bus_in[28] => Mux554.IN4
bus_in[28] => Mux555.IN4
bus_in[28] => Mux556.IN4
bus_in[28] => Mux557.IN4
bus_in[28] => Mux558.IN4
bus_in[28] => Mux559.IN4
bus_in[28] => Mux560.IN4
bus_in[28] => Mux561.IN4
bus_in[28] => Mux562.IN4
bus_in[28] => Mux563.IN4
bus_in[28] => Mux564.IN4
bus_in[28] => Mux565.IN4
bus_in[28] => Mux566.IN4
bus_in[28] => Mux567.IN4
bus_in[28] => Mux568.IN4
bus_in[28] => Mux569.IN4
bus_in[28] => Mux570.IN4
bus_in[28] => Mux571.IN4
bus_in[28] => Mux572.IN4
bus_in[28] => Mux573.IN4
bus_in[28] => Mux574.IN4
bus_in[28] => Mux575.IN4
bus_in[28] => Mux576.IN4
bus_in[28] => Mux577.IN4
bus_in[28] => Mux578.IN4
bus_in[28] => Mux579.IN4
bus_in[28] => Mux580.IN4
bus_in[28] => Mux581.IN4
bus_in[28] => Mux582.IN4
bus_in[28] => Mux583.IN4
bus_in[28] => Mux584.IN4
bus_in[28] => Mux585.IN4
bus_in[28] => Mux586.IN4
bus_in[28] => Mux587.IN4
bus_in[28] => Mux588.IN4
bus_in[28] => Mux589.IN4
bus_in[28] => Mux590.IN4
bus_in[28] => Mux591.IN4
bus_in[28] => Mux592.IN4
bus_in[28] => Mux593.IN4
bus_in[28] => Mux594.IN4
bus_in[28] => Mux595.IN4
bus_in[28] => Mux596.IN4
bus_in[28] => Mux597.IN4
bus_in[28] => Mux598.IN4
bus_in[28] => Mux599.IN4
bus_in[28] => Mux600.IN4
bus_in[28] => Mux601.IN4
bus_in[28] => Mux602.IN4
bus_in[28] => Mux603.IN4
bus_in[28] => Mux604.IN4
bus_in[28] => Mux605.IN4
bus_in[28] => Mux606.IN4
bus_in[28] => R.IN1
bus_in[29] => R.DATAB
bus_in[29] => R.DATAB
bus_in[29] => R.DATAB
bus_in[29] => R.DATAB
bus_in[29] => Mux64.IN3
bus_in[29] => Mux65.IN3
bus_in[29] => Mux66.IN3
bus_in[29] => Mux67.IN3
bus_in[29] => Mux68.IN3
bus_in[29] => Mux69.IN3
bus_in[29] => Mux70.IN3
bus_in[29] => Mux71.IN3
bus_in[29] => Mux72.IN3
bus_in[29] => Mux73.IN3
bus_in[29] => Mux74.IN3
bus_in[29] => Mux75.IN3
bus_in[29] => Mux76.IN3
bus_in[29] => Mux77.IN3
bus_in[29] => Mux78.IN3
bus_in[29] => Mux79.IN3
bus_in[29] => Mux80.IN3
bus_in[29] => Mux81.IN3
bus_in[29] => Mux82.IN3
bus_in[29] => Mux83.IN3
bus_in[29] => Mux84.IN3
bus_in[29] => Mux85.IN3
bus_in[29] => Mux86.IN3
bus_in[29] => Mux87.IN3
bus_in[29] => Mux88.IN3
bus_in[29] => Mux89.IN3
bus_in[29] => Mux90.IN3
bus_in[29] => Mux91.IN3
bus_in[29] => Mux92.IN3
bus_in[29] => Mux93.IN3
bus_in[29] => Mux94.IN3
bus_in[29] => Mux95.IN3
bus_in[29] => Mux96.IN3
bus_in[29] => Mux97.IN3
bus_in[29] => Mux98.IN3
bus_in[29] => Mux99.IN3
bus_in[29] => Mux100.IN3
bus_in[29] => Mux101.IN3
bus_in[29] => Mux102.IN3
bus_in[29] => Mux103.IN3
bus_in[29] => Mux104.IN3
bus_in[29] => Mux105.IN3
bus_in[29] => Mux106.IN3
bus_in[29] => Mux107.IN3
bus_in[29] => Mux108.IN3
bus_in[29] => Mux109.IN3
bus_in[29] => Mux110.IN3
bus_in[29] => Mux111.IN3
bus_in[29] => Mux112.IN3
bus_in[29] => Mux113.IN3
bus_in[29] => Mux114.IN3
bus_in[29] => Mux115.IN3
bus_in[29] => Mux116.IN3
bus_in[29] => Mux117.IN3
bus_in[29] => Mux118.IN3
bus_in[29] => Mux119.IN3
bus_in[29] => Mux120.IN3
bus_in[29] => Mux121.IN3
bus_in[29] => Mux122.IN3
bus_in[29] => Mux123.IN3
bus_in[29] => Mux124.IN3
bus_in[29] => Mux125.IN3
bus_in[29] => Mux126.IN3
bus_in[29] => Mux127.IN3
bus_in[29] => Mux128.IN3
bus_in[29] => Mux129.IN3
bus_in[29] => Mux130.IN3
bus_in[29] => Mux131.IN3
bus_in[29] => Mux132.IN3
bus_in[29] => Mux133.IN3
bus_in[29] => Mux134.IN3
bus_in[29] => Mux135.IN3
bus_in[29] => Mux136.IN3
bus_in[29] => Mux137.IN3
bus_in[29] => Mux138.IN3
bus_in[29] => Mux139.IN3
bus_in[29] => Mux140.IN3
bus_in[29] => Mux141.IN3
bus_in[29] => Mux142.IN3
bus_in[29] => Mux143.IN3
bus_in[29] => Mux144.IN3
bus_in[29] => Mux145.IN3
bus_in[29] => Mux146.IN3
bus_in[29] => Mux147.IN3
bus_in[29] => Mux148.IN3
bus_in[29] => Mux149.IN3
bus_in[29] => Mux150.IN3
bus_in[29] => Mux151.IN3
bus_in[29] => Mux152.IN3
bus_in[29] => Mux153.IN3
bus_in[29] => Mux154.IN3
bus_in[29] => Mux155.IN3
bus_in[29] => Mux156.IN3
bus_in[29] => Mux157.IN3
bus_in[29] => Mux158.IN3
bus_in[29] => Mux159.IN3
bus_in[29] => Mux160.IN3
bus_in[29] => Mux161.IN3
bus_in[29] => Mux162.IN3
bus_in[29] => Mux163.IN3
bus_in[29] => Mux164.IN3
bus_in[29] => Mux165.IN3
bus_in[29] => Mux166.IN3
bus_in[29] => Mux167.IN3
bus_in[29] => Mux168.IN3
bus_in[29] => Mux169.IN3
bus_in[29] => Mux170.IN3
bus_in[29] => Mux171.IN3
bus_in[29] => Mux172.IN3
bus_in[29] => Mux173.IN3
bus_in[29] => Mux174.IN3
bus_in[29] => Mux175.IN3
bus_in[29] => Mux176.IN3
bus_in[29] => Mux177.IN3
bus_in[29] => Mux178.IN3
bus_in[29] => Mux179.IN3
bus_in[29] => Mux180.IN3
bus_in[29] => Mux181.IN3
bus_in[29] => Mux182.IN3
bus_in[29] => Mux183.IN3
bus_in[29] => Mux184.IN3
bus_in[29] => Mux185.IN3
bus_in[29] => Mux186.IN3
bus_in[29] => Mux187.IN3
bus_in[29] => Mux188.IN3
bus_in[29] => Mux189.IN3
bus_in[29] => Mux190.IN3
bus_in[29] => Mux191.IN3
bus_in[29] => Mux192.IN3
bus_in[29] => Mux193.IN3
bus_in[29] => Mux194.IN3
bus_in[29] => Mux195.IN3
bus_in[29] => Mux196.IN3
bus_in[29] => Mux197.IN3
bus_in[29] => Mux198.IN3
bus_in[29] => Mux199.IN3
bus_in[29] => Mux200.IN3
bus_in[29] => Mux201.IN3
bus_in[29] => Mux202.IN3
bus_in[29] => Mux203.IN3
bus_in[29] => Mux204.IN3
bus_in[29] => Mux205.IN3
bus_in[29] => Mux206.IN3
bus_in[29] => Mux207.IN3
bus_in[29] => Mux208.IN3
bus_in[29] => Mux209.IN3
bus_in[29] => Mux210.IN3
bus_in[29] => Mux211.IN3
bus_in[29] => Mux212.IN3
bus_in[29] => Mux213.IN3
bus_in[29] => Mux214.IN3
bus_in[29] => Mux215.IN3
bus_in[29] => Mux216.IN3
bus_in[29] => Mux217.IN3
bus_in[29] => Mux218.IN3
bus_in[29] => Mux219.IN3
bus_in[29] => Mux220.IN3
bus_in[29] => Mux221.IN3
bus_in[29] => Mux222.IN3
bus_in[29] => Mux223.IN3
bus_in[29] => Mux224.IN3
bus_in[29] => Mux225.IN3
bus_in[29] => Mux226.IN3
bus_in[29] => Mux227.IN3
bus_in[29] => Mux228.IN3
bus_in[29] => Mux229.IN3
bus_in[29] => Mux230.IN3
bus_in[29] => Mux231.IN3
bus_in[29] => Mux232.IN3
bus_in[29] => Mux233.IN3
bus_in[29] => Mux234.IN3
bus_in[29] => Mux235.IN3
bus_in[29] => Mux236.IN3
bus_in[29] => Mux237.IN3
bus_in[29] => Mux238.IN3
bus_in[29] => Mux239.IN3
bus_in[29] => Mux240.IN3
bus_in[29] => Mux241.IN3
bus_in[29] => Mux242.IN3
bus_in[29] => Mux243.IN3
bus_in[29] => Mux244.IN3
bus_in[29] => Mux245.IN3
bus_in[29] => Mux246.IN3
bus_in[29] => Mux247.IN3
bus_in[29] => Mux248.IN3
bus_in[29] => Mux249.IN3
bus_in[29] => Mux250.IN3
bus_in[29] => Mux251.IN3
bus_in[29] => Mux252.IN3
bus_in[29] => Mux253.IN3
bus_in[29] => Mux254.IN3
bus_in[29] => Mux255.IN3
bus_in[29] => Mux256.IN3
bus_in[29] => Mux257.IN3
bus_in[29] => Mux258.IN3
bus_in[29] => Mux259.IN3
bus_in[29] => Mux260.IN3
bus_in[29] => Mux261.IN3
bus_in[29] => Mux262.IN3
bus_in[29] => Mux263.IN3
bus_in[29] => Mux264.IN3
bus_in[29] => Mux265.IN3
bus_in[29] => Mux266.IN3
bus_in[29] => Mux267.IN3
bus_in[29] => Mux268.IN3
bus_in[29] => Mux269.IN3
bus_in[29] => Mux270.IN3
bus_in[29] => Mux271.IN3
bus_in[29] => Mux272.IN3
bus_in[29] => Mux273.IN3
bus_in[29] => Mux274.IN3
bus_in[29] => Mux275.IN3
bus_in[29] => Mux276.IN3
bus_in[29] => Mux277.IN3
bus_in[29] => Mux278.IN3
bus_in[29] => Mux279.IN3
bus_in[29] => Mux280.IN3
bus_in[29] => Mux281.IN3
bus_in[29] => Mux282.IN3
bus_in[29] => Mux283.IN3
bus_in[29] => Mux284.IN3
bus_in[29] => Mux285.IN3
bus_in[29] => Mux286.IN3
bus_in[29] => Mux287.IN3
bus_in[29] => Mux288.IN3
bus_in[29] => Mux289.IN3
bus_in[29] => Mux290.IN3
bus_in[29] => Mux291.IN3
bus_in[29] => Mux292.IN3
bus_in[29] => Mux293.IN3
bus_in[29] => Mux294.IN3
bus_in[29] => Mux295.IN3
bus_in[29] => Mux296.IN3
bus_in[29] => Mux297.IN3
bus_in[29] => Mux298.IN3
bus_in[29] => Mux299.IN3
bus_in[29] => Mux300.IN3
bus_in[29] => Mux301.IN3
bus_in[29] => Mux302.IN3
bus_in[29] => Mux303.IN3
bus_in[29] => Mux304.IN3
bus_in[29] => Mux305.IN3
bus_in[29] => Mux306.IN3
bus_in[29] => Mux307.IN3
bus_in[29] => Mux308.IN3
bus_in[29] => Mux309.IN3
bus_in[29] => Mux310.IN3
bus_in[29] => Mux311.IN3
bus_in[29] => Mux312.IN3
bus_in[29] => Mux313.IN3
bus_in[29] => Mux314.IN3
bus_in[29] => Mux315.IN3
bus_in[29] => Mux316.IN3
bus_in[29] => Mux317.IN3
bus_in[29] => Mux318.IN3
bus_in[29] => Mux319.IN3
bus_in[29] => Mux320.IN3
bus_in[29] => Mux321.IN3
bus_in[29] => Mux322.IN3
bus_in[29] => Mux323.IN3
bus_in[29] => Mux324.IN3
bus_in[29] => Mux325.IN3
bus_in[29] => Mux326.IN3
bus_in[29] => Mux327.IN3
bus_in[29] => Mux328.IN3
bus_in[29] => Mux329.IN3
bus_in[29] => Mux330.IN3
bus_in[29] => Mux331.IN3
bus_in[29] => Mux332.IN3
bus_in[29] => Mux333.IN3
bus_in[29] => Mux334.IN3
bus_in[29] => Mux335.IN3
bus_in[29] => Mux336.IN3
bus_in[29] => Mux337.IN3
bus_in[29] => Mux338.IN3
bus_in[29] => Mux339.IN3
bus_in[29] => Mux340.IN3
bus_in[29] => Mux341.IN3
bus_in[29] => Mux342.IN3
bus_in[29] => Mux343.IN3
bus_in[29] => Mux344.IN3
bus_in[29] => Mux345.IN3
bus_in[29] => Mux346.IN3
bus_in[29] => Mux347.IN3
bus_in[29] => Mux348.IN3
bus_in[29] => Mux349.IN3
bus_in[29] => Mux350.IN3
bus_in[29] => Mux351.IN3
bus_in[29] => Mux352.IN3
bus_in[29] => Mux353.IN3
bus_in[29] => Mux354.IN3
bus_in[29] => Mux355.IN3
bus_in[29] => Mux356.IN3
bus_in[29] => Mux357.IN3
bus_in[29] => Mux358.IN3
bus_in[29] => Mux359.IN3
bus_in[29] => Mux360.IN3
bus_in[29] => Mux361.IN3
bus_in[29] => Mux362.IN3
bus_in[29] => Mux363.IN3
bus_in[29] => Mux364.IN3
bus_in[29] => Mux365.IN3
bus_in[29] => Mux366.IN3
bus_in[29] => Mux367.IN3
bus_in[29] => Mux368.IN3
bus_in[29] => Mux369.IN3
bus_in[29] => Mux370.IN3
bus_in[29] => Mux371.IN3
bus_in[29] => Mux372.IN3
bus_in[29] => Mux373.IN3
bus_in[29] => Mux374.IN3
bus_in[29] => Mux375.IN3
bus_in[29] => Mux376.IN3
bus_in[29] => Mux377.IN3
bus_in[29] => Mux378.IN3
bus_in[29] => Mux379.IN3
bus_in[29] => Mux380.IN3
bus_in[29] => Mux381.IN3
bus_in[29] => Mux382.IN3
bus_in[29] => Mux383.IN3
bus_in[29] => Mux384.IN3
bus_in[29] => Mux385.IN3
bus_in[29] => Mux386.IN3
bus_in[29] => Mux387.IN3
bus_in[29] => Mux388.IN3
bus_in[29] => Mux389.IN3
bus_in[29] => Mux390.IN3
bus_in[29] => Mux391.IN3
bus_in[29] => Mux392.IN3
bus_in[29] => Mux393.IN3
bus_in[29] => Mux394.IN3
bus_in[29] => Mux395.IN3
bus_in[29] => Mux396.IN3
bus_in[29] => Mux397.IN3
bus_in[29] => Mux398.IN3
bus_in[29] => Mux399.IN3
bus_in[29] => Mux400.IN3
bus_in[29] => Mux401.IN3
bus_in[29] => Mux402.IN3
bus_in[29] => Mux403.IN3
bus_in[29] => Mux404.IN3
bus_in[29] => Mux405.IN3
bus_in[29] => Mux406.IN3
bus_in[29] => Mux407.IN3
bus_in[29] => Mux408.IN3
bus_in[29] => Mux409.IN3
bus_in[29] => Mux410.IN3
bus_in[29] => Mux411.IN3
bus_in[29] => Mux412.IN3
bus_in[29] => Mux413.IN3
bus_in[29] => Mux414.IN3
bus_in[29] => Mux415.IN3
bus_in[29] => Mux416.IN3
bus_in[29] => Mux417.IN3
bus_in[29] => Mux418.IN3
bus_in[29] => Mux419.IN3
bus_in[29] => Mux420.IN3
bus_in[29] => Mux421.IN3
bus_in[29] => Mux422.IN3
bus_in[29] => Mux423.IN3
bus_in[29] => Mux424.IN3
bus_in[29] => Mux425.IN3
bus_in[29] => Mux426.IN3
bus_in[29] => Mux427.IN3
bus_in[29] => Mux428.IN3
bus_in[29] => Mux429.IN3
bus_in[29] => Mux430.IN3
bus_in[29] => Mux431.IN3
bus_in[29] => Mux432.IN3
bus_in[29] => Mux433.IN3
bus_in[29] => Mux434.IN3
bus_in[29] => Mux435.IN3
bus_in[29] => Mux436.IN3
bus_in[29] => Mux437.IN3
bus_in[29] => Mux438.IN3
bus_in[29] => Mux439.IN3
bus_in[29] => Mux440.IN3
bus_in[29] => Mux441.IN3
bus_in[29] => Mux442.IN3
bus_in[29] => Mux443.IN3
bus_in[29] => Mux444.IN3
bus_in[29] => Mux445.IN3
bus_in[29] => Mux446.IN3
bus_in[29] => Mux447.IN3
bus_in[29] => Mux448.IN3
bus_in[29] => Mux449.IN3
bus_in[29] => Mux450.IN3
bus_in[29] => Mux451.IN3
bus_in[29] => Mux452.IN3
bus_in[29] => Mux453.IN3
bus_in[29] => Mux454.IN3
bus_in[29] => Mux455.IN3
bus_in[29] => Mux456.IN3
bus_in[29] => Mux457.IN3
bus_in[29] => Mux458.IN3
bus_in[29] => Mux459.IN3
bus_in[29] => Mux460.IN3
bus_in[29] => Mux461.IN3
bus_in[29] => Mux462.IN3
bus_in[29] => Mux463.IN3
bus_in[29] => Mux464.IN3
bus_in[29] => Mux465.IN3
bus_in[29] => Mux466.IN3
bus_in[29] => Mux467.IN3
bus_in[29] => Mux468.IN3
bus_in[29] => Mux469.IN3
bus_in[29] => Mux470.IN3
bus_in[29] => Mux471.IN3
bus_in[29] => Mux472.IN3
bus_in[29] => Mux473.IN3
bus_in[29] => Mux474.IN3
bus_in[29] => Mux475.IN3
bus_in[29] => Mux476.IN3
bus_in[29] => Mux477.IN3
bus_in[29] => Mux478.IN3
bus_in[29] => Mux479.IN3
bus_in[29] => Mux480.IN3
bus_in[29] => Mux481.IN3
bus_in[29] => Mux482.IN3
bus_in[29] => Mux483.IN3
bus_in[29] => Mux484.IN3
bus_in[29] => Mux485.IN3
bus_in[29] => Mux486.IN3
bus_in[29] => Mux487.IN3
bus_in[29] => Mux488.IN3
bus_in[29] => Mux489.IN3
bus_in[29] => Mux490.IN3
bus_in[29] => Mux491.IN3
bus_in[29] => Mux492.IN3
bus_in[29] => Mux493.IN3
bus_in[29] => Mux494.IN3
bus_in[29] => Mux495.IN3
bus_in[29] => Mux496.IN3
bus_in[29] => Mux497.IN3
bus_in[29] => Mux498.IN3
bus_in[29] => Mux499.IN3
bus_in[29] => Mux500.IN3
bus_in[29] => Mux501.IN3
bus_in[29] => Mux502.IN3
bus_in[29] => Mux503.IN3
bus_in[29] => Mux504.IN3
bus_in[29] => Mux505.IN3
bus_in[29] => Mux506.IN3
bus_in[29] => Mux507.IN3
bus_in[29] => Mux508.IN3
bus_in[29] => Mux509.IN3
bus_in[29] => Mux510.IN3
bus_in[29] => Mux511.IN3
bus_in[29] => Mux512.IN3
bus_in[29] => Mux513.IN3
bus_in[29] => Mux514.IN3
bus_in[29] => Mux515.IN3
bus_in[29] => Mux516.IN3
bus_in[29] => Mux517.IN3
bus_in[29] => Mux518.IN3
bus_in[29] => Mux519.IN3
bus_in[29] => Mux520.IN3
bus_in[29] => Mux521.IN3
bus_in[29] => Mux522.IN3
bus_in[29] => Mux523.IN3
bus_in[29] => Mux524.IN3
bus_in[29] => Mux525.IN3
bus_in[29] => Mux526.IN3
bus_in[29] => Mux527.IN3
bus_in[29] => Mux528.IN3
bus_in[29] => Mux529.IN3
bus_in[29] => Mux530.IN2
bus_in[29] => Mux531.IN3
bus_in[29] => Mux532.IN3
bus_in[29] => Mux533.IN3
bus_in[29] => Mux534.IN3
bus_in[29] => Mux535.IN3
bus_in[29] => Mux536.IN3
bus_in[29] => Mux537.IN3
bus_in[29] => Mux538.IN3
bus_in[29] => Mux539.IN3
bus_in[29] => Mux540.IN3
bus_in[29] => Mux541.IN3
bus_in[29] => Mux542.IN3
bus_in[29] => Mux543.IN3
bus_in[29] => Mux544.IN3
bus_in[29] => Mux545.IN3
bus_in[29] => Mux546.IN3
bus_in[29] => Mux547.IN3
bus_in[29] => Mux548.IN3
bus_in[29] => Mux549.IN3
bus_in[29] => Mux550.IN3
bus_in[29] => Mux551.IN3
bus_in[29] => Mux552.IN3
bus_in[29] => Mux553.IN3
bus_in[29] => Mux554.IN3
bus_in[29] => Mux555.IN3
bus_in[29] => Mux556.IN3
bus_in[29] => Mux557.IN3
bus_in[29] => Mux558.IN3
bus_in[29] => Mux559.IN3
bus_in[29] => Mux560.IN3
bus_in[29] => Mux561.IN3
bus_in[29] => Mux562.IN3
bus_in[29] => Mux563.IN3
bus_in[29] => Mux564.IN3
bus_in[29] => Mux565.IN3
bus_in[29] => Mux566.IN3
bus_in[29] => Mux567.IN3
bus_in[29] => Mux568.IN3
bus_in[29] => Mux569.IN3
bus_in[29] => Mux570.IN3
bus_in[29] => Mux571.IN3
bus_in[29] => Mux572.IN3
bus_in[29] => Mux573.IN3
bus_in[29] => Mux574.IN3
bus_in[29] => Mux575.IN3
bus_in[29] => Mux576.IN3
bus_in[29] => Mux577.IN3
bus_in[29] => Mux578.IN3
bus_in[29] => Mux579.IN3
bus_in[29] => Mux580.IN3
bus_in[29] => Mux581.IN3
bus_in[29] => Mux582.IN3
bus_in[29] => Mux583.IN3
bus_in[29] => Mux584.IN3
bus_in[29] => Mux585.IN3
bus_in[29] => Mux586.IN3
bus_in[29] => Mux587.IN3
bus_in[29] => Mux588.IN3
bus_in[29] => Mux589.IN3
bus_in[29] => Mux590.IN3
bus_in[29] => Mux591.IN3
bus_in[29] => Mux592.IN3
bus_in[29] => Mux593.IN3
bus_in[29] => Mux594.IN3
bus_in[29] => Mux595.IN3
bus_in[29] => Mux596.IN3
bus_in[29] => Mux597.IN3
bus_in[29] => Mux598.IN3
bus_in[29] => Mux599.IN3
bus_in[29] => Mux600.IN3
bus_in[29] => Mux601.IN3
bus_in[29] => Mux602.IN3
bus_in[29] => Mux603.IN3
bus_in[29] => Mux604.IN3
bus_in[29] => Mux605.IN3
bus_in[29] => Mux606.IN3
bus_in[29] => R.IN1
bus_in[30] => R.DATAB
bus_in[30] => R.DATAB
bus_in[30] => R.DATAB
bus_in[30] => R.DATAB
bus_in[30] => Mux64.IN2
bus_in[30] => Mux65.IN2
bus_in[30] => Mux66.IN2
bus_in[30] => Mux67.IN2
bus_in[30] => Mux68.IN2
bus_in[30] => Mux69.IN2
bus_in[30] => Mux70.IN2
bus_in[30] => Mux71.IN2
bus_in[30] => Mux72.IN2
bus_in[30] => Mux73.IN2
bus_in[30] => Mux74.IN2
bus_in[30] => Mux75.IN2
bus_in[30] => Mux76.IN2
bus_in[30] => Mux77.IN2
bus_in[30] => Mux78.IN2
bus_in[30] => Mux79.IN2
bus_in[30] => Mux80.IN2
bus_in[30] => Mux81.IN2
bus_in[30] => Mux82.IN2
bus_in[30] => Mux83.IN2
bus_in[30] => Mux84.IN2
bus_in[30] => Mux85.IN2
bus_in[30] => Mux86.IN2
bus_in[30] => Mux87.IN2
bus_in[30] => Mux88.IN2
bus_in[30] => Mux89.IN2
bus_in[30] => Mux90.IN2
bus_in[30] => Mux91.IN2
bus_in[30] => Mux92.IN2
bus_in[30] => Mux93.IN2
bus_in[30] => Mux94.IN2
bus_in[30] => Mux95.IN2
bus_in[30] => Mux96.IN2
bus_in[30] => Mux97.IN2
bus_in[30] => Mux98.IN2
bus_in[30] => Mux99.IN2
bus_in[30] => Mux100.IN2
bus_in[30] => Mux101.IN2
bus_in[30] => Mux102.IN2
bus_in[30] => Mux103.IN2
bus_in[30] => Mux104.IN2
bus_in[30] => Mux105.IN2
bus_in[30] => Mux106.IN2
bus_in[30] => Mux107.IN2
bus_in[30] => Mux108.IN2
bus_in[30] => Mux109.IN2
bus_in[30] => Mux110.IN2
bus_in[30] => Mux111.IN2
bus_in[30] => Mux112.IN2
bus_in[30] => Mux113.IN2
bus_in[30] => Mux114.IN2
bus_in[30] => Mux115.IN2
bus_in[30] => Mux116.IN2
bus_in[30] => Mux117.IN2
bus_in[30] => Mux118.IN2
bus_in[30] => Mux119.IN2
bus_in[30] => Mux120.IN2
bus_in[30] => Mux121.IN2
bus_in[30] => Mux122.IN2
bus_in[30] => Mux123.IN2
bus_in[30] => Mux124.IN2
bus_in[30] => Mux125.IN2
bus_in[30] => Mux126.IN2
bus_in[30] => Mux127.IN2
bus_in[30] => Mux128.IN2
bus_in[30] => Mux129.IN2
bus_in[30] => Mux130.IN2
bus_in[30] => Mux131.IN2
bus_in[30] => Mux132.IN2
bus_in[30] => Mux133.IN2
bus_in[30] => Mux134.IN2
bus_in[30] => Mux135.IN2
bus_in[30] => Mux136.IN2
bus_in[30] => Mux137.IN2
bus_in[30] => Mux138.IN2
bus_in[30] => Mux139.IN2
bus_in[30] => Mux140.IN2
bus_in[30] => Mux141.IN2
bus_in[30] => Mux142.IN2
bus_in[30] => Mux143.IN2
bus_in[30] => Mux144.IN2
bus_in[30] => Mux145.IN2
bus_in[30] => Mux146.IN2
bus_in[30] => Mux147.IN2
bus_in[30] => Mux148.IN2
bus_in[30] => Mux149.IN2
bus_in[30] => Mux150.IN2
bus_in[30] => Mux151.IN2
bus_in[30] => Mux152.IN2
bus_in[30] => Mux153.IN2
bus_in[30] => Mux154.IN2
bus_in[30] => Mux155.IN2
bus_in[30] => Mux156.IN2
bus_in[30] => Mux157.IN2
bus_in[30] => Mux158.IN2
bus_in[30] => Mux159.IN2
bus_in[30] => Mux160.IN2
bus_in[30] => Mux161.IN2
bus_in[30] => Mux162.IN2
bus_in[30] => Mux163.IN2
bus_in[30] => Mux164.IN2
bus_in[30] => Mux165.IN2
bus_in[30] => Mux166.IN2
bus_in[30] => Mux167.IN2
bus_in[30] => Mux168.IN2
bus_in[30] => Mux169.IN2
bus_in[30] => Mux170.IN2
bus_in[30] => Mux171.IN2
bus_in[30] => Mux172.IN2
bus_in[30] => Mux173.IN2
bus_in[30] => Mux174.IN2
bus_in[30] => Mux175.IN2
bus_in[30] => Mux176.IN2
bus_in[30] => Mux177.IN2
bus_in[30] => Mux178.IN2
bus_in[30] => Mux179.IN2
bus_in[30] => Mux180.IN2
bus_in[30] => Mux181.IN2
bus_in[30] => Mux182.IN2
bus_in[30] => Mux183.IN2
bus_in[30] => Mux184.IN2
bus_in[30] => Mux185.IN2
bus_in[30] => Mux186.IN2
bus_in[30] => Mux187.IN2
bus_in[30] => Mux188.IN2
bus_in[30] => Mux189.IN2
bus_in[30] => Mux190.IN2
bus_in[30] => Mux191.IN2
bus_in[30] => Mux192.IN2
bus_in[30] => Mux193.IN2
bus_in[30] => Mux194.IN2
bus_in[30] => Mux195.IN2
bus_in[30] => Mux196.IN2
bus_in[30] => Mux197.IN2
bus_in[30] => Mux198.IN2
bus_in[30] => Mux199.IN2
bus_in[30] => Mux200.IN2
bus_in[30] => Mux201.IN2
bus_in[30] => Mux202.IN2
bus_in[30] => Mux203.IN2
bus_in[30] => Mux204.IN2
bus_in[30] => Mux205.IN2
bus_in[30] => Mux206.IN2
bus_in[30] => Mux207.IN2
bus_in[30] => Mux208.IN2
bus_in[30] => Mux209.IN2
bus_in[30] => Mux210.IN2
bus_in[30] => Mux211.IN2
bus_in[30] => Mux212.IN2
bus_in[30] => Mux213.IN2
bus_in[30] => Mux214.IN2
bus_in[30] => Mux215.IN2
bus_in[30] => Mux216.IN2
bus_in[30] => Mux217.IN2
bus_in[30] => Mux218.IN2
bus_in[30] => Mux219.IN2
bus_in[30] => Mux220.IN2
bus_in[30] => Mux221.IN2
bus_in[30] => Mux222.IN2
bus_in[30] => Mux223.IN2
bus_in[30] => Mux224.IN2
bus_in[30] => Mux225.IN2
bus_in[30] => Mux226.IN2
bus_in[30] => Mux227.IN2
bus_in[30] => Mux228.IN2
bus_in[30] => Mux229.IN2
bus_in[30] => Mux230.IN2
bus_in[30] => Mux231.IN2
bus_in[30] => Mux232.IN2
bus_in[30] => Mux233.IN2
bus_in[30] => Mux234.IN2
bus_in[30] => Mux235.IN2
bus_in[30] => Mux236.IN2
bus_in[30] => Mux237.IN2
bus_in[30] => Mux238.IN2
bus_in[30] => Mux239.IN2
bus_in[30] => Mux240.IN2
bus_in[30] => Mux241.IN2
bus_in[30] => Mux242.IN2
bus_in[30] => Mux243.IN2
bus_in[30] => Mux244.IN2
bus_in[30] => Mux245.IN2
bus_in[30] => Mux246.IN2
bus_in[30] => Mux247.IN2
bus_in[30] => Mux248.IN2
bus_in[30] => Mux249.IN2
bus_in[30] => Mux250.IN2
bus_in[30] => Mux251.IN2
bus_in[30] => Mux252.IN2
bus_in[30] => Mux253.IN2
bus_in[30] => Mux254.IN2
bus_in[30] => Mux255.IN2
bus_in[30] => Mux256.IN2
bus_in[30] => Mux257.IN2
bus_in[30] => Mux258.IN2
bus_in[30] => Mux259.IN2
bus_in[30] => Mux260.IN2
bus_in[30] => Mux261.IN2
bus_in[30] => Mux262.IN2
bus_in[30] => Mux263.IN2
bus_in[30] => Mux264.IN2
bus_in[30] => Mux265.IN2
bus_in[30] => Mux266.IN2
bus_in[30] => Mux267.IN2
bus_in[30] => Mux268.IN2
bus_in[30] => Mux269.IN2
bus_in[30] => Mux270.IN2
bus_in[30] => Mux271.IN2
bus_in[30] => Mux272.IN2
bus_in[30] => Mux273.IN2
bus_in[30] => Mux274.IN2
bus_in[30] => Mux275.IN2
bus_in[30] => Mux276.IN2
bus_in[30] => Mux277.IN2
bus_in[30] => Mux278.IN2
bus_in[30] => Mux279.IN2
bus_in[30] => Mux280.IN2
bus_in[30] => Mux281.IN2
bus_in[30] => Mux282.IN2
bus_in[30] => Mux283.IN2
bus_in[30] => Mux284.IN2
bus_in[30] => Mux285.IN2
bus_in[30] => Mux286.IN2
bus_in[30] => Mux287.IN2
bus_in[30] => Mux288.IN2
bus_in[30] => Mux289.IN2
bus_in[30] => Mux290.IN2
bus_in[30] => Mux291.IN2
bus_in[30] => Mux292.IN2
bus_in[30] => Mux293.IN2
bus_in[30] => Mux294.IN2
bus_in[30] => Mux295.IN2
bus_in[30] => Mux296.IN2
bus_in[30] => Mux297.IN2
bus_in[30] => Mux298.IN2
bus_in[30] => Mux299.IN2
bus_in[30] => Mux300.IN2
bus_in[30] => Mux301.IN2
bus_in[30] => Mux302.IN2
bus_in[30] => Mux303.IN2
bus_in[30] => Mux304.IN2
bus_in[30] => Mux305.IN2
bus_in[30] => Mux306.IN2
bus_in[30] => Mux307.IN2
bus_in[30] => Mux308.IN2
bus_in[30] => Mux309.IN2
bus_in[30] => Mux310.IN2
bus_in[30] => Mux311.IN2
bus_in[30] => Mux312.IN2
bus_in[30] => Mux313.IN2
bus_in[30] => Mux314.IN2
bus_in[30] => Mux315.IN2
bus_in[30] => Mux316.IN2
bus_in[30] => Mux317.IN2
bus_in[30] => Mux318.IN2
bus_in[30] => Mux319.IN2
bus_in[30] => Mux320.IN2
bus_in[30] => Mux321.IN2
bus_in[30] => Mux322.IN2
bus_in[30] => Mux323.IN2
bus_in[30] => Mux324.IN2
bus_in[30] => Mux325.IN2
bus_in[30] => Mux326.IN2
bus_in[30] => Mux327.IN2
bus_in[30] => Mux328.IN2
bus_in[30] => Mux329.IN2
bus_in[30] => Mux330.IN2
bus_in[30] => Mux331.IN2
bus_in[30] => Mux332.IN2
bus_in[30] => Mux333.IN2
bus_in[30] => Mux334.IN2
bus_in[30] => Mux335.IN2
bus_in[30] => Mux336.IN2
bus_in[30] => Mux337.IN2
bus_in[30] => Mux338.IN2
bus_in[30] => Mux339.IN2
bus_in[30] => Mux340.IN2
bus_in[30] => Mux341.IN2
bus_in[30] => Mux342.IN2
bus_in[30] => Mux343.IN2
bus_in[30] => Mux344.IN2
bus_in[30] => Mux345.IN2
bus_in[30] => Mux346.IN2
bus_in[30] => Mux347.IN2
bus_in[30] => Mux348.IN2
bus_in[30] => Mux349.IN2
bus_in[30] => Mux350.IN2
bus_in[30] => Mux351.IN2
bus_in[30] => Mux352.IN2
bus_in[30] => Mux353.IN2
bus_in[30] => Mux354.IN2
bus_in[30] => Mux355.IN2
bus_in[30] => Mux356.IN2
bus_in[30] => Mux357.IN2
bus_in[30] => Mux358.IN2
bus_in[30] => Mux359.IN2
bus_in[30] => Mux360.IN2
bus_in[30] => Mux361.IN2
bus_in[30] => Mux362.IN2
bus_in[30] => Mux363.IN2
bus_in[30] => Mux364.IN2
bus_in[30] => Mux365.IN2
bus_in[30] => Mux366.IN2
bus_in[30] => Mux367.IN2
bus_in[30] => Mux368.IN2
bus_in[30] => Mux369.IN2
bus_in[30] => Mux370.IN2
bus_in[30] => Mux371.IN2
bus_in[30] => Mux372.IN2
bus_in[30] => Mux373.IN2
bus_in[30] => Mux374.IN2
bus_in[30] => Mux375.IN2
bus_in[30] => Mux376.IN2
bus_in[30] => Mux377.IN2
bus_in[30] => Mux378.IN2
bus_in[30] => Mux379.IN2
bus_in[30] => Mux380.IN2
bus_in[30] => Mux381.IN2
bus_in[30] => Mux382.IN2
bus_in[30] => Mux383.IN2
bus_in[30] => Mux384.IN2
bus_in[30] => Mux385.IN2
bus_in[30] => Mux386.IN2
bus_in[30] => Mux387.IN2
bus_in[30] => Mux388.IN2
bus_in[30] => Mux389.IN2
bus_in[30] => Mux390.IN2
bus_in[30] => Mux391.IN2
bus_in[30] => Mux392.IN2
bus_in[30] => Mux393.IN2
bus_in[30] => Mux394.IN2
bus_in[30] => Mux395.IN2
bus_in[30] => Mux396.IN2
bus_in[30] => Mux397.IN2
bus_in[30] => Mux398.IN2
bus_in[30] => Mux399.IN2
bus_in[30] => Mux400.IN2
bus_in[30] => Mux401.IN2
bus_in[30] => Mux402.IN2
bus_in[30] => Mux403.IN2
bus_in[30] => Mux404.IN2
bus_in[30] => Mux405.IN2
bus_in[30] => Mux406.IN2
bus_in[30] => Mux407.IN2
bus_in[30] => Mux408.IN2
bus_in[30] => Mux409.IN2
bus_in[30] => Mux410.IN2
bus_in[30] => Mux411.IN2
bus_in[30] => Mux412.IN2
bus_in[30] => Mux413.IN2
bus_in[30] => Mux414.IN2
bus_in[30] => Mux415.IN2
bus_in[30] => Mux416.IN2
bus_in[30] => Mux417.IN2
bus_in[30] => Mux418.IN2
bus_in[30] => Mux419.IN2
bus_in[30] => Mux420.IN2
bus_in[30] => Mux421.IN2
bus_in[30] => Mux422.IN2
bus_in[30] => Mux423.IN2
bus_in[30] => Mux424.IN2
bus_in[30] => Mux425.IN2
bus_in[30] => Mux426.IN2
bus_in[30] => Mux427.IN2
bus_in[30] => Mux428.IN2
bus_in[30] => Mux429.IN2
bus_in[30] => Mux430.IN2
bus_in[30] => Mux431.IN2
bus_in[30] => Mux432.IN2
bus_in[30] => Mux433.IN2
bus_in[30] => Mux434.IN2
bus_in[30] => Mux435.IN2
bus_in[30] => Mux436.IN2
bus_in[30] => Mux437.IN2
bus_in[30] => Mux438.IN2
bus_in[30] => Mux439.IN2
bus_in[30] => Mux440.IN2
bus_in[30] => Mux441.IN2
bus_in[30] => Mux442.IN2
bus_in[30] => Mux443.IN2
bus_in[30] => Mux444.IN2
bus_in[30] => Mux445.IN2
bus_in[30] => Mux446.IN2
bus_in[30] => Mux447.IN2
bus_in[30] => Mux448.IN2
bus_in[30] => Mux449.IN2
bus_in[30] => Mux450.IN2
bus_in[30] => Mux451.IN2
bus_in[30] => Mux452.IN2
bus_in[30] => Mux453.IN2
bus_in[30] => Mux454.IN2
bus_in[30] => Mux455.IN2
bus_in[30] => Mux456.IN2
bus_in[30] => Mux457.IN2
bus_in[30] => Mux458.IN2
bus_in[30] => Mux459.IN2
bus_in[30] => Mux460.IN2
bus_in[30] => Mux461.IN2
bus_in[30] => Mux462.IN2
bus_in[30] => Mux463.IN2
bus_in[30] => Mux464.IN2
bus_in[30] => Mux465.IN2
bus_in[30] => Mux466.IN2
bus_in[30] => Mux467.IN2
bus_in[30] => Mux468.IN2
bus_in[30] => Mux469.IN2
bus_in[30] => Mux470.IN2
bus_in[30] => Mux471.IN2
bus_in[30] => Mux472.IN2
bus_in[30] => Mux473.IN2
bus_in[30] => Mux474.IN2
bus_in[30] => Mux475.IN2
bus_in[30] => Mux476.IN2
bus_in[30] => Mux477.IN2
bus_in[30] => Mux478.IN2
bus_in[30] => Mux479.IN2
bus_in[30] => Mux480.IN2
bus_in[30] => Mux481.IN2
bus_in[30] => Mux482.IN2
bus_in[30] => Mux483.IN2
bus_in[30] => Mux484.IN2
bus_in[30] => Mux485.IN2
bus_in[30] => Mux486.IN2
bus_in[30] => Mux487.IN2
bus_in[30] => Mux488.IN2
bus_in[30] => Mux489.IN2
bus_in[30] => Mux490.IN2
bus_in[30] => Mux491.IN2
bus_in[30] => Mux492.IN2
bus_in[30] => Mux493.IN2
bus_in[30] => Mux494.IN2
bus_in[30] => Mux495.IN2
bus_in[30] => Mux496.IN2
bus_in[30] => Mux497.IN2
bus_in[30] => Mux498.IN2
bus_in[30] => Mux499.IN2
bus_in[30] => Mux500.IN2
bus_in[30] => Mux501.IN2
bus_in[30] => Mux502.IN2
bus_in[30] => Mux503.IN2
bus_in[30] => Mux504.IN2
bus_in[30] => Mux505.IN2
bus_in[30] => Mux506.IN2
bus_in[30] => Mux507.IN2
bus_in[30] => Mux508.IN2
bus_in[30] => Mux509.IN2
bus_in[30] => Mux510.IN2
bus_in[30] => Mux511.IN2
bus_in[30] => Mux512.IN2
bus_in[30] => Mux513.IN2
bus_in[30] => Mux514.IN2
bus_in[30] => Mux515.IN2
bus_in[30] => Mux516.IN2
bus_in[30] => Mux517.IN2
bus_in[30] => Mux518.IN2
bus_in[30] => Mux519.IN2
bus_in[30] => Mux520.IN2
bus_in[30] => Mux521.IN2
bus_in[30] => Mux522.IN2
bus_in[30] => Mux523.IN2
bus_in[30] => Mux524.IN2
bus_in[30] => Mux525.IN2
bus_in[30] => Mux526.IN2
bus_in[30] => Mux527.IN2
bus_in[30] => Mux528.IN2
bus_in[30] => Mux529.IN2
bus_in[30] => Mux530.IN1
bus_in[30] => Mux531.IN2
bus_in[30] => Mux532.IN2
bus_in[30] => Mux533.IN2
bus_in[30] => Mux534.IN2
bus_in[30] => Mux535.IN2
bus_in[30] => Mux536.IN2
bus_in[30] => Mux537.IN2
bus_in[30] => Mux538.IN2
bus_in[30] => Mux539.IN2
bus_in[30] => Mux540.IN2
bus_in[30] => Mux541.IN2
bus_in[30] => Mux542.IN2
bus_in[30] => Mux543.IN2
bus_in[30] => Mux544.IN2
bus_in[30] => Mux545.IN2
bus_in[30] => Mux546.IN2
bus_in[30] => Mux547.IN2
bus_in[30] => Mux548.IN2
bus_in[30] => Mux549.IN2
bus_in[30] => Mux550.IN2
bus_in[30] => Mux551.IN2
bus_in[30] => Mux552.IN2
bus_in[30] => Mux553.IN2
bus_in[30] => Mux554.IN2
bus_in[30] => Mux555.IN2
bus_in[30] => Mux556.IN2
bus_in[30] => Mux557.IN2
bus_in[30] => Mux558.IN2
bus_in[30] => Mux559.IN2
bus_in[30] => Mux560.IN2
bus_in[30] => Mux561.IN2
bus_in[30] => Mux562.IN2
bus_in[30] => Mux563.IN2
bus_in[30] => Mux564.IN2
bus_in[30] => Mux565.IN2
bus_in[30] => Mux566.IN2
bus_in[30] => Mux567.IN2
bus_in[30] => Mux568.IN2
bus_in[30] => Mux569.IN2
bus_in[30] => Mux570.IN2
bus_in[30] => Mux571.IN2
bus_in[30] => Mux572.IN2
bus_in[30] => Mux573.IN2
bus_in[30] => Mux574.IN2
bus_in[30] => Mux575.IN2
bus_in[30] => Mux576.IN2
bus_in[30] => Mux577.IN2
bus_in[30] => Mux578.IN2
bus_in[30] => Mux579.IN2
bus_in[30] => Mux580.IN2
bus_in[30] => Mux581.IN2
bus_in[30] => Mux582.IN2
bus_in[30] => Mux583.IN2
bus_in[30] => Mux584.IN2
bus_in[30] => Mux585.IN2
bus_in[30] => Mux586.IN2
bus_in[30] => Mux587.IN2
bus_in[30] => Mux588.IN2
bus_in[30] => Mux589.IN2
bus_in[30] => Mux590.IN2
bus_in[30] => Mux591.IN2
bus_in[30] => Mux592.IN2
bus_in[30] => Mux593.IN2
bus_in[30] => Mux594.IN2
bus_in[30] => Mux595.IN2
bus_in[30] => Mux596.IN2
bus_in[30] => Mux597.IN2
bus_in[30] => Mux598.IN2
bus_in[30] => Mux599.IN2
bus_in[30] => Mux600.IN2
bus_in[30] => Mux601.IN2
bus_in[30] => Mux602.IN2
bus_in[30] => Mux603.IN2
bus_in[30] => Mux604.IN2
bus_in[30] => Mux605.IN2
bus_in[30] => Mux606.IN2
bus_in[30] => R.IN1
bus_in[31] => R.DATAB
bus_in[31] => R.DATAB
bus_in[31] => R.DATAB
bus_in[31] => R.DATAB
bus_in[31] => Mux64.IN1
bus_in[31] => Mux65.IN1
bus_in[31] => Mux66.IN1
bus_in[31] => Mux67.IN1
bus_in[31] => Mux68.IN1
bus_in[31] => Mux69.IN1
bus_in[31] => Mux70.IN1
bus_in[31] => Mux71.IN1
bus_in[31] => Mux72.IN1
bus_in[31] => Mux73.IN1
bus_in[31] => Mux74.IN1
bus_in[31] => Mux75.IN1
bus_in[31] => Mux76.IN1
bus_in[31] => Mux77.IN1
bus_in[31] => Mux78.IN1
bus_in[31] => Mux79.IN1
bus_in[31] => Mux80.IN1
bus_in[31] => Mux81.IN1
bus_in[31] => Mux82.IN1
bus_in[31] => Mux83.IN1
bus_in[31] => Mux84.IN1
bus_in[31] => Mux85.IN1
bus_in[31] => Mux86.IN1
bus_in[31] => Mux87.IN1
bus_in[31] => Mux88.IN1
bus_in[31] => Mux89.IN1
bus_in[31] => Mux90.IN1
bus_in[31] => Mux91.IN1
bus_in[31] => Mux92.IN1
bus_in[31] => Mux93.IN1
bus_in[31] => Mux94.IN1
bus_in[31] => Mux95.IN1
bus_in[31] => Mux96.IN1
bus_in[31] => Mux97.IN1
bus_in[31] => Mux98.IN1
bus_in[31] => Mux99.IN1
bus_in[31] => Mux100.IN1
bus_in[31] => Mux101.IN1
bus_in[31] => Mux102.IN1
bus_in[31] => Mux103.IN1
bus_in[31] => Mux104.IN1
bus_in[31] => Mux105.IN1
bus_in[31] => Mux106.IN1
bus_in[31] => Mux107.IN1
bus_in[31] => Mux108.IN1
bus_in[31] => Mux109.IN1
bus_in[31] => Mux110.IN1
bus_in[31] => Mux111.IN1
bus_in[31] => Mux112.IN1
bus_in[31] => Mux113.IN1
bus_in[31] => Mux114.IN1
bus_in[31] => Mux115.IN1
bus_in[31] => Mux116.IN1
bus_in[31] => Mux117.IN1
bus_in[31] => Mux118.IN1
bus_in[31] => Mux119.IN1
bus_in[31] => Mux120.IN1
bus_in[31] => Mux121.IN1
bus_in[31] => Mux122.IN1
bus_in[31] => Mux123.IN1
bus_in[31] => Mux124.IN1
bus_in[31] => Mux125.IN1
bus_in[31] => Mux126.IN1
bus_in[31] => Mux127.IN1
bus_in[31] => Mux128.IN1
bus_in[31] => Mux129.IN1
bus_in[31] => Mux130.IN1
bus_in[31] => Mux131.IN1
bus_in[31] => Mux132.IN1
bus_in[31] => Mux133.IN1
bus_in[31] => Mux134.IN1
bus_in[31] => Mux135.IN1
bus_in[31] => Mux136.IN1
bus_in[31] => Mux137.IN1
bus_in[31] => Mux138.IN1
bus_in[31] => Mux139.IN1
bus_in[31] => Mux140.IN1
bus_in[31] => Mux141.IN1
bus_in[31] => Mux142.IN1
bus_in[31] => Mux143.IN1
bus_in[31] => Mux144.IN1
bus_in[31] => Mux145.IN1
bus_in[31] => Mux146.IN1
bus_in[31] => Mux147.IN1
bus_in[31] => Mux148.IN1
bus_in[31] => Mux149.IN1
bus_in[31] => Mux150.IN1
bus_in[31] => Mux151.IN1
bus_in[31] => Mux152.IN1
bus_in[31] => Mux153.IN1
bus_in[31] => Mux154.IN1
bus_in[31] => Mux155.IN1
bus_in[31] => Mux156.IN1
bus_in[31] => Mux157.IN1
bus_in[31] => Mux158.IN1
bus_in[31] => Mux159.IN1
bus_in[31] => Mux160.IN1
bus_in[31] => Mux161.IN1
bus_in[31] => Mux162.IN1
bus_in[31] => Mux163.IN1
bus_in[31] => Mux164.IN1
bus_in[31] => Mux165.IN1
bus_in[31] => Mux166.IN1
bus_in[31] => Mux167.IN1
bus_in[31] => Mux168.IN1
bus_in[31] => Mux169.IN1
bus_in[31] => Mux170.IN1
bus_in[31] => Mux171.IN1
bus_in[31] => Mux172.IN1
bus_in[31] => Mux173.IN1
bus_in[31] => Mux174.IN1
bus_in[31] => Mux175.IN1
bus_in[31] => Mux176.IN1
bus_in[31] => Mux177.IN1
bus_in[31] => Mux178.IN1
bus_in[31] => Mux179.IN1
bus_in[31] => Mux180.IN1
bus_in[31] => Mux181.IN1
bus_in[31] => Mux182.IN1
bus_in[31] => Mux183.IN1
bus_in[31] => Mux184.IN1
bus_in[31] => Mux185.IN1
bus_in[31] => Mux186.IN1
bus_in[31] => Mux187.IN1
bus_in[31] => Mux188.IN1
bus_in[31] => Mux189.IN1
bus_in[31] => Mux190.IN1
bus_in[31] => Mux191.IN1
bus_in[31] => Mux192.IN1
bus_in[31] => Mux193.IN1
bus_in[31] => Mux194.IN1
bus_in[31] => Mux195.IN1
bus_in[31] => Mux196.IN1
bus_in[31] => Mux197.IN1
bus_in[31] => Mux198.IN1
bus_in[31] => Mux199.IN1
bus_in[31] => Mux200.IN1
bus_in[31] => Mux201.IN1
bus_in[31] => Mux202.IN1
bus_in[31] => Mux203.IN1
bus_in[31] => Mux204.IN1
bus_in[31] => Mux205.IN1
bus_in[31] => Mux206.IN1
bus_in[31] => Mux207.IN1
bus_in[31] => Mux208.IN1
bus_in[31] => Mux209.IN1
bus_in[31] => Mux210.IN1
bus_in[31] => Mux211.IN1
bus_in[31] => Mux212.IN1
bus_in[31] => Mux213.IN1
bus_in[31] => Mux214.IN1
bus_in[31] => Mux215.IN1
bus_in[31] => Mux216.IN1
bus_in[31] => Mux217.IN1
bus_in[31] => Mux218.IN1
bus_in[31] => Mux219.IN1
bus_in[31] => Mux220.IN1
bus_in[31] => Mux221.IN1
bus_in[31] => Mux222.IN1
bus_in[31] => Mux223.IN1
bus_in[31] => Mux224.IN1
bus_in[31] => Mux225.IN1
bus_in[31] => Mux226.IN1
bus_in[31] => Mux227.IN1
bus_in[31] => Mux228.IN1
bus_in[31] => Mux229.IN1
bus_in[31] => Mux230.IN1
bus_in[31] => Mux231.IN1
bus_in[31] => Mux232.IN1
bus_in[31] => Mux233.IN1
bus_in[31] => Mux234.IN1
bus_in[31] => Mux235.IN1
bus_in[31] => Mux236.IN1
bus_in[31] => Mux237.IN1
bus_in[31] => Mux238.IN1
bus_in[31] => Mux239.IN1
bus_in[31] => Mux240.IN1
bus_in[31] => Mux241.IN1
bus_in[31] => Mux242.IN1
bus_in[31] => Mux243.IN1
bus_in[31] => Mux244.IN1
bus_in[31] => Mux245.IN1
bus_in[31] => Mux246.IN1
bus_in[31] => Mux247.IN1
bus_in[31] => Mux248.IN1
bus_in[31] => Mux249.IN1
bus_in[31] => Mux250.IN1
bus_in[31] => Mux251.IN1
bus_in[31] => Mux252.IN1
bus_in[31] => Mux253.IN1
bus_in[31] => Mux254.IN1
bus_in[31] => Mux255.IN1
bus_in[31] => Mux256.IN1
bus_in[31] => Mux257.IN1
bus_in[31] => Mux258.IN1
bus_in[31] => Mux259.IN1
bus_in[31] => Mux260.IN1
bus_in[31] => Mux261.IN1
bus_in[31] => Mux262.IN1
bus_in[31] => Mux263.IN1
bus_in[31] => Mux264.IN1
bus_in[31] => Mux265.IN1
bus_in[31] => Mux266.IN1
bus_in[31] => Mux267.IN1
bus_in[31] => Mux268.IN1
bus_in[31] => Mux269.IN1
bus_in[31] => Mux270.IN1
bus_in[31] => Mux271.IN1
bus_in[31] => Mux272.IN1
bus_in[31] => Mux273.IN1
bus_in[31] => Mux274.IN1
bus_in[31] => Mux275.IN1
bus_in[31] => Mux276.IN1
bus_in[31] => Mux277.IN1
bus_in[31] => Mux278.IN1
bus_in[31] => Mux279.IN1
bus_in[31] => Mux280.IN1
bus_in[31] => Mux281.IN1
bus_in[31] => Mux282.IN1
bus_in[31] => Mux283.IN1
bus_in[31] => Mux284.IN1
bus_in[31] => Mux285.IN1
bus_in[31] => Mux286.IN1
bus_in[31] => Mux287.IN1
bus_in[31] => Mux288.IN1
bus_in[31] => Mux289.IN1
bus_in[31] => Mux290.IN1
bus_in[31] => Mux291.IN1
bus_in[31] => Mux292.IN1
bus_in[31] => Mux293.IN1
bus_in[31] => Mux294.IN1
bus_in[31] => Mux295.IN1
bus_in[31] => Mux296.IN1
bus_in[31] => Mux297.IN1
bus_in[31] => Mux298.IN1
bus_in[31] => Mux299.IN1
bus_in[31] => Mux300.IN1
bus_in[31] => Mux301.IN1
bus_in[31] => Mux302.IN1
bus_in[31] => Mux303.IN1
bus_in[31] => Mux304.IN1
bus_in[31] => Mux305.IN1
bus_in[31] => Mux306.IN1
bus_in[31] => Mux307.IN1
bus_in[31] => Mux308.IN1
bus_in[31] => Mux309.IN1
bus_in[31] => Mux310.IN1
bus_in[31] => Mux311.IN1
bus_in[31] => Mux312.IN1
bus_in[31] => Mux313.IN1
bus_in[31] => Mux314.IN1
bus_in[31] => Mux315.IN1
bus_in[31] => Mux316.IN1
bus_in[31] => Mux317.IN1
bus_in[31] => Mux318.IN1
bus_in[31] => Mux319.IN1
bus_in[31] => Mux320.IN1
bus_in[31] => Mux321.IN1
bus_in[31] => Mux322.IN1
bus_in[31] => Mux323.IN1
bus_in[31] => Mux324.IN1
bus_in[31] => Mux325.IN1
bus_in[31] => Mux326.IN1
bus_in[31] => Mux327.IN1
bus_in[31] => Mux328.IN1
bus_in[31] => Mux329.IN1
bus_in[31] => Mux330.IN1
bus_in[31] => Mux331.IN1
bus_in[31] => Mux332.IN1
bus_in[31] => Mux333.IN1
bus_in[31] => Mux334.IN1
bus_in[31] => Mux335.IN1
bus_in[31] => Mux336.IN1
bus_in[31] => Mux337.IN1
bus_in[31] => Mux338.IN1
bus_in[31] => Mux339.IN1
bus_in[31] => Mux340.IN1
bus_in[31] => Mux341.IN1
bus_in[31] => Mux342.IN1
bus_in[31] => Mux343.IN1
bus_in[31] => Mux344.IN1
bus_in[31] => Mux345.IN1
bus_in[31] => Mux346.IN1
bus_in[31] => Mux347.IN1
bus_in[31] => Mux348.IN1
bus_in[31] => Mux349.IN1
bus_in[31] => Mux350.IN1
bus_in[31] => Mux351.IN1
bus_in[31] => Mux352.IN1
bus_in[31] => Mux353.IN1
bus_in[31] => Mux354.IN1
bus_in[31] => Mux355.IN1
bus_in[31] => Mux356.IN1
bus_in[31] => Mux357.IN1
bus_in[31] => Mux358.IN1
bus_in[31] => Mux359.IN1
bus_in[31] => Mux360.IN1
bus_in[31] => Mux361.IN1
bus_in[31] => Mux362.IN1
bus_in[31] => Mux363.IN1
bus_in[31] => Mux364.IN1
bus_in[31] => Mux365.IN1
bus_in[31] => Mux366.IN1
bus_in[31] => Mux367.IN1
bus_in[31] => Mux368.IN1
bus_in[31] => Mux369.IN1
bus_in[31] => Mux370.IN1
bus_in[31] => Mux371.IN1
bus_in[31] => Mux372.IN1
bus_in[31] => Mux373.IN1
bus_in[31] => Mux374.IN1
bus_in[31] => Mux375.IN1
bus_in[31] => Mux376.IN1
bus_in[31] => Mux377.IN1
bus_in[31] => Mux378.IN1
bus_in[31] => Mux379.IN1
bus_in[31] => Mux380.IN1
bus_in[31] => Mux381.IN1
bus_in[31] => Mux382.IN1
bus_in[31] => Mux383.IN1
bus_in[31] => Mux384.IN1
bus_in[31] => Mux385.IN1
bus_in[31] => Mux386.IN1
bus_in[31] => Mux387.IN1
bus_in[31] => Mux388.IN1
bus_in[31] => Mux389.IN1
bus_in[31] => Mux390.IN1
bus_in[31] => Mux391.IN1
bus_in[31] => Mux392.IN1
bus_in[31] => Mux393.IN1
bus_in[31] => Mux394.IN1
bus_in[31] => Mux395.IN1
bus_in[31] => Mux396.IN1
bus_in[31] => Mux397.IN1
bus_in[31] => Mux398.IN1
bus_in[31] => Mux399.IN1
bus_in[31] => Mux400.IN1
bus_in[31] => Mux401.IN1
bus_in[31] => Mux402.IN1
bus_in[31] => Mux403.IN1
bus_in[31] => Mux404.IN1
bus_in[31] => Mux405.IN1
bus_in[31] => Mux406.IN1
bus_in[31] => Mux407.IN1
bus_in[31] => Mux408.IN1
bus_in[31] => Mux409.IN1
bus_in[31] => Mux410.IN1
bus_in[31] => Mux411.IN1
bus_in[31] => Mux412.IN1
bus_in[31] => Mux413.IN1
bus_in[31] => Mux414.IN1
bus_in[31] => Mux415.IN1
bus_in[31] => Mux416.IN1
bus_in[31] => Mux417.IN1
bus_in[31] => Mux418.IN1
bus_in[31] => Mux419.IN1
bus_in[31] => Mux420.IN1
bus_in[31] => Mux421.IN1
bus_in[31] => Mux422.IN1
bus_in[31] => Mux423.IN1
bus_in[31] => Mux424.IN1
bus_in[31] => Mux425.IN1
bus_in[31] => Mux426.IN1
bus_in[31] => Mux427.IN1
bus_in[31] => Mux428.IN1
bus_in[31] => Mux429.IN1
bus_in[31] => Mux430.IN1
bus_in[31] => Mux431.IN1
bus_in[31] => Mux432.IN1
bus_in[31] => Mux433.IN1
bus_in[31] => Mux434.IN1
bus_in[31] => Mux435.IN1
bus_in[31] => Mux436.IN1
bus_in[31] => Mux437.IN1
bus_in[31] => Mux438.IN1
bus_in[31] => Mux439.IN1
bus_in[31] => Mux440.IN1
bus_in[31] => Mux441.IN1
bus_in[31] => Mux442.IN1
bus_in[31] => Mux443.IN1
bus_in[31] => Mux444.IN1
bus_in[31] => Mux445.IN1
bus_in[31] => Mux446.IN1
bus_in[31] => Mux447.IN1
bus_in[31] => Mux448.IN1
bus_in[31] => Mux449.IN1
bus_in[31] => Mux450.IN1
bus_in[31] => Mux451.IN1
bus_in[31] => Mux452.IN1
bus_in[31] => Mux453.IN1
bus_in[31] => Mux454.IN1
bus_in[31] => Mux455.IN1
bus_in[31] => Mux456.IN1
bus_in[31] => Mux457.IN1
bus_in[31] => Mux458.IN1
bus_in[31] => Mux459.IN1
bus_in[31] => Mux460.IN1
bus_in[31] => Mux461.IN1
bus_in[31] => Mux462.IN1
bus_in[31] => Mux463.IN1
bus_in[31] => Mux464.IN1
bus_in[31] => Mux465.IN1
bus_in[31] => Mux466.IN1
bus_in[31] => Mux467.IN1
bus_in[31] => Mux468.IN1
bus_in[31] => Mux469.IN1
bus_in[31] => Mux470.IN1
bus_in[31] => Mux471.IN1
bus_in[31] => Mux472.IN1
bus_in[31] => Mux473.IN1
bus_in[31] => Mux474.IN1
bus_in[31] => Mux475.IN1
bus_in[31] => Mux476.IN1
bus_in[31] => Mux477.IN1
bus_in[31] => Mux478.IN1
bus_in[31] => Mux479.IN1
bus_in[31] => Mux480.IN1
bus_in[31] => Mux481.IN1
bus_in[31] => Mux482.IN1
bus_in[31] => Mux483.IN1
bus_in[31] => Mux484.IN1
bus_in[31] => Mux485.IN1
bus_in[31] => Mux486.IN1
bus_in[31] => Mux487.IN1
bus_in[31] => Mux488.IN1
bus_in[31] => Mux489.IN1
bus_in[31] => Mux490.IN1
bus_in[31] => Mux491.IN1
bus_in[31] => Mux492.IN1
bus_in[31] => Mux493.IN1
bus_in[31] => Mux494.IN1
bus_in[31] => Mux495.IN1
bus_in[31] => Mux496.IN1
bus_in[31] => Mux497.IN1
bus_in[31] => Mux498.IN1
bus_in[31] => Mux499.IN1
bus_in[31] => Mux500.IN1
bus_in[31] => Mux501.IN1
bus_in[31] => Mux502.IN1
bus_in[31] => Mux503.IN1
bus_in[31] => Mux504.IN1
bus_in[31] => Mux505.IN1
bus_in[31] => Mux506.IN1
bus_in[31] => Mux507.IN1
bus_in[31] => Mux508.IN1
bus_in[31] => Mux509.IN1
bus_in[31] => Mux510.IN1
bus_in[31] => Mux511.IN1
bus_in[31] => Mux512.IN1
bus_in[31] => Mux513.IN1
bus_in[31] => Mux514.IN1
bus_in[31] => Mux515.IN1
bus_in[31] => Mux516.IN1
bus_in[31] => Mux517.IN1
bus_in[31] => Mux518.IN1
bus_in[31] => Mux519.IN1
bus_in[31] => Mux520.IN1
bus_in[31] => Mux521.IN1
bus_in[31] => Mux522.IN1
bus_in[31] => Mux523.IN1
bus_in[31] => Mux524.IN1
bus_in[31] => Mux525.IN1
bus_in[31] => Mux526.IN1
bus_in[31] => Mux527.IN1
bus_in[31] => Mux528.IN1
bus_in[31] => Mux529.IN1
bus_in[31] => Mux530.IN0
bus_in[31] => Mux531.IN1
bus_in[31] => Mux532.IN1
bus_in[31] => Mux533.IN1
bus_in[31] => Mux534.IN1
bus_in[31] => Mux535.IN1
bus_in[31] => Mux536.IN1
bus_in[31] => Mux537.IN1
bus_in[31] => Mux538.IN1
bus_in[31] => Mux539.IN1
bus_in[31] => Mux540.IN1
bus_in[31] => Mux541.IN1
bus_in[31] => Mux542.IN1
bus_in[31] => Mux543.IN1
bus_in[31] => Mux544.IN1
bus_in[31] => Mux545.IN1
bus_in[31] => Mux546.IN1
bus_in[31] => Mux547.IN1
bus_in[31] => Mux548.IN1
bus_in[31] => Mux549.IN1
bus_in[31] => Mux550.IN1
bus_in[31] => Mux551.IN1
bus_in[31] => Mux552.IN1
bus_in[31] => Mux553.IN1
bus_in[31] => Mux554.IN1
bus_in[31] => Mux555.IN1
bus_in[31] => Mux556.IN1
bus_in[31] => Mux557.IN1
bus_in[31] => Mux558.IN1
bus_in[31] => Mux559.IN1
bus_in[31] => Mux560.IN1
bus_in[31] => Mux561.IN1
bus_in[31] => Mux562.IN1
bus_in[31] => Mux563.IN1
bus_in[31] => Mux564.IN1
bus_in[31] => Mux565.IN1
bus_in[31] => Mux566.IN1
bus_in[31] => Mux567.IN1
bus_in[31] => Mux568.IN1
bus_in[31] => Mux569.IN1
bus_in[31] => Mux570.IN1
bus_in[31] => Mux571.IN1
bus_in[31] => Mux572.IN1
bus_in[31] => Mux573.IN1
bus_in[31] => Mux574.IN1
bus_in[31] => Mux575.IN1
bus_in[31] => Mux576.IN1
bus_in[31] => Mux577.IN1
bus_in[31] => Mux578.IN1
bus_in[31] => Mux579.IN1
bus_in[31] => Mux580.IN1
bus_in[31] => Mux581.IN1
bus_in[31] => Mux582.IN1
bus_in[31] => Mux583.IN1
bus_in[31] => Mux584.IN1
bus_in[31] => Mux585.IN1
bus_in[31] => Mux586.IN1
bus_in[31] => Mux587.IN1
bus_in[31] => Mux588.IN1
bus_in[31] => Mux589.IN1
bus_in[31] => Mux590.IN1
bus_in[31] => Mux591.IN1
bus_in[31] => Mux592.IN1
bus_in[31] => Mux593.IN1
bus_in[31] => Mux594.IN1
bus_in[31] => Mux595.IN1
bus_in[31] => Mux596.IN1
bus_in[31] => Mux597.IN1
bus_in[31] => Mux598.IN1
bus_in[31] => Mux599.IN1
bus_in[31] => Mux600.IN1
bus_in[31] => Mux601.IN1
bus_in[31] => Mux602.IN1
bus_in[31] => Mux603.IN1
bus_in[31] => Mux604.IN1
bus_in[31] => Mux605.IN1
bus_in[31] => Mux606.IN1
bus_in[31] => R.IN1
bus_out[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
bus_out[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
bus_out[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
bus_out[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
bus_out[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
bus_out[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
bus_out[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
bus_out[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
bus_out[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
bus_out[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
bus_out[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
bus_out[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
bus_out[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
bus_out[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
bus_out[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
bus_out[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
bus_out[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
bus_out[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
bus_out[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
bus_out[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
bus_out[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
bus_out[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
bus_out[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
bus_out[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
bus_out[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
bus_out[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
bus_out[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
bus_out[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
bus_out[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
bus_out[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
bus_out[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
bus_out[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
io_store_mode <= R_io_store_mode.DB_MAX_OUTPUT_PORT_TYPE
io_addr[2] <= R[0][2].DB_MAX_OUTPUT_PORT_TYPE
io_addr[3] <= R[0][3].DB_MAX_OUTPUT_PORT_TYPE
io_addr[4] <= R[0][4].DB_MAX_OUTPUT_PORT_TYPE
io_addr[5] <= R[0][5].DB_MAX_OUTPUT_PORT_TYPE
io_addr[6] <= R[0][6].DB_MAX_OUTPUT_PORT_TYPE
io_addr[7] <= R[0][7].DB_MAX_OUTPUT_PORT_TYPE
io_addr[8] <= R[0][8].DB_MAX_OUTPUT_PORT_TYPE
io_addr[9] <= R[0][9].DB_MAX_OUTPUT_PORT_TYPE
io_addr[10] <= R[0][10].DB_MAX_OUTPUT_PORT_TYPE
io_addr[11] <= R[0][11].DB_MAX_OUTPUT_PORT_TYPE
io_addr[12] <= R[0][12].DB_MAX_OUTPUT_PORT_TYPE
io_addr[13] <= R[0][13].DB_MAX_OUTPUT_PORT_TYPE
io_addr[14] <= R[0][14].DB_MAX_OUTPUT_PORT_TYPE
io_addr[15] <= R[0][15].DB_MAX_OUTPUT_PORT_TYPE
io_addr[16] <= R[0][16].DB_MAX_OUTPUT_PORT_TYPE
io_addr[17] <= R[0][17].DB_MAX_OUTPUT_PORT_TYPE
io_addr[18] <= R[0][18].DB_MAX_OUTPUT_PORT_TYPE
io_addr[19] <= R[0][19].DB_MAX_OUTPUT_PORT_TYPE
io_addr[20] <= R[0][20].DB_MAX_OUTPUT_PORT_TYPE
io_addr[21] <= R[0][21].DB_MAX_OUTPUT_PORT_TYPE
io_addr[22] <= R[0][22].DB_MAX_OUTPUT_PORT_TYPE
io_addr[23] <= R[0][23].DB_MAX_OUTPUT_PORT_TYPE
io_addr[24] <= R[0][24].DB_MAX_OUTPUT_PORT_TYPE
io_addr[25] <= R[0][25].DB_MAX_OUTPUT_PORT_TYPE
io_addr[26] <= R[0][26].DB_MAX_OUTPUT_PORT_TYPE
io_addr[27] <= R[0][27].DB_MAX_OUTPUT_PORT_TYPE
io_addr[28] <= R[0][28].DB_MAX_OUTPUT_PORT_TYPE
io_addr[29] <= R[0][29].DB_MAX_OUTPUT_PORT_TYPE
io_request <= R_io_request.DB_MAX_OUTPUT_PORT_TYPE
io_done => R_io_done[1].DATAIN
io_bram_we => R_io_bram_wdata[31].ENA
io_bram_we => R_io_bram_wdata[30].ENA
io_bram_we => R_io_bram_wdata[29].ENA
io_bram_we => R_io_bram_wdata[28].ENA
io_bram_we => R_io_bram_wdata[27].ENA
io_bram_we => R_io_bram_wdata[26].ENA
io_bram_we => R_io_bram_wdata[25].ENA
io_bram_we => R_io_bram_wdata[24].ENA
io_bram_we => R_io_bram_wdata[23].ENA
io_bram_we => R_io_bram_wdata[22].ENA
io_bram_we => R_io_bram_wdata[21].ENA
io_bram_we => R_io_bram_wdata[20].ENA
io_bram_we => R_io_bram_wdata[19].ENA
io_bram_we => R_io_bram_wdata[18].ENA
io_bram_we => R_io_bram_wdata[17].ENA
io_bram_we => R_io_bram_wdata[16].ENA
io_bram_we => R_io_bram_wdata[15].ENA
io_bram_we => R_io_bram_wdata[14].ENA
io_bram_we => R_io_bram_wdata[13].ENA
io_bram_we => R_io_bram_wdata[12].ENA
io_bram_we => R_io_bram_wdata[11].ENA
io_bram_we => R_io_bram_wdata[10].ENA
io_bram_we => R_io_bram_wdata[9].ENA
io_bram_we => R_io_bram_wdata[8].ENA
io_bram_we => R_io_bram_wdata[7].ENA
io_bram_we => R_io_bram_wdata[6].ENA
io_bram_we => R_io_bram_wdata[5].ENA
io_bram_we => R_io_bram_wdata[4].ENA
io_bram_we => R_io_bram_wdata[3].ENA
io_bram_we => R_io_bram_wdata[2].ENA
io_bram_we => R_io_bram_wdata[1].ENA
io_bram_we => R_io_bram_wdata[0].ENA
io_bram_next => process_0.IN1
io_bram_next => process_1.IN1
io_bram_next => process_2.IN1
io_bram_next => process_3.IN1
io_bram_next => process_4.IN1
io_bram_next => process_5.IN1
io_bram_next => process_6.IN1
io_bram_next => process_7.IN1
io_bram_next => process_8.IN1
io_bram_next => process_9.IN1
io_bram_next => process_10.IN1
io_bram_next => process_11.IN1
io_bram_next => process_12.IN1
io_bram_next => process_13.IN1
io_bram_next => process_14.IN1
io_bram_next => process_15.IN1
io_bram_addr[0] => ~NO_FANOUT~
io_bram_addr[1] => ~NO_FANOUT~
io_bram_addr[2] => ~NO_FANOUT~
io_bram_addr[3] => ~NO_FANOUT~
io_bram_addr[4] => ~NO_FANOUT~
io_bram_addr[5] => ~NO_FANOUT~
io_bram_addr[6] => ~NO_FANOUT~
io_bram_addr[7] => ~NO_FANOUT~
io_bram_addr[8] => ~NO_FANOUT~
io_bram_addr[9] => ~NO_FANOUT~
io_bram_addr[10] => ~NO_FANOUT~
io_bram_addr[11] => ~NO_FANOUT~
io_bram_wdata[0] => R_io_bram_wdata[0].DATAIN
io_bram_wdata[1] => R_io_bram_wdata[1].DATAIN
io_bram_wdata[2] => R_io_bram_wdata[2].DATAIN
io_bram_wdata[3] => R_io_bram_wdata[3].DATAIN
io_bram_wdata[4] => R_io_bram_wdata[4].DATAIN
io_bram_wdata[5] => R_io_bram_wdata[5].DATAIN
io_bram_wdata[6] => R_io_bram_wdata[6].DATAIN
io_bram_wdata[7] => R_io_bram_wdata[7].DATAIN
io_bram_wdata[8] => R_io_bram_wdata[8].DATAIN
io_bram_wdata[9] => R_io_bram_wdata[9].DATAIN
io_bram_wdata[10] => R_io_bram_wdata[10].DATAIN
io_bram_wdata[11] => R_io_bram_wdata[11].DATAIN
io_bram_wdata[12] => R_io_bram_wdata[12].DATAIN
io_bram_wdata[13] => R_io_bram_wdata[13].DATAIN
io_bram_wdata[14] => R_io_bram_wdata[14].DATAIN
io_bram_wdata[15] => R_io_bram_wdata[15].DATAIN
io_bram_wdata[16] => R_io_bram_wdata[16].DATAIN
io_bram_wdata[17] => R_io_bram_wdata[17].DATAIN
io_bram_wdata[18] => R_io_bram_wdata[18].DATAIN
io_bram_wdata[19] => R_io_bram_wdata[19].DATAIN
io_bram_wdata[20] => R_io_bram_wdata[20].DATAIN
io_bram_wdata[21] => R_io_bram_wdata[21].DATAIN
io_bram_wdata[22] => R_io_bram_wdata[22].DATAIN
io_bram_wdata[23] => R_io_bram_wdata[23].DATAIN
io_bram_wdata[24] => R_io_bram_wdata[24].DATAIN
io_bram_wdata[25] => R_io_bram_wdata[25].DATAIN
io_bram_wdata[26] => R_io_bram_wdata[26].DATAIN
io_bram_wdata[27] => R_io_bram_wdata[27].DATAIN
io_bram_wdata[28] => R_io_bram_wdata[28].DATAIN
io_bram_wdata[29] => R_io_bram_wdata[29].DATAIN
io_bram_wdata[30] => R_io_bram_wdata[30].DATAIN
io_bram_wdata[31] => R_io_bram_wdata[31].DATAIN
io_bram_rdata[0] <= Mux830.DB_MAX_OUTPUT_PORT_TYPE
io_bram_rdata[1] <= Mux829.DB_MAX_OUTPUT_PORT_TYPE
io_bram_rdata[2] <= Mux828.DB_MAX_OUTPUT_PORT_TYPE
io_bram_rdata[3] <= Mux827.DB_MAX_OUTPUT_PORT_TYPE
io_bram_rdata[4] <= Mux826.DB_MAX_OUTPUT_PORT_TYPE
io_bram_rdata[5] <= Mux825.DB_MAX_OUTPUT_PORT_TYPE
io_bram_rdata[6] <= Mux824.DB_MAX_OUTPUT_PORT_TYPE
io_bram_rdata[7] <= Mux823.DB_MAX_OUTPUT_PORT_TYPE
io_bram_rdata[8] <= Mux822.DB_MAX_OUTPUT_PORT_TYPE
io_bram_rdata[9] <= Mux821.DB_MAX_OUTPUT_PORT_TYPE
io_bram_rdata[10] <= Mux820.DB_MAX_OUTPUT_PORT_TYPE
io_bram_rdata[11] <= Mux819.DB_MAX_OUTPUT_PORT_TYPE
io_bram_rdata[12] <= Mux818.DB_MAX_OUTPUT_PORT_TYPE
io_bram_rdata[13] <= Mux817.DB_MAX_OUTPUT_PORT_TYPE
io_bram_rdata[14] <= Mux816.DB_MAX_OUTPUT_PORT_TYPE
io_bram_rdata[15] <= Mux815.DB_MAX_OUTPUT_PORT_TYPE
io_bram_rdata[16] <= Mux814.DB_MAX_OUTPUT_PORT_TYPE
io_bram_rdata[17] <= Mux813.DB_MAX_OUTPUT_PORT_TYPE
io_bram_rdata[18] <= Mux812.DB_MAX_OUTPUT_PORT_TYPE
io_bram_rdata[19] <= Mux811.DB_MAX_OUTPUT_PORT_TYPE
io_bram_rdata[20] <= Mux810.DB_MAX_OUTPUT_PORT_TYPE
io_bram_rdata[21] <= Mux809.DB_MAX_OUTPUT_PORT_TYPE
io_bram_rdata[22] <= Mux808.DB_MAX_OUTPUT_PORT_TYPE
io_bram_rdata[23] <= Mux807.DB_MAX_OUTPUT_PORT_TYPE
io_bram_rdata[24] <= Mux806.DB_MAX_OUTPUT_PORT_TYPE
io_bram_rdata[25] <= Mux805.DB_MAX_OUTPUT_PORT_TYPE
io_bram_rdata[26] <= Mux804.DB_MAX_OUTPUT_PORT_TYPE
io_bram_rdata[27] <= Mux803.DB_MAX_OUTPUT_PORT_TYPE
io_bram_rdata[28] <= Mux802.DB_MAX_OUTPUT_PORT_TYPE
io_bram_rdata[29] <= Mux801.DB_MAX_OUTPUT_PORT_TYPE
io_bram_rdata[30] <= Mux800.DB_MAX_OUTPUT_PORT_TYPE
io_bram_rdata[31] <= Mux799.DB_MAX_OUTPUT_PORT_TYPE
vector_irq <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga
clock_in => ieee_adder:ieee_adder_inst.clock_in
add_sub_bit => ieee_adder:ieee_adder_inst.add_sub_bit
inputA[0] => ieee_adder:ieee_adder_inst.inputA[0]
inputA[1] => ieee_adder:ieee_adder_inst.inputA[1]
inputA[2] => ieee_adder:ieee_adder_inst.inputA[2]
inputA[3] => ieee_adder:ieee_adder_inst.inputA[3]
inputA[4] => ieee_adder:ieee_adder_inst.inputA[4]
inputA[5] => ieee_adder:ieee_adder_inst.inputA[5]
inputA[6] => ieee_adder:ieee_adder_inst.inputA[6]
inputA[7] => ieee_adder:ieee_adder_inst.inputA[7]
inputA[8] => ieee_adder:ieee_adder_inst.inputA[8]
inputA[9] => ieee_adder:ieee_adder_inst.inputA[9]
inputA[10] => ieee_adder:ieee_adder_inst.inputA[10]
inputA[11] => ieee_adder:ieee_adder_inst.inputA[11]
inputA[12] => ieee_adder:ieee_adder_inst.inputA[12]
inputA[13] => ieee_adder:ieee_adder_inst.inputA[13]
inputA[14] => ieee_adder:ieee_adder_inst.inputA[14]
inputA[15] => ieee_adder:ieee_adder_inst.inputA[15]
inputA[16] => ieee_adder:ieee_adder_inst.inputA[16]
inputA[17] => ieee_adder:ieee_adder_inst.inputA[17]
inputA[18] => ieee_adder:ieee_adder_inst.inputA[18]
inputA[19] => ieee_adder:ieee_adder_inst.inputA[19]
inputA[20] => ieee_adder:ieee_adder_inst.inputA[20]
inputA[21] => ieee_adder:ieee_adder_inst.inputA[21]
inputA[22] => ieee_adder:ieee_adder_inst.inputA[22]
inputA[23] => ieee_adder:ieee_adder_inst.inputA[23]
inputA[24] => ieee_adder:ieee_adder_inst.inputA[24]
inputA[25] => ieee_adder:ieee_adder_inst.inputA[25]
inputA[26] => ieee_adder:ieee_adder_inst.inputA[26]
inputA[27] => ieee_adder:ieee_adder_inst.inputA[27]
inputA[28] => ieee_adder:ieee_adder_inst.inputA[28]
inputA[29] => ieee_adder:ieee_adder_inst.inputA[29]
inputA[30] => ieee_adder:ieee_adder_inst.inputA[30]
inputA[31] => ieee_adder:ieee_adder_inst.inputA[31]
inputB[0] => ieee_adder:ieee_adder_inst.inputB[0]
inputB[1] => ieee_adder:ieee_adder_inst.inputB[1]
inputB[2] => ieee_adder:ieee_adder_inst.inputB[2]
inputB[3] => ieee_adder:ieee_adder_inst.inputB[3]
inputB[4] => ieee_adder:ieee_adder_inst.inputB[4]
inputB[5] => ieee_adder:ieee_adder_inst.inputB[5]
inputB[6] => ieee_adder:ieee_adder_inst.inputB[6]
inputB[7] => ieee_adder:ieee_adder_inst.inputB[7]
inputB[8] => ieee_adder:ieee_adder_inst.inputB[8]
inputB[9] => ieee_adder:ieee_adder_inst.inputB[9]
inputB[10] => ieee_adder:ieee_adder_inst.inputB[10]
inputB[11] => ieee_adder:ieee_adder_inst.inputB[11]
inputB[12] => ieee_adder:ieee_adder_inst.inputB[12]
inputB[13] => ieee_adder:ieee_adder_inst.inputB[13]
inputB[14] => ieee_adder:ieee_adder_inst.inputB[14]
inputB[15] => ieee_adder:ieee_adder_inst.inputB[15]
inputB[16] => ieee_adder:ieee_adder_inst.inputB[16]
inputB[17] => ieee_adder:ieee_adder_inst.inputB[17]
inputB[18] => ieee_adder:ieee_adder_inst.inputB[18]
inputB[19] => ieee_adder:ieee_adder_inst.inputB[19]
inputB[20] => ieee_adder:ieee_adder_inst.inputB[20]
inputB[21] => ieee_adder:ieee_adder_inst.inputB[21]
inputB[22] => ieee_adder:ieee_adder_inst.inputB[22]
inputB[23] => ieee_adder:ieee_adder_inst.inputB[23]
inputB[24] => ieee_adder:ieee_adder_inst.inputB[24]
inputB[25] => ieee_adder:ieee_adder_inst.inputB[25]
inputB[26] => ieee_adder:ieee_adder_inst.inputB[26]
inputB[27] => ieee_adder:ieee_adder_inst.inputB[27]
inputB[28] => ieee_adder:ieee_adder_inst.inputB[28]
inputB[29] => ieee_adder:ieee_adder_inst.inputB[29]
inputB[30] => ieee_adder:ieee_adder_inst.inputB[30]
inputB[31] => ieee_adder:ieee_adder_inst.inputB[31]
outputC[0] <= ieee_adder:ieee_adder_inst.outputC[0]
outputC[1] <= ieee_adder:ieee_adder_inst.outputC[1]
outputC[2] <= ieee_adder:ieee_adder_inst.outputC[2]
outputC[3] <= ieee_adder:ieee_adder_inst.outputC[3]
outputC[4] <= ieee_adder:ieee_adder_inst.outputC[4]
outputC[5] <= ieee_adder:ieee_adder_inst.outputC[5]
outputC[6] <= ieee_adder:ieee_adder_inst.outputC[6]
outputC[7] <= ieee_adder:ieee_adder_inst.outputC[7]
outputC[8] <= ieee_adder:ieee_adder_inst.outputC[8]
outputC[9] <= ieee_adder:ieee_adder_inst.outputC[9]
outputC[10] <= ieee_adder:ieee_adder_inst.outputC[10]
outputC[11] <= ieee_adder:ieee_adder_inst.outputC[11]
outputC[12] <= ieee_adder:ieee_adder_inst.outputC[12]
outputC[13] <= ieee_adder:ieee_adder_inst.outputC[13]
outputC[14] <= ieee_adder:ieee_adder_inst.outputC[14]
outputC[15] <= ieee_adder:ieee_adder_inst.outputC[15]
outputC[16] <= ieee_adder:ieee_adder_inst.outputC[16]
outputC[17] <= ieee_adder:ieee_adder_inst.outputC[17]
outputC[18] <= ieee_adder:ieee_adder_inst.outputC[18]
outputC[19] <= ieee_adder:ieee_adder_inst.outputC[19]
outputC[20] <= ieee_adder:ieee_adder_inst.outputC[20]
outputC[21] <= ieee_adder:ieee_adder_inst.outputC[21]
outputC[22] <= ieee_adder:ieee_adder_inst.outputC[22]
outputC[23] <= ieee_adder:ieee_adder_inst.outputC[23]
outputC[24] <= ieee_adder:ieee_adder_inst.outputC[24]
outputC[25] <= ieee_adder:ieee_adder_inst.outputC[25]
outputC[26] <= ieee_adder:ieee_adder_inst.outputC[26]
outputC[27] <= ieee_adder:ieee_adder_inst.outputC[27]
outputC[28] <= ieee_adder:ieee_adder_inst.outputC[28]
outputC[29] <= ieee_adder:ieee_adder_inst.outputC[29]
outputC[30] <= ieee_adder:ieee_adder_inst.outputC[30]
outputC[31] <= ieee_adder:ieee_adder_inst.outputC[31]


|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst
add_sub_bit => add_sub_bit.IN1
inputA[0] => inputA[0].IN1
inputA[1] => inputA[1].IN1
inputA[2] => inputA[2].IN1
inputA[3] => inputA[3].IN1
inputA[4] => inputA[4].IN1
inputA[5] => inputA[5].IN1
inputA[6] => inputA[6].IN1
inputA[7] => inputA[7].IN1
inputA[8] => inputA[8].IN1
inputA[9] => inputA[9].IN1
inputA[10] => inputA[10].IN1
inputA[11] => inputA[11].IN1
inputA[12] => inputA[12].IN1
inputA[13] => inputA[13].IN1
inputA[14] => inputA[14].IN1
inputA[15] => inputA[15].IN1
inputA[16] => inputA[16].IN1
inputA[17] => inputA[17].IN1
inputA[18] => inputA[18].IN1
inputA[19] => inputA[19].IN1
inputA[20] => inputA[20].IN1
inputA[21] => inputA[21].IN1
inputA[22] => inputA[22].IN1
inputA[23] => inputA[23].IN1
inputA[24] => inputA[24].IN1
inputA[25] => inputA[25].IN1
inputA[26] => inputA[26].IN1
inputA[27] => inputA[27].IN1
inputA[28] => inputA[28].IN1
inputA[29] => inputA[29].IN1
inputA[30] => inputA[30].IN1
inputA[31] => inputA[31].IN1
inputB[0] => inputB[0].IN1
inputB[1] => inputB[1].IN1
inputB[2] => inputB[2].IN1
inputB[3] => inputB[3].IN1
inputB[4] => inputB[4].IN1
inputB[5] => inputB[5].IN1
inputB[6] => inputB[6].IN1
inputB[7] => inputB[7].IN1
inputB[8] => inputB[8].IN1
inputB[9] => inputB[9].IN1
inputB[10] => inputB[10].IN1
inputB[11] => inputB[11].IN1
inputB[12] => inputB[12].IN1
inputB[13] => inputB[13].IN1
inputB[14] => inputB[14].IN1
inputB[15] => inputB[15].IN1
inputB[16] => inputB[16].IN1
inputB[17] => inputB[17].IN1
inputB[18] => inputB[18].IN1
inputB[19] => inputB[19].IN1
inputB[20] => inputB[20].IN1
inputB[21] => inputB[21].IN1
inputB[22] => inputB[22].IN1
inputB[23] => inputB[23].IN1
inputB[24] => inputB[24].IN1
inputB[25] => inputB[25].IN1
inputB[26] => inputB[26].IN1
inputB[27] => inputB[27].IN1
inputB[28] => inputB[28].IN1
inputB[29] => inputB[29].IN1
inputB[30] => inputB[30].IN1
inputB[31] => inputB[31].IN1
clock_in => s4i_out_exponent_sub[0].CLK
clock_in => s4i_out_exponent_sub[1].CLK
clock_in => s4i_out_exponent_sub[2].CLK
clock_in => s4i_out_exponent_sub[3].CLK
clock_in => s4i_out_exponent_sub[4].CLK
clock_in => s4i_out_exponent_sub[5].CLK
clock_in => s4i_out_exponent_sub[6].CLK
clock_in => s4i_out_exponent_sub[7].CLK
clock_in => s4i_out_signif_sub[-3].CLK
clock_in => s4i_out_signif_sub[-2].CLK
clock_in => s4i_out_signif_sub[-1].CLK
clock_in => s4i_out_signif_sub[0].CLK
clock_in => s4i_out_signif_sub[1].CLK
clock_in => s4i_out_signif_sub[2].CLK
clock_in => s4i_out_signif_sub[3].CLK
clock_in => s4i_out_signif_sub[4].CLK
clock_in => s4i_out_signif_sub[5].CLK
clock_in => s4i_out_signif_sub[6].CLK
clock_in => s4i_out_signif_sub[7].CLK
clock_in => s4i_out_signif_sub[8].CLK
clock_in => s4i_out_signif_sub[9].CLK
clock_in => s4i_out_signif_sub[10].CLK
clock_in => s4i_out_signif_sub[11].CLK
clock_in => s4i_out_signif_sub[12].CLK
clock_in => s4i_out_signif_sub[13].CLK
clock_in => s4i_out_signif_sub[14].CLK
clock_in => s4i_out_signif_sub[15].CLK
clock_in => s4i_out_signif_sub[16].CLK
clock_in => s4i_out_signif_sub[17].CLK
clock_in => s4i_out_signif_sub[18].CLK
clock_in => s4i_out_signif_sub[19].CLK
clock_in => s4i_out_signif_sub[20].CLK
clock_in => s4i_out_signif_sub[21].CLK
clock_in => s4i_out_signif_sub[22].CLK
clock_in => s4i_out_signif_sub[23].CLK
clock_in => s4i_out_exponent_add[0].CLK
clock_in => s4i_out_exponent_add[1].CLK
clock_in => s4i_out_exponent_add[2].CLK
clock_in => s4i_out_exponent_add[3].CLK
clock_in => s4i_out_exponent_add[4].CLK
clock_in => s4i_out_exponent_add[5].CLK
clock_in => s4i_out_exponent_add[6].CLK
clock_in => s4i_out_exponent_add[7].CLK
clock_in => s4i_out_signif_add[-3].CLK
clock_in => s4i_out_signif_add[-2].CLK
clock_in => s4i_out_signif_add[-1].CLK
clock_in => s4i_out_signif_add[0].CLK
clock_in => s4i_out_signif_add[1].CLK
clock_in => s4i_out_signif_add[2].CLK
clock_in => s4i_out_signif_add[3].CLK
clock_in => s4i_out_signif_add[4].CLK
clock_in => s4i_out_signif_add[5].CLK
clock_in => s4i_out_signif_add[6].CLK
clock_in => s4i_out_signif_add[7].CLK
clock_in => s4i_out_signif_add[8].CLK
clock_in => s4i_out_signif_add[9].CLK
clock_in => s4i_out_signif_add[10].CLK
clock_in => s4i_out_signif_add[11].CLK
clock_in => s4i_out_signif_add[12].CLK
clock_in => s4i_out_signif_add[13].CLK
clock_in => s4i_out_signif_add[14].CLK
clock_in => s4i_out_signif_add[15].CLK
clock_in => s4i_out_signif_add[16].CLK
clock_in => s4i_out_signif_add[17].CLK
clock_in => s4i_out_signif_add[18].CLK
clock_in => s4i_out_signif_add[19].CLK
clock_in => s4i_out_signif_add[20].CLK
clock_in => s4i_out_signif_add[21].CLK
clock_in => s4i_out_signif_add[22].CLK
clock_in => s4i_out_signif_add[23].CLK
clock_in => s4i_signif_nonzero.CLK
clock_in => s4i_isinfA.CLK
clock_in => s4i_isnanA.CLK
clock_in => s4i_signA.CLK
clock_in => s4i_isinfB.CLK
clock_in => s4i_isnanB.CLK
clock_in => s4i_signB.CLK
clock_in => s4i_shift_amount[0].CLK
clock_in => s4i_shift_amount[1].CLK
clock_in => s4i_shift_amount[2].CLK
clock_in => s4i_shift_amount[3].CLK
clock_in => s4i_shift_amount[4].CLK
clock_in => s4i_shift_amount[5].CLK
clock_in => s4i_shift_amount[6].CLK
clock_in => s4i_shift_amount[7].CLK
clock_in => s4i_inputA_bigger_inputB.CLK
clock_in => s3i_out_exponent_add[0].CLK
clock_in => s3i_out_exponent_add[1].CLK
clock_in => s3i_out_exponent_add[2].CLK
clock_in => s3i_out_exponent_add[3].CLK
clock_in => s3i_out_exponent_add[4].CLK
clock_in => s3i_out_exponent_add[5].CLK
clock_in => s3i_out_exponent_add[6].CLK
clock_in => s3i_out_exponent_add[7].CLK
clock_in => s3i_out_signif_add[-3].CLK
clock_in => s3i_out_signif_add[-2].CLK
clock_in => s3i_out_signif_add[-1].CLK
clock_in => s3i_out_signif_add[0].CLK
clock_in => s3i_out_signif_add[1].CLK
clock_in => s3i_out_signif_add[2].CLK
clock_in => s3i_out_signif_add[3].CLK
clock_in => s3i_out_signif_add[4].CLK
clock_in => s3i_out_signif_add[5].CLK
clock_in => s3i_out_signif_add[6].CLK
clock_in => s3i_out_signif_add[7].CLK
clock_in => s3i_out_signif_add[8].CLK
clock_in => s3i_out_signif_add[9].CLK
clock_in => s3i_out_signif_add[10].CLK
clock_in => s3i_out_signif_add[11].CLK
clock_in => s3i_out_signif_add[12].CLK
clock_in => s3i_out_signif_add[13].CLK
clock_in => s3i_out_signif_add[14].CLK
clock_in => s3i_out_signif_add[15].CLK
clock_in => s3i_out_signif_add[16].CLK
clock_in => s3i_out_signif_add[17].CLK
clock_in => s3i_out_signif_add[18].CLK
clock_in => s3i_out_signif_add[19].CLK
clock_in => s3i_out_signif_add[20].CLK
clock_in => s3i_out_signif_add[21].CLK
clock_in => s3i_out_signif_add[22].CLK
clock_in => s3i_out_signif_add[23].CLK
clock_in => s3i_signif_nonzero.CLK
clock_in => s3i_out_signif_sub_prenorm[-3].CLK
clock_in => s3i_out_signif_sub_prenorm[-2].CLK
clock_in => s3i_out_signif_sub_prenorm[-1].CLK
clock_in => s3i_out_signif_sub_prenorm[0].CLK
clock_in => s3i_out_signif_sub_prenorm[1].CLK
clock_in => s3i_out_signif_sub_prenorm[2].CLK
clock_in => s3i_out_signif_sub_prenorm[3].CLK
clock_in => s3i_out_signif_sub_prenorm[4].CLK
clock_in => s3i_out_signif_sub_prenorm[5].CLK
clock_in => s3i_out_signif_sub_prenorm[6].CLK
clock_in => s3i_out_signif_sub_prenorm[7].CLK
clock_in => s3i_out_signif_sub_prenorm[8].CLK
clock_in => s3i_out_signif_sub_prenorm[9].CLK
clock_in => s3i_out_signif_sub_prenorm[10].CLK
clock_in => s3i_out_signif_sub_prenorm[11].CLK
clock_in => s3i_out_signif_sub_prenorm[12].CLK
clock_in => s3i_out_signif_sub_prenorm[13].CLK
clock_in => s3i_out_signif_sub_prenorm[14].CLK
clock_in => s3i_out_signif_sub_prenorm[15].CLK
clock_in => s3i_out_signif_sub_prenorm[16].CLK
clock_in => s3i_out_signif_sub_prenorm[17].CLK
clock_in => s3i_out_signif_sub_prenorm[18].CLK
clock_in => s3i_out_signif_sub_prenorm[19].CLK
clock_in => s3i_out_signif_sub_prenorm[20].CLK
clock_in => s3i_out_signif_sub_prenorm[21].CLK
clock_in => s3i_out_signif_sub_prenorm[22].CLK
clock_in => s3i_out_signif_sub_prenorm[23].CLK
clock_in => s3i_big_expo[0].CLK
clock_in => s3i_big_expo[1].CLK
clock_in => s3i_big_expo[2].CLK
clock_in => s3i_big_expo[3].CLK
clock_in => s3i_big_expo[4].CLK
clock_in => s3i_big_expo[5].CLK
clock_in => s3i_big_expo[6].CLK
clock_in => s3i_big_expo[7].CLK
clock_in => s3i_isinfA.CLK
clock_in => s3i_isnanA.CLK
clock_in => s3i_signA.CLK
clock_in => s3i_isinfB.CLK
clock_in => s3i_isnanB.CLK
clock_in => s3i_signB.CLK
clock_in => s3i_shift_amount[0].CLK
clock_in => s3i_shift_amount[1].CLK
clock_in => s3i_shift_amount[2].CLK
clock_in => s3i_shift_amount[3].CLK
clock_in => s3i_shift_amount[4].CLK
clock_in => s3i_shift_amount[5].CLK
clock_in => s3i_shift_amount[6].CLK
clock_in => s3i_shift_amount[7].CLK
clock_in => s3i_inputA_bigger_inputB.CLK
clock_in => s2i_isinfA.CLK
clock_in => s2i_isnanA.CLK
clock_in => s2i_signifA[-3].CLK
clock_in => s2i_signifA[-2].CLK
clock_in => s2i_signifA[-1].CLK
clock_in => s2i_signifA[0].CLK
clock_in => s2i_signifA[1].CLK
clock_in => s2i_signifA[2].CLK
clock_in => s2i_signifA[3].CLK
clock_in => s2i_signifA[4].CLK
clock_in => s2i_signifA[5].CLK
clock_in => s2i_signifA[6].CLK
clock_in => s2i_signifA[7].CLK
clock_in => s2i_signifA[8].CLK
clock_in => s2i_signifA[9].CLK
clock_in => s2i_signifA[10].CLK
clock_in => s2i_signifA[11].CLK
clock_in => s2i_signifA[12].CLK
clock_in => s2i_signifA[13].CLK
clock_in => s2i_signifA[14].CLK
clock_in => s2i_signifA[15].CLK
clock_in => s2i_signifA[16].CLK
clock_in => s2i_signifA[17].CLK
clock_in => s2i_signifA[18].CLK
clock_in => s2i_signifA[19].CLK
clock_in => s2i_signifA[20].CLK
clock_in => s2i_signifA[21].CLK
clock_in => s2i_signifA[22].CLK
clock_in => s2i_signifA[23].CLK
clock_in => s2i_exponentA[0].CLK
clock_in => s2i_exponentA[1].CLK
clock_in => s2i_exponentA[2].CLK
clock_in => s2i_exponentA[3].CLK
clock_in => s2i_exponentA[4].CLK
clock_in => s2i_exponentA[5].CLK
clock_in => s2i_exponentA[6].CLK
clock_in => s2i_exponentA[7].CLK
clock_in => s2i_signA.CLK
clock_in => s2i_isinfB.CLK
clock_in => s2i_isnanB.CLK
clock_in => s2i_signifB[-3].CLK
clock_in => s2i_signifB[-2].CLK
clock_in => s2i_signifB[-1].CLK
clock_in => s2i_signifB[0].CLK
clock_in => s2i_signifB[1].CLK
clock_in => s2i_signifB[2].CLK
clock_in => s2i_signifB[3].CLK
clock_in => s2i_signifB[4].CLK
clock_in => s2i_signifB[5].CLK
clock_in => s2i_signifB[6].CLK
clock_in => s2i_signifB[7].CLK
clock_in => s2i_signifB[8].CLK
clock_in => s2i_signifB[9].CLK
clock_in => s2i_signifB[10].CLK
clock_in => s2i_signifB[11].CLK
clock_in => s2i_signifB[12].CLK
clock_in => s2i_signifB[13].CLK
clock_in => s2i_signifB[14].CLK
clock_in => s2i_signifB[15].CLK
clock_in => s2i_signifB[16].CLK
clock_in => s2i_signifB[17].CLK
clock_in => s2i_signifB[18].CLK
clock_in => s2i_signifB[19].CLK
clock_in => s2i_signifB[20].CLK
clock_in => s2i_signifB[21].CLK
clock_in => s2i_signifB[22].CLK
clock_in => s2i_signifB[23].CLK
clock_in => s2i_exponentB[0].CLK
clock_in => s2i_exponentB[1].CLK
clock_in => s2i_exponentB[2].CLK
clock_in => s2i_exponentB[3].CLK
clock_in => s2i_exponentB[4].CLK
clock_in => s2i_exponentB[5].CLK
clock_in => s2i_exponentB[6].CLK
clock_in => s2i_exponentB[7].CLK
clock_in => s2i_signB.CLK
clock_in => s2i_shift_amount[0].CLK
clock_in => s2i_shift_amount[1].CLK
clock_in => s2i_shift_amount[2].CLK
clock_in => s2i_shift_amount[3].CLK
clock_in => s2i_shift_amount[4].CLK
clock_in => s2i_shift_amount[5].CLK
clock_in => s2i_shift_amount[6].CLK
clock_in => s2i_shift_amount[7].CLK
clock_in => s2i_inputA_bigger_inputB.CLK
clock_in => s2i_expA_bigger_expB.CLK
outputC[0] <= ieee_adder_final:S04_ieee_adder_final.outputC
outputC[1] <= ieee_adder_final:S04_ieee_adder_final.outputC
outputC[2] <= ieee_adder_final:S04_ieee_adder_final.outputC
outputC[3] <= ieee_adder_final:S04_ieee_adder_final.outputC
outputC[4] <= ieee_adder_final:S04_ieee_adder_final.outputC
outputC[5] <= ieee_adder_final:S04_ieee_adder_final.outputC
outputC[6] <= ieee_adder_final:S04_ieee_adder_final.outputC
outputC[7] <= ieee_adder_final:S04_ieee_adder_final.outputC
outputC[8] <= ieee_adder_final:S04_ieee_adder_final.outputC
outputC[9] <= ieee_adder_final:S04_ieee_adder_final.outputC
outputC[10] <= ieee_adder_final:S04_ieee_adder_final.outputC
outputC[11] <= ieee_adder_final:S04_ieee_adder_final.outputC
outputC[12] <= ieee_adder_final:S04_ieee_adder_final.outputC
outputC[13] <= ieee_adder_final:S04_ieee_adder_final.outputC
outputC[14] <= ieee_adder_final:S04_ieee_adder_final.outputC
outputC[15] <= ieee_adder_final:S04_ieee_adder_final.outputC
outputC[16] <= ieee_adder_final:S04_ieee_adder_final.outputC
outputC[17] <= ieee_adder_final:S04_ieee_adder_final.outputC
outputC[18] <= ieee_adder_final:S04_ieee_adder_final.outputC
outputC[19] <= ieee_adder_final:S04_ieee_adder_final.outputC
outputC[20] <= ieee_adder_final:S04_ieee_adder_final.outputC
outputC[21] <= ieee_adder_final:S04_ieee_adder_final.outputC
outputC[22] <= ieee_adder_final:S04_ieee_adder_final.outputC
outputC[23] <= ieee_adder_final:S04_ieee_adder_final.outputC
outputC[24] <= ieee_adder_final:S04_ieee_adder_final.outputC
outputC[25] <= ieee_adder_final:S04_ieee_adder_final.outputC
outputC[26] <= ieee_adder_final:S04_ieee_adder_final.outputC
outputC[27] <= ieee_adder_final:S04_ieee_adder_final.outputC
outputC[28] <= ieee_adder_final:S04_ieee_adder_final.outputC
outputC[29] <= ieee_adder_final:S04_ieee_adder_final.outputC
outputC[30] <= ieee_adder_final:S04_ieee_adder_final.outputC
outputC[31] <= ieee_adder_final:S04_ieee_adder_final.outputC


|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_compare:S01_ieee_adder_compare
exponentA[0] => Add0.IN16
exponentA[0] => LessThan0.IN8
exponentA[1] => Add0.IN15
exponentA[1] => LessThan0.IN7
exponentA[2] => Add0.IN14
exponentA[2] => LessThan0.IN6
exponentA[3] => Add0.IN13
exponentA[3] => LessThan0.IN5
exponentA[4] => Add0.IN12
exponentA[4] => LessThan0.IN4
exponentA[5] => Add0.IN11
exponentA[5] => LessThan0.IN3
exponentA[6] => Add0.IN10
exponentA[6] => LessThan0.IN2
exponentA[7] => Add0.IN9
exponentA[7] => LessThan0.IN1
exponentB[0] => LessThan0.IN16
exponentB[0] => Add0.IN8
exponentB[1] => LessThan0.IN15
exponentB[1] => Add0.IN7
exponentB[2] => LessThan0.IN14
exponentB[2] => Add0.IN6
exponentB[3] => LessThan0.IN13
exponentB[3] => Add0.IN5
exponentB[4] => LessThan0.IN12
exponentB[4] => Add0.IN4
exponentB[5] => LessThan0.IN11
exponentB[5] => Add0.IN3
exponentB[6] => LessThan0.IN10
exponentB[6] => Add0.IN2
exponentB[7] => LessThan0.IN9
exponentB[7] => Add0.IN1
signifA[-3] => LessThan0.IN43
signifA[-2] => LessThan0.IN42
signifA[-1] => LessThan0.IN41
signifA[0] => LessThan0.IN40
signifA[1] => LessThan0.IN39
signifA[2] => LessThan0.IN38
signifA[3] => LessThan0.IN37
signifA[4] => LessThan0.IN36
signifA[5] => LessThan0.IN35
signifA[6] => LessThan0.IN34
signifA[7] => LessThan0.IN33
signifA[8] => LessThan0.IN32
signifA[9] => LessThan0.IN31
signifA[10] => LessThan0.IN30
signifA[11] => LessThan0.IN29
signifA[12] => LessThan0.IN28
signifA[13] => LessThan0.IN27
signifA[14] => LessThan0.IN26
signifA[15] => LessThan0.IN25
signifA[16] => LessThan0.IN24
signifA[17] => LessThan0.IN23
signifA[18] => LessThan0.IN22
signifA[19] => LessThan0.IN21
signifA[20] => LessThan0.IN20
signifA[21] => LessThan0.IN19
signifA[22] => LessThan0.IN18
signifA[23] => LessThan0.IN17
signifB[-3] => LessThan0.IN70
signifB[-2] => LessThan0.IN69
signifB[-1] => LessThan0.IN68
signifB[0] => LessThan0.IN67
signifB[1] => LessThan0.IN66
signifB[2] => LessThan0.IN65
signifB[3] => LessThan0.IN64
signifB[4] => LessThan0.IN63
signifB[5] => LessThan0.IN62
signifB[6] => LessThan0.IN61
signifB[7] => LessThan0.IN60
signifB[8] => LessThan0.IN59
signifB[9] => LessThan0.IN58
signifB[10] => LessThan0.IN57
signifB[11] => LessThan0.IN56
signifB[12] => LessThan0.IN55
signifB[13] => LessThan0.IN54
signifB[14] => LessThan0.IN53
signifB[15] => LessThan0.IN52
signifB[16] => LessThan0.IN51
signifB[17] => LessThan0.IN50
signifB[18] => LessThan0.IN49
signifB[19] => LessThan0.IN48
signifB[20] => LessThan0.IN47
signifB[21] => LessThan0.IN46
signifB[22] => LessThan0.IN45
signifB[23] => LessThan0.IN44
expA_bigger_expB <= Add0.DB_MAX_OUTPUT_PORT_TYPE
inputA_bigger_inputB <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
shift_amount[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
shift_amount[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
shift_amount[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
shift_amount[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
shift_amount[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
shift_amount[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
shift_amount[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
shift_amount[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_prepare_input:S01_ieee_adder_prepare_inputB
add_sub_bit => sign.IN0
number[0] => WideOr1.IN0
number[0] => signif[0].DATAIN
number[1] => WideOr1.IN1
number[1] => signif[1].DATAIN
number[2] => WideOr1.IN2
number[2] => signif[2].DATAIN
number[3] => WideOr1.IN3
number[3] => signif[3].DATAIN
number[4] => WideOr1.IN4
number[4] => signif[4].DATAIN
number[5] => WideOr1.IN5
number[5] => signif[5].DATAIN
number[6] => WideOr1.IN6
number[6] => signif[6].DATAIN
number[7] => WideOr1.IN7
number[7] => signif[7].DATAIN
number[8] => WideOr1.IN8
number[8] => signif[8].DATAIN
number[9] => WideOr1.IN9
number[9] => signif[9].DATAIN
number[10] => WideOr1.IN10
number[10] => signif[10].DATAIN
number[11] => WideOr1.IN11
number[11] => signif[11].DATAIN
number[12] => WideOr1.IN12
number[12] => signif[12].DATAIN
number[13] => WideOr1.IN13
number[13] => signif[13].DATAIN
number[14] => WideOr1.IN14
number[14] => signif[14].DATAIN
number[15] => WideOr1.IN15
number[15] => signif[15].DATAIN
number[16] => WideOr1.IN16
number[16] => signif[16].DATAIN
number[17] => WideOr1.IN17
number[17] => signif[17].DATAIN
number[18] => WideOr1.IN18
number[18] => signif[18].DATAIN
number[19] => WideOr1.IN19
number[19] => signif[19].DATAIN
number[20] => WideOr1.IN20
number[20] => signif[20].DATAIN
number[21] => WideOr1.IN21
number[21] => signif[21].DATAIN
number[22] => WideOr1.IN22
number[22] => signif[22].DATAIN
number[23] => WideOr0.IN0
number[23] => WideAnd0.IN0
number[23] => exponent[0].DATAIN
number[24] => WideOr0.IN1
number[24] => WideAnd0.IN1
number[24] => exponent[1].DATAIN
number[25] => WideOr0.IN2
number[25] => WideAnd0.IN2
number[25] => exponent[2].DATAIN
number[26] => WideOr0.IN3
number[26] => WideAnd0.IN3
number[26] => exponent[3].DATAIN
number[27] => WideOr0.IN4
number[27] => WideAnd0.IN4
number[27] => exponent[4].DATAIN
number[28] => WideOr0.IN5
number[28] => WideAnd0.IN5
number[28] => exponent[5].DATAIN
number[29] => WideOr0.IN6
number[29] => WideAnd0.IN6
number[29] => exponent[6].DATAIN
number[30] => WideOr0.IN7
number[30] => WideAnd0.IN7
number[30] => exponent[7].DATAIN
number[31] => sign.IN1
sign <= sign.DB_MAX_OUTPUT_PORT_TYPE
exponent[0] <= number[23].DB_MAX_OUTPUT_PORT_TYPE
exponent[1] <= number[24].DB_MAX_OUTPUT_PORT_TYPE
exponent[2] <= number[25].DB_MAX_OUTPUT_PORT_TYPE
exponent[3] <= number[26].DB_MAX_OUTPUT_PORT_TYPE
exponent[4] <= number[27].DB_MAX_OUTPUT_PORT_TYPE
exponent[5] <= number[28].DB_MAX_OUTPUT_PORT_TYPE
exponent[6] <= number[29].DB_MAX_OUTPUT_PORT_TYPE
exponent[7] <= number[30].DB_MAX_OUTPUT_PORT_TYPE
signif[-3] <= <GND>
signif[-2] <= <GND>
signif[-1] <= <GND>
signif[0] <= number[0].DB_MAX_OUTPUT_PORT_TYPE
signif[1] <= number[1].DB_MAX_OUTPUT_PORT_TYPE
signif[2] <= number[2].DB_MAX_OUTPUT_PORT_TYPE
signif[3] <= number[3].DB_MAX_OUTPUT_PORT_TYPE
signif[4] <= number[4].DB_MAX_OUTPUT_PORT_TYPE
signif[5] <= number[5].DB_MAX_OUTPUT_PORT_TYPE
signif[6] <= number[6].DB_MAX_OUTPUT_PORT_TYPE
signif[7] <= number[7].DB_MAX_OUTPUT_PORT_TYPE
signif[8] <= number[8].DB_MAX_OUTPUT_PORT_TYPE
signif[9] <= number[9].DB_MAX_OUTPUT_PORT_TYPE
signif[10] <= number[10].DB_MAX_OUTPUT_PORT_TYPE
signif[11] <= number[11].DB_MAX_OUTPUT_PORT_TYPE
signif[12] <= number[12].DB_MAX_OUTPUT_PORT_TYPE
signif[13] <= number[13].DB_MAX_OUTPUT_PORT_TYPE
signif[14] <= number[14].DB_MAX_OUTPUT_PORT_TYPE
signif[15] <= number[15].DB_MAX_OUTPUT_PORT_TYPE
signif[16] <= number[16].DB_MAX_OUTPUT_PORT_TYPE
signif[17] <= number[17].DB_MAX_OUTPUT_PORT_TYPE
signif[18] <= number[18].DB_MAX_OUTPUT_PORT_TYPE
signif[19] <= number[19].DB_MAX_OUTPUT_PORT_TYPE
signif[20] <= number[20].DB_MAX_OUTPUT_PORT_TYPE
signif[21] <= number[21].DB_MAX_OUTPUT_PORT_TYPE
signif[22] <= number[22].DB_MAX_OUTPUT_PORT_TYPE
signif[23] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
isnan <= isnan.DB_MAX_OUTPUT_PORT_TYPE
isinf <= isinf.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_prepare_input:S01_ieee_adder_prepare_inputA
add_sub_bit => sign.IN0
number[0] => WideOr1.IN0
number[0] => signif[0].DATAIN
number[1] => WideOr1.IN1
number[1] => signif[1].DATAIN
number[2] => WideOr1.IN2
number[2] => signif[2].DATAIN
number[3] => WideOr1.IN3
number[3] => signif[3].DATAIN
number[4] => WideOr1.IN4
number[4] => signif[4].DATAIN
number[5] => WideOr1.IN5
number[5] => signif[5].DATAIN
number[6] => WideOr1.IN6
number[6] => signif[6].DATAIN
number[7] => WideOr1.IN7
number[7] => signif[7].DATAIN
number[8] => WideOr1.IN8
number[8] => signif[8].DATAIN
number[9] => WideOr1.IN9
number[9] => signif[9].DATAIN
number[10] => WideOr1.IN10
number[10] => signif[10].DATAIN
number[11] => WideOr1.IN11
number[11] => signif[11].DATAIN
number[12] => WideOr1.IN12
number[12] => signif[12].DATAIN
number[13] => WideOr1.IN13
number[13] => signif[13].DATAIN
number[14] => WideOr1.IN14
number[14] => signif[14].DATAIN
number[15] => WideOr1.IN15
number[15] => signif[15].DATAIN
number[16] => WideOr1.IN16
number[16] => signif[16].DATAIN
number[17] => WideOr1.IN17
number[17] => signif[17].DATAIN
number[18] => WideOr1.IN18
number[18] => signif[18].DATAIN
number[19] => WideOr1.IN19
number[19] => signif[19].DATAIN
number[20] => WideOr1.IN20
number[20] => signif[20].DATAIN
number[21] => WideOr1.IN21
number[21] => signif[21].DATAIN
number[22] => WideOr1.IN22
number[22] => signif[22].DATAIN
number[23] => WideOr0.IN0
number[23] => WideAnd0.IN0
number[23] => exponent[0].DATAIN
number[24] => WideOr0.IN1
number[24] => WideAnd0.IN1
number[24] => exponent[1].DATAIN
number[25] => WideOr0.IN2
number[25] => WideAnd0.IN2
number[25] => exponent[2].DATAIN
number[26] => WideOr0.IN3
number[26] => WideAnd0.IN3
number[26] => exponent[3].DATAIN
number[27] => WideOr0.IN4
number[27] => WideAnd0.IN4
number[27] => exponent[4].DATAIN
number[28] => WideOr0.IN5
number[28] => WideAnd0.IN5
number[28] => exponent[5].DATAIN
number[29] => WideOr0.IN6
number[29] => WideAnd0.IN6
number[29] => exponent[6].DATAIN
number[30] => WideOr0.IN7
number[30] => WideAnd0.IN7
number[30] => exponent[7].DATAIN
number[31] => sign.IN1
sign <= sign.DB_MAX_OUTPUT_PORT_TYPE
exponent[0] <= number[23].DB_MAX_OUTPUT_PORT_TYPE
exponent[1] <= number[24].DB_MAX_OUTPUT_PORT_TYPE
exponent[2] <= number[25].DB_MAX_OUTPUT_PORT_TYPE
exponent[3] <= number[26].DB_MAX_OUTPUT_PORT_TYPE
exponent[4] <= number[27].DB_MAX_OUTPUT_PORT_TYPE
exponent[5] <= number[28].DB_MAX_OUTPUT_PORT_TYPE
exponent[6] <= number[29].DB_MAX_OUTPUT_PORT_TYPE
exponent[7] <= number[30].DB_MAX_OUTPUT_PORT_TYPE
signif[-3] <= <GND>
signif[-2] <= <GND>
signif[-1] <= <GND>
signif[0] <= number[0].DB_MAX_OUTPUT_PORT_TYPE
signif[1] <= number[1].DB_MAX_OUTPUT_PORT_TYPE
signif[2] <= number[2].DB_MAX_OUTPUT_PORT_TYPE
signif[3] <= number[3].DB_MAX_OUTPUT_PORT_TYPE
signif[4] <= number[4].DB_MAX_OUTPUT_PORT_TYPE
signif[5] <= number[5].DB_MAX_OUTPUT_PORT_TYPE
signif[6] <= number[6].DB_MAX_OUTPUT_PORT_TYPE
signif[7] <= number[7].DB_MAX_OUTPUT_PORT_TYPE
signif[8] <= number[8].DB_MAX_OUTPUT_PORT_TYPE
signif[9] <= number[9].DB_MAX_OUTPUT_PORT_TYPE
signif[10] <= number[10].DB_MAX_OUTPUT_PORT_TYPE
signif[11] <= number[11].DB_MAX_OUTPUT_PORT_TYPE
signif[12] <= number[12].DB_MAX_OUTPUT_PORT_TYPE
signif[13] <= number[13].DB_MAX_OUTPUT_PORT_TYPE
signif[14] <= number[14].DB_MAX_OUTPUT_PORT_TYPE
signif[15] <= number[15].DB_MAX_OUTPUT_PORT_TYPE
signif[16] <= number[16].DB_MAX_OUTPUT_PORT_TYPE
signif[17] <= number[17].DB_MAX_OUTPUT_PORT_TYPE
signif[18] <= number[18].DB_MAX_OUTPUT_PORT_TYPE
signif[19] <= number[19].DB_MAX_OUTPUT_PORT_TYPE
signif[20] <= number[20].DB_MAX_OUTPUT_PORT_TYPE
signif[21] <= number[21].DB_MAX_OUTPUT_PORT_TYPE
signif[22] <= number[22].DB_MAX_OUTPUT_PORT_TYPE
signif[23] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
isnan <= isnan.DB_MAX_OUTPUT_PORT_TYPE
isinf <= isinf.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_bigger_exp:S02_ieee_adder_bigger_exp
inputA_bigger_inputB => big_expo.OUTPUTSELECT
inputA_bigger_inputB => big_expo.OUTPUTSELECT
inputA_bigger_inputB => big_expo.OUTPUTSELECT
inputA_bigger_inputB => big_expo.OUTPUTSELECT
inputA_bigger_inputB => big_expo.OUTPUTSELECT
inputA_bigger_inputB => big_expo.OUTPUTSELECT
inputA_bigger_inputB => big_expo.OUTPUTSELECT
inputA_bigger_inputB => big_expo.OUTPUTSELECT
exponentA[0] => big_expo.DATAB
exponentA[1] => big_expo.DATAB
exponentA[2] => big_expo.DATAB
exponentA[3] => big_expo.DATAB
exponentA[4] => big_expo.DATAB
exponentA[5] => big_expo.DATAB
exponentA[6] => big_expo.DATAB
exponentA[7] => big_expo.DATAB
exponentB[0] => big_expo.DATAA
exponentB[1] => big_expo.DATAA
exponentB[2] => big_expo.DATAA
exponentB[3] => big_expo.DATAA
exponentB[4] => big_expo.DATAA
exponentB[5] => big_expo.DATAA
exponentB[6] => big_expo.DATAA
exponentB[7] => big_expo.DATAA
big_expo[0] <= big_expo.DB_MAX_OUTPUT_PORT_TYPE
big_expo[1] <= big_expo.DB_MAX_OUTPUT_PORT_TYPE
big_expo[2] <= big_expo.DB_MAX_OUTPUT_PORT_TYPE
big_expo[3] <= big_expo.DB_MAX_OUTPUT_PORT_TYPE
big_expo[4] <= big_expo.DB_MAX_OUTPUT_PORT_TYPE
big_expo[5] <= big_expo.DB_MAX_OUTPUT_PORT_TYPE
big_expo[6] <= big_expo.DB_MAX_OUTPUT_PORT_TYPE
big_expo[7] <= big_expo.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_shift_signif:S02_ieee_adder_shift_signif
expA_bigger_expB => signifA_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifA_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifA_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifA_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifA_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifA_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifA_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifA_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifA_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifA_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifA_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifA_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifA_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifA_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifA_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifA_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifA_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifA_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifA_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifA_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifA_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifA_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifA_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifA_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifA_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifA_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifA_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifB_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifB_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifB_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifB_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifB_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifB_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifB_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifB_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifB_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifB_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifB_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifB_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifB_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifB_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifB_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifB_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifB_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifB_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifB_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifB_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifB_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifB_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifB_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifB_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifB_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifB_shift_preswap.OUTPUTSELECT
expA_bigger_expB => signifB_shift_preswap.OUTPUTSELECT
signifA[-3] => ShiftRight0.IN35
signifA[-3] => signifA_shift_preswap.DATAB
signifA[-2] => ShiftRight0.IN34
signifA[-2] => signifA_shift_preswap.DATAB
signifA[-1] => ShiftRight0.IN33
signifA[-1] => signifA_shift_preswap.DATAB
signifA[0] => ShiftRight0.IN32
signifA[0] => signifA_shift_preswap.DATAB
signifA[1] => ShiftRight0.IN31
signifA[1] => signifA_shift_preswap.DATAB
signifA[2] => ShiftRight0.IN30
signifA[2] => signifA_shift_preswap.DATAB
signifA[3] => ShiftRight0.IN29
signifA[3] => signifA_shift_preswap.DATAB
signifA[4] => ShiftRight0.IN28
signifA[4] => signifA_shift_preswap.DATAB
signifA[5] => ShiftRight0.IN27
signifA[5] => signifA_shift_preswap.DATAB
signifA[6] => ShiftRight0.IN26
signifA[6] => signifA_shift_preswap.DATAB
signifA[7] => ShiftRight0.IN25
signifA[7] => signifA_shift_preswap.DATAB
signifA[8] => ShiftRight0.IN24
signifA[8] => signifA_shift_preswap.DATAB
signifA[9] => ShiftRight0.IN23
signifA[9] => signifA_shift_preswap.DATAB
signifA[10] => ShiftRight0.IN22
signifA[10] => signifA_shift_preswap.DATAB
signifA[11] => ShiftRight0.IN21
signifA[11] => signifA_shift_preswap.DATAB
signifA[12] => ShiftRight0.IN20
signifA[12] => signifA_shift_preswap.DATAB
signifA[13] => ShiftRight0.IN19
signifA[13] => signifA_shift_preswap.DATAB
signifA[14] => ShiftRight0.IN18
signifA[14] => signifA_shift_preswap.DATAB
signifA[15] => ShiftRight0.IN17
signifA[15] => signifA_shift_preswap.DATAB
signifA[16] => ShiftRight0.IN16
signifA[16] => signifA_shift_preswap.DATAB
signifA[17] => ShiftRight0.IN15
signifA[17] => signifA_shift_preswap.DATAB
signifA[18] => ShiftRight0.IN14
signifA[18] => signifA_shift_preswap.DATAB
signifA[19] => ShiftRight0.IN13
signifA[19] => signifA_shift_preswap.DATAB
signifA[20] => ShiftRight0.IN12
signifA[20] => signifA_shift_preswap.DATAB
signifA[21] => ShiftRight0.IN11
signifA[21] => signifA_shift_preswap.DATAB
signifA[22] => ShiftRight0.IN10
signifA[22] => signifA_shift_preswap.DATAB
signifA[23] => ShiftRight0.IN9
signifA[23] => signifA_shift_preswap.DATAB
signifB[-3] => ShiftRight1.IN27
signifB[-3] => signifB_shift_preswap.DATAA
signifB[-2] => ShiftRight1.IN26
signifB[-2] => signifB_shift_preswap.DATAA
signifB[-1] => ShiftRight1.IN25
signifB[-1] => signifB_shift_preswap.DATAA
signifB[0] => ShiftRight1.IN24
signifB[0] => signifB_shift_preswap.DATAA
signifB[1] => ShiftRight1.IN23
signifB[1] => signifB_shift_preswap.DATAA
signifB[2] => ShiftRight1.IN22
signifB[2] => signifB_shift_preswap.DATAA
signifB[3] => ShiftRight1.IN21
signifB[3] => signifB_shift_preswap.DATAA
signifB[4] => ShiftRight1.IN20
signifB[4] => signifB_shift_preswap.DATAA
signifB[5] => ShiftRight1.IN19
signifB[5] => signifB_shift_preswap.DATAA
signifB[6] => ShiftRight1.IN18
signifB[6] => signifB_shift_preswap.DATAA
signifB[7] => ShiftRight1.IN17
signifB[7] => signifB_shift_preswap.DATAA
signifB[8] => ShiftRight1.IN16
signifB[8] => signifB_shift_preswap.DATAA
signifB[9] => ShiftRight1.IN15
signifB[9] => signifB_shift_preswap.DATAA
signifB[10] => ShiftRight1.IN14
signifB[10] => signifB_shift_preswap.DATAA
signifB[11] => ShiftRight1.IN13
signifB[11] => signifB_shift_preswap.DATAA
signifB[12] => ShiftRight1.IN12
signifB[12] => signifB_shift_preswap.DATAA
signifB[13] => ShiftRight1.IN11
signifB[13] => signifB_shift_preswap.DATAA
signifB[14] => ShiftRight1.IN10
signifB[14] => signifB_shift_preswap.DATAA
signifB[15] => ShiftRight1.IN9
signifB[15] => signifB_shift_preswap.DATAA
signifB[16] => ShiftRight1.IN8
signifB[16] => signifB_shift_preswap.DATAA
signifB[17] => ShiftRight1.IN7
signifB[17] => signifB_shift_preswap.DATAA
signifB[18] => ShiftRight1.IN6
signifB[18] => signifB_shift_preswap.DATAA
signifB[19] => ShiftRight1.IN5
signifB[19] => signifB_shift_preswap.DATAA
signifB[20] => ShiftRight1.IN4
signifB[20] => signifB_shift_preswap.DATAA
signifB[21] => ShiftRight1.IN3
signifB[21] => signifB_shift_preswap.DATAA
signifB[22] => ShiftRight1.IN2
signifB[22] => signifB_shift_preswap.DATAA
signifB[23] => ShiftRight1.IN1
signifB[23] => signifB_shift_preswap.DATAA
shift_amount[0] => ShiftRight1.IN35
shift_amount[0] => Add0.IN9
shift_amount[1] => ShiftRight1.IN34
shift_amount[1] => Add0.IN8
shift_amount[2] => ShiftRight1.IN33
shift_amount[2] => Add0.IN7
shift_amount[3] => ShiftRight1.IN32
shift_amount[3] => Add0.IN6
shift_amount[4] => ShiftRight1.IN31
shift_amount[4] => Add0.IN5
shift_amount[5] => ShiftRight1.IN30
shift_amount[5] => Add0.IN4
shift_amount[6] => ShiftRight1.IN29
shift_amount[6] => Add0.IN3
shift_amount[7] => ShiftRight1.IN28
shift_amount[7] => Add0.IN2
signifA_shift_preswap[-3] <= signifA_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift_preswap[-2] <= signifA_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift_preswap[-1] <= signifA_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift_preswap[0] <= signifA_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift_preswap[1] <= signifA_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift_preswap[2] <= signifA_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift_preswap[3] <= signifA_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift_preswap[4] <= signifA_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift_preswap[5] <= signifA_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift_preswap[6] <= signifA_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift_preswap[7] <= signifA_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift_preswap[8] <= signifA_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift_preswap[9] <= signifA_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift_preswap[10] <= signifA_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift_preswap[11] <= signifA_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift_preswap[12] <= signifA_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift_preswap[13] <= signifA_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift_preswap[14] <= signifA_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift_preswap[15] <= signifA_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift_preswap[16] <= signifA_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift_preswap[17] <= signifA_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift_preswap[18] <= signifA_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift_preswap[19] <= signifA_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift_preswap[20] <= signifA_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift_preswap[21] <= signifA_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift_preswap[22] <= signifA_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift_preswap[23] <= signifA_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift_preswap[-3] <= signifB_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift_preswap[-2] <= signifB_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift_preswap[-1] <= signifB_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift_preswap[0] <= signifB_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift_preswap[1] <= signifB_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift_preswap[2] <= signifB_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift_preswap[3] <= signifB_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift_preswap[4] <= signifB_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift_preswap[5] <= signifB_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift_preswap[6] <= signifB_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift_preswap[7] <= signifB_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift_preswap[8] <= signifB_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift_preswap[9] <= signifB_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift_preswap[10] <= signifB_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift_preswap[11] <= signifB_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift_preswap[12] <= signifB_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift_preswap[13] <= signifB_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift_preswap[14] <= signifB_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift_preswap[15] <= signifB_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift_preswap[16] <= signifB_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift_preswap[17] <= signifB_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift_preswap[18] <= signifB_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift_preswap[19] <= signifB_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift_preswap[20] <= signifB_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift_preswap[21] <= signifB_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift_preswap[22] <= signifB_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift_preswap[23] <= signifB_shift_preswap.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_swap_signif:S02_ieee_adder_swap_signif
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
inputA_bigger_inputB => concat.OUTPUTSELECT
signifA_shift_preswap[-3] => concat.DATAB
signifA_shift_preswap[-3] => concat.DATAA
signifA_shift_preswap[-2] => concat.DATAB
signifA_shift_preswap[-2] => concat.DATAA
signifA_shift_preswap[-1] => concat.DATAB
signifA_shift_preswap[-1] => concat.DATAA
signifA_shift_preswap[0] => concat.DATAB
signifA_shift_preswap[0] => concat.DATAA
signifA_shift_preswap[1] => concat.DATAB
signifA_shift_preswap[1] => concat.DATAA
signifA_shift_preswap[2] => concat.DATAB
signifA_shift_preswap[2] => concat.DATAA
signifA_shift_preswap[3] => concat.DATAB
signifA_shift_preswap[3] => concat.DATAA
signifA_shift_preswap[4] => concat.DATAB
signifA_shift_preswap[4] => concat.DATAA
signifA_shift_preswap[5] => concat.DATAB
signifA_shift_preswap[5] => concat.DATAA
signifA_shift_preswap[6] => concat.DATAB
signifA_shift_preswap[6] => concat.DATAA
signifA_shift_preswap[7] => concat.DATAB
signifA_shift_preswap[7] => concat.DATAA
signifA_shift_preswap[8] => concat.DATAB
signifA_shift_preswap[8] => concat.DATAA
signifA_shift_preswap[9] => concat.DATAB
signifA_shift_preswap[9] => concat.DATAA
signifA_shift_preswap[10] => concat.DATAB
signifA_shift_preswap[10] => concat.DATAA
signifA_shift_preswap[11] => concat.DATAB
signifA_shift_preswap[11] => concat.DATAA
signifA_shift_preswap[12] => concat.DATAB
signifA_shift_preswap[12] => concat.DATAA
signifA_shift_preswap[13] => concat.DATAB
signifA_shift_preswap[13] => concat.DATAA
signifA_shift_preswap[14] => concat.DATAB
signifA_shift_preswap[14] => concat.DATAA
signifA_shift_preswap[15] => concat.DATAB
signifA_shift_preswap[15] => concat.DATAA
signifA_shift_preswap[16] => concat.DATAB
signifA_shift_preswap[16] => concat.DATAA
signifA_shift_preswap[17] => concat.DATAB
signifA_shift_preswap[17] => concat.DATAA
signifA_shift_preswap[18] => concat.DATAB
signifA_shift_preswap[18] => concat.DATAA
signifA_shift_preswap[19] => concat.DATAB
signifA_shift_preswap[19] => concat.DATAA
signifA_shift_preswap[20] => concat.DATAB
signifA_shift_preswap[20] => concat.DATAA
signifA_shift_preswap[21] => concat.DATAB
signifA_shift_preswap[21] => concat.DATAA
signifA_shift_preswap[22] => concat.DATAB
signifA_shift_preswap[22] => concat.DATAA
signifA_shift_preswap[23] => concat.DATAB
signifA_shift_preswap[23] => concat.DATAA
signifB_shift_preswap[-3] => concat.DATAA
signifB_shift_preswap[-3] => concat.DATAB
signifB_shift_preswap[-2] => concat.DATAA
signifB_shift_preswap[-2] => concat.DATAB
signifB_shift_preswap[-1] => concat.DATAA
signifB_shift_preswap[-1] => concat.DATAB
signifB_shift_preswap[0] => concat.DATAA
signifB_shift_preswap[0] => concat.DATAB
signifB_shift_preswap[1] => concat.DATAA
signifB_shift_preswap[1] => concat.DATAB
signifB_shift_preswap[2] => concat.DATAA
signifB_shift_preswap[2] => concat.DATAB
signifB_shift_preswap[3] => concat.DATAA
signifB_shift_preswap[3] => concat.DATAB
signifB_shift_preswap[4] => concat.DATAA
signifB_shift_preswap[4] => concat.DATAB
signifB_shift_preswap[5] => concat.DATAA
signifB_shift_preswap[5] => concat.DATAB
signifB_shift_preswap[6] => concat.DATAA
signifB_shift_preswap[6] => concat.DATAB
signifB_shift_preswap[7] => concat.DATAA
signifB_shift_preswap[7] => concat.DATAB
signifB_shift_preswap[8] => concat.DATAA
signifB_shift_preswap[8] => concat.DATAB
signifB_shift_preswap[9] => concat.DATAA
signifB_shift_preswap[9] => concat.DATAB
signifB_shift_preswap[10] => concat.DATAA
signifB_shift_preswap[10] => concat.DATAB
signifB_shift_preswap[11] => concat.DATAA
signifB_shift_preswap[11] => concat.DATAB
signifB_shift_preswap[12] => concat.DATAA
signifB_shift_preswap[12] => concat.DATAB
signifB_shift_preswap[13] => concat.DATAA
signifB_shift_preswap[13] => concat.DATAB
signifB_shift_preswap[14] => concat.DATAA
signifB_shift_preswap[14] => concat.DATAB
signifB_shift_preswap[15] => concat.DATAA
signifB_shift_preswap[15] => concat.DATAB
signifB_shift_preswap[16] => concat.DATAA
signifB_shift_preswap[16] => concat.DATAB
signifB_shift_preswap[17] => concat.DATAA
signifB_shift_preswap[17] => concat.DATAB
signifB_shift_preswap[18] => concat.DATAA
signifB_shift_preswap[18] => concat.DATAB
signifB_shift_preswap[19] => concat.DATAA
signifB_shift_preswap[19] => concat.DATAB
signifB_shift_preswap[20] => concat.DATAA
signifB_shift_preswap[20] => concat.DATAB
signifB_shift_preswap[21] => concat.DATAA
signifB_shift_preswap[21] => concat.DATAB
signifB_shift_preswap[22] => concat.DATAA
signifB_shift_preswap[22] => concat.DATAB
signifB_shift_preswap[23] => concat.DATAA
signifB_shift_preswap[23] => concat.DATAB
signifA_shift[-3] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift[-2] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift[-1] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift[0] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift[1] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift[2] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift[3] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift[4] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift[5] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift[6] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift[7] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift[8] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift[9] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift[10] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift[11] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift[12] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift[13] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift[14] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift[15] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift[16] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift[17] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift[18] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift[19] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift[20] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift[21] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift[22] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifA_shift[23] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift[-3] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift[-2] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift[-1] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift[0] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift[1] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift[2] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift[3] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift[4] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift[5] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift[6] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift[7] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift[8] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift[9] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift[10] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift[11] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift[12] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift[13] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift[14] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift[15] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift[16] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift[17] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift[18] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift[19] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift[20] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift[21] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift[22] <= concat.DB_MAX_OUTPUT_PORT_TYPE
signifB_shift[23] <= concat.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_opsub:S02_ieee_adder_opsub
signifA_shift[-3] => Add0.IN54
signifA_shift[-2] => Add0.IN53
signifA_shift[-1] => Add0.IN52
signifA_shift[0] => Add0.IN51
signifA_shift[1] => Add0.IN50
signifA_shift[2] => Add0.IN49
signifA_shift[3] => Add0.IN48
signifA_shift[4] => Add0.IN47
signifA_shift[5] => Add0.IN46
signifA_shift[6] => Add0.IN45
signifA_shift[7] => Add0.IN44
signifA_shift[8] => Add0.IN43
signifA_shift[9] => Add0.IN42
signifA_shift[10] => Add0.IN41
signifA_shift[11] => Add0.IN40
signifA_shift[12] => Add0.IN39
signifA_shift[13] => Add0.IN38
signifA_shift[14] => Add0.IN37
signifA_shift[15] => Add0.IN36
signifA_shift[16] => Add0.IN35
signifA_shift[17] => Add0.IN34
signifA_shift[18] => Add0.IN33
signifA_shift[19] => Add0.IN32
signifA_shift[20] => Add0.IN31
signifA_shift[21] => Add0.IN30
signifA_shift[22] => Add0.IN29
signifA_shift[23] => Add0.IN28
signifB_shift[-3] => Add0.IN27
signifB_shift[-2] => Add0.IN26
signifB_shift[-1] => Add0.IN25
signifB_shift[0] => Add0.IN24
signifB_shift[1] => Add0.IN23
signifB_shift[2] => Add0.IN22
signifB_shift[3] => Add0.IN21
signifB_shift[4] => Add0.IN20
signifB_shift[5] => Add0.IN19
signifB_shift[6] => Add0.IN18
signifB_shift[7] => Add0.IN17
signifB_shift[8] => Add0.IN16
signifB_shift[9] => Add0.IN15
signifB_shift[10] => Add0.IN14
signifB_shift[11] => Add0.IN13
signifB_shift[12] => Add0.IN12
signifB_shift[13] => Add0.IN11
signifB_shift[14] => Add0.IN10
signifB_shift[15] => Add0.IN9
signifB_shift[16] => Add0.IN8
signifB_shift[17] => Add0.IN7
signifB_shift[18] => Add0.IN6
signifB_shift[19] => Add0.IN5
signifB_shift[20] => Add0.IN4
signifB_shift[21] => Add0.IN3
signifB_shift[22] => Add0.IN2
signifB_shift[23] => Add0.IN1
big_expo[0] => ~NO_FANOUT~
big_expo[1] => ~NO_FANOUT~
big_expo[2] => ~NO_FANOUT~
big_expo[3] => ~NO_FANOUT~
big_expo[4] => ~NO_FANOUT~
big_expo[5] => ~NO_FANOUT~
big_expo[6] => ~NO_FANOUT~
big_expo[7] => ~NO_FANOUT~
out_signif_sub_prenorm[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub_prenorm[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub_prenorm[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub_prenorm[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub_prenorm[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub_prenorm[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub_prenorm[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub_prenorm[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub_prenorm[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub_prenorm[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub_prenorm[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub_prenorm[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub_prenorm[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub_prenorm[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub_prenorm[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub_prenorm[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub_prenorm[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub_prenorm[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub_prenorm[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub_prenorm[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub_prenorm[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub_prenorm[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub_prenorm[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub_prenorm[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub_prenorm[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub_prenorm[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub_prenorm[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
signif_nonzero <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_opadd:S02_ieee_adder_opadd
signifA_shift[-3] => Add0.IN27
signifA_shift[-2] => Add0.IN26
signifA_shift[-1] => Add0.IN25
signifA_shift[0] => Add0.IN24
signifA_shift[1] => Add0.IN23
signifA_shift[2] => Add0.IN22
signifA_shift[3] => Add0.IN21
signifA_shift[4] => Add0.IN20
signifA_shift[5] => Add0.IN19
signifA_shift[6] => Add0.IN18
signifA_shift[7] => Add0.IN17
signifA_shift[8] => Add0.IN16
signifA_shift[9] => Add0.IN15
signifA_shift[10] => Add0.IN14
signifA_shift[11] => Add0.IN13
signifA_shift[12] => Add0.IN12
signifA_shift[13] => Add0.IN11
signifA_shift[14] => Add0.IN10
signifA_shift[15] => Add0.IN9
signifA_shift[16] => Add0.IN8
signifA_shift[17] => Add0.IN7
signifA_shift[18] => Add0.IN6
signifA_shift[19] => Add0.IN5
signifA_shift[20] => Add0.IN4
signifA_shift[21] => Add0.IN3
signifA_shift[22] => Add0.IN2
signifA_shift[23] => Add0.IN1
signifB_shift[-3] => Add0.IN54
signifB_shift[-2] => Add0.IN53
signifB_shift[-1] => Add0.IN52
signifB_shift[0] => Add0.IN51
signifB_shift[1] => Add0.IN50
signifB_shift[2] => Add0.IN49
signifB_shift[3] => Add0.IN48
signifB_shift[4] => Add0.IN47
signifB_shift[5] => Add0.IN46
signifB_shift[6] => Add0.IN45
signifB_shift[7] => Add0.IN44
signifB_shift[8] => Add0.IN43
signifB_shift[9] => Add0.IN42
signifB_shift[10] => Add0.IN41
signifB_shift[11] => Add0.IN40
signifB_shift[12] => Add0.IN39
signifB_shift[13] => Add0.IN38
signifB_shift[14] => Add0.IN37
signifB_shift[15] => Add0.IN36
signifB_shift[16] => Add0.IN35
signifB_shift[17] => Add0.IN34
signifB_shift[18] => Add0.IN33
signifB_shift[19] => Add0.IN32
signifB_shift[20] => Add0.IN31
signifB_shift[21] => Add0.IN30
signifB_shift[22] => Add0.IN29
signifB_shift[23] => Add0.IN28
big_expo[0] => concat.DATAA
big_expo[0] => Add1.IN0
big_expo[1] => concat.DATAA
big_expo[1] => Add1.IN8
big_expo[2] => concat.DATAA
big_expo[2] => Add1.IN7
big_expo[3] => concat.DATAA
big_expo[3] => Add1.IN6
big_expo[4] => concat.DATAA
big_expo[4] => Add1.IN5
big_expo[5] => concat.DATAA
big_expo[5] => Add1.IN4
big_expo[6] => concat.DATAA
big_expo[6] => Add1.IN3
big_expo[7] => concat.DATAA
big_expo[7] => Add1.IN2
out_signif_add[-3] <= out_signif_add.DB_MAX_OUTPUT_PORT_TYPE
out_signif_add[-2] <= out_signif_add.DB_MAX_OUTPUT_PORT_TYPE
out_signif_add[-1] <= out_signif_add.DB_MAX_OUTPUT_PORT_TYPE
out_signif_add[0] <= out_signif_add.DB_MAX_OUTPUT_PORT_TYPE
out_signif_add[1] <= out_signif_add.DB_MAX_OUTPUT_PORT_TYPE
out_signif_add[2] <= out_signif_add.DB_MAX_OUTPUT_PORT_TYPE
out_signif_add[3] <= out_signif_add.DB_MAX_OUTPUT_PORT_TYPE
out_signif_add[4] <= out_signif_add.DB_MAX_OUTPUT_PORT_TYPE
out_signif_add[5] <= out_signif_add.DB_MAX_OUTPUT_PORT_TYPE
out_signif_add[6] <= out_signif_add.DB_MAX_OUTPUT_PORT_TYPE
out_signif_add[7] <= out_signif_add.DB_MAX_OUTPUT_PORT_TYPE
out_signif_add[8] <= out_signif_add.DB_MAX_OUTPUT_PORT_TYPE
out_signif_add[9] <= out_signif_add.DB_MAX_OUTPUT_PORT_TYPE
out_signif_add[10] <= out_signif_add.DB_MAX_OUTPUT_PORT_TYPE
out_signif_add[11] <= out_signif_add.DB_MAX_OUTPUT_PORT_TYPE
out_signif_add[12] <= out_signif_add.DB_MAX_OUTPUT_PORT_TYPE
out_signif_add[13] <= out_signif_add.DB_MAX_OUTPUT_PORT_TYPE
out_signif_add[14] <= out_signif_add.DB_MAX_OUTPUT_PORT_TYPE
out_signif_add[15] <= out_signif_add.DB_MAX_OUTPUT_PORT_TYPE
out_signif_add[16] <= out_signif_add.DB_MAX_OUTPUT_PORT_TYPE
out_signif_add[17] <= out_signif_add.DB_MAX_OUTPUT_PORT_TYPE
out_signif_add[18] <= out_signif_add.DB_MAX_OUTPUT_PORT_TYPE
out_signif_add[19] <= out_signif_add.DB_MAX_OUTPUT_PORT_TYPE
out_signif_add[20] <= out_signif_add.DB_MAX_OUTPUT_PORT_TYPE
out_signif_add[21] <= out_signif_add.DB_MAX_OUTPUT_PORT_TYPE
out_signif_add[22] <= out_signif_add.DB_MAX_OUTPUT_PORT_TYPE
out_signif_add[23] <= out_signif_add.DB_MAX_OUTPUT_PORT_TYPE
out_exponent_add[0] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_exponent_add[1] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_exponent_add[2] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_exponent_add[3] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_exponent_add[4] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_exponent_add[5] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_exponent_add[6] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_exponent_add[7] <= concat.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_normalize_sub:S03_ieee_adder_normalize_sub
out_signif_sub_prenorm[-3] => normalize5.IN1
out_signif_sub_prenorm[-3] => ShiftLeft0.IN27
out_signif_sub_prenorm[-3] => ShiftLeft1.IN59
out_signif_sub_prenorm[-2] => normalize5.IN1
out_signif_sub_prenorm[-2] => normalize5.IN1
out_signif_sub_prenorm[-2] => ShiftLeft0.IN26
out_signif_sub_prenorm[-2] => ShiftLeft1.IN58
out_signif_sub_prenorm[-1] => normalize5.IN1
out_signif_sub_prenorm[-1] => normalize5.IN1
out_signif_sub_prenorm[-1] => ShiftLeft0.IN25
out_signif_sub_prenorm[-1] => ShiftLeft1.IN57
out_signif_sub_prenorm[0] => normalize5.IN1
out_signif_sub_prenorm[0] => normalize5.IN1
out_signif_sub_prenorm[0] => ShiftLeft0.IN24
out_signif_sub_prenorm[0] => ShiftLeft1.IN56
out_signif_sub_prenorm[1] => normalize5.IN1
out_signif_sub_prenorm[1] => normalize5.IN1
out_signif_sub_prenorm[1] => ShiftLeft0.IN23
out_signif_sub_prenorm[1] => ShiftLeft1.IN55
out_signif_sub_prenorm[2] => normalize5.IN1
out_signif_sub_prenorm[2] => normalize5.IN1
out_signif_sub_prenorm[2] => ShiftLeft0.IN22
out_signif_sub_prenorm[2] => ShiftLeft1.IN54
out_signif_sub_prenorm[3] => normalize5.IN1
out_signif_sub_prenorm[3] => normalize5.IN1
out_signif_sub_prenorm[3] => ShiftLeft0.IN21
out_signif_sub_prenorm[3] => ShiftLeft1.IN53
out_signif_sub_prenorm[4] => normalize5.IN1
out_signif_sub_prenorm[4] => normalize5.IN1
out_signif_sub_prenorm[4] => ShiftLeft0.IN20
out_signif_sub_prenorm[4] => ShiftLeft1.IN52
out_signif_sub_prenorm[5] => normalize5.IN1
out_signif_sub_prenorm[5] => normalize5.IN1
out_signif_sub_prenorm[5] => ShiftLeft0.IN19
out_signif_sub_prenorm[5] => ShiftLeft1.IN51
out_signif_sub_prenorm[6] => normalize5.IN1
out_signif_sub_prenorm[6] => normalize5.IN1
out_signif_sub_prenorm[6] => ShiftLeft0.IN18
out_signif_sub_prenorm[6] => ShiftLeft1.IN50
out_signif_sub_prenorm[7] => normalize5.IN1
out_signif_sub_prenorm[7] => normalize5.IN1
out_signif_sub_prenorm[7] => ShiftLeft0.IN17
out_signif_sub_prenorm[7] => ShiftLeft1.IN49
out_signif_sub_prenorm[8] => normalize5.IN1
out_signif_sub_prenorm[8] => normalize5.IN1
out_signif_sub_prenorm[8] => ShiftLeft0.IN16
out_signif_sub_prenorm[8] => ShiftLeft1.IN48
out_signif_sub_prenorm[9] => normalize5.IN1
out_signif_sub_prenorm[9] => normalize5.IN1
out_signif_sub_prenorm[9] => ShiftLeft0.IN15
out_signif_sub_prenorm[9] => ShiftLeft1.IN47
out_signif_sub_prenorm[10] => normalize5.IN1
out_signif_sub_prenorm[10] => normalize5.IN1
out_signif_sub_prenorm[10] => ShiftLeft0.IN14
out_signif_sub_prenorm[10] => ShiftLeft1.IN46
out_signif_sub_prenorm[11] => normalize5.IN1
out_signif_sub_prenorm[11] => normalize5.IN1
out_signif_sub_prenorm[11] => ShiftLeft0.IN13
out_signif_sub_prenorm[11] => ShiftLeft1.IN45
out_signif_sub_prenorm[12] => normalize5.IN1
out_signif_sub_prenorm[12] => normalize5.IN1
out_signif_sub_prenorm[12] => ShiftLeft0.IN12
out_signif_sub_prenorm[12] => ShiftLeft1.IN44
out_signif_sub_prenorm[13] => normalize5.IN1
out_signif_sub_prenorm[13] => normalize5.IN1
out_signif_sub_prenorm[13] => ShiftLeft0.IN11
out_signif_sub_prenorm[13] => ShiftLeft1.IN43
out_signif_sub_prenorm[14] => normalize5.IN1
out_signif_sub_prenorm[14] => normalize5.IN1
out_signif_sub_prenorm[14] => ShiftLeft0.IN10
out_signif_sub_prenorm[14] => ShiftLeft1.IN42
out_signif_sub_prenorm[15] => normalize5.IN1
out_signif_sub_prenorm[15] => normalize5.IN1
out_signif_sub_prenorm[15] => ShiftLeft0.IN9
out_signif_sub_prenorm[15] => ShiftLeft1.IN41
out_signif_sub_prenorm[16] => normalize5.IN1
out_signif_sub_prenorm[16] => normalize5.IN1
out_signif_sub_prenorm[16] => ShiftLeft0.IN8
out_signif_sub_prenorm[16] => ShiftLeft1.IN40
out_signif_sub_prenorm[17] => normalize5.IN1
out_signif_sub_prenorm[17] => normalize5.IN1
out_signif_sub_prenorm[17] => ShiftLeft0.IN7
out_signif_sub_prenorm[17] => ShiftLeft1.IN39
out_signif_sub_prenorm[18] => normalize5.IN1
out_signif_sub_prenorm[18] => normalize5.IN1
out_signif_sub_prenorm[18] => ShiftLeft0.IN6
out_signif_sub_prenorm[18] => ShiftLeft1.IN38
out_signif_sub_prenorm[19] => normalize5.IN1
out_signif_sub_prenorm[19] => normalize5.IN1
out_signif_sub_prenorm[19] => ShiftLeft0.IN5
out_signif_sub_prenorm[19] => ShiftLeft1.IN37
out_signif_sub_prenorm[20] => normalize5.IN1
out_signif_sub_prenorm[20] => normalize5.IN1
out_signif_sub_prenorm[20] => ShiftLeft0.IN4
out_signif_sub_prenorm[20] => ShiftLeft1.IN36
out_signif_sub_prenorm[21] => normalize5.IN1
out_signif_sub_prenorm[21] => normalize5.IN1
out_signif_sub_prenorm[21] => ShiftLeft0.IN3
out_signif_sub_prenorm[21] => ShiftLeft1.IN35
out_signif_sub_prenorm[22] => normalize5.IN0
out_signif_sub_prenorm[22] => normalize5.IN0
out_signif_sub_prenorm[22] => ShiftLeft0.IN2
out_signif_sub_prenorm[22] => ShiftLeft1.IN34
out_signif_sub_prenorm[23] => normalize5.IN1
out_signif_sub_prenorm[23] => ShiftLeft0.IN1
out_signif_sub_prenorm[23] => ShiftLeft1.IN33
out_signif_sub_prenorm[23] => normalize5.IN1
out_signif_sub[-3] <= out_signif_sub.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub[-2] <= out_signif_sub.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub[-1] <= out_signif_sub.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub[0] <= out_signif_sub.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub[1] <= out_signif_sub.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub[2] <= out_signif_sub.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub[3] <= out_signif_sub.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub[4] <= out_signif_sub.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub[5] <= out_signif_sub.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub[6] <= out_signif_sub.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub[7] <= out_signif_sub.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub[8] <= out_signif_sub.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub[9] <= out_signif_sub.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub[10] <= out_signif_sub.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub[11] <= out_signif_sub.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub[12] <= out_signif_sub.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub[13] <= out_signif_sub.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub[14] <= out_signif_sub.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub[15] <= out_signif_sub.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub[16] <= out_signif_sub.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub[17] <= out_signif_sub.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub[18] <= out_signif_sub.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub[19] <= out_signif_sub.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub[20] <= out_signif_sub.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub[21] <= out_signif_sub.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub[22] <= out_signif_sub.DB_MAX_OUTPUT_PORT_TYPE
out_signif_sub[23] <= out_signif_sub.DB_MAX_OUTPUT_PORT_TYPE
big_expo[0] => Add0.IN16
big_expo[0] => Add1.IN16
big_expo[1] => Add0.IN15
big_expo[1] => Add1.IN15
big_expo[2] => Add0.IN14
big_expo[2] => Add1.IN14
big_expo[3] => Add0.IN13
big_expo[3] => Add1.IN13
big_expo[4] => Add0.IN12
big_expo[4] => Add1.IN12
big_expo[5] => Add0.IN11
big_expo[5] => Add1.IN11
big_expo[6] => Add0.IN10
big_expo[6] => Add1.IN10
big_expo[7] => Add0.IN9
big_expo[7] => Add1.IN9
out_exponent_sub[0] <= out_exponent_sub.DB_MAX_OUTPUT_PORT_TYPE
out_exponent_sub[1] <= out_exponent_sub.DB_MAX_OUTPUT_PORT_TYPE
out_exponent_sub[2] <= out_exponent_sub.DB_MAX_OUTPUT_PORT_TYPE
out_exponent_sub[3] <= out_exponent_sub.DB_MAX_OUTPUT_PORT_TYPE
out_exponent_sub[4] <= out_exponent_sub.DB_MAX_OUTPUT_PORT_TYPE
out_exponent_sub[5] <= out_exponent_sub.DB_MAX_OUTPUT_PORT_TYPE
out_exponent_sub[6] <= out_exponent_sub.DB_MAX_OUTPUT_PORT_TYPE
out_exponent_sub[7] <= out_exponent_sub.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_round:S04_ieee_adder_round_sub
number[-3] => LessThan0.IN6
number[-3] => Equal0.IN2
number[-2] => LessThan0.IN5
number[-2] => Equal0.IN1
number[-1] => LessThan0.IN4
number[-1] => Equal0.IN0
number[0] => Add0.IN46
number[0] => round_signif.DATAA
number[0] => round_signif.IN1
number[1] => Add0.IN45
number[1] => round_signif.DATAA
number[2] => Add0.IN44
number[2] => round_signif.DATAA
number[3] => Add0.IN43
number[3] => round_signif.DATAA
number[4] => Add0.IN42
number[4] => round_signif.DATAA
number[5] => Add0.IN41
number[5] => round_signif.DATAA
number[6] => Add0.IN40
number[6] => round_signif.DATAA
number[7] => Add0.IN39
number[7] => round_signif.DATAA
number[8] => Add0.IN38
number[8] => round_signif.DATAA
number[9] => Add0.IN37
number[9] => round_signif.DATAA
number[10] => Add0.IN36
number[10] => round_signif.DATAA
number[11] => Add0.IN35
number[11] => round_signif.DATAA
number[12] => Add0.IN34
number[12] => round_signif.DATAA
number[13] => Add0.IN33
number[13] => round_signif.DATAA
number[14] => Add0.IN32
number[14] => round_signif.DATAA
number[15] => Add0.IN31
number[15] => round_signif.DATAA
number[16] => Add0.IN30
number[16] => round_signif.DATAA
number[17] => Add0.IN29
number[17] => round_signif.DATAA
number[18] => Add0.IN28
number[18] => round_signif.DATAA
number[19] => Add0.IN27
number[19] => round_signif.DATAA
number[20] => Add0.IN26
number[20] => round_signif.DATAA
number[21] => Add0.IN25
number[21] => round_signif.DATAA
number[22] => Add0.IN24
number[22] => round_signif.DATAA
number[23] => ~NO_FANOUT~
round_signif[0] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[1] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[2] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[3] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[4] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[5] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[6] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[7] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[8] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[9] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[10] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[11] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[12] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[13] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[14] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[15] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[16] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[17] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[18] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[19] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[20] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[21] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[22] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_round:S04_ieee_adder_round_add
number[-3] => LessThan0.IN6
number[-3] => Equal0.IN2
number[-2] => LessThan0.IN5
number[-2] => Equal0.IN1
number[-1] => LessThan0.IN4
number[-1] => Equal0.IN0
number[0] => Add0.IN46
number[0] => round_signif.DATAA
number[0] => round_signif.IN1
number[1] => Add0.IN45
number[1] => round_signif.DATAA
number[2] => Add0.IN44
number[2] => round_signif.DATAA
number[3] => Add0.IN43
number[3] => round_signif.DATAA
number[4] => Add0.IN42
number[4] => round_signif.DATAA
number[5] => Add0.IN41
number[5] => round_signif.DATAA
number[6] => Add0.IN40
number[6] => round_signif.DATAA
number[7] => Add0.IN39
number[7] => round_signif.DATAA
number[8] => Add0.IN38
number[8] => round_signif.DATAA
number[9] => Add0.IN37
number[9] => round_signif.DATAA
number[10] => Add0.IN36
number[10] => round_signif.DATAA
number[11] => Add0.IN35
number[11] => round_signif.DATAA
number[12] => Add0.IN34
number[12] => round_signif.DATAA
number[13] => Add0.IN33
number[13] => round_signif.DATAA
number[14] => Add0.IN32
number[14] => round_signif.DATAA
number[15] => Add0.IN31
number[15] => round_signif.DATAA
number[16] => Add0.IN30
number[16] => round_signif.DATAA
number[17] => Add0.IN29
number[17] => round_signif.DATAA
number[18] => Add0.IN28
number[18] => round_signif.DATAA
number[19] => Add0.IN27
number[19] => round_signif.DATAA
number[20] => Add0.IN26
number[20] => round_signif.DATAA
number[21] => Add0.IN25
number[21] => round_signif.DATAA
number[22] => Add0.IN24
number[22] => round_signif.DATAA
number[23] => ~NO_FANOUT~
round_signif[0] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[1] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[2] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[3] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[4] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[5] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[6] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[7] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[8] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[9] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[10] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[11] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[12] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[13] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[14] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[15] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[16] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[17] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[18] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[19] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[20] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[21] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE
round_signif[22] <= round_signif.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_final:S04_ieee_adder_final
signA => neg_op.IN0
signA => out_infinity[31].DATAB
signB => neg_op.IN1
signB => out_infinity[31].DATAA
inputA_bigger_inputB => out_infinity[31].OUTPUTSELECT
out_exponent_add[0] => outputC.DATAA
out_exponent_add[0] => Equal1.IN7
out_exponent_add[1] => outputC.DATAA
out_exponent_add[1] => Equal1.IN6
out_exponent_add[2] => outputC.DATAA
out_exponent_add[2] => Equal1.IN5
out_exponent_add[3] => outputC.DATAA
out_exponent_add[3] => Equal1.IN4
out_exponent_add[4] => outputC.DATAA
out_exponent_add[4] => Equal1.IN3
out_exponent_add[5] => outputC.DATAA
out_exponent_add[5] => Equal1.IN2
out_exponent_add[6] => outputC.DATAA
out_exponent_add[6] => Equal1.IN1
out_exponent_add[7] => outputC.DATAA
out_exponent_add[7] => Equal1.IN0
round_signif_add[0] => outputC.DATAA
round_signif_add[1] => outputC.DATAA
round_signif_add[2] => outputC.DATAA
round_signif_add[3] => outputC.DATAA
round_signif_add[4] => outputC.DATAA
round_signif_add[5] => outputC.DATAA
round_signif_add[6] => outputC.DATAA
round_signif_add[7] => outputC.DATAA
round_signif_add[8] => outputC.DATAA
round_signif_add[9] => outputC.DATAA
round_signif_add[10] => outputC.DATAA
round_signif_add[11] => outputC.DATAA
round_signif_add[12] => outputC.DATAA
round_signif_add[13] => outputC.DATAA
round_signif_add[14] => outputC.DATAA
round_signif_add[15] => outputC.DATAA
round_signif_add[16] => outputC.DATAA
round_signif_add[17] => outputC.DATAA
round_signif_add[18] => outputC.DATAA
round_signif_add[19] => outputC.DATAA
round_signif_add[20] => outputC.DATAA
round_signif_add[21] => outputC.DATAA
round_signif_add[22] => outputC.DATAA
out_exponent_sub[0] => outputC.DATAB
out_exponent_sub[0] => Equal0.IN7
out_exponent_sub[1] => outputC.DATAB
out_exponent_sub[1] => Equal0.IN6
out_exponent_sub[2] => outputC.DATAB
out_exponent_sub[2] => Equal0.IN5
out_exponent_sub[3] => outputC.DATAB
out_exponent_sub[3] => Equal0.IN4
out_exponent_sub[4] => outputC.DATAB
out_exponent_sub[4] => Equal0.IN3
out_exponent_sub[5] => outputC.DATAB
out_exponent_sub[5] => Equal0.IN2
out_exponent_sub[6] => outputC.DATAB
out_exponent_sub[6] => Equal0.IN1
out_exponent_sub[7] => outputC.DATAB
out_exponent_sub[7] => Equal0.IN0
round_signif_sub[0] => outputC.DATAB
round_signif_sub[1] => outputC.DATAB
round_signif_sub[2] => outputC.DATAB
round_signif_sub[3] => outputC.DATAB
round_signif_sub[4] => outputC.DATAB
round_signif_sub[5] => outputC.DATAB
round_signif_sub[6] => outputC.DATAB
round_signif_sub[7] => outputC.DATAB
round_signif_sub[8] => outputC.DATAB
round_signif_sub[9] => outputC.DATAB
round_signif_sub[10] => outputC.DATAB
round_signif_sub[11] => outputC.DATAB
round_signif_sub[12] => outputC.DATAB
round_signif_sub[13] => outputC.DATAB
round_signif_sub[14] => outputC.DATAB
round_signif_sub[15] => outputC.DATAB
round_signif_sub[16] => outputC.DATAB
round_signif_sub[17] => outputC.DATAB
round_signif_sub[18] => outputC.DATAB
round_signif_sub[19] => outputC.DATAB
round_signif_sub[20] => outputC.DATAB
round_signif_sub[21] => outputC.DATAB
round_signif_sub[22] => outputC.DATAB
signif_nonzero => nonequal.IN1
shift_amount[0] => WideOr0.IN0
shift_amount[1] => WideOr0.IN1
shift_amount[2] => WideOr0.IN2
shift_amount[3] => WideOr0.IN3
shift_amount[4] => WideOr0.IN4
shift_amount[5] => WideOr0.IN5
shift_amount[6] => WideOr0.IN6
shift_amount[7] => WideOr0.IN7
isnanA => outputC.IN0
isnanB => outputC.IN1
isinfA => comb.IN0
isinfB => comb.IN1
outputC[0] <= outputC.DB_MAX_OUTPUT_PORT_TYPE
outputC[1] <= outputC.DB_MAX_OUTPUT_PORT_TYPE
outputC[2] <= outputC.DB_MAX_OUTPUT_PORT_TYPE
outputC[3] <= outputC.DB_MAX_OUTPUT_PORT_TYPE
outputC[4] <= outputC.DB_MAX_OUTPUT_PORT_TYPE
outputC[5] <= outputC.DB_MAX_OUTPUT_PORT_TYPE
outputC[6] <= outputC.DB_MAX_OUTPUT_PORT_TYPE
outputC[7] <= outputC.DB_MAX_OUTPUT_PORT_TYPE
outputC[8] <= outputC.DB_MAX_OUTPUT_PORT_TYPE
outputC[9] <= outputC.DB_MAX_OUTPUT_PORT_TYPE
outputC[10] <= outputC.DB_MAX_OUTPUT_PORT_TYPE
outputC[11] <= outputC.DB_MAX_OUTPUT_PORT_TYPE
outputC[12] <= outputC.DB_MAX_OUTPUT_PORT_TYPE
outputC[13] <= outputC.DB_MAX_OUTPUT_PORT_TYPE
outputC[14] <= outputC.DB_MAX_OUTPUT_PORT_TYPE
outputC[15] <= outputC.DB_MAX_OUTPUT_PORT_TYPE
outputC[16] <= outputC.DB_MAX_OUTPUT_PORT_TYPE
outputC[17] <= outputC.DB_MAX_OUTPUT_PORT_TYPE
outputC[18] <= outputC.DB_MAX_OUTPUT_PORT_TYPE
outputC[19] <= outputC.DB_MAX_OUTPUT_PORT_TYPE
outputC[20] <= outputC.DB_MAX_OUTPUT_PORT_TYPE
outputC[21] <= outputC.DB_MAX_OUTPUT_PORT_TYPE
outputC[22] <= outputC.DB_MAX_OUTPUT_PORT_TYPE
outputC[23] <= outputC.DB_MAX_OUTPUT_PORT_TYPE
outputC[24] <= outputC.DB_MAX_OUTPUT_PORT_TYPE
outputC[25] <= outputC.DB_MAX_OUTPUT_PORT_TYPE
outputC[26] <= outputC.DB_MAX_OUTPUT_PORT_TYPE
outputC[27] <= outputC.DB_MAX_OUTPUT_PORT_TYPE
outputC[28] <= outputC.DB_MAX_OUTPUT_PORT_TYPE
outputC[29] <= outputC.DB_MAX_OUTPUT_PORT_TYPE
outputC[30] <= outputC.DB_MAX_OUTPUT_PORT_TYPE
outputC[31] <= outputC.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply
FP_A[0] => FPmul_stage1:I1.FP_A[0]
FP_A[1] => FPmul_stage1:I1.FP_A[1]
FP_A[2] => FPmul_stage1:I1.FP_A[2]
FP_A[3] => FPmul_stage1:I1.FP_A[3]
FP_A[4] => FPmul_stage1:I1.FP_A[4]
FP_A[5] => FPmul_stage1:I1.FP_A[5]
FP_A[6] => FPmul_stage1:I1.FP_A[6]
FP_A[7] => FPmul_stage1:I1.FP_A[7]
FP_A[8] => FPmul_stage1:I1.FP_A[8]
FP_A[9] => FPmul_stage1:I1.FP_A[9]
FP_A[10] => FPmul_stage1:I1.FP_A[10]
FP_A[11] => FPmul_stage1:I1.FP_A[11]
FP_A[12] => FPmul_stage1:I1.FP_A[12]
FP_A[13] => FPmul_stage1:I1.FP_A[13]
FP_A[14] => FPmul_stage1:I1.FP_A[14]
FP_A[15] => FPmul_stage1:I1.FP_A[15]
FP_A[16] => FPmul_stage1:I1.FP_A[16]
FP_A[17] => FPmul_stage1:I1.FP_A[17]
FP_A[18] => FPmul_stage1:I1.FP_A[18]
FP_A[19] => FPmul_stage1:I1.FP_A[19]
FP_A[20] => FPmul_stage1:I1.FP_A[20]
FP_A[21] => FPmul_stage1:I1.FP_A[21]
FP_A[22] => FPmul_stage1:I1.FP_A[22]
FP_A[23] => FPmul_stage1:I1.FP_A[23]
FP_A[24] => FPmul_stage1:I1.FP_A[24]
FP_A[25] => FPmul_stage1:I1.FP_A[25]
FP_A[26] => FPmul_stage1:I1.FP_A[26]
FP_A[27] => FPmul_stage1:I1.FP_A[27]
FP_A[28] => FPmul_stage1:I1.FP_A[28]
FP_A[29] => FPmul_stage1:I1.FP_A[29]
FP_A[30] => FPmul_stage1:I1.FP_A[30]
FP_A[31] => FPmul_stage1:I1.FP_A[31]
FP_B[0] => FPmul_stage1:I1.FP_B[0]
FP_B[1] => FPmul_stage1:I1.FP_B[1]
FP_B[2] => FPmul_stage1:I1.FP_B[2]
FP_B[3] => FPmul_stage1:I1.FP_B[3]
FP_B[4] => FPmul_stage1:I1.FP_B[4]
FP_B[5] => FPmul_stage1:I1.FP_B[5]
FP_B[6] => FPmul_stage1:I1.FP_B[6]
FP_B[7] => FPmul_stage1:I1.FP_B[7]
FP_B[8] => FPmul_stage1:I1.FP_B[8]
FP_B[9] => FPmul_stage1:I1.FP_B[9]
FP_B[10] => FPmul_stage1:I1.FP_B[10]
FP_B[11] => FPmul_stage1:I1.FP_B[11]
FP_B[12] => FPmul_stage1:I1.FP_B[12]
FP_B[13] => FPmul_stage1:I1.FP_B[13]
FP_B[14] => FPmul_stage1:I1.FP_B[14]
FP_B[15] => FPmul_stage1:I1.FP_B[15]
FP_B[16] => FPmul_stage1:I1.FP_B[16]
FP_B[17] => FPmul_stage1:I1.FP_B[17]
FP_B[18] => FPmul_stage1:I1.FP_B[18]
FP_B[19] => FPmul_stage1:I1.FP_B[19]
FP_B[20] => FPmul_stage1:I1.FP_B[20]
FP_B[21] => FPmul_stage1:I1.FP_B[21]
FP_B[22] => FPmul_stage1:I1.FP_B[22]
FP_B[23] => FPmul_stage1:I1.FP_B[23]
FP_B[24] => FPmul_stage1:I1.FP_B[24]
FP_B[25] => FPmul_stage1:I1.FP_B[25]
FP_B[26] => FPmul_stage1:I1.FP_B[26]
FP_B[27] => FPmul_stage1:I1.FP_B[27]
FP_B[28] => FPmul_stage1:I1.FP_B[28]
FP_B[29] => FPmul_stage1:I1.FP_B[29]
FP_B[30] => FPmul_stage1:I1.FP_B[30]
FP_B[31] => FPmul_stage1:I1.FP_B[31]
clk => FPmul_stage1:I1.clk
clk => FPmul_stage2:I2.clk
clk => FPmul_stage3:I3.clk
clk => FPmul_stage4:I4.clk
FP_Z[0] <= FPmul_stage4:I4.FP_Z[0]
FP_Z[1] <= FPmul_stage4:I4.FP_Z[1]
FP_Z[2] <= FPmul_stage4:I4.FP_Z[2]
FP_Z[3] <= FPmul_stage4:I4.FP_Z[3]
FP_Z[4] <= FPmul_stage4:I4.FP_Z[4]
FP_Z[5] <= FPmul_stage4:I4.FP_Z[5]
FP_Z[6] <= FPmul_stage4:I4.FP_Z[6]
FP_Z[7] <= FPmul_stage4:I4.FP_Z[7]
FP_Z[8] <= FPmul_stage4:I4.FP_Z[8]
FP_Z[9] <= FPmul_stage4:I4.FP_Z[9]
FP_Z[10] <= FPmul_stage4:I4.FP_Z[10]
FP_Z[11] <= FPmul_stage4:I4.FP_Z[11]
FP_Z[12] <= FPmul_stage4:I4.FP_Z[12]
FP_Z[13] <= FPmul_stage4:I4.FP_Z[13]
FP_Z[14] <= FPmul_stage4:I4.FP_Z[14]
FP_Z[15] <= FPmul_stage4:I4.FP_Z[15]
FP_Z[16] <= FPmul_stage4:I4.FP_Z[16]
FP_Z[17] <= FPmul_stage4:I4.FP_Z[17]
FP_Z[18] <= FPmul_stage4:I4.FP_Z[18]
FP_Z[19] <= FPmul_stage4:I4.FP_Z[19]
FP_Z[20] <= FPmul_stage4:I4.FP_Z[20]
FP_Z[21] <= FPmul_stage4:I4.FP_Z[21]
FP_Z[22] <= FPmul_stage4:I4.FP_Z[22]
FP_Z[23] <= FPmul_stage4:I4.FP_Z[23]
FP_Z[24] <= FPmul_stage4:I4.FP_Z[24]
FP_Z[25] <= FPmul_stage4:I4.FP_Z[25]
FP_Z[26] <= FPmul_stage4:I4.FP_Z[26]
FP_Z[27] <= FPmul_stage4:I4.FP_Z[27]
FP_Z[28] <= FPmul_stage4:I4.FP_Z[28]
FP_Z[29] <= FPmul_stage4:I4.FP_Z[29]
FP_Z[30] <= FPmul_stage4:I4.FP_Z[30]
FP_Z[31] <= FPmul_stage4:I4.FP_Z[31]


|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage1:I1
FP_A[0] => UnpackFP:I0.FP[0]
FP_A[1] => UnpackFP:I0.FP[1]
FP_A[2] => UnpackFP:I0.FP[2]
FP_A[3] => UnpackFP:I0.FP[3]
FP_A[4] => UnpackFP:I0.FP[4]
FP_A[5] => UnpackFP:I0.FP[5]
FP_A[6] => UnpackFP:I0.FP[6]
FP_A[7] => UnpackFP:I0.FP[7]
FP_A[8] => UnpackFP:I0.FP[8]
FP_A[9] => UnpackFP:I0.FP[9]
FP_A[10] => UnpackFP:I0.FP[10]
FP_A[11] => UnpackFP:I0.FP[11]
FP_A[12] => UnpackFP:I0.FP[12]
FP_A[13] => UnpackFP:I0.FP[13]
FP_A[14] => UnpackFP:I0.FP[14]
FP_A[15] => UnpackFP:I0.FP[15]
FP_A[16] => UnpackFP:I0.FP[16]
FP_A[17] => UnpackFP:I0.FP[17]
FP_A[18] => UnpackFP:I0.FP[18]
FP_A[19] => UnpackFP:I0.FP[19]
FP_A[20] => UnpackFP:I0.FP[20]
FP_A[21] => UnpackFP:I0.FP[21]
FP_A[22] => UnpackFP:I0.FP[22]
FP_A[23] => UnpackFP:I0.FP[23]
FP_A[24] => UnpackFP:I0.FP[24]
FP_A[25] => UnpackFP:I0.FP[25]
FP_A[26] => UnpackFP:I0.FP[26]
FP_A[27] => UnpackFP:I0.FP[27]
FP_A[28] => UnpackFP:I0.FP[28]
FP_A[29] => UnpackFP:I0.FP[29]
FP_A[30] => UnpackFP:I0.FP[30]
FP_A[31] => UnpackFP:I0.FP[31]
FP_B[0] => UnpackFP:I1.FP[0]
FP_B[1] => UnpackFP:I1.FP[1]
FP_B[2] => UnpackFP:I1.FP[2]
FP_B[3] => UnpackFP:I1.FP[3]
FP_B[4] => UnpackFP:I1.FP[4]
FP_B[5] => UnpackFP:I1.FP[5]
FP_B[6] => UnpackFP:I1.FP[6]
FP_B[7] => UnpackFP:I1.FP[7]
FP_B[8] => UnpackFP:I1.FP[8]
FP_B[9] => UnpackFP:I1.FP[9]
FP_B[10] => UnpackFP:I1.FP[10]
FP_B[11] => UnpackFP:I1.FP[11]
FP_B[12] => UnpackFP:I1.FP[12]
FP_B[13] => UnpackFP:I1.FP[13]
FP_B[14] => UnpackFP:I1.FP[14]
FP_B[15] => UnpackFP:I1.FP[15]
FP_B[16] => UnpackFP:I1.FP[16]
FP_B[17] => UnpackFP:I1.FP[17]
FP_B[18] => UnpackFP:I1.FP[18]
FP_B[19] => UnpackFP:I1.FP[19]
FP_B[20] => UnpackFP:I1.FP[20]
FP_B[21] => UnpackFP:I1.FP[21]
FP_B[22] => UnpackFP:I1.FP[22]
FP_B[23] => UnpackFP:I1.FP[23]
FP_B[24] => UnpackFP:I1.FP[24]
FP_B[25] => UnpackFP:I1.FP[25]
FP_B[26] => UnpackFP:I1.FP[26]
FP_B[27] => UnpackFP:I1.FP[27]
FP_B[28] => UnpackFP:I1.FP[28]
FP_B[29] => UnpackFP:I1.FP[29]
FP_B[30] => UnpackFP:I1.FP[30]
FP_B[31] => UnpackFP:I1.FP[31]
clk => B_SIG[0]~reg0.CLK
clk => B_SIG[1]~reg0.CLK
clk => B_SIG[2]~reg0.CLK
clk => B_SIG[3]~reg0.CLK
clk => B_SIG[4]~reg0.CLK
clk => B_SIG[5]~reg0.CLK
clk => B_SIG[6]~reg0.CLK
clk => B_SIG[7]~reg0.CLK
clk => B_SIG[8]~reg0.CLK
clk => B_SIG[9]~reg0.CLK
clk => B_SIG[10]~reg0.CLK
clk => B_SIG[11]~reg0.CLK
clk => B_SIG[12]~reg0.CLK
clk => B_SIG[13]~reg0.CLK
clk => B_SIG[14]~reg0.CLK
clk => B_SIG[15]~reg0.CLK
clk => B_SIG[16]~reg0.CLK
clk => B_SIG[17]~reg0.CLK
clk => B_SIG[18]~reg0.CLK
clk => B_SIG[19]~reg0.CLK
clk => B_SIG[20]~reg0.CLK
clk => B_SIG[21]~reg0.CLK
clk => B_SIG[22]~reg0.CLK
clk => B_SIG[23]~reg0.CLK
clk => B_SIG[24]~reg0.CLK
clk => B_SIG[25]~reg0.CLK
clk => B_SIG[26]~reg0.CLK
clk => B_SIG[27]~reg0.CLK
clk => B_SIG[28]~reg0.CLK
clk => B_SIG[29]~reg0.CLK
clk => B_SIG[30]~reg0.CLK
clk => B_SIG[31]~reg0.CLK
clk => B_EXP[0]~reg0.CLK
clk => B_EXP[1]~reg0.CLK
clk => B_EXP[2]~reg0.CLK
clk => B_EXP[3]~reg0.CLK
clk => B_EXP[4]~reg0.CLK
clk => B_EXP[5]~reg0.CLK
clk => B_EXP[6]~reg0.CLK
clk => B_EXP[7]~reg0.CLK
clk => isZ_tab_stage1~reg0.CLK
clk => isNaN_stage1~reg0.CLK
clk => isINF_stage1~reg0.CLK
clk => A_SIG[0]~reg0.CLK
clk => A_SIG[1]~reg0.CLK
clk => A_SIG[2]~reg0.CLK
clk => A_SIG[3]~reg0.CLK
clk => A_SIG[4]~reg0.CLK
clk => A_SIG[5]~reg0.CLK
clk => A_SIG[6]~reg0.CLK
clk => A_SIG[7]~reg0.CLK
clk => A_SIG[8]~reg0.CLK
clk => A_SIG[9]~reg0.CLK
clk => A_SIG[10]~reg0.CLK
clk => A_SIG[11]~reg0.CLK
clk => A_SIG[12]~reg0.CLK
clk => A_SIG[13]~reg0.CLK
clk => A_SIG[14]~reg0.CLK
clk => A_SIG[15]~reg0.CLK
clk => A_SIG[16]~reg0.CLK
clk => A_SIG[17]~reg0.CLK
clk => A_SIG[18]~reg0.CLK
clk => A_SIG[19]~reg0.CLK
clk => A_SIG[20]~reg0.CLK
clk => A_SIG[21]~reg0.CLK
clk => A_SIG[22]~reg0.CLK
clk => A_SIG[23]~reg0.CLK
clk => A_SIG[24]~reg0.CLK
clk => A_SIG[25]~reg0.CLK
clk => A_SIG[26]~reg0.CLK
clk => A_SIG[27]~reg0.CLK
clk => A_SIG[28]~reg0.CLK
clk => A_SIG[29]~reg0.CLK
clk => A_SIG[30]~reg0.CLK
clk => A_SIG[31]~reg0.CLK
clk => A_EXP[0]~reg0.CLK
clk => A_EXP[1]~reg0.CLK
clk => A_EXP[2]~reg0.CLK
clk => A_EXP[3]~reg0.CLK
clk => A_EXP[4]~reg0.CLK
clk => A_EXP[5]~reg0.CLK
clk => A_EXP[6]~reg0.CLK
clk => A_EXP[7]~reg0.CLK
clk => SIGN_out_stage1~reg0.CLK
A_EXP[0] <= A_EXP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_EXP[1] <= A_EXP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_EXP[2] <= A_EXP[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_EXP[3] <= A_EXP[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_EXP[4] <= A_EXP[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_EXP[5] <= A_EXP[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_EXP[6] <= A_EXP[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_EXP[7] <= A_EXP[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_SIG[0] <= A_SIG[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_SIG[1] <= A_SIG[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_SIG[2] <= A_SIG[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_SIG[3] <= A_SIG[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_SIG[4] <= A_SIG[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_SIG[5] <= A_SIG[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_SIG[6] <= A_SIG[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_SIG[7] <= A_SIG[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_SIG[8] <= A_SIG[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_SIG[9] <= A_SIG[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_SIG[10] <= A_SIG[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_SIG[11] <= A_SIG[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_SIG[12] <= A_SIG[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_SIG[13] <= A_SIG[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_SIG[14] <= A_SIG[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_SIG[15] <= A_SIG[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_SIG[16] <= A_SIG[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_SIG[17] <= A_SIG[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_SIG[18] <= A_SIG[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_SIG[19] <= A_SIG[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_SIG[20] <= A_SIG[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_SIG[21] <= A_SIG[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_SIG[22] <= A_SIG[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_SIG[23] <= A_SIG[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_SIG[24] <= A_SIG[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_SIG[25] <= A_SIG[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_SIG[26] <= A_SIG[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_SIG[27] <= A_SIG[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_SIG[28] <= A_SIG[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_SIG[29] <= A_SIG[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_SIG[30] <= A_SIG[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_SIG[31] <= A_SIG[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_EXP[0] <= B_EXP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_EXP[1] <= B_EXP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_EXP[2] <= B_EXP[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_EXP[3] <= B_EXP[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_EXP[4] <= B_EXP[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_EXP[5] <= B_EXP[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_EXP[6] <= B_EXP[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_EXP[7] <= B_EXP[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_SIG[0] <= B_SIG[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_SIG[1] <= B_SIG[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_SIG[2] <= B_SIG[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_SIG[3] <= B_SIG[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_SIG[4] <= B_SIG[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_SIG[5] <= B_SIG[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_SIG[6] <= B_SIG[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_SIG[7] <= B_SIG[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_SIG[8] <= B_SIG[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_SIG[9] <= B_SIG[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_SIG[10] <= B_SIG[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_SIG[11] <= B_SIG[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_SIG[12] <= B_SIG[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_SIG[13] <= B_SIG[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_SIG[14] <= B_SIG[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_SIG[15] <= B_SIG[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_SIG[16] <= B_SIG[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_SIG[17] <= B_SIG[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_SIG[18] <= B_SIG[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_SIG[19] <= B_SIG[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_SIG[20] <= B_SIG[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_SIG[21] <= B_SIG[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_SIG[22] <= B_SIG[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_SIG[23] <= B_SIG[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_SIG[24] <= B_SIG[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_SIG[25] <= B_SIG[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_SIG[26] <= B_SIG[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_SIG[27] <= B_SIG[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_SIG[28] <= B_SIG[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_SIG[29] <= B_SIG[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_SIG[30] <= B_SIG[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_SIG[31] <= B_SIG[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_out_stage1 <= SIGN_out_stage1~reg0.DB_MAX_OUTPUT_PORT_TYPE
isINF_stage1 <= isINF_stage1~reg0.DB_MAX_OUTPUT_PORT_TYPE
isNaN_stage1 <= isNaN_stage1~reg0.DB_MAX_OUTPUT_PORT_TYPE
isZ_tab_stage1 <= isZ_tab_stage1~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage1:I1|UnpackFP:I0
FP[0] => SIG[0].DATAIN
FP[0] => Equal2.IN22
FP[1] => SIG[1].DATAIN
FP[1] => Equal2.IN21
FP[2] => SIG[2].DATAIN
FP[2] => Equal2.IN20
FP[3] => SIG[3].DATAIN
FP[3] => Equal2.IN19
FP[4] => SIG[4].DATAIN
FP[4] => Equal2.IN18
FP[5] => SIG[5].DATAIN
FP[5] => Equal2.IN17
FP[6] => SIG[6].DATAIN
FP[6] => Equal2.IN16
FP[7] => SIG[7].DATAIN
FP[7] => Equal2.IN15
FP[8] => SIG[8].DATAIN
FP[8] => Equal2.IN14
FP[9] => SIG[9].DATAIN
FP[9] => Equal2.IN13
FP[10] => SIG[10].DATAIN
FP[10] => Equal2.IN12
FP[11] => SIG[11].DATAIN
FP[11] => Equal2.IN11
FP[12] => SIG[12].DATAIN
FP[12] => Equal2.IN10
FP[13] => SIG[13].DATAIN
FP[13] => Equal2.IN9
FP[14] => SIG[14].DATAIN
FP[14] => Equal2.IN8
FP[15] => SIG[15].DATAIN
FP[15] => Equal2.IN7
FP[16] => SIG[16].DATAIN
FP[16] => Equal2.IN6
FP[17] => SIG[17].DATAIN
FP[17] => Equal2.IN5
FP[18] => SIG[18].DATAIN
FP[18] => Equal2.IN4
FP[19] => SIG[19].DATAIN
FP[19] => Equal2.IN3
FP[20] => SIG[20].DATAIN
FP[20] => Equal2.IN2
FP[21] => SIG[21].DATAIN
FP[21] => Equal2.IN1
FP[22] => SIG[22].DATAIN
FP[22] => Equal2.IN0
FP[23] => EXP[0].DATAIN
FP[23] => Equal0.IN7
FP[23] => Equal1.IN7
FP[24] => EXP[1].DATAIN
FP[24] => Equal0.IN6
FP[24] => Equal1.IN6
FP[25] => EXP[2].DATAIN
FP[25] => Equal0.IN5
FP[25] => Equal1.IN5
FP[26] => EXP[3].DATAIN
FP[26] => Equal0.IN4
FP[26] => Equal1.IN4
FP[27] => EXP[4].DATAIN
FP[27] => Equal0.IN3
FP[27] => Equal1.IN3
FP[28] => EXP[5].DATAIN
FP[28] => Equal0.IN2
FP[28] => Equal1.IN2
FP[29] => EXP[6].DATAIN
FP[29] => Equal0.IN1
FP[29] => Equal1.IN1
FP[30] => EXP[7].DATAIN
FP[30] => Equal0.IN0
FP[30] => Equal1.IN0
FP[31] => SIGN.DATAIN
SIG[0] <= FP[0].DB_MAX_OUTPUT_PORT_TYPE
SIG[1] <= FP[1].DB_MAX_OUTPUT_PORT_TYPE
SIG[2] <= FP[2].DB_MAX_OUTPUT_PORT_TYPE
SIG[3] <= FP[3].DB_MAX_OUTPUT_PORT_TYPE
SIG[4] <= FP[4].DB_MAX_OUTPUT_PORT_TYPE
SIG[5] <= FP[5].DB_MAX_OUTPUT_PORT_TYPE
SIG[6] <= FP[6].DB_MAX_OUTPUT_PORT_TYPE
SIG[7] <= FP[7].DB_MAX_OUTPUT_PORT_TYPE
SIG[8] <= FP[8].DB_MAX_OUTPUT_PORT_TYPE
SIG[9] <= FP[9].DB_MAX_OUTPUT_PORT_TYPE
SIG[10] <= FP[10].DB_MAX_OUTPUT_PORT_TYPE
SIG[11] <= FP[11].DB_MAX_OUTPUT_PORT_TYPE
SIG[12] <= FP[12].DB_MAX_OUTPUT_PORT_TYPE
SIG[13] <= FP[13].DB_MAX_OUTPUT_PORT_TYPE
SIG[14] <= FP[14].DB_MAX_OUTPUT_PORT_TYPE
SIG[15] <= FP[15].DB_MAX_OUTPUT_PORT_TYPE
SIG[16] <= FP[16].DB_MAX_OUTPUT_PORT_TYPE
SIG[17] <= FP[17].DB_MAX_OUTPUT_PORT_TYPE
SIG[18] <= FP[18].DB_MAX_OUTPUT_PORT_TYPE
SIG[19] <= FP[19].DB_MAX_OUTPUT_PORT_TYPE
SIG[20] <= FP[20].DB_MAX_OUTPUT_PORT_TYPE
SIG[21] <= FP[21].DB_MAX_OUTPUT_PORT_TYPE
SIG[22] <= FP[22].DB_MAX_OUTPUT_PORT_TYPE
SIG[23] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
SIG[24] <= <GND>
SIG[25] <= <GND>
SIG[26] <= <GND>
SIG[27] <= <GND>
SIG[28] <= <GND>
SIG[29] <= <GND>
SIG[30] <= <GND>
SIG[31] <= <GND>
EXP[0] <= FP[23].DB_MAX_OUTPUT_PORT_TYPE
EXP[1] <= FP[24].DB_MAX_OUTPUT_PORT_TYPE
EXP[2] <= FP[25].DB_MAX_OUTPUT_PORT_TYPE
EXP[3] <= FP[26].DB_MAX_OUTPUT_PORT_TYPE
EXP[4] <= FP[27].DB_MAX_OUTPUT_PORT_TYPE
EXP[5] <= FP[28].DB_MAX_OUTPUT_PORT_TYPE
EXP[6] <= FP[29].DB_MAX_OUTPUT_PORT_TYPE
EXP[7] <= FP[30].DB_MAX_OUTPUT_PORT_TYPE
SIGN <= FP[31].DB_MAX_OUTPUT_PORT_TYPE
isNaN <= isNaN.DB_MAX_OUTPUT_PORT_TYPE
isINF <= isINF.DB_MAX_OUTPUT_PORT_TYPE
isZ <= isZ.DB_MAX_OUTPUT_PORT_TYPE
isDN <= isDN.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage1:I1|UnpackFP:I1
FP[0] => SIG[0].DATAIN
FP[0] => Equal2.IN22
FP[1] => SIG[1].DATAIN
FP[1] => Equal2.IN21
FP[2] => SIG[2].DATAIN
FP[2] => Equal2.IN20
FP[3] => SIG[3].DATAIN
FP[3] => Equal2.IN19
FP[4] => SIG[4].DATAIN
FP[4] => Equal2.IN18
FP[5] => SIG[5].DATAIN
FP[5] => Equal2.IN17
FP[6] => SIG[6].DATAIN
FP[6] => Equal2.IN16
FP[7] => SIG[7].DATAIN
FP[7] => Equal2.IN15
FP[8] => SIG[8].DATAIN
FP[8] => Equal2.IN14
FP[9] => SIG[9].DATAIN
FP[9] => Equal2.IN13
FP[10] => SIG[10].DATAIN
FP[10] => Equal2.IN12
FP[11] => SIG[11].DATAIN
FP[11] => Equal2.IN11
FP[12] => SIG[12].DATAIN
FP[12] => Equal2.IN10
FP[13] => SIG[13].DATAIN
FP[13] => Equal2.IN9
FP[14] => SIG[14].DATAIN
FP[14] => Equal2.IN8
FP[15] => SIG[15].DATAIN
FP[15] => Equal2.IN7
FP[16] => SIG[16].DATAIN
FP[16] => Equal2.IN6
FP[17] => SIG[17].DATAIN
FP[17] => Equal2.IN5
FP[18] => SIG[18].DATAIN
FP[18] => Equal2.IN4
FP[19] => SIG[19].DATAIN
FP[19] => Equal2.IN3
FP[20] => SIG[20].DATAIN
FP[20] => Equal2.IN2
FP[21] => SIG[21].DATAIN
FP[21] => Equal2.IN1
FP[22] => SIG[22].DATAIN
FP[22] => Equal2.IN0
FP[23] => EXP[0].DATAIN
FP[23] => Equal0.IN7
FP[23] => Equal1.IN7
FP[24] => EXP[1].DATAIN
FP[24] => Equal0.IN6
FP[24] => Equal1.IN6
FP[25] => EXP[2].DATAIN
FP[25] => Equal0.IN5
FP[25] => Equal1.IN5
FP[26] => EXP[3].DATAIN
FP[26] => Equal0.IN4
FP[26] => Equal1.IN4
FP[27] => EXP[4].DATAIN
FP[27] => Equal0.IN3
FP[27] => Equal1.IN3
FP[28] => EXP[5].DATAIN
FP[28] => Equal0.IN2
FP[28] => Equal1.IN2
FP[29] => EXP[6].DATAIN
FP[29] => Equal0.IN1
FP[29] => Equal1.IN1
FP[30] => EXP[7].DATAIN
FP[30] => Equal0.IN0
FP[30] => Equal1.IN0
FP[31] => SIGN.DATAIN
SIG[0] <= FP[0].DB_MAX_OUTPUT_PORT_TYPE
SIG[1] <= FP[1].DB_MAX_OUTPUT_PORT_TYPE
SIG[2] <= FP[2].DB_MAX_OUTPUT_PORT_TYPE
SIG[3] <= FP[3].DB_MAX_OUTPUT_PORT_TYPE
SIG[4] <= FP[4].DB_MAX_OUTPUT_PORT_TYPE
SIG[5] <= FP[5].DB_MAX_OUTPUT_PORT_TYPE
SIG[6] <= FP[6].DB_MAX_OUTPUT_PORT_TYPE
SIG[7] <= FP[7].DB_MAX_OUTPUT_PORT_TYPE
SIG[8] <= FP[8].DB_MAX_OUTPUT_PORT_TYPE
SIG[9] <= FP[9].DB_MAX_OUTPUT_PORT_TYPE
SIG[10] <= FP[10].DB_MAX_OUTPUT_PORT_TYPE
SIG[11] <= FP[11].DB_MAX_OUTPUT_PORT_TYPE
SIG[12] <= FP[12].DB_MAX_OUTPUT_PORT_TYPE
SIG[13] <= FP[13].DB_MAX_OUTPUT_PORT_TYPE
SIG[14] <= FP[14].DB_MAX_OUTPUT_PORT_TYPE
SIG[15] <= FP[15].DB_MAX_OUTPUT_PORT_TYPE
SIG[16] <= FP[16].DB_MAX_OUTPUT_PORT_TYPE
SIG[17] <= FP[17].DB_MAX_OUTPUT_PORT_TYPE
SIG[18] <= FP[18].DB_MAX_OUTPUT_PORT_TYPE
SIG[19] <= FP[19].DB_MAX_OUTPUT_PORT_TYPE
SIG[20] <= FP[20].DB_MAX_OUTPUT_PORT_TYPE
SIG[21] <= FP[21].DB_MAX_OUTPUT_PORT_TYPE
SIG[22] <= FP[22].DB_MAX_OUTPUT_PORT_TYPE
SIG[23] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
SIG[24] <= <GND>
SIG[25] <= <GND>
SIG[26] <= <GND>
SIG[27] <= <GND>
SIG[28] <= <GND>
SIG[29] <= <GND>
SIG[30] <= <GND>
SIG[31] <= <GND>
EXP[0] <= FP[23].DB_MAX_OUTPUT_PORT_TYPE
EXP[1] <= FP[24].DB_MAX_OUTPUT_PORT_TYPE
EXP[2] <= FP[25].DB_MAX_OUTPUT_PORT_TYPE
EXP[3] <= FP[26].DB_MAX_OUTPUT_PORT_TYPE
EXP[4] <= FP[27].DB_MAX_OUTPUT_PORT_TYPE
EXP[5] <= FP[28].DB_MAX_OUTPUT_PORT_TYPE
EXP[6] <= FP[29].DB_MAX_OUTPUT_PORT_TYPE
EXP[7] <= FP[30].DB_MAX_OUTPUT_PORT_TYPE
SIGN <= FP[31].DB_MAX_OUTPUT_PORT_TYPE
isNaN <= isNaN.DB_MAX_OUTPUT_PORT_TYPE
isINF <= isINF.DB_MAX_OUTPUT_PORT_TYPE
isZ <= isZ.DB_MAX_OUTPUT_PORT_TYPE
isDN <= isDN.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage2:I2
A_EXP[0] => Add0.IN8
A_EXP[0] => Equal0.IN7
A_EXP[1] => Add0.IN7
A_EXP[1] => Equal0.IN6
A_EXP[2] => Add0.IN6
A_EXP[2] => Equal0.IN5
A_EXP[3] => Add0.IN5
A_EXP[3] => Equal0.IN4
A_EXP[4] => Add0.IN4
A_EXP[4] => Equal0.IN3
A_EXP[5] => Add0.IN3
A_EXP[5] => Equal0.IN2
A_EXP[6] => Add0.IN2
A_EXP[6] => Equal0.IN1
A_EXP[7] => EXP_pos_int.IN0
A_EXP[7] => Add0.IN1
A_EXP[7] => EXP_neg_int.IN1
A_EXP[7] => Equal0.IN0
A_SIG[0] => Mult0.IN31
A_SIG[1] => Mult0.IN30
A_SIG[2] => Mult0.IN29
A_SIG[3] => Mult0.IN28
A_SIG[4] => Mult0.IN27
A_SIG[5] => Mult0.IN26
A_SIG[6] => Mult0.IN25
A_SIG[7] => Mult0.IN24
A_SIG[8] => Mult0.IN23
A_SIG[9] => Mult0.IN22
A_SIG[10] => Mult0.IN21
A_SIG[11] => Mult0.IN20
A_SIG[12] => Mult0.IN19
A_SIG[13] => Mult0.IN18
A_SIG[14] => Mult0.IN17
A_SIG[15] => Mult0.IN16
A_SIG[16] => Mult0.IN15
A_SIG[17] => Mult0.IN14
A_SIG[18] => Mult0.IN13
A_SIG[19] => Mult0.IN12
A_SIG[20] => Mult0.IN11
A_SIG[21] => Mult0.IN10
A_SIG[22] => Mult0.IN9
A_SIG[23] => Mult0.IN8
A_SIG[24] => Mult0.IN7
A_SIG[25] => Mult0.IN6
A_SIG[26] => Mult0.IN5
A_SIG[27] => Mult0.IN4
A_SIG[28] => Mult0.IN3
A_SIG[29] => Mult0.IN2
A_SIG[30] => Mult0.IN1
A_SIG[31] => Mult0.IN0
B_EXP[0] => Add0.IN16
B_EXP[0] => Equal1.IN7
B_EXP[1] => Add0.IN15
B_EXP[1] => Equal1.IN6
B_EXP[2] => Add0.IN14
B_EXP[2] => Equal1.IN5
B_EXP[3] => Add0.IN13
B_EXP[3] => Equal1.IN4
B_EXP[4] => Add0.IN12
B_EXP[4] => Equal1.IN3
B_EXP[5] => Add0.IN11
B_EXP[5] => Equal1.IN2
B_EXP[6] => Add0.IN10
B_EXP[6] => Equal1.IN1
B_EXP[7] => EXP_pos_int.IN1
B_EXP[7] => Add0.IN9
B_EXP[7] => EXP_neg_int.IN1
B_EXP[7] => Equal1.IN0
B_SIG[0] => Mult0.IN63
B_SIG[1] => Mult0.IN62
B_SIG[2] => Mult0.IN61
B_SIG[3] => Mult0.IN60
B_SIG[4] => Mult0.IN59
B_SIG[5] => Mult0.IN58
B_SIG[6] => Mult0.IN57
B_SIG[7] => Mult0.IN56
B_SIG[8] => Mult0.IN55
B_SIG[9] => Mult0.IN54
B_SIG[10] => Mult0.IN53
B_SIG[11] => Mult0.IN52
B_SIG[12] => Mult0.IN51
B_SIG[13] => Mult0.IN50
B_SIG[14] => Mult0.IN49
B_SIG[15] => Mult0.IN48
B_SIG[16] => Mult0.IN47
B_SIG[17] => Mult0.IN46
B_SIG[18] => Mult0.IN45
B_SIG[19] => Mult0.IN44
B_SIG[20] => Mult0.IN43
B_SIG[21] => Mult0.IN42
B_SIG[22] => Mult0.IN41
B_SIG[23] => Mult0.IN40
B_SIG[24] => Mult0.IN39
B_SIG[25] => Mult0.IN38
B_SIG[26] => Mult0.IN37
B_SIG[27] => Mult0.IN36
B_SIG[28] => Mult0.IN35
B_SIG[29] => Mult0.IN34
B_SIG[30] => Mult0.IN33
B_SIG[31] => Mult0.IN32
SIGN_out_stage1 => SIGN_out_stage2~reg0.DATAIN
clk => SIGN_out_stage2~reg0.CLK
clk => isZ_tab_stage2~reg0.CLK
clk => isNaN_stage2~reg0.CLK
clk => isINF_stage2~reg0.CLK
clk => EXP_neg_stage2~reg0.CLK
clk => EXP_pos_stage2~reg0.CLK
clk => SIG_in[0]~reg0.CLK
clk => SIG_in[1]~reg0.CLK
clk => SIG_in[2]~reg0.CLK
clk => SIG_in[3]~reg0.CLK
clk => SIG_in[4]~reg0.CLK
clk => SIG_in[5]~reg0.CLK
clk => SIG_in[6]~reg0.CLK
clk => SIG_in[7]~reg0.CLK
clk => SIG_in[8]~reg0.CLK
clk => SIG_in[9]~reg0.CLK
clk => SIG_in[10]~reg0.CLK
clk => SIG_in[11]~reg0.CLK
clk => SIG_in[12]~reg0.CLK
clk => SIG_in[13]~reg0.CLK
clk => SIG_in[14]~reg0.CLK
clk => SIG_in[15]~reg0.CLK
clk => SIG_in[16]~reg0.CLK
clk => SIG_in[17]~reg0.CLK
clk => SIG_in[18]~reg0.CLK
clk => SIG_in[19]~reg0.CLK
clk => SIG_in[20]~reg0.CLK
clk => SIG_in[21]~reg0.CLK
clk => SIG_in[22]~reg0.CLK
clk => SIG_in[23]~reg0.CLK
clk => SIG_in[24]~reg0.CLK
clk => SIG_in[25]~reg0.CLK
clk => SIG_in[26]~reg0.CLK
clk => SIG_in[27]~reg0.CLK
clk => EXP_in[0]~reg0.CLK
clk => EXP_in[1]~reg0.CLK
clk => EXP_in[2]~reg0.CLK
clk => EXP_in[3]~reg0.CLK
clk => EXP_in[4]~reg0.CLK
clk => EXP_in[5]~reg0.CLK
clk => EXP_in[6]~reg0.CLK
clk => EXP_in[7]~reg0.CLK
isINF_stage1 => isINF_stage2~reg0.DATAIN
isNaN_stage1 => isNaN_stage2~reg0.DATAIN
isZ_tab_stage1 => isZ_tab_stage2~reg0.DATAIN
EXP_in[0] <= EXP_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXP_in[1] <= EXP_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXP_in[2] <= EXP_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXP_in[3] <= EXP_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXP_in[4] <= EXP_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXP_in[5] <= EXP_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXP_in[6] <= EXP_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXP_in[7] <= EXP_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXP_neg_stage2 <= EXP_neg_stage2~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXP_pos_stage2 <= EXP_pos_stage2~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_out_stage2 <= SIGN_out_stage2~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_in[0] <= SIG_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_in[1] <= SIG_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_in[2] <= SIG_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_in[3] <= SIG_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_in[4] <= SIG_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_in[5] <= SIG_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_in[6] <= SIG_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_in[7] <= SIG_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_in[8] <= SIG_in[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_in[9] <= SIG_in[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_in[10] <= SIG_in[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_in[11] <= SIG_in[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_in[12] <= SIG_in[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_in[13] <= SIG_in[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_in[14] <= SIG_in[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_in[15] <= SIG_in[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_in[16] <= SIG_in[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_in[17] <= SIG_in[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_in[18] <= SIG_in[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_in[19] <= SIG_in[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_in[20] <= SIG_in[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_in[21] <= SIG_in[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_in[22] <= SIG_in[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_in[23] <= SIG_in[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_in[24] <= SIG_in[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_in[25] <= SIG_in[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_in[26] <= SIG_in[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_in[27] <= SIG_in[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
isINF_stage2 <= isINF_stage2~reg0.DB_MAX_OUTPUT_PORT_TYPE
isNaN_stage2 <= isNaN_stage2~reg0.DB_MAX_OUTPUT_PORT_TYPE
isZ_tab_stage2 <= isZ_tab_stage2~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage3:I3
EXP_in[0] => FPnormalize:I9.EXP_in[0]
EXP_in[1] => FPnormalize:I9.EXP_in[1]
EXP_in[2] => FPnormalize:I9.EXP_in[2]
EXP_in[3] => FPnormalize:I9.EXP_in[3]
EXP_in[4] => FPnormalize:I9.EXP_in[4]
EXP_in[5] => FPnormalize:I9.EXP_in[5]
EXP_in[6] => FPnormalize:I9.EXP_in[6]
EXP_in[7] => FPnormalize:I9.EXP_in[7]
EXP_neg_stage2 => EXP_neg~reg0.DATAIN
EXP_pos_stage2 => EXP_pos~reg0.DATAIN
SIGN_out_stage2 => SIGN_out~reg0.DATAIN
SIG_in[0] => FPnormalize:I9.SIG_in[0]
SIG_in[1] => FPnormalize:I9.SIG_in[1]
SIG_in[2] => FPnormalize:I9.SIG_in[2]
SIG_in[3] => FPnormalize:I9.SIG_in[3]
SIG_in[4] => FPnormalize:I9.SIG_in[4]
SIG_in[5] => FPnormalize:I9.SIG_in[5]
SIG_in[6] => FPnormalize:I9.SIG_in[6]
SIG_in[7] => FPnormalize:I9.SIG_in[7]
SIG_in[8] => FPnormalize:I9.SIG_in[8]
SIG_in[9] => FPnormalize:I9.SIG_in[9]
SIG_in[10] => FPnormalize:I9.SIG_in[10]
SIG_in[11] => FPnormalize:I9.SIG_in[11]
SIG_in[12] => FPnormalize:I9.SIG_in[12]
SIG_in[13] => FPnormalize:I9.SIG_in[13]
SIG_in[14] => FPnormalize:I9.SIG_in[14]
SIG_in[15] => FPnormalize:I9.SIG_in[15]
SIG_in[16] => FPnormalize:I9.SIG_in[16]
SIG_in[17] => FPnormalize:I9.SIG_in[17]
SIG_in[18] => FPnormalize:I9.SIG_in[18]
SIG_in[19] => FPnormalize:I9.SIG_in[19]
SIG_in[20] => FPnormalize:I9.SIG_in[20]
SIG_in[21] => FPnormalize:I9.SIG_in[21]
SIG_in[22] => FPnormalize:I9.SIG_in[22]
SIG_in[23] => FPnormalize:I9.SIG_in[23]
SIG_in[24] => FPnormalize:I9.SIG_in[24]
SIG_in[25] => FPnormalize:I9.SIG_in[25]
SIG_in[26] => FPnormalize:I9.SIG_in[26]
SIG_in[27] => FPnormalize:I9.SIG_in[27]
clk => EXP_neg~reg0.CLK
clk => EXP_pos~reg0.CLK
clk => SIGN_out~reg0.CLK
clk => isZ_tab~reg0.CLK
clk => isNaN~reg0.CLK
clk => isINF_tab~reg0.CLK
clk => SIG_out_round[0]~reg0.CLK
clk => SIG_out_round[1]~reg0.CLK
clk => SIG_out_round[2]~reg0.CLK
clk => SIG_out_round[3]~reg0.CLK
clk => SIG_out_round[4]~reg0.CLK
clk => SIG_out_round[5]~reg0.CLK
clk => SIG_out_round[6]~reg0.CLK
clk => SIG_out_round[7]~reg0.CLK
clk => SIG_out_round[8]~reg0.CLK
clk => SIG_out_round[9]~reg0.CLK
clk => SIG_out_round[10]~reg0.CLK
clk => SIG_out_round[11]~reg0.CLK
clk => SIG_out_round[12]~reg0.CLK
clk => SIG_out_round[13]~reg0.CLK
clk => SIG_out_round[14]~reg0.CLK
clk => SIG_out_round[15]~reg0.CLK
clk => SIG_out_round[16]~reg0.CLK
clk => SIG_out_round[17]~reg0.CLK
clk => SIG_out_round[18]~reg0.CLK
clk => SIG_out_round[19]~reg0.CLK
clk => SIG_out_round[20]~reg0.CLK
clk => SIG_out_round[21]~reg0.CLK
clk => SIG_out_round[22]~reg0.CLK
clk => SIG_out_round[23]~reg0.CLK
clk => SIG_out_round[24]~reg0.CLK
clk => SIG_out_round[25]~reg0.CLK
clk => SIG_out_round[26]~reg0.CLK
clk => SIG_out_round[27]~reg0.CLK
clk => EXP_out_round[0]~reg0.CLK
clk => EXP_out_round[1]~reg0.CLK
clk => EXP_out_round[2]~reg0.CLK
clk => EXP_out_round[3]~reg0.CLK
clk => EXP_out_round[4]~reg0.CLK
clk => EXP_out_round[5]~reg0.CLK
clk => EXP_out_round[6]~reg0.CLK
clk => EXP_out_round[7]~reg0.CLK
isINF_stage2 => isINF_tab~reg0.DATAIN
isNaN_stage2 => isNaN~reg0.DATAIN
isZ_tab_stage2 => isZ_tab~reg0.DATAIN
EXP_neg <= EXP_neg~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXP_out_round[0] <= EXP_out_round[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXP_out_round[1] <= EXP_out_round[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXP_out_round[2] <= EXP_out_round[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXP_out_round[3] <= EXP_out_round[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXP_out_round[4] <= EXP_out_round[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXP_out_round[5] <= EXP_out_round[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXP_out_round[6] <= EXP_out_round[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXP_out_round[7] <= EXP_out_round[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXP_pos <= EXP_pos~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_out <= SIGN_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_out_round[0] <= SIG_out_round[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_out_round[1] <= SIG_out_round[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_out_round[2] <= SIG_out_round[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_out_round[3] <= SIG_out_round[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_out_round[4] <= SIG_out_round[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_out_round[5] <= SIG_out_round[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_out_round[6] <= SIG_out_round[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_out_round[7] <= SIG_out_round[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_out_round[8] <= SIG_out_round[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_out_round[9] <= SIG_out_round[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_out_round[10] <= SIG_out_round[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_out_round[11] <= SIG_out_round[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_out_round[12] <= SIG_out_round[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_out_round[13] <= SIG_out_round[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_out_round[14] <= SIG_out_round[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_out_round[15] <= SIG_out_round[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_out_round[16] <= SIG_out_round[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_out_round[17] <= SIG_out_round[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_out_round[18] <= SIG_out_round[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_out_round[19] <= SIG_out_round[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_out_round[20] <= SIG_out_round[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_out_round[21] <= SIG_out_round[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_out_round[22] <= SIG_out_round[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_out_round[23] <= SIG_out_round[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_out_round[24] <= SIG_out_round[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_out_round[25] <= SIG_out_round[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_out_round[26] <= SIG_out_round[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIG_out_round[27] <= SIG_out_round[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
isINF_tab <= isINF_tab~reg0.DB_MAX_OUTPUT_PORT_TYPE
isNaN <= isNaN~reg0.DB_MAX_OUTPUT_PORT_TYPE
isZ_tab <= isZ_tab~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage3:I3|FPnormalize:I9
SIG_in[0] => SIG_out.IN0
SIG_in[0] => SIG_out.DATAA
SIG_in[1] => SIG_out.IN1
SIG_in[1] => SIG_out.DATAA
SIG_in[2] => SIG_out.DATAA
SIG_in[2] => SIG_out.DATAB
SIG_in[3] => SIG_out.DATAA
SIG_in[3] => SIG_out.DATAB
SIG_in[4] => SIG_out.DATAA
SIG_in[4] => SIG_out.DATAB
SIG_in[5] => SIG_out.DATAA
SIG_in[5] => SIG_out.DATAB
SIG_in[6] => SIG_out.DATAA
SIG_in[6] => SIG_out.DATAB
SIG_in[7] => SIG_out.DATAA
SIG_in[7] => SIG_out.DATAB
SIG_in[8] => SIG_out.DATAA
SIG_in[8] => SIG_out.DATAB
SIG_in[9] => SIG_out.DATAA
SIG_in[9] => SIG_out.DATAB
SIG_in[10] => SIG_out.DATAA
SIG_in[10] => SIG_out.DATAB
SIG_in[11] => SIG_out.DATAA
SIG_in[11] => SIG_out.DATAB
SIG_in[12] => SIG_out.DATAA
SIG_in[12] => SIG_out.DATAB
SIG_in[13] => SIG_out.DATAA
SIG_in[13] => SIG_out.DATAB
SIG_in[14] => SIG_out.DATAA
SIG_in[14] => SIG_out.DATAB
SIG_in[15] => SIG_out.DATAA
SIG_in[15] => SIG_out.DATAB
SIG_in[16] => SIG_out.DATAA
SIG_in[16] => SIG_out.DATAB
SIG_in[17] => SIG_out.DATAA
SIG_in[17] => SIG_out.DATAB
SIG_in[18] => SIG_out.DATAA
SIG_in[18] => SIG_out.DATAB
SIG_in[19] => SIG_out.DATAA
SIG_in[19] => SIG_out.DATAB
SIG_in[20] => SIG_out.DATAA
SIG_in[20] => SIG_out.DATAB
SIG_in[21] => SIG_out.DATAA
SIG_in[21] => SIG_out.DATAB
SIG_in[22] => SIG_out.DATAA
SIG_in[22] => SIG_out.DATAB
SIG_in[23] => SIG_out.DATAA
SIG_in[23] => SIG_out.DATAB
SIG_in[24] => SIG_out.DATAA
SIG_in[24] => SIG_out.DATAB
SIG_in[25] => SIG_out.DATAA
SIG_in[25] => SIG_out.DATAB
SIG_in[26] => SIG_out.DATAA
SIG_in[26] => SIG_out.DATAB
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => EXP_out.OUTPUTSELECT
SIG_in[27] => EXP_out.OUTPUTSELECT
SIG_in[27] => EXP_out.OUTPUTSELECT
SIG_in[27] => EXP_out.OUTPUTSELECT
SIG_in[27] => EXP_out.OUTPUTSELECT
SIG_in[27] => EXP_out.OUTPUTSELECT
SIG_in[27] => EXP_out.OUTPUTSELECT
SIG_in[27] => EXP_out.OUTPUTSELECT
EXP_in[0] => Add0.IN16
EXP_in[0] => EXP_out.DATAA
EXP_in[1] => Add0.IN15
EXP_in[1] => EXP_out.DATAA
EXP_in[2] => Add0.IN14
EXP_in[2] => EXP_out.DATAA
EXP_in[3] => Add0.IN13
EXP_in[3] => EXP_out.DATAA
EXP_in[4] => Add0.IN12
EXP_in[4] => EXP_out.DATAA
EXP_in[5] => Add0.IN11
EXP_in[5] => EXP_out.DATAA
EXP_in[6] => Add0.IN10
EXP_in[6] => EXP_out.DATAA
EXP_in[7] => Add0.IN9
EXP_in[7] => EXP_out.DATAA
SIG_out[0] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[1] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[2] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[3] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[4] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[5] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[6] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[7] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[8] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[9] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[10] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[11] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[12] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[13] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[14] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[15] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[16] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[17] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[18] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[19] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[20] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[21] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[22] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[23] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[24] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[25] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[26] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[27] <= <GND>
EXP_out[0] <= EXP_out.DB_MAX_OUTPUT_PORT_TYPE
EXP_out[1] <= EXP_out.DB_MAX_OUTPUT_PORT_TYPE
EXP_out[2] <= EXP_out.DB_MAX_OUTPUT_PORT_TYPE
EXP_out[3] <= EXP_out.DB_MAX_OUTPUT_PORT_TYPE
EXP_out[4] <= EXP_out.DB_MAX_OUTPUT_PORT_TYPE
EXP_out[5] <= EXP_out.DB_MAX_OUTPUT_PORT_TYPE
EXP_out[6] <= EXP_out.DB_MAX_OUTPUT_PORT_TYPE
EXP_out[7] <= EXP_out.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage3:I3|FPround:I11
SIG_in[0] => SIG_out.DATAB
SIG_in[1] => SIG_out.DATAB
SIG_in[2] => SIG_out.OUTPUTSELECT
SIG_in[2] => SIG_out.OUTPUTSELECT
SIG_in[2] => SIG_out.OUTPUTSELECT
SIG_in[2] => SIG_out.OUTPUTSELECT
SIG_in[2] => SIG_out.OUTPUTSELECT
SIG_in[2] => SIG_out.OUTPUTSELECT
SIG_in[2] => SIG_out.OUTPUTSELECT
SIG_in[2] => SIG_out.OUTPUTSELECT
SIG_in[2] => SIG_out.OUTPUTSELECT
SIG_in[2] => SIG_out.OUTPUTSELECT
SIG_in[2] => SIG_out.OUTPUTSELECT
SIG_in[2] => SIG_out.OUTPUTSELECT
SIG_in[2] => SIG_out.OUTPUTSELECT
SIG_in[2] => SIG_out.OUTPUTSELECT
SIG_in[2] => SIG_out.OUTPUTSELECT
SIG_in[2] => SIG_out.OUTPUTSELECT
SIG_in[2] => SIG_out.OUTPUTSELECT
SIG_in[2] => SIG_out.OUTPUTSELECT
SIG_in[2] => SIG_out.OUTPUTSELECT
SIG_in[2] => SIG_out.OUTPUTSELECT
SIG_in[2] => SIG_out.OUTPUTSELECT
SIG_in[2] => SIG_out.OUTPUTSELECT
SIG_in[2] => SIG_out.OUTPUTSELECT
SIG_in[2] => SIG_out.OUTPUTSELECT
SIG_in[2] => SIG_out.OUTPUTSELECT
SIG_in[2] => SIG_out.OUTPUTSELECT
SIG_in[2] => SIG_out.OUTPUTSELECT
SIG_in[3] => Add0.IN50
SIG_in[3] => SIG_out.DATAB
SIG_in[4] => Add0.IN49
SIG_in[4] => SIG_out.DATAB
SIG_in[5] => Add0.IN48
SIG_in[5] => SIG_out.DATAB
SIG_in[6] => Add0.IN47
SIG_in[6] => SIG_out.DATAB
SIG_in[7] => Add0.IN46
SIG_in[7] => SIG_out.DATAB
SIG_in[8] => Add0.IN45
SIG_in[8] => SIG_out.DATAB
SIG_in[9] => Add0.IN44
SIG_in[9] => SIG_out.DATAB
SIG_in[10] => Add0.IN43
SIG_in[10] => SIG_out.DATAB
SIG_in[11] => Add0.IN42
SIG_in[11] => SIG_out.DATAB
SIG_in[12] => Add0.IN41
SIG_in[12] => SIG_out.DATAB
SIG_in[13] => Add0.IN40
SIG_in[13] => SIG_out.DATAB
SIG_in[14] => Add0.IN39
SIG_in[14] => SIG_out.DATAB
SIG_in[15] => Add0.IN38
SIG_in[15] => SIG_out.DATAB
SIG_in[16] => Add0.IN37
SIG_in[16] => SIG_out.DATAB
SIG_in[17] => Add0.IN36
SIG_in[17] => SIG_out.DATAB
SIG_in[18] => Add0.IN35
SIG_in[18] => SIG_out.DATAB
SIG_in[19] => Add0.IN34
SIG_in[19] => SIG_out.DATAB
SIG_in[20] => Add0.IN33
SIG_in[20] => SIG_out.DATAB
SIG_in[21] => Add0.IN32
SIG_in[21] => SIG_out.DATAB
SIG_in[22] => Add0.IN31
SIG_in[22] => SIG_out.DATAB
SIG_in[23] => Add0.IN30
SIG_in[23] => SIG_out.DATAB
SIG_in[24] => Add0.IN29
SIG_in[24] => SIG_out.DATAB
SIG_in[25] => Add0.IN28
SIG_in[25] => SIG_out.DATAB
SIG_in[26] => Add0.IN27
SIG_in[26] => SIG_out.DATAB
SIG_in[27] => Add0.IN26
SIG_in[27] => SIG_out.DATAB
EXP_in[0] => EXP_out[0].DATAIN
EXP_in[1] => EXP_out[1].DATAIN
EXP_in[2] => EXP_out[2].DATAIN
EXP_in[3] => EXP_out[3].DATAIN
EXP_in[4] => EXP_out[4].DATAIN
EXP_in[5] => EXP_out[5].DATAIN
EXP_in[6] => EXP_out[6].DATAIN
EXP_in[7] => EXP_out[7].DATAIN
SIG_out[0] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[1] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[2] <= <GND>
SIG_out[3] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[4] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[5] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[6] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[7] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[8] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[9] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[10] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[11] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[12] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[13] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[14] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[15] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[16] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[17] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[18] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[19] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[20] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[21] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[22] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[23] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[24] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[25] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[26] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[27] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
EXP_out[0] <= EXP_in[0].DB_MAX_OUTPUT_PORT_TYPE
EXP_out[1] <= EXP_in[1].DB_MAX_OUTPUT_PORT_TYPE
EXP_out[2] <= EXP_in[2].DB_MAX_OUTPUT_PORT_TYPE
EXP_out[3] <= EXP_in[3].DB_MAX_OUTPUT_PORT_TYPE
EXP_out[4] <= EXP_in[4].DB_MAX_OUTPUT_PORT_TYPE
EXP_out[5] <= EXP_in[5].DB_MAX_OUTPUT_PORT_TYPE
EXP_out[6] <= EXP_in[6].DB_MAX_OUTPUT_PORT_TYPE
EXP_out[7] <= EXP_in[7].DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage4:I4
EXP_neg => SIG_isZ.IN1
EXP_out_round[0] => FPnormalize:I1.EXP_in[0]
EXP_out_round[1] => FPnormalize:I1.EXP_in[1]
EXP_out_round[2] => FPnormalize:I1.EXP_in[2]
EXP_out_round[3] => FPnormalize:I1.EXP_in[3]
EXP_out_round[4] => FPnormalize:I1.EXP_in[4]
EXP_out_round[5] => FPnormalize:I1.EXP_in[5]
EXP_out_round[6] => FPnormalize:I1.EXP_in[6]
EXP_out_round[7] => FPnormalize:I1.EXP_in[7]
EXP_pos => process_0.IN1
SIGN_out => PackFP:I3.SIGN
SIG_out_round[0] => FPnormalize:I1.SIG_in[0]
SIG_out_round[1] => FPnormalize:I1.SIG_in[1]
SIG_out_round[2] => FPnormalize:I1.SIG_in[2]
SIG_out_round[3] => FPnormalize:I1.SIG_in[3]
SIG_out_round[4] => FPnormalize:I1.SIG_in[4]
SIG_out_round[5] => FPnormalize:I1.SIG_in[5]
SIG_out_round[6] => FPnormalize:I1.SIG_in[6]
SIG_out_round[7] => FPnormalize:I1.SIG_in[7]
SIG_out_round[8] => FPnormalize:I1.SIG_in[8]
SIG_out_round[9] => FPnormalize:I1.SIG_in[9]
SIG_out_round[10] => FPnormalize:I1.SIG_in[10]
SIG_out_round[11] => FPnormalize:I1.SIG_in[11]
SIG_out_round[12] => FPnormalize:I1.SIG_in[12]
SIG_out_round[13] => FPnormalize:I1.SIG_in[13]
SIG_out_round[14] => FPnormalize:I1.SIG_in[14]
SIG_out_round[15] => FPnormalize:I1.SIG_in[15]
SIG_out_round[16] => FPnormalize:I1.SIG_in[16]
SIG_out_round[17] => FPnormalize:I1.SIG_in[17]
SIG_out_round[18] => FPnormalize:I1.SIG_in[18]
SIG_out_round[19] => FPnormalize:I1.SIG_in[19]
SIG_out_round[20] => FPnormalize:I1.SIG_in[20]
SIG_out_round[21] => FPnormalize:I1.SIG_in[21]
SIG_out_round[22] => FPnormalize:I1.SIG_in[22]
SIG_out_round[23] => FPnormalize:I1.SIG_in[23]
SIG_out_round[24] => FPnormalize:I1.SIG_in[24]
SIG_out_round[25] => FPnormalize:I1.SIG_in[25]
SIG_out_round[26] => FPnormalize:I1.SIG_in[26]
SIG_out_round[27] => FPnormalize:I1.SIG_in[27]
clk => FP_Z[0]~reg0.CLK
clk => FP_Z[1]~reg0.CLK
clk => FP_Z[2]~reg0.CLK
clk => FP_Z[3]~reg0.CLK
clk => FP_Z[4]~reg0.CLK
clk => FP_Z[5]~reg0.CLK
clk => FP_Z[6]~reg0.CLK
clk => FP_Z[7]~reg0.CLK
clk => FP_Z[8]~reg0.CLK
clk => FP_Z[9]~reg0.CLK
clk => FP_Z[10]~reg0.CLK
clk => FP_Z[11]~reg0.CLK
clk => FP_Z[12]~reg0.CLK
clk => FP_Z[13]~reg0.CLK
clk => FP_Z[14]~reg0.CLK
clk => FP_Z[15]~reg0.CLK
clk => FP_Z[16]~reg0.CLK
clk => FP_Z[17]~reg0.CLK
clk => FP_Z[18]~reg0.CLK
clk => FP_Z[19]~reg0.CLK
clk => FP_Z[20]~reg0.CLK
clk => FP_Z[21]~reg0.CLK
clk => FP_Z[22]~reg0.CLK
clk => FP_Z[23]~reg0.CLK
clk => FP_Z[24]~reg0.CLK
clk => FP_Z[25]~reg0.CLK
clk => FP_Z[26]~reg0.CLK
clk => FP_Z[27]~reg0.CLK
clk => FP_Z[28]~reg0.CLK
clk => FP_Z[29]~reg0.CLK
clk => FP_Z[30]~reg0.CLK
clk => FP_Z[31]~reg0.CLK
isINF_tab => isINF.OUTPUTSELECT
isNaN => PackFP:I3.isNaN
isZ_tab => isZ.IN1
FP_Z[0] <= FP_Z[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP_Z[1] <= FP_Z[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP_Z[2] <= FP_Z[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP_Z[3] <= FP_Z[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP_Z[4] <= FP_Z[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP_Z[5] <= FP_Z[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP_Z[6] <= FP_Z[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP_Z[7] <= FP_Z[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP_Z[8] <= FP_Z[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP_Z[9] <= FP_Z[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP_Z[10] <= FP_Z[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP_Z[11] <= FP_Z[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP_Z[12] <= FP_Z[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP_Z[13] <= FP_Z[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP_Z[14] <= FP_Z[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP_Z[15] <= FP_Z[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP_Z[16] <= FP_Z[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP_Z[17] <= FP_Z[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP_Z[18] <= FP_Z[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP_Z[19] <= FP_Z[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP_Z[20] <= FP_Z[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP_Z[21] <= FP_Z[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP_Z[22] <= FP_Z[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP_Z[23] <= FP_Z[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP_Z[24] <= FP_Z[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP_Z[25] <= FP_Z[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP_Z[26] <= FP_Z[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP_Z[27] <= FP_Z[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP_Z[28] <= FP_Z[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP_Z[29] <= FP_Z[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP_Z[30] <= FP_Z[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP_Z[31] <= FP_Z[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage4:I4|FPnormalize:I1
SIG_in[0] => SIG_out.IN0
SIG_in[0] => SIG_out.DATAA
SIG_in[1] => SIG_out.IN1
SIG_in[1] => SIG_out.DATAA
SIG_in[2] => SIG_out.DATAA
SIG_in[2] => SIG_out.DATAB
SIG_in[3] => SIG_out.DATAA
SIG_in[3] => SIG_out.DATAB
SIG_in[4] => SIG_out.DATAA
SIG_in[4] => SIG_out.DATAB
SIG_in[5] => SIG_out.DATAA
SIG_in[5] => SIG_out.DATAB
SIG_in[6] => SIG_out.DATAA
SIG_in[6] => SIG_out.DATAB
SIG_in[7] => SIG_out.DATAA
SIG_in[7] => SIG_out.DATAB
SIG_in[8] => SIG_out.DATAA
SIG_in[8] => SIG_out.DATAB
SIG_in[9] => SIG_out.DATAA
SIG_in[9] => SIG_out.DATAB
SIG_in[10] => SIG_out.DATAA
SIG_in[10] => SIG_out.DATAB
SIG_in[11] => SIG_out.DATAA
SIG_in[11] => SIG_out.DATAB
SIG_in[12] => SIG_out.DATAA
SIG_in[12] => SIG_out.DATAB
SIG_in[13] => SIG_out.DATAA
SIG_in[13] => SIG_out.DATAB
SIG_in[14] => SIG_out.DATAA
SIG_in[14] => SIG_out.DATAB
SIG_in[15] => SIG_out.DATAA
SIG_in[15] => SIG_out.DATAB
SIG_in[16] => SIG_out.DATAA
SIG_in[16] => SIG_out.DATAB
SIG_in[17] => SIG_out.DATAA
SIG_in[17] => SIG_out.DATAB
SIG_in[18] => SIG_out.DATAA
SIG_in[18] => SIG_out.DATAB
SIG_in[19] => SIG_out.DATAA
SIG_in[19] => SIG_out.DATAB
SIG_in[20] => SIG_out.DATAA
SIG_in[20] => SIG_out.DATAB
SIG_in[21] => SIG_out.DATAA
SIG_in[21] => SIG_out.DATAB
SIG_in[22] => SIG_out.DATAA
SIG_in[22] => SIG_out.DATAB
SIG_in[23] => SIG_out.DATAA
SIG_in[23] => SIG_out.DATAB
SIG_in[24] => SIG_out.DATAA
SIG_in[24] => SIG_out.DATAB
SIG_in[25] => SIG_out.DATAA
SIG_in[25] => SIG_out.DATAB
SIG_in[26] => SIG_out.DATAA
SIG_in[26] => SIG_out.DATAB
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => SIG_out.OUTPUTSELECT
SIG_in[27] => EXP_out.OUTPUTSELECT
SIG_in[27] => EXP_out.OUTPUTSELECT
SIG_in[27] => EXP_out.OUTPUTSELECT
SIG_in[27] => EXP_out.OUTPUTSELECT
SIG_in[27] => EXP_out.OUTPUTSELECT
SIG_in[27] => EXP_out.OUTPUTSELECT
SIG_in[27] => EXP_out.OUTPUTSELECT
SIG_in[27] => EXP_out.OUTPUTSELECT
EXP_in[0] => Add0.IN16
EXP_in[0] => EXP_out.DATAA
EXP_in[1] => Add0.IN15
EXP_in[1] => EXP_out.DATAA
EXP_in[2] => Add0.IN14
EXP_in[2] => EXP_out.DATAA
EXP_in[3] => Add0.IN13
EXP_in[3] => EXP_out.DATAA
EXP_in[4] => Add0.IN12
EXP_in[4] => EXP_out.DATAA
EXP_in[5] => Add0.IN11
EXP_in[5] => EXP_out.DATAA
EXP_in[6] => Add0.IN10
EXP_in[6] => EXP_out.DATAA
EXP_in[7] => Add0.IN9
EXP_in[7] => EXP_out.DATAA
SIG_out[0] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[1] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[2] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[3] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[4] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[5] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[6] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[7] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[8] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[9] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[10] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[11] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[12] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[13] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[14] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[15] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[16] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[17] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[18] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[19] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[20] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[21] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[22] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[23] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[24] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[25] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[26] <= SIG_out.DB_MAX_OUTPUT_PORT_TYPE
SIG_out[27] <= <GND>
EXP_out[0] <= EXP_out.DB_MAX_OUTPUT_PORT_TYPE
EXP_out[1] <= EXP_out.DB_MAX_OUTPUT_PORT_TYPE
EXP_out[2] <= EXP_out.DB_MAX_OUTPUT_PORT_TYPE
EXP_out[3] <= EXP_out.DB_MAX_OUTPUT_PORT_TYPE
EXP_out[4] <= EXP_out.DB_MAX_OUTPUT_PORT_TYPE
EXP_out[5] <= EXP_out.DB_MAX_OUTPUT_PORT_TYPE
EXP_out[6] <= EXP_out.DB_MAX_OUTPUT_PORT_TYPE
EXP_out[7] <= EXP_out.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage4:I4|PackFP:I3
SIGN => FP[31].DATAIN
EXP[0] => FP.DATAA
EXP[1] => FP.DATAA
EXP[2] => FP.DATAA
EXP[3] => FP.DATAA
EXP[4] => FP.DATAA
EXP[5] => FP.DATAA
EXP[6] => FP.DATAA
EXP[7] => FP.DATAA
SIG[0] => FP.DATAA
SIG[1] => FP.DATAA
SIG[2] => FP.DATAA
SIG[3] => FP.DATAA
SIG[4] => FP.DATAA
SIG[5] => FP.DATAA
SIG[6] => FP.DATAA
SIG[7] => FP.DATAA
SIG[8] => FP.DATAA
SIG[9] => FP.DATAA
SIG[10] => FP.DATAA
SIG[11] => FP.DATAA
SIG[12] => FP.DATAA
SIG[13] => FP.DATAA
SIG[14] => FP.DATAA
SIG[15] => FP.DATAA
SIG[16] => FP.DATAA
SIG[17] => FP.DATAA
SIG[18] => FP.DATAA
SIG[19] => FP.DATAA
SIG[20] => FP.DATAA
SIG[21] => FP.DATAA
SIG[22] => FP.DATAA
isNaN => FP.OUTPUTSELECT
isNaN => FP.OUTPUTSELECT
isNaN => FP.OUTPUTSELECT
isNaN => FP.OUTPUTSELECT
isNaN => FP.OUTPUTSELECT
isNaN => FP.OUTPUTSELECT
isNaN => FP.OUTPUTSELECT
isNaN => FP.OUTPUTSELECT
isNaN => FP.OUTPUTSELECT
isNaN => FP.OUTPUTSELECT
isNaN => FP.OUTPUTSELECT
isNaN => FP.OUTPUTSELECT
isNaN => FP.OUTPUTSELECT
isNaN => FP.OUTPUTSELECT
isNaN => FP.OUTPUTSELECT
isNaN => FP.OUTPUTSELECT
isNaN => FP.OUTPUTSELECT
isNaN => FP.OUTPUTSELECT
isNaN => FP.OUTPUTSELECT
isNaN => FP.OUTPUTSELECT
isNaN => FP.OUTPUTSELECT
isNaN => FP.OUTPUTSELECT
isNaN => FP.OUTPUTSELECT
isNaN => FP.OUTPUTSELECT
isNaN => FP.OUTPUTSELECT
isNaN => FP.OUTPUTSELECT
isNaN => FP.OUTPUTSELECT
isNaN => FP.OUTPUTSELECT
isNaN => FP.OUTPUTSELECT
isNaN => FP.OUTPUTSELECT
isNaN => FP.OUTPUTSELECT
isINF => FP.OUTPUTSELECT
isINF => FP.OUTPUTSELECT
isINF => FP.OUTPUTSELECT
isINF => FP.OUTPUTSELECT
isINF => FP.OUTPUTSELECT
isINF => FP.OUTPUTSELECT
isINF => FP.OUTPUTSELECT
isINF => FP.OUTPUTSELECT
isINF => FP.OUTPUTSELECT
isINF => FP.OUTPUTSELECT
isINF => FP.OUTPUTSELECT
isINF => FP.OUTPUTSELECT
isINF => FP.OUTPUTSELECT
isINF => FP.OUTPUTSELECT
isINF => FP.OUTPUTSELECT
isINF => FP.OUTPUTSELECT
isINF => FP.OUTPUTSELECT
isINF => FP.OUTPUTSELECT
isINF => FP.OUTPUTSELECT
isINF => FP.OUTPUTSELECT
isINF => FP.OUTPUTSELECT
isINF => FP.OUTPUTSELECT
isINF => FP.OUTPUTSELECT
isINF => FP.OUTPUTSELECT
isINF => FP.OUTPUTSELECT
isINF => FP.OUTPUTSELECT
isINF => FP.OUTPUTSELECT
isINF => FP.OUTPUTSELECT
isINF => FP.OUTPUTSELECT
isINF => FP.OUTPUTSELECT
isINF => FP.OUTPUTSELECT
isZ => FP.OUTPUTSELECT
isZ => FP.OUTPUTSELECT
isZ => FP.OUTPUTSELECT
isZ => FP.OUTPUTSELECT
isZ => FP.OUTPUTSELECT
isZ => FP.OUTPUTSELECT
isZ => FP.OUTPUTSELECT
isZ => FP.OUTPUTSELECT
isZ => FP.OUTPUTSELECT
isZ => FP.OUTPUTSELECT
isZ => FP.OUTPUTSELECT
isZ => FP.OUTPUTSELECT
isZ => FP.OUTPUTSELECT
isZ => FP.OUTPUTSELECT
isZ => FP.OUTPUTSELECT
isZ => FP.OUTPUTSELECT
isZ => FP.OUTPUTSELECT
isZ => FP.OUTPUTSELECT
isZ => FP.OUTPUTSELECT
isZ => FP.OUTPUTSELECT
isZ => FP.OUTPUTSELECT
isZ => FP.OUTPUTSELECT
isZ => FP.OUTPUTSELECT
isZ => FP.OUTPUTSELECT
isZ => FP.OUTPUTSELECT
isZ => FP.OUTPUTSELECT
isZ => FP.OUTPUTSELECT
isZ => FP.OUTPUTSELECT
isZ => FP.OUTPUTSELECT
isZ => FP.OUTPUTSELECT
isZ => FP.OUTPUTSELECT
FP[0] <= FP.DB_MAX_OUTPUT_PORT_TYPE
FP[1] <= FP.DB_MAX_OUTPUT_PORT_TYPE
FP[2] <= FP.DB_MAX_OUTPUT_PORT_TYPE
FP[3] <= FP.DB_MAX_OUTPUT_PORT_TYPE
FP[4] <= FP.DB_MAX_OUTPUT_PORT_TYPE
FP[5] <= FP.DB_MAX_OUTPUT_PORT_TYPE
FP[6] <= FP.DB_MAX_OUTPUT_PORT_TYPE
FP[7] <= FP.DB_MAX_OUTPUT_PORT_TYPE
FP[8] <= FP.DB_MAX_OUTPUT_PORT_TYPE
FP[9] <= FP.DB_MAX_OUTPUT_PORT_TYPE
FP[10] <= FP.DB_MAX_OUTPUT_PORT_TYPE
FP[11] <= FP.DB_MAX_OUTPUT_PORT_TYPE
FP[12] <= FP.DB_MAX_OUTPUT_PORT_TYPE
FP[13] <= FP.DB_MAX_OUTPUT_PORT_TYPE
FP[14] <= FP.DB_MAX_OUTPUT_PORT_TYPE
FP[15] <= FP.DB_MAX_OUTPUT_PORT_TYPE
FP[16] <= FP.DB_MAX_OUTPUT_PORT_TYPE
FP[17] <= FP.DB_MAX_OUTPUT_PORT_TYPE
FP[18] <= FP.DB_MAX_OUTPUT_PORT_TYPE
FP[19] <= FP.DB_MAX_OUTPUT_PORT_TYPE
FP[20] <= FP.DB_MAX_OUTPUT_PORT_TYPE
FP[21] <= FP.DB_MAX_OUTPUT_PORT_TYPE
FP[22] <= FP.DB_MAX_OUTPUT_PORT_TYPE
FP[23] <= FP.DB_MAX_OUTPUT_PORT_TYPE
FP[24] <= FP.DB_MAX_OUTPUT_PORT_TYPE
FP[25] <= FP.DB_MAX_OUTPUT_PORT_TYPE
FP[26] <= FP.DB_MAX_OUTPUT_PORT_TYPE
FP[27] <= FP.DB_MAX_OUTPUT_PORT_TYPE
FP[28] <= FP.DB_MAX_OUTPUT_PORT_TYPE
FP[29] <= FP.DB_MAX_OUTPUT_PORT_TYPE
FP[30] <= FP.DB_MAX_OUTPUT_PORT_TYPE
FP[31] <= SIGN.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide
clk => R_pipe_data[5].mantissa_b[3].CLK
clk => R_pipe_data[5].mantissa_b[4].CLK
clk => R_pipe_data[5].mantissa_b[5].CLK
clk => R_pipe_data[5].mantissa_b[6].CLK
clk => R_pipe_data[5].mantissa_b[7].CLK
clk => R_pipe_data[5].mantissa_b[8].CLK
clk => R_pipe_data[5].mantissa_b[9].CLK
clk => R_pipe_data[5].mantissa_b[10].CLK
clk => R_pipe_data[5].mantissa_b[11].CLK
clk => R_pipe_data[5].mantissa_b[12].CLK
clk => R_pipe_data[5].mantissa_b[13].CLK
clk => R_pipe_data[5].mantissa_b[14].CLK
clk => R_pipe_data[5].mantissa_b[15].CLK
clk => R_pipe_data[5].mantissa_b[16].CLK
clk => R_pipe_data[5].mantissa_b[17].CLK
clk => R_pipe_data[5].mantissa_b[18].CLK
clk => R_pipe_data[5].mantissa_b[19].CLK
clk => R_pipe_data[5].mantissa_b[20].CLK
clk => R_pipe_data[5].mantissa_b[21].CLK
clk => R_pipe_data[5].mantissa_b[22].CLK
clk => R_pipe_data[5].mantissa_b[23].CLK
clk => R_pipe_data[5].mantissa_b[24].CLK
clk => R_pipe_data[5].mantissa_b[25].CLK
clk => R_pipe_data[5].exponent[0].CLK
clk => R_pipe_data[5].exponent[1].CLK
clk => R_pipe_data[5].exponent[2].CLK
clk => R_pipe_data[5].exponent[3].CLK
clk => R_pipe_data[5].exponent[4].CLK
clk => R_pipe_data[5].exponent[5].CLK
clk => R_pipe_data[5].exponent[6].CLK
clk => R_pipe_data[5].exponent[7].CLK
clk => R_pipe_data[5].sign.CLK
clk => R_bc[5][30].CLK
clk => R_bc[5][31].CLK
clk => R_bc[5][32].CLK
clk => R_bc[5][33].CLK
clk => R_bc[5][34].CLK
clk => R_bc[5][35].CLK
clk => R_bc[5][36].CLK
clk => R_bc[5][37].CLK
clk => R_bc[5][38].CLK
clk => R_bc[5][39].CLK
clk => R_bc[5][40].CLK
clk => R_bc[5][41].CLK
clk => R_bc[5][42].CLK
clk => R_bc[5][43].CLK
clk => R_bc[5][44].CLK
clk => R_bc[5][45].CLK
clk => R_bc[5][46].CLK
clk => R_bc[5][47].CLK
clk => R_bc[5][48].CLK
clk => R_bc[5][49].CLK
clk => R_bc[5][50].CLK
clk => R_bc[5][51].CLK
clk => R_bc[5][52].CLK
clk => R_bc[5][53].CLK
clk => R_bc[5][54].CLK
clk => R_exponent[5][0].CLK
clk => R_exponent[5][1].CLK
clk => R_exponent[5][2].CLK
clk => R_exponent[5][3].CLK
clk => R_exponent[5][4].CLK
clk => R_exponent[5][5].CLK
clk => R_exponent[5][6].CLK
clk => R_exponent[5][7].CLK
clk => R_sign[5].CLK
clk => R_pipe_data[4].mantissa_b[0].CLK
clk => R_pipe_data[4].mantissa_b[1].CLK
clk => R_pipe_data[4].mantissa_b[2].CLK
clk => R_pipe_data[4].mantissa_b[3].CLK
clk => R_pipe_data[4].mantissa_b[4].CLK
clk => R_pipe_data[4].mantissa_b[5].CLK
clk => R_pipe_data[4].mantissa_b[6].CLK
clk => R_pipe_data[4].mantissa_b[7].CLK
clk => R_pipe_data[4].mantissa_b[8].CLK
clk => R_pipe_data[4].mantissa_b[9].CLK
clk => R_pipe_data[4].mantissa_b[10].CLK
clk => R_pipe_data[4].mantissa_b[11].CLK
clk => R_pipe_data[4].mantissa_b[12].CLK
clk => R_pipe_data[4].mantissa_b[13].CLK
clk => R_pipe_data[4].mantissa_b[14].CLK
clk => R_pipe_data[4].mantissa_b[15].CLK
clk => R_pipe_data[4].mantissa_b[16].CLK
clk => R_pipe_data[4].mantissa_b[17].CLK
clk => R_pipe_data[4].mantissa_b[18].CLK
clk => R_pipe_data[4].mantissa_b[19].CLK
clk => R_pipe_data[4].mantissa_b[20].CLK
clk => R_pipe_data[4].mantissa_b[21].CLK
clk => R_pipe_data[4].mantissa_b[22].CLK
clk => R_pipe_data[4].mantissa_b[23].CLK
clk => R_pipe_data[4].mantissa_b[24].CLK
clk => R_pipe_data[4].mantissa_b[25].CLK
clk => R_pipe_data[4].mantissa_b[26].CLK
clk => R_pipe_data[4].mantissa_b[27].CLK
clk => R_pipe_data[4].mantissa_a[0].CLK
clk => R_pipe_data[4].mantissa_a[1].CLK
clk => R_pipe_data[4].mantissa_a[2].CLK
clk => R_pipe_data[4].mantissa_a[3].CLK
clk => R_pipe_data[4].mantissa_a[4].CLK
clk => R_pipe_data[4].mantissa_a[5].CLK
clk => R_pipe_data[4].mantissa_a[6].CLK
clk => R_pipe_data[4].mantissa_a[7].CLK
clk => R_pipe_data[4].mantissa_a[8].CLK
clk => R_pipe_data[4].mantissa_a[9].CLK
clk => R_pipe_data[4].mantissa_a[10].CLK
clk => R_pipe_data[4].mantissa_a[11].CLK
clk => R_pipe_data[4].mantissa_a[12].CLK
clk => R_pipe_data[4].mantissa_a[13].CLK
clk => R_pipe_data[4].mantissa_a[14].CLK
clk => R_pipe_data[4].mantissa_a[15].CLK
clk => R_pipe_data[4].mantissa_a[16].CLK
clk => R_pipe_data[4].mantissa_a[17].CLK
clk => R_pipe_data[4].mantissa_a[18].CLK
clk => R_pipe_data[4].mantissa_a[19].CLK
clk => R_pipe_data[4].mantissa_a[20].CLK
clk => R_pipe_data[4].mantissa_a[21].CLK
clk => R_pipe_data[4].mantissa_a[22].CLK
clk => R_pipe_data[4].mantissa_a[23].CLK
clk => R_pipe_data[4].mantissa_a[24].CLK
clk => R_pipe_data[4].mantissa_a[25].CLK
clk => R_pipe_data[4].mantissa_a[26].CLK
clk => R_pipe_data[4].exponent[0].CLK
clk => R_pipe_data[4].exponent[1].CLK
clk => R_pipe_data[4].exponent[2].CLK
clk => R_pipe_data[4].exponent[3].CLK
clk => R_pipe_data[4].exponent[4].CLK
clk => R_pipe_data[4].exponent[5].CLK
clk => R_pipe_data[4].exponent[6].CLK
clk => R_pipe_data[4].exponent[7].CLK
clk => R_pipe_data[4].sign.CLK
clk => R_bc[4][27].CLK
clk => R_bc[4][28].CLK
clk => R_bc[4][29].CLK
clk => R_bc[4][30].CLK
clk => R_bc[4][31].CLK
clk => R_bc[4][32].CLK
clk => R_bc[4][33].CLK
clk => R_bc[4][34].CLK
clk => R_bc[4][35].CLK
clk => R_bc[4][36].CLK
clk => R_bc[4][37].CLK
clk => R_bc[4][38].CLK
clk => R_bc[4][39].CLK
clk => R_bc[4][40].CLK
clk => R_bc[4][41].CLK
clk => R_bc[4][42].CLK
clk => R_bc[4][43].CLK
clk => R_bc[4][44].CLK
clk => R_bc[4][45].CLK
clk => R_bc[4][46].CLK
clk => R_bc[4][47].CLK
clk => R_bc[4][48].CLK
clk => R_bc[4][49].CLK
clk => R_bc[4][50].CLK
clk => R_bc[4][51].CLK
clk => R_bc[4][52].CLK
clk => R_bc[4][53].CLK
clk => R_bc[4][54].CLK
clk => R_bc[4][55].CLK
clk => R_ac[4][27].CLK
clk => R_ac[4][28].CLK
clk => R_ac[4][29].CLK
clk => R_ac[4][30].CLK
clk => R_ac[4][31].CLK
clk => R_ac[4][32].CLK
clk => R_ac[4][33].CLK
clk => R_ac[4][34].CLK
clk => R_ac[4][35].CLK
clk => R_ac[4][36].CLK
clk => R_ac[4][37].CLK
clk => R_ac[4][38].CLK
clk => R_ac[4][39].CLK
clk => R_ac[4][40].CLK
clk => R_ac[4][41].CLK
clk => R_ac[4][42].CLK
clk => R_ac[4][43].CLK
clk => R_ac[4][44].CLK
clk => R_ac[4][45].CLK
clk => R_ac[4][46].CLK
clk => R_ac[4][47].CLK
clk => R_ac[4][48].CLK
clk => R_ac[4][49].CLK
clk => R_ac[4][50].CLK
clk => R_ac[4][51].CLK
clk => R_ac[4][52].CLK
clk => R_ac[4][53].CLK
clk => R_exponent[4][0].CLK
clk => R_exponent[4][1].CLK
clk => R_exponent[4][2].CLK
clk => R_exponent[4][3].CLK
clk => R_exponent[4][4].CLK
clk => R_exponent[4][5].CLK
clk => R_exponent[4][6].CLK
clk => R_exponent[4][7].CLK
clk => R_sign[4].CLK
clk => R_pipe_data[3].mantissa_b[0].CLK
clk => R_pipe_data[3].mantissa_b[1].CLK
clk => R_pipe_data[3].mantissa_b[2].CLK
clk => R_pipe_data[3].mantissa_b[3].CLK
clk => R_pipe_data[3].mantissa_b[4].CLK
clk => R_pipe_data[3].mantissa_b[5].CLK
clk => R_pipe_data[3].mantissa_b[6].CLK
clk => R_pipe_data[3].mantissa_b[7].CLK
clk => R_pipe_data[3].mantissa_b[8].CLK
clk => R_pipe_data[3].mantissa_b[9].CLK
clk => R_pipe_data[3].mantissa_b[10].CLK
clk => R_pipe_data[3].mantissa_b[11].CLK
clk => R_pipe_data[3].mantissa_b[12].CLK
clk => R_pipe_data[3].mantissa_b[13].CLK
clk => R_pipe_data[3].mantissa_b[14].CLK
clk => R_pipe_data[3].mantissa_b[15].CLK
clk => R_pipe_data[3].mantissa_b[16].CLK
clk => R_pipe_data[3].mantissa_b[17].CLK
clk => R_pipe_data[3].mantissa_b[18].CLK
clk => R_pipe_data[3].mantissa_b[19].CLK
clk => R_pipe_data[3].mantissa_b[20].CLK
clk => R_pipe_data[3].mantissa_b[21].CLK
clk => R_pipe_data[3].mantissa_b[22].CLK
clk => R_pipe_data[3].mantissa_b[23].CLK
clk => R_pipe_data[3].mantissa_b[24].CLK
clk => R_pipe_data[3].mantissa_b[25].CLK
clk => R_pipe_data[3].mantissa_b[26].CLK
clk => R_pipe_data[3].mantissa_b[27].CLK
clk => R_pipe_data[3].mantissa_a[0].CLK
clk => R_pipe_data[3].mantissa_a[1].CLK
clk => R_pipe_data[3].mantissa_a[2].CLK
clk => R_pipe_data[3].mantissa_a[3].CLK
clk => R_pipe_data[3].mantissa_a[4].CLK
clk => R_pipe_data[3].mantissa_a[5].CLK
clk => R_pipe_data[3].mantissa_a[6].CLK
clk => R_pipe_data[3].mantissa_a[7].CLK
clk => R_pipe_data[3].mantissa_a[8].CLK
clk => R_pipe_data[3].mantissa_a[9].CLK
clk => R_pipe_data[3].mantissa_a[10].CLK
clk => R_pipe_data[3].mantissa_a[11].CLK
clk => R_pipe_data[3].mantissa_a[12].CLK
clk => R_pipe_data[3].mantissa_a[13].CLK
clk => R_pipe_data[3].mantissa_a[14].CLK
clk => R_pipe_data[3].mantissa_a[15].CLK
clk => R_pipe_data[3].mantissa_a[16].CLK
clk => R_pipe_data[3].mantissa_a[17].CLK
clk => R_pipe_data[3].mantissa_a[18].CLK
clk => R_pipe_data[3].mantissa_a[19].CLK
clk => R_pipe_data[3].mantissa_a[20].CLK
clk => R_pipe_data[3].mantissa_a[21].CLK
clk => R_pipe_data[3].mantissa_a[22].CLK
clk => R_pipe_data[3].mantissa_a[23].CLK
clk => R_pipe_data[3].mantissa_a[24].CLK
clk => R_pipe_data[3].mantissa_a[25].CLK
clk => R_pipe_data[3].mantissa_a[26].CLK
clk => R_pipe_data[3].exponent[0].CLK
clk => R_pipe_data[3].exponent[1].CLK
clk => R_pipe_data[3].exponent[2].CLK
clk => R_pipe_data[3].exponent[3].CLK
clk => R_pipe_data[3].exponent[4].CLK
clk => R_pipe_data[3].exponent[5].CLK
clk => R_pipe_data[3].exponent[6].CLK
clk => R_pipe_data[3].exponent[7].CLK
clk => R_pipe_data[3].sign.CLK
clk => R_bc[3][27].CLK
clk => R_bc[3][28].CLK
clk => R_bc[3][29].CLK
clk => R_bc[3][30].CLK
clk => R_bc[3][31].CLK
clk => R_bc[3][32].CLK
clk => R_bc[3][33].CLK
clk => R_bc[3][34].CLK
clk => R_bc[3][35].CLK
clk => R_bc[3][36].CLK
clk => R_bc[3][37].CLK
clk => R_bc[3][38].CLK
clk => R_bc[3][39].CLK
clk => R_bc[3][40].CLK
clk => R_bc[3][41].CLK
clk => R_bc[3][42].CLK
clk => R_bc[3][43].CLK
clk => R_bc[3][44].CLK
clk => R_bc[3][45].CLK
clk => R_bc[3][46].CLK
clk => R_bc[3][47].CLK
clk => R_bc[3][48].CLK
clk => R_bc[3][49].CLK
clk => R_bc[3][50].CLK
clk => R_bc[3][51].CLK
clk => R_bc[3][52].CLK
clk => R_bc[3][53].CLK
clk => R_bc[3][54].CLK
clk => R_bc[3][55].CLK
clk => R_ac[3][27].CLK
clk => R_ac[3][28].CLK
clk => R_ac[3][29].CLK
clk => R_ac[3][30].CLK
clk => R_ac[3][31].CLK
clk => R_ac[3][32].CLK
clk => R_ac[3][33].CLK
clk => R_ac[3][34].CLK
clk => R_ac[3][35].CLK
clk => R_ac[3][36].CLK
clk => R_ac[3][37].CLK
clk => R_ac[3][38].CLK
clk => R_ac[3][39].CLK
clk => R_ac[3][40].CLK
clk => R_ac[3][41].CLK
clk => R_ac[3][42].CLK
clk => R_ac[3][43].CLK
clk => R_ac[3][44].CLK
clk => R_ac[3][45].CLK
clk => R_ac[3][46].CLK
clk => R_ac[3][47].CLK
clk => R_ac[3][48].CLK
clk => R_ac[3][49].CLK
clk => R_ac[3][50].CLK
clk => R_ac[3][51].CLK
clk => R_ac[3][52].CLK
clk => R_ac[3][53].CLK
clk => R_exponent[3][0].CLK
clk => R_exponent[3][1].CLK
clk => R_exponent[3][2].CLK
clk => R_exponent[3][3].CLK
clk => R_exponent[3][4].CLK
clk => R_exponent[3][5].CLK
clk => R_exponent[3][6].CLK
clk => R_exponent[3][7].CLK
clk => R_sign[3].CLK
clk => R_pipe_data[2].mantissa_b[0].CLK
clk => R_pipe_data[2].mantissa_b[1].CLK
clk => R_pipe_data[2].mantissa_b[2].CLK
clk => R_pipe_data[2].mantissa_b[3].CLK
clk => R_pipe_data[2].mantissa_b[4].CLK
clk => R_pipe_data[2].mantissa_b[5].CLK
clk => R_pipe_data[2].mantissa_b[6].CLK
clk => R_pipe_data[2].mantissa_b[7].CLK
clk => R_pipe_data[2].mantissa_b[8].CLK
clk => R_pipe_data[2].mantissa_b[9].CLK
clk => R_pipe_data[2].mantissa_b[10].CLK
clk => R_pipe_data[2].mantissa_b[11].CLK
clk => R_pipe_data[2].mantissa_b[12].CLK
clk => R_pipe_data[2].mantissa_b[13].CLK
clk => R_pipe_data[2].mantissa_b[14].CLK
clk => R_pipe_data[2].mantissa_b[15].CLK
clk => R_pipe_data[2].mantissa_b[16].CLK
clk => R_pipe_data[2].mantissa_b[17].CLK
clk => R_pipe_data[2].mantissa_b[18].CLK
clk => R_pipe_data[2].mantissa_b[19].CLK
clk => R_pipe_data[2].mantissa_b[20].CLK
clk => R_pipe_data[2].mantissa_b[21].CLK
clk => R_pipe_data[2].mantissa_b[22].CLK
clk => R_pipe_data[2].mantissa_b[23].CLK
clk => R_pipe_data[2].mantissa_b[24].CLK
clk => R_pipe_data[2].mantissa_b[25].CLK
clk => R_pipe_data[2].mantissa_b[26].CLK
clk => R_pipe_data[2].mantissa_b[27].CLK
clk => R_pipe_data[2].mantissa_a[0].CLK
clk => R_pipe_data[2].mantissa_a[1].CLK
clk => R_pipe_data[2].mantissa_a[2].CLK
clk => R_pipe_data[2].mantissa_a[3].CLK
clk => R_pipe_data[2].mantissa_a[4].CLK
clk => R_pipe_data[2].mantissa_a[5].CLK
clk => R_pipe_data[2].mantissa_a[6].CLK
clk => R_pipe_data[2].mantissa_a[7].CLK
clk => R_pipe_data[2].mantissa_a[8].CLK
clk => R_pipe_data[2].mantissa_a[9].CLK
clk => R_pipe_data[2].mantissa_a[10].CLK
clk => R_pipe_data[2].mantissa_a[11].CLK
clk => R_pipe_data[2].mantissa_a[12].CLK
clk => R_pipe_data[2].mantissa_a[13].CLK
clk => R_pipe_data[2].mantissa_a[14].CLK
clk => R_pipe_data[2].mantissa_a[15].CLK
clk => R_pipe_data[2].mantissa_a[16].CLK
clk => R_pipe_data[2].mantissa_a[17].CLK
clk => R_pipe_data[2].mantissa_a[18].CLK
clk => R_pipe_data[2].mantissa_a[19].CLK
clk => R_pipe_data[2].mantissa_a[20].CLK
clk => R_pipe_data[2].mantissa_a[21].CLK
clk => R_pipe_data[2].mantissa_a[22].CLK
clk => R_pipe_data[2].mantissa_a[23].CLK
clk => R_pipe_data[2].mantissa_a[24].CLK
clk => R_pipe_data[2].mantissa_a[25].CLK
clk => R_pipe_data[2].mantissa_a[26].CLK
clk => R_pipe_data[2].exponent[0].CLK
clk => R_pipe_data[2].exponent[1].CLK
clk => R_pipe_data[2].exponent[2].CLK
clk => R_pipe_data[2].exponent[3].CLK
clk => R_pipe_data[2].exponent[4].CLK
clk => R_pipe_data[2].exponent[5].CLK
clk => R_pipe_data[2].exponent[6].CLK
clk => R_pipe_data[2].exponent[7].CLK
clk => R_pipe_data[2].sign.CLK
clk => R_bc[2][27].CLK
clk => R_bc[2][28].CLK
clk => R_bc[2][29].CLK
clk => R_bc[2][30].CLK
clk => R_bc[2][31].CLK
clk => R_bc[2][32].CLK
clk => R_bc[2][33].CLK
clk => R_bc[2][34].CLK
clk => R_bc[2][35].CLK
clk => R_bc[2][36].CLK
clk => R_bc[2][37].CLK
clk => R_bc[2][38].CLK
clk => R_bc[2][39].CLK
clk => R_bc[2][40].CLK
clk => R_bc[2][41].CLK
clk => R_bc[2][42].CLK
clk => R_bc[2][43].CLK
clk => R_bc[2][44].CLK
clk => R_bc[2][45].CLK
clk => R_bc[2][46].CLK
clk => R_bc[2][47].CLK
clk => R_bc[2][48].CLK
clk => R_bc[2][49].CLK
clk => R_bc[2][50].CLK
clk => R_bc[2][51].CLK
clk => R_bc[2][52].CLK
clk => R_bc[2][53].CLK
clk => R_bc[2][54].CLK
clk => R_bc[2][55].CLK
clk => R_ac[2][27].CLK
clk => R_ac[2][28].CLK
clk => R_ac[2][29].CLK
clk => R_ac[2][30].CLK
clk => R_ac[2][31].CLK
clk => R_ac[2][32].CLK
clk => R_ac[2][33].CLK
clk => R_ac[2][34].CLK
clk => R_ac[2][35].CLK
clk => R_ac[2][36].CLK
clk => R_ac[2][37].CLK
clk => R_ac[2][38].CLK
clk => R_ac[2][39].CLK
clk => R_ac[2][40].CLK
clk => R_ac[2][41].CLK
clk => R_ac[2][42].CLK
clk => R_ac[2][43].CLK
clk => R_ac[2][44].CLK
clk => R_ac[2][45].CLK
clk => R_ac[2][46].CLK
clk => R_ac[2][47].CLK
clk => R_ac[2][48].CLK
clk => R_ac[2][49].CLK
clk => R_ac[2][50].CLK
clk => R_ac[2][51].CLK
clk => R_ac[2][52].CLK
clk => R_ac[2][53].CLK
clk => R_exponent[2][0].CLK
clk => R_exponent[2][1].CLK
clk => R_exponent[2][2].CLK
clk => R_exponent[2][3].CLK
clk => R_exponent[2][4].CLK
clk => R_exponent[2][5].CLK
clk => R_exponent[2][6].CLK
clk => R_exponent[2][7].CLK
clk => R_sign[2].CLK
clk => R_pipe_data[1].mantissa_b[0].CLK
clk => R_pipe_data[1].mantissa_b[1].CLK
clk => R_pipe_data[1].mantissa_b[2].CLK
clk => R_pipe_data[1].mantissa_b[3].CLK
clk => R_pipe_data[1].mantissa_b[4].CLK
clk => R_pipe_data[1].mantissa_b[5].CLK
clk => R_pipe_data[1].mantissa_b[6].CLK
clk => R_pipe_data[1].mantissa_b[7].CLK
clk => R_pipe_data[1].mantissa_b[8].CLK
clk => R_pipe_data[1].mantissa_b[9].CLK
clk => R_pipe_data[1].mantissa_b[10].CLK
clk => R_pipe_data[1].mantissa_b[11].CLK
clk => R_pipe_data[1].mantissa_b[12].CLK
clk => R_pipe_data[1].mantissa_b[13].CLK
clk => R_pipe_data[1].mantissa_b[14].CLK
clk => R_pipe_data[1].mantissa_b[15].CLK
clk => R_pipe_data[1].mantissa_b[16].CLK
clk => R_pipe_data[1].mantissa_b[17].CLK
clk => R_pipe_data[1].mantissa_b[18].CLK
clk => R_pipe_data[1].mantissa_b[19].CLK
clk => R_pipe_data[1].mantissa_b[20].CLK
clk => R_pipe_data[1].mantissa_b[21].CLK
clk => R_pipe_data[1].mantissa_b[22].CLK
clk => R_pipe_data[1].mantissa_b[23].CLK
clk => R_pipe_data[1].mantissa_b[24].CLK
clk => R_pipe_data[1].mantissa_b[25].CLK
clk => R_pipe_data[1].mantissa_b[26].CLK
clk => R_pipe_data[1].mantissa_b[27].CLK
clk => R_pipe_data[1].mantissa_a[0].CLK
clk => R_pipe_data[1].mantissa_a[1].CLK
clk => R_pipe_data[1].mantissa_a[2].CLK
clk => R_pipe_data[1].mantissa_a[3].CLK
clk => R_pipe_data[1].mantissa_a[4].CLK
clk => R_pipe_data[1].mantissa_a[5].CLK
clk => R_pipe_data[1].mantissa_a[6].CLK
clk => R_pipe_data[1].mantissa_a[7].CLK
clk => R_pipe_data[1].mantissa_a[8].CLK
clk => R_pipe_data[1].mantissa_a[9].CLK
clk => R_pipe_data[1].mantissa_a[10].CLK
clk => R_pipe_data[1].mantissa_a[11].CLK
clk => R_pipe_data[1].mantissa_a[12].CLK
clk => R_pipe_data[1].mantissa_a[13].CLK
clk => R_pipe_data[1].mantissa_a[14].CLK
clk => R_pipe_data[1].mantissa_a[15].CLK
clk => R_pipe_data[1].mantissa_a[16].CLK
clk => R_pipe_data[1].mantissa_a[17].CLK
clk => R_pipe_data[1].mantissa_a[18].CLK
clk => R_pipe_data[1].mantissa_a[19].CLK
clk => R_pipe_data[1].mantissa_a[20].CLK
clk => R_pipe_data[1].mantissa_a[21].CLK
clk => R_pipe_data[1].mantissa_a[22].CLK
clk => R_pipe_data[1].mantissa_a[23].CLK
clk => R_pipe_data[1].mantissa_a[24].CLK
clk => R_pipe_data[1].mantissa_a[25].CLK
clk => R_pipe_data[1].mantissa_a[26].CLK
clk => R_pipe_data[1].exponent[0].CLK
clk => R_pipe_data[1].exponent[1].CLK
clk => R_pipe_data[1].exponent[2].CLK
clk => R_pipe_data[1].exponent[3].CLK
clk => R_pipe_data[1].exponent[4].CLK
clk => R_pipe_data[1].exponent[5].CLK
clk => R_pipe_data[1].exponent[6].CLK
clk => R_pipe_data[1].exponent[7].CLK
clk => R_pipe_data[1].sign.CLK
clk => R_bc[1][27].CLK
clk => R_bc[1][28].CLK
clk => R_bc[1][29].CLK
clk => R_bc[1][30].CLK
clk => R_bc[1][31].CLK
clk => R_bc[1][32].CLK
clk => R_bc[1][33].CLK
clk => R_bc[1][34].CLK
clk => R_bc[1][35].CLK
clk => R_bc[1][36].CLK
clk => R_bc[1][37].CLK
clk => R_bc[1][38].CLK
clk => R_bc[1][39].CLK
clk => R_bc[1][40].CLK
clk => R_bc[1][41].CLK
clk => R_bc[1][42].CLK
clk => R_bc[1][43].CLK
clk => R_bc[1][44].CLK
clk => R_bc[1][45].CLK
clk => R_bc[1][46].CLK
clk => R_bc[1][47].CLK
clk => R_bc[1][48].CLK
clk => R_bc[1][49].CLK
clk => R_bc[1][50].CLK
clk => R_bc[1][51].CLK
clk => R_bc[1][52].CLK
clk => R_bc[1][53].CLK
clk => R_bc[1][54].CLK
clk => R_bc[1][55].CLK
clk => R_ac[1][27].CLK
clk => R_ac[1][28].CLK
clk => R_ac[1][29].CLK
clk => R_ac[1][30].CLK
clk => R_ac[1][31].CLK
clk => R_ac[1][32].CLK
clk => R_ac[1][33].CLK
clk => R_ac[1][34].CLK
clk => R_ac[1][35].CLK
clk => R_ac[1][36].CLK
clk => R_ac[1][37].CLK
clk => R_ac[1][38].CLK
clk => R_ac[1][39].CLK
clk => R_ac[1][40].CLK
clk => R_ac[1][41].CLK
clk => R_ac[1][42].CLK
clk => R_ac[1][43].CLK
clk => R_ac[1][44].CLK
clk => R_ac[1][45].CLK
clk => R_ac[1][46].CLK
clk => R_ac[1][47].CLK
clk => R_ac[1][48].CLK
clk => R_ac[1][49].CLK
clk => R_ac[1][50].CLK
clk => R_ac[1][51].CLK
clk => R_ac[1][52].CLK
clk => R_ac[1][53].CLK
clk => R_exponent[1][0].CLK
clk => R_exponent[1][1].CLK
clk => R_exponent[1][2].CLK
clk => R_exponent[1][3].CLK
clk => R_exponent[1][4].CLK
clk => R_exponent[1][5].CLK
clk => R_exponent[1][6].CLK
clk => R_exponent[1][7].CLK
clk => R_sign[1].CLK
clk => R_pipe_data[0].mantissa_b[0].CLK
clk => R_pipe_data[0].mantissa_b[1].CLK
clk => R_pipe_data[0].mantissa_b[2].CLK
clk => R_pipe_data[0].mantissa_b[3].CLK
clk => R_pipe_data[0].mantissa_b[4].CLK
clk => R_pipe_data[0].mantissa_b[5].CLK
clk => R_pipe_data[0].mantissa_b[6].CLK
clk => R_pipe_data[0].mantissa_b[7].CLK
clk => R_pipe_data[0].mantissa_b[8].CLK
clk => R_pipe_data[0].mantissa_b[9].CLK
clk => R_pipe_data[0].mantissa_b[10].CLK
clk => R_pipe_data[0].mantissa_b[11].CLK
clk => R_pipe_data[0].mantissa_b[12].CLK
clk => R_pipe_data[0].mantissa_b[13].CLK
clk => R_pipe_data[0].mantissa_b[14].CLK
clk => R_pipe_data[0].mantissa_b[15].CLK
clk => R_pipe_data[0].mantissa_b[16].CLK
clk => R_pipe_data[0].mantissa_b[17].CLK
clk => R_pipe_data[0].mantissa_b[18].CLK
clk => R_pipe_data[0].mantissa_b[19].CLK
clk => R_pipe_data[0].mantissa_b[20].CLK
clk => R_pipe_data[0].mantissa_b[21].CLK
clk => R_pipe_data[0].mantissa_b[22].CLK
clk => R_pipe_data[0].mantissa_b[23].CLK
clk => R_pipe_data[0].mantissa_b[24].CLK
clk => R_pipe_data[0].mantissa_b[25].CLK
clk => R_pipe_data[0].mantissa_b[26].CLK
clk => R_pipe_data[0].mantissa_b[27].CLK
clk => R_pipe_data[0].mantissa_a[0].CLK
clk => R_pipe_data[0].mantissa_a[1].CLK
clk => R_pipe_data[0].mantissa_a[2].CLK
clk => R_pipe_data[0].mantissa_a[3].CLK
clk => R_pipe_data[0].mantissa_a[4].CLK
clk => R_pipe_data[0].mantissa_a[5].CLK
clk => R_pipe_data[0].mantissa_a[6].CLK
clk => R_pipe_data[0].mantissa_a[7].CLK
clk => R_pipe_data[0].mantissa_a[8].CLK
clk => R_pipe_data[0].mantissa_a[9].CLK
clk => R_pipe_data[0].mantissa_a[10].CLK
clk => R_pipe_data[0].mantissa_a[11].CLK
clk => R_pipe_data[0].mantissa_a[12].CLK
clk => R_pipe_data[0].mantissa_a[13].CLK
clk => R_pipe_data[0].mantissa_a[14].CLK
clk => R_pipe_data[0].mantissa_a[15].CLK
clk => R_pipe_data[0].mantissa_a[16].CLK
clk => R_pipe_data[0].mantissa_a[17].CLK
clk => R_pipe_data[0].mantissa_a[18].CLK
clk => R_pipe_data[0].mantissa_a[19].CLK
clk => R_pipe_data[0].mantissa_a[20].CLK
clk => R_pipe_data[0].mantissa_a[21].CLK
clk => R_pipe_data[0].mantissa_a[22].CLK
clk => R_pipe_data[0].mantissa_a[23].CLK
clk => R_pipe_data[0].mantissa_a[24].CLK
clk => R_pipe_data[0].mantissa_a[25].CLK
clk => R_pipe_data[0].mantissa_a[26].CLK
clk => R_pipe_data[0].exponent[0].CLK
clk => R_pipe_data[0].exponent[1].CLK
clk => R_pipe_data[0].exponent[2].CLK
clk => R_pipe_data[0].exponent[3].CLK
clk => R_pipe_data[0].exponent[4].CLK
clk => R_pipe_data[0].exponent[5].CLK
clk => R_pipe_data[0].exponent[6].CLK
clk => R_pipe_data[0].exponent[7].CLK
clk => R_pipe_data[0].sign.CLK
x[0] => R_pipe_data[0].mantissa_b[3].DATAIN
x[1] => R_pipe_data[0].mantissa_b[4].DATAIN
x[2] => R_pipe_data[0].mantissa_b[5].DATAIN
x[3] => R_pipe_data[0].mantissa_b[6].DATAIN
x[4] => R_pipe_data[0].mantissa_b[7].DATAIN
x[5] => R_pipe_data[0].mantissa_b[8].DATAIN
x[6] => R_pipe_data[0].mantissa_b[9].DATAIN
x[7] => R_pipe_data[0].mantissa_b[10].DATAIN
x[8] => R_pipe_data[0].mantissa_b[11].DATAIN
x[9] => R_pipe_data[0].mantissa_b[12].DATAIN
x[10] => R_pipe_data[0].mantissa_b[13].DATAIN
x[11] => R_pipe_data[0].mantissa_b[14].DATAIN
x[12] => R_pipe_data[0].mantissa_b[15].DATAIN
x[13] => R_pipe_data[0].mantissa_b[16].DATAIN
x[14] => R_pipe_data[0].mantissa_b[17].DATAIN
x[15] => R_pipe_data[0].mantissa_b[18].DATAIN
x[16] => R_pipe_data[0].mantissa_b[19].DATAIN
x[17] => R_pipe_data[0].mantissa_b[20].DATAIN
x[18] => R_pipe_data[0].mantissa_b[21].DATAIN
x[19] => R_pipe_data[0].mantissa_b[22].DATAIN
x[20] => R_pipe_data[0].mantissa_b[23].DATAIN
x[21] => R_pipe_data[0].mantissa_b[24].DATAIN
x[22] => R_pipe_data[0].mantissa_b[25].DATAIN
x[23] => Add0.IN16
x[24] => Add0.IN15
x[25] => Add0.IN14
x[26] => Add0.IN13
x[27] => Add0.IN12
x[28] => Add0.IN11
x[29] => Add0.IN10
x[30] => Add0.IN9
x[31] => sign.IN0
y[0] => R_pipe_data[0].mantissa_a[3].DATAIN
y[1] => R_pipe_data[0].mantissa_a[4].DATAIN
y[2] => R_pipe_data[0].mantissa_a[5].DATAIN
y[3] => R_pipe_data[0].mantissa_a[6].DATAIN
y[4] => R_pipe_data[0].mantissa_a[7].DATAIN
y[5] => R_pipe_data[0].mantissa_a[8].DATAIN
y[6] => R_pipe_data[0].mantissa_a[9].DATAIN
y[7] => R_pipe_data[0].mantissa_a[10].DATAIN
y[8] => R_pipe_data[0].mantissa_a[11].DATAIN
y[9] => R_pipe_data[0].mantissa_a[12].DATAIN
y[10] => R_pipe_data[0].mantissa_a[13].DATAIN
y[11] => R_pipe_data[0].mantissa_a[14].DATAIN
y[12] => R_pipe_data[0].mantissa_a[15].DATAIN
y[13] => R_pipe_data[0].mantissa_a[16].DATAIN
y[14] => R_pipe_data[0].mantissa_a[17].DATAIN
y[15] => R_pipe_data[0].mantissa_a[18].DATAIN
y[16] => R_pipe_data[0].mantissa_a[19].DATAIN
y[17] => R_pipe_data[0].mantissa_a[20].DATAIN
y[18] => R_pipe_data[0].mantissa_a[21].DATAIN
y[19] => R_pipe_data[0].mantissa_a[22].DATAIN
y[20] => R_pipe_data[0].mantissa_a[23].DATAIN
y[21] => R_pipe_data[0].mantissa_a[24].DATAIN
y[22] => R_pipe_data[0].mantissa_a[25].DATAIN
y[23] => Add0.IN8
y[24] => Add0.IN7
y[25] => Add0.IN6
y[26] => Add0.IN5
y[27] => Add0.IN4
y[28] => Add0.IN3
y[29] => Add0.IN2
y[30] => Add0.IN1
y[31] => sign.IN1
q[0] <= R_pipe_data[5].mantissa_b[3].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= R_pipe_data[5].mantissa_b[4].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= R_pipe_data[5].mantissa_b[5].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= R_pipe_data[5].mantissa_b[6].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= R_pipe_data[5].mantissa_b[7].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= R_pipe_data[5].mantissa_b[8].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= R_pipe_data[5].mantissa_b[9].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= R_pipe_data[5].mantissa_b[10].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= R_pipe_data[5].mantissa_b[11].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= R_pipe_data[5].mantissa_b[12].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= R_pipe_data[5].mantissa_b[13].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= R_pipe_data[5].mantissa_b[14].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= R_pipe_data[5].mantissa_b[15].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= R_pipe_data[5].mantissa_b[16].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= R_pipe_data[5].mantissa_b[17].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= R_pipe_data[5].mantissa_b[18].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= R_pipe_data[5].mantissa_b[19].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= R_pipe_data[5].mantissa_b[20].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= R_pipe_data[5].mantissa_b[21].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= R_pipe_data[5].mantissa_b[22].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= R_pipe_data[5].mantissa_b[23].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= R_pipe_data[5].mantissa_b[24].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= R_pipe_data[5].mantissa_b[25].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= R_pipe_data[5].exponent[0].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= R_pipe_data[5].exponent[1].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= R_pipe_data[5].exponent[2].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= R_pipe_data[5].exponent[3].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= R_pipe_data[5].exponent[4].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= R_pipe_data[5].exponent[5].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= R_pipe_data[5].exponent[6].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= R_pipe_data[5].exponent[7].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= R_pipe_data[5].sign.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:0:vector_bram
clk => ram~87.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram~42.CLK
clk => ram~43.CLK
clk => ram~44.CLK
clk => ram~45.CLK
clk => ram~46.CLK
clk => ram~47.CLK
clk => ram~48.CLK
clk => ram~49.CLK
clk => ram~50.CLK
clk => ram~51.CLK
clk => ram~52.CLK
clk => ram~53.CLK
clk => ram~54.CLK
clk => ram~55.CLK
clk => ram~56.CLK
clk => ram~57.CLK
clk => ram~58.CLK
clk => ram~59.CLK
clk => ram~60.CLK
clk => ram~61.CLK
clk => ram~62.CLK
clk => ram~63.CLK
clk => ram~64.CLK
clk => ram~65.CLK
clk => ram~66.CLK
clk => ram~67.CLK
clk => ram~68.CLK
clk => ram~69.CLK
clk => ram~70.CLK
clk => ram~71.CLK
clk => ram~72.CLK
clk => ram~73.CLK
clk => ram~74.CLK
clk => ram~75.CLK
clk => ram~76.CLK
clk => ram~77.CLK
clk => ram~78.CLK
clk => ram~79.CLK
clk => ram~80.CLK
clk => ram~81.CLK
clk => ram~82.CLK
clk => ram~83.CLK
clk => ram~84.CLK
clk => ram~85.CLK
clk => ram~86.CLK
clk => data_out_b[0]~reg0.CLK
clk => data_out_b[1]~reg0.CLK
clk => data_out_b[2]~reg0.CLK
clk => data_out_b[3]~reg0.CLK
clk => data_out_b[4]~reg0.CLK
clk => data_out_b[5]~reg0.CLK
clk => data_out_b[6]~reg0.CLK
clk => data_out_b[7]~reg0.CLK
clk => data_out_b[8]~reg0.CLK
clk => data_out_b[9]~reg0.CLK
clk => data_out_b[10]~reg0.CLK
clk => data_out_b[11]~reg0.CLK
clk => data_out_b[12]~reg0.CLK
clk => data_out_b[13]~reg0.CLK
clk => data_out_b[14]~reg0.CLK
clk => data_out_b[15]~reg0.CLK
clk => data_out_b[16]~reg0.CLK
clk => data_out_b[17]~reg0.CLK
clk => data_out_b[18]~reg0.CLK
clk => data_out_b[19]~reg0.CLK
clk => data_out_b[20]~reg0.CLK
clk => data_out_b[21]~reg0.CLK
clk => data_out_b[22]~reg0.CLK
clk => data_out_b[23]~reg0.CLK
clk => data_out_b[24]~reg0.CLK
clk => data_out_b[25]~reg0.CLK
clk => data_out_b[26]~reg0.CLK
clk => data_out_b[27]~reg0.CLK
clk => data_out_b[28]~reg0.CLK
clk => data_out_b[29]~reg0.CLK
clk => data_out_b[30]~reg0.CLK
clk => data_out_b[31]~reg0.CLK
clk => data_out_a[0]~reg0.CLK
clk => data_out_a[1]~reg0.CLK
clk => data_out_a[2]~reg0.CLK
clk => data_out_a[3]~reg0.CLK
clk => data_out_a[4]~reg0.CLK
clk => data_out_a[5]~reg0.CLK
clk => data_out_a[6]~reg0.CLK
clk => data_out_a[7]~reg0.CLK
clk => data_out_a[8]~reg0.CLK
clk => data_out_a[9]~reg0.CLK
clk => data_out_a[10]~reg0.CLK
clk => data_out_a[11]~reg0.CLK
clk => data_out_a[12]~reg0.CLK
clk => data_out_a[13]~reg0.CLK
clk => data_out_a[14]~reg0.CLK
clk => data_out_a[15]~reg0.CLK
clk => data_out_a[16]~reg0.CLK
clk => data_out_a[17]~reg0.CLK
clk => data_out_a[18]~reg0.CLK
clk => data_out_a[19]~reg0.CLK
clk => data_out_a[20]~reg0.CLK
clk => data_out_a[21]~reg0.CLK
clk => data_out_a[22]~reg0.CLK
clk => data_out_a[23]~reg0.CLK
clk => data_out_a[24]~reg0.CLK
clk => data_out_a[25]~reg0.CLK
clk => data_out_a[26]~reg0.CLK
clk => data_out_a[27]~reg0.CLK
clk => data_out_a[28]~reg0.CLK
clk => data_out_a[29]~reg0.CLK
clk => data_out_a[30]~reg0.CLK
clk => data_out_a[31]~reg0.CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
addr_a[0] => ram~10.DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram~9.DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram~8.DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram~7.DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram~6.DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram~5.DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram~4.DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram~3.DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_a[8] => ram~2.DATAIN
addr_a[8] => ram.WADDR8
addr_a[8] => ram.RADDR8
addr_a[9] => ram~1.DATAIN
addr_a[9] => ram.WADDR9
addr_a[9] => ram.RADDR9
addr_a[10] => ram~0.DATAIN
addr_a[10] => ram.WADDR10
addr_a[10] => ram.RADDR10
addr_b[0] => ram~54.DATAIN
addr_b[0] => ram.PORTBWADDR
addr_b[0] => ram.PORTBRADDR
addr_b[1] => ram~53.DATAIN
addr_b[1] => ram.PORTBWADDR1
addr_b[1] => ram.PORTBRADDR1
addr_b[2] => ram~52.DATAIN
addr_b[2] => ram.PORTBWADDR2
addr_b[2] => ram.PORTBRADDR2
addr_b[3] => ram~51.DATAIN
addr_b[3] => ram.PORTBWADDR3
addr_b[3] => ram.PORTBRADDR3
addr_b[4] => ram~50.DATAIN
addr_b[4] => ram.PORTBWADDR4
addr_b[4] => ram.PORTBRADDR4
addr_b[5] => ram~49.DATAIN
addr_b[5] => ram.PORTBWADDR5
addr_b[5] => ram.PORTBRADDR5
addr_b[6] => ram~48.DATAIN
addr_b[6] => ram.PORTBWADDR6
addr_b[6] => ram.PORTBRADDR6
addr_b[7] => ram~47.DATAIN
addr_b[7] => ram.PORTBWADDR7
addr_b[7] => ram.PORTBRADDR7
addr_b[8] => ram~46.DATAIN
addr_b[8] => ram.PORTBWADDR8
addr_b[8] => ram.PORTBRADDR8
addr_b[9] => ram~45.DATAIN
addr_b[9] => ram.PORTBWADDR9
addr_b[9] => ram.PORTBRADDR9
addr_b[10] => ram~44.DATAIN
addr_b[10] => ram.PORTBWADDR10
addr_b[10] => ram.PORTBRADDR10
we_a => ram~87.DATAIN
we_a => ram.WE
we_b => ram~43.DATAIN
we_b => ram.PORTBWE
data_in_a[0] => ram~42.DATAIN
data_in_a[0] => ram.DATAIN
data_in_a[1] => ram~41.DATAIN
data_in_a[1] => ram.DATAIN1
data_in_a[2] => ram~40.DATAIN
data_in_a[2] => ram.DATAIN2
data_in_a[3] => ram~39.DATAIN
data_in_a[3] => ram.DATAIN3
data_in_a[4] => ram~38.DATAIN
data_in_a[4] => ram.DATAIN4
data_in_a[5] => ram~37.DATAIN
data_in_a[5] => ram.DATAIN5
data_in_a[6] => ram~36.DATAIN
data_in_a[6] => ram.DATAIN6
data_in_a[7] => ram~35.DATAIN
data_in_a[7] => ram.DATAIN7
data_in_a[8] => ram~34.DATAIN
data_in_a[8] => ram.DATAIN8
data_in_a[9] => ram~33.DATAIN
data_in_a[9] => ram.DATAIN9
data_in_a[10] => ram~32.DATAIN
data_in_a[10] => ram.DATAIN10
data_in_a[11] => ram~31.DATAIN
data_in_a[11] => ram.DATAIN11
data_in_a[12] => ram~30.DATAIN
data_in_a[12] => ram.DATAIN12
data_in_a[13] => ram~29.DATAIN
data_in_a[13] => ram.DATAIN13
data_in_a[14] => ram~28.DATAIN
data_in_a[14] => ram.DATAIN14
data_in_a[15] => ram~27.DATAIN
data_in_a[15] => ram.DATAIN15
data_in_a[16] => ram~26.DATAIN
data_in_a[16] => ram.DATAIN16
data_in_a[17] => ram~25.DATAIN
data_in_a[17] => ram.DATAIN17
data_in_a[18] => ram~24.DATAIN
data_in_a[18] => ram.DATAIN18
data_in_a[19] => ram~23.DATAIN
data_in_a[19] => ram.DATAIN19
data_in_a[20] => ram~22.DATAIN
data_in_a[20] => ram.DATAIN20
data_in_a[21] => ram~21.DATAIN
data_in_a[21] => ram.DATAIN21
data_in_a[22] => ram~20.DATAIN
data_in_a[22] => ram.DATAIN22
data_in_a[23] => ram~19.DATAIN
data_in_a[23] => ram.DATAIN23
data_in_a[24] => ram~18.DATAIN
data_in_a[24] => ram.DATAIN24
data_in_a[25] => ram~17.DATAIN
data_in_a[25] => ram.DATAIN25
data_in_a[26] => ram~16.DATAIN
data_in_a[26] => ram.DATAIN26
data_in_a[27] => ram~15.DATAIN
data_in_a[27] => ram.DATAIN27
data_in_a[28] => ram~14.DATAIN
data_in_a[28] => ram.DATAIN28
data_in_a[29] => ram~13.DATAIN
data_in_a[29] => ram.DATAIN29
data_in_a[30] => ram~12.DATAIN
data_in_a[30] => ram.DATAIN30
data_in_a[31] => ram~11.DATAIN
data_in_a[31] => ram.DATAIN31
data_in_b[0] => ram~86.DATAIN
data_in_b[0] => ram.PORTBDATAIN
data_in_b[1] => ram~85.DATAIN
data_in_b[1] => ram.PORTBDATAIN1
data_in_b[2] => ram~84.DATAIN
data_in_b[2] => ram.PORTBDATAIN2
data_in_b[3] => ram~83.DATAIN
data_in_b[3] => ram.PORTBDATAIN3
data_in_b[4] => ram~82.DATAIN
data_in_b[4] => ram.PORTBDATAIN4
data_in_b[5] => ram~81.DATAIN
data_in_b[5] => ram.PORTBDATAIN5
data_in_b[6] => ram~80.DATAIN
data_in_b[6] => ram.PORTBDATAIN6
data_in_b[7] => ram~79.DATAIN
data_in_b[7] => ram.PORTBDATAIN7
data_in_b[8] => ram~78.DATAIN
data_in_b[8] => ram.PORTBDATAIN8
data_in_b[9] => ram~77.DATAIN
data_in_b[9] => ram.PORTBDATAIN9
data_in_b[10] => ram~76.DATAIN
data_in_b[10] => ram.PORTBDATAIN10
data_in_b[11] => ram~75.DATAIN
data_in_b[11] => ram.PORTBDATAIN11
data_in_b[12] => ram~74.DATAIN
data_in_b[12] => ram.PORTBDATAIN12
data_in_b[13] => ram~73.DATAIN
data_in_b[13] => ram.PORTBDATAIN13
data_in_b[14] => ram~72.DATAIN
data_in_b[14] => ram.PORTBDATAIN14
data_in_b[15] => ram~71.DATAIN
data_in_b[15] => ram.PORTBDATAIN15
data_in_b[16] => ram~70.DATAIN
data_in_b[16] => ram.PORTBDATAIN16
data_in_b[17] => ram~69.DATAIN
data_in_b[17] => ram.PORTBDATAIN17
data_in_b[18] => ram~68.DATAIN
data_in_b[18] => ram.PORTBDATAIN18
data_in_b[19] => ram~67.DATAIN
data_in_b[19] => ram.PORTBDATAIN19
data_in_b[20] => ram~66.DATAIN
data_in_b[20] => ram.PORTBDATAIN20
data_in_b[21] => ram~65.DATAIN
data_in_b[21] => ram.PORTBDATAIN21
data_in_b[22] => ram~64.DATAIN
data_in_b[22] => ram.PORTBDATAIN22
data_in_b[23] => ram~63.DATAIN
data_in_b[23] => ram.PORTBDATAIN23
data_in_b[24] => ram~62.DATAIN
data_in_b[24] => ram.PORTBDATAIN24
data_in_b[25] => ram~61.DATAIN
data_in_b[25] => ram.PORTBDATAIN25
data_in_b[26] => ram~60.DATAIN
data_in_b[26] => ram.PORTBDATAIN26
data_in_b[27] => ram~59.DATAIN
data_in_b[27] => ram.PORTBDATAIN27
data_in_b[28] => ram~58.DATAIN
data_in_b[28] => ram.PORTBDATAIN28
data_in_b[29] => ram~57.DATAIN
data_in_b[29] => ram.PORTBDATAIN29
data_in_b[30] => ram~56.DATAIN
data_in_b[30] => ram.PORTBDATAIN30
data_in_b[31] => ram~55.DATAIN
data_in_b[31] => ram.PORTBDATAIN31
data_out_a[0] <= data_out_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[1] <= data_out_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[2] <= data_out_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[3] <= data_out_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[4] <= data_out_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[5] <= data_out_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[6] <= data_out_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[7] <= data_out_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[8] <= data_out_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[9] <= data_out_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[10] <= data_out_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[11] <= data_out_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[12] <= data_out_a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[13] <= data_out_a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[14] <= data_out_a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[15] <= data_out_a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[16] <= data_out_a[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[17] <= data_out_a[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[18] <= data_out_a[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[19] <= data_out_a[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[20] <= data_out_a[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[21] <= data_out_a[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[22] <= data_out_a[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[23] <= data_out_a[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[24] <= data_out_a[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[25] <= data_out_a[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[26] <= data_out_a[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[27] <= data_out_a[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[28] <= data_out_a[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[29] <= data_out_a[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[30] <= data_out_a[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[31] <= data_out_a[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[0] <= data_out_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[1] <= data_out_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[2] <= data_out_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[3] <= data_out_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[4] <= data_out_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[5] <= data_out_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[6] <= data_out_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[7] <= data_out_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[8] <= data_out_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[9] <= data_out_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[10] <= data_out_b[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[11] <= data_out_b[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[12] <= data_out_b[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[13] <= data_out_b[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[14] <= data_out_b[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[15] <= data_out_b[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[16] <= data_out_b[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[17] <= data_out_b[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[18] <= data_out_b[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[19] <= data_out_b[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[20] <= data_out_b[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[21] <= data_out_b[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[22] <= data_out_b[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[23] <= data_out_b[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[24] <= data_out_b[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[25] <= data_out_b[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[26] <= data_out_b[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[27] <= data_out_b[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[28] <= data_out_b[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[29] <= data_out_b[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[30] <= data_out_b[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[31] <= data_out_b[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:1:vector_bram
clk => ram~87.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram~42.CLK
clk => ram~43.CLK
clk => ram~44.CLK
clk => ram~45.CLK
clk => ram~46.CLK
clk => ram~47.CLK
clk => ram~48.CLK
clk => ram~49.CLK
clk => ram~50.CLK
clk => ram~51.CLK
clk => ram~52.CLK
clk => ram~53.CLK
clk => ram~54.CLK
clk => ram~55.CLK
clk => ram~56.CLK
clk => ram~57.CLK
clk => ram~58.CLK
clk => ram~59.CLK
clk => ram~60.CLK
clk => ram~61.CLK
clk => ram~62.CLK
clk => ram~63.CLK
clk => ram~64.CLK
clk => ram~65.CLK
clk => ram~66.CLK
clk => ram~67.CLK
clk => ram~68.CLK
clk => ram~69.CLK
clk => ram~70.CLK
clk => ram~71.CLK
clk => ram~72.CLK
clk => ram~73.CLK
clk => ram~74.CLK
clk => ram~75.CLK
clk => ram~76.CLK
clk => ram~77.CLK
clk => ram~78.CLK
clk => ram~79.CLK
clk => ram~80.CLK
clk => ram~81.CLK
clk => ram~82.CLK
clk => ram~83.CLK
clk => ram~84.CLK
clk => ram~85.CLK
clk => ram~86.CLK
clk => data_out_b[0]~reg0.CLK
clk => data_out_b[1]~reg0.CLK
clk => data_out_b[2]~reg0.CLK
clk => data_out_b[3]~reg0.CLK
clk => data_out_b[4]~reg0.CLK
clk => data_out_b[5]~reg0.CLK
clk => data_out_b[6]~reg0.CLK
clk => data_out_b[7]~reg0.CLK
clk => data_out_b[8]~reg0.CLK
clk => data_out_b[9]~reg0.CLK
clk => data_out_b[10]~reg0.CLK
clk => data_out_b[11]~reg0.CLK
clk => data_out_b[12]~reg0.CLK
clk => data_out_b[13]~reg0.CLK
clk => data_out_b[14]~reg0.CLK
clk => data_out_b[15]~reg0.CLK
clk => data_out_b[16]~reg0.CLK
clk => data_out_b[17]~reg0.CLK
clk => data_out_b[18]~reg0.CLK
clk => data_out_b[19]~reg0.CLK
clk => data_out_b[20]~reg0.CLK
clk => data_out_b[21]~reg0.CLK
clk => data_out_b[22]~reg0.CLK
clk => data_out_b[23]~reg0.CLK
clk => data_out_b[24]~reg0.CLK
clk => data_out_b[25]~reg0.CLK
clk => data_out_b[26]~reg0.CLK
clk => data_out_b[27]~reg0.CLK
clk => data_out_b[28]~reg0.CLK
clk => data_out_b[29]~reg0.CLK
clk => data_out_b[30]~reg0.CLK
clk => data_out_b[31]~reg0.CLK
clk => data_out_a[0]~reg0.CLK
clk => data_out_a[1]~reg0.CLK
clk => data_out_a[2]~reg0.CLK
clk => data_out_a[3]~reg0.CLK
clk => data_out_a[4]~reg0.CLK
clk => data_out_a[5]~reg0.CLK
clk => data_out_a[6]~reg0.CLK
clk => data_out_a[7]~reg0.CLK
clk => data_out_a[8]~reg0.CLK
clk => data_out_a[9]~reg0.CLK
clk => data_out_a[10]~reg0.CLK
clk => data_out_a[11]~reg0.CLK
clk => data_out_a[12]~reg0.CLK
clk => data_out_a[13]~reg0.CLK
clk => data_out_a[14]~reg0.CLK
clk => data_out_a[15]~reg0.CLK
clk => data_out_a[16]~reg0.CLK
clk => data_out_a[17]~reg0.CLK
clk => data_out_a[18]~reg0.CLK
clk => data_out_a[19]~reg0.CLK
clk => data_out_a[20]~reg0.CLK
clk => data_out_a[21]~reg0.CLK
clk => data_out_a[22]~reg0.CLK
clk => data_out_a[23]~reg0.CLK
clk => data_out_a[24]~reg0.CLK
clk => data_out_a[25]~reg0.CLK
clk => data_out_a[26]~reg0.CLK
clk => data_out_a[27]~reg0.CLK
clk => data_out_a[28]~reg0.CLK
clk => data_out_a[29]~reg0.CLK
clk => data_out_a[30]~reg0.CLK
clk => data_out_a[31]~reg0.CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
addr_a[0] => ram~10.DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram~9.DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram~8.DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram~7.DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram~6.DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram~5.DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram~4.DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram~3.DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_a[8] => ram~2.DATAIN
addr_a[8] => ram.WADDR8
addr_a[8] => ram.RADDR8
addr_a[9] => ram~1.DATAIN
addr_a[9] => ram.WADDR9
addr_a[9] => ram.RADDR9
addr_a[10] => ram~0.DATAIN
addr_a[10] => ram.WADDR10
addr_a[10] => ram.RADDR10
addr_b[0] => ram~54.DATAIN
addr_b[0] => ram.PORTBWADDR
addr_b[0] => ram.PORTBRADDR
addr_b[1] => ram~53.DATAIN
addr_b[1] => ram.PORTBWADDR1
addr_b[1] => ram.PORTBRADDR1
addr_b[2] => ram~52.DATAIN
addr_b[2] => ram.PORTBWADDR2
addr_b[2] => ram.PORTBRADDR2
addr_b[3] => ram~51.DATAIN
addr_b[3] => ram.PORTBWADDR3
addr_b[3] => ram.PORTBRADDR3
addr_b[4] => ram~50.DATAIN
addr_b[4] => ram.PORTBWADDR4
addr_b[4] => ram.PORTBRADDR4
addr_b[5] => ram~49.DATAIN
addr_b[5] => ram.PORTBWADDR5
addr_b[5] => ram.PORTBRADDR5
addr_b[6] => ram~48.DATAIN
addr_b[6] => ram.PORTBWADDR6
addr_b[6] => ram.PORTBRADDR6
addr_b[7] => ram~47.DATAIN
addr_b[7] => ram.PORTBWADDR7
addr_b[7] => ram.PORTBRADDR7
addr_b[8] => ram~46.DATAIN
addr_b[8] => ram.PORTBWADDR8
addr_b[8] => ram.PORTBRADDR8
addr_b[9] => ram~45.DATAIN
addr_b[9] => ram.PORTBWADDR9
addr_b[9] => ram.PORTBRADDR9
addr_b[10] => ram~44.DATAIN
addr_b[10] => ram.PORTBWADDR10
addr_b[10] => ram.PORTBRADDR10
we_a => ram~87.DATAIN
we_a => ram.WE
we_b => ram~43.DATAIN
we_b => ram.PORTBWE
data_in_a[0] => ram~42.DATAIN
data_in_a[0] => ram.DATAIN
data_in_a[1] => ram~41.DATAIN
data_in_a[1] => ram.DATAIN1
data_in_a[2] => ram~40.DATAIN
data_in_a[2] => ram.DATAIN2
data_in_a[3] => ram~39.DATAIN
data_in_a[3] => ram.DATAIN3
data_in_a[4] => ram~38.DATAIN
data_in_a[4] => ram.DATAIN4
data_in_a[5] => ram~37.DATAIN
data_in_a[5] => ram.DATAIN5
data_in_a[6] => ram~36.DATAIN
data_in_a[6] => ram.DATAIN6
data_in_a[7] => ram~35.DATAIN
data_in_a[7] => ram.DATAIN7
data_in_a[8] => ram~34.DATAIN
data_in_a[8] => ram.DATAIN8
data_in_a[9] => ram~33.DATAIN
data_in_a[9] => ram.DATAIN9
data_in_a[10] => ram~32.DATAIN
data_in_a[10] => ram.DATAIN10
data_in_a[11] => ram~31.DATAIN
data_in_a[11] => ram.DATAIN11
data_in_a[12] => ram~30.DATAIN
data_in_a[12] => ram.DATAIN12
data_in_a[13] => ram~29.DATAIN
data_in_a[13] => ram.DATAIN13
data_in_a[14] => ram~28.DATAIN
data_in_a[14] => ram.DATAIN14
data_in_a[15] => ram~27.DATAIN
data_in_a[15] => ram.DATAIN15
data_in_a[16] => ram~26.DATAIN
data_in_a[16] => ram.DATAIN16
data_in_a[17] => ram~25.DATAIN
data_in_a[17] => ram.DATAIN17
data_in_a[18] => ram~24.DATAIN
data_in_a[18] => ram.DATAIN18
data_in_a[19] => ram~23.DATAIN
data_in_a[19] => ram.DATAIN19
data_in_a[20] => ram~22.DATAIN
data_in_a[20] => ram.DATAIN20
data_in_a[21] => ram~21.DATAIN
data_in_a[21] => ram.DATAIN21
data_in_a[22] => ram~20.DATAIN
data_in_a[22] => ram.DATAIN22
data_in_a[23] => ram~19.DATAIN
data_in_a[23] => ram.DATAIN23
data_in_a[24] => ram~18.DATAIN
data_in_a[24] => ram.DATAIN24
data_in_a[25] => ram~17.DATAIN
data_in_a[25] => ram.DATAIN25
data_in_a[26] => ram~16.DATAIN
data_in_a[26] => ram.DATAIN26
data_in_a[27] => ram~15.DATAIN
data_in_a[27] => ram.DATAIN27
data_in_a[28] => ram~14.DATAIN
data_in_a[28] => ram.DATAIN28
data_in_a[29] => ram~13.DATAIN
data_in_a[29] => ram.DATAIN29
data_in_a[30] => ram~12.DATAIN
data_in_a[30] => ram.DATAIN30
data_in_a[31] => ram~11.DATAIN
data_in_a[31] => ram.DATAIN31
data_in_b[0] => ram~86.DATAIN
data_in_b[0] => ram.PORTBDATAIN
data_in_b[1] => ram~85.DATAIN
data_in_b[1] => ram.PORTBDATAIN1
data_in_b[2] => ram~84.DATAIN
data_in_b[2] => ram.PORTBDATAIN2
data_in_b[3] => ram~83.DATAIN
data_in_b[3] => ram.PORTBDATAIN3
data_in_b[4] => ram~82.DATAIN
data_in_b[4] => ram.PORTBDATAIN4
data_in_b[5] => ram~81.DATAIN
data_in_b[5] => ram.PORTBDATAIN5
data_in_b[6] => ram~80.DATAIN
data_in_b[6] => ram.PORTBDATAIN6
data_in_b[7] => ram~79.DATAIN
data_in_b[7] => ram.PORTBDATAIN7
data_in_b[8] => ram~78.DATAIN
data_in_b[8] => ram.PORTBDATAIN8
data_in_b[9] => ram~77.DATAIN
data_in_b[9] => ram.PORTBDATAIN9
data_in_b[10] => ram~76.DATAIN
data_in_b[10] => ram.PORTBDATAIN10
data_in_b[11] => ram~75.DATAIN
data_in_b[11] => ram.PORTBDATAIN11
data_in_b[12] => ram~74.DATAIN
data_in_b[12] => ram.PORTBDATAIN12
data_in_b[13] => ram~73.DATAIN
data_in_b[13] => ram.PORTBDATAIN13
data_in_b[14] => ram~72.DATAIN
data_in_b[14] => ram.PORTBDATAIN14
data_in_b[15] => ram~71.DATAIN
data_in_b[15] => ram.PORTBDATAIN15
data_in_b[16] => ram~70.DATAIN
data_in_b[16] => ram.PORTBDATAIN16
data_in_b[17] => ram~69.DATAIN
data_in_b[17] => ram.PORTBDATAIN17
data_in_b[18] => ram~68.DATAIN
data_in_b[18] => ram.PORTBDATAIN18
data_in_b[19] => ram~67.DATAIN
data_in_b[19] => ram.PORTBDATAIN19
data_in_b[20] => ram~66.DATAIN
data_in_b[20] => ram.PORTBDATAIN20
data_in_b[21] => ram~65.DATAIN
data_in_b[21] => ram.PORTBDATAIN21
data_in_b[22] => ram~64.DATAIN
data_in_b[22] => ram.PORTBDATAIN22
data_in_b[23] => ram~63.DATAIN
data_in_b[23] => ram.PORTBDATAIN23
data_in_b[24] => ram~62.DATAIN
data_in_b[24] => ram.PORTBDATAIN24
data_in_b[25] => ram~61.DATAIN
data_in_b[25] => ram.PORTBDATAIN25
data_in_b[26] => ram~60.DATAIN
data_in_b[26] => ram.PORTBDATAIN26
data_in_b[27] => ram~59.DATAIN
data_in_b[27] => ram.PORTBDATAIN27
data_in_b[28] => ram~58.DATAIN
data_in_b[28] => ram.PORTBDATAIN28
data_in_b[29] => ram~57.DATAIN
data_in_b[29] => ram.PORTBDATAIN29
data_in_b[30] => ram~56.DATAIN
data_in_b[30] => ram.PORTBDATAIN30
data_in_b[31] => ram~55.DATAIN
data_in_b[31] => ram.PORTBDATAIN31
data_out_a[0] <= data_out_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[1] <= data_out_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[2] <= data_out_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[3] <= data_out_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[4] <= data_out_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[5] <= data_out_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[6] <= data_out_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[7] <= data_out_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[8] <= data_out_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[9] <= data_out_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[10] <= data_out_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[11] <= data_out_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[12] <= data_out_a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[13] <= data_out_a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[14] <= data_out_a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[15] <= data_out_a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[16] <= data_out_a[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[17] <= data_out_a[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[18] <= data_out_a[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[19] <= data_out_a[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[20] <= data_out_a[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[21] <= data_out_a[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[22] <= data_out_a[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[23] <= data_out_a[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[24] <= data_out_a[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[25] <= data_out_a[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[26] <= data_out_a[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[27] <= data_out_a[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[28] <= data_out_a[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[29] <= data_out_a[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[30] <= data_out_a[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[31] <= data_out_a[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[0] <= data_out_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[1] <= data_out_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[2] <= data_out_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[3] <= data_out_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[4] <= data_out_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[5] <= data_out_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[6] <= data_out_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[7] <= data_out_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[8] <= data_out_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[9] <= data_out_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[10] <= data_out_b[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[11] <= data_out_b[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[12] <= data_out_b[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[13] <= data_out_b[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[14] <= data_out_b[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[15] <= data_out_b[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[16] <= data_out_b[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[17] <= data_out_b[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[18] <= data_out_b[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[19] <= data_out_b[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[20] <= data_out_b[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[21] <= data_out_b[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[22] <= data_out_b[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[23] <= data_out_b[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[24] <= data_out_b[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[25] <= data_out_b[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[26] <= data_out_b[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[27] <= data_out_b[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[28] <= data_out_b[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[29] <= data_out_b[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[30] <= data_out_b[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[31] <= data_out_b[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:2:vector_bram
clk => ram~87.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram~42.CLK
clk => ram~43.CLK
clk => ram~44.CLK
clk => ram~45.CLK
clk => ram~46.CLK
clk => ram~47.CLK
clk => ram~48.CLK
clk => ram~49.CLK
clk => ram~50.CLK
clk => ram~51.CLK
clk => ram~52.CLK
clk => ram~53.CLK
clk => ram~54.CLK
clk => ram~55.CLK
clk => ram~56.CLK
clk => ram~57.CLK
clk => ram~58.CLK
clk => ram~59.CLK
clk => ram~60.CLK
clk => ram~61.CLK
clk => ram~62.CLK
clk => ram~63.CLK
clk => ram~64.CLK
clk => ram~65.CLK
clk => ram~66.CLK
clk => ram~67.CLK
clk => ram~68.CLK
clk => ram~69.CLK
clk => ram~70.CLK
clk => ram~71.CLK
clk => ram~72.CLK
clk => ram~73.CLK
clk => ram~74.CLK
clk => ram~75.CLK
clk => ram~76.CLK
clk => ram~77.CLK
clk => ram~78.CLK
clk => ram~79.CLK
clk => ram~80.CLK
clk => ram~81.CLK
clk => ram~82.CLK
clk => ram~83.CLK
clk => ram~84.CLK
clk => ram~85.CLK
clk => ram~86.CLK
clk => data_out_b[0]~reg0.CLK
clk => data_out_b[1]~reg0.CLK
clk => data_out_b[2]~reg0.CLK
clk => data_out_b[3]~reg0.CLK
clk => data_out_b[4]~reg0.CLK
clk => data_out_b[5]~reg0.CLK
clk => data_out_b[6]~reg0.CLK
clk => data_out_b[7]~reg0.CLK
clk => data_out_b[8]~reg0.CLK
clk => data_out_b[9]~reg0.CLK
clk => data_out_b[10]~reg0.CLK
clk => data_out_b[11]~reg0.CLK
clk => data_out_b[12]~reg0.CLK
clk => data_out_b[13]~reg0.CLK
clk => data_out_b[14]~reg0.CLK
clk => data_out_b[15]~reg0.CLK
clk => data_out_b[16]~reg0.CLK
clk => data_out_b[17]~reg0.CLK
clk => data_out_b[18]~reg0.CLK
clk => data_out_b[19]~reg0.CLK
clk => data_out_b[20]~reg0.CLK
clk => data_out_b[21]~reg0.CLK
clk => data_out_b[22]~reg0.CLK
clk => data_out_b[23]~reg0.CLK
clk => data_out_b[24]~reg0.CLK
clk => data_out_b[25]~reg0.CLK
clk => data_out_b[26]~reg0.CLK
clk => data_out_b[27]~reg0.CLK
clk => data_out_b[28]~reg0.CLK
clk => data_out_b[29]~reg0.CLK
clk => data_out_b[30]~reg0.CLK
clk => data_out_b[31]~reg0.CLK
clk => data_out_a[0]~reg0.CLK
clk => data_out_a[1]~reg0.CLK
clk => data_out_a[2]~reg0.CLK
clk => data_out_a[3]~reg0.CLK
clk => data_out_a[4]~reg0.CLK
clk => data_out_a[5]~reg0.CLK
clk => data_out_a[6]~reg0.CLK
clk => data_out_a[7]~reg0.CLK
clk => data_out_a[8]~reg0.CLK
clk => data_out_a[9]~reg0.CLK
clk => data_out_a[10]~reg0.CLK
clk => data_out_a[11]~reg0.CLK
clk => data_out_a[12]~reg0.CLK
clk => data_out_a[13]~reg0.CLK
clk => data_out_a[14]~reg0.CLK
clk => data_out_a[15]~reg0.CLK
clk => data_out_a[16]~reg0.CLK
clk => data_out_a[17]~reg0.CLK
clk => data_out_a[18]~reg0.CLK
clk => data_out_a[19]~reg0.CLK
clk => data_out_a[20]~reg0.CLK
clk => data_out_a[21]~reg0.CLK
clk => data_out_a[22]~reg0.CLK
clk => data_out_a[23]~reg0.CLK
clk => data_out_a[24]~reg0.CLK
clk => data_out_a[25]~reg0.CLK
clk => data_out_a[26]~reg0.CLK
clk => data_out_a[27]~reg0.CLK
clk => data_out_a[28]~reg0.CLK
clk => data_out_a[29]~reg0.CLK
clk => data_out_a[30]~reg0.CLK
clk => data_out_a[31]~reg0.CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
addr_a[0] => ram~10.DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram~9.DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram~8.DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram~7.DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram~6.DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram~5.DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram~4.DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram~3.DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_a[8] => ram~2.DATAIN
addr_a[8] => ram.WADDR8
addr_a[8] => ram.RADDR8
addr_a[9] => ram~1.DATAIN
addr_a[9] => ram.WADDR9
addr_a[9] => ram.RADDR9
addr_a[10] => ram~0.DATAIN
addr_a[10] => ram.WADDR10
addr_a[10] => ram.RADDR10
addr_b[0] => ram~54.DATAIN
addr_b[0] => ram.PORTBWADDR
addr_b[0] => ram.PORTBRADDR
addr_b[1] => ram~53.DATAIN
addr_b[1] => ram.PORTBWADDR1
addr_b[1] => ram.PORTBRADDR1
addr_b[2] => ram~52.DATAIN
addr_b[2] => ram.PORTBWADDR2
addr_b[2] => ram.PORTBRADDR2
addr_b[3] => ram~51.DATAIN
addr_b[3] => ram.PORTBWADDR3
addr_b[3] => ram.PORTBRADDR3
addr_b[4] => ram~50.DATAIN
addr_b[4] => ram.PORTBWADDR4
addr_b[4] => ram.PORTBRADDR4
addr_b[5] => ram~49.DATAIN
addr_b[5] => ram.PORTBWADDR5
addr_b[5] => ram.PORTBRADDR5
addr_b[6] => ram~48.DATAIN
addr_b[6] => ram.PORTBWADDR6
addr_b[6] => ram.PORTBRADDR6
addr_b[7] => ram~47.DATAIN
addr_b[7] => ram.PORTBWADDR7
addr_b[7] => ram.PORTBRADDR7
addr_b[8] => ram~46.DATAIN
addr_b[8] => ram.PORTBWADDR8
addr_b[8] => ram.PORTBRADDR8
addr_b[9] => ram~45.DATAIN
addr_b[9] => ram.PORTBWADDR9
addr_b[9] => ram.PORTBRADDR9
addr_b[10] => ram~44.DATAIN
addr_b[10] => ram.PORTBWADDR10
addr_b[10] => ram.PORTBRADDR10
we_a => ram~87.DATAIN
we_a => ram.WE
we_b => ram~43.DATAIN
we_b => ram.PORTBWE
data_in_a[0] => ram~42.DATAIN
data_in_a[0] => ram.DATAIN
data_in_a[1] => ram~41.DATAIN
data_in_a[1] => ram.DATAIN1
data_in_a[2] => ram~40.DATAIN
data_in_a[2] => ram.DATAIN2
data_in_a[3] => ram~39.DATAIN
data_in_a[3] => ram.DATAIN3
data_in_a[4] => ram~38.DATAIN
data_in_a[4] => ram.DATAIN4
data_in_a[5] => ram~37.DATAIN
data_in_a[5] => ram.DATAIN5
data_in_a[6] => ram~36.DATAIN
data_in_a[6] => ram.DATAIN6
data_in_a[7] => ram~35.DATAIN
data_in_a[7] => ram.DATAIN7
data_in_a[8] => ram~34.DATAIN
data_in_a[8] => ram.DATAIN8
data_in_a[9] => ram~33.DATAIN
data_in_a[9] => ram.DATAIN9
data_in_a[10] => ram~32.DATAIN
data_in_a[10] => ram.DATAIN10
data_in_a[11] => ram~31.DATAIN
data_in_a[11] => ram.DATAIN11
data_in_a[12] => ram~30.DATAIN
data_in_a[12] => ram.DATAIN12
data_in_a[13] => ram~29.DATAIN
data_in_a[13] => ram.DATAIN13
data_in_a[14] => ram~28.DATAIN
data_in_a[14] => ram.DATAIN14
data_in_a[15] => ram~27.DATAIN
data_in_a[15] => ram.DATAIN15
data_in_a[16] => ram~26.DATAIN
data_in_a[16] => ram.DATAIN16
data_in_a[17] => ram~25.DATAIN
data_in_a[17] => ram.DATAIN17
data_in_a[18] => ram~24.DATAIN
data_in_a[18] => ram.DATAIN18
data_in_a[19] => ram~23.DATAIN
data_in_a[19] => ram.DATAIN19
data_in_a[20] => ram~22.DATAIN
data_in_a[20] => ram.DATAIN20
data_in_a[21] => ram~21.DATAIN
data_in_a[21] => ram.DATAIN21
data_in_a[22] => ram~20.DATAIN
data_in_a[22] => ram.DATAIN22
data_in_a[23] => ram~19.DATAIN
data_in_a[23] => ram.DATAIN23
data_in_a[24] => ram~18.DATAIN
data_in_a[24] => ram.DATAIN24
data_in_a[25] => ram~17.DATAIN
data_in_a[25] => ram.DATAIN25
data_in_a[26] => ram~16.DATAIN
data_in_a[26] => ram.DATAIN26
data_in_a[27] => ram~15.DATAIN
data_in_a[27] => ram.DATAIN27
data_in_a[28] => ram~14.DATAIN
data_in_a[28] => ram.DATAIN28
data_in_a[29] => ram~13.DATAIN
data_in_a[29] => ram.DATAIN29
data_in_a[30] => ram~12.DATAIN
data_in_a[30] => ram.DATAIN30
data_in_a[31] => ram~11.DATAIN
data_in_a[31] => ram.DATAIN31
data_in_b[0] => ram~86.DATAIN
data_in_b[0] => ram.PORTBDATAIN
data_in_b[1] => ram~85.DATAIN
data_in_b[1] => ram.PORTBDATAIN1
data_in_b[2] => ram~84.DATAIN
data_in_b[2] => ram.PORTBDATAIN2
data_in_b[3] => ram~83.DATAIN
data_in_b[3] => ram.PORTBDATAIN3
data_in_b[4] => ram~82.DATAIN
data_in_b[4] => ram.PORTBDATAIN4
data_in_b[5] => ram~81.DATAIN
data_in_b[5] => ram.PORTBDATAIN5
data_in_b[6] => ram~80.DATAIN
data_in_b[6] => ram.PORTBDATAIN6
data_in_b[7] => ram~79.DATAIN
data_in_b[7] => ram.PORTBDATAIN7
data_in_b[8] => ram~78.DATAIN
data_in_b[8] => ram.PORTBDATAIN8
data_in_b[9] => ram~77.DATAIN
data_in_b[9] => ram.PORTBDATAIN9
data_in_b[10] => ram~76.DATAIN
data_in_b[10] => ram.PORTBDATAIN10
data_in_b[11] => ram~75.DATAIN
data_in_b[11] => ram.PORTBDATAIN11
data_in_b[12] => ram~74.DATAIN
data_in_b[12] => ram.PORTBDATAIN12
data_in_b[13] => ram~73.DATAIN
data_in_b[13] => ram.PORTBDATAIN13
data_in_b[14] => ram~72.DATAIN
data_in_b[14] => ram.PORTBDATAIN14
data_in_b[15] => ram~71.DATAIN
data_in_b[15] => ram.PORTBDATAIN15
data_in_b[16] => ram~70.DATAIN
data_in_b[16] => ram.PORTBDATAIN16
data_in_b[17] => ram~69.DATAIN
data_in_b[17] => ram.PORTBDATAIN17
data_in_b[18] => ram~68.DATAIN
data_in_b[18] => ram.PORTBDATAIN18
data_in_b[19] => ram~67.DATAIN
data_in_b[19] => ram.PORTBDATAIN19
data_in_b[20] => ram~66.DATAIN
data_in_b[20] => ram.PORTBDATAIN20
data_in_b[21] => ram~65.DATAIN
data_in_b[21] => ram.PORTBDATAIN21
data_in_b[22] => ram~64.DATAIN
data_in_b[22] => ram.PORTBDATAIN22
data_in_b[23] => ram~63.DATAIN
data_in_b[23] => ram.PORTBDATAIN23
data_in_b[24] => ram~62.DATAIN
data_in_b[24] => ram.PORTBDATAIN24
data_in_b[25] => ram~61.DATAIN
data_in_b[25] => ram.PORTBDATAIN25
data_in_b[26] => ram~60.DATAIN
data_in_b[26] => ram.PORTBDATAIN26
data_in_b[27] => ram~59.DATAIN
data_in_b[27] => ram.PORTBDATAIN27
data_in_b[28] => ram~58.DATAIN
data_in_b[28] => ram.PORTBDATAIN28
data_in_b[29] => ram~57.DATAIN
data_in_b[29] => ram.PORTBDATAIN29
data_in_b[30] => ram~56.DATAIN
data_in_b[30] => ram.PORTBDATAIN30
data_in_b[31] => ram~55.DATAIN
data_in_b[31] => ram.PORTBDATAIN31
data_out_a[0] <= data_out_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[1] <= data_out_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[2] <= data_out_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[3] <= data_out_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[4] <= data_out_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[5] <= data_out_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[6] <= data_out_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[7] <= data_out_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[8] <= data_out_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[9] <= data_out_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[10] <= data_out_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[11] <= data_out_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[12] <= data_out_a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[13] <= data_out_a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[14] <= data_out_a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[15] <= data_out_a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[16] <= data_out_a[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[17] <= data_out_a[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[18] <= data_out_a[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[19] <= data_out_a[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[20] <= data_out_a[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[21] <= data_out_a[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[22] <= data_out_a[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[23] <= data_out_a[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[24] <= data_out_a[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[25] <= data_out_a[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[26] <= data_out_a[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[27] <= data_out_a[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[28] <= data_out_a[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[29] <= data_out_a[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[30] <= data_out_a[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[31] <= data_out_a[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[0] <= data_out_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[1] <= data_out_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[2] <= data_out_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[3] <= data_out_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[4] <= data_out_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[5] <= data_out_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[6] <= data_out_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[7] <= data_out_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[8] <= data_out_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[9] <= data_out_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[10] <= data_out_b[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[11] <= data_out_b[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[12] <= data_out_b[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[13] <= data_out_b[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[14] <= data_out_b[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[15] <= data_out_b[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[16] <= data_out_b[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[17] <= data_out_b[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[18] <= data_out_b[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[19] <= data_out_b[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[20] <= data_out_b[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[21] <= data_out_b[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[22] <= data_out_b[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[23] <= data_out_b[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[24] <= data_out_b[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[25] <= data_out_b[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[26] <= data_out_b[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[27] <= data_out_b[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[28] <= data_out_b[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[29] <= data_out_b[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[30] <= data_out_b[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[31] <= data_out_b[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:3:vector_bram
clk => ram~87.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram~42.CLK
clk => ram~43.CLK
clk => ram~44.CLK
clk => ram~45.CLK
clk => ram~46.CLK
clk => ram~47.CLK
clk => ram~48.CLK
clk => ram~49.CLK
clk => ram~50.CLK
clk => ram~51.CLK
clk => ram~52.CLK
clk => ram~53.CLK
clk => ram~54.CLK
clk => ram~55.CLK
clk => ram~56.CLK
clk => ram~57.CLK
clk => ram~58.CLK
clk => ram~59.CLK
clk => ram~60.CLK
clk => ram~61.CLK
clk => ram~62.CLK
clk => ram~63.CLK
clk => ram~64.CLK
clk => ram~65.CLK
clk => ram~66.CLK
clk => ram~67.CLK
clk => ram~68.CLK
clk => ram~69.CLK
clk => ram~70.CLK
clk => ram~71.CLK
clk => ram~72.CLK
clk => ram~73.CLK
clk => ram~74.CLK
clk => ram~75.CLK
clk => ram~76.CLK
clk => ram~77.CLK
clk => ram~78.CLK
clk => ram~79.CLK
clk => ram~80.CLK
clk => ram~81.CLK
clk => ram~82.CLK
clk => ram~83.CLK
clk => ram~84.CLK
clk => ram~85.CLK
clk => ram~86.CLK
clk => data_out_b[0]~reg0.CLK
clk => data_out_b[1]~reg0.CLK
clk => data_out_b[2]~reg0.CLK
clk => data_out_b[3]~reg0.CLK
clk => data_out_b[4]~reg0.CLK
clk => data_out_b[5]~reg0.CLK
clk => data_out_b[6]~reg0.CLK
clk => data_out_b[7]~reg0.CLK
clk => data_out_b[8]~reg0.CLK
clk => data_out_b[9]~reg0.CLK
clk => data_out_b[10]~reg0.CLK
clk => data_out_b[11]~reg0.CLK
clk => data_out_b[12]~reg0.CLK
clk => data_out_b[13]~reg0.CLK
clk => data_out_b[14]~reg0.CLK
clk => data_out_b[15]~reg0.CLK
clk => data_out_b[16]~reg0.CLK
clk => data_out_b[17]~reg0.CLK
clk => data_out_b[18]~reg0.CLK
clk => data_out_b[19]~reg0.CLK
clk => data_out_b[20]~reg0.CLK
clk => data_out_b[21]~reg0.CLK
clk => data_out_b[22]~reg0.CLK
clk => data_out_b[23]~reg0.CLK
clk => data_out_b[24]~reg0.CLK
clk => data_out_b[25]~reg0.CLK
clk => data_out_b[26]~reg0.CLK
clk => data_out_b[27]~reg0.CLK
clk => data_out_b[28]~reg0.CLK
clk => data_out_b[29]~reg0.CLK
clk => data_out_b[30]~reg0.CLK
clk => data_out_b[31]~reg0.CLK
clk => data_out_a[0]~reg0.CLK
clk => data_out_a[1]~reg0.CLK
clk => data_out_a[2]~reg0.CLK
clk => data_out_a[3]~reg0.CLK
clk => data_out_a[4]~reg0.CLK
clk => data_out_a[5]~reg0.CLK
clk => data_out_a[6]~reg0.CLK
clk => data_out_a[7]~reg0.CLK
clk => data_out_a[8]~reg0.CLK
clk => data_out_a[9]~reg0.CLK
clk => data_out_a[10]~reg0.CLK
clk => data_out_a[11]~reg0.CLK
clk => data_out_a[12]~reg0.CLK
clk => data_out_a[13]~reg0.CLK
clk => data_out_a[14]~reg0.CLK
clk => data_out_a[15]~reg0.CLK
clk => data_out_a[16]~reg0.CLK
clk => data_out_a[17]~reg0.CLK
clk => data_out_a[18]~reg0.CLK
clk => data_out_a[19]~reg0.CLK
clk => data_out_a[20]~reg0.CLK
clk => data_out_a[21]~reg0.CLK
clk => data_out_a[22]~reg0.CLK
clk => data_out_a[23]~reg0.CLK
clk => data_out_a[24]~reg0.CLK
clk => data_out_a[25]~reg0.CLK
clk => data_out_a[26]~reg0.CLK
clk => data_out_a[27]~reg0.CLK
clk => data_out_a[28]~reg0.CLK
clk => data_out_a[29]~reg0.CLK
clk => data_out_a[30]~reg0.CLK
clk => data_out_a[31]~reg0.CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
addr_a[0] => ram~10.DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram~9.DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram~8.DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram~7.DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram~6.DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram~5.DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram~4.DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram~3.DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_a[8] => ram~2.DATAIN
addr_a[8] => ram.WADDR8
addr_a[8] => ram.RADDR8
addr_a[9] => ram~1.DATAIN
addr_a[9] => ram.WADDR9
addr_a[9] => ram.RADDR9
addr_a[10] => ram~0.DATAIN
addr_a[10] => ram.WADDR10
addr_a[10] => ram.RADDR10
addr_b[0] => ram~54.DATAIN
addr_b[0] => ram.PORTBWADDR
addr_b[0] => ram.PORTBRADDR
addr_b[1] => ram~53.DATAIN
addr_b[1] => ram.PORTBWADDR1
addr_b[1] => ram.PORTBRADDR1
addr_b[2] => ram~52.DATAIN
addr_b[2] => ram.PORTBWADDR2
addr_b[2] => ram.PORTBRADDR2
addr_b[3] => ram~51.DATAIN
addr_b[3] => ram.PORTBWADDR3
addr_b[3] => ram.PORTBRADDR3
addr_b[4] => ram~50.DATAIN
addr_b[4] => ram.PORTBWADDR4
addr_b[4] => ram.PORTBRADDR4
addr_b[5] => ram~49.DATAIN
addr_b[5] => ram.PORTBWADDR5
addr_b[5] => ram.PORTBRADDR5
addr_b[6] => ram~48.DATAIN
addr_b[6] => ram.PORTBWADDR6
addr_b[6] => ram.PORTBRADDR6
addr_b[7] => ram~47.DATAIN
addr_b[7] => ram.PORTBWADDR7
addr_b[7] => ram.PORTBRADDR7
addr_b[8] => ram~46.DATAIN
addr_b[8] => ram.PORTBWADDR8
addr_b[8] => ram.PORTBRADDR8
addr_b[9] => ram~45.DATAIN
addr_b[9] => ram.PORTBWADDR9
addr_b[9] => ram.PORTBRADDR9
addr_b[10] => ram~44.DATAIN
addr_b[10] => ram.PORTBWADDR10
addr_b[10] => ram.PORTBRADDR10
we_a => ram~87.DATAIN
we_a => ram.WE
we_b => ram~43.DATAIN
we_b => ram.PORTBWE
data_in_a[0] => ram~42.DATAIN
data_in_a[0] => ram.DATAIN
data_in_a[1] => ram~41.DATAIN
data_in_a[1] => ram.DATAIN1
data_in_a[2] => ram~40.DATAIN
data_in_a[2] => ram.DATAIN2
data_in_a[3] => ram~39.DATAIN
data_in_a[3] => ram.DATAIN3
data_in_a[4] => ram~38.DATAIN
data_in_a[4] => ram.DATAIN4
data_in_a[5] => ram~37.DATAIN
data_in_a[5] => ram.DATAIN5
data_in_a[6] => ram~36.DATAIN
data_in_a[6] => ram.DATAIN6
data_in_a[7] => ram~35.DATAIN
data_in_a[7] => ram.DATAIN7
data_in_a[8] => ram~34.DATAIN
data_in_a[8] => ram.DATAIN8
data_in_a[9] => ram~33.DATAIN
data_in_a[9] => ram.DATAIN9
data_in_a[10] => ram~32.DATAIN
data_in_a[10] => ram.DATAIN10
data_in_a[11] => ram~31.DATAIN
data_in_a[11] => ram.DATAIN11
data_in_a[12] => ram~30.DATAIN
data_in_a[12] => ram.DATAIN12
data_in_a[13] => ram~29.DATAIN
data_in_a[13] => ram.DATAIN13
data_in_a[14] => ram~28.DATAIN
data_in_a[14] => ram.DATAIN14
data_in_a[15] => ram~27.DATAIN
data_in_a[15] => ram.DATAIN15
data_in_a[16] => ram~26.DATAIN
data_in_a[16] => ram.DATAIN16
data_in_a[17] => ram~25.DATAIN
data_in_a[17] => ram.DATAIN17
data_in_a[18] => ram~24.DATAIN
data_in_a[18] => ram.DATAIN18
data_in_a[19] => ram~23.DATAIN
data_in_a[19] => ram.DATAIN19
data_in_a[20] => ram~22.DATAIN
data_in_a[20] => ram.DATAIN20
data_in_a[21] => ram~21.DATAIN
data_in_a[21] => ram.DATAIN21
data_in_a[22] => ram~20.DATAIN
data_in_a[22] => ram.DATAIN22
data_in_a[23] => ram~19.DATAIN
data_in_a[23] => ram.DATAIN23
data_in_a[24] => ram~18.DATAIN
data_in_a[24] => ram.DATAIN24
data_in_a[25] => ram~17.DATAIN
data_in_a[25] => ram.DATAIN25
data_in_a[26] => ram~16.DATAIN
data_in_a[26] => ram.DATAIN26
data_in_a[27] => ram~15.DATAIN
data_in_a[27] => ram.DATAIN27
data_in_a[28] => ram~14.DATAIN
data_in_a[28] => ram.DATAIN28
data_in_a[29] => ram~13.DATAIN
data_in_a[29] => ram.DATAIN29
data_in_a[30] => ram~12.DATAIN
data_in_a[30] => ram.DATAIN30
data_in_a[31] => ram~11.DATAIN
data_in_a[31] => ram.DATAIN31
data_in_b[0] => ram~86.DATAIN
data_in_b[0] => ram.PORTBDATAIN
data_in_b[1] => ram~85.DATAIN
data_in_b[1] => ram.PORTBDATAIN1
data_in_b[2] => ram~84.DATAIN
data_in_b[2] => ram.PORTBDATAIN2
data_in_b[3] => ram~83.DATAIN
data_in_b[3] => ram.PORTBDATAIN3
data_in_b[4] => ram~82.DATAIN
data_in_b[4] => ram.PORTBDATAIN4
data_in_b[5] => ram~81.DATAIN
data_in_b[5] => ram.PORTBDATAIN5
data_in_b[6] => ram~80.DATAIN
data_in_b[6] => ram.PORTBDATAIN6
data_in_b[7] => ram~79.DATAIN
data_in_b[7] => ram.PORTBDATAIN7
data_in_b[8] => ram~78.DATAIN
data_in_b[8] => ram.PORTBDATAIN8
data_in_b[9] => ram~77.DATAIN
data_in_b[9] => ram.PORTBDATAIN9
data_in_b[10] => ram~76.DATAIN
data_in_b[10] => ram.PORTBDATAIN10
data_in_b[11] => ram~75.DATAIN
data_in_b[11] => ram.PORTBDATAIN11
data_in_b[12] => ram~74.DATAIN
data_in_b[12] => ram.PORTBDATAIN12
data_in_b[13] => ram~73.DATAIN
data_in_b[13] => ram.PORTBDATAIN13
data_in_b[14] => ram~72.DATAIN
data_in_b[14] => ram.PORTBDATAIN14
data_in_b[15] => ram~71.DATAIN
data_in_b[15] => ram.PORTBDATAIN15
data_in_b[16] => ram~70.DATAIN
data_in_b[16] => ram.PORTBDATAIN16
data_in_b[17] => ram~69.DATAIN
data_in_b[17] => ram.PORTBDATAIN17
data_in_b[18] => ram~68.DATAIN
data_in_b[18] => ram.PORTBDATAIN18
data_in_b[19] => ram~67.DATAIN
data_in_b[19] => ram.PORTBDATAIN19
data_in_b[20] => ram~66.DATAIN
data_in_b[20] => ram.PORTBDATAIN20
data_in_b[21] => ram~65.DATAIN
data_in_b[21] => ram.PORTBDATAIN21
data_in_b[22] => ram~64.DATAIN
data_in_b[22] => ram.PORTBDATAIN22
data_in_b[23] => ram~63.DATAIN
data_in_b[23] => ram.PORTBDATAIN23
data_in_b[24] => ram~62.DATAIN
data_in_b[24] => ram.PORTBDATAIN24
data_in_b[25] => ram~61.DATAIN
data_in_b[25] => ram.PORTBDATAIN25
data_in_b[26] => ram~60.DATAIN
data_in_b[26] => ram.PORTBDATAIN26
data_in_b[27] => ram~59.DATAIN
data_in_b[27] => ram.PORTBDATAIN27
data_in_b[28] => ram~58.DATAIN
data_in_b[28] => ram.PORTBDATAIN28
data_in_b[29] => ram~57.DATAIN
data_in_b[29] => ram.PORTBDATAIN29
data_in_b[30] => ram~56.DATAIN
data_in_b[30] => ram.PORTBDATAIN30
data_in_b[31] => ram~55.DATAIN
data_in_b[31] => ram.PORTBDATAIN31
data_out_a[0] <= data_out_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[1] <= data_out_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[2] <= data_out_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[3] <= data_out_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[4] <= data_out_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[5] <= data_out_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[6] <= data_out_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[7] <= data_out_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[8] <= data_out_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[9] <= data_out_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[10] <= data_out_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[11] <= data_out_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[12] <= data_out_a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[13] <= data_out_a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[14] <= data_out_a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[15] <= data_out_a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[16] <= data_out_a[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[17] <= data_out_a[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[18] <= data_out_a[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[19] <= data_out_a[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[20] <= data_out_a[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[21] <= data_out_a[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[22] <= data_out_a[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[23] <= data_out_a[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[24] <= data_out_a[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[25] <= data_out_a[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[26] <= data_out_a[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[27] <= data_out_a[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[28] <= data_out_a[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[29] <= data_out_a[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[30] <= data_out_a[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[31] <= data_out_a[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[0] <= data_out_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[1] <= data_out_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[2] <= data_out_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[3] <= data_out_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[4] <= data_out_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[5] <= data_out_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[6] <= data_out_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[7] <= data_out_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[8] <= data_out_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[9] <= data_out_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[10] <= data_out_b[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[11] <= data_out_b[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[12] <= data_out_b[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[13] <= data_out_b[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[14] <= data_out_b[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[15] <= data_out_b[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[16] <= data_out_b[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[17] <= data_out_b[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[18] <= data_out_b[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[19] <= data_out_b[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[20] <= data_out_b[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[21] <= data_out_b[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[22] <= data_out_b[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[23] <= data_out_b[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[24] <= data_out_b[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[25] <= data_out_b[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[26] <= data_out_b[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[27] <= data_out_b[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[28] <= data_out_b[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[29] <= data_out_b[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[30] <= data_out_b[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[31] <= data_out_b[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:4:vector_bram
clk => ram~87.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram~42.CLK
clk => ram~43.CLK
clk => ram~44.CLK
clk => ram~45.CLK
clk => ram~46.CLK
clk => ram~47.CLK
clk => ram~48.CLK
clk => ram~49.CLK
clk => ram~50.CLK
clk => ram~51.CLK
clk => ram~52.CLK
clk => ram~53.CLK
clk => ram~54.CLK
clk => ram~55.CLK
clk => ram~56.CLK
clk => ram~57.CLK
clk => ram~58.CLK
clk => ram~59.CLK
clk => ram~60.CLK
clk => ram~61.CLK
clk => ram~62.CLK
clk => ram~63.CLK
clk => ram~64.CLK
clk => ram~65.CLK
clk => ram~66.CLK
clk => ram~67.CLK
clk => ram~68.CLK
clk => ram~69.CLK
clk => ram~70.CLK
clk => ram~71.CLK
clk => ram~72.CLK
clk => ram~73.CLK
clk => ram~74.CLK
clk => ram~75.CLK
clk => ram~76.CLK
clk => ram~77.CLK
clk => ram~78.CLK
clk => ram~79.CLK
clk => ram~80.CLK
clk => ram~81.CLK
clk => ram~82.CLK
clk => ram~83.CLK
clk => ram~84.CLK
clk => ram~85.CLK
clk => ram~86.CLK
clk => data_out_b[0]~reg0.CLK
clk => data_out_b[1]~reg0.CLK
clk => data_out_b[2]~reg0.CLK
clk => data_out_b[3]~reg0.CLK
clk => data_out_b[4]~reg0.CLK
clk => data_out_b[5]~reg0.CLK
clk => data_out_b[6]~reg0.CLK
clk => data_out_b[7]~reg0.CLK
clk => data_out_b[8]~reg0.CLK
clk => data_out_b[9]~reg0.CLK
clk => data_out_b[10]~reg0.CLK
clk => data_out_b[11]~reg0.CLK
clk => data_out_b[12]~reg0.CLK
clk => data_out_b[13]~reg0.CLK
clk => data_out_b[14]~reg0.CLK
clk => data_out_b[15]~reg0.CLK
clk => data_out_b[16]~reg0.CLK
clk => data_out_b[17]~reg0.CLK
clk => data_out_b[18]~reg0.CLK
clk => data_out_b[19]~reg0.CLK
clk => data_out_b[20]~reg0.CLK
clk => data_out_b[21]~reg0.CLK
clk => data_out_b[22]~reg0.CLK
clk => data_out_b[23]~reg0.CLK
clk => data_out_b[24]~reg0.CLK
clk => data_out_b[25]~reg0.CLK
clk => data_out_b[26]~reg0.CLK
clk => data_out_b[27]~reg0.CLK
clk => data_out_b[28]~reg0.CLK
clk => data_out_b[29]~reg0.CLK
clk => data_out_b[30]~reg0.CLK
clk => data_out_b[31]~reg0.CLK
clk => data_out_a[0]~reg0.CLK
clk => data_out_a[1]~reg0.CLK
clk => data_out_a[2]~reg0.CLK
clk => data_out_a[3]~reg0.CLK
clk => data_out_a[4]~reg0.CLK
clk => data_out_a[5]~reg0.CLK
clk => data_out_a[6]~reg0.CLK
clk => data_out_a[7]~reg0.CLK
clk => data_out_a[8]~reg0.CLK
clk => data_out_a[9]~reg0.CLK
clk => data_out_a[10]~reg0.CLK
clk => data_out_a[11]~reg0.CLK
clk => data_out_a[12]~reg0.CLK
clk => data_out_a[13]~reg0.CLK
clk => data_out_a[14]~reg0.CLK
clk => data_out_a[15]~reg0.CLK
clk => data_out_a[16]~reg0.CLK
clk => data_out_a[17]~reg0.CLK
clk => data_out_a[18]~reg0.CLK
clk => data_out_a[19]~reg0.CLK
clk => data_out_a[20]~reg0.CLK
clk => data_out_a[21]~reg0.CLK
clk => data_out_a[22]~reg0.CLK
clk => data_out_a[23]~reg0.CLK
clk => data_out_a[24]~reg0.CLK
clk => data_out_a[25]~reg0.CLK
clk => data_out_a[26]~reg0.CLK
clk => data_out_a[27]~reg0.CLK
clk => data_out_a[28]~reg0.CLK
clk => data_out_a[29]~reg0.CLK
clk => data_out_a[30]~reg0.CLK
clk => data_out_a[31]~reg0.CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
addr_a[0] => ram~10.DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram~9.DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram~8.DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram~7.DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram~6.DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram~5.DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram~4.DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram~3.DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_a[8] => ram~2.DATAIN
addr_a[8] => ram.WADDR8
addr_a[8] => ram.RADDR8
addr_a[9] => ram~1.DATAIN
addr_a[9] => ram.WADDR9
addr_a[9] => ram.RADDR9
addr_a[10] => ram~0.DATAIN
addr_a[10] => ram.WADDR10
addr_a[10] => ram.RADDR10
addr_b[0] => ram~54.DATAIN
addr_b[0] => ram.PORTBWADDR
addr_b[0] => ram.PORTBRADDR
addr_b[1] => ram~53.DATAIN
addr_b[1] => ram.PORTBWADDR1
addr_b[1] => ram.PORTBRADDR1
addr_b[2] => ram~52.DATAIN
addr_b[2] => ram.PORTBWADDR2
addr_b[2] => ram.PORTBRADDR2
addr_b[3] => ram~51.DATAIN
addr_b[3] => ram.PORTBWADDR3
addr_b[3] => ram.PORTBRADDR3
addr_b[4] => ram~50.DATAIN
addr_b[4] => ram.PORTBWADDR4
addr_b[4] => ram.PORTBRADDR4
addr_b[5] => ram~49.DATAIN
addr_b[5] => ram.PORTBWADDR5
addr_b[5] => ram.PORTBRADDR5
addr_b[6] => ram~48.DATAIN
addr_b[6] => ram.PORTBWADDR6
addr_b[6] => ram.PORTBRADDR6
addr_b[7] => ram~47.DATAIN
addr_b[7] => ram.PORTBWADDR7
addr_b[7] => ram.PORTBRADDR7
addr_b[8] => ram~46.DATAIN
addr_b[8] => ram.PORTBWADDR8
addr_b[8] => ram.PORTBRADDR8
addr_b[9] => ram~45.DATAIN
addr_b[9] => ram.PORTBWADDR9
addr_b[9] => ram.PORTBRADDR9
addr_b[10] => ram~44.DATAIN
addr_b[10] => ram.PORTBWADDR10
addr_b[10] => ram.PORTBRADDR10
we_a => ram~87.DATAIN
we_a => ram.WE
we_b => ram~43.DATAIN
we_b => ram.PORTBWE
data_in_a[0] => ram~42.DATAIN
data_in_a[0] => ram.DATAIN
data_in_a[1] => ram~41.DATAIN
data_in_a[1] => ram.DATAIN1
data_in_a[2] => ram~40.DATAIN
data_in_a[2] => ram.DATAIN2
data_in_a[3] => ram~39.DATAIN
data_in_a[3] => ram.DATAIN3
data_in_a[4] => ram~38.DATAIN
data_in_a[4] => ram.DATAIN4
data_in_a[5] => ram~37.DATAIN
data_in_a[5] => ram.DATAIN5
data_in_a[6] => ram~36.DATAIN
data_in_a[6] => ram.DATAIN6
data_in_a[7] => ram~35.DATAIN
data_in_a[7] => ram.DATAIN7
data_in_a[8] => ram~34.DATAIN
data_in_a[8] => ram.DATAIN8
data_in_a[9] => ram~33.DATAIN
data_in_a[9] => ram.DATAIN9
data_in_a[10] => ram~32.DATAIN
data_in_a[10] => ram.DATAIN10
data_in_a[11] => ram~31.DATAIN
data_in_a[11] => ram.DATAIN11
data_in_a[12] => ram~30.DATAIN
data_in_a[12] => ram.DATAIN12
data_in_a[13] => ram~29.DATAIN
data_in_a[13] => ram.DATAIN13
data_in_a[14] => ram~28.DATAIN
data_in_a[14] => ram.DATAIN14
data_in_a[15] => ram~27.DATAIN
data_in_a[15] => ram.DATAIN15
data_in_a[16] => ram~26.DATAIN
data_in_a[16] => ram.DATAIN16
data_in_a[17] => ram~25.DATAIN
data_in_a[17] => ram.DATAIN17
data_in_a[18] => ram~24.DATAIN
data_in_a[18] => ram.DATAIN18
data_in_a[19] => ram~23.DATAIN
data_in_a[19] => ram.DATAIN19
data_in_a[20] => ram~22.DATAIN
data_in_a[20] => ram.DATAIN20
data_in_a[21] => ram~21.DATAIN
data_in_a[21] => ram.DATAIN21
data_in_a[22] => ram~20.DATAIN
data_in_a[22] => ram.DATAIN22
data_in_a[23] => ram~19.DATAIN
data_in_a[23] => ram.DATAIN23
data_in_a[24] => ram~18.DATAIN
data_in_a[24] => ram.DATAIN24
data_in_a[25] => ram~17.DATAIN
data_in_a[25] => ram.DATAIN25
data_in_a[26] => ram~16.DATAIN
data_in_a[26] => ram.DATAIN26
data_in_a[27] => ram~15.DATAIN
data_in_a[27] => ram.DATAIN27
data_in_a[28] => ram~14.DATAIN
data_in_a[28] => ram.DATAIN28
data_in_a[29] => ram~13.DATAIN
data_in_a[29] => ram.DATAIN29
data_in_a[30] => ram~12.DATAIN
data_in_a[30] => ram.DATAIN30
data_in_a[31] => ram~11.DATAIN
data_in_a[31] => ram.DATAIN31
data_in_b[0] => ram~86.DATAIN
data_in_b[0] => ram.PORTBDATAIN
data_in_b[1] => ram~85.DATAIN
data_in_b[1] => ram.PORTBDATAIN1
data_in_b[2] => ram~84.DATAIN
data_in_b[2] => ram.PORTBDATAIN2
data_in_b[3] => ram~83.DATAIN
data_in_b[3] => ram.PORTBDATAIN3
data_in_b[4] => ram~82.DATAIN
data_in_b[4] => ram.PORTBDATAIN4
data_in_b[5] => ram~81.DATAIN
data_in_b[5] => ram.PORTBDATAIN5
data_in_b[6] => ram~80.DATAIN
data_in_b[6] => ram.PORTBDATAIN6
data_in_b[7] => ram~79.DATAIN
data_in_b[7] => ram.PORTBDATAIN7
data_in_b[8] => ram~78.DATAIN
data_in_b[8] => ram.PORTBDATAIN8
data_in_b[9] => ram~77.DATAIN
data_in_b[9] => ram.PORTBDATAIN9
data_in_b[10] => ram~76.DATAIN
data_in_b[10] => ram.PORTBDATAIN10
data_in_b[11] => ram~75.DATAIN
data_in_b[11] => ram.PORTBDATAIN11
data_in_b[12] => ram~74.DATAIN
data_in_b[12] => ram.PORTBDATAIN12
data_in_b[13] => ram~73.DATAIN
data_in_b[13] => ram.PORTBDATAIN13
data_in_b[14] => ram~72.DATAIN
data_in_b[14] => ram.PORTBDATAIN14
data_in_b[15] => ram~71.DATAIN
data_in_b[15] => ram.PORTBDATAIN15
data_in_b[16] => ram~70.DATAIN
data_in_b[16] => ram.PORTBDATAIN16
data_in_b[17] => ram~69.DATAIN
data_in_b[17] => ram.PORTBDATAIN17
data_in_b[18] => ram~68.DATAIN
data_in_b[18] => ram.PORTBDATAIN18
data_in_b[19] => ram~67.DATAIN
data_in_b[19] => ram.PORTBDATAIN19
data_in_b[20] => ram~66.DATAIN
data_in_b[20] => ram.PORTBDATAIN20
data_in_b[21] => ram~65.DATAIN
data_in_b[21] => ram.PORTBDATAIN21
data_in_b[22] => ram~64.DATAIN
data_in_b[22] => ram.PORTBDATAIN22
data_in_b[23] => ram~63.DATAIN
data_in_b[23] => ram.PORTBDATAIN23
data_in_b[24] => ram~62.DATAIN
data_in_b[24] => ram.PORTBDATAIN24
data_in_b[25] => ram~61.DATAIN
data_in_b[25] => ram.PORTBDATAIN25
data_in_b[26] => ram~60.DATAIN
data_in_b[26] => ram.PORTBDATAIN26
data_in_b[27] => ram~59.DATAIN
data_in_b[27] => ram.PORTBDATAIN27
data_in_b[28] => ram~58.DATAIN
data_in_b[28] => ram.PORTBDATAIN28
data_in_b[29] => ram~57.DATAIN
data_in_b[29] => ram.PORTBDATAIN29
data_in_b[30] => ram~56.DATAIN
data_in_b[30] => ram.PORTBDATAIN30
data_in_b[31] => ram~55.DATAIN
data_in_b[31] => ram.PORTBDATAIN31
data_out_a[0] <= data_out_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[1] <= data_out_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[2] <= data_out_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[3] <= data_out_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[4] <= data_out_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[5] <= data_out_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[6] <= data_out_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[7] <= data_out_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[8] <= data_out_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[9] <= data_out_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[10] <= data_out_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[11] <= data_out_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[12] <= data_out_a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[13] <= data_out_a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[14] <= data_out_a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[15] <= data_out_a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[16] <= data_out_a[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[17] <= data_out_a[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[18] <= data_out_a[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[19] <= data_out_a[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[20] <= data_out_a[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[21] <= data_out_a[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[22] <= data_out_a[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[23] <= data_out_a[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[24] <= data_out_a[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[25] <= data_out_a[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[26] <= data_out_a[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[27] <= data_out_a[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[28] <= data_out_a[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[29] <= data_out_a[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[30] <= data_out_a[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[31] <= data_out_a[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[0] <= data_out_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[1] <= data_out_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[2] <= data_out_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[3] <= data_out_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[4] <= data_out_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[5] <= data_out_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[6] <= data_out_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[7] <= data_out_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[8] <= data_out_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[9] <= data_out_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[10] <= data_out_b[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[11] <= data_out_b[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[12] <= data_out_b[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[13] <= data_out_b[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[14] <= data_out_b[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[15] <= data_out_b[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[16] <= data_out_b[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[17] <= data_out_b[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[18] <= data_out_b[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[19] <= data_out_b[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[20] <= data_out_b[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[21] <= data_out_b[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[22] <= data_out_b[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[23] <= data_out_b[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[24] <= data_out_b[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[25] <= data_out_b[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[26] <= data_out_b[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[27] <= data_out_b[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[28] <= data_out_b[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[29] <= data_out_b[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[30] <= data_out_b[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[31] <= data_out_b[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:5:vector_bram
clk => ram~87.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram~42.CLK
clk => ram~43.CLK
clk => ram~44.CLK
clk => ram~45.CLK
clk => ram~46.CLK
clk => ram~47.CLK
clk => ram~48.CLK
clk => ram~49.CLK
clk => ram~50.CLK
clk => ram~51.CLK
clk => ram~52.CLK
clk => ram~53.CLK
clk => ram~54.CLK
clk => ram~55.CLK
clk => ram~56.CLK
clk => ram~57.CLK
clk => ram~58.CLK
clk => ram~59.CLK
clk => ram~60.CLK
clk => ram~61.CLK
clk => ram~62.CLK
clk => ram~63.CLK
clk => ram~64.CLK
clk => ram~65.CLK
clk => ram~66.CLK
clk => ram~67.CLK
clk => ram~68.CLK
clk => ram~69.CLK
clk => ram~70.CLK
clk => ram~71.CLK
clk => ram~72.CLK
clk => ram~73.CLK
clk => ram~74.CLK
clk => ram~75.CLK
clk => ram~76.CLK
clk => ram~77.CLK
clk => ram~78.CLK
clk => ram~79.CLK
clk => ram~80.CLK
clk => ram~81.CLK
clk => ram~82.CLK
clk => ram~83.CLK
clk => ram~84.CLK
clk => ram~85.CLK
clk => ram~86.CLK
clk => data_out_b[0]~reg0.CLK
clk => data_out_b[1]~reg0.CLK
clk => data_out_b[2]~reg0.CLK
clk => data_out_b[3]~reg0.CLK
clk => data_out_b[4]~reg0.CLK
clk => data_out_b[5]~reg0.CLK
clk => data_out_b[6]~reg0.CLK
clk => data_out_b[7]~reg0.CLK
clk => data_out_b[8]~reg0.CLK
clk => data_out_b[9]~reg0.CLK
clk => data_out_b[10]~reg0.CLK
clk => data_out_b[11]~reg0.CLK
clk => data_out_b[12]~reg0.CLK
clk => data_out_b[13]~reg0.CLK
clk => data_out_b[14]~reg0.CLK
clk => data_out_b[15]~reg0.CLK
clk => data_out_b[16]~reg0.CLK
clk => data_out_b[17]~reg0.CLK
clk => data_out_b[18]~reg0.CLK
clk => data_out_b[19]~reg0.CLK
clk => data_out_b[20]~reg0.CLK
clk => data_out_b[21]~reg0.CLK
clk => data_out_b[22]~reg0.CLK
clk => data_out_b[23]~reg0.CLK
clk => data_out_b[24]~reg0.CLK
clk => data_out_b[25]~reg0.CLK
clk => data_out_b[26]~reg0.CLK
clk => data_out_b[27]~reg0.CLK
clk => data_out_b[28]~reg0.CLK
clk => data_out_b[29]~reg0.CLK
clk => data_out_b[30]~reg0.CLK
clk => data_out_b[31]~reg0.CLK
clk => data_out_a[0]~reg0.CLK
clk => data_out_a[1]~reg0.CLK
clk => data_out_a[2]~reg0.CLK
clk => data_out_a[3]~reg0.CLK
clk => data_out_a[4]~reg0.CLK
clk => data_out_a[5]~reg0.CLK
clk => data_out_a[6]~reg0.CLK
clk => data_out_a[7]~reg0.CLK
clk => data_out_a[8]~reg0.CLK
clk => data_out_a[9]~reg0.CLK
clk => data_out_a[10]~reg0.CLK
clk => data_out_a[11]~reg0.CLK
clk => data_out_a[12]~reg0.CLK
clk => data_out_a[13]~reg0.CLK
clk => data_out_a[14]~reg0.CLK
clk => data_out_a[15]~reg0.CLK
clk => data_out_a[16]~reg0.CLK
clk => data_out_a[17]~reg0.CLK
clk => data_out_a[18]~reg0.CLK
clk => data_out_a[19]~reg0.CLK
clk => data_out_a[20]~reg0.CLK
clk => data_out_a[21]~reg0.CLK
clk => data_out_a[22]~reg0.CLK
clk => data_out_a[23]~reg0.CLK
clk => data_out_a[24]~reg0.CLK
clk => data_out_a[25]~reg0.CLK
clk => data_out_a[26]~reg0.CLK
clk => data_out_a[27]~reg0.CLK
clk => data_out_a[28]~reg0.CLK
clk => data_out_a[29]~reg0.CLK
clk => data_out_a[30]~reg0.CLK
clk => data_out_a[31]~reg0.CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
addr_a[0] => ram~10.DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram~9.DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram~8.DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram~7.DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram~6.DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram~5.DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram~4.DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram~3.DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_a[8] => ram~2.DATAIN
addr_a[8] => ram.WADDR8
addr_a[8] => ram.RADDR8
addr_a[9] => ram~1.DATAIN
addr_a[9] => ram.WADDR9
addr_a[9] => ram.RADDR9
addr_a[10] => ram~0.DATAIN
addr_a[10] => ram.WADDR10
addr_a[10] => ram.RADDR10
addr_b[0] => ram~54.DATAIN
addr_b[0] => ram.PORTBWADDR
addr_b[0] => ram.PORTBRADDR
addr_b[1] => ram~53.DATAIN
addr_b[1] => ram.PORTBWADDR1
addr_b[1] => ram.PORTBRADDR1
addr_b[2] => ram~52.DATAIN
addr_b[2] => ram.PORTBWADDR2
addr_b[2] => ram.PORTBRADDR2
addr_b[3] => ram~51.DATAIN
addr_b[3] => ram.PORTBWADDR3
addr_b[3] => ram.PORTBRADDR3
addr_b[4] => ram~50.DATAIN
addr_b[4] => ram.PORTBWADDR4
addr_b[4] => ram.PORTBRADDR4
addr_b[5] => ram~49.DATAIN
addr_b[5] => ram.PORTBWADDR5
addr_b[5] => ram.PORTBRADDR5
addr_b[6] => ram~48.DATAIN
addr_b[6] => ram.PORTBWADDR6
addr_b[6] => ram.PORTBRADDR6
addr_b[7] => ram~47.DATAIN
addr_b[7] => ram.PORTBWADDR7
addr_b[7] => ram.PORTBRADDR7
addr_b[8] => ram~46.DATAIN
addr_b[8] => ram.PORTBWADDR8
addr_b[8] => ram.PORTBRADDR8
addr_b[9] => ram~45.DATAIN
addr_b[9] => ram.PORTBWADDR9
addr_b[9] => ram.PORTBRADDR9
addr_b[10] => ram~44.DATAIN
addr_b[10] => ram.PORTBWADDR10
addr_b[10] => ram.PORTBRADDR10
we_a => ram~87.DATAIN
we_a => ram.WE
we_b => ram~43.DATAIN
we_b => ram.PORTBWE
data_in_a[0] => ram~42.DATAIN
data_in_a[0] => ram.DATAIN
data_in_a[1] => ram~41.DATAIN
data_in_a[1] => ram.DATAIN1
data_in_a[2] => ram~40.DATAIN
data_in_a[2] => ram.DATAIN2
data_in_a[3] => ram~39.DATAIN
data_in_a[3] => ram.DATAIN3
data_in_a[4] => ram~38.DATAIN
data_in_a[4] => ram.DATAIN4
data_in_a[5] => ram~37.DATAIN
data_in_a[5] => ram.DATAIN5
data_in_a[6] => ram~36.DATAIN
data_in_a[6] => ram.DATAIN6
data_in_a[7] => ram~35.DATAIN
data_in_a[7] => ram.DATAIN7
data_in_a[8] => ram~34.DATAIN
data_in_a[8] => ram.DATAIN8
data_in_a[9] => ram~33.DATAIN
data_in_a[9] => ram.DATAIN9
data_in_a[10] => ram~32.DATAIN
data_in_a[10] => ram.DATAIN10
data_in_a[11] => ram~31.DATAIN
data_in_a[11] => ram.DATAIN11
data_in_a[12] => ram~30.DATAIN
data_in_a[12] => ram.DATAIN12
data_in_a[13] => ram~29.DATAIN
data_in_a[13] => ram.DATAIN13
data_in_a[14] => ram~28.DATAIN
data_in_a[14] => ram.DATAIN14
data_in_a[15] => ram~27.DATAIN
data_in_a[15] => ram.DATAIN15
data_in_a[16] => ram~26.DATAIN
data_in_a[16] => ram.DATAIN16
data_in_a[17] => ram~25.DATAIN
data_in_a[17] => ram.DATAIN17
data_in_a[18] => ram~24.DATAIN
data_in_a[18] => ram.DATAIN18
data_in_a[19] => ram~23.DATAIN
data_in_a[19] => ram.DATAIN19
data_in_a[20] => ram~22.DATAIN
data_in_a[20] => ram.DATAIN20
data_in_a[21] => ram~21.DATAIN
data_in_a[21] => ram.DATAIN21
data_in_a[22] => ram~20.DATAIN
data_in_a[22] => ram.DATAIN22
data_in_a[23] => ram~19.DATAIN
data_in_a[23] => ram.DATAIN23
data_in_a[24] => ram~18.DATAIN
data_in_a[24] => ram.DATAIN24
data_in_a[25] => ram~17.DATAIN
data_in_a[25] => ram.DATAIN25
data_in_a[26] => ram~16.DATAIN
data_in_a[26] => ram.DATAIN26
data_in_a[27] => ram~15.DATAIN
data_in_a[27] => ram.DATAIN27
data_in_a[28] => ram~14.DATAIN
data_in_a[28] => ram.DATAIN28
data_in_a[29] => ram~13.DATAIN
data_in_a[29] => ram.DATAIN29
data_in_a[30] => ram~12.DATAIN
data_in_a[30] => ram.DATAIN30
data_in_a[31] => ram~11.DATAIN
data_in_a[31] => ram.DATAIN31
data_in_b[0] => ram~86.DATAIN
data_in_b[0] => ram.PORTBDATAIN
data_in_b[1] => ram~85.DATAIN
data_in_b[1] => ram.PORTBDATAIN1
data_in_b[2] => ram~84.DATAIN
data_in_b[2] => ram.PORTBDATAIN2
data_in_b[3] => ram~83.DATAIN
data_in_b[3] => ram.PORTBDATAIN3
data_in_b[4] => ram~82.DATAIN
data_in_b[4] => ram.PORTBDATAIN4
data_in_b[5] => ram~81.DATAIN
data_in_b[5] => ram.PORTBDATAIN5
data_in_b[6] => ram~80.DATAIN
data_in_b[6] => ram.PORTBDATAIN6
data_in_b[7] => ram~79.DATAIN
data_in_b[7] => ram.PORTBDATAIN7
data_in_b[8] => ram~78.DATAIN
data_in_b[8] => ram.PORTBDATAIN8
data_in_b[9] => ram~77.DATAIN
data_in_b[9] => ram.PORTBDATAIN9
data_in_b[10] => ram~76.DATAIN
data_in_b[10] => ram.PORTBDATAIN10
data_in_b[11] => ram~75.DATAIN
data_in_b[11] => ram.PORTBDATAIN11
data_in_b[12] => ram~74.DATAIN
data_in_b[12] => ram.PORTBDATAIN12
data_in_b[13] => ram~73.DATAIN
data_in_b[13] => ram.PORTBDATAIN13
data_in_b[14] => ram~72.DATAIN
data_in_b[14] => ram.PORTBDATAIN14
data_in_b[15] => ram~71.DATAIN
data_in_b[15] => ram.PORTBDATAIN15
data_in_b[16] => ram~70.DATAIN
data_in_b[16] => ram.PORTBDATAIN16
data_in_b[17] => ram~69.DATAIN
data_in_b[17] => ram.PORTBDATAIN17
data_in_b[18] => ram~68.DATAIN
data_in_b[18] => ram.PORTBDATAIN18
data_in_b[19] => ram~67.DATAIN
data_in_b[19] => ram.PORTBDATAIN19
data_in_b[20] => ram~66.DATAIN
data_in_b[20] => ram.PORTBDATAIN20
data_in_b[21] => ram~65.DATAIN
data_in_b[21] => ram.PORTBDATAIN21
data_in_b[22] => ram~64.DATAIN
data_in_b[22] => ram.PORTBDATAIN22
data_in_b[23] => ram~63.DATAIN
data_in_b[23] => ram.PORTBDATAIN23
data_in_b[24] => ram~62.DATAIN
data_in_b[24] => ram.PORTBDATAIN24
data_in_b[25] => ram~61.DATAIN
data_in_b[25] => ram.PORTBDATAIN25
data_in_b[26] => ram~60.DATAIN
data_in_b[26] => ram.PORTBDATAIN26
data_in_b[27] => ram~59.DATAIN
data_in_b[27] => ram.PORTBDATAIN27
data_in_b[28] => ram~58.DATAIN
data_in_b[28] => ram.PORTBDATAIN28
data_in_b[29] => ram~57.DATAIN
data_in_b[29] => ram.PORTBDATAIN29
data_in_b[30] => ram~56.DATAIN
data_in_b[30] => ram.PORTBDATAIN30
data_in_b[31] => ram~55.DATAIN
data_in_b[31] => ram.PORTBDATAIN31
data_out_a[0] <= data_out_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[1] <= data_out_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[2] <= data_out_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[3] <= data_out_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[4] <= data_out_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[5] <= data_out_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[6] <= data_out_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[7] <= data_out_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[8] <= data_out_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[9] <= data_out_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[10] <= data_out_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[11] <= data_out_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[12] <= data_out_a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[13] <= data_out_a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[14] <= data_out_a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[15] <= data_out_a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[16] <= data_out_a[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[17] <= data_out_a[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[18] <= data_out_a[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[19] <= data_out_a[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[20] <= data_out_a[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[21] <= data_out_a[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[22] <= data_out_a[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[23] <= data_out_a[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[24] <= data_out_a[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[25] <= data_out_a[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[26] <= data_out_a[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[27] <= data_out_a[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[28] <= data_out_a[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[29] <= data_out_a[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[30] <= data_out_a[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[31] <= data_out_a[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[0] <= data_out_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[1] <= data_out_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[2] <= data_out_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[3] <= data_out_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[4] <= data_out_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[5] <= data_out_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[6] <= data_out_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[7] <= data_out_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[8] <= data_out_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[9] <= data_out_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[10] <= data_out_b[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[11] <= data_out_b[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[12] <= data_out_b[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[13] <= data_out_b[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[14] <= data_out_b[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[15] <= data_out_b[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[16] <= data_out_b[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[17] <= data_out_b[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[18] <= data_out_b[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[19] <= data_out_b[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[20] <= data_out_b[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[21] <= data_out_b[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[22] <= data_out_b[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[23] <= data_out_b[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[24] <= data_out_b[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[25] <= data_out_b[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[26] <= data_out_b[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[27] <= data_out_b[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[28] <= data_out_b[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[29] <= data_out_b[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[30] <= data_out_b[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[31] <= data_out_b[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:6:vector_bram
clk => ram~87.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram~42.CLK
clk => ram~43.CLK
clk => ram~44.CLK
clk => ram~45.CLK
clk => ram~46.CLK
clk => ram~47.CLK
clk => ram~48.CLK
clk => ram~49.CLK
clk => ram~50.CLK
clk => ram~51.CLK
clk => ram~52.CLK
clk => ram~53.CLK
clk => ram~54.CLK
clk => ram~55.CLK
clk => ram~56.CLK
clk => ram~57.CLK
clk => ram~58.CLK
clk => ram~59.CLK
clk => ram~60.CLK
clk => ram~61.CLK
clk => ram~62.CLK
clk => ram~63.CLK
clk => ram~64.CLK
clk => ram~65.CLK
clk => ram~66.CLK
clk => ram~67.CLK
clk => ram~68.CLK
clk => ram~69.CLK
clk => ram~70.CLK
clk => ram~71.CLK
clk => ram~72.CLK
clk => ram~73.CLK
clk => ram~74.CLK
clk => ram~75.CLK
clk => ram~76.CLK
clk => ram~77.CLK
clk => ram~78.CLK
clk => ram~79.CLK
clk => ram~80.CLK
clk => ram~81.CLK
clk => ram~82.CLK
clk => ram~83.CLK
clk => ram~84.CLK
clk => ram~85.CLK
clk => ram~86.CLK
clk => data_out_b[0]~reg0.CLK
clk => data_out_b[1]~reg0.CLK
clk => data_out_b[2]~reg0.CLK
clk => data_out_b[3]~reg0.CLK
clk => data_out_b[4]~reg0.CLK
clk => data_out_b[5]~reg0.CLK
clk => data_out_b[6]~reg0.CLK
clk => data_out_b[7]~reg0.CLK
clk => data_out_b[8]~reg0.CLK
clk => data_out_b[9]~reg0.CLK
clk => data_out_b[10]~reg0.CLK
clk => data_out_b[11]~reg0.CLK
clk => data_out_b[12]~reg0.CLK
clk => data_out_b[13]~reg0.CLK
clk => data_out_b[14]~reg0.CLK
clk => data_out_b[15]~reg0.CLK
clk => data_out_b[16]~reg0.CLK
clk => data_out_b[17]~reg0.CLK
clk => data_out_b[18]~reg0.CLK
clk => data_out_b[19]~reg0.CLK
clk => data_out_b[20]~reg0.CLK
clk => data_out_b[21]~reg0.CLK
clk => data_out_b[22]~reg0.CLK
clk => data_out_b[23]~reg0.CLK
clk => data_out_b[24]~reg0.CLK
clk => data_out_b[25]~reg0.CLK
clk => data_out_b[26]~reg0.CLK
clk => data_out_b[27]~reg0.CLK
clk => data_out_b[28]~reg0.CLK
clk => data_out_b[29]~reg0.CLK
clk => data_out_b[30]~reg0.CLK
clk => data_out_b[31]~reg0.CLK
clk => data_out_a[0]~reg0.CLK
clk => data_out_a[1]~reg0.CLK
clk => data_out_a[2]~reg0.CLK
clk => data_out_a[3]~reg0.CLK
clk => data_out_a[4]~reg0.CLK
clk => data_out_a[5]~reg0.CLK
clk => data_out_a[6]~reg0.CLK
clk => data_out_a[7]~reg0.CLK
clk => data_out_a[8]~reg0.CLK
clk => data_out_a[9]~reg0.CLK
clk => data_out_a[10]~reg0.CLK
clk => data_out_a[11]~reg0.CLK
clk => data_out_a[12]~reg0.CLK
clk => data_out_a[13]~reg0.CLK
clk => data_out_a[14]~reg0.CLK
clk => data_out_a[15]~reg0.CLK
clk => data_out_a[16]~reg0.CLK
clk => data_out_a[17]~reg0.CLK
clk => data_out_a[18]~reg0.CLK
clk => data_out_a[19]~reg0.CLK
clk => data_out_a[20]~reg0.CLK
clk => data_out_a[21]~reg0.CLK
clk => data_out_a[22]~reg0.CLK
clk => data_out_a[23]~reg0.CLK
clk => data_out_a[24]~reg0.CLK
clk => data_out_a[25]~reg0.CLK
clk => data_out_a[26]~reg0.CLK
clk => data_out_a[27]~reg0.CLK
clk => data_out_a[28]~reg0.CLK
clk => data_out_a[29]~reg0.CLK
clk => data_out_a[30]~reg0.CLK
clk => data_out_a[31]~reg0.CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
addr_a[0] => ram~10.DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram~9.DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram~8.DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram~7.DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram~6.DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram~5.DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram~4.DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram~3.DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_a[8] => ram~2.DATAIN
addr_a[8] => ram.WADDR8
addr_a[8] => ram.RADDR8
addr_a[9] => ram~1.DATAIN
addr_a[9] => ram.WADDR9
addr_a[9] => ram.RADDR9
addr_a[10] => ram~0.DATAIN
addr_a[10] => ram.WADDR10
addr_a[10] => ram.RADDR10
addr_b[0] => ram~54.DATAIN
addr_b[0] => ram.PORTBWADDR
addr_b[0] => ram.PORTBRADDR
addr_b[1] => ram~53.DATAIN
addr_b[1] => ram.PORTBWADDR1
addr_b[1] => ram.PORTBRADDR1
addr_b[2] => ram~52.DATAIN
addr_b[2] => ram.PORTBWADDR2
addr_b[2] => ram.PORTBRADDR2
addr_b[3] => ram~51.DATAIN
addr_b[3] => ram.PORTBWADDR3
addr_b[3] => ram.PORTBRADDR3
addr_b[4] => ram~50.DATAIN
addr_b[4] => ram.PORTBWADDR4
addr_b[4] => ram.PORTBRADDR4
addr_b[5] => ram~49.DATAIN
addr_b[5] => ram.PORTBWADDR5
addr_b[5] => ram.PORTBRADDR5
addr_b[6] => ram~48.DATAIN
addr_b[6] => ram.PORTBWADDR6
addr_b[6] => ram.PORTBRADDR6
addr_b[7] => ram~47.DATAIN
addr_b[7] => ram.PORTBWADDR7
addr_b[7] => ram.PORTBRADDR7
addr_b[8] => ram~46.DATAIN
addr_b[8] => ram.PORTBWADDR8
addr_b[8] => ram.PORTBRADDR8
addr_b[9] => ram~45.DATAIN
addr_b[9] => ram.PORTBWADDR9
addr_b[9] => ram.PORTBRADDR9
addr_b[10] => ram~44.DATAIN
addr_b[10] => ram.PORTBWADDR10
addr_b[10] => ram.PORTBRADDR10
we_a => ram~87.DATAIN
we_a => ram.WE
we_b => ram~43.DATAIN
we_b => ram.PORTBWE
data_in_a[0] => ram~42.DATAIN
data_in_a[0] => ram.DATAIN
data_in_a[1] => ram~41.DATAIN
data_in_a[1] => ram.DATAIN1
data_in_a[2] => ram~40.DATAIN
data_in_a[2] => ram.DATAIN2
data_in_a[3] => ram~39.DATAIN
data_in_a[3] => ram.DATAIN3
data_in_a[4] => ram~38.DATAIN
data_in_a[4] => ram.DATAIN4
data_in_a[5] => ram~37.DATAIN
data_in_a[5] => ram.DATAIN5
data_in_a[6] => ram~36.DATAIN
data_in_a[6] => ram.DATAIN6
data_in_a[7] => ram~35.DATAIN
data_in_a[7] => ram.DATAIN7
data_in_a[8] => ram~34.DATAIN
data_in_a[8] => ram.DATAIN8
data_in_a[9] => ram~33.DATAIN
data_in_a[9] => ram.DATAIN9
data_in_a[10] => ram~32.DATAIN
data_in_a[10] => ram.DATAIN10
data_in_a[11] => ram~31.DATAIN
data_in_a[11] => ram.DATAIN11
data_in_a[12] => ram~30.DATAIN
data_in_a[12] => ram.DATAIN12
data_in_a[13] => ram~29.DATAIN
data_in_a[13] => ram.DATAIN13
data_in_a[14] => ram~28.DATAIN
data_in_a[14] => ram.DATAIN14
data_in_a[15] => ram~27.DATAIN
data_in_a[15] => ram.DATAIN15
data_in_a[16] => ram~26.DATAIN
data_in_a[16] => ram.DATAIN16
data_in_a[17] => ram~25.DATAIN
data_in_a[17] => ram.DATAIN17
data_in_a[18] => ram~24.DATAIN
data_in_a[18] => ram.DATAIN18
data_in_a[19] => ram~23.DATAIN
data_in_a[19] => ram.DATAIN19
data_in_a[20] => ram~22.DATAIN
data_in_a[20] => ram.DATAIN20
data_in_a[21] => ram~21.DATAIN
data_in_a[21] => ram.DATAIN21
data_in_a[22] => ram~20.DATAIN
data_in_a[22] => ram.DATAIN22
data_in_a[23] => ram~19.DATAIN
data_in_a[23] => ram.DATAIN23
data_in_a[24] => ram~18.DATAIN
data_in_a[24] => ram.DATAIN24
data_in_a[25] => ram~17.DATAIN
data_in_a[25] => ram.DATAIN25
data_in_a[26] => ram~16.DATAIN
data_in_a[26] => ram.DATAIN26
data_in_a[27] => ram~15.DATAIN
data_in_a[27] => ram.DATAIN27
data_in_a[28] => ram~14.DATAIN
data_in_a[28] => ram.DATAIN28
data_in_a[29] => ram~13.DATAIN
data_in_a[29] => ram.DATAIN29
data_in_a[30] => ram~12.DATAIN
data_in_a[30] => ram.DATAIN30
data_in_a[31] => ram~11.DATAIN
data_in_a[31] => ram.DATAIN31
data_in_b[0] => ram~86.DATAIN
data_in_b[0] => ram.PORTBDATAIN
data_in_b[1] => ram~85.DATAIN
data_in_b[1] => ram.PORTBDATAIN1
data_in_b[2] => ram~84.DATAIN
data_in_b[2] => ram.PORTBDATAIN2
data_in_b[3] => ram~83.DATAIN
data_in_b[3] => ram.PORTBDATAIN3
data_in_b[4] => ram~82.DATAIN
data_in_b[4] => ram.PORTBDATAIN4
data_in_b[5] => ram~81.DATAIN
data_in_b[5] => ram.PORTBDATAIN5
data_in_b[6] => ram~80.DATAIN
data_in_b[6] => ram.PORTBDATAIN6
data_in_b[7] => ram~79.DATAIN
data_in_b[7] => ram.PORTBDATAIN7
data_in_b[8] => ram~78.DATAIN
data_in_b[8] => ram.PORTBDATAIN8
data_in_b[9] => ram~77.DATAIN
data_in_b[9] => ram.PORTBDATAIN9
data_in_b[10] => ram~76.DATAIN
data_in_b[10] => ram.PORTBDATAIN10
data_in_b[11] => ram~75.DATAIN
data_in_b[11] => ram.PORTBDATAIN11
data_in_b[12] => ram~74.DATAIN
data_in_b[12] => ram.PORTBDATAIN12
data_in_b[13] => ram~73.DATAIN
data_in_b[13] => ram.PORTBDATAIN13
data_in_b[14] => ram~72.DATAIN
data_in_b[14] => ram.PORTBDATAIN14
data_in_b[15] => ram~71.DATAIN
data_in_b[15] => ram.PORTBDATAIN15
data_in_b[16] => ram~70.DATAIN
data_in_b[16] => ram.PORTBDATAIN16
data_in_b[17] => ram~69.DATAIN
data_in_b[17] => ram.PORTBDATAIN17
data_in_b[18] => ram~68.DATAIN
data_in_b[18] => ram.PORTBDATAIN18
data_in_b[19] => ram~67.DATAIN
data_in_b[19] => ram.PORTBDATAIN19
data_in_b[20] => ram~66.DATAIN
data_in_b[20] => ram.PORTBDATAIN20
data_in_b[21] => ram~65.DATAIN
data_in_b[21] => ram.PORTBDATAIN21
data_in_b[22] => ram~64.DATAIN
data_in_b[22] => ram.PORTBDATAIN22
data_in_b[23] => ram~63.DATAIN
data_in_b[23] => ram.PORTBDATAIN23
data_in_b[24] => ram~62.DATAIN
data_in_b[24] => ram.PORTBDATAIN24
data_in_b[25] => ram~61.DATAIN
data_in_b[25] => ram.PORTBDATAIN25
data_in_b[26] => ram~60.DATAIN
data_in_b[26] => ram.PORTBDATAIN26
data_in_b[27] => ram~59.DATAIN
data_in_b[27] => ram.PORTBDATAIN27
data_in_b[28] => ram~58.DATAIN
data_in_b[28] => ram.PORTBDATAIN28
data_in_b[29] => ram~57.DATAIN
data_in_b[29] => ram.PORTBDATAIN29
data_in_b[30] => ram~56.DATAIN
data_in_b[30] => ram.PORTBDATAIN30
data_in_b[31] => ram~55.DATAIN
data_in_b[31] => ram.PORTBDATAIN31
data_out_a[0] <= data_out_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[1] <= data_out_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[2] <= data_out_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[3] <= data_out_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[4] <= data_out_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[5] <= data_out_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[6] <= data_out_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[7] <= data_out_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[8] <= data_out_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[9] <= data_out_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[10] <= data_out_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[11] <= data_out_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[12] <= data_out_a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[13] <= data_out_a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[14] <= data_out_a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[15] <= data_out_a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[16] <= data_out_a[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[17] <= data_out_a[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[18] <= data_out_a[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[19] <= data_out_a[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[20] <= data_out_a[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[21] <= data_out_a[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[22] <= data_out_a[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[23] <= data_out_a[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[24] <= data_out_a[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[25] <= data_out_a[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[26] <= data_out_a[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[27] <= data_out_a[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[28] <= data_out_a[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[29] <= data_out_a[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[30] <= data_out_a[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[31] <= data_out_a[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[0] <= data_out_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[1] <= data_out_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[2] <= data_out_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[3] <= data_out_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[4] <= data_out_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[5] <= data_out_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[6] <= data_out_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[7] <= data_out_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[8] <= data_out_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[9] <= data_out_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[10] <= data_out_b[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[11] <= data_out_b[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[12] <= data_out_b[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[13] <= data_out_b[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[14] <= data_out_b[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[15] <= data_out_b[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[16] <= data_out_b[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[17] <= data_out_b[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[18] <= data_out_b[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[19] <= data_out_b[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[20] <= data_out_b[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[21] <= data_out_b[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[22] <= data_out_b[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[23] <= data_out_b[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[24] <= data_out_b[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[25] <= data_out_b[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[26] <= data_out_b[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[27] <= data_out_b[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[28] <= data_out_b[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[29] <= data_out_b[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[30] <= data_out_b[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[31] <= data_out_b[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:7:vector_bram
clk => ram~87.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram~42.CLK
clk => ram~43.CLK
clk => ram~44.CLK
clk => ram~45.CLK
clk => ram~46.CLK
clk => ram~47.CLK
clk => ram~48.CLK
clk => ram~49.CLK
clk => ram~50.CLK
clk => ram~51.CLK
clk => ram~52.CLK
clk => ram~53.CLK
clk => ram~54.CLK
clk => ram~55.CLK
clk => ram~56.CLK
clk => ram~57.CLK
clk => ram~58.CLK
clk => ram~59.CLK
clk => ram~60.CLK
clk => ram~61.CLK
clk => ram~62.CLK
clk => ram~63.CLK
clk => ram~64.CLK
clk => ram~65.CLK
clk => ram~66.CLK
clk => ram~67.CLK
clk => ram~68.CLK
clk => ram~69.CLK
clk => ram~70.CLK
clk => ram~71.CLK
clk => ram~72.CLK
clk => ram~73.CLK
clk => ram~74.CLK
clk => ram~75.CLK
clk => ram~76.CLK
clk => ram~77.CLK
clk => ram~78.CLK
clk => ram~79.CLK
clk => ram~80.CLK
clk => ram~81.CLK
clk => ram~82.CLK
clk => ram~83.CLK
clk => ram~84.CLK
clk => ram~85.CLK
clk => ram~86.CLK
clk => data_out_b[0]~reg0.CLK
clk => data_out_b[1]~reg0.CLK
clk => data_out_b[2]~reg0.CLK
clk => data_out_b[3]~reg0.CLK
clk => data_out_b[4]~reg0.CLK
clk => data_out_b[5]~reg0.CLK
clk => data_out_b[6]~reg0.CLK
clk => data_out_b[7]~reg0.CLK
clk => data_out_b[8]~reg0.CLK
clk => data_out_b[9]~reg0.CLK
clk => data_out_b[10]~reg0.CLK
clk => data_out_b[11]~reg0.CLK
clk => data_out_b[12]~reg0.CLK
clk => data_out_b[13]~reg0.CLK
clk => data_out_b[14]~reg0.CLK
clk => data_out_b[15]~reg0.CLK
clk => data_out_b[16]~reg0.CLK
clk => data_out_b[17]~reg0.CLK
clk => data_out_b[18]~reg0.CLK
clk => data_out_b[19]~reg0.CLK
clk => data_out_b[20]~reg0.CLK
clk => data_out_b[21]~reg0.CLK
clk => data_out_b[22]~reg0.CLK
clk => data_out_b[23]~reg0.CLK
clk => data_out_b[24]~reg0.CLK
clk => data_out_b[25]~reg0.CLK
clk => data_out_b[26]~reg0.CLK
clk => data_out_b[27]~reg0.CLK
clk => data_out_b[28]~reg0.CLK
clk => data_out_b[29]~reg0.CLK
clk => data_out_b[30]~reg0.CLK
clk => data_out_b[31]~reg0.CLK
clk => data_out_a[0]~reg0.CLK
clk => data_out_a[1]~reg0.CLK
clk => data_out_a[2]~reg0.CLK
clk => data_out_a[3]~reg0.CLK
clk => data_out_a[4]~reg0.CLK
clk => data_out_a[5]~reg0.CLK
clk => data_out_a[6]~reg0.CLK
clk => data_out_a[7]~reg0.CLK
clk => data_out_a[8]~reg0.CLK
clk => data_out_a[9]~reg0.CLK
clk => data_out_a[10]~reg0.CLK
clk => data_out_a[11]~reg0.CLK
clk => data_out_a[12]~reg0.CLK
clk => data_out_a[13]~reg0.CLK
clk => data_out_a[14]~reg0.CLK
clk => data_out_a[15]~reg0.CLK
clk => data_out_a[16]~reg0.CLK
clk => data_out_a[17]~reg0.CLK
clk => data_out_a[18]~reg0.CLK
clk => data_out_a[19]~reg0.CLK
clk => data_out_a[20]~reg0.CLK
clk => data_out_a[21]~reg0.CLK
clk => data_out_a[22]~reg0.CLK
clk => data_out_a[23]~reg0.CLK
clk => data_out_a[24]~reg0.CLK
clk => data_out_a[25]~reg0.CLK
clk => data_out_a[26]~reg0.CLK
clk => data_out_a[27]~reg0.CLK
clk => data_out_a[28]~reg0.CLK
clk => data_out_a[29]~reg0.CLK
clk => data_out_a[30]~reg0.CLK
clk => data_out_a[31]~reg0.CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
addr_a[0] => ram~10.DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram~9.DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram~8.DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram~7.DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram~6.DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram~5.DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram~4.DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram~3.DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_a[8] => ram~2.DATAIN
addr_a[8] => ram.WADDR8
addr_a[8] => ram.RADDR8
addr_a[9] => ram~1.DATAIN
addr_a[9] => ram.WADDR9
addr_a[9] => ram.RADDR9
addr_a[10] => ram~0.DATAIN
addr_a[10] => ram.WADDR10
addr_a[10] => ram.RADDR10
addr_b[0] => ram~54.DATAIN
addr_b[0] => ram.PORTBWADDR
addr_b[0] => ram.PORTBRADDR
addr_b[1] => ram~53.DATAIN
addr_b[1] => ram.PORTBWADDR1
addr_b[1] => ram.PORTBRADDR1
addr_b[2] => ram~52.DATAIN
addr_b[2] => ram.PORTBWADDR2
addr_b[2] => ram.PORTBRADDR2
addr_b[3] => ram~51.DATAIN
addr_b[3] => ram.PORTBWADDR3
addr_b[3] => ram.PORTBRADDR3
addr_b[4] => ram~50.DATAIN
addr_b[4] => ram.PORTBWADDR4
addr_b[4] => ram.PORTBRADDR4
addr_b[5] => ram~49.DATAIN
addr_b[5] => ram.PORTBWADDR5
addr_b[5] => ram.PORTBRADDR5
addr_b[6] => ram~48.DATAIN
addr_b[6] => ram.PORTBWADDR6
addr_b[6] => ram.PORTBRADDR6
addr_b[7] => ram~47.DATAIN
addr_b[7] => ram.PORTBWADDR7
addr_b[7] => ram.PORTBRADDR7
addr_b[8] => ram~46.DATAIN
addr_b[8] => ram.PORTBWADDR8
addr_b[8] => ram.PORTBRADDR8
addr_b[9] => ram~45.DATAIN
addr_b[9] => ram.PORTBWADDR9
addr_b[9] => ram.PORTBRADDR9
addr_b[10] => ram~44.DATAIN
addr_b[10] => ram.PORTBWADDR10
addr_b[10] => ram.PORTBRADDR10
we_a => ram~87.DATAIN
we_a => ram.WE
we_b => ram~43.DATAIN
we_b => ram.PORTBWE
data_in_a[0] => ram~42.DATAIN
data_in_a[0] => ram.DATAIN
data_in_a[1] => ram~41.DATAIN
data_in_a[1] => ram.DATAIN1
data_in_a[2] => ram~40.DATAIN
data_in_a[2] => ram.DATAIN2
data_in_a[3] => ram~39.DATAIN
data_in_a[3] => ram.DATAIN3
data_in_a[4] => ram~38.DATAIN
data_in_a[4] => ram.DATAIN4
data_in_a[5] => ram~37.DATAIN
data_in_a[5] => ram.DATAIN5
data_in_a[6] => ram~36.DATAIN
data_in_a[6] => ram.DATAIN6
data_in_a[7] => ram~35.DATAIN
data_in_a[7] => ram.DATAIN7
data_in_a[8] => ram~34.DATAIN
data_in_a[8] => ram.DATAIN8
data_in_a[9] => ram~33.DATAIN
data_in_a[9] => ram.DATAIN9
data_in_a[10] => ram~32.DATAIN
data_in_a[10] => ram.DATAIN10
data_in_a[11] => ram~31.DATAIN
data_in_a[11] => ram.DATAIN11
data_in_a[12] => ram~30.DATAIN
data_in_a[12] => ram.DATAIN12
data_in_a[13] => ram~29.DATAIN
data_in_a[13] => ram.DATAIN13
data_in_a[14] => ram~28.DATAIN
data_in_a[14] => ram.DATAIN14
data_in_a[15] => ram~27.DATAIN
data_in_a[15] => ram.DATAIN15
data_in_a[16] => ram~26.DATAIN
data_in_a[16] => ram.DATAIN16
data_in_a[17] => ram~25.DATAIN
data_in_a[17] => ram.DATAIN17
data_in_a[18] => ram~24.DATAIN
data_in_a[18] => ram.DATAIN18
data_in_a[19] => ram~23.DATAIN
data_in_a[19] => ram.DATAIN19
data_in_a[20] => ram~22.DATAIN
data_in_a[20] => ram.DATAIN20
data_in_a[21] => ram~21.DATAIN
data_in_a[21] => ram.DATAIN21
data_in_a[22] => ram~20.DATAIN
data_in_a[22] => ram.DATAIN22
data_in_a[23] => ram~19.DATAIN
data_in_a[23] => ram.DATAIN23
data_in_a[24] => ram~18.DATAIN
data_in_a[24] => ram.DATAIN24
data_in_a[25] => ram~17.DATAIN
data_in_a[25] => ram.DATAIN25
data_in_a[26] => ram~16.DATAIN
data_in_a[26] => ram.DATAIN26
data_in_a[27] => ram~15.DATAIN
data_in_a[27] => ram.DATAIN27
data_in_a[28] => ram~14.DATAIN
data_in_a[28] => ram.DATAIN28
data_in_a[29] => ram~13.DATAIN
data_in_a[29] => ram.DATAIN29
data_in_a[30] => ram~12.DATAIN
data_in_a[30] => ram.DATAIN30
data_in_a[31] => ram~11.DATAIN
data_in_a[31] => ram.DATAIN31
data_in_b[0] => ram~86.DATAIN
data_in_b[0] => ram.PORTBDATAIN
data_in_b[1] => ram~85.DATAIN
data_in_b[1] => ram.PORTBDATAIN1
data_in_b[2] => ram~84.DATAIN
data_in_b[2] => ram.PORTBDATAIN2
data_in_b[3] => ram~83.DATAIN
data_in_b[3] => ram.PORTBDATAIN3
data_in_b[4] => ram~82.DATAIN
data_in_b[4] => ram.PORTBDATAIN4
data_in_b[5] => ram~81.DATAIN
data_in_b[5] => ram.PORTBDATAIN5
data_in_b[6] => ram~80.DATAIN
data_in_b[6] => ram.PORTBDATAIN6
data_in_b[7] => ram~79.DATAIN
data_in_b[7] => ram.PORTBDATAIN7
data_in_b[8] => ram~78.DATAIN
data_in_b[8] => ram.PORTBDATAIN8
data_in_b[9] => ram~77.DATAIN
data_in_b[9] => ram.PORTBDATAIN9
data_in_b[10] => ram~76.DATAIN
data_in_b[10] => ram.PORTBDATAIN10
data_in_b[11] => ram~75.DATAIN
data_in_b[11] => ram.PORTBDATAIN11
data_in_b[12] => ram~74.DATAIN
data_in_b[12] => ram.PORTBDATAIN12
data_in_b[13] => ram~73.DATAIN
data_in_b[13] => ram.PORTBDATAIN13
data_in_b[14] => ram~72.DATAIN
data_in_b[14] => ram.PORTBDATAIN14
data_in_b[15] => ram~71.DATAIN
data_in_b[15] => ram.PORTBDATAIN15
data_in_b[16] => ram~70.DATAIN
data_in_b[16] => ram.PORTBDATAIN16
data_in_b[17] => ram~69.DATAIN
data_in_b[17] => ram.PORTBDATAIN17
data_in_b[18] => ram~68.DATAIN
data_in_b[18] => ram.PORTBDATAIN18
data_in_b[19] => ram~67.DATAIN
data_in_b[19] => ram.PORTBDATAIN19
data_in_b[20] => ram~66.DATAIN
data_in_b[20] => ram.PORTBDATAIN20
data_in_b[21] => ram~65.DATAIN
data_in_b[21] => ram.PORTBDATAIN21
data_in_b[22] => ram~64.DATAIN
data_in_b[22] => ram.PORTBDATAIN22
data_in_b[23] => ram~63.DATAIN
data_in_b[23] => ram.PORTBDATAIN23
data_in_b[24] => ram~62.DATAIN
data_in_b[24] => ram.PORTBDATAIN24
data_in_b[25] => ram~61.DATAIN
data_in_b[25] => ram.PORTBDATAIN25
data_in_b[26] => ram~60.DATAIN
data_in_b[26] => ram.PORTBDATAIN26
data_in_b[27] => ram~59.DATAIN
data_in_b[27] => ram.PORTBDATAIN27
data_in_b[28] => ram~58.DATAIN
data_in_b[28] => ram.PORTBDATAIN28
data_in_b[29] => ram~57.DATAIN
data_in_b[29] => ram.PORTBDATAIN29
data_in_b[30] => ram~56.DATAIN
data_in_b[30] => ram.PORTBDATAIN30
data_in_b[31] => ram~55.DATAIN
data_in_b[31] => ram.PORTBDATAIN31
data_out_a[0] <= data_out_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[1] <= data_out_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[2] <= data_out_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[3] <= data_out_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[4] <= data_out_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[5] <= data_out_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[6] <= data_out_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[7] <= data_out_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[8] <= data_out_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[9] <= data_out_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[10] <= data_out_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[11] <= data_out_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[12] <= data_out_a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[13] <= data_out_a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[14] <= data_out_a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[15] <= data_out_a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[16] <= data_out_a[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[17] <= data_out_a[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[18] <= data_out_a[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[19] <= data_out_a[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[20] <= data_out_a[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[21] <= data_out_a[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[22] <= data_out_a[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[23] <= data_out_a[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[24] <= data_out_a[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[25] <= data_out_a[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[26] <= data_out_a[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[27] <= data_out_a[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[28] <= data_out_a[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[29] <= data_out_a[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[30] <= data_out_a[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[31] <= data_out_a[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[0] <= data_out_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[1] <= data_out_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[2] <= data_out_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[3] <= data_out_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[4] <= data_out_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[5] <= data_out_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[6] <= data_out_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[7] <= data_out_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[8] <= data_out_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[9] <= data_out_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[10] <= data_out_b[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[11] <= data_out_b[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[12] <= data_out_b[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[13] <= data_out_b[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[14] <= data_out_b[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[15] <= data_out_b[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[16] <= data_out_b[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[17] <= data_out_b[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[18] <= data_out_b[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[19] <= data_out_b[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[20] <= data_out_b[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[21] <= data_out_b[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[22] <= data_out_b[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[23] <= data_out_b[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[24] <= data_out_b[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[25] <= data_out_b[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[26] <= data_out_b[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[27] <= data_out_b[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[28] <= data_out_b[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[29] <= data_out_b[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[30] <= data_out_b[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[31] <= data_out_b[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma
clk => R_wdata_fifo~34.CLK
clk => R_wdata_fifo~0.CLK
clk => R_wdata_fifo~1.CLK
clk => R_wdata_fifo~2.CLK
clk => R_wdata_fifo~3.CLK
clk => R_wdata_fifo~4.CLK
clk => R_wdata_fifo~5.CLK
clk => R_wdata_fifo~6.CLK
clk => R_wdata_fifo~7.CLK
clk => R_wdata_fifo~8.CLK
clk => R_wdata_fifo~9.CLK
clk => R_wdata_fifo~10.CLK
clk => R_wdata_fifo~11.CLK
clk => R_wdata_fifo~12.CLK
clk => R_wdata_fifo~13.CLK
clk => R_wdata_fifo~14.CLK
clk => R_wdata_fifo~15.CLK
clk => R_wdata_fifo~16.CLK
clk => R_wdata_fifo~17.CLK
clk => R_wdata_fifo~18.CLK
clk => R_wdata_fifo~19.CLK
clk => R_wdata_fifo~20.CLK
clk => R_wdata_fifo~21.CLK
clk => R_wdata_fifo~22.CLK
clk => R_wdata_fifo~23.CLK
clk => R_wdata_fifo~24.CLK
clk => R_wdata_fifo~25.CLK
clk => R_wdata_fifo~26.CLK
clk => R_wdata_fifo~27.CLK
clk => R_wdata_fifo~28.CLK
clk => R_wdata_fifo~29.CLK
clk => R_wdata_fifo~30.CLK
clk => R_wdata_fifo~31.CLK
clk => R_wdata_fifo~32.CLK
clk => R_wdata_fifo~33.CLK
clk => R_bram_rdata_ready.CLK
clk => R_wdata_fifo_index_in[0].CLK
clk => R_wdata_fifo_index_in[1].CLK
clk => R_wdata_fifo_index_out[0].CLK
clk => R_wdata_fifo_index_out[1].CLK
clk => R_data_write.CLK
clk => R_header[2][0].CLK
clk => R_header[2][1].CLK
clk => R_header[2][2].CLK
clk => R_header[2][3].CLK
clk => R_header[2][4].CLK
clk => R_header[2][5].CLK
clk => R_header[2][6].CLK
clk => R_header[2][7].CLK
clk => R_header[2][8].CLK
clk => R_header[2][9].CLK
clk => R_header[2][10].CLK
clk => R_header[1][2].CLK
clk => R_header[1][3].CLK
clk => R_header[1][4].CLK
clk => R_header[1][5].CLK
clk => R_header[1][6].CLK
clk => R_header[1][7].CLK
clk => R_header[1][8].CLK
clk => R_header[1][9].CLK
clk => R_header[1][10].CLK
clk => R_header[1][11].CLK
clk => R_header[1][12].CLK
clk => R_header[1][13].CLK
clk => R_header[1][14].CLK
clk => R_header[1][15].CLK
clk => R_header[1][16].CLK
clk => R_header[1][17].CLK
clk => R_header[1][18].CLK
clk => R_header[1][19].CLK
clk => R_header[1][20].CLK
clk => R_header[1][21].CLK
clk => R_header[1][22].CLK
clk => R_header[1][23].CLK
clk => R_header[1][24].CLK
clk => R_header[1][25].CLK
clk => R_header[1][26].CLK
clk => R_header[1][27].CLK
clk => R_header[1][28].CLK
clk => R_header[1][29].CLK
clk => R_header[0][0].CLK
clk => R_header[0][1].CLK
clk => R_header[0][2].CLK
clk => R_header[0][3].CLK
clk => R_header[0][4].CLK
clk => R_header[0][5].CLK
clk => R_header[0][6].CLK
clk => R_header[0][7].CLK
clk => R_header[0][8].CLK
clk => R_header[0][9].CLK
clk => R_header[0][10].CLK
clk => R_header[0][11].CLK
clk => R_header[0][12].CLK
clk => R_header[0][13].CLK
clk => R_header[0][14].CLK
clk => R_header[0][15].CLK
clk => R_header[0][16].CLK
clk => R_header[0][17].CLK
clk => R_header[0][18].CLK
clk => R_header[0][19].CLK
clk => R_header[0][20].CLK
clk => R_header[0][21].CLK
clk => R_header[0][22].CLK
clk => R_header[0][23].CLK
clk => R_header[0][24].CLK
clk => R_header[0][25].CLK
clk => R_header[0][26].CLK
clk => R_header[0][27].CLK
clk => R_header[0][28].CLK
clk => R_header[0][29].CLK
clk => R_header[0][30].CLK
clk => R_header[0][31].CLK
clk => R_state[0].CLK
clk => R_state[1].CLK
clk => R_addr_strobe.CLK
clk => R_done.CLK
clk => R_header_mode.CLK
clk => R_length_remaining[0].CLK
clk => R_length_remaining[1].CLK
clk => R_length_remaining[2].CLK
clk => R_length_remaining[3].CLK
clk => R_length_remaining[4].CLK
clk => R_length_remaining[5].CLK
clk => R_length_remaining[6].CLK
clk => R_length_remaining[7].CLK
clk => R_length_remaining[8].CLK
clk => R_length_remaining[9].CLK
clk => R_length_remaining[10].CLK
clk => R_wdata_fifo_reset.CLK
clk => R_store_mode.CLK
clk => R_bram_addr[0].CLK
clk => R_bram_addr[1].CLK
clk => R_bram_addr[2].CLK
clk => R_bram_addr[3].CLK
clk => R_bram_addr[4].CLK
clk => R_bram_addr[5].CLK
clk => R_bram_addr[6].CLK
clk => R_bram_addr[7].CLK
clk => R_bram_addr[8].CLK
clk => R_bram_addr[9].CLK
clk => R_bram_addr[10].CLK
clk => R_bram_addr[11].CLK
clk => R_ram_addr[2].CLK
clk => R_ram_addr[3].CLK
clk => R_ram_addr[4].CLK
clk => R_ram_addr[5].CLK
clk => R_ram_addr[6].CLK
clk => R_ram_addr[7].CLK
clk => R_ram_addr[8].CLK
clk => R_ram_addr[9].CLK
clk => R_ram_addr[10].CLK
clk => R_ram_addr[11].CLK
clk => R_ram_addr[12].CLK
clk => R_ram_addr[13].CLK
clk => R_ram_addr[14].CLK
clk => R_ram_addr[15].CLK
clk => R_ram_addr[16].CLK
clk => R_ram_addr[17].CLK
clk => R_ram_addr[18].CLK
clk => R_ram_addr[19].CLK
clk => R_ram_addr[20].CLK
clk => R_ram_addr[21].CLK
clk => R_ram_addr[22].CLK
clk => R_ram_addr[23].CLK
clk => R_ram_addr[24].CLK
clk => R_ram_addr[25].CLK
clk => R_ram_addr[26].CLK
clk => R_ram_addr[27].CLK
clk => R_ram_addr[28].CLK
clk => R_ram_addr[29].CLK
clk => R_next.CLK
clk => R_wdata_fifo.CLK0
addr[2] => R_ram_addr.DATAB
addr[3] => R_ram_addr.DATAB
addr[4] => R_ram_addr.DATAB
addr[5] => R_ram_addr.DATAB
addr[6] => R_ram_addr.DATAB
addr[7] => R_ram_addr.DATAB
addr[8] => R_ram_addr.DATAB
addr[9] => R_ram_addr.DATAB
addr[10] => R_ram_addr.DATAB
addr[11] => R_ram_addr.DATAB
addr[12] => R_ram_addr.DATAB
addr[13] => R_ram_addr.DATAB
addr[14] => R_ram_addr.DATAB
addr[15] => R_ram_addr.DATAB
addr[16] => R_ram_addr.DATAB
addr[17] => R_ram_addr.DATAB
addr[18] => R_ram_addr.DATAB
addr[19] => R_ram_addr.DATAB
addr[20] => R_ram_addr.DATAB
addr[21] => R_ram_addr.DATAB
addr[22] => R_ram_addr.DATAB
addr[23] => R_ram_addr.DATAB
addr[24] => R_ram_addr.DATAB
addr[25] => R_ram_addr.DATAB
addr[26] => R_ram_addr.DATAB
addr[27] => R_ram_addr.DATAB
addr[28] => R_ram_addr.DATAB
addr[29] => R_ram_addr.DATAB
length[0] => ~NO_FANOUT~
length[1] => ~NO_FANOUT~
length[2] => ~NO_FANOUT~
length[3] => ~NO_FANOUT~
length[4] => ~NO_FANOUT~
length[5] => ~NO_FANOUT~
length[6] => ~NO_FANOUT~
length[7] => ~NO_FANOUT~
length[8] => ~NO_FANOUT~
length[9] => ~NO_FANOUT~
length[10] => ~NO_FANOUT~
request => R_ram_addr.OUTPUTSELECT
request => R_ram_addr.OUTPUTSELECT
request => R_ram_addr.OUTPUTSELECT
request => R_ram_addr.OUTPUTSELECT
request => R_ram_addr.OUTPUTSELECT
request => R_ram_addr.OUTPUTSELECT
request => R_ram_addr.OUTPUTSELECT
request => R_ram_addr.OUTPUTSELECT
request => R_ram_addr.OUTPUTSELECT
request => R_ram_addr.OUTPUTSELECT
request => R_ram_addr.OUTPUTSELECT
request => R_ram_addr.OUTPUTSELECT
request => R_ram_addr.OUTPUTSELECT
request => R_ram_addr.OUTPUTSELECT
request => R_ram_addr.OUTPUTSELECT
request => R_ram_addr.OUTPUTSELECT
request => R_ram_addr.OUTPUTSELECT
request => R_ram_addr.OUTPUTSELECT
request => R_ram_addr.OUTPUTSELECT
request => R_ram_addr.OUTPUTSELECT
request => R_ram_addr.OUTPUTSELECT
request => R_ram_addr.OUTPUTSELECT
request => R_ram_addr.OUTPUTSELECT
request => R_ram_addr.OUTPUTSELECT
request => R_ram_addr.OUTPUTSELECT
request => R_ram_addr.OUTPUTSELECT
request => R_ram_addr.OUTPUTSELECT
request => R_ram_addr.OUTPUTSELECT
request => R_bram_addr.OUTPUTSELECT
request => R_bram_addr.OUTPUTSELECT
request => R_bram_addr.OUTPUTSELECT
request => R_bram_addr.OUTPUTSELECT
request => R_bram_addr.OUTPUTSELECT
request => R_bram_addr.OUTPUTSELECT
request => R_bram_addr.OUTPUTSELECT
request => R_bram_addr.OUTPUTSELECT
request => R_bram_addr.OUTPUTSELECT
request => R_bram_addr.OUTPUTSELECT
request => R_bram_addr.OUTPUTSELECT
request => R_bram_addr.OUTPUTSELECT
request => R_store_mode.OUTPUTSELECT
request => R_wdata_fifo_reset.OUTPUTSELECT
request => R_length_remaining.OUTPUTSELECT
request => R_length_remaining.OUTPUTSELECT
request => R_length_remaining.OUTPUTSELECT
request => R_length_remaining.OUTPUTSELECT
request => R_length_remaining.OUTPUTSELECT
request => R_length_remaining.OUTPUTSELECT
request => R_length_remaining.OUTPUTSELECT
request => R_length_remaining.OUTPUTSELECT
request => R_length_remaining.OUTPUTSELECT
request => R_length_remaining.OUTPUTSELECT
request => R_length_remaining.OUTPUTSELECT
request => R_header_mode.OUTPUTSELECT
request => R_done.OUTPUTSELECT
request => R_addr_strobe.OUTPUTSELECT
request => R_state.OUTPUTSELECT
request => R_state.OUTPUTSELECT
store_mode => R_store_mode.DATAB
store_mode => R_wdata_fifo_reset.DATAB
done <= done.DB_MAX_OUTPUT_PORT_TYPE
bram_we <= bram_we.DB_MAX_OUTPUT_PORT_TYPE
bram_next <= bram_next.DB_MAX_OUTPUT_PORT_TYPE
bram_addr[0] <= R_bram_addr[0].DB_MAX_OUTPUT_PORT_TYPE
bram_addr[1] <= R_bram_addr[1].DB_MAX_OUTPUT_PORT_TYPE
bram_addr[2] <= R_bram_addr[2].DB_MAX_OUTPUT_PORT_TYPE
bram_addr[3] <= R_bram_addr[3].DB_MAX_OUTPUT_PORT_TYPE
bram_addr[4] <= R_bram_addr[4].DB_MAX_OUTPUT_PORT_TYPE
bram_addr[5] <= R_bram_addr[5].DB_MAX_OUTPUT_PORT_TYPE
bram_addr[6] <= R_bram_addr[6].DB_MAX_OUTPUT_PORT_TYPE
bram_addr[7] <= R_bram_addr[7].DB_MAX_OUTPUT_PORT_TYPE
bram_addr[8] <= R_bram_addr[8].DB_MAX_OUTPUT_PORT_TYPE
bram_addr[9] <= R_bram_addr[9].DB_MAX_OUTPUT_PORT_TYPE
bram_addr[10] <= R_bram_addr[10].DB_MAX_OUTPUT_PORT_TYPE
bram_addr[11] <= R_bram_addr[11].DB_MAX_OUTPUT_PORT_TYPE
bram_wdata[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
bram_wdata[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
bram_wdata[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
bram_wdata[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
bram_wdata[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
bram_wdata[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
bram_wdata[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
bram_wdata[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
bram_wdata[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
bram_wdata[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
bram_wdata[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
bram_wdata[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
bram_wdata[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
bram_wdata[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
bram_wdata[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
bram_wdata[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
bram_wdata[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
bram_wdata[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
bram_wdata[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
bram_wdata[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
bram_wdata[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
bram_wdata[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
bram_wdata[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
bram_wdata[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
bram_wdata[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
bram_wdata[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
bram_wdata[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
bram_wdata[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
bram_wdata[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
bram_wdata[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
bram_wdata[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
bram_wdata[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
bram_rdata[0] => R_wdata_fifo~33.DATAIN
bram_rdata[0] => R_wdata_fifo.DATAIN
bram_rdata[1] => R_wdata_fifo~32.DATAIN
bram_rdata[1] => R_wdata_fifo.DATAIN1
bram_rdata[2] => R_wdata_fifo~31.DATAIN
bram_rdata[2] => R_wdata_fifo.DATAIN2
bram_rdata[3] => R_wdata_fifo~30.DATAIN
bram_rdata[3] => R_wdata_fifo.DATAIN3
bram_rdata[4] => R_wdata_fifo~29.DATAIN
bram_rdata[4] => R_wdata_fifo.DATAIN4
bram_rdata[5] => R_wdata_fifo~28.DATAIN
bram_rdata[5] => R_wdata_fifo.DATAIN5
bram_rdata[6] => R_wdata_fifo~27.DATAIN
bram_rdata[6] => R_wdata_fifo.DATAIN6
bram_rdata[7] => R_wdata_fifo~26.DATAIN
bram_rdata[7] => R_wdata_fifo.DATAIN7
bram_rdata[8] => R_wdata_fifo~25.DATAIN
bram_rdata[8] => R_wdata_fifo.DATAIN8
bram_rdata[9] => R_wdata_fifo~24.DATAIN
bram_rdata[9] => R_wdata_fifo.DATAIN9
bram_rdata[10] => R_wdata_fifo~23.DATAIN
bram_rdata[10] => R_wdata_fifo.DATAIN10
bram_rdata[11] => R_wdata_fifo~22.DATAIN
bram_rdata[11] => R_wdata_fifo.DATAIN11
bram_rdata[12] => R_wdata_fifo~21.DATAIN
bram_rdata[12] => R_wdata_fifo.DATAIN12
bram_rdata[13] => R_wdata_fifo~20.DATAIN
bram_rdata[13] => R_wdata_fifo.DATAIN13
bram_rdata[14] => R_wdata_fifo~19.DATAIN
bram_rdata[14] => R_wdata_fifo.DATAIN14
bram_rdata[15] => R_wdata_fifo~18.DATAIN
bram_rdata[15] => R_wdata_fifo.DATAIN15
bram_rdata[16] => R_wdata_fifo~17.DATAIN
bram_rdata[16] => R_wdata_fifo.DATAIN16
bram_rdata[17] => R_wdata_fifo~16.DATAIN
bram_rdata[17] => R_wdata_fifo.DATAIN17
bram_rdata[18] => R_wdata_fifo~15.DATAIN
bram_rdata[18] => R_wdata_fifo.DATAIN18
bram_rdata[19] => R_wdata_fifo~14.DATAIN
bram_rdata[19] => R_wdata_fifo.DATAIN19
bram_rdata[20] => R_wdata_fifo~13.DATAIN
bram_rdata[20] => R_wdata_fifo.DATAIN20
bram_rdata[21] => R_wdata_fifo~12.DATAIN
bram_rdata[21] => R_wdata_fifo.DATAIN21
bram_rdata[22] => R_wdata_fifo~11.DATAIN
bram_rdata[22] => R_wdata_fifo.DATAIN22
bram_rdata[23] => R_wdata_fifo~10.DATAIN
bram_rdata[23] => R_wdata_fifo.DATAIN23
bram_rdata[24] => R_wdata_fifo~9.DATAIN
bram_rdata[24] => R_wdata_fifo.DATAIN24
bram_rdata[25] => R_wdata_fifo~8.DATAIN
bram_rdata[25] => R_wdata_fifo.DATAIN25
bram_rdata[26] => R_wdata_fifo~7.DATAIN
bram_rdata[26] => R_wdata_fifo.DATAIN26
bram_rdata[27] => R_wdata_fifo~6.DATAIN
bram_rdata[27] => R_wdata_fifo.DATAIN27
bram_rdata[28] => R_wdata_fifo~5.DATAIN
bram_rdata[28] => R_wdata_fifo.DATAIN28
bram_rdata[29] => R_wdata_fifo~4.DATAIN
bram_rdata[29] => R_wdata_fifo.DATAIN29
bram_rdata[30] => R_wdata_fifo~3.DATAIN
bram_rdata[30] => R_wdata_fifo.DATAIN30
bram_rdata[31] => R_wdata_fifo~2.DATAIN
bram_rdata[31] => R_wdata_fifo.DATAIN31
addr_strobe <= R_addr_strobe.DB_MAX_OUTPUT_PORT_TYPE
addr_out[2] <= R_ram_addr[2].DB_MAX_OUTPUT_PORT_TYPE
addr_out[3] <= R_ram_addr[3].DB_MAX_OUTPUT_PORT_TYPE
addr_out[4] <= R_ram_addr[4].DB_MAX_OUTPUT_PORT_TYPE
addr_out[5] <= R_ram_addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr_out[6] <= R_ram_addr[6].DB_MAX_OUTPUT_PORT_TYPE
addr_out[7] <= R_ram_addr[7].DB_MAX_OUTPUT_PORT_TYPE
addr_out[8] <= R_ram_addr[8].DB_MAX_OUTPUT_PORT_TYPE
addr_out[9] <= R_ram_addr[9].DB_MAX_OUTPUT_PORT_TYPE
addr_out[10] <= R_ram_addr[10].DB_MAX_OUTPUT_PORT_TYPE
addr_out[11] <= R_ram_addr[11].DB_MAX_OUTPUT_PORT_TYPE
addr_out[12] <= R_ram_addr[12].DB_MAX_OUTPUT_PORT_TYPE
addr_out[13] <= R_ram_addr[13].DB_MAX_OUTPUT_PORT_TYPE
addr_out[14] <= R_ram_addr[14].DB_MAX_OUTPUT_PORT_TYPE
addr_out[15] <= R_ram_addr[15].DB_MAX_OUTPUT_PORT_TYPE
addr_out[16] <= R_ram_addr[16].DB_MAX_OUTPUT_PORT_TYPE
addr_out[17] <= R_ram_addr[17].DB_MAX_OUTPUT_PORT_TYPE
addr_out[18] <= R_ram_addr[18].DB_MAX_OUTPUT_PORT_TYPE
addr_out[19] <= R_ram_addr[19].DB_MAX_OUTPUT_PORT_TYPE
addr_out[20] <= R_ram_addr[20].DB_MAX_OUTPUT_PORT_TYPE
addr_out[21] <= R_ram_addr[21].DB_MAX_OUTPUT_PORT_TYPE
addr_out[22] <= R_ram_addr[22].DB_MAX_OUTPUT_PORT_TYPE
addr_out[23] <= R_ram_addr[23].DB_MAX_OUTPUT_PORT_TYPE
addr_out[24] <= R_ram_addr[24].DB_MAX_OUTPUT_PORT_TYPE
addr_out[25] <= R_ram_addr[25].DB_MAX_OUTPUT_PORT_TYPE
addr_out[26] <= R_ram_addr[26].DB_MAX_OUTPUT_PORT_TYPE
addr_out[27] <= R_ram_addr[27].DB_MAX_OUTPUT_PORT_TYPE
addr_out[28] <= R_ram_addr[28].DB_MAX_OUTPUT_PORT_TYPE
addr_out[29] <= R_ram_addr[29].DB_MAX_OUTPUT_PORT_TYPE
suggest_burst[0] <= R_length_remaining[0].DB_MAX_OUTPUT_PORT_TYPE
suggest_burst[1] <= R_length_remaining[1].DB_MAX_OUTPUT_PORT_TYPE
suggest_burst[2] <= R_length_remaining[2].DB_MAX_OUTPUT_PORT_TYPE
suggest_cache <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_header.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_length_remaining.OUTPUTSELECT
data_ready => R_length_remaining.OUTPUTSELECT
data_ready => R_length_remaining.OUTPUTSELECT
data_ready => R_length_remaining.OUTPUTSELECT
data_ready => R_length_remaining.OUTPUTSELECT
data_ready => R_length_remaining.OUTPUTSELECT
data_ready => R_length_remaining.OUTPUTSELECT
data_ready => R_length_remaining.OUTPUTSELECT
data_ready => R_length_remaining.OUTPUTSELECT
data_ready => R_length_remaining.OUTPUTSELECT
data_ready => R_length_remaining.OUTPUTSELECT
data_ready => R_header_mode.OUTPUTSELECT
data_ready => R_bram_addr.OUTPUTSELECT
data_ready => R_bram_addr.OUTPUTSELECT
data_ready => R_bram_addr.OUTPUTSELECT
data_ready => R_bram_addr.OUTPUTSELECT
data_ready => R_bram_addr.OUTPUTSELECT
data_ready => R_bram_addr.OUTPUTSELECT
data_ready => R_bram_addr.OUTPUTSELECT
data_ready => R_bram_addr.OUTPUTSELECT
data_ready => R_bram_addr.OUTPUTSELECT
data_ready => R_bram_addr.OUTPUTSELECT
data_ready => R_bram_addr.OUTPUTSELECT
data_ready => R_bram_addr.OUTPUTSELECT
data_ready => R_data_write.OUTPUTSELECT
data_ready => R_state.OUTPUTSELECT
data_ready => R_state.OUTPUTSELECT
data_ready => R_addr_strobe.OUTPUTSELECT
data_ready => R_done.OUTPUTSELECT
data_ready => R_next.OUTPUTSELECT
data_ready => R_wdata_fifo_index_out.OUTPUTSELECT
data_ready => R_wdata_fifo_index_out.OUTPUTSELECT
data_ready => R_data_write.OUTPUTSELECT
data_ready => R_header_mode.OUTPUTSELECT
data_ready => R_addr_strobe.OUTPUTSELECT
data_ready => R_store_mode.OUTPUTSELECT
data_ready => R_done.OUTPUTSELECT
data_ready => R_next.OUTPUTSELECT
data_ready => R_state.OUTPUTSELECT
data_ready => R_state.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_ram_addr.OUTPUTSELECT
data_ready => R_length_remaining.OUTPUTSELECT
data_ready => R_length_remaining.OUTPUTSELECT
data_ready => R_length_remaining.OUTPUTSELECT
data_ready => R_length_remaining.OUTPUTSELECT
data_ready => R_length_remaining.OUTPUTSELECT
data_ready => R_length_remaining.OUTPUTSELECT
data_ready => R_length_remaining.OUTPUTSELECT
data_ready => R_length_remaining.OUTPUTSELECT
data_ready => R_length_remaining.OUTPUTSELECT
data_ready => R_length_remaining.OUTPUTSELECT
data_ready => R_length_remaining.OUTPUTSELECT
data_ready => R_bram_addr.OUTPUTSELECT
data_ready => R_bram_addr.OUTPUTSELECT
data_ready => R_bram_addr.OUTPUTSELECT
data_ready => R_bram_addr.OUTPUTSELECT
data_ready => R_bram_addr.OUTPUTSELECT
data_ready => R_bram_addr.OUTPUTSELECT
data_ready => R_bram_addr.OUTPUTSELECT
data_ready => R_bram_addr.OUTPUTSELECT
data_ready => R_bram_addr.OUTPUTSELECT
data_ready => R_bram_addr.OUTPUTSELECT
data_ready => R_bram_addr.OUTPUTSELECT
data_ready => R_bram_addr.OUTPUTSELECT
data_ready => bram_we.IN1
data_write <= R_data_write.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => R_header.DATAB
data_in[0] => R_header.DATAB
data_in[0] => R_header.DATAB
data_in[0] => bram_wdata[0].DATAIN
data_in[1] => R_header.DATAB
data_in[1] => R_header.DATAB
data_in[1] => R_header.DATAB
data_in[1] => bram_wdata[1].DATAIN
data_in[2] => R_header.DATAB
data_in[2] => R_header.DATAB
data_in[2] => R_header.DATAB
data_in[2] => R_header.DATAB
data_in[2] => bram_wdata[2].DATAIN
data_in[3] => R_header.DATAB
data_in[3] => R_header.DATAB
data_in[3] => R_header.DATAB
data_in[3] => R_header.DATAB
data_in[3] => bram_wdata[3].DATAIN
data_in[4] => R_header.DATAB
data_in[4] => R_header.DATAB
data_in[4] => R_header.DATAB
data_in[4] => R_header.DATAB
data_in[4] => bram_wdata[4].DATAIN
data_in[5] => R_header.DATAB
data_in[5] => R_header.DATAB
data_in[5] => R_header.DATAB
data_in[5] => R_header.DATAB
data_in[5] => bram_wdata[5].DATAIN
data_in[6] => R_header.DATAB
data_in[6] => R_header.DATAB
data_in[6] => R_header.DATAB
data_in[6] => R_header.DATAB
data_in[6] => bram_wdata[6].DATAIN
data_in[7] => R_header.DATAB
data_in[7] => R_header.DATAB
data_in[7] => R_header.DATAB
data_in[7] => R_header.DATAB
data_in[7] => bram_wdata[7].DATAIN
data_in[8] => R_header.DATAB
data_in[8] => R_header.DATAB
data_in[8] => R_header.DATAB
data_in[8] => R_header.DATAB
data_in[8] => bram_wdata[8].DATAIN
data_in[9] => R_header.DATAB
data_in[9] => R_header.DATAB
data_in[9] => R_header.DATAB
data_in[9] => R_header.DATAB
data_in[9] => bram_wdata[9].DATAIN
data_in[10] => R_header.DATAB
data_in[10] => R_header.DATAB
data_in[10] => R_header.DATAB
data_in[10] => R_header.DATAB
data_in[10] => bram_wdata[10].DATAIN
data_in[11] => R_header.DATAB
data_in[11] => R_header.DATAB
data_in[11] => R_header.DATAB
data_in[11] => bram_wdata[11].DATAIN
data_in[12] => R_header.DATAB
data_in[12] => R_header.DATAB
data_in[12] => R_header.DATAB
data_in[12] => bram_wdata[12].DATAIN
data_in[13] => R_header.DATAB
data_in[13] => R_header.DATAB
data_in[13] => R_header.DATAB
data_in[13] => bram_wdata[13].DATAIN
data_in[14] => R_header.DATAB
data_in[14] => R_header.DATAB
data_in[14] => R_header.DATAB
data_in[14] => bram_wdata[14].DATAIN
data_in[15] => R_header.DATAB
data_in[15] => R_header.DATAB
data_in[15] => R_header.DATAB
data_in[15] => bram_wdata[15].DATAIN
data_in[16] => R_header.DATAB
data_in[16] => R_header.DATAB
data_in[16] => R_header.DATAB
data_in[16] => bram_wdata[16].DATAIN
data_in[17] => R_header.DATAB
data_in[17] => R_header.DATAB
data_in[17] => R_header.DATAB
data_in[17] => bram_wdata[17].DATAIN
data_in[18] => R_header.DATAB
data_in[18] => R_header.DATAB
data_in[18] => R_header.DATAB
data_in[18] => bram_wdata[18].DATAIN
data_in[19] => R_header.DATAB
data_in[19] => R_header.DATAB
data_in[19] => R_header.DATAB
data_in[19] => bram_wdata[19].DATAIN
data_in[20] => R_header.DATAB
data_in[20] => R_header.DATAB
data_in[20] => R_header.DATAB
data_in[20] => bram_wdata[20].DATAIN
data_in[21] => R_header.DATAB
data_in[21] => R_header.DATAB
data_in[21] => R_header.DATAB
data_in[21] => bram_wdata[21].DATAIN
data_in[22] => R_header.DATAB
data_in[22] => R_header.DATAB
data_in[22] => R_header.DATAB
data_in[22] => bram_wdata[22].DATAIN
data_in[23] => R_header.DATAB
data_in[23] => R_header.DATAB
data_in[23] => R_header.DATAB
data_in[23] => bram_wdata[23].DATAIN
data_in[24] => R_header.DATAB
data_in[24] => R_header.DATAB
data_in[24] => R_header.DATAB
data_in[24] => bram_wdata[24].DATAIN
data_in[25] => R_header.DATAB
data_in[25] => R_header.DATAB
data_in[25] => R_header.DATAB
data_in[25] => bram_wdata[25].DATAIN
data_in[26] => R_header.DATAB
data_in[26] => R_header.DATAB
data_in[26] => R_header.DATAB
data_in[26] => bram_wdata[26].DATAIN
data_in[27] => R_header.DATAB
data_in[27] => R_header.DATAB
data_in[27] => R_header.DATAB
data_in[27] => bram_wdata[27].DATAIN
data_in[28] => R_header.DATAB
data_in[28] => R_header.DATAB
data_in[28] => R_header.DATAB
data_in[28] => bram_wdata[28].DATAIN
data_in[29] => R_header.DATAB
data_in[29] => R_header.DATAB
data_in[29] => R_header.DATAB
data_in[29] => bram_wdata[29].DATAIN
data_in[30] => R_header.DATAB
data_in[30] => R_header.DATAB
data_in[30] => bram_wdata[30].DATAIN
data_in[31] => R_header.DATAB
data_in[31] => R_header.DATAB
data_in[31] => bram_wdata[31].DATAIN
data_out[0] <= R_wdata_fifo.DATAOUT
data_out[1] <= R_wdata_fifo.DATAOUT1
data_out[2] <= R_wdata_fifo.DATAOUT2
data_out[3] <= R_wdata_fifo.DATAOUT3
data_out[4] <= R_wdata_fifo.DATAOUT4
data_out[5] <= R_wdata_fifo.DATAOUT5
data_out[6] <= R_wdata_fifo.DATAOUT6
data_out[7] <= R_wdata_fifo.DATAOUT7
data_out[8] <= R_wdata_fifo.DATAOUT8
data_out[9] <= R_wdata_fifo.DATAOUT9
data_out[10] <= R_wdata_fifo.DATAOUT10
data_out[11] <= R_wdata_fifo.DATAOUT11
data_out[12] <= R_wdata_fifo.DATAOUT12
data_out[13] <= R_wdata_fifo.DATAOUT13
data_out[14] <= R_wdata_fifo.DATAOUT14
data_out[15] <= R_wdata_fifo.DATAOUT15
data_out[16] <= R_wdata_fifo.DATAOUT16
data_out[17] <= R_wdata_fifo.DATAOUT17
data_out[18] <= R_wdata_fifo.DATAOUT18
data_out[19] <= R_wdata_fifo.DATAOUT19
data_out[20] <= R_wdata_fifo.DATAOUT20
data_out[21] <= R_wdata_fifo.DATAOUT21
data_out[22] <= R_wdata_fifo.DATAOUT22
data_out[23] <= R_wdata_fifo.DATAOUT23
data_out[24] <= R_wdata_fifo.DATAOUT24
data_out[25] <= R_wdata_fifo.DATAOUT25
data_out[26] <= R_wdata_fifo.DATAOUT26
data_out[27] <= R_wdata_fifo.DATAOUT27
data_out[28] <= R_wdata_fifo.DATAOUT28
data_out[29] <= R_wdata_fifo.DATAOUT29
data_out[30] <= R_wdata_fifo.DATAOUT30
data_out[31] <= R_wdata_fifo.DATAOUT31


|de10lite_xram_sdram|glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo
clk => bram_true2p_2clk:linememory.clk_a
clk => R_bram_in_addr[0].CLK
clk => R_bram_in_addr[1].CLK
clk => R_bram_in_addr[2].CLK
clk => R_bram_in_addr[3].CLK
clk => R_bram_in_addr[4].CLK
clk => R_bram_in_addr[5].CLK
clk => R_bram_in_addr[6].CLK
clk => R_bram_in_addr[7].CLK
clk => R_bram_in_addr[8].CLK
clk => R_bram_in_addr[9].CLK
clk => R_bram_in_addr[10].CLK
clk => R_shifting_counter[0].CLK
clk => R_shifting_counter[1].CLK
clk => R_shifting_counter[2].CLK
clk => R_data_in_shift[0].CLK
clk => R_data_in_shift[1].CLK
clk => R_data_in_shift[2].CLK
clk => R_data_in_shift[3].CLK
clk => R_data_in_shift[4].CLK
clk => R_data_in_shift[5].CLK
clk => R_data_in_shift[6].CLK
clk => R_data_in_shift[7].CLK
clk => R_data_in_shift[8].CLK
clk => R_data_in_shift[9].CLK
clk => R_data_in_shift[10].CLK
clk => R_data_in_shift[11].CLK
clk => R_data_in_shift[12].CLK
clk => R_data_in_shift[13].CLK
clk => R_data_in_shift[14].CLK
clk => R_data_in_shift[15].CLK
clk => R_data_in_shift[16].CLK
clk => R_data_in_shift[17].CLK
clk => R_data_in_shift[18].CLK
clk => R_data_in_shift[19].CLK
clk => R_data_in_shift[20].CLK
clk => R_data_in_shift[21].CLK
clk => R_data_in_shift[22].CLK
clk => R_data_in_shift[23].CLK
clk => R_data_in_shift[24].CLK
clk => R_data_in_shift[25].CLK
clk => R_data_in_shift[26].CLK
clk => R_data_in_shift[27].CLK
clk => R_data_in_shift[28].CLK
clk => R_data_in_shift[29].CLK
clk => R_data_in_shift[30].CLK
clk => R_data_in_shift[31].CLK
clk => R_need_refill_cpu.CLK
clk => R_suggest_cache.CLK
clk => R_word_count[0].CLK
clk => R_word_count[1].CLK
clk => R_word_count[2].CLK
clk => R_word_count[3].CLK
clk => R_word_count[4].CLK
clk => R_word_count[5].CLK
clk => R_word_count[6].CLK
clk => R_word_count[7].CLK
clk => R_word_count[8].CLK
clk => R_word_count[9].CLK
clk => R_word_count[10].CLK
clk => R_word_count[11].CLK
clk => R_word_count[12].CLK
clk => R_word_count[13].CLK
clk => R_word_count[14].CLK
clk => R_word_count[15].CLK
clk => R_position[0].CLK
clk => R_position[1].CLK
clk => R_position[2].CLK
clk => R_position[3].CLK
clk => R_position[4].CLK
clk => R_position[5].CLK
clk => R_position[6].CLK
clk => R_position[7].CLK
clk => R_position[8].CLK
clk => R_position[9].CLK
clk => R_position[10].CLK
clk => R_position[11].CLK
clk => R_position[12].CLK
clk => R_position[13].CLK
clk => R_position[14].CLK
clk => R_position[15].CLK
clk => R_seg_next[2].CLK
clk => R_seg_next[3].CLK
clk => R_seg_next[4].CLK
clk => R_seg_next[5].CLK
clk => R_seg_next[6].CLK
clk => R_seg_next[7].CLK
clk => R_seg_next[8].CLK
clk => R_seg_next[9].CLK
clk => R_seg_next[10].CLK
clk => R_seg_next[11].CLK
clk => R_seg_next[12].CLK
clk => R_seg_next[13].CLK
clk => R_seg_next[14].CLK
clk => R_seg_next[15].CLK
clk => R_seg_next[16].CLK
clk => R_seg_next[17].CLK
clk => R_seg_next[18].CLK
clk => R_seg_next[19].CLK
clk => R_seg_next[20].CLK
clk => R_seg_next[21].CLK
clk => R_seg_next[22].CLK
clk => R_seg_next[23].CLK
clk => R_seg_next[24].CLK
clk => R_seg_next[25].CLK
clk => R_seg_next[26].CLK
clk => R_seg_next[27].CLK
clk => R_seg_next[28].CLK
clk => R_seg_next[29].CLK
clk => R_line_wr.CLK
clk => R_state[0].CLK
clk => R_state[1].CLK
clk => R_state[2].CLK
clk => R_sram_addr[2].CLK
clk => R_sram_addr[3].CLK
clk => R_sram_addr[4].CLK
clk => R_sram_addr[5].CLK
clk => R_sram_addr[6].CLK
clk => R_sram_addr[7].CLK
clk => R_sram_addr[8].CLK
clk => R_sram_addr[9].CLK
clk => R_sram_addr[10].CLK
clk => R_sram_addr[11].CLK
clk => R_sram_addr[12].CLK
clk => R_sram_addr[13].CLK
clk => R_sram_addr[14].CLK
clk => R_sram_addr[15].CLK
clk => R_sram_addr[16].CLK
clk => R_sram_addr[17].CLK
clk => R_sram_addr[18].CLK
clk => R_sram_addr[19].CLK
clk => R_sram_addr[20].CLK
clk => R_sram_addr[21].CLK
clk => R_sram_addr[22].CLK
clk => R_sram_addr[23].CLK
clk => R_sram_addr[24].CLK
clk => R_sram_addr[25].CLK
clk => R_sram_addr[26].CLK
clk => R_sram_addr[27].CLK
clk => R_sram_addr[28].CLK
clk => R_sram_addr[29].CLK
clk => startsync[0].CLK
clk => startsync[1].CLK
clk_pixel => bram_true2p_2clk:linememory.clk_b
clk_pixel => R_line_start[2].CLK
clk_pixel => R_line_start[3].CLK
clk_pixel => R_line_start[4].CLK
clk_pixel => R_line_start[5].CLK
clk_pixel => R_line_start[6].CLK
clk_pixel => R_line_start[7].CLK
clk_pixel => R_line_start[8].CLK
clk_pixel => R_line_start[9].CLK
clk_pixel => R_line_start[10].CLK
clk_pixel => R_line_start[11].CLK
clk_pixel => R_line_start[12].CLK
clk_pixel => R_line_start[13].CLK
clk_pixel => R_line_start[14].CLK
clk_pixel => R_line_start[15].CLK
clk_pixel => R_line_start[16].CLK
clk_pixel => R_line_start[17].CLK
clk_pixel => R_line_start[18].CLK
clk_pixel => R_line_start[19].CLK
clk_pixel => R_line_start[20].CLK
clk_pixel => R_line_start[21].CLK
clk_pixel => R_line_start[22].CLK
clk_pixel => R_line_start[23].CLK
clk_pixel => R_line_start[24].CLK
clk_pixel => R_line_start[25].CLK
clk_pixel => R_line_start[26].CLK
clk_pixel => R_line_start[27].CLK
clk_pixel => R_line_start[28].CLK
clk_pixel => R_line_start[29].CLK
clk_pixel => R_vertical_scroll[0].CLK
clk_pixel => R_vertical_scroll[1].CLK
clk_pixel => R_vertical_scroll[2].CLK
clk_pixel => R_vertical_scroll[3].CLK
clk_pixel => R_vertical_scroll[4].CLK
clk_pixel => R_vertical_scroll[5].CLK
clk_pixel => R_vertical_scroll[6].CLK
clk_pixel => R_vertical_scroll[7].CLK
clk_pixel => R_vertical_scroll[8].CLK
clk_pixel => R_line_rd.CLK
clk_pixel => R_pixbuf_rd_addr[0].CLK
clk_pixel => R_pixbuf_rd_addr[1].CLK
clk_pixel => R_pixbuf_rd_addr[2].CLK
clk_pixel => R_pixbuf_rd_addr[3].CLK
clk_pixel => R_pixbuf_rd_addr[4].CLK
clk_pixel => R_pixbuf_rd_addr[5].CLK
clk_pixel => R_pixbuf_rd_addr[6].CLK
clk_pixel => R_pixbuf_rd_addr[7].CLK
clk_pixel => R_pixbuf_rd_addr[8].CLK
clk_pixel => R_pixbuf_rd_addr[9].CLK
clk_pixel => R_pixbuf_rd_addr[10].CLK
addr_strobe <= S_need_refill.DB_MAX_OUTPUT_PORT_TYPE
addr_out[2] <= R_sram_addr[2].DB_MAX_OUTPUT_PORT_TYPE
addr_out[3] <= R_sram_addr[3].DB_MAX_OUTPUT_PORT_TYPE
addr_out[4] <= R_sram_addr[4].DB_MAX_OUTPUT_PORT_TYPE
addr_out[5] <= R_sram_addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr_out[6] <= R_sram_addr[6].DB_MAX_OUTPUT_PORT_TYPE
addr_out[7] <= R_sram_addr[7].DB_MAX_OUTPUT_PORT_TYPE
addr_out[8] <= R_sram_addr[8].DB_MAX_OUTPUT_PORT_TYPE
addr_out[9] <= R_sram_addr[9].DB_MAX_OUTPUT_PORT_TYPE
addr_out[10] <= R_sram_addr[10].DB_MAX_OUTPUT_PORT_TYPE
addr_out[11] <= R_sram_addr[11].DB_MAX_OUTPUT_PORT_TYPE
addr_out[12] <= R_sram_addr[12].DB_MAX_OUTPUT_PORT_TYPE
addr_out[13] <= R_sram_addr[13].DB_MAX_OUTPUT_PORT_TYPE
addr_out[14] <= R_sram_addr[14].DB_MAX_OUTPUT_PORT_TYPE
addr_out[15] <= R_sram_addr[15].DB_MAX_OUTPUT_PORT_TYPE
addr_out[16] <= R_sram_addr[16].DB_MAX_OUTPUT_PORT_TYPE
addr_out[17] <= R_sram_addr[17].DB_MAX_OUTPUT_PORT_TYPE
addr_out[18] <= R_sram_addr[18].DB_MAX_OUTPUT_PORT_TYPE
addr_out[19] <= R_sram_addr[19].DB_MAX_OUTPUT_PORT_TYPE
addr_out[20] <= R_sram_addr[20].DB_MAX_OUTPUT_PORT_TYPE
addr_out[21] <= R_sram_addr[21].DB_MAX_OUTPUT_PORT_TYPE
addr_out[22] <= R_sram_addr[22].DB_MAX_OUTPUT_PORT_TYPE
addr_out[23] <= R_sram_addr[23].DB_MAX_OUTPUT_PORT_TYPE
addr_out[24] <= R_sram_addr[24].DB_MAX_OUTPUT_PORT_TYPE
addr_out[25] <= R_sram_addr[25].DB_MAX_OUTPUT_PORT_TYPE
addr_out[26] <= R_sram_addr[26].DB_MAX_OUTPUT_PORT_TYPE
addr_out[27] <= R_sram_addr[27].DB_MAX_OUTPUT_PORT_TYPE
addr_out[28] <= R_sram_addr[28].DB_MAX_OUTPUT_PORT_TYPE
addr_out[29] <= R_sram_addr[29].DB_MAX_OUTPUT_PORT_TYPE
suggest_cache <= R_suggest_cache.DB_MAX_OUTPUT_PORT_TYPE
base_addr[2] => Add6.IN47
base_addr[3] => Add6.IN46
base_addr[4] => Add6.IN45
base_addr[5] => Add6.IN44
base_addr[6] => Add6.IN43
base_addr[7] => Add6.IN42
base_addr[8] => Add6.IN41
base_addr[9] => Add6.IN40
base_addr[10] => Add6.IN39
base_addr[11] => Add6.IN38
base_addr[12] => Add6.IN37
base_addr[13] => Add6.IN36
base_addr[14] => Add6.IN35
base_addr[15] => Add6.IN34
base_addr[16] => Add6.IN33
base_addr[17] => Add6.IN32
base_addr[18] => Add6.IN31
base_addr[19] => Add6.IN30
base_addr[20] => Add6.IN29
base_addr[21] => Add6.IN28
base_addr[22] => Add6.IN27
base_addr[23] => Add6.IN26
base_addr[24] => Add6.IN25
base_addr[25] => Add6.IN24
base_addr[26] => Add6.IN23
base_addr[27] => Add6.IN22
base_addr[28] => Add6.IN21
base_addr[29] => Add6.IN20
data_ready => process_1.IN1
data_in[0] => Mux75.IN0
data_in[0] => R_data_in_shift.DATAB
data_in[0] => Equal0.IN31
data_in[1] => Mux74.IN0
data_in[1] => R_data_in_shift.DATAB
data_in[1] => Equal0.IN30
data_in[2] => R_sram_addr.DATAA
data_in[2] => Mux28.IN7
data_in[2] => Mux59.IN0
data_in[2] => Mux73.IN4
data_in[2] => R_data_in_shift.DATAB
data_in[2] => Equal0.IN29
data_in[3] => R_sram_addr.DATAA
data_in[3] => Mux27.IN7
data_in[3] => Mux58.IN0
data_in[3] => Mux72.IN4
data_in[3] => R_data_in_shift.DATAB
data_in[3] => Equal0.IN28
data_in[4] => R_sram_addr.DATAA
data_in[4] => Mux26.IN7
data_in[4] => Mux57.IN0
data_in[4] => Mux71.IN4
data_in[4] => R_data_in_shift.DATAB
data_in[4] => Equal0.IN27
data_in[5] => R_sram_addr.DATAA
data_in[5] => Mux25.IN7
data_in[5] => Mux56.IN0
data_in[5] => Mux70.IN4
data_in[5] => R_data_in_shift.DATAB
data_in[5] => Equal0.IN26
data_in[6] => R_sram_addr.DATAA
data_in[6] => Mux24.IN7
data_in[6] => Mux55.IN0
data_in[6] => Mux69.IN4
data_in[6] => R_data_in_shift.DATAB
data_in[6] => Equal0.IN25
data_in[7] => R_sram_addr.DATAA
data_in[7] => Mux23.IN7
data_in[7] => Mux54.IN0
data_in[7] => Mux68.IN4
data_in[7] => R_data_in_shift.DATAB
data_in[7] => Equal0.IN24
data_in[8] => R_sram_addr.DATAA
data_in[8] => Mux22.IN7
data_in[8] => Mux53.IN0
data_in[8] => Mux67.IN4
data_in[8] => R_data_in_shift.DATAB
data_in[8] => Equal0.IN23
data_in[9] => R_sram_addr.DATAA
data_in[9] => Mux21.IN7
data_in[9] => Mux52.IN0
data_in[9] => Mux66.IN4
data_in[9] => R_data_in_shift.DATAB
data_in[9] => Equal0.IN22
data_in[10] => R_sram_addr.DATAA
data_in[10] => Mux20.IN7
data_in[10] => Mux51.IN0
data_in[10] => Mux65.IN4
data_in[10] => R_data_in_shift.DATAB
data_in[10] => Equal0.IN21
data_in[11] => R_sram_addr.DATAA
data_in[11] => Mux19.IN7
data_in[11] => Mux50.IN0
data_in[11] => Mux64.IN4
data_in[11] => R_data_in_shift.DATAB
data_in[11] => Equal0.IN20
data_in[12] => R_sram_addr.DATAA
data_in[12] => Mux18.IN7
data_in[12] => Mux49.IN0
data_in[12] => Mux63.IN4
data_in[12] => R_data_in_shift.DATAB
data_in[12] => Equal0.IN19
data_in[13] => R_sram_addr.DATAA
data_in[13] => Mux17.IN7
data_in[13] => Mux48.IN0
data_in[13] => Mux62.IN4
data_in[13] => R_data_in_shift.DATAB
data_in[13] => Equal0.IN18
data_in[14] => R_sram_addr.DATAA
data_in[14] => Mux16.IN7
data_in[14] => Mux47.IN0
data_in[14] => Mux61.IN4
data_in[14] => R_data_in_shift.DATAB
data_in[14] => Equal0.IN17
data_in[15] => R_sram_addr.DATAA
data_in[15] => Mux15.IN7
data_in[15] => Mux46.IN0
data_in[15] => Mux60.IN4
data_in[15] => R_data_in_shift.DATAB
data_in[15] => Equal0.IN16
data_in[16] => R_sram_addr.DATAA
data_in[16] => Mux14.IN7
data_in[16] => Mux45.IN0
data_in[16] => R_data_in_shift.DATAB
data_in[16] => Equal0.IN15
data_in[17] => R_sram_addr.DATAA
data_in[17] => Mux13.IN7
data_in[17] => Mux44.IN0
data_in[17] => R_data_in_shift.DATAB
data_in[17] => Equal0.IN14
data_in[18] => R_sram_addr.DATAA
data_in[18] => Mux12.IN7
data_in[18] => Mux43.IN0
data_in[18] => Mux91.IN4
data_in[18] => R_data_in_shift.DATAB
data_in[18] => Equal0.IN13
data_in[19] => R_sram_addr.DATAA
data_in[19] => Mux11.IN7
data_in[19] => Mux42.IN0
data_in[19] => Mux90.IN4
data_in[19] => R_data_in_shift.DATAB
data_in[19] => Equal0.IN12
data_in[20] => R_sram_addr.DATAA
data_in[20] => Mux10.IN7
data_in[20] => Mux41.IN0
data_in[20] => Mux89.IN4
data_in[20] => R_data_in_shift.DATAB
data_in[20] => Equal0.IN11
data_in[21] => R_sram_addr.DATAA
data_in[21] => Mux9.IN7
data_in[21] => Mux40.IN0
data_in[21] => Mux88.IN4
data_in[21] => R_data_in_shift.DATAB
data_in[21] => Equal0.IN10
data_in[22] => R_sram_addr.DATAA
data_in[22] => Mux8.IN7
data_in[22] => Mux39.IN0
data_in[22] => Mux87.IN4
data_in[22] => R_data_in_shift.DATAB
data_in[22] => Equal0.IN9
data_in[23] => R_sram_addr.DATAA
data_in[23] => Mux7.IN7
data_in[23] => Mux38.IN0
data_in[23] => Mux86.IN4
data_in[23] => R_data_in_shift.DATAB
data_in[23] => Equal0.IN8
data_in[24] => R_sram_addr.DATAA
data_in[24] => Mux6.IN7
data_in[24] => Mux37.IN0
data_in[24] => Mux85.IN4
data_in[24] => Equal0.IN7
data_in[24] => R_data_in_shift[24].DATAIN
data_in[25] => R_sram_addr.DATAA
data_in[25] => Mux5.IN7
data_in[25] => Mux36.IN0
data_in[25] => Mux84.IN4
data_in[25] => Equal0.IN6
data_in[25] => R_data_in_shift[25].DATAIN
data_in[26] => R_sram_addr.DATAA
data_in[26] => Mux4.IN7
data_in[26] => Mux35.IN0
data_in[26] => Mux83.IN4
data_in[26] => Equal0.IN5
data_in[26] => R_data_in_shift[26].DATAIN
data_in[27] => R_sram_addr.DATAA
data_in[27] => Mux3.IN7
data_in[27] => Mux34.IN0
data_in[27] => Mux82.IN4
data_in[27] => Equal0.IN4
data_in[27] => R_data_in_shift[27].DATAIN
data_in[28] => R_sram_addr.DATAA
data_in[28] => Mux2.IN7
data_in[28] => Mux33.IN0
data_in[28] => Mux81.IN4
data_in[28] => Equal0.IN3
data_in[28] => R_data_in_shift[28].DATAIN
data_in[29] => R_sram_addr.DATAA
data_in[29] => Mux1.IN7
data_in[29] => Mux32.IN0
data_in[29] => Mux80.IN4
data_in[29] => Equal0.IN2
data_in[29] => R_data_in_shift[29].DATAIN
data_in[30] => Mux79.IN4
data_in[30] => Equal0.IN1
data_in[30] => R_data_in_shift[30].DATAIN
data_in[31] => Mux78.IN4
data_in[31] => Equal0.IN0
data_in[31] => R_data_in_shift[31].DATAIN
read_ready <= R_shifting_counter[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= bram_true2p_2clk:linememory.data_out_b[0]
data_out[1] <= bram_true2p_2clk:linememory.data_out_b[1]
data_out[2] <= bram_true2p_2clk:linememory.data_out_b[2]
data_out[3] <= bram_true2p_2clk:linememory.data_out_b[3]
data_out[4] <= bram_true2p_2clk:linememory.data_out_b[4]
data_out[5] <= bram_true2p_2clk:linememory.data_out_b[5]
data_out[6] <= bram_true2p_2clk:linememory.data_out_b[6]
data_out[7] <= bram_true2p_2clk:linememory.data_out_b[7]
active => startsync[1].DATAIN
active => R_pixbuf_rd_addr.OUTPUTSELECT
active => R_pixbuf_rd_addr.OUTPUTSELECT
active => R_pixbuf_rd_addr.OUTPUTSELECT
active => R_pixbuf_rd_addr.OUTPUTSELECT
active => R_pixbuf_rd_addr.OUTPUTSELECT
active => R_pixbuf_rd_addr.OUTPUTSELECT
active => R_pixbuf_rd_addr.OUTPUTSELECT
active => R_pixbuf_rd_addr.OUTPUTSELECT
active => R_pixbuf_rd_addr.OUTPUTSELECT
active => R_pixbuf_rd_addr.OUTPUTSELECT
active => R_pixbuf_rd_addr.OUTPUTSELECT
active => R_line_rd.OUTPUTSELECT
active => R_vertical_scroll.OUTPUTSELECT
active => R_vertical_scroll.OUTPUTSELECT
active => R_vertical_scroll.OUTPUTSELECT
active => R_vertical_scroll.OUTPUTSELECT
active => R_vertical_scroll.OUTPUTSELECT
active => R_vertical_scroll.OUTPUTSELECT
active => R_vertical_scroll.OUTPUTSELECT
active => R_vertical_scroll.OUTPUTSELECT
active => R_vertical_scroll.OUTPUTSELECT
active => R_line_start[5].ENA
active => R_line_start[4].ENA
active => R_line_start[3].ENA
active => R_line_start[2].ENA
active => R_line_start[6].ENA
active => R_line_start[7].ENA
active => R_line_start[8].ENA
active => R_line_start[9].ENA
active => R_line_start[10].ENA
active => R_line_start[11].ENA
active => R_line_start[12].ENA
active => R_line_start[13].ENA
active => R_line_start[14].ENA
active => R_line_start[15].ENA
active => R_line_start[16].ENA
active => R_line_start[17].ENA
active => R_line_start[18].ENA
active => R_line_start[19].ENA
active => R_line_start[20].ENA
active => R_line_start[21].ENA
active => R_line_start[22].ENA
active => R_line_start[23].ENA
active => R_line_start[24].ENA
active => R_line_start[25].ENA
active => R_line_start[26].ENA
active => R_line_start[27].ENA
active => R_line_start[28].ENA
active => R_line_start[29].ENA
frame <= clean_start.DB_MAX_OUTPUT_PORT_TYPE
color_transparent[0] => Equal5.IN7
color_transparent[1] => Equal5.IN6
color_transparent[2] => Equal5.IN5
color_transparent[3] => Equal5.IN4
color_transparent[4] => Equal5.IN3
color_transparent[5] => Equal5.IN2
color_transparent[6] => Equal5.IN1
color_transparent[7] => Equal5.IN0
color_background[0] => bram_true2p_2clk:linememory.data_in_b[0]
color_background[1] => bram_true2p_2clk:linememory.data_in_b[1]
color_background[2] => bram_true2p_2clk:linememory.data_in_b[2]
color_background[3] => bram_true2p_2clk:linememory.data_in_b[3]
color_background[4] => bram_true2p_2clk:linememory.data_in_b[4]
color_background[5] => bram_true2p_2clk:linememory.data_in_b[5]
color_background[6] => bram_true2p_2clk:linememory.data_in_b[6]
color_background[7] => bram_true2p_2clk:linememory.data_in_b[7]
fetch_next => R_pixbuf_rd_addr.OUTPUTSELECT
fetch_next => R_pixbuf_rd_addr.OUTPUTSELECT
fetch_next => R_pixbuf_rd_addr.OUTPUTSELECT
fetch_next => R_pixbuf_rd_addr.OUTPUTSELECT
fetch_next => R_pixbuf_rd_addr.OUTPUTSELECT
fetch_next => R_pixbuf_rd_addr.OUTPUTSELECT
fetch_next => R_pixbuf_rd_addr.OUTPUTSELECT
fetch_next => R_pixbuf_rd_addr.OUTPUTSELECT
fetch_next => R_pixbuf_rd_addr.OUTPUTSELECT
fetch_next => R_pixbuf_rd_addr.OUTPUTSELECT
fetch_next => R_pixbuf_rd_addr.OUTPUTSELECT
fetch_next => R_line_rd.OUTPUTSELECT
fetch_next => R_vertical_scroll.OUTPUTSELECT
fetch_next => R_vertical_scroll.OUTPUTSELECT
fetch_next => R_vertical_scroll.OUTPUTSELECT
fetch_next => R_vertical_scroll.OUTPUTSELECT
fetch_next => R_vertical_scroll.OUTPUTSELECT
fetch_next => R_vertical_scroll.OUTPUTSELECT
fetch_next => R_vertical_scroll.OUTPUTSELECT
fetch_next => R_vertical_scroll.OUTPUTSELECT
fetch_next => R_vertical_scroll.OUTPUTSELECT
fetch_next => R_line_start.OUTPUTSELECT
fetch_next => R_line_start.OUTPUTSELECT
fetch_next => R_line_start.OUTPUTSELECT
fetch_next => R_line_start.OUTPUTSELECT
fetch_next => R_line_start.OUTPUTSELECT
fetch_next => R_line_start.OUTPUTSELECT
fetch_next => R_line_start.OUTPUTSELECT
fetch_next => R_line_start.OUTPUTSELECT
fetch_next => R_line_start.OUTPUTSELECT
fetch_next => R_line_start.OUTPUTSELECT
fetch_next => R_line_start.OUTPUTSELECT
fetch_next => R_line_start.OUTPUTSELECT
fetch_next => R_line_start.OUTPUTSELECT
fetch_next => R_line_start.OUTPUTSELECT
fetch_next => R_line_start.OUTPUTSELECT
fetch_next => R_line_start.OUTPUTSELECT
fetch_next => R_line_start.OUTPUTSELECT
fetch_next => R_line_start.OUTPUTSELECT
fetch_next => R_line_start.OUTPUTSELECT
fetch_next => R_line_start.OUTPUTSELECT
fetch_next => R_line_start.OUTPUTSELECT
fetch_next => R_line_start.OUTPUTSELECT
fetch_next => R_line_start.OUTPUTSELECT
fetch_next => R_line_start.OUTPUTSELECT
fetch_next => R_line_start.OUTPUTSELECT
fetch_next => R_line_start.OUTPUTSELECT
fetch_next => R_line_start.OUTPUTSELECT
fetch_next => R_line_start.OUTPUTSELECT
fetch_next => bram_true2p_2clk:linememory.we_b


|de10lite_xram_sdram|glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|bram_true2p_2clk:linememory
clk_a => ram~39.CLK
clk_a => ram~0.CLK
clk_a => ram~1.CLK
clk_a => ram~2.CLK
clk_a => ram~3.CLK
clk_a => ram~4.CLK
clk_a => ram~5.CLK
clk_a => ram~6.CLK
clk_a => ram~7.CLK
clk_a => ram~8.CLK
clk_a => ram~9.CLK
clk_a => ram~10.CLK
clk_a => ram~11.CLK
clk_a => ram~12.CLK
clk_a => ram~13.CLK
clk_a => ram~14.CLK
clk_a => ram~15.CLK
clk_a => ram~16.CLK
clk_a => ram~17.CLK
clk_a => ram~18.CLK
clk_a => data_out_a[0]~reg0.CLK
clk_a => data_out_a[1]~reg0.CLK
clk_a => data_out_a[2]~reg0.CLK
clk_a => data_out_a[3]~reg0.CLK
clk_a => data_out_a[4]~reg0.CLK
clk_a => data_out_a[5]~reg0.CLK
clk_a => data_out_a[6]~reg0.CLK
clk_a => data_out_a[7]~reg0.CLK
clk_a => ram.CLK0
clk_b => ram~19.CLK
clk_b => ram~20.CLK
clk_b => ram~21.CLK
clk_b => ram~22.CLK
clk_b => ram~23.CLK
clk_b => ram~24.CLK
clk_b => ram~25.CLK
clk_b => ram~26.CLK
clk_b => ram~27.CLK
clk_b => ram~28.CLK
clk_b => ram~29.CLK
clk_b => ram~30.CLK
clk_b => ram~31.CLK
clk_b => ram~32.CLK
clk_b => ram~33.CLK
clk_b => ram~34.CLK
clk_b => ram~35.CLK
clk_b => ram~36.CLK
clk_b => ram~37.CLK
clk_b => ram~38.CLK
clk_b => data_out_b[0]~reg0.CLK
clk_b => data_out_b[1]~reg0.CLK
clk_b => data_out_b[2]~reg0.CLK
clk_b => data_out_b[3]~reg0.CLK
clk_b => data_out_b[4]~reg0.CLK
clk_b => data_out_b[5]~reg0.CLK
clk_b => data_out_b[6]~reg0.CLK
clk_b => data_out_b[7]~reg0.CLK
clk_b => ram.PORTBCLK0
addr_a[0] => ram~10.DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram~9.DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram~8.DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram~7.DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram~6.DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram~5.DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram~4.DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram~3.DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_a[8] => ram~2.DATAIN
addr_a[8] => ram.WADDR8
addr_a[8] => ram.RADDR8
addr_a[9] => ram~1.DATAIN
addr_a[9] => ram.WADDR9
addr_a[9] => ram.RADDR9
addr_a[10] => ram~0.DATAIN
addr_a[10] => ram.WADDR10
addr_a[10] => ram.RADDR10
addr_b[0] => ram~30.DATAIN
addr_b[0] => ram.PORTBWADDR
addr_b[0] => ram.PORTBRADDR
addr_b[1] => ram~29.DATAIN
addr_b[1] => ram.PORTBWADDR1
addr_b[1] => ram.PORTBRADDR1
addr_b[2] => ram~28.DATAIN
addr_b[2] => ram.PORTBWADDR2
addr_b[2] => ram.PORTBRADDR2
addr_b[3] => ram~27.DATAIN
addr_b[3] => ram.PORTBWADDR3
addr_b[3] => ram.PORTBRADDR3
addr_b[4] => ram~26.DATAIN
addr_b[4] => ram.PORTBWADDR4
addr_b[4] => ram.PORTBRADDR4
addr_b[5] => ram~25.DATAIN
addr_b[5] => ram.PORTBWADDR5
addr_b[5] => ram.PORTBRADDR5
addr_b[6] => ram~24.DATAIN
addr_b[6] => ram.PORTBWADDR6
addr_b[6] => ram.PORTBRADDR6
addr_b[7] => ram~23.DATAIN
addr_b[7] => ram.PORTBWADDR7
addr_b[7] => ram.PORTBRADDR7
addr_b[8] => ram~22.DATAIN
addr_b[8] => ram.PORTBWADDR8
addr_b[8] => ram.PORTBRADDR8
addr_b[9] => ram~21.DATAIN
addr_b[9] => ram.PORTBWADDR9
addr_b[9] => ram.PORTBRADDR9
addr_b[10] => ram~20.DATAIN
addr_b[10] => ram.PORTBWADDR10
addr_b[10] => ram.PORTBRADDR10
we_a => ram~39.DATAIN
we_a => ram.WE
we_b => ram~19.DATAIN
we_b => ram.PORTBWE
data_in_a[0] => ram~18.DATAIN
data_in_a[0] => ram.DATAIN
data_in_a[1] => ram~17.DATAIN
data_in_a[1] => ram.DATAIN1
data_in_a[2] => ram~16.DATAIN
data_in_a[2] => ram.DATAIN2
data_in_a[3] => ram~15.DATAIN
data_in_a[3] => ram.DATAIN3
data_in_a[4] => ram~14.DATAIN
data_in_a[4] => ram.DATAIN4
data_in_a[5] => ram~13.DATAIN
data_in_a[5] => ram.DATAIN5
data_in_a[6] => ram~12.DATAIN
data_in_a[6] => ram.DATAIN6
data_in_a[7] => ram~11.DATAIN
data_in_a[7] => ram.DATAIN7
data_in_b[0] => ram~38.DATAIN
data_in_b[0] => ram.PORTBDATAIN
data_in_b[1] => ram~37.DATAIN
data_in_b[1] => ram.PORTBDATAIN1
data_in_b[2] => ram~36.DATAIN
data_in_b[2] => ram.PORTBDATAIN2
data_in_b[3] => ram~35.DATAIN
data_in_b[3] => ram.PORTBDATAIN3
data_in_b[4] => ram~34.DATAIN
data_in_b[4] => ram.PORTBDATAIN4
data_in_b[5] => ram~33.DATAIN
data_in_b[5] => ram.PORTBDATAIN5
data_in_b[6] => ram~32.DATAIN
data_in_b[6] => ram.PORTBDATAIN6
data_in_b[7] => ram~31.DATAIN
data_in_b[7] => ram.PORTBDATAIN7
data_out_a[0] <= data_out_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[1] <= data_out_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[2] <= data_out_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[3] <= data_out_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[4] <= data_out_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[5] <= data_out_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[6] <= data_out_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[7] <= data_out_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[0] <= data_out_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[1] <= data_out_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[2] <= data_out_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[3] <= data_out_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[4] <= data_out_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[5] <= data_out_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[6] <= data_out_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[7] <= data_out_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vga:\G_vgahdmi:vgabitmap
clk_pixel => test_blue[0].CLK
clk_pixel => test_blue[1].CLK
clk_pixel => test_blue[2].CLK
clk_pixel => test_blue[3].CLK
clk_pixel => test_blue[4].CLK
clk_pixel => test_blue[5].CLK
clk_pixel => test_blue[6].CLK
clk_pixel => test_blue[7].CLK
clk_pixel => test_green[0].CLK
clk_pixel => test_green[1].CLK
clk_pixel => test_green[2].CLK
clk_pixel => test_green[3].CLK
clk_pixel => test_green[4].CLK
clk_pixel => test_green[5].CLK
clk_pixel => test_green[6].CLK
clk_pixel => test_green[7].CLK
clk_pixel => test_red[0].CLK
clk_pixel => test_red[1].CLK
clk_pixel => test_red[2].CLK
clk_pixel => test_red[3].CLK
clk_pixel => test_red[4].CLK
clk_pixel => test_red[5].CLK
clk_pixel => test_red[6].CLK
clk_pixel => test_red[7].CLK
clk_pixel => vSync.CLK
clk_pixel => vBlank.CLK
clk_pixel => hSync.CLK
clk_pixel => CounterY[0].CLK
clk_pixel => CounterY[1].CLK
clk_pixel => CounterY[2].CLK
clk_pixel => CounterY[3].CLK
clk_pixel => CounterY[4].CLK
clk_pixel => CounterY[5].CLK
clk_pixel => CounterY[6].CLK
clk_pixel => CounterY[7].CLK
clk_pixel => CounterY[8].CLK
clk_pixel => CounterY[9].CLK
clk_pixel => CounterX[0].CLK
clk_pixel => CounterX[1].CLK
clk_pixel => CounterX[2].CLK
clk_pixel => CounterX[3].CLK
clk_pixel => CounterX[4].CLK
clk_pixel => CounterX[5].CLK
clk_pixel => CounterX[6].CLK
clk_pixel => CounterX[7].CLK
clk_pixel => CounterX[8].CLK
clk_pixel => CounterX[9].CLK
clk_pixel => DrawArea.CLK
test_picture => vga_r.OUTPUTSELECT
test_picture => vga_r.OUTPUTSELECT
test_picture => vga_r.OUTPUTSELECT
test_picture => vga_r.OUTPUTSELECT
test_picture => vga_r.OUTPUTSELECT
test_picture => vga_r.OUTPUTSELECT
test_picture => vga_r.OUTPUTSELECT
test_picture => vga_r.OUTPUTSELECT
test_picture => vga_g.OUTPUTSELECT
test_picture => vga_g.OUTPUTSELECT
test_picture => vga_g.OUTPUTSELECT
test_picture => vga_g.OUTPUTSELECT
test_picture => vga_g.OUTPUTSELECT
test_picture => vga_g.OUTPUTSELECT
test_picture => vga_g.OUTPUTSELECT
test_picture => vga_g.OUTPUTSELECT
test_picture => vga_b.OUTPUTSELECT
test_picture => vga_b.OUTPUTSELECT
test_picture => vga_b.OUTPUTSELECT
test_picture => vga_b.OUTPUTSELECT
test_picture => vga_b.OUTPUTSELECT
test_picture => vga_b.OUTPUTSELECT
test_picture => vga_b.OUTPUTSELECT
test_picture => vga_b.OUTPUTSELECT
fetch_next <= fetcharea.DB_MAX_OUTPUT_PORT_TYPE
line_repeat <= <GND>
red_byte[0] => vga_r.DATAB
red_byte[1] => vga_r.DATAB
red_byte[2] => vga_r.DATAB
red_byte[3] => vga_r.DATAB
red_byte[4] => vga_r.DATAB
red_byte[5] => vga_r.DATAB
red_byte[6] => vga_r.DATAB
red_byte[7] => vga_r.DATAB
green_byte[0] => vga_g.DATAB
green_byte[1] => vga_g.DATAB
green_byte[2] => vga_g.DATAB
green_byte[3] => vga_g.DATAB
green_byte[4] => vga_g.DATAB
green_byte[5] => vga_g.DATAB
green_byte[6] => vga_g.DATAB
green_byte[7] => vga_g.DATAB
blue_byte[0] => vga_b.DATAB
blue_byte[1] => vga_b.DATAB
blue_byte[2] => vga_b.DATAB
blue_byte[3] => vga_b.DATAB
blue_byte[4] => vga_b.DATAB
blue_byte[5] => vga_b.DATAB
blue_byte[6] => vga_b.DATAB
blue_byte[7] => vga_b.DATAB
vga_r[0] <= vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[1] <= vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[2] <= vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[3] <= vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[4] <= vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[5] <= vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[6] <= vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[7] <= vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_g[0] <= vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[1] <= vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[2] <= vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[3] <= vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[4] <= vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[5] <= vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[6] <= vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[7] <= vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_b[0] <= vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[1] <= vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[2] <= vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[3] <= vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[4] <= vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[5] <= vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[6] <= vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[7] <= vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_hsync <= hSync.DB_MAX_OUTPUT_PORT_TYPE
vga_vsync <= vSync.DB_MAX_OUTPUT_PORT_TYPE
vga_vblank <= vBlank.DB_MAX_OUTPUT_PORT_TYPE
vga_blank <= DrawArea.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vga2dvid:\G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid
clk_pixel => tmds_encoder:u21.clk
clk_pixel => latched_blue[0].CLK
clk_pixel => latched_blue[1].CLK
clk_pixel => latched_blue[2].CLK
clk_pixel => latched_blue[3].CLK
clk_pixel => latched_blue[4].CLK
clk_pixel => latched_blue[5].CLK
clk_pixel => latched_blue[6].CLK
clk_pixel => latched_blue[7].CLK
clk_pixel => latched_blue[8].CLK
clk_pixel => latched_blue[9].CLK
clk_pixel => latched_green[0].CLK
clk_pixel => latched_green[1].CLK
clk_pixel => latched_green[2].CLK
clk_pixel => latched_green[3].CLK
clk_pixel => latched_green[4].CLK
clk_pixel => latched_green[5].CLK
clk_pixel => latched_green[6].CLK
clk_pixel => latched_green[7].CLK
clk_pixel => latched_green[8].CLK
clk_pixel => latched_green[9].CLK
clk_pixel => latched_red[0].CLK
clk_pixel => latched_red[1].CLK
clk_pixel => latched_red[2].CLK
clk_pixel => latched_red[3].CLK
clk_pixel => latched_red[4].CLK
clk_pixel => latched_red[5].CLK
clk_pixel => latched_red[6].CLK
clk_pixel => latched_red[7].CLK
clk_pixel => latched_red[8].CLK
clk_pixel => latched_red[9].CLK
clk_pixel => tmds_encoder:u22.clk
clk_pixel => tmds_encoder:u23.clk
clk_shift => shift_clock[0].CLK
clk_shift => shift_clock[1].CLK
clk_shift => shift_clock[2].CLK
clk_shift => shift_clock[3].CLK
clk_shift => shift_clock[4].CLK
clk_shift => shift_clock[5].CLK
clk_shift => shift_clock[6].CLK
clk_shift => shift_clock[7].CLK
clk_shift => shift_clock[8].CLK
clk_shift => shift_clock[9].CLK
clk_shift => shift_blue[0].CLK
clk_shift => shift_blue[1].CLK
clk_shift => shift_blue[2].CLK
clk_shift => shift_blue[3].CLK
clk_shift => shift_blue[4].CLK
clk_shift => shift_blue[5].CLK
clk_shift => shift_blue[6].CLK
clk_shift => shift_blue[7].CLK
clk_shift => shift_blue[8].CLK
clk_shift => shift_blue[9].CLK
clk_shift => shift_green[0].CLK
clk_shift => shift_green[1].CLK
clk_shift => shift_green[2].CLK
clk_shift => shift_green[3].CLK
clk_shift => shift_green[4].CLK
clk_shift => shift_green[5].CLK
clk_shift => shift_green[6].CLK
clk_shift => shift_green[7].CLK
clk_shift => shift_green[8].CLK
clk_shift => shift_green[9].CLK
clk_shift => shift_red[0].CLK
clk_shift => shift_red[1].CLK
clk_shift => shift_red[2].CLK
clk_shift => shift_red[3].CLK
clk_shift => shift_red[4].CLK
clk_shift => shift_red[5].CLK
clk_shift => shift_red[6].CLK
clk_shift => shift_red[7].CLK
clk_shift => shift_red[8].CLK
clk_shift => shift_red[9].CLK
in_red[0] => tmds_encoder:u21.data[0]
in_red[1] => tmds_encoder:u21.data[1]
in_red[2] => tmds_encoder:u21.data[2]
in_red[3] => tmds_encoder:u21.data[3]
in_red[4] => tmds_encoder:u21.data[4]
in_red[5] => tmds_encoder:u21.data[5]
in_red[6] => tmds_encoder:u21.data[6]
in_red[7] => tmds_encoder:u21.data[7]
in_green[0] => tmds_encoder:u22.data[0]
in_green[1] => tmds_encoder:u22.data[1]
in_green[2] => tmds_encoder:u22.data[2]
in_green[3] => tmds_encoder:u22.data[3]
in_green[4] => tmds_encoder:u22.data[4]
in_green[5] => tmds_encoder:u22.data[5]
in_green[6] => tmds_encoder:u22.data[6]
in_green[7] => tmds_encoder:u22.data[7]
in_blue[0] => tmds_encoder:u23.data[0]
in_blue[1] => tmds_encoder:u23.data[1]
in_blue[2] => tmds_encoder:u23.data[2]
in_blue[3] => tmds_encoder:u23.data[3]
in_blue[4] => tmds_encoder:u23.data[4]
in_blue[5] => tmds_encoder:u23.data[5]
in_blue[6] => tmds_encoder:u23.data[6]
in_blue[7] => tmds_encoder:u23.data[7]
in_blank => tmds_encoder:u21.blank
in_blank => tmds_encoder:u22.blank
in_blank => tmds_encoder:u23.blank
in_hsync => tmds_encoder:u23.c[0]
in_vsync => tmds_encoder:u23.c[1]
outp_red[0] <= latched_red[0].DB_MAX_OUTPUT_PORT_TYPE
outp_red[1] <= latched_red[1].DB_MAX_OUTPUT_PORT_TYPE
outp_red[2] <= latched_red[2].DB_MAX_OUTPUT_PORT_TYPE
outp_red[3] <= latched_red[3].DB_MAX_OUTPUT_PORT_TYPE
outp_red[4] <= latched_red[4].DB_MAX_OUTPUT_PORT_TYPE
outp_red[5] <= latched_red[5].DB_MAX_OUTPUT_PORT_TYPE
outp_red[6] <= latched_red[6].DB_MAX_OUTPUT_PORT_TYPE
outp_red[7] <= latched_red[7].DB_MAX_OUTPUT_PORT_TYPE
outp_red[8] <= latched_red[8].DB_MAX_OUTPUT_PORT_TYPE
outp_red[9] <= latched_red[9].DB_MAX_OUTPUT_PORT_TYPE
outp_green[0] <= latched_green[0].DB_MAX_OUTPUT_PORT_TYPE
outp_green[1] <= latched_green[1].DB_MAX_OUTPUT_PORT_TYPE
outp_green[2] <= latched_green[2].DB_MAX_OUTPUT_PORT_TYPE
outp_green[3] <= latched_green[3].DB_MAX_OUTPUT_PORT_TYPE
outp_green[4] <= latched_green[4].DB_MAX_OUTPUT_PORT_TYPE
outp_green[5] <= latched_green[5].DB_MAX_OUTPUT_PORT_TYPE
outp_green[6] <= latched_green[6].DB_MAX_OUTPUT_PORT_TYPE
outp_green[7] <= latched_green[7].DB_MAX_OUTPUT_PORT_TYPE
outp_green[8] <= latched_green[8].DB_MAX_OUTPUT_PORT_TYPE
outp_green[9] <= latched_green[9].DB_MAX_OUTPUT_PORT_TYPE
outp_blue[0] <= latched_blue[0].DB_MAX_OUTPUT_PORT_TYPE
outp_blue[1] <= latched_blue[1].DB_MAX_OUTPUT_PORT_TYPE
outp_blue[2] <= latched_blue[2].DB_MAX_OUTPUT_PORT_TYPE
outp_blue[3] <= latched_blue[3].DB_MAX_OUTPUT_PORT_TYPE
outp_blue[4] <= latched_blue[4].DB_MAX_OUTPUT_PORT_TYPE
outp_blue[5] <= latched_blue[5].DB_MAX_OUTPUT_PORT_TYPE
outp_blue[6] <= latched_blue[6].DB_MAX_OUTPUT_PORT_TYPE
outp_blue[7] <= latched_blue[7].DB_MAX_OUTPUT_PORT_TYPE
outp_blue[8] <= latched_blue[8].DB_MAX_OUTPUT_PORT_TYPE
outp_blue[9] <= latched_blue[9].DB_MAX_OUTPUT_PORT_TYPE
out_red[0] <= shift_red[0].DB_MAX_OUTPUT_PORT_TYPE
out_red[1] <= shift_red[1].DB_MAX_OUTPUT_PORT_TYPE
out_green[0] <= shift_green[0].DB_MAX_OUTPUT_PORT_TYPE
out_green[1] <= shift_green[1].DB_MAX_OUTPUT_PORT_TYPE
out_blue[0] <= shift_blue[0].DB_MAX_OUTPUT_PORT_TYPE
out_blue[1] <= shift_blue[1].DB_MAX_OUTPUT_PORT_TYPE
out_clock[0] <= shift_clock[0].DB_MAX_OUTPUT_PORT_TYPE
out_clock[1] <= shift_clock[1].DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vga2dvid:\G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid|TMDS_encoder:u21
clk => dc_bias[0].CLK
clk => dc_bias[1].CLK
clk => dc_bias[2].CLK
clk => dc_bias[3].CLK
clk => encoded[0]~reg0.CLK
clk => encoded[1]~reg0.CLK
clk => encoded[2]~reg0.CLK
clk => encoded[3]~reg0.CLK
clk => encoded[4]~reg0.CLK
clk => encoded[5]~reg0.CLK
clk => encoded[6]~reg0.CLK
clk => encoded[7]~reg0.CLK
clk => encoded[8]~reg0.CLK
clk => encoded[9]~reg0.CLK
data[0] => xored[1].IN0
data[0] => Add0.IN2
data[0] => xnored[1].IN0
data[0] => process_0.IN1
data[0] => Add7.IN2
data[0] => encoded.DATAB
data[0] => encoded.DATAA
data[0] => encoded.DATAA
data[0] => encoded.DATAB
data[1] => xored[1].IN1
data[1] => xnored[1].IN1
data[1] => Add0.IN1
data[2] => xored[2].IN1
data[2] => xnored[2].IN1
data[2] => Add1.IN4
data[3] => xored[3].IN1
data[3] => xnored[3].IN1
data[3] => Add2.IN6
data[4] => xored[4].IN1
data[4] => xnored[4].IN1
data[4] => Add3.IN8
data[5] => xored[5].IN1
data[5] => xnored[5].IN1
data[5] => Add4.IN8
data[6] => xored[6].IN1
data[6] => xnored[6].IN1
data[6] => Add5.IN8
data[7] => xored[7].IN1
data[7] => xnored[7].IN1
data[7] => Add6.IN8
c[0] => Mux0.IN5
c[0] => encoded.DATAB
c[0] => encoded.DATAB
c[0] => encoded.DATAB
c[0] => encoded.DATAB
c[0] => encoded.DATAB
c[0] => encoded.DATAB
c[0] => encoded.DATAB
c[0] => encoded.DATAB
c[0] => encoded.DATAB
c[1] => Mux0.IN4
blank => encoded.OUTPUTSELECT
blank => encoded.OUTPUTSELECT
blank => encoded.OUTPUTSELECT
blank => encoded.OUTPUTSELECT
blank => encoded.OUTPUTSELECT
blank => encoded.OUTPUTSELECT
blank => encoded.OUTPUTSELECT
blank => encoded.OUTPUTSELECT
blank => encoded.OUTPUTSELECT
blank => encoded.OUTPUTSELECT
blank => dc_bias.OUTPUTSELECT
blank => dc_bias.OUTPUTSELECT
blank => dc_bias.OUTPUTSELECT
blank => dc_bias.OUTPUTSELECT
encoded[0] <= encoded[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoded[1] <= encoded[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoded[2] <= encoded[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoded[3] <= encoded[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoded[4] <= encoded[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoded[5] <= encoded[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoded[6] <= encoded[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoded[7] <= encoded[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoded[8] <= encoded[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoded[9] <= encoded[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vga2dvid:\G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid|TMDS_encoder:u22
clk => dc_bias[0].CLK
clk => dc_bias[1].CLK
clk => dc_bias[2].CLK
clk => dc_bias[3].CLK
clk => encoded[0]~reg0.CLK
clk => encoded[1]~reg0.CLK
clk => encoded[2]~reg0.CLK
clk => encoded[3]~reg0.CLK
clk => encoded[4]~reg0.CLK
clk => encoded[5]~reg0.CLK
clk => encoded[6]~reg0.CLK
clk => encoded[7]~reg0.CLK
clk => encoded[8]~reg0.CLK
clk => encoded[9]~reg0.CLK
data[0] => xored[1].IN0
data[0] => Add0.IN2
data[0] => xnored[1].IN0
data[0] => process_0.IN1
data[0] => Add7.IN2
data[0] => encoded.DATAB
data[0] => encoded.DATAA
data[0] => encoded.DATAA
data[0] => encoded.DATAB
data[1] => xored[1].IN1
data[1] => xnored[1].IN1
data[1] => Add0.IN1
data[2] => xored[2].IN1
data[2] => xnored[2].IN1
data[2] => Add1.IN4
data[3] => xored[3].IN1
data[3] => xnored[3].IN1
data[3] => Add2.IN6
data[4] => xored[4].IN1
data[4] => xnored[4].IN1
data[4] => Add3.IN8
data[5] => xored[5].IN1
data[5] => xnored[5].IN1
data[5] => Add4.IN8
data[6] => xored[6].IN1
data[6] => xnored[6].IN1
data[6] => Add5.IN8
data[7] => xored[7].IN1
data[7] => xnored[7].IN1
data[7] => Add6.IN8
c[0] => Mux0.IN5
c[0] => encoded.DATAB
c[0] => encoded.DATAB
c[0] => encoded.DATAB
c[0] => encoded.DATAB
c[0] => encoded.DATAB
c[0] => encoded.DATAB
c[0] => encoded.DATAB
c[0] => encoded.DATAB
c[0] => encoded.DATAB
c[1] => Mux0.IN4
blank => encoded.OUTPUTSELECT
blank => encoded.OUTPUTSELECT
blank => encoded.OUTPUTSELECT
blank => encoded.OUTPUTSELECT
blank => encoded.OUTPUTSELECT
blank => encoded.OUTPUTSELECT
blank => encoded.OUTPUTSELECT
blank => encoded.OUTPUTSELECT
blank => encoded.OUTPUTSELECT
blank => encoded.OUTPUTSELECT
blank => dc_bias.OUTPUTSELECT
blank => dc_bias.OUTPUTSELECT
blank => dc_bias.OUTPUTSELECT
blank => dc_bias.OUTPUTSELECT
encoded[0] <= encoded[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoded[1] <= encoded[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoded[2] <= encoded[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoded[3] <= encoded[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoded[4] <= encoded[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoded[5] <= encoded[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoded[6] <= encoded[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoded[7] <= encoded[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoded[8] <= encoded[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoded[9] <= encoded[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|vga2dvid:\G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid|TMDS_encoder:u23
clk => dc_bias[0].CLK
clk => dc_bias[1].CLK
clk => dc_bias[2].CLK
clk => dc_bias[3].CLK
clk => encoded[0]~reg0.CLK
clk => encoded[1]~reg0.CLK
clk => encoded[2]~reg0.CLK
clk => encoded[3]~reg0.CLK
clk => encoded[4]~reg0.CLK
clk => encoded[5]~reg0.CLK
clk => encoded[6]~reg0.CLK
clk => encoded[7]~reg0.CLK
clk => encoded[8]~reg0.CLK
clk => encoded[9]~reg0.CLK
data[0] => xored[1].IN0
data[0] => Add0.IN2
data[0] => xnored[1].IN0
data[0] => process_0.IN1
data[0] => Add7.IN2
data[0] => encoded.DATAB
data[0] => encoded.DATAA
data[0] => encoded.DATAA
data[0] => encoded.DATAB
data[1] => xored[1].IN1
data[1] => xnored[1].IN1
data[1] => Add0.IN1
data[2] => xored[2].IN1
data[2] => xnored[2].IN1
data[2] => Add1.IN4
data[3] => xored[3].IN1
data[3] => xnored[3].IN1
data[3] => Add2.IN6
data[4] => xored[4].IN1
data[4] => xnored[4].IN1
data[4] => Add3.IN8
data[5] => xored[5].IN1
data[5] => xnored[5].IN1
data[5] => Add4.IN8
data[6] => xored[6].IN1
data[6] => xnored[6].IN1
data[6] => Add5.IN8
data[7] => xored[7].IN1
data[7] => xnored[7].IN1
data[7] => Add6.IN8
c[0] => Mux0.IN5
c[0] => encoded.DATAB
c[0] => encoded.DATAB
c[0] => encoded.DATAB
c[0] => encoded.DATAB
c[0] => encoded.DATAB
c[0] => encoded.DATAB
c[0] => encoded.DATAB
c[0] => encoded.DATAB
c[0] => encoded.DATAB
c[1] => Mux0.IN4
blank => encoded.OUTPUTSELECT
blank => encoded.OUTPUTSELECT
blank => encoded.OUTPUTSELECT
blank => encoded.OUTPUTSELECT
blank => encoded.OUTPUTSELECT
blank => encoded.OUTPUTSELECT
blank => encoded.OUTPUTSELECT
blank => encoded.OUTPUTSELECT
blank => encoded.OUTPUTSELECT
blank => encoded.OUTPUTSELECT
blank => dc_bias.OUTPUTSELECT
blank => dc_bias.OUTPUTSELECT
blank => dc_bias.OUTPUTSELECT
blank => dc_bias.OUTPUTSELECT
encoded[0] <= encoded[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoded[1] <= encoded[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoded[2] <= encoded[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoded[3] <= encoded[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoded[4] <= encoded[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoded[5] <= encoded[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoded[6] <= encoded[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoded[7] <= encoded[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoded[8] <= encoded[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
encoded[9] <= encoded[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|glue_xram:glue_xram|bram:\G_bram:bram
clk => bram_3~0.CLK
clk => bram_3~1.CLK
clk => bram_3~2.CLK
clk => bram_3~3.CLK
clk => bram_3~4.CLK
clk => bram_3~5.CLK
clk => bram_3~6.CLK
clk => bram_3~7.CLK
clk => bram_3~8.CLK
clk => bram_3~9.CLK
clk => bram_3~10.CLK
clk => bram_3~11.CLK
clk => bram_3~12.CLK
clk => bram_3~13.CLK
clk => bram_3~14.CLK
clk => bram_3~15.CLK
clk => bram_3~16.CLK
clk => ibram_3[0].CLK
clk => ibram_3[1].CLK
clk => ibram_3[2].CLK
clk => ibram_3[3].CLK
clk => ibram_3[4].CLK
clk => ibram_3[5].CLK
clk => ibram_3[6].CLK
clk => ibram_3[7].CLK
clk => dbram_3[0].CLK
clk => dbram_3[1].CLK
clk => dbram_3[2].CLK
clk => dbram_3[3].CLK
clk => dbram_3[4].CLK
clk => dbram_3[5].CLK
clk => dbram_3[6].CLK
clk => dbram_3[7].CLK
clk => bram_2~0.CLK
clk => bram_2~1.CLK
clk => bram_2~2.CLK
clk => bram_2~3.CLK
clk => bram_2~4.CLK
clk => bram_2~5.CLK
clk => bram_2~6.CLK
clk => bram_2~7.CLK
clk => bram_2~8.CLK
clk => bram_2~9.CLK
clk => bram_2~10.CLK
clk => bram_2~11.CLK
clk => bram_2~12.CLK
clk => bram_2~13.CLK
clk => bram_2~14.CLK
clk => bram_2~15.CLK
clk => bram_2~16.CLK
clk => ibram_2[0].CLK
clk => ibram_2[1].CLK
clk => ibram_2[2].CLK
clk => ibram_2[3].CLK
clk => ibram_2[4].CLK
clk => ibram_2[5].CLK
clk => ibram_2[6].CLK
clk => ibram_2[7].CLK
clk => dbram_2[0].CLK
clk => dbram_2[1].CLK
clk => dbram_2[2].CLK
clk => dbram_2[3].CLK
clk => dbram_2[4].CLK
clk => dbram_2[5].CLK
clk => dbram_2[6].CLK
clk => dbram_2[7].CLK
clk => bram_1~0.CLK
clk => bram_1~1.CLK
clk => bram_1~2.CLK
clk => bram_1~3.CLK
clk => bram_1~4.CLK
clk => bram_1~5.CLK
clk => bram_1~6.CLK
clk => bram_1~7.CLK
clk => bram_1~8.CLK
clk => bram_1~9.CLK
clk => bram_1~10.CLK
clk => bram_1~11.CLK
clk => bram_1~12.CLK
clk => bram_1~13.CLK
clk => bram_1~14.CLK
clk => bram_1~15.CLK
clk => bram_1~16.CLK
clk => ibram_1[0].CLK
clk => ibram_1[1].CLK
clk => ibram_1[2].CLK
clk => ibram_1[3].CLK
clk => ibram_1[4].CLK
clk => ibram_1[5].CLK
clk => ibram_1[6].CLK
clk => ibram_1[7].CLK
clk => dbram_1[0].CLK
clk => dbram_1[1].CLK
clk => dbram_1[2].CLK
clk => dbram_1[3].CLK
clk => dbram_1[4].CLK
clk => dbram_1[5].CLK
clk => dbram_1[6].CLK
clk => dbram_1[7].CLK
clk => bram_0~16.CLK
clk => bram_0~0.CLK
clk => bram_0~1.CLK
clk => bram_0~2.CLK
clk => bram_0~3.CLK
clk => bram_0~4.CLK
clk => bram_0~5.CLK
clk => bram_0~6.CLK
clk => bram_0~7.CLK
clk => bram_0~8.CLK
clk => bram_0~9.CLK
clk => bram_0~10.CLK
clk => bram_0~11.CLK
clk => bram_0~12.CLK
clk => bram_0~13.CLK
clk => bram_0~14.CLK
clk => bram_0~15.CLK
clk => ibram_0[0].CLK
clk => ibram_0[1].CLK
clk => ibram_0[2].CLK
clk => ibram_0[3].CLK
clk => ibram_0[4].CLK
clk => ibram_0[5].CLK
clk => ibram_0[6].CLK
clk => ibram_0[7].CLK
clk => dbram_0[0].CLK
clk => dbram_0[1].CLK
clk => dbram_0[2].CLK
clk => dbram_0[3].CLK
clk => dbram_0[4].CLK
clk => dbram_0[5].CLK
clk => dbram_0[6].CLK
clk => dbram_0[7].CLK
clk => bram_0.CLK0
clk => bram_1.CLK0
clk => bram_2.CLK0
clk => bram_3.CLK0
imem_addr_strobe => ~NO_FANOUT~
imem_data_ready <= <VCC>
imem_addr[2] => bram_0.PORTBRADDR
imem_addr[2] => bram_1.PORTBRADDR
imem_addr[2] => bram_2.PORTBRADDR
imem_addr[2] => bram_3.PORTBRADDR
imem_addr[3] => bram_0.PORTBRADDR1
imem_addr[3] => bram_1.PORTBRADDR1
imem_addr[3] => bram_2.PORTBRADDR1
imem_addr[3] => bram_3.PORTBRADDR1
imem_addr[4] => bram_0.PORTBRADDR2
imem_addr[4] => bram_1.PORTBRADDR2
imem_addr[4] => bram_2.PORTBRADDR2
imem_addr[4] => bram_3.PORTBRADDR2
imem_addr[5] => bram_0.PORTBRADDR3
imem_addr[5] => bram_1.PORTBRADDR3
imem_addr[5] => bram_2.PORTBRADDR3
imem_addr[5] => bram_3.PORTBRADDR3
imem_addr[6] => bram_0.PORTBRADDR4
imem_addr[6] => bram_1.PORTBRADDR4
imem_addr[6] => bram_2.PORTBRADDR4
imem_addr[6] => bram_3.PORTBRADDR4
imem_addr[7] => bram_0.PORTBRADDR5
imem_addr[7] => bram_1.PORTBRADDR5
imem_addr[7] => bram_2.PORTBRADDR5
imem_addr[7] => bram_3.PORTBRADDR5
imem_addr[8] => bram_0.PORTBRADDR6
imem_addr[8] => bram_1.PORTBRADDR6
imem_addr[8] => bram_2.PORTBRADDR6
imem_addr[8] => bram_3.PORTBRADDR6
imem_addr[9] => bram_0.PORTBRADDR7
imem_addr[9] => bram_1.PORTBRADDR7
imem_addr[9] => bram_2.PORTBRADDR7
imem_addr[9] => bram_3.PORTBRADDR7
imem_addr[10] => ~NO_FANOUT~
imem_addr[11] => ~NO_FANOUT~
imem_addr[12] => ~NO_FANOUT~
imem_addr[13] => ~NO_FANOUT~
imem_addr[14] => ~NO_FANOUT~
imem_addr[15] => ~NO_FANOUT~
imem_addr[16] => ~NO_FANOUT~
imem_addr[17] => ~NO_FANOUT~
imem_addr[18] => ~NO_FANOUT~
imem_addr[19] => ~NO_FANOUT~
imem_addr[20] => ~NO_FANOUT~
imem_addr[21] => ~NO_FANOUT~
imem_addr[22] => ~NO_FANOUT~
imem_addr[23] => ~NO_FANOUT~
imem_addr[24] => ~NO_FANOUT~
imem_addr[25] => ~NO_FANOUT~
imem_addr[26] => ~NO_FANOUT~
imem_addr[27] => ~NO_FANOUT~
imem_addr[28] => ~NO_FANOUT~
imem_addr[29] => ~NO_FANOUT~
imem_addr[30] => ~NO_FANOUT~
imem_addr[31] => ~NO_FANOUT~
imem_data_out[0] <= ibram_0[0].DB_MAX_OUTPUT_PORT_TYPE
imem_data_out[1] <= ibram_0[1].DB_MAX_OUTPUT_PORT_TYPE
imem_data_out[2] <= ibram_0[2].DB_MAX_OUTPUT_PORT_TYPE
imem_data_out[3] <= ibram_0[3].DB_MAX_OUTPUT_PORT_TYPE
imem_data_out[4] <= ibram_0[4].DB_MAX_OUTPUT_PORT_TYPE
imem_data_out[5] <= ibram_0[5].DB_MAX_OUTPUT_PORT_TYPE
imem_data_out[6] <= ibram_0[6].DB_MAX_OUTPUT_PORT_TYPE
imem_data_out[7] <= ibram_0[7].DB_MAX_OUTPUT_PORT_TYPE
imem_data_out[8] <= ibram_1[0].DB_MAX_OUTPUT_PORT_TYPE
imem_data_out[9] <= ibram_1[1].DB_MAX_OUTPUT_PORT_TYPE
imem_data_out[10] <= ibram_1[2].DB_MAX_OUTPUT_PORT_TYPE
imem_data_out[11] <= ibram_1[3].DB_MAX_OUTPUT_PORT_TYPE
imem_data_out[12] <= ibram_1[4].DB_MAX_OUTPUT_PORT_TYPE
imem_data_out[13] <= ibram_1[5].DB_MAX_OUTPUT_PORT_TYPE
imem_data_out[14] <= ibram_1[6].DB_MAX_OUTPUT_PORT_TYPE
imem_data_out[15] <= ibram_1[7].DB_MAX_OUTPUT_PORT_TYPE
imem_data_out[16] <= ibram_2[0].DB_MAX_OUTPUT_PORT_TYPE
imem_data_out[17] <= ibram_2[1].DB_MAX_OUTPUT_PORT_TYPE
imem_data_out[18] <= ibram_2[2].DB_MAX_OUTPUT_PORT_TYPE
imem_data_out[19] <= ibram_2[3].DB_MAX_OUTPUT_PORT_TYPE
imem_data_out[20] <= ibram_2[4].DB_MAX_OUTPUT_PORT_TYPE
imem_data_out[21] <= ibram_2[5].DB_MAX_OUTPUT_PORT_TYPE
imem_data_out[22] <= ibram_2[6].DB_MAX_OUTPUT_PORT_TYPE
imem_data_out[23] <= ibram_2[7].DB_MAX_OUTPUT_PORT_TYPE
imem_data_out[24] <= ibram_3[0].DB_MAX_OUTPUT_PORT_TYPE
imem_data_out[25] <= ibram_3[1].DB_MAX_OUTPUT_PORT_TYPE
imem_data_out[26] <= ibram_3[2].DB_MAX_OUTPUT_PORT_TYPE
imem_data_out[27] <= ibram_3[3].DB_MAX_OUTPUT_PORT_TYPE
imem_data_out[28] <= ibram_3[4].DB_MAX_OUTPUT_PORT_TYPE
imem_data_out[29] <= ibram_3[5].DB_MAX_OUTPUT_PORT_TYPE
imem_data_out[30] <= ibram_3[6].DB_MAX_OUTPUT_PORT_TYPE
imem_data_out[31] <= ibram_3[7].DB_MAX_OUTPUT_PORT_TYPE
dmem_addr_strobe => write_strobe.IN0
dmem_data_ready <= <VCC>
dmem_write => write_strobe.IN1
dmem_byte_sel[0] => process_0.IN1
dmem_byte_sel[1] => process_1.IN1
dmem_byte_sel[2] => process_2.IN1
dmem_byte_sel[3] => process_3.IN1
dmem_addr[2] => bram_0~7.DATAIN
dmem_addr[2] => bram_1~8.DATAIN
dmem_addr[2] => bram_2~8.DATAIN
dmem_addr[2] => bram_3~8.DATAIN
dmem_addr[2] => bram_0.WADDR
dmem_addr[2] => bram_0.RADDR
dmem_addr[2] => bram_1.WADDR
dmem_addr[2] => bram_1.RADDR
dmem_addr[2] => bram_2.WADDR
dmem_addr[2] => bram_2.RADDR
dmem_addr[2] => bram_3.WADDR
dmem_addr[2] => bram_3.RADDR
dmem_addr[3] => bram_0~6.DATAIN
dmem_addr[3] => bram_1~7.DATAIN
dmem_addr[3] => bram_2~7.DATAIN
dmem_addr[3] => bram_3~7.DATAIN
dmem_addr[3] => bram_0.WADDR1
dmem_addr[3] => bram_0.RADDR1
dmem_addr[3] => bram_1.WADDR1
dmem_addr[3] => bram_1.RADDR1
dmem_addr[3] => bram_2.WADDR1
dmem_addr[3] => bram_2.RADDR1
dmem_addr[3] => bram_3.WADDR1
dmem_addr[3] => bram_3.RADDR1
dmem_addr[4] => bram_0~5.DATAIN
dmem_addr[4] => bram_1~6.DATAIN
dmem_addr[4] => bram_2~6.DATAIN
dmem_addr[4] => bram_3~6.DATAIN
dmem_addr[4] => bram_0.WADDR2
dmem_addr[4] => bram_0.RADDR2
dmem_addr[4] => bram_1.WADDR2
dmem_addr[4] => bram_1.RADDR2
dmem_addr[4] => bram_2.WADDR2
dmem_addr[4] => bram_2.RADDR2
dmem_addr[4] => bram_3.WADDR2
dmem_addr[4] => bram_3.RADDR2
dmem_addr[5] => bram_0~4.DATAIN
dmem_addr[5] => bram_1~5.DATAIN
dmem_addr[5] => bram_2~5.DATAIN
dmem_addr[5] => bram_3~5.DATAIN
dmem_addr[5] => bram_0.WADDR3
dmem_addr[5] => bram_0.RADDR3
dmem_addr[5] => bram_1.WADDR3
dmem_addr[5] => bram_1.RADDR3
dmem_addr[5] => bram_2.WADDR3
dmem_addr[5] => bram_2.RADDR3
dmem_addr[5] => bram_3.WADDR3
dmem_addr[5] => bram_3.RADDR3
dmem_addr[6] => bram_0~3.DATAIN
dmem_addr[6] => bram_1~4.DATAIN
dmem_addr[6] => bram_2~4.DATAIN
dmem_addr[6] => bram_3~4.DATAIN
dmem_addr[6] => bram_0.WADDR4
dmem_addr[6] => bram_0.RADDR4
dmem_addr[6] => bram_1.WADDR4
dmem_addr[6] => bram_1.RADDR4
dmem_addr[6] => bram_2.WADDR4
dmem_addr[6] => bram_2.RADDR4
dmem_addr[6] => bram_3.WADDR4
dmem_addr[6] => bram_3.RADDR4
dmem_addr[7] => bram_0~2.DATAIN
dmem_addr[7] => bram_1~3.DATAIN
dmem_addr[7] => bram_2~3.DATAIN
dmem_addr[7] => bram_3~3.DATAIN
dmem_addr[7] => bram_0.WADDR5
dmem_addr[7] => bram_0.RADDR5
dmem_addr[7] => bram_1.WADDR5
dmem_addr[7] => bram_1.RADDR5
dmem_addr[7] => bram_2.WADDR5
dmem_addr[7] => bram_2.RADDR5
dmem_addr[7] => bram_3.WADDR5
dmem_addr[7] => bram_3.RADDR5
dmem_addr[8] => bram_0~1.DATAIN
dmem_addr[8] => bram_1~2.DATAIN
dmem_addr[8] => bram_2~2.DATAIN
dmem_addr[8] => bram_3~2.DATAIN
dmem_addr[8] => bram_0.WADDR6
dmem_addr[8] => bram_0.RADDR6
dmem_addr[8] => bram_1.WADDR6
dmem_addr[8] => bram_1.RADDR6
dmem_addr[8] => bram_2.WADDR6
dmem_addr[8] => bram_2.RADDR6
dmem_addr[8] => bram_3.WADDR6
dmem_addr[8] => bram_3.RADDR6
dmem_addr[9] => bram_0~0.DATAIN
dmem_addr[9] => bram_1~1.DATAIN
dmem_addr[9] => bram_2~1.DATAIN
dmem_addr[9] => bram_3~1.DATAIN
dmem_addr[9] => bram_0.WADDR7
dmem_addr[9] => bram_0.RADDR7
dmem_addr[9] => bram_1.WADDR7
dmem_addr[9] => bram_1.RADDR7
dmem_addr[9] => bram_2.WADDR7
dmem_addr[9] => bram_2.RADDR7
dmem_addr[9] => bram_3.WADDR7
dmem_addr[9] => bram_3.RADDR7
dmem_addr[10] => ~NO_FANOUT~
dmem_addr[11] => ~NO_FANOUT~
dmem_addr[12] => ~NO_FANOUT~
dmem_addr[13] => ~NO_FANOUT~
dmem_addr[14] => ~NO_FANOUT~
dmem_addr[15] => ~NO_FANOUT~
dmem_addr[16] => ~NO_FANOUT~
dmem_addr[17] => ~NO_FANOUT~
dmem_addr[18] => ~NO_FANOUT~
dmem_addr[19] => ~NO_FANOUT~
dmem_addr[20] => ~NO_FANOUT~
dmem_addr[21] => ~NO_FANOUT~
dmem_addr[22] => ~NO_FANOUT~
dmem_addr[23] => ~NO_FANOUT~
dmem_addr[24] => ~NO_FANOUT~
dmem_addr[25] => ~NO_FANOUT~
dmem_addr[26] => ~NO_FANOUT~
dmem_addr[27] => ~NO_FANOUT~
dmem_addr[28] => ~NO_FANOUT~
dmem_addr[29] => ~NO_FANOUT~
dmem_addr[30] => ~NO_FANOUT~
dmem_addr[31] => ~NO_FANOUT~
dmem_data_in[0] => bram_0~15.DATAIN
dmem_data_in[0] => bram_0.DATAIN
dmem_data_in[1] => bram_0~14.DATAIN
dmem_data_in[1] => bram_0.DATAIN1
dmem_data_in[2] => bram_0~13.DATAIN
dmem_data_in[2] => bram_0.DATAIN2
dmem_data_in[3] => bram_0~12.DATAIN
dmem_data_in[3] => bram_0.DATAIN3
dmem_data_in[4] => bram_0~11.DATAIN
dmem_data_in[4] => bram_0.DATAIN4
dmem_data_in[5] => bram_0~10.DATAIN
dmem_data_in[5] => bram_0.DATAIN5
dmem_data_in[6] => bram_0~9.DATAIN
dmem_data_in[6] => bram_0.DATAIN6
dmem_data_in[7] => bram_0~8.DATAIN
dmem_data_in[7] => bram_0.DATAIN7
dmem_data_in[8] => bram_1~16.DATAIN
dmem_data_in[8] => bram_1.DATAIN
dmem_data_in[9] => bram_1~15.DATAIN
dmem_data_in[9] => bram_1.DATAIN1
dmem_data_in[10] => bram_1~14.DATAIN
dmem_data_in[10] => bram_1.DATAIN2
dmem_data_in[11] => bram_1~13.DATAIN
dmem_data_in[11] => bram_1.DATAIN3
dmem_data_in[12] => bram_1~12.DATAIN
dmem_data_in[12] => bram_1.DATAIN4
dmem_data_in[13] => bram_1~11.DATAIN
dmem_data_in[13] => bram_1.DATAIN5
dmem_data_in[14] => bram_1~10.DATAIN
dmem_data_in[14] => bram_1.DATAIN6
dmem_data_in[15] => bram_1~9.DATAIN
dmem_data_in[15] => bram_1.DATAIN7
dmem_data_in[16] => bram_2~16.DATAIN
dmem_data_in[16] => bram_2.DATAIN
dmem_data_in[17] => bram_2~15.DATAIN
dmem_data_in[17] => bram_2.DATAIN1
dmem_data_in[18] => bram_2~14.DATAIN
dmem_data_in[18] => bram_2.DATAIN2
dmem_data_in[19] => bram_2~13.DATAIN
dmem_data_in[19] => bram_2.DATAIN3
dmem_data_in[20] => bram_2~12.DATAIN
dmem_data_in[20] => bram_2.DATAIN4
dmem_data_in[21] => bram_2~11.DATAIN
dmem_data_in[21] => bram_2.DATAIN5
dmem_data_in[22] => bram_2~10.DATAIN
dmem_data_in[22] => bram_2.DATAIN6
dmem_data_in[23] => bram_2~9.DATAIN
dmem_data_in[23] => bram_2.DATAIN7
dmem_data_in[24] => bram_3~16.DATAIN
dmem_data_in[24] => bram_3.DATAIN
dmem_data_in[25] => bram_3~15.DATAIN
dmem_data_in[25] => bram_3.DATAIN1
dmem_data_in[26] => bram_3~14.DATAIN
dmem_data_in[26] => bram_3.DATAIN2
dmem_data_in[27] => bram_3~13.DATAIN
dmem_data_in[27] => bram_3.DATAIN3
dmem_data_in[28] => bram_3~12.DATAIN
dmem_data_in[28] => bram_3.DATAIN4
dmem_data_in[29] => bram_3~11.DATAIN
dmem_data_in[29] => bram_3.DATAIN5
dmem_data_in[30] => bram_3~10.DATAIN
dmem_data_in[30] => bram_3.DATAIN6
dmem_data_in[31] => bram_3~9.DATAIN
dmem_data_in[31] => bram_3.DATAIN7
dmem_data_out[0] <= dbram_0[0].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[1] <= dbram_0[1].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[2] <= dbram_0[2].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[3] <= dbram_0[3].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[4] <= dbram_0[4].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[5] <= dbram_0[5].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[6] <= dbram_0[6].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[7] <= dbram_0[7].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[8] <= dbram_1[0].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[9] <= dbram_1[1].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[10] <= dbram_1[2].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[11] <= dbram_1[3].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[12] <= dbram_1[4].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[13] <= dbram_1[5].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[14] <= dbram_1[6].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[15] <= dbram_1[7].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[16] <= dbram_2[0].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[17] <= dbram_2[1].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[18] <= dbram_2[2].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[19] <= dbram_2[3].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[20] <= dbram_2[4].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[21] <= dbram_2[5].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[22] <= dbram_2[6].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[23] <= dbram_2[7].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[24] <= dbram_3[0].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[25] <= dbram_3[1].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[26] <= dbram_3[2].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[27] <= dbram_3[3].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[28] <= dbram_3[4].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[29] <= dbram_3[5].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[30] <= dbram_3[6].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_out[31] <= dbram_3[7].DB_MAX_OUTPUT_PORT_TYPE


|de10lite_xram_sdram|acram_emu:acram_emulation
clk => bram_true2p_1clk:ram_emu_4bytes:0:ram_emu_8bit.clk
clk => R_acram_d_rd[0].CLK
clk => R_acram_d_rd[1].CLK
clk => R_acram_d_rd[2].CLK
clk => R_acram_d_rd[3].CLK
clk => R_acram_d_rd[4].CLK
clk => R_acram_d_rd[5].CLK
clk => R_acram_d_rd[6].CLK
clk => R_acram_d_rd[7].CLK
clk => R_acram_d_rd[8].CLK
clk => R_acram_d_rd[9].CLK
clk => R_acram_d_rd[10].CLK
clk => R_acram_d_rd[11].CLK
clk => R_acram_d_rd[12].CLK
clk => R_acram_d_rd[13].CLK
clk => R_acram_d_rd[14].CLK
clk => R_acram_d_rd[15].CLK
clk => R_acram_d_rd[16].CLK
clk => R_acram_d_rd[17].CLK
clk => R_acram_d_rd[18].CLK
clk => R_acram_d_rd[19].CLK
clk => R_acram_d_rd[20].CLK
clk => R_acram_d_rd[21].CLK
clk => R_acram_d_rd[22].CLK
clk => R_acram_d_rd[23].CLK
clk => R_acram_d_rd[24].CLK
clk => R_acram_d_rd[25].CLK
clk => R_acram_d_rd[26].CLK
clk => R_acram_d_rd[27].CLK
clk => R_acram_d_rd[28].CLK
clk => R_acram_d_rd[29].CLK
clk => R_acram_d_rd[30].CLK
clk => R_acram_d_rd[31].CLK
clk => R_ready_shift[0].CLK
clk => R_ready_shift[1].CLK
clk => R_ready_shift[2].CLK
clk => bram_true2p_1clk:ram_emu_4bytes:1:ram_emu_8bit.clk
clk => bram_true2p_1clk:ram_emu_4bytes:2:ram_emu_8bit.clk
clk => bram_true2p_1clk:ram_emu_4bytes:3:ram_emu_8bit.clk
acram_a[0] => bram_true2p_1clk:ram_emu_4bytes:0:ram_emu_8bit.addr_a[0]
acram_a[0] => bram_true2p_1clk:ram_emu_4bytes:1:ram_emu_8bit.addr_a[0]
acram_a[0] => bram_true2p_1clk:ram_emu_4bytes:2:ram_emu_8bit.addr_a[0]
acram_a[0] => bram_true2p_1clk:ram_emu_4bytes:3:ram_emu_8bit.addr_a[0]
acram_a[1] => bram_true2p_1clk:ram_emu_4bytes:0:ram_emu_8bit.addr_a[1]
acram_a[1] => bram_true2p_1clk:ram_emu_4bytes:1:ram_emu_8bit.addr_a[1]
acram_a[1] => bram_true2p_1clk:ram_emu_4bytes:2:ram_emu_8bit.addr_a[1]
acram_a[1] => bram_true2p_1clk:ram_emu_4bytes:3:ram_emu_8bit.addr_a[1]
acram_a[2] => bram_true2p_1clk:ram_emu_4bytes:0:ram_emu_8bit.addr_a[2]
acram_a[2] => bram_true2p_1clk:ram_emu_4bytes:1:ram_emu_8bit.addr_a[2]
acram_a[2] => bram_true2p_1clk:ram_emu_4bytes:2:ram_emu_8bit.addr_a[2]
acram_a[2] => bram_true2p_1clk:ram_emu_4bytes:3:ram_emu_8bit.addr_a[2]
acram_a[3] => bram_true2p_1clk:ram_emu_4bytes:0:ram_emu_8bit.addr_a[3]
acram_a[3] => bram_true2p_1clk:ram_emu_4bytes:1:ram_emu_8bit.addr_a[3]
acram_a[3] => bram_true2p_1clk:ram_emu_4bytes:2:ram_emu_8bit.addr_a[3]
acram_a[3] => bram_true2p_1clk:ram_emu_4bytes:3:ram_emu_8bit.addr_a[3]
acram_a[4] => bram_true2p_1clk:ram_emu_4bytes:0:ram_emu_8bit.addr_a[4]
acram_a[4] => bram_true2p_1clk:ram_emu_4bytes:1:ram_emu_8bit.addr_a[4]
acram_a[4] => bram_true2p_1clk:ram_emu_4bytes:2:ram_emu_8bit.addr_a[4]
acram_a[4] => bram_true2p_1clk:ram_emu_4bytes:3:ram_emu_8bit.addr_a[4]
acram_a[5] => bram_true2p_1clk:ram_emu_4bytes:0:ram_emu_8bit.addr_a[5]
acram_a[5] => bram_true2p_1clk:ram_emu_4bytes:1:ram_emu_8bit.addr_a[5]
acram_a[5] => bram_true2p_1clk:ram_emu_4bytes:2:ram_emu_8bit.addr_a[5]
acram_a[5] => bram_true2p_1clk:ram_emu_4bytes:3:ram_emu_8bit.addr_a[5]
acram_a[6] => bram_true2p_1clk:ram_emu_4bytes:0:ram_emu_8bit.addr_a[6]
acram_a[6] => bram_true2p_1clk:ram_emu_4bytes:1:ram_emu_8bit.addr_a[6]
acram_a[6] => bram_true2p_1clk:ram_emu_4bytes:2:ram_emu_8bit.addr_a[6]
acram_a[6] => bram_true2p_1clk:ram_emu_4bytes:3:ram_emu_8bit.addr_a[6]
acram_a[7] => bram_true2p_1clk:ram_emu_4bytes:0:ram_emu_8bit.addr_a[7]
acram_a[7] => bram_true2p_1clk:ram_emu_4bytes:1:ram_emu_8bit.addr_a[7]
acram_a[7] => bram_true2p_1clk:ram_emu_4bytes:2:ram_emu_8bit.addr_a[7]
acram_a[7] => bram_true2p_1clk:ram_emu_4bytes:3:ram_emu_8bit.addr_a[7]
acram_a[8] => bram_true2p_1clk:ram_emu_4bytes:0:ram_emu_8bit.addr_a[8]
acram_a[8] => bram_true2p_1clk:ram_emu_4bytes:1:ram_emu_8bit.addr_a[8]
acram_a[8] => bram_true2p_1clk:ram_emu_4bytes:2:ram_emu_8bit.addr_a[8]
acram_a[8] => bram_true2p_1clk:ram_emu_4bytes:3:ram_emu_8bit.addr_a[8]
acram_a[9] => bram_true2p_1clk:ram_emu_4bytes:0:ram_emu_8bit.addr_a[9]
acram_a[9] => bram_true2p_1clk:ram_emu_4bytes:1:ram_emu_8bit.addr_a[9]
acram_a[9] => bram_true2p_1clk:ram_emu_4bytes:2:ram_emu_8bit.addr_a[9]
acram_a[9] => bram_true2p_1clk:ram_emu_4bytes:3:ram_emu_8bit.addr_a[9]
acram_a[10] => bram_true2p_1clk:ram_emu_4bytes:0:ram_emu_8bit.addr_a[10]
acram_a[10] => bram_true2p_1clk:ram_emu_4bytes:1:ram_emu_8bit.addr_a[10]
acram_a[10] => bram_true2p_1clk:ram_emu_4bytes:2:ram_emu_8bit.addr_a[10]
acram_a[10] => bram_true2p_1clk:ram_emu_4bytes:3:ram_emu_8bit.addr_a[10]
acram_a[11] => bram_true2p_1clk:ram_emu_4bytes:0:ram_emu_8bit.addr_a[11]
acram_a[11] => bram_true2p_1clk:ram_emu_4bytes:1:ram_emu_8bit.addr_a[11]
acram_a[11] => bram_true2p_1clk:ram_emu_4bytes:2:ram_emu_8bit.addr_a[11]
acram_a[11] => bram_true2p_1clk:ram_emu_4bytes:3:ram_emu_8bit.addr_a[11]
acram_d_wr[0] => bram_true2p_1clk:ram_emu_4bytes:0:ram_emu_8bit.data_in_a[0]
acram_d_wr[1] => bram_true2p_1clk:ram_emu_4bytes:0:ram_emu_8bit.data_in_a[1]
acram_d_wr[2] => bram_true2p_1clk:ram_emu_4bytes:0:ram_emu_8bit.data_in_a[2]
acram_d_wr[3] => bram_true2p_1clk:ram_emu_4bytes:0:ram_emu_8bit.data_in_a[3]
acram_d_wr[4] => bram_true2p_1clk:ram_emu_4bytes:0:ram_emu_8bit.data_in_a[4]
acram_d_wr[5] => bram_true2p_1clk:ram_emu_4bytes:0:ram_emu_8bit.data_in_a[5]
acram_d_wr[6] => bram_true2p_1clk:ram_emu_4bytes:0:ram_emu_8bit.data_in_a[6]
acram_d_wr[7] => bram_true2p_1clk:ram_emu_4bytes:0:ram_emu_8bit.data_in_a[7]
acram_d_wr[8] => bram_true2p_1clk:ram_emu_4bytes:1:ram_emu_8bit.data_in_a[0]
acram_d_wr[9] => bram_true2p_1clk:ram_emu_4bytes:1:ram_emu_8bit.data_in_a[1]
acram_d_wr[10] => bram_true2p_1clk:ram_emu_4bytes:1:ram_emu_8bit.data_in_a[2]
acram_d_wr[11] => bram_true2p_1clk:ram_emu_4bytes:1:ram_emu_8bit.data_in_a[3]
acram_d_wr[12] => bram_true2p_1clk:ram_emu_4bytes:1:ram_emu_8bit.data_in_a[4]
acram_d_wr[13] => bram_true2p_1clk:ram_emu_4bytes:1:ram_emu_8bit.data_in_a[5]
acram_d_wr[14] => bram_true2p_1clk:ram_emu_4bytes:1:ram_emu_8bit.data_in_a[6]
acram_d_wr[15] => bram_true2p_1clk:ram_emu_4bytes:1:ram_emu_8bit.data_in_a[7]
acram_d_wr[16] => bram_true2p_1clk:ram_emu_4bytes:2:ram_emu_8bit.data_in_a[0]
acram_d_wr[17] => bram_true2p_1clk:ram_emu_4bytes:2:ram_emu_8bit.data_in_a[1]
acram_d_wr[18] => bram_true2p_1clk:ram_emu_4bytes:2:ram_emu_8bit.data_in_a[2]
acram_d_wr[19] => bram_true2p_1clk:ram_emu_4bytes:2:ram_emu_8bit.data_in_a[3]
acram_d_wr[20] => bram_true2p_1clk:ram_emu_4bytes:2:ram_emu_8bit.data_in_a[4]
acram_d_wr[21] => bram_true2p_1clk:ram_emu_4bytes:2:ram_emu_8bit.data_in_a[5]
acram_d_wr[22] => bram_true2p_1clk:ram_emu_4bytes:2:ram_emu_8bit.data_in_a[6]
acram_d_wr[23] => bram_true2p_1clk:ram_emu_4bytes:2:ram_emu_8bit.data_in_a[7]
acram_d_wr[24] => bram_true2p_1clk:ram_emu_4bytes:3:ram_emu_8bit.data_in_a[0]
acram_d_wr[25] => bram_true2p_1clk:ram_emu_4bytes:3:ram_emu_8bit.data_in_a[1]
acram_d_wr[26] => bram_true2p_1clk:ram_emu_4bytes:3:ram_emu_8bit.data_in_a[2]
acram_d_wr[27] => bram_true2p_1clk:ram_emu_4bytes:3:ram_emu_8bit.data_in_a[3]
acram_d_wr[28] => bram_true2p_1clk:ram_emu_4bytes:3:ram_emu_8bit.data_in_a[4]
acram_d_wr[29] => bram_true2p_1clk:ram_emu_4bytes:3:ram_emu_8bit.data_in_a[5]
acram_d_wr[30] => bram_true2p_1clk:ram_emu_4bytes:3:ram_emu_8bit.data_in_a[6]
acram_d_wr[31] => bram_true2p_1clk:ram_emu_4bytes:3:ram_emu_8bit.data_in_a[7]
acram_d_rd[0] <= R_acram_d_rd[0].DB_MAX_OUTPUT_PORT_TYPE
acram_d_rd[1] <= R_acram_d_rd[1].DB_MAX_OUTPUT_PORT_TYPE
acram_d_rd[2] <= R_acram_d_rd[2].DB_MAX_OUTPUT_PORT_TYPE
acram_d_rd[3] <= R_acram_d_rd[3].DB_MAX_OUTPUT_PORT_TYPE
acram_d_rd[4] <= R_acram_d_rd[4].DB_MAX_OUTPUT_PORT_TYPE
acram_d_rd[5] <= R_acram_d_rd[5].DB_MAX_OUTPUT_PORT_TYPE
acram_d_rd[6] <= R_acram_d_rd[6].DB_MAX_OUTPUT_PORT_TYPE
acram_d_rd[7] <= R_acram_d_rd[7].DB_MAX_OUTPUT_PORT_TYPE
acram_d_rd[8] <= R_acram_d_rd[8].DB_MAX_OUTPUT_PORT_TYPE
acram_d_rd[9] <= R_acram_d_rd[9].DB_MAX_OUTPUT_PORT_TYPE
acram_d_rd[10] <= R_acram_d_rd[10].DB_MAX_OUTPUT_PORT_TYPE
acram_d_rd[11] <= R_acram_d_rd[11].DB_MAX_OUTPUT_PORT_TYPE
acram_d_rd[12] <= R_acram_d_rd[12].DB_MAX_OUTPUT_PORT_TYPE
acram_d_rd[13] <= R_acram_d_rd[13].DB_MAX_OUTPUT_PORT_TYPE
acram_d_rd[14] <= R_acram_d_rd[14].DB_MAX_OUTPUT_PORT_TYPE
acram_d_rd[15] <= R_acram_d_rd[15].DB_MAX_OUTPUT_PORT_TYPE
acram_d_rd[16] <= R_acram_d_rd[16].DB_MAX_OUTPUT_PORT_TYPE
acram_d_rd[17] <= R_acram_d_rd[17].DB_MAX_OUTPUT_PORT_TYPE
acram_d_rd[18] <= R_acram_d_rd[18].DB_MAX_OUTPUT_PORT_TYPE
acram_d_rd[19] <= R_acram_d_rd[19].DB_MAX_OUTPUT_PORT_TYPE
acram_d_rd[20] <= R_acram_d_rd[20].DB_MAX_OUTPUT_PORT_TYPE
acram_d_rd[21] <= R_acram_d_rd[21].DB_MAX_OUTPUT_PORT_TYPE
acram_d_rd[22] <= R_acram_d_rd[22].DB_MAX_OUTPUT_PORT_TYPE
acram_d_rd[23] <= R_acram_d_rd[23].DB_MAX_OUTPUT_PORT_TYPE
acram_d_rd[24] <= R_acram_d_rd[24].DB_MAX_OUTPUT_PORT_TYPE
acram_d_rd[25] <= R_acram_d_rd[25].DB_MAX_OUTPUT_PORT_TYPE
acram_d_rd[26] <= R_acram_d_rd[26].DB_MAX_OUTPUT_PORT_TYPE
acram_d_rd[27] <= R_acram_d_rd[27].DB_MAX_OUTPUT_PORT_TYPE
acram_d_rd[28] <= R_acram_d_rd[28].DB_MAX_OUTPUT_PORT_TYPE
acram_d_rd[29] <= R_acram_d_rd[29].DB_MAX_OUTPUT_PORT_TYPE
acram_d_rd[30] <= R_acram_d_rd[30].DB_MAX_OUTPUT_PORT_TYPE
acram_d_rd[31] <= R_acram_d_rd[31].DB_MAX_OUTPUT_PORT_TYPE
acram_byte_we[0] => bram_we[0].IN0
acram_byte_we[1] => bram_we[1].IN0
acram_byte_we[2] => bram_we[2].IN0
acram_byte_we[3] => bram_we[3].IN0
acram_ready <= acram_ready.DB_MAX_OUTPUT_PORT_TYPE
acram_en => bram_we[0].IN1
acram_en => bram_we[1].IN1
acram_en => bram_we[2].IN1
acram_en => bram_we[3].IN1
acram_en => R_ready_shift[2].DATAIN


|de10lite_xram_sdram|acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:0:ram_emu_8bit
clk => ram~20.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => data_out_a[0]~reg0.CLK
clk => data_out_a[1]~reg0.CLK
clk => data_out_a[2]~reg0.CLK
clk => data_out_a[3]~reg0.CLK
clk => data_out_a[4]~reg0.CLK
clk => data_out_a[5]~reg0.CLK
clk => data_out_a[6]~reg0.CLK
clk => data_out_a[7]~reg0.CLK
clk => ram.CLK0
addr_a[0] => ram~11.DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram~10.DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram~9.DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram~8.DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram~7.DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram~6.DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram~5.DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram~4.DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_a[8] => ram~3.DATAIN
addr_a[8] => ram.WADDR8
addr_a[8] => ram.RADDR8
addr_a[9] => ram~2.DATAIN
addr_a[9] => ram.WADDR9
addr_a[9] => ram.RADDR9
addr_a[10] => ram~1.DATAIN
addr_a[10] => ram.WADDR10
addr_a[10] => ram.RADDR10
addr_a[11] => ram~0.DATAIN
addr_a[11] => ram.WADDR11
addr_a[11] => ram.RADDR11
addr_b[0] => ~NO_FANOUT~
addr_b[1] => ~NO_FANOUT~
addr_b[2] => ~NO_FANOUT~
addr_b[3] => ~NO_FANOUT~
addr_b[4] => ~NO_FANOUT~
addr_b[5] => ~NO_FANOUT~
addr_b[6] => ~NO_FANOUT~
addr_b[7] => ~NO_FANOUT~
addr_b[8] => ~NO_FANOUT~
addr_b[9] => ~NO_FANOUT~
addr_b[10] => ~NO_FANOUT~
addr_b[11] => ~NO_FANOUT~
we_a => ram~20.DATAIN
we_a => ram.WE
we_b => ~NO_FANOUT~
data_in_a[0] => ram~19.DATAIN
data_in_a[0] => ram.DATAIN
data_in_a[1] => ram~18.DATAIN
data_in_a[1] => ram.DATAIN1
data_in_a[2] => ram~17.DATAIN
data_in_a[2] => ram.DATAIN2
data_in_a[3] => ram~16.DATAIN
data_in_a[3] => ram.DATAIN3
data_in_a[4] => ram~15.DATAIN
data_in_a[4] => ram.DATAIN4
data_in_a[5] => ram~14.DATAIN
data_in_a[5] => ram.DATAIN5
data_in_a[6] => ram~13.DATAIN
data_in_a[6] => ram.DATAIN6
data_in_a[7] => ram~12.DATAIN
data_in_a[7] => ram.DATAIN7
data_in_b[0] => ~NO_FANOUT~
data_in_b[1] => ~NO_FANOUT~
data_in_b[2] => ~NO_FANOUT~
data_in_b[3] => ~NO_FANOUT~
data_in_b[4] => ~NO_FANOUT~
data_in_b[5] => ~NO_FANOUT~
data_in_b[6] => ~NO_FANOUT~
data_in_b[7] => ~NO_FANOUT~
data_out_a[0] <= data_out_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[1] <= data_out_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[2] <= data_out_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[3] <= data_out_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[4] <= data_out_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[5] <= data_out_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[6] <= data_out_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[7] <= data_out_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[0] <= <GND>
data_out_b[1] <= <GND>
data_out_b[2] <= <GND>
data_out_b[3] <= <GND>
data_out_b[4] <= <GND>
data_out_b[5] <= <GND>
data_out_b[6] <= <GND>
data_out_b[7] <= <GND>


|de10lite_xram_sdram|acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:1:ram_emu_8bit
clk => ram~20.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => data_out_a[0]~reg0.CLK
clk => data_out_a[1]~reg0.CLK
clk => data_out_a[2]~reg0.CLK
clk => data_out_a[3]~reg0.CLK
clk => data_out_a[4]~reg0.CLK
clk => data_out_a[5]~reg0.CLK
clk => data_out_a[6]~reg0.CLK
clk => data_out_a[7]~reg0.CLK
clk => ram.CLK0
addr_a[0] => ram~11.DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram~10.DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram~9.DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram~8.DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram~7.DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram~6.DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram~5.DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram~4.DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_a[8] => ram~3.DATAIN
addr_a[8] => ram.WADDR8
addr_a[8] => ram.RADDR8
addr_a[9] => ram~2.DATAIN
addr_a[9] => ram.WADDR9
addr_a[9] => ram.RADDR9
addr_a[10] => ram~1.DATAIN
addr_a[10] => ram.WADDR10
addr_a[10] => ram.RADDR10
addr_a[11] => ram~0.DATAIN
addr_a[11] => ram.WADDR11
addr_a[11] => ram.RADDR11
addr_b[0] => ~NO_FANOUT~
addr_b[1] => ~NO_FANOUT~
addr_b[2] => ~NO_FANOUT~
addr_b[3] => ~NO_FANOUT~
addr_b[4] => ~NO_FANOUT~
addr_b[5] => ~NO_FANOUT~
addr_b[6] => ~NO_FANOUT~
addr_b[7] => ~NO_FANOUT~
addr_b[8] => ~NO_FANOUT~
addr_b[9] => ~NO_FANOUT~
addr_b[10] => ~NO_FANOUT~
addr_b[11] => ~NO_FANOUT~
we_a => ram~20.DATAIN
we_a => ram.WE
we_b => ~NO_FANOUT~
data_in_a[0] => ram~19.DATAIN
data_in_a[0] => ram.DATAIN
data_in_a[1] => ram~18.DATAIN
data_in_a[1] => ram.DATAIN1
data_in_a[2] => ram~17.DATAIN
data_in_a[2] => ram.DATAIN2
data_in_a[3] => ram~16.DATAIN
data_in_a[3] => ram.DATAIN3
data_in_a[4] => ram~15.DATAIN
data_in_a[4] => ram.DATAIN4
data_in_a[5] => ram~14.DATAIN
data_in_a[5] => ram.DATAIN5
data_in_a[6] => ram~13.DATAIN
data_in_a[6] => ram.DATAIN6
data_in_a[7] => ram~12.DATAIN
data_in_a[7] => ram.DATAIN7
data_in_b[0] => ~NO_FANOUT~
data_in_b[1] => ~NO_FANOUT~
data_in_b[2] => ~NO_FANOUT~
data_in_b[3] => ~NO_FANOUT~
data_in_b[4] => ~NO_FANOUT~
data_in_b[5] => ~NO_FANOUT~
data_in_b[6] => ~NO_FANOUT~
data_in_b[7] => ~NO_FANOUT~
data_out_a[0] <= data_out_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[1] <= data_out_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[2] <= data_out_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[3] <= data_out_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[4] <= data_out_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[5] <= data_out_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[6] <= data_out_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[7] <= data_out_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[0] <= <GND>
data_out_b[1] <= <GND>
data_out_b[2] <= <GND>
data_out_b[3] <= <GND>
data_out_b[4] <= <GND>
data_out_b[5] <= <GND>
data_out_b[6] <= <GND>
data_out_b[7] <= <GND>


|de10lite_xram_sdram|acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:2:ram_emu_8bit
clk => ram~20.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => data_out_a[0]~reg0.CLK
clk => data_out_a[1]~reg0.CLK
clk => data_out_a[2]~reg0.CLK
clk => data_out_a[3]~reg0.CLK
clk => data_out_a[4]~reg0.CLK
clk => data_out_a[5]~reg0.CLK
clk => data_out_a[6]~reg0.CLK
clk => data_out_a[7]~reg0.CLK
clk => ram.CLK0
addr_a[0] => ram~11.DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram~10.DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram~9.DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram~8.DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram~7.DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram~6.DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram~5.DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram~4.DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_a[8] => ram~3.DATAIN
addr_a[8] => ram.WADDR8
addr_a[8] => ram.RADDR8
addr_a[9] => ram~2.DATAIN
addr_a[9] => ram.WADDR9
addr_a[9] => ram.RADDR9
addr_a[10] => ram~1.DATAIN
addr_a[10] => ram.WADDR10
addr_a[10] => ram.RADDR10
addr_a[11] => ram~0.DATAIN
addr_a[11] => ram.WADDR11
addr_a[11] => ram.RADDR11
addr_b[0] => ~NO_FANOUT~
addr_b[1] => ~NO_FANOUT~
addr_b[2] => ~NO_FANOUT~
addr_b[3] => ~NO_FANOUT~
addr_b[4] => ~NO_FANOUT~
addr_b[5] => ~NO_FANOUT~
addr_b[6] => ~NO_FANOUT~
addr_b[7] => ~NO_FANOUT~
addr_b[8] => ~NO_FANOUT~
addr_b[9] => ~NO_FANOUT~
addr_b[10] => ~NO_FANOUT~
addr_b[11] => ~NO_FANOUT~
we_a => ram~20.DATAIN
we_a => ram.WE
we_b => ~NO_FANOUT~
data_in_a[0] => ram~19.DATAIN
data_in_a[0] => ram.DATAIN
data_in_a[1] => ram~18.DATAIN
data_in_a[1] => ram.DATAIN1
data_in_a[2] => ram~17.DATAIN
data_in_a[2] => ram.DATAIN2
data_in_a[3] => ram~16.DATAIN
data_in_a[3] => ram.DATAIN3
data_in_a[4] => ram~15.DATAIN
data_in_a[4] => ram.DATAIN4
data_in_a[5] => ram~14.DATAIN
data_in_a[5] => ram.DATAIN5
data_in_a[6] => ram~13.DATAIN
data_in_a[6] => ram.DATAIN6
data_in_a[7] => ram~12.DATAIN
data_in_a[7] => ram.DATAIN7
data_in_b[0] => ~NO_FANOUT~
data_in_b[1] => ~NO_FANOUT~
data_in_b[2] => ~NO_FANOUT~
data_in_b[3] => ~NO_FANOUT~
data_in_b[4] => ~NO_FANOUT~
data_in_b[5] => ~NO_FANOUT~
data_in_b[6] => ~NO_FANOUT~
data_in_b[7] => ~NO_FANOUT~
data_out_a[0] <= data_out_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[1] <= data_out_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[2] <= data_out_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[3] <= data_out_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[4] <= data_out_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[5] <= data_out_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[6] <= data_out_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[7] <= data_out_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[0] <= <GND>
data_out_b[1] <= <GND>
data_out_b[2] <= <GND>
data_out_b[3] <= <GND>
data_out_b[4] <= <GND>
data_out_b[5] <= <GND>
data_out_b[6] <= <GND>
data_out_b[7] <= <GND>


|de10lite_xram_sdram|acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:3:ram_emu_8bit
clk => ram~20.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => data_out_a[0]~reg0.CLK
clk => data_out_a[1]~reg0.CLK
clk => data_out_a[2]~reg0.CLK
clk => data_out_a[3]~reg0.CLK
clk => data_out_a[4]~reg0.CLK
clk => data_out_a[5]~reg0.CLK
clk => data_out_a[6]~reg0.CLK
clk => data_out_a[7]~reg0.CLK
clk => ram.CLK0
addr_a[0] => ram~11.DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram~10.DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram~9.DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram~8.DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram~7.DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram~6.DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram~5.DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram~4.DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_a[8] => ram~3.DATAIN
addr_a[8] => ram.WADDR8
addr_a[8] => ram.RADDR8
addr_a[9] => ram~2.DATAIN
addr_a[9] => ram.WADDR9
addr_a[9] => ram.RADDR9
addr_a[10] => ram~1.DATAIN
addr_a[10] => ram.WADDR10
addr_a[10] => ram.RADDR10
addr_a[11] => ram~0.DATAIN
addr_a[11] => ram.WADDR11
addr_a[11] => ram.RADDR11
addr_b[0] => ~NO_FANOUT~
addr_b[1] => ~NO_FANOUT~
addr_b[2] => ~NO_FANOUT~
addr_b[3] => ~NO_FANOUT~
addr_b[4] => ~NO_FANOUT~
addr_b[5] => ~NO_FANOUT~
addr_b[6] => ~NO_FANOUT~
addr_b[7] => ~NO_FANOUT~
addr_b[8] => ~NO_FANOUT~
addr_b[9] => ~NO_FANOUT~
addr_b[10] => ~NO_FANOUT~
addr_b[11] => ~NO_FANOUT~
we_a => ram~20.DATAIN
we_a => ram.WE
we_b => ~NO_FANOUT~
data_in_a[0] => ram~19.DATAIN
data_in_a[0] => ram.DATAIN
data_in_a[1] => ram~18.DATAIN
data_in_a[1] => ram.DATAIN1
data_in_a[2] => ram~17.DATAIN
data_in_a[2] => ram.DATAIN2
data_in_a[3] => ram~16.DATAIN
data_in_a[3] => ram.DATAIN3
data_in_a[4] => ram~15.DATAIN
data_in_a[4] => ram.DATAIN4
data_in_a[5] => ram~14.DATAIN
data_in_a[5] => ram.DATAIN5
data_in_a[6] => ram~13.DATAIN
data_in_a[6] => ram.DATAIN6
data_in_a[7] => ram~12.DATAIN
data_in_a[7] => ram.DATAIN7
data_in_b[0] => ~NO_FANOUT~
data_in_b[1] => ~NO_FANOUT~
data_in_b[2] => ~NO_FANOUT~
data_in_b[3] => ~NO_FANOUT~
data_in_b[4] => ~NO_FANOUT~
data_in_b[5] => ~NO_FANOUT~
data_in_b[6] => ~NO_FANOUT~
data_in_b[7] => ~NO_FANOUT~
data_out_a[0] <= data_out_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[1] <= data_out_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[2] <= data_out_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[3] <= data_out_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[4] <= data_out_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[5] <= data_out_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[6] <= data_out_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[7] <= data_out_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[0] <= <GND>
data_out_b[1] <= <GND>
data_out_b[2] <= <GND>
data_out_b[3] <= <GND>
data_out_b[4] <= <GND>
data_out_b[5] <= <GND>
data_out_b[6] <= <GND>
data_out_b[7] <= <GND>


