<dec f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='669' type='192'/>
<doc f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='668'>/// Floating point square root.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='1514' c='_ZL19constantFoldFpUnaryjN4llvm3LLTENS_8RegisterERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1726' u='r' c='_ZN4llvm12IRTranslator24getSimpleIntrinsicOpcodeEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='479' c='_ZL12getRTLibDescjj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='696' c='_ZN4llvm15LegalizerHelper7libcallERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='2277' c='_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='4008' c='_ZN4llvm15LegalizerHelper19fewerElementsVectorERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp' l='180' u='r' c='_ZN4llvm20AArch64LegalizerInfoC1ERKNS_16AArch64SubtargetE'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenPreLegalizeGICombiner.inc' l='550' c='_ZNK12_GLOBAL__N_136AArch64GenPreLegalizerCombinerHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp' l='415' c='_ZL35isPreISelGenericFloatingPointOpcodej'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='717' u='r' c='_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='722' u='r' c='_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenPostLegalizeGICombiner.inc' l='560' c='_ZNK12_GLOBAL__N_136AMDGPUGenPostLegalizerCombinerHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenPreLegalizeGICombiner.inc' l='543' c='_ZNK12_GLOBAL__N_135AMDGPUGenPreLegalizerCombinerHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderERNS1_14CombinerHelperE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsLegalizerInfo.cpp' l='279' u='r' c='_ZN4llvm17MipsLegalizerInfoC1ERKNS_13MipsSubtargetE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsLegalizerInfo.cpp' l='597' u='r' c='_ZNK4llvm17MipsLegalizerInfo17legalizeIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsLegalizerInfo.cpp' l='599' u='r' c='_ZNK4llvm17MipsLegalizerInfo17legalizeIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='117' c='_ZL21isFloatingPointOpcodej'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='611' c='_ZNK4llvm20MipsRegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='2249' u='r' c='_ZZN12_GLOBAL__N_136AArch64GISelMITest_LibcallFSqrt_Test8TestBodyEvEN5AInfoC1ERKN4llvm19TargetSubtargetInfoE'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='2258' u='r' c='_ZN12_GLOBAL__N_136AArch64GISelMITest_LibcallFSqrt_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='2259' u='r' c='_ZN12_GLOBAL__N_136AArch64GISelMITest_LibcallFSqrt_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='2260' u='r' c='_ZN12_GLOBAL__N_136AArch64GISelMITest_LibcallFSqrt_Test8TestBodyEv'/>
