Analysis & Synthesis report for roulette
Tue Jun 03 12:26:20 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |SLCDC_test|SLCDC:U2|LCD_Dispatcher:DispatcherInst|LCDDispatcherControl:control_unit|currentState
 10. State Machine - |SLCDC_test|SLCDC:U2|serial_receiver:ReceiverInst|receiver_controler:Controller|CurrentState
 11. Registers Protected by Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Parameter Settings for User Entity Instance: UsbPort:U1|sld_virtual_jtag:b2v_inst
 15. Port Connectivity Checks: "SLCDC:U2|LCD_Dispatcher:DispatcherInst|counter_4bits:counter_unit|register_4bits:instance_register_4bits|FFD:FFD4"
 16. Port Connectivity Checks: "SLCDC:U2|LCD_Dispatcher:DispatcherInst|counter_4bits:counter_unit|register_4bits:instance_register_4bits|FFD:FFD3"
 17. Port Connectivity Checks: "SLCDC:U2|LCD_Dispatcher:DispatcherInst|counter_4bits:counter_unit|register_4bits:instance_register_4bits|FFD:FFD2"
 18. Port Connectivity Checks: "SLCDC:U2|LCD_Dispatcher:DispatcherInst|counter_4bits:counter_unit|register_4bits:instance_register_4bits|FFD:FFD1"
 19. Port Connectivity Checks: "SLCDC:U2|LCD_Dispatcher:DispatcherInst|counter_4bits:counter_unit|register_4bits:instance_register_4bits"
 20. Port Connectivity Checks: "SLCDC:U2|LCD_Dispatcher:DispatcherInst|counter_4bits:counter_unit|adder_4bits:instance_adder_4bits"
 21. Port Connectivity Checks: "SLCDC:U2|serial_receiver:ReceiverInst|counter_3bits:Counter3bit|register_3bits:instance_registry_3bits|FFD:FFD3"
 22. Port Connectivity Checks: "SLCDC:U2|serial_receiver:ReceiverInst|counter_3bits:Counter3bit|register_3bits:instance_registry_3bits|FFD:FFD2"
 23. Port Connectivity Checks: "SLCDC:U2|serial_receiver:ReceiverInst|counter_3bits:Counter3bit|register_3bits:instance_registry_3bits|FFD:FFD1"
 24. Port Connectivity Checks: "SLCDC:U2|serial_receiver:ReceiverInst|counter_3bits:Counter3bit|register_3bits:instance_registry_3bits"
 25. Port Connectivity Checks: "SLCDC:U2|serial_receiver:ReceiverInst|counter_3bits:Counter3bit|adder_3bits:instance_adder_3bits"
 26. Port Connectivity Checks: "SLCDC:U2|serial_receiver:ReceiverInst|counter_3bits:Counter3bit"
 27. Port Connectivity Checks: "SLCDC:U2|serial_receiver:ReceiverInst|parity_checker:ParityCheck|FFD:FlipFlop"
 28. Port Connectivity Checks: "SLCDC:U2|serial_receiver:ReceiverInst|ShiftRegisterSerialReceiver:ShiftReg|FFD:FFD4"
 29. Port Connectivity Checks: "SLCDC:U2|serial_receiver:ReceiverInst|ShiftRegisterSerialReceiver:ShiftReg|FFD:FFD3"
 30. Port Connectivity Checks: "SLCDC:U2|serial_receiver:ReceiverInst|ShiftRegisterSerialReceiver:ShiftReg|FFD:FFD2"
 31. Port Connectivity Checks: "SLCDC:U2|serial_receiver:ReceiverInst|ShiftRegisterSerialReceiver:ShiftReg|FFD:FFD1"
 32. Port Connectivity Checks: "SLCDC:U2|serial_receiver:ReceiverInst|ShiftRegisterSerialReceiver:ShiftReg|FFD:FFD0"
 33. Port Connectivity Checks: "UsbPort:U1"
 34. Virtual JTAG Settings
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jun 03 12:26:20 2025       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; roulette                                    ;
; Top-level Entity Name              ; SLCDC_test                                  ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 180                                         ;
;     Total combinational functions  ; 151                                         ;
;     Dedicated logic registers      ; 104                                         ;
; Total registers                    ; 104                                         ;
; Total pins                         ; 13                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; SLCDC_test         ; roulette           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; State Machine Processing                                         ; Gray               ; Auto               ;
; Safe State Machine                                               ; On                 ; Off                ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                              ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+
; SLCDC_test.vhd                                                     ; yes             ; User VHDL File                               ; C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC_test.vhd                                                     ;             ;
; UsbPort.vhd                                                        ; yes             ; User VHDL File                               ; C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/UsbPort.vhd                                                        ;             ;
; COMMON/ADDERS/adder_3bits.vhd                                      ; yes             ; User VHDL File                               ; C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/ADDERS/adder_3bits.vhd                                      ;             ;
; COMMON/ADDERS/adder_4bits.vhd                                      ; yes             ; User VHDL File                               ; C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/ADDERS/adder_4bits.vhd                                      ;             ;
; COMMON/ADDERS/full_adder.vhd                                       ; yes             ; User VHDL File                               ; C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/ADDERS/full_adder.vhd                                       ;             ;
; COMMON/ADDERS/half_adder.vhd                                       ; yes             ; User VHDL File                               ; C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/ADDERS/half_adder.vhd                                       ;             ;
; COMMON/COUNTERS/counter_3bits.vhd                                  ; yes             ; User VHDL File                               ; C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/COUNTERS/counter_3bits.vhd                                  ;             ;
; COMMON/COUNTERS/counter_4bits.vhd                                  ; yes             ; User VHDL File                               ; C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/COUNTERS/counter_4bits.vhd                                  ;             ;
; COMMON/REGISTERS/FFD.vhd                                           ; yes             ; User VHDL File                               ; C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/REGISTERS/FFD.vhd                                           ;             ;
; COMMON/REGISTERS/register_3bits.vhd                                ; yes             ; User VHDL File                               ; C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/REGISTERS/register_3bits.vhd                                ;             ;
; COMMON/REGISTERS/register_4bits.vhd                                ; yes             ; User VHDL File                               ; C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/REGISTERS/register_4bits.vhd                                ;             ;
; SLCDC/SLCDC.vhd                                                    ; yes             ; User VHDL File                               ; C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/SLCDC.vhd                                                    ;             ;
; SLCDC/LCD_dispatcher/LCDDispatcherControl.vhd                      ; yes             ; User VHDL File                               ; C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/LCD_dispatcher/LCDDispatcherControl.vhd                      ;             ;
; SLCDC/LCD_dispatcher/LCD_Dispatcher.vhd                            ; yes             ; User VHDL File                               ; C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/LCD_dispatcher/LCD_Dispatcher.vhd                            ;             ;
; SLCDC/serial_receiver/parity_checker.vhd                           ; yes             ; User VHDL File                               ; C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/parity_checker.vhd                           ;             ;
; SLCDC/serial_receiver/receiver_controler.vhd                       ; yes             ; User VHDL File                               ; C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/receiver_controler.vhd                       ;             ;
; SLCDC/serial_receiver/serial_receiver.vhd                          ; yes             ; User VHDL File                               ; C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/serial_receiver.vhd                          ;             ;
; SLCDC/serial_receiver/ShiftRegisterSerialReceiver.vhd              ; yes             ; User VHDL File                               ; C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/ShiftRegisterSerialReceiver.vhd              ;             ;
; sld_virtual_jtag.v                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag.v                                                 ;             ;
; sld_virtual_jtag_basic.v                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                  ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                        ; altera_sld  ;
; db/ip/sld86bd74f0/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/db/ip/sld86bd74f0/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld86bd74f0/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/db/ip/sld86bd74f0/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld86bd74f0/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/db/ip/sld86bd74f0/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld86bd74f0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/db/ip/sld86bd74f0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld86bd74f0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/db/ip/sld86bd74f0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld86bd74f0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/db/ip/sld86bd74f0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                   ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                     ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 180                      ;
;                                             ;                          ;
; Total combinational functions               ; 151                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 62                       ;
;     -- 3 input functions                    ; 42                       ;
;     -- <=2 input functions                  ; 47                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 143                      ;
;     -- arithmetic mode                      ; 8                        ;
;                                             ;                          ;
; Total registers                             ; 104                      ;
;     -- Dedicated logic registers            ; 104                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 13                       ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 107                      ;
; Total fan-out                               ; 826                      ;
; Average fan-out                             ; 2.85                     ;
+---------------------------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |SLCDC_test                                                                                                                             ; 151 (2)             ; 104 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 13   ; 0            ; 0          ; |SLCDC_test                                                                                                                                                                                                                                                                                                                                            ; SLCDC_test                        ; work         ;
;    |SLCDC:U2|                                                                                                                           ; 25 (0)              ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SLCDC_test|SLCDC:U2                                                                                                                                                                                                                                                                                                                                   ; SLCDC                             ; work         ;
;       |LCD_Dispatcher:DispatcherInst|                                                                                                   ; 10 (0)              ; 6 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SLCDC_test|SLCDC:U2|LCD_Dispatcher:DispatcherInst                                                                                                                                                                                                                                                                                                     ; LCD_Dispatcher                    ; work         ;
;          |LCDDispatcherControl:control_unit|                                                                                            ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SLCDC_test|SLCDC:U2|LCD_Dispatcher:DispatcherInst|LCDDispatcherControl:control_unit                                                                                                                                                                                                                                                                   ; LCDDispatcherControl              ; work         ;
;          |counter_4bits:counter_unit|                                                                                                   ; 5 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SLCDC_test|SLCDC:U2|LCD_Dispatcher:DispatcherInst|counter_4bits:counter_unit                                                                                                                                                                                                                                                                          ; counter_4bits                     ; work         ;
;             |register_4bits:instance_register_4bits|                                                                                    ; 5 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SLCDC_test|SLCDC:U2|LCD_Dispatcher:DispatcherInst|counter_4bits:counter_unit|register_4bits:instance_register_4bits                                                                                                                                                                                                                                   ; register_4bits                    ; work         ;
;                |FFD:FFD1|                                                                                                               ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SLCDC_test|SLCDC:U2|LCD_Dispatcher:DispatcherInst|counter_4bits:counter_unit|register_4bits:instance_register_4bits|FFD:FFD1                                                                                                                                                                                                                          ; FFD                               ; work         ;
;                |FFD:FFD2|                                                                                                               ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SLCDC_test|SLCDC:U2|LCD_Dispatcher:DispatcherInst|counter_4bits:counter_unit|register_4bits:instance_register_4bits|FFD:FFD2                                                                                                                                                                                                                          ; FFD                               ; work         ;
;                |FFD:FFD3|                                                                                                               ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SLCDC_test|SLCDC:U2|LCD_Dispatcher:DispatcherInst|counter_4bits:counter_unit|register_4bits:instance_register_4bits|FFD:FFD3                                                                                                                                                                                                                          ; FFD                               ; work         ;
;                |FFD:FFD4|                                                                                                               ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SLCDC_test|SLCDC:U2|LCD_Dispatcher:DispatcherInst|counter_4bits:counter_unit|register_4bits:instance_register_4bits|FFD:FFD4                                                                                                                                                                                                                          ; FFD                               ; work         ;
;       |serial_receiver:ReceiverInst|                                                                                                    ; 15 (0)              ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SLCDC_test|SLCDC:U2|serial_receiver:ReceiverInst                                                                                                                                                                                                                                                                                                      ; serial_receiver                   ; work         ;
;          |ShiftRegisterSerialReceiver:ShiftReg|                                                                                         ; 0 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SLCDC_test|SLCDC:U2|serial_receiver:ReceiverInst|ShiftRegisterSerialReceiver:ShiftReg                                                                                                                                                                                                                                                                 ; ShiftRegisterSerialReceiver       ; work         ;
;             |FFD:FFD0|                                                                                                                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SLCDC_test|SLCDC:U2|serial_receiver:ReceiverInst|ShiftRegisterSerialReceiver:ShiftReg|FFD:FFD0                                                                                                                                                                                                                                                        ; FFD                               ; work         ;
;             |FFD:FFD1|                                                                                                                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SLCDC_test|SLCDC:U2|serial_receiver:ReceiverInst|ShiftRegisterSerialReceiver:ShiftReg|FFD:FFD1                                                                                                                                                                                                                                                        ; FFD                               ; work         ;
;             |FFD:FFD2|                                                                                                                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SLCDC_test|SLCDC:U2|serial_receiver:ReceiverInst|ShiftRegisterSerialReceiver:ShiftReg|FFD:FFD2                                                                                                                                                                                                                                                        ; FFD                               ; work         ;
;             |FFD:FFD3|                                                                                                                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SLCDC_test|SLCDC:U2|serial_receiver:ReceiverInst|ShiftRegisterSerialReceiver:ShiftReg|FFD:FFD3                                                                                                                                                                                                                                                        ; FFD                               ; work         ;
;             |FFD:FFD4|                                                                                                                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SLCDC_test|SLCDC:U2|serial_receiver:ReceiverInst|ShiftRegisterSerialReceiver:ShiftReg|FFD:FFD4                                                                                                                                                                                                                                                        ; FFD                               ; work         ;
;          |counter_3bits:Counter3bit|                                                                                                    ; 3 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SLCDC_test|SLCDC:U2|serial_receiver:ReceiverInst|counter_3bits:Counter3bit                                                                                                                                                                                                                                                                            ; counter_3bits                     ; work         ;
;             |register_3bits:instance_registry_3bits|                                                                                    ; 3 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SLCDC_test|SLCDC:U2|serial_receiver:ReceiverInst|counter_3bits:Counter3bit|register_3bits:instance_registry_3bits                                                                                                                                                                                                                                     ; register_3bits                    ; work         ;
;                |FFD:FFD1|                                                                                                               ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SLCDC_test|SLCDC:U2|serial_receiver:ReceiverInst|counter_3bits:Counter3bit|register_3bits:instance_registry_3bits|FFD:FFD1                                                                                                                                                                                                                            ; FFD                               ; work         ;
;                |FFD:FFD2|                                                                                                               ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SLCDC_test|SLCDC:U2|serial_receiver:ReceiverInst|counter_3bits:Counter3bit|register_3bits:instance_registry_3bits|FFD:FFD2                                                                                                                                                                                                                            ; FFD                               ; work         ;
;                |FFD:FFD3|                                                                                                               ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SLCDC_test|SLCDC:U2|serial_receiver:ReceiverInst|counter_3bits:Counter3bit|register_3bits:instance_registry_3bits|FFD:FFD3                                                                                                                                                                                                                            ; FFD                               ; work         ;
;          |parity_checker:ParityCheck|                                                                                                   ; 1 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SLCDC_test|SLCDC:U2|serial_receiver:ReceiverInst|parity_checker:ParityCheck                                                                                                                                                                                                                                                                           ; parity_checker                    ; work         ;
;             |FFD:FlipFlop|                                                                                                              ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SLCDC_test|SLCDC:U2|serial_receiver:ReceiverInst|parity_checker:ParityCheck|FFD:FlipFlop                                                                                                                                                                                                                                                              ; FFD                               ; work         ;
;          |receiver_controler:Controller|                                                                                                ; 11 (11)             ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SLCDC_test|SLCDC:U2|serial_receiver:ReceiverInst|receiver_controler:Controller                                                                                                                                                                                                                                                                        ; receiver_controler                ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 124 (1)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SLCDC_test|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 123 (0)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SLCDC_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 123 (0)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SLCDC_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 123 (1)             ; 86 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SLCDC_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 122 (0)             ; 81 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SLCDC_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 122 (84)            ; 81 (53)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SLCDC_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 20 (20)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SLCDC_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SLCDC_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SLCDC_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SLCDC_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SLCDC_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SLCDC_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SLCDC_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type: Safe Gray Encoding
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |SLCDC_test|SLCDC:U2|LCD_Dispatcher:DispatcherInst|LCDDispatcherControl:control_unit|currentState ;
+----------------------------+--------------------------+-----------------------------------------------------------+
; Name                       ; currentState.state_bit_1 ; currentState.state_bit_0                                  ;
+----------------------------+--------------------------+-----------------------------------------------------------+
; currentState.WaitingDval   ; 0                        ; 0                                                         ;
; currentState.ReceivingDval ; 0                        ; 1                                                         ;
; currentState.DoneReceived  ; 1                        ; 1                                                         ;
+----------------------------+--------------------------+-----------------------------------------------------------+


Encoding Type: Safe Gray Encoding
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |SLCDC_test|SLCDC:U2|serial_receiver:ReceiverInst|receiver_controler:Controller|CurrentState ;
+---------------------+--------------------------+--------------------------+----------------------------------+
; Name                ; CurrentState.state_bit_2 ; CurrentState.state_bit_1 ; CurrentState.state_bit_0         ;
+---------------------+--------------------------+--------------------------+----------------------------------+
; CurrentState.State1 ; 0                        ; 0                        ; 0                                ;
; CurrentState.State2 ; 0                        ; 0                        ; 1                                ;
; CurrentState.State3 ; 0                        ; 1                        ; 1                                ;
; CurrentState.State4 ; 0                        ; 1                        ; 0                                ;
; CurrentState.State5 ; 1                        ; 1                        ; 0                                ;
+---------------------+--------------------------+--------------------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; SLCDC:U2|LCD_Dispatcher:DispatcherInst|LCDDispatcherControl:control_unit|currentState.state_bit_0 ; no                                                               ; yes                                        ;
; SLCDC:U2|LCD_Dispatcher:DispatcherInst|LCDDispatcherControl:control_unit|currentState.state_bit_1 ; no                                                               ; yes                                        ;
; SLCDC:U2|serial_receiver:ReceiverInst|receiver_controler:Controller|CurrentState.state_bit_0      ; no                                                               ; yes                                        ;
; SLCDC:U2|serial_receiver:ReceiverInst|receiver_controler:Controller|CurrentState.state_bit_1      ; no                                                               ; yes                                        ;
; SLCDC:U2|serial_receiver:ReceiverInst|receiver_controler:Controller|CurrentState.state_bit_2      ; no                                                               ; yes                                        ;
; Total number of protected registers is 5                                                          ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 104   ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 51    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 63    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UsbPort:U1|sld_virtual_jtag:b2v_inst ;
+-------------------------+------------------+--------------------------------------+
; Parameter Name          ; Value            ; Type                                 ;
+-------------------------+------------------+--------------------------------------+
; sld_auto_instance_index ; YES              ; String                               ;
; sld_instance_index      ; 0                ; Signed Integer                       ;
; sld_ir_width            ; 8                ; Signed Integer                       ;
; sld_sim_n_scan          ; 0                ; Signed Integer                       ;
; sld_sim_action          ; UNUSED           ; String                               ;
; sld_sim_total_length    ; 0                ; Signed Integer                       ;
; lpm_type                ; sld_virtual_jtag ; String                               ;
; lpm_hint                ; UNUSED           ; String                               ;
+-------------------------+------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SLCDC:U2|LCD_Dispatcher:DispatcherInst|counter_4bits:counter_unit|register_4bits:instance_register_4bits|FFD:FFD4" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                             ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                                                        ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SLCDC:U2|LCD_Dispatcher:DispatcherInst|counter_4bits:counter_unit|register_4bits:instance_register_4bits|FFD:FFD3" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                             ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                                                        ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SLCDC:U2|LCD_Dispatcher:DispatcherInst|counter_4bits:counter_unit|register_4bits:instance_register_4bits|FFD:FFD2" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                             ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                                                        ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SLCDC:U2|LCD_Dispatcher:DispatcherInst|counter_4bits:counter_unit|register_4bits:instance_register_4bits|FFD:FFD1" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                             ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                                                        ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SLCDC:U2|LCD_Dispatcher:DispatcherInst|counter_4bits:counter_unit|register_4bits:instance_register_4bits" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at VCC                                                                                               ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SLCDC:U2|LCD_Dispatcher:DispatcherInst|counter_4bits:counter_unit|adder_4bits:instance_adder_4bits" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                        ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------+
; b[3..1]   ; Input  ; Info     ; Stuck at GND                                                                                   ;
; b[0]      ; Input  ; Info     ; Stuck at VCC                                                                                   ;
; carry_in  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; carry_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SLCDC:U2|serial_receiver:ReceiverInst|counter_3bits:Counter3bit|register_3bits:instance_registry_3bits|FFD:FFD3" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                           ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SLCDC:U2|serial_receiver:ReceiverInst|counter_3bits:Counter3bit|register_3bits:instance_registry_3bits|FFD:FFD2" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                           ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SLCDC:U2|serial_receiver:ReceiverInst|counter_3bits:Counter3bit|register_3bits:instance_registry_3bits|FFD:FFD1" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                           ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SLCDC:U2|serial_receiver:ReceiverInst|counter_3bits:Counter3bit|register_3bits:instance_registry_3bits" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at VCC                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SLCDC:U2|serial_receiver:ReceiverInst|counter_3bits:Counter3bit|adder_3bits:instance_adder_3bits" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------+
; b[2..1]   ; Input  ; Info     ; Stuck at GND                                                                                 ;
; b[0]      ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; carry_in  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; carry_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SLCDC:U2|serial_receiver:ReceiverInst|counter_3bits:Counter3bit" ;
+------+-------+----------+-------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                           ;
+------+-------+----------+-------------------------------------------------------------------+
; ce   ; Input ; Info     ; Stuck at VCC                                                      ;
+------+-------+----------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SLCDC:U2|serial_receiver:ReceiverInst|parity_checker:ParityCheck|FFD:FlipFlop" ;
+------+-------+----------+---------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                    ;
+------+-------+----------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SLCDC:U2|serial_receiver:ReceiverInst|ShiftRegisterSerialReceiver:ShiftReg|FFD:FFD4" ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SLCDC:U2|serial_receiver:ReceiverInst|ShiftRegisterSerialReceiver:ShiftReg|FFD:FFD3" ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SLCDC:U2|serial_receiver:ReceiverInst|ShiftRegisterSerialReceiver:ShiftReg|FFD:FFD2" ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SLCDC:U2|serial_receiver:ReceiverInst|ShiftRegisterSerialReceiver:ShiftReg|FFD:FFD1" ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SLCDC:U2|serial_receiver:ReceiverInst|ShiftRegisterSerialReceiver:ShiftReg|FFD:FFD0" ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UsbPort:U1"                                                                                     ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; outputport[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; outputport[6]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; outputport[0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Virtual JTAG Settings                                                                                                                                  ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+--------------------------------------+
; Instance Index ; Auto Index ; Index Reassigned ; IR Width ; Address ; USER1 DR length ; VIR capture instruction ; Hierarchy Location                   ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+--------------------------------------+
; 0              ; YES        ; N/A              ; 8        ; 0x100   ; 9               ; 0x00B                   ; UsbPort:U1|sld_virtual_jtag:b2v_inst ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+--------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 52                          ;
; cycloneiii_ff         ; 18                          ;
;     CLR               ; 13                          ;
;     ENA CLR           ; 5                           ;
; cycloneiii_lcell_comb ; 26                          ;
;     normal            ; 26                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 9                           ;
;         4 data inputs ; 9                           ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.69                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Jun 03 12:26:00 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off roulette -c roulette
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file roulette.vhd
    Info (12022): Found design unit 1: roulette-structural File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/roulette.vhd Line: 24
    Info (12023): Found entity 1: roulette File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/roulette.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file slcdc_test.vhd
    Info (12022): Found design unit 1: SLCDC_test-structural File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC_test.vhd Line: 15
    Info (12023): Found entity 1: SLCDC_test File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC_test.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file usbport.vhd
    Info (12022): Found design unit 1: UsbPort-bdf_type File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/UsbPort.vhd Line: 33
    Info (12023): Found entity 1: UsbPort File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/UsbPort.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file .testbench/realtime/keyscan/keyscan_rtb.vhd
    Info (12022): Found design unit 1: keyscan_rtb-structural File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/realtime/keyscan/keyscan_rtb.vhd Line: 19
    Info (12023): Found entity 1: keyscan_rtb File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/realtime/keyscan/keyscan_rtb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file .testbench/realtime/key_decode/key_decode_rtb.vhd
    Info (12022): Found design unit 1: key_decode_rtb-structural File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/realtime/key_decode/key_decode_rtb.vhd Line: 21
    Info (12023): Found entity 1: key_decode_rtb File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/realtime/key_decode/key_decode_rtb.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file .testbench/realtime/key_reader/keyreader_rtb.vhd
    Info (12022): Found design unit 1: keyreader_rtb-structural File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/realtime/key_reader/keyreader_rtb.vhd Line: 19
    Info (12023): Found entity 1: keyreader_rtb File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/realtime/key_reader/keyreader_rtb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file .testbench/simulated/counterseriallcd_tb.vhd
    Info (12022): Found design unit 1: counterSerialLCD_tb-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/counterSerialLCD_tb.vhd Line: 7
    Info (12023): Found entity 1: counterSerialLCD_tb File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/counterSerialLCD_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file .testbench/simulated/countertb.vhd
    Info (12022): Found design unit 1: counter_tb-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/CounterTb.vhd Line: 8
    Info (12023): Found entity 1: counter_tb File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/CounterTb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file .testbench/simulated/decoder_tb.vhd
    Info (12022): Found design unit 1: decoder_tb-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/decoder_tb.vhd Line: 7
    Info (12023): Found entity 1: decoder_tb File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/decoder_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file .testbench/simulated/keycontrol_tb.vhd
    Info (12022): Found design unit 1: KeyControl_tb-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/KeyControl_tb.vhd Line: 7
    Info (12023): Found entity 1: KeyControl_tb File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/KeyControl_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file .testbench/simulated/keyscannertb.vhd
    Info (12022): Found design unit 1: Key_Scanner_tb-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/KeyScannerTb.vhd Line: 7
    Info (12023): Found entity 1: Key_Scanner_tb File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/KeyScannerTb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file .testbench/simulated/key_decode_tb.vhd
    Info (12022): Found design unit 1: Key_decode_tb-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/Key_decode_tb.vhd Line: 7
    Info (12023): Found entity 1: Key_decode_tb File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/Key_decode_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file .testbench/simulated/key_reader_tb.vhd
    Info (12022): Found design unit 1: Key_reader_tb-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/Key_reader_tb.vhd Line: 7
    Info (12023): Found entity 1: Key_reader_tb File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/Key_reader_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file .testbench/simulated/lcddispatchercontrol_tb.vhd
    Info (12022): Found design unit 1: LCDDispatcherControl_tb-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/LCDDispatcherControl_tb.vhd Line: 9
    Info (12023): Found entity 1: LCDDispatcherControl_tb File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/LCDDispatcherControl_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file .testbench/simulated/lcddispatcher_tb.vhd
    Info (12022): Found design unit 1: LCDDispatcher_tb-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/LCDDispatcher_tb.vhd Line: 9
    Info (12023): Found entity 1: LCDDispatcher_tb File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/LCDDispatcher_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file .testbench/simulated/mac_tb.vhd
    Info (12022): Found design unit 1: mac_tb-test File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/mac_tb.vhd Line: 8
    Info (12023): Found entity 1: mac_tb File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/mac_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file .testbench/simulated/outputbuffercontrol_tb.vhd
    Info (12022): Found design unit 1: OutputBufferControl_tb-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/OutputBufferControl_tb.vhd Line: 7
    Info (12023): Found entity 1: OutputBufferControl_tb File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/OutputBufferControl_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file .testbench/simulated/outputbuffer_tb.vhd
    Info (12022): Found design unit 1: OutputBuffer_tb-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/OutputBuffer_tb.vhd Line: 7
    Info (12023): Found entity 1: OutputBuffer_tb File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/OutputBuffer_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file .testbench/simulated/outputregister_tb.vhd
    Info (12022): Found design unit 1: OutputRegister_tb-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/OutputRegister_tb.vhd Line: 7
    Info (12023): Found entity 1: OutputRegister_tb File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/OutputRegister_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file .testbench/simulated/parity_checker_tb.vhd
    Info (12022): Found design unit 1: parity_checker_tb-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/parity_checker_tb.vhd Line: 7
    Info (12023): Found entity 1: parity_checker_tb File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/parity_checker_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file .testbench/simulated/priority_encoder_tb.vhd
    Info (12022): Found design unit 1: priority_encoder_tb-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/priority_encoder_tb.vhd Line: 7
    Info (12023): Found entity 1: priority_encoder_tb File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/priority_encoder_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file .testbench/simulated/ringbuffermodule_tb.vhd
    Info (12022): Found design unit 1: RingBufferModule_tb-tb File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/RingBufferModule_tb.vhd Line: 7
    Info (12023): Found entity 1: RingBufferModule_tb File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/RingBufferModule_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file .testbench/simulated/ring_buffer_bloco_tb.vhd
    Info (12022): Found design unit 1: RING_BUFFER_bloco_tb-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/RING_BUFFER_bloco_tb.vhd Line: 8
    Info (12023): Found entity 1: RING_BUFFER_bloco_tb File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/RING_BUFFER_bloco_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file .testbench/simulated/ring_buffer_tb.vhd
    Info (12022): Found design unit 1: Ring_Buffer_tb-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/Ring_Buffer_tb.vhd Line: 7
    Info (12023): Found entity 1: Ring_Buffer_tb File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/Ring_Buffer_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file .testbench/simulated/roulettedispatchercontrol_tb.vhd
    Info (12022): Found design unit 1: rouletteDispatcherControl_tb-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/rouletteDispatcherControl_tb.vhd Line: 9
    Info (12023): Found entity 1: rouletteDispatcherControl_tb File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/rouletteDispatcherControl_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file .testbench/simulated/roulette_dispatcher_tb.vhd
    Info (12022): Found design unit 1: roulette_dispatcher_tb-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/roulette_dispatcher_tb.vhd Line: 9
    Info (12023): Found entity 1: roulette_dispatcher_tb File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/roulette_dispatcher_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file .testbench/simulated/serial_controller_tb.vhd
    Info (12022): Found design unit 1: Serial_Controller_tb-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/Serial_Controller_tb.vhd Line: 7
    Info (12023): Found entity 1: Serial_Controller_tb File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/Serial_Controller_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file .testbench/simulated/serial_receiver_lcd_tb.vhd
    Info (12022): Found design unit 1: Serial_Receiver_tb-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/Serial_Receiver_lcd_tb.vhd Line: 7
    Info (12023): Found entity 1: Serial_Receiver_tb File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/Serial_Receiver_lcd_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file .testbench/simulated/serial_receiver_roulette_tb.vhd
    Info (12022): Found design unit 1: Serial_Receiver_roulette_tb-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/Serial_Receiver_roulette_tb.vhd Line: 7
    Info (12023): Found entity 1: Serial_Receiver_roulette_tb File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/Serial_Receiver_roulette_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file .testbench/simulated/shiftregisterlcd_tb.vhd
    Info (12022): Found design unit 1: ShiftRegisterLCD_tb-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/ShiftRegisterLCD_tb.vhd Line: 7
    Info (12023): Found entity 1: ShiftRegisterLCD_tb File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/ShiftRegisterLCD_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file .testbench/simulated/slcdc_tb.vhd
    Info (12022): Found design unit 1: SLCDC_tb-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/SLCDC_tb.vhd Line: 7
    Info (12023): Found entity 1: SLCDC_tb File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/SLCDC_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file .testbench/simulated/src_tb.vhd
    Info (12022): Found design unit 1: SRC_tb-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/SRC_tb.vhd Line: 7
    Info (12023): Found entity 1: SRC_tb File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/simulated/SRC_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file common/clock_divisor.vhd
    Info (12022): Found design unit 1: clock_divisor-bhv File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/clock_divisor.vhd Line: 17
    Info (12023): Found entity 1: clock_divisor File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/clock_divisor.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file common/parity_checker.vhd
    Info (12022): Found design unit 1: parity_checker_roulette-structural File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/parity_checker.vhd Line: 15
    Info (12023): Found entity 1: parity_checker_roulette File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/parity_checker.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file common/adders/adder_2bits.vhd
    Info (12022): Found design unit 1: adder_2bits-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/ADDERS/adder_2bits.vhd Line: 19
    Info (12023): Found entity 1: adder_2bits File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/ADDERS/adder_2bits.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file common/adders/adder_3bits.vhd
    Info (12022): Found design unit 1: adder_3bits-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/ADDERS/adder_3bits.vhd Line: 16
    Info (12023): Found entity 1: adder_3bits File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/ADDERS/adder_3bits.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file common/adders/adder_4bits.vhd
    Info (12022): Found design unit 1: adder_4bits-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/ADDERS/adder_4bits.vhd Line: 16
    Info (12023): Found entity 1: adder_4bits File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/ADDERS/adder_4bits.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file common/adders/adder_5bits.vhd
    Info (12022): Found design unit 1: adder_5bits-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/ADDERS/adder_5bits.vhd Line: 16
    Info (12023): Found entity 1: adder_5bits File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/ADDERS/adder_5bits.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file common/adders/full_adder.vhd
    Info (12022): Found design unit 1: full_adder-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/ADDERS/full_adder.vhd Line: 21
    Info (12023): Found entity 1: full_adder File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/ADDERS/full_adder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file common/adders/half_adder.vhd
    Info (12022): Found design unit 1: half_adder-structural File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/ADDERS/half_adder.vhd Line: 19
    Info (12023): Found entity 1: half_adder File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/ADDERS/half_adder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file common/codec/decoder_2x4.vhd
    Info (12022): Found design unit 1: decoder_2x4-structural File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/CODEC/decoder_2x4.vhd Line: 15
    Info (12023): Found entity 1: decoder_2x4 File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/CODEC/decoder_2x4.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file common/codec/penc/partial_priority_encoder.vhd
    Info (12022): Found design unit 1: partial_priority_encoder-structural File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/CODEC/PENC/partial_priority_encoder.vhd Line: 16
    Info (12023): Found entity 1: partial_priority_encoder File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/CODEC/PENC/partial_priority_encoder.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file common/codec/penc/priority_encoder.vhd
    Info (12022): Found design unit 1: priority_encoder-structural File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/CODEC/PENC/priority_encoder.vhd Line: 16
    Info (12023): Found entity 1: priority_encoder File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/CODEC/PENC/priority_encoder.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file common/counters/counter_2bits.vhd
    Info (12022): Found design unit 1: counter_2bits-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/COUNTERS/counter_2bits.vhd Line: 16
    Info (12023): Found entity 1: counter_2bits File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/COUNTERS/counter_2bits.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file common/counters/counter_3bits.vhd
    Info (12022): Found design unit 1: counter_3bits-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/COUNTERS/counter_3bits.vhd Line: 16
    Info (12023): Found entity 1: counter_3bits File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/COUNTERS/counter_3bits.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file common/counters/counter_4bits.vhd
    Info (12022): Found design unit 1: counter_4bits-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/COUNTERS/counter_4bits.vhd Line: 13
    Info (12023): Found entity 1: counter_4bits File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/COUNTERS/counter_4bits.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file common/counters/variable_counter_5bits.vhd
    Info (12022): Found design unit 1: variable_counter_5bits-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/COUNTERS/variable_counter_5bits.vhd Line: 15
    Info (12023): Found entity 1: variable_counter_5bits File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/COUNTERS/variable_counter_5bits.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file common/muxs/mux2x1_1bit.vhd
    Info (12022): Found design unit 1: mux2x1_1bit-structural File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/MUXs/MUX2x1_1bit.vhd Line: 21
    Info (12023): Found entity 1: mux2x1_1bit File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/MUXs/MUX2x1_1bit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file common/muxs/mux2x1_4bit.vhd
    Info (12022): Found design unit 1: mux2x1_4bit-structural File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/MUXs/MUX2x1_4bit.vhd Line: 21
    Info (12023): Found entity 1: mux2x1_4bit File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/MUXs/MUX2x1_4bit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file common/registers/ffd.vhd
    Info (12022): Found design unit 1: FFD-logicFunction File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/REGISTERS/FFD.vhd Line: 17
    Info (12023): Found entity 1: FFD File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/REGISTERS/FFD.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file common/registers/register_3bits.vhd
    Info (12022): Found design unit 1: register_3bits-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/REGISTERS/register_3bits.vhd Line: 18
    Info (12023): Found entity 1: register_3bits File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/REGISTERS/register_3bits.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file common/registers/register_4bits.vhd
    Info (12022): Found design unit 1: register_4bits-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/REGISTERS/register_4bits.vhd Line: 18
    Info (12023): Found entity 1: register_4bits File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/REGISTERS/register_4bits.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file common/registers/register_5bits.vhd
    Info (12022): Found design unit 1: register_5bits-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/REGISTERS/register_5bits.vhd Line: 18
    Info (12023): Found entity 1: register_5bits File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/REGISTERS/register_5bits.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file common/registers/registry_2bits.vhd
    Info (12022): Found design unit 1: register_2bits-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/REGISTERS/registry_2bits.vhd Line: 18
    Info (12023): Found entity 1: register_2bits File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/REGISTERS/registry_2bits.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file keyboard_reader/keyboard_reader.vhd
    Info (12022): Found design unit 1: keyboard_reader-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/keyboard_reader.vhd Line: 18
    Info (12023): Found entity 1: keyboard_reader File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/keyboard_reader.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file keyboard_reader/key_decode/clkdiv.vhd
    Info (12022): Found design unit 1: CLKDIV-bhv File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/clkDIV.vhd Line: 11
    Info (12023): Found entity 1: CLKDIV File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/clkDIV.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file keyboard_reader/key_decode/keycontrol.vhd
    Info (12022): Found design unit 1: KeyControl-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/KeyControl.vhd Line: 16
    Info (12023): Found entity 1: KeyControl File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/KeyControl.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file keyboard_reader/key_decode/key_decode.vhd
    Info (12022): Found design unit 1: Key_decode-structural File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/Key_decode.vhd Line: 17
    Info (12023): Found entity 1: Key_decode File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/Key_decode.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file keyboard_reader/key_decode/key_scanner/key_scanner.vhd
    Info (12022): Found design unit 1: key_scanner-structural File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/KEY_SCANNER/key_scanner.vhd Line: 21
    Info (12023): Found entity 1: key_scanner File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/KEY_SCANNER/key_scanner.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file keyboard_reader/output_buffer/outputbuffer.vhd
    Info (12022): Found design unit 1: OutputBuffer-structural File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/OUTPUT_BUFFER/OutputBuffer.vhd Line: 17
    Info (12023): Found entity 1: OutputBuffer File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/OUTPUT_BUFFER/OutputBuffer.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file keyboard_reader/output_buffer/outputbuffercontrol.vhd
    Info (12022): Found design unit 1: OutputBufferControl-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/OUTPUT_BUFFER/OutputBufferControl.vhd Line: 17
    Info (12023): Found entity 1: OutputBufferControl File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/OUTPUT_BUFFER/OutputBufferControl.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file keyboard_reader/output_buffer/outputregister.vhd
    Info (12022): Found design unit 1: OutputRegister-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/OUTPUT_BUFFER/OutputRegister.vhd Line: 14
    Info (12023): Found entity 1: OutputRegister File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/OUTPUT_BUFFER/OutputRegister.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file keyboard_reader/ring_buffer/mac.vhd
    Info (12022): Found design unit 1: mac-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/RING_BUFFER/mac.vhd Line: 19
    Info (12023): Found entity 1: mac File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/RING_BUFFER/mac.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file keyboard_reader/ring_buffer/ram.vhd
    Info (12022): Found design unit 1: RAM-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/RING_BUFFER/RAM.vhd Line: 18
    Info (12023): Found entity 1: RAM File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/RING_BUFFER/RAM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file keyboard_reader/ring_buffer/ringbuffer.vhd
    Info (12022): Found design unit 1: RingBuffer-structural File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/RING_BUFFER/RingBuffer.vhd Line: 18
    Info (12023): Found entity 1: RingBuffer File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/RING_BUFFER/RingBuffer.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file keyboard_reader/ring_buffer/ring_buffer_control.vhd
    Info (12022): Found design unit 1: Ring_Buffer_Control-Behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/RING_BUFFER/Ring_Buffer_Control.vhd Line: 16
    Info (12023): Found entity 1: Ring_Buffer_Control File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/RING_BUFFER/Ring_Buffer_Control.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file slcdc/slcdc.vhd
    Info (12022): Found design unit 1: SLCDC-structural File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/SLCDC.vhd Line: 17
    Info (12023): Found entity 1: SLCDC File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/SLCDC.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file slcdc/lcd_dispatcher/lcddispatchercontrol.vhd
    Info (12022): Found design unit 1: LCDDispatcherControl-behavior File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/LCD_dispatcher/LCDDispatcherControl.vhd Line: 18
    Info (12023): Found entity 1: LCDDispatcherControl File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/LCD_dispatcher/LCDDispatcherControl.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file slcdc/lcd_dispatcher/lcd_dispatcher.vhd
    Info (12022): Found design unit 1: LCD_Dispatcher-structural File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/LCD_dispatcher/LCD_Dispatcher.vhd Line: 17
    Info (12023): Found entity 1: LCD_Dispatcher File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/LCD_dispatcher/LCD_Dispatcher.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file slcdc/serial_receiver/parity_checker.vhd
    Info (12022): Found design unit 1: parity_checker-structural File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/parity_checker.vhd Line: 15
    Info (12023): Found entity 1: parity_checker File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/parity_checker.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file slcdc/serial_receiver/receiver_controler.vhd
    Info (12022): Found design unit 1: receiver_controler-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/receiver_controler.vhd Line: 22
    Info (12023): Found entity 1: receiver_controler File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/receiver_controler.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file slcdc/serial_receiver/serial_receiver.vhd
    Info (12022): Found design unit 1: serial_receiver-structural File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/serial_receiver.vhd Line: 18
    Info (12023): Found entity 1: serial_receiver File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/serial_receiver.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file slcdc/serial_receiver/serial_test.vhd
    Info (12022): Found design unit 1: serial_test-logic File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/serial_test.vhd Line: 15
    Info (12023): Found entity 1: serial_test File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/serial_test.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file slcdc/serial_receiver/shiftregisterserialreceiver.vhd
    Info (12022): Found design unit 1: ShiftRegisterSerialReceiver-structural File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/ShiftRegisterSerialReceiver.vhd Line: 13
    Info (12023): Found entity 1: ShiftRegisterSerialReceiver File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/ShiftRegisterSerialReceiver.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file src/src.vhd
    Info (12022): Found design unit 1: SRC-structural File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/SRC.vhd Line: 17
    Info (12023): Found entity 1: SRC File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/SRC.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file src/roulette_dispatcher/roulettedispatchercontrol.vhd
    Info (12022): Found design unit 1: rouletteDispatcherControl-behavior File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_dispatcher/rouletteDispatcherControl.vhd Line: 18
    Info (12023): Found entity 1: rouletteDispatcherControl File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_dispatcher/rouletteDispatcherControl.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/roulette_dispatcher/roulette_dispatcher.vhd
    Info (12022): Found design unit 1: roulette_dispatcher-structural File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_dispatcher/roulette_dispatcher.vhd Line: 17
    Info (12023): Found entity 1: roulette_dispatcher File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_dispatcher/roulette_dispatcher.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file src/roulette_serial/receiver_controler_roulette.vhd
    Info (12022): Found design unit 1: receiver_controler_roulette-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_serial/receiver_controler_roulette.vhd Line: 22
    Info (12023): Found entity 1: receiver_controler_roulette File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_serial/receiver_controler_roulette.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file src/roulette_serial/roulette_serial_test.vhd
    Info (12022): Found design unit 1: roulette_serial_test-logic File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_serial/roulette_serial_test.vhd Line: 15
    Info (12023): Found entity 1: roulette_serial_test File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_serial/roulette_serial_test.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file src/roulette_serial/roulette_shiftregister.vhd
    Info (12022): Found design unit 1: roulette_shiftRegister-structural File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_serial/roulette_shiftRegister.vhd Line: 14
    Info (12023): Found entity 1: roulette_shiftRegister File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_serial/roulette_shiftRegister.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file src/roulette_serial/serial_receiver_roulette.vhd
    Info (12022): Found design unit 1: serial_receiver_roulette-structural File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_serial/serial_receiver_roulette.vhd Line: 18
    Info (12023): Found entity 1: serial_receiver_roulette File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_serial/serial_receiver_roulette.vhd Line: 4
Info (12127): Elaborating entity "SLCDC_test" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at SLCDC_test.vhd(37): used implicit default value for signal "signalInput" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC_test.vhd Line: 37
Info (12128): Elaborating entity "UsbPort" for hierarchy "UsbPort:U1" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC_test.vhd Line: 42
Info (12128): Elaborating entity "sld_virtual_jtag" for hierarchy "UsbPort:U1|sld_virtual_jtag:b2v_inst" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/UsbPort.vhd Line: 80
Info (12130): Elaborated megafunction instantiation "UsbPort:U1|sld_virtual_jtag:b2v_inst" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/UsbPort.vhd Line: 80
Info (12133): Instantiated megafunction "UsbPort:U1|sld_virtual_jtag:b2v_inst" with the following parameter: File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/UsbPort.vhd Line: 80
    Info (12134): Parameter "lpm_type" = "sld_virtual_jtag"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "8"
    Info (12134): Parameter "sld_sim_action" = "UNUSED"
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "UsbPort:U1|sld_virtual_jtag:b2v_inst|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 152
Info (12131): Elaborated megafunction instantiation "UsbPort:U1|sld_virtual_jtag:b2v_inst|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst", which is child of megafunction instantiation "UsbPort:U1|sld_virtual_jtag:b2v_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 152
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "UsbPort:U1|sld_virtual_jtag:b2v_inst|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "UsbPort:U1|sld_virtual_jtag:b2v_inst|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "UsbPort:U1|sld_virtual_jtag:b2v_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "UsbPort:U1|sld_virtual_jtag:b2v_inst|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "UsbPort:U1|sld_virtual_jtag:b2v_inst|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "SLCDC" for hierarchy "SLCDC:U2" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC_test.vhd Line: 48
Info (12128): Elaborating entity "serial_receiver" for hierarchy "SLCDC:U2|serial_receiver:ReceiverInst" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/SLCDC.vhd Line: 54
Info (12128): Elaborating entity "ShiftRegisterSerialReceiver" for hierarchy "SLCDC:U2|serial_receiver:ReceiverInst|ShiftRegisterSerialReceiver:ShiftReg" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/serial_receiver.vhd Line: 78
Info (12128): Elaborating entity "FFD" for hierarchy "SLCDC:U2|serial_receiver:ReceiverInst|ShiftRegisterSerialReceiver:ShiftReg|FFD:FFD0" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/ShiftRegisterSerialReceiver.vhd Line: 33
Info (12128): Elaborating entity "parity_checker" for hierarchy "SLCDC:U2|serial_receiver:ReceiverInst|parity_checker:ParityCheck" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/serial_receiver.vhd Line: 88
Info (12128): Elaborating entity "counter_3bits" for hierarchy "SLCDC:U2|serial_receiver:ReceiverInst|counter_3bits:Counter3bit" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/serial_receiver.vhd Line: 97
Info (12128): Elaborating entity "adder_3bits" for hierarchy "SLCDC:U2|serial_receiver:ReceiverInst|counter_3bits:Counter3bit|adder_3bits:instance_adder_3bits" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/COUNTERS/counter_3bits.vhd Line: 56
Info (12128): Elaborating entity "full_adder" for hierarchy "SLCDC:U2|serial_receiver:ReceiverInst|counter_3bits:Counter3bit|adder_3bits:instance_adder_3bits|full_adder:full_adder_0" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/ADDERS/adder_3bits.vhd Line: 40
Info (12128): Elaborating entity "half_adder" for hierarchy "SLCDC:U2|serial_receiver:ReceiverInst|counter_3bits:Counter3bit|adder_3bits:instance_adder_3bits|full_adder:full_adder_0|half_adder:instance_half_adder_1" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/ADDERS/full_adder.vhd Line: 48
Info (12128): Elaborating entity "register_3bits" for hierarchy "SLCDC:U2|serial_receiver:ReceiverInst|counter_3bits:Counter3bit|register_3bits:instance_registry_3bits" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/COUNTERS/counter_3bits.vhd Line: 68
Info (12128): Elaborating entity "receiver_controler" for hierarchy "SLCDC:U2|serial_receiver:ReceiverInst|receiver_controler:Controller" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/serial_receiver.vhd Line: 115
Warning (10036): Verilog HDL or VHDL warning at receiver_controler.vhd(26): object "state_number" assigned a value but never read File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/receiver_controler.vhd Line: 26
Info (12128): Elaborating entity "LCD_Dispatcher" for hierarchy "SLCDC:U2|LCD_Dispatcher:DispatcherInst" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/SLCDC.vhd Line: 67
Info (12128): Elaborating entity "LCDDispatcherControl" for hierarchy "SLCDC:U2|LCD_Dispatcher:DispatcherInst|LCDDispatcherControl:control_unit" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/LCD_dispatcher/LCD_Dispatcher.vhd Line: 51
Info (12128): Elaborating entity "counter_4bits" for hierarchy "SLCDC:U2|LCD_Dispatcher:DispatcherInst|counter_4bits:counter_unit" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/LCD_dispatcher/LCD_Dispatcher.vhd Line: 63
Info (12128): Elaborating entity "adder_4bits" for hierarchy "SLCDC:U2|LCD_Dispatcher:DispatcherInst|counter_4bits:counter_unit|adder_4bits:instance_adder_4bits" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/COUNTERS/counter_4bits.vhd Line: 43
Info (12128): Elaborating entity "register_4bits" for hierarchy "SLCDC:U2|LCD_Dispatcher:DispatcherInst|counter_4bits:counter_unit|register_4bits:instance_register_4bits" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/COMMON/COUNTERS/counter_4bits.vhd Line: 53
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.06.03.12:26:10 Progress: Loading sld86bd74f0/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld86bd74f0/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/db/ip/sld86bd74f0/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld86bd74f0/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/db/ip/sld86bd74f0/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld86bd74f0/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/db/ip/sld86bd74f0/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld86bd74f0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/db/ip/sld86bd74f0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld86bd74f0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/db/ip/sld86bd74f0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/db/ip/sld86bd74f0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld86bd74f0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/db/ip/sld86bd74f0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (284007): State machine "|SLCDC_test|SLCDC:U2|LCD_Dispatcher:DispatcherInst|LCDDispatcherControl:control_unit|currentState" will be implemented as a safe state machine. File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/LCD_dispatcher/LCDDispatcherControl.vhd Line: 21
Info (284007): State machine "|SLCDC_test|SLCDC:U2|serial_receiver:ReceiverInst|receiver_controler:Controller|CurrentState" will be implemented as a safe state machine. File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/receiver_controler.vhd Line: 25
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (20013): Ignored 24 assignments for entity "testeSerial" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity testeSerial -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity testeSerial -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity testeSerial -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity testeSerial -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity testeSerial -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity testeSerial -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity testeSerial -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity testeSerial -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity testeSerial -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity testeSerial -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity testeSerial -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity testeSerial -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity testeSerial -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity testeSerial -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity testeSerial -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity testeSerial -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity testeSerial -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity testeSerial -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity testeSerial -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity testeSerial -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity testeSerial -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity testeSerial -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity testeSerial -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity testeSerial -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 202 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 12 output pins
    Info (21061): Implemented 184 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 4875 megabytes
    Info: Processing ended: Tue Jun 03 12:26:20 2025
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:39


