<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p764" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_764{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_764{left:629px;bottom:48px;letter-spacing:-0.1px;word-spacing:-0.31px;}
#t3_764{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_764{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_764{left:96px;bottom:1038px;}
#t6_764{left:124px;bottom:1038px;letter-spacing:0.13px;word-spacing:-1.1px;}
#t7_764{left:392px;bottom:1038px;letter-spacing:0.12px;word-spacing:-1.12px;}
#t8_764{left:124px;bottom:1017px;letter-spacing:0.12px;word-spacing:-0.91px;}
#t9_764{left:124px;bottom:996px;letter-spacing:0.13px;word-spacing:-0.46px;}
#ta_764{left:530px;bottom:996px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tb_764{left:802px;bottom:996px;letter-spacing:0.09px;}
#tc_764{left:124px;bottom:974px;letter-spacing:0.09px;word-spacing:-0.39px;}
#td_764{left:446px;bottom:974px;letter-spacing:0.12px;word-spacing:-0.45px;}
#te_764{left:96px;bottom:947px;}
#tf_764{left:124px;bottom:947px;letter-spacing:0.14px;}
#tg_764{left:175px;bottom:947px;letter-spacing:0.13px;word-spacing:-0.48px;}
#th_764{left:124px;bottom:925px;letter-spacing:0.12px;word-spacing:-0.73px;}
#ti_764{left:124px;bottom:904px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tj_764{left:96px;bottom:876px;}
#tk_764{left:124px;bottom:876px;letter-spacing:0.04px;}
#tl_764{left:189px;bottom:876px;letter-spacing:0.12px;word-spacing:-0.48px;}
#tm_764{left:124px;bottom:855px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tn_764{left:124px;bottom:834px;letter-spacing:0.13px;word-spacing:-0.46px;}
#to_764{left:124px;bottom:812px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tp_764{left:124px;bottom:791px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tq_764{left:96px;bottom:763px;}
#tr_764{left:124px;bottom:763px;letter-spacing:0.2px;}
#ts_764{left:180px;bottom:763px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tt_764{left:124px;bottom:742px;letter-spacing:0.14px;word-spacing:-0.48px;}
#tu_764{left:124px;bottom:720px;letter-spacing:0.12px;}
#tv_764{left:96px;bottom:693px;}
#tw_764{left:124px;bottom:693px;letter-spacing:0.18px;}
#tx_764{left:158px;bottom:693px;letter-spacing:0.12px;word-spacing:-0.47px;}
#ty_764{left:124px;bottom:672px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tz_764{left:124px;bottom:650px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t10_764{left:124px;bottom:629px;letter-spacing:0.12px;word-spacing:-0.48px;}
#t11_764{left:124px;bottom:607px;letter-spacing:0.06px;word-spacing:-0.37px;}
#t12_764{left:96px;bottom:580px;}
#t13_764{left:124px;bottom:580px;letter-spacing:0.19px;}
#t14_764{left:159px;bottom:580px;letter-spacing:0.12px;word-spacing:-0.57px;}
#t15_764{left:124px;bottom:558px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t16_764{left:124px;bottom:537px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t17_764{left:124px;bottom:516px;letter-spacing:0.08px;word-spacing:-0.4px;}
#t18_764{left:124px;bottom:494px;letter-spacing:-0.02px;}
#t19_764{left:96px;bottom:467px;}
#t1a_764{left:124px;bottom:467px;letter-spacing:0.12px;}
#t1b_764{left:183px;bottom:467px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t1c_764{left:124px;bottom:445px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1d_764{left:348px;bottom:445px;}
#t1e_764{left:353px;bottom:445px;letter-spacing:0.12px;word-spacing:-0.48px;}
#t1f_764{left:124px;bottom:424px;letter-spacing:0.28px;}
#t1g_764{left:152px;bottom:424px;}
#t1h_764{left:157px;bottom:424px;letter-spacing:0.14px;word-spacing:-0.46px;}
#t1i_764{left:96px;bottom:397px;}
#t1j_764{left:124px;bottom:397px;letter-spacing:0.18px;}
#t1k_764{left:178px;bottom:397px;letter-spacing:0.12px;word-spacing:-0.48px;}
#t1l_764{left:124px;bottom:375px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1m_764{left:638px;bottom:375px;}
#t1n_764{left:643px;bottom:375px;letter-spacing:0.15px;word-spacing:-0.64px;}
#t1o_764{left:124px;bottom:354px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1p_764{left:445px;bottom:354px;}
#t1q_764{left:450px;bottom:354px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1r_764{left:96px;bottom:326px;}
#t1s_764{left:124px;bottom:326px;letter-spacing:0.19px;}
#t1t_764{left:147px;bottom:326px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t1u_764{left:124px;bottom:305px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1v_764{left:495px;bottom:305px;}
#t1w_764{left:500px;bottom:305px;letter-spacing:0.14px;word-spacing:-0.46px;}
#t1x_764{left:725px;bottom:305px;}
#t1y_764{left:730px;bottom:305px;letter-spacing:0.05px;word-spacing:-0.37px;}
#t1z_764{left:124px;bottom:283px;letter-spacing:0.14px;word-spacing:-0.49px;}
#t20_764{left:96px;bottom:256px;}
#t21_764{left:124px;bottom:256px;letter-spacing:0.19px;}
#t22_764{left:149px;bottom:256px;letter-spacing:0.11px;word-spacing:-0.93px;}
#t23_764{left:124px;bottom:235px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t24_764{left:124px;bottom:213px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t25_764{left:124px;bottom:192px;letter-spacing:0.13px;word-spacing:-0.43px;}
#t26_764{left:96px;bottom:164px;}
#t27_764{left:124px;bottom:164px;letter-spacing:0.19px;}
#t28_764{left:171px;bottom:164px;letter-spacing:0.07px;word-spacing:-0.43px;}
#t29_764{left:124px;bottom:143px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t2a_764{left:516px;bottom:143px;}
#t2b_764{left:521px;bottom:143px;letter-spacing:0.03px;word-spacing:-0.35px;}
#t2c_764{left:124px;bottom:121px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t2d_764{left:458px;bottom:121px;}
#t2e_764{left:463px;bottom:121px;letter-spacing:-0.07px;word-spacing:-0.23px;}
#t2f_764{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_764{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_764{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_764{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s4_764{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s5_764{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_764{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts764" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg764Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg764" style="-webkit-user-select: none;"><object width="935" height="1210" data="764/764.svg" type="image/svg+xml" id="pdf764" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_764" class="t s1_764">309 </span><span id="t2_764" class="t s2_764">Machine Check Architecture </span>
<span id="t3_764" class="t s1_764">AMD64 Technology </span><span id="t4_764" class="t s1_764">24593—Rev. 3.41—June 2023 </span>
<span id="t5_764" class="t s3_764">• </span><span id="t6_764" class="t s4_764">Implementation-specific Information</span><span id="t7_764" class="t s5_764">—Bits 56, 54:45, 42:32. These bit ranges hold model-specific </span>
<span id="t8_764" class="t s5_764">error information. Software should not rely on the field definitions in these ranges being consistent </span>
<span id="t9_764" class="t s5_764">between processor implementations. For details see the </span><span id="ta_764" class="t s4_764">BIOS and Kernel Developer’s Guide </span><span id="tb_764" class="t s5_764">or </span>
<span id="tc_764" class="t s4_764">Processor Programming Reference Manual </span><span id="td_764" class="t s5_764">for desired implementations of the architecture. </span>
<span id="te_764" class="t s3_764">• </span><span id="tf_764" class="t s4_764">Poison</span><span id="tg_764" class="t s5_764">—Bit 43. When set to 1, this bit indicates that the uncorrected error condition being </span>
<span id="th_764" class="t s5_764">reported is due to the attempted use of data that was previous detected as in error (and could not be </span>
<span id="ti_764" class="t s5_764">corrected) and marked as known-bad. </span>
<span id="tj_764" class="t s3_764">• </span><span id="tk_764" class="t s4_764">Deferred</span><span id="tl_764" class="t s5_764">—Bit 44. When set to 1, this bit indicates that hardware has determined that the error </span>
<span id="tm_764" class="t s5_764">condition being logged has not affected the execution of any instruction stream and that action by </span>
<span id="tn_764" class="t s5_764">system software to prevent or correct an error is not required. No machine-check exception is </span>
<span id="to_764" class="t s5_764">signaled. Hardware will monitor the error and log an uncorrected error when the execution of any </span>
<span id="tp_764" class="t s5_764">thread of execution is impacted. </span>
<span id="tq_764" class="t s3_764">• </span><span id="tr_764" class="t s4_764">SYNDV</span><span id="ts_764" class="t s5_764">—Bit 53. When set to 1, this bit indicates that the contents of the corresponding syndrome </span>
<span id="tt_764" class="t s5_764">register (MCA_SYND) are valid. When this bit is cleared, the contents of MCA_SYND are not </span>
<span id="tu_764" class="t s5_764">valid. </span>
<span id="tv_764" class="t s3_764">• </span><span id="tw_764" class="t s4_764">TCC</span><span id="tx_764" class="t s5_764">—Bit 55. When set to 1, this bit indicates that the hardware context of the process thread to </span>
<span id="ty_764" class="t s5_764">which the error was reported may have been corrupted. Continued operation of the thread may </span>
<span id="tz_764" class="t s5_764">have unpredictable results. When this bit is cleared, the hardware context of the process thread to </span>
<span id="t10_764" class="t s5_764">which the error was reported is not corrupted and recovery of the process thread is possible. This </span>
<span id="t11_764" class="t s5_764">bit is only meaningful when MCA_STATUS[PCC]=0. </span>
<span id="t12_764" class="t s3_764">• </span><span id="t13_764" class="t s4_764">PCC</span><span id="t14_764" class="t s5_764">—Bit 57. When set to 1, this bit indicates that the processor state is likely to be corrupt due to </span>
<span id="t15_764" class="t s5_764">an uncorrected error. In this case, it is possible that software cannot reliably continue execution. </span>
<span id="t16_764" class="t s5_764">When this bit is cleared, the processor state is not corrupted and recovery is still possible. If the </span>
<span id="t17_764" class="t s5_764">PCC bit is set in any error bank, the processor will clear RIPV and EIPV in the MCG_STATUS </span>
<span id="t18_764" class="t s5_764">register. </span>
<span id="t19_764" class="t s3_764">• </span><span id="t1a_764" class="t s4_764">ADDRV</span><span id="t1b_764" class="t s5_764">—Bit 58. When set to 1, this bit indicates that the contents of the corresponding error- </span>
<span id="t1c_764" class="t s5_764">reporting address register (MC</span><span id="t1d_764" class="t s4_764">i</span><span id="t1e_764" class="t s5_764">_ADDR) are valid. When this bit is cleared, the contents of </span>
<span id="t1f_764" class="t s5_764">MC</span><span id="t1g_764" class="t s4_764">i</span><span id="t1h_764" class="t s5_764">_ADDR are not valid. </span>
<span id="t1i_764" class="t s3_764">• </span><span id="t1j_764" class="t s4_764">MISCV</span><span id="t1k_764" class="t s5_764">—Bit 59. When set to 1, this bit indicates that additional information about the error is </span>
<span id="t1l_764" class="t s5_764">saved in the corresponding error-reporting miscellaneous register (MC</span><span id="t1m_764" class="t s4_764">i</span><span id="t1n_764" class="t s5_764">_MISC0). When cleared, </span>
<span id="t1o_764" class="t s5_764">this bit indicates that the contents of the MC</span><span id="t1p_764" class="t s4_764">i</span><span id="t1q_764" class="t s5_764">_MISC0 register are not valid. </span>
<span id="t1r_764" class="t s3_764">• </span><span id="t1s_764" class="t s4_764">EN</span><span id="t1t_764" class="t s5_764">—Bit 60. When set to 1, this bit indicates that the error condition is enabled in the </span>
<span id="t1u_764" class="t s5_764">corresponding error-reporting control register (MC</span><span id="t1v_764" class="t s4_764">i</span><span id="t1w_764" class="t s5_764">_CTL). Errors disabled by MC</span><span id="t1x_764" class="t s4_764">i</span><span id="t1y_764" class="t s5_764">_CTL do not </span>
<span id="t1z_764" class="t s5_764">cause a machine-check exception. </span>
<span id="t20_764" class="t s3_764">• </span><span id="t21_764" class="t s4_764">UC</span><span id="t22_764" class="t s5_764">—Bit 61. When set to 1, this bit indicates that the logged error status is for an uncorrected error. </span>
<span id="t23_764" class="t s5_764">When cleared, the error class is determined by looking at the Deferred bit; the error is a Corrected </span>
<span id="t24_764" class="t s5_764">error if the Deferred bit is clear or a Deferred error if the Deferred bit is set. (See Section 9.1.2, </span>
<span id="t25_764" class="t s5_764">“Error Detection, Logging, and Reporting,” on page 296, for more detail on these error classes.) </span>
<span id="t26_764" class="t s3_764">• </span><span id="t27_764" class="t s4_764">OVER</span><span id="t28_764" class="t s5_764">—Bit 62. This bit is set to 1 by the processor if the VAL bit is already set to 1 as the </span>
<span id="t29_764" class="t s5_764">processor attempts to write error information into MC</span><span id="t2a_764" class="t s4_764">i</span><span id="t2b_764" class="t s5_764">_STATUS. In this situation, the machine- </span>
<span id="t2c_764" class="t s5_764">check mechanism handles the contents of MC</span><span id="t2d_764" class="t s4_764">i</span><span id="t2e_764" class="t s5_764">_STATUS as follows: </span>
<span id="t2f_764" class="t s6_764">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
