Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Apr 12 14:47:49 2025
| Host         : Shri running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file seven_segment_timing_summary_routed.rpt -pb seven_segment_timing_summary_routed.pb -rpx seven_segment_timing_summary_routed.rpx -warn_on_violation
| Design       : seven_segment
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               16          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2228)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6273)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (2228)
---------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 2081 register/latch pins with no clock driven by root clock pin: h/clk_2Hz_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: k/clk_1k_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: l/ctrl_unit/alu_select_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/ins_store_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/ins_store_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/ins_store_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/ins_store_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/ins_store_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/ins_store_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/state_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6273)
---------------------------------------------------
 There are 6273 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.527        0.000                      0                   94        0.104        0.000                      0                   94        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.527        0.000                      0                   94        0.104        0.000                      0                   94        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 h/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 0.704ns (18.155%)  route 3.174ns (81.845%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.565     5.086    h/CLK
    SLICE_X35Y47         FDRE                                         r  h/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  h/counter_reg[11]/Q
                         net (fo=2, routed)           0.854     6.396    h/counter_reg_n_0_[11]
    SLICE_X34Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.520 r  h/counter[25]_i_5/O
                         net (fo=1, routed)           0.897     7.417    h/counter[25]_i_5_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.541 r  h/counter[25]_i_1/O
                         net (fo=27, routed)          1.423     8.964    h/clk_2Hz
    SLICE_X35Y50         FDRE                                         r  h/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.435    14.776    h/CLK
    SLICE_X35Y50         FDRE                                         r  h/counter_reg[21]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    h/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 h/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 0.704ns (18.155%)  route 3.174ns (81.845%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.565     5.086    h/CLK
    SLICE_X35Y47         FDRE                                         r  h/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  h/counter_reg[11]/Q
                         net (fo=2, routed)           0.854     6.396    h/counter_reg_n_0_[11]
    SLICE_X34Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.520 r  h/counter[25]_i_5/O
                         net (fo=1, routed)           0.897     7.417    h/counter[25]_i_5_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.541 r  h/counter[25]_i_1/O
                         net (fo=27, routed)          1.423     8.964    h/clk_2Hz
    SLICE_X35Y50         FDRE                                         r  h/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.435    14.776    h/CLK
    SLICE_X35Y50         FDRE                                         r  h/counter_reg[22]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    h/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 h/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 0.704ns (18.155%)  route 3.174ns (81.845%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.565     5.086    h/CLK
    SLICE_X35Y47         FDRE                                         r  h/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  h/counter_reg[11]/Q
                         net (fo=2, routed)           0.854     6.396    h/counter_reg_n_0_[11]
    SLICE_X34Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.520 r  h/counter[25]_i_5/O
                         net (fo=1, routed)           0.897     7.417    h/counter[25]_i_5_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.541 r  h/counter[25]_i_1/O
                         net (fo=27, routed)          1.423     8.964    h/clk_2Hz
    SLICE_X35Y50         FDRE                                         r  h/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.435    14.776    h/CLK
    SLICE_X35Y50         FDRE                                         r  h/counter_reg[23]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    h/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 h/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 0.704ns (18.155%)  route 3.174ns (81.845%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.565     5.086    h/CLK
    SLICE_X35Y47         FDRE                                         r  h/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  h/counter_reg[11]/Q
                         net (fo=2, routed)           0.854     6.396    h/counter_reg_n_0_[11]
    SLICE_X34Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.520 r  h/counter[25]_i_5/O
                         net (fo=1, routed)           0.897     7.417    h/counter[25]_i_5_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.541 r  h/counter[25]_i_1/O
                         net (fo=27, routed)          1.423     8.964    h/clk_2Hz
    SLICE_X35Y50         FDRE                                         r  h/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.435    14.776    h/CLK
    SLICE_X35Y50         FDRE                                         r  h/counter_reg[24]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    h/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 h/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 0.704ns (18.923%)  route 3.016ns (81.077%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.565     5.086    h/CLK
    SLICE_X35Y47         FDRE                                         r  h/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  h/counter_reg[11]/Q
                         net (fo=2, routed)           0.854     6.396    h/counter_reg_n_0_[11]
    SLICE_X34Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.520 r  h/counter[25]_i_5/O
                         net (fo=1, routed)           0.897     7.417    h/counter[25]_i_5_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.541 r  h/counter[25]_i_1/O
                         net (fo=27, routed)          1.266     8.807    h/clk_2Hz
    SLICE_X35Y51         FDRE                                         r  h/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.435    14.776    h/CLK
    SLICE_X35Y51         FDRE                                         r  h/counter_reg[25]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y51         FDRE (Setup_fdre_C_R)       -0.429    14.491    h/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -8.807    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 h/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 0.704ns (19.632%)  route 2.882ns (80.368%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.565     5.086    h/CLK
    SLICE_X35Y47         FDRE                                         r  h/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  h/counter_reg[11]/Q
                         net (fo=2, routed)           0.854     6.396    h/counter_reg_n_0_[11]
    SLICE_X34Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.520 r  h/counter[25]_i_5/O
                         net (fo=1, routed)           0.897     7.417    h/counter[25]_i_5_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.541 r  h/counter[25]_i_1/O
                         net (fo=27, routed)          1.131     8.672    h/clk_2Hz
    SLICE_X35Y49         FDRE                                         r  h/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    h/CLK
    SLICE_X35Y49         FDRE                                         r  h/counter_reg[17]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.597    h/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 h/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 0.704ns (19.632%)  route 2.882ns (80.368%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.565     5.086    h/CLK
    SLICE_X35Y47         FDRE                                         r  h/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  h/counter_reg[11]/Q
                         net (fo=2, routed)           0.854     6.396    h/counter_reg_n_0_[11]
    SLICE_X34Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.520 r  h/counter[25]_i_5/O
                         net (fo=1, routed)           0.897     7.417    h/counter[25]_i_5_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.541 r  h/counter[25]_i_1/O
                         net (fo=27, routed)          1.131     8.672    h/clk_2Hz
    SLICE_X35Y49         FDRE                                         r  h/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    h/CLK
    SLICE_X35Y49         FDRE                                         r  h/counter_reg[18]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.597    h/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 h/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 0.704ns (19.632%)  route 2.882ns (80.368%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.565     5.086    h/CLK
    SLICE_X35Y47         FDRE                                         r  h/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  h/counter_reg[11]/Q
                         net (fo=2, routed)           0.854     6.396    h/counter_reg_n_0_[11]
    SLICE_X34Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.520 r  h/counter[25]_i_5/O
                         net (fo=1, routed)           0.897     7.417    h/counter[25]_i_5_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.541 r  h/counter[25]_i_1/O
                         net (fo=27, routed)          1.131     8.672    h/clk_2Hz
    SLICE_X35Y49         FDRE                                         r  h/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    h/CLK
    SLICE_X35Y49         FDRE                                         r  h/counter_reg[19]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.597    h/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 h/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 0.704ns (19.632%)  route 2.882ns (80.368%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.565     5.086    h/CLK
    SLICE_X35Y47         FDRE                                         r  h/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  h/counter_reg[11]/Q
                         net (fo=2, routed)           0.854     6.396    h/counter_reg_n_0_[11]
    SLICE_X34Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.520 r  h/counter[25]_i_5/O
                         net (fo=1, routed)           0.897     7.417    h/counter[25]_i_5_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.541 r  h/counter[25]_i_1/O
                         net (fo=27, routed)          1.131     8.672    h/clk_2Hz
    SLICE_X35Y49         FDRE                                         r  h/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    h/CLK
    SLICE_X35Y49         FDRE                                         r  h/counter_reg[20]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.597    h/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 k/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/clk_1k_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 1.014ns (24.848%)  route 3.067ns (75.152%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.571     5.092    k/clk_1k_reg_0
    SLICE_X52Y4          FDRE                                         r  k/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          FDRE (Prop_fdre_C_Q)         0.518     5.610 r  k/counter_reg[14]/Q
                         net (fo=2, routed)           1.006     6.616    k/counter[14]
    SLICE_X53Y3          LUT4 (Prop_lut4_I2_O)        0.124     6.740 f  k/counter[19]_i_5/O
                         net (fo=1, routed)           0.151     6.892    k/counter[19]_i_5_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I5_O)        0.124     7.016 f  k/counter[19]_i_3/O
                         net (fo=1, routed)           0.304     7.320    k/counter[19]_i_3_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I5_O)        0.124     7.444 r  k/counter[19]_i_1/O
                         net (fo=21, routed)          1.605     9.049    k/clk_1k
    SLICE_X52Y17         LUT2 (Prop_lut2_I0_O)        0.124     9.173 r  k/clk_1k_i_1/O
                         net (fo=1, routed)           0.000     9.173    k/clk_1k_i_1_n_0
    SLICE_X52Y17         FDRE                                         r  k/clk_1k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.444    14.785    k/clk_1k_reg_0
    SLICE_X52Y17         FDRE                                         r  k/clk_1k_reg/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X52Y17         FDRE (Setup_fdre_C_D)        0.077    15.101    k/clk_1k_reg
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  5.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 h/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.563     1.446    h/CLK
    SLICE_X35Y49         FDRE                                         r  h/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  h/counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.707    h/counter_reg_n_0_[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  h/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.868    h/counter0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  h/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.922    h/counter0_carry__4_n_7
    SLICE_X35Y50         FDRE                                         r  h/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.829     1.957    h/CLK
    SLICE_X35Y50         FDRE                                         r  h/counter_reg[21]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    h/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 h/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.563     1.446    h/CLK
    SLICE_X35Y49         FDRE                                         r  h/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  h/counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.707    h/counter_reg_n_0_[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  h/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.868    h/counter0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  h/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.933    h/counter0_carry__4_n_5
    SLICE_X35Y50         FDRE                                         r  h/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.829     1.957    h/CLK
    SLICE_X35Y50         FDRE                                         r  h/counter_reg[23]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    h/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 h/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.563     1.446    h/CLK
    SLICE_X35Y49         FDRE                                         r  h/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  h/counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.707    h/counter_reg_n_0_[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  h/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.868    h/counter0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  h/counter0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.958    h/counter0_carry__4_n_6
    SLICE_X35Y50         FDRE                                         r  h/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.829     1.957    h/CLK
    SLICE_X35Y50         FDRE                                         r  h/counter_reg[22]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    h/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 h/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.563     1.446    h/CLK
    SLICE_X35Y49         FDRE                                         r  h/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  h/counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.707    h/counter_reg_n_0_[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  h/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.868    h/counter0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  h/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.958    h/counter0_carry__4_n_4
    SLICE_X35Y50         FDRE                                         r  h/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.829     1.957    h/CLK
    SLICE_X35Y50         FDRE                                         r  h/counter_reg[24]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    h/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 h/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.563     1.446    h/CLK
    SLICE_X35Y49         FDRE                                         r  h/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  h/counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.707    h/counter_reg_n_0_[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  h/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.868    h/counter0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  h/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.907    h/counter0_carry__4_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  h/counter0_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.961    h/counter0_carry__5_n_7
    SLICE_X35Y51         FDRE                                         r  h/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.829     1.957    h/CLK
    SLICE_X35Y51         FDRE                                         r  h/counter_reg[25]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    h/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 k/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.566     1.449    k/clk_1k_reg_0
    SLICE_X53Y3          FDRE                                         r  k/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDRE (Prop_fdre_C_Q)         0.141     1.590 f  k/counter_reg[0]/Q
                         net (fo=3, routed)           0.168     1.758    k/counter[0]
    SLICE_X53Y3          LUT1 (Prop_lut1_I0_O)        0.042     1.800 r  k/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.800    k/counter[0]_i_1__0_n_0
    SLICE_X53Y3          FDRE                                         r  k/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.837     1.964    k/clk_1k_reg_0
    SLICE_X53Y3          FDRE                                         r  k/counter_reg[0]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X53Y3          FDRE (Hold_fdre_C_D)         0.105     1.554    k/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 h/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.563     1.446    h/CLK
    SLICE_X35Y47         FDRE                                         r  h/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  h/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.704    h/counter_reg_n_0_[12]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  h/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.812    h/counter0_carry__1_n_4
    SLICE_X35Y47         FDRE                                         r  h/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.832     1.959    h/CLK
    SLICE_X35Y47         FDRE                                         r  h/counter_reg[12]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.105     1.551    h/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 h/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.563     1.446    h/CLK
    SLICE_X35Y48         FDRE                                         r  h/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  h/counter_reg[16]/Q
                         net (fo=2, routed)           0.117     1.704    h/counter_reg_n_0_[16]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  h/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.812    h/counter0_carry__2_n_4
    SLICE_X35Y48         FDRE                                         r  h/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.832     1.959    h/CLK
    SLICE_X35Y48         FDRE                                         r  h/counter_reg[16]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.105     1.551    h/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 k/clk_1k_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/clk_1k_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.560     1.443    k/clk_1k_reg_0
    SLICE_X52Y17         FDRE                                         r  k/clk_1k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  k/clk_1k_reg/Q
                         net (fo=11, routed)          0.175     1.782    k/CLK
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.045     1.827 r  k/clk_1k_i_1/O
                         net (fo=1, routed)           0.000     1.827    k/clk_1k_i_1_n_0
    SLICE_X52Y17         FDRE                                         r  k/clk_1k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.829     1.956    k/clk_1k_reg_0
    SLICE_X52Y17         FDRE                                         r  k/clk_1k_reg/C
                         clock pessimism             -0.513     1.443    
    SLICE_X52Y17         FDRE (Hold_fdre_C_D)         0.120     1.563    k/clk_1k_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 h/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    h/CLK
    SLICE_X35Y45         FDRE                                         r  h/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  h/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.706    h/counter_reg_n_0_[4]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  h/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.814    h/counter0_carry_n_4
    SLICE_X35Y45         FDRE                                         r  h/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.831     1.958    h/CLK
    SLICE_X35Y45         FDRE                                         r  h/counter_reg[4]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.550    h/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   h/clk_2Hz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   h/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   h/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   h/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   h/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   h/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   h/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   h/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   h/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   h/clk_2Hz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   h/clk_2Hz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   h/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   h/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   h/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   h/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   h/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   h/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   h/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   h/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   h/clk_2Hz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   h/clk_2Hz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   h/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   h/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   h/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   h/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   h/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   h/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   h/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   h/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6284 Endpoints
Min Delay          6284 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 l/ctrl_unit/PC_mux_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            l/mem/rd_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.748ns  (logic 1.949ns (14.177%)  route 11.799ns (85.823%))
  Logic Levels:           8  (LDPE=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         LDPE                         0.000     0.000 r  l/ctrl_unit/PC_mux_reg[1]/G
    SLICE_X48Y29         LDPE (EnToQ_ldpe_G_Q)        0.559     0.559 r  l/ctrl_unit/PC_mux_reg[1]/Q
                         net (fo=20, routed)          1.765     2.324    l/ctrl_unit/ins_store_reg[4]_0[1]
    SLICE_X53Y25         LUT5 (Prop_lut5_I1_O)        0.152     2.476 r  l/ctrl_unit/rd_data[2]_i_15/O
                         net (fo=65, routed)          6.691     9.166    l/mem/rd_data[2]_i_28_1
    SLICE_X51Y5          LUT6 (Prop_lut6_I4_O)        0.332     9.498 r  l/mem/rd_data[2]_i_66/O
                         net (fo=1, routed)           1.400    10.898    l/mem/rd_data[2]_i_66_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.124    11.022 r  l/mem/rd_data[2]_i_29/O
                         net (fo=1, routed)           0.000    11.022    l/mem/rd_data[2]_i_29_n_0
    SLICE_X60Y8          MUXF7 (Prop_muxf7_I0_O)      0.241    11.263 r  l/mem/rd_data_reg[2]_i_18/O
                         net (fo=1, routed)           0.000    11.263    l/mem/rd_data_reg[2]_i_18_n_0
    SLICE_X60Y8          MUXF8 (Prop_muxf8_I0_O)      0.098    11.361 r  l/mem/rd_data_reg[2]_i_11/O
                         net (fo=1, routed)           1.278    12.640    l/mem/rd_data_reg[2]_i_11_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.319    12.959 r  l/mem/rd_data[2]_i_4/O
                         net (fo=1, routed)           0.665    13.624    l/ctrl_unit/rd_data_reg[2]_1
    SLICE_X51Y19         LUT5 (Prop_lut5_I4_O)        0.124    13.748 r  l/ctrl_unit/rd_data[2]_i_1/O
                         net (fo=1, routed)           0.000    13.748    l/mem/rd_data_reg[7]_10[2]
    SLICE_X51Y19         FDCE                                         r  l/mem/rd_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/accu/accu_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            l/mem/rd_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.481ns  (logic 1.636ns (12.136%)  route 11.845ns (87.864%))
  Logic Levels:           8  (FDCE=1 LUT6=5 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDCE                         0.000     0.000 r  l/accu/accu_out_reg[1]/C
    SLICE_X46Y30         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  l/accu/accu_out_reg[1]/Q
                         net (fo=20, routed)          1.854     2.372    l/program_counter/PC_out_reg[7]_3[0]
    SLICE_X51Y23         LUT6 (Prop_lut6_I3_O)        0.124     2.496 r  l/program_counter/rd_data[3]_i_15/O
                         net (fo=65, routed)          7.686    10.182    l/mem/rd_data[3]_i_28_0
    SLICE_X38Y12         LUT6 (Prop_lut6_I2_O)        0.124    10.306 r  l/mem/rd_data[3]_i_59/O
                         net (fo=1, routed)           0.629    10.935    l/mem/rd_data[3]_i_59_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124    11.059 r  l/mem/rd_data[3]_i_27/O
                         net (fo=1, routed)           0.000    11.059    l/mem/rd_data[3]_i_27_n_0
    SLICE_X40Y6          MUXF7 (Prop_muxf7_I0_O)      0.212    11.271 r  l/mem/rd_data_reg[3]_i_17/O
                         net (fo=1, routed)           0.000    11.271    l/mem/rd_data_reg[3]_i_17_n_0
    SLICE_X40Y6          MUXF8 (Prop_muxf8_I1_O)      0.094    11.365 r  l/mem/rd_data_reg[3]_i_10/O
                         net (fo=1, routed)           1.224    12.589    l/mem/rd_data_reg[3]_i_10_n_0
    SLICE_X52Y18         LUT6 (Prop_lut6_I0_O)        0.316    12.905 r  l/mem/rd_data[3]_i_4/O
                         net (fo=1, routed)           0.452    13.357    l/program_counter/rd_data_reg[3]_2
    SLICE_X52Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.481 r  l/program_counter/rd_data[3]_i_1/O
                         net (fo=1, routed)           0.000    13.481    l/mem/rd_data_reg[7]_10[3]
    SLICE_X52Y18         FDCE                                         r  l/mem/rd_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/ctrl_unit/PC_mux_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            l/mem/rd_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.292ns  (logic 1.677ns (12.617%)  route 11.615ns (87.383%))
  Logic Levels:           8  (LDPE=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         LDPE                         0.000     0.000 r  l/ctrl_unit/PC_mux_reg[1]/G
    SLICE_X48Y29         LDPE (EnToQ_ldpe_G_Q)        0.559     0.559 r  l/ctrl_unit/PC_mux_reg[1]/Q
                         net (fo=20, routed)          1.528     2.087    l/ctrl_unit/ins_store_reg[4]_0[1]
    SLICE_X53Y25         LUT5 (Prop_lut5_I1_O)        0.124     2.211 r  l/ctrl_unit/rd_data[6]_i_15/O
                         net (fo=130, routed)         6.456     8.667    l/mem/rd_data[4]_i_25_1
    SLICE_X35Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.791 r  l/mem/rd_data[6]_i_61/O
                         net (fo=1, routed)           1.045     9.836    l/mem/rd_data[6]_i_61_n_0
    SLICE_X39Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.960 r  l/mem/rd_data[6]_i_28/O
                         net (fo=1, routed)           0.000     9.960    l/mem/rd_data[6]_i_28_n_0
    SLICE_X39Y6          MUXF7 (Prop_muxf7_I0_O)      0.212    10.172 r  l/mem/rd_data_reg[6]_i_18/O
                         net (fo=1, routed)           0.000    10.172    l/mem/rd_data_reg[6]_i_18_n_0
    SLICE_X39Y6          MUXF8 (Prop_muxf8_I1_O)      0.094    10.266 r  l/mem/rd_data_reg[6]_i_11/O
                         net (fo=1, routed)           1.837    12.103    l/mem/rd_data_reg[6]_i_11_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.316    12.419 r  l/mem/rd_data[6]_i_4/O
                         net (fo=1, routed)           0.161    12.580    l/program_counter/rd_data_reg[6]_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I5_O)        0.124    12.704 r  l/program_counter/rd_data[6]_i_1/O
                         net (fo=1, routed)           0.587    13.292    l/mem/rd_data_reg[7]_10[6]
    SLICE_X54Y22         FDCE                                         r  l/mem/rd_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/ctrl_unit/PC_mux_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            l/mem/rd_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.239ns  (logic 1.677ns (12.667%)  route 11.562ns (87.333%))
  Logic Levels:           8  (LDPE=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         LDPE                         0.000     0.000 r  l/ctrl_unit/PC_mux_reg[1]/G
    SLICE_X48Y29         LDPE (EnToQ_ldpe_G_Q)        0.559     0.559 r  l/ctrl_unit/PC_mux_reg[1]/Q
                         net (fo=20, routed)          1.528     2.087    l/ctrl_unit/ins_store_reg[4]_0[1]
    SLICE_X53Y25         LUT5 (Prop_lut5_I1_O)        0.124     2.211 r  l/ctrl_unit/rd_data[6]_i_15/O
                         net (fo=130, routed)         6.145     8.356    l/mem/rd_data[4]_i_25_1
    SLICE_X35Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.480 r  l/mem/rd_data[4]_i_57/O
                         net (fo=1, routed)           1.300     9.780    l/mem/rd_data[4]_i_57_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.904 r  l/mem/rd_data[4]_i_24/O
                         net (fo=1, routed)           0.000     9.904    l/mem/rd_data[4]_i_24_n_0
    SLICE_X40Y8          MUXF7 (Prop_muxf7_I0_O)      0.212    10.116 r  l/mem/rd_data_reg[4]_i_14/O
                         net (fo=1, routed)           0.000    10.116    l/mem/rd_data_reg[4]_i_14_n_0
    SLICE_X40Y8          MUXF8 (Prop_muxf8_I1_O)      0.094    10.210 r  l/mem/rd_data_reg[4]_i_9/O
                         net (fo=1, routed)           1.754    11.964    l/mem/rd_data_reg[4]_i_9_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.316    12.280 r  l/mem/rd_data[4]_i_4/O
                         net (fo=1, routed)           0.503    12.783    l/ctrl_unit/rd_data_reg[4]_1
    SLICE_X52Y22         LUT5 (Prop_lut5_I4_O)        0.124    12.907 r  l/ctrl_unit/rd_data[4]_i_1/O
                         net (fo=1, routed)           0.332    13.239    l/mem/rd_data_reg[7]_10[4]
    SLICE_X52Y22         FDCE                                         r  l/mem/rd_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/ctrl_unit/PC_mux_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            l/mem/rd_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.205ns  (logic 1.873ns (14.184%)  route 11.332ns (85.816%))
  Logic Levels:           8  (LDPE=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         LDPE                         0.000     0.000 r  l/ctrl_unit/PC_mux_reg[1]/G
    SLICE_X48Y29         LDPE (EnToQ_ldpe_G_Q)        0.559     0.559 r  l/ctrl_unit/PC_mux_reg[1]/Q
                         net (fo=20, routed)          1.528     2.087    l/ctrl_unit/ins_store_reg[4]_0[1]
    SLICE_X53Y25         LUT5 (Prop_lut5_I1_O)        0.118     2.205 r  l/ctrl_unit/PC_out[0]_i_1/O
                         net (fo=66, routed)          7.032     9.237    l/mem/rd_data[0]_i_27_1
    SLICE_X62Y4          LUT6 (Prop_lut6_I4_O)        0.326     9.563 r  l/mem/rd_data[0]_i_74/O
                         net (fo=1, routed)           0.991    10.553    l/mem/rd_data[0]_i_74_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I3_O)        0.124    10.677 r  l/mem/rd_data[0]_i_30/O
                         net (fo=1, routed)           0.000    10.677    l/mem/rd_data[0]_i_30_n_0
    SLICE_X58Y7          MUXF7 (Prop_muxf7_I0_O)      0.212    10.889 r  l/mem/rd_data_reg[0]_i_18/O
                         net (fo=1, routed)           0.000    10.889    l/mem/rd_data_reg[0]_i_18_n_0
    SLICE_X58Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    10.983 r  l/mem/rd_data_reg[0]_i_11/O
                         net (fo=1, routed)           1.630    12.613    l/mem/rd_data_reg[0]_i_11_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.316    12.929 r  l/mem/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.151    13.081    l/ctrl_unit/rd_data_reg[0]_1
    SLICE_X51Y19         LUT5 (Prop_lut5_I4_O)        0.124    13.205 r  l/ctrl_unit/rd_data[0]_i_1/O
                         net (fo=1, routed)           0.000    13.205    l/mem/rd_data_reg[7]_10[0]
    SLICE_X51Y19         FDCE                                         r  l/mem/rd_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            l/accu/accu_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.946ns  (logic 2.075ns (16.027%)  route 10.871ns (83.973%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=2101, routed)        9.329    10.782    l/ctrl_unit/reset_IBUF
    SLICE_X46Y30         LUT2 (Prop_lut2_I1_O)        0.150    10.932 r  l/ctrl_unit/c_reg_i_2/O
                         net (fo=5, routed)           0.956    11.888    l/ctrl_unit/reset
    SLICE_X45Y30         LUT6 (Prop_lut6_I0_O)        0.348    12.236 r  l/ctrl_unit/accu_out[1]_i_2/O
                         net (fo=1, routed)           0.586    12.822    l/ctrl_unit/accu_out[1]_i_2_n_0
    SLICE_X46Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.946 r  l/ctrl_unit/accu_out[1]_i_1/O
                         net (fo=1, routed)           0.000    12.946    l/accu/accu_out_reg[7]_11[1]
    SLICE_X46Y30         FDCE                                         r  l/accu/accu_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            l/accu/accu_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.802ns  (logic 2.075ns (16.208%)  route 10.727ns (83.792%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=2101, routed)        9.329    10.782    l/ctrl_unit/reset_IBUF
    SLICE_X46Y30         LUT2 (Prop_lut2_I1_O)        0.150    10.932 r  l/ctrl_unit/c_reg_i_2/O
                         net (fo=5, routed)           0.731    11.663    l/ctrl_unit/reset
    SLICE_X44Y30         LUT6 (Prop_lut6_I0_O)        0.348    12.011 r  l/ctrl_unit/accu_out[7]_i_2/O
                         net (fo=1, routed)           0.667    12.678    l/ctrl_unit/accu_out[7]_i_2_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.802 r  l/ctrl_unit/accu_out[7]_i_1/O
                         net (fo=1, routed)           0.000    12.802    l/accu/accu_out_reg[7]_11[7]
    SLICE_X44Y30         FDCE                                         r  l/accu/accu_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/ctrl_unit/PC_mux_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            l/mem/rd_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.518ns  (logic 1.978ns (15.801%)  route 10.540ns (84.199%))
  Logic Levels:           8  (LDPE=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         LDPE                         0.000     0.000 r  l/ctrl_unit/PC_mux_reg[0]/G
    SLICE_X50Y29         LDPE (EnToQ_ldpe_G_Q)        0.625     0.625 r  l/ctrl_unit/PC_mux_reg[0]/Q
                         net (fo=24, routed)          1.705     2.330    l/ctrl_unit/ins_store_reg[4]_0[0]
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     2.482 r  l/ctrl_unit/rd_data[1]_i_14/O
                         net (fo=65, routed)          6.072     8.554    l/mem/rd_data[1]_i_27_1
    SLICE_X40Y4          LUT6 (Prop_lut6_I4_O)        0.326     8.880 r  l/mem/rd_data[1]_i_63/O
                         net (fo=1, routed)           1.168    10.048    l/mem/rd_data[1]_i_63_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I5_O)        0.124    10.172 r  l/mem/rd_data[1]_i_27/O
                         net (fo=1, routed)           0.000    10.172    l/mem/rd_data[1]_i_27_n_0
    SLICE_X41Y8          MUXF7 (Prop_muxf7_I1_O)      0.217    10.389 r  l/mem/rd_data_reg[1]_i_16/O
                         net (fo=1, routed)           0.000    10.389    l/mem/rd_data_reg[1]_i_16_n_0
    SLICE_X41Y8          MUXF8 (Prop_muxf8_I1_O)      0.094    10.483 r  l/mem/rd_data_reg[1]_i_10/O
                         net (fo=1, routed)           1.193    11.676    l/mem/rd_data_reg[1]_i_10_n_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I0_O)        0.316    11.992 r  l/mem/rd_data[1]_i_4/O
                         net (fo=1, routed)           0.402    12.394    l/ctrl_unit/rd_data_reg[1]_1
    SLICE_X53Y19         LUT5 (Prop_lut5_I4_O)        0.124    12.518 r  l/ctrl_unit/rd_data[1]_i_1/O
                         net (fo=1, routed)           0.000    12.518    l/mem/rd_data_reg[7]_10[1]
    SLICE_X53Y19         FDCE                                         r  l/mem/rd_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            l/accu/accu_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.438ns  (logic 1.701ns (13.674%)  route 10.738ns (86.326%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=2101, routed)        9.689    11.141    l/ctrl_unit/reset_IBUF
    SLICE_X46Y30         LUT6 (Prop_lut6_I4_O)        0.124    11.265 r  l/ctrl_unit/accu_out[5]_i_2/O
                         net (fo=1, routed)           0.670    11.935    l/ctrl_unit/accu_out[5]_i_2_n_0
    SLICE_X46Y30         LUT4 (Prop_lut4_I0_O)        0.124    12.059 r  l/ctrl_unit/accu_out[5]_i_1/O
                         net (fo=1, routed)           0.379    12.438    l/accu/accu_out_reg[7]_11[5]
    SLICE_X46Y30         FDCE                                         r  l/accu/accu_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            l/accu/accu_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.306ns  (logic 2.075ns (16.861%)  route 10.231ns (83.139%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=2101, routed)        9.329    10.782    l/ctrl_unit/reset_IBUF
    SLICE_X46Y30         LUT2 (Prop_lut2_I1_O)        0.150    10.932 r  l/ctrl_unit/c_reg_i_2/O
                         net (fo=5, routed)           0.459    11.391    l/ctrl_unit/reset
    SLICE_X47Y32         LUT6 (Prop_lut6_I0_O)        0.348    11.739 r  l/ctrl_unit/accu_out[6]_i_2/O
                         net (fo=1, routed)           0.443    12.182    l/ctrl_unit/accu_out[6]_i_2_n_0
    SLICE_X46Y30         LUT6 (Prop_lut6_I5_O)        0.124    12.306 r  l/ctrl_unit/accu_out[6]_i_1/O
                         net (fo=1, routed)           0.000    12.306    l/accu/accu_out_reg[7]_11[6]
    SLICE_X46Y30         FDCE                                         r  l/accu/accu_out_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 l/ctrl_unit/ns_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            l/ctrl_unit/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.178ns (60.510%)  route 0.116ns (39.490%))
  Logic Levels:           1  (LDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         LDPE                         0.000     0.000 r  l/ctrl_unit/ns_reg[1]/G
    SLICE_X50Y31         LDPE (EnToQ_ldpe_G_Q)        0.178     0.178 r  l/ctrl_unit/ns_reg[1]/Q
                         net (fo=1, routed)           0.116     0.294    l/ctrl_unit/ns[1]
    SLICE_X51Y31         FDRE                                         r  l/ctrl_unit/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/ctrl_unit/ins_store_en_reg/G
                            (positive level-sensitive latch)
  Destination:            l/ctrl_unit/ins_store_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.178ns (57.867%)  route 0.130ns (42.133%))
  Logic Levels:           1  (LDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         LDPE                         0.000     0.000 r  l/ctrl_unit/ins_store_en_reg/G
    SLICE_X50Y30         LDPE (EnToQ_ldpe_G_Q)        0.178     0.178 r  l/ctrl_unit/ins_store_en_reg/Q
                         net (fo=7, routed)           0.130     0.308    l/ctrl_unit/ins_store_en_reg_n_0
    SLICE_X49Y30         FDRE                                         r  l/ctrl_unit/ins_store_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/ctrl_unit/ins_store_en_reg/G
                            (positive level-sensitive latch)
  Destination:            l/ctrl_unit/ins_store_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.178ns (57.867%)  route 0.130ns (42.133%))
  Logic Levels:           1  (LDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         LDPE                         0.000     0.000 r  l/ctrl_unit/ins_store_en_reg/G
    SLICE_X50Y30         LDPE (EnToQ_ldpe_G_Q)        0.178     0.178 r  l/ctrl_unit/ins_store_en_reg/Q
                         net (fo=7, routed)           0.130     0.308    l/ctrl_unit/ins_store_en_reg_n_0
    SLICE_X49Y30         FDRE                                         r  l/ctrl_unit/ins_store_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/ctrl_unit/ins_store_en_reg/G
                            (positive level-sensitive latch)
  Destination:            l/ctrl_unit/ins_store_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.178ns (57.867%)  route 0.130ns (42.133%))
  Logic Levels:           1  (LDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         LDPE                         0.000     0.000 r  l/ctrl_unit/ins_store_en_reg/G
    SLICE_X50Y30         LDPE (EnToQ_ldpe_G_Q)        0.178     0.178 r  l/ctrl_unit/ins_store_en_reg/Q
                         net (fo=7, routed)           0.130     0.308    l/ctrl_unit/ins_store_en_reg_n_0
    SLICE_X49Y30         FDRE                                         r  l/ctrl_unit/ins_store_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/ctrl_unit/ins_store_en_reg/G
                            (positive level-sensitive latch)
  Destination:            l/ctrl_unit/ins_store_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.178ns (57.867%)  route 0.130ns (42.133%))
  Logic Levels:           1  (LDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         LDPE                         0.000     0.000 r  l/ctrl_unit/ins_store_en_reg/G
    SLICE_X50Y30         LDPE (EnToQ_ldpe_G_Q)        0.178     0.178 r  l/ctrl_unit/ins_store_en_reg/Q
                         net (fo=7, routed)           0.130     0.308    l/ctrl_unit/ins_store_en_reg_n_0
    SLICE_X49Y30         FDRE                                         r  l/ctrl_unit/ins_store_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/ctrl_unit/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            l/ctrl_unit/ns_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.063%)  route 0.158ns (45.937%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE                         0.000     0.000 r  l/ctrl_unit/state_reg[0]/C
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  l/ctrl_unit/state_reg[0]/Q
                         net (fo=26, routed)          0.158     0.299    l/ctrl_unit/state_reg_n_0_[0]
    SLICE_X50Y31         LUT5 (Prop_lut5_I4_O)        0.045     0.344 r  l/ctrl_unit/ns_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.344    l/ctrl_unit/ns_reg[0]_i_1_n_0
    SLICE_X50Y31         LDPE                                         r  l/ctrl_unit/ns_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/ctrl_unit/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            l/ctrl_unit/ns_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.186ns (53.442%)  route 0.162ns (46.558%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE                         0.000     0.000 r  l/ctrl_unit/state_reg[0]/C
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  l/ctrl_unit/state_reg[0]/Q
                         net (fo=26, routed)          0.162     0.303    l/ctrl_unit/state_reg_n_0_[0]
    SLICE_X50Y31         LUT5 (Prop_lut5_I3_O)        0.045     0.348 r  l/ctrl_unit/ns_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.348    l/ctrl_unit/ns_reg[1]_i_1_n_0
    SLICE_X50Y31         LDPE                                         r  l/ctrl_unit/ns_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/ctrl_unit/ins_store_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            l/ctrl_unit/alu_select_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.366%)  route 0.169ns (47.634%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE                         0.000     0.000 r  l/ctrl_unit/ins_store_reg[7]/C
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  l/ctrl_unit/ins_store_reg[7]/Q
                         net (fo=21, routed)          0.169     0.310    l/ctrl_unit/ins_store_reg_n_0_[7]
    SLICE_X48Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.355 r  l/ctrl_unit/alu_select_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.355    l/ctrl_unit/alu_select_reg[1]_i_1_n_0
    SLICE_X48Y31         LDCE                                         r  l/ctrl_unit/alu_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/ctrl_unit/ns_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            l/ctrl_unit/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.178ns (48.689%)  route 0.188ns (51.311%))
  Logic Levels:           1  (LDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         LDPE                         0.000     0.000 r  l/ctrl_unit/ns_reg[0]/G
    SLICE_X50Y31         LDPE (EnToQ_ldpe_G_Q)        0.178     0.178 r  l/ctrl_unit/ns_reg[0]/Q
                         net (fo=1, routed)           0.188     0.366    l/ctrl_unit/ns[0]
    SLICE_X51Y31         FDRE                                         r  l/ctrl_unit/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/accu/accu_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            l/accu/accu_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.186ns (47.081%)  route 0.209ns (52.919%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE                         0.000     0.000 r  l/accu/accu_out_reg[2]/C
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  l/accu/accu_out_reg[2]/Q
                         net (fo=14, routed)          0.209     0.350    l/ctrl_unit/accu_out_reg[7][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.045     0.395 r  l/ctrl_unit/accu_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.395    l/accu/accu_out_reg[7]_11[2]
    SLICE_X44Y30         FDCE                                         r  l/accu/accu_out_reg[2]/D
  -------------------------------------------------------------------    -------------------





