<!DOCTYPE html>
<html>
<head>
<meta charset="utf-8" /> 
<meta name="viewport" content="width=device-width, initial-scale=1, viewport-fit=cover"> 
<title>Hardcaml: 5.4 Simulating with Interfaces</title>
<link rel="stylesheet" type="text/css" href="/hardcaml-docs/static/css/katex.min.css">
<link rel="stylesheet" type="text/css" href="/hardcaml-docs/static/main.css">
<link rel="stylesheet" type="text/css" href="/hardcaml-docs/static/css/global-overrides.css">
</head>
<link rel="shortcut icon" href="/hardcaml-docs/favicon.png"type="image/ico"/>
<body class="znai-theme theme-znai-dark">
<script>(function() {
    var themeNameKey = 'znaiTheme';
    var darkThemeName = 'znai-dark';
    var lightThemeName = 'default';

    var znaiTheme = {
        changeHandlers: [],
        addChangeHandler(handler) {
            this.changeHandlers.push(handler);
        },
        removeChangeHandler(handler) {
            var idx = this.changeHandlers.indexOf(handler);
            this.changeHandlers.splice(idx, 1);
        },
        set(name) {
            this.name = name;
            document.body.className = 'znai-theme theme-' + name;

            var idx = 0;
            var len = this.changeHandlers.length;
            for (; idx < len; idx++) {
                this.changeHandlers[idx](name);
            }
        },
        setExplicitly(name) {
            storeThemeName(name);
            this.set(name);
        },
        setExplicitlyIfNotSetAlready(name) {
            const themeName = getStoredThemeName();
            if (themeName) {
                return
            }

            this.setExplicitly(name)
        },
        toggle() {
            this.setExplicitly(this.name === lightThemeName ? darkThemeName : lightThemeName)
        }
    };

    var mediaThemeName = setLightMatchMediaListenerAndGetThemeName()
    var themeName = getStoredThemeName() || mediaThemeName;
    znaiTheme.set(themeName);

    window.znaiTheme = znaiTheme;

    function getStoredThemeName() {
        return localStorage.getItem(themeNameKey);
    }

    function storeThemeName(name) {
        return localStorage.setItem(themeNameKey, name);
    }

    function setLightMatchMediaListenerAndGetThemeName() {
        if (!window.matchMedia) {
            return darkThemeName;
        }

        var lightQuery = window.matchMedia('(prefers-color-scheme: light)');
        lightQuery.addListener(function (e) {
            const newThemeName = e.matches ? lightThemeName : darkThemeName;
            znaiTheme.setExplicitly(newThemeName);
        });

        return lightQuery.matches ? lightThemeName : darkThemeName;
    }
})()</script>
<div id="znai"><div id="znai-initial-page-loading" style="margin: -20px 0 0 -20px; padding: 0 40px 40px 0; width: 100vw; height: 100vh; display: flex; justify-content: center; align-items: center">
    <div></div>
</div><section id="page-content" style="max-width: 640px; margin-left: auto; margin-right: auto;">
<article>
<p>With standard Hardcaml simulations we are forced to manage input and output ports manually using the strings Interfaces allow us to automate much of this work and are particularly useful as circuits get more complex The following is a common pattern for specifying a hardware circuit It consists of an input and output interface and a function over these interfaces which constructs the logic To simulate this we can use the functor This will automatically create a circuit with the input and output ports labeled build a simulator and then construct input and output records for driving the simulator All this and we never have to worry about the underlying string names of ports Notice the type signature of The parametric type arguments to encode the types returned when retrieving the inputs and output values from the simulator object Driving the inputs and reading outputs can be performed via the convenience of record fields open Base open Hardcaml * Input interface * module I struct type a t clock a foo a @bits 8 bar a @bits 8 @@deriving hardcaml end * Output interface * module O struct type a t baz a @bits 8 baz_delayed a @bits 8 @@deriving hardcaml end let create i Signal t I t Signal t O t let open Signal in let spec Reg_spec create clock i clock in let baz i foo i bar in let baz_delayed reg enable vdd spec baz in O baz baz_delayed Cyclesim With_interface # let create_sim let module Sim Cyclesim With_interface I O in Sim create create val create_sim unit &gt; Bits t ref I t Bits t ref O t Cyclesim t &lt;fun&gt; _ _ Cyclesim t Cyclesim t # let run_sim let sim create_sim in let inputs Cyclesim inputs sim in let outputs Cyclesim outputs sim in let print_outputs Stdio print_s %sexp_of int O t O map outputs f fun p &gt; Bits to_unsigned_int p in inputs foo Bits of_unsigned_int width 8 1 inputs bar Bits of_unsigned_int width 8 2 Cyclesim cycle sim print_outputs inputs foo Bits of_unsigned_int width 8 7 inputs bar Bits of_unsigned_int width 8 9 Cyclesim cycle sim print_outputs val run_sim unit &gt; unit &lt;fun&gt; # run_sim baz 3 baz_delayed 3 baz 16 baz_delayed 16 unit</p>
</article>
</section>
<section id="table-of-contents" style="max-width: 640px; margin-left: auto; margin-right: auto;">
<article>
<a href="/hardcaml-docs/introduction/why/">1.1 Why Hardcaml</a>
</article>

<article>
<a href="/hardcaml-docs/introduction/installing_with_opam/">1.2 Installing the Opensource Release</a>
</article>

<article>
<a href="/hardcaml-docs/introduction/quick_overview/">1.3 Quick Overview</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/combinational_logic/">2.1 Combinational Logic</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/rom/">2.1.1 ROM</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/mux4/">2.1.2 Mux4</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/priority_encoder/">2.1.3 Priority Encoder</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/parity/">2.1.4 Parity</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/alu/">2.1.5 ALU</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/sequential_logic/">2.2 Sequential Logic</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/jk_flip_flop/">2.2.1 JK Flip Flop</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/t_flip_flop/">2.2.2 T Flip Flop</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/d_flip_flop/">2.2.3 D Flip Flop</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/ring_counter/">2.2.4 Ring Counter</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/mobius_counter/">2.2.5 Mobius Counter</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/modulo_n_counter/">2.2.6 Modulo N Counter</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/gray_counter/">2.2.7 Gray Counter</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/bidirectional_shift_reg/">2.2.8 Bidirectional Shift Register</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/single_port_ram/">2.2.9 Single Port RAM</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/sync_fifo/">2.2.10 Synchronous FIFO</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/circuits/">2.3 Circuits</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/rtl_generation/">2.4 RTL Generation</a>
</article>

<article>
<a href="/hardcaml-docs/simulating-circuits/simulation/">3.1 Simulating with Cyclesim</a>
</article>

<article>
<a href="/hardcaml-docs/simulating-circuits/waveforms/">3.2 Waveforms</a>
</article>

<article>
<a href="/hardcaml-docs/simulating-circuits/waveterm_interactive_viewer/">3.3 Interactive Viewer</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/naming/">4.1 Naming</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/always/">4.2 Always DSL</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/binary_coded_decimal/">4.2.1 BCD Conversion</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/cylon_eye/">4.2.2 Cylon Eye</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/state_machine_always_api/">4.3 Designing State Machines</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/sequence_detector/">4.3.1 Sequence Detector</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/double_dabble/">4.3.2 Double Dabble</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/instantiation/">4.4 Instantiation</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/structural/">4.5 Working with Structural</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/conversion-to-rtl/">4.6 How Hardcaml Converts Signals</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/hardcaml_interfaces/">5.1 Hardcaml Interfaces</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/interfaces_with_ppx_hardcaml/">5.2 Interfaces with ppx_hardcaml</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/module_interfaces/">5.3 Module Interfaces</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/simulating_with_interfaces/">5.4 Simulating with Interfaces</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/enums_in_hardcaml/">5.5 Enums in Hardcaml</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/typed_alu/">5.5.1 Typed ALU</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/scopes/">5.6 Scopes</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/module_hierarchies/">5.7 Module Hierarchies</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/naming_with_ppx_hardcaml/">5.8 Naming with ppx_hardcaml</a>
</article>

<article>
<a href="/hardcaml-docs/examples/counter/">6.1 Counter</a>
</article>

<article>
<a href="/hardcaml-docs/examples/serial_multiplier/">6.2 Serial Multipler</a>
</article>

<article>
<a href="/hardcaml-docs/examples/fibonacci_numbers/">6.3 Fibonacci Numbers</a>
</article>

<article>
<a href="/hardcaml-docs/examples/fft/">6.4 FFT</a>
</article>

<article>
<a href="/hardcaml-docs/examples/binary_search/">6.5 Binary Search</a>
</article>

<article>
<a href="/hardcaml-docs/examples/quicksort/">6.6 Quicksort</a>
</article>

<article>
<a href="/hardcaml-docs/libraries/high_performance_simulation_backends/">7.1 High Performance Simulation Backends</a>
</article>
</section>
</div>
<script type="text/javascript" src="/hardcaml-docs/footer.js"></script>
<script type="text/javascript" src="/hardcaml-docs/toc.js"></script>
<script type="text/javascript" src="/hardcaml-docs/assets.js"></script>
<script type="module" src="/hardcaml-docs/static/main.js"></script>
<script type="module" src="/hardcaml-docs/search-index.js"></script>
<script type="module">
document.getElementById('znai').innerHTML = '';
/*<!--*/
window.ReactDOM.render(React.createElement(Documentation, {
  "docMeta" : {
    "viewOn" : {
      "link" : "https://github.com/janestreet/hardcaml",
      "title" : "View Source"
    },
    "id" : "hardcaml-docs",
    "title" : "Hardcaml",
    "type" : "",
    "previewEnabled" : false
  },
  "page" : {
    "type" : "Page",
    "content" : [ {
      "type" : "Paragraph",
      "content" : [ {
        "text" : "With standard Hardcaml ",
        "type" : "SimpleText"
      }, {
        "url" : "/hardcaml-docs/simulating-circuits/simulation",
        "isFile" : false,
        "type" : "Link",
        "content" : [ {
          "text" : "simulations",
          "type" : "SimpleText"
        } ]
      }, {
        "text" : " we are forced to manage input and",
        "type" : "SimpleText"
      }, {
        "type" : "SoftLineBreak"
      }, {
        "text" : "output ports manually using the strings. ",
        "type" : "SimpleText"
      }, {
        "url" : "/hardcaml-docs/using-interfaces/hardcaml_interfaces",
        "isFile" : false,
        "type" : "Link",
        "content" : [ {
          "text" : "Interfaces",
          "type" : "SimpleText"
        } ]
      }, {
        "text" : " allow us to",
        "type" : "SimpleText"
      }, {
        "type" : "SoftLineBreak"
      }, {
        "text" : "automate much of this work and are particularly useful as circuits get more complex.",
        "type" : "SimpleText"
      } ]
    }, {
      "type" : "Paragraph",
      "content" : [ {
        "text" : "The following is a common pattern for specifying a hardware circuit. It consists of an",
        "type" : "SimpleText"
      }, {
        "type" : "SoftLineBreak"
      }, {
        "text" : "input and output interface, and a function over these interfaces which constructs the",
        "type" : "SimpleText"
      }, {
        "type" : "SoftLineBreak"
      }, {
        "text" : "logic.",
        "type" : "SimpleText"
      } ]
    }, {
      "lang" : "ocaml",
      "snippet" : "open Base\nopen Hardcaml\n\n(* Input interface. *)\nmodule I = struct\n  type 'a t =\n     { clock : 'a\n     ; foo : 'a [@bits 8]\n     ; bar : 'a [@bits 8]\n     }\n  [@@deriving hardcaml]\nend\n\n(* Output interface. *)\nmodule O = struct\n  type 'a t =\n    { baz : 'a [@bits 8]\n    ; baz_delayed : 'a [@bits 8]\n    }\n  [@@deriving hardcaml]\nend\n\nlet create (i : Signal.t I.t) : Signal.t O.t =\n  let open Signal in\n  let spec = Reg_spec.create ~clock:i.clock () in\n  let baz = i.foo +: i.bar in\n  let baz_delayed = reg ~enable:vdd spec baz in\n  { O. baz ; baz_delayed }\n;;",
      "lineNumber" : "",
      "type" : "Snippet"
    }, {
      "type" : "Paragraph",
      "content" : [ {
        "text" : "To simulate this, we can use the",
        "type" : "SimpleText"
      }, {
        "type" : "SoftLineBreak"
      }, {
        "url" : "https://ocaml.org/p/hardcaml/latest/doc/Hardcaml/Cyclesim/With_interface/index.html",
        "isFile" : false,
        "type" : "Link",
        "content" : [ {
          "code" : "Cyclesim.With_interface",
          "type" : "InlinedCode"
        } ]
      }, {
        "type" : "SoftLineBreak"
      }, {
        "text" : "functor. This will automatically create a circuit with the input and output ports",
        "type" : "SimpleText"
      }, {
        "type" : "SoftLineBreak"
      }, {
        "text" : "labeled, build a simulator, and then construct input and output records for driving the",
        "type" : "SimpleText"
      }, {
        "type" : "SoftLineBreak"
      }, {
        "text" : "simulator. All this and we never have to worry about the underlying string names of ports.",
        "type" : "SimpleText"
      } ]
    }, {
      "lang" : "ocaml",
      "snippet" : "# let create_sim () =\n    let module Sim = Cyclesim.With_interface(I)(O) in\n    Sim.create create\n  ;;\nval create_sim : unit -> (Bits.t ref I.t, Bits.t ref O.t) Cyclesim.t = <fun>",
      "lineNumber" : "",
      "type" : "Snippet"
    }, {
      "type" : "Paragraph",
      "content" : [ {
        "text" : "Notice the type signature of ",
        "type" : "SimpleText"
      }, {
        "code" : "(_, _) Cyclesim.t",
        "type" : "InlinedCode"
      }, {
        "text" : ". The parametric type arguments to",
        "type" : "SimpleText"
      }, {
        "type" : "SoftLineBreak"
      }, {
        "url" : "https://ocaml.org/p/hardcaml/latest/doc/Hardcaml/Cyclesim/index.html",
        "isFile" : false,
        "type" : "Link",
        "content" : [ {
          "code" : "Cyclesim.t",
          "type" : "InlinedCode"
        } ]
      }, {
        "type" : "SoftLineBreak"
      }, {
        "text" : "encode the types returned when retrieving the inputs and output values from the simulator",
        "type" : "SimpleText"
      }, {
        "type" : "SoftLineBreak"
      }, {
        "text" : "object.",
        "type" : "SimpleText"
      } ]
    }, {
      "type" : "Paragraph",
      "content" : [ {
        "text" : "Driving the inputs and reading outputs can be performed via the",
        "type" : "SimpleText"
      }, {
        "type" : "SoftLineBreak"
      }, {
        "text" : "convenience of record fields.",
        "type" : "SimpleText"
      } ]
    }, {
      "lang" : "ocaml",
      "snippet" : "# let run_sim () =\n    let sim = create_sim () in\n    let inputs = Cyclesim.inputs sim in\n    let outputs = Cyclesim.outputs sim in\n    let print_outputs () =\n      Stdio.print_s (\n        [%sexp_of: int O.t]\n          (O.map outputs ~f:(fun p -> Bits.to_unsigned_int !p)))\n    in\n\n    inputs.foo := Bits.of_unsigned_int ~width:8 1;\n    inputs.bar := Bits.of_unsigned_int ~width:8 2;\n    Cyclesim.cycle sim;\n    print_outputs ();\n\n    inputs.foo := Bits.of_unsigned_int ~width:8 7;\n    inputs.bar := Bits.of_unsigned_int ~width:8 9;\n    Cyclesim.cycle sim;\n    print_outputs ();\n  ;;\nval run_sim : unit -> unit = <fun>\n\n# run_sim ()\n((baz 3) (baz_delayed 3))\n((baz 16) (baz_delayed 16))\n- : unit = ()",
      "lineNumber" : "",
      "type" : "Snippet"
    } ],
    "lastModifiedTime" : 1750709443635,
    "tocItem" : {
      "chapterTitle" : "Using Interfaces",
      "pageTitle" : "5.4 Simulating with Interfaces",
      "pageMeta" : {
        "parent" : [ "using_interfaces.mdx" ],
        "title" : [ "5.4 Simulating with Interfaces" ],
        "uuid" : [ "256cce50-2166-3727-3beb-ab7d28d16a62" ]
      },
      "dirName" : "using-interfaces",
      "fileName" : "simulating_with_interfaces",
      "fileExtension" : "md",
      "viewOnRelativePath" : null,
      "pageSectionIdTitles" : [ ]
    }
  }
}), document.getElementById("znai"));
/*-->*/

</script>

</body>
</html>
