Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar 25 23:00:18 2020
| Host         : miguelan-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file Manager_timing_summary_routed.rpt -pb Manager_timing_summary_routed.pb -rpx Manager_timing_summary_routed.rpx -warn_on_violation
| Design       : Manager
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.041        0.000                      0                   57        0.220        0.000                      0                   57        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.041        0.000                      0                   57        0.220        0.000                      0                   57        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 DivisorFrequencia/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorFrequencia/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 2.109ns (53.619%)  route 1.824ns (46.381%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.715     5.318    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X5Y82          FDCE                                         r  DivisorFrequencia/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.456     5.774 r  DivisorFrequencia/counter_reg[2]/Q
                         net (fo=2, routed)           0.738     6.511    DivisorFrequencia/counter[2]
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.185 r  DivisorFrequencia/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.185    DivisorFrequencia/counter_reg[4]_i_2_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  DivisorFrequencia/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.299    DivisorFrequencia/counter_reg[8]_i_2_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  DivisorFrequencia/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.413    DivisorFrequencia/counter_reg[12]_i_2_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  DivisorFrequencia/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.527    DivisorFrequencia/counter_reg[16]_i_2_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.861 r  DivisorFrequencia/counter_reg[20]_i_2/O[1]
                         net (fo=1, routed)           1.087     8.948    DivisorFrequencia/data0[18]
    SLICE_X5Y86          LUT5 (Prop_lut5_I4_O)        0.303     9.251 r  DivisorFrequencia/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.251    DivisorFrequencia/counter_0[18]
    SLICE_X5Y86          FDCE                                         r  DivisorFrequencia/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000    10.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.598    15.021    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X5Y86          FDCE                                         r  DivisorFrequencia/counter_reg[18]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y86          FDCE (Setup_fdce_C_D)        0.031    15.292    DivisorFrequencia/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 DivisorFrequencia/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorFrequencia/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 2.241ns (59.125%)  route 1.549ns (40.875%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.715     5.318    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X5Y82          FDCE                                         r  DivisorFrequencia/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.456     5.774 r  DivisorFrequencia/counter_reg[2]/Q
                         net (fo=2, routed)           0.738     6.511    DivisorFrequencia/counter[2]
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.185 r  DivisorFrequencia/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.185    DivisorFrequencia/counter_reg[4]_i_2_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  DivisorFrequencia/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.299    DivisorFrequencia/counter_reg[8]_i_2_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  DivisorFrequencia/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.413    DivisorFrequencia/counter_reg[12]_i_2_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  DivisorFrequencia/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.527    DivisorFrequencia/counter_reg[16]_i_2_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.641 r  DivisorFrequencia/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.641    DivisorFrequencia/counter_reg[20]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.755 r  DivisorFrequencia/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.755    DivisorFrequencia/counter_reg[24]_i_2_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.994 r  DivisorFrequencia/counter_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.812     8.806    DivisorFrequencia/data0[27]
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.302     9.108 r  DivisorFrequencia/counter[27]_i_1/O
                         net (fo=1, routed)           0.000     9.108    DivisorFrequencia/counter_0[27]
    SLICE_X5Y88          FDCE                                         r  DivisorFrequencia/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000    10.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.600    15.023    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  DivisorFrequencia/counter_reg[27]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X5Y88          FDCE (Setup_fdce_C_D)        0.031    15.294    DivisorFrequencia/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.277ns  (required time - arrival time)
  Source:                 DivisorFrequencia/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorFrequencia/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 2.335ns (63.135%)  route 1.363ns (36.865%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.715     5.318    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X5Y82          FDCE                                         r  DivisorFrequencia/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.456     5.774 r  DivisorFrequencia/counter_reg[2]/Q
                         net (fo=2, routed)           0.738     6.511    DivisorFrequencia/counter[2]
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.185 r  DivisorFrequencia/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.185    DivisorFrequencia/counter_reg[4]_i_2_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  DivisorFrequencia/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.299    DivisorFrequencia/counter_reg[8]_i_2_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  DivisorFrequencia/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.413    DivisorFrequencia/counter_reg[12]_i_2_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  DivisorFrequencia/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.527    DivisorFrequencia/counter_reg[16]_i_2_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.641 r  DivisorFrequencia/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.641    DivisorFrequencia/counter_reg[20]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.755 r  DivisorFrequencia/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.755    DivisorFrequencia/counter_reg[24]_i_2_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.869 r  DivisorFrequencia/counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.869    DivisorFrequencia/counter_reg[28]_i_2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.091 r  DivisorFrequencia/counter_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.626     8.717    DivisorFrequencia/data0[29]
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.299     9.016 r  DivisorFrequencia/counter[29]_i_1/O
                         net (fo=1, routed)           0.000     9.016    DivisorFrequencia/counter_0[29]
    SLICE_X5Y89          FDCE                                         r  DivisorFrequencia/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000    10.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.601    15.024    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  DivisorFrequencia/counter_reg[29]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y89          FDCE (Setup_fdce_C_D)        0.029    15.293    DivisorFrequencia/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                  6.277    

Slack (MET) :             6.310ns  (required time - arrival time)
  Source:                 DivisorFrequencia/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorFrequencia/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 2.355ns (64.215%)  route 1.312ns (35.785%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.715     5.318    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X5Y82          FDCE                                         r  DivisorFrequencia/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.456     5.774 r  DivisorFrequencia/counter_reg[2]/Q
                         net (fo=2, routed)           0.738     6.511    DivisorFrequencia/counter[2]
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.185 r  DivisorFrequencia/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.185    DivisorFrequencia/counter_reg[4]_i_2_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  DivisorFrequencia/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.299    DivisorFrequencia/counter_reg[8]_i_2_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  DivisorFrequencia/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.413    DivisorFrequencia/counter_reg[12]_i_2_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  DivisorFrequencia/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.527    DivisorFrequencia/counter_reg[16]_i_2_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.641 r  DivisorFrequencia/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.641    DivisorFrequencia/counter_reg[20]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.755 r  DivisorFrequencia/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.755    DivisorFrequencia/counter_reg[24]_i_2_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.869 r  DivisorFrequencia/counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.869    DivisorFrequencia/counter_reg[28]_i_2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.108 r  DivisorFrequencia/counter_reg[31]_i_6/O[2]
                         net (fo=1, routed)           0.575     8.683    DivisorFrequencia/data0[31]
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.302     8.985 r  DivisorFrequencia/counter[31]_i_1/O
                         net (fo=1, routed)           0.000     8.985    DivisorFrequencia/counter_0[31]
    SLICE_X5Y89          FDCE                                         r  DivisorFrequencia/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000    10.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.601    15.024    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  DivisorFrequencia/counter_reg[31]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y89          FDCE (Setup_fdce_C_D)        0.031    15.295    DivisorFrequencia/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  6.310    

Slack (MET) :             6.315ns  (required time - arrival time)
  Source:                 DivisorFrequencia/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorFrequencia/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 2.319ns (63.633%)  route 1.325ns (36.367%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.715     5.318    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X5Y82          FDCE                                         r  DivisorFrequencia/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.456     5.774 r  DivisorFrequencia/counter_reg[2]/Q
                         net (fo=2, routed)           0.738     6.511    DivisorFrequencia/counter[2]
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.185 r  DivisorFrequencia/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.185    DivisorFrequencia/counter_reg[4]_i_2_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  DivisorFrequencia/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.299    DivisorFrequencia/counter_reg[8]_i_2_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  DivisorFrequencia/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.413    DivisorFrequencia/counter_reg[12]_i_2_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  DivisorFrequencia/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.527    DivisorFrequencia/counter_reg[16]_i_2_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.641 r  DivisorFrequencia/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.641    DivisorFrequencia/counter_reg[20]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.755 r  DivisorFrequencia/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.755    DivisorFrequencia/counter_reg[24]_i_2_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.068 r  DivisorFrequencia/counter_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.588     8.656    DivisorFrequencia/data0[28]
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.306     8.962 r  DivisorFrequencia/counter[28]_i_1/O
                         net (fo=1, routed)           0.000     8.962    DivisorFrequencia/counter_0[28]
    SLICE_X3Y88          FDCE                                         r  DivisorFrequencia/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000    10.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.602    15.025    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X3Y88          FDCE                                         r  DivisorFrequencia/counter_reg[28]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X3Y88          FDCE (Setup_fdce_C_D)        0.029    15.277    DivisorFrequencia/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                  6.315    

Slack (MET) :             6.320ns  (required time - arrival time)
  Source:                 DivisorFrequencia/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorFrequencia/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 2.337ns (63.918%)  route 1.319ns (36.082%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.715     5.318    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X5Y82          FDCE                                         r  DivisorFrequencia/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.456     5.774 r  DivisorFrequencia/counter_reg[2]/Q
                         net (fo=2, routed)           0.738     6.511    DivisorFrequencia/counter[2]
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.185 r  DivisorFrequencia/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.185    DivisorFrequencia/counter_reg[4]_i_2_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  DivisorFrequencia/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.299    DivisorFrequencia/counter_reg[8]_i_2_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  DivisorFrequencia/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.413    DivisorFrequencia/counter_reg[12]_i_2_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  DivisorFrequencia/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.527    DivisorFrequencia/counter_reg[16]_i_2_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.641 r  DivisorFrequencia/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.641    DivisorFrequencia/counter_reg[20]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.755 r  DivisorFrequencia/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.755    DivisorFrequencia/counter_reg[24]_i_2_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.089 r  DivisorFrequencia/counter_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.581     8.671    DivisorFrequencia/data0[26]
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.303     8.974 r  DivisorFrequencia/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     8.974    DivisorFrequencia/counter_0[26]
    SLICE_X5Y88          FDCE                                         r  DivisorFrequencia/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000    10.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.600    15.023    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  DivisorFrequencia/counter_reg[26]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X5Y88          FDCE (Setup_fdce_C_D)        0.031    15.294    DivisorFrequencia/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -8.974    
  -------------------------------------------------------------------
                         slack                                  6.320    

Slack (MET) :             6.330ns  (required time - arrival time)
  Source:                 DivisorFrequencia/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorFrequencia/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 2.221ns (60.943%)  route 1.423ns (39.057%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.715     5.318    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X5Y82          FDCE                                         r  DivisorFrequencia/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.456     5.774 r  DivisorFrequencia/counter_reg[2]/Q
                         net (fo=2, routed)           0.738     6.511    DivisorFrequencia/counter[2]
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.185 r  DivisorFrequencia/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.185    DivisorFrequencia/counter_reg[4]_i_2_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  DivisorFrequencia/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.299    DivisorFrequencia/counter_reg[8]_i_2_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  DivisorFrequencia/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.413    DivisorFrequencia/counter_reg[12]_i_2_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  DivisorFrequencia/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.527    DivisorFrequencia/counter_reg[16]_i_2_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.641 r  DivisorFrequencia/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.641    DivisorFrequencia/counter_reg[20]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.755 r  DivisorFrequencia/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.755    DivisorFrequencia/counter_reg[24]_i_2_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.977 r  DivisorFrequencia/counter_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.686     8.663    DivisorFrequencia/data0[25]
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.299     8.962 r  DivisorFrequencia/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     8.962    DivisorFrequencia/counter_0[25]
    SLICE_X5Y88          FDCE                                         r  DivisorFrequencia/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000    10.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.600    15.023    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  DivisorFrequencia/counter_reg[25]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X5Y88          FDCE (Setup_fdce_C_D)        0.029    15.292    DivisorFrequencia/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                  6.330    

Slack (MET) :             6.332ns  (required time - arrival time)
  Source:                 DivisorFrequencia/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorFrequencia/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.828ns (22.801%)  route 2.803ns (77.199%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.722     5.325    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  DivisorFrequencia/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  DivisorFrequencia/counter_reg[29]/Q
                         net (fo=2, routed)           0.859     6.640    DivisorFrequencia/counter[29]
    SLICE_X5Y89          LUT4 (Prop_lut4_I0_O)        0.124     6.764 r  DivisorFrequencia/counter[31]_i_9/O
                         net (fo=1, routed)           0.403     7.167    DivisorFrequencia/counter[31]_i_9_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.291 r  DivisorFrequencia/counter[31]_i_4/O
                         net (fo=32, routed)          1.542     8.832    DivisorFrequencia/counter[31]_i_4_n_0
    SLICE_X5Y83          LUT5 (Prop_lut5_I2_O)        0.124     8.956 r  DivisorFrequencia/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     8.956    DivisorFrequencia/counter_0[4]
    SLICE_X5Y83          FDCE                                         r  DivisorFrequencia/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000    10.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.596    15.019    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X5Y83          FDCE                                         r  DivisorFrequencia/counter_reg[4]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X5Y83          FDCE (Setup_fdce_C_D)        0.029    15.288    DivisorFrequencia/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                  6.332    

Slack (MET) :             6.334ns  (required time - arrival time)
  Source:                 DivisorFrequencia/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorFrequencia/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.828ns (22.801%)  route 2.803ns (77.199%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.722     5.325    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  DivisorFrequencia/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  DivisorFrequencia/counter_reg[29]/Q
                         net (fo=2, routed)           0.859     6.640    DivisorFrequencia/counter[29]
    SLICE_X5Y89          LUT4 (Prop_lut4_I0_O)        0.124     6.764 r  DivisorFrequencia/counter[31]_i_9/O
                         net (fo=1, routed)           0.403     7.167    DivisorFrequencia/counter[31]_i_9_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.291 r  DivisorFrequencia/counter[31]_i_4/O
                         net (fo=32, routed)          1.542     8.832    DivisorFrequencia/counter[31]_i_4_n_0
    SLICE_X5Y83          LUT5 (Prop_lut5_I2_O)        0.124     8.956 r  DivisorFrequencia/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     8.956    DivisorFrequencia/counter_0[8]
    SLICE_X5Y83          FDCE                                         r  DivisorFrequencia/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000    10.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.596    15.019    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X5Y83          FDCE                                         r  DivisorFrequencia/counter_reg[8]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X5Y83          FDCE (Setup_fdce_C_D)        0.031    15.290    DivisorFrequencia/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 DivisorFrequencia/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorFrequencia/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 0.828ns (22.807%)  route 2.802ns (77.193%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.722     5.325    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  DivisorFrequencia/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  DivisorFrequencia/counter_reg[29]/Q
                         net (fo=2, routed)           0.859     6.640    DivisorFrequencia/counter[29]
    SLICE_X5Y89          LUT4 (Prop_lut4_I0_O)        0.124     6.764 r  DivisorFrequencia/counter[31]_i_9/O
                         net (fo=1, routed)           0.403     7.167    DivisorFrequencia/counter[31]_i_9_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.291 r  DivisorFrequencia/counter[31]_i_4/O
                         net (fo=32, routed)          1.541     8.831    DivisorFrequencia/counter[31]_i_4_n_0
    SLICE_X5Y83          LUT5 (Prop_lut5_I2_O)        0.124     8.955 r  DivisorFrequencia/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     8.955    DivisorFrequencia/counter_0[7]
    SLICE_X5Y83          FDCE                                         r  DivisorFrequencia/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000    10.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.596    15.019    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X5Y83          FDCE                                         r  DivisorFrequencia/counter_reg[7]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X5Y83          FDCE (Setup_fdce_C_D)        0.031    15.290    DivisorFrequencia/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                  6.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Display/token_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/token_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.596%)  route 0.131ns (44.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.602     1.521    Display/clk_m_i_IBUF_BUFG
    SLICE_X2Y88          FDPE                                         r  Display/token_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDPE (Prop_fdpe_C_Q)         0.164     1.685 r  Display/token_reg[2]/Q
                         net (fo=10, routed)          0.131     1.816    Display/Q[2]
    SLICE_X2Y89          FDPE                                         r  Display/token_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.875     2.040    Display/clk_m_i_IBUF_BUFG
    SLICE_X2Y89          FDPE                                         r  Display/token_reg[1]_lopt_replica/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y89          FDPE (Hold_fdpe_C_D)         0.059     1.596    Display/token_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Display/token_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/token_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.351%)  route 0.182ns (52.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.602     1.521    Display/clk_m_i_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  Display/token_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  Display/token_reg[0]/Q
                         net (fo=4, routed)           0.182     1.868    Display/Q[0]
    SLICE_X0Y88          FDPE                                         r  Display/token_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.875     2.040    Display/clk_m_i_IBUF_BUFG
    SLICE_X0Y88          FDPE                                         r  Display/token_reg[5]_lopt_replica/C
                         clock pessimism             -0.502     1.537    
    SLICE_X0Y88          FDPE (Hold_fdpe_C_D)         0.070     1.607    Display/token_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DivisorFrequencia/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorFrequencia/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.598     1.517    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  DivisorFrequencia/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.141     1.658 f  DivisorFrequencia/counter_reg[0]/Q
                         net (fo=3, routed)           0.168     1.827    DivisorFrequencia/counter[0]
    SLICE_X3Y82          LUT1 (Prop_lut1_I0_O)        0.045     1.872 r  DivisorFrequencia/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.872    DivisorFrequencia/counter_0[0]
    SLICE_X3Y82          FDCE                                         r  DivisorFrequencia/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.869     2.034    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  DivisorFrequencia/counter_reg[0]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X3Y82          FDCE (Hold_fdce_C_D)         0.091     1.608    DivisorFrequencia/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 Display/token_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/token_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.358%)  route 0.208ns (59.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.601     1.520    Display/clk_m_i_IBUF_BUFG
    SLICE_X0Y87          FDPE                                         r  Display/token_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDPE (Prop_fdpe_C_Q)         0.141     1.661 r  Display/token_reg[3]/Q
                         net (fo=9, routed)           0.208     1.870    Display/Q[3]
    SLICE_X2Y88          FDPE                                         r  Display/token_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.875     2.040    Display/clk_m_i_IBUF_BUFG
    SLICE_X2Y88          FDPE                                         r  Display/token_reg[2]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y88          FDPE (Hold_fdpe_C_D)         0.063     1.600    Display/token_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Display/token_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/token_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.967%)  route 0.209ns (56.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.602     1.521    Display/clk_m_i_IBUF_BUFG
    SLICE_X2Y88          FDPE                                         r  Display/token_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDPE (Prop_fdpe_C_Q)         0.164     1.685 r  Display/token_reg[4]/Q
                         net (fo=10, routed)          0.209     1.894    Display/Q[4]
    SLICE_X0Y87          FDPE                                         r  Display/token_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.873     2.038    Display/clk_m_i_IBUF_BUFG
    SLICE_X0Y87          FDPE                                         r  Display/token_reg[3]_lopt_replica/C
                         clock pessimism             -0.502     1.535    
    SLICE_X0Y87          FDPE (Hold_fdpe_C_D)         0.072     1.607    Display/token_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 Display/token_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/token_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.816%)  route 0.194ns (54.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.602     1.521    Display/clk_m_i_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  Display/token_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  Display/token_reg[0]/Q
                         net (fo=4, routed)           0.194     1.879    Display/Q[0]
    SLICE_X2Y88          FDPE                                         r  Display/token_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.875     2.040    Display/clk_m_i_IBUF_BUFG
    SLICE_X2Y88          FDPE                                         r  Display/token_reg[5]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y88          FDPE (Hold_fdpe_C_D)         0.053     1.574    Display/token_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 Display/token_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/token_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.595%)  route 0.212ns (56.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.602     1.521    Display/clk_m_i_IBUF_BUFG
    SLICE_X2Y88          FDPE                                         r  Display/token_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDPE (Prop_fdpe_C_Q)         0.164     1.685 r  Display/token_reg[1]/Q
                         net (fo=9, routed)           0.212     1.898    Display/Q[1]
    SLICE_X2Y88          FDCE                                         r  Display/token_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.875     2.040    Display/clk_m_i_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  Display/token_reg[0]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y88          FDCE (Hold_fdce_C_D)         0.059     1.580    Display/token_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 Display/token_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/token_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.322%)  route 0.264ns (61.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.602     1.521    Display/clk_m_i_IBUF_BUFG
    SLICE_X2Y88          FDPE                                         r  Display/token_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDPE (Prop_fdpe_C_Q)         0.164     1.685 r  Display/token_reg[1]/Q
                         net (fo=9, routed)           0.264     1.949    Display/Q[1]
    SLICE_X0Y87          FDCE                                         r  Display/token_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.873     2.038    Display/clk_m_i_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  Display/token_reg[0]_lopt_replica/C
                         clock pessimism             -0.502     1.535    
    SLICE_X0Y87          FDCE (Hold_fdce_C_D)         0.070     1.605    Display/token_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 Display/token_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/token_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.110%)  route 0.266ns (61.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.602     1.521    Display/clk_m_i_IBUF_BUFG
    SLICE_X2Y88          FDPE                                         r  Display/token_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDPE (Prop_fdpe_C_Q)         0.164     1.685 r  Display/token_reg[4]/Q
                         net (fo=10, routed)          0.266     1.952    Display/Q[4]
    SLICE_X0Y87          FDPE                                         r  Display/token_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.873     2.038    Display/clk_m_i_IBUF_BUFG
    SLICE_X0Y87          FDPE                                         r  Display/token_reg[3]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X0Y87          FDPE (Hold_fdpe_C_D)         0.070     1.605    Display/token_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 DivisorFrequencia/freq_div_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/token_reg[1]_lopt_replica/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.339%)  route 0.206ns (61.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.601     1.520    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  DivisorFrequencia/freq_div_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDCE (Prop_fdce_C_Q)         0.128     1.648 r  DivisorFrequencia/freq_div_o_reg/Q
                         net (fo=12, routed)          0.206     1.854    Display/E[0]
    SLICE_X2Y89          FDPE                                         r  Display/token_reg[1]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.875     2.040    Display/clk_m_i_IBUF_BUFG
    SLICE_X2Y89          FDPE                                         r  Display/token_reg[1]_lopt_replica/C
                         clock pessimism             -0.479     1.560    
    SLICE_X2Y89          FDPE (Hold_fdpe_C_CE)       -0.069     1.491    Display/token_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_m_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_m_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     Display/token_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     Display/token_reg[0]_lopt_replica/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     Display/token_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     Display/token_reg[1]_lopt_replica/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     Display/token_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     Display/token_reg[2]_lopt_replica/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     Display/token_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     Display/token_reg[3]_lopt_replica/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     Display/token_reg[4]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     Display/token_reg[1]_lopt_replica/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     Display/token_reg[4]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     DivisorFrequencia/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     DivisorFrequencia/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     DivisorFrequencia/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     DivisorFrequencia/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     DivisorFrequencia/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     DivisorFrequencia/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     DivisorFrequencia/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     DivisorFrequencia/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     DivisorFrequencia/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     DivisorFrequencia/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     DivisorFrequencia/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     DivisorFrequencia/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     DivisorFrequencia/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     DivisorFrequencia/counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     DivisorFrequencia/counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     DivisorFrequencia/counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     DivisorFrequencia/counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     Display/token_reg[0]/C



