<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no" />

    <title>reveal-md</title>
    <link rel="shortcut icon" href="./favicon.ico" />
    <link rel="stylesheet" href="./dist/reset.css" />
    <link rel="stylesheet" href="./dist/reveal.css" />
    <link rel="stylesheet" href="./dist/theme/moon.css" id="theme" />
    <link rel="stylesheet" href="./css/highlight/base16/zenburn.css" />


  </head>
  <body>
    <div class="reveal">
      <div class="slides"><section  data-markdown><script type="text/template"><!-- ###################################################################### -->
## AMBA APB, AHB and AXI
<!-- .slide: data-background="#145A32" -->
<!-- ###################################################################### -->

[rodrigomelo9.github.io/amba](https://rodrigomelo9.github.io/amba)

Rodrigo Alejandro Melo

[Creative Commons Attribution 4.0 International](https://creativecommons.org/licenses/by/4.0/)
</script></section><section  data-markdown><script type="text/template"><!-- ###################################################################### -->
### Outline
<!-- ###################################################################### -->

* [AMBA](#/2)
* [APB](#/3)
* [AHB](#/4)
* [AXI](#/5)
* [AXI-Lite](#/7) (WIP)
* [AXI-Full](#/6) (WIP)
* [AXI-Stream](#/8) (WIP)
* [Interconnect](#/9)
* [Parity signals](#/10)
* [Final remarks](#/11)
</script></section><section ><section data-markdown><script type="text/template"><!-- ###################################################################### -->
### AMBA
#### Advanced Microcontroller Bus Architecture
<!-- .slide: data-background="#581845" -->
<!-- ###################################################################### -->
</script></section><section data-markdown><script type="text/template">
### Description

AMBA is a freely available, globally adopted, open standard for the connection and management of functional blocks in a System-on-Chip (SoC).
It facilitates right-first-time development of multiprocessor designs, with large numbers of controllers and peripherals.
</script></section><section data-markdown><script type="text/template">
### AMBA specifications

|                                     | AMBA          | AMBA2          | AMBA3              | AMBA4                       | AMBA5
| :---:                               | :---:         | :---:          | :---:              | :---:                       | :---:
|                                     |               |                |                    | AXI4-Stream<br>(2010)       | AXI5-Stream<br>(2021)
| Advanced<br>eXtensible<br>Interface |               |                | AXI3<br>(2003/4)   | AXI4<br>AXI4-Lite<br>(2010) | AXI5<br>AXI5-Lite<br>(2017/21)
| Advanced<br>High-performance<br>Bus |               | AHB<br>(1999)  | AHB-Lite<br>(2006) |                             | AHB5<br>AHB5-Lite<br>(2015/21)
| Advanced<br>System<br>Bus           | ASB<br>(1996) | ASB<br>(1996)  |                    |                             |
| Advanced<br>Peripherals<br>Bus      | APB<br>(1996) | APB2<br>(1999) | APB3<br>(2003/4)   | APB4<br>(2010)              | APB5<br>(2021)
<!-- .element: style="font-size: 0.5em !important;" -->

> **ATTENTION:** ASB and the first APB are deprecated (shouldn't be used in new designs).
<!-- .element: style="font-size: 0.6em !important; width: 40em;" -->
</script></section><section data-markdown><script type="text/template">
### Terminology

Term        | Description
---         |---
Interface   | APB, AHB, AXI (a core could have multiple)
Channel     | Independent collection of AXI signals associated to a VALID
Bus         | Multi-bit signal (not an interface, not a channel)
Transfer    | (aka beat) single clock cycle, qualified by a VALID/READY handshake
Transaction | Complete communication, with one or more transfers
Burst       | Transaction with more than one transfer
Manager     | Agent that initiates transactions (aka requester, transmitter)
Subordinate | Agent that receives and responds to requests (aka completer, receiver)
<!-- .element: style="font-size: 0.5em !important;" -->
</script></section><section data-markdown><script type="text/template">
### General considerations

* All signals are sampled at the rising edge of xCLK.
* xRESETn is the only active low signal.
![Exit from RESET](images/reset.svg)
<!-- .element: style="background-color: white;" -->
* xADDR indicates a byte address.

> **ATTENTION:** TRANSFERS are initiated by M, finished by S, and **CAN'T BE CANCELED!!!**
<!-- .element: style="font-size: 0.6em !important; width: 40em;" -->
</script></section></section><section ><section data-markdown><script type="text/template">
<!-- ###################################################################### -->
### APB
#### Advanced Peripherals Bus
<!-- .slide: data-background="#581845" -->
<!-- ###################################################################### -->
</script></section><section data-markdown><script type="text/template">
### Description

A low-cost interface, optimized for minimal power consumption and reduced complexity.
It is not pipelined and is a simple, synchronous protocol.
Every transfer takes at least two cycles to complete.

Main uses:
* Low bandwidth/speed peripherals
* Control/Status registers
</script></section><section data-markdown><script type="text/template">
### APB signals

|                | APB2  | APB3  | APB4  | APB5  | Default | Description
| ---            | :---: | :---: | :---: | :---: | :---:   | ---
| PCLK           | Y     | Y     | Y     | Y     |         | Clock
| PRESETn        | Y     | Y     | Y     | Y     |         | Reset
| PADDR[A-1:0]   | Y     | Y     | Y     | Y     |         | Address (up to 32 bits)
| PSELx          | Y     | Y     | Y     | Y     |         | COMPLETER x selected
| PENABLE        | Y     | Y     | Y     | Y     |         | Enable
| PWRITE         | Y     | Y     | Y     | Y     |         | Write operation
| PWDATA[D-1]    | Y     | Y     | Y     | Y     |         | Write Data. (8, 16 or 32 bits)
| PRDATA[D-1]    | Y     | Y     | Y     | Y     |         | Read Data (8, 16 or 32 bits)
| PREADY         |       | O     | O     | O     | 1'b1    | Indicates the completion of a transfer
| PSLVERR        |       | O     | O     | O     | 1'b0    | Indicates an error condition
| PPROT[2:0]     |       |       | O     | O     | '0      | Normal, privileged, or secure protection level
| PSTRB[D/8-1:0] |       |       | O     | O     | '1      | Write Strobe (bytes to update during a write)
| PWAKEUP        |       |       |       | O     |         | Wake-up
| PxUSER[]       |       |       |       | O     |         | User defined attribute
| PxCHK          |       |       |       | O     |         | Parity protection (for safety-critical applications)
<!-- .element: style="font-size: 0.4em !important;" -->
</script></section><section data-markdown><script type="text/template">
### APB4-S interface

![APB-S interface](images/apb/apb-interface.svg)
</script></section><section data-markdown><script type="text/template">
### APB4 Signaling

![APB Signaling](images/apb/apb-single.svg)
<!-- .element: style="background-color: white;" -->
</script></section><section data-markdown><script type="text/template">
### APB3 - PREADY

* COMPLETER can use PREADY to extend (introduce wait states) transfers.
* Peripherals with fixed two-cycle access can set PREADY always HIGH.
</script></section><section data-markdown><script type="text/template">
### APB3 - PSLVERR

* Can be used to indicate an ERROR condition (error, unsupported, timeout, etc).
* A WRITE transaction with ERROR, might or might not have updated the state of the peripheral.
* A READ transaction with ERROR, might or might not provide valid data.
</script></section><section data-markdown><script type="text/template">
### APB4 - PSTRB

* Enables sparse data transfer on the write data bus
* There is one bit per each byte of PWDATA
  * PSTRB[n] -> PWDATA[(8n + 7):(8n)]
* When asserted HIGH, the corresponding byte of PWDATA contains valid information

> During read transfers, all the bits of PSTRB **must** be driven LOW.
<!-- .element: style="font-size: 0.6em !important; width: 40em;" -->
</script></section><section data-markdown><script type="text/template">
### APB4 - PPROT

* PPROT[0]: Normal or Privileged
* PPROT[1]: Secure or Non-secure
* PPROT[2]: Data or Instruction

> * The primary use of PPROT is as an identifier for Secure or Non-secure transactions (it is acceptable to use different interpretations for PPROT[0] and PPROT[2]).
> * PPROT[2] is provided as a hint, but might not be accurate in all cases.
<!-- .element: style="font-size: 0.6em !important; width: 40em;" -->
</script></section><section data-markdown><script type="text/template">
### Operating States
<!-- .slide: data-background="yellow" -->

![APB states](images/apb/apb-states.svg)

> When a transfer is required, the interface moves into the SETUP state, where the appropriate PSELx is asserted.
> The interface remains in this state for one clock cycle and always moves to the ACCESS state, where PENABLE is asserted.
<!-- .element: style="font-size: 0.4em !important; width: 50em;" -->
</script></section><section data-markdown><script type="text/template">
### Unaligned transfers
<!-- .slide: data-background="yellow" -->

PADDR can be unaligned, but the result is UNPREDICTABLE (COMPLETER may utilize the unaligned address, aligned address, or indicate an error response).
</script></section><section data-markdown><script type="text/template">
### Validity rules
<!-- .slide: data-background="yellow" -->

| Always | PSEL    | PSEL & PENABLE | PSEL & PENABLE & PREADY |
| :---:  | :---:   | :---:          | :---:                   |
| PSEL   | PENABLE | PREADY         | PRDATA                  |
|        | PADDR   |                | PSLVERR                 |
|        | PPROT   |                |                         |
|        | PSTRB   |                |                         |
|        | PWDATA  |                |                         |
<!-- .element: style="font-size: 0.5em !important;" -->

> Signals which are not required to be valid **should be** driven to zero.
<!-- .element: style="font-size: 0.4em !important;" -->
</script></section></section><section ><section data-markdown><script type="text/template">
<!-- ###################################################################### -->
### AHB
#### Advanced High-performance Bus
<!-- .slide: data-background="#581845" -->
<!-- ###################################################################### -->
</script></section><section data-markdown><script type="text/template">
### Description

A high-performance, high-bandwidth, interface, that supports burst data transfers.
It is a **pipelined**, synchronous protocol.

Main uses:
* Internal memory devices
* External memory interfaces
* High-bandwidth peripherals
</script></section><section data-markdown><script type="text/template">
### AHB signals

|               | AHB2     | AHB-Lite  | AHB5    | Default | Description
| ---           | :---:    | :---:     | :---:   | :---:   | ---
| HCLK          | Y        | Y         | Y       |         | Clock
| HRESETn       | Y        | Y         | Y       |         | Reset
| HADDR[]       | Y        | Y         | Y       |         | Address (32-bits, between 10 and 64 in AHB5)
| HSELx         | Y        | Y         | Y       |         | Selected (combinatorial decode of the address bus)
| HTRANS[1:0]   | Y        | Y         | Y       |         | Transfer type (IDLE, BUSY, NONSEQ, SEQ)
| HWRITE        | Y        | Y         | Y       |         | Write operation
| HSIZE[2:0]    | Y        | Y         | Y       |         | Size of the transfer (2^SIZE bytes)
| HBURST[2:0]   | O        | O         | O       | 3'b001  | Burst length and address increments
| HPROT[3:0]    | O        | O         | O       | 4'b0011 | Protection level
| HWDATA[]      | Y        | Y         | Y       |         | WR (8, 16, 32, 64, 128, 256, 512, 1024 bits)
| HRDATA[]      | Y        | Y         | Y       |         | RD (8, 16, 32, 64, 128, 256, 512, 1024 bits)
| HWSTRB[D/8-1] |          | O (AMBA5) | O       | '1      | Write Strobe (bytes to update during a write)
| HREADY        | Y        | Y         | Y       |         | (IN) other transfers completed
| HRESP         | Y [1:0]  | Y         | Y       |         | Transfer response
| HBUSREQx      | Y        |           |         |         | Bus required
| HLOCKx        | Y        |           |         |         | Locked access required
| HGRANTx       | Y        |           |         |         | Locked access has the highest priority
| HMASTER[]     | O [3:0]  |           | O [7:0] | '0      | Manager identifier
| HMASTLOCK     | O        | O         | O       | 1'b0    | Current transfer is part of a locked sequence
| HSPLITx[15:0] | Y        |           |         |         | M to re-attempt a split transaction
| HREADYOUT     |          | Y         | Y       |         | (OUT) transfer has finished
| HNONSEC       |          |           | O       | 1'b0    | Indicates Non-secure transaction
| HEXCL         |          |           | O       | 1'b0    | Exclusive Access
| HEXOKAY       |          |           | O       | 1'b0    | Exclusive Okay
| HxUSER[]      |          |           | O       |         | User defined attribute
| HxCHKx        |          |           | O       |         | Parity protection (for safety-critical applications)
<!-- .element: style="font-size: 0.3em !important;" -->
</script></section><section data-markdown><script type="text/template">
### AHB-Lite interfaces

![AHB interface](images/ahb/ahb-interface.svg)
</script></section><section data-markdown><script type="text/template">
### AHB-Lite Signaling (basic transfers)

![AHB basic transfers signaling](images/ahb/ahb-single.svg)
<!-- .element: style="background-color: white;" -->
</script></section><section data-markdown><script type="text/template">
### AHB-Lite Signaling (multiple transfers)

![AHB multiple transfers signaling](images/ahb/ahb-multi.svg)
<!-- .element: style="background-color: white;" -->

> Extending the data phase of transfer B has the effect of extending the address phase of transfer C.
<!-- .element: style="font-size: 0.5em !important; width: 40em;" -->
</script></section><section data-markdown><script type="text/template">
### AHB - HREADY & HREADYOUT (waited transfers)

> SUBORDINATES require HREADY as both an input and an output (HREADYOUT) signal.
<!-- .element: style="font-size: 0.5em !important; width: 40em;" -->

* HSELx, HADDR and control **must** be sampled when HREADY is HIGH (previous transfer is completed).
* HREADYOUT is driven during the data phase:
  * LOW: extend the transfer
  * HIGH: transfer has finished
* The INTERCONNECT is responsible for combining all the HREADYOUT to generate a single HREADY.

> A SUBORDINATE cannot request that the address phase be extended, so it **must** always be capable of sampling the address.
<!-- .element: style="font-size: 0.5em !important; width: 40em;" -->
</script></section><section data-markdown><script type="text/template">
### AHB - HTRANS (transfer types)

| HTRANS[1:0] | Type   | Description                                                                                                           |
| :---:       | :---:  | ---                                                                                                                   |
| 2'b00       | IDLE   | No data transfer is required                                                                                          |
| 2'b01       | BUSY   | Insert idle cycles in the middle of a burst (address and control signals must reflect the next transfer in the burst) |
| 2'b10       | NONSEQ | Single transfer or first transfer of a burst (address and control signals are unrelated to the previous transfer)     |
| 2'b11       | SEQ    | Remaining transfers in a burst (control information is identical to the previous transfer, address is adjusted)       |
<!-- .element: style="font-size: 0.5em !important;" -->

> During a waited transfer:
> * HTRANS can change from IDLE to NONSEQ. When it changes to NONSEQ, it must keep constant until HREADY is HIGH.
> * For a fixed-length burst, HTRANS can change from BUSY to NONSEQ. When it changes to SEQ, it must keep constant until HREADY is HIGH.
> * During an INCR, HTRANS can change from BUSY to any other transfer type. The burst continues if a SEQ is performed but terminates in other cases.
<!-- .element: style="font-size: 0.6em !important; width: 40em;" -->
</script></section><section data-markdown><script type="text/template">
### AHB - HSIZE (transfer size)

Indicates the size (bytes) of a data transfer (**must** be less than or equal to the width of the data bus).

| HSIZE[2:0] | Bytes |
| :---:      | :---: |
| 3'b000     | 1     |
| 3'b001     | 2     |
| 3'b010     | 4     |
| 3'b011     | 8     |
| 3'b100     | 16    |
| 3'b101     | 32    |
| 3'b110     | 64    |
| 3'b111     | 128   |
<!-- .element: style="font-size: 0.5em !important;" -->

> * HSIZE **must** remain constant during a burst transfer.
> * SIZE = `2**HSIZE` (or `1<<HSIZE`).
<!-- .element: style="font-size: 0.6em !important; width: 40em;" -->
</script></section><section data-markdown><script type="text/template">
### AHB - HBURST (burst types)

| HBURST[2:0] | Type        | Description
| :---:       | :---:       | ---
| 3'b000      | SINGLE      | Single burst
| 3'b001      | INCR        | Incrementing burst of undefined length
| 3'b010      | WRAP4       | Wrapping burst (4 beats)
| 3'b011      | INCR4       | Incremental burst (4 beats)
| 3'b100      | WRAP8       | Wrapping burst (8 beats)
| 3'b101      | INCR8       | Incremental burst (8 beats)
| 3'b110      | WRAP16      | Wrapping burst (16 beats)
| 3'b111      | INCR16      | Incremental burst (16 beats)
<!-- .element: style="font-size: 0.5em !important;" -->

> * Managers **must** not attempt to start an incrementing burst that crosses a 1KB address boundary.
> * The total amount of data transferred in a burst is calculated multiplying the number of beats by the amount of data (as indicated by HSIZE[2:0]).
> * Transfers in a burst **must** be aligned to the address boundary (as indicated by HSIZE[2:0]).
> * Wrapping bursts wrap when they cross an address boundary (BEATS x SIZE).
<!-- .element: style="font-size: 0.4em !important;" -->
</script></section><section data-markdown><script type="text/template">
### AHB - WRAP4/INCR4 example

![AHB WRAP4/INCR4 example](images/ahb/ahb-wrap4-incr4.svg)
<!-- .element: style="background-color: white;" -->
</script></section><section data-markdown><script type="text/template">
### AHB - Undefined INCR example

![AHB undefined INCR example](images/ahb/ahb-undef-incr.svg)
<!-- .element: style="background-color: white;" -->
</script></section><section data-markdown><script type="text/template">
### AHB - HRESP (transfer response)

> HRESP is used to indicate an ERROR condition.
> OKAY response can be given in a single cycle, but for ERROR two cycles are required.
> In the first cycle, HREADY must be LOW, and HIGH in the second.
> The two cycles are needed because of the pipelined nature of the bus (when ERROR response starts,
> the address of the following transfer is already available).
<!-- .element: style="font-size: 0.4em !important; width: 50em;" -->

![AHB response](images/ahb/ahb-resp.svg)
<!-- .element: style="background-color: white;" -->

> * In case of IDLE and BUSY, a zero wait state OKAY response **must** always provide, and the transfer **must** be ignored.
> * If an ERROR response is received, the remaining transfers in a burst can be canceled, but it is also acceptable to continue.
<!-- .element: style="font-size: 0.4em !important; width: 50em;" -->
</script></section><section data-markdown><script type="text/template">
### AHB5 - HWSTRB
<!-- .slide: data-background="cyan" -->

* Enables sparse data transfer on the write data bus
* There is one bit per each byte of HWDATA
  * HWSTRB[n] -> HWDATA[(8n + 7):(8n)]
* When asserted HIGH, the corresponding byte of HWDATA contains valid information

> * During read transfers, it is recommended that write strobes are deasserted.
> * Write transfers with all HWSTRB deasserted are permitted (no bytes are written).
> * HWSTRB can change between beats of a burst.
<!-- .element: style="font-size: 0.5em !important; width: 40em;" -->
</script></section><section data-markdown><script type="text/template">
### AHB - HPROT

* HPROT[0]: Data/Opcode
* HPROT[1]: Privileged
* HPROT[2]: Buffereable
* HPROT[3]: Cacheable

> * HPROT **must** remain constant during a burst transfer.
> * A subordinate shouldn't use HPROT unless absolutely necessary.
<!-- .element: style="font-size: 0.6em !important; width: 40em;" -->
</script></section><section data-markdown><script type="text/template">
### AHB - HMASTLOCK (locked transfers)

Indicates that the current transfer sequence is indivisible (typically used to maintain the integrity of a semaphore).
<!-- .element: style="font-size: 0.8em !important;" -->

![AHB locked transfers](images/ahb/ahb-lock.svg)
<!-- .element: style="background-color: white;" -->

> After a locked transfer, it is recommended to insert an IDLE transfer.
<!-- .element: style="font-size: 0.5em !important; width: 40em;" -->
</script></section><section data-markdown><script type="text/template">
### The full picture

![AHB full signaling](images/ahb/ahb-full.svg)
<!-- .element: style="background-color: white;" -->
</script></section><section data-markdown><script type="text/template">
### AHB2 - HRESP
<!-- .slide: data-background="yellow" -->

HRESP was 2 bits wide in AHB2, to support SPLIT and RETRY, something that was removed on AMBA3.
</script></section><section data-markdown><script type="text/template">
### Unaligned transfers
<!-- .slide: data-background="yellow" -->

> "All transfers in a burst must be aligned to the address boundary equal to the size of the transfer".
<!-- .element: style="font-size: 0.5em !important; width: 40em;" -->

Nothing more is said in the specification about unaligned transfers.
</script></section><section data-markdown><script type="text/template">
### Validity rules
<!-- .slide: data-background="yellow" -->

| Always      | HTRANS!=IDLE | WR data phase | RD data phase & HREADYOUT & !HRESP |
| :---:       | :---:        | :---:         | :---:                              |
| HSEL        | HBURST       | HWDATA        | HRDATA                             |
| HADDR       | HSIZE        | HWSTRB        |                                    |
| HTRANS      | HPROT        |               |                                    |
| HMASTLOCK   | HWRITE       |               |                                    |
| HREADY[OUT] |              |               |                                    |
| HRESP       |              |               |                                    |
<!-- .element: style="font-size: 0.5em !important;" -->

> * Signals which are not required to be valid can take any value, but 0 or X are recommended.
> * In data transfers with invalid byte lanes, it is recommended that those be 0.
<!-- .element: style="font-size: 0.4em !important;" -->
</script></section></section><section ><section data-markdown><script type="text/template"><!-- ###################################################################### -->
### AXI
#### Advanced eXtensible Interface
<!-- .slide: data-background="#581845" -->
<!-- ###################################################################### -->
</script></section><section data-markdown><script type="text/template">
### Variations

* **Lite:** Control/Status registers
* **Full:** Higher (than AHB) performance system bus
* **Stream:** High speeds unidirectional transfers
</script></section><section data-markdown><script type="text/template">
### AXI Channels

![AXI Channels](images/axi-channels.svg)

> AXI-Stream is comparable with the WRITE DATA CHANNEL.
<!-- .element: style="font-size: 0.4em !important; width: 55em;" -->
</script></section><section data-markdown><script type="text/template">
### AXI Handshake

![AXI Handshake](images/axi-handshake.svg)
<!-- .element: style="background-color: white;" -->

> * Each independent channel consists of INFO plus VALID and READY signals that provide a two-way handshake mechanism.
> * The source uses the VALID signal to indicate valid INFO is available on the channel.
> * The destination uses the READY signal to accept INFO.
<!-- .element: style="font-size: 0.4em !important; width: 55em;" -->
</script></section></section><section ><section data-markdown><script type="text/template"><!-- ###################################################################### -->
### AXI-Lite
<!-- .slide: data-background="#581845" -->
<!-- ###################################################################### -->
</script></section><section data-markdown><script type="text/template">
### Description
</script></section><section data-markdown><script type="text/template">
### AXI-Lite signals

|Write Address Channel | Write Data Channel         | Read Address Channel     | Read Data Channel
|---                   |---                         |---                       |---
|AWADDR[]              | WDATA[]                    | ARADDR[]                 | RDATA[]
|AWPROT[2:0]           | WSTRB[]                    | ARPROT[2:0]              | RRESP[1:0]
|AWVALID               | WVALID                     | AWVALID                  | RVALID
|AWREADY               | WREADY                     | AWREADY                  | RREADY
|                      | __Write Response Channel__ |                          |
|                      | BRESP[1:0]                 |                          | __Global signals__
|                      | BVALID                     |                          | ACLK
|                      | BREADY                     |                          | ARESETn
<!-- .element: style="font-size: 0.5em !important;" -->

> AXI5-lite: several signals added, for parity and more flexibility on bus width and ordering.
<!-- .element: style="font-size: 0.4em !important;" -->

Signal   | Description
---      |---
AxPROT   | Protection type (un/privileged, non/secure, data/instruction access)
WSTRB    | Write strobe, indicates valid bytes
xRESP    | OKAY, EXOKAY (exclusive), SLVERR (Slave ERROR), DECERR (Decode ERROR)
<!-- .element: style="font-size: 0.5em !important;" -->
</script></section><section data-markdown><script type="text/template">
### AXI4-Lite interface

![AXI4-Lite interface](images/axil/axil-interface.svg)
</script></section><section data-markdown><script type="text/template">
### AXI - AxPROT (protection type)

* AxPROT[0]: Un/privileged
* AxPROT[1]: Secure or Non-secure
* AxPROT[2]: Data or Instruction

> AxPROT[2] is provided as a hint, but might not be accurate in all cases.
<!-- .element: style="font-size: 0.6em !important; width: 40em;" -->
</script></section><section data-markdown><script type="text/template">
### AXI - WSTRB

* Enables sparse data transfer on the write data bus
* There is one bit per each byte of WDATA
  * WSTRB[n] -> WDATA[(8n + 7):(8n)]
* When asserted HIGH, the corresponding byte of WDATA contains valid information

> When WVALID is LOW, WSTRB can take any value but it is recommended to be driven LOW or held at their previous value.
<!-- .element: style="font-size: 0.6em !important; width: 40em;" -->
</script></section><section data-markdown><script type="text/template">
### AXI - xRESP (transfer response)

xRESP[1:0] | Response
---        |---
00         | **OKAY:** normal access success (or the failure of an exclusive access, also when not supported)
01         | **EXOKAY:** exclusive access success
10         | **SLVERR:** destination was reached, but it wants to return an ERROR condition (ex: overrun/underrun, unsupported transfer size, write access attempted to read-only location, timeout, access attempted to a disabled or powered-down function)
11         | **DECERR:** DECode ERRor, typically generated by an interconnect, to indicate that there is nothing at the transaction address (the specification recommends routing a default device, being it charge of returns this response)
<!-- .element: style="font-size: 0.5em !important;" -->

> * In write transactions there is a single response for the entire burst.
> * In read transactions there is one response for each transfer of a burst.
> * The specification requires that all data transfers for a transaction **must** be performed, even if an error occurs.
<!-- .element: style="font-size: 0.4em !important; width: 50em;" -->
</script></section></section><section ><section data-markdown><script type="text/template"><!-- ###################################################################### -->
### AXI-Full
<!-- .slide: data-background="#581845" -->
<!-- ###################################################################### -->
</script></section><section data-markdown><script type="text/template">
### Description
</script></section><section data-markdown><script type="text/template">
### AXI-Full signals

Write Address Channel    | Write Data Channel         | Read Address Channel     | Read Data Channel
---                      |---                         |---                       |---
AWID[]                   | ~~WID[]~~                  | ARID[]                   | RID[]
AWADDR[]                 | WDATA[]                    | ARADDR[]                 | RDATA[]
AWLEN[7:0] -- __MOD__    | WSTRB[]                    | ARLEN[7:0] -- __MOD__    | RRESP[1:0]
AWSIZE[2:0]              | WLAST                      | ARSIZE[2:0]              | RLAST
AWBURST[1:0]             | WUSER[] -- __NEW__         | ARBURST[1:0]             | RUSER[] -- __NEW__
AWLOCK -- __MOD__        | WVALID                     | ARLOCK -- __MOD__        | RVALID
AWCACHE[3:0]             | WREADY                     | ARCACHE[3:0]             | RREADY
AWPROT[2:0]              | __Write Response Channel__ | ARPROT[2:0]              |
AWQOS[3:0] -- __NEW__    | BID[]                      | ARQOS[3:0] -- __NEW__    |
AWREGION[3:0] -- __NEW__ | BRESP[1:0]                 | ARREGION[3:0] -- __NEW__ |
AWUSER[] -- __NEW__      | BUSER[] -- __NEW__         | ARUSER[] -- __NEW__      | __Global signals__
AWVALID                  | BVALID                     | AWVALID                  | ACLK
AWREADY                  | BREADY                     | AWREADY                  | ARESETn
<!-- .element: style="font-size: 0.5em !important;" -->

> * AXI3: AxLEN[3:0] and AxLOCK[1:0].
> * AXI4: removed WID, added AxQOS, AxREGION and xUSER.
> * AXI5: several signals added (not only parity)
<!-- .element: style="font-size: 0.4em !important;" -->
</script></section><section data-markdown><script type="text/template">
### AXI-Full signals description

Signal   | Description
---      |---
AxPROT   | Protection type (un/privileged, non/secure, data/instruction access)
WSTRB    | Write strobe, indicates valid bytes
xRESP    | OKAY, EXOKAY (exclusive), SLVERR (Slave ERROR), DECERR (Decode ERROR)
AxLEN    | Burst length (AxLEN + 1)
AxSIZE   | 1, 2, 4, 8, 16, 32, 64, 128 bytes of the beat (2^AxSIZE)
AxBURST  | FIXED, INCR, WRAP, reserved
xLAST    | Indicates last beat in the burst
AxLOCK   | Normal, exclusive or locked (only AXI3) access
AxCACHE  | Indicates Bufferable, Cacheable, and Allocate attributes
AxQOS    | Quality of Service
AxREGION | Up to 16 regions for the address decode
xID      | Transaction identifiers (ordering)
xUSER    | User-defined (not recommended)
<!-- .element: style="font-size: 0.5em !important;" -->
</script></section><section data-markdown><script type="text/template">
### AXI4-Full interface

![AXI4 interface](images/axif/axif-interface.svg)
</script></section></section><section ><section data-markdown><script type="text/template"><!-- ###################################################################### -->
### AXI-Stream
<!-- .slide: data-background="#581845" -->
<!-- ###################################################################### -->
</script></section><section data-markdown><script type="text/template">
### Description
</script></section><section data-markdown><script type="text/template">
### AXI-Stream signals

| AXI4-Stream  | AXI5-Stream  | Description
|---           |--            |---
| ACLK         | ACLK         | Clock
| ARESETn      | ARESETn      | Reset
| TVALID       | TVALID       | Valid
| TREADY       | TREADY       | Ready
| TDATA[D-1:0] | TDATA[D-1:0] | D: 8, 16, 32, 64, 128, 256, 512, 1024 (bits)
| TSTRB[]      | TSTRB[]      | Indicates is the associated byte is a data byte or a position byte
| TKEEP[]      | TKEEP[]      | Indicates which bytes must be transported to the destination
| TLAST        | TLAST        | Indicates the boundary of a packet
| TID[]        | TID[]        | Data stream identifier
| TDEST[]      | TDEST[]      | Provides routing information
| TUSER[]      | TUSER[]      | User-defined sideband information
|              | TWAKEUP      | Wake-up
|              | T*CHK        | Parity (for safety)
<!-- .element: style="font-size: 0.5em !important;" -->
</script></section><section data-markdown><script type="text/template">
### AXI4-Stream interface

![AXI4-Stream interface](images/axis/axis-interface.svg)
</script></section></section><section ><section data-markdown><script type="text/template"><!-- ###################################################################### -->
### Interconnect
<!-- .slide: data-background="#581845" -->
<!-- ###################################################################### -->
</script></section><section data-markdown><script type="text/template">
### Buses

![Bus](images/interconnect/bus.svg)
<!-- .element: style="background-color: white;" -->
</script></section><section data-markdown><script type="text/template">
### Crossbar switches

![Crossbar](images/interconnect/crossbar.svg)
<!-- .element: style="background-color: white;" -->
</script></section><section data-markdown><script type="text/template">
### Network-on-Chip (NoC)

![NoC](images/interconnect/noc.svg)
<!-- .element: style="background-color: white;" -->
</script></section></section><section ><section data-markdown><script type="text/template"><!-- ###################################################################### -->
### Parity signals
<!-- .slide: data-background="#581845" -->
<!-- ###################################################################### -->
</script></section><section data-markdown><script type="text/template">
### AMBA5 parity protection
<!-- .slide: data-background="cyan" -->

![AMBA parity](images/amba-parity.svg)
<!-- .element: style="background-color: white;" -->

> * Odd parity: `~(^<SIGNAL>)`
> * Each parity bit covers up to 8 bits
> * If signals covered by a parity signal are not present, those are assumed LOW
<!-- .element: style="font-size: 0.4em !important;" -->
</script></section><section data-markdown><script type="text/template">
### APB5
<!-- .slide: data-background="cyan" -->

Parity signal | Signals covered | Width          | Validity
:---:         |:---:            |:---:           |:---:
PSELxCHK      | PSELx           | 1              | PRESETn
PENABLECHK    | PENABLE         | 1              | PSEL
PADDRCHK      | PADDR           | ceil(AWIDTH/8) | PSEL
PCTRLCHK      | PPROT,PWRITE    | 1              | PSEL
PSTRBCHK      | PSTRB           | 1              | PSEL & PWRITE
PWDATACHK     | PWDATA          | DWIDTH/8       | PSEL & PWRITE
PRDATACHK     | PRDATA          | DWIDTH/8       | PSEL & PENABLE & PREADY & !PWRITE
PSLVERRCHK    | PSLVERR         | 1              | PSEL & PENABLE & PREADY
PREADYCHK     | PREADY          | 1              | PSEL & PENABLE
<!-- .element: style="font-size: 0.5em !important;" -->
</script></section><section data-markdown><script type="text/template">
### AHB5
<!-- .slide: data-background="cyan" -->

Parity signal | Signals covered               | Width           | Validity
:---:         |:---:                          |:---:            |:---:
HSELxCHK      | HSELx                         | 1               | HRESETn
HTRANSCHK     | HTRANS                        | 1               | HRESETn
HADDRCHK      | HADDR                         | ceil(AWIDTH/8)  | HRESETn
HCTRLCHK      | HBURST,HMASTLOCK,HWRITE,HSIZE | 1               | HTRANS != IDLE
HWSTRBCHK     | HWSTRB                        | ceil(DWIDTH/64) | WR data phase
HWDATACHK     | HWDATA                        | DWIDTH/8        | WR data phase
HRDATACHK     | HRDATA                        | DWIDTH/8        | RD data phase & HREADY
HRESPCHK      | HRESP,HEXOKAY                 | 1               | data phase
HREADYCHK     | HREADY                        | 1               | HRESETn
HREADYOUTCHK  | HREADYOUT                     | 1               | HRESETn
<!-- .element: style="font-size: 0.5em !important;" -->

**ATTENTION:** adapted/reduced for AHB3
<!-- .element: style="font-size: 0.4em !important;" -->
</script></section><section data-markdown><script type="text/template">
### AXI5
<!-- .slide: data-background="cyan" -->

Parity signal | Signals covered                          | Width           | Validity
:---:         |:---:                                     |:---:            |:---:
A[WR]VALIDCHK | A[WR]VALID                               | 1               | ARESETn
A[WR]READYCHK | A[WR]READY                               | 1               | ARESETn
A[WR]IDCHK    | A[WR]ID                                  | ceil(IWIDTH/8)  | A[WR]VALID
A[WR]ADDRCHK  | A[WR]ADDR                                | ceil(AWIDTH/8)  | A[WR]VALID
A[WR]LENCHK   | A[WR]LEN                                 | 1               | A[WR]VALID
A[WR]CTLCHK0  | A[WR]SIZE,A[WR]BURST,A[WR]LOCK,A[WR]PROT | 1               | A[WR]VALID
A[WR]CTLCHK1  | A[WR]REGION,A[WR]CACHE,A[WR]QOS          | 1               | A[WR]VALID
A[WR]USERCHK  | A[WR]USER                                | ceil(UWIDTH/8)  | A[WR]VALID
[WR]VALIDCHK  | [WR]VALID                                | 1               | ARESETn
[WR]READYCHK  | [WR]READY                                | 1               | ARESETn
RIDCHK        | RID                                      | ceil(IWIDTH/8)  | RVALID
WSTRBCHK      | WSTRB                                    | ceil(DWIDTH/64) | WVALID
[WR]DATACHK   | [WR]DATA                                 | ceil(DWIDTH/8)  | [WR]VALID
[WR]LASTCHK   | [WR]LAST                                 | 1               | [WR]VALID
[WR]USERCHK   | [WR]USER                                 | ceil(UWIDTH/8)  | [WR]VALID
BVALIDCHK     | BVALID                                   | 1               | ARESETn
BREADYCHK     | BREADY                                   | 1               | ARESETn
BIDCHK        | BID                                      | ceil(IWIDTH/8)  | BVALID
[BR]RESPCHK   | [BR]RESP                                 | 1               | [BR]VALID
BUSERCHK      | BUSER                                    | ceil(UWIDTH/8)  | BVALID
<!-- .element: style="font-size: 0.35em !important;" -->

**ATTENTION:** adapted/reduced for AXI4
<!-- .element: style="font-size: 0.4em !important;" -->
</script></section><section data-markdown><script type="text/template">
### AXI5 Stream
<!-- .slide: data-background="cyan" -->

Parity signal | Signals covered | Width              | Validity
:---:         |:---:            |:---:               |:---:
TVALIDCHK     | TVALID          | 1                  | ARESETn
TREADYCHK     | TREADY          | 1                  | ARESETn
TIDCHK        | TID             | ceil(IDWIDTH/8)    | TVALID
TSTRBCHK      | TSRTB           | ceil(DATAWIDTH/64) | TVALID
TKEEPCHK      | TKEEP           | ceil(DATAWIDTH/64) | TVALID
TDATACHK      | TDATA           | ceil(DATAWIDTH/8)  | TVALID
TLASTCHK      | TLAST           | 1                  | TVALID
TDESTCHK      | TDEST           | ceil(DESTWIDTH/8)  | TVALID
TUSERCHK      | TUSER           | ceil(USERWIDTH/8)  | TVALID
<!-- .element: style="font-size: 0.5em !important;" -->

**ATTENTION:** adapted/reduced for AXI4 Stream
<!-- .element: style="font-size: 0.4em !important;" -->
</script></section></section><section ><section data-markdown><script type="text/template"><!-- ###################################################################### -->
### Final remarks
<!-- .slide: data-background="#581845" -->
<!-- ###################################################################### -->
</script></section><section data-markdown><script type="text/template">
### Performance comparison

![Performance](images/performance.svg)
<!-- .element: style="background-color: white; height: 12em;" -->
</script></section><section data-markdown><script type="text/template">
### Reasons for BURST transactions

> In a real system, there are latencies and arbitration. There, burst transfers and outstanding transactions come into the action.
<!-- .element: style="font-size: 0.4em !important; width: 55em;" -->
</script></section><section data-markdown><script type="text/template">
### Reasons for WRITE STROBE

* Implementation of column-based algorithms
* Decrease the need for read-modify-write operations
* Deal with access to a wider data bus
  * 32/64-bits access in a 128-bits bus
  * Different widths in a interconnect
</script></section><section data-markdown><script type="text/template">
### Reasons for multiple channels

Most systems use one of three interconnect topologies:
<!-- .element: style="font-size: 0.6em !important;" -->
1. Shared address and data buses
<!-- .element: style="font-size: 0.6em !important;" -->
2. Shared address buses and multiple data buses
<!-- .element: style="font-size: 0.6em !important;" -->
3. Multiple address and data buses
<!-- .element: style="font-size: 0.6em !important;" -->

Having channels, we can use the second alternative to achieve a good balance between system performance and interconnect complexity.
<!-- .element: style="font-size: 0.6em !important;" -->

Additionally, each channel transfers information in one direction, and there isn't any fixed relationship between them, so register slices can be inserted in any channel to improve timing, at the cost of additional latency cycles.
<!-- .element: style="font-size: 0.6em !important;" -->
</script></section><section data-markdown><script type="text/template">
### Multiple interfaces

![DMA example](images/dma-example.svg)

> It is possible (recommended when suitable) to have multiple interfaces per IP.
<!-- .element: style="font-size: 0.4em !important; width: 55em;" -->
</script></section><section data-markdown><script type="text/template">
### Address boundary

* The minimum address space that can be allocated to a single interface is 1KB for AHB, 4KB for AXI.
* A burst **must not** cross a 1KB/4KB (AHB/AXI) address boundary.
</script></section></section><section  data-markdown><script type="text/template"><!-- ###################################################################### -->
# Questions?
<!-- .slide: data-background="#1F618D" -->
<!-- ###################################################################### -->

|   |   |
|---|---|
| ![GitHub icon](icons/github.png)     | [rodrigomelo9](https://github.com/rodrigomelo9)                          |
| ![Twitter icon](icons/twitter.png)   | [rodrigomelo9ok](https://twitter.com/rodrigomelo9ok)                     |
| ![LinkedIn icon](icons/linkedin.png) | [rodrigoalejandromelo](https://www.linkedin.com/in/rodrigoalejandromelo) |
|   |   |
</script></section></div>
    </div>

    <script src="./dist/reveal.js"></script>

    <script src="./plugin/markdown/markdown.js"></script>
    <script src="./plugin/highlight/highlight.js"></script>
    <script src="./plugin/zoom/zoom.js"></script>
    <script src="./plugin/notes/notes.js"></script>
    <script src="./plugin/math/math.js"></script>
    <script>
      function extend() {
        var target = {};
        for (var i = 0; i < arguments.length; i++) {
          var source = arguments[i];
          for (var key in source) {
            if (source.hasOwnProperty(key)) {
              target[key] = source[key];
            }
          }
        }
        return target;
      }

      // default options to init reveal.js
      var defaultOptions = {
        controls: true,
        progress: true,
        history: true,
        center: true,
        transition: 'default', // none/fade/slide/convex/concave/zoom
        slideNumber: true,
        plugins: [
          RevealMarkdown,
          RevealHighlight,
          RevealZoom,
          RevealNotes,
          RevealMath
        ]
      };

      // options from URL query string
      var queryOptions = Reveal().getQueryHash() || {};

      var options = extend(defaultOptions, {}, queryOptions);
    </script>


    <script>
      Reveal.initialize(options);
    </script>
  </body>
</html>
