#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001cfec8106c0 .scope module, "cpu_tb" "cpu_tb" 2 13;
 .timescale -9 -9;
v000001cfec87a350_0 .var "clk", 0 0;
v000001cfec87b250_0 .net "hlt", 0 0, v000001cfec863d60_0;  1 drivers
v000001cfec87a490_0 .var "reset", 0 0;
v000001cfec87bd90_0 .var "start", 0 0;
S_000001cfec72a8f0 .scope module, "cp" "cpu" 2 33, 2 37 0, S_000001cfec8106c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "hlt";
L_000001cfec80df20 .functor NOT 1, v000001cfec703f20_0, C4<0>, C4<0>, C4<0>;
v000001cfec871760_0 .var "SP_in", 15 0;
v000001cfec870cc0_0 .net "SP_out", 15 0, v000001cfec86ed50_0;  1 drivers
v000001cfec870540_0 .net "acc_store", 0 0, L_000001cfec80dc80;  1 drivers
v000001cfec870d60_0 .net "acc_value", 15 0, v000001cfec7c8e60_0;  1 drivers
v000001cfec8718a0_0 .net "alu_done", 0 0, v000001cfec7c8640_0;  1 drivers
v000001cfec871bc0_0 .net "alu_op1_select", 1 0, L_000001cfec80e310;  1 drivers
v000001cfec870680_0 .net "alu_op2_select", 1 0, L_000001cfec80e460;  1 drivers
v000001cfec870f40_0 .net "alu_operation", 5 0, L_000001cfec80e8c0;  1 drivers
v000001cfec8707c0_0 .net "alu_start", 0 0, L_000001cfec80e380;  1 drivers
v000001cfec871800_0 .net "branch_enable", 0 0, v000001cfec703f20_0;  1 drivers
v000001cfec86ff00_0 .net "clk", 0 0, v000001cfec87a350_0;  1 drivers
v000001cfec871b20_0 .net "enable_sp", 0 0, L_000001cfec80e4d0;  1 drivers
v000001cfec871620_0 .net "flags_in", 3 0, v000001cfec7c7100_0;  1 drivers
v000001cfec8713a0 .array "flags_memory", 0 3, 0 0;
v000001cfec871940_0 .net "flags_out", 3 0, v000001cfec86c700_0;  1 drivers
v000001cfec871c60_0 .net "flags_write_enable", 0 0, L_000001cfec80ea80;  1 drivers
v000001cfec870040_0 .net "hlt", 0 0, v000001cfec863d60_0;  alias, 1 drivers
v000001cfec870ea0_0 .net "input_data", 15 0, v000001cfec86e2b0_0;  1 drivers
v000001cfec871120_0 .net "input_read", 0 0, L_000001cfec80e700;  1 drivers
v000001cfec871da0_0 .net "instr", 15 0, L_000001cfec80e690;  1 drivers
v000001cfec86ffa0_0 .net "loadPC", 0 0, L_000001cfec80e3f0;  1 drivers
v000001cfec870fe0_0 .net "load_pc_from_st", 0 0, L_000001cfec80e2a0;  1 drivers
v000001cfec871080_0 .net "mem_data_read", 15 0, L_000001cfec80e540;  1 drivers
v000001cfec870720_0 .net "mem_to_register", 0 0, L_000001cfec80e1c0;  1 drivers
v000001cfec870e00_0 .var "memory_address", 15 0;
v000001cfec8711c0_0 .net "memory_address_select", 1 0, L_000001cfec80ddd0;  1 drivers
v000001cfec8709a0_0 .var "memory_data_write", 15 0;
v000001cfec8719e0_0 .net "memory_data_write_select", 1 0, L_000001cfec80deb0;  1 drivers
v000001cfec8716c0_0 .net "memory_write", 0 0, L_000001cfec80dd60;  1 drivers
v000001cfec8700e0_0 .net "offset_long", 15 0, L_000001cfec87a2b0;  1 drivers
v000001cfec870180_0 .net "offset_short", 9 0, v000001cfec862820_0;  1 drivers
v000001cfec871d00_0 .var "operand1", 15 0;
v000001cfec870220_0 .var "operand2", 15 0;
v000001cfec871440_0 .net "out_PC", 15 0, v000001cfec86f890_0;  1 drivers
v000001cfec871a80_0 .var "output_data", 15 0;
v000001cfec8704a0_0 .net "output_reg_select", 1 0, L_000001cfec80e850;  1 drivers
v000001cfec870b80_0 .net "output_write", 0 0, L_000001cfec80dcf0;  1 drivers
v000001cfec8702c0_0 .net "regA_out", 15 0, v000001cfec86ef30_0;  1 drivers
v000001cfec871260_0 .net "regI_in", 15 0, L_000001cfec87b610;  1 drivers
v000001cfec871300_0 .net "regI_out", 15 0, v000001cfec86e3f0_0;  1 drivers
v000001cfec870900_0 .net "regI_short", 8 0, v000001cfec862140_0;  1 drivers
v000001cfec870360_0 .var "regX_in", 15 0;
v000001cfec870400_0 .net "regX_out", 15 0, v000001cfec86fc50_0;  1 drivers
v000001cfec8705e0_0 .var "regY_in", 15 0;
v000001cfec870860_0 .net "regY_out", 15 0, v000001cfec86df90_0;  1 drivers
v000001cfec8714e0 .array "registers", 0 1, 15 0;
v000001cfec870a40_0 .net "reset", 0 0, v000001cfec87a490_0;  1 drivers
v000001cfec870ae0_0 .net "stack_pop", 0 0, L_000001cfec80e230;  1 drivers
v000001cfec870c20_0 .net "stack_push", 0 0, L_000001cfec80df90;  1 drivers
v000001cfec871580_0 .net "stack_push_pc", 0 0, L_000001cfec80e000;  1 drivers
v000001cfec87bc50_0 .net "stack_reg_select", 0 0, L_000001cfec87b750;  1 drivers
v000001cfec87a850_0 .net "start", 0 0, v000001cfec87bd90_0;  1 drivers
v000001cfec87b390_0 .net "store_from_input", 0 0, L_000001cfec80eaf0;  1 drivers
v000001cfec87bbb0_0 .net "store_registerX", 0 0, L_000001cfec80eb60;  1 drivers
v000001cfec87a0d0_0 .net "store_registerY", 0 0, L_000001cfec80ea10;  1 drivers
E_000001cfec7fb050/0 .event anyedge, v000001cfec863d60_0, v000001cfec86fc50_0, v000001cfec86df90_0, v000001cfec7044c0_0;
v000001cfec8713a0_0 .array/port v000001cfec8713a0, 0;
v000001cfec8713a0_1 .array/port v000001cfec8713a0, 1;
v000001cfec8713a0_2 .array/port v000001cfec8713a0, 2;
v000001cfec8713a0_3 .array/port v000001cfec8713a0, 3;
E_000001cfec7fb050/1 .event anyedge, v000001cfec8713a0_0, v000001cfec8713a0_1, v000001cfec8713a0_2, v000001cfec8713a0_3;
v000001cfec8714e0_0 .array/port v000001cfec8714e0, 0;
v000001cfec8714e0_1 .array/port v000001cfec8714e0, 1;
E_000001cfec7fb050/2 .event anyedge, v000001cfec8714e0_0, v000001cfec8714e0_1;
E_000001cfec7fb050 .event/or E_000001cfec7fb050/0, E_000001cfec7fb050/1, E_000001cfec7fb050/2;
E_000001cfec7fa990/0 .event anyedge, v000001cfec86d600_0, v000001cfec86ed50_0, v000001cfec86dc40_0, v000001cfec86ce80_0;
E_000001cfec7fa990/1 .event anyedge, v000001cfec86c7a0_0, v000001cfec86fc50_0, v000001cfec86df90_0, v000001cfec86ef30_0;
E_000001cfec7fa990/2 .event anyedge, v000001cfec86e3f0_0, v000001cfec862a00_0, v000001cfec86d4c0_0, v000001cfec863720_0;
E_000001cfec7fa990/3 .event anyedge, v000001cfec863220_0, v000001cfec7c8f00_0, v000001cfec7c8fa0_0, v000001cfec863400_0;
E_000001cfec7fa990/4 .event anyedge, v000001cfec8625a0_0, v000001cfec86d6a0_0, v000001cfec86e2b0_0;
E_000001cfec7fa990 .event/or E_000001cfec7fa990/0, E_000001cfec7fa990/1, E_000001cfec7fa990/2, E_000001cfec7fa990/3, E_000001cfec7fa990/4;
S_000001cfec72aa80 .scope module, "ALU" "alu" 2 125, 3 1 0, S_000001cfec72a8f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "alu_start";
    .port_info 3 /INPUT 16 "op1";
    .port_info 4 /INPUT 16 "op2";
    .port_info 5 /INPUT 6 "alu_control";
    .port_info 6 /OUTPUT 16 "out";
    .port_info 7 /OUTPUT 4 "flags";
    .port_info 8 /OUTPUT 1 "alu_done";
P_000001cfec810be0 .param/l "ADDI" 1 3 12, C4<101011>;
P_000001cfec810c18 .param/l "ADDR" 1 3 11, C4<001011>;
P_000001cfec810c50 .param/l "ANDI" 1 3 32, C4<110101>;
P_000001cfec810c88 .param/l "ANDR" 1 3 31, C4<010101>;
P_000001cfec810cc0 .param/l "CF" 1 3 49, +C4<00000000000000000000000000000001>;
P_000001cfec810cf8 .param/l "CMPI" 1 3 39, C4<111001>;
P_000001cfec810d30 .param/l "CMPR" 1 3 38, C4<011001>;
P_000001cfec810d68 .param/l "DEC" 1 3 43, C4<011100>;
P_000001cfec810da0 .param/l "DIVI" 1 3 28, C4<110011>;
P_000001cfec810dd8 .param/l "DIVR" 1 3 27, C4<010011>;
P_000001cfec810e10 .param/l "INC" 1 3 42, C4<011011>;
P_000001cfec810e48 .param/l "LOG" 1 3 45, C4<111011>;
P_000001cfec810e80 .param/l "LSLI" 1 3 18, C4<101110>;
P_000001cfec810eb8 .param/l "LSLR" 1 3 17, C4<001110>;
P_000001cfec810ef0 .param/l "LSRI" 1 3 16, C4<101101>;
P_000001cfec810f28 .param/l "LSRR" 1 3 15, C4<001101>;
P_000001cfec810f60 .param/l "MODI" 1 3 30, C4<110100>;
P_000001cfec810f98 .param/l "MODR" 1 3 29, C4<010100>;
P_000001cfec810fd0 .param/l "MOVI" 1 3 24, C4<110001>;
P_000001cfec811008 .param/l "MOVR" 1 3 23, C4<010001>;
P_000001cfec811040 .param/l "MULI" 1 3 26, C4<110010>;
P_000001cfec811078 .param/l "MULR" 1 3 25, C4<010010>;
P_000001cfec8110b0 .param/l "NF" 1 3 48, +C4<00000000000000000000000000000010>;
P_000001cfec8110e8 .param/l "NOT" 1 3 37, C4<011000>;
P_000001cfec811120 .param/l "ORRI" 1 3 34, C4<110110>;
P_000001cfec811158 .param/l "ORRR" 1 3 33, C4<010110>;
P_000001cfec811190 .param/l "RSLI" 1 3 22, C4<110000>;
P_000001cfec8111c8 .param/l "RSLR" 1 3 21, C4<010000>;
P_000001cfec811200 .param/l "RSRI" 1 3 20, C4<101111>;
P_000001cfec811238 .param/l "RSRR" 1 3 19, C4<001111>;
P_000001cfec811270 .param/l "RTT" 1 3 44, C4<111100>;
P_000001cfec8112a8 .param/l "SUBI" 1 3 14, C4<101100>;
P_000001cfec8112e0 .param/l "SUBR" 1 3 13, C4<001100>;
P_000001cfec811318 .param/l "TSTI" 1 3 41, C4<111010>;
P_000001cfec811350 .param/l "TSTR" 1 3 40, C4<011010>;
P_000001cfec811388 .param/l "VF" 1 3 50, +C4<00000000000000000000000000000000>;
P_000001cfec8113c0 .param/l "XORI" 1 3 36, C4<110111>;
P_000001cfec8113f8 .param/l "XORR" 1 3 35, C4<010111>;
P_000001cfec811430 .param/l "ZF" 1 3 47, +C4<00000000000000000000000000000011>;
v000001cfec7c8320_0 .var "a", 5 0;
v000001cfec7c83c0_0 .net "alu_control", 5 0, L_000001cfec80e8c0;  alias, 1 drivers
v000001cfec7c8640_0 .var "alu_done", 0 0;
v000001cfec7c7420_0 .net "alu_start", 0 0, L_000001cfec80e380;  alias, 1 drivers
v000001cfec7c7a60_0 .var "b", 0 0;
v000001cfec7c7ec0_0 .net "clk", 0 0, v000001cfec87a350_0;  alias, 1 drivers
v000001cfec7c72e0_0 .var "d", 20 0;
v000001cfec7c7560_0 .var "f", 11 0;
v000001cfec7c7100_0 .var "flags", 3 0;
v000001cfec7c8b40_0 .var/i "i", 31 0;
v000001cfec7c8460_0 .net "op1", 15 0, v000001cfec871d00_0;  1 drivers
v000001cfec7c8be0_0 .net "op2", 15 0, v000001cfec870220_0;  1 drivers
v000001cfec7c8e60_0 .var "out", 15 0;
v000001cfec7c71a0_0 .var "r", 20 0;
v000001cfec7c7240_0 .net "reset", 0 0, v000001cfec87a490_0;  alias, 1 drivers
E_000001cfec7faa10/0 .event anyedge, v000001cfec7c7420_0, v000001cfec7c83c0_0, v000001cfec7c8460_0, v000001cfec7c8320_0;
E_000001cfec7faa10/1 .event anyedge, v000001cfec7c7a60_0, v000001cfec7c7560_0, v000001cfec7c72e0_0, v000001cfec7c8e60_0;
E_000001cfec7faa10/2 .event anyedge, v000001cfec7c71a0_0, v000001cfec7c8be0_0;
E_000001cfec7faa10 .event/or E_000001cfec7faa10/0, E_000001cfec7faa10/1, E_000001cfec7faa10/2;
S_000001cfec72ac10 .scope module, "CU" "control_unit" 2 111, 4 1 0, S_000001cfec72a8f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "alu_done";
    .port_info 4 /INPUT 4 "flags";
    .port_info 5 /INPUT 16 "instr";
    .port_info 6 /OUTPUT 6 "alu_operation";
    .port_info 7 /OUTPUT 1 "alu_start";
    .port_info 8 /OUTPUT 2 "alu_op1_select";
    .port_info 9 /OUTPUT 2 "alu_op2_select";
    .port_info 10 /OUTPUT 1 "store_registerX";
    .port_info 11 /OUTPUT 1 "store_registerY";
    .port_info 12 /OUTPUT 1 "branch_enable";
    .port_info 13 /OUTPUT 1 "loadPC";
    .port_info 14 /OUTPUT 9 "regI_short";
    .port_info 15 /OUTPUT 1 "acc_store";
    .port_info 16 /OUTPUT 1 "hlt";
    .port_info 17 /OUTPUT 1 "flags_write_enable";
    .port_info 18 /OUTPUT 10 "offset_short";
    .port_info 19 /OUTPUT 1 "input_read";
    .port_info 20 /OUTPUT 1 "store_from_input";
    .port_info 21 /OUTPUT 1 "output_write";
    .port_info 22 /OUTPUT 2 "output_reg_select";
    .port_info 23 /OUTPUT 1 "memory_write";
    .port_info 24 /OUTPUT 2 "memory_address_select";
    .port_info 25 /OUTPUT 2 "memory_write_select";
    .port_info 26 /OUTPUT 1 "mem_to_register";
    .port_info 27 /OUTPUT 1 "stack_reg_select";
    .port_info 28 /OUTPUT 1 "stack_push";
    .port_info 29 /OUTPUT 1 "enable_sp";
    .port_info 30 /OUTPUT 1 "stack_pop";
    .port_info 31 /OUTPUT 1 "stack_push_pc";
    .port_info 32 /OUTPUT 1 "stack_pop_pc";
    .port_info 33 /OUTPUT 1 "load_pc_from_st";
P_000001cfec861500 .param/l "ALU" 1 4 69, +C4<00000000000000000000000000000011>;
P_000001cfec861538 .param/l "BRA" 1 4 164, C4<000100>;
P_000001cfec861570 .param/l "BRC" 1 4 162, C4<000010>;
P_000001cfec8615a8 .param/l "BRN" 1 4 161, C4<000001>;
P_000001cfec8615e0 .param/l "BRO" 1 4 163, C4<000011>;
P_000001cfec861618 .param/l "BRZ" 1 4 160, C4<000000>;
P_000001cfec861650 .param/l "CF" 1 4 152, +C4<00000000000000000000000000000001>;
P_000001cfec861688 .param/l "CMP" 1 4 170, C4<11001>;
P_000001cfec8616c0 .param/l "DECODE" 1 4 68, +C4<00000000000000000000000000000010>;
P_000001cfec8616f8 .param/l "FETCH" 1 4 67, +C4<00000000000000000000000000000001>;
P_000001cfec861730 .param/l "FIRST_ALU" 1 4 168, C4<001011>;
P_000001cfec861768 .param/l "HLT" 1 4 167, C4<011101>;
P_000001cfec8617a0 .param/l "IDLE" 1 4 66, +C4<00000000000000000000000000000000>;
P_000001cfec8617d8 .param/l "INP" 1 4 173, C4<011110>;
P_000001cfec861810 .param/l "INPUT_STALL" 1 4 72, +C4<00000000000000000000000000000110>;
P_000001cfec861848 .param/l "JMP" 1 4 165, C4<000101>;
P_000001cfec861880 .param/l "JMP_STALL" 1 4 79, +C4<00000000000000000000000000001101>;
P_000001cfec8618b8 .param/l "LAST_ALU" 1 4 169, C4<011100>;
P_000001cfec8618f0 .param/l "LDR" 1 4 177, C4<01010>;
P_000001cfec861928 .param/l "LOAD_STALL" 1 4 75, +C4<00000000000000000000000000001001>;
P_000001cfec861960 .param/l "LOG" 1 4 183, C4<111011>;
P_000001cfec861998 .param/l "NF" 1 4 151, +C4<00000000000000000000000000000010>;
P_000001cfec8619d0 .param/l "OUT" 1 4 174, C4<011111>;
P_000001cfec861a08 .param/l "OUTPUT_STALL" 1 4 73, +C4<00000000000000000000000000000111>;
P_000001cfec861a40 .param/l "POP" 1 4 180, C4<001000>;
P_000001cfec861a78 .param/l "POP_STALL" 1 4 77, +C4<00000000000000000000000000001011>;
P_000001cfec861ab0 .param/l "POP_UPDATE_SP" 1 4 78, +C4<00000000000000000000000000001100>;
P_000001cfec861ae8 .param/l "PSH" 1 4 179, C4<000111>;
P_000001cfec861b20 .param/l "PUSH_STALL" 1 4 76, +C4<00000000000000000000000000001010>;
P_000001cfec861b58 .param/l "RET" 1 4 166, C4<000110>;
P_000001cfec861b90 .param/l "RET_STALL" 1 4 80, +C4<00000000000000000000000000001110>;
P_000001cfec861bc8 .param/l "RTT" 1 4 182, C4<111100>;
P_000001cfec861c00 .param/l "SEL_A" 1 4 157, +C4<00000000000000000000000000000010>;
P_000001cfec861c38 .param/l "SEL_I" 1 4 158, +C4<00000000000000000000000000000011>;
P_000001cfec861c70 .param/l "SEL_X" 1 4 155, +C4<00000000000000000000000000000000>;
P_000001cfec861ca8 .param/l "SEL_Y" 1 4 156, +C4<00000000000000000000000000000001>;
P_000001cfec861ce0 .param/l "STALL" 1 4 71, +C4<00000000000000000000000000000101>;
P_000001cfec861d18 .param/l "STORE_STALL" 1 4 74, +C4<00000000000000000000000000001000>;
P_000001cfec861d50 .param/l "STR" 1 4 176, C4<01001>;
P_000001cfec861d88 .param/l "TST" 1 4 171, C4<11010>;
P_000001cfec861dc0 .param/l "VF" 1 4 153, +C4<00000000000000000000000000000000>;
P_000001cfec861df8 .param/l "WB" 1 4 70, +C4<00000000000000000000000000000100>;
P_000001cfec861e30 .param/l "ZF" 1 4 150, +C4<00000000000000000000000000000011>;
L_000001cfec80e8c0 .functor BUFZ 6, v000001cfec7c7d80_0, C4<000000>, C4<000000>, C4<000000>;
L_000001cfec80e310 .functor BUFZ 2, v000001cfec7c8d20_0, C4<00>, C4<00>, C4<00>;
L_000001cfec80e460 .functor BUFZ 2, v000001cfec7c7740_0, C4<00>, C4<00>, C4<00>;
L_000001cfec80eb60 .functor BUFZ 1, v000001cfec86cf20_0, C4<0>, C4<0>, C4<0>;
L_000001cfec80ea10 .functor BUFZ 1, v000001cfec86da60_0, C4<0>, C4<0>, C4<0>;
L_000001cfec80e380 .functor BUFZ 1, v000001cfec7c8140_0, C4<0>, C4<0>, C4<0>;
L_000001cfec80e3f0 .functor BUFZ 1, v000001cfec862500_0, C4<0>, C4<0>, C4<0>;
L_000001cfec80dc80 .functor BUFZ 1, v000001cfec7c86e0_0, C4<0>, C4<0>, C4<0>;
L_000001cfec80ea80 .functor BUFZ 1, v000001cfec861ec0_0, C4<0>, C4<0>, C4<0>;
L_000001cfec80e700 .functor BUFZ 1, v000001cfec863860_0, C4<0>, C4<0>, C4<0>;
L_000001cfec80eaf0 .functor BUFZ 1, v000001cfec86d740_0, C4<0>, C4<0>, C4<0>;
L_000001cfec80dcf0 .functor BUFZ 1, v000001cfec8620a0_0, C4<0>, C4<0>, C4<0>;
L_000001cfec80e850 .functor BUFZ 2, v000001cfec861f60_0, C4<00>, C4<00>, C4<00>;
L_000001cfec80dd60 .functor BUFZ 1, v000001cfec8639a0_0, C4<0>, C4<0>, C4<0>;
L_000001cfec80ddd0 .functor BUFZ 2, v000001cfec863a40_0, C4<00>, C4<00>, C4<00>;
L_000001cfec80deb0 .functor BUFZ 2, v000001cfec863b80_0, C4<00>, C4<00>, C4<00>;
L_000001cfec80e1c0 .functor BUFZ 1, v000001cfec863680_0, C4<0>, C4<0>, C4<0>;
L_000001cfec80df90 .functor BUFZ 1, v000001cfec86bf80_0, C4<0>, C4<0>, C4<0>;
L_000001cfec80e4d0 .functor BUFZ 1, v000001cfec704420_0, C4<0>, C4<0>, C4<0>;
L_000001cfec80e230 .functor BUFZ 1, v000001cfec86bee0_0, C4<0>, C4<0>, C4<0>;
L_000001cfec80e000 .functor BUFZ 1, v000001cfec86d7e0_0, C4<0>, C4<0>, C4<0>;
L_000001cfec80e070 .functor BUFZ 1, v000001cfec862dc0_0, C4<0>, C4<0>, C4<0>;
L_000001cfec80e2a0 .functor BUFZ 1, v000001cfec8630e0_0, C4<0>, C4<0>, C4<0>;
v000001cfec7c8c80_0 .net "acc_store", 0 0, L_000001cfec80dc80;  alias, 1 drivers
v000001cfec7c7380_0 .var "acc_store_nxt", 0 0;
v000001cfec7c86e0_0 .var "acc_store_reg", 0 0;
v000001cfec7c8780_0 .net "alu_done", 0 0, v000001cfec7c8640_0;  alias, 1 drivers
v000001cfec7c8f00_0 .net "alu_op1_select", 1 0, L_000001cfec80e310;  alias, 1 drivers
v000001cfec7c77e0_0 .var "alu_op1_select_nxt", 1 0;
v000001cfec7c8d20_0 .var "alu_op1_select_reg", 1 0;
v000001cfec7c8fa0_0 .net "alu_op2_select", 1 0, L_000001cfec80e460;  alias, 1 drivers
v000001cfec7c76a0_0 .var "alu_op2_select_nxt", 1 0;
v000001cfec7c7740_0 .var "alu_op2_select_reg", 1 0;
v000001cfec7c7880_0 .net "alu_operation", 5 0, L_000001cfec80e8c0;  alias, 1 drivers
v000001cfec7c80a0_0 .var "alu_operation_nxt", 5 0;
v000001cfec7c7d80_0 .var "alu_operation_reg", 5 0;
v000001cfec7c7e20_0 .net "alu_start", 0 0, L_000001cfec80e380;  alias, 1 drivers
v000001cfec7c7f60_0 .var "alu_start_nxt", 0 0;
v000001cfec7c8140_0 .var "alu_start_reg", 0 0;
v000001cfec7c81e0_0 .net "branch_enable", 0 0, v000001cfec703f20_0;  alias, 1 drivers
v000001cfec703e80_0 .var "branch_enable_nxt", 0 0;
v000001cfec703f20_0 .var "branch_enable_reg", 0 0;
v000001cfec7041a0_0 .net "clk", 0 0, v000001cfec87a350_0;  alias, 1 drivers
v000001cfec7042e0_0 .net "enable_sp", 0 0, L_000001cfec80e4d0;  alias, 1 drivers
v000001cfec704380_0 .var "enable_sp_nxt", 0 0;
v000001cfec704420_0 .var "enable_sp_reg", 0 0;
v000001cfec7044c0_0 .net "flags", 3 0, v000001cfec86c700_0;  alias, 1 drivers
v000001cfec862e60_0 .var "flags_nxt", 3 0;
v000001cfec863900_0 .var "flags_reg", 3 0;
v000001cfec863540_0 .net "flags_write_enable", 0 0, L_000001cfec80ea80;  alias, 1 drivers
v000001cfec863040_0 .var "flags_write_enable_nxt", 0 0;
v000001cfec861ec0_0 .var "flags_write_enable_reg", 0 0;
v000001cfec863d60_0 .var "hlt", 0 0;
v000001cfec8623c0_0 .net "input_read", 0 0, L_000001cfec80e700;  alias, 1 drivers
v000001cfec862f00_0 .var "input_read_nxt", 0 0;
v000001cfec863860_0 .var "input_read_reg", 0 0;
v000001cfec862460_0 .net "instr", 15 0, L_000001cfec80e690;  alias, 1 drivers
v000001cfec862fa0_0 .var "instr_nxt", 15 0;
v000001cfec8635e0_0 .var "instr_reg", 15 0;
v000001cfec8632c0_0 .net "loadPC", 0 0, L_000001cfec80e3f0;  alias, 1 drivers
v000001cfec8626e0_0 .var "loadPC_nxt", 0 0;
v000001cfec862500_0 .var "loadPC_reg", 0 0;
v000001cfec862aa0_0 .net "load_pc_from_st", 0 0, L_000001cfec80e2a0;  alias, 1 drivers
v000001cfec8621e0_0 .var "load_pc_from_st_nxt", 0 0;
v000001cfec8630e0_0 .var "load_pc_from_st_reg", 0 0;
v000001cfec8625a0_0 .net "mem_to_register", 0 0, L_000001cfec80e1c0;  alias, 1 drivers
v000001cfec8634a0_0 .var "mem_to_register_nxt", 0 0;
v000001cfec863680_0 .var "mem_to_register_reg", 0 0;
v000001cfec863720_0 .net "memory_address_select", 1 0, L_000001cfec80ddd0;  alias, 1 drivers
v000001cfec863180_0 .var "memory_address_select_nxt", 1 0;
v000001cfec863a40_0 .var "memory_address_select_reg", 1 0;
v000001cfec862780_0 .net "memory_write", 0 0, L_000001cfec80dd60;  alias, 1 drivers
v000001cfec8637c0_0 .var "memory_write_nxt", 0 0;
v000001cfec8639a0_0 .var "memory_write_reg", 0 0;
v000001cfec863220_0 .net "memory_write_select", 1 0, L_000001cfec80deb0;  alias, 1 drivers
v000001cfec863ae0_0 .var "memory_write_select_nxt", 1 0;
v000001cfec863b80_0 .var "memory_write_select_reg", 1 0;
v000001cfec862640_0 .net "offset_short", 9 0, v000001cfec862820_0;  alias, 1 drivers
v000001cfec863360_0 .var "offset_short_nxt", 9 0;
v000001cfec862820_0 .var "offset_short_reg", 9 0;
v000001cfec863c20_0 .var "opcode_nxt", 5 0;
v000001cfec862280_0 .var "opcode_reg", 5 0;
v000001cfec863400_0 .net "output_reg_select", 1 0, L_000001cfec80e850;  alias, 1 drivers
v000001cfec863cc0_0 .var "output_reg_select_nxt", 1 0;
v000001cfec861f60_0 .var "output_reg_select_reg", 1 0;
v000001cfec8628c0_0 .net "output_write", 0 0, L_000001cfec80dcf0;  alias, 1 drivers
v000001cfec862320_0 .var "output_write_nxt", 0 0;
v000001cfec8620a0_0 .var "output_write_reg", 0 0;
v000001cfec862000_0 .net "regI_short", 8 0, v000001cfec862140_0;  alias, 1 drivers
v000001cfec862960_0 .var "regI_short_nxt", 8 0;
v000001cfec862140_0 .var "regI_short_reg", 8 0;
v000001cfec862be0_0 .net "reset", 0 0, v000001cfec87a490_0;  alias, 1 drivers
v000001cfec862a00_0 .net "stack_pop", 0 0, L_000001cfec80e230;  alias, 1 drivers
v000001cfec862b40_0 .var "stack_pop_nxt", 0 0;
v000001cfec862c80_0 .net "stack_pop_pc", 0 0, L_000001cfec80e070;  1 drivers
v000001cfec862d20_0 .var "stack_pop_pc_nxt", 0 0;
v000001cfec862dc0_0 .var "stack_pop_pc_reg", 0 0;
v000001cfec86bee0_0 .var "stack_pop_reg", 0 0;
v000001cfec86d600_0 .net "stack_push", 0 0, L_000001cfec80df90;  alias, 1 drivers
v000001cfec86cfc0_0 .var "stack_push_nxt", 0 0;
v000001cfec86dc40_0 .net "stack_push_pc", 0 0, L_000001cfec80e000;  alias, 1 drivers
v000001cfec86cac0_0 .var "stack_push_pc_nxt", 0 0;
v000001cfec86d7e0_0 .var "stack_push_pc_reg", 0 0;
v000001cfec86bf80_0 .var "stack_push_reg", 0 0;
v000001cfec86c7a0_0 .net "stack_reg_select", 0 0, L_000001cfec87b750;  alias, 1 drivers
v000001cfec86c340_0 .var "stack_reg_select_nxt", 1 0;
v000001cfec86c020_0 .var "stack_reg_select_reg", 1 0;
v000001cfec86d240_0 .net "start", 0 0, v000001cfec87bd90_0;  alias, 1 drivers
v000001cfec86c3e0_0 .var "state_nxt", 7 0;
v000001cfec86d060_0 .var "state_reg", 7 0;
v000001cfec86d6a0_0 .net "store_from_input", 0 0, L_000001cfec80eaf0;  alias, 1 drivers
v000001cfec86d100_0 .var "store_from_input_nxt", 0 0;
v000001cfec86d740_0 .var "store_from_input_reg", 0 0;
v000001cfec86c840_0 .net "store_registerX", 0 0, L_000001cfec80eb60;  alias, 1 drivers
v000001cfec86d880_0 .var "store_registerX_nxt", 0 0;
v000001cfec86cf20_0 .var "store_registerX_reg", 0 0;
v000001cfec86cca0_0 .net "store_registerY", 0 0, L_000001cfec80ea10;  alias, 1 drivers
v000001cfec86d9c0_0 .var "store_registerY_nxt", 0 0;
v000001cfec86da60_0 .var "store_registerY_reg", 0 0;
E_000001cfec7fbdd0/0 .event anyedge, v000001cfec86d060_0, v000001cfec86d240_0, v000001cfec862460_0, v000001cfec862280_0;
E_000001cfec7fbdd0/1 .event anyedge, v000001cfec8635e0_0, v000001cfec7044c0_0, v000001cfec7c8640_0;
E_000001cfec7fbdd0 .event/or E_000001cfec7fbdd0/0, E_000001cfec7fbdd0/1;
E_000001cfec7fc2d0 .event posedge, v000001cfec7c7ec0_0;
L_000001cfec87b750 .part v000001cfec86c020_0, 0, 1;
S_000001cfec730560 .scope module, "DATA" "memory" 2 130, 5 1 0, S_000001cfec72a8f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 16 "write_data";
    .port_info 3 /INPUT 16 "address";
    .port_info 4 /OUTPUT 16 "read_data";
L_000001cfec80e540 .functor BUFZ 16, L_000001cfec87bcf0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001cfec86c0c0_0 .net *"_ivl_0", 15 0, L_000001cfec87bcf0;  1 drivers
v000001cfec86db00_0 .net *"_ivl_2", 17 0, L_000001cfec87b430;  1 drivers
L_000001cfec87c088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cfec86c980_0 .net *"_ivl_5", 1 0, L_000001cfec87c088;  1 drivers
v000001cfec86d2e0_0 .net "address", 15 0, v000001cfec870e00_0;  1 drivers
v000001cfec86d920_0 .net "clk", 0 0, v000001cfec87a350_0;  alias, 1 drivers
v000001cfec86c480 .array "mem", 0 65535, 15 0;
v000001cfec86d4c0_0 .net "read_data", 15 0, L_000001cfec80e540;  alias, 1 drivers
v000001cfec86dba0_0 .net "write_data", 15 0, v000001cfec8709a0_0;  1 drivers
v000001cfec86cd40_0 .net "write_enable", 0 0, L_000001cfec80dd60;  alias, 1 drivers
L_000001cfec87bcf0 .array/port v000001cfec86c480, L_000001cfec87b430;
L_000001cfec87b430 .concat [ 16 2 0 0], v000001cfec870e00_0, L_000001cfec87c088;
S_000001cfec73f230 .scope module, "EXTEND_10_16" "sign_extend_unit" 2 128, 6 1 0, S_000001cfec72a8f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 10 "short_operand";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 16 "long_operand";
P_000001cfec7d6890 .param/l "LONG_SIZE" 0 6 1, +C4<00000000000000000000000000010000>;
P_000001cfec7d68c8 .param/l "SHORT_SIZE" 0 6 1, +C4<00000000000000000000000000001010>;
v000001cfec86dce0_0 .net *"_ivl_1", 0 0, L_000001cfec87a210;  1 drivers
v000001cfec86dd80_0 .net *"_ivl_2", 5 0, L_000001cfec87ab70;  1 drivers
o000001cfec8132d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001cfec86d1a0_0 .net "enable", 0 0, o000001cfec8132d8;  0 drivers
v000001cfec86c160_0 .net "long_operand", 15 0, L_000001cfec87a2b0;  alias, 1 drivers
v000001cfec86c200_0 .net "short_operand", 9 0, v000001cfec862820_0;  alias, 1 drivers
L_000001cfec87a210 .part v000001cfec862820_0, 9, 1;
LS_000001cfec87ab70_0_0 .concat [ 1 1 1 1], L_000001cfec87a210, L_000001cfec87a210, L_000001cfec87a210, L_000001cfec87a210;
LS_000001cfec87ab70_0_4 .concat [ 1 1 0 0], L_000001cfec87a210, L_000001cfec87a210;
L_000001cfec87ab70 .concat [ 4 2 0 0], LS_000001cfec87ab70_0_0, LS_000001cfec87ab70_0_4;
L_000001cfec87a2b0 .concat [ 10 6 0 0], v000001cfec862820_0, L_000001cfec87ab70;
S_000001cfec73f3c0 .scope module, "EXTEND_9_16" "sign_extend_unit" 2 127, 6 1 0, S_000001cfec72a8f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 9 "short_operand";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 16 "long_operand";
P_000001cfec7d6990 .param/l "LONG_SIZE" 0 6 1, +C4<00000000000000000000000000010000>;
P_000001cfec7d69c8 .param/l "SHORT_SIZE" 0 6 1, +C4<00000000000000000000000000001001>;
v000001cfec86d560_0 .net *"_ivl_1", 0 0, L_000001cfec87a7b0;  1 drivers
v000001cfec86d380_0 .net *"_ivl_2", 6 0, L_000001cfec87a030;  1 drivers
o000001cfec813428 .functor BUFZ 1, C4<z>; HiZ drive
v000001cfec86c2a0_0 .net "enable", 0 0, o000001cfec813428;  0 drivers
v000001cfec86c8e0_0 .net "long_operand", 15 0, L_000001cfec87b610;  alias, 1 drivers
v000001cfec86c520_0 .net "short_operand", 8 0, v000001cfec862140_0;  alias, 1 drivers
L_000001cfec87a7b0 .part v000001cfec862140_0, 8, 1;
LS_000001cfec87a030_0_0 .concat [ 1 1 1 1], L_000001cfec87a7b0, L_000001cfec87a7b0, L_000001cfec87a7b0, L_000001cfec87a7b0;
LS_000001cfec87a030_0_4 .concat [ 1 1 1 0], L_000001cfec87a7b0, L_000001cfec87a7b0, L_000001cfec87a7b0;
L_000001cfec87a030 .concat [ 4 3 0 0], LS_000001cfec87a030_0_0, LS_000001cfec87a030_0_4;
L_000001cfec87b610 .concat [ 9 7 0 0], v000001cfec862140_0, L_000001cfec87a030;
S_000001cfec73f550 .scope module, "FLAG_REGISTER" "flags" 2 126, 7 1 0, S_000001cfec72a8f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 4 "out";
    .port_info 4 /INPUT 4 "in";
v000001cfec86c5c0_0 .net "clk", 0 0, v000001cfec87a350_0;  alias, 1 drivers
v000001cfec86c660_0 .net "enable", 0 0, L_000001cfec80ea80;  alias, 1 drivers
v000001cfec86d420_0 .net "in", 3 0, v000001cfec7c7100_0;  alias, 1 drivers
v000001cfec86c700_0 .var "out", 3 0;
v000001cfec86ca20_0 .net "reset", 0 0, v000001cfec87a490_0;  alias, 1 drivers
E_000001cfec7fbd90/0 .event negedge, v000001cfec7c7240_0;
E_000001cfec7fbd90/1 .event posedge, v000001cfec7c7ec0_0;
E_000001cfec7fbd90 .event/or E_000001cfec7fbd90/0, E_000001cfec7fbd90/1;
S_000001cfec731890 .scope module, "INSTR" "memoryi" 2 109, 8 1 0, S_000001cfec72a8f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "address";
    .port_info 1 /OUTPUT 16 "read_data";
L_000001cfec80e690 .functor BUFZ 16, L_000001cfec87a170, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001cfec86cb60_0 .net *"_ivl_0", 15 0, L_000001cfec87a170;  1 drivers
v000001cfec86cc00_0 .net *"_ivl_2", 17 0, L_000001cfec87ae90;  1 drivers
L_000001cfec87c040 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cfec86cde0_0 .net *"_ivl_5", 1 0, L_000001cfec87c040;  1 drivers
v000001cfec86ce80_0 .net "address", 15 0, v000001cfec86f890_0;  alias, 1 drivers
v000001cfec86edf0 .array "mem", 0 65535, 15 0;
v000001cfec86f070_0 .net "read_data", 15 0, L_000001cfec80e690;  alias, 1 drivers
L_000001cfec87a170 .array/port v000001cfec86edf0, L_000001cfec87ae90;
L_000001cfec87ae90 .concat [ 16 2 0 0], v000001cfec86f890_0, L_000001cfec87c040;
S_000001cfec731a20 .scope module, "PC" "PC_register" 2 101, 9 1 0, S_000001cfec72a8f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "increment";
    .port_info 4 /INPUT 1 "load";
    .port_info 5 /INPUT 16 "offset";
    .port_info 6 /INPUT 16 "in";
    .port_info 7 /OUTPUT 16 "out";
v000001cfec86f390_0 .var "PC_nxt", 15 0;
v000001cfec86f890_0 .var "PC_reg", 15 0;
v000001cfec86f1b0_0 .net "clk", 0 0, v000001cfec87a350_0;  alias, 1 drivers
v000001cfec86f110_0 .net "enable", 0 0, L_000001cfec80e3f0;  alias, 1 drivers
v000001cfec86f430_0 .net "in", 15 0, L_000001cfec80e540;  alias, 1 drivers
v000001cfec86ec10_0 .net "increment", 0 0, L_000001cfec80df20;  1 drivers
v000001cfec86ee90_0 .net "load", 0 0, L_000001cfec80e2a0;  alias, 1 drivers
v000001cfec86f4d0_0 .net "offset", 15 0, L_000001cfec87a2b0;  alias, 1 drivers
v000001cfec86f250_0 .net "out", 15 0, v000001cfec86f890_0;  alias, 1 drivers
v000001cfec86f930_0 .net "reset", 0 0, v000001cfec87a490_0;  alias, 1 drivers
E_000001cfec7fb890/0 .event anyedge, v000001cfec862aa0_0, v000001cfec86d4c0_0, v000001cfec86ec10_0, v000001cfec86f890_0;
E_000001cfec7fb890/1 .event anyedge, v000001cfec86c160_0;
E_000001cfec7fb890 .event/or E_000001cfec7fb890/0, E_000001cfec7fb890/1;
S_000001cfec731bb0 .scope module, "REGISTER_A" "register" 2 104, 10 1 0, S_000001cfec72a8f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "in";
    .port_info 4 /OUTPUT 16 "out";
P_000001cfec7fb950 .param/l "INIT_VALUE" 0 10 1, +C4<00000000000000000000000000000000>;
v000001cfec86f9d0_0 .net "clk", 0 0, v000001cfec87a350_0;  alias, 1 drivers
v000001cfec86f2f0_0 .net "enable", 0 0, L_000001cfec80dc80;  alias, 1 drivers
v000001cfec86f570_0 .net "in", 15 0, v000001cfec7c8e60_0;  alias, 1 drivers
v000001cfec86ef30_0 .var "out", 15 0;
v000001cfec86f750_0 .net "reset", 0 0, v000001cfec87a490_0;  alias, 1 drivers
S_000001cfec72bdd0 .scope module, "REGISTER_I" "register" 2 105, 10 1 0, S_000001cfec72a8f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "in";
    .port_info 4 /OUTPUT 16 "out";
P_000001cfec7fba50 .param/l "INIT_VALUE" 0 10 1, +C4<00000000000000000000000000000000>;
v000001cfec86f610_0 .net "clk", 0 0, v000001cfec87a350_0;  alias, 1 drivers
L_000001cfec87bff8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cfec86efd0_0 .net "enable", 0 0, L_000001cfec87bff8;  1 drivers
v000001cfec86f6b0_0 .net "in", 15 0, L_000001cfec87b610;  alias, 1 drivers
v000001cfec86e3f0_0 .var "out", 15 0;
v000001cfec86ead0_0 .net "reset", 0 0, v000001cfec87a490_0;  alias, 1 drivers
S_000001cfec72bf60 .scope module, "REGISTER_X" "register" 2 102, 10 1 0, S_000001cfec72a8f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "in";
    .port_info 4 /OUTPUT 16 "out";
P_000001cfec7fb990 .param/l "INIT_VALUE" 0 10 1, +C4<00000000000000000000000000000000>;
v000001cfec86fa70_0 .net "clk", 0 0, v000001cfec87a350_0;  alias, 1 drivers
v000001cfec86f7f0_0 .net "enable", 0 0, L_000001cfec80eb60;  alias, 1 drivers
v000001cfec86fb10_0 .net "in", 15 0, v000001cfec870360_0;  1 drivers
v000001cfec86fc50_0 .var "out", 15 0;
v000001cfec86fbb0_0 .net "reset", 0 0, v000001cfec87a490_0;  alias, 1 drivers
S_000001cfec72c0f0 .scope module, "REGISTER_Y" "register" 2 103, 10 1 0, S_000001cfec72a8f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "in";
    .port_info 4 /OUTPUT 16 "out";
P_000001cfec7fb9d0 .param/l "INIT_VALUE" 0 10 1, +C4<00000000000000000000000000000000>;
v000001cfec86fcf0_0 .net "clk", 0 0, v000001cfec87a350_0;  alias, 1 drivers
v000001cfec86fd90_0 .net "enable", 0 0, L_000001cfec80ea10;  alias, 1 drivers
v000001cfec86def0_0 .net "in", 15 0, v000001cfec8705e0_0;  1 drivers
v000001cfec86df90_0 .var "out", 15 0;
v000001cfec86e030_0 .net "reset", 0 0, v000001cfec87a490_0;  alias, 1 drivers
S_000001cfec740b20 .scope module, "SP" "register" 2 107, 10 1 0, S_000001cfec72a8f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "in";
    .port_info 4 /OUTPUT 16 "out";
P_000001cfec7fc990 .param/l "INIT_VALUE" 0 10 1, C4<1111111111111111>;
v000001cfec86e530_0 .net "clk", 0 0, v000001cfec87a350_0;  alias, 1 drivers
v000001cfec86ecb0_0 .net "enable", 0 0, L_000001cfec80e4d0;  alias, 1 drivers
v000001cfec86e0d0_0 .net "in", 15 0, v000001cfec871760_0;  1 drivers
v000001cfec86ed50_0 .var "out", 15 0;
v000001cfec86e170_0 .net "reset", 0 0, v000001cfec87a490_0;  alias, 1 drivers
S_000001cfec740dc0 .scope module, "ip" "input_file" 2 98, 11 1 0, S_000001cfec72a8f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /OUTPUT 16 "data";
v000001cfec86e990_0 .var "address", 15 0;
v000001cfec86e210_0 .net "clk", 0 0, v000001cfec87a350_0;  alias, 1 drivers
v000001cfec86e2b0_0 .var "data", 15 0;
v000001cfec86e710 .array "memory", 0 65535, 15 0;
v000001cfec86e350_0 .net "read", 0 0, L_000001cfec80e700;  alias, 1 drivers
v000001cfec86ea30_0 .net "reset", 0 0, v000001cfec87a490_0;  alias, 1 drivers
S_000001cfec743120 .scope module, "of" "output_file" 2 99, 12 1 0, S_000001cfec72a8f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "hlt";
    .port_info 4 /INPUT 16 "data";
v000001cfec86e490_0 .var "address", 15 0;
v000001cfec86e8f0_0 .net "clk", 0 0, v000001cfec87a350_0;  alias, 1 drivers
v000001cfec86e5d0_0 .net "data", 15 0, v000001cfec871a80_0;  1 drivers
v000001cfec86e670_0 .net "hlt", 0 0, v000001cfec863d60_0;  alias, 1 drivers
v000001cfec86e7b0 .array "memory", 0 65535, 15 0;
v000001cfec86e850_0 .net "reset", 0 0, v000001cfec87a490_0;  alias, 1 drivers
v000001cfec86eb70_0 .net "write", 0 0, L_000001cfec80dcf0;  alias, 1 drivers
    .scope S_000001cfec740dc0;
T_0 ;
    %vpi_call 11 8 "$readmemb", "input/input.txt", v000001cfec86e710, 32'sb00000000000000000000000000000000, 32'sb00000000000000001111111111111111 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001cfec740dc0;
T_1 ;
    %wait E_000001cfec7fc2d0;
    %load/vec4 v000001cfec86ea30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001cfec86e990_0, 0, 16;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001cfec86e350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001cfec86e990_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v000001cfec86e710, 4;
    %store/vec4 v000001cfec86e2b0_0, 0, 16;
    %load/vec4 v000001cfec86e990_0;
    %addi 1, 0, 16;
    %store/vec4 v000001cfec86e990_0, 0, 16;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001cfec743120;
T_2 ;
    %wait E_000001cfec7fc2d0;
    %load/vec4 v000001cfec86e850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001cfec86e490_0, 0, 16;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001cfec86eb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001cfec86e5d0_0;
    %load/vec4 v000001cfec86e490_0;
    %pad/u 18;
    %ix/vec4 4;
    %store/vec4a v000001cfec86e7b0, 4, 0;
    %vpi_call 12 13 "$writememb", "output/output.txt", v000001cfec86e7b0, 32'sb00000000000000000000000000000000, v000001cfec86e490_0 {0 0 0};
    %load/vec4 v000001cfec86e490_0;
    %addi 1, 0, 16;
    %store/vec4 v000001cfec86e490_0, 0, 16;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001cfec731a20;
T_3 ;
    %wait E_000001cfec7fc2d0;
    %load/vec4 v000001cfec86f930_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cfec86f890_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001cfec86f110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001cfec86f390_0;
    %assign/vec4 v000001cfec86f890_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001cfec731a20;
T_4 ;
    %wait E_000001cfec7fb890;
    %load/vec4 v000001cfec86ee90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001cfec86f430_0;
    %store/vec4 v000001cfec86f390_0, 0, 16;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001cfec86ec10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001cfec86f890_0;
    %addi 1, 0, 16;
    %store/vec4 v000001cfec86f390_0, 0, 16;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001cfec86f890_0;
    %load/vec4 v000001cfec86f4d0_0;
    %add;
    %store/vec4 v000001cfec86f390_0, 0, 16;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001cfec72bf60;
T_5 ;
    %wait E_000001cfec7fc2d0;
    %load/vec4 v000001cfec86fbb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cfec86fc50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001cfec86f7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001cfec86fb10_0;
    %assign/vec4 v000001cfec86fc50_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001cfec72c0f0;
T_6 ;
    %wait E_000001cfec7fc2d0;
    %load/vec4 v000001cfec86e030_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cfec86df90_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001cfec86fd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001cfec86def0_0;
    %assign/vec4 v000001cfec86df90_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001cfec731bb0;
T_7 ;
    %wait E_000001cfec7fc2d0;
    %load/vec4 v000001cfec86f750_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cfec86ef30_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001cfec86f2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001cfec86f570_0;
    %assign/vec4 v000001cfec86ef30_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001cfec72bdd0;
T_8 ;
    %wait E_000001cfec7fc2d0;
    %load/vec4 v000001cfec86ead0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cfec86e3f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001cfec86efd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001cfec86f6b0_0;
    %assign/vec4 v000001cfec86e3f0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001cfec740b20;
T_9 ;
    %wait E_000001cfec7fc2d0;
    %load/vec4 v000001cfec86e170_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v000001cfec86ed50_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001cfec86ecb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001cfec86e0d0_0;
    %assign/vec4 v000001cfec86ed50_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001cfec731890;
T_10 ;
    %vpi_call 8 9 "$readmemb", "program.txt", v000001cfec86edf0, 32'sb00000000000000000000000000000000, 32'sb00000000000000001111111111111111 {0 0 0};
    %end;
    .thread T_10;
    .scope S_000001cfec72ac10;
T_11 ;
    %wait E_000001cfec7fc2d0;
    %load/vec4 v000001cfec862be0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cfec86d060_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cfec8635e0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001cfec862280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cfec703f20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cfec863900_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001cfec7c7d80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cfec7c8d20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cfec7c7740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cfec86cf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cfec86da60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cfec862500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cfec7c8140_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001cfec862140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cfec7c86e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cfec861ec0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001cfec862820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cfec863860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cfec86d740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cfec8620a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cfec861f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cfec8639a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cfec863a40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cfec863b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cfec863680_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cfec86c020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cfec86bf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cfec704420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cfec86bee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cfec86d7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cfec862dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cfec8630e0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001cfec86c3e0_0;
    %assign/vec4 v000001cfec86d060_0, 0;
    %load/vec4 v000001cfec862fa0_0;
    %assign/vec4 v000001cfec8635e0_0, 0;
    %load/vec4 v000001cfec863c20_0;
    %assign/vec4 v000001cfec862280_0, 0;
    %load/vec4 v000001cfec703e80_0;
    %assign/vec4 v000001cfec703f20_0, 0;
    %load/vec4 v000001cfec862e60_0;
    %assign/vec4 v000001cfec863900_0, 0;
    %load/vec4 v000001cfec7c80a0_0;
    %assign/vec4 v000001cfec7c7d80_0, 0;
    %load/vec4 v000001cfec7c77e0_0;
    %assign/vec4 v000001cfec7c8d20_0, 0;
    %load/vec4 v000001cfec7c76a0_0;
    %assign/vec4 v000001cfec7c7740_0, 0;
    %load/vec4 v000001cfec86d880_0;
    %assign/vec4 v000001cfec86cf20_0, 0;
    %load/vec4 v000001cfec86d9c0_0;
    %assign/vec4 v000001cfec86da60_0, 0;
    %load/vec4 v000001cfec8626e0_0;
    %assign/vec4 v000001cfec862500_0, 0;
    %load/vec4 v000001cfec7c7f60_0;
    %assign/vec4 v000001cfec7c8140_0, 0;
    %load/vec4 v000001cfec862960_0;
    %assign/vec4 v000001cfec862140_0, 0;
    %load/vec4 v000001cfec7c7380_0;
    %assign/vec4 v000001cfec7c86e0_0, 0;
    %load/vec4 v000001cfec863040_0;
    %assign/vec4 v000001cfec861ec0_0, 0;
    %load/vec4 v000001cfec863360_0;
    %assign/vec4 v000001cfec862820_0, 0;
    %load/vec4 v000001cfec862f00_0;
    %assign/vec4 v000001cfec863860_0, 0;
    %load/vec4 v000001cfec86d100_0;
    %assign/vec4 v000001cfec86d740_0, 0;
    %load/vec4 v000001cfec862320_0;
    %assign/vec4 v000001cfec8620a0_0, 0;
    %load/vec4 v000001cfec863cc0_0;
    %assign/vec4 v000001cfec861f60_0, 0;
    %load/vec4 v000001cfec8637c0_0;
    %assign/vec4 v000001cfec8639a0_0, 0;
    %load/vec4 v000001cfec863180_0;
    %assign/vec4 v000001cfec863a40_0, 0;
    %load/vec4 v000001cfec863ae0_0;
    %assign/vec4 v000001cfec863b80_0, 0;
    %load/vec4 v000001cfec8634a0_0;
    %assign/vec4 v000001cfec863680_0, 0;
    %load/vec4 v000001cfec86c340_0;
    %assign/vec4 v000001cfec86c020_0, 0;
    %load/vec4 v000001cfec86cfc0_0;
    %assign/vec4 v000001cfec86bf80_0, 0;
    %load/vec4 v000001cfec704380_0;
    %assign/vec4 v000001cfec704420_0, 0;
    %load/vec4 v000001cfec862b40_0;
    %assign/vec4 v000001cfec86bee0_0, 0;
    %load/vec4 v000001cfec86cac0_0;
    %assign/vec4 v000001cfec86d7e0_0, 0;
    %load/vec4 v000001cfec862d20_0;
    %assign/vec4 v000001cfec862dc0_0, 0;
    %load/vec4 v000001cfec8621e0_0;
    %assign/vec4 v000001cfec8630e0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001cfec72ac10;
T_12 ;
    %wait E_000001cfec7fbdd0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cfec703e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cfec86d880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cfec86d9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cfec7c7f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cfec8626e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cfec7c7380_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001cfec862960_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cfec863040_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000001cfec863360_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cfec862f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cfec86d100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cfec862320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cfec8637c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cfec8634a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cfec86cfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cfec704380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cfec862b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cfec86cac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cfec862d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cfec8621e0_0, 0, 1;
    %load/vec4 v000001cfec86d060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %jmp T_12.14;
T_12.0 ;
    %load/vec4 v000001cfec86d240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.15, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001cfec86c3e0_0, 0, 8;
T_12.15 ;
    %jmp T_12.14;
T_12.1 ;
    %load/vec4 v000001cfec862460_0;
    %cmpi/e 65535, 0, 16;
    %jmp/0xz  T_12.17, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec863d60_0, 0, 1;
T_12.17 ;
    %load/vec4 v000001cfec862460_0;
    %store/vec4 v000001cfec862fa0_0, 0, 16;
    %load/vec4 v000001cfec862460_0;
    %parti/s 6, 10, 5;
    %store/vec4 v000001cfec863c20_0, 0, 6;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001cfec86c3e0_0, 0, 8;
    %jmp T_12.14;
T_12.2 ;
    %load/vec4 v000001cfec862280_0;
    %cmpi/e 60, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v000001cfec862280_0;
    %cmpi/e 59, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %pushi/vec4 11, 0, 6;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001cfec862280_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001cfec862280_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/u 28, 0, 6;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_12.19, 9;
    %load/vec4 v000001cfec8635e0_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0 T_12.21, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.22, 8;
T_12.21 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.22, 8;
 ; End of false expr.
    %blend;
T_12.22;
    %pad/s 2;
    %store/vec4 v000001cfec7c77e0_0, 0, 2;
    %load/vec4 v000001cfec8635e0_0;
    %parti/s 1, 15, 5;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.23, 4;
    %load/vec4 v000001cfec8635e0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_12.25, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.26, 8;
T_12.25 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.26, 8;
 ; End of false expr.
    %blend;
T_12.26;
    %pad/s 2;
    %store/vec4 v000001cfec7c76a0_0, 0, 2;
    %jmp T_12.24;
T_12.23 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001cfec7c76a0_0, 0, 2;
    %load/vec4 v000001cfec8635e0_0;
    %parti/s 9, 0, 2;
    %store/vec4 v000001cfec862960_0, 0, 9;
T_12.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec8626e0_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000001cfec86c3e0_0, 0, 8;
    %jmp T_12.20;
T_12.19 ;
    %load/vec4 v000001cfec862280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.27, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_12.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.29, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.30, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.31, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_12.32, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_12.33, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_12.34, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_12.35, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.36, 6;
    %jmp T_12.37;
T_12.27 ;
    %load/vec4 v000001cfec8635e0_0;
    %parti/s 10, 0, 2;
    %store/vec4 v000001cfec863360_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec8626e0_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001cfec86c3e0_0, 0, 8;
    %jmp T_12.37;
T_12.28 ;
    %load/vec4 v000001cfec8635e0_0;
    %parti/s 10, 0, 2;
    %store/vec4 v000001cfec863360_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec8626e0_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001cfec86c3e0_0, 0, 8;
    %jmp T_12.37;
T_12.29 ;
    %load/vec4 v000001cfec8635e0_0;
    %parti/s 10, 0, 2;
    %store/vec4 v000001cfec863360_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec8626e0_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001cfec86c3e0_0, 0, 8;
    %jmp T_12.37;
T_12.30 ;
    %load/vec4 v000001cfec8635e0_0;
    %parti/s 10, 0, 2;
    %store/vec4 v000001cfec863360_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec8626e0_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001cfec86c3e0_0, 0, 8;
    %jmp T_12.37;
T_12.31 ;
    %load/vec4 v000001cfec8635e0_0;
    %parti/s 10, 0, 2;
    %store/vec4 v000001cfec863360_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec8626e0_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001cfec86c3e0_0, 0, 8;
    %jmp T_12.37;
T_12.32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec863d60_0, 0, 1;
    %jmp T_12.37;
T_12.33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec862f00_0, 0, 1;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v000001cfec86c3e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec8626e0_0, 0, 1;
    %jmp T_12.37;
T_12.34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec8620a0_0, 0, 1;
    %load/vec4 v000001cfec8635e0_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0 T_12.38, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.39, 8;
T_12.38 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.39, 8;
 ; End of false expr.
    %blend;
T_12.39;
    %pad/s 2;
    %store/vec4 v000001cfec861f60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec8626e0_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v000001cfec86c3e0_0, 0, 8;
    %jmp T_12.37;
T_12.35 ;
    %load/vec4 v000001cfec8635e0_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0 T_12.40, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.41, 8;
T_12.40 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.41, 8;
 ; End of false expr.
    %blend;
T_12.41;
    %pad/s 2;
    %store/vec4 v000001cfec86c340_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec8637c0_0, 0, 1;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v000001cfec86c3e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec86cfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec8626e0_0, 0, 1;
    %jmp T_12.37;
T_12.36 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec862b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec8626e0_0, 0, 1;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v000001cfec86c3e0_0, 0, 8;
    %load/vec4 v000001cfec8635e0_0;
    %parti/s 1, 9, 5;
    %inv;
    %store/vec4 v000001cfec86d880_0, 0, 1;
    %load/vec4 v000001cfec8635e0_0;
    %parti/s 1, 9, 5;
    %store/vec4 v000001cfec86d9c0_0, 0, 1;
    %jmp T_12.37;
T_12.37 ;
    %pop/vec4 1;
    %load/vec4 v000001cfec862280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.42, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_12.43, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.44, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.45, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.46, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_12.47, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_12.48, 6;
    %jmp T_12.49;
T_12.42 ;
    %load/vec4 v000001cfec7044c0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.50, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec703e80_0, 0, 1;
T_12.50 ;
    %jmp T_12.49;
T_12.43 ;
    %load/vec4 v000001cfec7044c0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.52, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec703e80_0, 0, 1;
T_12.52 ;
    %jmp T_12.49;
T_12.44 ;
    %load/vec4 v000001cfec7044c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.54, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec703e80_0, 0, 1;
T_12.54 ;
    %jmp T_12.49;
T_12.45 ;
    %load/vec4 v000001cfec7044c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.56, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec703e80_0, 0, 1;
T_12.56 ;
    %jmp T_12.49;
T_12.46 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec703e80_0, 0, 1;
    %jmp T_12.49;
T_12.47 ;
    %load/vec4 v000001cfec8635e0_0;
    %parti/s 10, 0, 2;
    %store/vec4 v000001cfec863360_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec703e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec8626e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec86cac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec8637c0_0, 0, 1;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v000001cfec86c3e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec86cfc0_0, 0, 1;
    %jmp T_12.49;
T_12.48 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec862b40_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v000001cfec86c3e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec862d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec8621e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec8626e0_0, 0, 1;
    %jmp T_12.49;
T_12.49 ;
    %pop/vec4 1;
    %load/vec4 v000001cfec862280_0;
    %parti/s 5, 0, 2;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_12.58, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_12.59, 6;
    %jmp T_12.60;
T_12.58 ;
    %load/vec4 v000001cfec862280_0;
    %parti/s 1, 5, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.61, 4;
    %load/vec4 v000001cfec8635e0_0;
    %parti/s 9, 0, 2;
    %store/vec4 v000001cfec862960_0, 0, 9;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001cfec863180_0, 0, 2;
    %jmp T_12.62;
T_12.61 ;
    %load/vec4 v000001cfec8635e0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_12.63, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.64, 8;
T_12.63 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.64, 8;
 ; End of false expr.
    %blend;
T_12.64;
    %pad/s 2;
    %store/vec4 v000001cfec863180_0, 0, 2;
T_12.62 ;
    %load/vec4 v000001cfec8635e0_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0 T_12.65, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.66, 8;
T_12.65 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.66, 8;
 ; End of false expr.
    %blend;
T_12.66;
    %pad/s 2;
    %store/vec4 v000001cfec863ae0_0, 0, 2;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v000001cfec86c3e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec8626e0_0, 0, 1;
    %jmp T_12.60;
T_12.59 ;
    %load/vec4 v000001cfec862280_0;
    %parti/s 1, 5, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.67, 4;
    %load/vec4 v000001cfec8635e0_0;
    %parti/s 9, 0, 2;
    %store/vec4 v000001cfec862960_0, 0, 9;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001cfec863180_0, 0, 2;
    %jmp T_12.68;
T_12.67 ;
    %load/vec4 v000001cfec8635e0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_12.69, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.70, 8;
T_12.69 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.70, 8;
 ; End of false expr.
    %blend;
T_12.70;
    %pad/s 2;
    %store/vec4 v000001cfec863180_0, 0, 2;
T_12.68 ;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v000001cfec86c3e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec8626e0_0, 0, 1;
    %jmp T_12.60;
T_12.60 ;
    %pop/vec4 1;
T_12.20 ;
    %jmp T_12.14;
T_12.3 ;
    %load/vec4 v000001cfec862280_0;
    %store/vec4 v000001cfec7c80a0_0, 0, 6;
    %load/vec4 v000001cfec7c8780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.71, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec7c7380_0, 0, 1;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000001cfec86c3e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec863040_0, 0, 1;
    %jmp T_12.72;
T_12.71 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec7c7f60_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000001cfec86c3e0_0, 0, 8;
T_12.72 ;
    %jmp T_12.14;
T_12.4 ;
    %load/vec4 v000001cfec862280_0;
    %parti/s 5, 0, 2;
    %cmpi/e 25, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v000001cfec862280_0;
    %parti/s 5, 0, 2;
    %cmpi/e 26, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_12.73, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cfec86d880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cfec86d9c0_0, 0, 1;
    %jmp T_12.74;
T_12.73 ;
    %load/vec4 v000001cfec8635e0_0;
    %parti/s 1, 9, 5;
    %inv;
    %store/vec4 v000001cfec86d880_0, 0, 1;
    %load/vec4 v000001cfec8635e0_0;
    %parti/s 1, 9, 5;
    %store/vec4 v000001cfec86d9c0_0, 0, 1;
T_12.74 ;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001cfec86c3e0_0, 0, 8;
    %jmp T_12.14;
T_12.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec86d100_0, 0, 1;
    %load/vec4 v000001cfec8635e0_0;
    %parti/s 1, 9, 5;
    %inv;
    %store/vec4 v000001cfec86d880_0, 0, 1;
    %load/vec4 v000001cfec8635e0_0;
    %parti/s 1, 9, 5;
    %store/vec4 v000001cfec86d9c0_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001cfec86c3e0_0, 0, 8;
    %jmp T_12.14;
T_12.6 ;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001cfec86c3e0_0, 0, 8;
    %jmp T_12.14;
T_12.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec8637c0_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001cfec86c3e0_0, 0, 8;
    %jmp T_12.14;
T_12.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec8634a0_0, 0, 1;
    %load/vec4 v000001cfec8635e0_0;
    %parti/s 1, 9, 5;
    %inv;
    %store/vec4 v000001cfec86d880_0, 0, 1;
    %load/vec4 v000001cfec8635e0_0;
    %parti/s 1, 9, 5;
    %store/vec4 v000001cfec86d9c0_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001cfec86c3e0_0, 0, 8;
    %jmp T_12.14;
T_12.9 ;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001cfec86c3e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec704380_0, 0, 1;
    %jmp T_12.14;
T_12.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec704380_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001cfec86c3e0_0, 0, 8;
    %jmp T_12.14;
T_12.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec704380_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001cfec86c3e0_0, 0, 8;
    %jmp T_12.14;
T_12.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec704380_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001cfec86c3e0_0, 0, 8;
    %jmp T_12.14;
T_12.13 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001cfec86c3e0_0, 0, 8;
    %jmp T_12.14;
T_12.14 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001cfec72aa80;
T_13 ;
    %wait E_000001cfec7faa10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cfec7c8640_0, 0, 1;
    %load/vec4 v000001cfec7c7420_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001cfec7c7100_0, 0, 4;
    %load/vec4 v000001cfec7c83c0_0;
    %dup/vec4;
    %pushi/vec4 60, 0, 6;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 6;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 6;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 6;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 6;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 6;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 6;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_13.22, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_13.23, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_13.24, 6;
    %dup/vec4;
    %pushi/vec4 46, 0, 6;
    %cmp/u;
    %jmp/1 T_13.25, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_13.26, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 6;
    %cmp/u;
    %jmp/1 T_13.27, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_13.28, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_13.29, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_13.30, 6;
    %dup/vec4;
    %pushi/vec4 47, 0, 6;
    %cmp/u;
    %jmp/1 T_13.31, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_13.32, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_13.33, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_13.34, 6;
    %dup/vec4;
    %pushi/vec4 58, 0, 6;
    %cmp/u;
    %jmp/1 T_13.35, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_13.36, 6;
    %jmp T_13.37;
T_13.2 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001cfec7c8320_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cfec7c7a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v000001cfec7c8460_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %store/vec4 v000001cfec7c72e0_0, 0, 21;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001cfec7c8b40_0, 0, 32;
T_13.38 ;
    %load/vec4 v000001cfec7c8b40_0;
    %cmpi/s 6, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_13.39, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec7c7a60_0, 0, 1;
    %load/vec4 v000001cfec7c8320_0;
    %pad/u 12;
    %muli 3, 0, 12;
    %load/vec4 v000001cfec7c7a60_0;
    %pad/u 12;
    %mul;
    %load/vec4 v000001cfec7c8320_0;
    %pad/u 12;
    %load/vec4 v000001cfec7c7a60_0;
    %pad/u 12;
    %add;
    %mul;
    %load/vec4 v000001cfec7c7a60_0;
    %pad/u 12;
    %add;
    %store/vec4 v000001cfec7c7560_0, 0, 12;
    %load/vec4 v000001cfec7c7560_0;
    %pad/u 21;
    %load/vec4 v000001cfec7c72e0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_13.40, 5;
    %load/vec4 v000001cfec7c72e0_0;
    %load/vec4 v000001cfec7c7560_0;
    %pad/u 21;
    %sub;
    %store/vec4 v000001cfec7c71a0_0, 0, 21;
    %jmp T_13.41;
T_13.40 ;
    %load/vec4 v000001cfec7c72e0_0;
    %store/vec4 v000001cfec7c71a0_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cfec7c7a60_0, 0, 1;
T_13.41 ;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 15, 0, 2;
    %load/vec4 v000001cfec7c7a60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %load/vec4 v000001cfec7c8320_0;
    %load/vec4 v000001cfec7c7a60_0;
    %pad/u 6;
    %add;
    %muli 2, 0, 6;
    %store/vec4 v000001cfec7c8320_0, 0, 6;
    %load/vec4 v000001cfec7c71a0_0;
    %parti/s 18, 0, 2;
    %load/vec4 v000001cfec7c8460_0;
    %pushi/vec4 17, 0, 32;
    %load/vec4 v000001cfec7c8b40_0;
    %muli 3, 0, 32;
    %sub;
    %pad/s 34;
    %subi 2, 0, 34;
    %part/s 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001cfec7c72e0_0, 0, 21;
    %load/vec4 v000001cfec7c8b40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cfec7c8b40_0, 0, 32;
    %jmp T_13.38;
T_13.39 ;
    %jmp T_13.37;
T_13.3 ;
    %load/vec4 v000001cfec7c8460_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v000001cfec7c8460_0;
    %parti/s 1, 15, 5;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_13.42, 4;
    %vpi_call 3 92 "$error", "Logarithm of number <= 0" {0 0 0};
    %vpi_call 3 93 "$finish" {0 0 0};
    %jmp T_13.43;
T_13.42 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cfec7c8b40_0, 0, 32;
T_13.44 ;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v000001cfec7c8b40_0;
    %pow/s;
    %load/vec4 v000001cfec7c8460_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz T_13.45, 5;
    %load/vec4 v000001cfec7c8b40_0;
    %pad/s 16;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %load/vec4 v000001cfec7c8b40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cfec7c8b40_0, 0, 32;
    %jmp T_13.44;
T_13.45 ;
T_13.43 ;
    %jmp T_13.37;
T_13.4 ;
    %load/vec4 v000001cfec7c8460_0;
    %pad/u 17;
    %load/vec4 v000001cfec7c8be0_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cfec7c7100_0, 4, 1;
    %load/vec4 v000001cfec7c8460_0;
    %parti/s 1, 15, 5;
    %load/vec4 v000001cfec7c8be0_0;
    %parti/s 1, 15, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 1, 15, 5;
    %load/vec4 v000001cfec7c8460_0;
    %parti/s 1, 15, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.46, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cfec7c7100_0, 4, 1;
T_13.46 ;
    %jmp T_13.37;
T_13.5 ;
    %load/vec4 v000001cfec7c8460_0;
    %pad/u 17;
    %load/vec4 v000001cfec7c8be0_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cfec7c7100_0, 4, 1;
    %load/vec4 v000001cfec7c8460_0;
    %parti/s 1, 15, 5;
    %load/vec4 v000001cfec7c8be0_0;
    %parti/s 1, 15, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 1, 15, 5;
    %load/vec4 v000001cfec7c8460_0;
    %parti/s 1, 15, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.48, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cfec7c7100_0, 4, 1;
T_13.48 ;
    %jmp T_13.37;
T_13.6 ;
    %load/vec4 v000001cfec7c8460_0;
    %load/vec4 v000001cfec7c8be0_0;
    %sub;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001cfec7c8460_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001cfec7c8be0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v000001cfec7c8e60_0;
    %load/vec4 v000001cfec7c8460_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v000001cfec7c8e60_0;
    %load/vec4 v000001cfec7c8be0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000001cfec7c8460_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v000001cfec7c8be0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v000001cfec7c8e60_0;
    %load/vec4 v000001cfec7c8460_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v000001cfec7c8e60_0;
    %load/vec4 v000001cfec7c8be0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_13.50, 9;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cfec7c7100_0, 4, 1;
T_13.50 ;
    %load/vec4 v000001cfec7c8460_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cfec7c8be0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000001cfec7c8460_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cfec7c8be0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_13.52, 9;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cfec7c7100_0, 4, 1;
T_13.52 ;
    %jmp T_13.37;
T_13.7 ;
    %load/vec4 v000001cfec7c8460_0;
    %load/vec4 v000001cfec7c8be0_0;
    %sub;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001cfec7c8460_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001cfec7c8be0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v000001cfec7c8e60_0;
    %load/vec4 v000001cfec7c8460_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v000001cfec7c8e60_0;
    %load/vec4 v000001cfec7c8be0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000001cfec7c8460_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v000001cfec7c8be0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v000001cfec7c8e60_0;
    %load/vec4 v000001cfec7c8460_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v000001cfec7c8e60_0;
    %load/vec4 v000001cfec7c8be0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_13.54, 9;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cfec7c7100_0, 4, 1;
T_13.54 ;
    %load/vec4 v000001cfec7c8460_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cfec7c8be0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000001cfec7c8460_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cfec7c8be0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_13.56, 9;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cfec7c7100_0, 4, 1;
T_13.56 ;
    %jmp T_13.37;
T_13.8 ;
    %load/vec4 v000001cfec7c8460_0;
    %load/vec4 v000001cfec7c8be0_0;
    %sub;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001cfec7c8460_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001cfec7c8be0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v000001cfec7c8e60_0;
    %load/vec4 v000001cfec7c8460_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v000001cfec7c8e60_0;
    %load/vec4 v000001cfec7c8be0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000001cfec7c8460_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v000001cfec7c8be0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v000001cfec7c8e60_0;
    %load/vec4 v000001cfec7c8460_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v000001cfec7c8e60_0;
    %load/vec4 v000001cfec7c8be0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_13.58, 9;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cfec7c7100_0, 4, 1;
T_13.58 ;
    %load/vec4 v000001cfec7c8460_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cfec7c8be0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000001cfec7c8460_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cfec7c8be0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_13.60, 9;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cfec7c7100_0, 4, 1;
T_13.60 ;
    %jmp T_13.37;
T_13.9 ;
    %load/vec4 v000001cfec7c8460_0;
    %load/vec4 v000001cfec7c8be0_0;
    %sub;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001cfec7c8460_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001cfec7c8be0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v000001cfec7c8e60_0;
    %load/vec4 v000001cfec7c8460_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v000001cfec7c8e60_0;
    %load/vec4 v000001cfec7c8be0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000001cfec7c8460_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v000001cfec7c8be0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v000001cfec7c8e60_0;
    %load/vec4 v000001cfec7c8460_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v000001cfec7c8e60_0;
    %load/vec4 v000001cfec7c8be0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_13.62, 9;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cfec7c7100_0, 4, 1;
T_13.62 ;
    %load/vec4 v000001cfec7c8460_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cfec7c8be0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000001cfec7c8460_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cfec7c8be0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_13.64, 9;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cfec7c7100_0, 4, 1;
T_13.64 ;
    %jmp T_13.37;
T_13.10 ;
    %load/vec4 v000001cfec7c8460_0;
    %load/vec4 v000001cfec7c8be0_0;
    %mod;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %jmp T_13.37;
T_13.11 ;
    %load/vec4 v000001cfec7c8460_0;
    %load/vec4 v000001cfec7c8be0_0;
    %mod;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %jmp T_13.37;
T_13.12 ;
    %load/vec4 v000001cfec7c8460_0;
    %load/vec4 v000001cfec7c8be0_0;
    %div;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %jmp T_13.37;
T_13.13 ;
    %load/vec4 v000001cfec7c8460_0;
    %load/vec4 v000001cfec7c8be0_0;
    %div;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %jmp T_13.37;
T_13.14 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cfec7c8b40_0, 0, 32;
T_13.66 ;
    %load/vec4 v000001cfec7c8b40_0;
    %load/vec4 v000001cfec7c8be0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_13.67, 5;
    %load/vec4 v000001cfec7c8e60_0;
    %pad/u 17;
    %load/vec4 v000001cfec7c8460_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cfec7c7100_0, 4, 1;
    %load/vec4 v000001cfec7c8b40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cfec7c8b40_0, 0, 32;
    %jmp T_13.66;
T_13.67 ;
    %load/vec4 v000001cfec7c8460_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v000001cfec7c8be0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_13.68, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cfec7c7100_0, 4, 1;
    %jmp T_13.69;
T_13.68 ;
    %load/vec4 v000001cfec7c8460_0;
    %load/vec4 v000001cfec7c8e60_0;
    %load/vec4 v000001cfec7c8be0_0;
    %div;
    %cmp/ne;
    %jmp/0xz  T_13.70, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cfec7c7100_0, 4, 1;
T_13.70 ;
T_13.69 ;
    %jmp T_13.37;
T_13.15 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cfec7c8b40_0, 0, 32;
T_13.72 ;
    %load/vec4 v000001cfec7c8b40_0;
    %load/vec4 v000001cfec7c8be0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_13.73, 5;
    %load/vec4 v000001cfec7c8e60_0;
    %pad/u 17;
    %load/vec4 v000001cfec7c8460_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cfec7c7100_0, 4, 1;
    %load/vec4 v000001cfec7c8b40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cfec7c8b40_0, 0, 32;
    %jmp T_13.72;
T_13.73 ;
    %load/vec4 v000001cfec7c8460_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v000001cfec7c8be0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_13.74, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cfec7c7100_0, 4, 1;
    %jmp T_13.75;
T_13.74 ;
    %load/vec4 v000001cfec7c8460_0;
    %load/vec4 v000001cfec7c8e60_0;
    %load/vec4 v000001cfec7c8be0_0;
    %div;
    %cmp/ne;
    %jmp/0xz  T_13.76, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cfec7c7100_0, 4, 1;
T_13.76 ;
T_13.75 ;
    %jmp T_13.37;
T_13.16 ;
    %load/vec4 v000001cfec7c8460_0;
    %load/vec4 v000001cfec7c8be0_0;
    %and;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %jmp T_13.37;
T_13.17 ;
    %load/vec4 v000001cfec7c8460_0;
    %load/vec4 v000001cfec7c8be0_0;
    %and;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %jmp T_13.37;
T_13.18 ;
    %load/vec4 v000001cfec7c8460_0;
    %load/vec4 v000001cfec7c8be0_0;
    %or;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %jmp T_13.37;
T_13.19 ;
    %load/vec4 v000001cfec7c8460_0;
    %load/vec4 v000001cfec7c8be0_0;
    %or;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %jmp T_13.37;
T_13.20 ;
    %load/vec4 v000001cfec7c8460_0;
    %load/vec4 v000001cfec7c8be0_0;
    %xor;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %jmp T_13.37;
T_13.21 ;
    %load/vec4 v000001cfec7c8460_0;
    %load/vec4 v000001cfec7c8be0_0;
    %xor;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %jmp T_13.37;
T_13.22 ;
    %load/vec4 v000001cfec7c8460_0;
    %inv;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %jmp T_13.37;
T_13.23 ;
    %load/vec4 v000001cfec7c8460_0;
    %subi 1, 0, 16;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001cfec7c8460_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v000001cfec7c8e60_0;
    %load/vec4 v000001cfec7c8460_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v000001cfec7c8e60_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.78, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cfec7c7100_0, 4, 1;
T_13.78 ;
    %load/vec4 v000001cfec7c8460_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cfec7c8be0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000001cfec7c8460_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cfec7c8be0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_13.80, 9;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cfec7c7100_0, 4, 1;
T_13.80 ;
    %jmp T_13.37;
T_13.24 ;
    %load/vec4 v000001cfec7c8460_0;
    %pad/u 17;
    %addi 1, 0, 17;
    %split/vec4 16;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cfec7c7100_0, 4, 1;
    %load/vec4 v000001cfec7c8460_0;
    %parti/s 1, 15, 5;
    %load/vec4 v000001cfec7c8be0_0;
    %parti/s 1, 15, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 1, 15, 5;
    %load/vec4 v000001cfec7c8460_0;
    %parti/s 1, 15, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.82, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cfec7c7100_0, 4, 1;
T_13.82 ;
    %jmp T_13.37;
T_13.25 ;
    %load/vec4 v000001cfec7c8460_0;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cfec7c8b40_0, 0, 32;
T_13.84 ;
    %load/vec4 v000001cfec7c8b40_0;
    %load/vec4 v000001cfec7c8be0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_13.85, 5;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cfec7c7100_0, 4, 1;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 15, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %load/vec4 v000001cfec7c8b40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cfec7c8b40_0, 0, 32;
    %jmp T_13.84;
T_13.85 ;
    %jmp T_13.37;
T_13.26 ;
    %load/vec4 v000001cfec7c8460_0;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cfec7c8b40_0, 0, 32;
T_13.86 ;
    %load/vec4 v000001cfec7c8b40_0;
    %load/vec4 v000001cfec7c8be0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_13.87, 5;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cfec7c7100_0, 4, 1;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 15, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %load/vec4 v000001cfec7c8b40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cfec7c8b40_0, 0, 32;
    %jmp T_13.86;
T_13.87 ;
    %jmp T_13.37;
T_13.27 ;
    %load/vec4 v000001cfec7c8460_0;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cfec7c8b40_0, 0, 32;
T_13.88 ;
    %load/vec4 v000001cfec7c8b40_0;
    %load/vec4 v000001cfec7c8be0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_13.89, 5;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cfec7c7100_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %load/vec4 v000001cfec7c8b40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cfec7c8b40_0, 0, 32;
    %jmp T_13.88;
T_13.89 ;
    %jmp T_13.37;
T_13.28 ;
    %load/vec4 v000001cfec7c8460_0;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cfec7c8b40_0, 0, 32;
T_13.90 ;
    %load/vec4 v000001cfec7c8b40_0;
    %load/vec4 v000001cfec7c8be0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_13.91, 5;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cfec7c7100_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %load/vec4 v000001cfec7c8b40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cfec7c8b40_0, 0, 32;
    %jmp T_13.90;
T_13.91 ;
    %jmp T_13.37;
T_13.29 ;
    %load/vec4 v000001cfec7c8460_0;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cfec7c8b40_0, 0, 32;
T_13.92 ;
    %load/vec4 v000001cfec7c8b40_0;
    %load/vec4 v000001cfec7c8be0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_13.93, 5;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cfec7c7100_0, 4, 1;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 15, 0, 2;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %load/vec4 v000001cfec7c8b40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cfec7c8b40_0, 0, 32;
    %jmp T_13.92;
T_13.93 ;
    %jmp T_13.37;
T_13.30 ;
    %load/vec4 v000001cfec7c8460_0;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cfec7c8b40_0, 0, 32;
T_13.94 ;
    %load/vec4 v000001cfec7c8b40_0;
    %load/vec4 v000001cfec7c8be0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_13.95, 5;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cfec7c7100_0, 4, 1;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 15, 0, 2;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %load/vec4 v000001cfec7c8b40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cfec7c8b40_0, 0, 32;
    %jmp T_13.94;
T_13.95 ;
    %jmp T_13.37;
T_13.31 ;
    %load/vec4 v000001cfec7c8460_0;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cfec7c8b40_0, 0, 32;
T_13.96 ;
    %load/vec4 v000001cfec7c8b40_0;
    %load/vec4 v000001cfec7c8be0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_13.97, 5;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cfec7c7100_0, 4, 1;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %load/vec4 v000001cfec7c8b40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cfec7c8b40_0, 0, 32;
    %jmp T_13.96;
T_13.97 ;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cfec7c7100_0, 4, 1;
    %jmp T_13.37;
T_13.32 ;
    %load/vec4 v000001cfec7c8460_0;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cfec7c8b40_0, 0, 32;
T_13.98 ;
    %load/vec4 v000001cfec7c8b40_0;
    %load/vec4 v000001cfec7c8be0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_13.99, 5;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cfec7c7100_0, 4, 1;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %load/vec4 v000001cfec7c8b40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cfec7c8b40_0, 0, 32;
    %jmp T_13.98;
T_13.99 ;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cfec7c7100_0, 4, 1;
    %jmp T_13.37;
T_13.33 ;
    %load/vec4 v000001cfec7c8be0_0;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %jmp T_13.37;
T_13.34 ;
    %load/vec4 v000001cfec7c8be0_0;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %jmp T_13.37;
T_13.35 ;
    %load/vec4 v000001cfec7c8460_0;
    %load/vec4 v000001cfec7c8be0_0;
    %and;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %jmp T_13.37;
T_13.36 ;
    %load/vec4 v000001cfec7c8460_0;
    %load/vec4 v000001cfec7c8be0_0;
    %and;
    %store/vec4 v000001cfec7c8e60_0, 0, 16;
    %jmp T_13.37;
T_13.37 ;
    %pop/vec4 1;
    %load/vec4 v000001cfec7c8e60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cfec7c7100_0, 4, 1;
    %load/vec4 v000001cfec7c8e60_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cfec7c7100_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec7c8640_0, 0, 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001cfec73f550;
T_14 ;
    %wait E_000001cfec7fbd90;
    %load/vec4 v000001cfec86ca20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cfec86c700_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001cfec86c660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v000001cfec86d420_0;
    %assign/vec4 v000001cfec86c700_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001cfec730560;
T_15 ;
    %wait E_000001cfec7fc2d0;
    %load/vec4 v000001cfec86cd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000001cfec86dba0_0;
    %load/vec4 v000001cfec86d2e0_0;
    %pad/u 18;
    %ix/vec4 4;
    %store/vec4a v000001cfec86c480, 4, 0;
    %vpi_call 5 13 "$writememb", "output/data.txt", v000001cfec86c480, 32'sb00000000000000000000000000000000, 32'sb00000000000000001111111111111111 {0 0 0};
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001cfec72a8f0;
T_16 ;
    %wait E_000001cfec7fa990;
    %load/vec4 v000001cfec870c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v000001cfec870cc0_0;
    %store/vec4 v000001cfec870e00_0, 0, 16;
    %load/vec4 v000001cfec871580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v000001cfec871440_0;
    %addi 1, 0, 16;
    %store/vec4 v000001cfec8709a0_0, 0, 16;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v000001cfec87bc50_0;
    %pad/u 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %jmp T_16.8;
T_16.4 ;
    %load/vec4 v000001cfec870400_0;
    %store/vec4 v000001cfec8709a0_0, 0, 16;
    %jmp T_16.8;
T_16.5 ;
    %load/vec4 v000001cfec870860_0;
    %store/vec4 v000001cfec8709a0_0, 0, 16;
    %jmp T_16.8;
T_16.6 ;
    %load/vec4 v000001cfec8702c0_0;
    %store/vec4 v000001cfec8709a0_0, 0, 16;
    %jmp T_16.8;
T_16.7 ;
    %load/vec4 v000001cfec871300_0;
    %store/vec4 v000001cfec8709a0_0, 0, 16;
    %jmp T_16.8;
T_16.8 ;
    %pop/vec4 1;
T_16.3 ;
    %load/vec4 v000001cfec870cc0_0;
    %subi 1, 0, 16;
    %store/vec4 v000001cfec871760_0, 0, 16;
T_16.0 ;
    %load/vec4 v000001cfec870ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.9, 8;
    %load/vec4 v000001cfec870cc0_0;
    %addi 1, 0, 16;
    %store/vec4 v000001cfec870e00_0, 0, 16;
    %load/vec4 v000001cfec871080_0;
    %store/vec4 v000001cfec870360_0, 0, 16;
    %load/vec4 v000001cfec871080_0;
    %store/vec4 v000001cfec8705e0_0, 0, 16;
    %load/vec4 v000001cfec870cc0_0;
    %addi 1, 0, 16;
    %store/vec4 v000001cfec871760_0, 0, 16;
T_16.9 ;
    %load/vec4 v000001cfec870c20_0;
    %nor/r;
    %load/vec4 v000001cfec870ae0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.11, 8;
    %load/vec4 v000001cfec8711c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.16, 6;
    %jmp T_16.17;
T_16.13 ;
    %load/vec4 v000001cfec870400_0;
    %store/vec4 v000001cfec870e00_0, 0, 16;
    %jmp T_16.17;
T_16.14 ;
    %load/vec4 v000001cfec870860_0;
    %store/vec4 v000001cfec870e00_0, 0, 16;
    %jmp T_16.17;
T_16.15 ;
    %load/vec4 v000001cfec8702c0_0;
    %store/vec4 v000001cfec870e00_0, 0, 16;
    %jmp T_16.17;
T_16.16 ;
    %load/vec4 v000001cfec871300_0;
    %store/vec4 v000001cfec870e00_0, 0, 16;
    %jmp T_16.17;
T_16.17 ;
    %pop/vec4 1;
    %load/vec4 v000001cfec8719e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.21, 6;
    %jmp T_16.22;
T_16.18 ;
    %load/vec4 v000001cfec870400_0;
    %store/vec4 v000001cfec8709a0_0, 0, 16;
    %jmp T_16.22;
T_16.19 ;
    %load/vec4 v000001cfec870860_0;
    %store/vec4 v000001cfec8709a0_0, 0, 16;
    %jmp T_16.22;
T_16.20 ;
    %load/vec4 v000001cfec8702c0_0;
    %store/vec4 v000001cfec8709a0_0, 0, 16;
    %jmp T_16.22;
T_16.21 ;
    %load/vec4 v000001cfec871300_0;
    %store/vec4 v000001cfec8709a0_0, 0, 16;
    %jmp T_16.22;
T_16.22 ;
    %pop/vec4 1;
T_16.11 ;
    %load/vec4 v000001cfec871bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.26, 6;
    %jmp T_16.27;
T_16.23 ;
    %load/vec4 v000001cfec870400_0;
    %store/vec4 v000001cfec871d00_0, 0, 16;
    %jmp T_16.27;
T_16.24 ;
    %load/vec4 v000001cfec870860_0;
    %store/vec4 v000001cfec871d00_0, 0, 16;
    %jmp T_16.27;
T_16.25 ;
    %load/vec4 v000001cfec8702c0_0;
    %store/vec4 v000001cfec871d00_0, 0, 16;
    %jmp T_16.27;
T_16.26 ;
    %load/vec4 v000001cfec871300_0;
    %store/vec4 v000001cfec871d00_0, 0, 16;
    %jmp T_16.27;
T_16.27 ;
    %pop/vec4 1;
    %load/vec4 v000001cfec870680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.29, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.30, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.31, 6;
    %jmp T_16.32;
T_16.28 ;
    %load/vec4 v000001cfec870400_0;
    %store/vec4 v000001cfec870220_0, 0, 16;
    %jmp T_16.32;
T_16.29 ;
    %load/vec4 v000001cfec870860_0;
    %store/vec4 v000001cfec870220_0, 0, 16;
    %jmp T_16.32;
T_16.30 ;
    %load/vec4 v000001cfec8702c0_0;
    %store/vec4 v000001cfec870220_0, 0, 16;
    %jmp T_16.32;
T_16.31 ;
    %load/vec4 v000001cfec871300_0;
    %store/vec4 v000001cfec870220_0, 0, 16;
    %jmp T_16.32;
T_16.32 ;
    %pop/vec4 1;
    %load/vec4 v000001cfec8704a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.33, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.34, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.35, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.36, 6;
    %jmp T_16.37;
T_16.33 ;
    %load/vec4 v000001cfec870400_0;
    %store/vec4 v000001cfec871a80_0, 0, 16;
    %jmp T_16.37;
T_16.34 ;
    %load/vec4 v000001cfec870860_0;
    %store/vec4 v000001cfec871a80_0, 0, 16;
    %jmp T_16.37;
T_16.35 ;
    %load/vec4 v000001cfec8702c0_0;
    %store/vec4 v000001cfec871a80_0, 0, 16;
    %jmp T_16.37;
T_16.36 ;
    %load/vec4 v000001cfec871300_0;
    %store/vec4 v000001cfec871a80_0, 0, 16;
    %jmp T_16.37;
T_16.37 ;
    %pop/vec4 1;
    %load/vec4 v000001cfec870ae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.38, 8;
    %load/vec4 v000001cfec870720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.40, 8;
    %load/vec4 v000001cfec871080_0;
    %store/vec4 v000001cfec870360_0, 0, 16;
    %jmp T_16.41;
T_16.40 ;
    %load/vec4 v000001cfec87b390_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.42, 8;
    %load/vec4 v000001cfec870ea0_0;
    %jmp/1 T_16.43, 8;
T_16.42 ; End of true expr.
    %load/vec4 v000001cfec8702c0_0;
    %jmp/0 T_16.43, 8;
 ; End of false expr.
    %blend;
T_16.43;
    %store/vec4 v000001cfec870360_0, 0, 16;
T_16.41 ;
    %load/vec4 v000001cfec870720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.44, 8;
    %load/vec4 v000001cfec871080_0;
    %store/vec4 v000001cfec8705e0_0, 0, 16;
    %jmp T_16.45;
T_16.44 ;
    %load/vec4 v000001cfec87b390_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.46, 8;
    %load/vec4 v000001cfec870ea0_0;
    %jmp/1 T_16.47, 8;
T_16.46 ; End of true expr.
    %load/vec4 v000001cfec8702c0_0;
    %jmp/0 T_16.47, 8;
 ; End of false expr.
    %blend;
T_16.47;
    %store/vec4 v000001cfec8705e0_0, 0, 16;
T_16.45 ;
T_16.38 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001cfec72a8f0;
T_17 ;
    %wait E_000001cfec7fb050;
    %load/vec4 v000001cfec870040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v000001cfec870400_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cfec8714e0, 0, 4;
    %load/vec4 v000001cfec870860_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cfec8714e0, 0, 4;
    %load/vec4 v000001cfec871940_0;
    %parti/s 1, 0, 2;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cfec8713a0, 0, 4;
    %load/vec4 v000001cfec871940_0;
    %parti/s 1, 1, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cfec8713a0, 0, 4;
    %load/vec4 v000001cfec871940_0;
    %parti/s 1, 2, 3;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cfec8713a0, 0, 4;
    %load/vec4 v000001cfec871940_0;
    %parti/s 1, 3, 3;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cfec8713a0, 0, 4;
    %vpi_call 2 214 "$writememb", "output/flags.txt", v000001cfec8713a0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000011 {0 0 0};
    %vpi_call 2 215 "$writememb", "output/registers.txt", v000001cfec8714e0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000001 {0 0 0};
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001cfec8106c0;
T_18 ;
    %vpi_call 2 19 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001cfec8106c0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cfec87a350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec87a490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec87a350_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cfec87a490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cfec87bd90_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_000001cfec8106c0;
T_19 ;
    %delay 10, 0;
    %load/vec4 v000001cfec87a350_0;
    %inv;
    %store/vec4 v000001cfec87a350_0, 0, 1;
    %load/vec4 v000001cfec87b250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %vpi_call 2 30 "$finish" {0 0 0};
T_19.0 ;
    %jmp T_19;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "cpu.v";
    "./alu.v";
    "./control_unit.v";
    "./memory.v";
    "./sign_extend_unit.v";
    "./flags.v";
    "./memoryi.v";
    "./PC.v";
    "./register.v";
    "./input_file.v";
    "./output_file.v";
