read -sv run_verilog_mid/adder_32b_7_81_786d8200d5fcf469aaeb386fa45bd6b5.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_7_81_786d8200d5fcf469aaeb386fa45bd6b5_yosys.v
