<?xml version="1.0" encoding="UTF-8"?>
<projectDescription>
	<name>HLS</name>
	<comment></comment>
	<projects>
	</projects>
	<buildSpec>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.genmakebuilder</name>
			<triggers>clean,full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder</name>
			<triggers>full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
	</buildSpec>
	<natures>
		<nature>com.autoesl.autopilot.ui.AutopilotNature</nature>
		<nature>org.eclipse.cdt.core.cnature</nature>
		<nature>org.eclipse.cdt.core.ccnature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.managedBuildNature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.ScannerConfigNature</nature>
	</natures>
	<linkedResources>
		<link>
			<name>source</name>
			<type>2</type>
			<location>/home/masudalab/DeepCAEonFPGA/HLS/.apc/.src</location>
		</link>
		<link>
			<name>testbench</name>
			<type>2</type>
			<location>/home/masudalab/DeepCAEonFPGA/HLS/.apc/.tb</location>
		</link>
		<link>
			<name>.reference/iomanip</name>
			<type>1</type>
			<location>/tools/Xilinx/Vivado/2018.3/tps/lnx64/gcc-6.2.0/include/c++/6.2.0/iomanip</location>
		</link>
		<link>
			<name>network/constraints</name>
			<type>2</type>
			<location>/home/masudalab/DeepCAEonFPGA/HLS/network/.tcls</location>
		</link>
		<link>
			<name>source/Conv2D_0_fix16.h</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/weights_c/Conv2D_0_fix16.h</location>
		</link>
		<link>
			<name>source/Conv2D_0_float32.h</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/weights_c/Conv2D_0_float32.h</location>
		</link>
		<link>
			<name>source/Conv2D_1_fix16.h</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/weights_c/Conv2D_1_fix16.h</location>
		</link>
		<link>
			<name>source/Conv2D_1_float32.h</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/weights_c/Conv2D_1_float32.h</location>
		</link>
		<link>
			<name>source/Conv2D_2_fix16.h</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/weights_c/Conv2D_2_fix16.h</location>
		</link>
		<link>
			<name>source/Conv2D_2_float32.h</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/weights_c/Conv2D_2_float32.h</location>
		</link>
		<link>
			<name>source/Conv2D_3_fix16.h</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/weights_c/Conv2D_3_fix16.h</location>
		</link>
		<link>
			<name>source/Conv2D_3_float32.h</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/weights_c/Conv2D_3_float32.h</location>
		</link>
		<link>
			<name>source/Conv2D_4_fix16.h</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/weights_c/Conv2D_4_fix16.h</location>
		</link>
		<link>
			<name>source/Conv2D_4_float32.h</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/weights_c/Conv2D_4_float32.h</location>
		</link>
		<link>
			<name>source/SeparableConv2D_0_fix16.h</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/weights_c/SeparableConv2D_0_fix16.h</location>
		</link>
		<link>
			<name>source/SeparableConv2D_0_float32.h</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/weights_c/SeparableConv2D_0_float32.h</location>
		</link>
		<link>
			<name>source/SeparableConv2D_1_fix16.h</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/weights_c/SeparableConv2D_1_fix16.h</location>
		</link>
		<link>
			<name>source/SeparableConv2D_1_float32.h</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/weights_c/SeparableConv2D_1_float32.h</location>
		</link>
		<link>
			<name>source/SeparableConv2D_2_fix16.h</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/weights_c/SeparableConv2D_2_fix16.h</location>
		</link>
		<link>
			<name>source/SeparableConv2D_2_float32.h</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/weights_c/SeparableConv2D_2_float32.h</location>
		</link>
		<link>
			<name>source/SeparableConv2D_3_fix16.h</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/weights_c/SeparableConv2D_3_fix16.h</location>
		</link>
		<link>
			<name>source/SeparableConv2D_3_float32.h</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/weights_c/SeparableConv2D_3_float32.h</location>
		</link>
		<link>
			<name>source/SeparableConv2D_4_fix16.h</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/weights_c/SeparableConv2D_4_fix16.h</location>
		</link>
		<link>
			<name>source/SeparableConv2D_4_float32.h</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/weights_c/SeparableConv2D_4_float32.h</location>
		</link>
		<link>
			<name>source/arrays_fix16.h</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/arrays_c/arrays_fix16.h</location>
		</link>
		<link>
			<name>source/conv2d.cpp</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/layers_c/conv2d.cpp</location>
		</link>
		<link>
			<name>source/conv2d.h</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/layers_c/conv2d.h</location>
		</link>
		<link>
			<name>source/depthwise_conv2d.cpp</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/layers_c/depthwise_conv2d.cpp</location>
		</link>
		<link>
			<name>source/depthwise_conv2d.h</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/layers_c/depthwise_conv2d.h</location>
		</link>
		<link>
			<name>source/layers.h</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/layers_c/layers.h</location>
		</link>
		<link>
			<name>source/max_pooling2d.cpp</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/layers_c/max_pooling2d.cpp</location>
		</link>
		<link>
			<name>source/max_pooling2d.h</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/layers_c/max_pooling2d.h</location>
		</link>
		<link>
			<name>source/mnist_AXI_Stream.cpp</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/mnist_AXI_Stream.cpp</location>
		</link>
		<link>
			<name>source/padding2d.cpp</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/layers_c/padding2d.cpp</location>
		</link>
		<link>
			<name>source/padding2d.h</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/layers_c/padding2d.h</location>
		</link>
		<link>
			<name>source/pointwise_conv2d.cpp</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/layers_c/pointwise_conv2d.cpp</location>
		</link>
		<link>
			<name>source/pointwise_conv2d.h</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/layers_c/pointwise_conv2d.h</location>
		</link>
		<link>
			<name>source/separable_conv2d.cpp</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/layers_c/separable_conv2d.cpp</location>
		</link>
		<link>
			<name>source/separable_conv2d.h</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/layers_c/separable_conv2d.h</location>
		</link>
		<link>
			<name>source/test_data.h</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/test_data/test_data.h</location>
		</link>
		<link>
			<name>source/up_sampling2d.cpp</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/layers_c/up_sampling2d.cpp</location>
		</link>
		<link>
			<name>source/up_sampling2d.h</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/layers_c/up_sampling2d.h</location>
		</link>
		<link>
			<name>source/weights_fix16.h</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/weights_c/weights_fix16.h</location>
		</link>
		<link>
			<name>source/weights_float32.h</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/weights_c/weights_float32.h</location>
		</link>
		<link>
			<name>testbench/array_printf_fix16.cpp</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/layers_cpp/array_printf_fix16.cpp</location>
		</link>
		<link>
			<name>testbench/array_printf_fix16.h</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/layers_cpp/array_printf_fix16.h</location>
		</link>
		<link>
			<name>testbench/array_printf_float32.cpp</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/layers_cpp/array_printf_float32.cpp</location>
		</link>
		<link>
			<name>testbench/array_printf_float32.h</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/layers_cpp/array_printf_float32.h</location>
		</link>
		<link>
			<name>testbench/mnist_AXI_Stream.cpp</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/mnist_AXI_Stream.cpp</location>
		</link>
		<link>
			<name>network/constraints/.xml.directive</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/HLS/network/network.directive</location>
		</link>
		<link>
			<name>network/constraints/directives.tcl</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/HLS/network/directives.tcl</location>
		</link>
		<link>
			<name>network/constraints/script.tcl</name>
			<type>1</type>
			<location>/home/masudalab/DeepCAEonFPGA/HLS/network/script.tcl</location>
		</link>
	</linkedResources>
</projectDescription>
