{
    "DESIGN_NAME": "user_proj_example",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/defines.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_or_reducer.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_mux.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_bit_field.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_bit_field_w01trg.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_address_decoder.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_register_common.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_default_register.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_external_register.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_indirect_register.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_adapter_common.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_apb_adapter.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_apb_bridge.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_axi4lite_skid_buffer.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_axi4lite_adapter.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_axi4lite_bridge.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_wishbone_adapter.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_wishbone_bridge.v",
        "dir::../../verilog/rtl/LDPC_CSR.v",
        "dir::../../verilog/rtl/LDPC_ENC_DEC/mangleLDPCo-main/sntc_HamDist.svp.o.sv",
        "dir::../../verilog/rtl/LDPC_ENC_DEC/mangleLDPCo-main/sntc_ldpc_decoder.svp.o.sv",
        "dir::../../verilog/rtl/LDPC_ENC_DEC/mangleLDPCo-main/sntc_ldpc_decoder_wrapper.svp.o.sv",
        "dir::../../verilog/rtl/LDPC_ENC_DEC/mangleLDPCo-main/sntc_ldpc_encoder_wrapper.svp.o.sv",
        "dir::../../verilog/rtl/LDPC_ENC_DEC/mangleLDPCo-main/sntc_ldpc_syndrome_wrapper.svp.o.sv",
        "dir::../../verilog/rtl/user_proj_example.v"
    ],
    "CLOCK_PERIOD": 25,
    "CLOCK_PORT": "wb_clk_i",
    "CLOCK_NET": "sntc_ldpc_decoder_wrapper_U.clk",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 2800 1760",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "MAX_TRANSITION_CONSTRAINT": 1.0,
    "MAX_FANOUT_CONSTRAINT": 16,
    "PL_TARGET_DENSITY": 0.55,
    "PL_RESIZER_SETUP_SLACK_MARGIN": 0.4,
    "GLB_RESIZER_SETUP_SLACK_MARGIN": 0.2,
    "GLB_RESIZER_HOLD_SLACK_MARGIN": 0.2,
    "PL_RESIZER_HOLD_SLACK_MARGIN": 0.4,
    "MAGIC_DEF_LABELS": 0,
    "SYNTH_BUFFERING": 0,
    "SYNTH_NO_FLAT": true,
    "SYNTH_STRATEGY": "DELAY 4",
    "RUN_HEURISTIC_DIODE_INSERTION": 1,
    "HEURISTIC_ANTENNA_THRESHOLD": 110,    
    "GRT_REPAIR_ANTENNAS": 1,
    "VDD_NETS": [
        "vccd1"
    ],
    "GND_NETS": [
        "vssd1"
    ],
    "IO_SYNC": 0,
    "BASE_SDC_FILE": "dir::base_user_proj_example.sdc",
    "RUN_CVC": 1,
    "pdk::sky130*": {
        "FP_CORE_UTIL": 45,
        "RT_MAX_LAYER": "met4",
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 25
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    },
    "VERILOG_FILES_BLACKBOX": [
        "dir::../../verilog/rtl/rggen-verilog-rtl/rggen_or_reducer.v",
        "dir::../../verilog/rtl/rggen-verilog-rtl/rggen_mux.v",
        "dir::../../verilog/rtl/rggen-verilog-rtl/rggen_bit_field.v",
        "dir::../../verilog/rtl/rggen-verilog-rtl/rggen_bit_field_w01trg.v",
        "dir::../../verilog/rtl/rggen-verilog-rtl/rggen_address_decoder.v",
        "dir::../../verilog/rtl/rggen-verilog-rtl/rggen_register_common.v",
        "dir::../../verilog/rtl/rggen-verilog-rtl/rggen_default_register.v",
        "dir::../../verilog/rtl/rggen-verilog-rtl/rggen_external_register.v",
        "dir::../../verilog/rtl/rggen-verilog-rtl/rggen_indirect_register.v",
        "dir::../../verilog/rtl/rggen-verilog-rtl/rggen_adapter_common.v",
        "dir::../../verilog/rtl/rggen-verilog-rtl/rggen_apb_adapter.v",
        "dir::../../verilog/rtl/rggen-verilog-rtl/rggen_apb_bridge.v",
        "dir::../../verilog/rtl/rggen-verilog-rtl/rggen_axi4lite_skid_buffer.v",
        "dir::../../verilog/rtl/rggen-verilog-rtl/rggen_axi4lite_adapter.v",
        "dir::../../verilog/rtl/rggen-verilog-rtl/rggen_axi4lite_bridge.v",
        "dir::../../verilog/rtl/rggen-verilog-rtl/rggen_wishbone_adapter.v",
        "dir::../../verilog/rtl/rggen-verilog-rtl/rggen_wishbone_bridge.v",
        "dir::../../verilog/rtl/LDPC_CSR.v",
        "dir::../../verilog/rtl/LDPC_ENC_DEC/mangleLDPCo-main/sntc_HamDist.svp.o.sv",
        "dir::../../verilog/rtl/LDPC_ENC_DEC/mangleLDPCo-main/sntc_ldpc_decoder.svp.o.sv",
        "dir::../../verilog/rtl/LDPC_ENC_DEC/mangleLDPCo-main/sntc_ldpc_decoder_wrapper.svp.o.sv",
        "dir::../../verilog/rtl/LDPC_ENC_DEC/mangleLDPCo-main/sntc_ldpc_encoder_wrapper.svp.o.sv",
        "dir::../../verilog/rtl/LDPC_ENC_DEC/mangleLDPCo-main/sntc_ldpc_syndrome_wrapper.svp.o.sv",
        "dir::../../verilog/rtl/user_proj_example.v"
	],
    "RUN_KLAYOUT_XOR": false,
    "MAGIC_DRC_USE_GDS": false,
    "QUIT_ON_MAGIC_DRC": false,
    "pdk::gf180mcuC": {
        "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
        "CLOCK_PERIOD": 24.0,
        "FP_CORE_UTIL": 40,
        "RT_MAX_LAYER": "Metal4",
        "SYNTH_MAX_FANOUT": 4,
        "PL_TARGET_DENSITY": 0.45
    }
}
