{"html":"\n      <article>\n        <div class=\"header\">\n  \n  <div class=\"headertitle\">\n  <h1 class=\"title\">ADC - Analog to Digital Converter<\/h1><\/div>\n<\/div><!--header-->\n<div class=\"contents\">\n<a name=\"details\" id=\"details\"><\/a><h2 class=\"groupheader\">Description<\/h2>\n<p>Analog to Digital Converter (ADC) Peripheral API. <\/p>\n<p>This module contains functions to control the ADC peripheral of Silicon Labs 32-bit MCUs and SoCs. The ADC is used to convert analog signals into a digital representation. <\/p>\n<table class=\"memberdecls\">\n<tbody><tr class=\"heading\"><td colspan=\"2\"><h2 class=\"groupheader\"><a name=\"nested-classes\"><\/a>\nData Structures<\/h2><\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">struct &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"http://docs.silabs.com/gecko-platform/3.2/emlib/api/efr32xg13/struct-a-d-c-init-type-def\" class=\"el\" target=\"_blank\">ADC_Init_TypeDef<\/a><\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">ADC initialization structure, common for single conversion and scan sequence.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">struct &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"http://docs.silabs.com/gecko-platform/3.2/emlib/api/efr32xg13/struct-a-d-c-init-scan-input-type-def\" class=\"el\" target=\"_blank\">ADC_InitScanInput_TypeDef<\/a><\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Scan input configuration.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">struct &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"http://docs.silabs.com/gecko-platform/3.2/emlib/api/efr32xg13/struct-a-d-c-init-scan-type-def\" class=\"el\" target=\"_blank\">ADC_InitScan_TypeDef<\/a><\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Scan sequence initialization structure.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">struct &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"http://docs.silabs.com/gecko-platform/3.2/emlib/api/efr32xg13/struct-a-d-c-init-single-type-def\" class=\"el\" target=\"_blank\">ADC_InitSingle_TypeDef<\/a><\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Single conversion initialization structure.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<\/tbody><\/table><table class=\"memberdecls\">\n<tbody><tr class=\"heading\"><td colspan=\"2\"><h2 class=\"groupheader\"><a name=\"func-members\"><\/a>\nFunctions<\/h2><\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">void&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga3d5a968fbc40b29ebc05f17b311f2eb9\" class=\"el\">ADC_Init<\/a> (ADC_TypeDef *adc, const <a href=\"http://docs.silabs.com/gecko-platform/3.2/emlib/api/efr32xg13/struct-a-d-c-init-type-def\" class=\"el\" target=\"_blank\">ADC_Init_TypeDef<\/a> *init)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Initialize ADC.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">void&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga8f98fdcc67bc9e24d93dd74b25bbf578\" class=\"el\">ADC_ScanInputClear<\/a> (<a href=\"http://docs.silabs.com/gecko-platform/3.2/emlib/api/efr32xg13/struct-a-d-c-init-scan-type-def\" class=\"el\" target=\"_blank\">ADC_InitScan_TypeDef<\/a> *scanInit)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Clear ADC scan input configuration.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">uint32_t&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#gad13030808bddd43b35c69d66fe339eea\" class=\"el\">ADC_ScanSingleEndedInputAdd<\/a> (<a href=\"http://docs.silabs.com/gecko-platform/3.2/emlib/api/efr32xg13/struct-a-d-c-init-scan-type-def\" class=\"el\" target=\"_blank\">ADC_InitScan_TypeDef<\/a> *scanInit, <a href=\"#ga2b81387bf9629c755e5528bff369890f\" class=\"el\">ADC_ScanInputGroup_TypeDef<\/a> inputGroup, <a href=\"#ga368c455b2fbaa1475373b391d1566b41\" class=\"el\">ADC_PosSel_TypeDef<\/a> singleEndedSel)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Initialize ADC scan single-ended input configuration.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">uint32_t&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga2fb5a8a1a3503da7ea97a02a7954e2f2\" class=\"el\">ADC_ScanDifferentialInputAdd<\/a> (<a href=\"http://docs.silabs.com/gecko-platform/3.2/emlib/api/efr32xg13/struct-a-d-c-init-scan-type-def\" class=\"el\" target=\"_blank\">ADC_InitScan_TypeDef<\/a> *scanInit, <a href=\"#ga2b81387bf9629c755e5528bff369890f\" class=\"el\">ADC_ScanInputGroup_TypeDef<\/a> inputGroup, <a href=\"#ga368c455b2fbaa1475373b391d1566b41\" class=\"el\">ADC_PosSel_TypeDef<\/a> posSel, <a href=\"#ga3014ec536adc046f419423a87b4f1290\" class=\"el\">ADC_ScanNegInput_TypeDef<\/a> negInput)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Initialize the ADC scan differential input configuration.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">void&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga41207273ca90e4173084233060e0edbb\" class=\"el\">ADC_InitScan<\/a> (ADC_TypeDef *adc, const <a href=\"http://docs.silabs.com/gecko-platform/3.2/emlib/api/efr32xg13/struct-a-d-c-init-scan-type-def\" class=\"el\" target=\"_blank\">ADC_InitScan_TypeDef<\/a> *init)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Initialize the ADC scan sequence.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">void&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga76aa8949d51eb1027906f68b0952ea0e\" class=\"el\">ADC_InitSingle<\/a> (ADC_TypeDef *adc, const <a href=\"http://docs.silabs.com/gecko-platform/3.2/emlib/api/efr32xg13/struct-a-d-c-init-single-type-def\" class=\"el\" target=\"_blank\">ADC_InitSingle_TypeDef<\/a> *init)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Initialize the single ADC sample conversion.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">uint32_t&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#gae145619e49706f16d4f495d7af61a362\" class=\"el\">ADC_DataIdScanGet<\/a> (ADC_TypeDef *adc, uint32_t *scanId)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Get a scan result and scan select ID.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">uint8_t&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga635eb5e70c406ff3bd150b8e695a70f9\" class=\"el\">ADC_PrescaleCalc<\/a> (uint32_t adcFreq, uint32_t hfperFreq)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Calculate the prescaler value used to determine the ADC clock.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">void&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga75639a8eba9a3353c216b324e554827e\" class=\"el\">ADC_Reset<\/a> (ADC_TypeDef *adc)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Reset ADC to a state that it was in after a hardware reset.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">uint8_t&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga95a5a908501b6c3bbd44022d41205e73\" class=\"el\">ADC_TimebaseCalc<\/a> (uint32_t hfperFreq)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Calculate a timebase value to get a timebase providing at least 1 us.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">uint32_t&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#gac91554a55e028dcc1bc99ac4ef5d76be\" class=\"el\">ADC_DataSingleGet<\/a> (ADC_TypeDef *adc)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Get a single conversion result.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">uint32_t&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga4433a6b05059f868f49bcb691e22786d\" class=\"el\">ADC_DataSinglePeek<\/a> (ADC_TypeDef *adc)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Peek single conversion result.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">uint32_t&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga84b9f5cf50ba511d6ba0cdcbd307157b\" class=\"el\">ADC_DataScanGet<\/a> (ADC_TypeDef *adc)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Get a scan result.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">uint32_t&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga02e4f484a0f76e4b71887bd4fc5f8458\" class=\"el\">ADC_DataScanPeek<\/a> (ADC_TypeDef *adc)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Peek scan result.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">void&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga8e07a619e28387e683fd4fa490e60f7e\" class=\"el\">ADC_IntClear<\/a> (ADC_TypeDef *adc, uint32_t flags)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Clear one or more pending ADC interrupts.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">void&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga8c2f3bb89f3c741a409d3849ed4c7f30\" class=\"el\">ADC_IntDisable<\/a> (ADC_TypeDef *adc, uint32_t flags)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Disable one or more ADC interrupts.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">void&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#gab95e4fab004b297e8482d614dae315d9\" class=\"el\">ADC_IntEnable<\/a> (ADC_TypeDef *adc, uint32_t flags)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Enable one or more ADC interrupts.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">uint32_t&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#gaf375b9eb40668d72820e06f0072272ea\" class=\"el\">ADC_IntGet<\/a> (ADC_TypeDef *adc)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Get pending ADC interrupt flags.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">uint32_t&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga6394cc274c5feb11f33e478cfe136bd0\" class=\"el\">ADC_IntGetEnabled<\/a> (ADC_TypeDef *adc)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Get enabled and pending ADC interrupt flags.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">void&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga65dee9a6fa5118c8f73f39151203a2a5\" class=\"el\">ADC_IntSet<\/a> (ADC_TypeDef *adc, uint32_t flags)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Set one or more pending ADC interrupts from software.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">void&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga13e7f2cf8386f36e3d548822f5bb8c5b\" class=\"el\">ADC_Start<\/a> (ADC_TypeDef *adc, <a href=\"#gabb2bed27705f116f042670adb36996fb\" class=\"el\">ADC_Start_TypeDef<\/a> cmd)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Start scan sequence and/or single conversion.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<\/tbody><\/table><table class=\"memberdecls\">\n<tbody><tr class=\"heading\"><td colspan=\"2\"><h2 class=\"groupheader\"><a name=\"define-members\"><\/a>\nMacros<\/h2><\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">#define&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#gafdba11afac476690de7756867eea9d7d\" class=\"el\">ADC_CTRLX_VREFSEL_REG<\/a>&nbsp;&nbsp;&nbsp;0x80UL<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Single and scan mode voltage references.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">#define&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga7aa0bfc6a8a192b0d4130941ae72f797\" class=\"el\">ADC_SCANINPUTSEL_GROUP_NONE<\/a>&nbsp;&nbsp;&nbsp;0xFFU<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Define none selected group for ADC_SCANINPUTSEL.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">#define&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga80896d1a724ffdecafdde0ba1de39a7e\" class=\"el\">ADC_SCANINPUTSEL_NONE<\/a><\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Define none selected for ADC_SCANINPUTSEL.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">#define&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga4572f863a8d863214dfd0a4b48f653e2\" class=\"el\">ADC_INIT_DEFAULT<\/a><\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Default configuration for ADC initialization structure.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">#define&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#gabe964e6cb872ec50ada2c37331a0176d\" class=\"el\">ADC_INITSCAN_DEFAULT<\/a><\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Default configuration for ADC scan initialization structure.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">#define&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga1a0cd333a457f356692138fcf3b2275e\" class=\"el\">ADC_INITSINGLE_DEFAULT<\/a><\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Default configuration for ADC single conversion initialization structure.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<\/tbody><\/table><table class=\"memberdecls\">\n<tbody><tr class=\"heading\"><td colspan=\"2\"><h2 class=\"groupheader\"><a name=\"enum-members\"><\/a>\nEnumerations<\/h2><\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">enum &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga85e06060d63f1b16039d8efa318833d4\" class=\"el\">ADC_AcqTime_TypeDef<\/a> { <br>\n&nbsp;&nbsp;<a href=\"#gga85e06060d63f1b16039d8efa318833d4a8ce5aa42e27cab1c6155b432a65674c9\" class=\"el\">adcAcqTime1<\/a> = _ADC_SINGLECTRL_AT_1CYCLE, \n<br>\n&nbsp;&nbsp;<a href=\"#gga85e06060d63f1b16039d8efa318833d4a52e795b2a9f0380c6e54a036ba54de61\" class=\"el\">adcAcqTime2<\/a> = _ADC_SINGLECTRL_AT_2CYCLES, \n<br>\n&nbsp;&nbsp;<a href=\"#gga85e06060d63f1b16039d8efa318833d4a53b36bb13295813038ca8e4255afe5ba\" class=\"el\">adcAcqTime4<\/a> = _ADC_SINGLECTRL_AT_4CYCLES, \n<br>\n&nbsp;&nbsp;<a href=\"#gga85e06060d63f1b16039d8efa318833d4afe09c849dd87615220d82b0487aad91a\" class=\"el\">adcAcqTime8<\/a> = _ADC_SINGLECTRL_AT_8CYCLES, \n<br>\n&nbsp;&nbsp;<a href=\"#gga85e06060d63f1b16039d8efa318833d4af89189f3703754e763232cee87ff6c24\" class=\"el\">adcAcqTime16<\/a> = _ADC_SINGLECTRL_AT_16CYCLES, \n<br>\n&nbsp;&nbsp;<a href=\"#gga85e06060d63f1b16039d8efa318833d4ac560c44751f65f3e187dba2f8811d139\" class=\"el\">adcAcqTime32<\/a> = _ADC_SINGLECTRL_AT_32CYCLES, \n<br>\n&nbsp;&nbsp;<a href=\"#gga85e06060d63f1b16039d8efa318833d4aa94cb1da1b7ce8b7afbdca8e5d5a1764\" class=\"el\">adcAcqTime64<\/a> = _ADC_SINGLECTRL_AT_64CYCLES, \n<br>\n&nbsp;&nbsp;<a href=\"#gga85e06060d63f1b16039d8efa318833d4aa33bcad0e6e0606b74d071214e4ea472\" class=\"el\">adcAcqTime128<\/a> = _ADC_SINGLECTRL_AT_128CYCLES, \n<br>\n&nbsp;&nbsp;<a href=\"#gga85e06060d63f1b16039d8efa318833d4ab6647a38bf29c66f96ca46d8d7c4fc0a\" class=\"el\">adcAcqTime256<\/a> = _ADC_SINGLECTRL_AT_256CYCLES\n<br>\n }<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Acquisition time (in ADC clock cycles).  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">enum &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#gaaeb1f1d92bdb6a1bfc824461d63f5a21\" class=\"el\">ADC_OvsRateSel_TypeDef<\/a> { <br>\n&nbsp;&nbsp;<a href=\"#ggaaeb1f1d92bdb6a1bfc824461d63f5a21a7b09ccd08d771af9008f378a19c63d57\" class=\"el\">adcOvsRateSel2<\/a> = _ADC_CTRL_OVSRSEL_X2, \n<br>\n&nbsp;&nbsp;<a href=\"#ggaaeb1f1d92bdb6a1bfc824461d63f5a21a743dd5cf31c637824a9b90523bef4770\" class=\"el\">adcOvsRateSel4<\/a> = _ADC_CTRL_OVSRSEL_X4, \n<br>\n&nbsp;&nbsp;<a href=\"#ggaaeb1f1d92bdb6a1bfc824461d63f5a21a984156afa02a3b77a8e59b81f4a9cd27\" class=\"el\">adcOvsRateSel8<\/a> = _ADC_CTRL_OVSRSEL_X8, \n<br>\n&nbsp;&nbsp;<a href=\"#ggaaeb1f1d92bdb6a1bfc824461d63f5a21a9bfbde4168c331298362bd531e696f78\" class=\"el\">adcOvsRateSel16<\/a> = _ADC_CTRL_OVSRSEL_X16, \n<br>\n&nbsp;&nbsp;<a href=\"#ggaaeb1f1d92bdb6a1bfc824461d63f5a21ac34f68fb882994a8b8eaeea39b1f3ace\" class=\"el\">adcOvsRateSel32<\/a> = _ADC_CTRL_OVSRSEL_X32, \n<br>\n&nbsp;&nbsp;<a href=\"#ggaaeb1f1d92bdb6a1bfc824461d63f5a21a683d37f014f77696e67f21d2a457d4e2\" class=\"el\">adcOvsRateSel64<\/a> = _ADC_CTRL_OVSRSEL_X64, \n<br>\n&nbsp;&nbsp;<a href=\"#ggaaeb1f1d92bdb6a1bfc824461d63f5a21a72436f829063642c2f48414fc3d09690\" class=\"el\">adcOvsRateSel128<\/a> = _ADC_CTRL_OVSRSEL_X128, \n<br>\n&nbsp;&nbsp;<a href=\"#ggaaeb1f1d92bdb6a1bfc824461d63f5a21a5f4717c87f7937ed8c69d9f5cc82c6cd\" class=\"el\">adcOvsRateSel256<\/a> = _ADC_CTRL_OVSRSEL_X256, \n<br>\n&nbsp;&nbsp;<a href=\"#ggaaeb1f1d92bdb6a1bfc824461d63f5a21a69f9a4460d7dc6bc27f480dceed39f23\" class=\"el\">adcOvsRateSel512<\/a> = _ADC_CTRL_OVSRSEL_X512, \n<br>\n&nbsp;&nbsp;<a href=\"#ggaaeb1f1d92bdb6a1bfc824461d63f5a21a98c481dd9988480ff223a8ad7a389e85\" class=\"el\">adcOvsRateSel1024<\/a> = _ADC_CTRL_OVSRSEL_X1024, \n<br>\n&nbsp;&nbsp;<a href=\"#ggaaeb1f1d92bdb6a1bfc824461d63f5a21a32293790619576912ad20f57e773154a\" class=\"el\">adcOvsRateSel2048<\/a> = _ADC_CTRL_OVSRSEL_X2048, \n<br>\n&nbsp;&nbsp;<a href=\"#ggaaeb1f1d92bdb6a1bfc824461d63f5a21aefbac494813347ff3a59ae652f990edf\" class=\"el\">adcOvsRateSel4096<\/a> = _ADC_CTRL_OVSRSEL_X4096\n<br>\n }<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Oversample rate select.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">enum &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#gacc4ddb8213b64d8b89df372069003b49\" class=\"el\">ADC_PRSSEL_TypeDef<\/a> { <br>\n&nbsp;&nbsp;<a href=\"#ggacc4ddb8213b64d8b89df372069003b49a508b578219d0a3a6df78382dcd48d8de\" class=\"el\">adcPRSSELCh0<\/a> = _ADC_SINGLECTRLX_PRSSEL_PRSCH0, \n<br>\n&nbsp;&nbsp;<a href=\"#ggacc4ddb8213b64d8b89df372069003b49a7b590cf50b87609abf44e29c1fc68d84\" class=\"el\">adcPRSSELCh1<\/a> = _ADC_SINGLECTRLX_PRSSEL_PRSCH1, \n<br>\n&nbsp;&nbsp;<a href=\"#ggacc4ddb8213b64d8b89df372069003b49a97a693c167f17958177fe0af25bc44c9\" class=\"el\">adcPRSSELCh2<\/a> = _ADC_SINGLECTRLX_PRSSEL_PRSCH2, \n<br>\n&nbsp;&nbsp;<a href=\"#ggacc4ddb8213b64d8b89df372069003b49a2deebb3587f3d7ea30fdccc46bb144e4\" class=\"el\">adcPRSSELCh3<\/a> = _ADC_SINGLECTRLX_PRSSEL_PRSCH3, \n<br>\n&nbsp;&nbsp;<a href=\"#ggacc4ddb8213b64d8b89df372069003b49acc8175ffc4743f966c00cc8c53a487af\" class=\"el\">adcPRSSELCh4<\/a> = _ADC_SINGLECTRLX_PRSSEL_PRSCH4, \n<br>\n&nbsp;&nbsp;<a href=\"#ggacc4ddb8213b64d8b89df372069003b49a1c79047d352bacc210640a636e574257\" class=\"el\">adcPRSSELCh5<\/a> = _ADC_SINGLECTRLX_PRSSEL_PRSCH5, \n<br>\n&nbsp;&nbsp;<a href=\"#ggacc4ddb8213b64d8b89df372069003b49a9d13c48296f38a54ae1c38df32c34566\" class=\"el\">adcPRSSELCh6<\/a> = _ADC_SINGLECTRLX_PRSSEL_PRSCH6, \n<br>\n&nbsp;&nbsp;<a href=\"#ggacc4ddb8213b64d8b89df372069003b49a0a59c3e3fd1d246d601f0d707b34a63e\" class=\"el\">adcPRSSELCh7<\/a> = _ADC_SINGLECTRLX_PRSSEL_PRSCH7, \n<br>\n&nbsp;&nbsp;<a href=\"#ggacc4ddb8213b64d8b89df372069003b49a88c3855fafd4c5c8642d146418ea4e45\" class=\"el\">adcPRSSELCh8<\/a> = _ADC_SINGLECTRLX_PRSSEL_PRSCH8, \n<br>\n&nbsp;&nbsp;<a href=\"#ggacc4ddb8213b64d8b89df372069003b49a05dda647712ffd2495394e32c6b7f51f\" class=\"el\">adcPRSSELCh9<\/a> = _ADC_SINGLECTRLX_PRSSEL_PRSCH9, \n<br>\n&nbsp;&nbsp;<a href=\"#ggacc4ddb8213b64d8b89df372069003b49a006daff8ec97f9a2cd18d94ee4e77c80\" class=\"el\">adcPRSSELCh10<\/a> = _ADC_SINGLECTRLX_PRSSEL_PRSCH10, \n<br>\n&nbsp;&nbsp;<a href=\"#ggacc4ddb8213b64d8b89df372069003b49a9c3e280ff2417662a95504ed97a3e713\" class=\"el\">adcPRSSELCh11<\/a> = _ADC_SINGLECTRLX_PRSSEL_PRSCH11\n<br>\n }<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Peripheral Reflex System signal used to trigger a single sample.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">enum &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga90e3c5bfd7ebdd7686cf65bb896e4eac\" class=\"el\">ADC_Ref_TypeDef<\/a> { <br>\n&nbsp;&nbsp;<a href=\"#gga90e3c5bfd7ebdd7686cf65bb896e4eaca97f40de792c64102ddbf60b0faa82c32\" class=\"el\">adcRef1V25<\/a> = _ADC_SINGLECTRL_REF_1V25, \n<br>\n&nbsp;&nbsp;<a href=\"#gga90e3c5bfd7ebdd7686cf65bb896e4eaca611947cfb4d734ac07e6d44967ca28ce\" class=\"el\">adcRef2V5<\/a> = _ADC_SINGLECTRL_REF_2V5, \n<br>\n&nbsp;&nbsp;<a href=\"#gga90e3c5bfd7ebdd7686cf65bb896e4eaca875ace9b639af0d1640e8c597ddf7c0d\" class=\"el\">adcRefVDD<\/a> = _ADC_SINGLECTRL_REF_VDD, \n<br>\n&nbsp;&nbsp;<a href=\"#gga90e3c5bfd7ebdd7686cf65bb896e4eacad7639f2e56437cd8cce35aaaf810464c\" class=\"el\">adcRef5V<\/a> = _ADC_SINGLECTRL_REF_5V, \n<br>\n&nbsp;&nbsp;<a href=\"#gga90e3c5bfd7ebdd7686cf65bb896e4eacaf8fc4b0a067f7002d9cf4350de5342aa\" class=\"el\">adcRefExtSingle<\/a> = _ADC_SINGLECTRL_REF_EXTSINGLE, \n<br>\n&nbsp;&nbsp;<a href=\"#gga90e3c5bfd7ebdd7686cf65bb896e4eacafb73c669d8537f2afc679f2910827805\" class=\"el\">adcRef2xExtDiff<\/a> = _ADC_SINGLECTRL_REF_2XEXTDIFF, \n<br>\n&nbsp;&nbsp;<a href=\"#gga90e3c5bfd7ebdd7686cf65bb896e4eaca85d6fcd5c42fbc583bb02eb5374cd702\" class=\"el\">adcRef2xVDD<\/a> = _ADC_SINGLECTRL_REF_2XVDD, \n<br>\n&nbsp;&nbsp;<a href=\"#gga90e3c5bfd7ebdd7686cf65bb896e4eacac9269e9d3611897dd9811cc323016421\" class=\"el\">adcRefVBGR<\/a> = _ADC_SINGLECTRLX_VREFSEL_VBGR | ADC_CTRLX_VREFSEL_REG, \n<br>\n&nbsp;&nbsp;<a href=\"#gga90e3c5bfd7ebdd7686cf65bb896e4eaca6b45c15d523c6c3abdbbb6dec5ead8b8\" class=\"el\">adcRefVddxAtt<\/a> = _ADC_SINGLECTRLX_VREFSEL_VDDXWATT | ADC_CTRLX_VREFSEL_REG, \n<br>\n&nbsp;&nbsp;<a href=\"#gga90e3c5bfd7ebdd7686cf65bb896e4eaca6869f47f5fa466adb09a227edb91e7f2\" class=\"el\">adcRefVPxAtt<\/a> = _ADC_SINGLECTRLX_VREFSEL_VREFPWATT | ADC_CTRLX_VREFSEL_REG, \n<br>\n&nbsp;&nbsp;<a href=\"#gga90e3c5bfd7ebdd7686cf65bb896e4eaca4b6feb83b17592d180ef008bba27751c\" class=\"el\">adcRefP<\/a> = _ADC_SINGLECTRLX_VREFSEL_VREFP | ADC_CTRLX_VREFSEL_REG, \n<br>\n&nbsp;&nbsp;<a href=\"#gga90e3c5bfd7ebdd7686cf65bb896e4eaca707cb8a0d6935e7be1108df9ebc8d177\" class=\"el\">adcRefVEntropy<\/a> = _ADC_SINGLECTRLX_VREFSEL_VENTROPY | ADC_CTRLX_VREFSEL_REG, \n<br>\n&nbsp;&nbsp;<a href=\"#gga90e3c5bfd7ebdd7686cf65bb896e4eacac1990cc7f1effd4164d3bf5a6795c9c4\" class=\"el\">adcRefVPNxAtt<\/a> = _ADC_SINGLECTRLX_VREFSEL_VREFPNWATT | ADC_CTRLX_VREFSEL_REG, \n<br>\n&nbsp;&nbsp;<a href=\"#gga90e3c5bfd7ebdd7686cf65bb896e4eacaf55e67e44f56abade342d067925e8621\" class=\"el\">adcRefPN<\/a> = _ADC_SINGLECTRLX_VREFSEL_VREFPN | ADC_CTRLX_VREFSEL_REG\n<br>\n }<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">ADC Reference.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">enum &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga0e5f9f20d16acc591c7329302f562f10\" class=\"el\">ADC_Res_TypeDef<\/a> { <br>\n&nbsp;&nbsp;<a href=\"#gga0e5f9f20d16acc591c7329302f562f10a046959365e8be6caa6d26739f37c3bc8\" class=\"el\">adcRes12Bit<\/a> = _ADC_SINGLECTRL_RES_12BIT, \n<br>\n&nbsp;&nbsp;<a href=\"#gga0e5f9f20d16acc591c7329302f562f10a9e465cd1c3fadde745a72875ae424a1b\" class=\"el\">adcRes8Bit<\/a> = _ADC_SINGLECTRL_RES_8BIT, \n<br>\n&nbsp;&nbsp;<a href=\"#gga0e5f9f20d16acc591c7329302f562f10a4e2b35830cf9430251ecf3959af6f04c\" class=\"el\">adcRes6Bit<\/a> = _ADC_SINGLECTRL_RES_6BIT, \n<br>\n&nbsp;&nbsp;<a href=\"#gga0e5f9f20d16acc591c7329302f562f10a81037a34c35c126216119c80b11e7b78\" class=\"el\">adcResOVS<\/a> = _ADC_SINGLECTRL_RES_OVS\n<br>\n }<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Sample resolution.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">enum &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga368c455b2fbaa1475373b391d1566b41\" class=\"el\">ADC_PosSel_TypeDef<\/a> { <br>\n&nbsp;&nbsp;<b>adcPosSelAPORT0XCH0<\/b> = _ADC_SINGLECTRL_POSSEL_APORT0XCH0, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT0XCH1<\/b> = _ADC_SINGLECTRL_POSSEL_APORT0XCH1, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT0XCH2<\/b> = _ADC_SINGLECTRL_POSSEL_APORT0XCH2, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT0XCH3<\/b> = _ADC_SINGLECTRL_POSSEL_APORT0XCH3, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT0XCH4<\/b> = _ADC_SINGLECTRL_POSSEL_APORT0XCH4, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT0XCH5<\/b> = _ADC_SINGLECTRL_POSSEL_APORT0XCH5, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT0XCH6<\/b> = _ADC_SINGLECTRL_POSSEL_APORT0XCH6, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT0XCH7<\/b> = _ADC_SINGLECTRL_POSSEL_APORT0XCH7, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT0XCH8<\/b> = _ADC_SINGLECTRL_POSSEL_APORT0XCH8, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT0XCH9<\/b> = _ADC_SINGLECTRL_POSSEL_APORT0XCH9, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT0XCH10<\/b> = _ADC_SINGLECTRL_POSSEL_APORT0XCH10, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT0XCH11<\/b> = _ADC_SINGLECTRL_POSSEL_APORT0XCH11, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT0XCH12<\/b> = _ADC_SINGLECTRL_POSSEL_APORT0XCH12, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT0XCH13<\/b> = _ADC_SINGLECTRL_POSSEL_APORT0XCH13, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT0XCH14<\/b> = _ADC_SINGLECTRL_POSSEL_APORT0XCH14, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT0XCH15<\/b> = _ADC_SINGLECTRL_POSSEL_APORT0XCH15, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT0YCH0<\/b> = _ADC_SINGLECTRL_POSSEL_APORT0YCH0, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT0YCH1<\/b> = _ADC_SINGLECTRL_POSSEL_APORT0YCH1, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT0YCH2<\/b> = _ADC_SINGLECTRL_POSSEL_APORT0YCH2, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT0YCH3<\/b> = _ADC_SINGLECTRL_POSSEL_APORT0YCH3, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT0YCH4<\/b> = _ADC_SINGLECTRL_POSSEL_APORT0YCH4, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT0YCH5<\/b> = _ADC_SINGLECTRL_POSSEL_APORT0YCH5, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT0YCH6<\/b> = _ADC_SINGLECTRL_POSSEL_APORT0YCH6, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT0YCH7<\/b> = _ADC_SINGLECTRL_POSSEL_APORT0YCH7, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT0YCH8<\/b> = _ADC_SINGLECTRL_POSSEL_APORT0YCH8, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT0YCH9<\/b> = _ADC_SINGLECTRL_POSSEL_APORT0YCH9, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT0YCH10<\/b> = _ADC_SINGLECTRL_POSSEL_APORT0YCH10, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT0YCH11<\/b> = _ADC_SINGLECTRL_POSSEL_APORT0YCH11, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT0YCH12<\/b> = _ADC_SINGLECTRL_POSSEL_APORT0YCH12, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT0YCH13<\/b> = _ADC_SINGLECTRL_POSSEL_APORT0YCH13, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT0YCH14<\/b> = _ADC_SINGLECTRL_POSSEL_APORT0YCH14, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT0YCH15<\/b> = _ADC_SINGLECTRL_POSSEL_APORT0YCH15, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT1XCH0<\/b> = _ADC_SINGLECTRL_POSSEL_APORT1XCH0, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT1YCH1<\/b> = _ADC_SINGLECTRL_POSSEL_APORT1YCH1, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT1XCH2<\/b> = _ADC_SINGLECTRL_POSSEL_APORT1XCH2, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT1YCH3<\/b> = _ADC_SINGLECTRL_POSSEL_APORT1YCH3, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT1XCH4<\/b> = _ADC_SINGLECTRL_POSSEL_APORT1XCH4, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT1YCH5<\/b> = _ADC_SINGLECTRL_POSSEL_APORT1YCH5, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT1XCH6<\/b> = _ADC_SINGLECTRL_POSSEL_APORT1XCH6, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT1YCH7<\/b> = _ADC_SINGLECTRL_POSSEL_APORT1YCH7, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT1XCH8<\/b> = _ADC_SINGLECTRL_POSSEL_APORT1XCH8, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT1YCH9<\/b> = _ADC_SINGLECTRL_POSSEL_APORT1YCH9, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT1XCH10<\/b> = _ADC_SINGLECTRL_POSSEL_APORT1XCH10, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT1YCH11<\/b> = _ADC_SINGLECTRL_POSSEL_APORT1YCH11, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT1XCH12<\/b> = _ADC_SINGLECTRL_POSSEL_APORT1XCH12, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT1YCH13<\/b> = _ADC_SINGLECTRL_POSSEL_APORT1YCH13, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT1XCH14<\/b> = _ADC_SINGLECTRL_POSSEL_APORT1XCH14, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT1YCH15<\/b> = _ADC_SINGLECTRL_POSSEL_APORT1YCH15, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT1XCH16<\/b> = _ADC_SINGLECTRL_POSSEL_APORT1XCH16, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT1YCH17<\/b> = _ADC_SINGLECTRL_POSSEL_APORT1YCH17, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT1XCH18<\/b> = _ADC_SINGLECTRL_POSSEL_APORT1XCH18, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT1YCH19<\/b> = _ADC_SINGLECTRL_POSSEL_APORT1YCH19, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT1XCH20<\/b> = _ADC_SINGLECTRL_POSSEL_APORT1XCH20, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT1YCH21<\/b> = _ADC_SINGLECTRL_POSSEL_APORT1YCH21, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT1XCH22<\/b> = _ADC_SINGLECTRL_POSSEL_APORT1XCH22, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT1YCH23<\/b> = _ADC_SINGLECTRL_POSSEL_APORT1YCH23, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT1XCH24<\/b> = _ADC_SINGLECTRL_POSSEL_APORT1XCH24, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT1YCH25<\/b> = _ADC_SINGLECTRL_POSSEL_APORT1YCH25, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT1XCH26<\/b> = _ADC_SINGLECTRL_POSSEL_APORT1XCH26, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT1YCH27<\/b> = _ADC_SINGLECTRL_POSSEL_APORT1YCH27, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT1XCH28<\/b> = _ADC_SINGLECTRL_POSSEL_APORT1XCH28, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT1YCH29<\/b> = _ADC_SINGLECTRL_POSSEL_APORT1YCH29, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT1XCH30<\/b> = _ADC_SINGLECTRL_POSSEL_APORT1XCH30, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT1YCH31<\/b> = _ADC_SINGLECTRL_POSSEL_APORT1YCH31, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT2YCH0<\/b> = _ADC_SINGLECTRL_POSSEL_APORT2YCH0, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT2XCH1<\/b> = _ADC_SINGLECTRL_POSSEL_APORT2XCH1, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT2YCH2<\/b> = _ADC_SINGLECTRL_POSSEL_APORT2YCH2, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT2XCH3<\/b> = _ADC_SINGLECTRL_POSSEL_APORT2XCH3, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT2YCH4<\/b> = _ADC_SINGLECTRL_POSSEL_APORT2YCH4, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT2XCH5<\/b> = _ADC_SINGLECTRL_POSSEL_APORT2XCH5, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT2YCH6<\/b> = _ADC_SINGLECTRL_POSSEL_APORT2YCH6, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT2XCH7<\/b> = _ADC_SINGLECTRL_POSSEL_APORT2XCH7, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT2YCH8<\/b> = _ADC_SINGLECTRL_POSSEL_APORT2YCH8, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT2XCH9<\/b> = _ADC_SINGLECTRL_POSSEL_APORT2XCH9, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT2YCH10<\/b> = _ADC_SINGLECTRL_POSSEL_APORT2YCH10, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT2XCH11<\/b> = _ADC_SINGLECTRL_POSSEL_APORT2XCH11, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT2YCH12<\/b> = _ADC_SINGLECTRL_POSSEL_APORT2YCH12, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT2XCH13<\/b> = _ADC_SINGLECTRL_POSSEL_APORT2XCH13, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT2YCH14<\/b> = _ADC_SINGLECTRL_POSSEL_APORT2YCH14, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT2XCH15<\/b> = _ADC_SINGLECTRL_POSSEL_APORT2XCH15, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT2YCH16<\/b> = _ADC_SINGLECTRL_POSSEL_APORT2YCH16, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT2XCH17<\/b> = _ADC_SINGLECTRL_POSSEL_APORT2XCH17, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT2YCH18<\/b> = _ADC_SINGLECTRL_POSSEL_APORT2YCH18, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT2XCH19<\/b> = _ADC_SINGLECTRL_POSSEL_APORT2XCH19, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT2YCH20<\/b> = _ADC_SINGLECTRL_POSSEL_APORT2YCH20, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT2XCH21<\/b> = _ADC_SINGLECTRL_POSSEL_APORT2XCH21, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT2YCH22<\/b> = _ADC_SINGLECTRL_POSSEL_APORT2YCH22, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT2XCH23<\/b> = _ADC_SINGLECTRL_POSSEL_APORT2XCH23, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT2YCH24<\/b> = _ADC_SINGLECTRL_POSSEL_APORT2YCH24, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT2XCH25<\/b> = _ADC_SINGLECTRL_POSSEL_APORT2XCH25, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT2YCH26<\/b> = _ADC_SINGLECTRL_POSSEL_APORT2YCH26, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT2XCH27<\/b> = _ADC_SINGLECTRL_POSSEL_APORT2XCH27, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT2YCH28<\/b> = _ADC_SINGLECTRL_POSSEL_APORT2YCH28, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT2XCH29<\/b> = _ADC_SINGLECTRL_POSSEL_APORT2XCH29, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT2YCH30<\/b> = _ADC_SINGLECTRL_POSSEL_APORT2YCH30, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT2XCH31<\/b> = _ADC_SINGLECTRL_POSSEL_APORT2XCH31, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT3XCH0<\/b> = _ADC_SINGLECTRL_POSSEL_APORT3XCH0, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT3YCH1<\/b> = _ADC_SINGLECTRL_POSSEL_APORT3YCH1, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT3XCH2<\/b> = _ADC_SINGLECTRL_POSSEL_APORT3XCH2, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT3YCH3<\/b> = _ADC_SINGLECTRL_POSSEL_APORT3YCH3, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT3XCH4<\/b> = _ADC_SINGLECTRL_POSSEL_APORT3XCH4, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT3YCH5<\/b> = _ADC_SINGLECTRL_POSSEL_APORT3YCH5, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT3XCH6<\/b> = _ADC_SINGLECTRL_POSSEL_APORT3XCH6, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT3YCH7<\/b> = _ADC_SINGLECTRL_POSSEL_APORT3YCH7, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT3XCH8<\/b> = _ADC_SINGLECTRL_POSSEL_APORT3XCH8, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT3YCH9<\/b> = _ADC_SINGLECTRL_POSSEL_APORT3YCH9, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT3XCH10<\/b> = _ADC_SINGLECTRL_POSSEL_APORT3XCH10, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT3YCH11<\/b> = _ADC_SINGLECTRL_POSSEL_APORT3YCH11, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT3XCH12<\/b> = _ADC_SINGLECTRL_POSSEL_APORT3XCH12, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT3YCH13<\/b> = _ADC_SINGLECTRL_POSSEL_APORT3YCH13, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT3XCH14<\/b> = _ADC_SINGLECTRL_POSSEL_APORT3XCH14, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT3YCH15<\/b> = _ADC_SINGLECTRL_POSSEL_APORT3YCH15, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT3XCH16<\/b> = _ADC_SINGLECTRL_POSSEL_APORT3XCH16, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT3YCH17<\/b> = _ADC_SINGLECTRL_POSSEL_APORT3YCH17, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT3XCH18<\/b> = _ADC_SINGLECTRL_POSSEL_APORT3XCH18, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT3YCH19<\/b> = _ADC_SINGLECTRL_POSSEL_APORT3YCH19, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT3XCH20<\/b> = _ADC_SINGLECTRL_POSSEL_APORT3XCH20, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT3YCH21<\/b> = _ADC_SINGLECTRL_POSSEL_APORT3YCH21, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT3XCH22<\/b> = _ADC_SINGLECTRL_POSSEL_APORT3XCH22, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT3YCH23<\/b> = _ADC_SINGLECTRL_POSSEL_APORT3YCH23, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT3XCH24<\/b> = _ADC_SINGLECTRL_POSSEL_APORT3XCH24, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT3YCH25<\/b> = _ADC_SINGLECTRL_POSSEL_APORT3YCH25, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT3XCH26<\/b> = _ADC_SINGLECTRL_POSSEL_APORT3XCH26, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT3YCH27<\/b> = _ADC_SINGLECTRL_POSSEL_APORT3YCH27, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT3XCH28<\/b> = _ADC_SINGLECTRL_POSSEL_APORT3XCH28, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT3YCH29<\/b> = _ADC_SINGLECTRL_POSSEL_APORT3YCH29, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT3XCH30<\/b> = _ADC_SINGLECTRL_POSSEL_APORT3XCH30, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT3YCH31<\/b> = _ADC_SINGLECTRL_POSSEL_APORT3YCH31, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT4YCH0<\/b> = _ADC_SINGLECTRL_POSSEL_APORT4YCH0, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT4XCH1<\/b> = _ADC_SINGLECTRL_POSSEL_APORT4XCH1, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT4YCH2<\/b> = _ADC_SINGLECTRL_POSSEL_APORT4YCH2, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT4XCH3<\/b> = _ADC_SINGLECTRL_POSSEL_APORT4XCH3, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT4YCH4<\/b> = _ADC_SINGLECTRL_POSSEL_APORT4YCH4, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT4XCH5<\/b> = _ADC_SINGLECTRL_POSSEL_APORT4XCH5, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT4YCH6<\/b> = _ADC_SINGLECTRL_POSSEL_APORT4YCH6, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT4XCH7<\/b> = _ADC_SINGLECTRL_POSSEL_APORT4XCH7, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT4YCH8<\/b> = _ADC_SINGLECTRL_POSSEL_APORT4YCH8, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT4XCH9<\/b> = _ADC_SINGLECTRL_POSSEL_APORT4XCH9, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT4YCH10<\/b> = _ADC_SINGLECTRL_POSSEL_APORT4YCH10, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT4XCH11<\/b> = _ADC_SINGLECTRL_POSSEL_APORT4XCH11, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT4YCH12<\/b> = _ADC_SINGLECTRL_POSSEL_APORT4YCH12, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT4XCH13<\/b> = _ADC_SINGLECTRL_POSSEL_APORT4XCH13, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT4YCH14<\/b> = _ADC_SINGLECTRL_POSSEL_APORT4YCH14, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT4XCH15<\/b> = _ADC_SINGLECTRL_POSSEL_APORT4XCH15, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT4YCH16<\/b> = _ADC_SINGLECTRL_POSSEL_APORT4YCH16, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT4XCH17<\/b> = _ADC_SINGLECTRL_POSSEL_APORT4XCH17, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT4YCH18<\/b> = _ADC_SINGLECTRL_POSSEL_APORT4YCH18, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT4XCH19<\/b> = _ADC_SINGLECTRL_POSSEL_APORT4XCH19, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT4YCH20<\/b> = _ADC_SINGLECTRL_POSSEL_APORT4YCH20, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT4XCH21<\/b> = _ADC_SINGLECTRL_POSSEL_APORT4XCH21, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT4YCH22<\/b> = _ADC_SINGLECTRL_POSSEL_APORT4YCH22, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT4XCH23<\/b> = _ADC_SINGLECTRL_POSSEL_APORT4XCH23, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT4YCH24<\/b> = _ADC_SINGLECTRL_POSSEL_APORT4YCH24, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT4XCH25<\/b> = _ADC_SINGLECTRL_POSSEL_APORT4XCH25, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT4YCH26<\/b> = _ADC_SINGLECTRL_POSSEL_APORT4YCH26, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT4XCH27<\/b> = _ADC_SINGLECTRL_POSSEL_APORT4XCH27, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT4YCH28<\/b> = _ADC_SINGLECTRL_POSSEL_APORT4YCH28, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT4XCH29<\/b> = _ADC_SINGLECTRL_POSSEL_APORT4XCH29, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT4YCH30<\/b> = _ADC_SINGLECTRL_POSSEL_APORT4YCH30, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAPORT4XCH31<\/b> = _ADC_SINGLECTRL_POSSEL_APORT4XCH31, \n<br>\n&nbsp;&nbsp;<b>adcPosSelAVDD<\/b> = _ADC_SINGLECTRL_POSSEL_AVDD, \n<br>\n&nbsp;&nbsp;<b>adcPosSelBUVDD<\/b> = _ADC_SINGLECTRL_POSSEL_BUVDD, \n<br>\n&nbsp;&nbsp;<b>adcPosSelDVDD<\/b> = _ADC_SINGLECTRL_POSSEL_DVDD, \n<br>\n&nbsp;&nbsp;<b>adcPosSelPAVDD<\/b> = _ADC_SINGLECTRL_POSSEL_PAVDD, \n<br>\n&nbsp;&nbsp;<b>adcPosSelDECOUPLE<\/b> = _ADC_SINGLECTRL_POSSEL_DECOUPLE, \n<br>\n&nbsp;&nbsp;<b>adcPosSelIOVDD<\/b> = _ADC_SINGLECTRL_POSSEL_IOVDD, \n<br>\n&nbsp;&nbsp;<b>adcPosSelIOVDD1<\/b> = _ADC_SINGLECTRL_POSSEL_IOVDD1, \n<br>\n&nbsp;&nbsp;<b>adcPosSelVSP<\/b> = _ADC_SINGLECTRL_POSSEL_VSP, \n<br>\n&nbsp;&nbsp;<b>adcPosSelOPA2<\/b> = _ADC_SINGLECTRL_POSSEL_OPA2, \n<br>\n&nbsp;&nbsp;<b>adcPosSelTEMP<\/b> = _ADC_SINGLECTRL_POSSEL_TEMP, \n<br>\n&nbsp;&nbsp;<b>adcPosSelDAC0OUT0<\/b> = _ADC_SINGLECTRL_POSSEL_DAC0OUT0, \n<br>\n&nbsp;&nbsp;<b>adcPosSelR5VOUT<\/b> = _ADC_SINGLECTRL_POSSEL_R5VOUT, \n<br>\n&nbsp;&nbsp;<b>adcPosSelSP1<\/b> = _ADC_SINGLECTRL_POSSEL_SP1, \n<br>\n&nbsp;&nbsp;<b>adcPosSelSP2<\/b> = _ADC_SINGLECTRL_POSSEL_SP2, \n<br>\n&nbsp;&nbsp;<b>adcPosSelDAC0OUT1<\/b> = _ADC_SINGLECTRL_POSSEL_DAC0OUT1, \n<br>\n&nbsp;&nbsp;<b>adcPosSelSUBLSB<\/b> = _ADC_SINGLECTRL_POSSEL_SUBLSB, \n<br>\n&nbsp;&nbsp;<b>adcPosSelOPA3<\/b> = _ADC_SINGLECTRL_POSSEL_OPA3, \n<br>\n&nbsp;&nbsp;<b>adcPosSelDEFAULT<\/b> = _ADC_SINGLECTRL_POSSEL_DEFAULT, \n<br>\n&nbsp;&nbsp;<b>adcPosSelVSS<\/b> = _ADC_SINGLECTRL_POSSEL_VSS\n<br>\n }<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Positive input selection for single and scan coversion.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">enum &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#gabe1921c6013f3e2f1cfd52bca3262b69\" class=\"el\">ADC_NegSel_TypeDef<\/a> { <br>\n&nbsp;&nbsp;<b>adcNegSelAPORT0XCH0<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT0XCH0, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT0XCH1<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT0XCH1, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT0XCH2<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT0XCH2, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT0XCH3<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT0XCH3, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT0XCH4<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT0XCH4, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT0XCH5<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT0XCH5, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT0XCH6<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT0XCH6, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT0XCH7<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT0XCH7, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT0XCH8<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT0XCH8, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT0XCH9<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT0XCH9, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT0XCH10<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT0XCH10, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT0XCH11<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT0XCH11, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT0XCH12<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT0XCH12, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT0XCH13<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT0XCH13, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT0XCH14<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT0XCH14, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT0XCH15<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT0XCH15, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT0YCH0<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT0YCH0, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT0YCH1<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT0YCH1, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT0YCH2<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT0YCH2, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT0YCH3<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT0YCH3, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT0YCH4<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT0YCH4, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT0YCH5<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT0YCH5, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT0YCH6<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT0YCH6, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT0YCH7<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT0YCH7, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT0YCH8<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT0YCH8, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT0YCH9<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT0YCH9, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT0YCH10<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT0YCH10, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT0YCH11<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT0YCH11, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT0YCH12<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT0YCH12, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT0YCH13<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT0YCH13, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT0YCH14<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT0YCH14, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT0YCH15<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT0YCH15, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT1XCH0<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT1XCH0, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT1YCH1<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT1YCH1, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT1XCH2<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT1XCH2, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT1YCH3<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT1YCH3, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT1XCH4<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT1XCH4, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT1YCH5<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT1YCH5, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT1XCH6<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT1XCH6, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT1YCH7<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT1YCH7, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT1XCH8<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT1XCH8, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT1YCH9<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT1YCH9, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT1XCH10<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT1XCH10, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT1YCH11<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT1YCH11, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT1XCH12<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT1XCH12, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT1YCH13<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT1YCH13, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT1XCH14<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT1XCH14, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT1YCH15<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT1YCH15, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT1XCH16<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT1XCH16, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT1YCH17<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT1YCH17, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT1XCH18<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT1XCH18, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT1YCH19<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT1YCH19, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT1XCH20<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT1XCH20, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT1YCH21<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT1YCH21, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT1XCH22<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT1XCH22, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT1YCH23<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT1YCH23, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT1XCH24<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT1XCH24, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT1YCH25<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT1YCH25, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT1XCH26<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT1XCH26, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT1YCH27<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT1YCH27, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT1XCH28<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT1XCH28, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT1YCH29<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT1YCH29, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT1XCH30<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT1XCH30, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT1YCH31<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT1YCH31, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT2YCH0<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT2YCH0, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT2XCH1<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT2XCH1, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT2YCH2<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT2YCH2, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT2XCH3<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT2XCH3, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT2YCH4<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT2YCH4, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT2XCH5<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT2XCH5, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT2YCH6<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT2YCH6, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT2XCH7<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT2XCH7, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT2YCH8<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT2YCH8, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT2XCH9<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT2XCH9, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT2YCH10<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT2YCH10, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT2XCH11<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT2XCH11, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT2YCH12<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT2YCH12, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT2XCH13<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT2XCH13, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT2YCH14<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT2YCH14, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT2XCH15<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT2XCH15, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT2YCH16<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT2YCH16, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT2XCH17<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT2XCH17, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT2YCH18<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT2YCH18, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT2XCH19<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT2XCH19, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT2YCH20<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT2YCH20, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT2XCH21<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT2XCH21, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT2YCH22<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT2YCH22, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT2XCH23<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT2XCH23, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT2YCH24<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT2YCH24, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT2XCH25<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT2XCH25, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT2YCH26<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT2YCH26, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT2XCH27<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT2XCH27, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT2YCH28<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT2YCH28, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT2XCH29<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT2XCH29, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT2YCH30<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT2YCH30, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT2XCH31<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT2XCH31, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT3XCH0<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT3XCH0, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT3YCH1<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT3YCH1, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT3XCH2<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT3XCH2, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT3YCH3<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT3YCH3, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT3XCH4<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT3XCH4, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT3YCH5<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT3YCH5, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT3XCH6<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT3XCH6, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT3YCH7<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT3YCH7, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT3XCH8<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT3XCH8, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT3YCH9<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT3YCH9, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT3XCH10<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT3XCH10, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT3YCH11<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT3YCH11, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT3XCH12<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT3XCH12, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT3YCH13<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT3YCH13, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT3XCH14<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT3XCH14, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT3YCH15<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT3YCH15, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT3XCH16<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT3XCH16, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT3YCH17<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT3YCH17, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT3XCH18<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT3XCH18, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT3YCH19<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT3YCH19, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT3XCH20<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT3XCH20, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT3YCH21<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT3YCH21, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT3XCH22<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT3XCH22, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT3YCH23<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT3YCH23, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT3XCH24<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT3XCH24, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT3YCH25<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT3YCH25, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT3XCH26<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT3XCH26, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT3YCH27<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT3YCH27, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT3XCH28<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT3XCH28, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT3YCH29<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT3YCH29, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT3XCH30<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT3XCH30, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT3YCH31<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT3YCH31, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT4YCH0<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT4YCH0, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT4XCH1<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT4XCH1, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT4YCH2<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT4YCH2, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT4XCH3<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT4XCH3, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT4YCH4<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT4YCH4, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT4XCH5<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT4XCH5, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT4YCH6<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT4YCH6, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT4XCH7<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT4XCH7, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT4YCH8<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT4YCH8, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT4XCH9<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT4XCH9, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT4YCH10<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT4YCH10, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT4XCH11<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT4XCH11, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT4YCH12<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT4YCH12, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT4XCH13<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT4XCH13, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT4YCH14<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT4YCH14, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT4XCH15<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT4XCH15, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT4YCH16<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT4YCH16, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT4XCH17<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT4XCH17, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT4YCH18<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT4YCH18, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT4XCH19<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT4XCH19, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT4YCH20<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT4YCH20, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT4XCH21<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT4XCH21, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT4YCH22<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT4YCH22, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT4XCH23<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT4XCH23, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT4YCH24<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT4YCH24, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT4XCH25<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT4XCH25, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT4YCH26<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT4YCH26, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT4XCH27<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT4XCH27, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT4YCH28<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT4YCH28, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT4XCH29<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT4XCH29, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT4YCH30<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT4YCH30, \n<br>\n&nbsp;&nbsp;<b>adcNegSelAPORT4XCH31<\/b> = _ADC_SINGLECTRL_NEGSEL_APORT4XCH31, \n<br>\n&nbsp;&nbsp;<b>adcNegSelTESTN<\/b> = _ADC_SINGLECTRL_NEGSEL_TESTN, \n<br>\n&nbsp;&nbsp;<b>adcNegSelDEFAULT<\/b> = _ADC_SINGLECTRL_NEGSEL_DEFAULT, \n<br>\n&nbsp;&nbsp;<b>adcNegSelVSS<\/b> = _ADC_SINGLECTRL_NEGSEL_VSS\n<br>\n }<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Negative input selection for single and scan conversion.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">enum &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga2b81387bf9629c755e5528bff369890f\" class=\"el\">ADC_ScanInputGroup_TypeDef<\/a> { <br>\n&nbsp;&nbsp;<b>adcScanInputGroup0<\/b> = 0, \n<br>\n&nbsp;&nbsp;<b>adcScanInputGroup1<\/b> = 1, \n<br>\n&nbsp;&nbsp;<b>adcScanInputGroup2<\/b> = 2, \n<br>\n&nbsp;&nbsp;<b>adcScanInputGroup3<\/b> = 3\n<br>\n }<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">ADC scan input groups.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">enum &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga3014ec536adc046f419423a87b4f1290\" class=\"el\">ADC_ScanNegInput_TypeDef<\/a> { <br>\n&nbsp;&nbsp;<b>adcScanNegInput1<\/b> = 1, \n<br>\n&nbsp;&nbsp;<b>adcScanNegInput3<\/b> = 3, \n<br>\n&nbsp;&nbsp;<b>adcScanNegInput5<\/b> = 5, \n<br>\n&nbsp;&nbsp;<b>adcScanNegInput7<\/b> = 7, \n<br>\n&nbsp;&nbsp;<b>adcScanNegInput8<\/b> = 8, \n<br>\n&nbsp;&nbsp;<b>adcScanNegInput10<\/b> = 10, \n<br>\n&nbsp;&nbsp;<b>adcScanNegInput12<\/b> = 12, \n<br>\n&nbsp;&nbsp;<b>adcScanNegInput14<\/b> = 14, \n<br>\n&nbsp;&nbsp;<b>adcScanNegInputDefault<\/b> = 0xFF\n<br>\n }<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">ADC scan alternative negative inputs.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">enum &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#gabb2bed27705f116f042670adb36996fb\" class=\"el\">ADC_Start_TypeDef<\/a> { <br>\n&nbsp;&nbsp;<a href=\"#ggabb2bed27705f116f042670adb36996fbae6bdebdccc5c1edc843c906ab5929cae\" class=\"el\">adcStartSingle<\/a> = ADC_CMD_SINGLESTART, \n<br>\n&nbsp;&nbsp;<a href=\"#ggabb2bed27705f116f042670adb36996fbaeb2f8b1e59f1058616d3276a5e25e77b\" class=\"el\">adcStartScan<\/a> = ADC_CMD_SCANSTART, \n<br>\n&nbsp;&nbsp;<a href=\"#ggabb2bed27705f116f042670adb36996fbae364da4dad2dbd7170908eb29e77749d\" class=\"el\">adcStartScanAndSingle<\/a> = ADC_CMD_SCANSTART | ADC_CMD_SINGLESTART\n<br>\n }<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">ADC start command.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">enum &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga3990fbf520d66567df3de07ac040d6c5\" class=\"el\">ADC_Warmup_TypeDef<\/a> { <br>\n&nbsp;&nbsp;<a href=\"#gga3990fbf520d66567df3de07ac040d6c5a0b495546dd9a182c1c0867d48a3162ca\" class=\"el\">adcWarmupNormal<\/a> = _ADC_CTRL_WARMUPMODE_NORMAL, \n<br>\n&nbsp;&nbsp;<a href=\"#gga3990fbf520d66567df3de07ac040d6c5a4fd0fc6ea02c947d29caa413fd23347e\" class=\"el\">adcWarmupKeepInStandby<\/a> = _ADC_CTRL_WARMUPMODE_KEEPINSTANDBY, \n<br>\n&nbsp;&nbsp;<a href=\"#gga3990fbf520d66567df3de07ac040d6c5a227d0fc724fe970bd000e1dc24773e28\" class=\"el\">adcWarmupKeepInSlowAcq<\/a> = _ADC_CTRL_WARMUPMODE_KEEPINSLOWACC, \n<br>\n&nbsp;&nbsp;<a href=\"#gga3990fbf520d66567df3de07ac040d6c5abfde4333060e0f79b1a4ec3076a75ee2\" class=\"el\">adcWarmupKeepADCWarm<\/a> = _ADC_CTRL_WARMUPMODE_KEEPADCWARM\n<br>\n }<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Warm-up mode.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">enum &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga8e7f97d7629d26ae71b9d43c2773c7db\" class=\"el\">ADC_EM2ClockConfig_TypeDef<\/a> { <br>\n&nbsp;&nbsp;<b>adcEm2Disabled<\/b> = 0, \n<br>\n&nbsp;&nbsp;<b>adcEm2ClockOnDemand<\/b> = ADC_CTRL_ADCCLKMODE_ASYNC | ADC_CTRL_ASYNCCLKEN_ASNEEDED, \n<br>\n&nbsp;&nbsp;<b>adcEm2ClockAlwaysOn<\/b> = ADC_CTRL_ADCCLKMODE_ASYNC | ADC_CTRL_ASYNCCLKEN_ALWAYSON\n<br>\n }<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">ADC EM2 clock configuration.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<\/tbody><\/table>\n<h2 class=\"groupheader\">Function Documentation<\/h2>\n<a id=\"ga3d5a968fbc40b29ebc05f17b311f2eb9\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga3d5a968fbc40b29ebc05f17b311f2eb9\">&nbsp;<\/a><\/span>ADC_Init()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">void ADC_Init <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">ADC_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>adc, <\/code><\/td>\n        <\/tr>\n        <tr>\n          <td class=\"paramkey\"><\/td>\n          <td><\/td>\n          <td class=\"paramtype\">const <a href=\"http://docs.silabs.com/gecko-platform/3.2/emlib/api/efr32xg13/struct-a-d-c-init-type-def\" class=\"el\" target=\"_blank\">ADC_Init_TypeDef<\/a> *&nbsp;<\/td>\n          <td class=\"paramname\"><code>init&nbsp;<\/code><\/td>\n        <\/tr>\n        <tr>\n          <td><\/td>\n          <td>)<\/td>\n          <td><\/td><td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Initialize ADC. <\/p>\n<p>Initializes common parts for both single conversion and scan sequence. In addition, single and/or scan control configuration must be done. See <a href=\"#ga76aa8949d51eb1027906f68b0952ea0e\" class=\"el\">ADC_InitSingle()<\/a> and <a href=\"#ga41207273ca90e4173084233060e0edbb\" class=\"el\">ADC_InitScan()<\/a> respectively. For ADC architectures with the ADCn-&gt;SCANINPUTSEL register, use <a href=\"#gad13030808bddd43b35c69d66fe339eea\" class=\"el\" title=\"Initialize ADC scan single-ended input configuration.\">ADC_ScanSingleEndedInputAdd()<\/a> to configure single-ended scan inputs or <a href=\"#ga2fb5a8a1a3503da7ea97a02a7954e2f2\" class=\"el\" title=\"Initialize the ADC scan differential input configuration.\">ADC_ScanDifferentialInputAdd()<\/a> to configure differential scan inputs. <a href=\"#ga8f98fdcc67bc9e24d93dd74b25bbf578\" class=\"el\" title=\"Clear ADC scan input configuration.\">ADC_ScanInputClear()<\/a> is also provided for applications that need to update the input configuration.<\/p>\n<dl class=\"section note\"><dt>Note<\/dt><dd>This function will stop any ongoing conversion.<\/dd><\/dl>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramdir\">[in]<\/td><td class=\"paramname\"><code>adc<\/code><\/td><td>A pointer to the ADC peripheral register block.<\/td><\/tr>\n    <tr><td class=\"paramdir\">[in]<\/td><td class=\"paramname\"><code>init<\/code><\/td><td>A pointer to the ADC initialization structure. <\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n\n<\/div>\n<\/div>\n<a id=\"ga8f98fdcc67bc9e24d93dd74b25bbf578\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga8f98fdcc67bc9e24d93dd74b25bbf578\">&nbsp;<\/a><\/span>ADC_ScanInputClear()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">void ADC_ScanInputClear <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\"><a href=\"http://docs.silabs.com/gecko-platform/3.2/emlib/api/efr32xg13/struct-a-d-c-init-scan-type-def\" class=\"el\" target=\"_blank\">ADC_InitScan_TypeDef<\/a> *&nbsp;<\/td>\n          <td class=\"paramname\"><code>scanInit<\/code><\/td><td>)<\/td>\n          <td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Clear ADC scan input configuration. <\/p>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramdir\">[in]<\/td><td class=\"paramname\"><code>scanInit<\/code><\/td><td>Structure to hold the scan configuration and input configuration. <\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n\n<\/div>\n<\/div>\n<a id=\"gad13030808bddd43b35c69d66fe339eea\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#gad13030808bddd43b35c69d66fe339eea\">&nbsp;<\/a><\/span>ADC_ScanSingleEndedInputAdd()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">uint32_t ADC_ScanSingleEndedInputAdd <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\"><a href=\"http://docs.silabs.com/gecko-platform/3.2/emlib/api/efr32xg13/struct-a-d-c-init-scan-type-def\" class=\"el\" target=\"_blank\">ADC_InitScan_TypeDef<\/a> *&nbsp;<\/td>\n          <td class=\"paramname\"><code>scanInit, <\/code><\/td>\n        <\/tr>\n        <tr>\n          <td class=\"paramkey\"><\/td>\n          <td><\/td>\n          <td class=\"paramtype\"><a href=\"#ga2b81387bf9629c755e5528bff369890f\" class=\"el\">ADC_ScanInputGroup_TypeDef<\/a>&nbsp;<\/td>\n          <td class=\"paramname\"><code>inputGroup, <\/code><\/td>\n        <\/tr>\n        <tr>\n          <td class=\"paramkey\"><\/td>\n          <td><\/td>\n          <td class=\"paramtype\"><a href=\"#ga368c455b2fbaa1475373b391d1566b41\" class=\"el\">ADC_PosSel_TypeDef<\/a>&nbsp;<\/td>\n          <td class=\"paramname\"><code>singleEndedSel&nbsp;<\/code><\/td>\n        <\/tr>\n        <tr>\n          <td><\/td>\n          <td>)<\/td>\n          <td><\/td><td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Initialize ADC scan single-ended input configuration. <\/p>\n<p>Set a configuration for ADC scan conversion with single-ended inputs. The <a href=\"http://docs.silabs.com/gecko-platform/3.2/emlib/api/efr32xg13/struct-a-d-c-init-scan-type-def\" class=\"el\" title=\"Scan sequence initialization structure.\" target=\"_blank\">ADC_InitScan_TypeDef<\/a> structure updated from this function will be passed to <a href=\"#ga41207273ca90e4173084233060e0edbb\" class=\"el\" title=\"Initialize the ADC scan sequence.\">ADC_InitScan()<\/a>.<\/p>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramdir\">[in]<\/td><td class=\"paramname\"><code>scanInit<\/code><\/td><td>ADC scan initialization structure<\/td><\/tr>\n    <tr><td class=\"paramdir\">[in]<\/td><td class=\"paramname\"><code>inputGroup<\/code><\/td><td>ADC scan input group. See section 25.3.4 in the reference manual for more information.<\/td><\/tr>\n    <tr><td class=\"paramdir\">[in]<\/td><td class=\"paramname\"><code>singleEndedSel<\/code><\/td><td>APORT select.<\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n<dl class=\"section return\"><dt>Returns<\/dt><dd>Scan ID of selected ADC input. See section 25.3.4 in the reference manual for more information. Note that the returned integer represents the bit position in ADCn_SCANMASK set by this function. The accumulated mask is stored in scanInit-&gt;scanInputConfig-&gt;scanInputEn. <\/dd><\/dl>\n\n<\/div>\n<\/div>\n<a id=\"ga2fb5a8a1a3503da7ea97a02a7954e2f2\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga2fb5a8a1a3503da7ea97a02a7954e2f2\">&nbsp;<\/a><\/span>ADC_ScanDifferentialInputAdd()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">uint32_t ADC_ScanDifferentialInputAdd <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\"><a href=\"http://docs.silabs.com/gecko-platform/3.2/emlib/api/efr32xg13/struct-a-d-c-init-scan-type-def\" class=\"el\" target=\"_blank\">ADC_InitScan_TypeDef<\/a> *&nbsp;<\/td>\n          <td class=\"paramname\"><code>scanInit, <\/code><\/td>\n        <\/tr>\n        <tr>\n          <td class=\"paramkey\"><\/td>\n          <td><\/td>\n          <td class=\"paramtype\"><a href=\"#ga2b81387bf9629c755e5528bff369890f\" class=\"el\">ADC_ScanInputGroup_TypeDef<\/a>&nbsp;<\/td>\n          <td class=\"paramname\"><code>inputGroup, <\/code><\/td>\n        <\/tr>\n        <tr>\n          <td class=\"paramkey\"><\/td>\n          <td><\/td>\n          <td class=\"paramtype\"><a href=\"#ga368c455b2fbaa1475373b391d1566b41\" class=\"el\">ADC_PosSel_TypeDef<\/a>&nbsp;<\/td>\n          <td class=\"paramname\"><code>posSel, <\/code><\/td>\n        <\/tr>\n        <tr>\n          <td class=\"paramkey\"><\/td>\n          <td><\/td>\n          <td class=\"paramtype\"><a href=\"#ga3014ec536adc046f419423a87b4f1290\" class=\"el\">ADC_ScanNegInput_TypeDef<\/a>&nbsp;<\/td>\n          <td class=\"paramname\"><code>negInput&nbsp;<\/code><\/td>\n        <\/tr>\n        <tr>\n          <td><\/td>\n          <td>)<\/td>\n          <td><\/td><td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Initialize the ADC scan differential input configuration. <\/p>\n<p>Set a configuration for the ADC scan conversion with differential inputs. The <a href=\"http://docs.silabs.com/gecko-platform/3.2/emlib/api/efr32xg13/struct-a-d-c-init-scan-type-def\" class=\"el\" title=\"Scan sequence initialization structure.\" target=\"_blank\">ADC_InitScan_TypeDef<\/a> structure updated by this function should be passed to <a href=\"#ga41207273ca90e4173084233060e0edbb\" class=\"el\" title=\"Initialize the ADC scan sequence.\">ADC_InitScan()<\/a>.<\/p>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramdir\">[in]<\/td><td class=\"paramname\"><code>scanInit<\/code><\/td><td>Structure to hold the scan and input configuration.<\/td><\/tr>\n    <tr><td class=\"paramdir\">[in]<\/td><td class=\"paramname\"><code>inputGroup<\/code><\/td><td>ADC scan input group. See section 25.3.4 in the reference manual for more information.<\/td><\/tr>\n    <tr><td class=\"paramdir\">[in]<\/td><td class=\"paramname\"><code>posSel<\/code><\/td><td>APORT bus pair select. The negative terminal is implicitly selected by the positive terminal.<\/td><\/tr>\n    <tr><td class=\"paramdir\">[in]<\/td><td class=\"paramname\"><code>negInput<\/code><\/td><td>ADC scan alternative negative input. Set to adcScanNegInputDefault to select a default negative input (implicit from posSel).<\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n<dl class=\"section return\"><dt>Returns<\/dt><dd>Scan ID of the selected ADC input. See section 25.3.4 in the reference manual for more information. Note that the returned integer represents the bit position in ADCn_SCANMASK set by this function. The accumulated mask is stored in the scanInit-&gt;scanInputConfig-&gt;scanInputEn. <\/dd><\/dl>\n\n<\/div>\n<\/div>\n<a id=\"ga41207273ca90e4173084233060e0edbb\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga41207273ca90e4173084233060e0edbb\">&nbsp;<\/a><\/span>ADC_InitScan()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">void ADC_InitScan <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">ADC_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>adc, <\/code><\/td>\n        <\/tr>\n        <tr>\n          <td class=\"paramkey\"><\/td>\n          <td><\/td>\n          <td class=\"paramtype\">const <a href=\"http://docs.silabs.com/gecko-platform/3.2/emlib/api/efr32xg13/struct-a-d-c-init-scan-type-def\" class=\"el\" target=\"_blank\">ADC_InitScan_TypeDef<\/a> *&nbsp;<\/td>\n          <td class=\"paramname\"><code>init&nbsp;<\/code><\/td>\n        <\/tr>\n        <tr>\n          <td><\/td>\n          <td>)<\/td>\n          <td><\/td><td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Initialize the ADC scan sequence. <\/p>\n<p>See <a href=\"#ga13e7f2cf8386f36e3d548822f5bb8c5b\" class=\"el\" title=\"Start scan sequence and/or single conversion.\">ADC_Start()<\/a> for starting a scan sequence.<\/p>\n<p>When selecting an external reference, the gain and offset calibration must be set explicitly (CAL register). For other references, the calibration is updated with values defined during manufacturing. For ADC architectures with the ADCn-&gt;SCANINPUTSEL register, use <a href=\"#gad13030808bddd43b35c69d66fe339eea\" class=\"el\" title=\"Initialize ADC scan single-ended input configuration.\">ADC_ScanSingleEndedInputAdd()<\/a> to configure single-ended scan inputs or <a href=\"#ga2fb5a8a1a3503da7ea97a02a7954e2f2\" class=\"el\" title=\"Initialize the ADC scan differential input configuration.\">ADC_ScanDifferentialInputAdd()<\/a> to configure differential scan inputs. <a href=\"#ga8f98fdcc67bc9e24d93dd74b25bbf578\" class=\"el\" title=\"Clear ADC scan input configuration.\">ADC_ScanInputClear()<\/a> is also provided for applications that need to update the input configuration.<\/p>\n<dl class=\"section note\"><dt>Note<\/dt><dd>This function will stop any ongoing scan sequence.<\/dd><\/dl>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramdir\">[in]<\/td><td class=\"paramname\"><code>adc<\/code><\/td><td>A pointer to the ADC peripheral register block.<\/td><\/tr>\n    <tr><td class=\"paramdir\">[in]<\/td><td class=\"paramname\"><code>init<\/code><\/td><td>A pointer to the ADC initialization structure. <\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n\n<\/div>\n<\/div>\n<a id=\"ga76aa8949d51eb1027906f68b0952ea0e\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga76aa8949d51eb1027906f68b0952ea0e\">&nbsp;<\/a><\/span>ADC_InitSingle()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">void ADC_InitSingle <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">ADC_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>adc, <\/code><\/td>\n        <\/tr>\n        <tr>\n          <td class=\"paramkey\"><\/td>\n          <td><\/td>\n          <td class=\"paramtype\">const <a href=\"http://docs.silabs.com/gecko-platform/3.2/emlib/api/efr32xg13/struct-a-d-c-init-single-type-def\" class=\"el\" target=\"_blank\">ADC_InitSingle_TypeDef<\/a> *&nbsp;<\/td>\n          <td class=\"paramname\"><code>init&nbsp;<\/code><\/td>\n        <\/tr>\n        <tr>\n          <td><\/td>\n          <td>)<\/td>\n          <td><\/td><td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Initialize the single ADC sample conversion. <\/p>\n<p>See <a href=\"#ga13e7f2cf8386f36e3d548822f5bb8c5b\" class=\"el\" title=\"Start scan sequence and/or single conversion.\">ADC_Start()<\/a> for starting a single conversion.<\/p>\n<p>When selecting an external reference, the gain and offset calibration must be set explicitly (CAL register). For other references, the calibration is updated with values defined during manufacturing.<\/p>\n<dl class=\"section note\"><dt>Note<\/dt><dd>This function will stop any ongoing single conversion.<\/dd>\n<dd>\nThis function will set the BIASPROG_GPBIASACC bit when selecting the internal temperature sensor and clear the bit otherwise. Any application that depends on the state of the BIASPROG_GPBIASACC bit should modify it after a call to this function.<\/dd><\/dl>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramdir\">[in]<\/td><td class=\"paramname\"><code>adc<\/code><\/td><td>A pointer to the ADC peripheral register block.<\/td><\/tr>\n    <tr><td class=\"paramdir\">[in]<\/td><td class=\"paramname\"><code>init<\/code><\/td><td>A pointer to the ADC initialization structure. <\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n\n<\/div>\n<\/div>\n<a id=\"gae145619e49706f16d4f495d7af61a362\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#gae145619e49706f16d4f495d7af61a362\">&nbsp;<\/a><\/span>ADC_DataIdScanGet()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">uint32_t ADC_DataIdScanGet <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">ADC_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>adc, <\/code><\/td>\n        <\/tr>\n        <tr>\n          <td class=\"paramkey\"><\/td>\n          <td><\/td>\n          <td class=\"paramtype\">uint32_t *&nbsp;<\/td>\n          <td class=\"paramname\"><code>scanId&nbsp;<\/code><\/td>\n        <\/tr>\n        <tr>\n          <td><\/td>\n          <td>)<\/td>\n          <td><\/td><td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Get a scan result and scan select ID. <\/p>\n<dl class=\"section note\"><dt>Note<\/dt><dd>Only use if scan data valid. This function does not check the DV flag. The return value is meant to be used as an index for the scan select ID.<\/dd><\/dl>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramdir\">[in]<\/td><td class=\"paramname\"><code>adc<\/code><\/td><td>A pointer to the ADC peripheral register block.<\/td><\/tr>\n    <tr><td class=\"paramdir\">[out]<\/td><td class=\"paramname\"><code>scanId<\/code><\/td><td>A scan select ID of the first data in the scan FIFO.<\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n<dl class=\"section return\"><dt>Returns<\/dt><dd>The first scan data in the scan FIFO. <\/dd><\/dl>\n\n<\/div>\n<\/div>\n<a id=\"ga635eb5e70c406ff3bd150b8e695a70f9\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga635eb5e70c406ff3bd150b8e695a70f9\">&nbsp;<\/a><\/span>ADC_PrescaleCalc()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">uint8_t ADC_PrescaleCalc <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">uint32_t&nbsp;<\/td>\n          <td class=\"paramname\"><code>adcFreq, <\/code><\/td>\n        <\/tr>\n        <tr>\n          <td class=\"paramkey\"><\/td>\n          <td><\/td>\n          <td class=\"paramtype\">uint32_t&nbsp;<\/td>\n          <td class=\"paramname\"><code>hfperFreq&nbsp;<\/code><\/td>\n        <\/tr>\n        <tr>\n          <td><\/td>\n          <td>)<\/td>\n          <td><\/td><td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Calculate the prescaler value used to determine the ADC clock. <\/p>\n<p>The ADC clock is given by: (HFPERCLK or HFPERCCLK) / (prescale + 1).<\/p>\n<dl class=\"section note\"><dt>Note<\/dt><dd>The return value is clamped to the maximum prescaler value that the hardware supports.<\/dd><\/dl>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramdir\">[in]<\/td><td class=\"paramname\"><code>adcFreq<\/code><\/td><td>ADC frequency wanted. The frequency will automatically be adjusted to a valid range according to the reference manual.<\/td><\/tr>\n    <tr><td class=\"paramdir\">[in]<\/td><td class=\"paramname\"><code>hfperFreq<\/code><\/td><td>Frequency in Hz of reference HFPER/HFPERC clock. Set to 0 to use currently defined HFPER/HFPERC clock setting.<\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n<dl class=\"section return\"><dt>Returns<\/dt><dd>A prescaler value to use for ADC in order to achieve a clock value &lt;= <code>adcFreq<\/code>. <\/dd><\/dl>\n\n<\/div>\n<\/div>\n<a id=\"ga75639a8eba9a3353c216b324e554827e\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga75639a8eba9a3353c216b324e554827e\">&nbsp;<\/a><\/span>ADC_Reset()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">void ADC_Reset <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">ADC_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>adc<\/code><\/td><td>)<\/td>\n          <td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Reset ADC to a state that it was in after a hardware reset. <\/p>\n<dl class=\"section note\"><dt>Note<\/dt><dd>The ROUTE register is NOT reset by this function to allow a centralized setup of this feature.<\/dd><\/dl>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramdir\">[in]<\/td><td class=\"paramname\"><code>adc<\/code><\/td><td>A pointer to ADC peripheral register block. <\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n\n<\/div>\n<\/div>\n<a id=\"ga95a5a908501b6c3bbd44022d41205e73\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga95a5a908501b6c3bbd44022d41205e73\">&nbsp;<\/a><\/span>ADC_TimebaseCalc()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">uint8_t ADC_TimebaseCalc <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">uint32_t&nbsp;<\/td>\n          <td class=\"paramname\"><code>hfperFreq<\/code><\/td><td>)<\/td>\n          <td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Calculate a timebase value to get a timebase providing at least 1 us. <\/p>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramdir\">[in]<\/td><td class=\"paramname\"><code>hfperFreq<\/code><\/td><td>Frequency in Hz of the reference HFPER/HFPERC clock. Set to 0 to use currently defined HFPER/HFPERC clock setting.<\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n<dl class=\"section return\"><dt>Returns<\/dt><dd>A timebase value to use for ADC to achieve at least 1 us. <\/dd><\/dl>\n\n<\/div>\n<\/div>\n<a id=\"gac91554a55e028dcc1bc99ac4ef5d76be\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#gac91554a55e028dcc1bc99ac4ef5d76be\">&nbsp;<\/a><\/span>ADC_DataSingleGet()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n<table class=\"mlabels\">\n  <tbody><tr>\n  <td class=\"mlabels-left\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">uint32_t ADC_DataSingleGet <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">ADC_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>adc<\/code><\/td><td>)<\/td>\n          <td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n  <\/td>\n  <td class=\"mlabels-right\">\n<span class=\"mlabels\"><span class=\"mlabel\">inline<\/span><\/span>  <\/td>\n  <\/tr>\n<\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Get a single conversion result. <\/p>\n<dl class=\"section note\"><dt>Note<\/dt><dd>Check data valid flag before calling this function.<\/dd><\/dl>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramdir\">[in]<\/td><td class=\"paramname\"><code>adc<\/code><\/td><td>A pointer to the ADC peripheral register block.<\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n<dl class=\"section return\"><dt>Returns<\/dt><dd>Single conversion data. <\/dd><\/dl>\n\n<\/div>\n<\/div>\n<a id=\"ga4433a6b05059f868f49bcb691e22786d\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga4433a6b05059f868f49bcb691e22786d\">&nbsp;<\/a><\/span>ADC_DataSinglePeek()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n<table class=\"mlabels\">\n  <tbody><tr>\n  <td class=\"mlabels-left\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">uint32_t ADC_DataSinglePeek <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">ADC_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>adc<\/code><\/td><td>)<\/td>\n          <td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n  <\/td>\n  <td class=\"mlabels-right\">\n<span class=\"mlabels\"><span class=\"mlabel\">inline<\/span><\/span>  <\/td>\n  <\/tr>\n<\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Peek single conversion result. <\/p>\n<dl class=\"section note\"><dt>Note<\/dt><dd>Check data valid flag before calling this function.<\/dd><\/dl>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramdir\">[in]<\/td><td class=\"paramname\"><code>adc<\/code><\/td><td>A pointer to the ADC peripheral register block.<\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n<dl class=\"section return\"><dt>Returns<\/dt><dd>Single conversion data. <\/dd><\/dl>\n\n<\/div>\n<\/div>\n<a id=\"ga84b9f5cf50ba511d6ba0cdcbd307157b\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga84b9f5cf50ba511d6ba0cdcbd307157b\">&nbsp;<\/a><\/span>ADC_DataScanGet()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n<table class=\"mlabels\">\n  <tbody><tr>\n  <td class=\"mlabels-left\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">uint32_t ADC_DataScanGet <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">ADC_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>adc<\/code><\/td><td>)<\/td>\n          <td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n  <\/td>\n  <td class=\"mlabels-right\">\n<span class=\"mlabels\"><span class=\"mlabel\">inline<\/span><\/span>  <\/td>\n  <\/tr>\n<\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Get a scan result. <\/p>\n<dl class=\"section note\"><dt>Note<\/dt><dd>Check data valid flag before calling this function.<\/dd><\/dl>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramdir\">[in]<\/td><td class=\"paramname\"><code>adc<\/code><\/td><td>A pointer to the ADC peripheral register block.<\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n<dl class=\"section return\"><dt>Returns<\/dt><dd>Scan conversion data. <\/dd><\/dl>\n\n<\/div>\n<\/div>\n<a id=\"ga02e4f484a0f76e4b71887bd4fc5f8458\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga02e4f484a0f76e4b71887bd4fc5f8458\">&nbsp;<\/a><\/span>ADC_DataScanPeek()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n<table class=\"mlabels\">\n  <tbody><tr>\n  <td class=\"mlabels-left\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">uint32_t ADC_DataScanPeek <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">ADC_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>adc<\/code><\/td><td>)<\/td>\n          <td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n  <\/td>\n  <td class=\"mlabels-right\">\n<span class=\"mlabels\"><span class=\"mlabel\">inline<\/span><\/span>  <\/td>\n  <\/tr>\n<\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Peek scan result. <\/p>\n<dl class=\"section note\"><dt>Note<\/dt><dd>Check data valid flag before calling this function.<\/dd><\/dl>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramdir\">[in]<\/td><td class=\"paramname\"><code>adc<\/code><\/td><td>A pointer to the ADC peripheral register block.<\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n<dl class=\"section return\"><dt>Returns<\/dt><dd>Scan conversion data. <\/dd><\/dl>\n\n<\/div>\n<\/div>\n<a id=\"ga8e07a619e28387e683fd4fa490e60f7e\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga8e07a619e28387e683fd4fa490e60f7e\">&nbsp;<\/a><\/span>ADC_IntClear()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n<table class=\"mlabels\">\n  <tbody><tr>\n  <td class=\"mlabels-left\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">void ADC_IntClear <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">ADC_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>adc, <\/code><\/td>\n        <\/tr>\n        <tr>\n          <td class=\"paramkey\"><\/td>\n          <td><\/td>\n          <td class=\"paramtype\">uint32_t&nbsp;<\/td>\n          <td class=\"paramname\"><code>flags&nbsp;<\/code><\/td>\n        <\/tr>\n        <tr>\n          <td><\/td>\n          <td>)<\/td>\n          <td><\/td><td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n  <\/td>\n  <td class=\"mlabels-right\">\n<span class=\"mlabels\"><span class=\"mlabel\">inline<\/span><\/span>  <\/td>\n  <\/tr>\n<\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Clear one or more pending ADC interrupts. <\/p>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramdir\">[in]<\/td><td class=\"paramname\"><code>adc<\/code><\/td><td>A pointer to the ADC peripheral register block.<\/td><\/tr>\n    <tr><td class=\"paramdir\">[in]<\/td><td class=\"paramname\"><code>flags<\/code><\/td><td>Pending ADC interrupt source to clear. Use a bitwise logic OR combination of valid interrupt flags for the ADC module (ADC_IF_nnn). <\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n\n<\/div>\n<\/div>\n<a id=\"ga8c2f3bb89f3c741a409d3849ed4c7f30\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga8c2f3bb89f3c741a409d3849ed4c7f30\">&nbsp;<\/a><\/span>ADC_IntDisable()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n<table class=\"mlabels\">\n  <tbody><tr>\n  <td class=\"mlabels-left\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">void ADC_IntDisable <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">ADC_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>adc, <\/code><\/td>\n        <\/tr>\n        <tr>\n          <td class=\"paramkey\"><\/td>\n          <td><\/td>\n          <td class=\"paramtype\">uint32_t&nbsp;<\/td>\n          <td class=\"paramname\"><code>flags&nbsp;<\/code><\/td>\n        <\/tr>\n        <tr>\n          <td><\/td>\n          <td>)<\/td>\n          <td><\/td><td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n  <\/td>\n  <td class=\"mlabels-right\">\n<span class=\"mlabels\"><span class=\"mlabel\">inline<\/span><\/span>  <\/td>\n  <\/tr>\n<\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Disable one or more ADC interrupts. <\/p>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramdir\">[in]<\/td><td class=\"paramname\"><code>adc<\/code><\/td><td>A pointer to the ADC peripheral register block.<\/td><\/tr>\n    <tr><td class=\"paramdir\">[in]<\/td><td class=\"paramname\"><code>flags<\/code><\/td><td>ADC interrupt sources to disable. Use a bitwise logic OR combination of valid interrupt flags for the ADC module (ADC_IF_nnn). <\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n\n<\/div>\n<\/div>\n<a id=\"gab95e4fab004b297e8482d614dae315d9\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#gab95e4fab004b297e8482d614dae315d9\">&nbsp;<\/a><\/span>ADC_IntEnable()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n<table class=\"mlabels\">\n  <tbody><tr>\n  <td class=\"mlabels-left\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">void ADC_IntEnable <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">ADC_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>adc, <\/code><\/td>\n        <\/tr>\n        <tr>\n          <td class=\"paramkey\"><\/td>\n          <td><\/td>\n          <td class=\"paramtype\">uint32_t&nbsp;<\/td>\n          <td class=\"paramname\"><code>flags&nbsp;<\/code><\/td>\n        <\/tr>\n        <tr>\n          <td><\/td>\n          <td>)<\/td>\n          <td><\/td><td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n  <\/td>\n  <td class=\"mlabels-right\">\n<span class=\"mlabels\"><span class=\"mlabel\">inline<\/span><\/span>  <\/td>\n  <\/tr>\n<\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Enable one or more ADC interrupts. <\/p>\n<dl class=\"section note\"><dt>Note<\/dt><dd>Depending on use, a pending interrupt may already be set prior to enabling the interrupt. Consider using <a href=\"#ga8e07a619e28387e683fd4fa490e60f7e\" class=\"el\" title=\"Clear one or more pending ADC interrupts.\">ADC_IntClear()<\/a> prior to enabling if the pending interrupt should be ignored.<\/dd><\/dl>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramdir\">[in]<\/td><td class=\"paramname\"><code>adc<\/code><\/td><td>A pointer to the ADC peripheral register block.<\/td><\/tr>\n    <tr><td class=\"paramdir\">[in]<\/td><td class=\"paramname\"><code>flags<\/code><\/td><td>ADC interrupt sources to enable. Use a bitwise logic OR combination of valid interrupt flags for the ADC module (ADC_IF_nnn). <\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n\n<\/div>\n<\/div>\n<a id=\"gaf375b9eb40668d72820e06f0072272ea\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#gaf375b9eb40668d72820e06f0072272ea\">&nbsp;<\/a><\/span>ADC_IntGet()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n<table class=\"mlabels\">\n  <tbody><tr>\n  <td class=\"mlabels-left\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">uint32_t ADC_IntGet <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">ADC_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>adc<\/code><\/td><td>)<\/td>\n          <td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n  <\/td>\n  <td class=\"mlabels-right\">\n<span class=\"mlabels\"><span class=\"mlabel\">inline<\/span><\/span>  <\/td>\n  <\/tr>\n<\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Get pending ADC interrupt flags. <\/p>\n<dl class=\"section note\"><dt>Note<\/dt><dd>This function does not clear event bits.<\/dd><\/dl>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramdir\">[in]<\/td><td class=\"paramname\"><code>adc<\/code><\/td><td>A pointer to the ADC peripheral register block.<\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n<dl class=\"section return\"><dt>Returns<\/dt><dd>ADC interrupt sources pending. A bitwise logic OR combination of valid interrupt flags for the ADC module (ADC_IF_nnn). <\/dd><\/dl>\n\n<\/div>\n<\/div>\n<a id=\"ga6394cc274c5feb11f33e478cfe136bd0\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga6394cc274c5feb11f33e478cfe136bd0\">&nbsp;<\/a><\/span>ADC_IntGetEnabled()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n<table class=\"mlabels\">\n  <tbody><tr>\n  <td class=\"mlabels-left\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">uint32_t ADC_IntGetEnabled <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">ADC_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>adc<\/code><\/td><td>)<\/td>\n          <td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n  <\/td>\n  <td class=\"mlabels-right\">\n<span class=\"mlabels\"><span class=\"mlabel\">inline<\/span><\/span>  <\/td>\n  <\/tr>\n<\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Get enabled and pending ADC interrupt flags. <\/p>\n<p>Useful for handling more interrupt sources in the same interrupt handler.<\/p>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramdir\">[in]<\/td><td class=\"paramname\"><code>adc<\/code><\/td><td>A pointer to the ADC peripheral register block.<\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n<dl class=\"section note\"><dt>Note<\/dt><dd>This function does not clear interrupt flags.<\/dd><\/dl>\n<dl class=\"section return\"><dt>Returns<\/dt><dd>Pending and enabled ADC interrupt sources. The return value is the bitwise AND combination of<ul>\n<li>the OR combination of enabled interrupt sources in ADCx_IEN_nnn register (ADCx_IEN_nnn) and<\/li>\n<li>the OR combination of valid interrupt flags of the ADC module (ADCx_IF_nnn). <\/li>\n<\/ul>\n<\/dd><\/dl>\n\n<\/div>\n<\/div>\n<a id=\"ga65dee9a6fa5118c8f73f39151203a2a5\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga65dee9a6fa5118c8f73f39151203a2a5\">&nbsp;<\/a><\/span>ADC_IntSet()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n<table class=\"mlabels\">\n  <tbody><tr>\n  <td class=\"mlabels-left\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">void ADC_IntSet <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">ADC_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>adc, <\/code><\/td>\n        <\/tr>\n        <tr>\n          <td class=\"paramkey\"><\/td>\n          <td><\/td>\n          <td class=\"paramtype\">uint32_t&nbsp;<\/td>\n          <td class=\"paramname\"><code>flags&nbsp;<\/code><\/td>\n        <\/tr>\n        <tr>\n          <td><\/td>\n          <td>)<\/td>\n          <td><\/td><td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n  <\/td>\n  <td class=\"mlabels-right\">\n<span class=\"mlabels\"><span class=\"mlabel\">inline<\/span><\/span>  <\/td>\n  <\/tr>\n<\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Set one or more pending ADC interrupts from software. <\/p>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramdir\">[in]<\/td><td class=\"paramname\"><code>adc<\/code><\/td><td>A pointer to the ADC peripheral register block.<\/td><\/tr>\n    <tr><td class=\"paramdir\">[in]<\/td><td class=\"paramname\"><code>flags<\/code><\/td><td>ADC interrupt sources to set to pending. Use a bitwise logic OR combination of valid interrupt flags for the ADC module (ADC_IF_nnn). <\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n\n<\/div>\n<\/div>\n<a id=\"ga13e7f2cf8386f36e3d548822f5bb8c5b\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga13e7f2cf8386f36e3d548822f5bb8c5b\">&nbsp;<\/a><\/span>ADC_Start()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n<table class=\"mlabels\">\n  <tbody><tr>\n  <td class=\"mlabels-left\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">void ADC_Start <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">ADC_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>adc, <\/code><\/td>\n        <\/tr>\n        <tr>\n          <td class=\"paramkey\"><\/td>\n          <td><\/td>\n          <td class=\"paramtype\"><a href=\"#gabb2bed27705f116f042670adb36996fb\" class=\"el\">ADC_Start_TypeDef<\/a>&nbsp;<\/td>\n          <td class=\"paramname\"><code>cmd&nbsp;<\/code><\/td>\n        <\/tr>\n        <tr>\n          <td><\/td>\n          <td>)<\/td>\n          <td><\/td><td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n  <\/td>\n  <td class=\"mlabels-right\">\n<span class=\"mlabels\"><span class=\"mlabel\">inline<\/span><\/span>  <\/td>\n  <\/tr>\n<\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Start scan sequence and/or single conversion. <\/p>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramdir\">[in]<\/td><td class=\"paramname\"><code>adc<\/code><\/td><td>A pointer to the ADC peripheral register block.<\/td><\/tr>\n    <tr><td class=\"paramdir\">[in]<\/td><td class=\"paramname\"><code>cmd<\/code><\/td><td>A command indicating which type of sampling to start. <\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n\n<\/div>\n<\/div>\n<h2 class=\"groupheader\">Macro Definition Documentation<\/h2>\n<a id=\"gafdba11afac476690de7756867eea9d7d\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#gafdba11afac476690de7756867eea9d7d\">&nbsp;<\/a><\/span>ADC_CTRLX_VREFSEL_REG<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">#define ADC_CTRLX_VREFSEL_REG&nbsp;&nbsp;&nbsp;0x80UL<\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Single and scan mode voltage references. <\/p>\n<p>Using unshifted enumerations and or in ADC_CTRLX_VREFSEL_REG to select the extension register CTRLX_VREFSEL. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"ga7aa0bfc6a8a192b0d4130941ae72f797\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga7aa0bfc6a8a192b0d4130941ae72f797\">&nbsp;<\/a><\/span>ADC_SCANINPUTSEL_GROUP_NONE<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">#define ADC_SCANINPUTSEL_GROUP_NONE&nbsp;&nbsp;&nbsp;0xFFU<\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Define none selected group for ADC_SCANINPUTSEL. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"ga80896d1a724ffdecafdde0ba1de39a7e\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga80896d1a724ffdecafdde0ba1de39a7e\">&nbsp;<\/a><\/span>ADC_SCANINPUTSEL_NONE<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">#define ADC_SCANINPUTSEL_NONE<\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n<b>Value:<\/b><div class=\"fragment\"><div class=\"line\">                                          ((<a href=\"#ga7aa0bfc6a8a192b0d4130941ae72f797\" class=\"code\">ADC_SCANINPUTSEL_GROUP_NONE<\/a>                  \\<\/div>\n<div class=\"line\">                                          &lt;&lt; _ADC_SCANINPUTSEL_INPUT0TO7SEL_SHIFT)     \\<\/div>\n<div class=\"line\">                                         | (<a href=\"#ga7aa0bfc6a8a192b0d4130941ae72f797\" class=\"code\">ADC_SCANINPUTSEL_GROUP_NONE<\/a>                \\<\/div>\n<div class=\"line\">                                            &lt;&lt; _ADC_SCANINPUTSEL_INPUT8TO15SEL_SHIFT)  \\<\/div>\n<div class=\"line\">                                         | (<a href=\"#ga7aa0bfc6a8a192b0d4130941ae72f797\" class=\"code\">ADC_SCANINPUTSEL_GROUP_NONE<\/a>                \\<\/div>\n<div class=\"line\">                                            &lt;&lt; _ADC_SCANINPUTSEL_INPUT16TO23SEL_SHIFT) \\<\/div>\n<div class=\"line\">                                         | (<a href=\"#ga7aa0bfc6a8a192b0d4130941ae72f797\" class=\"code\">ADC_SCANINPUTSEL_GROUP_NONE<\/a>                \\<\/div>\n<div class=\"line\">                                            &lt;&lt; _ADC_SCANINPUTSEL_INPUT24TO31SEL_SHIFT))<\/div>\n<\/div><!-- fragment -->\n<p>Define none selected for ADC_SCANINPUTSEL. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"ga4572f863a8d863214dfd0a4b48f653e2\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga4572f863a8d863214dfd0a4b48f653e2\">&nbsp;<\/a><\/span>ADC_INIT_DEFAULT<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">#define ADC_INIT_DEFAULT<\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n<b>Value:<\/b><div class=\"fragment\"><div class=\"line\">  {                                                                        \\<\/div>\n<div class=\"line\">    adcOvsRateSel2,              <span class=\"comment\">/* 2x oversampling (if enabled). */<\/span>       \\<\/div>\n<div class=\"line\">    adcWarmupNormal,             <span class=\"comment\">/* ADC shutdown after each conversion. */<\/span> \\<\/div>\n<div class=\"line\">    _ADC_CTRL_TIMEBASE_DEFAULT,  <span class=\"comment\">/* Use hardware default value. */<\/span>         \\<\/div>\n<div class=\"line\">    _ADC_CTRL_PRESC_DEFAULT,     <span class=\"comment\">/* Use hardware default value. */<\/span>         \\<\/div>\n<div class=\"line\">    false,                       <span class=\"comment\">/* Do not use tailgate. */<\/span>                \\<\/div>\n<div class=\"line\">    adcEm2Disabled               <span class=\"comment\">/* ADC disabled in EM2. */<\/span>                \\<\/div>\n<div class=\"line\">  }<\/div>\n<\/div><!-- fragment -->\n<p>Default configuration for ADC initialization structure. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"gabe964e6cb872ec50ada2c37331a0176d\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#gabe964e6cb872ec50ada2c37331a0176d\">&nbsp;<\/a><\/span>ADC_INITSCAN_DEFAULT<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">#define ADC_INITSCAN_DEFAULT<\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n<b>Value:<\/b><div class=\"fragment\"><div class=\"line\">  {                                                                                   \\<\/div>\n<div class=\"line\">    adcPRSSELCh0,            <span class=\"comment\">/* PRS ch0 (if enabled). */<\/span>                              \\<\/div>\n<div class=\"line\">    adcAcqTime1,             <span class=\"comment\">/* 1 ADC_CLK cycle acquisition time. */<\/span>                  \\<\/div>\n<div class=\"line\">    adcRef1V25,              <span class=\"comment\">/* 1.25 V internal reference. */<\/span>                         \\<\/div>\n<div class=\"line\">    adcRes12Bit,             <span class=\"comment\">/* 12 bit resolution. */<\/span>                                 \\<\/div>\n<div class=\"line\">    {                                                                                 \\<\/div>\n<div class=\"line\">      <span class=\"comment\">/* Initialization should match values set by @ref ADC_ScanInputClear(). */<\/span>      \\<\/div>\n<div class=\"line\">      ADC_SCANINPUTSEL_NONE, <span class=\"comment\">/* Default ADC inputs. */<\/span>                                \\<\/div>\n<div class=\"line\">      0,                     <span class=\"comment\">/* Default input mask (all off). */<\/span>                      \\<\/div>\n<div class=\"line\">      _ADC_SCANNEGSEL_RESETVALUE,<span class=\"comment\">/* Default negative select for positive terminal. */<\/span> \\<\/div>\n<div class=\"line\">    },                                                                                \\<\/div>\n<div class=\"line\">    false,                   <span class=\"comment\">/* Single-ended input. */<\/span>                                \\<\/div>\n<div class=\"line\">    false,                   <span class=\"comment\">/* PRS disabled. */<\/span>                                      \\<\/div>\n<div class=\"line\">    false,                   <span class=\"comment\">/* Right adjust. */<\/span>                                      \\<\/div>\n<div class=\"line\">    false,                   <span class=\"comment\">/* Deactivate conversion after one scan sequence. */<\/span>     \\<\/div>\n<div class=\"line\">    false,                   <span class=\"comment\">/* No EM2 DMA wakeup from scan FIFO DVL. */<\/span>              \\<\/div>\n<div class=\"line\">    false                    <span class=\"comment\">/* Discard new data on full FIFO. */<\/span>                     \\<\/div>\n<div class=\"line\">  }<\/div>\n<\/div><!-- fragment -->\n<p>Default configuration for ADC scan initialization structure. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"ga1a0cd333a457f356692138fcf3b2275e\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga1a0cd333a457f356692138fcf3b2275e\">&nbsp;<\/a><\/span>ADC_INITSINGLE_DEFAULT<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">#define ADC_INITSINGLE_DEFAULT<\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n<b>Value:<\/b><div class=\"fragment\"><div class=\"line\">  {                                                                               \\<\/div>\n<div class=\"line\">    adcPRSSELCh0,            <span class=\"comment\">/* PRS ch0 (if enabled). */<\/span>                          \\<\/div>\n<div class=\"line\">    adcAcqTime1,             <span class=\"comment\">/* 1 ADC_CLK cycle acquisition time. */<\/span>              \\<\/div>\n<div class=\"line\">    adcRef1V25,              <span class=\"comment\">/* 1.25 V internal reference. */<\/span>                     \\<\/div>\n<div class=\"line\">    adcRes12Bit,             <span class=\"comment\">/* 12 bit resolution. */<\/span>                             \\<\/div>\n<div class=\"line\">    adcPosSelAPORT0XCH0,     <span class=\"comment\">/* Select node BUS0XCH0 as posSel */<\/span>                 \\<\/div>\n<div class=\"line\">    adcNegSelVSS,            <span class=\"comment\">/* Select VSS as negSel */<\/span>                           \\<\/div>\n<div class=\"line\">    false,                   <span class=\"comment\">/* Single-ended input. */<\/span>                            \\<\/div>\n<div class=\"line\">    false,                   <span class=\"comment\">/* PRS disabled. */<\/span>                                  \\<\/div>\n<div class=\"line\">    false,                   <span class=\"comment\">/* Right adjust. */<\/span>                                  \\<\/div>\n<div class=\"line\">    false,                   <span class=\"comment\">/* Deactivate conversion after one scan sequence. */<\/span> \\<\/div>\n<div class=\"line\">    false,                   <span class=\"comment\">/* No EM2 DMA wakeup from single FIFO DVL */<\/span>         \\<\/div>\n<div class=\"line\">    false                    <span class=\"comment\">/* Discard new data on full FIFO. */<\/span>                 \\<\/div>\n<div class=\"line\">  }<\/div>\n<\/div><!-- fragment -->\n<p>Default configuration for ADC single conversion initialization structure. <\/p>\n\n<\/div>\n<\/div>\n<h2 class=\"groupheader\">Enumeration Type Documentation<\/h2>\n<a id=\"ga85e06060d63f1b16039d8efa318833d4\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga85e06060d63f1b16039d8efa318833d4\">&nbsp;<\/a><\/span>ADC_AcqTime_TypeDef<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">enum <a href=\"#ga85e06060d63f1b16039d8efa318833d4\" class=\"el\">ADC_AcqTime_TypeDef<\/a><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Acquisition time (in ADC clock cycles). <\/p>\n<table class=\"fieldtable\">\n<tbody><tr><th colspan=\"2\">Enumerator<\/th><\/tr><tr><td class=\"fieldname\"><a id=\"gga85e06060d63f1b16039d8efa318833d4a8ce5aa42e27cab1c6155b432a65674c9\"><\/a>adcAcqTime1&nbsp;<\/td><td class=\"fielddoc\"><p>1 clock cycle. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga85e06060d63f1b16039d8efa318833d4a52e795b2a9f0380c6e54a036ba54de61\"><\/a>adcAcqTime2&nbsp;<\/td><td class=\"fielddoc\"><p>2 clock cycles. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga85e06060d63f1b16039d8efa318833d4a53b36bb13295813038ca8e4255afe5ba\"><\/a>adcAcqTime4&nbsp;<\/td><td class=\"fielddoc\"><p>4 clock cycles. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga85e06060d63f1b16039d8efa318833d4afe09c849dd87615220d82b0487aad91a\"><\/a>adcAcqTime8&nbsp;<\/td><td class=\"fielddoc\"><p>8 clock cycles. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga85e06060d63f1b16039d8efa318833d4af89189f3703754e763232cee87ff6c24\"><\/a>adcAcqTime16&nbsp;<\/td><td class=\"fielddoc\"><p>16 clock cycles. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga85e06060d63f1b16039d8efa318833d4ac560c44751f65f3e187dba2f8811d139\"><\/a>adcAcqTime32&nbsp;<\/td><td class=\"fielddoc\"><p>32 clock cycles. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga85e06060d63f1b16039d8efa318833d4aa94cb1da1b7ce8b7afbdca8e5d5a1764\"><\/a>adcAcqTime64&nbsp;<\/td><td class=\"fielddoc\"><p>64 clock cycles. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga85e06060d63f1b16039d8efa318833d4aa33bcad0e6e0606b74d071214e4ea472\"><\/a>adcAcqTime128&nbsp;<\/td><td class=\"fielddoc\"><p>128 clock cycles. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga85e06060d63f1b16039d8efa318833d4ab6647a38bf29c66f96ca46d8d7c4fc0a\"><\/a>adcAcqTime256&nbsp;<\/td><td class=\"fielddoc\"><p>256 clock cycles. <\/p>\n<\/td><\/tr>\n<\/tbody><\/table>\n\n<\/div>\n<\/div>\n<a id=\"gaaeb1f1d92bdb6a1bfc824461d63f5a21\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#gaaeb1f1d92bdb6a1bfc824461d63f5a21\">&nbsp;<\/a><\/span>ADC_OvsRateSel_TypeDef<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">enum <a href=\"#gaaeb1f1d92bdb6a1bfc824461d63f5a21\" class=\"el\">ADC_OvsRateSel_TypeDef<\/a><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Oversample rate select. <\/p>\n<table class=\"fieldtable\">\n<tbody><tr><th colspan=\"2\">Enumerator<\/th><\/tr><tr><td class=\"fieldname\"><a id=\"ggaaeb1f1d92bdb6a1bfc824461d63f5a21a7b09ccd08d771af9008f378a19c63d57\"><\/a>adcOvsRateSel2&nbsp;<\/td><td class=\"fielddoc\"><p>2 samples per conversion result. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggaaeb1f1d92bdb6a1bfc824461d63f5a21a743dd5cf31c637824a9b90523bef4770\"><\/a>adcOvsRateSel4&nbsp;<\/td><td class=\"fielddoc\"><p>4 samples per conversion result. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggaaeb1f1d92bdb6a1bfc824461d63f5a21a984156afa02a3b77a8e59b81f4a9cd27\"><\/a>adcOvsRateSel8&nbsp;<\/td><td class=\"fielddoc\"><p>8 samples per conversion result. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggaaeb1f1d92bdb6a1bfc824461d63f5a21a9bfbde4168c331298362bd531e696f78\"><\/a>adcOvsRateSel16&nbsp;<\/td><td class=\"fielddoc\"><p>16 samples per conversion result. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggaaeb1f1d92bdb6a1bfc824461d63f5a21ac34f68fb882994a8b8eaeea39b1f3ace\"><\/a>adcOvsRateSel32&nbsp;<\/td><td class=\"fielddoc\"><p>32 samples per conversion result. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggaaeb1f1d92bdb6a1bfc824461d63f5a21a683d37f014f77696e67f21d2a457d4e2\"><\/a>adcOvsRateSel64&nbsp;<\/td><td class=\"fielddoc\"><p>64 samples per conversion result. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggaaeb1f1d92bdb6a1bfc824461d63f5a21a72436f829063642c2f48414fc3d09690\"><\/a>adcOvsRateSel128&nbsp;<\/td><td class=\"fielddoc\"><p>128 samples per conversion result. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggaaeb1f1d92bdb6a1bfc824461d63f5a21a5f4717c87f7937ed8c69d9f5cc82c6cd\"><\/a>adcOvsRateSel256&nbsp;<\/td><td class=\"fielddoc\"><p>256 samples per conversion result. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggaaeb1f1d92bdb6a1bfc824461d63f5a21a69f9a4460d7dc6bc27f480dceed39f23\"><\/a>adcOvsRateSel512&nbsp;<\/td><td class=\"fielddoc\"><p>512 samples per conversion result. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggaaeb1f1d92bdb6a1bfc824461d63f5a21a98c481dd9988480ff223a8ad7a389e85\"><\/a>adcOvsRateSel1024&nbsp;<\/td><td class=\"fielddoc\"><p>1024 samples per conversion result. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggaaeb1f1d92bdb6a1bfc824461d63f5a21a32293790619576912ad20f57e773154a\"><\/a>adcOvsRateSel2048&nbsp;<\/td><td class=\"fielddoc\"><p>2048 samples per conversion result. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggaaeb1f1d92bdb6a1bfc824461d63f5a21aefbac494813347ff3a59ae652f990edf\"><\/a>adcOvsRateSel4096&nbsp;<\/td><td class=\"fielddoc\"><p>4096 samples per conversion result. <\/p>\n<\/td><\/tr>\n<\/tbody><\/table>\n\n<\/div>\n<\/div>\n<a id=\"gacc4ddb8213b64d8b89df372069003b49\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#gacc4ddb8213b64d8b89df372069003b49\">&nbsp;<\/a><\/span>ADC_PRSSEL_TypeDef<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">enum <a href=\"#gacc4ddb8213b64d8b89df372069003b49\" class=\"el\">ADC_PRSSEL_TypeDef<\/a><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Peripheral Reflex System signal used to trigger a single sample. <\/p>\n<table class=\"fieldtable\">\n<tbody><tr><th colspan=\"2\">Enumerator<\/th><\/tr><tr><td class=\"fieldname\"><a id=\"ggacc4ddb8213b64d8b89df372069003b49a508b578219d0a3a6df78382dcd48d8de\"><\/a>adcPRSSELCh0&nbsp;<\/td><td class=\"fielddoc\"><p>PRS channel 0. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggacc4ddb8213b64d8b89df372069003b49a7b590cf50b87609abf44e29c1fc68d84\"><\/a>adcPRSSELCh1&nbsp;<\/td><td class=\"fielddoc\"><p>PRS channel 1. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggacc4ddb8213b64d8b89df372069003b49a97a693c167f17958177fe0af25bc44c9\"><\/a>adcPRSSELCh2&nbsp;<\/td><td class=\"fielddoc\"><p>PRS channel 2. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggacc4ddb8213b64d8b89df372069003b49a2deebb3587f3d7ea30fdccc46bb144e4\"><\/a>adcPRSSELCh3&nbsp;<\/td><td class=\"fielddoc\"><p>PRS channel 3. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggacc4ddb8213b64d8b89df372069003b49acc8175ffc4743f966c00cc8c53a487af\"><\/a>adcPRSSELCh4&nbsp;<\/td><td class=\"fielddoc\"><p>PRS channel 4. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggacc4ddb8213b64d8b89df372069003b49a1c79047d352bacc210640a636e574257\"><\/a>adcPRSSELCh5&nbsp;<\/td><td class=\"fielddoc\"><p>PRS channel 5. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggacc4ddb8213b64d8b89df372069003b49a9d13c48296f38a54ae1c38df32c34566\"><\/a>adcPRSSELCh6&nbsp;<\/td><td class=\"fielddoc\"><p>PRS channel 6. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggacc4ddb8213b64d8b89df372069003b49a0a59c3e3fd1d246d601f0d707b34a63e\"><\/a>adcPRSSELCh7&nbsp;<\/td><td class=\"fielddoc\"><p>PRS channel 7. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggacc4ddb8213b64d8b89df372069003b49a88c3855fafd4c5c8642d146418ea4e45\"><\/a>adcPRSSELCh8&nbsp;<\/td><td class=\"fielddoc\"><p>PRS channel 8. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggacc4ddb8213b64d8b89df372069003b49a05dda647712ffd2495394e32c6b7f51f\"><\/a>adcPRSSELCh9&nbsp;<\/td><td class=\"fielddoc\"><p>PRS channel 9. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggacc4ddb8213b64d8b89df372069003b49a006daff8ec97f9a2cd18d94ee4e77c80\"><\/a>adcPRSSELCh10&nbsp;<\/td><td class=\"fielddoc\"><p>PRS channel 10. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggacc4ddb8213b64d8b89df372069003b49a9c3e280ff2417662a95504ed97a3e713\"><\/a>adcPRSSELCh11&nbsp;<\/td><td class=\"fielddoc\"><p>PRS channel 11. <\/p>\n<\/td><\/tr>\n<\/tbody><\/table>\n\n<\/div>\n<\/div>\n<a id=\"ga90e3c5bfd7ebdd7686cf65bb896e4eac\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga90e3c5bfd7ebdd7686cf65bb896e4eac\">&nbsp;<\/a><\/span>ADC_Ref_TypeDef<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">enum <a href=\"#ga90e3c5bfd7ebdd7686cf65bb896e4eac\" class=\"el\">ADC_Ref_TypeDef<\/a><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>ADC Reference. <\/p>\n<table class=\"fieldtable\">\n<tbody><tr><th colspan=\"2\">Enumerator<\/th><\/tr><tr><td class=\"fieldname\"><a id=\"gga90e3c5bfd7ebdd7686cf65bb896e4eaca97f40de792c64102ddbf60b0faa82c32\"><\/a>adcRef1V25&nbsp;<\/td><td class=\"fielddoc\"><p>Internal 1.25 V reference. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga90e3c5bfd7ebdd7686cf65bb896e4eaca611947cfb4d734ac07e6d44967ca28ce\"><\/a>adcRef2V5&nbsp;<\/td><td class=\"fielddoc\"><p>Internal 2.5 V reference. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga90e3c5bfd7ebdd7686cf65bb896e4eaca875ace9b639af0d1640e8c597ddf7c0d\"><\/a>adcRefVDD&nbsp;<\/td><td class=\"fielddoc\"><p>Buffered VDD. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga90e3c5bfd7ebdd7686cf65bb896e4eacad7639f2e56437cd8cce35aaaf810464c\"><\/a>adcRef5V&nbsp;<\/td><td class=\"fielddoc\"><p>Internal 5 V reference. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga90e3c5bfd7ebdd7686cf65bb896e4eacaf8fc4b0a067f7002d9cf4350de5342aa\"><\/a>adcRefExtSingle&nbsp;<\/td><td class=\"fielddoc\"><p>Single-ended external reference from pin 6. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga90e3c5bfd7ebdd7686cf65bb896e4eacafb73c669d8537f2afc679f2910827805\"><\/a>adcRef2xExtDiff&nbsp;<\/td><td class=\"fielddoc\"><p>Differential external reference from pin 6 and 7. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga90e3c5bfd7ebdd7686cf65bb896e4eaca85d6fcd5c42fbc583bb02eb5374cd702\"><\/a>adcRef2xVDD&nbsp;<\/td><td class=\"fielddoc\"><p>Unbuffered 2xVDD. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga90e3c5bfd7ebdd7686cf65bb896e4eacac9269e9d3611897dd9811cc323016421\"><\/a>adcRefVBGR&nbsp;<\/td><td class=\"fielddoc\"><p>Custom VFS: Internal Bandgap reference. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga90e3c5bfd7ebdd7686cf65bb896e4eaca6b45c15d523c6c3abdbbb6dec5ead8b8\"><\/a>adcRefVddxAtt&nbsp;<\/td><td class=\"fielddoc\"><p>Custom VFS: Scaled AVDD: AVDD * VREFATT. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga90e3c5bfd7ebdd7686cf65bb896e4eaca6869f47f5fa466adb09a227edb91e7f2\"><\/a>adcRefVPxAtt&nbsp;<\/td><td class=\"fielddoc\"><p>Custom VFS: Scaled singled ended external reference from pin 6: VREFP * VREFATT. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga90e3c5bfd7ebdd7686cf65bb896e4eaca4b6feb83b17592d180ef008bba27751c\"><\/a>adcRefP&nbsp;<\/td><td class=\"fielddoc\"><p>Custom VFS: Raw single-ended external reference from pin 6. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga90e3c5bfd7ebdd7686cf65bb896e4eaca707cb8a0d6935e7be1108df9ebc8d177\"><\/a>adcRefVEntropy&nbsp;<\/td><td class=\"fielddoc\"><p>Custom VFS: Special mode for entropy generation. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga90e3c5bfd7ebdd7686cf65bb896e4eacac1990cc7f1effd4164d3bf5a6795c9c4\"><\/a>adcRefVPNxAtt&nbsp;<\/td><td class=\"fielddoc\"><p>Custom VFS: Scaled differential external Vref from pin 6 and 7: (VREFP - VREFN) * VREFATT. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga90e3c5bfd7ebdd7686cf65bb896e4eacaf55e67e44f56abade342d067925e8621\"><\/a>adcRefPN&nbsp;<\/td><td class=\"fielddoc\"><p>Custom VFS: Raw differential external Vref from pin 6 and 7: VREFP - VREFN. <\/p>\n<\/td><\/tr>\n<\/tbody><\/table>\n\n<\/div>\n<\/div>\n<a id=\"ga0e5f9f20d16acc591c7329302f562f10\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga0e5f9f20d16acc591c7329302f562f10\">&nbsp;<\/a><\/span>ADC_Res_TypeDef<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">enum <a href=\"#ga0e5f9f20d16acc591c7329302f562f10\" class=\"el\">ADC_Res_TypeDef<\/a><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Sample resolution. <\/p>\n<table class=\"fieldtable\">\n<tbody><tr><th colspan=\"2\">Enumerator<\/th><\/tr><tr><td class=\"fieldname\"><a id=\"gga0e5f9f20d16acc591c7329302f562f10a046959365e8be6caa6d26739f37c3bc8\"><\/a>adcRes12Bit&nbsp;<\/td><td class=\"fielddoc\"><p>12 bit sampling. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga0e5f9f20d16acc591c7329302f562f10a9e465cd1c3fadde745a72875ae424a1b\"><\/a>adcRes8Bit&nbsp;<\/td><td class=\"fielddoc\"><p>8 bit sampling. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga0e5f9f20d16acc591c7329302f562f10a4e2b35830cf9430251ecf3959af6f04c\"><\/a>adcRes6Bit&nbsp;<\/td><td class=\"fielddoc\"><p>6 bit sampling. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga0e5f9f20d16acc591c7329302f562f10a81037a34c35c126216119c80b11e7b78\"><\/a>adcResOVS&nbsp;<\/td><td class=\"fielddoc\"><p>Oversampling. <\/p>\n<\/td><\/tr>\n<\/tbody><\/table>\n\n<\/div>\n<\/div>\n<a id=\"ga368c455b2fbaa1475373b391d1566b41\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga368c455b2fbaa1475373b391d1566b41\">&nbsp;<\/a><\/span>ADC_PosSel_TypeDef<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">enum <a href=\"#ga368c455b2fbaa1475373b391d1566b41\" class=\"el\">ADC_PosSel_TypeDef<\/a><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Positive input selection for single and scan coversion. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"gabe1921c6013f3e2f1cfd52bca3262b69\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#gabe1921c6013f3e2f1cfd52bca3262b69\">&nbsp;<\/a><\/span>ADC_NegSel_TypeDef<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">enum <a href=\"#gabe1921c6013f3e2f1cfd52bca3262b69\" class=\"el\">ADC_NegSel_TypeDef<\/a><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Negative input selection for single and scan conversion. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"ga2b81387bf9629c755e5528bff369890f\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga2b81387bf9629c755e5528bff369890f\">&nbsp;<\/a><\/span>ADC_ScanInputGroup_TypeDef<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">enum <a href=\"#ga2b81387bf9629c755e5528bff369890f\" class=\"el\">ADC_ScanInputGroup_TypeDef<\/a><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>ADC scan input groups. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"ga3014ec536adc046f419423a87b4f1290\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga3014ec536adc046f419423a87b4f1290\">&nbsp;<\/a><\/span>ADC_ScanNegInput_TypeDef<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">enum <a href=\"#ga3014ec536adc046f419423a87b4f1290\" class=\"el\">ADC_ScanNegInput_TypeDef<\/a><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>ADC scan alternative negative inputs. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"gabb2bed27705f116f042670adb36996fb\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#gabb2bed27705f116f042670adb36996fb\">&nbsp;<\/a><\/span>ADC_Start_TypeDef<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">enum <a href=\"#gabb2bed27705f116f042670adb36996fb\" class=\"el\">ADC_Start_TypeDef<\/a><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>ADC start command. <\/p>\n<table class=\"fieldtable\">\n<tbody><tr><th colspan=\"2\">Enumerator<\/th><\/tr><tr><td class=\"fieldname\"><a id=\"ggabb2bed27705f116f042670adb36996fbae6bdebdccc5c1edc843c906ab5929cae\"><\/a>adcStartSingle&nbsp;<\/td><td class=\"fielddoc\"><p>Start a single conversion. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggabb2bed27705f116f042670adb36996fbaeb2f8b1e59f1058616d3276a5e25e77b\"><\/a>adcStartScan&nbsp;<\/td><td class=\"fielddoc\"><p>Start a scan sequence. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggabb2bed27705f116f042670adb36996fbae364da4dad2dbd7170908eb29e77749d\"><\/a>adcStartScanAndSingle&nbsp;<\/td><td class=\"fielddoc\"><p>Start a scan sequence and single conversion, typically used when tailgating a single conversion after a scan sequence. <\/p>\n<\/td><\/tr>\n<\/tbody><\/table>\n\n<\/div>\n<\/div>\n<a id=\"ga3990fbf520d66567df3de07ac040d6c5\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga3990fbf520d66567df3de07ac040d6c5\">&nbsp;<\/a><\/span>ADC_Warmup_TypeDef<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">enum <a href=\"#ga3990fbf520d66567df3de07ac040d6c5\" class=\"el\">ADC_Warmup_TypeDef<\/a><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Warm-up mode. <\/p>\n<table class=\"fieldtable\">\n<tbody><tr><th colspan=\"2\">Enumerator<\/th><\/tr><tr><td class=\"fieldname\"><a id=\"gga3990fbf520d66567df3de07ac040d6c5a0b495546dd9a182c1c0867d48a3162ca\"><\/a>adcWarmupNormal&nbsp;<\/td><td class=\"fielddoc\"><p>ADC shutdown after each conversion. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga3990fbf520d66567df3de07ac040d6c5a4fd0fc6ea02c947d29caa413fd23347e\"><\/a>adcWarmupKeepInStandby&nbsp;<\/td><td class=\"fielddoc\"><p>ADC is kept in standby mode between conversions. <\/p>\n<p>1 us warmup time needed before the next conversion. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga3990fbf520d66567df3de07ac040d6c5a227d0fc724fe970bd000e1dc24773e28\"><\/a>adcWarmupKeepInSlowAcq&nbsp;<\/td><td class=\"fielddoc\"><p>ADC is kept in slow acquisition mode between conversions. <\/p>\n<p>1 us warmup time needed before the next conversion. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga3990fbf520d66567df3de07ac040d6c5abfde4333060e0f79b1a4ec3076a75ee2\"><\/a>adcWarmupKeepADCWarm&nbsp;<\/td><td class=\"fielddoc\"><p>ADC and reference selected for scan mode kept at warmup allowing continuous conversion. <\/p>\n<\/td><\/tr>\n<\/tbody><\/table>\n\n<\/div>\n<\/div>\n<a id=\"ga8e7f97d7629d26ae71b9d43c2773c7db\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga8e7f97d7629d26ae71b9d43c2773c7db\">&nbsp;<\/a><\/span>ADC_EM2ClockConfig_TypeDef<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">enum <a href=\"#ga8e7f97d7629d26ae71b9d43c2773c7db\" class=\"el\">ADC_EM2ClockConfig_TypeDef<\/a><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>ADC EM2 clock configuration. <\/p>\n\n<\/div>\n<\/div>\n<\/div>\n      <div ub-in-page=\"6062051aebaf71079a7b414b\"><\/div>\n      <\/article>\n    ","url":"http://docs.silabs.com/gecko-platform/3.2/emlib/api/efr32xg13/group-adc","status":"success"}
