{\rtf1\adeflang1025\ansi\ansicpg1252\uc1\adeff31507\deff0\stshfdbch31505\stshfloch31506\stshfhich31506\stshfbi0\deflang1033\deflangfe1033\themelang1033\themelangfe0\themelangcs0{\fonttbl{\f0\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\f1\fbidi \fswiss\fcharset0\fprq2{\*\panose 020b0604020202020204}Arial;}
{\f2\fbidi \fmodern\fcharset0\fprq1{\*\panose 02070309020205020404}Courier New;}{\f3\fbidi \froman\fcharset2\fprq2{\*\panose 05050102010706020507}Symbol;}{\f10\fbidi \fnil\fcharset2\fprq2{\*\panose 05000000000000000000}Wingdings;}
{\f34\fbidi \froman\fcharset0\fprq2{\*\panose 02040503050406030204}Cambria Math;}{\f37\fbidi \fswiss\fcharset0\fprq2{\*\panose 020f0502020204030204}Calibri;}{\flomajor\f31500\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}
{\fdbmajor\f31501\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\fhimajor\f31502\fbidi \froman\fcharset0\fprq2{\*\panose 02040503050406030204}Cambria;}
{\fbimajor\f31503\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\flominor\f31504\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}
{\fdbminor\f31505\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\fhiminor\f31506\fbidi \fswiss\fcharset0\fprq2{\*\panose 020f0502020204030204}Calibri;}
{\fbiminor\f31507\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\f289\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}{\f290\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}
{\f292\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}{\f293\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}{\f294\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}{\f295\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}
{\f296\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}{\f297\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}{\f299\fbidi \fswiss\fcharset238\fprq2 Arial CE;}{\f300\fbidi \fswiss\fcharset204\fprq2 Arial Cyr;}
{\f302\fbidi \fswiss\fcharset161\fprq2 Arial Greek;}{\f303\fbidi \fswiss\fcharset162\fprq2 Arial Tur;}{\f304\fbidi \fswiss\fcharset177\fprq2 Arial (Hebrew);}{\f305\fbidi \fswiss\fcharset178\fprq2 Arial (Arabic);}
{\f306\fbidi \fswiss\fcharset186\fprq2 Arial Baltic;}{\f307\fbidi \fswiss\fcharset163\fprq2 Arial (Vietnamese);}{\f309\fbidi \fmodern\fcharset238\fprq1 Courier New CE;}{\f310\fbidi \fmodern\fcharset204\fprq1 Courier New Cyr;}
{\f312\fbidi \fmodern\fcharset161\fprq1 Courier New Greek;}{\f313\fbidi \fmodern\fcharset162\fprq1 Courier New Tur;}{\f314\fbidi \fmodern\fcharset177\fprq1 Courier New (Hebrew);}{\f315\fbidi \fmodern\fcharset178\fprq1 Courier New (Arabic);}
{\f316\fbidi \fmodern\fcharset186\fprq1 Courier New Baltic;}{\f317\fbidi \fmodern\fcharset163\fprq1 Courier New (Vietnamese);}{\f629\fbidi \froman\fcharset238\fprq2 Cambria Math CE;}{\f630\fbidi \froman\fcharset204\fprq2 Cambria Math Cyr;}
{\f632\fbidi \froman\fcharset161\fprq2 Cambria Math Greek;}{\f633\fbidi \froman\fcharset162\fprq2 Cambria Math Tur;}{\f636\fbidi \froman\fcharset186\fprq2 Cambria Math Baltic;}{\f637\fbidi \froman\fcharset163\fprq2 Cambria Math (Vietnamese);}
{\f659\fbidi \fswiss\fcharset238\fprq2 Calibri CE;}{\f660\fbidi \fswiss\fcharset204\fprq2 Calibri Cyr;}{\f662\fbidi \fswiss\fcharset161\fprq2 Calibri Greek;}{\f663\fbidi \fswiss\fcharset162\fprq2 Calibri Tur;}
{\f666\fbidi \fswiss\fcharset186\fprq2 Calibri Baltic;}{\f667\fbidi \fswiss\fcharset163\fprq2 Calibri (Vietnamese);}{\flomajor\f31508\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}
{\flomajor\f31509\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}{\flomajor\f31511\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}{\flomajor\f31512\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}
{\flomajor\f31513\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}{\flomajor\f31514\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}{\flomajor\f31515\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}
{\flomajor\f31516\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}{\fdbmajor\f31518\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}{\fdbmajor\f31519\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}
{\fdbmajor\f31521\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}{\fdbmajor\f31522\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}{\fdbmajor\f31523\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}
{\fdbmajor\f31524\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}{\fdbmajor\f31525\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}{\fdbmajor\f31526\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}
{\fhimajor\f31528\fbidi \froman\fcharset238\fprq2 Cambria CE;}{\fhimajor\f31529\fbidi \froman\fcharset204\fprq2 Cambria Cyr;}{\fhimajor\f31531\fbidi \froman\fcharset161\fprq2 Cambria Greek;}{\fhimajor\f31532\fbidi \froman\fcharset162\fprq2 Cambria Tur;}
{\fhimajor\f31535\fbidi \froman\fcharset186\fprq2 Cambria Baltic;}{\fhimajor\f31536\fbidi \froman\fcharset163\fprq2 Cambria (Vietnamese);}{\fbimajor\f31538\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}
{\fbimajor\f31539\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}{\fbimajor\f31541\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}{\fbimajor\f31542\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}
{\fbimajor\f31543\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}{\fbimajor\f31544\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}{\fbimajor\f31545\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}
{\fbimajor\f31546\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}{\flominor\f31548\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}{\flominor\f31549\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}
{\flominor\f31551\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}{\flominor\f31552\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}{\flominor\f31553\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}
{\flominor\f31554\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}{\flominor\f31555\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}{\flominor\f31556\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}
{\fdbminor\f31558\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}{\fdbminor\f31559\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}{\fdbminor\f31561\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}
{\fdbminor\f31562\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}{\fdbminor\f31563\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}{\fdbminor\f31564\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}
{\fdbminor\f31565\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}{\fdbminor\f31566\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}{\fhiminor\f31568\fbidi \fswiss\fcharset238\fprq2 Calibri CE;}
{\fhiminor\f31569\fbidi \fswiss\fcharset204\fprq2 Calibri Cyr;}{\fhiminor\f31571\fbidi \fswiss\fcharset161\fprq2 Calibri Greek;}{\fhiminor\f31572\fbidi \fswiss\fcharset162\fprq2 Calibri Tur;}
{\fhiminor\f31575\fbidi \fswiss\fcharset186\fprq2 Calibri Baltic;}{\fhiminor\f31576\fbidi \fswiss\fcharset163\fprq2 Calibri (Vietnamese);}{\fbiminor\f31578\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}
{\fbiminor\f31579\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}{\fbiminor\f31581\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}{\fbiminor\f31582\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}
{\fbiminor\f31583\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}{\fbiminor\f31584\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}{\fbiminor\f31585\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}
{\fbiminor\f31586\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}}{\colortbl;\red0\green0\blue0;\red0\green0\blue255;\red0\green255\blue255;\red0\green255\blue0;\red255\green0\blue255;\red255\green0\blue0;\red255\green255\blue0;
\red255\green255\blue255;\red0\green0\blue128;\red0\green128\blue128;\red0\green128\blue0;\red128\green0\blue128;\red128\green0\blue0;\red128\green128\blue0;\red128\green128\blue128;\red192\green192\blue192;}{\*\defchp 
\fs22\loch\af31506\hich\af31506\dbch\af31505 }{\*\defpap \ql \li0\ri0\sa200\sl276\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 }\noqfpromote {\stylesheet{\ql \li0\ri0\sa200\sl276\slmult1
\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\loch\f31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 \snext0 \sqformat \spriority0 Normal;}
{\s1\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af0\afs48\alang1025 \ltrch\fcs0 \b\fs48\lang1033\langfe1033\kerning36\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext1 \slink22 \sqformat \spriority9 \styrsid12408697 heading 1;}{\*\cs10 \additive \spriority1 Default Paragraph Font;}{\*
\ts11\tsrowd\trftsWidthB3\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3\tscellwidthfts0\tsvertalt\tsbrdrt\tsbrdrl\tsbrdrb\tsbrdrr\tsbrdrdgl\tsbrdrdgr\tsbrdrh\tsbrdrv \ql \li0\ri0\sa200\sl276\slmult1
\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\loch\f31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 
\snext11 \ssemihidden \sunhideused \sqformat Normal Table;}{\s15\ql \li0\ri0\sa200\sl276\slmult1\widctlpar\tqc\tx4680\tqr\tx9360\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\f31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext15 \slink16 \ssemihidden \sunhideused \styrsid12740136 header;}{\*\cs16 \additive \rtlch\fcs1 \af0 \ltrch\fcs0 
\sbasedon10 \slink15 \slocked \ssemihidden \styrsid12740136 Header Char;}{\s17\ql \li0\ri0\sa200\sl276\slmult1\widctlpar\tqc\tx4680\tqr\tx9360\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\f31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext17 \slink18 \ssemihidden \sunhideused \styrsid12740136 footer;}{\*\cs18 \additive \rtlch\fcs1 \af0 \ltrch\fcs0 
\sbasedon10 \slink17 \slocked \ssemihidden \styrsid12740136 Footer Char;}{\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext19 \ssemihidden \sunhideused \styrsid6247483 Normal (Web);}{\*\cs20 \additive \rtlch\fcs1 \af0 \ltrch\fcs0 \sbasedon10 \spriority0 \styrsid6247483 apple-converted-space;}{\*\cs21 
\additive \rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2 \sbasedon10 \ssemihidden \sunhideused \styrsid6247483 Hyperlink;}{\*\cs22 \additive \rtlch\fcs1 \ab\af0\afs48 \ltrch\fcs0 \b\f0\fs48\kerning36 \sbasedon10 \slink1 \slocked \spriority9 \styrsid12408697 
Heading 1 Char;}}{\*\listtable{\list\listtemplateid18467\listhybrid{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace360\levelindent0{\leveltext\leveltemplateid6334\'02\'5c\'7d;}{\levelnumbers;}\hres0\chhres0 
\fi-360\li720\jclisttab\tx720\lin720 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat0\levelspace0\levelindent0{\leveltext\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 \hres0\chhres0 }{\listlevel\levelnfc0\levelnfcn0
\leveljc0\leveljcn0\levelfollow0\levelstartat0\levelspace0\levelindent0{\leveltext\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 \hres0\chhres0 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat0\levelspace0\levelindent0
{\leveltext\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 \hres0\chhres0 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat0\levelspace0\levelindent0{\leveltext\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 
\hres0\chhres0 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat0\levelspace0\levelindent0{\leveltext\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 \hres0\chhres0 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0
\levelfollow0\levelstartat0\levelspace0\levelindent0{\leveltext\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 \hres0\chhres0 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat0\levelspace0\levelindent0{\leveltext
\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 \hres0\chhres0 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat0\levelspace0\levelindent0{\leveltext\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 \hres0\chhres0 }
{\listname ;}\listid41}{\list\listtemplateid29358\listhybrid{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace360\levelindent0{\leveltext\leveltemplateid26962\'02\'5c\'7d;}{\levelnumbers;}\hres0\chhres0 
\fi-360\li720\jclisttab\tx720\lin720 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat0\levelspace0\levelindent0{\leveltext\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 \hres0\chhres0 }{\listlevel\levelnfc0\levelnfcn0
\leveljc0\leveljcn0\levelfollow0\levelstartat0\levelspace0\levelindent0{\leveltext\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 \hres0\chhres0 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat0\levelspace0\levelindent0
{\leveltext\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 \hres0\chhres0 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat0\levelspace0\levelindent0{\leveltext\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 
\hres0\chhres0 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat0\levelspace0\levelindent0{\leveltext\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 \hres0\chhres0 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0
\levelfollow0\levelstartat0\levelspace0\levelindent0{\leveltext\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 \hres0\chhres0 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat0\levelspace0\levelindent0{\leveltext
\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 \hres0\chhres0 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat0\levelspace0\levelindent0{\leveltext\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 \hres0\chhres0 }
{\listname ;}\listid11478}{\list\listtemplateid9961\listhybrid{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace360\levelindent0{\leveltext\leveltemplateid491\'02\'5c\'7d;}{\levelnumbers;}\hres0\chhres0 
\fi-360\li720\jclisttab\tx720\lin720 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat0\levelspace0\levelindent0{\leveltext\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 \hres0\chhres0 }{\listlevel\levelnfc0\levelnfcn0
\leveljc0\leveljcn0\levelfollow0\levelstartat0\levelspace0\levelindent0{\leveltext\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 \hres0\chhres0 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat0\levelspace0\levelindent0
{\leveltext\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 \hres0\chhres0 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat0\levelspace0\levelindent0{\leveltext\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 
\hres0\chhres0 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat0\levelspace0\levelindent0{\leveltext\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 \hres0\chhres0 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0
\levelfollow0\levelstartat0\levelspace0\levelindent0{\leveltext\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 \hres0\chhres0 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat0\levelspace0\levelindent0{\leveltext
\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 \hres0\chhres0 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat0\levelspace0\levelindent0{\leveltext\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 \hres0\chhres0 }
{\listname ;}\listid16827}{\list\listtemplateid5705\listhybrid{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace360\levelindent0{\leveltext\leveltemplateid28145\'02\'5c\'7d;}{\levelnumbers;}\hres0\chhres0 
\fi-360\li720\jclisttab\tx720\lin720 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace360\levelindent0{\leveltext\leveltemplateid23281\'02\'5c\'7d;}{\levelnumbers;}\hres0\chhres0 \fi-360\li1440
\jclisttab\tx1440\lin1440 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat0\levelspace0\levelindent0{\leveltext\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 \hres0\chhres0 }{\listlevel\levelnfc0\levelnfcn0\leveljc0
\leveljcn0\levelfollow0\levelstartat0\levelspace0\levelindent0{\leveltext\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 \hres0\chhres0 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat0\levelspace0\levelindent0{\leveltext
\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 \hres0\chhres0 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat0\levelspace0\levelindent0{\leveltext\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 \hres0\chhres0 }
{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat0\levelspace0\levelindent0{\leveltext\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 \hres0\chhres0 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0
\levelstartat0\levelspace0\levelindent0{\leveltext\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 \hres0\chhres0 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat0\levelspace0\levelindent0{\leveltext\'00;}{\levelnumbers;}
\rtlch\fcs1 \af0 \ltrch\fcs0 \hres0\chhres0 }{\listname ;}\listid24464}{\list\listtemplateid19169\listhybrid{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace360\levelindent0{\leveltext\leveltemplateid15724
\'02\'5c\'7d;}{\levelnumbers;}\hres0\chhres0 \fi-360\li720\jclisttab\tx720\lin720 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat0\levelspace0\levelindent0{\leveltext\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 
\hres0\chhres0 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat0\levelspace0\levelindent0{\leveltext\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 \hres0\chhres0 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0
\levelfollow0\levelstartat0\levelspace0\levelindent0{\leveltext\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 \hres0\chhres0 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat0\levelspace0\levelindent0{\leveltext
\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 \hres0\chhres0 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat0\levelspace0\levelindent0{\leveltext\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 \hres0\chhres0 }
{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat0\levelspace0\levelindent0{\leveltext\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 \hres0\chhres0 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0
\levelstartat0\levelspace0\levelindent0{\leveltext\'00;}{\levelnumbers;}\rtlch\fcs1 \af0 \ltrch\fcs0 \hres0\chhres0 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat0\levelspace0\levelindent0{\leveltext\'00;}{\levelnumbers;}
\rtlch\fcs1 \af0 \ltrch\fcs0 \hres0\chhres0 }{\listname ;}\listid26500}{\list\listtemplateid-1752401554{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'01\u-3913 ?;}{\levelnumbers;}
\f3\fs20\fbias0\hres0\chhres0 \fi-360\li720\jclisttab\tx720\lin720 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01o;}{\levelnumbers;}\f2\fs20\fbias0\hres0\chhres0 
\fi-360\li1440\jclisttab\tx1440\lin1440 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0\hres0\chhres0 \fi-360\li2160
\jclisttab\tx2160\lin2160 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0\hres0\chhres0 \fi-360\li2880
\jclisttab\tx2880\lin2880 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0\hres0\chhres0 \fi-360\li3600
\jclisttab\tx3600\lin3600 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0\hres0\chhres0 \fi-360\li4320
\jclisttab\tx4320\lin4320 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0\hres0\chhres0 \fi-360\li5040
\jclisttab\tx5040\lin5040 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0\hres0\chhres0 \fi-360\li5760
\jclisttab\tx5760\lin5760 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0\hres0\chhres0 \fi-360\li6480
\jclisttab\tx6480\lin6480 }{\listname ;}\listid609747855}{\list\listtemplateid460380682\listhybrid{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat0\levelspace0\levelindent0{\leveltext\leveltemplateid2079099182
\'01\u-3880 ?;}{\levelnumbers;}\loch\af10\hich\af10\dbch\af31505\fbias0\hres0\chhres0 \fi-360\li720\lin720 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext
\leveltemplateid67698691\'01o;}{\levelnumbers;}\f2\fbias0\hres0\chhres0 \fi-360\li1440\lin1440 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698693
\'01\u-3929 ?;}{\levelnumbers;}\f10\fbias0\hres0\chhres0 \fi-360\li2160\lin2160 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698689
\'01\u-3913 ?;}{\levelnumbers;}\f3\fbias0\hres0\chhres0 \fi-360\li2880\lin2880 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698691\'01o;}{\levelnumbers
;}\f2\fbias0\hres0\chhres0 \fi-360\li3600\lin3600 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698693\'01\u-3929 ?;}{\levelnumbers;}
\f10\fbias0\hres0\chhres0 \fi-360\li4320\lin4320 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698689\'01\u-3913 ?;}{\levelnumbers;}
\f3\fbias0\hres0\chhres0 \fi-360\li5040\lin5040 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698691\'01o;}{\levelnumbers;}\f2\fbias0\hres0\chhres0 
\fi-360\li5760\lin5760 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698693\'01\u-3929 ?;}{\levelnumbers;}\f10\fbias0\hres0\chhres0 
\fi-360\li6480\lin6480 }{\listname ;}\listid683555285}{\list\listtemplateid567319372{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'01\u-3913 ?;}{\levelnumbers;}
\f3\fs20\fbias0\hres0\chhres0 \fi-360\li720\jclisttab\tx720\lin720 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01o;}{\levelnumbers;}\f2\fs20\fbias0\hres0\chhres0 
\fi-360\li1440\jclisttab\tx1440\lin1440 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0\hres0\chhres0 \fi-360\li2160
\jclisttab\tx2160\lin2160 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0\hres0\chhres0 \fi-360\li2880
\jclisttab\tx2880\lin2880 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0\hres0\chhres0 \fi-360\li3600
\jclisttab\tx3600\lin3600 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0\hres0\chhres0 \fi-360\li4320
\jclisttab\tx4320\lin4320 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0\hres0\chhres0 \fi-360\li5040
\jclisttab\tx5040\lin5040 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0\hres0\chhres0 \fi-360\li5760
\jclisttab\tx5760\lin5760 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0\hres0\chhres0 \fi-360\li6480
\jclisttab\tx6480\lin6480 }{\listname ;}\listid713431358}{\list\listtemplateid1017673726\listhybrid{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace360\levelindent0{\leveltext\leveltemplateid67698689
\'01\u-3913 ?;}{\levelnumbers;}\f3\fbias0\hres0\chhres0 \fi-360\li720\lin720 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace360\levelindent0{\leveltext\leveltemplateid67698691\'01o;}{\levelnumbers
;}\f2\fbias0\hres0\chhres0 \fi-360\li1440\lin1440 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace360\levelindent0{\leveltext\leveltemplateid67698693\'01\u-3929 ?;}{\levelnumbers;}
\f10\fbias0\hres0\chhres0 \fi-360\li2160\lin2160 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace360\levelindent0{\leveltext\leveltemplateid67698689\'01\u-3913 ?;}{\levelnumbers;}
\f3\fbias0\hres0\chhres0 \fi-360\li2880\lin2880 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace360\levelindent0{\leveltext\leveltemplateid67698691\'01o;}{\levelnumbers;}\f2\fbias0\hres0\chhres0 
\fi-360\li3600\lin3600 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace360\levelindent0{\leveltext\leveltemplateid67698693\'01\u-3929 ?;}{\levelnumbers;}\f10\fbias0\hres0\chhres0 
\fi-360\li4320\lin4320 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace360\levelindent0{\leveltext\leveltemplateid67698689\'01\u-3913 ?;}{\levelnumbers;}\f3\fbias0\hres0\chhres0 
\fi-360\li5040\lin5040 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace360\levelindent0{\leveltext\leveltemplateid67698691\'01o;}{\levelnumbers;}\f2\fbias0\hres0\chhres0 \fi-360\li5760\lin5760 }
{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace360\levelindent0{\leveltext\leveltemplateid67698693\'01\u-3929 ?;}{\levelnumbers;}\f10\fbias0\hres0\chhres0 \fi-360\li6480\lin6480 }{\listname 
;}\listid1081371452}{\list\listtemplateid-1635462286{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'01\u-3913 ?;}{\levelnumbers;}\f3\fs20\fbias0\hres0\chhres0 \fi-360\li720
\jclisttab\tx720\lin720 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01o;}{\levelnumbers;}\f2\fs20\fbias0\hres0\chhres0 \fi-360\li1440\jclisttab\tx1440\lin1440 }
{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0\hres0\chhres0 \fi-360\li2160\jclisttab\tx2160\lin2160 }{\listlevel\levelnfc23
\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0\hres0\chhres0 \fi-360\li2880\jclisttab\tx2880\lin2880 }{\listlevel\levelnfc23\levelnfcn23\leveljc0
\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0\hres0\chhres0 \fi-360\li3600\jclisttab\tx3600\lin3600 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0
\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0\hres0\chhres0 \fi-360\li4320\jclisttab\tx4320\lin4320 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1
\lvltentative\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0\hres0\chhres0 \fi-360\li5040\jclisttab\tx5040\lin5040 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative
\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0\hres0\chhres0 \fi-360\li5760\jclisttab\tx5760\lin5760 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0
\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0\hres0\chhres0 \fi-360\li6480\jclisttab\tx6480\lin6480 }{\listname ;}\listid1914971927}{\list\listtemplateid-931108136\listhybrid{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0
\levelfollow0\levelstartat1\levelspace360\levelindent0{\leveltext\leveltemplateid67698689\'01\u-3913 ?;}{\levelnumbers;}\f3\fbias0\hres0\chhres0 \fi-360\li720\lin720 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1
\lvltentative\levelspace360\levelindent0{\leveltext\leveltemplateid67698691\'01o;}{\levelnumbers;}\f2\fbias0\hres0\chhres0 \fi-360\li1440\lin1440 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace360
\levelindent0{\leveltext\leveltemplateid67698693\'01\u-3929 ?;}{\levelnumbers;}\f10\fbias0\hres0\chhres0 \fi-360\li2160\lin2160 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace360\levelindent0
{\leveltext\leveltemplateid67698689\'01\u-3913 ?;}{\levelnumbers;}\f3\fbias0\hres0\chhres0 \fi-360\li2880\lin2880 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace360\levelindent0{\leveltext
\leveltemplateid67698691\'01o;}{\levelnumbers;}\f2\fbias0\hres0\chhres0 \fi-360\li3600\lin3600 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace360\levelindent0{\leveltext\leveltemplateid67698693
\'01\u-3929 ?;}{\levelnumbers;}\f10\fbias0\hres0\chhres0 \fi-360\li4320\lin4320 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace360\levelindent0{\leveltext\leveltemplateid67698689
\'01\u-3913 ?;}{\levelnumbers;}\f3\fbias0\hres0\chhres0 \fi-360\li5040\lin5040 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace360\levelindent0{\leveltext\leveltemplateid67698691
\'01o;}{\levelnumbers;}\f2\fbias0\hres0\chhres0 \fi-360\li5760\lin5760 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace360\levelindent0{\leveltext\leveltemplateid67698693
\'01\u-3929 ?;}{\levelnumbers;}\f10\fbias0\hres0\chhres0 \fi-360\li6480\lin6480 }{\listname ;}\listid2079588537}}{\*\listoverridetable{\listoverride\listid41\listoverridecount0\ls1}{\listoverride\listid26500\listoverridecount0\ls2}
{\listoverride\listid11478\listoverridecount0\ls3}{\listoverride\listid24464\listoverridecount0\ls4}{\listoverride\listid16827\listoverridecount0\ls5}{\listoverride\listid2079588537\listoverridecount0\ls6}{\listoverride\listid683555285
\listoverridecount0\ls7}{\listoverride\listid1081371452\listoverridecount0\ls8}{\listoverride\listid609747855\listoverridecount0\ls9}{\listoverride\listid1914971927\listoverridecount0\ls10}{\listoverride\listid713431358\listoverridecount0\ls11}}{\*\revtbl {Unknown;}}
{\*\pgptbl {\pgp\ipgp0\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp0\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp0\itap0\li0\ri0\sb0\sa0}}{\*\rsidtbl \rsid881755\rsid1587463\rsid2649453\rsid3428055\rsid3428944\rsid3609309\rsid4861027\rsid4868002\rsid5012444\rsid5311063
\rsid5443308\rsid5713971\rsid6247483\rsid6840404\rsid7013308\rsid7169695\rsid7352129\rsid7679296\rsid7809898\rsid8148719\rsid9700192\rsid10121334\rsid10897181\rsid12139115\rsid12408697\rsid12740136\rsid13519628\rsid15102953\rsid15605822\rsid16021206
\rsid16126798}{\mmathPr\mmathFont34\mbrkBin0\mbrkBinSub0\msmallFrac0\mdispDef1\mlMargin0\mrMargin0\mdefJc1\mwrapIndent1440\mintLim0\mnaryLim1}{\info{\operator parita}{\creatim\yr2015\mo8\dy14\hr14\min25}{\revtim\yr2016\mo8\dy24\hr10\min55}{\version27}
{\edmins84}{\nofpages34}{\nofwords5313}{\nofchars30288}{\nofcharsws35530}{\vern32859}}{\*\xmlnstbl {\xmlns1 http://schemas.microsoft.com/office/word/2003/wordml}}\paperw11900\paperh16420\margl1700\margr2460\margt717\margb1440\gutter0\ltrsect 
\widowctrl\ftnbj\aenddoc\trackmoves0\trackformatting1\donotembedsysfont0\relyonvml0\donotembedlingdata1\grfdocevents0\validatexml0\showplaceholdtext0\ignoremixedcontent0\saveinvalidxml0\showxmlerrors0\dntblnsbdb\horzdoc\dghspace120\dgvspace120
\dghorigin1701\dgvorigin1984\dghshow0\dgvshow3\jexpand\viewkind1\viewscale100\rsidroot4868002 \fet0{\*\wgrffmtfilter 2450}\ilfomacatclnup0{\*\ftnsep \ltrpar \pard\plain \ltrpar
\ql \li0\ri0\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid12740136 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid6840404 \chftnsep 
\par }}{\*\ftnsepc \ltrpar \pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid12740136 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid6840404 \chftnsepc 
\par }}{\*\aftnsep \ltrpar \pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid12740136 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid6840404 \chftnsep 
\par }}{\*\aftnsepc \ltrpar \pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid12740136 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid6840404 \chftnsepc 
\par }}\ltrpar \sectd \ltrsect\linex0\colno1\colw7740\sectdefaultcl\sftnbj {\*\pnseclvl1\pnucrm\pnstart1\pnindent720\pnhang {\pntxta .}}{\*\pnseclvl2\pnucltr\pnstart1\pnindent720\pnhang {\pntxta .}}{\*\pnseclvl3\pndec\pnstart1\pnindent720\pnhang {\pntxta .}}
{\*\pnseclvl4\pnlcltr\pnstart1\pnindent720\pnhang {\pntxta )}}{\*\pnseclvl5\pndec\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl6\pnlcltr\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl7\pnlcrm\pnstart1\pnindent720\pnhang 
{\pntxtb (}{\pntxta )}}{\*\pnseclvl8\pnlcltr\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl9\pnlcrm\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}\pard\plain \ltrpar
\ql \li3000\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin3000\itap0\pararsid4868002 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0\afs24 
\ltrch\fcs0 \b\f0\fs24\ul\insrsid4868002\charrsid4868002 \hich\af0\dbch\af31505\loch\f0 E}{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \b\f0\fs24\ul\insrsid1587463\charrsid4868002 \hich\af0\dbch\af31505\loch\f0 xperiment\hich\f0 \endash \loch\f0  1}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid4868002 
\par }\pard \ltrpar\ql \li0\ri0\sl-254\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid4868002 
\par }\pard \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid4868002 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid1587463\charrsid4868002 \hich\af0\dbch\af31505\loch\f0 O}{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 
\b\f0\fs24\insrsid4868002\charrsid4868002 \hich\af0\dbch\af31505\loch\f0 bjective}{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid1587463\charrsid4868002 \hich\af0\dbch\af31505\loch\f0 : }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 
\b\f0\fs24\insrsid12740136 \hich\af0\dbch\af31505\loch\f0 Write a p}{\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid4868002\charrsid4868002 \hich\af0\dbch\af31505\loch\f0 rogram for simulating Lamport Logical Clock}{\rtlch\fcs1 \af31507\afs24 
\ltrch\fcs0 \b\f0\fs24\insrsid4868002 
\par 
\par }\pard \ltrpar\qj \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid3428944 {\rtlch\fcs1 \af0 \ltrch\fcs0 \b\f0\insrsid4868002\charrsid3428944 \hich\af0\dbch\af31505\loch\f0 Introduction: }{\rtlch\fcs1 \af0 \ltrch\fcs0 
\f0\insrsid4868002\charrsid3428944 \hich\af0\dbch\af31505\loch\f0 
Lamport introduced a system of logical clocks in order to make the -> relation possible. It works like this: Each process Pi in the system has its own clock Ci. Ci can be looked at as a function that assigns a number, Ci (a) to an event a. This is the tim
\hich\af0\dbch\af31505\loch\f0 e\hich\af0\dbch\af31505\loch\f0 
stamp of the event a in process Pi. These numbers are not in any way related to physical time -- that is why they are called logical clocks. These are generally implemented using counters, which increase each time an event occurs. Generally, an event's ti
\hich\af0\dbch\af31505\loch\f0 m\hich\af0\dbch\af31505\loch\f0 estamp is the value of the clock at that time it occurs.
\par 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \b\f0\insrsid4868002\charrsid3428944 \hich\af0\dbch\af31505\loch\f0 Description:}{\rtlch\fcs1 \af0 \ltrch\fcs0 \f0\insrsid4868002\charrsid3428944 \hich\af0\dbch\af31505\loch\f0 
 Happened Before Relation (->). This relation captures causal dependencies between events, That is ,whether or not events have a cause and effect relation.
\par \hich\af0\dbch\af31505\loch\f0 This relation (->) is defined as follows:
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af0\afs22 \ltrch\fcs0 \f3\fs22\insrsid4868002\charrsid3428944 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\qj \fi-360\li720\ri0\widctlpar\wrapdefault\faauto\ls6\rin0\lin720\itap0\pararsid3428944 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \f0\insrsid4868002\charrsid3428944 \hich\af0\dbch\af31505\loch\f0 a -> b, if a and b are in the same process and a occurred before b.
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af0\afs22 \ltrch\fcs0 \f3\fs22\insrsid4868002\charrsid3428944 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}\hich\af0\dbch\af31505\loch\f0 
a -> b, if a is the event of sending a message and b is the receipt of that message by another process.
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af0\afs22 \ltrch\fcs0 \f3\fs22\insrsid4868002\charrsid3428944 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}\hich\af0\dbch\af31505\loch\f0 If a -> b and b -> c, then a -> c - \hich\af0\dbch\af31505\loch\f0 
that is, the relation has the property of transitivity.
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af0\afs22 \ltrch\fcs0 \f3\fs22\insrsid4868002\charrsid3428944 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}\hich\af0\dbch\af31505\loch\f0 Causally Related Events: If event a -> event b, then a causally affects b.

\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af0\afs22 \ltrch\fcs0 \f3\fs22\insrsid4868002\charrsid3428944 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}\hich\af0\dbch\af31505\loch\f0 
Concurrent Events: Two distinct events a and b are concurrent (a || b) if (not) a -> b and (not) b> a. That is, the event\hich\af0\dbch\af31505\loch\f0 s have no causal relationship. This is equivalent to b || a.
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af0\afs22 \ltrch\fcs0 \f3\fs22\insrsid4868002\charrsid3428944 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}\hich\af0\dbch\af31505\loch\f0 
For any two events a and b in a system, only one of the following is true: a -> b, b -> a, or a || b.
\par }\pard \ltrpar\qj \li720\ri0\widctlpar\wrapdefault\faauto\rin0\lin720\itap0\pararsid3428944 {\rtlch\fcs1 \af0 \ltrch\fcs0 \f0\insrsid4868002\charrsid3428944 \hich\af0\dbch\af31505\loch\f0 e11 \loch\af0\dbch\af31505\hich\f0 \u8594\'3f
\hich\af0\dbch\af31505\loch\f0  e12 , e12 \loch\af0\dbch\af31505\hich\f0 \u8594\'3f\hich\af0\dbch\af31505\loch\f0  e22e21 \loch\af0\dbch\af31505\hich\f0 \u8594\'3f\hich\af0\dbch\af31505\loch\f0  e13 , e14 || e24
\par }\pard \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid12740136 {\rtlch\fcs1 \af37\afs23 \ltrch\fcs0 \f37\fs23\insrsid12740136 
\par }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid12740136\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 Conditions Satisfied by the Logical Clock syst\hich\af0\dbch\af31505\loch\f0 em:
\par }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid12740136\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 For any events a and b, if a -> b, then C(a) < C(b).}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid12740136 \hich\af0\dbch\af31505\loch\f0 
 This is true if two conditions }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid12740136\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 are met:
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af0 \ltrch\fcs0 \f3\insrsid12740136\charrsid12740136 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\ql \fi-360\li720\ri0\widctlpar\wrapdefault\faauto\ls8\rin0\lin720\itap0\pararsid12740136 {\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid12740136\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 If a occurs before b, then Ci(a) < Ci(b).
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af0 \ltrch\fcs0 \f3\insrsid12740136\charrsid12740136 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}\hich\af0\dbch\af31505\loch\f0 
If a is a message sent from Pi and b is the recept of that same message in Pj, then Ci(a) < Cj(b).
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af0 \ltrch\fcs0 \f3\insrsid12740136\charrsid12740136 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}\hich\af0\dbch\af31505\loch\f0 Implementati\hich\af0\dbch\af31505\loch\f0 on Rules Required:
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af0 \ltrch\fcs0 \f3\insrsid12740136\charrsid12740136 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}\hich\af0\dbch\af31505\loch\f0 Clock Ci is incremented for each event: Ci := Ci + d (d > 0)
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af0 \ltrch\fcs0 \f3\insrsid12740136\charrsid12740136 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}\hich\af0\dbch\af31505\loch\f0 
if a is the event of sending a message from one process to another, then the receiver sets its clock
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af0 \ltrch\fcs0 \f3\insrsid12740136\charrsid12740136 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}\hich\af0\dbch\af31505\loch\f0 to the max of its current clock and the sender's clock - that is, Cj 
\hich\af0\dbch\af31505\loch\f0 := max(Cj, tm + d) (d > 0)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid12740136 
\par }\pard \ltrpar\ql \li720\ri0\widctlpar\wrapdefault\faauto\rin0\lin720\itap0\pararsid12740136 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid12740136 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid12740136\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 Limitation of Lamport's Clocks:}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid12740136 
\par }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid12740136\charrsid12740136 
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af0 \ltrch\fcs0 \f3\insrsid12740136\charrsid12740136 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\ql \fi-360\li720\ri0\widctlpar\wrapdefault\faauto\ls8\rin0\lin720\itap0\pararsid12740136 {\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid12740136\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 if a \loch\af0\dbch\af31505\hich\f0 \u8594\'3f\hich\af0\dbch\af31505\loch\f0  b then C(a) < C(b) but C(a) < C(b) does not necessarily imply a 
\loch\af0\dbch\af31505\hich\f0 \u8594\'3f\hich\af0\dbch\af31505\loch\f0 b
\par }\pard \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid12740136 {\rtlch\fcs1 \af37\afs23 \ltrch\fcs0 \f37\fs23\insrsid12740136 
\par }{\rtlch\fcs1 \af37\afs23 \ltrch\fcs0 \f37\fs23\insrsid3428944 
\par 
\par }{\rtlch\fcs1 \af37\afs23 \ltrch\fcs0 \f37\fs23\insrsid12740136 
\par }\pard \ltrpar\qj \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid4868002 {\rtlch\fcs1 \af37\afs23 \ltrch\fcs0 \b\f37\fs23\insrsid4868002\charrsid4868002 
\par }\pard \ltrpar\ql \fi-48\li0\ri0\sl274\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin0\lin0\itap0\pararsid4868002 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463 
\par }{\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid12740136\charrsid4868002 \hich\af0\dbch\af31505\loch\f0 Program for simulating Lamport Logical Clock}{\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid12740136 
\hich\af0\dbch\af31505\loch\f0 :}{\rtlch\fcs1 \ab\af2\afs19 \ltrch\fcs0 \b\f2\fs19\insrsid4868002 
\par }\pard \ltrpar\qj \li0\ri0\sl337\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin0\lin0\itap0\pararsid12740136 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 #include <conio.h> }{
\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid12740136 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 #include <stdio.h> }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid12740136 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 #include <stdlib.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid12740136 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid12740136 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 void main()}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid12740136 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid12740136 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 

\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li180\ri0\sl320\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin0\lin180\itap0\pararsid12740136 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid12740136\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 in}{\rtlch\fcs1 
\ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 t i,j,k; int x=0;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li180\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin180\itap0\pararsid12740136 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 char a[10][10];}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li180\ri0\sl311\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin0\lin180\itap0\pararsid12740136 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 
int n,num[10],b[10][10]; }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid4868002\charrsid12740136 
\par }\pard \ltrpar\ql \li180\ri5620\sl311\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin5620\lin180\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 clrscr();}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li180\ri3100\sl361\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin3100\lin180\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 
printf("Enter the no. of physical clocks: "); scanf("%d",&n);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li180\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin180\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 for(i=0;i<n;i++)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li180\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin180\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li900\ri1660\sl289\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin1660\lin900\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 printf("\\
nNo. of nodes for physical clock %d",i+1); scanf("%d",&num[i]);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-18\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li900\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin900\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 x=0;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li900\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin900\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 for(j=0;j<num[i];j++)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid12740136 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-4\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li1620\ri2260\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin2260\lin1620\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 printf("\\
nEnter the name of process: "); scanf("%s",&a[i][j]);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li1620\ri4180\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4180\lin1620\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 
b[i][j]=x + rand() % 10; x=b[i][j]+1;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li900\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin900\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-4\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li180\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin180\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li180\ri580\sl361\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin580\lin180\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 printf("\\
nPress a key for watching timestamp of physical clocks"); getch();}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li180\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin180\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 clrscr();}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li180\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin180\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 for(i=0;i<n;i++)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li180\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin180\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 

\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li900\ri3940\sl241\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin3940\lin900\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 
printf("Physical Clock %d",i+1); for(j=0;j<num[i];j++)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li1620\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin1620\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \fi62\li1620\ri3100\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin3100\lin1620\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 printf("\\
nProcess %c",a[i][j]); printf(" has P.T. :%d ",b[i][j]); printf("\\n");}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li180\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin180\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-4\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li180\ri940\sl361\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin940\lin180\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 
printf("Press a key for watching timestamp of logical clocks"); getch();}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li180\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin180\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 clrscr();}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li180\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin180\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 x=0;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid12740136 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 for(i=0;i<10;i++)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-20\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li900\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin900\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 {\*\bkmkstart page3}{\*\bkmkend page3}\hich\af0\dbch\af31505\loch\f0 or(j=0;j<n;j++)}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li1620\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin1620\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 for(k=0;k<num[j];k++)}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li2340\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin2340\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 if(b[j][k]==i)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li2340\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin2340\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 

\par }\pard \ltrpar\ql \li3060\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin3060\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 x = rand() % 10 + x;}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \fi-2160\li3060\ri0\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin0\lin3060\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 
printf("Logical Clock Timestamp for process %c",a[j][k]); printf(":%d ",x);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li3060\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin3060\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 printf("\\n");}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li2340\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin2340\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li180\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin180\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 getch();}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li180\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin180\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 return;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-121\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-298\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \b\f0\fs24\ul\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 Output}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\b\f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-184\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li540\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin540\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 Enter the no. of physical clocks: 2}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-225\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li540\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin540\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 No. of nodes for physical clock 1: 2}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-121\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li540\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin540\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 Enter the name of process: a}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid12740136 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 Enter the name of process: b}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li540\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin540\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 No. of nodes for physical clock 2: 2}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li540\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin540\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 Enter the name of process: c}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-4\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li540\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin540\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 Enter the name of process: d}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li540\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin540\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 Press a key for watching timestamp of physical clocks}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-225\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li540\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin540\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 Physical Clock 1}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-121\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li540\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin540\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 Process a has P.T.: 6}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid12740136 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 Process b has P.T.: 7}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li540\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin540\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 Physical Clock 2}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li540\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin540\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 Process c has P.T.: 2}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-4\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li540\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin540\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 Process d has P.T.: 3}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li540\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin540\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 Press a key for watching timestamp of logical clocks}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-225\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li540\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin540\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 Logical Clock Timestamp for process a: 6}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-121\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li540\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin540\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 Logical Clock Timestamp for process b: 13}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li540\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin540\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 Logical Clock Timestamp for process c: 18}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li540\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin540\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 Logical Clock Timestamp for process d: 23}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid6840404 
{\shp{\*\shpinst\shpleft-1220\shptop5137\shpright9728\shpbottom5137\shpfhdr0\shpbxcolumn\shpbxignore\shpbypara\shpbyignore\shpwr3\shpwrk0\shpfblwtxt1\shpz0\shplid1026{\sp{\sn shapeType}{\sv 20}}{\sp{\sn fFlipH}{\sv 0}}{\sp{\sn fFlipV}{\sv 0}}
{\sp{\sn lineWidth}{\sv 6095}}{\sp{\sn fLayoutInCell}{\sv 0}}{\sp{\sn fBehindDocument}{\sv 1}}{\sp{\sn fLayoutInCell}{\sv 0}}}{\shprslt{\*\do\dobxcolumn\dobypara\dodhgt0\dpline\dpptx0\dppty0\dpptx10948\dppty0\dpx-1220\dpy5137\dpxsize10948\dpysize0
\dplinew9\dplinecor0\dplinecog0\dplinecob0}}}{\shp{\*\shpinst\shpleft-1210\shptop5128\shpright9719\shpbottom5128\shpfhdr0\shpbxcolumn\shpbxignore\shpbypara\shpbyignore\shpwr3\shpwrk0\shpfblwtxt1\shpz1\shplid1027
{\sp{\sn shapeType}{\sv 20}}{\sp{\sn fFlipH}{\sv 0}}{\sp{\sn fFlipV}{\sv 0}}{\sp{\sn lineColor}{\sv 16777215}}{\sp{\sn lineWidth}{\sv 6095}}{\sp{\sn fLayoutInCell}{\sv 0}}
{\sp{\sn fBehindDocument}{\sv 1}}{\sp{\sn fLayoutInCell}{\sv 0}}}{\shprslt{\*\do\dobxcolumn\dobypara\dodhgt1\dpline\dpptx0\dppty0\dpptx10929\dppty0\dpx-1210\dpy5128\dpxsize10929\dpysize0\dplinew9\dplinecor255\dplinecog255\dplinecob255}}}}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463 \sect }\sectd \ltrsect\marglsxn1160\margrsxn1500\linex0\colno1\colw9240\sectdefaultcl\sftnbj \pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid12740136 \rtlch\fcs1 
\af31507\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid12740136\charrsid12740136 {\*\bkmkstart page4}{\*\bkmkend page4}
\hich\af0\dbch\af31505\loch\f0 Program for implementing Vector Clock
\par }\pard \ltrpar\ql \li0\ri0\sl-254\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463 
\par }\pard \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid12740136 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid12740136\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 #include<stdio.h>
\par \hich\af0\dbch\af31505\loch\f0 #include<conio.h>
\par \hich\af0\dbch\af31505\loch\f0 #include<stdio.h>
\par \hich\af0\dbch\af31505\loch\f0 #\hich\af0\dbch\af31505\loch\f0 include<stdlib.h>
\par \hich\af0\dbch\af31505\loch\f0 long *p1(int i,long *comp);
\par \hich\af0\dbch\af31505\loch\f0 long *p2(int i,long *comp);
\par \hich\af0\dbch\af31505\loch\f0 long *p3(int i,long *comp);
\par \hich\af0\dbch\af31505\loch\f0 void main()
\par \{
\par \hich\af0\dbch\af31505\loch\f0 long start[]=\{0,0,0\},*vector;
\par \hich\af0\dbch\af31505\loch\f0 clrscr();
\par \hich\af0\dbch\af31505\loch\f0 while(!kbhit())
\par \{
\par \hich\af0\dbch\af31505\loch\f0 p1(1,&start[0]);
\par \}
\par \hich\af0\dbch\af31505\loch\f0 printf("\\n Process Vector\\n");
\par \hich\af0\dbch\af31505\loch\f0 vector=p1(0,&start[0]);
\par \hich\af0\dbch\af31505\loch\f0 printf("p1[%ld%ld%ld]\\n",*vector,*(vector+1),*(vector+2));
\par \hich\af0\dbch\af31505\loch\f0 vector=p2(0,&start[0]);
\par \hich\af0\dbch\af31505\loch\f0 printf("p2[%ld%ld%ld]\\n",*vector,*(vector+1),*(vector+2));
\par \hich\af0\dbch\af31505\loch\f0 vector=p3(0,&start[0]);
\par \hich\af0\dbch\af31505\loch\f0 printf("p3[%ld%ld%ld]\\n",*vector,*(vector+1),*(vector+2));
\par \}
\par \hich\af0\dbch\af31505\loch\f0 long *p1(int i,long *comp)
\par \{
\par \hich\af0\dbch\af31505\loch\f0 static long a[]=\{0,0,0\};
\par \hich\af0\dbch\af31505\loch\f0 int next;
\par \hich\af0\dbch\af31505\loch\f0 if(i==1)
\par \{
\par \hich\af0\dbch\af31505\loch\f0 a[0]++;
\par \hich\af0\dbch\af31505\loch\f0 if(*(comp+1)>a[1])
\par \hich\af0\dbch\af31505\loch\f0 a[1]=*(comp+1);
\par \hich\af0\dbch\af31505\loch\f0 if(*(comp+2)>a[2])
\par \hich\af0\dbch\af31505\loch\f0 a[2]=*(comp+2);
\par \hich\af0\dbch\af31505\loch\f0 next=random(2);
\par \hich\af0\dbch\af31505\loch\f0 if(next==0)
\par \hich\af0\dbch\af31505\loch\f0 p2(1,&a[0]);
\par \hich\af0\dbch\af31505\loch\f0 else if(next==1)
\par \hich\af0\dbch\af31505\loch\f0 p3(1,&a[0]);
\par \hich\af0\dbch\af31505\loch\f0 return(&a[0]);
\par \}
\par \hich\af0\dbch\af31505\loch\f0 else
\par \hich\af0\dbch\af31505\loch\f0 return(&a[0]);
\par \}
\par \hich\af0\dbch\af31505\loch\f0 long *p2(int i,long *comp)
\par \{
\par \hich\af0\dbch\af31505\loch\f0 static long b[]=\{0,0,0\};
\par \hich\af0\dbch\af31505\loch\f0 int next;
\par \hich\af0\dbch\af31505\loch\f0 if(i==1)
\par \{
\par \hich\af0\dbch\af31505\loch\f0 b[i]++;
\par \hich\af0\dbch\af31505\loch\f0 if(*comp>b[0])
\par \hich\af0\dbch\af31505\loch\f0 b[0]=*(comp);
\par \hich\af0\dbch\af31505\loch\f0 if(*(comp+2)>b[2])
\par \hich\af0\dbch\af31505\loch\f0 b[2]=*(comp+2);
\par \hich\af0\dbch\af31505\loch\f0 next=random(2);
\par \hich\af0\dbch\af31505\loch\f0 if(next==0)
\par \hich\af0\dbch\af31505\loch\f0 p1(1,&b[0]);
\par \hich\af0\dbch\af31505\loch\f0 else if(next==1)
\par \hich\af0\dbch\af31505\loch\f0 p3(1,&b[0]);
\par \hich\af0\dbch\af31505\loch\f0 return &b[0];
\par \}
\par \hich\af0\dbch\af31505\loch\f0 else
\par \hich\af0\dbch\af31505\loch\f0 return &b[0];
\par \}
\par \hich\af0\dbch\af31505\loch\f0 l\hich\af0\dbch\af31505\loch\f0 ong *p3(int i,long *comp)
\par \{
\par \hich\af0\dbch\af31505\loch\f0 static long c[]=\{0,0,0\};
\par \hich\af0\dbch\af31505\loch\f0 int next;
\par \hich\af0\dbch\af31505\loch\f0 if(i==1)
\par \{
\par \hich\af0\dbch\af31505\loch\f0 c[2]++;
\par \hich\af0\dbch\af31505\loch\f0 if(*comp>c[0])
\par \hich\af0\dbch\af31505\loch\f0 c[0]=*(comp);
\par \hich\af0\dbch\af31505\loch\f0 if(*(comp+1)>c[1])
\par \hich\af0\dbch\af31505\loch\f0 c[1]=*(comp+1);
\par \hich\af0\dbch\af31505\loch\f0 next=random(2);
\par \hich\af0\dbch\af31505\loch\f0 if(next==0)
\par \hich\af0\dbch\af31505\loch\f0 p1(1,&c[0]);
\par \hich\af0\dbch\af31505\loch\f0 return &c[0];
\par \}
\par \hich\af0\dbch\af31505\loch\f0 else
\par }\pard \ltrpar\ql \li0\ri0\sa200\sl276\slmult1\widctlpar\brdrb\brdrs\brdrw15\brsp20 \wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid12740136 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid12740136\charrsid12740136 
\hich\af0\dbch\af31505\loch\f0 return &c[0]; \}
\par }\pard \ltrpar\ql \li0\ri0\sl-254\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid12740136 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par }\pard \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid12740136 {\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid12740136\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 Program for simulating Distributed Mutual Exclusion

\par }\pard \ltrpar\ql \fi-187\li540\ri860\sl274\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin860\lin540\itap0 {\rtlch\fcs1 \ab\af1\afs28 \ltrch\fcs0 \b\f1\fs28\ul\insrsid12740136 
\par }\pard \ltrpar\ql \li540\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin540\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 #include<stdio.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-38\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li540\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin540\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 #include<conio.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid12740136 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 #include<dos.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 #include<time.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-236\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li540\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin540\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 void main()}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-41\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li540\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin540\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li720\ri6980\sl285\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin6980\lin720\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 
int cs=0,pro=0; double run=5; char key='a'; time_t t1,t2;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-192\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li720\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin720\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 clrscr();}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-41\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li720\ri1340\nowidctlpar\wrapdefault\nooverflow\faauto\rin1340\lin720\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 
printf("Press a key(except q) to enter a process into critical section."); printf(" \\nPress q at any time to exit.");}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-129\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li720\ri6120\sl301\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin6120\lin720\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 
t1 = time(NULL) - 5; while(key!='q')}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li720\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin720\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 

\par }\pard \ltrpar\ql \li1440\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin1440\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 while(!kbhit())}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li2160\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin2160\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 if(cs!=0)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li2160\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin2160\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li2880\ri4440\sl251\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4440\lin2880\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 t2 = time(NULL); if(t2-t1 > run)}
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li2880\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin2880\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \fi2573\li1020\ri2400\sl241\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin2400\lin1020\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 
printf("Process%d ",pro-1); printf(" exits critical section.\\n");}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li3600\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin3600\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 cs=0;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li2880\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin2880\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 

\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li2160\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin2160\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-111\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li1440\ri6120\sl317\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin6120\lin1440\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 key = getch(); if(key!='q')}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li1440\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin1440\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 

\par }\pard \ltrpar\ql \li2160\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin2160\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 if(cs!=0)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \fi2880\li0\ri0\sl241\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 
printf("Error: Another process is currently executing critical section Please wait till its execution is over.\\n");}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li2160\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin2160\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 else}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li2160\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin2160\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 

\par }\pard \ltrpar\ql \li2820\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin2820\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 printf("Process %d ",pro);}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li2880\ri1800\sl241\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin1800\lin2880\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 printf(" entered critical section
\\n"); cs=1;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li2880\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin2880\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 pro++;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li2880\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin2880\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 t1 = time(NULL);}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li2160\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin2160\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 

\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li1440\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin1440\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li720\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin720\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li540\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin540\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \sect }\sectd \ltrsect\margrsxn3380\linex0\colno1\colw6820\sectdefaultcl\sftnbj \pard\plain \ltrpar
\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 
\b\f0\fs24\ul\insrsid1587463\charrsid12740136 {\*\bkmkstart page5}{\*\bkmkend page5}\hich\af0\dbch\af31505\loch\f0 Output}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-238\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li540\ri220\sl277\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin220\lin540\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 
Press a key(except q) to enter a process into critical section. Press q at any time to exit.}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-193\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li540\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin540\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 Process 0 entered critical section.}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-276\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \fi-422\li960\ri0\sl273\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin0\lin960\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 
Error: Another process is currently executing critical section. Please wait till its execution is over.}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-198\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li540\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin540\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 Process 0 exits critical section.}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-276\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li540\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin540\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 Process 1 entered critical section.}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-276\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li540\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin540\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 Process 1 exits critical section.}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-276\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li540\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin540\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 Process\hich\af0\dbch\af31505\loch\f0  2 entered critical section.
}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-276\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \fi-422\li960\ri0\sl277\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin0\lin960\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 
Error: Another process is currently executing critical section. Please wait till its execution is over.}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\sl-193\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li540\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin540\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 \hich\af0\dbch\af31505\loch\f0 Process 2 exits critical section.}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid12740136 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid6840404 
{\shp{\*\shpinst\shpleft-1220\shptop8766\shpright9728\shpbottom8766\shpfhdr0\shpbxcolumn\shpbxignore\shpbypara\shpbyignore\shpwr3\shpwrk0\shpfblwtxt1\shpz2\shplid1028{\sp{\sn shapeType}{\sv 20}}{\sp{\sn fFlipH}{\sv 0}}{\sp{\sn fFlipV}{\sv 0}}
{\sp{\sn lineWidth}{\sv 6095}}{\sp{\sn fLayoutInCell}{\sv 0}}{\sp{\sn fBehindDocument}{\sv 1}}{\sp{\sn fLayoutInCell}{\sv 0}}}{\shprslt{\*\do\dobxcolumn\dobypara\dodhgt2\dpline\dpptx0\dppty0\dpptx10948\dppty0\dpx-1220\dpy8766\dpxsize10948\dpysize0
\dplinew9\dplinecor0\dplinecog0\dplinecob0}}}{\shp{\*\shpinst\shpleft-1210\shptop8757\shpright9719\shpbottom8757\shpfhdr0\shpbxcolumn\shpbxignore\shpbypara\shpbyignore\shpwr3\shpwrk0\shpfblwtxt1\shpz3\shplid1029
{\sp{\sn shapeType}{\sv 20}}{\sp{\sn fFlipH}{\sv 0}}{\sp{\sn fFlipV}{\sv 0}}{\sp{\sn lineColor}{\sv 16777215}}{\sp{\sn lineWidth}{\sv 6095}}{\sp{\sn fLayoutInCell}{\sv 0}}
{\sp{\sn fBehindDocument}{\sv 1}}{\sp{\sn fLayoutInCell}{\sv 0}}}{\shprslt{\*\do\dobxcolumn\dobypara\dodhgt3\dpline\dpptx0\dppty0\dpptx10929\dppty0\dpx-1210\dpy8757\dpxsize10929\dpysize0\dplinew9\dplinecor255\dplinecog255\dplinecob255}}}}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463 \sect }\sectd \ltrsect\marglsxn1160\margrsxn1420\margbsxn901\linex0\colno1\colw9320\sectdefaultcl\sftnbj \pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid16021206 
\rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid16021206\charrsid16021206 {\*\bkmkstart page6}
{\*\bkmkend page6}\hich\af0\dbch\af31505\loch\f0 Program for implementing D\hich\af0\dbch\af31505\loch\f0 istributed Chat Server using TCP Sockets
\par }\pard \ltrpar\ql \li0\ri0\sl-254\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 event.c/}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-225\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri6820\sl315\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin6820\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
#include <sys/time.h> #include <string.h> #include <stdio.h> #include "event.h"}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 void init_fdvec(fdvec *e)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-121\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 FD_ZERO(&e->fds);}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri5020\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin5020\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 memset(&e->f, '\\
0', sizeof(e->f)); e->size = 0;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-111\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 void init_eventset(eventset *e)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri6460\sl254\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin6460\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
init_fdvec(&e->read); init_fdvec(&e->write);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-332\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 void on_event(fdvec *e, int fd, void (*f)(int fd))}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-4\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li600\ri6460\sl251\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin6460\lin600\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 FD_SET(fd,&e->fds); e->f[fd] = f;}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li600\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin600\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 if (fd >= e->size) e->size = fd + 1;}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-111\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 void on_event_nop(fdvec *e, int fd)}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li600\ri6460\sl253\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin6460\lin600\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
int i; FD_CLR(fd,&e->fds); e->f[fd] = NULL;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \fi-240\li840\ri6100\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin6100\lin840\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 if (fd == e->size-1) \{
 e->size = 0;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li840\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin840\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 for (i = 0; i != fd; i++) \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li1020\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin1020\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 if (FD_ISSET(i, &e->fds)) e->size = i + 1;}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li840\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin840\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li600\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin600\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 void handle_events(eventset *e)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-4\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri6100\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin6100\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
fd_set readfds, writefds; int maxfd;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 int i;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 int nothing_to_write = 1;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-111\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri6220\sl317\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin6220\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
readfds = e->read.fds; writefds = e->write.fds;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
maxfd = (e->read.size > e->write.size) ? e->read.size : e->write.size;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 select(maxfd, &readfds, &writefds, 0, 0);}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-229\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 for (i = 0; i != maxfd; i++) \{}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-128\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 {\*\bkmkstart page7}{\*\bkmkend page7}
\par }\pard \ltrpar\ql \fi-240\li720\ri1320\sl282\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin1320\lin720\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 if 
\hich\af0\dbch\af31505\loch\f0 (FD_ISSET(i, &writefds) && FD_ISSET(i, &e->write.fds)) \{ /* fprintf(stderr, "%d writable\\n", i); */ e->write.f[i](i);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li720\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin720\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 nothing_to_write = 0;}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li480\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 

\par }\pard \ltrpar\ql \li240\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 

\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 if (nothing_to_write) \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 for (i = 0; i != maxfd; i++) \{}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-4\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \fi-197\li900\ri1320\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin1320\lin900\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
if (FD_ISSET(i, &readfds) && FD_ISSET(i, &e->read.fds)) \{ /* fprintf(stderr, "%d readable\\n", i); */ e->read.f[i](i);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li720\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin720\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 

\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 event.h/}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 typedef struct}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-121\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li600\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin600\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 fd_set fds;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li600\ri4680\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4680\lin600\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
void (*f[FD_SETSIZE])(int fd); int size;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}\hich\af0\dbch\af31505\loch\f0  fdvec;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-111\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 typedef struct}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li600\ri6840\sl254\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin6840\lin600\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 fdvec read; fdvec write;}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}\hich\af0\dbch\af31505\loch\f0  eventset;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 void init_eventset(eventset *e);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-225\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 void on_event(fdvec *e, int fd, void (*f)(int fd));}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-229\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 void on_event_nop(fdvec *e, int fd);}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-225\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 void handle_events(eventset *e);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-229\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 die.c/}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri6600\sl281\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin6600\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 #include <stdio.h> #include <string.h
\hich\af0\dbch\af31505\loch\f0 > #include <errno.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-33\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
void die_if_func(int whether, char *cond, char *file, int line, char *msg)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-127\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \fi-240\li480\ri6960\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin6960\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 if (whether) \{ char *s;}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \fi-240\li720\ri5520\sl241\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin5520\lin720\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 for (s = msg; *s; ++s) \{
 if (*s != '%') \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \fi197\li720\ri5920\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin5920\lin720\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 putc(*s, stderr); \} else \{}
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li900\ri6520\nowidctlpar\wrapdefault\nooverflow\faauto\rin6520\lin900\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 ++s; switch(*s) \{ case '\\0':}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li1140\ri40\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin40\lin1140\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
fprintf(stderr, "(Unterminated %% sequence in error string)\\n"); goto done_with_msg;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li900\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin900\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 case '%':}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li1140\ri5560\sl241\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin5560\lin1140\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 putc('%', stderr); break;}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li900\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin900\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 case 'f':}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li1140\ri4360\sl284\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4360\lin1140\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
fprintf(stderr, "%s", file); break;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-20\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid16021206 {\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid6840404 
{\shp{\*\shpinst\shpleft-680\shptop613\shpright10268\shpbottom613\shpfhdr0\shpbxcolumn\shpbxignore\shpbypara\shpbyignore\shpwr3\shpwrk0\shpfblwtxt1\shpz4\shplid1030{\sp{\sn shapeType}{\sv 20}}{\sp{\sn fFlipH}{\sv 0}}{\sp{\sn fFlipV}{\sv 0}}
{\sp{\sn lineWidth}{\sv 6095}}{\sp{\sn fLayoutInCell}{\sv 0}}{\sp{\sn fBehindDocument}{\sv 1}}{\sp{\sn fLayoutInCell}{\sv 0}}}{\shprslt{\*\do\dobxcolumn\dobypara\dodhgt4\dpline\dpptx0\dppty0\dpptx10948\dppty0\dpx-680\dpy613\dpxsize10948\dpysize0
\dplinew9\dplinecor0\dplinecog0\dplinecob0}}}{\shp{\*\shpinst\shpleft-670\shptop604\shpright10259\shpbottom604\shpfhdr0\shpbxcolumn\shpbxignore\shpbypara\shpbyignore\shpwr3\shpwrk0\shpfblwtxt1\shpz5\shplid1031
{\sp{\sn shapeType}{\sv 20}}{\sp{\sn fFlipH}{\sv 0}}{\sp{\sn fFlipV}{\sv 0}}{\sp{\sn lineColor}{\sv 16777215}}{\sp{\sn lineWidth}{\sv 6095}}{\sp{\sn fLayoutInCell}{\sv 0}}
{\sp{\sn fBehindDocument}{\sv 1}}{\sp{\sn fLayoutInCell}{\sv 0}}}{\shprslt{\*\do\dobxcolumn\dobypara\dodhgt5\dpline\dpptx0\dppty0\dpptx10929\dppty0\dpx-670\dpy604\dpxsize10929\dpysize0\dplinew9\dplinecor255\dplinecog255\dplinecob255}}}}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 {\*\bkmkstart page8}{\*\bkmkend page8}
\par }\pard \ltrpar\ql \li900\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin900\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 case 'l':}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li1140\ri4800\sl241\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4800\lin1140\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
fprintf(stderr, "%d", line); break;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li900\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin900\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 case 'c':}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li1140\ri4800\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4800\lin1140\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
fprintf(stderr, "%s", cond); break;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li900\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin900\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 case 'e':}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li1140\ri3480\sl241\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin3480\lin1140\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
fprintf(stderr, "%s", strerror(errno)); break;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li900\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin900\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 default:}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li1140\ri0\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin0\lin1140\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
fprintf(stderr, "(invalid %% sequence %%%c in error string)\\n", *s); break;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li900\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin900\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li720\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin720\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li480\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 

\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \fi-240\li480\ri6560\sl252\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin6560\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 done_with_msg: putc('\\
n', stderr); fflush(stderr); exit(1);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 

\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 char *out_of_memory = "Out of memory at %f:%l (says %c) (error %e)";}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-200\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-255\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri7400\sl380\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin7400\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 die_test.c/ #include "die.h"}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 int main()}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri6080\sl251\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin6080\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 die_if(1, out_of_memory); return 0;
}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\tx1900\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 die.h/}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 \tab }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 `}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri320\sl311\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin320\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
#define die_if(cond,msg) (die_if_func(cond,#cond,__FILE__,__LINE__,msg)) void die_i\hich\af0\dbch\af31505\loch\f0 f_func(int whether, char *cond, char *file, int line, char *msg);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 char *out_of_memory;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-229\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 kstr.c/}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\qj \li0\ri7040\sl252\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin7040\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
#include <string.h> #include <stdio.h> #include <stdlib.h> #include <unistd.h> #include "die.h"}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\qj \li0\ri7040\sl312\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin7040\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 #include "kstr.h" #include "talloc.h"}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-4\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 void kstr_new(kstr *k)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri5840\sl252\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin5840\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
*k = talloc(sizeof(**k)); die_if(!*k, out_of_memory); (*k)->start = 0; (*k)->length = 0; (*k)->allocated_length = 0;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 void kstr_del(kstr k)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-121\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri7160\sl251\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin7160\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 tfree(k->start); tfree(k);}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid16021206 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid6840404 
{\shp{\*\shpinst\shpleft-680\shptop697\shpright10268\shpbottom697\shpfhdr0\shpbxcolumn\shpbxignore\shpbypara\shpbyignore\shpwr3\shpwrk0\shpfblwtxt1\shpz6\shplid1032{\sp{\sn shapeType}{\sv 20}}{\sp{\sn fFlipH}{\sv 0}}{\sp{\sn fFlipV}{\sv 0}}
{\sp{\sn lineWidth}{\sv 6095}}{\sp{\sn fLayoutInCell}{\sv 0}}{\sp{\sn fBehindDocument}{\sv 1}}{\sp{\sn fLayoutInCell}{\sv 0}}}{\shprslt{\*\do\dobxcolumn\dobypara\dodhgt6\dpline\dpptx0\dppty0\dpptx10948\dppty0\dpx-680\dpy697\dpxsize10948\dpysize0
\dplinew9\dplinecor0\dplinecog0\dplinecob0}}}{\shp{\*\shpinst\shpleft-670\shptop688\shpright10259\shpbottom688\shpfhdr0\shpbxcolumn\shpbxignore\shpbypara\shpbyignore\shpwr3\shpwrk0\shpfblwtxt1\shpz7\shplid1033
{\sp{\sn shapeType}{\sv 20}}{\sp{\sn fFlipH}{\sv 0}}{\sp{\sn fFlipV}{\sv 0}}{\sp{\sn lineColor}{\sv 16777215}}{\sp{\sn lineWidth}{\sv 6095}}{\sp{\sn fLayoutInCell}{\sv 0}}
{\sp{\sn fBehindDocument}{\sv 1}}{\sp{\sn fLayoutInCell}{\sv 0}}}{\shprslt{\*\do\dobxcolumn\dobypara\dodhgt7\dpline\dpptx0\dppty0\dpptx10929\dppty0\dpx-670\dpy688\dpxsize10929\dpysize0\dplinew9\dplinecor255\dplinecog255\dplinecob255}}}}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \sect }\sectd \ltrsect\marglsxn1160\margrsxn1620\margbsxn1019\linex0\colno1\colw9120\sectdefaultcl\sftnbj \pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 
\rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 {\*\bkmkstart page9}
{\*\bkmkend page9}\hich\af0\dbch\af31505\loch\f0 v\hich\af0\dbch\af31505\loch\f0 oid kstr_growto(kstr k, int len)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-4\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \fi-240\li480\ri2000\sl252\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin2000\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
if (len > k->allocated_length) \{ int nal = ((len | 7) + 1) * 2; char *nstart = talloc(nal); die_if(!nstart, out_of_memory); memset(nstart, 'Y', nal);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li480\ri1400\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin1400\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
memcpy(nstart, k->start, k->length); tfree(k->start);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li480\ri2600\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin2600\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
k->start = nstart; k->allocated_length = nal;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-4\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 void kstr_growby(kstr k, int len)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 kstr_growto(k, len + k->length);}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-4\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 void kstr_getline(kstr k, FILE *f)}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri4280\nowidctlpar\wrapdefault\nooverflow\faauto\rin4280\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 int l = 80; k->length = 0; for (;;) \{}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li480\ri3560\nowidctlpar\wrapdefault\nooverflow\faauto\rin3560\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 char *rv; kstr_growby(k, l); clearerr(f);}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li480\ri1040\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin1040\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
rv = fgets(k->start + k->length, l, f); if (!rv) \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li720\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin720\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 return;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li480\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 

\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li480\ri680\sl254\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin680\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
k->length += strlen(k->start + k->length); if (k->start[k->length - 1] == '\\n') \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li720\ri2360\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin2360\lin720\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
/* end of line */ k->start[k->length] = 'X'; return;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 l *= 2;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 

\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 int kstr_read(kstr k, int fd, int maxlen)}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-121\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 int rv;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 kstr_growto(k, maxlen);}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri2120\sl241\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin2120\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 rv = rea
\hich\af0\dbch\af31505\loch\f0 d(fd, k->start, maxlen); if (rv <= 0) \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li480\ri4040\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4040\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 k->length = 0; return rv;}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \fi-240\li480\ri3920\nowidctlpar\wrapdefault\nooverflow\faauto\rin3920\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}\hich\af0\dbch\af31505\loch\f0  else \{ k->length = rv; return rv; }{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 void kstr_append(kstr k, char *s, int len)}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 kstr_growby(k, len);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri1520\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin1520\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
memcpy(k->start + k->length, s, len); k->length += len;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid16021206 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}{\*\bkmkstart page10}{\*\bkmkend page10}\hich\af0\dbch\af31505\loch\f0 kstr.h/}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-225\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 typedef struct}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-121\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri5160\sl251\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin5160\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 char *start; int length;}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \fi240\li0\ri4080\sl312\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4080\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 int allocated_length; \} *kstr;}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-4\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri4080\sl377\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4080\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
void kstr_new(kstr *k); void kstr_del(kstr k);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri2760\sl380\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin2760\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
void kstr_growto(kstr k, int len); void kstr_growby(kstr k, int len);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 void kstr_getline(kstr k, FILE *f);}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-225\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri1680\sl449\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin1680\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
int kstr_read(kstr k, int fd, int maxlen); void kstr_append(kstr k, char *s, int len);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-102\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri4680\sl315\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4680\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
kstr_test.c/ #include <stdio.h> #include "kstr.h" #include "die.h"}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 char *input_error = "input error at %f:%l: %e";}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-229\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 int main()}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri5040\sl251\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin5040\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 kstr s; kstr_new(&s);}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \fi-240\li480\ri2160\sl253\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin2160\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 while (!feof(stdin)) \{
 kstr_getline(s, stdin); die_if(ferror(stdin), input_error);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li480\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 fwrite(s->start, s->length, 1, stdout);}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 

\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri5160\sl254\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin5160\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 kstr_del(s); return 0;}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-332\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 talloc.c/}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-122\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\qj \li0\ri4560\sl281\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4560\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
#include <stdlib.h> #include <stdio.h> #include "talloc.h"}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-28\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\qj \li0\ri4200\sl297\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4200\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
/* to turn on tracing: #define tracing /* */ void *talloc(int n)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \fi240\li0\ri4080\sl254\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4080\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
void *rv = malloc(n); #ifdef tracing}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \fi240\li0\ri0\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 fprintf(stderr, "0x%08x: %d bytes\\
n", (unsigned)rv, n); #endif}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 return rv;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-111\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 void tfree(void *p)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 #ifdef tracing}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 fprintf(stderr, "0x%08x: freed\\\hich\af0\dbch\af31505\loch\f0 
n", (unsigned)p);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-128\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 {\*\bkmkstart page11}{\*\bkmkend page11}
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 #endif}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 free(p);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 talloc.h/}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri5520\sl312\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin5520\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
void *talloc(int n); void tfree(void *p);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-230\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri4560\sl280\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4560\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
mem-used/ #!/var/u/sittler/bin/perl -w use strict;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri3000\sl241\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin3000\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
# analyze memory usage trace from talloc. my %blocks;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 my $total = 0;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 while (<>) \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 printf "%9d  %s", $total, $_;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-111\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \fi-240\li480\ri3240\sl301\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin3240\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 if (/^(0x[0-9a-f]+): (\\
d+) bytes$/) \{ if (exists $blocks\{$1\}) \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li720\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin720\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 warn "Uh-oh: $1 allocated twice without intervening free\\n";}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-10\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \fi-240\li720\ri5160\sl254\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin5160\lin720\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}\hich\af0\dbch\af31505\loch\f0  else \{ $blocks\{$1\}
 = $2; }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li720\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin720\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 $total += $2;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li480\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 

\par }\pard \ltrpar\ql \fi-240\li480\ri3360\nowidctlpar\wrapdefault\nooverflow\faauto\rin3360\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}\hich\af0\dbch\af31505\loch\f0  elsif (/^(0x[0-9a-f]+): freed$/) \{
\hich\af0\dbch\af31505\loch\f0  next if $1 eq '0x00000000'; $total -= $blocks\{$1\}; }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 delete $blocks\{$1\};}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 

\par }\pard \ltrpar\ql \li0\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri5040\sl254\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin5040\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 print "Final: $total\\
n"; chat-server.c/}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri5160\sl258\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin5160\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
#include <sys/types.h> #include <sys/socket.h> #include <errno.h> #include <stdio.h> #include <netinet/in.h> #include <arpa/inet.h> #incl\hich\af0\dbch\af31505\loch\f0 
ude <unistd.h> #include <fcntl.h> #include <signal.h> #include "event.h" #include "kstr.h" #include "die.h"}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-48\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 eventset e;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 kstr client_list;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 typedef struct client_info}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 int connected;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri4920\sl241\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4920\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
struct sockaddr_in sin; kstr outbuf;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \fi240\li0\ri6240\sl311\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin6240\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 int outbufp; \} client_info;}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 client_info *get_cip(int fd)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 return ((client_info*)client_list->start) + fd;}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-128\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 {\*\bkmkstart page12}{\*\bkmkend page12}
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 void handle_disconnection(int fd)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri5400\nowidctlpar\wrapdefault\nooverflow\faauto\rin5400\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
client_info *cip = get_cip(fd); cip->connected = 0; kstr_del(cip->outbuf); on_event_nop(&e.read, fd); \hich\af0\dbch\af31505\loch\f0 on_event_nop(&e.write, fd); close(fd);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 

\par }\pard \ltrpar\ql \li0\ri0\sl-4\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 void write_queued_data(int fd)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri5400\sl289\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin5400\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
client_info *cip = get_cip(fd); int rv;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-18\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\sl380\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
die_if(!cip->connected, "Damn event handler called on disconnected client"); die_if(cip->outbufp > cip->outbuf->length, "outbufp out of range (%c)");}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 rv = write(fd,}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li1500\ri3520\sl284\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin3520\lin1500\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
cip->outbuf->start + cip->outbufp, cip->outbuf->length - cip->outbufp);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-23\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 if (rv < 0) \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-122\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \fi-917\li1380\ri2160\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin2160\lin1380\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 fp
\hich\af0\dbch\af31505\loch\f0 rintf(stderr, "error writing to client %d (%s): ", fd, inet_ntoa(cip->sin.sin_addr));}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li480\ri5400\sl251\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin5400\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
perror("closing connection"); handle_disconnection(fd);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \fi-240\li480\ri6600\sl241\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin6600\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}\hich\af0\dbch\af31505\loch\f0  else \{
 cip->outbufp += rv; }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\qj \fi-240\li720\ri3840\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin3840\lin720\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
if (cip->outbufp == cip->outbuf->length) \{ cip->outbufp = 0; }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li720\ri5400\sl254\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin5400\lin720\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
cip->outbuf->length = 0; on_event_nop(&e.write, fd); }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\qj \li480\ri0\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}\hich\af0\dbch\af31505\loch\f0  else \{ }{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\qj \li720\ri0\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin0\lin720\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
if (cip->outbufp > 15*cip->outbuf->length/16) \{ }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li900\ri1360\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin1360\lin900\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
/* time to move it back to the beginning of the buffer */ memcpy(cip->outbuf->start, cip->outbuf->start+cip->outbufp, }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\qj \li1740\ri0\nowidctlpar\wrapdefault\nooverflow\faauto\rin0\lin1740\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 cip->outbuf->length - c
\hich\af0\dbch\af31505\loch\f0 ip->outbufp); }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-4\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li900\ri4120\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4120\lin900\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
cip->outbuf->length -= cip->outbufp; cip->outbufp = 0;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li720\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin720\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li480\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 

\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-4\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri4680\sl380\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4680\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 char lostmsg[] = "(Lost messages)\\r\\
n"; int queuelimit = 50 * 1024;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 void queue_data(int fd, char *s, int len)}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 client_info *cip = get_cip(fd);}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri1200\sl241\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin1200\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
die_if(!cip->connected, "Attempt to send to disconnected client"); if (cip->outbuf->length + len > queuelimit) \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \fi-240\li720\ri2280\sl251\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin2280\lin720\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
if (cip->outbuf->length < queuelimit) \{ kstr_append(cip->outbuf, lostmsg, sizeof(lostmsg)-1);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}\hich\af0\dbch\af31505\loch\f0  else \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li480\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 

\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}\hich\af0\dbch\af31505\loch\f0  else \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 kstr_append(cip->outbuf, s, len);}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 

\par }\pard \ltrpar\ql \li480\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 on_event(&e.write, fd, write_queued_data);}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-20\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid16021206 {\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid6840404 
{\shp{\*\shpinst\shpleft-670\shptop688\shpright10259\shpbottom688\shpfhdr0\shpbxcolumn\shpbxignore\shpbypara\shpbyignore\shpwr3\shpwrk0\shpfblwtxt1\shpz8\shplid1034{\sp{\sn shapeType}{\sv 20}}{\sp{\sn fFlipH}{\sv 0}}{\sp{\sn fFlipV}{\sv 0}}
{\sp{\sn lineColor}{\sv 16777215}}{\sp{\sn lineWidth}{\sv 6095}}{\sp{\sn fLayoutInCell}{\sv 0}}{\sp{\sn fBehindDocument}{\sv 1}}{\sp{\sn fLayoutInCell}{\sv 0}}}{\shprslt{\*\do\dobxcolumn\dobypara\dodhgt8\dpline\dpptx0\dppty0\dpptx10929\dppty0
\dpx-670\dpy688\dpxsize10929\dpysize0\dplinew9\dplinecor255\dplinecog255\dplinecob255}}}}{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 {\*\bkmkstart page13}{\*\bkmkend page13}\hich\af0\dbch\af31505\loch\f0 
void queue_string(int fd, char *s)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 queue_data(fd, s, strlen(s));}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 kstr rbuf;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 void handle_client_data(int fd)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 int rv;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri5160\sl304\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin5160\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
rv = kstr_read(rbuf, fd, 8192); if (rv < 0) \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li480\ri4200\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4200\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
fprintf(stderr, "client fd %d:", fd); perror("read error");}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \fi-240\li480\ri5640\sl251\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin5640\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}\hich\af0\dbch\af31505\loch\f0  else if (rv == 0) \{
 handle_disconnection(fd); }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\qj \fi-240\li480\ri7920\sl254\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin7920\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}\hich\af0\dbch\af31505\loch\f0  
\hich\af0\dbch\af31505\loch\f0 el\hich\af0\dbch\af31505\loch\f0 se \{ int i; }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\qj \li480\ri0\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 client_info *cip = get_cip(0); }{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\qj \fi-240\li720\ri4320\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4320\lin720\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
for (i = 0; i != e.read.size; i++) \{\hich\af0\dbch\af31505\loch\f0  if (cip[i].connected) \{ }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\qj \li900\ri0\nowidctlpar\wrapdefault\nooverflow\faauto\rin0\lin900\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 queue_string(i, "From "); }{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\qj \li900\ri2320\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin2320\lin900\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
queue_string(i, inet_ntoa(cip[fd].sin.sin_addr)); queue_string(i, ": "); }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\qj \li900\ri0\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin0\lin900\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
queue_data(i, rbuf->start, rbuf->length); }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\qj \li720\ri0\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin0\lin720\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}\hich\af0\dbch\af31505\loch\f0  }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\qj \li480\ri0\nowidctlpar\wrapdefault\nooverflow\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}\hich\af0\dbch\af31505\loch\f0  }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 void new_client_conn(int listenfd)}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-4\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri4920\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4920\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
struct sockaddr_in addr; socklen_t socklen = sizeof(addr); client_info *cip;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 int space_to_allocate;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-111\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri1560\sl377\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin1560\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
int nc = accept(listenfd, (struct sockaddr*)&addr, &socklen); fcntl(nc, F_SETFL, fcntl(nc, F_GETFL, 0) | O_NDELAY);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 kstr_growto(client_list, (nc+1) * siz
\hich\af0\dbch\af31505\loch\f0 eof(struct client_info));}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-229\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \fi240\li0\ri360\sl301\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin360\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
space_to_allocate = (nc+1) * sizeof(struct client_info) - client_list->length;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\sl284\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
memset(client_list->start + client_list->length, '\\0', space_to_allocate); client_list->length += space_to_allocate;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-27\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri3360\sl301\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin3360\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
cip = ((client_info*)client_list->start) + nc; cip->connected = 1;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri6120\sl281\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin6120\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
cip->sin = addr; kstr_new(&cip->outbuf); cip->outbufp = 0;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-33\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 on_event(&e.read, nc, handle_client_data);}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-225\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri3720\sl297\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin3720\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
queue_string(nc, "Hello there "); queue_string(nc, inet_ntoa(addr.sin_addr)); queue_\hich\af0\dbch\af31505\loch\f0 string(nc, "\\n");}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 int open_server_socket()}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-20\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid6840404 
{\shp{\*\shpinst\shpleft-680\shptop815\shpright10268\shpbottom815\shpfhdr0\shpbxcolumn\shpbxignore\shpbypara\shpbyignore\shpwr3\shpwrk0\shpfblwtxt1\shpz9\shplid1035{\sp{\sn shapeType}{\sv 20}}{\sp{\sn fFlipH}{\sv 0}}{\sp{\sn fFlipV}{\sv 0}}
{\sp{\sn lineWidth}{\sv 6095}}{\sp{\sn fLayoutInCell}{\sv 0}}{\sp{\sn fBehindDocument}{\sv 1}}{\sp{\sn fLayoutInCell}{\sv 0}}}{\shprslt{\*\do\dobxcolumn\dobypara\dodhgt9\dpline\dpptx0\dppty0\dpptx10948\dppty0\dpx-680\dpy815\dpxsize10948\dpysize0
\dplinew9\dplinecor0\dplinecog0\dplinecob0}}}{\shp{\*\shpinst\shpleft-670\shptop806\shpright10259\shpbottom806\shpfhdr0\shpbxcolumn\shpbxignore\shpbypara\shpbyignore\shpwr3\shpwrk0\shpfblwtxt1\shpz10\shplid1036
{\sp{\sn shapeType}{\sv 20}}{\sp{\sn fFlipH}{\sv 0}}{\sp{\sn fFlipV}{\sv 0}}{\sp{\sn lineColor}{\sv 16777215}}{\sp{\sn lineWidth}{\sv 6095}}{\sp{\sn fLayoutInCell}{\sv 0}}
{\sp{\sn fBehindDocument}{\sv 1}}{\sp{\sn fLayoutInCell}{\sv 0}}}{\shprslt{\*\do\dobxcolumn\dobypara\dodhgt10\dpline\dpptx0\dppty0\dpptx10929\dppty0\dpx-670\dpy806\dpxsize10929\dpysize0\dplinew9\dplinecor255\dplinecog255\dplinecob255}}}}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \sect }\sectd \ltrsect\marglsxn1160\margrsxn2100\margbsxn1130\linex0\colno1\colw8640\sectdefaultcl\sftnbj \pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 
\rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 {\*\bkmkstart page14}
{\*\bkmkend page14}\{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri2160\sl241\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin2160\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
int fd = socket(PF_INET, SOCK_STREAM, 0); int rv;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 int one = 1;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 struct sockaddr_in addr;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 setsockopt(fd, SOL_SOCKET, SO_REUSEADDR, &one, sizeof one);}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-241\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri2160\sl317\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin2160\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 memset((char*)&addr, '\\
0', sizeof(addr)); addr.sin_family = AF_INET;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri3000\sl312\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin3000\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
addr.sin_port = htons(17224); addr.sin_addr.s_addr = INADDR_ANY;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-4\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri720\sl358\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin720\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
rv = bind(fd, (struct sockaddr*)&addr, sizeof(addr)); die_if(rv<0, "bind failed: %e");}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 rv = listen(fd, 5);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 die_if(rv<0\hich\af0\dbch\af31505\loch\f0 , "listen failed: %e");}
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-111\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 return fd;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 void end_server(int fd)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-121\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri4440\sl251\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4440\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
kstr_del(client_list); kstr_del(rbuf); exit(0);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-337\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 int main()}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri3600\sl284\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin3600\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
int s = open_server_socket(); kstr_new(&client_list); kstr_new(&rbuf);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-251\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 sigignore(SIGPIPE);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-229\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 init_eventset(&e);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri2520\sl312\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin2520\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
on_event(&e.read, s, new_client_conn); on_event(&e.read, 0, end_server);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-4\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \fi-240\li480\ri4680\sl317\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4680\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 for (;;) \{
 handle_events(&e);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 

\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li240\ri1800\sl241\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin1800\lin240\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \hich\af0\dbch\af31505\loch\f0 
die_if(1 + 1 == 2, "Can't happen at %f:%l"); return 0;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid16021206 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755 
\par 
\par 
\par 
\par 
\par 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid881755 {\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid881755 
\par 
\par 
\par 
\par 
\par }\pard \ltrpar\qc \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid9700192 {\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid9700192 \hich\af0\dbch\af31505\loch\f0 Experiment-5}{\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 
\b\f0\fs24\insrsid881755 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid881755 {\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid881755 
\par }{\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid9700192 \hich\af0\dbch\af31505\loch\f0 Objective: Write a p}{\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid881755\charrsid881755 \hich\af0\dbch\af31505\loch\f0 
rogram for implementing Java RMI Mechanism}{\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid881755 
\par }{\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid9700192 
\par \hich\af0\dbch\af31505\loch\f0 Introduction:
\par }\pard\plain \ltrpar\s10\qj \li0\ri0\sl231\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin0\lin0\itap0\pararsid9700192 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid9700192\charrsid9700192 \hich\af0\dbch\af31505\loch\f0 
The Java Remote Method Invocation (Java RMI) is a Java API that performs the object-oriented equivalent of remote procedure calls (RPC), with support for direct transfer of serialized Java objects and distributed garbage collection.
\hich\af0\dbch\af31505\loch\f0  \hich\af0\dbch\af31505\loch\f0 The original \hich\af0\dbch\af31505\loch\f0 
implementation depends on Java Virtual Machine (JVM) class representation mechanisms and it thus only supports making calls from one JVM to another. The protocol underlying this Java-only implementation is known as Java Remote Method Protocol (JRMP).
\hich\af0\dbch\af31505\loch\f0  \hich\af0\dbch\af31505\loch\f0 In order to support code running in a non-JVM context, a CORBA version was later developed. Usage of the term RMI may denote solely the programming interface or\hich\af0\dbch\af31505\loch\f0  
\hich\af0\dbch\af31505\loch\f0 may\hich\af0\dbch\af31505\loch\f0  \hich\af0\dbch\af31505\loch\f0 signify\hich\af0\dbch\af31505\loch\f0  \hich\af0\dbch\af31505\loch\f0 both\hich\af0\dbch\af31505\loch\f0  \hich\af0\dbch\af31505\loch\f0 the
\hich\af0\dbch\af31505\loch\f0  \hich\af0\dbch\af31505\loch\f0 API and JRMP, whereas the term\hich\af0\dbch\af31505\loch\f0  \hich\af0\dbch\af31505\loch\f0 RMI-IIOP\hich\af0\dbch\af31505\loch\f0  \hich\af0\dbch\af31505\loch\f0 (read:
\hich\af0\dbch\af31505\loch\f0  \hich\af0\dbch\af31505\loch\f0 RMI\hich\af0\dbch\af31505\loch\f0  \hich\af0\dbch\af31505\loch\f0 ove\hich\af0\dbch\af31505\loch\f0 r\hich\af0\dbch\af31505\loch\f0  \hich\af0\dbch\af31505\loch\f0 IIOP)
\hich\af0\dbch\af31505\loch\f0  \hich\af0\dbch\af31505\loch\f0 denotes\hich\af0\dbch\af31505\loch\f0  \hich\af0\dbch\af31505\loch\f0 the\hich\af0\dbch\af31505\loch\f0  \hich\af0\dbch\af31505\loch\f0 RMI\hich\af0\dbch\af31505\loch\f0  
\hich\af0\dbch\af31505\loch\f0 interface\hich\af0\dbch\af31505\loch\f0  \hich\af0\dbch\af31505\loch\f0 delegating most of the functionality to the supporting CORBA implementation.
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid881755 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid9700192 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid9700192 {\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid9700192 \hich\af0\dbch\af31505\loch\f0 P}{\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 
\b\f0\fs24\insrsid9700192\charrsid881755 \hich\af0\dbch\af31505\loch\f0 rogram for implementing Java RMI Mechanism}{\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid9700192 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid881755 {\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid881755 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\ul\insrsid881755\charrsid5443308 \hich\af0\dbch\af31505\loch\f0 AddClient.java}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li0\ri0\sl-179\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid881755 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li360\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin360\itap0\pararsid881755 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 \hich\af0\dbch\af31505\loch\f0 import java.rmi.*;}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li0\ri0\sl-229\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid881755 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li360\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin360\itap0\pararsid881755 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 \hich\af0\dbch\af31505\loch\f0 public class AddClient}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid881755 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li360\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin360\itap0\pararsid881755 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li900\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin900\itap0\pararsid881755 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 \hich\af0\dbch\af31505\loch\f0 public static void main(String args[])}
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid881755 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li900\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin900\itap0\pararsid881755 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 

\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid881755 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li1620\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin1620\itap0\pararsid881755 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 \hich\af0\dbch\af31505\loch\f0 try}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid881755 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li2340\ri360\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin360\lin2340\itap0\pararsid881755 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 \hich\af0\dbch\af31505\loch\f0 
String addServerURL="rmi://"+ args[0] + "/AddServer"; AddServerIntf addServerIntf =}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid881755 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \fi-1978\li2340\ri720\sl273\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin720\lin2340\itap0\pararsid881755 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 \hich\af0\dbch\af31505\loch\f0 
(AddServerIntf)Naming.lookup(addServerURL); System.out.println("the first no is:" + args[1]); double d1=Double.valueOf(args[1]).doubleValue(); System.out.println("the second no is:" + args[2]);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li0\ri0\sl-36\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid881755 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li2340\ri0\sl320\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin0\lin2340\itap0\pararsid881755 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 \hich\af0\dbch\af31505\loch\f0 
double d2=Double.valueOf(args[2]).doubleValue(); System.out.p\hich\af0\dbch\af31505\loch\f0 rintln("Sum = " + addServerIntf.add(d1,d2));}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li1620\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin1620\itap0\pararsid881755 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid881755\charrsid5443308 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 \hich\af0\dbch\af31505\loch\f0 catch(Exception e)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li2340\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin2340\itap0\pararsid881755 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 \hich\af0\dbch\af31505\loch\f0 System.out.println("Exception:" +e);}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid881755 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li1620\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin1620\itap0\pararsid881755 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 

\par }\pard \ltrpar\ql \li900\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin900\itap0\pararsid881755 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid881755 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li360\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin360\itap0\pararsid881755 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 

\par }\pard \ltrpar\ql \li0\ri0\sl-200\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid881755 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li0\ri0\sl-205\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid881755 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid881755 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\ul\insrsid881755\charrsid5443308 \hich\af0\dbch\af31505\loch\f0 AddServer.java}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li0\ri0\sl-184\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid881755 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li360\ri6540\sl380\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin6540\lin360\itap0\pararsid881755 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 \hich\af0\dbch\af31505\loch\f0 
import java.net.*; import java.rmi.*;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li360\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin360\itap0\pararsid881755 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 \hich\af0\dbch\af31505\loch\f0 public class AddServer}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid881755 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li360\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin360\itap0\pararsid881755 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 

\par }\pard \ltrpar\ql \li900\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin900\itap0\pararsid881755 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 \hich\af0\dbch\af31505\loch\f0 public static void main(String args[])}
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li900\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin900\itap0\pararsid881755 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid881755 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li1620\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin1620\itap0\pararsid881755 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 \hich\af0\dbch\af31505\loch\f0 try}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid881755 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li1620\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin1620\itap0\pararsid881755 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 

\par }\pard \ltrpar\ql \li2340\ri600\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin600\lin2340\itap0\pararsid881755 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 \hich\af0\dbch\af31505\loch\f0 
AddServerImpl addServerImpl = new AddServerImpl(); Naming.rebind("AddServer", addServerImpl);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid881755 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li1620\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin1620\itap0\pararsid881755 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 

\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 \hich\af0\dbch\af31505\loch\f0 catch(Exception e)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid881755 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li1620\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin1620\itap0\pararsid881755 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 

\par }\pard \ltrpar\ql \li2340\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin2340\itap0\pararsid881755 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 \hich\af0\dbch\af31505\loch\f0 System.out.println("Exception:" +e);}
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li1620\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin1620\itap0\pararsid881755 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li900\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin900\itap0\pararsid881755 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid881755 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 
\par }\pard \ltrpar\ql \li360\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin360\itap0\pararsid881755 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid881755\charrsid5443308 \}
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5443308 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\ul\insrsid9700192 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\ul\insrsid5443308\charrsid5443308 \hich\af0\dbch\af31505\loch\f0 AddServerImpl.java}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 
\par }\pard \ltrpar\ql \li0\ri0\sl-184\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5443308 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 
\par }\pard \ltrpar\ql \li360\ri4860\sl377\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4860\lin360\itap0\pararsid5443308 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 \hich\af0\dbch\af31505\loch\f0 
import java.rmi.*; import java.rmi.server.*;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5443308 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 
\par }\pard \ltrpar\ql \li360\ri60\sl304\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin60\lin360\itap0\pararsid5443308 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 \hich\af0\dbch\af31505\loch\f0 
public class AddServerImpl extends UnicastRemoteObject implements AddServerIntf}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 
\par }\pard \ltrpar\ql \li360\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin360\itap0\pararsid5443308 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid5443308\charrsid5443308 
\par }\pard \ltrpar\ql \li900\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin900\itap0\pararsid5443308 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 \hich\af0\dbch\af31505\loch\f0 
public AddServerImpl() throws RemoteException}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 
\par }\pard \ltrpar\ql \li900\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin900\itap0\pararsid5443308 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 

\par }\pard \ltrpar\ql \li0\ri0\sl-111\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5443308 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 
\par }\pard \ltrpar\qr \li0\ri0\nowidctlpar\wrapdefault\nooverflow\faauto\rin0\lin0\itap0\pararsid5443308 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 \hich\af0\dbch\af31505\loch\f0 
public double add(double d1,double d2) throws RemoteException}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5443308 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 
\par }\pard \ltrpar\ql \li900\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin900\itap0\pararsid5443308 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 

\par }\pard \ltrpar\ql \li1620\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin1620\itap0\pararsid5443308 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 \hich\af0\dbch\af31505\loch\f0 return d1+d2;}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5443308 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 
\par }\pard \ltrpar\ql \li900\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin900\itap0\pararsid5443308 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 

\par }\pard \ltrpar\ql \li0\ri0\sl-4\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5443308 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 
\par }\pard \ltrpar\ql \li360\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin360\itap0\pararsid5443308 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 

\par }\pard \ltrpar\ql \li0\ri0\sl-200\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5443308 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 
\par 
\par }\pard \ltrpar\ql \li0\ri0\sl-231\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5443308 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5443308 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\ul\insrsid5443308\charrsid5443308 \hich\af0\dbch\af31505\loch\f0 AddServerIntf.java}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 
\par }\pard \ltrpar\ql \li0\ri0\sl-184\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5443308 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 
\par }\pard \ltrpar\ql \li360\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin360\itap0\pararsid5443308 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 \hich\af0\dbch\af31505\loch\f0 import java.rmi.*;}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 
\par }\pard \ltrpar\ql \li0\ri0\sl-225\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5443308 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 
\par }\pard \ltrpar\ql \li360\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin360\itap0\pararsid5443308 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 \hich\af0\dbch\af31505\loch\f0 public interface AddServerIntf extends Remote}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5443308 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 
\par }\pard \ltrpar\ql \li360\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin360\itap0\pararsid5443308 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 

\par }\pard \ltrpar\ql \li900\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin900\itap0\pararsid5443308 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 \hich\af0\dbch\af31505\loch\f0 
double add(double d1, double d2) throws RemoteException;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 
\par }\pard \ltrpar\ql \li0\ri0\sl-4\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5443308 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 
\par }\pard \ltrpar\ql \li360\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin360\itap0\pararsid5443308 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 

\par }\pard \ltrpar\ql \li0\ri0\sl-200\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5443308 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 
\par 
\par }\pard \ltrpar\ql \li0\ri0\sl-220\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5443308 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5443308 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \b\f0\fs24\ul\insrsid5443308\charrsid5443308 \hich\af0\dbch\af31505\loch\f0 Output}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\b\f0\fs24\insrsid5443308\charrsid5443308 
\par }\pard \ltrpar\ql \li0\ri0\sl-238\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5443308 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 
\par }\pard \ltrpar\ql \li540\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin540\itap0\pararsid5443308 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 \hich\af0\dbch\af31505\loch\f0 // when arguments are passed as 35 and 16}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 
\par }\pard \ltrpar\ql \li0\ri0\sl-184\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5443308 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 
\par }\pard \ltrpar\ql \li540\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin540\itap0\pararsid5443308 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308\charrsid5443308 \hich\af0\dbch\af31505\loch\f0 Sum = 51}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid5443308\charrsid5443308 
\par }\pard \ltrpar\ql \li360\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin360\itap0\pararsid881755 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5443308 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid881755 {\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid881755 
\par 
\par }\pard \ltrpar\qc \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid12139115 {\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid12139115 \hich\af0\dbch\af31505\loch\f0 Experiment-6
\par 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid12139115 {\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid12139115 \hich\af0\dbch\af31505\loch\f0 Objective: Write a \hich\af0\dbch\af31505\loch\f0 p}{\rtlch\fcs1 
\af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid12139115\charrsid7679296 \hich\af0\dbch\af31505\loch\f0 rogram for simulating Balanced Sliding \hich\af0\dbch\af31505\loch\f0 Window Protocol}{\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid12139115 

\par 
\par \hich\af0\dbch\af31505\loch\f0 Introduction:
\par }\pard\plain \ltrpar\s19\qj \li0\ri0\sb120\sa120\sl336\slmult0\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid6247483 \cbpat8 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid6247483\charrsid15605822 A}{\rtlch\fcs1 \af0 \ltrch\fcs0 \cs20\insrsid6247483\charrsid15605822 \~}{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\insrsid6247483\charrsid15605822 sliding window protocol}{\rtlch\fcs1 \af0 \ltrch\fcs0 \cs20\insrsid6247483\charrsid6247483 \~}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid6247483\charrsid6247483 is a feature of packet-based}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\cs20\insrsid6247483\charrsid6247483 \~}{\field\fldedit{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid6247483\charrsid6247483  HYPERLINK "https://en.wikipedia.org/wiki/Data_transmission" \\o "Data transmission" }}{\fldrslt {\rtlch\fcs1 \af0 
\ltrch\fcs0 \cs21\insrsid6247483\charrsid6247483 data transmission}}}\sectd \ltrsect\marglsxn1160\margrsxn2100\margbsxn1130\linex0\colno1\colw8640\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \cs20\insrsid6247483\charrsid6247483 \~}
{\field\fldedit{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid6247483\charrsid6247483  HYPERLINK "https://en.wikipedia.org/wiki/Protocol_(computing)" \\o "Protocol (computing)" }}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 
\cs21\insrsid6247483\charrsid6247483 protocols}}}\sectd \ltrsect\marglsxn1160\margrsxn2100\margbsxn1130\linex0\colno1\colw8640\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid6247483\charrsid6247483 
. Sliding window protocols are used where reliable in-order delivery of packets is required, such as in the}{\rtlch\fcs1 \af0 \ltrch\fcs0 \cs20\insrsid6247483\charrsid6247483 \~}{\field\fldedit{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid6247483\charrsid6247483  HYPERLINK "https://en.wikipedia.org/wiki/Data_Link_Layer" \\o "Data Link Layer" }}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \cs21\insrsid6247483\charrsid6247483 Data Link Layer}}}\sectd \ltrsect
\marglsxn1160\margrsxn2100\margbsxn1130\linex0\colno1\colw8640\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \cs20\insrsid6247483\charrsid6247483 \~}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid6247483\charrsid6247483 (}{\field\fldedit{\*\fldinst {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid6247483\charrsid6247483  HYPERLINK "https://en.wikipedia.org/wiki/OSI_model" \\o "OSI model" }}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \cs21\insrsid6247483\charrsid6247483 OSI model}}}\sectd \ltrsect
\marglsxn1160\margrsxn2100\margbsxn1130\linex0\colno1\colw8640\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid6247483\charrsid6247483 ) as well as in the}{\rtlch\fcs1 \af0 \ltrch\fcs0 \cs20\insrsid6247483\charrsid6247483 \~}
{\field\fldedit{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid6247483\charrsid6247483  HYPERLINK "https://en.wikipedia.org/wiki/Transmission_Control_Protocol" \\o "Transmission Control Protocol" }}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 
\cs21\insrsid6247483\charrsid6247483 Transmission Control Protocol}}}\sectd \ltrsect\marglsxn1160\margrsxn2100\margbsxn1130\linex0\colno1\colw8640\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \cs20\insrsid6247483\charrsid6247483 \~}{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid6247483\charrsid6247483 (TCP)}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid6247483 . }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid6247483\charrsid6247483 
Conceptually, each portion of the transmission (packets in most data link layers, but bytes in TCP) is assigned a unique consecutive sequence number, and the receiver uses the numbers to place received packets in the correct order, discarding duplicate pa
ckets and identifying missing ones. The problem with this is that there is no limit on the size of the sequence number that can be required.}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid6247483  }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid6247483\charrsid6247483 
By placing limits on the number of packets that can be transmitted or received at any given time, a sliding window protocol allows an unlimited number of packets to be communicated using fixed-size sequence numbers.}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid6247483 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \b\insrsid15605822\charrsid15605822 Description:
\par }\pard\plain \ltrpar\s10\ql \li0\ri0\sl231\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15605822 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15605822 Two processes }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15605822\charrsid15605822 
p and q, each sending an infinite array of words to the}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15605822  }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15605822\charrsid15605822 other}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid15605822 .}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15605822\charrsid15605822 
\par }\pard \ltrpar\s10\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15605822 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15605822\charrsid15605822 
\par }\pard\plain \ltrpar\s19\qj \li0\ri0\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid15605822 \cbpat8 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid15605822\charrsid15605822 For Process p:}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15605822  
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15605822\charrsid15605822 inp: An infinite array of words to be sent to process q }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15605822 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15605822\charrsid15605822 outp:An infinite array of words being received from process q}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15605822 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15605822\charrsid15605822 Initially for all i, out outp[i] = udef}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15605822 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15605822\charrsid15605822 Sp:}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15605822  }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15605822\charrsid15605822 
The lowest numbered word that p still expects to receive from q. At any time, p has alrea}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15605822 dy written out outp[0] through }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15605822\charrsid15605822 out outp[i]}{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid15605822 .
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid881755 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid12139115 
\par }{\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid7679296\charrsid7679296 \hich\af0\dbch\af31505\loch\f0 Program for simulating Balanced Sliding \hich\af0\dbch\af31505\loch\f0 Window Protocol}{\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 
\b\f0\fs24\insrsid5713971 
\par 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \hich\af0\dbch\af31505\loch\f0 #include<stdio.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li0\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \hich\af0\dbch\af31505\loch\f0 #include<conio.h>}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \hich\af0\dbch\af31505\loch\f0 #include<stdlib.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5713971 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \hich\af0\dbch\af31505\loch\f0 #include<dos.h>.}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5713971 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \hich\af0\dbch\af31505\loch\f0 void main()}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li0\ri0\sl-121\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5713971 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li720\ri3480\sl251\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin3480\lin720\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \hich\af0\dbch\af31505\loch\f0 
char sendFrame[4],receivedFrame[4],b; int acknowledge[4];}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5713971 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li720\ri3960\sl254\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin3960\lin720\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \hich\af0\dbch\af31505\loch\f0 
int i,j,noFrame,sent,totalSent=0; clrscr();}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li720\ri3240\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin3240\lin720\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \hich\af0\dbch\af31505\loch\f0 printf(
\hich\af0\dbch\af31505\loch\f0 "Enter the number of frames: "); scanf("%d", &noFrame); for(i=0;i<noFrame;i++)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5713971 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li720\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin720\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5713971 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li1440\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin1440\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \hich\af0\dbch\af31505\loch\f0 for(j=0;j<4;j++)}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5713971 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li1440\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin1440\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 

\par }\pard \ltrpar\ql \li2160\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin2160\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \hich\af0\dbch\af31505\loch\f0 sendFrame[j]='0'+rand()%2;}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li1440\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin1440\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5713971 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li1440\ri960\sl241\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin960\lin1440\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \hich\af0\dbch\af31505\loch\f0 printf("\\n\\
nThe frame being sent is: %c",sendFrame); retrysend:}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li1440\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin1440\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \hich\af0\dbch\af31505\loch\f0 for(j=0;j<4;j++)}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li1440\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin1440\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li2160\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin2160\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \hich\af0\dbch\af31505\loch\f0 if(rand()%500>80)}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5713971 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li2880\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin2880\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \hich\af0\dbch\af31505\loch\f0 acknowledge[j]=1;}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5713971 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li2880\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin2880\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \hich\af0\dbch\af31505\loch\f0 receivedFrame[j]=sendFrame[j];}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li2160\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin2160\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li2160\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin2160\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \hich\af0\dbch\af31505\loch\f0 else}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5713971 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li2880\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin2880\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \hich\af0\dbch\af31505\loch\f0 acknowledge[j]=0;}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5713971 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li2880\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin2880\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \hich\af0\dbch\af31505\loch\f0 receivedFrame[j]='x';}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li2160\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin2160\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li1440\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin1440\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid5713971\charrsid5713971 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \hich\af0\dbch\af31505\loch\f0 sent=1;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5713971 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li1440\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin1440\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \hich\af0\dbch\af31505\loch\f0 for(j=0;j<4;j++)}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5713971 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li1440\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin1440\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 

\par }\pard \ltrpar\ql \li2160\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin2160\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \hich\af0\dbch\af31505\loch\f0 if(acknowledge[j]==0)}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li2880\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin2880\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \hich\af0\dbch\af31505\loch\f0 sent=0;}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li2160\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin2160\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \hich\af0\dbch\af31505\loch\f0 delay(40);}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5713971 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li2160\ri1680\sl254\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin1680\lin2160\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \hich\af0\dbch\af31505\loch\f0 printf("\\
nAcknowlegment for %d",j); printf("th bit was: %d",acknowledge[j]);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li1440\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin1440\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid5713971\charrsid5713971 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \hich\af0\dbch\af31505\loch\f0 receivedFrame[4]=NULL;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li1440\ri840\sl241\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin840\lin1440\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \hich\af0\dbch\af31505\loch\f0 printf("\\
nThe frame received was:%s ",receivedFrame); if(sent==1)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li1440\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin1440\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 

\par }\pard \ltrpar\ql \li2160\ri480\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin480\lin2160\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \hich\af0\dbch\af31505\loch\f0 printf("\\
nThe frame sent was sent successfully "); getch();}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5713971 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li1440\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin1440\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 

\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \hich\af0\dbch\af31505\loch\f0 else}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5713971 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par }\pard \ltrpar\ql \li1440\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin1440\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 

\par }\pard \ltrpar\ql \li2160\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin2160\itap0\pararsid5713971 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \hich\af0\dbch\af31505\loch\f0 printf("\\nThe frame was not sent!");}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971 \hich\af0\dbch\af31505\loch\f0  }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 \}}{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971 
\par }\pard \ltrpar\ql \li720\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin720\itap0\pararsid15605822 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15605822\charrsid5713971 \hich\af0\dbch\af31505\loch\f0 if(sent==0)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid15605822\charrsid5713971 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15605822 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15605822\charrsid5713971 
\par }\pard \ltrpar\ql \li720\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin720\itap0\pararsid15605822 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15605822\charrsid5713971 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid15605822\charrsid5713971 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15605822 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15605822\charrsid5713971 
\par }\pard \ltrpar\ql \li1440\ri0\sl241\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin0\lin1440\itap0\pararsid15605822 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15605822\charrsid5713971 \hich\af0\dbch\af31505\loch\f0 printf("\\
\hich\af0\dbch\af31505\loch\f0 nDo you want to retry sending frame (y/n) "); scanf("%c",&b);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15605822\charrsid5713971 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15605822 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15605822\charrsid5713971 
\par }\pard \ltrpar\ql \fi-720\li2160\ri3960\sl251\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin3960\lin2160\itap0\pararsid15605822 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15605822\charrsid5713971 \hich\af0\dbch\af31505\loch\f0 
if(b=='y' || b=='Y') goto retrysend;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15605822\charrsid5713971 
\par }\pard \ltrpar\ql \li720\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin720\itap0\pararsid15605822 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15605822\charrsid5713971 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid15605822\charrsid5713971 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15605822 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15605822\charrsid5713971 
\par }\pard \ltrpar\ql \li720\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin720\itap0\pararsid15605822 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15605822\charrsid5713971 \hich\af0\dbch\af31505\loch\f0 if(sent==1)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid15605822\charrsid5713971 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15605822 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15605822\charrsid5713971 
\par }\pard \ltrpar\ql \li1440\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin1440\itap0\pararsid15605822 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15605822\charrsid5713971 \hich\af0\dbch\af31505\loch\f0 totalSent++;}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid15605822\charrsid5713971 
\par }\pard \ltrpar\ql \li0\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15605822 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15605822\charrsid5713971 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid15605822\charrsid5713971 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15605822 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15605822\charrsid5713971 
\par }\pard \ltrpar\ql \li0\ri1080\nowidctlpar\wrapdefault\nooverflow\faauto\rin1080\lin0\itap0\pararsid15605822 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15605822\charrsid5713971 \hich\af0\dbch\af31505\loch\f0 printf("\\n\\
nTotal Frames to be sent: %d",noFrame); printf("\\nTotal Frames sent successfully:%d ",totalSent); getch();}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15605822\charrsid5713971 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15605822 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15605822\charrsid5713971 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15605822 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15605822\charrsid5713971 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15605822\charrsid5713971 

\par }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid15605822 
\par }\pard \ltrpar\ql \li2160\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin2160\itap0\pararsid5713971 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15605822\charrsid5713971 
\par }\pard \ltrpar\ql \li0\ri0\sl-20\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5713971 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5713971\charrsid5713971 
\par \sect }\sectd \ltrsect\marglsxn1160\margrsxn1380\linex0\colno1\colw9360\sectdefaultcl\sftnbj \pard\plain \ltrpar\qc \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid12408697 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid12408697 \hich\af0\dbch\af31505\loch\f0 Experiment-7
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid881755 {\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid12408697 
\par \hich\af0\dbch\af31505\loch\f0 Objective: Write a program to i}{\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid7013308\charrsid7013308 \hich\af0\dbch\af31505\loch\f0 mplement RPC mechanism for a file }{\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 
\b\f0\fs24\insrsid12408697 \hich\af0\dbch\af31505\loch\f0 transfer across a network }{\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid7013308\charrsid7013308 .}{\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid5713971 
\par }{\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid12408697 
\par \hich\af0\dbch\af31505\loch\f0 Introduction:
\par }\pard\plain \ltrpar\s19\qj \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid12408697 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \cf1\insrsid12408697\charrsid12408697 RPC is a powerful technique for constructing distributed, client-server based applications. It is based on extending the notion of 
}{\rtlch\fcs1 \af0 \ltrch\fcs0 \cf1\insrsid3609309\charrsid12408697 conventional}{\rtlch\fcs1 \af0 \ltrch\fcs0 \cf1\insrsid12408697\charrsid12408697  or local pr
ocedure calling, so that the called procedure need not exist in the same address space as the calling procedure. The two processes may be on the same system, or they may be on different systems with a network connecting them. By using RPC, programmers of 
d
istributed applications avoid the details of the interface with the network. The transport independence of RPC isolates the application from the physical and logical elements of the data communications mechanism and allows the application to use a variety
 of transports.}{\rtlch\fcs1 \af0 \ltrch\fcs0 \cf1\insrsid12408697\charrsid12408697 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \cf1\insrsid12408697\charrsid12408697 RPC makes the client/server model of computing more powerful and easier to program. When combined with the ONC RPCGEN protocol compiler}{\rtlch\fcs1 \af0 \ltrch\fcs0 \cf1\insrsid3609309 
 }{\rtlch\fcs1 \af0 \ltrch\fcs0 \cf1\insrsid12408697\charrsid12408697 clients transparently make remote calls through a local procedure interface.
\par }\pard\plain \ltrpar\qj \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel0\adjustright\rin0\lin0\itap0\pararsid12408697 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \b\f0\fs24\cf1\kerning36\insrsid12408697\charrsid12408697 {\*\bkmkstart SECTION003330000000000000000}
RPC Application Development{\*\bkmkend SECTION003330000000000000000}
\par }\pard \ltrpar\qj \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid12408697 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\cf1\insrsid12408697\charrsid12408697 Consider an example:
\par A client/server lookup in a personal database on a remote machine. Assuming that we cannot access the database from the local machine (via NFS).
\par We use UNIX to run a remote shell and execute the command this way. There are some problems with this method:
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af0 \ltrch\fcs0 \f3\fs20\cf1\insrsid12408697\charrsid12408697 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\qj \li720\ri0\sb100\sa100\sbauto1\saauto1\widctlpar
\jclisttab\tx720\wrapdefault\aspalpha\aspnum\faauto\ls9\adjustright\rin0\lin720\itap0\pararsid12408697 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\cf1\insrsid12408697\charrsid12408697 the command may be slow to execute.
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af0 \ltrch\fcs0 \f3\fs20\cf1\insrsid12408697\charrsid12408697 \loch\af3\dbch\af0\hich\f3 \'b7\tab}You require an login account on the remote machine.
\par }\pard \ltrpar\qj \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid12408697 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\cf1\insrsid12408697\charrsid12408697 The RPC alternative is to

\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af0 \ltrch\fcs0 \f3\fs20\cf1\insrsid12408697\charrsid12408697 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\qj \li720\ri0\sb100\sa100\sbauto1\saauto1\widctlpar
\jclisttab\tx720\wrapdefault\aspalpha\aspnum\faauto\ls10\adjustright\rin0\lin720\itap0\pararsid12408697 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\cf1\insrsid12408697\charrsid12408697 establish an server on the remote machine that can re}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\cf1\insrsid3609309 s}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\cf1\insrsid12408697\charrsid12408697 pond to queries.
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af0 \ltrch\fcs0 \f3\fs20\cf1\insrsid12408697\charrsid12408697 \loch\af3\dbch\af0\hich\f3 \'b7\tab}Retrieve information by calling a query which will be quicker than previous approach.
\par }\pard \ltrpar\qj \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid12408697 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\cf1\insrsid12408697\charrsid12408697 
To develop an RPC application the following steps are needed:
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af0 \ltrch\fcs0 \f3\fs20\cf1\insrsid12408697\charrsid12408697 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\qj \li720\ri0\sb100\sa100\sbauto1\saauto1\widctlpar
\jclisttab\tx720\wrapdefault\aspalpha\aspnum\faauto\ls11\adjustright\rin0\lin720\itap0\pararsid12408697 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\cf1\insrsid12408697\charrsid12408697 Specify the protocol for client server communication
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af0 \ltrch\fcs0 \f3\fs20\cf1\insrsid12408697\charrsid12408697 \loch\af3\dbch\af0\hich\f3 \'b7\tab}Develop the client program
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af0 \ltrch\fcs0 \f3\fs20\cf1\insrsid12408697\charrsid12408697 \loch\af3\dbch\af0\hich\f3 \'b7\tab}Develop the server program
\par }\pard \ltrpar\qj \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid12408697 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\cf1\insrsid12408697\charrsid12408697 
The programs will be compiled }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\cf1\insrsid3609309\charrsid12408697 separately}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\cf1\insrsid12408697\charrsid12408697 
. The communication protocol is achieved by generated stubs and these stubs and rpc (and other libraries) will need to be linked in.
\par }\pard\plain \ltrpar\s19\qj \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid12408697 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \cf1\insrsid12408697\charrsid12408697 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid881755 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid12408697\charrsid7013308 
\par }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid5713971 
\par }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid3609309 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid3609309 {\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid3609309 \hich\af0\dbch\af31505\loch\f0 I}{\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 
\b\f0\fs24\insrsid3609309\charrsid7013308 \hich\af0\dbch\af31505\loch\f0 mplement RPC mechanism for a file }{\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid3609309 \hich\af0\dbch\af31505\loch\f0 transfer across a network.
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid881755 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid3609309 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\ul\insrsid1587463\charrsid5012444 {\*\bkmkstart page15}{\*\bkmkend page15}\hich\af0\dbch\af31505\loch\f0 client.java}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\sl-169\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\qj \li0\ri7200\sl297\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin7200\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \hich\af0\dbch\af31505\loch\f0 
import java.io.*; import java.net.*; class client\{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri4680\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4680\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \hich\af0\dbch\af31505\loch\f0 public static void main(String args[])\{
 try\{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \hich\af0\dbch\af31505\loch\f0 Socket sock=new Socket (args[0],8081);}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri2760\sl320\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin2760\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \hich\af0\dbch\af31505\loch\f0 
FileInputStream is=new FileInputStream("client.class"); OutputStream os=sock.getOutputStream();}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri7800\sl281\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin7800\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \hich\af0\dbch\af31505\loch\f0 int ch=0; ch=is.read(); do\{}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\sl-33\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \hich\af0\dbch\af31505\loch\f0 os.write(ch);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri7560\sl252\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin7560\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \hich\af0\dbch\af31505\loch\f0 ch=is.read(); \}
while(ch!=-1); os.flush(); os.close(); sock.close();}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \hich\af0\dbch\af31505\loch\f0 catch(Exception e)\{System.out.println(e);\}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\sl-337\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\sl222\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\ul\insrsid1587463\charrsid5012444 \hich\af0\dbch\af31505\loch\f0 server.java}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\sl-130\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\qj \li0\ri7200\sl335\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin7200\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \hich\af0\dbch\af31505\loch\f0 
import java.io.*; import java.net.*; class server \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri4680\sl304\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4680\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \hich\af0\dbch\af31505\loch\f0 public static void main(String args[])\{
 new server().go();}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \hich\af0\dbch\af31505\loch\f0 public void go()\{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\sl-200\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \hich\af0\dbch\af31505\loch\f0 while(true)\{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \hich\af0\dbch\af31505\loch\f0 try\{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri4200\sl254\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4200\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \hich\af0\dbch\af31505\loch\f0 ServerSocket serv
\hich\af0\dbch\af31505\loch\f0 er=new ServerSocket(8081); Socket socket=server.accept();}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \hich\af0\dbch\af31505\loch\f0 new Thread(new thread(socket)).start();}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \hich\af0\dbch\af31505\loch\f0 catch(Exception e)\{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\sl-111\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5012444 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \}}{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5012444 \}}{\rtlch\fcs1 
\ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid3609309 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \sect }\sectd \ltrsect\marglsxn1160\margrsxn1580\linex0\colno1\colw9160\sectdefaultcl\sftnbj \pard\plain \ltrpar
\ql \li0\ri4800\sl301\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4800\lin0\itap0 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 {\*\bkmkstart page16}{\*\bkmkend page16}\hich\af0\dbch\af31505\loch\f0 class thread implements Runnable\{ Socket s;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri6720\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin6720\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \hich\af0\dbch\af31505\loch\f0 thread(Socket s)\{ this.s=s;}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\sl-4\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri6600\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin6600\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \hich\af0\dbch\af31505\loch\f0 public void run()\{
\hich\af0\dbch\af31505\loch\f0  try\{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \hich\af0\dbch\af31505\loch\f0 InputStream is=s.getInputStream();}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\sl241\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \hich\af0\dbch\af31505\loch\f0 
FileOutputStream out =new FileOutputStream(new File("clientcopy.class")); int ch=0;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \hich\af0\dbch\af31505\loch\f0 ch=is.read();}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \hich\af0\dbch\af31505\loch\f0 do\{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \hich\af0\dbch\af31505\loch\f0 out.write(ch);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri6960\sl253\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin6960\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \hich\af0\dbch\af31505\loch\f0 ch=is.read(); \}
while(ch!=-1); out.flush();}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri1680\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin1680\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \hich\af0\dbch\af31505\loch\f0 
System.out.println("File (client.class) Copied to server as (clientcopy.class)");}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \hich\af0\dbch\af31505\loch\f0 out.close();}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid5012444 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \hich\af0\dbch\af31505\loch\f0 s.close();}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri6120\sl251\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin6120\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \hich\af0\dbch\af31505\loch\f0 catch(Exception e)\{
 System.out.println(e);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid5012444 
\par }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5012444 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par }{\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid7352129 
\par }{\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid3609309 
\par 
\par 
\par }{\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid7352129 
\par }\pard \ltrpar\qc \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid5311063 {\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid5311063 \hich\af0\dbch\af31505\loch\f0 Experiment-8
\par 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid5311063 \hich\af0\dbch\af31505\loch\f0 Objective: Write a program to implem\hich\af0\dbch\af31505\loch\f0 ent }{
\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid7352129\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 CORBA mechanism by using C++ \hich\af0\dbch\af31505\loch\f0 program at one \hich\af0\dbch\af31505\loch\f0 end and Java program on the othe}{
\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid7352129 \hich\af0\dbch\af31505\loch\f0 r}{\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid15102953 .}{\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid7352129 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\ul\insrsid7352129 {\*\bkmkstart page17}{\*\bkmkend page17}
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid5311063\charrsid5311063 \hich\af0\dbch\af31505\loch\f0 Introduction: }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid5311063 
\par }\pard\plain \ltrpar\s10\qj \li0\ri-30\sl284\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin-30\lin0\itap0\pararsid15102953 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5311063\charrsid15102953 \hich\af0\dbch\af31505\loch\f0 
CORBA, the Common Object Request Broker Architecture, is a powerful tool for distributed programming.}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid15102953 \hich\af0\dbch\af31505\loch\f0  \hich\af0\dbch\af31505\loch\f0 
CORBA is a mechanism in software for normalizing the method-call semantics between application objects that reside either in the same address space (application) or remote address space (same host, or remote host on \hich\af0\dbch\af31505\loch\f0 
a network). Version 1.0 was released in October 1991. CORBA uses an interface definition language (IDL) to specify the interfaces that objects will present to the outside world. CORBA then specifies a mapping from IDL to a specific implementation language
\hich\af0\dbch\af31505\loch\f0  \hich\af0\dbch\af31505\loch\f0 
like C++or Java. Standard mappings exist for Ada, C ,C++, Lisp, Ruby, Smalltalk, Java, COBOL, PL/Iand Python. There are also nonstandard mappings for Perl, Visual Basic, Erlang, and Tcl implemented by object request brokers(ORBs) written for those}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953 \hich\af0\dbch\af31505\loch\f0  }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid15102953 \hich\af0\dbch\af31505\loch\f0 languages.
\par }\pard \ltrpar\s10\qj \li0\ri0\sl-19\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid15102953 
\par }\pard \ltrpar\s10\qj \li240\ri260\sl256\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin260\lin240\itap0\pararsid15102953 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953 
\par }\pard \ltrpar\s10\qj \li0\ri-30\sl256\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin-30\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid15102953 \hich\af0\dbch\af31505\loch\f0 
The CORBA specification dictates that there shall be an ORB through which the Application interacts with other objects. In practice, the application simply initializes the ORB, and accesses an internal Object Adapte\hich\af0\dbch\af31505\loch\f0 
r which maintains such issues as reference counting, object (and reference) instantiation policies, object lifetime policies, etc. The Object Adapter is used to register instances of the generated code classes. Generated code classes are the result of com
\hich\af0\dbch\af31505\loch\f0 p\hich\af0\dbch\af31505\loch\f0 
iling the user IDL code, which translates the high-level interface definition into an OS-and language-specific class base for use by the user application. This step is necessary in order to enforce the CORBA semantics and provide a clean user process for 
\hich\af0\dbch\af31505\loch\f0 i\hich\af0\dbch\af31505\loch\f0 nterfacing with the CORBA infrastructure.}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid5311063\charrsid15102953 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0\afs24 
\ltrch\fcs0 \b\f0\fs24\insrsid15102953 
\par \hich\af0\dbch\af31505\loch\f0 Description:}{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid5311063 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid15102953 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid15102953 \hich\af0\dbch\af31505\loch\f0 Data communication from client to server is accomplished through a well defined object-oriented interface. \hich\af0\dbch\af31505\loch\f0 T
\hich\af0\dbch\af31505\loch\f0 he \hich\af0\dbch\af31505\loch\f0 object request broker (ORB) determines the location of the target ob\hich\af0\dbch\af31505\loch\f0 ject, sends a request to that object, and returns any response back to the caller.
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid15102953\charrsid5311063 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid15102953 \hich\af0\dbch\af31505\loch\f0 I\hich\af0\dbch\af31505\loch\f0 mplement }{\rtlch\fcs1 
\af31507\afs24 \ltrch\fcs0 \b\f0\fs24\insrsid15102953\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 CORBA mechanism by using C++ program at one \hich\af0\dbch\af31505\loch\f0 end and Java program on the othe}{\rtlch\fcs1 \af31507\afs24 \ltrch\fcs0 
\b\f0\fs24\insrsid15102953 \hich\af0\dbch\af31505\loch\f0 r
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\ul\insrsid5311063 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\ul\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 Server programs}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-200\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri6720\sl377\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin6720\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
#ifndef __hello_skel_h__ #define __hello_skel_h__}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 #include <hello.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 class Hello_skel : virtual public Hello,}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li2280\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin2280\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 virtual public CORBA_Object_skel}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 static CORBA_ULong _ob_num_;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri5040\sl380\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin5040\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
Hello_skel(const Hello_skel&); void operator=(const Hello_skel&);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 protected:}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-225\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 Hello_skel() \{ \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-122\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 Hello_skel(const char*);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 public:}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-225\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 Hello_ptr _this() \{ return Hello::_duplicate(this); \}}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-229\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 virtual CORBA_ULong _OB_incNumber() const;}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \fi480\li0\ri0\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 virtual OBDispatchStatus
\hich\af0\dbch\af31505\loch\f0  _OB_dispatch(const char*, OBFixSeq< CORBA_Octet >&, bool, CORBA_ULong, CORBA_ULong);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \}\hich\af0\dbch\af31505\loch\f0 ;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-111\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 #endif}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-200\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri6840\sl380\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin6840\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
#include <OB/CORBA.h> #include <hello_skel.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 //}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 // IDL:Hello:1.0}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 //}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 CORBA_ULong Hello_skel::_ob_num_ = 0;}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-111\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 Hello_skel::Hello_skel(const char* name)}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 assert_nca(name, OBNCANullString);}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-111\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 try}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li960\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin960\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 _OB_createObjectKeyWithName(name);}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 

\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 catch(...)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-4\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-20\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-128\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 {\*\bkmkstart page22}{\*\bkmkend page22}
\par }\pard \ltrpar\ql \li960\ri5880\sl317\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin5880\lin960\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 _OB_setRef(0); throw;}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-4\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri4560\sl317\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4560\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
CORBA_ULong Hello_skel::_OB_incNumber() const}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 return Hello_skel::_ob_num_++;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri3240\sl320\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin3240\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
OBDispatchStatus Hello_skel::_OB_dispatch(const char* _ob_op,}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li3000\ri1560\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin1560\lin3000\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
OBFixSeq< CORBA_Octet >& _ob_seq, bool _ob_sw,}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li3000\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin3000\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 CORBA_ULong _ob_offIn,}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 CORBA_ULong _ob_offOut)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 if(strcmp(_ob_op, "hello") == 0)}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li960\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin960\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 hello();}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-229\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li960\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin960\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 CORBA_ULong _ob_cnt = _ob_offOut;}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-225\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li960\ri4680\sl317\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4680\lin960\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
_ob_seq.length(0); _ob_seq.length(_ob_cnt);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 #ifdef OB_CLEAR_MEM}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li960\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin960\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 memset(_ob_seq.data(), 0, _ob_seq.length());}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 #endif}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li960\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin960\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 return OBDispatchStatusOK;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 else}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \fi960\li0\ri0\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
return CORBA_Object_skel::_OB_dispatch(_ob_op, _ob_seq, _ob_sw, _ob_offIn, _ob_offOut);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-337\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri6240\sl377\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin6240\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 #ifndef __hello_h__ #define __hello_h__}
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 //}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-121\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 // IDL:Hello:1.0}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 //}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 class Hello;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri5520\sl254\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin5520\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
typedef Hello* Hello_ptr; typedef Hello* HelloRef;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 typedef OBObjVar< Hello > Hello_var;}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 //}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 // IDL:Hello:1.0}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 //}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 class Hello : virtual public CORBA_Object}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 Hello(const Hello&);}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 void operator=(const Hello&);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-111\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 protected:}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-225\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0\pararsid7352129 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 Hello() \{ \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 {\*\bkmkstart page23}{\*\bkmkend page23}
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 public:}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-225\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri4800\sl320\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4800\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
static inline Hello_ptr _duplicate(Hello_ptr p)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 

\par }\pard \ltrpar\ql \li960\ri3720\sl251\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin3720\lin960\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
CORBA_Object::_duplicate(p); return p;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-111\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri4800\sl301\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4800\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 static inline Hello_ptr _nil()}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 

\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li960\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin960\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 return 0;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-4\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri1800\sl320\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin1800\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
static Hello_ptr _narrow(CORBA_Object_ptr); virtual void* _OB_narrowHelp(const char*) const; virtual const char* _OB_typeId() const;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\sl377\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
friend void OBUnmarshal(Hello_ptr&, const CORBA_Octet*&, bool); friend CORBA_Boolean operator>>=(const CORBA_Any&, Hello_p\hich\af0\dbch\af31505\loch\f0 tr&);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 //}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-121\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 // IDL:Hello/hello:1.0}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 //}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 virtual void hello();}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \}\hich\af0\dbch\af31505\loch\f0 ;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-111\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 extern const OBTypeCodeConst _tc_Hello;}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-225\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 //}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 // IDL:Hello:1.0}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 //}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-4\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri4920\sl251\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4920\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 inline void CORBA_release(Hello_ptr p)}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 CORBA_release((CORBA_Object_ptr)p);}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-111\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri5040\sl317\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin5040\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
inline CORBA_Boolean CORBA_is_nil(Hello_ptr p)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 return p == 0;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-4\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 inline void}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 OBMarshal(Hello_ptr p, CORBA_Octet*& oct)}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 OBMarshal((CORBA_Object_ptr)p, oct);}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 inline void}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 OBMarshalCount(Hello_ptr p, CORBA_ULong& count)}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 OBMarshalCount((CORBA_Object_ptr)p, count);}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 void OBUnmarshal(Hello_ptr&, const CORBA_Octet*&, bool);}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-229\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri3120\sl317\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin3120\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
void operator<<=(CORBA_Any&, Hello_ptr); void operator<<=(CORBA_Any&, Hello_ptr*);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 CORBA_Boolean operator>>=(const CORBA_Any&, Hello_ptr&);}{\rtlch\fcs1 
\ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid7352129 {\*\bkmkstart page24}{\*\bkmkend page24}
\par 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 inline void}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 operator<<=(CORBA_Any_var& any, Hello_ptr val)}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 any.inout() <<= val;}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 inline void}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-121\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 operator<<=(CORBA_Any_var& any, Hello_ptr* val)}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 any.inout() <<= val;}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-111\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 inline CORBA_Boolean}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 operator>>=(const CORBA_Any_var& any, Hello_ptr& val)}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 return any.in() >>= val;}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-111\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 #endif}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri3600\sl335\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin3600\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
#include <OB/CORBA.h> #include <OB/TemplateI.h> #include <hello.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 //}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-121\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 // IDL:Hello:1.0}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 //}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri2280\sl255\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin2280\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
#ifndef HAVE_NO_EXPLICIT_TEMPLATES template class OBObjVar< Hello >; template class OBObjForSeq< Hello >; #endif}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-52\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri2520\sl317\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin2520\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
Hello_ptr Hello::_narrow(CORBA_Object_ptr p)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 if(!CORBA_is_nil(p))}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 

\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\qr \li0\ri0\nowidctlpar\wrapdefault\nooverflow\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 void* v = p -> _OB_narrowHelp("IDL:Hello:1.0");}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li960\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin960\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 if(v)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-122\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li1440\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin1440\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 return _duplicate((Hello_ptr)v);}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li960\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin960\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 if(p -> _OB_remoteIsA("IDL:Hello:1.0"))}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li960\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin960\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li1440\ri2040\sl253\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin2040\lin1440\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
Hello_ptr val = new Hello; val -> _OB_copyFrom(p); return val;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li960\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin960\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 

\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-111\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 return _nil();}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 void*}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 Hello::_OB_narrowHelp(const char* _ob_id) const}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \fi-480\li960\ri1320\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin1320\lin960\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 if(strcmp("
\hich\af0\dbch\af31505\loch\f0 IDL:Hello:1.0", _ob_id) == 0) return (void*)this;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 else}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 return CORBA_Object::_OB_narrowHelp(_ob_id);}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 

\par }\pard \ltrpar\ql \li0\ri0\sl-111\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri6480\sl317\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin6480\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
const char* Hello::_OB_typeId() const}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0\pararsid15102953 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 return "IDL:Hello:1.0";}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 

\par }\pard \ltrpar\ql \li0\ri0\sl-111\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 void}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
OBUnmarshal(Hello_ptr& val, const CORBA_Octet*& coct, bool swap)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri4800\sl284\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4800\lin480\itap0\pararsid15102953 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
Hello_var old = val; CORBA_Object_var p; OBUnmarshal(p.inout(), coct, swap);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-25\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0\pararsid15102953 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 if(!CORBA_is_nil(p))}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0\pararsid15102953 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 

\par }\pard \ltrpar\ql \li0\ri0\sl-4\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li960\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin960\itap0\pararsid15102953 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 void* v = p -> _OB_narrowHelp("IDL:Hello:1.0");}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li960\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin960\itap0\pararsid15102953 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 if(v)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \fi480\li960\ri3480\sl241\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin3480\lin960\itap0\pararsid15102953 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
val = Hello::_duplicate((Hello_ptr)v); else}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li960\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin960\itap0\pararsid15102953 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 

\par }\pard \ltrpar\ql \fi1440\li0\ri1680\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin1680\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
assert_nca(!(p -> _is_local() && p -> _is_dynamic()), OBNCADynamicAsStatic);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li1440\ri4920\sl254\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4920\lin1440\itap0\pararsid15102953 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
assert(!p -> _is_local()); val = new Hello;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li1440\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin1440\itap0\pararsid15102953 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 val -> _OB_copyFrom(p);}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li960\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin960\itap0\pararsid15102953 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0\pararsid15102953 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid15102953\charrsid7352129 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 else}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li960\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin960\itap0\pararsid15102953 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 val = Hello::_nil();}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-4\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 

\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl332\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
const OBTypeCodeConst _tc_Hello( "010000000E00000022000000010000000E00000049444C3A48656C6C6F3A312E3000000006000" "00048656C6C6F00"}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 );}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 void}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 operator<<=(CORBA_Any& any, Hello_ptr val)}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0\pararsid15102953 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 OBObjAny* o = new OBObjAny;}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\qj \li480\ri4320\sl251\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4320\lin480\itap0\pararsid15102953 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
o -> b = CORBA_Object::_duplicate(val); o\hich\af0\dbch\af31505\loch\f0  -> d = CORBA_Object::_duplicate(val); any.replace(_tc_Hello, o, true);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 

\par }\pard \ltrpar\ql \li0\ri0\sl-111\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 void}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 operator<<=(CORBA_Any& any, Hello_ptr* val)}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid15102953\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid15102953\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-20\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid15102953 {\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid6840404 
{\shp{\*\shpinst\shpleft-670\shptop688\shpright10259\shpbottom688\shpfhdr0\shpbxcolumn\shpbxignore\shpbypara\shpbyignore\shpwr3\shpwrk0\shpfblwtxt1\shpz11\shplid1039{\sp{\sn shapeType}{\sv 20}}{\sp{\sn fFlipH}{\sv 0}}{\sp{\sn fFlipV}{\sv 0}}
{\sp{\sn lineColor}{\sv 16777215}}{\sp{\sn lineWidth}{\sv 6095}}{\sp{\sn fLayoutInCell}{\sv 0}}{\sp{\sn fBehindDocument}{\sv 1}}{\sp{\sn fLayoutInCell}{\sv 0}}}{\shprslt{\*\do\dobxcolumn\dobypara\dodhgt11\dpline\dpptx0\dppty0\dpptx10929\dppty0
\dpx-670\dpy688\dpxsize10929\dpysize0\dplinew9\dplinecor255\dplinecog255\dplinecob255}}}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 {\*\bkmkstart page25}{\*\bkmkend page25}
\par }\pard \ltrpar\ql \li480\ri5760\sl241\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin5760\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
OBObjAny* o = new OBObjAny; o -> b = *val;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri4200\sl251\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4200\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
o -> d = CORBA_Object::_duplicate(*val); any.replace(_tc_Hello, o, true);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-111\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 CORBA_Boolean}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 operator>>=(const CORBA_Any& any, Hello_ptr& val)}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0\pararsid7352129 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 if(any.check_type(_tc_Hello))}{\rtlch\fcs1 
\ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid7352129\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-20\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid7352129 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 {\*\bkmkstart page26}{\*\bkmkend page26}\{}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li960\ri4080\sl284\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4080\lin960\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
OBObjAny* o = (OBObjAny*)any.value(); assert(o);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-27\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li960\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin960\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 if(!CORBA_is_nil(o -> d))}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li960\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin960\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li1440\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin1440\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 void* v = o -> d -> _OB_narrowHelp("IDL:Hello:1.0");}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-111\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li1440\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin1440\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 if(v)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \fi480\li1440\ri5280\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin5280\lin1440\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 val
\hich\af0\dbch\af31505\loch\f0  = (Hello_ptr)v; else}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li1440\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin1440\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 

\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \fi1920\li0\ri0\sl241\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
assert_nca(!(o -> d -> _is_local() && o -> d -> _is_dynamic()), OBNCADynamicAsStatic);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li1920\ri3840\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin3840\lin1920\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
assert(!o -> d -> _is_local()); val = new Hello;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li1920\ri4200\sl254\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4200\lin1920\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
val -> _OB_copyFrom(o -> d); OBObjAny* no = new OBObjAny;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li1920\ri2400\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin2400\lin1920\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
no -> b = CORBA_Object::_duplicate(o -> b); no -> d = val;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li1920\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin1920\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 ((CORBA_Any&)any).replace(_tc_Hello, no, true);}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li1440\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin1440\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 

\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li960\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin960\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li960\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin960\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 else}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li1440\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin1440\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 val = Hello::_nil();}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li960\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin960\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 return true;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 else}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li960\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin960\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 return false;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri7800\sl254\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin7800\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 void Hello::hello()}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \fi-480\li960\ri5280\sl251\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin5280\lin960\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
if(CORBA_is_nil(_ob_con_)) throw CORBA_NO_IMPLEMENT();}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri2280\sl241\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin2280\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
CORBA_ULong _ob_off = _ob_con_ -> offset(this, "hello"); CORBA_ULong _ob_cnt = _ob_off;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri4080\sl251\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin4080\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
OBFixSeq< CORBA_Octet > _ob_seq(_ob_cnt); _ob_seq.length(_ob_cnt);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 #ifdef OB_CLEAR_MEM}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \fi480\li0\ri3720\sl284\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin3720\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
memset(_ob_seq.data(), 0, _ob_seq.length()); #endif}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-27\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 bool _ob_sw, _ob_ex, _ob_\hich\af0\dbch\af31505\loch\f0 fo;}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \fi480\li0\ri720\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin720\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
_ob_off = _ob_con_ -> request(this, "hello", _ob_seq, _ob_sw, _ob_ex, _ob_fo, _ob_tout_);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 if(_ob_fo)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-3\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li960\ri2160\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin2160\lin960\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
const CORBA_Octet* _ob_co = _ob_seq.data() + _ob_off; _OB_forward(_ob_co, _ob_sw);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li960\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin960\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 hello();}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 return;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-4\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 if(_ob_ex)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-116\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li960\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin960\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 throw CORBA_UNKNOWN();}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid7352129 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \}}{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463 {\*\bkmkstart page27
}{\*\bkmkend page27}
\par }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid7352129\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 #include <hello_skel.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-225\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 class Hello_impl : public Hello_skel}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-121\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 public:}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 Hello_impl();}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-229\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 virtual void hello();}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \}\hich\af0\dbch\af31505\loch\f0 ;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-200\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-363\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri6640\sl295\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin6640\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
#include <CORBA.h> #include <hello_impl.h> Hello_impl::Hello_impl()}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-4\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri7240\sl251\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin7240\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 void Hello_impl::hello()}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\sl239\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 cout << "Hello World!" << endl;}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-200\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-363\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri6760\sl308\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin6760\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
#include <CORBA.h> #include <hello_impl.h> #include <fstream.h> int}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-196\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 main(int argc, char* argv[], char*[])}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri3280\sl314\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin3280\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
CORBA_ORB_var orb = CORBA_ORB_init(argc, argv); CORBA_BOA_var boa = orb -> BOA_init(argc, argv);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 Hello_var p = new Hello_impl;}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-225\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri3280\sl320\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin3280\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
CORBA_String_var s = orb -> object_to_string(p); const char* refFile = "Hello.ref";}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri6400\sl281\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin6400\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
ofstream out(refFile); out << s << endl; out.close();}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-33\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 boa -> impl_is_ready(CORBA_ImplementationDef::_nil());}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-200\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par 
\par }\pard \ltrpar\ql \li0\ri0\sl-220\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\ul\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 Client programs}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-200\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par 
\par }\pard \ltrpar\ql \li0\ri0\sl-206\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 public interface Hello extends org.omg.CORBA.Object \{}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-217\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li480\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin480\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 void hello();}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-283\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 public void hello(); \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-276\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl277\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin0\lin0\itap0\pararsid7352129 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
abstract public class _sk_Hello extends org.omg.CORBA.portable.Skeleton implements Hello \{ protected _sk_Hello(java.lang.String name)}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid6840404 
{\shp{\*\shpinst\shpleft-670\shptop797\shpright10259\shpbottom797\shpfhdr0\shpbxcolumn\shpbxignore\shpbypara\shpbyignore\shpwr3\shpwrk0\shpfblwtxt1\shpz12\shplid1040{\sp{\sn shapeType}{\sv 20}}{\sp{\sn fFlipH}{\sv 0}}{\sp{\sn fFlipV}{\sv 0}}
{\sp{\sn lineColor}{\sv 16777215}}{\sp{\sn lineWidth}{\sv 6095}}{\sp{\sn fLayoutInCell}{\sv 0}}{\sp{\sn fBehindDocument}{\sv 1}}{\sp{\sn fLayoutInCell}{\sv 0}}}{\shprslt{\*\do\dobxcolumn\dobypara\dodhgt12\dpline\dpptx0\dppty0\dpptx10929\dppty0
\dpx-670\dpy797\dpxsize10929\dpysize0\dplinew9\dplinecor255\dplinecog255\dplinecob255}}}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 {\*\bkmkstart page28}{\*\bkmkend page28}
\par }\pard \ltrpar\ql \li60\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin60\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-41\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri7880\sl274\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin7880\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 super(name) ; \}}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl238\slmult1\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 protected _sk_Hello() \{ super(); \}}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-1\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li60\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin60\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 public java.lang.String[] _ids() \{ return __ids; \}}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \fi62\li0\ri2720\sl261\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin2720\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
private static java.lang.String[] __ids = \{ "IDL:Hello:1.0" \}; public org.omg.CORBA.portable.MethodPointer[] _methods() \{ org.omg.CORBA.portable.MethodP\hich\af0\dbch\af31505\loch\f0 ointer[] methods = \{
 new org.omg.CORBA.portable.MethodPointer("hello", 0, 0), \}; return methods; \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \fi62\li0\ri120\nowidctlpar\wrapdefault\nooverflow\faauto\rin120\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
public boolean _execute(org.omg.CORBA.portable.MethodPointer method, org.omg.CORBA.portable.InputStream input, org.omg.CORBA.portable.OutputStream output) \{\hich\af0\dbch\af31505\loch\f0  switch(method.interface_id)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li60\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin60\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 case 0:}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }{\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 return _sk_Hello._execute(this, method.method_id, input, output);}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 

\par }\pard \ltrpar\ql \li60\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin60\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li60\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin60\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 throw new org.omg.CORBA.MARSHAL(); \}}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\nooverflow\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
public static boolean _execute(Hello _self, int _method_id, org.omg.CORBA.portable.InputStream _input, org.omg.CORBA.portable.OutputStream _output)}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li60\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin60\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri1980\nowidctlpar\wrapdefault\nooverflow\faauto\rin1980\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 switch(_method_id) \{ case 0: \{
 _self.hello(); return false; \} \} throw new org.omg.CORBA.MARSHAL(); \} \}}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-177\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 cl\hich\af0\dbch\af31505\loch\f0 ass hello_client \{}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-122\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \fi-360\li600\ri3880\sl238\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin3880\lin600\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
public static void main( String args[] ) \{ try\{}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-2\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li840\ri2440\sl312\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin2440\lin840\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
System.out.println( "Initializing the orb."); org.omg.CORBA.ORB orb = org.omg.CORBA.ORB.init();}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-4\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li840\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin840\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 IORHolder ior_holder = new IORHolder();}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-117\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li840\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin840\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 String iorString = ior_holder.readIORFile( "Hello.ref" );}{
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li840\ri640\sl320\slmult1\nowidctlpar\wrapdefault\nooverflow\faauto\rin640\lin840\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 
org.omg.CORBA.Object object = orb.string_to_object( iorString ); Hello hello = HelloHelper.narrow( object );}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li840\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin840\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 hello.hello();}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-107\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li600\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin600\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \}\hich\af0\dbch\af31505\loch\f0  catch ( org.omg.CORBA.SystemException e ) \{}{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-225\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li1080\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin1080\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 System.err.println( "Syst\hich\af0\dbch\af31505\loch\f0 
em Exception ");}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li0\ri0\sl-122\slmult0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 
\par }\pard \ltrpar\ql \li1080\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin1080\itap0 {\rtlch\fcs1 \ab\af0\afs24 \ltrch\fcs0 \f0\fs24\insrsid1587463\charrsid7352129 \hich\af0\dbch\af31505\loch\f0 System.err.println( e );\} \}\}}{\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \f0\fs24\insrsid1587463 
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid1587463 
\par }{\*\themedata 504b030414000600080000002100828abc13fa0000001c020000130000005b436f6e74656e745f54797065735d2e786d6cac91cb6ac3301045f785fe83d0b6d8
72ba28a5d8cea249777d2cd20f18e4b12d6a8f843409c9df77ecb850ba082d74231062ce997b55ae8fe3a00e1893f354e9555e6885647de3a8abf4fbee29bbd7
2a3150038327acf409935ed7d757e5ee14302999a654e99e393c18936c8f23a4dc072479697d1c81e51a3b13c07e4087e6b628ee8cf5c4489cf1c4d075f92a0b
44d7a07a83c82f308ac7b0a0f0fbf90c2480980b58abc733615aa2d210c2e02cb04430076a7ee833dfb6ce62e3ed7e14693e8317d8cd0433bf5c60f53fea2fe7
065bd80facb647e9e25c7fc421fd2ddb526b2e9373fed4bb902e182e97b7b461e6bfad3f010000ffff0300504b030414000600080000002100a5d6a7e7c00000
00360100000b0000005f72656c732f2e72656c73848fcf6ac3300c87ef85bd83d17d51d2c31825762fa590432fa37d00e1287f68221bdb1bebdb4fc7060abb08
84a4eff7a93dfeae8bf9e194e720169aaa06c3e2433fcb68e1763dbf7f82c985a4a725085b787086a37bdbb55fbc50d1a33ccd311ba548b63095120f88d94fbc
52ae4264d1c910d24a45db3462247fa791715fd71f989e19e0364cd3f51652d73760ae8fa8c9ffb3c330cc9e4fc17faf2ce545046e37944c69e462a1a82fe353
bd90a865aad41ed0b5b8f9d6fd010000ffff0300504b0304140006000800000021006b799616830000008a0000001c0000007468656d652f7468656d652f7468
656d654d616e616765722e786d6c0ccc4d0ac3201040e17da17790d93763bb284562b2cbaebbf600439c1a41c7a0d29fdbd7e5e38337cedf14d59b4b0d592c9c
070d8a65cd2e88b7f07c2ca71ba8da481cc52c6ce1c715e6e97818c9b48d13df49c873517d23d59085adb5dd20d6b52bd521ef2cdd5eb9246a3d8b4757e8d3f7
29e245eb2b260a0238fd010000ffff0300504b03041400060008000000210096b5ade296060000501b0000160000007468656d652f7468656d652f7468656d65
312e786d6cec594f6fdb3614bf0fd87720746f6327761a07758ad8b19b2d4d1bc46e871e698996d850a240d2497d1bdae38001c3ba618715d86d87615b8116d8
a5fb34d93a6c1dd0afb0475292c5585e9236d88aad3e2412f9e3fbff1e1fa9abd7eec70c1d1221294fda5efd72cd4324f1794093b0eddd1ef62fad79482a9c04
98f184b4bd2991deb58df7dfbb8ad755446282607d22d771db8b944ad79796a40fc3585ee62949606ecc458c15bc8a702910f808e8c66c69b9565b5d8a314d3c
94e018c8de1a8fa94fd05093f43672e23d06af89927ac06762a049136785c10607758d9053d965021d62d6f6804fc08f86e4bef210c352c144dbab999fb7b471
7509af678b985ab0b6b4ae6f7ed9ba6c4170b06c788a705430adf71bad2b5b057d03606a1ed7ebf5babd7a41cf00b0ef83a6569632cd467faddec9699640f671
9e76b7d6ac355c7c89feca9cccad4ea7d36c65b258a206641f1b73f8b5da6a6373d9c11b90c537e7f08dce66b7bbeae00dc8e257e7f0fd2badd5868b37a088d1
e4600ead1ddaef67d40bc898b3ed4af81ac0d76a197c86826828a24bb318f3442d8ab518dfe3a20f000d6458d104a9694ac6d88728eee2782428d60cf03ac1a5
193be4cbb921cd0b495fd054b5bd0f530c1931a3f7eaf9f7af9e3f45c70f9e1d3ff8e9f8e1c3e3073f5a42ceaa6d9c84e5552fbffdeccfc71fa33f9e7ef3f2d1
17d57859c6fffac327bffcfc793510d26726ce8b2f9ffcf6ecc98baf3efdfdbb4715f04d814765f890c644a29be408edf3181433567125272371be15c308d3f2
8acd249438c19a4b05fd9e8a1cf4cd296699771c393ac4b5e01d01e5a30a787d72cf1178108989a2159c77a2d801ee72ce3a5c545a6147f32a99793849c26ae6
6252c6ed637c58c5bb8b13c7bfbd490a75330f4b47f16e441c31f7184e140e494214d273fc80900aedee52ead87597fa824b3e56e82e451d4c2b4d32a423279a
668bb6690c7e9956e90cfe766cb37b077538abd27a8b1cba48c80acc2a841f12e698f13a9e281c57911ce298950d7e03aba84ac8c154f8655c4f2af074481847
bd804859b5e696007d4b4edfc150b12addbecba6b18b148a1e54d1bc81392f23b7f84137c2715a851dd0242a633f900710a218ed715505dfe56e86e877f0034e
16bafb0e258ebb4faf06b769e888340b103d3311da9750aa9d0a1cd3e4efca31a3508f6d0c5c5c398602f8e2ebc71591f5b616e24dd893aa3261fb44f95d843b
5974bb5c04f4edafb95b7892ec1108f3f98de75dc97d5772bdff7cc95d94cf672db4b3da0a6557f70db629362d72bcb0431e53c6066acac80d699a6409fb44d0
8741bdce9c0e4971624a2378cceaba830b05366b90e0ea23aaa241845368b0eb9e2612ca8c742851ca251ceccc70256d8d87265dd96361531f186c3d9058edf2
c00eafe8e1fc5c509031bb4d680e9f39a3154de0accc56ae644441edd76156d7429d995bdd88664a9dc3ad50197c38af1a0c16d684060441db02565e85f3b966
0d0713cc48a0ed6ef7dedc2dc60b17e92219e180643ed27acffba86e9c94c78ab90980d8a9f0913ee49d62b512b79626fb06dccee2a432bbc60276b9f7dec44b
7904cfbca4f3f6443ab2a49c9c2c41476dafd55c6e7ac8c769db1bc399161ee314bc2e75cf8759081743be1236ec4f4d6693e5336fb672c5dc24a8c33585b5fb
9cc24e1d4885545b58463634cc5416022cd19cacfccb4d30eb45296023fd35a458598360f8d7a4003bbaae25e331f155d9d9a5116d3bfb9a95523e51440ca2e0
088dd844ec6370bf0e55d027a012ae264c45d02f708fa6ad6da6dce29c255df9f6cae0ec38666984b372ab5334cf640b37795cc860de4ae2816e95b21be5ceaf
8a49f90b52a51cc6ff3355f47e0237052b81f6800fd7b802239daf6d8f0b1571a8426944fdbe80c6c1d40e8816b88b8569082ab84c36ff0539d4ff6dce591a26
ade1c0a7f669880485fd484582903d284b26fa4e2156cff62e4b9265844c4495c495a9157b440e091bea1ab8aaf7760f4510eaa69a6465c0e04ec69ffb9e65d0
28d44d4e39df9c1a52ecbd3607fee9cec7263328e5d661d3d0e4f62f44acd855ed7ab33cdf7bcb8ae889599bd5c8b3029895b6825696f6af29c239b75a5bb1e6
345e6ee6c28117e73586c1a2214ae1be07e93fb0ff51e133fb65426fa843be0fb515c187064d0cc206a2fa926d3c902e907670048d931db4c1a44959d366ad93
b65abe595f70a75bf03d616c2dd959fc7d4e6317cd99cbcec9c58b34766661c7d6766ca1a9c1b327531486c6f941c638c67cd22a7f75e2a37be0e82db8df9f30
254d30c1372581a1f51c983c80e4b71ccdd28dbf000000ffff0300504b0304140006000800000021000dd1909fb60000001b010000270000007468656d652f74
68656d652f5f72656c732f7468656d654d616e616765722e786d6c2e72656c73848f4d0ac2301484f78277086f6fd3ba109126dd88d0add40384e4350d363f24
51eced0dae2c082e8761be9969bb979dc9136332de3168aa1a083ae995719ac16db8ec8e4052164e89d93b64b060828e6f37ed1567914b284d262452282e3198
720e274a939cd08a54f980ae38a38f56e422a3a641c8bbd048f7757da0f19b017cc524bd62107bd5001996509affb3fd381a89672f1f165dfe514173d9850528
a2c6cce0239baa4c04ca5bbabac4df000000ffff0300504b01022d0014000600080000002100828abc13fa0000001c0200001300000000000000000000000000
000000005b436f6e74656e745f54797065735d2e786d6c504b01022d0014000600080000002100a5d6a7e7c0000000360100000b000000000000000000000000
002b0100005f72656c732f2e72656c73504b01022d00140006000800000021006b799616830000008a0000001c00000000000000000000000000140200007468
656d652f7468656d652f7468656d654d616e616765722e786d6c504b01022d001400060008000000210096b5ade296060000501b000016000000000000000000
00000000d10200007468656d652f7468656d652f7468656d65312e786d6c504b01022d00140006000800000021000dd1909fb60000001b010000270000000000
00000000000000009b0900007468656d652f7468656d652f5f72656c732f7468656d654d616e616765722e786d6c2e72656c73504b050600000000050005005d010000960a00000000}
{\*\colorschememapping 3c3f786d6c2076657273696f6e3d22312e302220656e636f64696e673d225554462d3822207374616e64616c6f6e653d22796573223f3e0d0a3c613a636c724d
617020786d6c6e733a613d22687474703a2f2f736368656d61732e6f70656e786d6c666f726d6174732e6f72672f64726177696e676d6c2f323030362f6d6169
6e22206267313d226c743122207478313d22646b3122206267323d226c743222207478323d22646b322220616363656e74313d22616363656e74312220616363
656e74323d22616363656e74322220616363656e74333d22616363656e74332220616363656e74343d22616363656e74342220616363656e74353d22616363656e74352220616363656e74363d22616363656e74362220686c696e6b3d22686c696e6b2220666f6c486c696e6b3d22666f6c486c696e6b222f3e}
{\*\latentstyles\lsdstimax267\lsdlockeddef0\lsdsemihiddendef1\lsdunhideuseddef1\lsdqformatdef0\lsdprioritydef99{\lsdlockedexcept \lsdsemihidden0 \lsdunhideused0 \lsdqformat1 \lsdpriority0 \lsdlocked0 Normal;
\lsdsemihidden0 \lsdunhideused0 \lsdqformat1 \lsdpriority9 \lsdlocked0 heading 1;\lsdqformat1 \lsdpriority9 \lsdlocked0 heading 2;\lsdqformat1 \lsdpriority9 \lsdlocked0 heading 3;\lsdqformat1 \lsdpriority9 \lsdlocked0 heading 4;
\lsdqformat1 \lsdpriority9 \lsdlocked0 heading 5;\lsdqformat1 \lsdpriority9 \lsdlocked0 heading 6;\lsdqformat1 \lsdpriority9 \lsdlocked0 heading 7;\lsdqformat1 \lsdpriority9 \lsdlocked0 heading 8;\lsdqformat1 \lsdpriority9 \lsdlocked0 heading 9;
\lsdpriority39 \lsdlocked0 toc 1;\lsdpriority39 \lsdlocked0 toc 2;\lsdpriority39 \lsdlocked0 toc 3;\lsdpriority39 \lsdlocked0 toc 4;\lsdpriority39 \lsdlocked0 toc 5;\lsdpriority39 \lsdlocked0 toc 6;\lsdpriority39 \lsdlocked0 toc 7;
\lsdpriority39 \lsdlocked0 toc 8;\lsdpriority39 \lsdlocked0 toc 9;\lsdqformat1 \lsdpriority35 \lsdlocked0 caption;\lsdsemihidden0 \lsdunhideused0 \lsdqformat1 \lsdpriority10 \lsdlocked0 Title;
\lsdunhideused0 \lsdpriority1 \lsdlocked0 Default Paragraph Font;\lsdsemihidden0 \lsdunhideused0 \lsdqformat1 \lsdpriority11 \lsdlocked0 Subtitle;\lsdsemihidden0 \lsdunhideused0 \lsdqformat1 \lsdpriority22 \lsdlocked0 Strong;
\lsdsemihidden0 \lsdunhideused0 \lsdqformat1 \lsdpriority20 \lsdlocked0 Emphasis;\lsdsemihidden0 \lsdunhideused0 \lsdpriority59 \lsdlocked0 Table Grid;\lsdunhideused0 \lsdlocked0 Placeholder Text;
\lsdsemihidden0 \lsdunhideused0 \lsdqformat1 \lsdpriority1 \lsdlocked0 No Spacing;\lsdsemihidden0 \lsdunhideused0 \lsdpriority60 \lsdlocked0 Light Shading;\lsdsemihidden0 \lsdunhideused0 \lsdpriority61 \lsdlocked0 Light List;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority62 \lsdlocked0 Light Grid;\lsdsemihidden0 \lsdunhideused0 \lsdpriority63 \lsdlocked0 Medium Shading 1;\lsdsemihidden0 \lsdunhideused0 \lsdpriority64 \lsdlocked0 Medium Shading 2;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority65 \lsdlocked0 Medium List 1;\lsdsemihidden0 \lsdunhideused0 \lsdpriority66 \lsdlocked0 Medium List 2;\lsdsemihidden0 \lsdunhideused0 \lsdpriority67 \lsdlocked0 Medium Grid 1;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority68 \lsdlocked0 Medium Grid 2;\lsdsemihidden0 \lsdunhideused0 \lsdpriority69 \lsdlocked0 Medium Grid 3;\lsdsemihidden0 \lsdunhideused0 \lsdpriority70 \lsdlocked0 Dark List;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority71 \lsdlocked0 Colorful Shading;\lsdsemihidden0 \lsdunhideused0 \lsdpriority72 \lsdlocked0 Colorful List;\lsdsemihidden0 \lsdunhideused0 \lsdpriority73 \lsdlocked0 Colorful Grid;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority60 \lsdlocked0 Light Shading Accent 1;\lsdsemihidden0 \lsdunhideused0 \lsdpriority61 \lsdlocked0 Light List Accent 1;\lsdsemihidden0 \lsdunhideused0 \lsdpriority62 \lsdlocked0 Light Grid Accent 1;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 1;\lsdsemihidden0 \lsdunhideused0 \lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 1;\lsdsemihidden0 \lsdunhideused0 \lsdpriority65 \lsdlocked0 Medium List 1 Accent 1;
\lsdunhideused0 \lsdlocked0 Revision;\lsdsemihidden0 \lsdunhideused0 \lsdqformat1 \lsdpriority34 \lsdlocked0 List Paragraph;\lsdsemihidden0 \lsdunhideused0 \lsdqformat1 \lsdpriority29 \lsdlocked0 Quote;
\lsdsemihidden0 \lsdunhideused0 \lsdqformat1 \lsdpriority30 \lsdlocked0 Intense Quote;\lsdsemihidden0 \lsdunhideused0 \lsdpriority66 \lsdlocked0 Medium List 2 Accent 1;\lsdsemihidden0 \lsdunhideused0 \lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 1;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 1;\lsdsemihidden0 \lsdunhideused0 \lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 1;\lsdsemihidden0 \lsdunhideused0 \lsdpriority70 \lsdlocked0 Dark List Accent 1;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority71 \lsdlocked0 Colorful Shading Accent 1;\lsdsemihidden0 \lsdunhideused0 \lsdpriority72 \lsdlocked0 Colorful List Accent 1;\lsdsemihidden0 \lsdunhideused0 \lsdpriority73 \lsdlocked0 Colorful Grid Accent 1;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority60 \lsdlocked0 Light Shading Accent 2;\lsdsemihidden0 \lsdunhideused0 \lsdpriority61 \lsdlocked0 Light List Accent 2;\lsdsemihidden0 \lsdunhideused0 \lsdpriority62 \lsdlocked0 Light Grid Accent 2;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 2;\lsdsemihidden0 \lsdunhideused0 \lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 2;\lsdsemihidden0 \lsdunhideused0 \lsdpriority65 \lsdlocked0 Medium List 1 Accent 2;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority66 \lsdlocked0 Medium List 2 Accent 2;\lsdsemihidden0 \lsdunhideused0 \lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 2;\lsdsemihidden0 \lsdunhideused0 \lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 2;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 2;\lsdsemihidden0 \lsdunhideused0 \lsdpriority70 \lsdlocked0 Dark List Accent 2;\lsdsemihidden0 \lsdunhideused0 \lsdpriority71 \lsdlocked0 Colorful Shading Accent 2;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority72 \lsdlocked0 Colorful List Accent 2;\lsdsemihidden0 \lsdunhideused0 \lsdpriority73 \lsdlocked0 Colorful Grid Accent 2;\lsdsemihidden0 \lsdunhideused0 \lsdpriority60 \lsdlocked0 Light Shading Accent 3;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority61 \lsdlocked0 Light List Accent 3;\lsdsemihidden0 \lsdunhideused0 \lsdpriority62 \lsdlocked0 Light Grid Accent 3;\lsdsemihidden0 \lsdunhideused0 \lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 3;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 3;\lsdsemihidden0 \lsdunhideused0 \lsdpriority65 \lsdlocked0 Medium List 1 Accent 3;\lsdsemihidden0 \lsdunhideused0 \lsdpriority66 \lsdlocked0 Medium List 2 Accent 3;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 3;\lsdsemihidden0 \lsdunhideused0 \lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 3;\lsdsemihidden0 \lsdunhideused0 \lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 3;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority70 \lsdlocked0 Dark List Accent 3;\lsdsemihidden0 \lsdunhideused0 \lsdpriority71 \lsdlocked0 Colorful Shading Accent 3;\lsdsemihidden0 \lsdunhideused0 \lsdpriority72 \lsdlocked0 Colorful List Accent 3;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority73 \lsdlocked0 Colorful Grid Accent 3;\lsdsemihidden0 \lsdunhideused0 \lsdpriority60 \lsdlocked0 Light Shading Accent 4;\lsdsemihidden0 \lsdunhideused0 \lsdpriority61 \lsdlocked0 Light List Accent 4;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority62 \lsdlocked0 Light Grid Accent 4;\lsdsemihidden0 \lsdunhideused0 \lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 4;\lsdsemihidden0 \lsdunhideused0 \lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 4;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority65 \lsdlocked0 Medium List 1 Accent 4;\lsdsemihidden0 \lsdunhideused0 \lsdpriority66 \lsdlocked0 Medium List 2 Accent 4;\lsdsemihidden0 \lsdunhideused0 \lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 4;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 4;\lsdsemihidden0 \lsdunhideused0 \lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 4;\lsdsemihidden0 \lsdunhideused0 \lsdpriority70 \lsdlocked0 Dark List Accent 4;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority71 \lsdlocked0 Colorful Shading Accent 4;\lsdsemihidden0 \lsdunhideused0 \lsdpriority72 \lsdlocked0 Colorful List Accent 4;\lsdsemihidden0 \lsdunhideused0 \lsdpriority73 \lsdlocked0 Colorful Grid Accent 4;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority60 \lsdlocked0 Light Shading Accent 5;\lsdsemihidden0 \lsdunhideused0 \lsdpriority61 \lsdlocked0 Light List Accent 5;\lsdsemihidden0 \lsdunhideused0 \lsdpriority62 \lsdlocked0 Light Grid Accent 5;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 5;\lsdsemihidden0 \lsdunhideused0 \lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 5;\lsdsemihidden0 \lsdunhideused0 \lsdpriority65 \lsdlocked0 Medium List 1 Accent 5;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority66 \lsdlocked0 Medium List 2 Accent 5;\lsdsemihidden0 \lsdunhideused0 \lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 5;\lsdsemihidden0 \lsdunhideused0 \lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 5;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 5;\lsdsemihidden0 \lsdunhideused0 \lsdpriority70 \lsdlocked0 Dark List Accent 5;\lsdsemihidden0 \lsdunhideused0 \lsdpriority71 \lsdlocked0 Colorful Shading Accent 5;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority72 \lsdlocked0 Colorful List Accent 5;\lsdsemihidden0 \lsdunhideused0 \lsdpriority73 \lsdlocked0 Colorful Grid Accent 5;\lsdsemihidden0 \lsdunhideused0 \lsdpriority60 \lsdlocked0 Light Shading Accent 6;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority61 \lsdlocked0 Light List Accent 6;\lsdsemihidden0 \lsdunhideused0 \lsdpriority62 \lsdlocked0 Light Grid Accent 6;\lsdsemihidden0 \lsdunhideused0 \lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 6;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 6;\lsdsemihidden0 \lsdunhideused0 \lsdpriority65 \lsdlocked0 Medium List 1 Accent 6;\lsdsemihidden0 \lsdunhideused0 \lsdpriority66 \lsdlocked0 Medium List 2 Accent 6;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 6;\lsdsemihidden0 \lsdunhideused0 \lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 6;\lsdsemihidden0 \lsdunhideused0 \lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 6;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority70 \lsdlocked0 Dark List Accent 6;\lsdsemihidden0 \lsdunhideused0 \lsdpriority71 \lsdlocked0 Colorful Shading Accent 6;\lsdsemihidden0 \lsdunhideused0 \lsdpriority72 \lsdlocked0 Colorful List Accent 6;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority73 \lsdlocked0 Colorful Grid Accent 6;\lsdsemihidden0 \lsdunhideused0 \lsdqformat1 \lsdpriority19 \lsdlocked0 Subtle Emphasis;
\lsdsemihidden0 \lsdunhideused0 \lsdqformat1 \lsdpriority21 \lsdlocked0 Intense Emphasis;\lsdsemihidden0 \lsdunhideused0 \lsdqformat1 \lsdpriority31 \lsdlocked0 Subtle Reference;
\lsdsemihidden0 \lsdunhideused0 \lsdqformat1 \lsdpriority32 \lsdlocked0 Intense Reference;\lsdsemihidden0 \lsdunhideused0 \lsdqformat1 \lsdpriority33 \lsdlocked0 Book Title;\lsdpriority37 \lsdlocked0 Bibliography;
\lsdqformat1 \lsdpriority39 \lsdlocked0 TOC Heading;}}{\*\datastore 0105000002000000180000004d73786d6c322e534158584d4c5265616465722e352e3000000000000000000000060000
d0cf11e0a1b11ae1000000000000000000000000000000003e000300feff090006000000000000000000000001000000010000000000000000100000feffffff00000000feffffff0000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
fffffffffffffffffdfffffffeffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffff52006f006f007400200045006e00740072007900000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016000500ffffffffffffffffffffffffec69d9888b8b3d4c859eaf6cd158be0f000000000000000000000000c043
41eac7fdd101feffffff00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffff00000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffff0000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffff000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000105000000000000}}