Running optimization stage 1 on HM0360_CSI2_DPHY_ipgen_lscc_synchronizer_rx .......
Finished optimization stage 1 on HM0360_CSI2_DPHY_ipgen_lscc_synchronizer_rx (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 131MB)
Running optimization stage 1 on HM0360_CSI2_DPHY_ipgen_lscc_synchronizer_rx_2s .......
Finished optimization stage 1 on HM0360_CSI2_DPHY_ipgen_lscc_synchronizer_rx_2s (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 131MB)
Running optimization stage 1 on HM0360_CSI2_DPHY_ipgen_lscc_clock_divider_60s_3s .......
Finished optimization stage 1 on HM0360_CSI2_DPHY_ipgen_lscc_clock_divider_60s_3s (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
Running optimization stage 1 on lscc_fifo_fwft_fabric_noreg_0s_8s .......
Finished optimization stage 1 on lscc_fifo_fwft_fabric_noreg_0s_8s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
Running optimization stage 1 on PDP16K .......
Finished optimization stage 1 on PDP16K (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 134MB)
Running optimization stage 1 on lscc_fifo_mem_core_Z6_layer1 .......
Finished optimization stage 1 on lscc_fifo_mem_core_Z6_layer1 (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 134MB)
Running optimization stage 1 on lscc_fifo_mem_main_Z5_layer1 .......
Finished optimization stage 1 on lscc_fifo_mem_main_Z5_layer1 (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 134MB)
Running optimization stage 1 on lscc_fifo_mem_Z7_layer1 .......
Finished optimization stage 1 on lscc_fifo_mem_Z7_layer1 (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 134MB)
Running optimization stage 1 on lscc_soft_fifo_dc_Z4_layer1 .......
Finished optimization stage 1 on lscc_soft_fifo_dc_Z4_layer1 (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
Running optimization stage 1 on lscc_fifo_dc_main_Z3_layer1 .......
Finished optimization stage 1 on lscc_fifo_dc_main_Z3_layer1 (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
Running optimization stage 1 on lscc_fifo_dc_Z8_layer1 .......
Finished optimization stage 1 on lscc_fifo_dc_Z8_layer1 (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
Running optimization stage 1 on pmi_fifo_dc_Z9_layer1 .......
Finished optimization stage 1 on pmi_fifo_dc_Z9_layer1 (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
Running optimization stage 1 on HM0360_CSI2_DPHY_ipgen_lscc_capture_ctrl_Z11_layer1 .......
Finished optimization stage 1 on HM0360_CSI2_DPHY_ipgen_lscc_capture_ctrl_Z11_layer1 (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 137MB)
Running optimization stage 1 on HM0360_CSI2_DPHY_ipgen_lscc_dphy_rx_wrap_cil_Z10_layer1 .......
Finished optimization stage 1 on HM0360_CSI2_DPHY_ipgen_lscc_dphy_rx_wrap_cil_Z10_layer1 (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 137MB)
Running optimization stage 1 on HM0360_CSI2_DPHY_ipgen_lscc_dphy_rx_Z1_layer1 .......
Finished optimization stage 1 on HM0360_CSI2_DPHY_ipgen_lscc_dphy_rx_Z1_layer1 (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 137MB)
@N: CG364 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\HM0360_CSI2_DPHY\rtl\HM0360_CSI2_DPHY.v":11:7:11:22|Synthesizing module HM0360_CSI2_DPHY in library work.
Running optimization stage 1 on HM0360_CSI2_DPHY .......
Finished optimization stage 1 on HM0360_CSI2_DPHY (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 137MB)
@N: CG364 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":155:7:155:33|Synthesizing module PLL_sync_clk_ipgen_lscc_pll in library work.

	FVCO=88'b0011000100110100001101010011100000101110001100000011000000110000001100000011000000110000
	CLKI_FREQ=72'b001100100011011100101110001100000011000000110000001100000011000000110000
	CLKOP_FREQ_ACTUAL=72'b001101010011010000101110001100000011000000110000001100000011000000110000
	CLKOS_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_EN=32'b00000000000000000000000000000000
	CLKOS2_EN=32'b00000000000000000000000000000000
	CLKOS3_EN=32'b00000000000000000000000000000000
	CLKOS4_EN=32'b00000000000000000000000000000000
	CLKOS5_EN=32'b00000000000000000000000000000000
	CLKOP_BYPASS=32'b00000000000000000000000000000000
	CLKOS_BYPASS=32'b00000000000000000000000000000000
	CLKOS2_BYPASS=32'b00000000000000000000000000000000
	CLKOS3_BYPASS=32'b00000000000000000000000000000000
	CLKOS4_BYPASS=32'b00000000000000000000000000000000
	CLKOS5_BYPASS=32'b00000000000000000000000000000000
	ENCLKOP_EN=32'b00000000000000000000000000000000
	ENCLKOS_EN=32'b00000000000000000000000000000000
	ENCLKOS2_EN=32'b00000000000000000000000000000000
	ENCLKOS3_EN=32'b00000000000000000000000000000000
	ENCLKOS4_EN=32'b00000000000000000000000000000000
	ENCLKOS5_EN=32'b00000000000000000000000000000000
	FRAC_N_EN=32'b00000000000000000000000000000000
	SS_EN=32'b00000000000000000000000000000000
	DYN_PORTS_EN=32'b00000000000000000000000000000000
	PLL_RST=32'b00000000000000000000000000000000
	LOCK_EN=32'b00000000000000000000000000000000
	PLL_LOCK_STICKY=32'b00000000000000000000000000000000
	LEGACY_EN=32'b00000000000000000000000000000000
	LMMI_EN=32'b00000000000000000000000000000000
	APB_EN=32'b00000000000000000000000000000000
	POWERDOWN_EN=32'b00000000000000000000000000000000
	TRIM_EN_P=32'b00000000000000000000000000000000
	TRIM_EN_S=32'b00000000000000000000000000000000
	PLL_REFCLK_FROM_PIN=32'b00000000000000000000000000000000
	IO_TYPE=32'b01001100010101100100010001010011
	CLKOP_TRIM_MODE=56'b01000110011000010110110001101100011010010110111001100111
	CLKOS_TRIM_MODE=56'b01000110011000010110110001101100011010010110111001100111
	CLKOP_TRIM=48'b001100000110001000110000001100000011000000110000
	CLKOS_TRIM=48'b001100000110001000110000001100000011000000110000
	FBK_MODE=40'b0100001101001100010010110100111101010000
	CLKI_DIVIDER_ACTUAL_STR=8'b00110001
	FBCLK_DIVIDER_ACTUAL_STR=8'b00110010
	DIVOP_ACTUAL_STR=16'b0011001000110110
	DIVOS_ACTUAL_STR=8'b00110111
	DIVOS2_ACTUAL_STR=8'b00110111
	DIVOS3_ACTUAL_STR=8'b00110111
	DIVOS4_ACTUAL_STR=8'b00110111
	DIVOS5_ACTUAL_STR=8'b00110111
	SSC_N_CODE_STR=88'b0011000001100010001100000011000000110000001100000011000000110000001100000011000100110000
	SSC_F_CODE_STR=136'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_PROFILE=32'b01000100010011110101011101001110
	SSC_TBASE_STR=112'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_STEP_IN_STR=72'b001100000110001000110000001100000011000000110000001100000011000000110000
	SSC_REG_WEIGHTING_SEL_STR=40'b0011000001100010001100000011000000110000
	DELA=16'b0011001000110110
	DELB=8'b00110111
	DELC=8'b00110111
	DELD=8'b00110111
	DELE=8'b00110111
	DELF=8'b00110111
	PHIA=8'b00110000
	PHIB=8'b00110000
	PHIC=8'b00110000
	PHID=8'b00110000
	PHIE=8'b00110000
	PHIF=8'b00110000
	EN_REFCLK_MON=32'b00000000000000000000000000000000
	REF_COUNTS=32'b00110000001100000011000000110000
	INTFBKDEL_SEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	PMU_WAITFORLOCK=56'b01000101010011100100000101000010010011000100010101000100
	REF_OSC_CTRL=24'b001100110101000000110010
	SIM_FLOAT_PRECISION=24'b001100000010111000110001
	IPI_CMP=48'b001100000110001000110001001100000011000000110001
	CSET=16'b0011100001010000
	CRIPPLE=16'b0011011101010000
	IPP_CTRL=48'b001100000110001000110000001100010011000100110000
	IPP_SEL=48'b001100000110001000110000001100010011000100110001
	BW_CTL_BIAS=48'b001100000110001000110001001100010011000100110001
	V2I_PP_RES=24'b001100010011000001001011
	KP_VCO=56'b00110000011000100011000000110000001100000011000100110001
	V2I_KVCO_SEL=16'b0011011000110000
	V2I_1V_EN=56'b01000101010011100100000101000010010011000100010101000100
	MAX_STRING_LENGTH=32'b00000000000000000000000000010000
	CONVWIDTH=32'b00000000000000000000000000100000
	SEL_FBK=56'b01000110010000100100101101000011010011000100101100110000
	CLKMUX_FB=88'b0000000001000011010011010101010101011000010111110100001101001100010010110100111101010000
	SEL_OUTA=64'b0100010001001001010100110100000101000010010011000100010101000100
	SEL_OUTB=64'b0100010001001001010100110100000101000010010011000100010101000100
	SEL_OUTC=64'b0100010001001001010100110100000101000010010011000100010101000100
	SEL_OUTD=64'b0100010001001001010100110100000101000010010011000100010101000100
	SEL_OUTE=64'b0100010001001001010100110100000101000010010011000100010101000100
	SEL_OUTF=64'b0100010001001001010100110100000101000010010011000100010101000100
	REF_INTEGER_MODE=56'b01000101010011100100000101000010010011000100010101000100
	FBK_INTEGER_MODE=64'b0000000001000101010011100100000101000010010011000100010101000100
	SSC_EN_SSC=64'b0100010001001001010100110100000101000010010011000100010101000100
	SSC_EN_SDM=64'b0100010001001001010100110100000101000010010011000100010101000100
	SSC_ORDER=80'b01010011010001000100110101011111010011110101001001000100010001010101001000110001
	SSC_DITHER=64'b0100010001001001010100110100000101000010010011000100010101000100
	SSC_N_CODE=88'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_F_CODE=136'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_PI_BYPASS=96'b010011100100111101010100010111110100001001011001010100000100000101010011010100110100010101000100
	SSC_SQUARE_MODE=64'b0100010001001001010100110100000101000010010011000100010101000100
	SSC_EN_CENTER_IN=120'b000000000000000001000100010011110101011101001110010111110101010001010010010010010100000101001110010001110100110001000101
	SSC_TBASE=112'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_STEP_IN=72'b001100000110001000110000001100000011000000110000001100000011000000110000
	SSC_REG_WEIGHTING_SEL=40'b0011000001100010001100000011000000110000
	ENCLK_CLKOP=64'b0000000001000101010011100100000101000010010011000100010101000100
	ENCLK_CLKOS=64'b0100010001001001010100110100000101000010010011000100010101000100
	ENCLK_CLKOS2=64'b0100010001001001010100110100000101000010010011000100010101000100
	ENCLK_CLKOS3=64'b0100010001001001010100110100000101000010010011000100010101000100
	ENCLK_CLKOS4=64'b0100010001001001010100110100000101000010010011000100010101000100
	ENCLK_CLKOS5=64'b0100010001001001010100110100000101000010010011000100010101000100
	DYN_SOURCE=56'b00000000010100110101010001000001010101000100100101000011
	PLLRESET_ENA=64'b0100010001001001010100110100000101000010010011000100010101000100
	PLLPDN_EN=64'b0100010001001001010100110100000101000010010011000100010101000100
	PLLPD_N=32'b01010101010100110100010101000100
	LEGACY_ATT=64'b0100010001001001010100110100000101000010010011000100010101000100
	LDT_LOCK_SEL=40'b0101010101000110010100100100010101010001
	TRIMOP_BYPASS_N=64'b0100001001011001010100000100000101010011010100110100010101000100
	TRIMOS_BYPASS_N=64'b0100001001011001010100000100000101010011010100110100010101000100
	FBK_MMD_DIG=8'b00110010
	REF_MMD_DIG=8'b00110001
	REF_MASK=80'b00110000011000100011000000110000001100000011000000110000001100000011000000110000
	FBK_MASK=80'b00110000011000100011000000110000001100000011000000110000001100000011000000110000
	FBK_MMD_PULS_CTL=48'b001100000110001000110000001100000011000000110000
	REF_MMD_PULS_CTL=48'b001100000110001000110000001100000011000000110000
	DIVA=16'b0011001000110110
	DIVB=8'b00110111
	DIVC=8'b00110111
	DIVD=8'b00110111
	DIVE=8'b00110111
	DIVF=8'b00110111
	V2I_PP_ICTRL=56'b00110000011000100011000100110001001100010011000100110001
	IPI_CMPN=48'b001100000110001000110000001100000011000100110001
	FBK_CLK_DIV_O=32'b00000000000000000000000000011010
	DIV_DEL=72'b001100000110001000110000001100000011000100110001001100000011000100110000
   Generated name = PLL_sync_clk_ipgen_lscc_pll_Z12_layer1
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter CLKOS2_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter CLKOS3_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter CLKOS4_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter CLKOS5_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter DELAY_CTRL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter DIRECTION on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter DYN_SEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter ENABLE_SYNC on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter FAST_LOCK_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter FBK_CUR_BLE on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter FBK_EDGE_SEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter FBK_IF_TIMING_CTL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter FBK_MODE on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter FBK_PI_BYPASS on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter FBK_PI_RC on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter FBK_PR_CC on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter FBK_PR_IC on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter FLOAT_CP on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter FLOCK_CTRL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter FLOCK_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter FLOCK_SRC_SEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter FORCE_FILTER on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter I_CTRL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter IPI_COMP_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter LDT_INT_LOCK_STICKY on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter LDT_LOCK on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter LOAD_REG on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter OPENLOOP_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter REF_MMD_IN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter REF_TIMING_CTL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter REFIN_RESET on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter RESET_LF on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter ROTATE on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter SLEEP on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter STDBY_ATT on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter TRIMOS2_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter TRIMOS3_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter TRIMOS4_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter TRIMOS5_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter PHASE_SEL_DEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter PHASE_SEL_DEL_P1 on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":1283:67:1283:71|Type of parameter EXTERNAL_DIVIDE_FACTOR on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\lscc\radiant\3.2\synpbase\lib\lucent\lifcl.v":9891:7:9891:9|Synthesizing module PLL in library work.
Running optimization stage 1 on PLL .......
Finished optimization stage 1 on PLL (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@W: CG360 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":281:16:281:24|Removing wire refdetlos, as there is no assignment to it.
@W: CG360 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":300:16:300:27|Removing wire apb_pready_o, as there is no assignment to it.
@W: CG360 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":301:16:301:28|Removing wire apb_pslverr_o, as there is no assignment to it.
@W: CG360 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":302:22:302:33|Removing wire apb_prdata_o, as there is no assignment to it.
@W: CG360 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":617:9:617:26|Removing wire apb_lmmi_request_w, as there is no assignment to it.
@W: CG360 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":618:15:618:31|Removing wire apb_lmmi_offset_w, as there is no assignment to it.
@W: CG360 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":619:15:619:30|Removing wire apb_lmmi_wdata_w, as there is no assignment to it.
@W: CG360 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":620:15:620:30|Removing wire apb_lmmi_rdata_w, as there is no assignment to it.
@W: CG360 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":621:9:621:25|Removing wire apb_lmmi_wr_rdn_w, as there is no assignment to it.
Running optimization stage 1 on PLL_sync_clk_ipgen_lscc_pll_Z12_layer1 .......
@W: CL318 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":281:16:281:24|*Output refdetlos has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":300:16:300:27|*Output apb_pready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":301:16:301:28|*Output apb_pslverr_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":302:22:302:33|*Output apb_prdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on PLL_sync_clk_ipgen_lscc_pll_Z12_layer1 (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N: CG364 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":11:7:11:18|Synthesizing module PLL_sync_clk in library work.
Running optimization stage 1 on PLL_sync_clk .......
Finished optimization stage 1 on PLL_sync_clk (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
Running optimization stage 2 on PLL_sync_clk .......
Finished optimization stage 2 on PLL_sync_clk (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 138MB)
Running optimization stage 2 on PLL .......
Finished optimization stage 2 on PLL (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 138MB)
Running optimization stage 2 on PLL_sync_clk_ipgen_lscc_pll_Z12_layer1 .......
@N: CL159 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":256:10:256:20|Input usr_fbclk_i is unused.
@N: CL159 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":280:10:280:20|Input refdetreset is unused.
@N: CL159 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":293:10:293:19|Input apb_pclk_i is unused.
@N: CL159 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":294:10:294:23|Input apb_preset_n_i is unused.
@N: CL159 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":295:15:295:27|Input apb_penable_i is unused.
@N: CL159 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":296:15:296:24|Input apb_psel_i is unused.
@N: CL159 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":297:15:297:26|Input apb_pwrite_i is unused.
@N: CL159 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":298:21:298:31|Input apb_paddr_i is unused.
@N: CL159 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\PLL_sync_clk\rtl\PLL_sync_clk.v":299:21:299:32|Input apb_pwdata_i is unused.
Finished optimization stage 2 on PLL_sync_clk_ipgen_lscc_pll_Z12_layer1 (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 138MB)
Running optimization stage 2 on HM0360_CSI2_DPHY .......
Finished optimization stage 2 on HM0360_CSI2_DPHY (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 138MB)
Running optimization stage 2 on HM0360_CSI2_DPHY_ipgen_lscc_capture_ctrl_Z11_layer1 .......
Finished optimization stage 2 on HM0360_CSI2_DPHY_ipgen_lscc_capture_ctrl_Z11_layer1 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 140MB)
Running optimization stage 2 on HM0360_CSI2_DPHY_ipgen_lscc_dphy_rx_wrap_cil_Z10_layer1 .......
@W: CL246 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\HM0360_CSI2_DPHY\rtl\HM0360_CSI2_DPHY.v":6909:36:6909:47|Input port bits 7 to 4 of lmmi_wdata_i[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\HM0360_CSI2_DPHY\rtl\HM0360_CSI2_DPHY.v":6911:38:6911:50|Input port bit 5 of lmmi_offset_i[5:0] is unused

@N: CL159 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\HM0360_CSI2_DPHY\rtl\HM0360_CSI2_DPHY.v":6908:15:6908:27|Input lmmi_resetn_i is unused.
@N: CL159 :"C:\Users\miche\Desktop\my_designs\HM0360_image_capture\HM0360_CSI2_DPHY\rtl\HM0360_CSI2_DPHY.v":6912:15:6912:28|Input lmmi_request_i is unused.
Finished optimization stage 2 on HM0360_CSI2_DPHY_ipgen_lscc_dphy_rx_wrap_cil_Z10_layer1 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 140MB)
Running optimization stage 2 on pmi_fifo_dc_Z9_layer1 .......
Finished optimization stage 2 on pmi_fifo_dc_Z9_layer1 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 140MB)
Running optimization stage 2 on lscc_fifo_dc_Z8_layer1 .......
Finished optimization stage 2 on lscc_fifo_dc_Z8_layer1 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 140MB)
Running optimization stage 2 on lscc_fifo_mem_Z7_layer1 .......
Finished optimization stage 2 on lscc_fifo_mem_Z7_layer1 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 140MB)
Running optimization stage 2 on PDP16K .......
Finished optimization stage 2 on PDP16K (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 140MB)
Running optimization stage 2 on lscc_fifo_mem_core_Z6_layer1 .......
@N: CL159 :"C:\lscc\radiant\3.2\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":7443:32:7443:46|Input rd_out_clk_en_i is unused.
@N: CL159 :"C:\lscc\radiant\3.2\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":7450:32:7450:36|Input ben_i is unused.
Finished optimization stage 2 on lscc_fifo_mem_core_Z6_layer1 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 140MB)
Running optimization stage 2 on lscc_fifo_mem_main_Z5_layer1 .......
@N: CL159 :"C:\lscc\radiant\3.2\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4456:34:4456:38|Input ben_i is unused.
Finished optimization stage 2 on lscc_fifo_mem_main_Z5_layer1 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 140MB)
Running optimization stage 2 on lscc_soft_fifo_dc_Z4_layer1 .......
@W: CL260 :"C:\lscc\radiant\3.2\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":3415:8:3415:13|Pruning register bit 10 of rd_encode_async.rd_grey_sync_r[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\lscc\radiant\3.2\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":3209:8:3209:13|Pruning register bit 10 of wr_encode_async.wr_grey_sync_r[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"C:\lscc\radiant\3.2\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":3081:28:3081:43|Input almost_full_th_i is unused.
@N: CL159 :"C:\lscc\radiant\3.2\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":3082:28:3082:47|Input almost_full_clr_th_i is unused.
@N: CL159 :"C:\lscc\radiant\3.2\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":3083:28:3083:44|Input almost_empty_th_i is unused.
@N: CL159 :"C:\lscc\radiant\3.2\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":3084:28:3084:48|Input almost_empty_clr_th_i is unused.
Finished optimization stage 2 on lscc_soft_fifo_dc_Z4_layer1 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 142MB)
Running optimization stage 2 on lscc_fifo_dc_main_Z3_layer1 .......
Finished optimization stage 2 on lscc_fifo_dc_main_Z3_layer1 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 142MB)
Running optimization stage 2 on lscc_fifo_fwft_fabric_noreg_0s_8s .......
@N: CL159 :"C:\lscc\radiant\3.2\ip\pmi\../avant/fifo/rtl\lscc_fifo.v":260:26:260:30|Input clk_i is unused.
@N: CL159 :"C:\lscc\radiant\3.2\ip\pmi\../avant/fifo/rtl\lscc_fifo.v":261:26:261:30|Input rst_i is unused.
Finished optimization stage 2 on lscc_fifo_fwft_fabric_noreg_0s_8s (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 142MB)
Running optimization stage 2 on HM0360_CSI2_DPHY_ipgen_lscc_clock_divider_60s_3s .......
Finished optimization stage 2 on HM0360_CSI2_DPHY_ipgen_lscc_clock_divider_60s_3s (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 142MB)
Running optimization stage 2 on HM0360_CSI2_DPHY_ipgen_lscc_dphy_rx_Z1_layer1 .......
Finished optimization stage 2 on HM0360_CSI2_DPHY_ipgen_lscc_dphy_rx_Z1_layer1 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 142MB)
Running optimization stage 2 on HM0360_CSI2_DPHY_ipgen_lscc_synchronizer_rx_2s .......
Finished optimization stage 2 on HM0360_CSI2_DPHY_ipgen_lscc_synchronizer_rx_2s (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 142MB)
Running optimization stage 2 on HM0360_CSI2_DPHY_ipgen_lscc_synchronizer_rx .......
Finished optimization stage 2 on HM0360_CSI2_DPHY_ipgen_lscc_synchronizer_rx (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 142MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\miche\Desktop\my_designs\HM0360_image_capture\HM0360_image_capture_impl\synwork\layer1.rt.csv

