
*** Running vivado
    with args -log mastermindVGA.vds -m64 -mode batch -messageDb vivado.pb -notrace -source mastermindVGA.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source mastermindVGA.tcl -notrace
Command: synth_design -top mastermindVGA -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.07' and will expire in -61 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1063.824 ; gain = 154.520 ; free physical = 11537 ; free virtual = 22034
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mastermindVGA' [/afs/ece.cmu.edu/usr/rmaratos/private/f16/545/FPGA/vga.sv:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/afs/ece.cmu.edu/usr/rmaratos/private/f16/545/FPGA/vga.sv:53]
INFO: [Synth 8-638] synthesizing module 'vga' [/afs/ece.cmu.edu/usr/rmaratos/private/f16/545/FPGA/vga.sv:182]
INFO: [Synth 8-638] synthesizing module 'simple_counter' [/afs/ece.cmu.edu/usr/rmaratos/private/f16/545/FPGA/vga.sv:273]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'simple_counter' (1#1) [/afs/ece.cmu.edu/usr/rmaratos/private/f16/545/FPGA/vga.sv:273]
INFO: [Synth 8-638] synthesizing module 'simple_counter__parameterized0' [/afs/ece.cmu.edu/usr/rmaratos/private/f16/545/FPGA/vga.sv:273]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'simple_counter__parameterized0' (1#1) [/afs/ece.cmu.edu/usr/rmaratos/private/f16/545/FPGA/vga.sv:273]
INFO: [Synth 8-256] done synthesizing module 'vga' (2#1) [/afs/ece.cmu.edu/usr/rmaratos/private/f16/545/FPGA/vga.sv:182]
INFO: [Synth 8-638] synthesizing module 'box' [/afs/ece.cmu.edu/usr/rmaratos/private/f16/545/FPGA/project_1.srcs/sources_1/new/box.sv:36]
INFO: [Synth 8-638] synthesizing module 'up_down_counter' [/afs/ece.cmu.edu/usr/rmaratos/private/f16/545/FPGA/project_1.srcs/sources_1/new/box.sv:70]
	Parameter DEFAULT bound to: 160 - type: integer 
	Parameter MAX bound to: 8'b01100100 
	Parameter MIN bound to: 8'b00000101 
INFO: [Synth 8-256] done synthesizing module 'up_down_counter' (3#1) [/afs/ece.cmu.edu/usr/rmaratos/private/f16/545/FPGA/project_1.srcs/sources_1/new/box.sv:70]
INFO: [Synth 8-638] synthesizing module 'up_down_counter__parameterized0' [/afs/ece.cmu.edu/usr/rmaratos/private/f16/545/FPGA/project_1.srcs/sources_1/new/box.sv:70]
	Parameter DEFAULT bound to: 120 - type: integer 
	Parameter MAX bound to: 8'b01100100 
	Parameter MIN bound to: 8'b00000101 
INFO: [Synth 8-256] done synthesizing module 'up_down_counter__parameterized0' (3#1) [/afs/ece.cmu.edu/usr/rmaratos/private/f16/545/FPGA/project_1.srcs/sources_1/new/box.sv:70]
INFO: [Synth 8-638] synthesizing module 'up_down_counter__parameterized1' [/afs/ece.cmu.edu/usr/rmaratos/private/f16/545/FPGA/project_1.srcs/sources_1/new/box.sv:70]
	Parameter DEFAULT bound to: 320 - type: integer 
	Parameter MAX bound to: 8'b01100100 
	Parameter MIN bound to: 8'b00000101 
INFO: [Synth 8-256] done synthesizing module 'up_down_counter__parameterized1' (3#1) [/afs/ece.cmu.edu/usr/rmaratos/private/f16/545/FPGA/project_1.srcs/sources_1/new/box.sv:70]
INFO: [Synth 8-638] synthesizing module 'up_down_counter__parameterized2' [/afs/ece.cmu.edu/usr/rmaratos/private/f16/545/FPGA/project_1.srcs/sources_1/new/box.sv:70]
	Parameter DEFAULT bound to: 240 - type: integer 
	Parameter MAX bound to: 8'b01100100 
	Parameter MIN bound to: 8'b00000101 
INFO: [Synth 8-256] done synthesizing module 'up_down_counter__parameterized2' (3#1) [/afs/ece.cmu.edu/usr/rmaratos/private/f16/545/FPGA/project_1.srcs/sources_1/new/box.sv:70]
INFO: [Synth 8-256] done synthesizing module 'box' (4#1) [/afs/ece.cmu.edu/usr/rmaratos/private/f16/545/FPGA/project_1.srcs/sources_1/new/box.sv:36]
INFO: [Synth 8-638] synthesizing module 'drawNumber' [/afs/ece.cmu.edu/usr/rmaratos/private/f16/545/FPGA/vga.sv:289]
	Parameter LINEWIDTH bound to: 10'b0000000100 
	Parameter PADDING bound to: 10'b0000001010 
	Parameter SIDE bound to: 10'b0000101010 
INFO: [Synth 8-638] synthesizing module 'offset_check' [/afs/ece.cmu.edu/usr/rmaratos/private/f16/545/FPGA/vga.sv:259]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'offset_check' (5#1) [/afs/ece.cmu.edu/usr/rmaratos/private/f16/545/FPGA/vga.sv:259]
WARNING: [Synth 8-689] width (32) of port connection 'low' does not match port width (10) of module 'offset_check' [/afs/ece.cmu.edu/usr/rmaratos/private/f16/545/FPGA/vga.sv:392]
WARNING: [Synth 8-689] width (32) of port connection 'low' does not match port width (10) of module 'offset_check' [/afs/ece.cmu.edu/usr/rmaratos/private/f16/545/FPGA/vga.sv:418]
WARNING: [Synth 8-689] width (32) of port connection 'low' does not match port width (10) of module 'offset_check' [/afs/ece.cmu.edu/usr/rmaratos/private/f16/545/FPGA/vga.sv:444]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/ece.cmu.edu/usr/rmaratos/private/f16/545/FPGA/vga.sv:309]
INFO: [Synth 8-256] done synthesizing module 'drawNumber' (6#1) [/afs/ece.cmu.edu/usr/rmaratos/private/f16/545/FPGA/vga.sv:289]
INFO: [Synth 8-256] done synthesizing module 'mastermindVGA' (7#1) [/afs/ece.cmu.edu/usr/rmaratos/private/f16/545/FPGA/vga.sv:36]
WARNING: [Synth 8-3331] design mastermindVGA has unconnected port SW3
WARNING: [Synth 8-3331] design mastermindVGA has unconnected port SW4
WARNING: [Synth 8-3331] design mastermindVGA has unconnected port SW5
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1100.113 ; gain = 190.809 ; free physical = 11498 ; free virtual = 21996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1100.113 ; gain = 190.809 ; free physical = 11498 ; free virtual = 21996
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/ece.cmu.edu/usr/rmaratos/private/f16/545/FPGA/zedboard_master_XDC_RevC_D_v3.xdc]
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/rmaratos/private/f16/545/FPGA/zedboard_master_XDC_RevC_D_v3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/afs/ece.cmu.edu/usr/rmaratos/private/f16/545/FPGA/zedboard_master_XDC_RevC_D_v3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mastermindVGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mastermindVGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1447.809 ; gain = 0.000 ; free physical = 11308 ; free virtual = 21806
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1447.809 ; gain = 538.504 ; free physical = 11307 ; free virtual = 21804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1447.809 ; gain = 538.504 ; free physical = 11307 ; free virtual = 21804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1447.809 ; gain = 538.504 ; free physical = 11307 ; free virtual = 21804
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/ece.cmu.edu/usr/rmaratos/private/f16/545/FPGA/vga.sv:265]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/ece.cmu.edu/usr/rmaratos/private/f16/545/FPGA/vga.sv:265]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/ece.cmu.edu/usr/rmaratos/private/f16/545/FPGA/vga.sv:265]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1447.809 ; gain = 538.504 ; free physical = 11298 ; free virtual = 21796
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'drawNumber:/segCheckX0' (offset_check) to 'drawNumber:/segCheckX3'
INFO: [Synth 8-223] decloning instance 'drawNumber:/segCheckX0' (offset_check) to 'drawNumber:/segCheckX6'
INFO: [Synth 8-223] decloning instance 'drawNumber:/segCheckX1' (offset_check) to 'drawNumber:/segCheckX2'
INFO: [Synth 8-223] decloning instance 'drawNumber:/segCheckY1' (offset_check) to 'drawNumber:/segCheckY5'
INFO: [Synth 8-223] decloning instance 'drawNumber:/segCheckY2' (offset_check) to 'drawNumber:/segCheckY4'
INFO: [Synth 8-223] decloning instance 'drawNumber:/segCheckX4' (offset_check) to 'drawNumber:/segCheckX5'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 10    
	   2 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 40    
	   2 Input     10 Bit       Adders := 67    
	   3 Input     10 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mastermindVGA 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module simple_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module simple_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module up_down_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module up_down_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module up_down_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module up_down_counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module box 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 2     
Module offset_check 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
Module drawNumber 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1447.809 ; gain = 538.504 ; free physical = 11298 ; free virtual = 21796
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design mastermindVGA has unconnected port SW3
WARNING: [Synth 8-3331] design mastermindVGA has unconnected port SW4
WARNING: [Synth 8-3331] design mastermindVGA has unconnected port SW5
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1447.809 ; gain = 538.504 ; free physical = 11300 ; free virtual = 21797
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1447.809 ; gain = 538.504 ; free physical = 11300 ; free virtual = 21797

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1447.809 ; gain = 538.504 ; free physical = 11285 ; free virtual = 21782
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1447.809 ; gain = 538.504 ; free physical = 11285 ; free virtual = 21782

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1447.809 ; gain = 538.504 ; free physical = 11285 ; free virtual = 21782
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1447.809 ; gain = 538.504 ; free physical = 11232 ; free virtual = 21730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1447.809 ; gain = 538.504 ; free physical = 11232 ; free virtual = 21730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1447.809 ; gain = 538.504 ; free physical = 11212 ; free virtual = 21709
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1447.809 ; gain = 538.504 ; free physical = 11211 ; free virtual = 21709
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1447.809 ; gain = 538.504 ; free physical = 11211 ; free virtual = 21709
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1447.809 ; gain = 538.504 ; free physical = 11211 ; free virtual = 21709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1447.809 ; gain = 538.504 ; free physical = 11211 ; free virtual = 21709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1447.809 ; gain = 538.504 ; free physical = 11211 ; free virtual = 21709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   201|
|3     |LUT1   |   340|
|4     |LUT2   |   349|
|5     |LUT3   |    10|
|6     |LUT4   |    57|
|7     |LUT5   |    20|
|8     |LUT6   |    44|
|9     |FDCE   |    22|
|10    |FDRE   |    32|
|11    |FDSE   |    12|
|12    |IBUF   |    11|
|13    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+--------------------------------+------+
|      |Instance           |Module                          |Cells |
+------+-------------------+--------------------------------+------+
|1     |top                |                                |  1118|
|2     |  faceBox          |box                             |   213|
|3     |    c_x_counter    |up_down_counter__parameterized1 |    41|
|4     |    c_y_counter    |up_down_counter__parameterized2 |    42|
|5     |    height_counter |up_down_counter__parameterized0 |    41|
|6     |    width_counter  |up_down_counter                 |    41|
|7     |  numDrawer1       |drawNumber                      |    16|
|8     |    segCheckX1     |offset_check_33                 |     5|
|9     |    segCheckY1     |offset_check_34                 |     5|
|10    |    segCheckY2     |offset_check_35                 |     6|
|11    |  numDrawer2       |drawNumber_0                    |    44|
|12    |    segCheckX0     |offset_check_25                 |     6|
|13    |    segCheckX1     |offset_check_26                 |     5|
|14    |    segCheckX4     |offset_check_27                 |     6|
|15    |    segCheckY0     |offset_check_28                 |     5|
|16    |    segCheckY1     |offset_check_29                 |     6|
|17    |    segCheckY2     |offset_check_30                 |     5|
|18    |    segCheckY3     |offset_check_31                 |     6|
|19    |    segCheckY6     |offset_check_32                 |     5|
|20    |  numDrawer3       |drawNumber_1                    |    44|
|21    |    segCheckX0     |offset_check_17                 |     6|
|22    |    segCheckX1     |offset_check_18                 |     5|
|23    |    segCheckX4     |offset_check_19                 |     6|
|24    |    segCheckY0     |offset_check_20                 |     6|
|25    |    segCheckY1     |offset_check_21                 |     5|
|26    |    segCheckY2     |offset_check_22                 |     6|
|27    |    segCheckY3     |offset_check_23                 |     5|
|28    |    segCheckY6     |offset_check_24                 |     5|
|29    |  numDrawer4       |drawNumber_2                    |    35|
|30    |    segCheckX0     |offset_check_11                 |     5|
|31    |    segCheckX1     |offset_check_12                 |     5|
|32    |    segCheckX4     |offset_check_13                 |     7|
|33    |    segCheckY1     |offset_check_14                 |     5|
|34    |    segCheckY2     |offset_check_15                 |     6|
|35    |    segCheckY6     |offset_check_16                 |     7|
|36    |  numDrawer5       |drawNumber_3                    |    42|
|37    |    segCheckX0     |offset_check                    |     6|
|38    |    segCheckX1     |offset_check_4                  |     3|
|39    |    segCheckX4     |offset_check_5                  |     6|
|40    |    segCheckY0     |offset_check_6                  |     6|
|41    |    segCheckY1     |offset_check_7                  |     5|
|42    |    segCheckY2     |offset_check_8                  |     6|
|43    |    segCheckY3     |offset_check_9                  |     5|
|44    |    segCheckY6     |offset_check_10                 |     5|
|45    |  vgaCounter       |vga                             |   691|
|46    |    col_counter    |simple_counter__parameterized0  |   287|
|47    |    row_counter    |simple_counter                  |   404|
+------+-------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1447.809 ; gain = 538.504 ; free physical = 11211 ; free virtual = 21709
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1447.809 ; gain = 74.289 ; free physical = 11211 ; free virtual = 21709
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1447.809 ; gain = 538.504 ; free physical = 11211 ; free virtual = 21709
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 212 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1455.816 ; gain = 437.992 ; free physical = 11211 ; free virtual = 21708
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1487.836 ; gain = 0.000 ; free physical = 11209 ; free virtual = 21707
INFO: [Common 17-206] Exiting Vivado at Fri Sep 30 15:28:14 2016...
