

================================================================
== Vivado HLS Report for 'ov7670_buffer'
================================================================
* Date:           Wed Sep 23 10:37:07 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        filtro_buffer
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      0.33|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     52|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      68|    104|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    120|    -|
|Register         |        -|      -|      65|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     133|    276|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+----+-----+
    |            Instance            |            Module            | BRAM_18K| DSP48E| FF | LUT |
    +--------------------------------+------------------------------+---------+-------+----+-----+
    |ov7670_buffer_AXILiteS_s_axi_U  |ov7670_buffer_AXILiteS_s_axi  |        0|      0|  68|  104|
    +--------------------------------+------------------------------+---------+-------+----+-----+
    |Total                           |                              |        0|      0|  68|  104|
    +--------------------------------+------------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |ap_predicate_op25_write_state2         |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op27_write_state2         |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op28_write_state3         |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op31_write_state3         |    and   |      0|  0|   2|           1|           1|
    |inStream_V_V_0_load_A                  |    and   |      0|  0|   2|           1|           1|
    |inStream_V_V_0_load_B                  |    and   |      0|  0|   2|           1|           1|
    |outStream_CHROMA_V_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_CHROMA_V_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_LUMA_V_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |outStream_LUMA_V_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |inStream_V_V_0_state_cmp_full          |   icmp   |      0|  0|   8|           2|           1|
    |outStream_CHROMA_V_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_LUMA_V_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state2_io                     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3                        |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_io                     |    or    |      0|  0|   2|           1|           1|
    |tmp_5_fu_90_p2                         |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      0|  0|  52|          20|          18|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  21|          4|    1|          4|
    |inStream_V_V_0_data_out           |   9|          2|    8|         16|
    |inStream_V_V_0_state              |  15|          3|    2|          6|
    |inStream_V_V_TDATA_blk_n          |   9|          2|    1|          2|
    |outStream_CHROMA_V_V_1_data_out   |   9|          2|    8|         16|
    |outStream_CHROMA_V_V_1_state      |  15|          3|    2|          6|
    |outStream_CHROMA_V_V_TDATA_blk_n  |   9|          2|    1|          2|
    |outStream_LUMA_V_V_1_data_out     |   9|          2|    8|         16|
    |outStream_LUMA_V_V_1_state        |  15|          3|    2|          6|
    |outStream_LUMA_V_V_TDATA_blk_n    |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 120|         25|   34|         76|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  3|   0|    3|          0|
    |grayscale_valid                   |  1|   0|    1|          0|
    |grayscale_valid_load_reg_111      |  1|   0|    1|          0|
    |inStream_V_V_0_payload_A          |  8|   0|    8|          0|
    |inStream_V_V_0_payload_B          |  8|   0|    8|          0|
    |inStream_V_V_0_sel_rd             |  1|   0|    1|          0|
    |inStream_V_V_0_sel_wr             |  1|   0|    1|          0|
    |inStream_V_V_0_state              |  2|   0|    2|          0|
    |outStream_CHROMA_V_V_1_payload_A  |  8|   0|    8|          0|
    |outStream_CHROMA_V_V_1_payload_B  |  8|   0|    8|          0|
    |outStream_CHROMA_V_V_1_sel_rd     |  1|   0|    1|          0|
    |outStream_CHROMA_V_V_1_sel_wr     |  1|   0|    1|          0|
    |outStream_CHROMA_V_V_1_state      |  2|   0|    2|          0|
    |outStream_LUMA_V_V_1_payload_A    |  8|   0|    8|          0|
    |outStream_LUMA_V_V_1_payload_B    |  8|   0|    8|          0|
    |outStream_LUMA_V_V_1_sel_rd       |  1|   0|    1|          0|
    |outStream_LUMA_V_V_1_sel_wr       |  1|   0|    1|          0|
    |outStream_LUMA_V_V_1_state        |  2|   0|    2|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 65|   0|   65|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID       |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWREADY       | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWADDR        |  in |    5|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WVALID        |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WREADY        | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WDATA         |  in |   32|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WSTRB         |  in |    4|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARVALID       |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARREADY       | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARADDR        |  in |    5|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RVALID        | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RREADY        |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RDATA         | out |   32|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RRESP         | out |    2|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BVALID        | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BREADY        |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BRESP         | out |    2|    s_axi   |       AXILiteS       |    scalar    |
|ap_clk                       |  in |    1| ap_ctrl_hs |     ov7670_buffer    | return value |
|ap_rst_n                     |  in |    1| ap_ctrl_hs |     ov7670_buffer    | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |     ov7670_buffer    | return value |
|ap_done                      | out |    1| ap_ctrl_hs |     ov7670_buffer    | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |     ov7670_buffer    | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |     ov7670_buffer    | return value |
|m_axi_gmem_AWVALID           | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWREADY           |  in |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWADDR            | out |   32|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWID              | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWLEN             | out |    8|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWSIZE            | out |    3|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWBURST           | out |    2|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWLOCK            | out |    2|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWCACHE           | out |    4|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWPROT            | out |    3|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWQOS             | out |    4|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWREGION          | out |    4|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWUSER            | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_WVALID            | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_WREADY            |  in |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_WDATA             | out |   32|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_WSTRB             | out |    4|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_WLAST             | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_WID               | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_WUSER             | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARVALID           | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARREADY           |  in |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARADDR            | out |   32|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARID              | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARLEN             | out |    8|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARSIZE            | out |    3|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARBURST           | out |    2|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARLOCK            | out |    2|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARCACHE           | out |    4|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARPROT            | out |    3|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARQOS             | out |    4|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARREGION          | out |    4|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARUSER            | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_RVALID            |  in |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_RREADY            | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_RDATA             |  in |   32|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_RLAST             |  in |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_RID               |  in |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_RUSER             |  in |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_RRESP             |  in |    2|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_BVALID            |  in |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_BREADY            | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_BRESP             |  in |    2|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_BID               |  in |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_BUSER             |  in |    1|    m_axi   |         gmem         |    pointer   |
|inStream_V_V_TDATA           |  in |    8|    axis    |     inStream_V_V     |    pointer   |
|inStream_V_V_TVALID          |  in |    1|    axis    |     inStream_V_V     |    pointer   |
|inStream_V_V_TREADY          | out |    1|    axis    |     inStream_V_V     |    pointer   |
|enable_raw_stream            |  in |    1|   ap_none  |   enable_raw_stream  |    scalar    |
|outStream_LUMA_V_V_TDATA     | out |    8|    axis    |  outStream_LUMA_V_V  |    pointer   |
|outStream_LUMA_V_V_TVALID    | out |    1|    axis    |  outStream_LUMA_V_V  |    pointer   |
|outStream_LUMA_V_V_TREADY    |  in |    1|    axis    |  outStream_LUMA_V_V  |    pointer   |
|outStream_CHROMA_V_V_TDATA   | out |    8|    axis    | outStream_CHROMA_V_V |    pointer   |
|outStream_CHROMA_V_V_TVALID  | out |    1|    axis    | outStream_CHROMA_V_V |    pointer   |
|outStream_CHROMA_V_V_TREADY  |  in |    1|    axis    | outStream_CHROMA_V_V |    pointer   |
+-----------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 4 [2/2] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %inStream_V_V)" [filtro_buffer/.settings/filtrob.cpp:45]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 2> : 0.00ns
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %gmem), !map !34"
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_V_V), !map !40"
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %enable_raw_stream), !map !44"
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_LUMA_V_V), !map !50"
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_CHROMA_V_V), !map !54"
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @ov7670_buffer_str) nounwind"
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%enable_raw_stream_re = call i1 @_ssdm_op_Read.ap_none.i1(i1 %enable_raw_stream)"
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %enable_raw_stream, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [filtro_buffer/.settings/filtrob.cpp:27]
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %inStream_V_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [filtro_buffer/.settings/filtrob.cpp:28]
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %gmem, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [filtro_buffer/.settings/filtrob.cpp:29]
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %outStream_grayscale_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [1 x i8]* @bundle, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [filtro_buffer/.settings/filtrob.cpp:29]
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %outStream_LUMA_V_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [filtro_buffer/.settings/filtrob.cpp:30]
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %outStream_CHROMA_V_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [filtro_buffer/.settings/filtrob.cpp:31]
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 0, i32 1, [1 x i8]* @p_str1) nounwind" [filtro_buffer/.settings/filtrob.cpp:36]
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 0, i32 1, [1 x i8]* @p_str1) nounwind" [filtro_buffer/.settings/filtrob.cpp:39]
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @grayscale_valid, i32 1, [1 x i8]* @p_str1) nounwind" [filtro_buffer/.settings/filtrob.cpp:42]
ST_2 : Operation 21 [1/2] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %inStream_V_V)" [filtro_buffer/.settings/filtrob.cpp:45]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%grayscale_valid_load = load i1* @grayscale_valid, align 1" [filtro_buffer/.settings/filtrob.cpp:47]
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %grayscale_valid_load, label %1, label %3" [filtro_buffer/.settings/filtrob.cpp:47]
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %enable_raw_stream_re, label %4, label %._crit_edge18" [filtro_buffer/.settings/filtrob.cpp:61]
ST_2 : Operation 25 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outStream_CHROMA_V_V, i8 %tmp_V)" [filtro_buffer/.settings/filtrob.cpp:62]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %enable_raw_stream_re, label %2, label %._crit_edge" [filtro_buffer/.settings/filtrob.cpp:56]
ST_2 : Operation 27 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outStream_LUMA_V_V, i8 %tmp_V)" [filtro_buffer/.settings/filtrob.cpp:57]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 3> : 0.33ns
ST_3 : Operation 28 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outStream_CHROMA_V_V, i8 %tmp_V)" [filtro_buffer/.settings/filtrob.cpp:62]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br label %._crit_edge18" [filtro_buffer/.settings/filtrob.cpp:62]
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br label %5"
ST_3 : Operation 31 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outStream_LUMA_V_V, i8 %tmp_V)" [filtro_buffer/.settings/filtrob.cpp:57]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %._crit_edge" [filtro_buffer/.settings/filtrob.cpp:57]
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %5" [filtro_buffer/.settings/filtrob.cpp:58]
ST_3 : Operation 34 [1/1] (0.33ns)   --->   "%tmp_5 = xor i1 %grayscale_valid_load, true" [filtro_buffer/.settings/filtrob.cpp:65]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "store i1 %tmp_5, i1* @grayscale_valid, align 1" [filtro_buffer/.settings/filtrob.cpp:65]
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "ret void" [filtro_buffer/.settings/filtrob.cpp:67]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inStream_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_grayscale_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ enable_raw_stream]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outStream_LUMA_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_CHROMA_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ grayscale_valid]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5           (specbitsmap  ) [ 0000]
StgValue_6           (specbitsmap  ) [ 0000]
StgValue_7           (specbitsmap  ) [ 0000]
StgValue_8           (specbitsmap  ) [ 0000]
StgValue_9           (specbitsmap  ) [ 0000]
StgValue_10          (spectopmodule) [ 0000]
enable_raw_stream_re (read         ) [ 0011]
StgValue_12          (specinterface) [ 0000]
StgValue_13          (specinterface) [ 0000]
StgValue_14          (specinterface) [ 0000]
StgValue_15          (specinterface) [ 0000]
StgValue_16          (specinterface) [ 0000]
StgValue_17          (specinterface) [ 0000]
StgValue_18          (specreset    ) [ 0000]
StgValue_19          (specreset    ) [ 0000]
StgValue_20          (specreset    ) [ 0000]
tmp_V                (read         ) [ 0001]
grayscale_valid_load (load         ) [ 0011]
StgValue_23          (br           ) [ 0000]
StgValue_24          (br           ) [ 0000]
StgValue_26          (br           ) [ 0000]
StgValue_28          (write        ) [ 0000]
StgValue_29          (br           ) [ 0000]
StgValue_30          (br           ) [ 0000]
StgValue_31          (write        ) [ 0000]
StgValue_32          (br           ) [ 0000]
StgValue_33          (br           ) [ 0000]
tmp_5                (xor          ) [ 0000]
StgValue_35          (store        ) [ 0000]
StgValue_36          (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outStream_grayscale_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_grayscale_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="enable_raw_stream">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enable_raw_stream"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outStream_LUMA_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_LUMA_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="outStream_CHROMA_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_CHROMA_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="grayscale_valid">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grayscale_valid"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ov7670_buffer_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="grp_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="enable_raw_stream_re_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="enable_raw_stream_re/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="0" index="2" bw="8" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_25/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="0" index="2" bw="8" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_27/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grayscale_valid_load_load_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="grayscale_valid_load/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_5_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="StgValue_35_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_35/3 "/>
</bind>
</comp>

<comp id="101" class="1005" name="enable_raw_stream_re_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="enable_raw_stream_re "/>
</bind>
</comp>

<comp id="105" class="1005" name="tmp_V_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="1"/>
<pin id="107" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="111" class="1005" name="grayscale_valid_load_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="grayscale_valid_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="22" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="54" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="10" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="58" pin="2"/><net_sink comp="70" pin=2"/></net>

<net id="83"><net_src comp="54" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="58" pin="2"/><net_sink comp="78" pin=2"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="56" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="99"><net_src comp="90" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="104"><net_src comp="64" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="108"><net_src comp="58" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="110"><net_src comp="105" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="114"><net_src comp="86" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="90" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_LUMA_V_V | {3 }
	Port: outStream_CHROMA_V_V | {3 }
	Port: grayscale_valid | {3 }
 - Input state : 
	Port: ov7670_buffer : inStream_V_V | {1 }
	Port: ov7670_buffer : enable_raw_stream | {2 }
	Port: ov7670_buffer : grayscale_valid | {2 }
  - Chain level:
	State 1
	State 2
		StgValue_23 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|    xor   |           tmp_5_fu_90           |    0    |    2    |
|----------|---------------------------------|---------|---------|
|   read   |          grp_read_fu_58         |    0    |    0    |
|          | enable_raw_stream_re_read_fu_64 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |         grp_write_fu_70         |    0    |    0    |
|          |         grp_write_fu_78         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    2    |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|enable_raw_stream_re_reg_101|    1   |
|grayscale_valid_load_reg_111|    1   |
|        tmp_V_reg_105       |    8   |
+----------------------------+--------+
|            Total           |   10   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_70 |  p2  |   2  |   8  |   16   ||    9    |
| grp_write_fu_78 |  p2  |   2  |   8  |   16   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   32   ||   1.51  ||    18   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |    2   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   10   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   10   |   20   |
+-----------+--------+--------+--------+
