// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition"

// DATE "12/22/2017 15:37:53"

// 
// Device: Altera EPM570T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	rst_n,
	rs232_rx,
	BusA,
	BusB,
	led);
input 	clk;
input 	rst_n;
input 	rs232_rx;
inout 	[15:3] BusA;
inout 	[89:82] BusB;
output 	led;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("top_v.sdo");
// synopsys translate_on

wire \spi_slave_b2b_instance|Add4~35 ;
wire \BusA[3]~9 ;
wire \BusA[4]~10 ;
wire \BusB[82]~4 ;
wire \BusB[84]~5 ;
wire \BusB[86]~6 ;
wire \BusB[89]~7 ;
wire \clk~combout ;
wire \rst_n~combout ;
wire \speed_select|cnt_rx[0]~21 ;
wire \speed_select|cnt_rx[1]~23 ;
wire \speed_select|cnt_rx[1]~23COUT1_27 ;
wire \speed_select|cnt_rx[2]~25 ;
wire \speed_select|cnt_rx[2]~25COUT1_28 ;
wire \speed_select|cnt_rx[3]~17 ;
wire \speed_select|cnt_rx[3]~17COUT1_29 ;
wire \speed_select|cnt_rx[4]~19 ;
wire \speed_select|cnt_rx[4]~19COUT1_30 ;
wire \speed_select|cnt_rx[5]~13 ;
wire \speed_select|cnt_rx[6]~11 ;
wire \speed_select|cnt_rx[6]~11COUT1_31 ;
wire \speed_select|LessThan0~0_combout ;
wire \speed_select|LessThan0~1_combout ;
wire \speed_select|cnt_rx[7]~15 ;
wire \speed_select|cnt_rx[7]~15COUT1_32 ;
wire \speed_select|cnt_rx[8]~9 ;
wire \speed_select|cnt_rx[8]~9COUT1_33 ;
wire \speed_select|cnt_rx[9]~1 ;
wire \speed_select|cnt_rx[9]~1COUT1_34 ;
wire \speed_select|cnt_rx[10]~5 ;
wire \speed_select|cnt_rx[11]~7 ;
wire \speed_select|cnt_rx[11]~7COUT1_35 ;
wire \rs232_rx~combout ;
wire \my_uart_rx|rx_data_reg[7]~0_combout ;
wire \my_uart_rx|rx_complete_reg~1_combout ;
wire \my_uart_rx|rx_complete_reg~regout ;
wire \my_uart_rx|rx_enable_reg~0_combout ;
wire \my_uart_rx|rx_enable_reg~regout ;
wire \speed_select|always2~0_combout ;
wire \speed_select|always2~1_combout ;
wire \speed_select|always1~0_combout ;
wire \speed_select|always2~2_combout ;
wire \speed_select|always2~3_combout ;
wire \speed_select|always2~4_combout ;
wire \speed_select|buad_clk_rx_reg~regout ;
wire \my_uart_rx|rx_data_temp[0]~6_combout ;
wire \my_uart_rx|rx_data_temp[1]~4_combout ;
wire \my_uart_rx|rx_data_reg[7]~1_combout ;
wire \my_uart_rx|Mux6~2_combout ;
wire \my_uart_rx|Mux2~0_combout ;
wire \my_uart_rx|Mux7~3_combout ;
wire \my_uart_rx|Mux7~2_combout ;
wire \my_uart_rx|Mux8~0_combout ;
wire \my_uart_rx|rx_data_temp[7]~1_combout ;
wire \my_uart_rx|rx_data_temp[7]~0_combout ;
wire \my_uart_rx|Mux5~0_combout ;
wire \Equal0~0 ;
wire \Equal0~1 ;
wire \Equal0~2 ;
wire \Current.IDLE~regout ;
wire \Equal1~0 ;
wire \flag_reg~regout ;
wire \Selector1~0 ;
wire \Current.S1~regout ;
wire \Flag_temp~regout ;
wire \always2~0_combout ;
wire \Current.SAVE~regout ;
wire \Current.WAIT~regout ;
wire \Equal7~2 ;
wire \Equal4~5 ;
wire \Equal6~0_combout ;
wire \Equal15~0_combout ;
wire \Equal2~6 ;
wire \Equal5~0 ;
wire \Equal3~2 ;
wire \Equal11~4 ;
wire \Equal2~1 ;
wire \Equal2~2 ;
wire \Equal2~0 ;
wire \Equal2~3 ;
wire \Equal2~4_combout ;
wire \Equal5~1_combout ;
wire \Equal2~7 ;
wire \Equal4~0 ;
wire \Equal2~5_combout ;
wire \Equal17~0_combout ;
wire \WideOr17~0_combout ;
wire \WideOr19~0_combout ;
wire \Equal13~2_combout ;
wire \Equal13~3_combout ;
wire \Equal11~6_combout ;
wire \Equal19~0_combout ;
wire \Equal11~5_combout ;
wire \WideOr13~3_combout ;
wire \Equal12~0_combout ;
wire \WideNor1~4_combout ;
wire \Equal4~3 ;
wire \Equal4~4_combout ;
wire \Equal4~1 ;
wire \Equal4~2_combout ;
wire \Equal4~6_combout ;
wire \Equal4~7_combout ;
wire \Equal2~8_combout ;
wire \Equal3~3_combout ;
wire \Equal3~4_combout ;
wire \Equal5~2_combout ;
wire \WideOr0~1_combout ;
wire \Equal6~1_combout ;
wire \Equal8~0 ;
wire \Equal8~1_combout ;
wire \Equal8~2_combout ;
wire \Equal9~0 ;
wire \Equal9~1_combout ;
wire \Equal6~2 ;
wire \Equal6~3_combout ;
wire \Equal10~0_combout ;
wire \WideOr0~0_combout ;
wire \WideNor1~2_combout ;
wire \WideNor1~3_combout ;
wire \Equal19~1_combout ;
wire \Equal19~2_combout ;
wire \Equal18~0_combout ;
wire \led~reg0_regout ;
wire \WideOr0~2_combout ;
wire \Equal16~0_combout ;
wire \WideOr4~0_combout ;
wire \WideOr1~2_combout ;
wire \enable_pwm_out~regout ;
wire \pwm_out|count_reg[0]~63 ;
wire \pwm_out|count_reg[1]~61 ;
wire \pwm_out|count_reg[1]~61COUT1_65 ;
wire \pwm_out|count_reg[2]~59 ;
wire \pwm_out|count_reg[2]~59COUT1_66 ;
wire \pwm_out|count_reg[3]~57 ;
wire \pwm_out|count_reg[3]~57COUT1_67 ;
wire \pwm_out|count_reg[4]~1 ;
wire \pwm_out|count_reg[4]~1COUT1_68 ;
wire \pwm_out|count_reg[5]~3 ;
wire \pwm_out|count_reg[6]~5 ;
wire \pwm_out|count_reg[6]~5COUT1_69 ;
wire \pwm_out|count_reg[7]~7 ;
wire \pwm_out|count_reg[7]~7COUT1_70 ;
wire \pwm_out|count_reg[8]~15 ;
wire \pwm_out|count_reg[8]~15COUT1_71 ;
wire \pwm_out|count_reg[9]~9 ;
wire \pwm_out|count_reg[9]~9COUT1_72 ;
wire \pwm_out|count_reg[10]~11 ;
wire \pwm_out|count_reg[11]~13 ;
wire \pwm_out|count_reg[11]~13COUT1_73 ;
wire \pwm_out|count_reg[12]~17 ;
wire \pwm_out|count_reg[12]~17COUT1_74 ;
wire \pwm_out|count_reg[13]~19 ;
wire \pwm_out|count_reg[13]~19COUT1_75 ;
wire \pwm_out|count_reg[14]~21 ;
wire \pwm_out|count_reg[14]~21COUT1_76 ;
wire \pwm_out|count_reg[15]~23 ;
wire \pwm_out|count_reg[16]~25 ;
wire \pwm_out|count_reg[16]~25COUT1_77 ;
wire \pwm_out|LessThan0~0_combout ;
wire \pwm_out|count_reg[17]~27 ;
wire \pwm_out|count_reg[17]~27COUT1_78 ;
wire \pwm_out|count_reg[18]~55 ;
wire \pwm_out|count_reg[18]~55COUT1_79 ;
wire \pwm_out|count_reg[19]~29 ;
wire \pwm_out|count_reg[19]~29COUT1_80 ;
wire \pwm_out|count_reg[20]~31 ;
wire \pwm_out|count_reg[21]~33 ;
wire \pwm_out|count_reg[21]~33COUT1_81 ;
wire \pwm_out|count_reg[22]~35 ;
wire \pwm_out|count_reg[22]~35COUT1_82 ;
wire \pwm_out|count_reg[23]~37 ;
wire \pwm_out|count_reg[23]~37COUT1_83 ;
wire \pwm_out|count_reg[24]~39 ;
wire \pwm_out|count_reg[24]~39COUT1_84 ;
wire \pwm_out|count_reg[25]~41 ;
wire \pwm_out|count_reg[26]~43 ;
wire \pwm_out|count_reg[26]~43COUT1_85 ;
wire \pwm_out|count_reg[27]~45 ;
wire \pwm_out|count_reg[27]~45COUT1_86 ;
wire \pwm_out|count_reg[28]~47 ;
wire \pwm_out|count_reg[28]~47COUT1_87 ;
wire \pwm_out|count_reg[29]~49 ;
wire \pwm_out|count_reg[29]~49COUT1_88 ;
wire \pwm_out|count_reg[30]~51 ;
wire \pwm_out|LessThan1~7_combout ;
wire \pwm_out|LessThan1~6_combout ;
wire \pwm_out|LessThan1~5_combout ;
wire \pwm_out|LessThan1~8_combout ;
wire \pwm_out|LessThan1~1_combout ;
wire \pwm_out|LessThan0~1_combout ;
wire \pwm_out|LessThan0~2_combout ;
wire \pwm_out|LessThan0~3_combout ;
wire \pwm_out|LessThan1~0_combout ;
wire \pwm_out|LessThan1~2_combout ;
wire \pwm_out|LessThan1~3_combout ;
wire \pwm_out|LessThan1~4_combout ;
wire \pwm_out|pwm_reg~regout ;
wire \linkTIC~regout ;
wire \Equal7~3_combout ;
wire \Equal3~5_combout ;
wire \WideOr5~0_combout ;
wire \linkTDC~regout ;
wire \WideOr1~4_combout ;
wire \WideOr1~3_combout ;
wire \linkFDC~regout ;
wire \linkFIC~regout ;
wire \BusA[3]~26_combout ;
wire \BusA[3]~27_combout ;
wire \Equal15~1_combout ;
wire \WideOr16~0_combout ;
wire \WideOr16~1_combout ;
wire \linkTSP~regout ;
wire \Equal14~0_combout ;
wire \WideOr13~2_combout ;
wire \linkTPT~regout ;
wire \linkTOC~regout ;
wire \WideOr9~0_combout ;
wire \linkTCP~regout ;
wire \BusA[8]~32_combout ;
wire \WideOr4~1_combout ;
wire \linkFCP~regout ;
wire \Equal13~4_combout ;
wire \WideOr14~0_combout ;
wire \linkFPT~regout ;
wire \BusA[8]~30_combout ;
wire \WideOr8~2_combout ;
wire \WideOr8~3_combout ;
wire \linkGLO~regout ;
wire \BusA[8]~31_combout ;
wire \linkRLO~regout ;
wire \BusA[8]~28_combout ;
wire \linkFOC~regout ;
wire \linkFSP~regout ;
wire \BusA[8]~29_combout ;
wire \BusA[8]~33_combout ;
wire \BusA[8]~34_combout ;
wire \BusA[8]~35_combout ;
wire \BusA[8]~36_combout ;
wire \BusA[15]~37_combout ;
wire \BusA[15]~38_combout ;
wire \linkSPS~regout ;
wire \spi_slave_0_base_rst~regout ;
wire \spi_slave_0_base_instance|bitcnt[2]~1 ;
wire \spi_slave_0_base_instance|Equal4~0_combout ;
wire \spi_slave_0_base_instance|byte_received~0_combout ;
wire \spi_slave_0_base_instance|byte_received~regout ;
wire \spi_slave_0_base_instance|cnt[1]~13 ;
wire \spi_slave_0_base_instance|cnt[1]~13COUT1_16 ;
wire \spi_slave_0_base_instance|cnt[2]~11 ;
wire \spi_slave_0_base_instance|cnt[2]~11COUT1_17 ;
wire \spi_slave_0_base_instance|cnt[3]~9 ;
wire \spi_slave_0_base_instance|cnt[3]~9COUT1_18 ;
wire \spi_slave_0_base_instance|cnt[4]~7 ;
wire \spi_slave_0_base_instance|cnt[5]~5 ;
wire \spi_slave_0_base_instance|cnt[5]~5COUT1_19 ;
wire \spi_slave_0_base_instance|always7~0 ;
wire \spi_slave_0_base_instance|cnt[6]~3 ;
wire \spi_slave_0_base_instance|cnt[6]~3COUT1_20 ;
wire \spi_rst~regout ;
wire \spi_ctrl_instance|clk_count[0]~15 ;
wire \spi_ctrl_instance|clk_count[0]~15COUT1_17 ;
wire \spi_ctrl_instance|clk_count[1]~13 ;
wire \spi_ctrl_instance|clk_count[1]~13COUT1_18 ;
wire \spi_ctrl_instance|clk_count[2]~1 ;
wire \spi_ctrl_instance|clk_count[2]~1COUT1_19 ;
wire \spi_ctrl_instance|clk_count[3]~3 ;
wire \spi_ctrl_instance|clk_count[3]~3COUT1_20 ;
wire \spi_ctrl_instance|clk_count[4]~5 ;
wire \spi_ctrl_instance|clk_count[5]~9 ;
wire \spi_ctrl_instance|clk_count[5]~9COUT1_21 ;
wire \spi_ctrl_instance|clk_count[6]~7 ;
wire \spi_ctrl_instance|clk_count[6]~7COUT1_22 ;
wire \spi_ctrl_instance|LessThan0~0_combout ;
wire \spi_ctrl_instance|LessThan0~1_combout ;
wire \spi_ctrl_instance|spi_clk~regout ;
wire \spi_ctrl_instance|rst_count[1]~13 ;
wire \spi_ctrl_instance|rst_count[1]~13COUT1_16 ;
wire \spi_ctrl_instance|rst_count[2]~1 ;
wire \spi_ctrl_instance|rst_count[2]~1COUT1_17 ;
wire \spi_ctrl_instance|rst_count[3]~3 ;
wire \spi_ctrl_instance|rst_count[3]~3COUT1_18 ;
wire \spi_ctrl_instance|rst_count[4]~5 ;
wire \spi_ctrl_instance|rst_count[5]~7 ;
wire \spi_ctrl_instance|rst_count[5]~7COUT1_19 ;
wire \spi_ctrl_instance|rst_count[6]~9 ;
wire \spi_ctrl_instance|rst_count[6]~9COUT1_20 ;
wire \spi_ctrl_instance|LessThan1~0_combout ;
wire \spi_ctrl_instance|LessThan1~1_combout ;
wire \spi_ctrl_instance|rst_flag~regout ;
wire \spi_ctrl_instance|spi_master_instance|cnt8[0]~9 ;
wire \spi_ctrl_instance|spi_master_instance|cnt8[0]~9COUT1_12 ;
wire \spi_ctrl_instance|spi_master_instance|cnt8[1]~3 ;
wire \spi_ctrl_instance|spi_master_instance|cnt8[1]~3COUT1_13 ;
wire \spi_ctrl_instance|spi_master_instance|cnt8[2]~5 ;
wire \spi_ctrl_instance|spi_master_instance|cnt8[2]~5COUT1_14 ;
wire \spi_ctrl_instance|spi_master_instance|LessThan1~0_combout ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17_combout ;
wire \spi_ctrl_instance|spi_master_instance|data_count[1]~1 ;
wire \spi_ctrl_instance|spi_master_instance|data_count[1]~1COUT1_16 ;
wire \spi_ctrl_instance|spi_master_instance|data_count[2]~11 ;
wire \spi_ctrl_instance|spi_master_instance|data_count[2]~11COUT1_17 ;
wire \spi_ctrl_instance|spi_master_instance|data_count[3]~13 ;
wire \spi_ctrl_instance|spi_master_instance|data_count[3]~13COUT1_18 ;
wire \spi_ctrl_instance|spi_master_instance|data_count[4]~5 ;
wire \spi_ctrl_instance|spi_master_instance|data_count[5]~7 ;
wire \spi_ctrl_instance|spi_master_instance|data_count[5]~7COUT1_19 ;
wire \spi_ctrl_instance|spi_master_instance|data_count[6]~3 ;
wire \spi_ctrl_instance|spi_master_instance|data_count[6]~3COUT1_20 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout ;
wire \spi_ctrl_instance|spi_master_instance|cnt8[1]~10_combout ;
wire \spi_ctrl_instance|spi_master_instance|cnt8[3]~7 ;
wire \spi_ctrl_instance|spi_master_instance|cnt8[3]~7COUT1_15 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7COUT1_19 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3COUT1_20 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1COUT1_21 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5COUT1_22 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9COUT1_23 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11COUT1_24 ;
wire \spi_ctrl_instance|spi_master_instance|Mux0~2_combout ;
wire \spi_ctrl_instance|spi_master_instance|Mux0~3_combout ;
wire \spi_ctrl_instance|spi_master_instance|Mux0~0_combout ;
wire \spi_ctrl_instance|spi_master_instance|Mux0~1_combout ;
wire \spi_ctrl_instance|spi_master_instance|spi_mosir~0_combout ;
wire \spi_ctrl_instance|spi_master_instance|spi_mosir~regout ;
wire \spi_slave_b2b_instance|Add1~0_combout ;
wire \Equal6~4_combout ;
wire \WideOr6~combout ;
wire \spi_slave_rst_b2b~regout ;
wire \linkEMB~regout ;
wire \spi_slave_b2b_instance|bitcnt[1]~1 ;
wire \spi_slave_b2b_instance|byte_received~0 ;
wire \spi_slave_b2b_instance|byte_received~regout ;
wire \spi_slave_b2b_instance|Add1~2 ;
wire \spi_slave_b2b_instance|Add1~2COUT1_46 ;
wire \spi_slave_b2b_instance|Add1~5_combout ;
wire \spi_slave_b2b_instance|Add1~7 ;
wire \spi_slave_b2b_instance|Add1~7COUT1_47 ;
wire \spi_slave_b2b_instance|Add1~15_combout ;
wire \spi_slave_b2b_instance|Add1~17 ;
wire \spi_slave_b2b_instance|Add1~17COUT1_48 ;
wire \spi_slave_b2b_instance|Add1~10_combout ;
wire \spi_slave_b2b_instance|always5~4 ;
wire \spi_slave_b2b_instance|Add1~12 ;
wire \spi_slave_b2b_instance|Add1~12COUT1_49 ;
wire \spi_slave_b2b_instance|Add1~20_combout ;
wire \spi_slave_b2b_instance|Add1~22 ;
wire \spi_slave_b2b_instance|Add1~25_combout ;
wire \spi_slave_b2b_instance|Add1~27 ;
wire \spi_slave_b2b_instance|Add1~27COUT1_50 ;
wire \spi_slave_b2b_instance|Add1~30_combout ;
wire \spi_slave_b2b_instance|Add1~32 ;
wire \spi_slave_b2b_instance|Add1~32COUT1_51 ;
wire \spi_slave_b2b_instance|Add1~35_combout ;
wire \spi_slave_b2b_instance|always5~3 ;
wire \spi_slave_b2b_instance|Add2~7 ;
wire \spi_slave_b2b_instance|Add2~7COUT1_36 ;
wire \spi_slave_b2b_instance|Add2~2 ;
wire \spi_slave_b2b_instance|Add2~2COUT1_37 ;
wire \spi_slave_b2b_instance|Add2~10_combout ;
wire \spi_slave_b2b_instance|Add2~12 ;
wire \spi_slave_b2b_instance|Add2~12COUT1_38 ;
wire \spi_slave_b2b_instance|Add2~15_combout ;
wire \spi_slave_b2b_instance|Add2~5_combout ;
wire \spi_slave_b2b_instance|Add2~17 ;
wire \spi_slave_b2b_instance|Add2~22 ;
wire \spi_slave_b2b_instance|Add2~22COUT1_39 ;
wire \spi_slave_b2b_instance|Add2~25_combout ;
wire \spi_slave_b2b_instance|Add2~20_combout ;
wire \spi_slave_b2b_instance|always5~0 ;
wire \spi_slave_b2b_instance|always5~1 ;
wire \spi_slave_b2b_instance|always5~2_combout ;
wire \spi_slave_b2b_instance|first_byte[1]~0 ;
wire \spi_slave_b2b_instance|Add2~27 ;
wire \spi_slave_b2b_instance|Add2~27COUT1_40 ;
wire \spi_slave_b2b_instance|Add2~30_combout ;
wire \spi_slave_b2b_instance|received_memory[7]~18 ;
wire \spi_slave_b2b_instance|received_memory[7]~16 ;
wire \spi_slave_b2b_instance|Add2~0_combout ;
wire \spi_slave_b2b_instance|Equal6~0 ;
wire \spi_slave_b2b_instance|received_memory[7]~17_combout ;
wire \spi_slave_b2b_instance|received_memory[7]~19 ;
wire \spi_slave_b2b_instance|received_memory[7]~20_combout ;
wire \spi_slave_b2b_instance|received_memory[7]~23 ;
wire \spi_slave_b2b_instance|Add1~37 ;
wire \spi_slave_b2b_instance|Add1~37COUT1_52 ;
wire \spi_slave_b2b_instance|Add1~40_combout ;
wire \spi_slave_b2b_instance|received_memory[7]~24_combout ;
wire \spi_slave_b2b_instance|received_memory[7]~21 ;
wire \spi_slave_b2b_instance|Equal7~0_combout ;
wire \spi_slave_b2b_instance|received_memory[7]~22_combout ;
wire \spi_slave_b2b_instance|received_memory[7]~25_combout ;
wire \spi_slave_b2b_instance|received_memory[7]~26_combout ;
wire \spi_slave_b2b_instance|received_memory[0]~1 ;
wire \spi_slave_b2b_instance|received_memory[0]~1COUT1_28 ;
wire \spi_slave_b2b_instance|received_memory[1]~3 ;
wire \spi_slave_b2b_instance|received_memory[1]~3COUT1_29 ;
wire \spi_slave_b2b_instance|received_memory[2]~13 ;
wire \spi_slave_b2b_instance|received_memory[2]~13COUT1_30 ;
wire \spi_slave_b2b_instance|received_memory[3]~15 ;
wire \spi_slave_b2b_instance|received_memory[3]~15COUT1_31 ;
wire \spi_slave_b2b_instance|received_memory[4]~7 ;
wire \spi_slave_b2b_instance|received_memory[5]~9 ;
wire \spi_slave_b2b_instance|received_memory[5]~9COUT1_32 ;
wire \spi_slave_b2b_instance|received_memory[6]~5 ;
wire \spi_slave_b2b_instance|received_memory[6]~5COUT1_33 ;
wire \spi_slave_b2b_instance|Equal9~1_combout ;
wire \spi_slave_b2b_instance|Equal9~0_combout ;
wire \spi_slave_b2b_instance|recived_status~regout ;
wire \spi_slave_b2b_instance|Add4~37_cout0 ;
wire \spi_slave_b2b_instance|Add4~37COUT1_41 ;
wire \spi_slave_b2b_instance|Add4~30_combout ;
wire \spi_slave_b2b_instance|cnt[4]~1_combout ;
wire \spi_slave_b2b_instance|Add4~32 ;
wire \spi_slave_b2b_instance|Add4~32COUT1_42 ;
wire \spi_slave_b2b_instance|Add4~25_combout ;
wire \spi_slave_b2b_instance|Add4~27 ;
wire \spi_slave_b2b_instance|Add4~27COUT1_43 ;
wire \spi_slave_b2b_instance|Add4~20_combout ;
wire \spi_slave_b2b_instance|Add4~22 ;
wire \spi_slave_b2b_instance|Add4~22COUT1_44 ;
wire \spi_slave_b2b_instance|Add4~15_combout ;
wire \spi_slave_b2b_instance|Add4~17 ;
wire \spi_slave_b2b_instance|Add4~10_combout ;
wire \spi_slave_b2b_instance|always8~0 ;
wire \spi_slave_b2b_instance|Equal8~0_combout ;
wire \spi_slave_b2b_instance|Add4~12 ;
wire \spi_slave_b2b_instance|Add4~12COUT1_45 ;
wire \spi_slave_b2b_instance|Add4~5_combout ;
wire \spi_slave_b2b_instance|Add4~7 ;
wire \spi_slave_b2b_instance|Add4~7COUT1_46 ;
wire \spi_slave_b2b_instance|Add4~0_combout ;
wire \linkDSS~regout ;
wire \BusB[84]~16_combout ;
wire \BusB[84]~17_combout ;
wire \BusB[84]~18_combout ;
wire \spi_ctrl_instance|spi_master_instance|spi_clkr~regout ;
wire \spi_ctrl_instance|spi_master_instance|Equal1~0_combout ;
wire \spi_ctrl_instance|spi_master_instance|Equal1~1_combout ;
wire \spi_ctrl_instance|cs_n~regout ;
wire [7:0] \spi_ctrl_instance|rst_count ;
wire [23:0] Rx_cmd;
wire [7:0] \spi_ctrl_instance|spi_master_instance|data_count ;
wire [7:0] \spi_slave_b2b_instance|byte_data_sent ;
wire [31:0] Buff_temp;
wire [7:0] \spi_slave_0_base_instance|byte_data_sent ;
wire [31:0] \pwm_out|count_reg ;
wire [7:0] \my_uart_rx|rx_data_reg ;
wire [7:0] \spi_slave_b2b_instance|cnt ;
wire [7:0] \spi_ctrl_instance|spi_master_instance|spi_tx_db ;
wire [2:0] \spi_slave_b2b_instance|sckr ;
wire [2:0] \spi_slave_b2b_instance|bitcnt ;
wire [7:0] \spi_slave_b2b_instance|byte_data_received ;
wire [4:0] \spi_ctrl_instance|spi_master_instance|cnt8 ;
wire [7:0] \spi_slave_0_base_instance|cnt ;
wire [2:0] \spi_slave_0_base_instance|bitcnt ;
wire [2:0] \spi_slave_0_base_instance|sselr ;
wire [2:0] \spi_slave_0_base_instance|sckr ;
wire [7:0] \my_uart_rx|rx_data_temp ;
wire [3:0] \my_uart_rx|rx_count ;
wire [2:0] \spi_slave_b2b_instance|sselr ;
wire [7:0] \spi_ctrl_instance|clk_count ;
wire [12:0] \speed_select|cnt_rx ;
wire [7:0] \spi_slave_b2b_instance|received_memory ;
wire [7:0] \spi_slave_b2b_instance|bytecnt ;
wire [7:0] \spi_slave_b2b_instance|first_byte ;
wire [1:0] \spi_slave_b2b_instance|mosir ;


// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[3]~I (
	.datain(\BusA[3]~27_combout ),
	.oe(\BusA[3]~26_combout ),
	.combout(\BusA[3]~9 ),
	.padio(BusA[3]));
// synopsys translate_off
defparam \BusA[3]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[4]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusA[4]~10 ),
	.padio(BusA[4]));
// synopsys translate_off
defparam \BusA[4]~I .open_drain_output = "true";
defparam \BusA[4]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[82]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusB[82]~4 ),
	.padio(BusB[82]));
// synopsys translate_off
defparam \BusB[82]~I .open_drain_output = "true";
defparam \BusB[82]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[84]~I (
	.datain(\BusB[84]~17_combout ),
	.oe(\BusB[84]~18_combout ),
	.combout(\BusB[84]~5 ),
	.padio(BusB[84]));
// synopsys translate_off
defparam \BusB[84]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[86]~I (
	.datain(\spi_ctrl_instance|spi_master_instance|spi_clkr~regout ),
	.oe(\linkDSS~regout ),
	.combout(\BusB[86]~6 ),
	.padio(BusB[86]));
// synopsys translate_off
defparam \BusB[86]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[89]~I (
	.datain(!\spi_ctrl_instance|cs_n~regout ),
	.oe(\linkDSS~regout ),
	.combout(\BusB[89]~7 ),
	.padio(BusB[89]));
// synopsys translate_off
defparam \BusB[89]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rst_n~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rst_n~combout ),
	.padio(rst_n));
// synopsys translate_off
defparam \rst_n~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X11_Y3_N4
maxii_lcell \speed_select|cnt_rx[0] (
// Equation(s):
// \speed_select|cnt_rx [0] = DFFEAS((!\speed_select|cnt_rx [0]), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[0]~21  = CARRY((\speed_select|cnt_rx [0]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [0]),
	.cout(\speed_select|cnt_rx[0]~21 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[0] .lut_mask = "55aa";
defparam \speed_select|cnt_rx[0] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[0] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[0] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[0] .sum_lutc_input = "datac";
defparam \speed_select|cnt_rx[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y3_N5
maxii_lcell \speed_select|cnt_rx[1] (
// Equation(s):
// \speed_select|cnt_rx [1] = DFFEAS(\speed_select|cnt_rx [1] $ ((((\speed_select|cnt_rx[0]~21 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[1]~23  = CARRY(((!\speed_select|cnt_rx[0]~21 )) # (!\speed_select|cnt_rx [1]))
// \speed_select|cnt_rx[1]~23COUT1_27  = CARRY(((!\speed_select|cnt_rx[0]~21 )) # (!\speed_select|cnt_rx [1]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [1]),
	.cout(),
	.cout0(\speed_select|cnt_rx[1]~23 ),
	.cout1(\speed_select|cnt_rx[1]~23COUT1_27 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[1] .cin_used = "true";
defparam \speed_select|cnt_rx[1] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[1] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[1] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[1] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[1] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y3_N6
maxii_lcell \speed_select|cnt_rx[2] (
// Equation(s):
// \speed_select|cnt_rx [2] = DFFEAS(\speed_select|cnt_rx [2] $ ((((!(!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[1]~23 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[1]~23COUT1_27 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , 
// , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[2]~25  = CARRY((\speed_select|cnt_rx [2] & ((!\speed_select|cnt_rx[1]~23 ))))
// \speed_select|cnt_rx[2]~25COUT1_28  = CARRY((\speed_select|cnt_rx [2] & ((!\speed_select|cnt_rx[1]~23COUT1_27 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[1]~23 ),
	.cin1(\speed_select|cnt_rx[1]~23COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [2]),
	.cout(),
	.cout0(\speed_select|cnt_rx[2]~25 ),
	.cout1(\speed_select|cnt_rx[2]~25COUT1_28 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[2] .cin0_used = "true";
defparam \speed_select|cnt_rx[2] .cin1_used = "true";
defparam \speed_select|cnt_rx[2] .cin_used = "true";
defparam \speed_select|cnt_rx[2] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[2] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[2] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[2] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[2] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y3_N7
maxii_lcell \speed_select|cnt_rx[3] (
// Equation(s):
// \speed_select|cnt_rx [3] = DFFEAS((\speed_select|cnt_rx [3] $ (((!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[2]~25 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[2]~25COUT1_28 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[3]~17  = CARRY(((!\speed_select|cnt_rx[2]~25 ) # (!\speed_select|cnt_rx [3])))
// \speed_select|cnt_rx[3]~17COUT1_29  = CARRY(((!\speed_select|cnt_rx[2]~25COUT1_28 ) # (!\speed_select|cnt_rx [3])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[2]~25 ),
	.cin1(\speed_select|cnt_rx[2]~25COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [3]),
	.cout(),
	.cout0(\speed_select|cnt_rx[3]~17 ),
	.cout1(\speed_select|cnt_rx[3]~17COUT1_29 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[3] .cin0_used = "true";
defparam \speed_select|cnt_rx[3] .cin1_used = "true";
defparam \speed_select|cnt_rx[3] .cin_used = "true";
defparam \speed_select|cnt_rx[3] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[3] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[3] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[3] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[3] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y3_N8
maxii_lcell \speed_select|cnt_rx[4] (
// Equation(s):
// \speed_select|cnt_rx [4] = DFFEAS(\speed_select|cnt_rx [4] $ ((((!(!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[3]~17 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[3]~17COUT1_29 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , 
// , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[4]~19  = CARRY((\speed_select|cnt_rx [4] & ((!\speed_select|cnt_rx[3]~17 ))))
// \speed_select|cnt_rx[4]~19COUT1_30  = CARRY((\speed_select|cnt_rx [4] & ((!\speed_select|cnt_rx[3]~17COUT1_29 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[3]~17 ),
	.cin1(\speed_select|cnt_rx[3]~17COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [4]),
	.cout(),
	.cout0(\speed_select|cnt_rx[4]~19 ),
	.cout1(\speed_select|cnt_rx[4]~19COUT1_30 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[4] .cin0_used = "true";
defparam \speed_select|cnt_rx[4] .cin1_used = "true";
defparam \speed_select|cnt_rx[4] .cin_used = "true";
defparam \speed_select|cnt_rx[4] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[4] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[4] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[4] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[4] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y3_N9
maxii_lcell \speed_select|cnt_rx[5] (
// Equation(s):
// \speed_select|cnt_rx [5] = DFFEAS((\speed_select|cnt_rx [5] $ (((!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[4]~19 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[4]~19COUT1_30 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[5]~13  = CARRY(((!\speed_select|cnt_rx[4]~19COUT1_30 ) # (!\speed_select|cnt_rx [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[4]~19 ),
	.cin1(\speed_select|cnt_rx[4]~19COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [5]),
	.cout(\speed_select|cnt_rx[5]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[5] .cin0_used = "true";
defparam \speed_select|cnt_rx[5] .cin1_used = "true";
defparam \speed_select|cnt_rx[5] .cin_used = "true";
defparam \speed_select|cnt_rx[5] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[5] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[5] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[5] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[5] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y3_N0
maxii_lcell \speed_select|cnt_rx[6] (
// Equation(s):
// \speed_select|cnt_rx [6] = DFFEAS((\speed_select|cnt_rx [6] $ ((!\speed_select|cnt_rx[5]~13 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[6]~11  = CARRY(((\speed_select|cnt_rx [6] & !\speed_select|cnt_rx[5]~13 )))
// \speed_select|cnt_rx[6]~11COUT1_31  = CARRY(((\speed_select|cnt_rx [6] & !\speed_select|cnt_rx[5]~13 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [6]),
	.cout(),
	.cout0(\speed_select|cnt_rx[6]~11 ),
	.cout1(\speed_select|cnt_rx[6]~11COUT1_31 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[6] .cin_used = "true";
defparam \speed_select|cnt_rx[6] .lut_mask = "c30c";
defparam \speed_select|cnt_rx[6] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[6] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[6] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[6] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y3_N1
maxii_lcell \speed_select|cnt_rx[7] (
// Equation(s):
// \speed_select|cnt_rx [7] = DFFEAS((\speed_select|cnt_rx [7] $ (((!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[6]~11 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[6]~11COUT1_31 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[7]~15  = CARRY(((!\speed_select|cnt_rx[6]~11 ) # (!\speed_select|cnt_rx [7])))
// \speed_select|cnt_rx[7]~15COUT1_32  = CARRY(((!\speed_select|cnt_rx[6]~11COUT1_31 ) # (!\speed_select|cnt_rx [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[6]~11 ),
	.cin1(\speed_select|cnt_rx[6]~11COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [7]),
	.cout(),
	.cout0(\speed_select|cnt_rx[7]~15 ),
	.cout1(\speed_select|cnt_rx[7]~15COUT1_32 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[7] .cin0_used = "true";
defparam \speed_select|cnt_rx[7] .cin1_used = "true";
defparam \speed_select|cnt_rx[7] .cin_used = "true";
defparam \speed_select|cnt_rx[7] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[7] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[7] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[7] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[7] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y3_N1
maxii_lcell \speed_select|LessThan0~0 (
// Equation(s):
// \speed_select|LessThan0~0_combout  = ((!\speed_select|cnt_rx [3] & (!\speed_select|cnt_rx [1] & !\speed_select|cnt_rx [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [3]),
	.datac(\speed_select|cnt_rx [1]),
	.datad(\speed_select|cnt_rx [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|LessThan0~0 .lut_mask = "0003";
defparam \speed_select|LessThan0~0 .operation_mode = "normal";
defparam \speed_select|LessThan0~0 .output_mode = "comb_only";
defparam \speed_select|LessThan0~0 .register_cascade_mode = "off";
defparam \speed_select|LessThan0~0 .sum_lutc_input = "datac";
defparam \speed_select|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N0
maxii_lcell \speed_select|LessThan0~1 (
// Equation(s):
// \speed_select|LessThan0~1_combout  = (!\speed_select|cnt_rx [6] & (((\speed_select|LessThan0~0_combout ) # (!\speed_select|cnt_rx [5])) # (!\speed_select|cnt_rx [4])))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [4]),
	.datab(\speed_select|cnt_rx [5]),
	.datac(\speed_select|cnt_rx [6]),
	.datad(\speed_select|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|LessThan0~1 .lut_mask = "0f07";
defparam \speed_select|LessThan0~1 .operation_mode = "normal";
defparam \speed_select|LessThan0~1 .output_mode = "comb_only";
defparam \speed_select|LessThan0~1 .register_cascade_mode = "off";
defparam \speed_select|LessThan0~1 .sum_lutc_input = "datac";
defparam \speed_select|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N2
maxii_lcell \speed_select|cnt_rx[8] (
// Equation(s):
// \speed_select|cnt_rx [8] = DFFEAS((\speed_select|cnt_rx [8] $ ((!(!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[7]~15 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[7]~15COUT1_32 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[8]~9  = CARRY(((\speed_select|cnt_rx [8] & !\speed_select|cnt_rx[7]~15 )))
// \speed_select|cnt_rx[8]~9COUT1_33  = CARRY(((\speed_select|cnt_rx [8] & !\speed_select|cnt_rx[7]~15COUT1_32 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[7]~15 ),
	.cin1(\speed_select|cnt_rx[7]~15COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [8]),
	.cout(),
	.cout0(\speed_select|cnt_rx[8]~9 ),
	.cout1(\speed_select|cnt_rx[8]~9COUT1_33 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[8] .cin0_used = "true";
defparam \speed_select|cnt_rx[8] .cin1_used = "true";
defparam \speed_select|cnt_rx[8] .cin_used = "true";
defparam \speed_select|cnt_rx[8] .lut_mask = "c30c";
defparam \speed_select|cnt_rx[8] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[8] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[8] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[8] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y3_N3
maxii_lcell \speed_select|cnt_rx[9] (
// Equation(s):
// \speed_select|cnt_rx [9] = DFFEAS(\speed_select|cnt_rx [9] $ (((((!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[8]~9 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[8]~9COUT1_33 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[9]~1  = CARRY(((!\speed_select|cnt_rx[8]~9 )) # (!\speed_select|cnt_rx [9]))
// \speed_select|cnt_rx[9]~1COUT1_34  = CARRY(((!\speed_select|cnt_rx[8]~9COUT1_33 )) # (!\speed_select|cnt_rx [9]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[8]~9 ),
	.cin1(\speed_select|cnt_rx[8]~9COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [9]),
	.cout(),
	.cout0(\speed_select|cnt_rx[9]~1 ),
	.cout1(\speed_select|cnt_rx[9]~1COUT1_34 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[9] .cin0_used = "true";
defparam \speed_select|cnt_rx[9] .cin1_used = "true";
defparam \speed_select|cnt_rx[9] .cin_used = "true";
defparam \speed_select|cnt_rx[9] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[9] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[9] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[9] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[9] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y3_N4
maxii_lcell \speed_select|cnt_rx[10] (
// Equation(s):
// \speed_select|cnt_rx [10] = DFFEAS((\speed_select|cnt_rx [10] $ ((!(!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[9]~1 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[9]~1COUT1_34 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[10]~5  = CARRY(((\speed_select|cnt_rx [10] & !\speed_select|cnt_rx[9]~1COUT1_34 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[9]~1 ),
	.cin1(\speed_select|cnt_rx[9]~1COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [10]),
	.cout(\speed_select|cnt_rx[10]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[10] .cin0_used = "true";
defparam \speed_select|cnt_rx[10] .cin1_used = "true";
defparam \speed_select|cnt_rx[10] .cin_used = "true";
defparam \speed_select|cnt_rx[10] .lut_mask = "c30c";
defparam \speed_select|cnt_rx[10] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[10] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[10] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[10] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y3_N5
maxii_lcell \speed_select|cnt_rx[11] (
// Equation(s):
// \speed_select|cnt_rx [11] = DFFEAS(\speed_select|cnt_rx [11] $ ((((\speed_select|cnt_rx[10]~5 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[11]~7  = CARRY(((!\speed_select|cnt_rx[10]~5 )) # (!\speed_select|cnt_rx [11]))
// \speed_select|cnt_rx[11]~7COUT1_35  = CARRY(((!\speed_select|cnt_rx[10]~5 )) # (!\speed_select|cnt_rx [11]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[10]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [11]),
	.cout(),
	.cout0(\speed_select|cnt_rx[11]~7 ),
	.cout1(\speed_select|cnt_rx[11]~7COUT1_35 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[11] .cin_used = "true";
defparam \speed_select|cnt_rx[11] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[11] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[11] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[11] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[11] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y3_N6
maxii_lcell \speed_select|cnt_rx[12] (
// Equation(s):
// \speed_select|cnt_rx [12] = DFFEAS((((!\speed_select|cnt_rx[10]~5  & \speed_select|cnt_rx[11]~7 ) # (\speed_select|cnt_rx[10]~5  & \speed_select|cnt_rx[11]~7COUT1_35 ) $ (!\speed_select|cnt_rx [12]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , 
// , \speed_select|always1~0_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\speed_select|cnt_rx [12]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[10]~5 ),
	.cin0(\speed_select|cnt_rx[11]~7 ),
	.cin1(\speed_select|cnt_rx[11]~7COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[12] .cin0_used = "true";
defparam \speed_select|cnt_rx[12] .cin1_used = "true";
defparam \speed_select|cnt_rx[12] .cin_used = "true";
defparam \speed_select|cnt_rx[12] .lut_mask = "f00f";
defparam \speed_select|cnt_rx[12] .operation_mode = "normal";
defparam \speed_select|cnt_rx[12] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[12] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[12] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[12] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rs232_rx~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rs232_rx~combout ),
	.padio(rs232_rx));
// synopsys translate_off
defparam \rs232_rx~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxii_lcell \my_uart_rx|rx_count[1] (
// Equation(s):
// \my_uart_rx|rx_count [1] = DFFEAS(\my_uart_rx|rx_count [1] $ (((\my_uart_rx|rx_count [0] & ((!\my_uart_rx|rx_count [3]))))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(vcc),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[1] .lut_mask = "cc66";
defparam \my_uart_rx|rx_count[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxii_lcell \my_uart_rx|rx_count[2] (
// Equation(s):
// \my_uart_rx|rx_count [2] = DFFEAS(\my_uart_rx|rx_count [2] $ (((!\my_uart_rx|rx_count [3] & (\my_uart_rx|rx_count [0] & \my_uart_rx|rx_count [1])))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [2]),
	.datab(\my_uart_rx|rx_count [3]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[2] .lut_mask = "9aaa";
defparam \my_uart_rx|rx_count[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[2] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[2] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxii_lcell \my_uart_rx|rx_count[3] (
// Equation(s):
// \my_uart_rx|rx_count [3] = DFFEAS((\my_uart_rx|rx_count [2] & ((\my_uart_rx|rx_count [3]) # ((\my_uart_rx|rx_count [1] & \my_uart_rx|rx_count [0])))) # (!\my_uart_rx|rx_count [2] & (\my_uart_rx|rx_count [3] & ((\my_uart_rx|rx_count [1]) # 
// (!\my_uart_rx|rx_count [0])))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [2]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[3] .lut_mask = "ef80";
defparam \my_uart_rx|rx_count[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[3] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[3] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxii_lcell \my_uart_rx|rx_count[0] (
// Equation(s):
// \my_uart_rx|rx_count [0] = DFFEAS(\my_uart_rx|rx_count [0] $ ((((!\my_uart_rx|rx_count [1] & !\my_uart_rx|rx_count [2])) # (!\my_uart_rx|rx_count [3]))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[0] .lut_mask = "9993";
defparam \my_uart_rx|rx_count[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxii_lcell \my_uart_rx|rx_data_reg[7]~0 (
// Equation(s):
// \my_uart_rx|rx_data_reg[7]~0_combout  = (((!\my_uart_rx|rx_count [3] & !\my_uart_rx|rx_count [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7]~0 .lut_mask = "000f";
defparam \my_uart_rx|rx_data_reg[7]~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7]~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_reg[7]~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7]~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxii_lcell \my_uart_rx|rx_complete_reg~1 (
// Equation(s):
// \my_uart_rx|rx_complete_reg~1_combout  = (((!\my_uart_rx|rx_enable_reg~regout )) # (!\rst_n~combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rst_n~combout ),
	.datac(\my_uart_rx|rx_enable_reg~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_complete_reg~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_complete_reg~1 .lut_mask = "3f3f";
defparam \my_uart_rx|rx_complete_reg~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_complete_reg~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_complete_reg~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_complete_reg~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_complete_reg~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxii_lcell \my_uart_rx|rx_complete_reg (
// Equation(s):
// \my_uart_rx|rx_complete_reg~regout  = DFFEAS((\my_uart_rx|rx_complete_reg~regout ) # ((!\my_uart_rx|rx_count [0] & (\my_uart_rx|rx_data_reg[7]~0_combout  & !\my_uart_rx|rx_count [1]))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), 
// !\my_uart_rx|rx_complete_reg~1_combout , , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_complete_reg~regout ),
	.datac(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(\my_uart_rx|rx_complete_reg~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_complete_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_complete_reg .lut_mask = "ccdc";
defparam \my_uart_rx|rx_complete_reg .operation_mode = "normal";
defparam \my_uart_rx|rx_complete_reg .output_mode = "reg_only";
defparam \my_uart_rx|rx_complete_reg .register_cascade_mode = "off";
defparam \my_uart_rx|rx_complete_reg .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_complete_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxii_lcell \my_uart_rx|rx_enable_reg~0 (
// Equation(s):
// \my_uart_rx|rx_enable_reg~0_combout  = (((\my_uart_rx|rx_complete_reg~regout ) # (!\rst_n~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rst_n~combout ),
	.datad(\my_uart_rx|rx_complete_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_enable_reg~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_enable_reg~0 .lut_mask = "ff0f";
defparam \my_uart_rx|rx_enable_reg~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_enable_reg~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_enable_reg~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_enable_reg~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_enable_reg~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N0
maxii_lcell \my_uart_rx|rx_enable_reg (
// Equation(s):
// \my_uart_rx|rx_enable_reg~regout  = DFFEAS(VCC, !\rs232_rx~combout , !\my_uart_rx|rx_enable_reg~0_combout , , , , , , )

	.clk(!\rs232_rx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\my_uart_rx|rx_enable_reg~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_enable_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_enable_reg .lut_mask = "ffff";
defparam \my_uart_rx|rx_enable_reg .operation_mode = "normal";
defparam \my_uart_rx|rx_enable_reg .output_mode = "reg_only";
defparam \my_uart_rx|rx_enable_reg .register_cascade_mode = "off";
defparam \my_uart_rx|rx_enable_reg .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_enable_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N9
maxii_lcell \speed_select|always2~0 (
// Equation(s):
// \speed_select|always2~0_combout  = (((!\speed_select|cnt_rx [9] & \my_uart_rx|rx_enable_reg~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\speed_select|cnt_rx [9]),
	.datad(\my_uart_rx|rx_enable_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~0 .lut_mask = "0f00";
defparam \speed_select|always2~0 .operation_mode = "normal";
defparam \speed_select|always2~0 .output_mode = "comb_only";
defparam \speed_select|always2~0 .register_cascade_mode = "off";
defparam \speed_select|always2~0 .sum_lutc_input = "datac";
defparam \speed_select|always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N7
maxii_lcell \speed_select|always2~1 (
// Equation(s):
// \speed_select|always2~1_combout  = (!\speed_select|cnt_rx [12] & (!\speed_select|cnt_rx [10] & (!\speed_select|cnt_rx [11] & \speed_select|always2~0_combout )))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [12]),
	.datab(\speed_select|cnt_rx [10]),
	.datac(\speed_select|cnt_rx [11]),
	.datad(\speed_select|always2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~1 .lut_mask = "0100";
defparam \speed_select|always2~1 .operation_mode = "normal";
defparam \speed_select|always2~1 .output_mode = "comb_only";
defparam \speed_select|always2~1 .register_cascade_mode = "off";
defparam \speed_select|always2~1 .sum_lutc_input = "datac";
defparam \speed_select|always2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N2
maxii_lcell \speed_select|always1~0 (
// Equation(s):
// \speed_select|always1~0_combout  = ((\speed_select|cnt_rx [7] & (\speed_select|cnt_rx [8] & !\speed_select|LessThan0~1_combout ))) # (!\speed_select|always2~1_combout )

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [7]),
	.datab(\speed_select|cnt_rx [8]),
	.datac(\speed_select|LessThan0~1_combout ),
	.datad(\speed_select|always2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always1~0 .lut_mask = "08ff";
defparam \speed_select|always1~0 .operation_mode = "normal";
defparam \speed_select|always1~0 .output_mode = "comb_only";
defparam \speed_select|always1~0 .register_cascade_mode = "off";
defparam \speed_select|always1~0 .sum_lutc_input = "datac";
defparam \speed_select|always1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N3
maxii_lcell \speed_select|always2~2 (
// Equation(s):
// \speed_select|always2~2_combout  = (\speed_select|cnt_rx [2]) # ((\speed_select|cnt_rx [1] & ((\speed_select|cnt_rx [0]) # (\speed_select|cnt_rx [7]))) # (!\speed_select|cnt_rx [1] & (\speed_select|cnt_rx [0] & \speed_select|cnt_rx [7])))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [1]),
	.datab(\speed_select|cnt_rx [2]),
	.datac(\speed_select|cnt_rx [0]),
	.datad(\speed_select|cnt_rx [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~2 .lut_mask = "feec";
defparam \speed_select|always2~2 .operation_mode = "normal";
defparam \speed_select|always2~2 .output_mode = "comb_only";
defparam \speed_select|always2~2 .register_cascade_mode = "off";
defparam \speed_select|always2~2 .sum_lutc_input = "datac";
defparam \speed_select|always2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N3
maxii_lcell \speed_select|always2~3 (
// Equation(s):
// \speed_select|always2~3_combout  = (\speed_select|cnt_rx [4] & (((\speed_select|cnt_rx [3] & \speed_select|always2~2_combout )) # (!\speed_select|cnt_rx [7]))) # (!\speed_select|cnt_rx [4] & (\speed_select|cnt_rx [3] & (\speed_select|always2~2_combout  & 
// !\speed_select|cnt_rx [7])))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [3]),
	.datab(\speed_select|cnt_rx [4]),
	.datac(\speed_select|always2~2_combout ),
	.datad(\speed_select|cnt_rx [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~3 .lut_mask = "80ec";
defparam \speed_select|always2~3 .operation_mode = "normal";
defparam \speed_select|always2~3 .output_mode = "comb_only";
defparam \speed_select|always2~3 .register_cascade_mode = "off";
defparam \speed_select|always2~3 .sum_lutc_input = "datac";
defparam \speed_select|always2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N4
maxii_lcell \speed_select|always2~4 (
// Equation(s):
// \speed_select|always2~4_combout  = (\speed_select|cnt_rx [7] & (((!\speed_select|cnt_rx [5] & !\speed_select|always2~3_combout )) # (!\speed_select|cnt_rx [6]))) # (!\speed_select|cnt_rx [7] & ((\speed_select|cnt_rx [6]) # ((\speed_select|cnt_rx [5]) # 
// (\speed_select|always2~3_combout ))))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [7]),
	.datab(\speed_select|cnt_rx [6]),
	.datac(\speed_select|cnt_rx [5]),
	.datad(\speed_select|always2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~4 .lut_mask = "777e";
defparam \speed_select|always2~4 .operation_mode = "normal";
defparam \speed_select|always2~4 .output_mode = "comb_only";
defparam \speed_select|always2~4 .register_cascade_mode = "off";
defparam \speed_select|always2~4 .sum_lutc_input = "datac";
defparam \speed_select|always2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N5
maxii_lcell \speed_select|buad_clk_rx_reg (
// Equation(s):
// \speed_select|buad_clk_rx_reg~regout  = DFFEAS(((!\speed_select|cnt_rx [8] & (\speed_select|always2~1_combout  & \speed_select|always2~4_combout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [8]),
	.datac(\speed_select|always2~1_combout ),
	.datad(\speed_select|always2~4_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|buad_clk_rx_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|buad_clk_rx_reg .lut_mask = "3000";
defparam \speed_select|buad_clk_rx_reg .operation_mode = "normal";
defparam \speed_select|buad_clk_rx_reg .output_mode = "reg_only";
defparam \speed_select|buad_clk_rx_reg .register_cascade_mode = "off";
defparam \speed_select|buad_clk_rx_reg .sum_lutc_input = "datac";
defparam \speed_select|buad_clk_rx_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxii_lcell \my_uart_rx|rx_data_temp[0]~6 (
// Equation(s):
// \my_uart_rx|rx_data_temp[0]~6_combout  = (\my_uart_rx|rx_data_temp [0] & ((\my_uart_rx|rx_count [0] $ (!\my_uart_rx|rx_count [1])) # (!\my_uart_rx|rx_data_reg[7]~0_combout )))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_data_temp [0]),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[0]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[0]~6 .lut_mask = "82aa";
defparam \my_uart_rx|rx_data_temp[0]~6 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[0]~6 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[0]~6 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[0]~6 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[0]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxii_lcell \my_uart_rx|rx_data_temp[1]~4 (
// Equation(s):
// \my_uart_rx|rx_data_temp[1]~4_combout  = (\my_uart_rx|rx_count [1] & (((\rs232_rx~combout ))))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [1]),
	.datab(vcc),
	.datac(\rs232_rx~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[1]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[1]~4 .lut_mask = "a0a0";
defparam \my_uart_rx|rx_data_temp[1]~4 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[1]~4 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[1]~4 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[1]~4 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[1]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxii_lcell \my_uart_rx|rx_data_temp[0] (
// Equation(s):
// \my_uart_rx|rx_data_temp [0] = DFFEAS((\my_uart_rx|rx_data_temp[0]~6_combout ) # ((!\my_uart_rx|rx_count [0] & (\my_uart_rx|rx_data_reg[7]~0_combout  & \my_uart_rx|rx_data_temp[1]~4_combout ))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), 
// GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datac(\my_uart_rx|rx_data_temp[0]~6_combout ),
	.datad(\my_uart_rx|rx_data_temp[1]~4_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[0] .lut_mask = "f4f0";
defparam \my_uart_rx|rx_data_temp[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N4
maxii_lcell \my_uart_rx|rx_data_reg[7]~1 (
// Equation(s):
// \my_uart_rx|rx_data_reg[7]~1_combout  = (!\my_uart_rx|rx_count [1] & (!\my_uart_rx|rx_count [0] & (\my_uart_rx|rx_enable_reg~regout  & \my_uart_rx|rx_data_reg[7]~0_combout )))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [1]),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_enable_reg~regout ),
	.datad(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7]~1 .lut_mask = "1000";
defparam \my_uart_rx|rx_data_reg[7]~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7]~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_reg[7]~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7]~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N3
maxii_lcell \my_uart_rx|rx_data_reg[0] (
// Equation(s):
// \my_uart_rx|rx_data_reg [0] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [0], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [0]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[0] .lut_mask = "0000";
defparam \my_uart_rx|rx_data_reg[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxii_lcell \my_uart_rx|Mux6~2 (
// Equation(s):
// \my_uart_rx|Mux6~2_combout  = (\my_uart_rx|rx_count [1] & ((\my_uart_rx|rx_count [2] & (\rs232_rx~combout )) # (!\my_uart_rx|rx_count [2] & ((\my_uart_rx|rx_data_temp [5]))))) # (!\my_uart_rx|rx_count [1] & (((\my_uart_rx|rx_count [2] & 
// \my_uart_rx|rx_data_temp [5]))))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [1]),
	.datab(\rs232_rx~combout ),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_data_temp [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux6~2 .lut_mask = "da80";
defparam \my_uart_rx|Mux6~2 .operation_mode = "normal";
defparam \my_uart_rx|Mux6~2 .output_mode = "comb_only";
defparam \my_uart_rx|Mux6~2 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux6~2 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxii_lcell \my_uart_rx|Mux2~0 (
// Equation(s):
// \my_uart_rx|Mux2~0_combout  = (((\my_uart_rx|rx_count [0] & !\my_uart_rx|rx_count [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux2~0 .lut_mask = "00f0";
defparam \my_uart_rx|Mux2~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux2~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux2~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux2~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxii_lcell \my_uart_rx|rx_data_temp[5] (
// Equation(s):
// \my_uart_rx|rx_data_temp [5] = DFFEAS(((!\my_uart_rx|rx_count [3] & (\my_uart_rx|rx_count [0] & \my_uart_rx|Mux6~2_combout ))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|Mux2~0_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(\my_uart_rx|rx_count [3]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|Mux6~2_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[5] .lut_mask = "3000";
defparam \my_uart_rx|rx_data_temp[5] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[5] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[5] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[5] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxii_lcell \my_uart_rx|rx_data_temp[1] (
// Equation(s):
// \my_uart_rx|rx_data_temp [1] = DFFEAS((\my_uart_rx|rx_count [0] & ((\my_uart_rx|rx_data_reg[7]~0_combout  & ((\my_uart_rx|rx_data_temp[1]~4_combout ))) # (!\my_uart_rx|rx_data_reg[7]~0_combout  & (\my_uart_rx|rx_data_temp [1])))) # (!\my_uart_rx|rx_count 
// [0] & (((\my_uart_rx|rx_data_temp [1])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datac(\my_uart_rx|rx_data_temp [1]),
	.datad(\my_uart_rx|rx_data_temp[1]~4_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[1] .lut_mask = "f870";
defparam \my_uart_rx|rx_data_temp[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N6
maxii_lcell \my_uart_rx|rx_data_reg[1] (
// Equation(s):
// \my_uart_rx|rx_data_reg [1] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [1], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [1]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[1] .lut_mask = "0000";
defparam \my_uart_rx|rx_data_reg[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxii_lcell \my_uart_rx|Mux7~3 (
// Equation(s):
// \my_uart_rx|Mux7~3_combout  = (\my_uart_rx|rx_count [1] & ((\my_uart_rx|rx_count [2] & ((\rs232_rx~combout ))) # (!\my_uart_rx|rx_count [2] & (\my_uart_rx|rx_data_temp [4])))) # (!\my_uart_rx|rx_count [1] & (\my_uart_rx|rx_data_temp [4] & 
// (\my_uart_rx|rx_count [2])))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [1]),
	.datab(\my_uart_rx|rx_data_temp [4]),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\rs232_rx~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux7~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux7~3 .lut_mask = "e848";
defparam \my_uart_rx|Mux7~3 .operation_mode = "normal";
defparam \my_uart_rx|Mux7~3 .output_mode = "comb_only";
defparam \my_uart_rx|Mux7~3 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux7~3 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux7~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \my_uart_rx|Mux7~2 (
// Equation(s):
// \my_uart_rx|Mux7~2_combout  = ((!\my_uart_rx|rx_count [3] & (\my_uart_rx|rx_count [0] $ (\my_uart_rx|rx_count [2]))))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux7~2 .lut_mask = "005a";
defparam \my_uart_rx|Mux7~2 .operation_mode = "normal";
defparam \my_uart_rx|Mux7~2 .output_mode = "comb_only";
defparam \my_uart_rx|Mux7~2 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux7~2 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxii_lcell \my_uart_rx|rx_data_temp[4] (
// Equation(s):
// \my_uart_rx|rx_data_temp [4] = DFFEAS((!\my_uart_rx|rx_count [3] & (\my_uart_rx|Mux7~3_combout  & (\my_uart_rx|rx_count [0] $ (\my_uart_rx|rx_count [2])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , 
// \my_uart_rx|Mux7~2_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_count [2]),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|Mux7~3_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux7~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[4] .lut_mask = "0600";
defparam \my_uart_rx|rx_data_temp[4] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[4] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[4] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[4] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N1
maxii_lcell \my_uart_rx|rx_data_reg[4] (
// Equation(s):
// \my_uart_rx|rx_data_reg [4] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [4], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [4]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[4] .lut_mask = "0000";
defparam \my_uart_rx|rx_data_reg[4] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[4] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[4] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[4] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxii_lcell \my_uart_rx|Mux8~0 (
// Equation(s):
// \my_uart_rx|Mux8~0_combout  = ((\my_uart_rx|rx_count [2] & (!\my_uart_rx|rx_count [1] & \rs232_rx~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\my_uart_rx|rx_count [2]),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\rs232_rx~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux8~0 .lut_mask = "0c00";
defparam \my_uart_rx|Mux8~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux8~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux8~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux8~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxii_lcell \my_uart_rx|rx_data_temp[2] (
// Equation(s):
// \my_uart_rx|rx_data_temp [2] = DFFEAS((\my_uart_rx|Mux7~2_combout  & ((\my_uart_rx|Mux8~0_combout ) # ((\my_uart_rx|rx_count [1] & \my_uart_rx|rx_data_temp [2])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , 
// \my_uart_rx|Mux7~2_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|Mux7~2_combout ),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_data_temp [2]),
	.datad(\my_uart_rx|Mux8~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux7~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[2] .lut_mask = "aa80";
defparam \my_uart_rx|rx_data_temp[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[2] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[2] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxii_lcell \my_uart_rx|rx_data_temp[7]~1 (
// Equation(s):
// \my_uart_rx|rx_data_temp[7]~1_combout  = (((!\my_uart_rx|rx_count [1] & !\my_uart_rx|rx_count [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7]~1 .lut_mask = "000f";
defparam \my_uart_rx|rx_data_temp[7]~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7]~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[7]~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7]~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxii_lcell \my_uart_rx|rx_data_temp[7]~0 (
// Equation(s):
// \my_uart_rx|rx_data_temp[7]~0_combout  = (!\my_uart_rx|rx_count [1] & (!\my_uart_rx|rx_count [2] & (\rs232_rx~combout  & \my_uart_rx|rx_count [3])))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [1]),
	.datab(\my_uart_rx|rx_count [2]),
	.datac(\rs232_rx~combout ),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7]~0 .lut_mask = "1000";
defparam \my_uart_rx|rx_data_temp[7]~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7]~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[7]~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7]~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxii_lcell \my_uart_rx|rx_data_temp[7] (
// Equation(s):
// \my_uart_rx|rx_data_temp [7] = DFFEAS((\my_uart_rx|rx_count [0] & ((\my_uart_rx|rx_data_temp[7]~0_combout ) # ((!\my_uart_rx|rx_data_temp[7]~1_combout  & \my_uart_rx|rx_data_temp [7])))) # (!\my_uart_rx|rx_count [0] & (((\my_uart_rx|rx_data_temp [7])))), 
// !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_data_temp[7]~1_combout ),
	.datac(\my_uart_rx|rx_data_temp [7]),
	.datad(\my_uart_rx|rx_data_temp[7]~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7] .lut_mask = "fa70";
defparam \my_uart_rx|rx_data_temp[7] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[7] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxii_lcell \my_uart_rx|Mux5~0 (
// Equation(s):
// \my_uart_rx|Mux5~0_combout  = \my_uart_rx|rx_count [3] $ ((((\my_uart_rx|rx_count [0]))))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux5~0 .lut_mask = "5a5a";
defparam \my_uart_rx|Mux5~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux5~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux5~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux5~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxii_lcell \my_uart_rx|rx_data_temp[6] (
// Equation(s):
// \my_uart_rx|rx_data_temp [6] = DFFEAS((\my_uart_rx|Mux5~0_combout  & ((\my_uart_rx|rx_data_temp[7]~0_combout ) # ((!\my_uart_rx|rx_data_temp[7]~1_combout  & \my_uart_rx|rx_data_temp [6])))) # (!\my_uart_rx|Mux5~0_combout  & (((\my_uart_rx|rx_data_temp 
// [6])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|Mux5~0_combout ),
	.datab(\my_uart_rx|rx_data_temp[7]~1_combout ),
	.datac(\my_uart_rx|rx_data_temp [6]),
	.datad(\my_uart_rx|rx_data_temp[7]~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[6] .lut_mask = "fa70";
defparam \my_uart_rx|rx_data_temp[6] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[6] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[6] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[6] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxii_lcell \my_uart_rx|rx_data_reg[6] (
// Equation(s):
// \my_uart_rx|rx_data_reg [6] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [6], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [6]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[6] .lut_mask = "0000";
defparam \my_uart_rx|rx_data_reg[6] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[6] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[6] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[6] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N7
maxii_lcell \my_uart_rx|rx_data_reg[7] (
// Equation(s):
// \Equal0~0  = (((!B1_rx_data_reg[7] & !\my_uart_rx|rx_data_reg [6])))
// \my_uart_rx|rx_data_reg [7] = DFFEAS(\Equal0~0 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [7], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [7]),
	.datad(\my_uart_rx|rx_data_reg [6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~0 ),
	.regout(\my_uart_rx|rx_data_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7] .lut_mask = "000f";
defparam \my_uart_rx|rx_data_reg[7] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[7] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N8
maxii_lcell \my_uart_rx|rx_data_reg[2] (
// Equation(s):
// \Equal0~1  = (!\my_uart_rx|rx_data_reg [1] & (!\my_uart_rx|rx_data_reg [4] & (B1_rx_data_reg[2] & \Equal0~0 )))
// \my_uart_rx|rx_data_reg [2] = DFFEAS(\Equal0~1 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [2], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [1]),
	.datab(\my_uart_rx|rx_data_reg [4]),
	.datac(\my_uart_rx|rx_data_temp [2]),
	.datad(\Equal0~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~1 ),
	.regout(\my_uart_rx|rx_data_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[2] .lut_mask = "1000";
defparam \my_uart_rx|rx_data_reg[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[2] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[2] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N5
maxii_lcell \my_uart_rx|rx_data_reg[5] (
// Equation(s):
// \Equal0~2  = (!\my_uart_rx|rx_data_reg [0] & (!\my_uart_rx|rx_data_reg [3] & (B1_rx_data_reg[5] & \Equal0~1 )))
// \my_uart_rx|rx_data_reg [5] = DFFEAS(\Equal0~2 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [5], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [0]),
	.datab(\my_uart_rx|rx_data_reg [3]),
	.datac(\my_uart_rx|rx_data_temp [5]),
	.datad(\Equal0~1 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~2 ),
	.regout(\my_uart_rx|rx_data_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[5] .lut_mask = "1000";
defparam \my_uart_rx|rx_data_reg[5] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[5] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[5] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[5] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxii_lcell \my_uart_rx|rx_data_temp[3] (
// Equation(s):
// \my_uart_rx|rx_data_temp [3] = DFFEAS((\my_uart_rx|Mux2~0_combout  & ((\my_uart_rx|Mux8~0_combout ) # ((\my_uart_rx|rx_data_temp [3] & \my_uart_rx|rx_count [1])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , 
// \my_uart_rx|Mux2~0_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_temp [3]),
	.datab(\my_uart_rx|Mux2~0_combout ),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|Mux8~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[3] .lut_mask = "cc80";
defparam \my_uart_rx|rx_data_temp[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[3] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[3] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N9
maxii_lcell \my_uart_rx|rx_data_reg[3] (
// Equation(s):
// \Equal1~0  = (\my_uart_rx|rx_data_reg [0] & (!\my_uart_rx|rx_data_reg [5] & (B1_rx_data_reg[3] & \Equal0~1 )))
// \my_uart_rx|rx_data_reg [3] = DFFEAS(\Equal1~0 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [3], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [0]),
	.datab(\my_uart_rx|rx_data_reg [5]),
	.datac(\my_uart_rx|rx_data_temp [3]),
	.datad(\Equal0~1 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~0 ),
	.regout(\my_uart_rx|rx_data_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[3] .lut_mask = "2000";
defparam \my_uart_rx|rx_data_reg[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[3] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[3] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N8
maxii_lcell \Current.IDLE (
// Equation(s):
// \Current.IDLE~regout  = DFFEAS(((!\Current.SAVE~regout  & ((\Current.IDLE~regout ) # (\Equal0~2 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Current.IDLE~regout ),
	.datac(\Current.SAVE~regout ),
	.datad(\Equal0~2 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.IDLE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.IDLE .lut_mask = "0f0c";
defparam \Current.IDLE .operation_mode = "normal";
defparam \Current.IDLE .output_mode = "reg_only";
defparam \Current.IDLE .register_cascade_mode = "off";
defparam \Current.IDLE .sum_lutc_input = "datac";
defparam \Current.IDLE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N9
maxii_lcell flag_reg(
// Equation(s):
// \flag_reg~regout  = DFFEAS((((!\flag_reg~regout ))), !\my_uart_rx|rx_enable_reg~regout , GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\my_uart_rx|rx_enable_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\flag_reg~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\flag_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam flag_reg.lut_mask = "00ff";
defparam flag_reg.operation_mode = "normal";
defparam flag_reg.output_mode = "reg_only";
defparam flag_reg.register_cascade_mode = "off";
defparam flag_reg.sum_lutc_input = "datac";
defparam flag_reg.synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N0
maxii_lcell Flag_temp(
// Equation(s):
// \Selector1~0  = (\Current.WAIT~regout  & ((Flag_temp $ (\flag_reg~regout )))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & (Flag_temp $ (\flag_reg~regout ))))
// \Flag_temp~regout  = DFFEAS(\Selector1~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , \flag_reg~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(\flag_reg~regout ),
	.datad(\flag_reg~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector1~0 ),
	.regout(\Flag_temp~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam Flag_temp.lut_mask = "0ee0";
defparam Flag_temp.operation_mode = "normal";
defparam Flag_temp.output_mode = "reg_and_comb";
defparam Flag_temp.register_cascade_mode = "off";
defparam Flag_temp.sum_lutc_input = "qfbk";
defparam Flag_temp.synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N6
maxii_lcell \Current.S1 (
// Equation(s):
// \Current.S1~regout  = DFFEAS((\Current.IDLE~regout  & (\Selector1~0  & (!\Equal1~0 ))) # (!\Current.IDLE~regout  & ((\Equal0~2 ) # ((\Selector1~0  & !\Equal1~0 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.IDLE~regout ),
	.datab(\Selector1~0 ),
	.datac(\Equal1~0 ),
	.datad(\Equal0~2 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.S1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.S1 .lut_mask = "5d0c";
defparam \Current.S1 .operation_mode = "normal";
defparam \Current.S1 .output_mode = "reg_only";
defparam \Current.S1 .register_cascade_mode = "off";
defparam \Current.S1 .sum_lutc_input = "datac";
defparam \Current.S1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N4
maxii_lcell \always2~0 (
// Equation(s):
// \always2~0_combout  = (\Flag_temp~regout  $ (((\flag_reg~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Flag_temp~regout ),
	.datac(vcc),
	.datad(\flag_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always2~0 .lut_mask = "33cc";
defparam \always2~0 .operation_mode = "normal";
defparam \always2~0 .output_mode = "comb_only";
defparam \always2~0 .register_cascade_mode = "off";
defparam \always2~0 .sum_lutc_input = "datac";
defparam \always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N5
maxii_lcell \Current.SAVE (
// Equation(s):
// \Current.SAVE~regout  = DFFEAS((!\Current.SAVE~regout  & (\Current.IDLE~regout  & (\Equal1~0  & \always2~0_combout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.SAVE~regout ),
	.datab(\Current.IDLE~regout ),
	.datac(\Equal1~0 ),
	.datad(\always2~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.SAVE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.SAVE .lut_mask = "4000";
defparam \Current.SAVE .operation_mode = "normal";
defparam \Current.SAVE .output_mode = "reg_only";
defparam \Current.SAVE .register_cascade_mode = "off";
defparam \Current.SAVE .sum_lutc_input = "datac";
defparam \Current.SAVE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N3
maxii_lcell \Current.WAIT (
// Equation(s):
// \Current.WAIT~regout  = DFFEAS((!\Current.SAVE~regout  & (\Current.IDLE~regout  & (\Flag_temp~regout  $ (!\flag_reg~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.SAVE~regout ),
	.datab(\Flag_temp~regout ),
	.datac(\flag_reg~regout ),
	.datad(\Current.IDLE~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.WAIT~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.WAIT .lut_mask = "4100";
defparam \Current.WAIT .operation_mode = "normal";
defparam \Current.WAIT .output_mode = "reg_only";
defparam \Current.WAIT .register_cascade_mode = "off";
defparam \Current.WAIT .sum_lutc_input = "datac";
defparam \Current.WAIT .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N7
maxii_lcell \Buff_temp[4] (
// Equation(s):
// Buff_temp[4] = DFFEAS((\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [4]) # ((\Current.WAIT~regout  & Buff_temp[4])))) # (!\Current.S1~regout  & (\Current.WAIT~regout  & (Buff_temp[4]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[4]),
	.datad(\my_uart_rx|rx_data_reg [4]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[4] .lut_mask = "eac0";
defparam \Buff_temp[4] .operation_mode = "normal";
defparam \Buff_temp[4] .output_mode = "reg_only";
defparam \Buff_temp[4] .register_cascade_mode = "off";
defparam \Buff_temp[4] .sum_lutc_input = "datac";
defparam \Buff_temp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N6
maxii_lcell \Buff_temp[12] (
// Equation(s):
// Buff_temp[12] = DFFEAS((Buff_temp[12] & ((\Current.WAIT~regout ) # ((Buff_temp[4] & \Current.S1~regout )))) # (!Buff_temp[12] & (((Buff_temp[4] & \Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[12]),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[4]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[12] .lut_mask = "f888";
defparam \Buff_temp[12] .operation_mode = "normal";
defparam \Buff_temp[12] .output_mode = "reg_only";
defparam \Buff_temp[12] .register_cascade_mode = "off";
defparam \Buff_temp[12] .sum_lutc_input = "datac";
defparam \Buff_temp[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N9
maxii_lcell \Buff_temp[20] (
// Equation(s):
// Buff_temp[20] = DFFEAS((Buff_temp[20] & ((\Current.WAIT~regout ) # ((Buff_temp[12] & \Current.S1~regout )))) # (!Buff_temp[20] & (((Buff_temp[12] & \Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[20]),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[12]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[20] .lut_mask = "f888";
defparam \Buff_temp[20] .operation_mode = "normal";
defparam \Buff_temp[20] .output_mode = "reg_only";
defparam \Buff_temp[20] .register_cascade_mode = "off";
defparam \Buff_temp[20] .sum_lutc_input = "datac";
defparam \Buff_temp[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxii_lcell \Rx_cmd[20] (
// Equation(s):
// \Equal7~2  = (((Rx_cmd[20] & !Rx_cmd[17])))
// Rx_cmd[20] = DFFEAS(\Equal7~2 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[20], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[20]),
	.datad(Rx_cmd[17]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal7~2 ),
	.regout(Rx_cmd[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[20] .lut_mask = "00f0";
defparam \Rx_cmd[20] .operation_mode = "normal";
defparam \Rx_cmd[20] .output_mode = "reg_and_comb";
defparam \Rx_cmd[20] .register_cascade_mode = "off";
defparam \Rx_cmd[20] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N1
maxii_lcell \Buff_temp[1] (
// Equation(s):
// Buff_temp[1] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[1]) # ((\my_uart_rx|rx_data_reg [1] & \Current.S1~regout )))) # (!\Current.WAIT~regout  & (\my_uart_rx|rx_data_reg [1] & ((\Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), 
// , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\my_uart_rx|rx_data_reg [1]),
	.datac(Buff_temp[1]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[1] .lut_mask = "eca0";
defparam \Buff_temp[1] .operation_mode = "normal";
defparam \Buff_temp[1] .output_mode = "reg_only";
defparam \Buff_temp[1] .register_cascade_mode = "off";
defparam \Buff_temp[1] .sum_lutc_input = "datac";
defparam \Buff_temp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N3
maxii_lcell \Buff_temp[9] (
// Equation(s):
// Buff_temp[9] = DFFEAS((Buff_temp[9] & ((\Current.WAIT~regout ) # ((Buff_temp[1] & \Current.S1~regout )))) # (!Buff_temp[9] & (((Buff_temp[1] & \Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[9]),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[1]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[9] .lut_mask = "f888";
defparam \Buff_temp[9] .operation_mode = "normal";
defparam \Buff_temp[9] .output_mode = "reg_only";
defparam \Buff_temp[9] .register_cascade_mode = "off";
defparam \Buff_temp[9] .sum_lutc_input = "datac";
defparam \Buff_temp[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N4
maxii_lcell \Buff_temp[17] (
// Equation(s):
// Buff_temp[17] = DFFEAS((Buff_temp[9] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[17])))) # (!Buff_temp[9] & (\Current.WAIT~regout  & (Buff_temp[17]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[9]),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[17]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[17] .lut_mask = "eac0";
defparam \Buff_temp[17] .operation_mode = "normal";
defparam \Buff_temp[17] .output_mode = "reg_only";
defparam \Buff_temp[17] .register_cascade_mode = "off";
defparam \Buff_temp[17] .sum_lutc_input = "datac";
defparam \Buff_temp[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxii_lcell \Rx_cmd[17] (
// Equation(s):
// \Equal2~6  = ((!Rx_cmd[20] & (Rx_cmd[17])))
// Rx_cmd[17] = DFFEAS(\Equal2~6 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[17], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(Rx_cmd[20]),
	.datac(Buff_temp[17]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~6 ),
	.regout(Rx_cmd[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[17] .lut_mask = "3030";
defparam \Rx_cmd[17] .operation_mode = "normal";
defparam \Rx_cmd[17] .output_mode = "reg_and_comb";
defparam \Rx_cmd[17] .register_cascade_mode = "off";
defparam \Rx_cmd[17] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N9
maxii_lcell \Buff_temp[0] (
// Equation(s):
// Buff_temp[0] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[0]) # ((\my_uart_rx|rx_data_reg [0] & \Current.S1~regout )))) # (!\Current.WAIT~regout  & (((\my_uart_rx|rx_data_reg [0] & \Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), 
// , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[0]),
	.datac(\my_uart_rx|rx_data_reg [0]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[0] .lut_mask = "f888";
defparam \Buff_temp[0] .operation_mode = "normal";
defparam \Buff_temp[0] .output_mode = "reg_only";
defparam \Buff_temp[0] .register_cascade_mode = "off";
defparam \Buff_temp[0] .sum_lutc_input = "datac";
defparam \Buff_temp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxii_lcell \Rx_cmd[0] (
// Equation(s):
// \Equal4~3  = (((Rx_cmd[0] & !Rx_cmd[8])))
// Rx_cmd[0] = DFFEAS(\Equal4~3 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[0]),
	.datad(Rx_cmd[8]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal4~3 ),
	.regout(Rx_cmd[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[0] .lut_mask = "00f0";
defparam \Rx_cmd[0] .operation_mode = "normal";
defparam \Rx_cmd[0] .output_mode = "reg_and_comb";
defparam \Rx_cmd[0] .register_cascade_mode = "off";
defparam \Rx_cmd[0] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N7
maxii_lcell \Buff_temp[2] (
// Equation(s):
// Buff_temp[2] = DFFEAS((\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [2]) # ((Buff_temp[2] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (Buff_temp[2] & (\Current.WAIT~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[2]),
	.datac(\Current.WAIT~regout ),
	.datad(\my_uart_rx|rx_data_reg [2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[2] .lut_mask = "eac0";
defparam \Buff_temp[2] .operation_mode = "normal";
defparam \Buff_temp[2] .output_mode = "reg_only";
defparam \Buff_temp[2] .register_cascade_mode = "off";
defparam \Buff_temp[2] .sum_lutc_input = "datac";
defparam \Buff_temp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N3
maxii_lcell \Buff_temp[8] (
// Equation(s):
// Buff_temp[8] = DFFEAS((\Current.S1~regout  & ((Buff_temp[0]) # ((\Current.WAIT~regout  & Buff_temp[8])))) # (!\Current.S1~regout  & (((\Current.WAIT~regout  & Buff_temp[8])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[0]),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[8]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[8] .lut_mask = "f888";
defparam \Buff_temp[8] .operation_mode = "normal";
defparam \Buff_temp[8] .output_mode = "reg_only";
defparam \Buff_temp[8] .register_cascade_mode = "off";
defparam \Buff_temp[8] .sum_lutc_input = "datac";
defparam \Buff_temp[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N5
maxii_lcell \Buff_temp[16] (
// Equation(s):
// Buff_temp[16] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[16]) # ((Buff_temp[8] & \Current.S1~regout )))) # (!\Current.WAIT~regout  & (((Buff_temp[8] & \Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[16]),
	.datac(Buff_temp[8]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[16] .lut_mask = "f888";
defparam \Buff_temp[16] .operation_mode = "normal";
defparam \Buff_temp[16] .output_mode = "reg_only";
defparam \Buff_temp[16] .register_cascade_mode = "off";
defparam \Buff_temp[16] .sum_lutc_input = "datac";
defparam \Buff_temp[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxii_lcell \Rx_cmd[16] (
// Equation(s):
// \Equal2~3  = (((!Rx_cmd[16] & !Rx_cmd[3])))
// Rx_cmd[16] = DFFEAS(\Equal2~3 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[16], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[16]),
	.datad(Rx_cmd[3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~3 ),
	.regout(Rx_cmd[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[16] .lut_mask = "000f";
defparam \Rx_cmd[16] .operation_mode = "normal";
defparam \Rx_cmd[16] .output_mode = "reg_and_comb";
defparam \Rx_cmd[16] .register_cascade_mode = "off";
defparam \Rx_cmd[16] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxii_lcell \Buff_temp[3] (
// Equation(s):
// Buff_temp[3] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[3]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [3])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [3])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), 
// , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[3]),
	.datad(\my_uart_rx|rx_data_reg [3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[3] .lut_mask = "eca0";
defparam \Buff_temp[3] .operation_mode = "normal";
defparam \Buff_temp[3] .output_mode = "reg_only";
defparam \Buff_temp[3] .register_cascade_mode = "off";
defparam \Buff_temp[3] .sum_lutc_input = "datac";
defparam \Buff_temp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxii_lcell \Rx_cmd[2] (
// Equation(s):
// \Equal4~5  = (((!Rx_cmd[2] & !Rx_cmd[3])))
// Rx_cmd[2] = DFFEAS(\Equal4~5 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[2]),
	.datad(Rx_cmd[3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal4~5 ),
	.regout(Rx_cmd[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[2] .lut_mask = "000f";
defparam \Rx_cmd[2] .operation_mode = "normal";
defparam \Rx_cmd[2] .output_mode = "reg_and_comb";
defparam \Rx_cmd[2] .register_cascade_mode = "off";
defparam \Rx_cmd[2] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxii_lcell \Rx_cmd[3] (
// Equation(s):
// \Equal9~0  = ((!Rx_cmd[16] & (Rx_cmd[3] & Rx_cmd[2])))
// Rx_cmd[3] = DFFEAS(\Equal9~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(Rx_cmd[16]),
	.datac(Buff_temp[3]),
	.datad(Rx_cmd[2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal9~0 ),
	.regout(Rx_cmd[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[3] .lut_mask = "3000";
defparam \Rx_cmd[3] .operation_mode = "normal";
defparam \Rx_cmd[3] .output_mode = "reg_and_comb";
defparam \Rx_cmd[3] .register_cascade_mode = "off";
defparam \Rx_cmd[3] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxii_lcell \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = (((!Rx_cmd[20] & !Rx_cmd[17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(Rx_cmd[20]),
	.datad(Rx_cmd[17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal6~0 .lut_mask = "000f";
defparam \Equal6~0 .operation_mode = "normal";
defparam \Equal6~0 .output_mode = "comb_only";
defparam \Equal6~0 .register_cascade_mode = "off";
defparam \Equal6~0 .sum_lutc_input = "datac";
defparam \Equal6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxii_lcell \Rx_cmd[8] (
// Equation(s):
// \Equal6~2  = (!Rx_cmd[0] & (\Equal4~5  & (Rx_cmd[8] & \Equal6~0_combout )))
// Rx_cmd[8] = DFFEAS(\Equal6~2 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[8], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[0]),
	.datab(\Equal4~5 ),
	.datac(Buff_temp[8]),
	.datad(\Equal6~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~2 ),
	.regout(Rx_cmd[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[8] .lut_mask = "4000";
defparam \Rx_cmd[8] .operation_mode = "normal";
defparam \Rx_cmd[8] .output_mode = "reg_and_comb";
defparam \Rx_cmd[8] .register_cascade_mode = "off";
defparam \Rx_cmd[8] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxii_lcell \Rx_cmd[1] (
// Equation(s):
// \Equal4~1  = (((Rx_cmd[1] & !Rx_cmd[9])))
// Rx_cmd[1] = DFFEAS(\Equal4~1 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[1]),
	.datad(Rx_cmd[9]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal4~1 ),
	.regout(Rx_cmd[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[1] .lut_mask = "00f0";
defparam \Rx_cmd[1] .operation_mode = "normal";
defparam \Rx_cmd[1] .output_mode = "reg_and_comb";
defparam \Rx_cmd[1] .register_cascade_mode = "off";
defparam \Rx_cmd[1] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N2
maxii_lcell \Buff_temp[10] (
// Equation(s):
// Buff_temp[10] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[10]) # ((Buff_temp[2] & \Current.S1~regout )))) # (!\Current.WAIT~regout  & (((Buff_temp[2] & \Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[10]),
	.datac(Buff_temp[2]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[10] .lut_mask = "f888";
defparam \Buff_temp[10] .operation_mode = "normal";
defparam \Buff_temp[10] .output_mode = "reg_only";
defparam \Buff_temp[10] .register_cascade_mode = "off";
defparam \Buff_temp[10] .sum_lutc_input = "datac";
defparam \Buff_temp[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N6
maxii_lcell \Buff_temp[18] (
// Equation(s):
// Buff_temp[18] = DFFEAS((\Current.S1~regout  & ((Buff_temp[10]) # ((\Current.WAIT~regout  & Buff_temp[18])))) # (!\Current.S1~regout  & (\Current.WAIT~regout  & (Buff_temp[18]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[18]),
	.datad(Buff_temp[10]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[18] .lut_mask = "eac0";
defparam \Buff_temp[18] .operation_mode = "normal";
defparam \Buff_temp[18] .output_mode = "reg_only";
defparam \Buff_temp[18] .register_cascade_mode = "off";
defparam \Buff_temp[18] .sum_lutc_input = "datac";
defparam \Buff_temp[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxii_lcell \Rx_cmd[18] (
// Equation(s):
// \Equal11~4  = (Rx_cmd[0] & (Rx_cmd[1] & (Rx_cmd[18] & !Rx_cmd[2])))
// Rx_cmd[18] = DFFEAS(\Equal11~4 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[18], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[0]),
	.datab(Rx_cmd[1]),
	.datac(Buff_temp[18]),
	.datad(Rx_cmd[2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal11~4 ),
	.regout(Rx_cmd[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[18] .lut_mask = "0080";
defparam \Rx_cmd[18] .operation_mode = "normal";
defparam \Rx_cmd[18] .output_mode = "reg_and_comb";
defparam \Rx_cmd[18] .register_cascade_mode = "off";
defparam \Rx_cmd[18] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxii_lcell \Rx_cmd[9] (
// Equation(s):
// \Equal2~7  = (Rx_cmd[8] & (!Rx_cmd[2] & (Rx_cmd[9] & Rx_cmd[18])))
// Rx_cmd[9] = DFFEAS(\Equal2~7 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[9], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[8]),
	.datab(Rx_cmd[2]),
	.datac(Buff_temp[9]),
	.datad(Rx_cmd[18]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~7 ),
	.regout(Rx_cmd[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[9] .lut_mask = "2000";
defparam \Rx_cmd[9] .operation_mode = "normal";
defparam \Rx_cmd[9] .output_mode = "reg_and_comb";
defparam \Rx_cmd[9] .register_cascade_mode = "off";
defparam \Rx_cmd[9] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxii_lcell \Buff_temp[11] (
// Equation(s):
// Buff_temp[11] = DFFEAS((Buff_temp[3] & ((\Current.S1~regout ) # ((Buff_temp[11] & \Current.WAIT~regout )))) # (!Buff_temp[3] & (((Buff_temp[11] & \Current.WAIT~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[3]),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[11]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[11] .lut_mask = "f888";
defparam \Buff_temp[11] .operation_mode = "normal";
defparam \Buff_temp[11] .output_mode = "reg_only";
defparam \Buff_temp[11] .register_cascade_mode = "off";
defparam \Buff_temp[11] .sum_lutc_input = "datac";
defparam \Buff_temp[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxii_lcell \Rx_cmd[11] (
// Equation(s):
// \Equal5~0  = (((Rx_cmd[11] & Rx_cmd[8])))
// Rx_cmd[11] = DFFEAS(\Equal5~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[11], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[11]),
	.datad(Rx_cmd[8]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~0 ),
	.regout(Rx_cmd[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[11] .lut_mask = "f000";
defparam \Rx_cmd[11] .operation_mode = "normal";
defparam \Rx_cmd[11] .output_mode = "reg_and_comb";
defparam \Rx_cmd[11] .register_cascade_mode = "off";
defparam \Rx_cmd[11] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxii_lcell \Rx_cmd[4] (
// Equation(s):
// \Equal4~0  = ((!Rx_cmd[10] & (Rx_cmd[4] & !Rx_cmd[11])))
// Rx_cmd[4] = DFFEAS(\Equal4~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(Rx_cmd[10]),
	.datac(Buff_temp[4]),
	.datad(Rx_cmd[11]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal4~0 ),
	.regout(Rx_cmd[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[4] .lut_mask = "0030";
defparam \Rx_cmd[4] .operation_mode = "normal";
defparam \Rx_cmd[4] .output_mode = "reg_and_comb";
defparam \Rx_cmd[4] .register_cascade_mode = "off";
defparam \Rx_cmd[4] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxii_lcell \Rx_cmd[12] (
// Equation(s):
// \Equal3~2  = (((!Rx_cmd[12] & !Rx_cmd[4])))
// Rx_cmd[12] = DFFEAS(\Equal3~2 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[12], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[12]),
	.datad(Rx_cmd[4]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~2 ),
	.regout(Rx_cmd[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[12] .lut_mask = "000f";
defparam \Rx_cmd[12] .operation_mode = "normal";
defparam \Rx_cmd[12] .output_mode = "reg_and_comb";
defparam \Rx_cmd[12] .register_cascade_mode = "off";
defparam \Rx_cmd[12] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxii_lcell \Rx_cmd[10] (
// Equation(s):
// \Equal8~0  = (!Rx_cmd[4] & (!Rx_cmd[12] & (Rx_cmd[10] & Rx_cmd[11])))
// Rx_cmd[10] = DFFEAS(\Equal8~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[10], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[4]),
	.datab(Rx_cmd[12]),
	.datac(Buff_temp[10]),
	.datad(Rx_cmd[11]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal8~0 ),
	.regout(Rx_cmd[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[10] .lut_mask = "1000";
defparam \Rx_cmd[10] .operation_mode = "normal";
defparam \Rx_cmd[10] .output_mode = "reg_and_comb";
defparam \Rx_cmd[10] .register_cascade_mode = "off";
defparam \Rx_cmd[10] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxii_lcell \Equal15~0 (
// Equation(s):
// \Equal15~0_combout  = (((Rx_cmd[9] & Rx_cmd[10])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(Rx_cmd[9]),
	.datad(Rx_cmd[10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal15~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal15~0 .lut_mask = "f000";
defparam \Equal15~0 .operation_mode = "normal";
defparam \Equal15~0 .output_mode = "comb_only";
defparam \Equal15~0 .register_cascade_mode = "off";
defparam \Equal15~0 .sum_lutc_input = "datac";
defparam \Equal15~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxii_lcell \Buff_temp[5] (
// Equation(s):
// Buff_temp[5] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[5]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [5])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [5])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), 
// , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[5]),
	.datad(\my_uart_rx|rx_data_reg [5]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[5] .lut_mask = "eca0";
defparam \Buff_temp[5] .operation_mode = "normal";
defparam \Buff_temp[5] .output_mode = "reg_only";
defparam \Buff_temp[5] .register_cascade_mode = "off";
defparam \Buff_temp[5] .sum_lutc_input = "datac";
defparam \Buff_temp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxii_lcell \Buff_temp[13] (
// Equation(s):
// Buff_temp[13] = DFFEAS((Buff_temp[5] & ((\Current.S1~regout ) # ((Buff_temp[13] & \Current.WAIT~regout )))) # (!Buff_temp[5] & (((Buff_temp[13] & \Current.WAIT~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[5]),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[13]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[13] .lut_mask = "f888";
defparam \Buff_temp[13] .operation_mode = "normal";
defparam \Buff_temp[13] .output_mode = "reg_only";
defparam \Buff_temp[13] .register_cascade_mode = "off";
defparam \Buff_temp[13] .sum_lutc_input = "datac";
defparam \Buff_temp[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxii_lcell \Rx_cmd[13] (
// Equation(s):
// Rx_cmd[13] = DFFEAS((((Buff_temp[13]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[13]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[13] .lut_mask = "ff00";
defparam \Rx_cmd[13] .operation_mode = "normal";
defparam \Rx_cmd[13] .output_mode = "reg_only";
defparam \Rx_cmd[13] .register_cascade_mode = "off";
defparam \Rx_cmd[13] .sum_lutc_input = "datac";
defparam \Rx_cmd[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N4
maxii_lcell \Buff_temp[7] (
// Equation(s):
// Buff_temp[7] = DFFEAS((\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [7]) # ((Buff_temp[7] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (Buff_temp[7] & (\Current.WAIT~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[7]),
	.datac(\Current.WAIT~regout ),
	.datad(\my_uart_rx|rx_data_reg [7]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[7] .lut_mask = "eac0";
defparam \Buff_temp[7] .operation_mode = "normal";
defparam \Buff_temp[7] .output_mode = "reg_only";
defparam \Buff_temp[7] .register_cascade_mode = "off";
defparam \Buff_temp[7] .sum_lutc_input = "datac";
defparam \Buff_temp[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxii_lcell \Rx_cmd[7] (
// Equation(s):
// Rx_cmd[7] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[7], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[7]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[7] .lut_mask = "0000";
defparam \Rx_cmd[7] .operation_mode = "normal";
defparam \Rx_cmd[7] .output_mode = "reg_only";
defparam \Rx_cmd[7] .register_cascade_mode = "off";
defparam \Rx_cmd[7] .sum_lutc_input = "datac";
defparam \Rx_cmd[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N2
maxii_lcell \Buff_temp[6] (
// Equation(s):
// Buff_temp[6] = DFFEAS((Buff_temp[6] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [6])))) # (!Buff_temp[6] & (((\Current.S1~regout  & \my_uart_rx|rx_data_reg [6])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , 
// )

	.clk(\clk~combout ),
	.dataa(Buff_temp[6]),
	.datab(\Current.WAIT~regout ),
	.datac(\Current.S1~regout ),
	.datad(\my_uart_rx|rx_data_reg [6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[6] .lut_mask = "f888";
defparam \Buff_temp[6] .operation_mode = "normal";
defparam \Buff_temp[6] .output_mode = "reg_only";
defparam \Buff_temp[6] .register_cascade_mode = "off";
defparam \Buff_temp[6] .sum_lutc_input = "datac";
defparam \Buff_temp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N8
maxii_lcell \Buff_temp[14] (
// Equation(s):
// Buff_temp[14] = DFFEAS((Buff_temp[14] & ((\Current.WAIT~regout ) # ((Buff_temp[6] & \Current.S1~regout )))) # (!Buff_temp[14] & (Buff_temp[6] & (\Current.S1~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[14]),
	.datab(Buff_temp[6]),
	.datac(\Current.S1~regout ),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[14] .lut_mask = "eac0";
defparam \Buff_temp[14] .operation_mode = "normal";
defparam \Buff_temp[14] .output_mode = "reg_only";
defparam \Buff_temp[14] .register_cascade_mode = "off";
defparam \Buff_temp[14] .sum_lutc_input = "datac";
defparam \Buff_temp[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N8
maxii_lcell \Buff_temp[15] (
// Equation(s):
// Buff_temp[15] = DFFEAS((Buff_temp[15] & ((\Current.WAIT~regout ) # ((Buff_temp[7] & \Current.S1~regout )))) # (!Buff_temp[15] & (((Buff_temp[7] & \Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[15]),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[7]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[15] .lut_mask = "f888";
defparam \Buff_temp[15] .operation_mode = "normal";
defparam \Buff_temp[15] .output_mode = "reg_only";
defparam \Buff_temp[15] .register_cascade_mode = "off";
defparam \Buff_temp[15] .sum_lutc_input = "datac";
defparam \Buff_temp[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxii_lcell \Rx_cmd[15] (
// Equation(s):
// Rx_cmd[15] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[15], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[15]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[15] .lut_mask = "0000";
defparam \Rx_cmd[15] .operation_mode = "normal";
defparam \Rx_cmd[15] .output_mode = "reg_only";
defparam \Rx_cmd[15] .register_cascade_mode = "off";
defparam \Rx_cmd[15] .sum_lutc_input = "datac";
defparam \Rx_cmd[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxii_lcell \Rx_cmd[14] (
// Equation(s):
// \Equal2~1  = (!Rx_cmd[13] & (!Rx_cmd[7] & (Rx_cmd[14] & !Rx_cmd[15])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[13]),
	.datab(Rx_cmd[7]),
	.datac(Buff_temp[14]),
	.datad(Rx_cmd[15]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~1 ),
	.regout(Rx_cmd[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[14] .lut_mask = "0010";
defparam \Rx_cmd[14] .operation_mode = "normal";
defparam \Rx_cmd[14] .output_mode = "comb_only";
defparam \Rx_cmd[14] .register_cascade_mode = "off";
defparam \Rx_cmd[14] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxii_lcell \Rx_cmd[5] (
// Equation(s):
// Rx_cmd[5] = DFFEAS((((Buff_temp[5]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[5]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[5] .lut_mask = "ff00";
defparam \Rx_cmd[5] .operation_mode = "normal";
defparam \Rx_cmd[5] .output_mode = "reg_only";
defparam \Rx_cmd[5] .register_cascade_mode = "off";
defparam \Rx_cmd[5] .sum_lutc_input = "datac";
defparam \Rx_cmd[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxii_lcell \Rx_cmd[6] (
// Equation(s):
// \Equal2~2  = (((Rx_cmd[6] & !Rx_cmd[5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[6]),
	.datad(Rx_cmd[5]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~2 ),
	.regout(Rx_cmd[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[6] .lut_mask = "00f0";
defparam \Rx_cmd[6] .operation_mode = "normal";
defparam \Rx_cmd[6] .output_mode = "comb_only";
defparam \Rx_cmd[6] .register_cascade_mode = "off";
defparam \Rx_cmd[6] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N1
maxii_lcell \Buff_temp[19] (
// Equation(s):
// Buff_temp[19] = DFFEAS((Buff_temp[11] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[19])))) # (!Buff_temp[11] & (\Current.WAIT~regout  & (Buff_temp[19]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[11]),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[19]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[19] .lut_mask = "eac0";
defparam \Buff_temp[19] .operation_mode = "normal";
defparam \Buff_temp[19] .output_mode = "reg_only";
defparam \Buff_temp[19] .register_cascade_mode = "off";
defparam \Buff_temp[19] .sum_lutc_input = "datac";
defparam \Buff_temp[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxii_lcell \Rx_cmd[19] (
// Equation(s):
// Rx_cmd[19] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[19], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[19]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[19] .lut_mask = "0000";
defparam \Rx_cmd[19] .operation_mode = "normal";
defparam \Rx_cmd[19] .output_mode = "reg_only";
defparam \Rx_cmd[19] .register_cascade_mode = "off";
defparam \Rx_cmd[19] .sum_lutc_input = "datac";
defparam \Rx_cmd[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxii_lcell \Buff_temp[21] (
// Equation(s):
// Buff_temp[21] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[21]) # ((Buff_temp[13] & \Current.S1~regout )))) # (!\Current.WAIT~regout  & (Buff_temp[13] & ((\Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[13]),
	.datac(Buff_temp[21]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[21] .lut_mask = "eca0";
defparam \Buff_temp[21] .operation_mode = "normal";
defparam \Buff_temp[21] .output_mode = "reg_only";
defparam \Buff_temp[21] .register_cascade_mode = "off";
defparam \Buff_temp[21] .sum_lutc_input = "datac";
defparam \Buff_temp[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxii_lcell \Rx_cmd[21] (
// Equation(s):
// Rx_cmd[21] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[21], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[21]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[21] .lut_mask = "0000";
defparam \Rx_cmd[21] .operation_mode = "normal";
defparam \Rx_cmd[21] .output_mode = "reg_only";
defparam \Rx_cmd[21] .register_cascade_mode = "off";
defparam \Rx_cmd[21] .sum_lutc_input = "datac";
defparam \Rx_cmd[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N5
maxii_lcell \Buff_temp[22] (
// Equation(s):
// Buff_temp[22] = DFFEAS((Buff_temp[14] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[22])))) # (!Buff_temp[14] & (\Current.WAIT~regout  & (Buff_temp[22]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[14]),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[22]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[22] .lut_mask = "eac0";
defparam \Buff_temp[22] .operation_mode = "normal";
defparam \Buff_temp[22] .output_mode = "reg_only";
defparam \Buff_temp[22] .register_cascade_mode = "off";
defparam \Buff_temp[22] .sum_lutc_input = "datac";
defparam \Buff_temp[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N1
maxii_lcell \Buff_temp[23] (
// Equation(s):
// Buff_temp[23] = DFFEAS((\Current.S1~regout  & ((Buff_temp[15]) # ((Buff_temp[23] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (Buff_temp[23] & (\Current.WAIT~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[23]),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[15]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[23] .lut_mask = "eac0";
defparam \Buff_temp[23] .operation_mode = "normal";
defparam \Buff_temp[23] .output_mode = "reg_only";
defparam \Buff_temp[23] .register_cascade_mode = "off";
defparam \Buff_temp[23] .sum_lutc_input = "datac";
defparam \Buff_temp[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxii_lcell \Rx_cmd[23] (
// Equation(s):
// Rx_cmd[23] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[23], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[23]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[23] .lut_mask = "0000";
defparam \Rx_cmd[23] .operation_mode = "normal";
defparam \Rx_cmd[23] .output_mode = "reg_only";
defparam \Rx_cmd[23] .register_cascade_mode = "off";
defparam \Rx_cmd[23] .sum_lutc_input = "datac";
defparam \Rx_cmd[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxii_lcell \Rx_cmd[22] (
// Equation(s):
// \Equal2~0  = (!Rx_cmd[19] & (!Rx_cmd[21] & (Rx_cmd[22] & !Rx_cmd[23])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[19]),
	.datab(Rx_cmd[21]),
	.datac(Buff_temp[22]),
	.datad(Rx_cmd[23]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~0 ),
	.regout(Rx_cmd[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[22] .lut_mask = "0010";
defparam \Rx_cmd[22] .operation_mode = "normal";
defparam \Rx_cmd[22] .output_mode = "comb_only";
defparam \Rx_cmd[22] .register_cascade_mode = "off";
defparam \Rx_cmd[22] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxii_lcell \Equal2~4 (
// Equation(s):
// \Equal2~4_combout  = (\Equal2~1  & (\Equal2~2  & (\Equal2~0  & \Equal2~3 )))

	.clk(gnd),
	.dataa(\Equal2~1 ),
	.datab(\Equal2~2 ),
	.datac(\Equal2~0 ),
	.datad(\Equal2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~4 .lut_mask = "8000";
defparam \Equal2~4 .operation_mode = "normal";
defparam \Equal2~4 .output_mode = "comb_only";
defparam \Equal2~4 .register_cascade_mode = "off";
defparam \Equal2~4 .sum_lutc_input = "datac";
defparam \Equal2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxii_lcell \Equal5~1 (
// Equation(s):
// \Equal5~1_combout  = (\Equal5~0  & (\Equal3~2  & (\Equal11~4  & \Equal2~4_combout )))

	.clk(gnd),
	.dataa(\Equal5~0 ),
	.datab(\Equal3~2 ),
	.datac(\Equal11~4 ),
	.datad(\Equal2~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal5~1 .lut_mask = "8000";
defparam \Equal5~1 .operation_mode = "normal";
defparam \Equal5~1 .output_mode = "comb_only";
defparam \Equal5~1 .register_cascade_mode = "off";
defparam \Equal5~1 .sum_lutc_input = "datac";
defparam \Equal5~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxii_lcell \Equal2~5 (
// Equation(s):
// \Equal2~5_combout  = (!Rx_cmd[1] & (!Rx_cmd[0] & (\Equal4~0  & \Equal2~4_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[1]),
	.datab(Rx_cmd[0]),
	.datac(\Equal4~0 ),
	.datad(\Equal2~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~5 .lut_mask = "1000";
defparam \Equal2~5 .operation_mode = "normal";
defparam \Equal2~5 .output_mode = "comb_only";
defparam \Equal2~5 .register_cascade_mode = "off";
defparam \Equal2~5 .sum_lutc_input = "datac";
defparam \Equal2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxii_lcell \Equal17~0 (
// Equation(s):
// \Equal17~0_combout  = (\Equal7~2  & (\Equal2~7  & (Rx_cmd[12] & \Equal2~5_combout )))

	.clk(gnd),
	.dataa(\Equal7~2 ),
	.datab(\Equal2~7 ),
	.datac(Rx_cmd[12]),
	.datad(\Equal2~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal17~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal17~0 .lut_mask = "8000";
defparam \Equal17~0 .operation_mode = "normal";
defparam \Equal17~0 .output_mode = "comb_only";
defparam \Equal17~0 .register_cascade_mode = "off";
defparam \Equal17~0 .sum_lutc_input = "datac";
defparam \Equal17~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxii_lcell \WideOr17~0 (
// Equation(s):
// \WideOr17~0_combout  = (!\Equal17~0_combout  & (((!\Equal15~0_combout ) # (!\Equal5~1_combout )) # (!\Equal2~6 )))

	.clk(gnd),
	.dataa(\Equal2~6 ),
	.datab(\Equal5~1_combout ),
	.datac(\Equal15~0_combout ),
	.datad(\Equal17~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr17~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr17~0 .lut_mask = "007f";
defparam \WideOr17~0 .operation_mode = "normal";
defparam \WideOr17~0 .output_mode = "comb_only";
defparam \WideOr17~0 .register_cascade_mode = "off";
defparam \WideOr17~0 .sum_lutc_input = "datac";
defparam \WideOr17~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxii_lcell \WideOr19~0 (
// Equation(s):
// \WideOr19~0_combout  = (\WideOr17~0_combout  & (((!\Equal5~1_combout ) # (!\Equal15~0_combout )) # (!\Equal7~2 )))

	.clk(gnd),
	.dataa(\Equal7~2 ),
	.datab(\Equal15~0_combout ),
	.datac(\WideOr17~0_combout ),
	.datad(\Equal5~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr19~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr19~0 .lut_mask = "70f0";
defparam \WideOr19~0 .operation_mode = "normal";
defparam \WideOr19~0 .output_mode = "comb_only";
defparam \WideOr19~0 .register_cascade_mode = "off";
defparam \WideOr19~0 .sum_lutc_input = "datac";
defparam \WideOr19~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxii_lcell \Equal13~2 (
// Equation(s):
// \Equal13~2_combout  = (Rx_cmd[2] & (Rx_cmd[12] & (!Rx_cmd[9])))

	.clk(gnd),
	.dataa(Rx_cmd[2]),
	.datab(Rx_cmd[12]),
	.datac(Rx_cmd[9]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal13~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal13~2 .lut_mask = "0808";
defparam \Equal13~2 .operation_mode = "normal";
defparam \Equal13~2 .output_mode = "comb_only";
defparam \Equal13~2 .register_cascade_mode = "off";
defparam \Equal13~2 .sum_lutc_input = "datac";
defparam \Equal13~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxii_lcell \Equal13~3 (
// Equation(s):
// \Equal13~3_combout  = (\Equal13~2_combout  & (Rx_cmd[18] & (!Rx_cmd[8] & \Equal2~5_combout )))

	.clk(gnd),
	.dataa(\Equal13~2_combout ),
	.datab(Rx_cmd[18]),
	.datac(Rx_cmd[8]),
	.datad(\Equal2~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal13~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal13~3 .lut_mask = "0800";
defparam \Equal13~3 .operation_mode = "normal";
defparam \Equal13~3 .output_mode = "comb_only";
defparam \Equal13~3 .register_cascade_mode = "off";
defparam \Equal13~3 .sum_lutc_input = "datac";
defparam \Equal13~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxii_lcell \Equal11~6 (
// Equation(s):
// \Equal11~6_combout  = (!Rx_cmd[11] & (\Equal6~0_combout  & (Rx_cmd[4] & !Rx_cmd[10])))

	.clk(gnd),
	.dataa(Rx_cmd[11]),
	.datab(\Equal6~0_combout ),
	.datac(Rx_cmd[4]),
	.datad(Rx_cmd[10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal11~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal11~6 .lut_mask = "0040";
defparam \Equal11~6 .operation_mode = "normal";
defparam \Equal11~6 .output_mode = "comb_only";
defparam \Equal11~6 .register_cascade_mode = "off";
defparam \Equal11~6 .sum_lutc_input = "datac";
defparam \Equal11~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxii_lcell \Equal19~0 (
// Equation(s):
// \Equal19~0_combout  = (Rx_cmd[8] & (Rx_cmd[12] & ((Rx_cmd[9]))))

	.clk(gnd),
	.dataa(Rx_cmd[8]),
	.datab(Rx_cmd[12]),
	.datac(vcc),
	.datad(Rx_cmd[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal19~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal19~0 .lut_mask = "8800";
defparam \Equal19~0 .operation_mode = "normal";
defparam \Equal19~0 .output_mode = "comb_only";
defparam \Equal19~0 .register_cascade_mode = "off";
defparam \Equal19~0 .sum_lutc_input = "datac";
defparam \Equal19~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxii_lcell \Equal11~5 (
// Equation(s):
// \Equal11~5_combout  = (\Equal11~4  & (\Equal11~6_combout  & (\Equal19~0_combout  & \Equal2~4_combout )))

	.clk(gnd),
	.dataa(\Equal11~4 ),
	.datab(\Equal11~6_combout ),
	.datac(\Equal19~0_combout ),
	.datad(\Equal2~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal11~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal11~5 .lut_mask = "8000";
defparam \Equal11~5 .operation_mode = "normal";
defparam \Equal11~5 .output_mode = "comb_only";
defparam \Equal11~5 .register_cascade_mode = "off";
defparam \Equal11~5 .sum_lutc_input = "datac";
defparam \Equal11~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxii_lcell \WideOr13~3 (
// Equation(s):
// \WideOr13~3_combout  = (!\Equal11~5_combout  & (((Rx_cmd[20]) # (!\Equal13~3_combout )) # (!Rx_cmd[17])))

	.clk(gnd),
	.dataa(Rx_cmd[17]),
	.datab(Rx_cmd[20]),
	.datac(\Equal13~3_combout ),
	.datad(\Equal11~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr13~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr13~3 .lut_mask = "00df";
defparam \WideOr13~3 .operation_mode = "normal";
defparam \WideOr13~3 .output_mode = "comb_only";
defparam \WideOr13~3 .register_cascade_mode = "off";
defparam \WideOr13~3 .sum_lutc_input = "datac";
defparam \WideOr13~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxii_lcell \Equal12~0 (
// Equation(s):
// \Equal12~0_combout  = (Rx_cmd[12] & (\Equal2~7  & (\Equal2~6  & \Equal2~5_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[12]),
	.datab(\Equal2~7 ),
	.datac(\Equal2~6 ),
	.datad(\Equal2~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal12~0 .lut_mask = "8000";
defparam \Equal12~0 .operation_mode = "normal";
defparam \Equal12~0 .output_mode = "comb_only";
defparam \Equal12~0 .register_cascade_mode = "off";
defparam \Equal12~0 .sum_lutc_input = "datac";
defparam \Equal12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxii_lcell \WideNor1~4 (
// Equation(s):
// \WideNor1~4_combout  = (!\Equal12~0_combout  & (((Rx_cmd[17]) # (!\Equal13~3_combout )) # (!Rx_cmd[20])))

	.clk(gnd),
	.dataa(Rx_cmd[20]),
	.datab(Rx_cmd[17]),
	.datac(\Equal12~0_combout ),
	.datad(\Equal13~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideNor1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideNor1~4 .lut_mask = "0d0f";
defparam \WideNor1~4 .operation_mode = "normal";
defparam \WideNor1~4 .output_mode = "comb_only";
defparam \WideNor1~4 .register_cascade_mode = "off";
defparam \WideNor1~4 .sum_lutc_input = "datac";
defparam \WideNor1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxii_lcell \Equal4~4 (
// Equation(s):
// \Equal4~4_combout  = (Rx_cmd[20] & (!Rx_cmd[18] & (Rx_cmd[17] & \Equal4~3 )))

	.clk(gnd),
	.dataa(Rx_cmd[20]),
	.datab(Rx_cmd[18]),
	.datac(Rx_cmd[17]),
	.datad(\Equal4~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal4~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal4~4 .lut_mask = "2000";
defparam \Equal4~4 .operation_mode = "normal";
defparam \Equal4~4 .output_mode = "comb_only";
defparam \Equal4~4 .register_cascade_mode = "off";
defparam \Equal4~4 .sum_lutc_input = "datac";
defparam \Equal4~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxii_lcell \Equal4~2 (
// Equation(s):
// \Equal4~2_combout  = (\Equal2~2  & (\Equal2~0  & (\Equal2~1  & \Equal4~1 )))

	.clk(gnd),
	.dataa(\Equal2~2 ),
	.datab(\Equal2~0 ),
	.datac(\Equal2~1 ),
	.datad(\Equal4~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal4~2 .lut_mask = "8000";
defparam \Equal4~2 .operation_mode = "normal";
defparam \Equal4~2 .output_mode = "comb_only";
defparam \Equal4~2 .register_cascade_mode = "off";
defparam \Equal4~2 .sum_lutc_input = "datac";
defparam \Equal4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxii_lcell \Equal4~6 (
// Equation(s):
// \Equal4~6_combout  = (Rx_cmd[16] & (\Equal4~0  & (Rx_cmd[12] & \Equal4~5 )))

	.clk(gnd),
	.dataa(Rx_cmd[16]),
	.datab(\Equal4~0 ),
	.datac(Rx_cmd[12]),
	.datad(\Equal4~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal4~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal4~6 .lut_mask = "8000";
defparam \Equal4~6 .operation_mode = "normal";
defparam \Equal4~6 .output_mode = "comb_only";
defparam \Equal4~6 .register_cascade_mode = "off";
defparam \Equal4~6 .sum_lutc_input = "datac";
defparam \Equal4~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxii_lcell \Equal4~7 (
// Equation(s):
// \Equal4~7_combout  = (\Equal4~4_combout  & (((\Equal4~2_combout  & \Equal4~6_combout ))))

	.clk(gnd),
	.dataa(\Equal4~4_combout ),
	.datab(vcc),
	.datac(\Equal4~2_combout ),
	.datad(\Equal4~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal4~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal4~7 .lut_mask = "a000";
defparam \Equal4~7 .operation_mode = "normal";
defparam \Equal4~7 .output_mode = "comb_only";
defparam \Equal4~7 .register_cascade_mode = "off";
defparam \Equal4~7 .sum_lutc_input = "datac";
defparam \Equal4~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxii_lcell \Equal2~8 (
// Equation(s):
// \Equal2~8_combout  = (\Equal2~7  & (\Equal2~6  & (\Equal2~5_combout  & !Rx_cmd[12])))

	.clk(gnd),
	.dataa(\Equal2~7 ),
	.datab(\Equal2~6 ),
	.datac(\Equal2~5_combout ),
	.datad(Rx_cmd[12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~8 .lut_mask = "0080";
defparam \Equal2~8 .operation_mode = "normal";
defparam \Equal2~8 .output_mode = "comb_only";
defparam \Equal2~8 .register_cascade_mode = "off";
defparam \Equal2~8 .sum_lutc_input = "datac";
defparam \Equal2~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxii_lcell \Equal3~3 (
// Equation(s):
// \Equal3~3_combout  = (!Rx_cmd[9] & (Rx_cmd[10] & (!Rx_cmd[8] & !Rx_cmd[11])))

	.clk(gnd),
	.dataa(Rx_cmd[9]),
	.datab(Rx_cmd[10]),
	.datac(Rx_cmd[8]),
	.datad(Rx_cmd[11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal3~3 .lut_mask = "0004";
defparam \Equal3~3 .operation_mode = "normal";
defparam \Equal3~3 .output_mode = "comb_only";
defparam \Equal3~3 .register_cascade_mode = "off";
defparam \Equal3~3 .sum_lutc_input = "datac";
defparam \Equal3~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxii_lcell \Equal3~4 (
// Equation(s):
// \Equal3~4_combout  = (\Equal11~4  & (\Equal3~3_combout  & (\Equal3~2  & \Equal2~4_combout )))

	.clk(gnd),
	.dataa(\Equal11~4 ),
	.datab(\Equal3~3_combout ),
	.datac(\Equal3~2 ),
	.datad(\Equal2~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal3~4 .lut_mask = "8000";
defparam \Equal3~4 .operation_mode = "normal";
defparam \Equal3~4 .output_mode = "comb_only";
defparam \Equal3~4 .register_cascade_mode = "off";
defparam \Equal3~4 .sum_lutc_input = "datac";
defparam \Equal3~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxii_lcell \Equal5~2 (
// Equation(s):
// \Equal5~2_combout  = (!Rx_cmd[9] & (!Rx_cmd[10] & (\Equal2~6  & \Equal5~1_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[9]),
	.datab(Rx_cmd[10]),
	.datac(\Equal2~6 ),
	.datad(\Equal5~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal5~2 .lut_mask = "1000";
defparam \Equal5~2 .operation_mode = "normal";
defparam \Equal5~2 .output_mode = "comb_only";
defparam \Equal5~2 .register_cascade_mode = "off";
defparam \Equal5~2 .sum_lutc_input = "datac";
defparam \Equal5~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxii_lcell \WideOr0~1 (
// Equation(s):
// \WideOr0~1_combout  = (!\Equal5~2_combout  & (((!\Equal2~6  & !\Equal7~2 )) # (!\Equal3~4_combout )))

	.clk(gnd),
	.dataa(\Equal2~6 ),
	.datab(\Equal7~2 ),
	.datac(\Equal3~4_combout ),
	.datad(\Equal5~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr0~1 .lut_mask = "001f";
defparam \WideOr0~1 .operation_mode = "normal";
defparam \WideOr0~1 .output_mode = "comb_only";
defparam \WideOr0~1 .register_cascade_mode = "off";
defparam \WideOr0~1 .sum_lutc_input = "datac";
defparam \WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxii_lcell \Equal6~1 (
// Equation(s):
// \Equal6~1_combout  = (((Rx_cmd[16] & Rx_cmd[18])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(Rx_cmd[16]),
	.datad(Rx_cmd[18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal6~1 .lut_mask = "f000";
defparam \Equal6~1 .operation_mode = "normal";
defparam \Equal6~1 .output_mode = "comb_only";
defparam \Equal6~1 .register_cascade_mode = "off";
defparam \Equal6~1 .sum_lutc_input = "datac";
defparam \Equal6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N0
maxii_lcell \Equal8~1 (
// Equation(s):
// \Equal8~1_combout  = (Rx_cmd[2] & (\Equal4~3  & (Rx_cmd[3] & \Equal2~6 )))

	.clk(gnd),
	.dataa(Rx_cmd[2]),
	.datab(\Equal4~3 ),
	.datac(Rx_cmd[3]),
	.datad(\Equal2~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal8~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal8~1 .lut_mask = "8000";
defparam \Equal8~1 .operation_mode = "normal";
defparam \Equal8~1 .output_mode = "comb_only";
defparam \Equal8~1 .register_cascade_mode = "off";
defparam \Equal8~1 .sum_lutc_input = "datac";
defparam \Equal8~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxii_lcell \Equal8~2 (
// Equation(s):
// \Equal8~2_combout  = (\Equal6~1_combout  & (\Equal8~0  & (\Equal8~1_combout  & \Equal4~2_combout )))

	.clk(gnd),
	.dataa(\Equal6~1_combout ),
	.datab(\Equal8~0 ),
	.datac(\Equal8~1_combout ),
	.datad(\Equal4~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal8~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal8~2 .lut_mask = "8000";
defparam \Equal8~2 .operation_mode = "normal";
defparam \Equal8~2 .output_mode = "comb_only";
defparam \Equal8~2 .register_cascade_mode = "off";
defparam \Equal8~2 .sum_lutc_input = "datac";
defparam \Equal8~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxii_lcell \Equal9~1 (
// Equation(s):
// \Equal9~1_combout  = (\Equal4~4_combout  & (\Equal8~0  & (\Equal9~0  & \Equal4~2_combout )))

	.clk(gnd),
	.dataa(\Equal4~4_combout ),
	.datab(\Equal8~0 ),
	.datac(\Equal9~0 ),
	.datad(\Equal4~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal9~1 .lut_mask = "8000";
defparam \Equal9~1 .operation_mode = "normal";
defparam \Equal9~1 .output_mode = "comb_only";
defparam \Equal9~1 .register_cascade_mode = "off";
defparam \Equal9~1 .sum_lutc_input = "datac";
defparam \Equal9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxii_lcell \Equal6~3 (
// Equation(s):
// \Equal6~3_combout  = (\Equal6~1_combout  & (\Equal8~0  & (\Equal6~2  & \Equal4~2_combout )))

	.clk(gnd),
	.dataa(\Equal6~1_combout ),
	.datab(\Equal8~0 ),
	.datac(\Equal6~2 ),
	.datad(\Equal4~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal6~3 .lut_mask = "8000";
defparam \Equal6~3 .operation_mode = "normal";
defparam \Equal6~3 .output_mode = "comb_only";
defparam \Equal6~3 .register_cascade_mode = "off";
defparam \Equal6~3 .sum_lutc_input = "datac";
defparam \Equal6~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxii_lcell \Equal10~0 (
// Equation(s):
// \Equal10~0_combout  = (\Equal2~7  & (!Rx_cmd[12] & (\Equal2~5_combout  & \Equal7~2 )))

	.clk(gnd),
	.dataa(\Equal2~7 ),
	.datab(Rx_cmd[12]),
	.datac(\Equal2~5_combout ),
	.datad(\Equal7~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal10~0 .lut_mask = "2000";
defparam \Equal10~0 .operation_mode = "normal";
defparam \Equal10~0 .output_mode = "comb_only";
defparam \Equal10~0 .register_cascade_mode = "off";
defparam \Equal10~0 .sum_lutc_input = "datac";
defparam \Equal10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxii_lcell \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = (!\Equal8~2_combout  & (!\Equal9~1_combout  & (!\Equal6~3_combout  & !\Equal10~0_combout )))

	.clk(gnd),
	.dataa(\Equal8~2_combout ),
	.datab(\Equal9~1_combout ),
	.datac(\Equal6~3_combout ),
	.datad(\Equal10~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr0~0 .lut_mask = "0001";
defparam \WideOr0~0 .operation_mode = "normal";
defparam \WideOr0~0 .output_mode = "comb_only";
defparam \WideOr0~0 .register_cascade_mode = "off";
defparam \WideOr0~0 .sum_lutc_input = "datac";
defparam \WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N2
maxii_lcell \WideNor1~2 (
// Equation(s):
// \WideNor1~2_combout  = (!\Equal4~7_combout  & (!\Equal2~8_combout  & (\WideOr0~1_combout  & \WideOr0~0_combout )))

	.clk(gnd),
	.dataa(\Equal4~7_combout ),
	.datab(\Equal2~8_combout ),
	.datac(\WideOr0~1_combout ),
	.datad(\WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideNor1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideNor1~2 .lut_mask = "1000";
defparam \WideNor1~2 .operation_mode = "normal";
defparam \WideNor1~2 .output_mode = "comb_only";
defparam \WideNor1~2 .register_cascade_mode = "off";
defparam \WideNor1~2 .sum_lutc_input = "datac";
defparam \WideNor1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N7
maxii_lcell \WideNor1~3 (
// Equation(s):
// \WideNor1~3_combout  = ((\WideOr13~3_combout  & (\WideNor1~4_combout  & \WideNor1~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\WideOr13~3_combout ),
	.datac(\WideNor1~4_combout ),
	.datad(\WideNor1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideNor1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideNor1~3 .lut_mask = "c000";
defparam \WideNor1~3 .operation_mode = "normal";
defparam \WideNor1~3 .output_mode = "comb_only";
defparam \WideNor1~3 .register_cascade_mode = "off";
defparam \WideNor1~3 .sum_lutc_input = "datac";
defparam \WideNor1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N0
maxii_lcell \Equal19~1 (
// Equation(s):
// \Equal19~1_combout  = ((Rx_cmd[20] & (Rx_cmd[17] & !Rx_cmd[18])))

	.clk(gnd),
	.dataa(vcc),
	.datab(Rx_cmd[20]),
	.datac(Rx_cmd[17]),
	.datad(Rx_cmd[18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal19~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal19~1 .lut_mask = "00c0";
defparam \Equal19~1 .operation_mode = "normal";
defparam \Equal19~1 .output_mode = "comb_only";
defparam \Equal19~1 .register_cascade_mode = "off";
defparam \Equal19~1 .sum_lutc_input = "datac";
defparam \Equal19~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N1
maxii_lcell \Equal19~2 (
// Equation(s):
// \Equal19~2_combout  = (\Equal2~5_combout  & (\Equal19~0_combout  & (Rx_cmd[2] & \Equal19~1_combout )))

	.clk(gnd),
	.dataa(\Equal2~5_combout ),
	.datab(\Equal19~0_combout ),
	.datac(Rx_cmd[2]),
	.datad(\Equal19~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal19~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal19~2 .lut_mask = "8000";
defparam \Equal19~2 .operation_mode = "normal";
defparam \Equal19~2 .output_mode = "comb_only";
defparam \Equal19~2 .register_cascade_mode = "off";
defparam \Equal19~2 .sum_lutc_input = "datac";
defparam \Equal19~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxii_lcell \Equal18~0 (
// Equation(s):
// \Equal18~0_combout  = (!Rx_cmd[9] & (\Equal7~2  & (!Rx_cmd[10] & \Equal5~1_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[9]),
	.datab(\Equal7~2 ),
	.datac(Rx_cmd[10]),
	.datad(\Equal5~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal18~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal18~0 .lut_mask = "0400";
defparam \Equal18~0 .operation_mode = "normal";
defparam \Equal18~0 .output_mode = "comb_only";
defparam \Equal18~0 .register_cascade_mode = "off";
defparam \Equal18~0 .sum_lutc_input = "datac";
defparam \Equal18~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N8
maxii_lcell \led~reg0 (
// Equation(s):
// \led~reg0_regout  = DFFEAS((!\Equal19~2_combout  & (((\Equal18~0_combout ) # (!\WideNor1~3_combout )) # (!\WideOr19~0_combout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\WideOr19~0_combout ),
	.datab(\WideNor1~3_combout ),
	.datac(\Equal19~2_combout ),
	.datad(\Equal18~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\led~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led~reg0 .lut_mask = "0f07";
defparam \led~reg0 .operation_mode = "normal";
defparam \led~reg0 .output_mode = "reg_only";
defparam \led~reg0 .register_cascade_mode = "off";
defparam \led~reg0 .sum_lutc_input = "datac";
defparam \led~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxii_lcell \WideOr0~2 (
// Equation(s):
// \WideOr0~2_combout  = (((!\Equal18~0_combout  & \WideOr0~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal18~0_combout ),
	.datad(\WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr0~2 .lut_mask = "0f00";
defparam \WideOr0~2 .operation_mode = "normal";
defparam \WideOr0~2 .output_mode = "comb_only";
defparam \WideOr0~2 .register_cascade_mode = "off";
defparam \WideOr0~2 .sum_lutc_input = "datac";
defparam \WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxii_lcell \Equal16~0 (
// Equation(s):
// \Equal16~0_combout  = (Rx_cmd[10] & (\Equal7~2  & (\Equal5~1_combout  & Rx_cmd[9])))

	.clk(gnd),
	.dataa(Rx_cmd[10]),
	.datab(\Equal7~2 ),
	.datac(\Equal5~1_combout ),
	.datad(Rx_cmd[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal16~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal16~0 .lut_mask = "8000";
defparam \Equal16~0 .operation_mode = "normal";
defparam \Equal16~0 .output_mode = "comb_only";
defparam \Equal16~0 .register_cascade_mode = "off";
defparam \Equal16~0 .sum_lutc_input = "datac";
defparam \Equal16~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxii_lcell \WideOr4~0 (
// Equation(s):
// \WideOr4~0_combout  = (!\Equal16~0_combout  & (((\WideNor1~4_combout  & \WideOr17~0_combout ))))

	.clk(gnd),
	.dataa(\Equal16~0_combout ),
	.datab(vcc),
	.datac(\WideNor1~4_combout ),
	.datad(\WideOr17~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr4~0 .lut_mask = "5000";
defparam \WideOr4~0 .operation_mode = "normal";
defparam \WideOr4~0 .output_mode = "comb_only";
defparam \WideOr4~0 .register_cascade_mode = "off";
defparam \WideOr4~0 .sum_lutc_input = "datac";
defparam \WideOr4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxii_lcell \WideOr1~2 (
// Equation(s):
// \WideOr1~2_combout  = (!\Equal2~8_combout  & (!\Equal4~7_combout  & (\WideOr4~0_combout  & \WideOr13~3_combout )))

	.clk(gnd),
	.dataa(\Equal2~8_combout ),
	.datab(\Equal4~7_combout ),
	.datac(\WideOr4~0_combout ),
	.datad(\WideOr13~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr1~2 .lut_mask = "1000";
defparam \WideOr1~2 .operation_mode = "normal";
defparam \WideOr1~2 .output_mode = "comb_only";
defparam \WideOr1~2 .register_cascade_mode = "off";
defparam \WideOr1~2 .sum_lutc_input = "datac";
defparam \WideOr1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxii_lcell enable_pwm_out(
// Equation(s):
// \enable_pwm_out~regout  = DFFEAS(((\enable_pwm_out~regout  & ((!\WideOr1~2_combout ) # (!\WideOr0~0_combout )))) # (!\WideOr0~2_combout ), GLOBAL(\clk~combout ), VCC, , \rst_n~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\WideOr0~0_combout ),
	.datab(\WideOr0~2_combout ),
	.datac(\enable_pwm_out~regout ),
	.datad(\WideOr1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enable_pwm_out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam enable_pwm_out.lut_mask = "73f3";
defparam enable_pwm_out.operation_mode = "normal";
defparam enable_pwm_out.output_mode = "reg_only";
defparam enable_pwm_out.register_cascade_mode = "off";
defparam enable_pwm_out.sum_lutc_input = "datac";
defparam enable_pwm_out.synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N4
maxii_lcell \pwm_out|count_reg[0] (
// Equation(s):
// \pwm_out|count_reg [0] = DFFEAS((!\pwm_out|count_reg [0]), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[0]~63  = CARRY((\pwm_out|count_reg [0]))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [0]),
	.cout(\pwm_out|count_reg[0]~63 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|count_reg[0] .lut_mask = "55aa";
defparam \pwm_out|count_reg[0] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[0] .output_mode = "reg_only";
defparam \pwm_out|count_reg[0] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[0] .sum_lutc_input = "datac";
defparam \pwm_out|count_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y4_N5
maxii_lcell \pwm_out|count_reg[1] (
// Equation(s):
// \pwm_out|count_reg [1] = DFFEAS(\pwm_out|count_reg [1] $ ((((\pwm_out|count_reg[0]~63 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[1]~61  = CARRY(((!\pwm_out|count_reg[0]~63 )) # (!\pwm_out|count_reg [1]))
// \pwm_out|count_reg[1]~61COUT1_65  = CARRY(((!\pwm_out|count_reg[0]~63 )) # (!\pwm_out|count_reg [1]))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[0]~63 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [1]),
	.cout(),
	.cout0(\pwm_out|count_reg[1]~61 ),
	.cout1(\pwm_out|count_reg[1]~61COUT1_65 ));
// synopsys translate_off
defparam \pwm_out|count_reg[1] .cin_used = "true";
defparam \pwm_out|count_reg[1] .lut_mask = "5a5f";
defparam \pwm_out|count_reg[1] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[1] .output_mode = "reg_only";
defparam \pwm_out|count_reg[1] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[1] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y4_N6
maxii_lcell \pwm_out|count_reg[2] (
// Equation(s):
// \pwm_out|count_reg [2] = DFFEAS(\pwm_out|count_reg [2] $ ((((!(!\pwm_out|count_reg[0]~63  & \pwm_out|count_reg[1]~61 ) # (\pwm_out|count_reg[0]~63  & \pwm_out|count_reg[1]~61COUT1_65 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[2]~59  = CARRY((\pwm_out|count_reg [2] & ((!\pwm_out|count_reg[1]~61 ))))
// \pwm_out|count_reg[2]~59COUT1_66  = CARRY((\pwm_out|count_reg [2] & ((!\pwm_out|count_reg[1]~61COUT1_65 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[0]~63 ),
	.cin0(\pwm_out|count_reg[1]~61 ),
	.cin1(\pwm_out|count_reg[1]~61COUT1_65 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [2]),
	.cout(),
	.cout0(\pwm_out|count_reg[2]~59 ),
	.cout1(\pwm_out|count_reg[2]~59COUT1_66 ));
// synopsys translate_off
defparam \pwm_out|count_reg[2] .cin0_used = "true";
defparam \pwm_out|count_reg[2] .cin1_used = "true";
defparam \pwm_out|count_reg[2] .cin_used = "true";
defparam \pwm_out|count_reg[2] .lut_mask = "a50a";
defparam \pwm_out|count_reg[2] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[2] .output_mode = "reg_only";
defparam \pwm_out|count_reg[2] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[2] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y4_N7
maxii_lcell \pwm_out|count_reg[3] (
// Equation(s):
// \pwm_out|count_reg [3] = DFFEAS((\pwm_out|count_reg [3] $ (((!\pwm_out|count_reg[0]~63  & \pwm_out|count_reg[2]~59 ) # (\pwm_out|count_reg[0]~63  & \pwm_out|count_reg[2]~59COUT1_66 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[3]~57  = CARRY(((!\pwm_out|count_reg[2]~59 ) # (!\pwm_out|count_reg [3])))
// \pwm_out|count_reg[3]~57COUT1_67  = CARRY(((!\pwm_out|count_reg[2]~59COUT1_66 ) # (!\pwm_out|count_reg [3])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[0]~63 ),
	.cin0(\pwm_out|count_reg[2]~59 ),
	.cin1(\pwm_out|count_reg[2]~59COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [3]),
	.cout(),
	.cout0(\pwm_out|count_reg[3]~57 ),
	.cout1(\pwm_out|count_reg[3]~57COUT1_67 ));
// synopsys translate_off
defparam \pwm_out|count_reg[3] .cin0_used = "true";
defparam \pwm_out|count_reg[3] .cin1_used = "true";
defparam \pwm_out|count_reg[3] .cin_used = "true";
defparam \pwm_out|count_reg[3] .lut_mask = "3c3f";
defparam \pwm_out|count_reg[3] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[3] .output_mode = "reg_only";
defparam \pwm_out|count_reg[3] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[3] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y4_N8
maxii_lcell \pwm_out|count_reg[4] (
// Equation(s):
// \pwm_out|count_reg [4] = DFFEAS(\pwm_out|count_reg [4] $ ((((!(!\pwm_out|count_reg[0]~63  & \pwm_out|count_reg[3]~57 ) # (\pwm_out|count_reg[0]~63  & \pwm_out|count_reg[3]~57COUT1_67 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[4]~1  = CARRY((\pwm_out|count_reg [4] & ((!\pwm_out|count_reg[3]~57 ))))
// \pwm_out|count_reg[4]~1COUT1_68  = CARRY((\pwm_out|count_reg [4] & ((!\pwm_out|count_reg[3]~57COUT1_67 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[0]~63 ),
	.cin0(\pwm_out|count_reg[3]~57 ),
	.cin1(\pwm_out|count_reg[3]~57COUT1_67 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [4]),
	.cout(),
	.cout0(\pwm_out|count_reg[4]~1 ),
	.cout1(\pwm_out|count_reg[4]~1COUT1_68 ));
// synopsys translate_off
defparam \pwm_out|count_reg[4] .cin0_used = "true";
defparam \pwm_out|count_reg[4] .cin1_used = "true";
defparam \pwm_out|count_reg[4] .cin_used = "true";
defparam \pwm_out|count_reg[4] .lut_mask = "a50a";
defparam \pwm_out|count_reg[4] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[4] .output_mode = "reg_only";
defparam \pwm_out|count_reg[4] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[4] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y4_N9
maxii_lcell \pwm_out|count_reg[5] (
// Equation(s):
// \pwm_out|count_reg [5] = DFFEAS((\pwm_out|count_reg [5] $ (((!\pwm_out|count_reg[0]~63  & \pwm_out|count_reg[4]~1 ) # (\pwm_out|count_reg[0]~63  & \pwm_out|count_reg[4]~1COUT1_68 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[5]~3  = CARRY(((!\pwm_out|count_reg[4]~1COUT1_68 ) # (!\pwm_out|count_reg [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[0]~63 ),
	.cin0(\pwm_out|count_reg[4]~1 ),
	.cin1(\pwm_out|count_reg[4]~1COUT1_68 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [5]),
	.cout(\pwm_out|count_reg[5]~3 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|count_reg[5] .cin0_used = "true";
defparam \pwm_out|count_reg[5] .cin1_used = "true";
defparam \pwm_out|count_reg[5] .cin_used = "true";
defparam \pwm_out|count_reg[5] .lut_mask = "3c3f";
defparam \pwm_out|count_reg[5] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[5] .output_mode = "reg_only";
defparam \pwm_out|count_reg[5] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[5] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N0
maxii_lcell \pwm_out|count_reg[6] (
// Equation(s):
// \pwm_out|count_reg [6] = DFFEAS((\pwm_out|count_reg [6] $ ((!\pwm_out|count_reg[5]~3 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[6]~5  = CARRY(((\pwm_out|count_reg [6] & !\pwm_out|count_reg[5]~3 )))
// \pwm_out|count_reg[6]~5COUT1_69  = CARRY(((\pwm_out|count_reg [6] & !\pwm_out|count_reg[5]~3 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[5]~3 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [6]),
	.cout(),
	.cout0(\pwm_out|count_reg[6]~5 ),
	.cout1(\pwm_out|count_reg[6]~5COUT1_69 ));
// synopsys translate_off
defparam \pwm_out|count_reg[6] .cin_used = "true";
defparam \pwm_out|count_reg[6] .lut_mask = "c30c";
defparam \pwm_out|count_reg[6] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[6] .output_mode = "reg_only";
defparam \pwm_out|count_reg[6] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[6] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N1
maxii_lcell \pwm_out|count_reg[7] (
// Equation(s):
// \pwm_out|count_reg [7] = DFFEAS((\pwm_out|count_reg [7] $ (((!\pwm_out|count_reg[5]~3  & \pwm_out|count_reg[6]~5 ) # (\pwm_out|count_reg[5]~3  & \pwm_out|count_reg[6]~5COUT1_69 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_pwm_out~regout 
// , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[7]~7  = CARRY(((!\pwm_out|count_reg[6]~5 ) # (!\pwm_out|count_reg [7])))
// \pwm_out|count_reg[7]~7COUT1_70  = CARRY(((!\pwm_out|count_reg[6]~5COUT1_69 ) # (!\pwm_out|count_reg [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[5]~3 ),
	.cin0(\pwm_out|count_reg[6]~5 ),
	.cin1(\pwm_out|count_reg[6]~5COUT1_69 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [7]),
	.cout(),
	.cout0(\pwm_out|count_reg[7]~7 ),
	.cout1(\pwm_out|count_reg[7]~7COUT1_70 ));
// synopsys translate_off
defparam \pwm_out|count_reg[7] .cin0_used = "true";
defparam \pwm_out|count_reg[7] .cin1_used = "true";
defparam \pwm_out|count_reg[7] .cin_used = "true";
defparam \pwm_out|count_reg[7] .lut_mask = "3c3f";
defparam \pwm_out|count_reg[7] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[7] .output_mode = "reg_only";
defparam \pwm_out|count_reg[7] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[7] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N2
maxii_lcell \pwm_out|count_reg[8] (
// Equation(s):
// \pwm_out|count_reg [8] = DFFEAS((\pwm_out|count_reg [8] $ ((!(!\pwm_out|count_reg[5]~3  & \pwm_out|count_reg[7]~7 ) # (\pwm_out|count_reg[5]~3  & \pwm_out|count_reg[7]~7COUT1_70 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[8]~15  = CARRY(((\pwm_out|count_reg [8] & !\pwm_out|count_reg[7]~7 )))
// \pwm_out|count_reg[8]~15COUT1_71  = CARRY(((\pwm_out|count_reg [8] & !\pwm_out|count_reg[7]~7COUT1_70 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[5]~3 ),
	.cin0(\pwm_out|count_reg[7]~7 ),
	.cin1(\pwm_out|count_reg[7]~7COUT1_70 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [8]),
	.cout(),
	.cout0(\pwm_out|count_reg[8]~15 ),
	.cout1(\pwm_out|count_reg[8]~15COUT1_71 ));
// synopsys translate_off
defparam \pwm_out|count_reg[8] .cin0_used = "true";
defparam \pwm_out|count_reg[8] .cin1_used = "true";
defparam \pwm_out|count_reg[8] .cin_used = "true";
defparam \pwm_out|count_reg[8] .lut_mask = "c30c";
defparam \pwm_out|count_reg[8] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[8] .output_mode = "reg_only";
defparam \pwm_out|count_reg[8] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[8] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N3
maxii_lcell \pwm_out|count_reg[9] (
// Equation(s):
// \pwm_out|count_reg [9] = DFFEAS(\pwm_out|count_reg [9] $ (((((!\pwm_out|count_reg[5]~3  & \pwm_out|count_reg[8]~15 ) # (\pwm_out|count_reg[5]~3  & \pwm_out|count_reg[8]~15COUT1_71 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[9]~9  = CARRY(((!\pwm_out|count_reg[8]~15 )) # (!\pwm_out|count_reg [9]))
// \pwm_out|count_reg[9]~9COUT1_72  = CARRY(((!\pwm_out|count_reg[8]~15COUT1_71 )) # (!\pwm_out|count_reg [9]))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[5]~3 ),
	.cin0(\pwm_out|count_reg[8]~15 ),
	.cin1(\pwm_out|count_reg[8]~15COUT1_71 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [9]),
	.cout(),
	.cout0(\pwm_out|count_reg[9]~9 ),
	.cout1(\pwm_out|count_reg[9]~9COUT1_72 ));
// synopsys translate_off
defparam \pwm_out|count_reg[9] .cin0_used = "true";
defparam \pwm_out|count_reg[9] .cin1_used = "true";
defparam \pwm_out|count_reg[9] .cin_used = "true";
defparam \pwm_out|count_reg[9] .lut_mask = "5a5f";
defparam \pwm_out|count_reg[9] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[9] .output_mode = "reg_only";
defparam \pwm_out|count_reg[9] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[9] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N4
maxii_lcell \pwm_out|count_reg[10] (
// Equation(s):
// \pwm_out|count_reg [10] = DFFEAS(\pwm_out|count_reg [10] $ ((((!(!\pwm_out|count_reg[5]~3  & \pwm_out|count_reg[9]~9 ) # (\pwm_out|count_reg[5]~3  & \pwm_out|count_reg[9]~9COUT1_72 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[10]~11  = CARRY((\pwm_out|count_reg [10] & ((!\pwm_out|count_reg[9]~9COUT1_72 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[5]~3 ),
	.cin0(\pwm_out|count_reg[9]~9 ),
	.cin1(\pwm_out|count_reg[9]~9COUT1_72 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [10]),
	.cout(\pwm_out|count_reg[10]~11 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|count_reg[10] .cin0_used = "true";
defparam \pwm_out|count_reg[10] .cin1_used = "true";
defparam \pwm_out|count_reg[10] .cin_used = "true";
defparam \pwm_out|count_reg[10] .lut_mask = "a50a";
defparam \pwm_out|count_reg[10] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[10] .output_mode = "reg_only";
defparam \pwm_out|count_reg[10] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[10] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N5
maxii_lcell \pwm_out|count_reg[11] (
// Equation(s):
// \pwm_out|count_reg [11] = DFFEAS(\pwm_out|count_reg [11] $ ((((\pwm_out|count_reg[10]~11 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[11]~13  = CARRY(((!\pwm_out|count_reg[10]~11 )) # (!\pwm_out|count_reg [11]))
// \pwm_out|count_reg[11]~13COUT1_73  = CARRY(((!\pwm_out|count_reg[10]~11 )) # (!\pwm_out|count_reg [11]))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[10]~11 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [11]),
	.cout(),
	.cout0(\pwm_out|count_reg[11]~13 ),
	.cout1(\pwm_out|count_reg[11]~13COUT1_73 ));
// synopsys translate_off
defparam \pwm_out|count_reg[11] .cin_used = "true";
defparam \pwm_out|count_reg[11] .lut_mask = "5a5f";
defparam \pwm_out|count_reg[11] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[11] .output_mode = "reg_only";
defparam \pwm_out|count_reg[11] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[11] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N6
maxii_lcell \pwm_out|count_reg[12] (
// Equation(s):
// \pwm_out|count_reg [12] = DFFEAS(\pwm_out|count_reg [12] $ ((((!(!\pwm_out|count_reg[10]~11  & \pwm_out|count_reg[11]~13 ) # (\pwm_out|count_reg[10]~11  & \pwm_out|count_reg[11]~13COUT1_73 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[12]~17  = CARRY((\pwm_out|count_reg [12] & ((!\pwm_out|count_reg[11]~13 ))))
// \pwm_out|count_reg[12]~17COUT1_74  = CARRY((\pwm_out|count_reg [12] & ((!\pwm_out|count_reg[11]~13COUT1_73 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[10]~11 ),
	.cin0(\pwm_out|count_reg[11]~13 ),
	.cin1(\pwm_out|count_reg[11]~13COUT1_73 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [12]),
	.cout(),
	.cout0(\pwm_out|count_reg[12]~17 ),
	.cout1(\pwm_out|count_reg[12]~17COUT1_74 ));
// synopsys translate_off
defparam \pwm_out|count_reg[12] .cin0_used = "true";
defparam \pwm_out|count_reg[12] .cin1_used = "true";
defparam \pwm_out|count_reg[12] .cin_used = "true";
defparam \pwm_out|count_reg[12] .lut_mask = "a50a";
defparam \pwm_out|count_reg[12] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[12] .output_mode = "reg_only";
defparam \pwm_out|count_reg[12] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[12] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N7
maxii_lcell \pwm_out|count_reg[13] (
// Equation(s):
// \pwm_out|count_reg [13] = DFFEAS((\pwm_out|count_reg [13] $ (((!\pwm_out|count_reg[10]~11  & \pwm_out|count_reg[12]~17 ) # (\pwm_out|count_reg[10]~11  & \pwm_out|count_reg[12]~17COUT1_74 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[13]~19  = CARRY(((!\pwm_out|count_reg[12]~17 ) # (!\pwm_out|count_reg [13])))
// \pwm_out|count_reg[13]~19COUT1_75  = CARRY(((!\pwm_out|count_reg[12]~17COUT1_74 ) # (!\pwm_out|count_reg [13])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[10]~11 ),
	.cin0(\pwm_out|count_reg[12]~17 ),
	.cin1(\pwm_out|count_reg[12]~17COUT1_74 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [13]),
	.cout(),
	.cout0(\pwm_out|count_reg[13]~19 ),
	.cout1(\pwm_out|count_reg[13]~19COUT1_75 ));
// synopsys translate_off
defparam \pwm_out|count_reg[13] .cin0_used = "true";
defparam \pwm_out|count_reg[13] .cin1_used = "true";
defparam \pwm_out|count_reg[13] .cin_used = "true";
defparam \pwm_out|count_reg[13] .lut_mask = "3c3f";
defparam \pwm_out|count_reg[13] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[13] .output_mode = "reg_only";
defparam \pwm_out|count_reg[13] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[13] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N8
maxii_lcell \pwm_out|count_reg[14] (
// Equation(s):
// \pwm_out|count_reg [14] = DFFEAS(\pwm_out|count_reg [14] $ ((((!(!\pwm_out|count_reg[10]~11  & \pwm_out|count_reg[13]~19 ) # (\pwm_out|count_reg[10]~11  & \pwm_out|count_reg[13]~19COUT1_75 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[14]~21  = CARRY((\pwm_out|count_reg [14] & ((!\pwm_out|count_reg[13]~19 ))))
// \pwm_out|count_reg[14]~21COUT1_76  = CARRY((\pwm_out|count_reg [14] & ((!\pwm_out|count_reg[13]~19COUT1_75 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[10]~11 ),
	.cin0(\pwm_out|count_reg[13]~19 ),
	.cin1(\pwm_out|count_reg[13]~19COUT1_75 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [14]),
	.cout(),
	.cout0(\pwm_out|count_reg[14]~21 ),
	.cout1(\pwm_out|count_reg[14]~21COUT1_76 ));
// synopsys translate_off
defparam \pwm_out|count_reg[14] .cin0_used = "true";
defparam \pwm_out|count_reg[14] .cin1_used = "true";
defparam \pwm_out|count_reg[14] .cin_used = "true";
defparam \pwm_out|count_reg[14] .lut_mask = "a50a";
defparam \pwm_out|count_reg[14] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[14] .output_mode = "reg_only";
defparam \pwm_out|count_reg[14] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[14] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N9
maxii_lcell \pwm_out|count_reg[15] (
// Equation(s):
// \pwm_out|count_reg [15] = DFFEAS((\pwm_out|count_reg [15] $ (((!\pwm_out|count_reg[10]~11  & \pwm_out|count_reg[14]~21 ) # (\pwm_out|count_reg[10]~11  & \pwm_out|count_reg[14]~21COUT1_76 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[15]~23  = CARRY(((!\pwm_out|count_reg[14]~21COUT1_76 ) # (!\pwm_out|count_reg [15])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[10]~11 ),
	.cin0(\pwm_out|count_reg[14]~21 ),
	.cin1(\pwm_out|count_reg[14]~21COUT1_76 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [15]),
	.cout(\pwm_out|count_reg[15]~23 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|count_reg[15] .cin0_used = "true";
defparam \pwm_out|count_reg[15] .cin1_used = "true";
defparam \pwm_out|count_reg[15] .cin_used = "true";
defparam \pwm_out|count_reg[15] .lut_mask = "3c3f";
defparam \pwm_out|count_reg[15] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[15] .output_mode = "reg_only";
defparam \pwm_out|count_reg[15] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[15] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N0
maxii_lcell \pwm_out|count_reg[16] (
// Equation(s):
// \pwm_out|count_reg [16] = DFFEAS((\pwm_out|count_reg [16] $ ((!\pwm_out|count_reg[15]~23 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[16]~25  = CARRY(((\pwm_out|count_reg [16] & !\pwm_out|count_reg[15]~23 )))
// \pwm_out|count_reg[16]~25COUT1_77  = CARRY(((\pwm_out|count_reg [16] & !\pwm_out|count_reg[15]~23 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[15]~23 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [16]),
	.cout(),
	.cout0(\pwm_out|count_reg[16]~25 ),
	.cout1(\pwm_out|count_reg[16]~25COUT1_77 ));
// synopsys translate_off
defparam \pwm_out|count_reg[16] .cin_used = "true";
defparam \pwm_out|count_reg[16] .lut_mask = "c30c";
defparam \pwm_out|count_reg[16] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[16] .output_mode = "reg_only";
defparam \pwm_out|count_reg[16] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[16] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxii_lcell \pwm_out|count_reg[17] (
// Equation(s):
// \pwm_out|count_reg [17] = DFFEAS((\pwm_out|count_reg [17] $ (((!\pwm_out|count_reg[15]~23  & \pwm_out|count_reg[16]~25 ) # (\pwm_out|count_reg[15]~23  & \pwm_out|count_reg[16]~25COUT1_77 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[17]~27  = CARRY(((!\pwm_out|count_reg[16]~25 ) # (!\pwm_out|count_reg [17])))
// \pwm_out|count_reg[17]~27COUT1_78  = CARRY(((!\pwm_out|count_reg[16]~25COUT1_77 ) # (!\pwm_out|count_reg [17])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[15]~23 ),
	.cin0(\pwm_out|count_reg[16]~25 ),
	.cin1(\pwm_out|count_reg[16]~25COUT1_77 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [17]),
	.cout(),
	.cout0(\pwm_out|count_reg[17]~27 ),
	.cout1(\pwm_out|count_reg[17]~27COUT1_78 ));
// synopsys translate_off
defparam \pwm_out|count_reg[17] .cin0_used = "true";
defparam \pwm_out|count_reg[17] .cin1_used = "true";
defparam \pwm_out|count_reg[17] .cin_used = "true";
defparam \pwm_out|count_reg[17] .lut_mask = "3c3f";
defparam \pwm_out|count_reg[17] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[17] .output_mode = "reg_only";
defparam \pwm_out|count_reg[17] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[17] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y5_N0
maxii_lcell \pwm_out|LessThan0~0 (
// Equation(s):
// \pwm_out|LessThan0~0_combout  = (((!\pwm_out|count_reg [16]) # (!\pwm_out|count_reg [18])) # (!\pwm_out|count_reg [17])) # (!\pwm_out|count_reg [15])

	.clk(gnd),
	.dataa(\pwm_out|count_reg [15]),
	.datab(\pwm_out|count_reg [17]),
	.datac(\pwm_out|count_reg [18]),
	.datad(\pwm_out|count_reg [16]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan0~0 .lut_mask = "7fff";
defparam \pwm_out|LessThan0~0 .operation_mode = "normal";
defparam \pwm_out|LessThan0~0 .output_mode = "comb_only";
defparam \pwm_out|LessThan0~0 .register_cascade_mode = "off";
defparam \pwm_out|LessThan0~0 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxii_lcell \pwm_out|count_reg[18] (
// Equation(s):
// \pwm_out|count_reg [18] = DFFEAS((\pwm_out|count_reg [18] $ ((!(!\pwm_out|count_reg[15]~23  & \pwm_out|count_reg[17]~27 ) # (\pwm_out|count_reg[15]~23  & \pwm_out|count_reg[17]~27COUT1_78 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[18]~55  = CARRY(((\pwm_out|count_reg [18] & !\pwm_out|count_reg[17]~27 )))
// \pwm_out|count_reg[18]~55COUT1_79  = CARRY(((\pwm_out|count_reg [18] & !\pwm_out|count_reg[17]~27COUT1_78 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[15]~23 ),
	.cin0(\pwm_out|count_reg[17]~27 ),
	.cin1(\pwm_out|count_reg[17]~27COUT1_78 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [18]),
	.cout(),
	.cout0(\pwm_out|count_reg[18]~55 ),
	.cout1(\pwm_out|count_reg[18]~55COUT1_79 ));
// synopsys translate_off
defparam \pwm_out|count_reg[18] .cin0_used = "true";
defparam \pwm_out|count_reg[18] .cin1_used = "true";
defparam \pwm_out|count_reg[18] .cin_used = "true";
defparam \pwm_out|count_reg[18] .lut_mask = "c30c";
defparam \pwm_out|count_reg[18] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[18] .output_mode = "reg_only";
defparam \pwm_out|count_reg[18] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[18] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N3
maxii_lcell \pwm_out|count_reg[19] (
// Equation(s):
// \pwm_out|count_reg [19] = DFFEAS(\pwm_out|count_reg [19] $ (((((!\pwm_out|count_reg[15]~23  & \pwm_out|count_reg[18]~55 ) # (\pwm_out|count_reg[15]~23  & \pwm_out|count_reg[18]~55COUT1_79 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[19]~29  = CARRY(((!\pwm_out|count_reg[18]~55 )) # (!\pwm_out|count_reg [19]))
// \pwm_out|count_reg[19]~29COUT1_80  = CARRY(((!\pwm_out|count_reg[18]~55COUT1_79 )) # (!\pwm_out|count_reg [19]))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[15]~23 ),
	.cin0(\pwm_out|count_reg[18]~55 ),
	.cin1(\pwm_out|count_reg[18]~55COUT1_79 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [19]),
	.cout(),
	.cout0(\pwm_out|count_reg[19]~29 ),
	.cout1(\pwm_out|count_reg[19]~29COUT1_80 ));
// synopsys translate_off
defparam \pwm_out|count_reg[19] .cin0_used = "true";
defparam \pwm_out|count_reg[19] .cin1_used = "true";
defparam \pwm_out|count_reg[19] .cin_used = "true";
defparam \pwm_out|count_reg[19] .lut_mask = "5a5f";
defparam \pwm_out|count_reg[19] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[19] .output_mode = "reg_only";
defparam \pwm_out|count_reg[19] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[19] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxii_lcell \pwm_out|count_reg[20] (
// Equation(s):
// \pwm_out|count_reg [20] = DFFEAS(\pwm_out|count_reg [20] $ ((((!(!\pwm_out|count_reg[15]~23  & \pwm_out|count_reg[19]~29 ) # (\pwm_out|count_reg[15]~23  & \pwm_out|count_reg[19]~29COUT1_80 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[20]~31  = CARRY((\pwm_out|count_reg [20] & ((!\pwm_out|count_reg[19]~29COUT1_80 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[15]~23 ),
	.cin0(\pwm_out|count_reg[19]~29 ),
	.cin1(\pwm_out|count_reg[19]~29COUT1_80 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [20]),
	.cout(\pwm_out|count_reg[20]~31 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|count_reg[20] .cin0_used = "true";
defparam \pwm_out|count_reg[20] .cin1_used = "true";
defparam \pwm_out|count_reg[20] .cin_used = "true";
defparam \pwm_out|count_reg[20] .lut_mask = "a50a";
defparam \pwm_out|count_reg[20] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[20] .output_mode = "reg_only";
defparam \pwm_out|count_reg[20] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[20] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxii_lcell \pwm_out|count_reg[21] (
// Equation(s):
// \pwm_out|count_reg [21] = DFFEAS(\pwm_out|count_reg [21] $ ((((\pwm_out|count_reg[20]~31 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[21]~33  = CARRY(((!\pwm_out|count_reg[20]~31 )) # (!\pwm_out|count_reg [21]))
// \pwm_out|count_reg[21]~33COUT1_81  = CARRY(((!\pwm_out|count_reg[20]~31 )) # (!\pwm_out|count_reg [21]))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[20]~31 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [21]),
	.cout(),
	.cout0(\pwm_out|count_reg[21]~33 ),
	.cout1(\pwm_out|count_reg[21]~33COUT1_81 ));
// synopsys translate_off
defparam \pwm_out|count_reg[21] .cin_used = "true";
defparam \pwm_out|count_reg[21] .lut_mask = "5a5f";
defparam \pwm_out|count_reg[21] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[21] .output_mode = "reg_only";
defparam \pwm_out|count_reg[21] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[21] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxii_lcell \pwm_out|count_reg[22] (
// Equation(s):
// \pwm_out|count_reg [22] = DFFEAS(\pwm_out|count_reg [22] $ ((((!(!\pwm_out|count_reg[20]~31  & \pwm_out|count_reg[21]~33 ) # (\pwm_out|count_reg[20]~31  & \pwm_out|count_reg[21]~33COUT1_81 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[22]~35  = CARRY((\pwm_out|count_reg [22] & ((!\pwm_out|count_reg[21]~33 ))))
// \pwm_out|count_reg[22]~35COUT1_82  = CARRY((\pwm_out|count_reg [22] & ((!\pwm_out|count_reg[21]~33COUT1_81 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[20]~31 ),
	.cin0(\pwm_out|count_reg[21]~33 ),
	.cin1(\pwm_out|count_reg[21]~33COUT1_81 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [22]),
	.cout(),
	.cout0(\pwm_out|count_reg[22]~35 ),
	.cout1(\pwm_out|count_reg[22]~35COUT1_82 ));
// synopsys translate_off
defparam \pwm_out|count_reg[22] .cin0_used = "true";
defparam \pwm_out|count_reg[22] .cin1_used = "true";
defparam \pwm_out|count_reg[22] .cin_used = "true";
defparam \pwm_out|count_reg[22] .lut_mask = "a50a";
defparam \pwm_out|count_reg[22] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[22] .output_mode = "reg_only";
defparam \pwm_out|count_reg[22] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[22] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N7
maxii_lcell \pwm_out|count_reg[23] (
// Equation(s):
// \pwm_out|count_reg [23] = DFFEAS((\pwm_out|count_reg [23] $ (((!\pwm_out|count_reg[20]~31  & \pwm_out|count_reg[22]~35 ) # (\pwm_out|count_reg[20]~31  & \pwm_out|count_reg[22]~35COUT1_82 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[23]~37  = CARRY(((!\pwm_out|count_reg[22]~35 ) # (!\pwm_out|count_reg [23])))
// \pwm_out|count_reg[23]~37COUT1_83  = CARRY(((!\pwm_out|count_reg[22]~35COUT1_82 ) # (!\pwm_out|count_reg [23])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[20]~31 ),
	.cin0(\pwm_out|count_reg[22]~35 ),
	.cin1(\pwm_out|count_reg[22]~35COUT1_82 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [23]),
	.cout(),
	.cout0(\pwm_out|count_reg[23]~37 ),
	.cout1(\pwm_out|count_reg[23]~37COUT1_83 ));
// synopsys translate_off
defparam \pwm_out|count_reg[23] .cin0_used = "true";
defparam \pwm_out|count_reg[23] .cin1_used = "true";
defparam \pwm_out|count_reg[23] .cin_used = "true";
defparam \pwm_out|count_reg[23] .lut_mask = "3c3f";
defparam \pwm_out|count_reg[23] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[23] .output_mode = "reg_only";
defparam \pwm_out|count_reg[23] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[23] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxii_lcell \pwm_out|count_reg[24] (
// Equation(s):
// \pwm_out|count_reg [24] = DFFEAS(\pwm_out|count_reg [24] $ ((((!(!\pwm_out|count_reg[20]~31  & \pwm_out|count_reg[23]~37 ) # (\pwm_out|count_reg[20]~31  & \pwm_out|count_reg[23]~37COUT1_83 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[24]~39  = CARRY((\pwm_out|count_reg [24] & ((!\pwm_out|count_reg[23]~37 ))))
// \pwm_out|count_reg[24]~39COUT1_84  = CARRY((\pwm_out|count_reg [24] & ((!\pwm_out|count_reg[23]~37COUT1_83 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[20]~31 ),
	.cin0(\pwm_out|count_reg[23]~37 ),
	.cin1(\pwm_out|count_reg[23]~37COUT1_83 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [24]),
	.cout(),
	.cout0(\pwm_out|count_reg[24]~39 ),
	.cout1(\pwm_out|count_reg[24]~39COUT1_84 ));
// synopsys translate_off
defparam \pwm_out|count_reg[24] .cin0_used = "true";
defparam \pwm_out|count_reg[24] .cin1_used = "true";
defparam \pwm_out|count_reg[24] .cin_used = "true";
defparam \pwm_out|count_reg[24] .lut_mask = "a50a";
defparam \pwm_out|count_reg[24] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[24] .output_mode = "reg_only";
defparam \pwm_out|count_reg[24] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[24] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxii_lcell \pwm_out|count_reg[25] (
// Equation(s):
// \pwm_out|count_reg [25] = DFFEAS((\pwm_out|count_reg [25] $ (((!\pwm_out|count_reg[20]~31  & \pwm_out|count_reg[24]~39 ) # (\pwm_out|count_reg[20]~31  & \pwm_out|count_reg[24]~39COUT1_84 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[25]~41  = CARRY(((!\pwm_out|count_reg[24]~39COUT1_84 ) # (!\pwm_out|count_reg [25])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[20]~31 ),
	.cin0(\pwm_out|count_reg[24]~39 ),
	.cin1(\pwm_out|count_reg[24]~39COUT1_84 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [25]),
	.cout(\pwm_out|count_reg[25]~41 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|count_reg[25] .cin0_used = "true";
defparam \pwm_out|count_reg[25] .cin1_used = "true";
defparam \pwm_out|count_reg[25] .cin_used = "true";
defparam \pwm_out|count_reg[25] .lut_mask = "3c3f";
defparam \pwm_out|count_reg[25] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[25] .output_mode = "reg_only";
defparam \pwm_out|count_reg[25] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[25] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxii_lcell \pwm_out|count_reg[26] (
// Equation(s):
// \pwm_out|count_reg [26] = DFFEAS((\pwm_out|count_reg [26] $ ((!\pwm_out|count_reg[25]~41 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[26]~43  = CARRY(((\pwm_out|count_reg [26] & !\pwm_out|count_reg[25]~41 )))
// \pwm_out|count_reg[26]~43COUT1_85  = CARRY(((\pwm_out|count_reg [26] & !\pwm_out|count_reg[25]~41 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[25]~41 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [26]),
	.cout(),
	.cout0(\pwm_out|count_reg[26]~43 ),
	.cout1(\pwm_out|count_reg[26]~43COUT1_85 ));
// synopsys translate_off
defparam \pwm_out|count_reg[26] .cin_used = "true";
defparam \pwm_out|count_reg[26] .lut_mask = "c30c";
defparam \pwm_out|count_reg[26] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[26] .output_mode = "reg_only";
defparam \pwm_out|count_reg[26] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[26] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxii_lcell \pwm_out|count_reg[27] (
// Equation(s):
// \pwm_out|count_reg [27] = DFFEAS((\pwm_out|count_reg [27] $ (((!\pwm_out|count_reg[25]~41  & \pwm_out|count_reg[26]~43 ) # (\pwm_out|count_reg[25]~41  & \pwm_out|count_reg[26]~43COUT1_85 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[27]~45  = CARRY(((!\pwm_out|count_reg[26]~43 ) # (!\pwm_out|count_reg [27])))
// \pwm_out|count_reg[27]~45COUT1_86  = CARRY(((!\pwm_out|count_reg[26]~43COUT1_85 ) # (!\pwm_out|count_reg [27])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [27]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[25]~41 ),
	.cin0(\pwm_out|count_reg[26]~43 ),
	.cin1(\pwm_out|count_reg[26]~43COUT1_85 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [27]),
	.cout(),
	.cout0(\pwm_out|count_reg[27]~45 ),
	.cout1(\pwm_out|count_reg[27]~45COUT1_86 ));
// synopsys translate_off
defparam \pwm_out|count_reg[27] .cin0_used = "true";
defparam \pwm_out|count_reg[27] .cin1_used = "true";
defparam \pwm_out|count_reg[27] .cin_used = "true";
defparam \pwm_out|count_reg[27] .lut_mask = "3c3f";
defparam \pwm_out|count_reg[27] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[27] .output_mode = "reg_only";
defparam \pwm_out|count_reg[27] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[27] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxii_lcell \pwm_out|count_reg[28] (
// Equation(s):
// \pwm_out|count_reg [28] = DFFEAS((\pwm_out|count_reg [28] $ ((!(!\pwm_out|count_reg[25]~41  & \pwm_out|count_reg[27]~45 ) # (\pwm_out|count_reg[25]~41  & \pwm_out|count_reg[27]~45COUT1_86 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[28]~47  = CARRY(((\pwm_out|count_reg [28] & !\pwm_out|count_reg[27]~45 )))
// \pwm_out|count_reg[28]~47COUT1_87  = CARRY(((\pwm_out|count_reg [28] & !\pwm_out|count_reg[27]~45COUT1_86 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [28]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[25]~41 ),
	.cin0(\pwm_out|count_reg[27]~45 ),
	.cin1(\pwm_out|count_reg[27]~45COUT1_86 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [28]),
	.cout(),
	.cout0(\pwm_out|count_reg[28]~47 ),
	.cout1(\pwm_out|count_reg[28]~47COUT1_87 ));
// synopsys translate_off
defparam \pwm_out|count_reg[28] .cin0_used = "true";
defparam \pwm_out|count_reg[28] .cin1_used = "true";
defparam \pwm_out|count_reg[28] .cin_used = "true";
defparam \pwm_out|count_reg[28] .lut_mask = "c30c";
defparam \pwm_out|count_reg[28] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[28] .output_mode = "reg_only";
defparam \pwm_out|count_reg[28] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[28] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \pwm_out|count_reg[29] (
// Equation(s):
// \pwm_out|count_reg [29] = DFFEAS(\pwm_out|count_reg [29] $ (((((!\pwm_out|count_reg[25]~41  & \pwm_out|count_reg[28]~47 ) # (\pwm_out|count_reg[25]~41  & \pwm_out|count_reg[28]~47COUT1_87 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[29]~49  = CARRY(((!\pwm_out|count_reg[28]~47 )) # (!\pwm_out|count_reg [29]))
// \pwm_out|count_reg[29]~49COUT1_88  = CARRY(((!\pwm_out|count_reg[28]~47COUT1_87 )) # (!\pwm_out|count_reg [29]))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[25]~41 ),
	.cin0(\pwm_out|count_reg[28]~47 ),
	.cin1(\pwm_out|count_reg[28]~47COUT1_87 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [29]),
	.cout(),
	.cout0(\pwm_out|count_reg[29]~49 ),
	.cout1(\pwm_out|count_reg[29]~49COUT1_88 ));
// synopsys translate_off
defparam \pwm_out|count_reg[29] .cin0_used = "true";
defparam \pwm_out|count_reg[29] .cin1_used = "true";
defparam \pwm_out|count_reg[29] .cin_used = "true";
defparam \pwm_out|count_reg[29] .lut_mask = "5a5f";
defparam \pwm_out|count_reg[29] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[29] .output_mode = "reg_only";
defparam \pwm_out|count_reg[29] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[29] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxii_lcell \pwm_out|count_reg[30] (
// Equation(s):
// \pwm_out|count_reg [30] = DFFEAS(\pwm_out|count_reg [30] $ ((((!(!\pwm_out|count_reg[25]~41  & \pwm_out|count_reg[29]~49 ) # (\pwm_out|count_reg[25]~41  & \pwm_out|count_reg[29]~49COUT1_88 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[30]~51  = CARRY((\pwm_out|count_reg [30] & ((!\pwm_out|count_reg[29]~49COUT1_88 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[25]~41 ),
	.cin0(\pwm_out|count_reg[29]~49 ),
	.cin1(\pwm_out|count_reg[29]~49COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [30]),
	.cout(\pwm_out|count_reg[30]~51 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|count_reg[30] .cin0_used = "true";
defparam \pwm_out|count_reg[30] .cin1_used = "true";
defparam \pwm_out|count_reg[30] .cin_used = "true";
defparam \pwm_out|count_reg[30] .lut_mask = "a50a";
defparam \pwm_out|count_reg[30] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[30] .output_mode = "reg_only";
defparam \pwm_out|count_reg[30] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[30] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \pwm_out|count_reg[31] (
// Equation(s):
// \pwm_out|count_reg [31] = DFFEAS(\pwm_out|count_reg [31] $ ((((\pwm_out|count_reg[30]~51 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [31]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[30]~51 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|count_reg[31] .cin_used = "true";
defparam \pwm_out|count_reg[31] .lut_mask = "5a5a";
defparam \pwm_out|count_reg[31] .operation_mode = "normal";
defparam \pwm_out|count_reg[31] .output_mode = "reg_only";
defparam \pwm_out|count_reg[31] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[31] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \pwm_out|LessThan1~7 (
// Equation(s):
// \pwm_out|LessThan1~7_combout  = (!\pwm_out|count_reg [29] & (!\pwm_out|count_reg [28] & (!\pwm_out|count_reg [30] & !\pwm_out|count_reg [27])))

	.clk(gnd),
	.dataa(\pwm_out|count_reg [29]),
	.datab(\pwm_out|count_reg [28]),
	.datac(\pwm_out|count_reg [30]),
	.datad(\pwm_out|count_reg [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan1~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan1~7 .lut_mask = "0001";
defparam \pwm_out|LessThan1~7 .operation_mode = "normal";
defparam \pwm_out|LessThan1~7 .output_mode = "comb_only";
defparam \pwm_out|LessThan1~7 .register_cascade_mode = "off";
defparam \pwm_out|LessThan1~7 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan1~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \pwm_out|LessThan1~6 (
// Equation(s):
// \pwm_out|LessThan1~6_combout  = (!\pwm_out|count_reg [25] & (!\pwm_out|count_reg [24] & (!\pwm_out|count_reg [26] & !\pwm_out|count_reg [23])))

	.clk(gnd),
	.dataa(\pwm_out|count_reg [25]),
	.datab(\pwm_out|count_reg [24]),
	.datac(\pwm_out|count_reg [26]),
	.datad(\pwm_out|count_reg [23]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan1~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan1~6 .lut_mask = "0001";
defparam \pwm_out|LessThan1~6 .operation_mode = "normal";
defparam \pwm_out|LessThan1~6 .output_mode = "comb_only";
defparam \pwm_out|LessThan1~6 .register_cascade_mode = "off";
defparam \pwm_out|LessThan1~6 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan1~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \pwm_out|LessThan1~5 (
// Equation(s):
// \pwm_out|LessThan1~5_combout  = (!\pwm_out|count_reg [21] & (!\pwm_out|count_reg [22] & (!\pwm_out|count_reg [20] & !\pwm_out|count_reg [19])))

	.clk(gnd),
	.dataa(\pwm_out|count_reg [21]),
	.datab(\pwm_out|count_reg [22]),
	.datac(\pwm_out|count_reg [20]),
	.datad(\pwm_out|count_reg [19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan1~5 .lut_mask = "0001";
defparam \pwm_out|LessThan1~5 .operation_mode = "normal";
defparam \pwm_out|LessThan1~5 .output_mode = "comb_only";
defparam \pwm_out|LessThan1~5 .register_cascade_mode = "off";
defparam \pwm_out|LessThan1~5 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \pwm_out|LessThan1~8 (
// Equation(s):
// \pwm_out|LessThan1~8_combout  = (!\pwm_out|count_reg [31] & (\pwm_out|LessThan1~7_combout  & (\pwm_out|LessThan1~6_combout  & \pwm_out|LessThan1~5_combout )))

	.clk(gnd),
	.dataa(\pwm_out|count_reg [31]),
	.datab(\pwm_out|LessThan1~7_combout ),
	.datac(\pwm_out|LessThan1~6_combout ),
	.datad(\pwm_out|LessThan1~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan1~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan1~8 .lut_mask = "4000";
defparam \pwm_out|LessThan1~8 .operation_mode = "normal";
defparam \pwm_out|LessThan1~8 .output_mode = "comb_only";
defparam \pwm_out|LessThan1~8 .register_cascade_mode = "off";
defparam \pwm_out|LessThan1~8 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan1~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N1
maxii_lcell \pwm_out|LessThan1~1 (
// Equation(s):
// \pwm_out|LessThan1~1_combout  = ((!\pwm_out|count_reg [11] & (!\pwm_out|count_reg [9] & !\pwm_out|count_reg [10])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [11]),
	.datac(\pwm_out|count_reg [9]),
	.datad(\pwm_out|count_reg [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan1~1 .lut_mask = "0003";
defparam \pwm_out|LessThan1~1 .operation_mode = "normal";
defparam \pwm_out|LessThan1~1 .output_mode = "comb_only";
defparam \pwm_out|LessThan1~1 .register_cascade_mode = "off";
defparam \pwm_out|LessThan1~1 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N0
maxii_lcell \pwm_out|LessThan0~1 (
// Equation(s):
// \pwm_out|LessThan0~1_combout  = ((!\pwm_out|count_reg [7] & (!\pwm_out|count_reg [6] & !\pwm_out|count_reg [5]))) # (!\pwm_out|count_reg [8])

	.clk(gnd),
	.dataa(\pwm_out|count_reg [7]),
	.datab(\pwm_out|count_reg [8]),
	.datac(\pwm_out|count_reg [6]),
	.datad(\pwm_out|count_reg [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan0~1 .lut_mask = "3337";
defparam \pwm_out|LessThan0~1 .operation_mode = "normal";
defparam \pwm_out|LessThan0~1 .output_mode = "comb_only";
defparam \pwm_out|LessThan0~1 .register_cascade_mode = "off";
defparam \pwm_out|LessThan0~1 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N4
maxii_lcell \pwm_out|LessThan0~2 (
// Equation(s):
// \pwm_out|LessThan0~2_combout  = ((\pwm_out|LessThan1~1_combout  & (\pwm_out|LessThan0~1_combout  & !\pwm_out|count_reg [12]))) # (!\pwm_out|count_reg [13])

	.clk(gnd),
	.dataa(\pwm_out|LessThan1~1_combout ),
	.datab(\pwm_out|LessThan0~1_combout ),
	.datac(\pwm_out|count_reg [13]),
	.datad(\pwm_out|count_reg [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan0~2 .lut_mask = "0f8f";
defparam \pwm_out|LessThan0~2 .operation_mode = "normal";
defparam \pwm_out|LessThan0~2 .output_mode = "comb_only";
defparam \pwm_out|LessThan0~2 .register_cascade_mode = "off";
defparam \pwm_out|LessThan0~2 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N5
maxii_lcell \pwm_out|LessThan0~3 (
// Equation(s):
// \pwm_out|LessThan0~3_combout  = ((!\pwm_out|LessThan0~0_combout  & ((\pwm_out|count_reg [14]) # (!\pwm_out|LessThan0~2_combout )))) # (!\pwm_out|LessThan1~8_combout )

	.clk(gnd),
	.dataa(\pwm_out|count_reg [14]),
	.datab(\pwm_out|LessThan0~0_combout ),
	.datac(\pwm_out|LessThan1~8_combout ),
	.datad(\pwm_out|LessThan0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan0~3 .lut_mask = "2f3f";
defparam \pwm_out|LessThan0~3 .operation_mode = "normal";
defparam \pwm_out|LessThan0~3 .output_mode = "comb_only";
defparam \pwm_out|LessThan0~3 .register_cascade_mode = "off";
defparam \pwm_out|LessThan0~3 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N3
maxii_lcell \pwm_out|LessThan1~0 (
// Equation(s):
// \pwm_out|LessThan1~0_combout  = ((!\pwm_out|count_reg [4] & (!\pwm_out|count_reg [5] & !\pwm_out|count_reg [6]))) # (!\pwm_out|count_reg [7])

	.clk(gnd),
	.dataa(\pwm_out|count_reg [4]),
	.datab(\pwm_out|count_reg [5]),
	.datac(\pwm_out|count_reg [6]),
	.datad(\pwm_out|count_reg [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan1~0 .lut_mask = "01ff";
defparam \pwm_out|LessThan1~0 .operation_mode = "normal";
defparam \pwm_out|LessThan1~0 .output_mode = "comb_only";
defparam \pwm_out|LessThan1~0 .register_cascade_mode = "off";
defparam \pwm_out|LessThan1~0 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N2
maxii_lcell \pwm_out|LessThan1~2 (
// Equation(s):
// \pwm_out|LessThan1~2_combout  = ((\pwm_out|LessThan1~0_combout  & (!\pwm_out|count_reg [8] & \pwm_out|LessThan1~1_combout ))) # (!\pwm_out|count_reg [12])

	.clk(gnd),
	.dataa(\pwm_out|LessThan1~0_combout ),
	.datab(\pwm_out|count_reg [8]),
	.datac(\pwm_out|count_reg [12]),
	.datad(\pwm_out|LessThan1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan1~2 .lut_mask = "2f0f";
defparam \pwm_out|LessThan1~2 .operation_mode = "normal";
defparam \pwm_out|LessThan1~2 .output_mode = "comb_only";
defparam \pwm_out|LessThan1~2 .register_cascade_mode = "off";
defparam \pwm_out|LessThan1~2 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N9
maxii_lcell \pwm_out|LessThan1~3 (
// Equation(s):
// \pwm_out|LessThan1~3_combout  = ((\pwm_out|count_reg [17] & (\pwm_out|count_reg [15] & \pwm_out|count_reg [16])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [17]),
	.datac(\pwm_out|count_reg [15]),
	.datad(\pwm_out|count_reg [16]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan1~3 .lut_mask = "c000";
defparam \pwm_out|LessThan1~3 .operation_mode = "normal";
defparam \pwm_out|LessThan1~3 .output_mode = "comb_only";
defparam \pwm_out|LessThan1~3 .register_cascade_mode = "off";
defparam \pwm_out|LessThan1~3 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N6
maxii_lcell \pwm_out|LessThan1~4 (
// Equation(s):
// \pwm_out|LessThan1~4_combout  = (((\pwm_out|LessThan1~2_combout  & !\pwm_out|count_reg [13])) # (!\pwm_out|LessThan1~3_combout )) # (!\pwm_out|count_reg [14])

	.clk(gnd),
	.dataa(\pwm_out|count_reg [14]),
	.datab(\pwm_out|LessThan1~2_combout ),
	.datac(\pwm_out|count_reg [13]),
	.datad(\pwm_out|LessThan1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan1~4 .lut_mask = "5dff";
defparam \pwm_out|LessThan1~4 .operation_mode = "normal";
defparam \pwm_out|LessThan1~4 .output_mode = "comb_only";
defparam \pwm_out|LessThan1~4 .register_cascade_mode = "off";
defparam \pwm_out|LessThan1~4 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N7
maxii_lcell \pwm_out|pwm_reg (
// Equation(s):
// \pwm_out|pwm_reg~regout  = DFFEAS((!\pwm_out|count_reg [18] & (((\pwm_out|LessThan1~8_combout  & \pwm_out|LessThan1~4_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_pwm_out~regout , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [18]),
	.datab(vcc),
	.datac(\pwm_out|LessThan1~8_combout ),
	.datad(\pwm_out|LessThan1~4_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|pwm_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|pwm_reg .lut_mask = "5000";
defparam \pwm_out|pwm_reg .operation_mode = "normal";
defparam \pwm_out|pwm_reg .output_mode = "reg_only";
defparam \pwm_out|pwm_reg .register_cascade_mode = "off";
defparam \pwm_out|pwm_reg .sum_lutc_input = "datac";
defparam \pwm_out|pwm_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxii_lcell linkTIC(
// Equation(s):
// \linkTIC~regout  = DFFEAS((\Equal18~0_combout ) # ((\linkTIC~regout  & ((!\WideNor1~3_combout ) # (!\WideOr19~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\WideOr19~0_combout ),
	.datab(\Equal18~0_combout ),
	.datac(\linkTIC~regout ),
	.datad(\WideNor1~3_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkTIC~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkTIC.lut_mask = "dcfc";
defparam linkTIC.operation_mode = "normal";
defparam linkTIC.output_mode = "reg_only";
defparam linkTIC.register_cascade_mode = "off";
defparam linkTIC.sum_lutc_input = "datac";
defparam linkTIC.synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N3
maxii_lcell \Equal7~3 (
// Equation(s):
// \Equal7~3_combout  = (!Rx_cmd[17] & (Rx_cmd[20] & (\Equal3~4_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[17]),
	.datab(Rx_cmd[20]),
	.datac(\Equal3~4_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal7~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal7~3 .lut_mask = "4040";
defparam \Equal7~3 .operation_mode = "normal";
defparam \Equal7~3 .output_mode = "comb_only";
defparam \Equal7~3 .register_cascade_mode = "off";
defparam \Equal7~3 .sum_lutc_input = "datac";
defparam \Equal7~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N4
maxii_lcell \Equal3~5 (
// Equation(s):
// \Equal3~5_combout  = (Rx_cmd[17] & (!Rx_cmd[20] & (\Equal3~4_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[17]),
	.datab(Rx_cmd[20]),
	.datac(\Equal3~4_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal3~5 .lut_mask = "2020";
defparam \Equal3~5 .operation_mode = "normal";
defparam \Equal3~5 .output_mode = "comb_only";
defparam \Equal3~5 .register_cascade_mode = "off";
defparam \Equal3~5 .sum_lutc_input = "datac";
defparam \Equal3~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N8
maxii_lcell \WideOr5~0 (
// Equation(s):
// \WideOr5~0_combout  = (!\Equal18~0_combout  & (\WideOr0~0_combout  & (!\Equal3~5_combout  & \WideOr1~2_combout )))

	.clk(gnd),
	.dataa(\Equal18~0_combout ),
	.datab(\WideOr0~0_combout ),
	.datac(\Equal3~5_combout ),
	.datad(\WideOr1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr5~0 .lut_mask = "0400";
defparam \WideOr5~0 .operation_mode = "normal";
defparam \WideOr5~0 .output_mode = "comb_only";
defparam \WideOr5~0 .register_cascade_mode = "off";
defparam \WideOr5~0 .sum_lutc_input = "datac";
defparam \WideOr5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N2
maxii_lcell linkTDC(
// Equation(s):
// \linkTDC~regout  = DFFEAS((\Equal7~3_combout ) # ((\linkTDC~regout  & ((\Equal5~2_combout ) # (!\WideOr5~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal7~3_combout ),
	.datab(\linkTDC~regout ),
	.datac(\Equal5~2_combout ),
	.datad(\WideOr5~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkTDC~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkTDC.lut_mask = "eaee";
defparam linkTDC.operation_mode = "normal";
defparam linkTDC.output_mode = "reg_only";
defparam linkTDC.register_cascade_mode = "off";
defparam linkTDC.sum_lutc_input = "datac";
defparam linkTDC.synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N1
maxii_lcell \WideOr1~4 (
// Equation(s):
// \WideOr1~4_combout  = (!\Equal5~2_combout  & ((Rx_cmd[17]) # ((!\Equal3~4_combout ) # (!Rx_cmd[20]))))

	.clk(gnd),
	.dataa(Rx_cmd[17]),
	.datab(Rx_cmd[20]),
	.datac(\Equal5~2_combout ),
	.datad(\Equal3~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr1~4 .lut_mask = "0b0f";
defparam \WideOr1~4 .operation_mode = "normal";
defparam \WideOr1~4 .output_mode = "comb_only";
defparam \WideOr1~4 .register_cascade_mode = "off";
defparam \WideOr1~4 .sum_lutc_input = "datac";
defparam \WideOr1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N5
maxii_lcell \WideOr1~3 (
// Equation(s):
// \WideOr1~3_combout  = (!\Equal18~0_combout  & (((\WideOr0~0_combout  & \WideOr1~2_combout ))))

	.clk(gnd),
	.dataa(\Equal18~0_combout ),
	.datab(vcc),
	.datac(\WideOr0~0_combout ),
	.datad(\WideOr1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr1~3 .lut_mask = "5000";
defparam \WideOr1~3 .operation_mode = "normal";
defparam \WideOr1~3 .output_mode = "comb_only";
defparam \WideOr1~3 .register_cascade_mode = "off";
defparam \WideOr1~3 .sum_lutc_input = "datac";
defparam \WideOr1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N6
maxii_lcell linkFDC(
// Equation(s):
// \linkFDC~regout  = DFFEAS((\Equal3~5_combout ) # ((\linkFDC~regout  & ((!\WideOr1~3_combout ) # (!\WideOr1~4_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkFDC~regout ),
	.datab(\WideOr1~4_combout ),
	.datac(\Equal3~5_combout ),
	.datad(\WideOr1~3_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkFDC~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkFDC.lut_mask = "f2fa";
defparam linkFDC.operation_mode = "normal";
defparam linkFDC.output_mode = "reg_only";
defparam linkFDC.register_cascade_mode = "off";
defparam linkFDC.sum_lutc_input = "datac";
defparam linkFDC.synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N9
maxii_lcell linkFIC(
// Equation(s):
// \linkFIC~regout  = DFFEAS((\Equal5~2_combout ) # ((\linkFIC~regout  & ((\Equal7~3_combout ) # (!\WideOr5~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal7~3_combout ),
	.datab(\linkFIC~regout ),
	.datac(\Equal5~2_combout ),
	.datad(\WideOr5~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkFIC~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkFIC.lut_mask = "f8fc";
defparam linkFIC.operation_mode = "normal";
defparam linkFIC.output_mode = "reg_only";
defparam linkFIC.register_cascade_mode = "off";
defparam linkFIC.sum_lutc_input = "datac";
defparam linkFIC.synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N7
maxii_lcell \BusA[3]~26 (
// Equation(s):
// \BusA[3]~26_combout  = (\linkTIC~regout ) # ((\linkTDC~regout ) # ((\linkFDC~regout ) # (\linkFIC~regout )))

	.clk(gnd),
	.dataa(\linkTIC~regout ),
	.datab(\linkTDC~regout ),
	.datac(\linkFDC~regout ),
	.datad(\linkFIC~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[3]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[3]~26 .lut_mask = "fffe";
defparam \BusA[3]~26 .operation_mode = "normal";
defparam \BusA[3]~26 .output_mode = "comb_only";
defparam \BusA[3]~26 .register_cascade_mode = "off";
defparam \BusA[3]~26 .sum_lutc_input = "datac";
defparam \BusA[3]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N2
maxii_lcell \BusA[3]~27 (
// Equation(s):
// \BusA[3]~27_combout  = (((\pwm_out|pwm_reg~regout ) # (!\BusA[3]~26_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_out|pwm_reg~regout ),
	.datad(\BusA[3]~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[3]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[3]~27 .lut_mask = "f0ff";
defparam \BusA[3]~27 .operation_mode = "normal";
defparam \BusA[3]~27 .output_mode = "comb_only";
defparam \BusA[3]~27 .register_cascade_mode = "off";
defparam \BusA[3]~27 .sum_lutc_input = "datac";
defparam \BusA[3]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxii_lcell \Equal15~1 (
// Equation(s):
// \Equal15~1_combout  = (Rx_cmd[17] & (\Equal5~1_combout  & (!Rx_cmd[20] & \Equal15~0_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[17]),
	.datab(\Equal5~1_combout ),
	.datac(Rx_cmd[20]),
	.datad(\Equal15~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal15~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal15~1 .lut_mask = "0800";
defparam \Equal15~1 .operation_mode = "normal";
defparam \Equal15~1 .output_mode = "comb_only";
defparam \Equal15~1 .register_cascade_mode = "off";
defparam \Equal15~1 .sum_lutc_input = "datac";
defparam \Equal15~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N1
maxii_lcell \WideOr16~0 (
// Equation(s):
// \WideOr16~0_combout  = (!\Equal18~0_combout  & (\WideOr13~3_combout  & (\WideNor1~4_combout  & \WideNor1~2_combout )))

	.clk(gnd),
	.dataa(\Equal18~0_combout ),
	.datab(\WideOr13~3_combout ),
	.datac(\WideNor1~4_combout ),
	.datad(\WideNor1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr16~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr16~0 .lut_mask = "4000";
defparam \WideOr16~0 .operation_mode = "normal";
defparam \WideOr16~0 .output_mode = "comb_only";
defparam \WideOr16~0 .register_cascade_mode = "off";
defparam \WideOr16~0 .sum_lutc_input = "datac";
defparam \WideOr16~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N2
maxii_lcell \WideOr16~1 (
// Equation(s):
// \WideOr16~1_combout  = ((!\Equal16~0_combout  & ((\WideOr16~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal16~0_combout ),
	.datac(vcc),
	.datad(\WideOr16~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr16~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr16~1 .lut_mask = "3300";
defparam \WideOr16~1 .operation_mode = "normal";
defparam \WideOr16~1 .output_mode = "comb_only";
defparam \WideOr16~1 .register_cascade_mode = "off";
defparam \WideOr16~1 .sum_lutc_input = "datac";
defparam \WideOr16~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N6
maxii_lcell linkTSP(
// Equation(s):
// \linkTSP~regout  = DFFEAS((\Equal17~0_combout ) # ((\linkTSP~regout  & ((\Equal15~1_combout ) # (!\WideOr16~1_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkTSP~regout ),
	.datab(\Equal15~1_combout ),
	.datac(\Equal17~0_combout ),
	.datad(\WideOr16~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkTSP~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkTSP.lut_mask = "f8fa";
defparam linkTSP.operation_mode = "normal";
defparam linkTSP.output_mode = "reg_only";
defparam linkTSP.register_cascade_mode = "off";
defparam linkTSP.sum_lutc_input = "datac";
defparam linkTSP.synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N7
maxii_lcell \Equal14~0 (
// Equation(s):
// \Equal14~0_combout  = (Rx_cmd[20] & (((\Equal13~3_combout  & !Rx_cmd[17]))))

	.clk(gnd),
	.dataa(Rx_cmd[20]),
	.datab(vcc),
	.datac(\Equal13~3_combout ),
	.datad(Rx_cmd[17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal14~0 .lut_mask = "00a0";
defparam \Equal14~0 .operation_mode = "normal";
defparam \Equal14~0 .output_mode = "comb_only";
defparam \Equal14~0 .register_cascade_mode = "off";
defparam \Equal14~0 .sum_lutc_input = "datac";
defparam \Equal14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N4
maxii_lcell \WideOr13~2 (
// Equation(s):
// \WideOr13~2_combout  = (!\Equal18~0_combout  & (\WideOr13~3_combout  & (\WideOr19~0_combout  & \WideNor1~2_combout )))

	.clk(gnd),
	.dataa(\Equal18~0_combout ),
	.datab(\WideOr13~3_combout ),
	.datac(\WideOr19~0_combout ),
	.datad(\WideNor1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr13~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr13~2 .lut_mask = "4000";
defparam \WideOr13~2 .operation_mode = "normal";
defparam \WideOr13~2 .output_mode = "comb_only";
defparam \WideOr13~2 .register_cascade_mode = "off";
defparam \WideOr13~2 .sum_lutc_input = "datac";
defparam \WideOr13~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N1
maxii_lcell linkTPT(
// Equation(s):
// \linkTPT~regout  = DFFEAS((\Equal14~0_combout ) # ((\linkTPT~regout  & ((\Equal12~0_combout ) # (!\WideOr13~2_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal12~0_combout ),
	.datab(\linkTPT~regout ),
	.datac(\Equal14~0_combout ),
	.datad(\WideOr13~2_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkTPT~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkTPT.lut_mask = "f8fc";
defparam linkTPT.operation_mode = "normal";
defparam linkTPT.output_mode = "reg_only";
defparam linkTPT.register_cascade_mode = "off";
defparam linkTPT.sum_lutc_input = "datac";
defparam linkTPT.synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N6
maxii_lcell linkTOC(
// Equation(s):
// \linkTOC~regout  = DFFEAS((\Equal16~0_combout ) # ((\linkTOC~regout  & ((!\WideOr16~0_combout ) # (!\WideOr17~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal16~0_combout ),
	.datab(\WideOr17~0_combout ),
	.datac(\linkTOC~regout ),
	.datad(\WideOr16~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkTOC~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkTOC.lut_mask = "bafa";
defparam linkTOC.operation_mode = "normal";
defparam linkTOC.output_mode = "reg_only";
defparam linkTOC.register_cascade_mode = "off";
defparam linkTOC.sum_lutc_input = "datac";
defparam linkTOC.synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxii_lcell \WideOr9~0 (
// Equation(s):
// \WideOr9~0_combout  = (!\Equal8~2_combout  & (\WideOr0~2_combout  & (!\Equal6~3_combout  & \WideOr1~2_combout )))

	.clk(gnd),
	.dataa(\Equal8~2_combout ),
	.datab(\WideOr0~2_combout ),
	.datac(\Equal6~3_combout ),
	.datad(\WideOr1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr9~0 .lut_mask = "0400";
defparam \WideOr9~0 .operation_mode = "normal";
defparam \WideOr9~0 .output_mode = "comb_only";
defparam \WideOr9~0 .register_cascade_mode = "off";
defparam \WideOr9~0 .sum_lutc_input = "datac";
defparam \WideOr9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxii_lcell linkTCP(
// Equation(s):
// \linkTCP~regout  = DFFEAS((\Equal10~0_combout ) # ((\linkTCP~regout  & ((\Equal9~1_combout ) # (!\WideOr9~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal9~1_combout ),
	.datab(\linkTCP~regout ),
	.datac(\Equal10~0_combout ),
	.datad(\WideOr9~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkTCP~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkTCP.lut_mask = "f8fc";
defparam linkTCP.operation_mode = "normal";
defparam linkTCP.output_mode = "reg_only";
defparam linkTCP.register_cascade_mode = "off";
defparam linkTCP.sum_lutc_input = "datac";
defparam linkTCP.synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N4
maxii_lcell \BusA[8]~32 (
// Equation(s):
// \BusA[8]~32_combout  = (!\linkTSP~regout  & (!\linkTPT~regout  & (!\linkTOC~regout  & !\linkTCP~regout )))

	.clk(gnd),
	.dataa(\linkTSP~regout ),
	.datab(\linkTPT~regout ),
	.datac(\linkTOC~regout ),
	.datad(\linkTCP~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[8]~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[8]~32 .lut_mask = "0001";
defparam \BusA[8]~32 .operation_mode = "normal";
defparam \BusA[8]~32 .output_mode = "comb_only";
defparam \BusA[8]~32 .register_cascade_mode = "off";
defparam \BusA[8]~32 .sum_lutc_input = "datac";
defparam \BusA[8]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N0
maxii_lcell \WideOr4~1 (
// Equation(s):
// \WideOr4~1_combout  = (\WideOr0~0_combout  & (\WideOr0~2_combout  & (\WideOr4~0_combout  & \WideOr13~3_combout )))

	.clk(gnd),
	.dataa(\WideOr0~0_combout ),
	.datab(\WideOr0~2_combout ),
	.datac(\WideOr4~0_combout ),
	.datad(\WideOr13~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr4~1 .lut_mask = "8000";
defparam \WideOr4~1 .operation_mode = "normal";
defparam \WideOr4~1 .output_mode = "comb_only";
defparam \WideOr4~1 .register_cascade_mode = "off";
defparam \WideOr4~1 .sum_lutc_input = "datac";
defparam \WideOr4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N9
maxii_lcell linkFCP(
// Equation(s):
// \linkFCP~regout  = DFFEAS((\Equal2~8_combout ) # ((\linkFCP~regout  & ((\Equal4~7_combout ) # (!\WideOr4~1_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal4~7_combout ),
	.datab(\linkFCP~regout ),
	.datac(\WideOr4~1_combout ),
	.datad(\Equal2~8_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkFCP~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkFCP.lut_mask = "ff8c";
defparam linkFCP.operation_mode = "normal";
defparam linkFCP.output_mode = "reg_only";
defparam linkFCP.register_cascade_mode = "off";
defparam linkFCP.sum_lutc_input = "datac";
defparam linkFCP.synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N5
maxii_lcell \Equal13~4 (
// Equation(s):
// \Equal13~4_combout  = (!Rx_cmd[20] & (((\Equal13~3_combout  & Rx_cmd[17]))))

	.clk(gnd),
	.dataa(Rx_cmd[20]),
	.datab(vcc),
	.datac(\Equal13~3_combout ),
	.datad(Rx_cmd[17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal13~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal13~4 .lut_mask = "5000";
defparam \Equal13~4 .operation_mode = "normal";
defparam \Equal13~4 .output_mode = "comb_only";
defparam \Equal13~4 .register_cascade_mode = "off";
defparam \Equal13~4 .sum_lutc_input = "datac";
defparam \Equal13~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N3
maxii_lcell \WideOr14~0 (
// Equation(s):
// \WideOr14~0_combout  = (!\Equal18~0_combout  & (\WideNor1~4_combout  & (\WideOr19~0_combout  & \WideNor1~2_combout )))

	.clk(gnd),
	.dataa(\Equal18~0_combout ),
	.datab(\WideNor1~4_combout ),
	.datac(\WideOr19~0_combout ),
	.datad(\WideNor1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr14~0 .lut_mask = "4000";
defparam \WideOr14~0 .operation_mode = "normal";
defparam \WideOr14~0 .output_mode = "comb_only";
defparam \WideOr14~0 .register_cascade_mode = "off";
defparam \WideOr14~0 .sum_lutc_input = "datac";
defparam \WideOr14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N9
maxii_lcell linkFPT(
// Equation(s):
// \linkFPT~regout  = DFFEAS((\Equal13~4_combout ) # ((\linkFPT~regout  & ((\Equal11~5_combout ) # (!\WideOr14~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal13~4_combout ),
	.datab(\linkFPT~regout ),
	.datac(\Equal11~5_combout ),
	.datad(\WideOr14~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkFPT~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkFPT.lut_mask = "eaee";
defparam linkFPT.operation_mode = "normal";
defparam linkFPT.output_mode = "reg_only";
defparam linkFPT.register_cascade_mode = "off";
defparam linkFPT.sum_lutc_input = "datac";
defparam linkFPT.synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxii_lcell \BusA[8]~30 (
// Equation(s):
// \BusA[8]~30_combout  = (((!\linkFCP~regout  & !\linkFPT~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\linkFCP~regout ),
	.datad(\linkFPT~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[8]~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[8]~30 .lut_mask = "000f";
defparam \BusA[8]~30 .operation_mode = "normal";
defparam \BusA[8]~30 .output_mode = "comb_only";
defparam \BusA[8]~30 .register_cascade_mode = "off";
defparam \BusA[8]~30 .sum_lutc_input = "datac";
defparam \BusA[8]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxii_lcell \WideOr8~2 (
// Equation(s):
// \WideOr8~2_combout  = ((!\Equal10~0_combout  & ((!\Equal9~1_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal10~0_combout ),
	.datac(vcc),
	.datad(\Equal9~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr8~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr8~2 .lut_mask = "0033";
defparam \WideOr8~2 .operation_mode = "normal";
defparam \WideOr8~2 .output_mode = "comb_only";
defparam \WideOr8~2 .register_cascade_mode = "off";
defparam \WideOr8~2 .sum_lutc_input = "datac";
defparam \WideOr8~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxii_lcell \WideOr8~3 (
// Equation(s):
// \WideOr8~3_combout  = (\WideOr0~1_combout  & (!\Equal6~3_combout  & (!\Equal18~0_combout  & \WideOr1~2_combout )))

	.clk(gnd),
	.dataa(\WideOr0~1_combout ),
	.datab(\Equal6~3_combout ),
	.datac(\Equal18~0_combout ),
	.datad(\WideOr1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr8~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr8~3 .lut_mask = "0200";
defparam \WideOr8~3 .operation_mode = "normal";
defparam \WideOr8~3 .output_mode = "comb_only";
defparam \WideOr8~3 .register_cascade_mode = "off";
defparam \WideOr8~3 .sum_lutc_input = "datac";
defparam \WideOr8~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxii_lcell linkGLO(
// Equation(s):
// \linkGLO~regout  = DFFEAS((\Equal8~2_combout ) # ((\linkGLO~regout  & ((!\WideOr8~3_combout ) # (!\WideOr8~2_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkGLO~regout ),
	.datab(\WideOr8~2_combout ),
	.datac(\Equal8~2_combout ),
	.datad(\WideOr8~3_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkGLO~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkGLO.lut_mask = "f2fa";
defparam linkGLO.operation_mode = "normal";
defparam linkGLO.output_mode = "reg_only";
defparam linkGLO.register_cascade_mode = "off";
defparam linkGLO.sum_lutc_input = "datac";
defparam linkGLO.synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxii_lcell \BusA[8]~31 (
// Equation(s):
// \BusA[8]~31_combout  = (\BusB[86]~6  & ((\BusA[8]~30_combout ) # ((\BusB[82]~4 )))) # (!\BusB[86]~6  & (!\linkGLO~regout  & ((\BusA[8]~30_combout ) # (\BusB[82]~4 ))))

	.clk(gnd),
	.dataa(\BusB[86]~6 ),
	.datab(\BusA[8]~30_combout ),
	.datac(\linkGLO~regout ),
	.datad(\BusB[82]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[8]~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[8]~31 .lut_mask = "af8c";
defparam \BusA[8]~31 .operation_mode = "normal";
defparam \BusA[8]~31 .output_mode = "comb_only";
defparam \BusA[8]~31 .register_cascade_mode = "off";
defparam \BusA[8]~31 .sum_lutc_input = "datac";
defparam \BusA[8]~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxii_lcell linkRLO(
// Equation(s):
// \linkRLO~regout  = DFFEAS((\Equal9~1_combout ) # ((\linkRLO~regout  & ((\Equal10~0_combout ) # (!\WideOr9~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal9~1_combout ),
	.datab(\linkRLO~regout ),
	.datac(\Equal10~0_combout ),
	.datad(\WideOr9~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkRLO~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkRLO.lut_mask = "eaee";
defparam linkRLO.operation_mode = "normal";
defparam linkRLO.output_mode = "reg_only";
defparam linkRLO.register_cascade_mode = "off";
defparam linkRLO.sum_lutc_input = "datac";
defparam linkRLO.synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxii_lcell \BusA[8]~28 (
// Equation(s):
// \BusA[8]~28_combout  = ((\BusA[3]~9 ) # ((!\linkRLO~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\BusA[3]~9 ),
	.datac(vcc),
	.datad(\linkRLO~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[8]~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[8]~28 .lut_mask = "ccff";
defparam \BusA[8]~28 .operation_mode = "normal";
defparam \BusA[8]~28 .output_mode = "comb_only";
defparam \BusA[8]~28 .register_cascade_mode = "off";
defparam \BusA[8]~28 .sum_lutc_input = "datac";
defparam \BusA[8]~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N3
maxii_lcell linkFOC(
// Equation(s):
// \linkFOC~regout  = DFFEAS((\Equal15~1_combout ) # ((\linkFOC~regout  & ((\Equal17~0_combout ) # (!\WideOr16~1_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkFOC~regout ),
	.datab(\Equal15~1_combout ),
	.datac(\Equal17~0_combout ),
	.datad(\WideOr16~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkFOC~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkFOC.lut_mask = "ecee";
defparam linkFOC.operation_mode = "normal";
defparam linkFOC.output_mode = "reg_only";
defparam linkFOC.register_cascade_mode = "off";
defparam linkFOC.sum_lutc_input = "datac";
defparam linkFOC.synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N0
maxii_lcell linkFSP(
// Equation(s):
// \linkFSP~regout  = DFFEAS((\Equal12~0_combout ) # ((\linkFSP~regout  & ((\Equal14~0_combout ) # (!\WideOr13~2_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal12~0_combout ),
	.datab(\linkFSP~regout ),
	.datac(\WideOr13~2_combout ),
	.datad(\Equal14~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkFSP~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkFSP.lut_mask = "eeae";
defparam linkFSP.operation_mode = "normal";
defparam linkFSP.output_mode = "reg_only";
defparam linkFSP.register_cascade_mode = "off";
defparam linkFSP.sum_lutc_input = "datac";
defparam linkFSP.synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N9
maxii_lcell \BusA[8]~29 (
// Equation(s):
// \BusA[8]~29_combout  = (\BusA[8]~28_combout  & ((\BusB[84]~5 ) # ((!\linkFOC~regout  & !\linkFSP~regout ))))

	.clk(gnd),
	.dataa(\BusA[8]~28_combout ),
	.datab(\BusB[84]~5 ),
	.datac(\linkFOC~regout ),
	.datad(\linkFSP~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[8]~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[8]~29 .lut_mask = "888a";
defparam \BusA[8]~29 .operation_mode = "normal";
defparam \BusA[8]~29 .output_mode = "comb_only";
defparam \BusA[8]~29 .register_cascade_mode = "off";
defparam \BusA[8]~29 .sum_lutc_input = "datac";
defparam \BusA[8]~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxii_lcell \BusA[8]~33 (
// Equation(s):
// \BusA[8]~33_combout  = (\BusA[8]~31_combout  & (\BusA[8]~29_combout  & ((\BusA[8]~32_combout ) # (\BusA[3]~9 ))))

	.clk(gnd),
	.dataa(\BusA[8]~32_combout ),
	.datab(\BusA[3]~9 ),
	.datac(\BusA[8]~31_combout ),
	.datad(\BusA[8]~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[8]~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[8]~33 .lut_mask = "e000";
defparam \BusA[8]~33 .operation_mode = "normal";
defparam \BusA[8]~33 .output_mode = "comb_only";
defparam \BusA[8]~33 .register_cascade_mode = "off";
defparam \BusA[8]~33 .sum_lutc_input = "datac";
defparam \BusA[8]~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxii_lcell \BusA[8]~34 (
// Equation(s):
// \BusA[8]~34_combout  = ((!\linkRLO~regout  & ((!\linkFSP~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\linkRLO~regout ),
	.datac(vcc),
	.datad(\linkFSP~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[8]~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[8]~34 .lut_mask = "0033";
defparam \BusA[8]~34 .operation_mode = "normal";
defparam \BusA[8]~34 .output_mode = "comb_only";
defparam \BusA[8]~34 .register_cascade_mode = "off";
defparam \BusA[8]~34 .sum_lutc_input = "datac";
defparam \BusA[8]~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxii_lcell \BusA[8]~35 (
// Equation(s):
// \BusA[8]~35_combout  = (((\linkFOC~regout ) # (!\BusA[8]~32_combout )) # (!\BusA[8]~30_combout )) # (!\BusA[8]~34_combout )

	.clk(gnd),
	.dataa(\BusA[8]~34_combout ),
	.datab(\BusA[8]~30_combout ),
	.datac(\linkFOC~regout ),
	.datad(\BusA[8]~32_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[8]~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[8]~35 .lut_mask = "f7ff";
defparam \BusA[8]~35 .operation_mode = "normal";
defparam \BusA[8]~35 .output_mode = "comb_only";
defparam \BusA[8]~35 .register_cascade_mode = "off";
defparam \BusA[8]~35 .sum_lutc_input = "datac";
defparam \BusA[8]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N0
maxii_lcell \BusA[8]~36 (
// Equation(s):
// \BusA[8]~36_combout  = (((\linkGLO~regout ) # (\BusA[8]~35_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\linkGLO~regout ),
	.datad(\BusA[8]~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[8]~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[8]~36 .lut_mask = "fff0";
defparam \BusA[8]~36 .operation_mode = "normal";
defparam \BusA[8]~36 .output_mode = "comb_only";
defparam \BusA[8]~36 .register_cascade_mode = "off";
defparam \BusA[8]~36 .sum_lutc_input = "datac";
defparam \BusA[8]~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxii_lcell \BusA[15]~37 (
// Equation(s):
// \BusA[15]~37_combout  = ((\BusB[84]~5 ) # ((!\linkFPT~regout  & !\linkFCP~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\linkFPT~regout ),
	.datac(\linkFCP~regout ),
	.datad(\BusB[84]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[15]~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[15]~37 .lut_mask = "ff03";
defparam \BusA[15]~37 .operation_mode = "normal";
defparam \BusA[15]~37 .output_mode = "comb_only";
defparam \BusA[15]~37 .register_cascade_mode = "off";
defparam \BusA[15]~37 .sum_lutc_input = "datac";
defparam \BusA[15]~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxii_lcell \BusA[15]~38 (
// Equation(s):
// \BusA[15]~38_combout  = (\BusA[15]~37_combout  & (\BusA[8]~29_combout  & ((\BusA[4]~10 ) # (\BusA[8]~32_combout ))))

	.clk(gnd),
	.dataa(\BusA[15]~37_combout ),
	.datab(\BusA[8]~29_combout ),
	.datac(\BusA[4]~10 ),
	.datad(\BusA[8]~32_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[15]~38_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[15]~38 .lut_mask = "8880";
defparam \BusA[15]~38 .operation_mode = "normal";
defparam \BusA[15]~38 .output_mode = "comb_only";
defparam \BusA[15]~38 .register_cascade_mode = "off";
defparam \BusA[15]~38 .sum_lutc_input = "datac";
defparam \BusA[15]~38 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N8
maxii_lcell linkSPS(
// Equation(s):
// \linkSPS~regout  = DFFEAS((\Equal4~7_combout ) # ((\linkSPS~regout  & ((\Equal2~8_combout ) # (!\WideOr4~1_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkSPS~regout ),
	.datab(\WideOr4~1_combout ),
	.datac(\Equal4~7_combout ),
	.datad(\Equal2~8_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkSPS~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkSPS.lut_mask = "faf2";
defparam linkSPS.operation_mode = "normal";
defparam linkSPS.output_mode = "reg_only";
defparam linkSPS.register_cascade_mode = "off";
defparam linkSPS.sum_lutc_input = "datac";
defparam linkSPS.synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N9
maxii_lcell spi_slave_0_base_rst(
// Equation(s):
// \spi_slave_0_base_rst~regout  = DFFEAS((\Equal4~7_combout ) # ((\spi_slave_0_base_rst~regout  & ((\Equal2~8_combout ) # (!\WideOr4~1_combout )))), GLOBAL(\clk~combout ), VCC, , \rst_n~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal2~8_combout ),
	.datab(\spi_slave_0_base_rst~regout ),
	.datac(\Equal4~7_combout ),
	.datad(\WideOr4~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_0_base_rst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam spi_slave_0_base_rst.lut_mask = "f8fc";
defparam spi_slave_0_base_rst.operation_mode = "normal";
defparam spi_slave_0_base_rst.output_mode = "reg_only";
defparam spi_slave_0_base_rst.register_cascade_mode = "off";
defparam spi_slave_0_base_rst.sum_lutc_input = "datac";
defparam spi_slave_0_base_rst.synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxii_lcell \spi_slave_0_base_instance|sselr[0] (
// Equation(s):
// \spi_slave_0_base_instance|sselr [0] = DFFEAS(((\BusB[89]~7 ) # ((!\linkSPS~regout ))), GLOBAL(\clk~combout ), \spi_slave_0_base_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\BusB[89]~7 ),
	.datac(vcc),
	.datad(\linkSPS~regout ),
	.aclr(!\spi_slave_0_base_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_0_base_instance|sselr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_0_base_instance|sselr[0] .lut_mask = "ccff";
defparam \spi_slave_0_base_instance|sselr[0] .operation_mode = "normal";
defparam \spi_slave_0_base_instance|sselr[0] .output_mode = "reg_only";
defparam \spi_slave_0_base_instance|sselr[0] .register_cascade_mode = "off";
defparam \spi_slave_0_base_instance|sselr[0] .sum_lutc_input = "datac";
defparam \spi_slave_0_base_instance|sselr[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N2
maxii_lcell \spi_slave_0_base_instance|sselr[1] (
// Equation(s):
// \spi_slave_0_base_instance|sselr [1] = DFFEAS(GND, GLOBAL(\clk~combout ), \spi_slave_0_base_rst~regout , , , \spi_slave_0_base_instance|sselr [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_slave_0_base_instance|sselr [0]),
	.datad(vcc),
	.aclr(!\spi_slave_0_base_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_0_base_instance|sselr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_0_base_instance|sselr[1] .lut_mask = "0000";
defparam \spi_slave_0_base_instance|sselr[1] .operation_mode = "normal";
defparam \spi_slave_0_base_instance|sselr[1] .output_mode = "reg_only";
defparam \spi_slave_0_base_instance|sselr[1] .register_cascade_mode = "off";
defparam \spi_slave_0_base_instance|sselr[1] .sum_lutc_input = "datac";
defparam \spi_slave_0_base_instance|sselr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N6
maxii_lcell \spi_slave_0_base_instance|sckr[0] (
// Equation(s):
// \spi_slave_0_base_instance|sckr [0] = DFFEAS((\BusB[86]~6 ) # (((!\linkSPS~regout ))), GLOBAL(\clk~combout ), \spi_slave_0_base_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\BusB[86]~6 ),
	.datab(vcc),
	.datac(vcc),
	.datad(\linkSPS~regout ),
	.aclr(!\spi_slave_0_base_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_0_base_instance|sckr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_0_base_instance|sckr[0] .lut_mask = "aaff";
defparam \spi_slave_0_base_instance|sckr[0] .operation_mode = "normal";
defparam \spi_slave_0_base_instance|sckr[0] .output_mode = "reg_only";
defparam \spi_slave_0_base_instance|sckr[0] .register_cascade_mode = "off";
defparam \spi_slave_0_base_instance|sckr[0] .sum_lutc_input = "datac";
defparam \spi_slave_0_base_instance|sckr[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N8
maxii_lcell \spi_slave_0_base_instance|sckr[1] (
// Equation(s):
// \spi_slave_0_base_instance|bitcnt[2]~1  = ((\spi_slave_0_base_instance|sselr [1]) # ((!\spi_slave_0_base_instance|sckr [2] & G1_sckr[1])))
// \spi_slave_0_base_instance|sckr [1] = DFFEAS(\spi_slave_0_base_instance|bitcnt[2]~1 , GLOBAL(\clk~combout ), \spi_slave_0_base_rst~regout , , , \spi_slave_0_base_instance|sckr [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_0_base_instance|sckr [2]),
	.datac(\spi_slave_0_base_instance|sckr [0]),
	.datad(\spi_slave_0_base_instance|sselr [1]),
	.aclr(!\spi_slave_0_base_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_0_base_instance|bitcnt[2]~1 ),
	.regout(\spi_slave_0_base_instance|sckr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_0_base_instance|sckr[1] .lut_mask = "ff30";
defparam \spi_slave_0_base_instance|sckr[1] .operation_mode = "normal";
defparam \spi_slave_0_base_instance|sckr[1] .output_mode = "reg_and_comb";
defparam \spi_slave_0_base_instance|sckr[1] .register_cascade_mode = "off";
defparam \spi_slave_0_base_instance|sckr[1] .sum_lutc_input = "qfbk";
defparam \spi_slave_0_base_instance|sckr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N7
maxii_lcell \spi_slave_0_base_instance|sckr[2] (
// Equation(s):
// \spi_slave_0_base_instance|always7~0  = (!\spi_slave_0_base_instance|sckr [1] & (((G1_sckr[2] & !\spi_slave_0_base_instance|sselr [1]))))
// \spi_slave_0_base_instance|sckr [2] = DFFEAS(\spi_slave_0_base_instance|always7~0 , GLOBAL(\clk~combout ), \spi_slave_0_base_rst~regout , , , \spi_slave_0_base_instance|sckr [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\spi_slave_0_base_instance|sckr [1]),
	.datab(vcc),
	.datac(\spi_slave_0_base_instance|sckr [1]),
	.datad(\spi_slave_0_base_instance|sselr [1]),
	.aclr(!\spi_slave_0_base_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_0_base_instance|always7~0 ),
	.regout(\spi_slave_0_base_instance|sckr [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_0_base_instance|sckr[2] .lut_mask = "0050";
defparam \spi_slave_0_base_instance|sckr[2] .operation_mode = "normal";
defparam \spi_slave_0_base_instance|sckr[2] .output_mode = "reg_and_comb";
defparam \spi_slave_0_base_instance|sckr[2] .register_cascade_mode = "off";
defparam \spi_slave_0_base_instance|sckr[2] .sum_lutc_input = "qfbk";
defparam \spi_slave_0_base_instance|sckr[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N9
maxii_lcell \spi_slave_0_base_instance|bitcnt[0] (
// Equation(s):
// \spi_slave_0_base_instance|bitcnt [0] = DFFEAS(((!\spi_slave_0_base_instance|sselr [1] & ((!\spi_slave_0_base_instance|bitcnt [0])))), GLOBAL(\clk~combout ), \spi_slave_0_base_rst~regout , , \spi_slave_0_base_instance|bitcnt[2]~1 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_0_base_instance|sselr [1]),
	.datac(vcc),
	.datad(\spi_slave_0_base_instance|bitcnt [0]),
	.aclr(!\spi_slave_0_base_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_0_base_instance|bitcnt[2]~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_0_base_instance|bitcnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_0_base_instance|bitcnt[0] .lut_mask = "0033";
defparam \spi_slave_0_base_instance|bitcnt[0] .operation_mode = "normal";
defparam \spi_slave_0_base_instance|bitcnt[0] .output_mode = "reg_only";
defparam \spi_slave_0_base_instance|bitcnt[0] .register_cascade_mode = "off";
defparam \spi_slave_0_base_instance|bitcnt[0] .sum_lutc_input = "datac";
defparam \spi_slave_0_base_instance|bitcnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N4
maxii_lcell \spi_slave_0_base_instance|bitcnt[1] (
// Equation(s):
// \spi_slave_0_base_instance|bitcnt [1] = DFFEAS(((!\spi_slave_0_base_instance|sselr [1] & (\spi_slave_0_base_instance|bitcnt [0] $ (\spi_slave_0_base_instance|bitcnt [1])))), GLOBAL(\clk~combout ), \spi_slave_0_base_rst~regout , , 
// \spi_slave_0_base_instance|bitcnt[2]~1 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_0_base_instance|bitcnt [0]),
	.datac(\spi_slave_0_base_instance|bitcnt [1]),
	.datad(\spi_slave_0_base_instance|sselr [1]),
	.aclr(!\spi_slave_0_base_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_0_base_instance|bitcnt[2]~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_0_base_instance|bitcnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_0_base_instance|bitcnt[1] .lut_mask = "003c";
defparam \spi_slave_0_base_instance|bitcnt[1] .operation_mode = "normal";
defparam \spi_slave_0_base_instance|bitcnt[1] .output_mode = "reg_only";
defparam \spi_slave_0_base_instance|bitcnt[1] .register_cascade_mode = "off";
defparam \spi_slave_0_base_instance|bitcnt[1] .sum_lutc_input = "datac";
defparam \spi_slave_0_base_instance|bitcnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N1
maxii_lcell \spi_slave_0_base_instance|bitcnt[2] (
// Equation(s):
// \spi_slave_0_base_instance|bitcnt [2] = DFFEAS((!\spi_slave_0_base_instance|sselr [1] & (\spi_slave_0_base_instance|bitcnt [2] $ (((\spi_slave_0_base_instance|bitcnt [1] & \spi_slave_0_base_instance|bitcnt [0]))))), GLOBAL(\clk~combout ), 
// \spi_slave_0_base_rst~regout , , \spi_slave_0_base_instance|bitcnt[2]~1 , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_0_base_instance|bitcnt [1]),
	.datab(\spi_slave_0_base_instance|bitcnt [0]),
	.datac(\spi_slave_0_base_instance|bitcnt [2]),
	.datad(\spi_slave_0_base_instance|sselr [1]),
	.aclr(!\spi_slave_0_base_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_0_base_instance|bitcnt[2]~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_0_base_instance|bitcnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_0_base_instance|bitcnt[2] .lut_mask = "0078";
defparam \spi_slave_0_base_instance|bitcnt[2] .operation_mode = "normal";
defparam \spi_slave_0_base_instance|bitcnt[2] .output_mode = "reg_only";
defparam \spi_slave_0_base_instance|bitcnt[2] .register_cascade_mode = "off";
defparam \spi_slave_0_base_instance|bitcnt[2] .sum_lutc_input = "datac";
defparam \spi_slave_0_base_instance|bitcnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N0
maxii_lcell \spi_slave_0_base_instance|Equal4~0 (
// Equation(s):
// \spi_slave_0_base_instance|Equal4~0_combout  = ((!\spi_slave_0_base_instance|bitcnt [1] & (!\spi_slave_0_base_instance|bitcnt [0] & !\spi_slave_0_base_instance|bitcnt [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_0_base_instance|bitcnt [1]),
	.datac(\spi_slave_0_base_instance|bitcnt [0]),
	.datad(\spi_slave_0_base_instance|bitcnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_0_base_instance|Equal4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_0_base_instance|Equal4~0 .lut_mask = "0003";
defparam \spi_slave_0_base_instance|Equal4~0 .operation_mode = "normal";
defparam \spi_slave_0_base_instance|Equal4~0 .output_mode = "comb_only";
defparam \spi_slave_0_base_instance|Equal4~0 .register_cascade_mode = "off";
defparam \spi_slave_0_base_instance|Equal4~0 .sum_lutc_input = "datac";
defparam \spi_slave_0_base_instance|Equal4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxii_lcell \spi_slave_0_base_instance|byte_received~0 (
// Equation(s):
// \spi_slave_0_base_instance|byte_received~0_combout  = (\spi_slave_0_base_instance|bitcnt [1] & (\spi_slave_0_base_instance|bitcnt [2] & (!\spi_slave_0_base_instance|sckr [2])))

	.clk(gnd),
	.dataa(\spi_slave_0_base_instance|bitcnt [1]),
	.datab(\spi_slave_0_base_instance|bitcnt [2]),
	.datac(\spi_slave_0_base_instance|sckr [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_0_base_instance|byte_received~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_0_base_instance|byte_received~0 .lut_mask = "0808";
defparam \spi_slave_0_base_instance|byte_received~0 .operation_mode = "normal";
defparam \spi_slave_0_base_instance|byte_received~0 .output_mode = "comb_only";
defparam \spi_slave_0_base_instance|byte_received~0 .register_cascade_mode = "off";
defparam \spi_slave_0_base_instance|byte_received~0 .sum_lutc_input = "datac";
defparam \spi_slave_0_base_instance|byte_received~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N3
maxii_lcell \spi_slave_0_base_instance|byte_received (
// Equation(s):
// \spi_slave_0_base_instance|byte_received~regout  = DFFEAS((\spi_slave_0_base_instance|sckr [1] & (!\spi_slave_0_base_instance|sselr [1] & (\spi_slave_0_base_instance|byte_received~0_combout  & \spi_slave_0_base_instance|bitcnt [0]))), GLOBAL(\clk~combout 
// ), \spi_slave_0_base_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_0_base_instance|sckr [1]),
	.datab(\spi_slave_0_base_instance|sselr [1]),
	.datac(\spi_slave_0_base_instance|byte_received~0_combout ),
	.datad(\spi_slave_0_base_instance|bitcnt [0]),
	.aclr(!\spi_slave_0_base_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_0_base_instance|byte_received~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_0_base_instance|byte_received .lut_mask = "2000";
defparam \spi_slave_0_base_instance|byte_received .operation_mode = "normal";
defparam \spi_slave_0_base_instance|byte_received .output_mode = "reg_only";
defparam \spi_slave_0_base_instance|byte_received .register_cascade_mode = "off";
defparam \spi_slave_0_base_instance|byte_received .sum_lutc_input = "datac";
defparam \spi_slave_0_base_instance|byte_received .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \spi_slave_0_base_instance|cnt[0] (
// Equation(s):
// \spi_slave_0_base_instance|cnt [0] = DFFEAS(\spi_slave_0_base_instance|cnt [0] $ ((((\spi_slave_0_base_instance|byte_received~regout )))), GLOBAL(\clk~combout ), \spi_slave_0_base_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_0_base_instance|cnt [0]),
	.datab(vcc),
	.datac(\spi_slave_0_base_instance|byte_received~regout ),
	.datad(vcc),
	.aclr(!\spi_slave_0_base_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_0_base_instance|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_0_base_instance|cnt[0] .lut_mask = "5a5a";
defparam \spi_slave_0_base_instance|cnt[0] .operation_mode = "normal";
defparam \spi_slave_0_base_instance|cnt[0] .output_mode = "reg_only";
defparam \spi_slave_0_base_instance|cnt[0] .register_cascade_mode = "off";
defparam \spi_slave_0_base_instance|cnt[0] .sum_lutc_input = "datac";
defparam \spi_slave_0_base_instance|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxii_lcell \spi_slave_0_base_instance|cnt[1] (
// Equation(s):
// \spi_slave_0_base_instance|cnt [1] = DFFEAS(\spi_slave_0_base_instance|cnt [0] $ ((\spi_slave_0_base_instance|cnt [1])), GLOBAL(\clk~combout ), \spi_slave_0_base_rst~regout , , \spi_slave_0_base_instance|byte_received~regout , , , , )
// \spi_slave_0_base_instance|cnt[1]~13  = CARRY((\spi_slave_0_base_instance|cnt [0] & (\spi_slave_0_base_instance|cnt [1])))
// \spi_slave_0_base_instance|cnt[1]~13COUT1_16  = CARRY((\spi_slave_0_base_instance|cnt [0] & (\spi_slave_0_base_instance|cnt [1])))

	.clk(\clk~combout ),
	.dataa(\spi_slave_0_base_instance|cnt [0]),
	.datab(\spi_slave_0_base_instance|cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_0_base_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_0_base_instance|byte_received~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_0_base_instance|cnt [1]),
	.cout(),
	.cout0(\spi_slave_0_base_instance|cnt[1]~13 ),
	.cout1(\spi_slave_0_base_instance|cnt[1]~13COUT1_16 ));
// synopsys translate_off
defparam \spi_slave_0_base_instance|cnt[1] .lut_mask = "6688";
defparam \spi_slave_0_base_instance|cnt[1] .operation_mode = "arithmetic";
defparam \spi_slave_0_base_instance|cnt[1] .output_mode = "reg_only";
defparam \spi_slave_0_base_instance|cnt[1] .register_cascade_mode = "off";
defparam \spi_slave_0_base_instance|cnt[1] .sum_lutc_input = "datac";
defparam \spi_slave_0_base_instance|cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \spi_slave_0_base_instance|cnt[2] (
// Equation(s):
// \spi_slave_0_base_instance|cnt [2] = DFFEAS((\spi_slave_0_base_instance|cnt [2] $ ((\spi_slave_0_base_instance|cnt[1]~13 ))), GLOBAL(\clk~combout ), \spi_slave_0_base_rst~regout , , \spi_slave_0_base_instance|byte_received~regout , , , , )
// \spi_slave_0_base_instance|cnt[2]~11  = CARRY(((!\spi_slave_0_base_instance|cnt[1]~13 ) # (!\spi_slave_0_base_instance|cnt [2])))
// \spi_slave_0_base_instance|cnt[2]~11COUT1_17  = CARRY(((!\spi_slave_0_base_instance|cnt[1]~13COUT1_16 ) # (!\spi_slave_0_base_instance|cnt [2])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_0_base_instance|cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_0_base_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_0_base_instance|byte_received~regout ),
	.cin(gnd),
	.cin0(\spi_slave_0_base_instance|cnt[1]~13 ),
	.cin1(\spi_slave_0_base_instance|cnt[1]~13COUT1_16 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_0_base_instance|cnt [2]),
	.cout(),
	.cout0(\spi_slave_0_base_instance|cnt[2]~11 ),
	.cout1(\spi_slave_0_base_instance|cnt[2]~11COUT1_17 ));
// synopsys translate_off
defparam \spi_slave_0_base_instance|cnt[2] .cin0_used = "true";
defparam \spi_slave_0_base_instance|cnt[2] .cin1_used = "true";
defparam \spi_slave_0_base_instance|cnt[2] .lut_mask = "3c3f";
defparam \spi_slave_0_base_instance|cnt[2] .operation_mode = "arithmetic";
defparam \spi_slave_0_base_instance|cnt[2] .output_mode = "reg_only";
defparam \spi_slave_0_base_instance|cnt[2] .register_cascade_mode = "off";
defparam \spi_slave_0_base_instance|cnt[2] .sum_lutc_input = "cin";
defparam \spi_slave_0_base_instance|cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxii_lcell \spi_slave_0_base_instance|cnt[3] (
// Equation(s):
// \spi_slave_0_base_instance|cnt [3] = DFFEAS(\spi_slave_0_base_instance|cnt [3] $ ((((!\spi_slave_0_base_instance|cnt[2]~11 )))), GLOBAL(\clk~combout ), \spi_slave_0_base_rst~regout , , \spi_slave_0_base_instance|byte_received~regout , , , , )
// \spi_slave_0_base_instance|cnt[3]~9  = CARRY((\spi_slave_0_base_instance|cnt [3] & ((!\spi_slave_0_base_instance|cnt[2]~11 ))))
// \spi_slave_0_base_instance|cnt[3]~9COUT1_18  = CARRY((\spi_slave_0_base_instance|cnt [3] & ((!\spi_slave_0_base_instance|cnt[2]~11COUT1_17 ))))

	.clk(\clk~combout ),
	.dataa(\spi_slave_0_base_instance|cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_0_base_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_0_base_instance|byte_received~regout ),
	.cin(gnd),
	.cin0(\spi_slave_0_base_instance|cnt[2]~11 ),
	.cin1(\spi_slave_0_base_instance|cnt[2]~11COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_0_base_instance|cnt [3]),
	.cout(),
	.cout0(\spi_slave_0_base_instance|cnt[3]~9 ),
	.cout1(\spi_slave_0_base_instance|cnt[3]~9COUT1_18 ));
// synopsys translate_off
defparam \spi_slave_0_base_instance|cnt[3] .cin0_used = "true";
defparam \spi_slave_0_base_instance|cnt[3] .cin1_used = "true";
defparam \spi_slave_0_base_instance|cnt[3] .lut_mask = "a50a";
defparam \spi_slave_0_base_instance|cnt[3] .operation_mode = "arithmetic";
defparam \spi_slave_0_base_instance|cnt[3] .output_mode = "reg_only";
defparam \spi_slave_0_base_instance|cnt[3] .register_cascade_mode = "off";
defparam \spi_slave_0_base_instance|cnt[3] .sum_lutc_input = "cin";
defparam \spi_slave_0_base_instance|cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \spi_slave_0_base_instance|cnt[4] (
// Equation(s):
// \spi_slave_0_base_instance|cnt [4] = DFFEAS(\spi_slave_0_base_instance|cnt [4] $ ((((\spi_slave_0_base_instance|cnt[3]~9 )))), GLOBAL(\clk~combout ), \spi_slave_0_base_rst~regout , , \spi_slave_0_base_instance|byte_received~regout , , , , )
// \spi_slave_0_base_instance|cnt[4]~7  = CARRY(((!\spi_slave_0_base_instance|cnt[3]~9COUT1_18 )) # (!\spi_slave_0_base_instance|cnt [4]))

	.clk(\clk~combout ),
	.dataa(\spi_slave_0_base_instance|cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_0_base_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_0_base_instance|byte_received~regout ),
	.cin(gnd),
	.cin0(\spi_slave_0_base_instance|cnt[3]~9 ),
	.cin1(\spi_slave_0_base_instance|cnt[3]~9COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_0_base_instance|cnt [4]),
	.cout(\spi_slave_0_base_instance|cnt[4]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_0_base_instance|cnt[4] .cin0_used = "true";
defparam \spi_slave_0_base_instance|cnt[4] .cin1_used = "true";
defparam \spi_slave_0_base_instance|cnt[4] .lut_mask = "5a5f";
defparam \spi_slave_0_base_instance|cnt[4] .operation_mode = "arithmetic";
defparam \spi_slave_0_base_instance|cnt[4] .output_mode = "reg_only";
defparam \spi_slave_0_base_instance|cnt[4] .register_cascade_mode = "off";
defparam \spi_slave_0_base_instance|cnt[4] .sum_lutc_input = "cin";
defparam \spi_slave_0_base_instance|cnt[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell \spi_slave_0_base_instance|cnt[5] (
// Equation(s):
// \spi_slave_0_base_instance|cnt [5] = DFFEAS(\spi_slave_0_base_instance|cnt [5] $ ((((!\spi_slave_0_base_instance|cnt[4]~7 )))), GLOBAL(\clk~combout ), \spi_slave_0_base_rst~regout , , \spi_slave_0_base_instance|byte_received~regout , , , , )
// \spi_slave_0_base_instance|cnt[5]~5  = CARRY((\spi_slave_0_base_instance|cnt [5] & ((!\spi_slave_0_base_instance|cnt[4]~7 ))))
// \spi_slave_0_base_instance|cnt[5]~5COUT1_19  = CARRY((\spi_slave_0_base_instance|cnt [5] & ((!\spi_slave_0_base_instance|cnt[4]~7 ))))

	.clk(\clk~combout ),
	.dataa(\spi_slave_0_base_instance|cnt [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_0_base_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_0_base_instance|byte_received~regout ),
	.cin(\spi_slave_0_base_instance|cnt[4]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_0_base_instance|cnt [5]),
	.cout(),
	.cout0(\spi_slave_0_base_instance|cnt[5]~5 ),
	.cout1(\spi_slave_0_base_instance|cnt[5]~5COUT1_19 ));
// synopsys translate_off
defparam \spi_slave_0_base_instance|cnt[5] .cin_used = "true";
defparam \spi_slave_0_base_instance|cnt[5] .lut_mask = "a50a";
defparam \spi_slave_0_base_instance|cnt[5] .operation_mode = "arithmetic";
defparam \spi_slave_0_base_instance|cnt[5] .output_mode = "reg_only";
defparam \spi_slave_0_base_instance|cnt[5] .register_cascade_mode = "off";
defparam \spi_slave_0_base_instance|cnt[5] .sum_lutc_input = "cin";
defparam \spi_slave_0_base_instance|cnt[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell \spi_slave_0_base_instance|cnt[6] (
// Equation(s):
// \spi_slave_0_base_instance|cnt [6] = DFFEAS(\spi_slave_0_base_instance|cnt [6] $ (((((!\spi_slave_0_base_instance|cnt[4]~7  & \spi_slave_0_base_instance|cnt[5]~5 ) # (\spi_slave_0_base_instance|cnt[4]~7  & \spi_slave_0_base_instance|cnt[5]~5COUT1_19 
// ))))), GLOBAL(\clk~combout ), \spi_slave_0_base_rst~regout , , \spi_slave_0_base_instance|byte_received~regout , , , , )
// \spi_slave_0_base_instance|cnt[6]~3  = CARRY(((!\spi_slave_0_base_instance|cnt[5]~5 )) # (!\spi_slave_0_base_instance|cnt [6]))
// \spi_slave_0_base_instance|cnt[6]~3COUT1_20  = CARRY(((!\spi_slave_0_base_instance|cnt[5]~5COUT1_19 )) # (!\spi_slave_0_base_instance|cnt [6]))

	.clk(\clk~combout ),
	.dataa(\spi_slave_0_base_instance|cnt [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_0_base_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_0_base_instance|byte_received~regout ),
	.cin(\spi_slave_0_base_instance|cnt[4]~7 ),
	.cin0(\spi_slave_0_base_instance|cnt[5]~5 ),
	.cin1(\spi_slave_0_base_instance|cnt[5]~5COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_0_base_instance|cnt [6]),
	.cout(),
	.cout0(\spi_slave_0_base_instance|cnt[6]~3 ),
	.cout1(\spi_slave_0_base_instance|cnt[6]~3COUT1_20 ));
// synopsys translate_off
defparam \spi_slave_0_base_instance|cnt[6] .cin0_used = "true";
defparam \spi_slave_0_base_instance|cnt[6] .cin1_used = "true";
defparam \spi_slave_0_base_instance|cnt[6] .cin_used = "true";
defparam \spi_slave_0_base_instance|cnt[6] .lut_mask = "5a5f";
defparam \spi_slave_0_base_instance|cnt[6] .operation_mode = "arithmetic";
defparam \spi_slave_0_base_instance|cnt[6] .output_mode = "reg_only";
defparam \spi_slave_0_base_instance|cnt[6] .register_cascade_mode = "off";
defparam \spi_slave_0_base_instance|cnt[6] .sum_lutc_input = "cin";
defparam \spi_slave_0_base_instance|cnt[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N3
maxii_lcell \spi_slave_0_base_instance|byte_data_sent[0] (
// Equation(s):
// \spi_slave_0_base_instance|byte_data_sent [0] = DFFEAS((\spi_slave_0_base_instance|cnt [0] & (!\spi_slave_0_base_instance|bitcnt [1] & (!\spi_slave_0_base_instance|bitcnt [0] & !\spi_slave_0_base_instance|bitcnt [2]))), GLOBAL(\clk~combout ), 
// \spi_slave_0_base_rst~regout , , \spi_slave_0_base_instance|always7~0 , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_0_base_instance|cnt [0]),
	.datab(\spi_slave_0_base_instance|bitcnt [1]),
	.datac(\spi_slave_0_base_instance|bitcnt [0]),
	.datad(\spi_slave_0_base_instance|bitcnt [2]),
	.aclr(!\spi_slave_0_base_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_0_base_instance|always7~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_0_base_instance|byte_data_sent [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_0_base_instance|byte_data_sent[0] .lut_mask = "0002";
defparam \spi_slave_0_base_instance|byte_data_sent[0] .operation_mode = "normal";
defparam \spi_slave_0_base_instance|byte_data_sent[0] .output_mode = "reg_only";
defparam \spi_slave_0_base_instance|byte_data_sent[0] .register_cascade_mode = "off";
defparam \spi_slave_0_base_instance|byte_data_sent[0] .sum_lutc_input = "datac";
defparam \spi_slave_0_base_instance|byte_data_sent[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N6
maxii_lcell \spi_slave_0_base_instance|byte_data_sent[1] (
// Equation(s):
// \spi_slave_0_base_instance|byte_data_sent [1] = DFFEAS(((\spi_slave_0_base_instance|Equal4~0_combout  & (\spi_slave_0_base_instance|cnt [1])) # (!\spi_slave_0_base_instance|Equal4~0_combout  & ((\spi_slave_0_base_instance|byte_data_sent [0])))), 
// GLOBAL(\clk~combout ), \spi_slave_0_base_rst~regout , , \spi_slave_0_base_instance|always7~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_0_base_instance|Equal4~0_combout ),
	.datac(\spi_slave_0_base_instance|cnt [1]),
	.datad(\spi_slave_0_base_instance|byte_data_sent [0]),
	.aclr(!\spi_slave_0_base_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_0_base_instance|always7~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_0_base_instance|byte_data_sent [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_0_base_instance|byte_data_sent[1] .lut_mask = "f3c0";
defparam \spi_slave_0_base_instance|byte_data_sent[1] .operation_mode = "normal";
defparam \spi_slave_0_base_instance|byte_data_sent[1] .output_mode = "reg_only";
defparam \spi_slave_0_base_instance|byte_data_sent[1] .register_cascade_mode = "off";
defparam \spi_slave_0_base_instance|byte_data_sent[1] .sum_lutc_input = "datac";
defparam \spi_slave_0_base_instance|byte_data_sent[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N4
maxii_lcell \spi_slave_0_base_instance|byte_data_sent[2] (
// Equation(s):
// \spi_slave_0_base_instance|byte_data_sent [2] = DFFEAS((\spi_slave_0_base_instance|Equal4~0_combout  & (((\spi_slave_0_base_instance|cnt [2])))) # (!\spi_slave_0_base_instance|Equal4~0_combout  & (\spi_slave_0_base_instance|byte_data_sent [1])), 
// GLOBAL(\clk~combout ), \spi_slave_0_base_rst~regout , , \spi_slave_0_base_instance|always7~0 , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_0_base_instance|byte_data_sent [1]),
	.datab(\spi_slave_0_base_instance|cnt [2]),
	.datac(\spi_slave_0_base_instance|Equal4~0_combout ),
	.datad(vcc),
	.aclr(!\spi_slave_0_base_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_0_base_instance|always7~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_0_base_instance|byte_data_sent [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_0_base_instance|byte_data_sent[2] .lut_mask = "caca";
defparam \spi_slave_0_base_instance|byte_data_sent[2] .operation_mode = "normal";
defparam \spi_slave_0_base_instance|byte_data_sent[2] .output_mode = "reg_only";
defparam \spi_slave_0_base_instance|byte_data_sent[2] .register_cascade_mode = "off";
defparam \spi_slave_0_base_instance|byte_data_sent[2] .sum_lutc_input = "datac";
defparam \spi_slave_0_base_instance|byte_data_sent[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N8
maxii_lcell \spi_slave_0_base_instance|byte_data_sent[3] (
// Equation(s):
// \spi_slave_0_base_instance|byte_data_sent [3] = DFFEAS(((\spi_slave_0_base_instance|Equal4~0_combout  & ((\spi_slave_0_base_instance|cnt [3]))) # (!\spi_slave_0_base_instance|Equal4~0_combout  & (\spi_slave_0_base_instance|byte_data_sent [2]))), 
// GLOBAL(\clk~combout ), \spi_slave_0_base_rst~regout , , \spi_slave_0_base_instance|always7~0 , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_0_base_instance|byte_data_sent [2]),
	.datab(vcc),
	.datac(\spi_slave_0_base_instance|Equal4~0_combout ),
	.datad(\spi_slave_0_base_instance|cnt [3]),
	.aclr(!\spi_slave_0_base_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_0_base_instance|always7~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_0_base_instance|byte_data_sent [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_0_base_instance|byte_data_sent[3] .lut_mask = "fa0a";
defparam \spi_slave_0_base_instance|byte_data_sent[3] .operation_mode = "normal";
defparam \spi_slave_0_base_instance|byte_data_sent[3] .output_mode = "reg_only";
defparam \spi_slave_0_base_instance|byte_data_sent[3] .register_cascade_mode = "off";
defparam \spi_slave_0_base_instance|byte_data_sent[3] .sum_lutc_input = "datac";
defparam \spi_slave_0_base_instance|byte_data_sent[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxii_lcell \spi_slave_0_base_instance|byte_data_sent[4] (
// Equation(s):
// \spi_slave_0_base_instance|byte_data_sent [4] = DFFEAS(((\spi_slave_0_base_instance|Equal4~0_combout  & (\spi_slave_0_base_instance|cnt [4])) # (!\spi_slave_0_base_instance|Equal4~0_combout  & ((\spi_slave_0_base_instance|byte_data_sent [3])))), 
// GLOBAL(\clk~combout ), \spi_slave_0_base_rst~regout , , \spi_slave_0_base_instance|always7~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_0_base_instance|cnt [4]),
	.datac(\spi_slave_0_base_instance|Equal4~0_combout ),
	.datad(\spi_slave_0_base_instance|byte_data_sent [3]),
	.aclr(!\spi_slave_0_base_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_0_base_instance|always7~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_0_base_instance|byte_data_sent [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_0_base_instance|byte_data_sent[4] .lut_mask = "cfc0";
defparam \spi_slave_0_base_instance|byte_data_sent[4] .operation_mode = "normal";
defparam \spi_slave_0_base_instance|byte_data_sent[4] .output_mode = "reg_only";
defparam \spi_slave_0_base_instance|byte_data_sent[4] .register_cascade_mode = "off";
defparam \spi_slave_0_base_instance|byte_data_sent[4] .sum_lutc_input = "datac";
defparam \spi_slave_0_base_instance|byte_data_sent[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N1
maxii_lcell \spi_slave_0_base_instance|byte_data_sent[5] (
// Equation(s):
// \spi_slave_0_base_instance|byte_data_sent [5] = DFFEAS(((\spi_slave_0_base_instance|Equal4~0_combout  & (\spi_slave_0_base_instance|cnt [5])) # (!\spi_slave_0_base_instance|Equal4~0_combout  & ((\spi_slave_0_base_instance|byte_data_sent [4])))), 
// GLOBAL(\clk~combout ), \spi_slave_0_base_rst~regout , , \spi_slave_0_base_instance|always7~0 , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_0_base_instance|cnt [5]),
	.datab(vcc),
	.datac(\spi_slave_0_base_instance|Equal4~0_combout ),
	.datad(\spi_slave_0_base_instance|byte_data_sent [4]),
	.aclr(!\spi_slave_0_base_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_0_base_instance|always7~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_0_base_instance|byte_data_sent [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_0_base_instance|byte_data_sent[5] .lut_mask = "afa0";
defparam \spi_slave_0_base_instance|byte_data_sent[5] .operation_mode = "normal";
defparam \spi_slave_0_base_instance|byte_data_sent[5] .output_mode = "reg_only";
defparam \spi_slave_0_base_instance|byte_data_sent[5] .register_cascade_mode = "off";
defparam \spi_slave_0_base_instance|byte_data_sent[5] .sum_lutc_input = "datac";
defparam \spi_slave_0_base_instance|byte_data_sent[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N5
maxii_lcell \spi_slave_0_base_instance|byte_data_sent[6] (
// Equation(s):
// \spi_slave_0_base_instance|byte_data_sent [6] = DFFEAS(((\spi_slave_0_base_instance|Equal4~0_combout  & (\spi_slave_0_base_instance|cnt [6])) # (!\spi_slave_0_base_instance|Equal4~0_combout  & ((\spi_slave_0_base_instance|byte_data_sent [5])))), 
// GLOBAL(\clk~combout ), \spi_slave_0_base_rst~regout , , \spi_slave_0_base_instance|always7~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_0_base_instance|Equal4~0_combout ),
	.datac(\spi_slave_0_base_instance|cnt [6]),
	.datad(\spi_slave_0_base_instance|byte_data_sent [5]),
	.aclr(!\spi_slave_0_base_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_0_base_instance|always7~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_0_base_instance|byte_data_sent [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_0_base_instance|byte_data_sent[6] .lut_mask = "f3c0";
defparam \spi_slave_0_base_instance|byte_data_sent[6] .operation_mode = "normal";
defparam \spi_slave_0_base_instance|byte_data_sent[6] .output_mode = "reg_only";
defparam \spi_slave_0_base_instance|byte_data_sent[6] .register_cascade_mode = "off";
defparam \spi_slave_0_base_instance|byte_data_sent[6] .sum_lutc_input = "datac";
defparam \spi_slave_0_base_instance|byte_data_sent[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \spi_slave_0_base_instance|cnt[7] (
// Equation(s):
// \spi_slave_0_base_instance|cnt [7] = DFFEAS((\spi_slave_0_base_instance|cnt [7] $ ((!(!\spi_slave_0_base_instance|cnt[4]~7  & \spi_slave_0_base_instance|cnt[6]~3 ) # (\spi_slave_0_base_instance|cnt[4]~7  & \spi_slave_0_base_instance|cnt[6]~3COUT1_20 )))), 
// GLOBAL(\clk~combout ), \spi_slave_0_base_rst~regout , , \spi_slave_0_base_instance|byte_received~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_0_base_instance|cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_0_base_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_0_base_instance|byte_received~regout ),
	.cin(\spi_slave_0_base_instance|cnt[4]~7 ),
	.cin0(\spi_slave_0_base_instance|cnt[6]~3 ),
	.cin1(\spi_slave_0_base_instance|cnt[6]~3COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_0_base_instance|cnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_0_base_instance|cnt[7] .cin0_used = "true";
defparam \spi_slave_0_base_instance|cnt[7] .cin1_used = "true";
defparam \spi_slave_0_base_instance|cnt[7] .cin_used = "true";
defparam \spi_slave_0_base_instance|cnt[7] .lut_mask = "c3c3";
defparam \spi_slave_0_base_instance|cnt[7] .operation_mode = "normal";
defparam \spi_slave_0_base_instance|cnt[7] .output_mode = "reg_only";
defparam \spi_slave_0_base_instance|cnt[7] .register_cascade_mode = "off";
defparam \spi_slave_0_base_instance|cnt[7] .sum_lutc_input = "cin";
defparam \spi_slave_0_base_instance|cnt[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N7
maxii_lcell \spi_slave_0_base_instance|byte_data_sent[7] (
// Equation(s):
// \spi_slave_0_base_instance|byte_data_sent [7] = DFFEAS((\spi_slave_0_base_instance|Equal4~0_combout  & (((\spi_slave_0_base_instance|cnt [7])))) # (!\spi_slave_0_base_instance|Equal4~0_combout  & (\spi_slave_0_base_instance|byte_data_sent [6])), 
// GLOBAL(\clk~combout ), \spi_slave_0_base_rst~regout , , \spi_slave_0_base_instance|always7~0 , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_0_base_instance|byte_data_sent [6]),
	.datab(\spi_slave_0_base_instance|cnt [7]),
	.datac(\spi_slave_0_base_instance|Equal4~0_combout ),
	.datad(vcc),
	.aclr(!\spi_slave_0_base_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_0_base_instance|always7~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_0_base_instance|byte_data_sent [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_0_base_instance|byte_data_sent[7] .lut_mask = "caca";
defparam \spi_slave_0_base_instance|byte_data_sent[7] .operation_mode = "normal";
defparam \spi_slave_0_base_instance|byte_data_sent[7] .output_mode = "reg_only";
defparam \spi_slave_0_base_instance|byte_data_sent[7] .register_cascade_mode = "off";
defparam \spi_slave_0_base_instance|byte_data_sent[7] .sum_lutc_input = "datac";
defparam \spi_slave_0_base_instance|byte_data_sent[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxii_lcell spi_rst(
// Equation(s):
// \spi_rst~regout  = DFFEAS((\Equal11~5_combout ) # ((\spi_rst~regout  & ((\Equal13~4_combout ) # (!\WideOr14~0_combout )))), GLOBAL(\clk~combout ), VCC, , \rst_n~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_rst~regout ),
	.datab(\Equal11~5_combout ),
	.datac(\Equal13~4_combout ),
	.datad(\WideOr14~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_rst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam spi_rst.lut_mask = "ecee";
defparam spi_rst.operation_mode = "normal";
defparam spi_rst.output_mode = "reg_only";
defparam spi_rst.register_cascade_mode = "off";
defparam spi_rst.sum_lutc_input = "datac";
defparam spi_rst.synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \spi_ctrl_instance|clk_count[0] (
// Equation(s):
// \spi_ctrl_instance|clk_count [0] = DFFEAS(((!\spi_ctrl_instance|clk_count [0])), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , \spi_ctrl_instance|LessThan0~1_combout , )
// \spi_ctrl_instance|clk_count[0]~15  = CARRY(((\spi_ctrl_instance|clk_count [0])))
// \spi_ctrl_instance|clk_count[0]~15COUT1_17  = CARRY(((\spi_ctrl_instance|clk_count [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|clk_count [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|clk_count [0]),
	.cout(),
	.cout0(\spi_ctrl_instance|clk_count[0]~15 ),
	.cout1(\spi_ctrl_instance|clk_count[0]~15COUT1_17 ));
// synopsys translate_off
defparam \spi_ctrl_instance|clk_count[0] .lut_mask = "33cc";
defparam \spi_ctrl_instance|clk_count[0] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|clk_count[0] .output_mode = "reg_only";
defparam \spi_ctrl_instance|clk_count[0] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|clk_count[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|clk_count[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \spi_ctrl_instance|clk_count[1] (
// Equation(s):
// \spi_ctrl_instance|clk_count [1] = DFFEAS((\spi_ctrl_instance|clk_count [1] $ ((\spi_ctrl_instance|clk_count[0]~15 ))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , \spi_ctrl_instance|LessThan0~1_combout , )
// \spi_ctrl_instance|clk_count[1]~13  = CARRY(((!\spi_ctrl_instance|clk_count[0]~15 ) # (!\spi_ctrl_instance|clk_count [1])))
// \spi_ctrl_instance|clk_count[1]~13COUT1_18  = CARRY(((!\spi_ctrl_instance|clk_count[0]~15COUT1_17 ) # (!\spi_ctrl_instance|clk_count [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|clk_count [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|clk_count[0]~15 ),
	.cin1(\spi_ctrl_instance|clk_count[0]~15COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|clk_count [1]),
	.cout(),
	.cout0(\spi_ctrl_instance|clk_count[1]~13 ),
	.cout1(\spi_ctrl_instance|clk_count[1]~13COUT1_18 ));
// synopsys translate_off
defparam \spi_ctrl_instance|clk_count[1] .cin0_used = "true";
defparam \spi_ctrl_instance|clk_count[1] .cin1_used = "true";
defparam \spi_ctrl_instance|clk_count[1] .lut_mask = "3c3f";
defparam \spi_ctrl_instance|clk_count[1] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|clk_count[1] .output_mode = "reg_only";
defparam \spi_ctrl_instance|clk_count[1] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|clk_count[1] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|clk_count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \spi_ctrl_instance|clk_count[2] (
// Equation(s):
// \spi_ctrl_instance|clk_count [2] = DFFEAS((\spi_ctrl_instance|clk_count [2] $ ((!\spi_ctrl_instance|clk_count[1]~13 ))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , \spi_ctrl_instance|LessThan0~1_combout , )
// \spi_ctrl_instance|clk_count[2]~1  = CARRY(((\spi_ctrl_instance|clk_count [2] & !\spi_ctrl_instance|clk_count[1]~13 )))
// \spi_ctrl_instance|clk_count[2]~1COUT1_19  = CARRY(((\spi_ctrl_instance|clk_count [2] & !\spi_ctrl_instance|clk_count[1]~13COUT1_18 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|clk_count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|clk_count[1]~13 ),
	.cin1(\spi_ctrl_instance|clk_count[1]~13COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|clk_count [2]),
	.cout(),
	.cout0(\spi_ctrl_instance|clk_count[2]~1 ),
	.cout1(\spi_ctrl_instance|clk_count[2]~1COUT1_19 ));
// synopsys translate_off
defparam \spi_ctrl_instance|clk_count[2] .cin0_used = "true";
defparam \spi_ctrl_instance|clk_count[2] .cin1_used = "true";
defparam \spi_ctrl_instance|clk_count[2] .lut_mask = "c30c";
defparam \spi_ctrl_instance|clk_count[2] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|clk_count[2] .output_mode = "reg_only";
defparam \spi_ctrl_instance|clk_count[2] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|clk_count[2] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|clk_count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \spi_ctrl_instance|clk_count[3] (
// Equation(s):
// \spi_ctrl_instance|clk_count [3] = DFFEAS(\spi_ctrl_instance|clk_count [3] $ ((((\spi_ctrl_instance|clk_count[2]~1 )))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , \spi_ctrl_instance|LessThan0~1_combout , )
// \spi_ctrl_instance|clk_count[3]~3  = CARRY(((!\spi_ctrl_instance|clk_count[2]~1 )) # (!\spi_ctrl_instance|clk_count [3]))
// \spi_ctrl_instance|clk_count[3]~3COUT1_20  = CARRY(((!\spi_ctrl_instance|clk_count[2]~1COUT1_19 )) # (!\spi_ctrl_instance|clk_count [3]))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|clk_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|clk_count[2]~1 ),
	.cin1(\spi_ctrl_instance|clk_count[2]~1COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|clk_count [3]),
	.cout(),
	.cout0(\spi_ctrl_instance|clk_count[3]~3 ),
	.cout1(\spi_ctrl_instance|clk_count[3]~3COUT1_20 ));
// synopsys translate_off
defparam \spi_ctrl_instance|clk_count[3] .cin0_used = "true";
defparam \spi_ctrl_instance|clk_count[3] .cin1_used = "true";
defparam \spi_ctrl_instance|clk_count[3] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|clk_count[3] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|clk_count[3] .output_mode = "reg_only";
defparam \spi_ctrl_instance|clk_count[3] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|clk_count[3] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|clk_count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \spi_ctrl_instance|clk_count[4] (
// Equation(s):
// \spi_ctrl_instance|clk_count [4] = DFFEAS((\spi_ctrl_instance|clk_count [4] $ ((!\spi_ctrl_instance|clk_count[3]~3 ))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , \spi_ctrl_instance|LessThan0~1_combout , )
// \spi_ctrl_instance|clk_count[4]~5  = CARRY(((\spi_ctrl_instance|clk_count [4] & !\spi_ctrl_instance|clk_count[3]~3COUT1_20 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|clk_count [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|clk_count[3]~3 ),
	.cin1(\spi_ctrl_instance|clk_count[3]~3COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|clk_count [4]),
	.cout(\spi_ctrl_instance|clk_count[4]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|clk_count[4] .cin0_used = "true";
defparam \spi_ctrl_instance|clk_count[4] .cin1_used = "true";
defparam \spi_ctrl_instance|clk_count[4] .lut_mask = "c30c";
defparam \spi_ctrl_instance|clk_count[4] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|clk_count[4] .output_mode = "reg_only";
defparam \spi_ctrl_instance|clk_count[4] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|clk_count[4] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|clk_count[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \spi_ctrl_instance|clk_count[5] (
// Equation(s):
// \spi_ctrl_instance|clk_count [5] = DFFEAS(\spi_ctrl_instance|clk_count [5] $ ((((\spi_ctrl_instance|clk_count[4]~5 )))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , \spi_ctrl_instance|LessThan0~1_combout , )
// \spi_ctrl_instance|clk_count[5]~9  = CARRY(((!\spi_ctrl_instance|clk_count[4]~5 )) # (!\spi_ctrl_instance|clk_count [5]))
// \spi_ctrl_instance|clk_count[5]~9COUT1_21  = CARRY(((!\spi_ctrl_instance|clk_count[4]~5 )) # (!\spi_ctrl_instance|clk_count [5]))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|clk_count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_ctrl_instance|clk_count[4]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|clk_count [5]),
	.cout(),
	.cout0(\spi_ctrl_instance|clk_count[5]~9 ),
	.cout1(\spi_ctrl_instance|clk_count[5]~9COUT1_21 ));
// synopsys translate_off
defparam \spi_ctrl_instance|clk_count[5] .cin_used = "true";
defparam \spi_ctrl_instance|clk_count[5] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|clk_count[5] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|clk_count[5] .output_mode = "reg_only";
defparam \spi_ctrl_instance|clk_count[5] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|clk_count[5] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|clk_count[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \spi_ctrl_instance|clk_count[6] (
// Equation(s):
// \spi_ctrl_instance|clk_count [6] = DFFEAS(\spi_ctrl_instance|clk_count [6] $ ((((!(!\spi_ctrl_instance|clk_count[4]~5  & \spi_ctrl_instance|clk_count[5]~9 ) # (\spi_ctrl_instance|clk_count[4]~5  & \spi_ctrl_instance|clk_count[5]~9COUT1_21 ))))), 
// GLOBAL(\clk~combout ), \spi_rst~regout , , , , , \spi_ctrl_instance|LessThan0~1_combout , )
// \spi_ctrl_instance|clk_count[6]~7  = CARRY((\spi_ctrl_instance|clk_count [6] & ((!\spi_ctrl_instance|clk_count[5]~9 ))))
// \spi_ctrl_instance|clk_count[6]~7COUT1_22  = CARRY((\spi_ctrl_instance|clk_count [6] & ((!\spi_ctrl_instance|clk_count[5]~9COUT1_21 ))))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|clk_count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_ctrl_instance|clk_count[4]~5 ),
	.cin0(\spi_ctrl_instance|clk_count[5]~9 ),
	.cin1(\spi_ctrl_instance|clk_count[5]~9COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|clk_count [6]),
	.cout(),
	.cout0(\spi_ctrl_instance|clk_count[6]~7 ),
	.cout1(\spi_ctrl_instance|clk_count[6]~7COUT1_22 ));
// synopsys translate_off
defparam \spi_ctrl_instance|clk_count[6] .cin0_used = "true";
defparam \spi_ctrl_instance|clk_count[6] .cin1_used = "true";
defparam \spi_ctrl_instance|clk_count[6] .cin_used = "true";
defparam \spi_ctrl_instance|clk_count[6] .lut_mask = "a50a";
defparam \spi_ctrl_instance|clk_count[6] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|clk_count[6] .output_mode = "reg_only";
defparam \spi_ctrl_instance|clk_count[6] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|clk_count[6] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|clk_count[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \spi_ctrl_instance|clk_count[7] (
// Equation(s):
// \spi_ctrl_instance|clk_count [7] = DFFEAS((\spi_ctrl_instance|clk_count [7] $ (((!\spi_ctrl_instance|clk_count[4]~5  & \spi_ctrl_instance|clk_count[6]~7 ) # (\spi_ctrl_instance|clk_count[4]~5  & \spi_ctrl_instance|clk_count[6]~7COUT1_22 )))), 
// GLOBAL(\clk~combout ), \spi_rst~regout , , , , , \spi_ctrl_instance|LessThan0~1_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|clk_count [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_ctrl_instance|clk_count[4]~5 ),
	.cin0(\spi_ctrl_instance|clk_count[6]~7 ),
	.cin1(\spi_ctrl_instance|clk_count[6]~7COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|clk_count [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|clk_count[7] .cin0_used = "true";
defparam \spi_ctrl_instance|clk_count[7] .cin1_used = "true";
defparam \spi_ctrl_instance|clk_count[7] .cin_used = "true";
defparam \spi_ctrl_instance|clk_count[7] .lut_mask = "3c3c";
defparam \spi_ctrl_instance|clk_count[7] .operation_mode = "normal";
defparam \spi_ctrl_instance|clk_count[7] .output_mode = "reg_only";
defparam \spi_ctrl_instance|clk_count[7] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|clk_count[7] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|clk_count[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \spi_ctrl_instance|LessThan0~0 (
// Equation(s):
// \spi_ctrl_instance|LessThan0~0_combout  = ((!\spi_ctrl_instance|clk_count [2] & (!\spi_ctrl_instance|clk_count [4] & !\spi_ctrl_instance|clk_count [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|clk_count [2]),
	.datac(\spi_ctrl_instance|clk_count [4]),
	.datad(\spi_ctrl_instance|clk_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|LessThan0~0 .lut_mask = "0003";
defparam \spi_ctrl_instance|LessThan0~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|LessThan0~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|LessThan0~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|LessThan0~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell \spi_ctrl_instance|LessThan0~1 (
// Equation(s):
// \spi_ctrl_instance|LessThan0~1_combout  = (\spi_ctrl_instance|clk_count [7]) # ((\spi_ctrl_instance|clk_count [5] & (\spi_ctrl_instance|clk_count [6] & !\spi_ctrl_instance|LessThan0~0_combout )))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|clk_count [5]),
	.datab(\spi_ctrl_instance|clk_count [7]),
	.datac(\spi_ctrl_instance|clk_count [6]),
	.datad(\spi_ctrl_instance|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|LessThan0~1 .lut_mask = "ccec";
defparam \spi_ctrl_instance|LessThan0~1 .operation_mode = "normal";
defparam \spi_ctrl_instance|LessThan0~1 .output_mode = "comb_only";
defparam \spi_ctrl_instance|LessThan0~1 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|LessThan0~1 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxii_lcell \spi_ctrl_instance|spi_clk (
// Equation(s):
// \spi_ctrl_instance|spi_clk~regout  = DFFEAS(((\spi_ctrl_instance|spi_clk~regout  $ (\spi_ctrl_instance|LessThan0~1_combout ))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_ctrl_instance|spi_clk~regout ),
	.datad(\spi_ctrl_instance|LessThan0~1_combout ),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_clk~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_clk .lut_mask = "0ff0";
defparam \spi_ctrl_instance|spi_clk .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_clk .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_clk .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_clk .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_clk .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxii_lcell \spi_ctrl_instance|rst_count[0] (
// Equation(s):
// \spi_ctrl_instance|rst_count [0] = DFFEAS((\spi_ctrl_instance|rst_count [0] $ (((\spi_ctrl_instance|LessThan1~1_combout )))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|rst_count [0]),
	.datac(vcc),
	.datad(\spi_ctrl_instance|LessThan1~1_combout ),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|rst_count[0] .lut_mask = "33cc";
defparam \spi_ctrl_instance|rst_count[0] .operation_mode = "normal";
defparam \spi_ctrl_instance|rst_count[0] .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_count[0] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_count[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|rst_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxii_lcell \spi_ctrl_instance|rst_count[1] (
// Equation(s):
// \spi_ctrl_instance|rst_count [1] = DFFEAS(\spi_ctrl_instance|rst_count [0] $ ((\spi_ctrl_instance|rst_count [1])), GLOBAL(\clk~combout ), \spi_rst~regout , , \spi_ctrl_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_instance|rst_count[1]~13  = CARRY((\spi_ctrl_instance|rst_count [0] & (\spi_ctrl_instance|rst_count [1])))
// \spi_ctrl_instance|rst_count[1]~13COUT1_16  = CARRY((\spi_ctrl_instance|rst_count [0] & (\spi_ctrl_instance|rst_count [1])))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|rst_count [0]),
	.datab(\spi_ctrl_instance|rst_count [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|LessThan1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_count [1]),
	.cout(),
	.cout0(\spi_ctrl_instance|rst_count[1]~13 ),
	.cout1(\spi_ctrl_instance|rst_count[1]~13COUT1_16 ));
// synopsys translate_off
defparam \spi_ctrl_instance|rst_count[1] .lut_mask = "6688";
defparam \spi_ctrl_instance|rst_count[1] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|rst_count[1] .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_count[1] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_count[1] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|rst_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxii_lcell \spi_ctrl_instance|rst_count[2] (
// Equation(s):
// \spi_ctrl_instance|rst_count [2] = DFFEAS((\spi_ctrl_instance|rst_count [2] $ ((\spi_ctrl_instance|rst_count[1]~13 ))), GLOBAL(\clk~combout ), \spi_rst~regout , , \spi_ctrl_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_instance|rst_count[2]~1  = CARRY(((!\spi_ctrl_instance|rst_count[1]~13 ) # (!\spi_ctrl_instance|rst_count [2])))
// \spi_ctrl_instance|rst_count[2]~1COUT1_17  = CARRY(((!\spi_ctrl_instance|rst_count[1]~13COUT1_16 ) # (!\spi_ctrl_instance|rst_count [2])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|rst_count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|LessThan1~1_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|rst_count[1]~13 ),
	.cin1(\spi_ctrl_instance|rst_count[1]~13COUT1_16 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_count [2]),
	.cout(),
	.cout0(\spi_ctrl_instance|rst_count[2]~1 ),
	.cout1(\spi_ctrl_instance|rst_count[2]~1COUT1_17 ));
// synopsys translate_off
defparam \spi_ctrl_instance|rst_count[2] .cin0_used = "true";
defparam \spi_ctrl_instance|rst_count[2] .cin1_used = "true";
defparam \spi_ctrl_instance|rst_count[2] .lut_mask = "3c3f";
defparam \spi_ctrl_instance|rst_count[2] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|rst_count[2] .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_count[2] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_count[2] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|rst_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxii_lcell \spi_ctrl_instance|rst_count[3] (
// Equation(s):
// \spi_ctrl_instance|rst_count [3] = DFFEAS(\spi_ctrl_instance|rst_count [3] $ ((((!\spi_ctrl_instance|rst_count[2]~1 )))), GLOBAL(\clk~combout ), \spi_rst~regout , , \spi_ctrl_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_instance|rst_count[3]~3  = CARRY((\spi_ctrl_instance|rst_count [3] & ((!\spi_ctrl_instance|rst_count[2]~1 ))))
// \spi_ctrl_instance|rst_count[3]~3COUT1_18  = CARRY((\spi_ctrl_instance|rst_count [3] & ((!\spi_ctrl_instance|rst_count[2]~1COUT1_17 ))))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|rst_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|LessThan1~1_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|rst_count[2]~1 ),
	.cin1(\spi_ctrl_instance|rst_count[2]~1COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_count [3]),
	.cout(),
	.cout0(\spi_ctrl_instance|rst_count[3]~3 ),
	.cout1(\spi_ctrl_instance|rst_count[3]~3COUT1_18 ));
// synopsys translate_off
defparam \spi_ctrl_instance|rst_count[3] .cin0_used = "true";
defparam \spi_ctrl_instance|rst_count[3] .cin1_used = "true";
defparam \spi_ctrl_instance|rst_count[3] .lut_mask = "a50a";
defparam \spi_ctrl_instance|rst_count[3] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|rst_count[3] .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_count[3] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_count[3] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|rst_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxii_lcell \spi_ctrl_instance|rst_count[4] (
// Equation(s):
// \spi_ctrl_instance|rst_count [4] = DFFEAS(\spi_ctrl_instance|rst_count [4] $ ((((\spi_ctrl_instance|rst_count[3]~3 )))), GLOBAL(\clk~combout ), \spi_rst~regout , , \spi_ctrl_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_instance|rst_count[4]~5  = CARRY(((!\spi_ctrl_instance|rst_count[3]~3COUT1_18 )) # (!\spi_ctrl_instance|rst_count [4]))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|rst_count [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|LessThan1~1_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|rst_count[3]~3 ),
	.cin1(\spi_ctrl_instance|rst_count[3]~3COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_count [4]),
	.cout(\spi_ctrl_instance|rst_count[4]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|rst_count[4] .cin0_used = "true";
defparam \spi_ctrl_instance|rst_count[4] .cin1_used = "true";
defparam \spi_ctrl_instance|rst_count[4] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|rst_count[4] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|rst_count[4] .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_count[4] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_count[4] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|rst_count[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxii_lcell \spi_ctrl_instance|rst_count[5] (
// Equation(s):
// \spi_ctrl_instance|rst_count [5] = DFFEAS(\spi_ctrl_instance|rst_count [5] $ ((((!\spi_ctrl_instance|rst_count[4]~5 )))), GLOBAL(\clk~combout ), \spi_rst~regout , , \spi_ctrl_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_instance|rst_count[5]~7  = CARRY((\spi_ctrl_instance|rst_count [5] & ((!\spi_ctrl_instance|rst_count[4]~5 ))))
// \spi_ctrl_instance|rst_count[5]~7COUT1_19  = CARRY((\spi_ctrl_instance|rst_count [5] & ((!\spi_ctrl_instance|rst_count[4]~5 ))))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|rst_count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|LessThan1~1_combout ),
	.cin(\spi_ctrl_instance|rst_count[4]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_count [5]),
	.cout(),
	.cout0(\spi_ctrl_instance|rst_count[5]~7 ),
	.cout1(\spi_ctrl_instance|rst_count[5]~7COUT1_19 ));
// synopsys translate_off
defparam \spi_ctrl_instance|rst_count[5] .cin_used = "true";
defparam \spi_ctrl_instance|rst_count[5] .lut_mask = "a50a";
defparam \spi_ctrl_instance|rst_count[5] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|rst_count[5] .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_count[5] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_count[5] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|rst_count[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxii_lcell \spi_ctrl_instance|rst_count[6] (
// Equation(s):
// \spi_ctrl_instance|rst_count [6] = DFFEAS(\spi_ctrl_instance|rst_count [6] $ (((((!\spi_ctrl_instance|rst_count[4]~5  & \spi_ctrl_instance|rst_count[5]~7 ) # (\spi_ctrl_instance|rst_count[4]~5  & \spi_ctrl_instance|rst_count[5]~7COUT1_19 ))))), 
// GLOBAL(\clk~combout ), \spi_rst~regout , , \spi_ctrl_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_instance|rst_count[6]~9  = CARRY(((!\spi_ctrl_instance|rst_count[5]~7 )) # (!\spi_ctrl_instance|rst_count [6]))
// \spi_ctrl_instance|rst_count[6]~9COUT1_20  = CARRY(((!\spi_ctrl_instance|rst_count[5]~7COUT1_19 )) # (!\spi_ctrl_instance|rst_count [6]))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|rst_count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|LessThan1~1_combout ),
	.cin(\spi_ctrl_instance|rst_count[4]~5 ),
	.cin0(\spi_ctrl_instance|rst_count[5]~7 ),
	.cin1(\spi_ctrl_instance|rst_count[5]~7COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_count [6]),
	.cout(),
	.cout0(\spi_ctrl_instance|rst_count[6]~9 ),
	.cout1(\spi_ctrl_instance|rst_count[6]~9COUT1_20 ));
// synopsys translate_off
defparam \spi_ctrl_instance|rst_count[6] .cin0_used = "true";
defparam \spi_ctrl_instance|rst_count[6] .cin1_used = "true";
defparam \spi_ctrl_instance|rst_count[6] .cin_used = "true";
defparam \spi_ctrl_instance|rst_count[6] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|rst_count[6] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|rst_count[6] .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_count[6] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_count[6] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|rst_count[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxii_lcell \spi_ctrl_instance|rst_count[7] (
// Equation(s):
// \spi_ctrl_instance|rst_count [7] = DFFEAS((\spi_ctrl_instance|rst_count [7] $ ((!(!\spi_ctrl_instance|rst_count[4]~5  & \spi_ctrl_instance|rst_count[6]~9 ) # (\spi_ctrl_instance|rst_count[4]~5  & \spi_ctrl_instance|rst_count[6]~9COUT1_20 )))), 
// GLOBAL(\clk~combout ), \spi_rst~regout , , \spi_ctrl_instance|LessThan1~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|rst_count [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|LessThan1~1_combout ),
	.cin(\spi_ctrl_instance|rst_count[4]~5 ),
	.cin0(\spi_ctrl_instance|rst_count[6]~9 ),
	.cin1(\spi_ctrl_instance|rst_count[6]~9COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_count [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|rst_count[7] .cin0_used = "true";
defparam \spi_ctrl_instance|rst_count[7] .cin1_used = "true";
defparam \spi_ctrl_instance|rst_count[7] .cin_used = "true";
defparam \spi_ctrl_instance|rst_count[7] .lut_mask = "c3c3";
defparam \spi_ctrl_instance|rst_count[7] .operation_mode = "normal";
defparam \spi_ctrl_instance|rst_count[7] .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_count[7] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_count[7] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|rst_count[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxii_lcell \spi_ctrl_instance|LessThan1~0 (
// Equation(s):
// \spi_ctrl_instance|LessThan1~0_combout  = (((!\spi_ctrl_instance|rst_count [3] & !\spi_ctrl_instance|rst_count [2])) # (!\spi_ctrl_instance|rst_count [4]))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|rst_count [3]),
	.datab(vcc),
	.datac(\spi_ctrl_instance|rst_count [4]),
	.datad(\spi_ctrl_instance|rst_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|LessThan1~0 .lut_mask = "0f5f";
defparam \spi_ctrl_instance|LessThan1~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|LessThan1~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|LessThan1~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|LessThan1~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxii_lcell \spi_ctrl_instance|LessThan1~1 (
// Equation(s):
// \spi_ctrl_instance|LessThan1~1_combout  = (!\spi_ctrl_instance|rst_count [6] & (!\spi_ctrl_instance|rst_count [7] & (!\spi_ctrl_instance|rst_count [5] & \spi_ctrl_instance|LessThan1~0_combout )))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|rst_count [6]),
	.datab(\spi_ctrl_instance|rst_count [7]),
	.datac(\spi_ctrl_instance|rst_count [5]),
	.datad(\spi_ctrl_instance|LessThan1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|LessThan1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|LessThan1~1 .lut_mask = "0100";
defparam \spi_ctrl_instance|LessThan1~1 .operation_mode = "normal";
defparam \spi_ctrl_instance|LessThan1~1 .output_mode = "comb_only";
defparam \spi_ctrl_instance|LessThan1~1 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|LessThan1~1 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|LessThan1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N9
maxii_lcell \spi_ctrl_instance|rst_flag (
// Equation(s):
// \spi_ctrl_instance|rst_flag~regout  = DFFEAS((((\spi_ctrl_instance|rst_flag~regout ) # (!\spi_ctrl_instance|LessThan1~1_combout ))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_ctrl_instance|LessThan1~1_combout ),
	.datad(\spi_ctrl_instance|rst_flag~regout ),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|rst_flag .lut_mask = "ff0f";
defparam \spi_ctrl_instance|rst_flag .operation_mode = "normal";
defparam \spi_ctrl_instance|rst_flag .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_flag .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_flag .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|rst_flag .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N5
maxii_lcell \spi_ctrl_instance|spi_master_instance|cnt8[0] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|cnt8 [0] = DFFEAS((!\spi_ctrl_instance|spi_master_instance|cnt8 [0]), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , \spi_ctrl_instance|spi_master_instance|cnt8[1]~10_combout 
// , )
// \spi_ctrl_instance|spi_master_instance|cnt8[0]~9  = CARRY((\spi_ctrl_instance|spi_master_instance|cnt8 [0]))
// \spi_ctrl_instance|spi_master_instance|cnt8[0]~9COUT1_12  = CARRY((\spi_ctrl_instance|spi_master_instance|cnt8 [0]))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|cnt8 [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|spi_master_instance|cnt8[1]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|cnt8 [0]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|cnt8[0]~9 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|cnt8[0]~9COUT1_12 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0] .lut_mask = "55aa";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N6
maxii_lcell \spi_ctrl_instance|spi_master_instance|cnt8[1] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|cnt8 [1] = DFFEAS((\spi_ctrl_instance|spi_master_instance|cnt8 [1] $ ((\spi_ctrl_instance|spi_master_instance|cnt8[0]~9 ))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , 
// \spi_ctrl_instance|spi_master_instance|cnt8[1]~10_combout , )
// \spi_ctrl_instance|spi_master_instance|cnt8[1]~3  = CARRY(((!\spi_ctrl_instance|spi_master_instance|cnt8[0]~9 ) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [1])))
// \spi_ctrl_instance|spi_master_instance|cnt8[1]~3COUT1_13  = CARRY(((!\spi_ctrl_instance|spi_master_instance|cnt8[0]~9COUT1_12 ) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [1])))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|spi_master_instance|cnt8[1]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|cnt8[0]~9 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|cnt8[0]~9COUT1_12 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|cnt8 [1]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|cnt8[1]~3 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|cnt8[1]~3COUT1_13 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1] .lut_mask = "3c3f";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N7
maxii_lcell \spi_ctrl_instance|spi_master_instance|cnt8[2] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|cnt8 [2] = DFFEAS(\spi_ctrl_instance|spi_master_instance|cnt8 [2] $ ((((!\spi_ctrl_instance|spi_master_instance|cnt8[1]~3 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , 
// \spi_ctrl_instance|spi_master_instance|cnt8[1]~10_combout , )
// \spi_ctrl_instance|spi_master_instance|cnt8[2]~5  = CARRY((\spi_ctrl_instance|spi_master_instance|cnt8 [2] & ((!\spi_ctrl_instance|spi_master_instance|cnt8[1]~3 ))))
// \spi_ctrl_instance|spi_master_instance|cnt8[2]~5COUT1_14  = CARRY((\spi_ctrl_instance|spi_master_instance|cnt8 [2] & ((!\spi_ctrl_instance|spi_master_instance|cnt8[1]~3COUT1_13 ))))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|spi_master_instance|cnt8[1]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|cnt8[1]~3 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|cnt8[1]~3COUT1_13 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|cnt8[2]~5 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|cnt8[2]~5COUT1_14 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|cnt8[2] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[2] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[2] .lut_mask = "a50a";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[2] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[2] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[2] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[2] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N8
maxii_lcell \spi_ctrl_instance|spi_master_instance|cnt8[3] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|cnt8 [3] = DFFEAS(\spi_ctrl_instance|spi_master_instance|cnt8 [3] $ ((((\spi_ctrl_instance|spi_master_instance|cnt8[2]~5 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , 
// \spi_ctrl_instance|spi_master_instance|cnt8[1]~10_combout , )
// \spi_ctrl_instance|spi_master_instance|cnt8[3]~7  = CARRY(((!\spi_ctrl_instance|spi_master_instance|cnt8[2]~5 )) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [3]))
// \spi_ctrl_instance|spi_master_instance|cnt8[3]~7COUT1_15  = CARRY(((!\spi_ctrl_instance|spi_master_instance|cnt8[2]~5COUT1_14 )) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [3]))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|cnt8 [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|spi_master_instance|cnt8[1]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|cnt8[2]~5 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|cnt8[2]~5COUT1_14 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|cnt8 [3]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|cnt8[3]~7 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|cnt8[3]~7COUT1_15 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N4
maxii_lcell \spi_ctrl_instance|spi_master_instance|LessThan1~0 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|LessThan1~0_combout  = (\spi_ctrl_instance|spi_master_instance|cnt8 [3]) # ((\spi_ctrl_instance|spi_master_instance|cnt8 [2]) # ((\spi_ctrl_instance|spi_master_instance|cnt8 [0]) # 
// (\spi_ctrl_instance|spi_master_instance|cnt8 [1])))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|cnt8 [3]),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8 [0]),
	.datad(\spi_ctrl_instance|spi_master_instance|cnt8 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|LessThan1~0 .lut_mask = "fffe";
defparam \spi_ctrl_instance|spi_master_instance|LessThan1~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|LessThan1~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|LessThan1~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|LessThan1~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17_combout  = ((\spi_ctrl_instance|spi_master_instance|cnt8 [4] & (\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout  & \spi_ctrl_instance|spi_master_instance|LessThan1~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.datac(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|LessThan1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17 .lut_mask = "c000";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxii_lcell \spi_ctrl_instance|spi_master_instance|data_count[0] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|data_count [0] = DFFEAS(\spi_ctrl_instance|spi_master_instance|data_count [0] $ (((\spi_ctrl_instance|spi_master_instance|cnt8 [4] & (\spi_ctrl_instance|spi_master_instance|LessThan1~0_combout  & 
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|data_count [0]),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.datac(\spi_ctrl_instance|spi_master_instance|LessThan1~0_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|data_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|data_count[0] .lut_mask = "6aaa";
defparam \spi_ctrl_instance|spi_master_instance|data_count[0] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|data_count[0] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|data_count[0] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|data_count[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|data_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N1
maxii_lcell \spi_ctrl_instance|spi_master_instance|data_count[1] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|data_count [1] = DFFEAS(\spi_ctrl_instance|spi_master_instance|data_count [0] $ ((\spi_ctrl_instance|spi_master_instance|data_count [1])), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|data_count[1]~1  = CARRY((\spi_ctrl_instance|spi_master_instance|data_count [0] & (\spi_ctrl_instance|spi_master_instance|data_count [1])))
// \spi_ctrl_instance|spi_master_instance|data_count[1]~1COUT1_16  = CARRY((\spi_ctrl_instance|spi_master_instance|data_count [0] & (\spi_ctrl_instance|spi_master_instance|data_count [1])))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|data_count [0]),
	.datab(\spi_ctrl_instance|spi_master_instance|data_count [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|data_count [1]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|data_count[1]~1 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|data_count[1]~1COUT1_16 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|data_count[1] .lut_mask = "6688";
defparam \spi_ctrl_instance|spi_master_instance|data_count[1] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|data_count[1] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|data_count[1] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|data_count[1] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|data_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N2
maxii_lcell \spi_ctrl_instance|spi_master_instance|data_count[2] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|data_count [2] = DFFEAS((\spi_ctrl_instance|spi_master_instance|data_count [2] $ ((\spi_ctrl_instance|spi_master_instance|data_count[1]~1 ))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|data_count[2]~11  = CARRY(((!\spi_ctrl_instance|spi_master_instance|data_count[1]~1 ) # (!\spi_ctrl_instance|spi_master_instance|data_count [2])))
// \spi_ctrl_instance|spi_master_instance|data_count[2]~11COUT1_17  = CARRY(((!\spi_ctrl_instance|spi_master_instance|data_count[1]~1COUT1_16 ) # (!\spi_ctrl_instance|spi_master_instance|data_count [2])))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|data_count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|data_count[1]~1 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|data_count[1]~1COUT1_16 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|data_count [2]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|data_count[2]~11 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|data_count[2]~11COUT1_17 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|data_count[2] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[2] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[2] .lut_mask = "3c3f";
defparam \spi_ctrl_instance|spi_master_instance|data_count[2] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|data_count[2] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|data_count[2] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|data_count[2] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|data_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N3
maxii_lcell \spi_ctrl_instance|spi_master_instance|data_count[3] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|data_count [3] = DFFEAS(\spi_ctrl_instance|spi_master_instance|data_count [3] $ ((((!\spi_ctrl_instance|spi_master_instance|data_count[2]~11 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|data_count[3]~13  = CARRY((\spi_ctrl_instance|spi_master_instance|data_count [3] & ((!\spi_ctrl_instance|spi_master_instance|data_count[2]~11 ))))
// \spi_ctrl_instance|spi_master_instance|data_count[3]~13COUT1_18  = CARRY((\spi_ctrl_instance|spi_master_instance|data_count [3] & ((!\spi_ctrl_instance|spi_master_instance|data_count[2]~11COUT1_17 ))))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|data_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|data_count[2]~11 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|data_count[2]~11COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|data_count [3]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|data_count[3]~13 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|data_count[3]~13COUT1_18 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|data_count[3] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[3] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[3] .lut_mask = "a50a";
defparam \spi_ctrl_instance|spi_master_instance|data_count[3] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|data_count[3] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|data_count[3] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|data_count[3] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|data_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N4
maxii_lcell \spi_ctrl_instance|spi_master_instance|data_count[4] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|data_count [4] = DFFEAS(\spi_ctrl_instance|spi_master_instance|data_count [4] $ ((((\spi_ctrl_instance|spi_master_instance|data_count[3]~13 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|data_count[4]~5  = CARRY(((!\spi_ctrl_instance|spi_master_instance|data_count[3]~13COUT1_18 )) # (!\spi_ctrl_instance|spi_master_instance|data_count [4]))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|data_count [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|data_count[3]~13 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|data_count[3]~13COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|data_count [4]),
	.cout(\spi_ctrl_instance|spi_master_instance|data_count[4]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|data_count[4] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[4] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[4] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|spi_master_instance|data_count[4] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|data_count[4] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|data_count[4] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|data_count[4] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|data_count[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxii_lcell \spi_ctrl_instance|spi_master_instance|data_count[5] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|data_count [5] = DFFEAS(\spi_ctrl_instance|spi_master_instance|data_count [5] $ ((((!\spi_ctrl_instance|spi_master_instance|data_count[4]~5 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|data_count[5]~7  = CARRY((\spi_ctrl_instance|spi_master_instance|data_count [5] & ((!\spi_ctrl_instance|spi_master_instance|data_count[4]~5 ))))
// \spi_ctrl_instance|spi_master_instance|data_count[5]~7COUT1_19  = CARRY((\spi_ctrl_instance|spi_master_instance|data_count [5] & ((!\spi_ctrl_instance|spi_master_instance|data_count[4]~5 ))))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|data_count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17_combout ),
	.cin(\spi_ctrl_instance|spi_master_instance|data_count[4]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|data_count [5]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|data_count[5]~7 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|data_count[5]~7COUT1_19 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|data_count[5] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[5] .lut_mask = "a50a";
defparam \spi_ctrl_instance|spi_master_instance|data_count[5] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|data_count[5] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|data_count[5] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|data_count[5] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|data_count[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N6
maxii_lcell \spi_ctrl_instance|spi_master_instance|data_count[6] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|data_count [6] = DFFEAS(\spi_ctrl_instance|spi_master_instance|data_count [6] $ (((((!\spi_ctrl_instance|spi_master_instance|data_count[4]~5  & \spi_ctrl_instance|spi_master_instance|data_count[5]~7 ) # 
// (\spi_ctrl_instance|spi_master_instance|data_count[4]~5  & \spi_ctrl_instance|spi_master_instance|data_count[5]~7COUT1_19 ))))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , 
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|data_count[6]~3  = CARRY(((!\spi_ctrl_instance|spi_master_instance|data_count[5]~7 )) # (!\spi_ctrl_instance|spi_master_instance|data_count [6]))
// \spi_ctrl_instance|spi_master_instance|data_count[6]~3COUT1_20  = CARRY(((!\spi_ctrl_instance|spi_master_instance|data_count[5]~7COUT1_19 )) # (!\spi_ctrl_instance|spi_master_instance|data_count [6]))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|data_count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17_combout ),
	.cin(\spi_ctrl_instance|spi_master_instance|data_count[4]~5 ),
	.cin0(\spi_ctrl_instance|spi_master_instance|data_count[5]~7 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|data_count[5]~7COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|data_count [6]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|data_count[6]~3 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|data_count[6]~3COUT1_20 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|data_count[6] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[6] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[6] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[6] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|spi_master_instance|data_count[6] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|data_count[6] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|data_count[6] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|data_count[6] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|data_count[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N7
maxii_lcell \spi_ctrl_instance|spi_master_instance|data_count[7] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|data_count [7] = DFFEAS((\spi_ctrl_instance|spi_master_instance|data_count [7] $ ((!(!\spi_ctrl_instance|spi_master_instance|data_count[4]~5  & \spi_ctrl_instance|spi_master_instance|data_count[6]~3 ) # 
// (\spi_ctrl_instance|spi_master_instance|data_count[4]~5  & \spi_ctrl_instance|spi_master_instance|data_count[6]~3COUT1_20 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , 
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17_combout , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|data_count [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17_combout ),
	.cin(\spi_ctrl_instance|spi_master_instance|data_count[4]~5 ),
	.cin0(\spi_ctrl_instance|spi_master_instance|data_count[6]~3 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|data_count[6]~3COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|data_count [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|data_count[7] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[7] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[7] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[7] .lut_mask = "c3c3";
defparam \spi_ctrl_instance|spi_master_instance|data_count[7] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|data_count[7] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|data_count[7] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|data_count[7] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|data_count[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N0
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout  = ((!\spi_ctrl_instance|spi_master_instance|data_count [7] & (!\spi_ctrl_instance|spi_master_instance|data_count [6] & \spi_rst~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|data_count [7]),
	.datac(\spi_ctrl_instance|spi_master_instance|data_count [6]),
	.datad(\spi_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16 .lut_mask = "0300";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N2
maxii_lcell \spi_ctrl_instance|spi_master_instance|cnt8[1]~10 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|cnt8[1]~10_combout  = (((\spi_ctrl_instance|spi_master_instance|cnt8 [4] & \spi_ctrl_instance|spi_master_instance|LessThan1~0_combout )) # (!\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.datac(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~16_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|LessThan1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|cnt8[1]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1]~10 .lut_mask = "cf0f";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1]~10 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1]~10 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1]~10 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1]~10 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N9
maxii_lcell \spi_ctrl_instance|spi_master_instance|cnt8[4] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|cnt8 [4] = DFFEAS(((\spi_ctrl_instance|spi_master_instance|cnt8[3]~7  $ (!\spi_ctrl_instance|spi_master_instance|cnt8 [4]))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , 
// \spi_ctrl_instance|spi_master_instance|cnt8[1]~10_combout , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|spi_master_instance|cnt8[1]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|cnt8[3]~7 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|cnt8[3]~7COUT1_15 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4] .lut_mask = "f00f";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y7_N0
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_tx_db[0] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_tx_db [0] = DFFEAS(\spi_rst~regout  $ ((\spi_ctrl_instance|spi_master_instance|spi_tx_db [0])), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , 
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7  = CARRY((\spi_rst~regout  & (\spi_ctrl_instance|spi_master_instance|spi_tx_db [0])))
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7COUT1_19  = CARRY((\spi_rst~regout  & (\spi_ctrl_instance|spi_master_instance|spi_tx_db [0])))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_rst~regout ),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_tx_db [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_tx_db [0]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7COUT1_19 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[0] .lut_mask = "6688";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[0] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[0] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[0] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N1
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_tx_db [1] = DFFEAS((\spi_ctrl_instance|spi_master_instance|spi_tx_db [1] $ ((\spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7 ))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3  = CARRY(((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7 ) # (!\spi_ctrl_instance|spi_master_instance|spi_tx_db [1])))
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3COUT1_20  = CARRY(((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7COUT1_19 ) # (!\spi_ctrl_instance|spi_master_instance|spi_tx_db [1])))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_tx_db [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_tx_db [1]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3COUT1_20 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] .lut_mask = "3c3f";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N2
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_tx_db [2] = DFFEAS((\spi_ctrl_instance|spi_master_instance|spi_tx_db [2] $ ((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3 ))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1  = CARRY(((\spi_ctrl_instance|spi_master_instance|spi_tx_db [2] & !\spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3 )))
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1COUT1_21  = CARRY(((\spi_ctrl_instance|spi_master_instance|spi_tx_db [2] & !\spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3COUT1_20 )))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_tx_db [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_tx_db [2]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1COUT1_21 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] .lut_mask = "c30c";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N3
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_tx_db [3] = DFFEAS(\spi_ctrl_instance|spi_master_instance|spi_tx_db [3] $ ((((\spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5  = CARRY(((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1 )) # (!\spi_ctrl_instance|spi_master_instance|spi_tx_db [3]))
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5COUT1_22  = CARRY(((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1COUT1_21 )) # (!\spi_ctrl_instance|spi_master_instance|spi_tx_db [3]))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_tx_db [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_tx_db [3]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5COUT1_22 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N4
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_tx_db [4] = DFFEAS(\spi_ctrl_instance|spi_master_instance|spi_tx_db [4] $ ((((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15  = CARRY((\spi_ctrl_instance|spi_master_instance|spi_tx_db [4] & ((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5COUT1_22 ))))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_tx_db [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_tx_db [4]),
	.cout(\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] .lut_mask = "a50a";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N5
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_tx_db[5] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_tx_db [5] = DFFEAS(\spi_ctrl_instance|spi_master_instance|spi_tx_db [5] $ ((((\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9  = CARRY(((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15 )) # (!\spi_ctrl_instance|spi_master_instance|spi_tx_db [5]))
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9COUT1_23  = CARRY(((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15 )) # (!\spi_ctrl_instance|spi_master_instance|spi_tx_db [5]))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_tx_db [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17_combout ),
	.cin(\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_tx_db [5]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9COUT1_23 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[5] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[5] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[5] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[5] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[5] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[5] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N6
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_tx_db [6] = DFFEAS(\spi_ctrl_instance|spi_master_instance|spi_tx_db [6] $ ((((!(!\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15  & \spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9 ) # 
// (\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15  & \spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9COUT1_23 ))))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , 
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11  = CARRY((\spi_ctrl_instance|spi_master_instance|spi_tx_db [6] & ((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9 ))))
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11COUT1_24  = CARRY((\spi_ctrl_instance|spi_master_instance|spi_tx_db [6] & ((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9COUT1_23 ))))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_tx_db [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17_combout ),
	.cin(\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15 ),
	.cin0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_tx_db [6]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11COUT1_24 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .lut_mask = "a50a";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N7
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_tx_db [7] = DFFEAS((\spi_ctrl_instance|spi_master_instance|spi_tx_db [7] $ (((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15  & \spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11 ) # 
// (\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15  & \spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11COUT1_24 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , 
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17_combout , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_tx_db [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|spi_tx_db[7]~17_combout ),
	.cin(\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15 ),
	.cin0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_tx_db [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .lut_mask = "3c3c";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N3
maxii_lcell \spi_ctrl_instance|spi_master_instance|Mux0~2 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Mux0~2_combout  = (\spi_ctrl_instance|spi_master_instance|cnt8 [1] & (((\spi_ctrl_instance|spi_master_instance|spi_tx_db [6]) # (\spi_ctrl_instance|spi_master_instance|cnt8 [2])))) # 
// (!\spi_ctrl_instance|spi_master_instance|cnt8 [1] & (\spi_ctrl_instance|spi_master_instance|spi_tx_db [7] & ((!\spi_ctrl_instance|spi_master_instance|cnt8 [2]))))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|cnt8 [1]),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_tx_db [7]),
	.datac(\spi_ctrl_instance|spi_master_instance|spi_tx_db [6]),
	.datad(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Mux0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Mux0~2 .lut_mask = "aae4";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~2 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~2 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~2 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~2 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N0
maxii_lcell \spi_ctrl_instance|spi_master_instance|Mux0~3 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Mux0~3_combout  = (\spi_ctrl_instance|spi_master_instance|cnt8 [2] & ((\spi_ctrl_instance|spi_master_instance|Mux0~2_combout  & (\spi_ctrl_instance|spi_master_instance|spi_tx_db [4])) # 
// (!\spi_ctrl_instance|spi_master_instance|Mux0~2_combout  & ((\spi_ctrl_instance|spi_master_instance|spi_tx_db [5]))))) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [2] & (((\spi_ctrl_instance|spi_master_instance|Mux0~2_combout ))))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_tx_db [4]),
	.datac(\spi_ctrl_instance|spi_master_instance|spi_tx_db [5]),
	.datad(\spi_ctrl_instance|spi_master_instance|Mux0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Mux0~3 .lut_mask = "dda0";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~3 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~3 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~3 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~3 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N1
maxii_lcell \spi_ctrl_instance|spi_master_instance|Mux0~0 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Mux0~0_combout  = (\spi_ctrl_instance|spi_master_instance|cnt8 [1] & (((\spi_ctrl_instance|spi_master_instance|cnt8 [2])))) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [1] & 
// ((\spi_ctrl_instance|spi_master_instance|cnt8 [2] & ((\spi_ctrl_instance|spi_master_instance|spi_tx_db [1]))) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [2] & (\spi_ctrl_instance|spi_master_instance|spi_tx_db [3]))))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|cnt8 [1]),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_tx_db [3]),
	.datac(\spi_ctrl_instance|spi_master_instance|spi_tx_db [1]),
	.datad(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Mux0~0 .lut_mask = "fa44";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N7
maxii_lcell \spi_ctrl_instance|spi_master_instance|Mux0~1 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Mux0~1_combout  = (\spi_ctrl_instance|spi_master_instance|cnt8 [1] & ((\spi_ctrl_instance|spi_master_instance|Mux0~0_combout  & (\spi_ctrl_instance|spi_master_instance|spi_tx_db [0])) # 
// (!\spi_ctrl_instance|spi_master_instance|Mux0~0_combout  & ((\spi_ctrl_instance|spi_master_instance|spi_tx_db [2]))))) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [1] & (((\spi_ctrl_instance|spi_master_instance|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_tx_db [0]),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_tx_db [2]),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8 [1]),
	.datad(\spi_ctrl_instance|spi_master_instance|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Mux0~1 .lut_mask = "afc0";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~1 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~1 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~1 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~1 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N8
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_mosir~0 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_mosir~0_combout  = ((\spi_ctrl_instance|spi_master_instance|cnt8 [3] & ((\spi_ctrl_instance|spi_master_instance|Mux0~1_combout ))) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [3] & 
// (\spi_ctrl_instance|spi_master_instance|Mux0~3_combout ))) # (!\spi_rst~regout )

	.clk(gnd),
	.dataa(\spi_rst~regout ),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [3]),
	.datac(\spi_ctrl_instance|spi_master_instance|Mux0~3_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|Mux0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|spi_mosir~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir~0 .lut_mask = "fd75";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N9
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_mosir (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_mosir~regout  = DFFEAS((((!\spi_ctrl_instance|spi_master_instance|cnt8 [4] & !\spi_ctrl_instance|spi_master_instance|spi_mosir~0_combout ))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.datad(\spi_ctrl_instance|spi_master_instance|spi_mosir~0_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_mosir~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir .lut_mask = "000f";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N0
maxii_lcell \spi_slave_b2b_instance|Add1~0 (
// Equation(s):
// \spi_slave_b2b_instance|Add1~0_combout  = ((!\spi_slave_b2b_instance|bytecnt [0]))
// \spi_slave_b2b_instance|Add1~2  = CARRY(((\spi_slave_b2b_instance|bytecnt [0])))
// \spi_slave_b2b_instance|Add1~2COUT1_46  = CARRY(((\spi_slave_b2b_instance|bytecnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|bytecnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add1~2 ),
	.cout1(\spi_slave_b2b_instance|Add1~2COUT1_46 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add1~0 .lut_mask = "33cc";
defparam \spi_slave_b2b_instance|Add1~0 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add1~0 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add1~0 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add1~0 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxii_lcell \Equal6~4 (
// Equation(s):
// \Equal6~4_combout  = (Rx_cmd[16] & (Rx_cmd[18] & (\Equal8~0  & \Equal4~2_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[16]),
	.datab(Rx_cmd[18]),
	.datac(\Equal8~0 ),
	.datad(\Equal4~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal6~4 .lut_mask = "8000";
defparam \Equal6~4 .operation_mode = "normal";
defparam \Equal6~4 .output_mode = "comb_only";
defparam \Equal6~4 .register_cascade_mode = "off";
defparam \Equal6~4 .sum_lutc_input = "datac";
defparam \Equal6~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxii_lcell WideOr6(
// Equation(s):
// \WideOr6~combout  = (\Equal8~2_combout ) # (((!\WideOr1~2_combout ) # (!\WideOr8~2_combout )) # (!\WideOr0~2_combout ))

	.clk(gnd),
	.dataa(\Equal8~2_combout ),
	.datab(\WideOr0~2_combout ),
	.datac(\WideOr8~2_combout ),
	.datad(\WideOr1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr6~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam WideOr6.lut_mask = "bfff";
defparam WideOr6.operation_mode = "normal";
defparam WideOr6.output_mode = "comb_only";
defparam WideOr6.register_cascade_mode = "off";
defparam WideOr6.sum_lutc_input = "datac";
defparam WideOr6.synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxii_lcell spi_slave_rst_b2b(
// Equation(s):
// \spi_slave_rst_b2b~regout  = DFFEAS((\Equal6~2  & ((\Equal6~4_combout ) # ((\spi_slave_rst_b2b~regout  & \WideOr6~combout )))) # (!\Equal6~2  & (\spi_slave_rst_b2b~regout  & ((\WideOr6~combout )))), GLOBAL(\clk~combout ), VCC, , \rst_n~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal6~2 ),
	.datab(\spi_slave_rst_b2b~regout ),
	.datac(\Equal6~4_combout ),
	.datad(\WideOr6~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_rst_b2b~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam spi_slave_rst_b2b.lut_mask = "eca0";
defparam spi_slave_rst_b2b.operation_mode = "normal";
defparam spi_slave_rst_b2b.output_mode = "reg_only";
defparam spi_slave_rst_b2b.register_cascade_mode = "off";
defparam spi_slave_rst_b2b.sum_lutc_input = "datac";
defparam spi_slave_rst_b2b.synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxii_lcell linkEMB(
// Equation(s):
// \linkEMB~regout  = DFFEAS((\Equal6~2  & ((\Equal6~4_combout ) # ((\linkEMB~regout  & \WideOr6~combout )))) # (!\Equal6~2  & (\linkEMB~regout  & (\WideOr6~combout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal6~2 ),
	.datab(\linkEMB~regout ),
	.datac(\WideOr6~combout ),
	.datad(\Equal6~4_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkEMB~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkEMB.lut_mask = "eac0";
defparam linkEMB.operation_mode = "normal";
defparam linkEMB.output_mode = "reg_only";
defparam linkEMB.register_cascade_mode = "off";
defparam linkEMB.sum_lutc_input = "datac";
defparam linkEMB.synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxii_lcell \spi_slave_b2b_instance|sckr[0] (
// Equation(s):
// \spi_slave_b2b_instance|sckr [0] = DFFEAS((((\BusB[86]~6 ) # (!\linkEMB~regout ))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\BusB[86]~6 ),
	.datad(\linkEMB~regout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|sckr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|sckr[0] .lut_mask = "f0ff";
defparam \spi_slave_b2b_instance|sckr[0] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|sckr[0] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|sckr[0] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|sckr[0] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|sckr[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N0
maxii_lcell \spi_slave_b2b_instance|sckr[1] (
// Equation(s):
// \spi_slave_b2b_instance|byte_received~0  = (!\spi_slave_b2b_instance|sckr [2] & (((H1_sckr[1] & !\spi_slave_b2b_instance|sselr [1]))))
// \spi_slave_b2b_instance|sckr [1] = DFFEAS(\spi_slave_b2b_instance|byte_received~0 , GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , , \spi_slave_b2b_instance|sckr [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|sckr [2]),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance|sckr [0]),
	.datad(\spi_slave_b2b_instance|sselr [1]),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|byte_received~0 ),
	.regout(\spi_slave_b2b_instance|sckr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|sckr[1] .lut_mask = "0050";
defparam \spi_slave_b2b_instance|sckr[1] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|sckr[1] .output_mode = "reg_and_comb";
defparam \spi_slave_b2b_instance|sckr[1] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|sckr[1] .sum_lutc_input = "qfbk";
defparam \spi_slave_b2b_instance|sckr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxii_lcell \spi_slave_b2b_instance|sckr[2] (
// Equation(s):
// \spi_slave_b2b_instance|always8~0  = ((!\spi_slave_b2b_instance|sckr [1] & (H1_sckr[2] & !\spi_slave_b2b_instance|sselr [1])))
// \spi_slave_b2b_instance|sckr [2] = DFFEAS(\spi_slave_b2b_instance|always8~0 , GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , , \spi_slave_b2b_instance|sckr [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|sckr [1]),
	.datac(\spi_slave_b2b_instance|sckr [1]),
	.datad(\spi_slave_b2b_instance|sselr [1]),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|always8~0 ),
	.regout(\spi_slave_b2b_instance|sckr [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|sckr[2] .lut_mask = "0030";
defparam \spi_slave_b2b_instance|sckr[2] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|sckr[2] .output_mode = "reg_and_comb";
defparam \spi_slave_b2b_instance|sckr[2] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|sckr[2] .sum_lutc_input = "qfbk";
defparam \spi_slave_b2b_instance|sckr[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxii_lcell \spi_slave_b2b_instance|sselr[0] (
// Equation(s):
// \spi_slave_b2b_instance|sselr [0] = DFFEAS(((\BusB[89]~7 ) # ((!\linkEMB~regout ))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\BusB[89]~7 ),
	.datac(\linkEMB~regout ),
	.datad(vcc),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|sselr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|sselr[0] .lut_mask = "cfcf";
defparam \spi_slave_b2b_instance|sselr[0] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|sselr[0] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|sselr[0] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|sselr[0] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|sselr[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxii_lcell \spi_slave_b2b_instance|sselr[1] (
// Equation(s):
// \spi_slave_b2b_instance|bitcnt[1]~1  = ((H1_sselr[1]) # ((!\spi_slave_b2b_instance|sckr [2] & \spi_slave_b2b_instance|sckr [1])))
// \spi_slave_b2b_instance|sselr [1] = DFFEAS(\spi_slave_b2b_instance|bitcnt[1]~1 , GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , , \spi_slave_b2b_instance|sselr [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|sckr [2]),
	.datac(\spi_slave_b2b_instance|sselr [0]),
	.datad(\spi_slave_b2b_instance|sckr [1]),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|bitcnt[1]~1 ),
	.regout(\spi_slave_b2b_instance|sselr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|sselr[1] .lut_mask = "f3f0";
defparam \spi_slave_b2b_instance|sselr[1] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|sselr[1] .output_mode = "reg_and_comb";
defparam \spi_slave_b2b_instance|sselr[1] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|sselr[1] .sum_lutc_input = "qfbk";
defparam \spi_slave_b2b_instance|sselr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxii_lcell \spi_slave_b2b_instance|bitcnt[0] (
// Equation(s):
// \spi_slave_b2b_instance|bitcnt [0] = DFFEAS((((!\spi_slave_b2b_instance|bitcnt [0] & !\spi_slave_b2b_instance|sselr [1]))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|bitcnt[1]~1 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance|bitcnt [0]),
	.datad(\spi_slave_b2b_instance|sselr [1]),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|bitcnt[1]~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|bitcnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|bitcnt[0] .lut_mask = "000f";
defparam \spi_slave_b2b_instance|bitcnt[0] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|bitcnt[0] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|bitcnt[0] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|bitcnt[0] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|bitcnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxii_lcell \spi_slave_b2b_instance|bitcnt[1] (
// Equation(s):
// \spi_slave_b2b_instance|bitcnt [1] = DFFEAS((!\spi_slave_b2b_instance|sselr [1] & (\spi_slave_b2b_instance|bitcnt [1] $ ((\spi_slave_b2b_instance|bitcnt [0])))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|bitcnt[1]~1 , , 
// , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|sselr [1]),
	.datab(\spi_slave_b2b_instance|bitcnt [1]),
	.datac(\spi_slave_b2b_instance|bitcnt [0]),
	.datad(vcc),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|bitcnt[1]~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|bitcnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|bitcnt[1] .lut_mask = "1414";
defparam \spi_slave_b2b_instance|bitcnt[1] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|bitcnt[1] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|bitcnt[1] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|bitcnt[1] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|bitcnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxii_lcell \spi_slave_b2b_instance|bitcnt[2] (
// Equation(s):
// \spi_slave_b2b_instance|bitcnt [2] = DFFEAS((!\spi_slave_b2b_instance|sselr [1] & (\spi_slave_b2b_instance|bitcnt [2] $ (((\spi_slave_b2b_instance|bitcnt [1] & \spi_slave_b2b_instance|bitcnt [0]))))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , 
// \spi_slave_b2b_instance|bitcnt[1]~1 , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|sselr [1]),
	.datab(\spi_slave_b2b_instance|bitcnt [1]),
	.datac(\spi_slave_b2b_instance|bitcnt [0]),
	.datad(\spi_slave_b2b_instance|bitcnt [2]),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|bitcnt[1]~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|bitcnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|bitcnt[2] .lut_mask = "1540";
defparam \spi_slave_b2b_instance|bitcnt[2] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|bitcnt[2] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|bitcnt[2] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|bitcnt[2] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|bitcnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxii_lcell \spi_slave_b2b_instance|byte_received (
// Equation(s):
// \spi_slave_b2b_instance|byte_received~regout  = DFFEAS((\spi_slave_b2b_instance|bitcnt [1] & (\spi_slave_b2b_instance|bitcnt [0] & (\spi_slave_b2b_instance|bitcnt [2] & \spi_slave_b2b_instance|byte_received~0 ))), GLOBAL(\clk~combout ), 
// \spi_slave_rst_b2b~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|bitcnt [1]),
	.datab(\spi_slave_b2b_instance|bitcnt [0]),
	.datac(\spi_slave_b2b_instance|bitcnt [2]),
	.datad(\spi_slave_b2b_instance|byte_received~0 ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|byte_received~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|byte_received .lut_mask = "8000";
defparam \spi_slave_b2b_instance|byte_received .operation_mode = "normal";
defparam \spi_slave_b2b_instance|byte_received .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|byte_received .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|byte_received .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|byte_received .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N2
maxii_lcell \spi_slave_b2b_instance|bytecnt[0] (
// Equation(s):
// \spi_slave_b2b_instance|bytecnt [0] = DFFEAS(GND, GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|byte_received~regout , \spi_slave_b2b_instance|Add1~0_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance|Add1~0_combout ),
	.datad(vcc),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_b2b_instance|byte_received~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|bytecnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|bytecnt[0] .lut_mask = "0000";
defparam \spi_slave_b2b_instance|bytecnt[0] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|bytecnt[0] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|bytecnt[0] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|bytecnt[0] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|bytecnt[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N1
maxii_lcell \spi_slave_b2b_instance|Add1~5 (
// Equation(s):
// \spi_slave_b2b_instance|Add1~5_combout  = \spi_slave_b2b_instance|bytecnt [1] $ ((((\spi_slave_b2b_instance|Add1~2 ))))
// \spi_slave_b2b_instance|Add1~7  = CARRY(((!\spi_slave_b2b_instance|Add1~2 )) # (!\spi_slave_b2b_instance|bytecnt [1]))
// \spi_slave_b2b_instance|Add1~7COUT1_47  = CARRY(((!\spi_slave_b2b_instance|Add1~2COUT1_46 )) # (!\spi_slave_b2b_instance|bytecnt [1]))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|bytecnt [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_slave_b2b_instance|Add1~2 ),
	.cin1(\spi_slave_b2b_instance|Add1~2COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add1~5_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add1~7 ),
	.cout1(\spi_slave_b2b_instance|Add1~7COUT1_47 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add1~5 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add1~5 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add1~5 .lut_mask = "5a5f";
defparam \spi_slave_b2b_instance|Add1~5 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add1~5 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add1~5 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add1~5 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N6
maxii_lcell \spi_slave_b2b_instance|bytecnt[1] (
// Equation(s):
// \spi_slave_b2b_instance|bytecnt [1] = DFFEAS((((\spi_slave_b2b_instance|Add1~5_combout ))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|byte_received~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\spi_slave_b2b_instance|Add1~5_combout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|byte_received~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|bytecnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|bytecnt[1] .lut_mask = "ff00";
defparam \spi_slave_b2b_instance|bytecnt[1] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|bytecnt[1] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|bytecnt[1] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|bytecnt[1] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|bytecnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxii_lcell \spi_slave_b2b_instance|Add1~15 (
// Equation(s):
// \spi_slave_b2b_instance|Add1~15_combout  = (\spi_slave_b2b_instance|bytecnt [2] $ ((!\spi_slave_b2b_instance|Add1~7 )))
// \spi_slave_b2b_instance|Add1~17  = CARRY(((\spi_slave_b2b_instance|bytecnt [2] & !\spi_slave_b2b_instance|Add1~7 )))
// \spi_slave_b2b_instance|Add1~17COUT1_48  = CARRY(((\spi_slave_b2b_instance|bytecnt [2] & !\spi_slave_b2b_instance|Add1~7COUT1_47 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|bytecnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_slave_b2b_instance|Add1~7 ),
	.cin1(\spi_slave_b2b_instance|Add1~7COUT1_47 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add1~15_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add1~17 ),
	.cout1(\spi_slave_b2b_instance|Add1~17COUT1_48 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add1~15 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add1~15 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add1~15 .lut_mask = "c30c";
defparam \spi_slave_b2b_instance|Add1~15 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add1~15 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add1~15 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add1~15 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N5
maxii_lcell \spi_slave_b2b_instance|bytecnt[2] (
// Equation(s):
// \spi_slave_b2b_instance|bytecnt [2] = DFFEAS(GND, GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|byte_received~regout , \spi_slave_b2b_instance|Add1~15_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance|Add1~15_combout ),
	.datad(vcc),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_b2b_instance|byte_received~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|bytecnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|bytecnt[2] .lut_mask = "0000";
defparam \spi_slave_b2b_instance|bytecnt[2] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|bytecnt[2] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|bytecnt[2] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|bytecnt[2] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|bytecnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N3
maxii_lcell \spi_slave_b2b_instance|bytecnt[3] (
// Equation(s):
// \spi_slave_b2b_instance|always5~4  = (!\spi_slave_b2b_instance|bytecnt [1] & (!\spi_slave_b2b_instance|bytecnt [2] & (!H1_bytecnt[3] & !\spi_slave_b2b_instance|bytecnt [0])))
// \spi_slave_b2b_instance|bytecnt [3] = DFFEAS(\spi_slave_b2b_instance|always5~4 , GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|byte_received~regout , \spi_slave_b2b_instance|Add1~10_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|bytecnt [1]),
	.datab(\spi_slave_b2b_instance|bytecnt [2]),
	.datac(\spi_slave_b2b_instance|Add1~10_combout ),
	.datad(\spi_slave_b2b_instance|bytecnt [0]),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_b2b_instance|byte_received~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|always5~4 ),
	.regout(\spi_slave_b2b_instance|bytecnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|bytecnt[3] .lut_mask = "0001";
defparam \spi_slave_b2b_instance|bytecnt[3] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|bytecnt[3] .output_mode = "reg_and_comb";
defparam \spi_slave_b2b_instance|bytecnt[3] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|bytecnt[3] .sum_lutc_input = "qfbk";
defparam \spi_slave_b2b_instance|bytecnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxii_lcell \spi_slave_b2b_instance|Add1~10 (
// Equation(s):
// \spi_slave_b2b_instance|Add1~10_combout  = \spi_slave_b2b_instance|bytecnt [3] $ ((((\spi_slave_b2b_instance|Add1~17 ))))
// \spi_slave_b2b_instance|Add1~12  = CARRY(((!\spi_slave_b2b_instance|Add1~17 )) # (!\spi_slave_b2b_instance|bytecnt [3]))
// \spi_slave_b2b_instance|Add1~12COUT1_49  = CARRY(((!\spi_slave_b2b_instance|Add1~17COUT1_48 )) # (!\spi_slave_b2b_instance|bytecnt [3]))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|bytecnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_slave_b2b_instance|Add1~17 ),
	.cin1(\spi_slave_b2b_instance|Add1~17COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add1~10_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add1~12 ),
	.cout1(\spi_slave_b2b_instance|Add1~12COUT1_49 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add1~10 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add1~10 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add1~10 .lut_mask = "5a5f";
defparam \spi_slave_b2b_instance|Add1~10 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add1~10 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add1~10 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add1~10 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxii_lcell \spi_slave_b2b_instance|Add1~20 (
// Equation(s):
// \spi_slave_b2b_instance|Add1~20_combout  = (\spi_slave_b2b_instance|bytecnt [4] $ ((!\spi_slave_b2b_instance|Add1~12 )))
// \spi_slave_b2b_instance|Add1~22  = CARRY(((\spi_slave_b2b_instance|bytecnt [4] & !\spi_slave_b2b_instance|Add1~12COUT1_49 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|bytecnt [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_slave_b2b_instance|Add1~12 ),
	.cin1(\spi_slave_b2b_instance|Add1~12COUT1_49 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add1~20_combout ),
	.regout(),
	.cout(\spi_slave_b2b_instance|Add1~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add1~20 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add1~20 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add1~20 .lut_mask = "c30c";
defparam \spi_slave_b2b_instance|Add1~20 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add1~20 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add1~20 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add1~20 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxii_lcell \spi_slave_b2b_instance|bytecnt[4] (
// Equation(s):
// \spi_slave_b2b_instance|bytecnt [4] = DFFEAS(GND, GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|byte_received~regout , \spi_slave_b2b_instance|Add1~20_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance|Add1~20_combout ),
	.datad(vcc),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_b2b_instance|byte_received~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|bytecnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|bytecnt[4] .lut_mask = "0000";
defparam \spi_slave_b2b_instance|bytecnt[4] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|bytecnt[4] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|bytecnt[4] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|bytecnt[4] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|bytecnt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxii_lcell \spi_slave_b2b_instance|Add1~25 (
// Equation(s):
// \spi_slave_b2b_instance|Add1~25_combout  = \spi_slave_b2b_instance|bytecnt [5] $ ((((\spi_slave_b2b_instance|Add1~22 ))))
// \spi_slave_b2b_instance|Add1~27  = CARRY(((!\spi_slave_b2b_instance|Add1~22 )) # (!\spi_slave_b2b_instance|bytecnt [5]))
// \spi_slave_b2b_instance|Add1~27COUT1_50  = CARRY(((!\spi_slave_b2b_instance|Add1~22 )) # (!\spi_slave_b2b_instance|bytecnt [5]))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|bytecnt [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_slave_b2b_instance|Add1~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add1~25_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add1~27 ),
	.cout1(\spi_slave_b2b_instance|Add1~27COUT1_50 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add1~25 .cin_used = "true";
defparam \spi_slave_b2b_instance|Add1~25 .lut_mask = "5a5f";
defparam \spi_slave_b2b_instance|Add1~25 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add1~25 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add1~25 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add1~25 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add1~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxii_lcell \spi_slave_b2b_instance|bytecnt[5] (
// Equation(s):
// \spi_slave_b2b_instance|bytecnt [5] = DFFEAS(GND, GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|byte_received~regout , \spi_slave_b2b_instance|Add1~25_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance|Add1~25_combout ),
	.datad(vcc),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_b2b_instance|byte_received~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|bytecnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|bytecnt[5] .lut_mask = "0000";
defparam \spi_slave_b2b_instance|bytecnt[5] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|bytecnt[5] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|bytecnt[5] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|bytecnt[5] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|bytecnt[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxii_lcell \spi_slave_b2b_instance|Add1~30 (
// Equation(s):
// \spi_slave_b2b_instance|Add1~30_combout  = \spi_slave_b2b_instance|bytecnt [6] $ ((((!(!\spi_slave_b2b_instance|Add1~22  & \spi_slave_b2b_instance|Add1~27 ) # (\spi_slave_b2b_instance|Add1~22  & \spi_slave_b2b_instance|Add1~27COUT1_50 )))))
// \spi_slave_b2b_instance|Add1~32  = CARRY((\spi_slave_b2b_instance|bytecnt [6] & ((!\spi_slave_b2b_instance|Add1~27 ))))
// \spi_slave_b2b_instance|Add1~32COUT1_51  = CARRY((\spi_slave_b2b_instance|bytecnt [6] & ((!\spi_slave_b2b_instance|Add1~27COUT1_50 ))))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|bytecnt [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_slave_b2b_instance|Add1~22 ),
	.cin0(\spi_slave_b2b_instance|Add1~27 ),
	.cin1(\spi_slave_b2b_instance|Add1~27COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add1~30_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add1~32 ),
	.cout1(\spi_slave_b2b_instance|Add1~32COUT1_51 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add1~30 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add1~30 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add1~30 .cin_used = "true";
defparam \spi_slave_b2b_instance|Add1~30 .lut_mask = "a50a";
defparam \spi_slave_b2b_instance|Add1~30 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add1~30 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add1~30 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add1~30 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add1~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N8
maxii_lcell \spi_slave_b2b_instance|bytecnt[6] (
// Equation(s):
// \spi_slave_b2b_instance|bytecnt [6] = DFFEAS((((\spi_slave_b2b_instance|Add1~30_combout ))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|byte_received~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\spi_slave_b2b_instance|Add1~30_combout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|byte_received~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|bytecnt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|bytecnt[6] .lut_mask = "ff00";
defparam \spi_slave_b2b_instance|bytecnt[6] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|bytecnt[6] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|bytecnt[6] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|bytecnt[6] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|bytecnt[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxii_lcell \spi_slave_b2b_instance|bytecnt[7] (
// Equation(s):
// \spi_slave_b2b_instance|always5~3  = (!\spi_slave_b2b_instance|bytecnt [5] & (!\spi_slave_b2b_instance|bytecnt [6] & (!H1_bytecnt[7] & !\spi_slave_b2b_instance|bytecnt [4])))
// \spi_slave_b2b_instance|bytecnt [7] = DFFEAS(\spi_slave_b2b_instance|always5~3 , GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|byte_received~regout , \spi_slave_b2b_instance|Add1~35_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|bytecnt [5]),
	.datab(\spi_slave_b2b_instance|bytecnt [6]),
	.datac(\spi_slave_b2b_instance|Add1~35_combout ),
	.datad(\spi_slave_b2b_instance|bytecnt [4]),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_b2b_instance|byte_received~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|always5~3 ),
	.regout(\spi_slave_b2b_instance|bytecnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|bytecnt[7] .lut_mask = "0001";
defparam \spi_slave_b2b_instance|bytecnt[7] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|bytecnt[7] .output_mode = "reg_and_comb";
defparam \spi_slave_b2b_instance|bytecnt[7] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|bytecnt[7] .sum_lutc_input = "qfbk";
defparam \spi_slave_b2b_instance|bytecnt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxii_lcell \spi_slave_b2b_instance|Add1~35 (
// Equation(s):
// \spi_slave_b2b_instance|Add1~35_combout  = \spi_slave_b2b_instance|bytecnt [7] $ (((((!\spi_slave_b2b_instance|Add1~22  & \spi_slave_b2b_instance|Add1~32 ) # (\spi_slave_b2b_instance|Add1~22  & \spi_slave_b2b_instance|Add1~32COUT1_51 )))))
// \spi_slave_b2b_instance|Add1~37  = CARRY(((!\spi_slave_b2b_instance|Add1~32 )) # (!\spi_slave_b2b_instance|bytecnt [7]))
// \spi_slave_b2b_instance|Add1~37COUT1_52  = CARRY(((!\spi_slave_b2b_instance|Add1~32COUT1_51 )) # (!\spi_slave_b2b_instance|bytecnt [7]))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|bytecnt [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_slave_b2b_instance|Add1~22 ),
	.cin0(\spi_slave_b2b_instance|Add1~32 ),
	.cin1(\spi_slave_b2b_instance|Add1~32COUT1_51 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add1~35_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add1~37 ),
	.cout1(\spi_slave_b2b_instance|Add1~37COUT1_52 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add1~35 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add1~35 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add1~35 .cin_used = "true";
defparam \spi_slave_b2b_instance|Add1~35 .lut_mask = "5a5f";
defparam \spi_slave_b2b_instance|Add1~35 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add1~35 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add1~35 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add1~35 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add1~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N1
maxii_lcell \spi_slave_b2b_instance|Add2~5 (
// Equation(s):
// \spi_slave_b2b_instance|Add2~5_combout  = \spi_slave_b2b_instance|bytecnt [2] $ ((\spi_slave_b2b_instance|bytecnt [1]))
// \spi_slave_b2b_instance|Add2~7  = CARRY((\spi_slave_b2b_instance|bytecnt [2] & (\spi_slave_b2b_instance|bytecnt [1])))
// \spi_slave_b2b_instance|Add2~7COUT1_36  = CARRY((\spi_slave_b2b_instance|bytecnt [2] & (\spi_slave_b2b_instance|bytecnt [1])))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|bytecnt [2]),
	.datab(\spi_slave_b2b_instance|bytecnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add2~5_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add2~7 ),
	.cout1(\spi_slave_b2b_instance|Add2~7COUT1_36 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add2~5 .lut_mask = "6688";
defparam \spi_slave_b2b_instance|Add2~5 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add2~5 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add2~5 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add2~5 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|Add2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N2
maxii_lcell \spi_slave_b2b_instance|Add2~0 (
// Equation(s):
// \spi_slave_b2b_instance|Add2~0_combout  = (\spi_slave_b2b_instance|bytecnt [3] $ ((\spi_slave_b2b_instance|Add2~7 )))
// \spi_slave_b2b_instance|Add2~2  = CARRY(((!\spi_slave_b2b_instance|Add2~7 ) # (!\spi_slave_b2b_instance|bytecnt [3])))
// \spi_slave_b2b_instance|Add2~2COUT1_37  = CARRY(((!\spi_slave_b2b_instance|Add2~7COUT1_36 ) # (!\spi_slave_b2b_instance|bytecnt [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|bytecnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_slave_b2b_instance|Add2~7 ),
	.cin1(\spi_slave_b2b_instance|Add2~7COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add2~0_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add2~2 ),
	.cout1(\spi_slave_b2b_instance|Add2~2COUT1_37 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add2~0 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add2~0 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add2~0 .lut_mask = "3c3f";
defparam \spi_slave_b2b_instance|Add2~0 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add2~0 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add2~0 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add2~0 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N3
maxii_lcell \spi_slave_b2b_instance|Add2~10 (
// Equation(s):
// \spi_slave_b2b_instance|Add2~10_combout  = \spi_slave_b2b_instance|bytecnt [4] $ ((((!\spi_slave_b2b_instance|Add2~2 ))))
// \spi_slave_b2b_instance|Add2~12  = CARRY((\spi_slave_b2b_instance|bytecnt [4] & ((!\spi_slave_b2b_instance|Add2~2 ))))
// \spi_slave_b2b_instance|Add2~12COUT1_38  = CARRY((\spi_slave_b2b_instance|bytecnt [4] & ((!\spi_slave_b2b_instance|Add2~2COUT1_37 ))))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|bytecnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_slave_b2b_instance|Add2~2 ),
	.cin1(\spi_slave_b2b_instance|Add2~2COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add2~10_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add2~12 ),
	.cout1(\spi_slave_b2b_instance|Add2~12COUT1_38 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add2~10 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add2~10 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add2~10 .lut_mask = "a50a";
defparam \spi_slave_b2b_instance|Add2~10 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add2~10 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add2~10 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add2~10 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add2~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N4
maxii_lcell \spi_slave_b2b_instance|Add2~15 (
// Equation(s):
// \spi_slave_b2b_instance|Add2~15_combout  = (\spi_slave_b2b_instance|bytecnt [5] $ ((\spi_slave_b2b_instance|Add2~12 )))
// \spi_slave_b2b_instance|Add2~17  = CARRY(((!\spi_slave_b2b_instance|Add2~12COUT1_38 ) # (!\spi_slave_b2b_instance|bytecnt [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|bytecnt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_slave_b2b_instance|Add2~12 ),
	.cin1(\spi_slave_b2b_instance|Add2~12COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add2~15_combout ),
	.regout(),
	.cout(\spi_slave_b2b_instance|Add2~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add2~15 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add2~15 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add2~15 .lut_mask = "3c3f";
defparam \spi_slave_b2b_instance|Add2~15 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add2~15 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add2~15 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add2~15 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add2~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N9
maxii_lcell \spi_slave_b2b_instance|byte_data_received[5] (
// Equation(s):
// \spi_slave_b2b_instance|received_memory[7]~18  = (\spi_slave_b2b_instance|Add2~10_combout  & (\spi_slave_b2b_instance|byte_data_received [4] & (H1_byte_data_received[5] $ (!\spi_slave_b2b_instance|Add2~15_combout )))) # 
// (!\spi_slave_b2b_instance|Add2~10_combout  & (!\spi_slave_b2b_instance|byte_data_received [4] & (H1_byte_data_received[5] $ (!\spi_slave_b2b_instance|Add2~15_combout ))))
// \spi_slave_b2b_instance|byte_data_received [5] = DFFEAS(\spi_slave_b2b_instance|received_memory[7]~18 , GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|byte_received~0 , \spi_slave_b2b_instance|byte_data_received [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|Add2~10_combout ),
	.datab(\spi_slave_b2b_instance|byte_data_received [4]),
	.datac(\spi_slave_b2b_instance|byte_data_received [4]),
	.datad(\spi_slave_b2b_instance|Add2~15_combout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_b2b_instance|byte_received~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|received_memory[7]~18 ),
	.regout(\spi_slave_b2b_instance|byte_data_received [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|byte_data_received[5] .lut_mask = "9009";
defparam \spi_slave_b2b_instance|byte_data_received[5] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|byte_data_received[5] .output_mode = "reg_and_comb";
defparam \spi_slave_b2b_instance|byte_data_received[5] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|byte_data_received[5] .sum_lutc_input = "qfbk";
defparam \spi_slave_b2b_instance|byte_data_received[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxii_lcell \spi_slave_b2b_instance|mosir[0] (
// Equation(s):
// \spi_slave_b2b_instance|mosir [0] = DFFEAS(((\BusB[82]~4 ) # ((!\linkEMB~regout ))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\BusB[82]~4 ),
	.datac(vcc),
	.datad(\linkEMB~regout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|mosir [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|mosir[0] .lut_mask = "ccff";
defparam \spi_slave_b2b_instance|mosir[0] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|mosir[0] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|mosir[0] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|mosir[0] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|mosir[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxii_lcell \spi_slave_b2b_instance|mosir[1] (
// Equation(s):
// \spi_slave_b2b_instance|mosir [1] = DFFEAS(GND, GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , , \spi_slave_b2b_instance|mosir [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance|mosir [0]),
	.datad(vcc),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|mosir [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|mosir[1] .lut_mask = "0000";
defparam \spi_slave_b2b_instance|mosir[1] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|mosir[1] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|mosir[1] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|mosir[1] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|mosir[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N9
maxii_lcell \spi_slave_b2b_instance|byte_data_received[1] (
// Equation(s):
// \spi_slave_b2b_instance|received_memory[7]~21  = (\spi_slave_b2b_instance|byte_data_received [0] & (\spi_slave_b2b_instance|Add1~0_combout  & (H1_byte_data_received[1] $ (!\spi_slave_b2b_instance|Add1~5_combout )))) # 
// (!\spi_slave_b2b_instance|byte_data_received [0] & (!\spi_slave_b2b_instance|Add1~0_combout  & (H1_byte_data_received[1] $ (!\spi_slave_b2b_instance|Add1~5_combout ))))
// \spi_slave_b2b_instance|byte_data_received [1] = DFFEAS(\spi_slave_b2b_instance|received_memory[7]~21 , GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|byte_received~0 , \spi_slave_b2b_instance|byte_data_received [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|byte_data_received [0]),
	.datab(\spi_slave_b2b_instance|Add1~0_combout ),
	.datac(\spi_slave_b2b_instance|byte_data_received [0]),
	.datad(\spi_slave_b2b_instance|Add1~5_combout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_b2b_instance|byte_received~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|received_memory[7]~21 ),
	.regout(\spi_slave_b2b_instance|byte_data_received [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|byte_data_received[1] .lut_mask = "9009";
defparam \spi_slave_b2b_instance|byte_data_received[1] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|byte_data_received[1] .output_mode = "reg_and_comb";
defparam \spi_slave_b2b_instance|byte_data_received[1] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|byte_data_received[1] .sum_lutc_input = "qfbk";
defparam \spi_slave_b2b_instance|byte_data_received[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N7
maxii_lcell \spi_slave_b2b_instance|byte_data_received[0] (
// Equation(s):
// \spi_slave_b2b_instance|received_memory[7]~16  = (\spi_slave_b2b_instance|bytecnt [1] & (!\spi_slave_b2b_instance|byte_data_received [1] & (\spi_slave_b2b_instance|bytecnt [0] $ (!H1_byte_data_received[0])))) # (!\spi_slave_b2b_instance|bytecnt [1] & 
// (\spi_slave_b2b_instance|byte_data_received [1] & (\spi_slave_b2b_instance|bytecnt [0] $ (!H1_byte_data_received[0]))))
// \spi_slave_b2b_instance|byte_data_received [0] = DFFEAS(\spi_slave_b2b_instance|received_memory[7]~16 , GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|byte_received~0 , \spi_slave_b2b_instance|mosir [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|bytecnt [1]),
	.datab(\spi_slave_b2b_instance|bytecnt [0]),
	.datac(\spi_slave_b2b_instance|mosir [1]),
	.datad(\spi_slave_b2b_instance|byte_data_received [1]),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_b2b_instance|byte_received~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|received_memory[7]~16 ),
	.regout(\spi_slave_b2b_instance|byte_data_received [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|byte_data_received[0] .lut_mask = "4182";
defparam \spi_slave_b2b_instance|byte_data_received[0] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|byte_data_received[0] .output_mode = "reg_and_comb";
defparam \spi_slave_b2b_instance|byte_data_received[0] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|byte_data_received[0] .sum_lutc_input = "qfbk";
defparam \spi_slave_b2b_instance|byte_data_received[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N0
maxii_lcell \spi_slave_b2b_instance|byte_data_received[2] (
// Equation(s):
// \spi_slave_b2b_instance|Equal6~0  = ((H1_byte_data_received[2] $ (\spi_slave_b2b_instance|Add2~5_combout )))
// \spi_slave_b2b_instance|byte_data_received [2] = DFFEAS(\spi_slave_b2b_instance|Equal6~0 , GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|byte_received~0 , \spi_slave_b2b_instance|byte_data_received [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance|byte_data_received [1]),
	.datad(\spi_slave_b2b_instance|Add2~5_combout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_b2b_instance|byte_received~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Equal6~0 ),
	.regout(\spi_slave_b2b_instance|byte_data_received [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|byte_data_received[2] .lut_mask = "0ff0";
defparam \spi_slave_b2b_instance|byte_data_received[2] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|byte_data_received[2] .output_mode = "reg_and_comb";
defparam \spi_slave_b2b_instance|byte_data_received[2] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|byte_data_received[2] .sum_lutc_input = "qfbk";
defparam \spi_slave_b2b_instance|byte_data_received[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N8
maxii_lcell \spi_slave_b2b_instance|byte_data_received[3] (
// Equation(s):
// \spi_slave_b2b_instance|always5~1  = (!\spi_slave_b2b_instance|byte_data_received [0] & (!\spi_slave_b2b_instance|byte_data_received [2] & (!H1_byte_data_received[3] & \spi_slave_b2b_instance|byte_data_received [1])))
// \spi_slave_b2b_instance|byte_data_received [3] = DFFEAS(\spi_slave_b2b_instance|always5~1 , GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|byte_received~0 , \spi_slave_b2b_instance|byte_data_received [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|byte_data_received [0]),
	.datab(\spi_slave_b2b_instance|byte_data_received [2]),
	.datac(\spi_slave_b2b_instance|byte_data_received [2]),
	.datad(\spi_slave_b2b_instance|byte_data_received [1]),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_b2b_instance|byte_received~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|always5~1 ),
	.regout(\spi_slave_b2b_instance|byte_data_received [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|byte_data_received[3] .lut_mask = "0100";
defparam \spi_slave_b2b_instance|byte_data_received[3] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|byte_data_received[3] .output_mode = "reg_and_comb";
defparam \spi_slave_b2b_instance|byte_data_received[3] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|byte_data_received[3] .sum_lutc_input = "qfbk";
defparam \spi_slave_b2b_instance|byte_data_received[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N9
maxii_lcell \spi_slave_b2b_instance|byte_data_received[4] (
// Equation(s):
// \spi_slave_b2b_instance|received_memory[7]~23  = (\spi_slave_b2b_instance|byte_data_received [5] & (\spi_slave_b2b_instance|Add1~25_combout  & (\spi_slave_b2b_instance|Add1~20_combout  $ (!H1_byte_data_received[4])))) # 
// (!\spi_slave_b2b_instance|byte_data_received [5] & (!\spi_slave_b2b_instance|Add1~25_combout  & (\spi_slave_b2b_instance|Add1~20_combout  $ (!H1_byte_data_received[4]))))
// \spi_slave_b2b_instance|byte_data_received [4] = DFFEAS(\spi_slave_b2b_instance|received_memory[7]~23 , GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|byte_received~0 , \spi_slave_b2b_instance|byte_data_received [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|byte_data_received [5]),
	.datab(\spi_slave_b2b_instance|Add1~20_combout ),
	.datac(\spi_slave_b2b_instance|byte_data_received [3]),
	.datad(\spi_slave_b2b_instance|Add1~25_combout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_b2b_instance|byte_received~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|received_memory[7]~23 ),
	.regout(\spi_slave_b2b_instance|byte_data_received [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|byte_data_received[4] .lut_mask = "8241";
defparam \spi_slave_b2b_instance|byte_data_received[4] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|byte_data_received[4] .output_mode = "reg_and_comb";
defparam \spi_slave_b2b_instance|byte_data_received[4] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|byte_data_received[4] .sum_lutc_input = "qfbk";
defparam \spi_slave_b2b_instance|byte_data_received[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N0
maxii_lcell \spi_slave_b2b_instance|byte_data_received[7] (
// Equation(s):
// \spi_slave_b2b_instance|always5~0  = ((!\spi_slave_b2b_instance|byte_data_received [6] & (!H1_byte_data_received[7])))
// \spi_slave_b2b_instance|byte_data_received [7] = DFFEAS(\spi_slave_b2b_instance|always5~0 , GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|byte_received~0 , \spi_slave_b2b_instance|byte_data_received [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|byte_data_received [6]),
	.datac(\spi_slave_b2b_instance|byte_data_received [6]),
	.datad(vcc),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_b2b_instance|byte_received~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|always5~0 ),
	.regout(\spi_slave_b2b_instance|byte_data_received [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|byte_data_received[7] .lut_mask = "0303";
defparam \spi_slave_b2b_instance|byte_data_received[7] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|byte_data_received[7] .output_mode = "reg_and_comb";
defparam \spi_slave_b2b_instance|byte_data_received[7] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|byte_data_received[7] .sum_lutc_input = "qfbk";
defparam \spi_slave_b2b_instance|byte_data_received[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N5
maxii_lcell \spi_slave_b2b_instance|Add2~20 (
// Equation(s):
// \spi_slave_b2b_instance|Add2~20_combout  = \spi_slave_b2b_instance|bytecnt [6] $ ((((!\spi_slave_b2b_instance|Add2~17 ))))
// \spi_slave_b2b_instance|Add2~22  = CARRY((\spi_slave_b2b_instance|bytecnt [6] & ((!\spi_slave_b2b_instance|Add2~17 ))))
// \spi_slave_b2b_instance|Add2~22COUT1_39  = CARRY((\spi_slave_b2b_instance|bytecnt [6] & ((!\spi_slave_b2b_instance|Add2~17 ))))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|bytecnt [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_slave_b2b_instance|Add2~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add2~20_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add2~22 ),
	.cout1(\spi_slave_b2b_instance|Add2~22COUT1_39 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add2~20 .cin_used = "true";
defparam \spi_slave_b2b_instance|Add2~20 .lut_mask = "a50a";
defparam \spi_slave_b2b_instance|Add2~20 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add2~20 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add2~20 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add2~20 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add2~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N6
maxii_lcell \spi_slave_b2b_instance|Add2~25 (
// Equation(s):
// \spi_slave_b2b_instance|Add2~25_combout  = (\spi_slave_b2b_instance|bytecnt [7] $ (((!\spi_slave_b2b_instance|Add2~17  & \spi_slave_b2b_instance|Add2~22 ) # (\spi_slave_b2b_instance|Add2~17  & \spi_slave_b2b_instance|Add2~22COUT1_39 ))))
// \spi_slave_b2b_instance|Add2~27  = CARRY(((!\spi_slave_b2b_instance|Add2~22 ) # (!\spi_slave_b2b_instance|bytecnt [7])))
// \spi_slave_b2b_instance|Add2~27COUT1_40  = CARRY(((!\spi_slave_b2b_instance|Add2~22COUT1_39 ) # (!\spi_slave_b2b_instance|bytecnt [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|bytecnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_slave_b2b_instance|Add2~17 ),
	.cin0(\spi_slave_b2b_instance|Add2~22 ),
	.cin1(\spi_slave_b2b_instance|Add2~22COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add2~25_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add2~27 ),
	.cout1(\spi_slave_b2b_instance|Add2~27COUT1_40 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add2~25 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add2~25 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add2~25 .cin_used = "true";
defparam \spi_slave_b2b_instance|Add2~25 .lut_mask = "3c3f";
defparam \spi_slave_b2b_instance|Add2~25 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add2~25 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add2~25 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add2~25 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add2~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N1
maxii_lcell \spi_slave_b2b_instance|byte_data_received[6] (
// Equation(s):
// \spi_slave_b2b_instance|received_memory[7]~19  = (\spi_slave_b2b_instance|byte_data_received [7] & (\spi_slave_b2b_instance|Add2~25_combout  & (H1_byte_data_received[6] $ (!\spi_slave_b2b_instance|Add2~20_combout )))) # 
// (!\spi_slave_b2b_instance|byte_data_received [7] & (!\spi_slave_b2b_instance|Add2~25_combout  & (H1_byte_data_received[6] $ (!\spi_slave_b2b_instance|Add2~20_combout ))))
// \spi_slave_b2b_instance|byte_data_received [6] = DFFEAS(\spi_slave_b2b_instance|received_memory[7]~19 , GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|byte_received~0 , \spi_slave_b2b_instance|byte_data_received [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|byte_data_received [7]),
	.datab(\spi_slave_b2b_instance|Add2~25_combout ),
	.datac(\spi_slave_b2b_instance|byte_data_received [5]),
	.datad(\spi_slave_b2b_instance|Add2~20_combout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_b2b_instance|byte_received~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|received_memory[7]~19 ),
	.regout(\spi_slave_b2b_instance|byte_data_received [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|byte_data_received[6] .lut_mask = "9009";
defparam \spi_slave_b2b_instance|byte_data_received[6] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|byte_data_received[6] .output_mode = "reg_and_comb";
defparam \spi_slave_b2b_instance|byte_data_received[6] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|byte_data_received[6] .sum_lutc_input = "qfbk";
defparam \spi_slave_b2b_instance|byte_data_received[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxii_lcell \spi_slave_b2b_instance|always5~2 (
// Equation(s):
// \spi_slave_b2b_instance|always5~2_combout  = (!\spi_slave_b2b_instance|byte_data_received [4] & (!\spi_slave_b2b_instance|byte_data_received [5] & (\spi_slave_b2b_instance|always5~0  & \spi_slave_b2b_instance|always5~1 )))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|byte_data_received [4]),
	.datab(\spi_slave_b2b_instance|byte_data_received [5]),
	.datac(\spi_slave_b2b_instance|always5~0 ),
	.datad(\spi_slave_b2b_instance|always5~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|always5~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|always5~2 .lut_mask = "1000";
defparam \spi_slave_b2b_instance|always5~2 .operation_mode = "normal";
defparam \spi_slave_b2b_instance|always5~2 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|always5~2 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|always5~2 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|always5~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxii_lcell \spi_slave_b2b_instance|first_byte[1] (
// Equation(s):
// \spi_slave_b2b_instance|first_byte[1]~0  = (H1_first_byte[1]) # ((\spi_slave_b2b_instance|always5~4  & (\spi_slave_b2b_instance|always5~3  & \spi_slave_b2b_instance|always5~2_combout )))
// \spi_slave_b2b_instance|first_byte [1] = DFFEAS(\spi_slave_b2b_instance|first_byte[1]~0 , GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|always5~4 ),
	.datab(\spi_slave_b2b_instance|always5~3 ),
	.datac(vcc),
	.datad(\spi_slave_b2b_instance|always5~2_combout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|first_byte[1]~0 ),
	.regout(\spi_slave_b2b_instance|first_byte [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|first_byte[1] .lut_mask = "f8f0";
defparam \spi_slave_b2b_instance|first_byte[1] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|first_byte[1] .output_mode = "reg_and_comb";
defparam \spi_slave_b2b_instance|first_byte[1] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|first_byte[1] .sum_lutc_input = "qfbk";
defparam \spi_slave_b2b_instance|first_byte[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N7
maxii_lcell \spi_slave_b2b_instance|Add2~30 (
// Equation(s):
// \spi_slave_b2b_instance|Add2~30_combout  = (((!(!\spi_slave_b2b_instance|Add2~17  & \spi_slave_b2b_instance|Add2~27 ) # (\spi_slave_b2b_instance|Add2~17  & \spi_slave_b2b_instance|Add2~27COUT1_40 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_slave_b2b_instance|Add2~17 ),
	.cin0(\spi_slave_b2b_instance|Add2~27 ),
	.cin1(\spi_slave_b2b_instance|Add2~27COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add2~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add2~30 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add2~30 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add2~30 .cin_used = "true";
defparam \spi_slave_b2b_instance|Add2~30 .lut_mask = "0f0f";
defparam \spi_slave_b2b_instance|Add2~30 .operation_mode = "normal";
defparam \spi_slave_b2b_instance|Add2~30 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add2~30 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add2~30 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add2~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N1
maxii_lcell \spi_slave_b2b_instance|received_memory[7]~17 (
// Equation(s):
// \spi_slave_b2b_instance|received_memory[7]~17_combout  = (\spi_slave_b2b_instance|received_memory[7]~16  & (!\spi_slave_b2b_instance|Equal6~0  & (\spi_slave_b2b_instance|byte_data_received [3] $ (!\spi_slave_b2b_instance|Add2~0_combout ))))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|byte_data_received [3]),
	.datab(\spi_slave_b2b_instance|received_memory[7]~16 ),
	.datac(\spi_slave_b2b_instance|Add2~0_combout ),
	.datad(\spi_slave_b2b_instance|Equal6~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|received_memory[7]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|received_memory[7]~17 .lut_mask = "0084";
defparam \spi_slave_b2b_instance|received_memory[7]~17 .operation_mode = "normal";
defparam \spi_slave_b2b_instance|received_memory[7]~17 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|received_memory[7]~17 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|received_memory[7]~17 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|received_memory[7]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N5
maxii_lcell \spi_slave_b2b_instance|received_memory[7]~20 (
// Equation(s):
// \spi_slave_b2b_instance|received_memory[7]~20_combout  = (!\spi_slave_b2b_instance|Add2~30_combout  & (\spi_slave_b2b_instance|received_memory[7]~18  & (\spi_slave_b2b_instance|received_memory[7]~17_combout  & \spi_slave_b2b_instance|received_memory[7]~19 
// )))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|Add2~30_combout ),
	.datab(\spi_slave_b2b_instance|received_memory[7]~18 ),
	.datac(\spi_slave_b2b_instance|received_memory[7]~17_combout ),
	.datad(\spi_slave_b2b_instance|received_memory[7]~19 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|received_memory[7]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|received_memory[7]~20 .lut_mask = "4000";
defparam \spi_slave_b2b_instance|received_memory[7]~20 .operation_mode = "normal";
defparam \spi_slave_b2b_instance|received_memory[7]~20 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|received_memory[7]~20 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|received_memory[7]~20 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|received_memory[7]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxii_lcell \spi_slave_b2b_instance|Add1~40 (
// Equation(s):
// \spi_slave_b2b_instance|Add1~40_combout  = (((!(!\spi_slave_b2b_instance|Add1~22  & \spi_slave_b2b_instance|Add1~37 ) # (\spi_slave_b2b_instance|Add1~22  & \spi_slave_b2b_instance|Add1~37COUT1_52 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_slave_b2b_instance|Add1~22 ),
	.cin0(\spi_slave_b2b_instance|Add1~37 ),
	.cin1(\spi_slave_b2b_instance|Add1~37COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add1~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add1~40 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add1~40 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add1~40 .cin_used = "true";
defparam \spi_slave_b2b_instance|Add1~40 .lut_mask = "0f0f";
defparam \spi_slave_b2b_instance|Add1~40 .operation_mode = "normal";
defparam \spi_slave_b2b_instance|Add1~40 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add1~40 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add1~40 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add1~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N7
maxii_lcell \spi_slave_b2b_instance|received_memory[7]~24 (
// Equation(s):
// \spi_slave_b2b_instance|received_memory[7]~24_combout  = (\spi_slave_b2b_instance|Add1~35_combout  & (\spi_slave_b2b_instance|byte_data_received [7] & (\spi_slave_b2b_instance|byte_data_received [6] $ (!\spi_slave_b2b_instance|Add1~30_combout )))) # 
// (!\spi_slave_b2b_instance|Add1~35_combout  & (!\spi_slave_b2b_instance|byte_data_received [7] & (\spi_slave_b2b_instance|byte_data_received [6] $ (!\spi_slave_b2b_instance|Add1~30_combout ))))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|Add1~35_combout ),
	.datab(\spi_slave_b2b_instance|byte_data_received [6]),
	.datac(\spi_slave_b2b_instance|byte_data_received [7]),
	.datad(\spi_slave_b2b_instance|Add1~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|received_memory[7]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|received_memory[7]~24 .lut_mask = "8421";
defparam \spi_slave_b2b_instance|received_memory[7]~24 .operation_mode = "normal";
defparam \spi_slave_b2b_instance|received_memory[7]~24 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|received_memory[7]~24 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|received_memory[7]~24 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|received_memory[7]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N4
maxii_lcell \spi_slave_b2b_instance|Equal7~0 (
// Equation(s):
// \spi_slave_b2b_instance|Equal7~0_combout  = \spi_slave_b2b_instance|byte_data_received [2] $ ((((\spi_slave_b2b_instance|Add1~15_combout ))))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|byte_data_received [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\spi_slave_b2b_instance|Add1~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Equal7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|Equal7~0 .lut_mask = "55aa";
defparam \spi_slave_b2b_instance|Equal7~0 .operation_mode = "normal";
defparam \spi_slave_b2b_instance|Equal7~0 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Equal7~0 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Equal7~0 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|Equal7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N2
maxii_lcell \spi_slave_b2b_instance|received_memory[7]~22 (
// Equation(s):
// \spi_slave_b2b_instance|received_memory[7]~22_combout  = (\spi_slave_b2b_instance|received_memory[7]~21  & (!\spi_slave_b2b_instance|Equal7~0_combout  & (\spi_slave_b2b_instance|byte_data_received [3] $ (!\spi_slave_b2b_instance|Add1~10_combout ))))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|byte_data_received [3]),
	.datab(\spi_slave_b2b_instance|received_memory[7]~21 ),
	.datac(\spi_slave_b2b_instance|Equal7~0_combout ),
	.datad(\spi_slave_b2b_instance|Add1~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|received_memory[7]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|received_memory[7]~22 .lut_mask = "0804";
defparam \spi_slave_b2b_instance|received_memory[7]~22 .operation_mode = "normal";
defparam \spi_slave_b2b_instance|received_memory[7]~22 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|received_memory[7]~22 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|received_memory[7]~22 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|received_memory[7]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N8
maxii_lcell \spi_slave_b2b_instance|received_memory[7]~25 (
// Equation(s):
// \spi_slave_b2b_instance|received_memory[7]~25_combout  = (\spi_slave_b2b_instance|received_memory[7]~23  & (!\spi_slave_b2b_instance|Add1~40_combout  & (\spi_slave_b2b_instance|received_memory[7]~24_combout  & 
// \spi_slave_b2b_instance|received_memory[7]~22_combout )))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|received_memory[7]~23 ),
	.datab(\spi_slave_b2b_instance|Add1~40_combout ),
	.datac(\spi_slave_b2b_instance|received_memory[7]~24_combout ),
	.datad(\spi_slave_b2b_instance|received_memory[7]~22_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|received_memory[7]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|received_memory[7]~25 .lut_mask = "2000";
defparam \spi_slave_b2b_instance|received_memory[7]~25 .operation_mode = "normal";
defparam \spi_slave_b2b_instance|received_memory[7]~25 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|received_memory[7]~25 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|received_memory[7]~25 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|received_memory[7]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N6
maxii_lcell \spi_slave_b2b_instance|received_memory[7]~26 (
// Equation(s):
// \spi_slave_b2b_instance|received_memory[7]~26_combout  = (\spi_slave_b2b_instance|byte_received~regout  & ((\spi_slave_b2b_instance|first_byte[1]~0  & (\spi_slave_b2b_instance|received_memory[7]~20_combout )) # (!\spi_slave_b2b_instance|first_byte[1]~0  & 
// ((\spi_slave_b2b_instance|received_memory[7]~25_combout )))))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|byte_received~regout ),
	.datab(\spi_slave_b2b_instance|first_byte[1]~0 ),
	.datac(\spi_slave_b2b_instance|received_memory[7]~20_combout ),
	.datad(\spi_slave_b2b_instance|received_memory[7]~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|received_memory[7]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|received_memory[7]~26 .lut_mask = "a280";
defparam \spi_slave_b2b_instance|received_memory[7]~26 .operation_mode = "normal";
defparam \spi_slave_b2b_instance|received_memory[7]~26 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|received_memory[7]~26 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|received_memory[7]~26 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|received_memory[7]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N0
maxii_lcell \spi_slave_b2b_instance|received_memory[0] (
// Equation(s):
// \spi_slave_b2b_instance|received_memory [0] = DFFEAS(((!\spi_slave_b2b_instance|received_memory [0])), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|received_memory[7]~26_combout , , , , )
// \spi_slave_b2b_instance|received_memory[0]~1  = CARRY(((\spi_slave_b2b_instance|received_memory [0])))
// \spi_slave_b2b_instance|received_memory[0]~1COUT1_28  = CARRY(((\spi_slave_b2b_instance|received_memory [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|received_memory [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|received_memory[7]~26_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|received_memory [0]),
	.cout(),
	.cout0(\spi_slave_b2b_instance|received_memory[0]~1 ),
	.cout1(\spi_slave_b2b_instance|received_memory[0]~1COUT1_28 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|received_memory[0] .lut_mask = "33cc";
defparam \spi_slave_b2b_instance|received_memory[0] .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|received_memory[0] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|received_memory[0] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|received_memory[0] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|received_memory[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxii_lcell \spi_slave_b2b_instance|received_memory[1] (
// Equation(s):
// \spi_slave_b2b_instance|received_memory [1] = DFFEAS((\spi_slave_b2b_instance|received_memory [1] $ ((\spi_slave_b2b_instance|received_memory[0]~1 ))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , 
// \spi_slave_b2b_instance|received_memory[7]~26_combout , , , , )
// \spi_slave_b2b_instance|received_memory[1]~3  = CARRY(((!\spi_slave_b2b_instance|received_memory[0]~1 ) # (!\spi_slave_b2b_instance|received_memory [1])))
// \spi_slave_b2b_instance|received_memory[1]~3COUT1_29  = CARRY(((!\spi_slave_b2b_instance|received_memory[0]~1COUT1_28 ) # (!\spi_slave_b2b_instance|received_memory [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|received_memory [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|received_memory[7]~26_combout ),
	.cin(gnd),
	.cin0(\spi_slave_b2b_instance|received_memory[0]~1 ),
	.cin1(\spi_slave_b2b_instance|received_memory[0]~1COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|received_memory [1]),
	.cout(),
	.cout0(\spi_slave_b2b_instance|received_memory[1]~3 ),
	.cout1(\spi_slave_b2b_instance|received_memory[1]~3COUT1_29 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|received_memory[1] .cin0_used = "true";
defparam \spi_slave_b2b_instance|received_memory[1] .cin1_used = "true";
defparam \spi_slave_b2b_instance|received_memory[1] .lut_mask = "3c3f";
defparam \spi_slave_b2b_instance|received_memory[1] .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|received_memory[1] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|received_memory[1] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|received_memory[1] .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|received_memory[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxii_lcell \spi_slave_b2b_instance|received_memory[2] (
// Equation(s):
// \spi_slave_b2b_instance|received_memory [2] = DFFEAS((\spi_slave_b2b_instance|received_memory [2] $ ((!\spi_slave_b2b_instance|received_memory[1]~3 ))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , 
// \spi_slave_b2b_instance|received_memory[7]~26_combout , , , , )
// \spi_slave_b2b_instance|received_memory[2]~13  = CARRY(((\spi_slave_b2b_instance|received_memory [2] & !\spi_slave_b2b_instance|received_memory[1]~3 )))
// \spi_slave_b2b_instance|received_memory[2]~13COUT1_30  = CARRY(((\spi_slave_b2b_instance|received_memory [2] & !\spi_slave_b2b_instance|received_memory[1]~3COUT1_29 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|received_memory [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|received_memory[7]~26_combout ),
	.cin(gnd),
	.cin0(\spi_slave_b2b_instance|received_memory[1]~3 ),
	.cin1(\spi_slave_b2b_instance|received_memory[1]~3COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|received_memory [2]),
	.cout(),
	.cout0(\spi_slave_b2b_instance|received_memory[2]~13 ),
	.cout1(\spi_slave_b2b_instance|received_memory[2]~13COUT1_30 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|received_memory[2] .cin0_used = "true";
defparam \spi_slave_b2b_instance|received_memory[2] .cin1_used = "true";
defparam \spi_slave_b2b_instance|received_memory[2] .lut_mask = "c30c";
defparam \spi_slave_b2b_instance|received_memory[2] .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|received_memory[2] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|received_memory[2] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|received_memory[2] .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|received_memory[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N3
maxii_lcell \spi_slave_b2b_instance|received_memory[3] (
// Equation(s):
// \spi_slave_b2b_instance|received_memory [3] = DFFEAS(\spi_slave_b2b_instance|received_memory [3] $ ((((\spi_slave_b2b_instance|received_memory[2]~13 )))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , 
// \spi_slave_b2b_instance|received_memory[7]~26_combout , , , , )
// \spi_slave_b2b_instance|received_memory[3]~15  = CARRY(((!\spi_slave_b2b_instance|received_memory[2]~13 )) # (!\spi_slave_b2b_instance|received_memory [3]))
// \spi_slave_b2b_instance|received_memory[3]~15COUT1_31  = CARRY(((!\spi_slave_b2b_instance|received_memory[2]~13COUT1_30 )) # (!\spi_slave_b2b_instance|received_memory [3]))

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|received_memory [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|received_memory[7]~26_combout ),
	.cin(gnd),
	.cin0(\spi_slave_b2b_instance|received_memory[2]~13 ),
	.cin1(\spi_slave_b2b_instance|received_memory[2]~13COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|received_memory [3]),
	.cout(),
	.cout0(\spi_slave_b2b_instance|received_memory[3]~15 ),
	.cout1(\spi_slave_b2b_instance|received_memory[3]~15COUT1_31 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|received_memory[3] .cin0_used = "true";
defparam \spi_slave_b2b_instance|received_memory[3] .cin1_used = "true";
defparam \spi_slave_b2b_instance|received_memory[3] .lut_mask = "5a5f";
defparam \spi_slave_b2b_instance|received_memory[3] .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|received_memory[3] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|received_memory[3] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|received_memory[3] .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|received_memory[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxii_lcell \spi_slave_b2b_instance|received_memory[4] (
// Equation(s):
// \spi_slave_b2b_instance|received_memory [4] = DFFEAS(\spi_slave_b2b_instance|received_memory [4] $ ((((!\spi_slave_b2b_instance|received_memory[3]~15 )))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , 
// \spi_slave_b2b_instance|received_memory[7]~26_combout , , , , )
// \spi_slave_b2b_instance|received_memory[4]~7  = CARRY((\spi_slave_b2b_instance|received_memory [4] & ((!\spi_slave_b2b_instance|received_memory[3]~15COUT1_31 ))))

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|received_memory [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|received_memory[7]~26_combout ),
	.cin(gnd),
	.cin0(\spi_slave_b2b_instance|received_memory[3]~15 ),
	.cin1(\spi_slave_b2b_instance|received_memory[3]~15COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|received_memory [4]),
	.cout(\spi_slave_b2b_instance|received_memory[4]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|received_memory[4] .cin0_used = "true";
defparam \spi_slave_b2b_instance|received_memory[4] .cin1_used = "true";
defparam \spi_slave_b2b_instance|received_memory[4] .lut_mask = "a50a";
defparam \spi_slave_b2b_instance|received_memory[4] .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|received_memory[4] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|received_memory[4] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|received_memory[4] .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|received_memory[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxii_lcell \spi_slave_b2b_instance|received_memory[5] (
// Equation(s):
// \spi_slave_b2b_instance|received_memory [5] = DFFEAS(\spi_slave_b2b_instance|received_memory [5] $ ((((\spi_slave_b2b_instance|received_memory[4]~7 )))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , 
// \spi_slave_b2b_instance|received_memory[7]~26_combout , , , , )
// \spi_slave_b2b_instance|received_memory[5]~9  = CARRY(((!\spi_slave_b2b_instance|received_memory[4]~7 )) # (!\spi_slave_b2b_instance|received_memory [5]))
// \spi_slave_b2b_instance|received_memory[5]~9COUT1_32  = CARRY(((!\spi_slave_b2b_instance|received_memory[4]~7 )) # (!\spi_slave_b2b_instance|received_memory [5]))

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|received_memory [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|received_memory[7]~26_combout ),
	.cin(\spi_slave_b2b_instance|received_memory[4]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|received_memory [5]),
	.cout(),
	.cout0(\spi_slave_b2b_instance|received_memory[5]~9 ),
	.cout1(\spi_slave_b2b_instance|received_memory[5]~9COUT1_32 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|received_memory[5] .cin_used = "true";
defparam \spi_slave_b2b_instance|received_memory[5] .lut_mask = "5a5f";
defparam \spi_slave_b2b_instance|received_memory[5] .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|received_memory[5] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|received_memory[5] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|received_memory[5] .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|received_memory[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N6
maxii_lcell \spi_slave_b2b_instance|received_memory[6] (
// Equation(s):
// \spi_slave_b2b_instance|received_memory [6] = DFFEAS((\spi_slave_b2b_instance|received_memory [6] $ ((!(!\spi_slave_b2b_instance|received_memory[4]~7  & \spi_slave_b2b_instance|received_memory[5]~9 ) # (\spi_slave_b2b_instance|received_memory[4]~7  & 
// \spi_slave_b2b_instance|received_memory[5]~9COUT1_32 )))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|received_memory[7]~26_combout , , , , )
// \spi_slave_b2b_instance|received_memory[6]~5  = CARRY(((\spi_slave_b2b_instance|received_memory [6] & !\spi_slave_b2b_instance|received_memory[5]~9 )))
// \spi_slave_b2b_instance|received_memory[6]~5COUT1_33  = CARRY(((\spi_slave_b2b_instance|received_memory [6] & !\spi_slave_b2b_instance|received_memory[5]~9COUT1_32 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|received_memory [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|received_memory[7]~26_combout ),
	.cin(\spi_slave_b2b_instance|received_memory[4]~7 ),
	.cin0(\spi_slave_b2b_instance|received_memory[5]~9 ),
	.cin1(\spi_slave_b2b_instance|received_memory[5]~9COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|received_memory [6]),
	.cout(),
	.cout0(\spi_slave_b2b_instance|received_memory[6]~5 ),
	.cout1(\spi_slave_b2b_instance|received_memory[6]~5COUT1_33 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|received_memory[6] .cin0_used = "true";
defparam \spi_slave_b2b_instance|received_memory[6] .cin1_used = "true";
defparam \spi_slave_b2b_instance|received_memory[6] .cin_used = "true";
defparam \spi_slave_b2b_instance|received_memory[6] .lut_mask = "c30c";
defparam \spi_slave_b2b_instance|received_memory[6] .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|received_memory[6] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|received_memory[6] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|received_memory[6] .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|received_memory[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N7
maxii_lcell \spi_slave_b2b_instance|received_memory[7] (
// Equation(s):
// \spi_slave_b2b_instance|received_memory [7] = DFFEAS((\spi_slave_b2b_instance|received_memory [7] $ (((!\spi_slave_b2b_instance|received_memory[4]~7  & \spi_slave_b2b_instance|received_memory[6]~5 ) # (\spi_slave_b2b_instance|received_memory[4]~7  & 
// \spi_slave_b2b_instance|received_memory[6]~5COUT1_33 )))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|received_memory[7]~26_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|received_memory [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|received_memory[7]~26_combout ),
	.cin(\spi_slave_b2b_instance|received_memory[4]~7 ),
	.cin0(\spi_slave_b2b_instance|received_memory[6]~5 ),
	.cin1(\spi_slave_b2b_instance|received_memory[6]~5COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|received_memory [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|received_memory[7] .cin0_used = "true";
defparam \spi_slave_b2b_instance|received_memory[7] .cin1_used = "true";
defparam \spi_slave_b2b_instance|received_memory[7] .cin_used = "true";
defparam \spi_slave_b2b_instance|received_memory[7] .lut_mask = "3c3c";
defparam \spi_slave_b2b_instance|received_memory[7] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|received_memory[7] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|received_memory[7] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|received_memory[7] .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|received_memory[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxii_lcell \spi_slave_b2b_instance|Equal9~1 (
// Equation(s):
// \spi_slave_b2b_instance|Equal9~1_combout  = (!\spi_slave_b2b_instance|received_memory [5] & (!\spi_slave_b2b_instance|received_memory [7] & (!\spi_slave_b2b_instance|received_memory [4] & \spi_slave_b2b_instance|received_memory [6])))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|received_memory [5]),
	.datab(\spi_slave_b2b_instance|received_memory [7]),
	.datac(\spi_slave_b2b_instance|received_memory [4]),
	.datad(\spi_slave_b2b_instance|received_memory [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Equal9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|Equal9~1 .lut_mask = "0100";
defparam \spi_slave_b2b_instance|Equal9~1 .operation_mode = "normal";
defparam \spi_slave_b2b_instance|Equal9~1 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Equal9~1 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Equal9~1 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|Equal9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N3
maxii_lcell \spi_slave_b2b_instance|Equal9~0 (
// Equation(s):
// \spi_slave_b2b_instance|Equal9~0_combout  = (((!\spi_slave_b2b_instance|received_memory [1] & !\spi_slave_b2b_instance|received_memory [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance|received_memory [1]),
	.datad(\spi_slave_b2b_instance|received_memory [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Equal9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|Equal9~0 .lut_mask = "000f";
defparam \spi_slave_b2b_instance|Equal9~0 .operation_mode = "normal";
defparam \spi_slave_b2b_instance|Equal9~0 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Equal9~0 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Equal9~0 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|Equal9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxii_lcell \spi_slave_b2b_instance|recived_status (
// Equation(s):
// \spi_slave_b2b_instance|recived_status~regout  = DFFEAS((!\spi_slave_b2b_instance|received_memory [3] & (\spi_slave_b2b_instance|Equal9~1_combout  & (!\spi_slave_b2b_instance|received_memory [2] & \spi_slave_b2b_instance|Equal9~0_combout ))), 
// GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|received_memory [3]),
	.datab(\spi_slave_b2b_instance|Equal9~1_combout ),
	.datac(\spi_slave_b2b_instance|received_memory [2]),
	.datad(\spi_slave_b2b_instance|Equal9~0_combout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|recived_status~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|recived_status .lut_mask = "0400";
defparam \spi_slave_b2b_instance|recived_status .operation_mode = "normal";
defparam \spi_slave_b2b_instance|recived_status .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|recived_status .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|recived_status .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|recived_status .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxii_lcell \spi_slave_b2b_instance|cnt[0] (
// Equation(s):
// \spi_slave_b2b_instance|cnt [0] = DFFEAS((\spi_slave_b2b_instance|recived_status~regout  & ((\spi_slave_b2b_instance|cnt [0] $ (\spi_slave_b2b_instance|byte_received~regout )))) # (!\spi_slave_b2b_instance|recived_status~regout  & 
// ((\spi_slave_b2b_instance|first_byte [1]) # ((\spi_slave_b2b_instance|cnt [0])))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|first_byte [1]),
	.datab(\spi_slave_b2b_instance|cnt [0]),
	.datac(\spi_slave_b2b_instance|byte_received~regout ),
	.datad(\spi_slave_b2b_instance|recived_status~regout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|cnt[0] .lut_mask = "3cee";
defparam \spi_slave_b2b_instance|cnt[0] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|cnt[0] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|cnt[0] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|cnt[0] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N0
maxii_lcell \spi_slave_b2b_instance|Add4~37 (
// Equation(s):
// \spi_slave_b2b_instance|Add4~37_cout0  = CARRY(((!\spi_slave_b2b_instance|cnt [0])))
// \spi_slave_b2b_instance|Add4~37COUT1_41  = CARRY(((!\spi_slave_b2b_instance|cnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add4~35 ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add4~37_cout0 ),
	.cout1(\spi_slave_b2b_instance|Add4~37COUT1_41 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add4~37 .lut_mask = "ff33";
defparam \spi_slave_b2b_instance|Add4~37 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add4~37 .output_mode = "none";
defparam \spi_slave_b2b_instance|Add4~37 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add4~37 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|Add4~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N1
maxii_lcell \spi_slave_b2b_instance|Add4~30 (
// Equation(s):
// \spi_slave_b2b_instance|Add4~30_combout  = (\spi_slave_b2b_instance|cnt [1] $ ((\spi_slave_b2b_instance|Add4~37_cout0 )))
// \spi_slave_b2b_instance|Add4~32  = CARRY(((!\spi_slave_b2b_instance|Add4~37_cout0 ) # (!\spi_slave_b2b_instance|cnt [1])))
// \spi_slave_b2b_instance|Add4~32COUT1_42  = CARRY(((!\spi_slave_b2b_instance|Add4~37COUT1_41 ) # (!\spi_slave_b2b_instance|cnt [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_slave_b2b_instance|Add4~37_cout0 ),
	.cin1(\spi_slave_b2b_instance|Add4~37COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add4~30_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add4~32 ),
	.cout1(\spi_slave_b2b_instance|Add4~32COUT1_42 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add4~30 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add4~30 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add4~30 .lut_mask = "3c3f";
defparam \spi_slave_b2b_instance|Add4~30 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add4~30 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add4~30 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add4~30 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add4~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxii_lcell \spi_slave_b2b_instance|cnt[4]~1 (
// Equation(s):
// \spi_slave_b2b_instance|cnt[4]~1_combout  = ((\spi_slave_b2b_instance|recived_status~regout  & ((\spi_slave_b2b_instance|byte_received~regout ))) # (!\spi_slave_b2b_instance|recived_status~regout  & (\spi_slave_b2b_instance|first_byte [1])))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|first_byte [1]),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance|byte_received~regout ),
	.datad(\spi_slave_b2b_instance|recived_status~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|cnt[4]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|cnt[4]~1 .lut_mask = "f0aa";
defparam \spi_slave_b2b_instance|cnt[4]~1 .operation_mode = "normal";
defparam \spi_slave_b2b_instance|cnt[4]~1 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|cnt[4]~1 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|cnt[4]~1 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|cnt[4]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxii_lcell \spi_slave_b2b_instance|cnt[1] (
// Equation(s):
// \spi_slave_b2b_instance|cnt [1] = DFFEAS(((\spi_slave_b2b_instance|Add4~30_combout ) # ((\spi_slave_b2b_instance|first_byte [1] & !\spi_slave_b2b_instance|recived_status~regout ))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , 
// \spi_slave_b2b_instance|cnt[4]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|first_byte [1]),
	.datab(\spi_slave_b2b_instance|recived_status~regout ),
	.datac(vcc),
	.datad(\spi_slave_b2b_instance|Add4~30_combout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|cnt[4]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|cnt[1] .lut_mask = "ff22";
defparam \spi_slave_b2b_instance|cnt[1] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|cnt[1] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|cnt[1] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|cnt[1] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N2
maxii_lcell \spi_slave_b2b_instance|Add4~25 (
// Equation(s):
// \spi_slave_b2b_instance|Add4~25_combout  = (\spi_slave_b2b_instance|cnt [2] $ ((!\spi_slave_b2b_instance|Add4~32 )))
// \spi_slave_b2b_instance|Add4~27  = CARRY(((\spi_slave_b2b_instance|cnt [2] & !\spi_slave_b2b_instance|Add4~32 )))
// \spi_slave_b2b_instance|Add4~27COUT1_43  = CARRY(((\spi_slave_b2b_instance|cnt [2] & !\spi_slave_b2b_instance|Add4~32COUT1_42 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_slave_b2b_instance|Add4~32 ),
	.cin1(\spi_slave_b2b_instance|Add4~32COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add4~25_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add4~27 ),
	.cout1(\spi_slave_b2b_instance|Add4~27COUT1_43 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add4~25 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add4~25 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add4~25 .lut_mask = "c30c";
defparam \spi_slave_b2b_instance|Add4~25 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add4~25 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add4~25 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add4~25 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add4~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxii_lcell \spi_slave_b2b_instance|cnt[2] (
// Equation(s):
// \spi_slave_b2b_instance|cnt [2] = DFFEAS(((\spi_slave_b2b_instance|Add4~25_combout  & ((\spi_slave_b2b_instance|recived_status~regout ) # (!\spi_slave_b2b_instance|first_byte [1])))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , 
// \spi_slave_b2b_instance|cnt[4]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|first_byte [1]),
	.datab(\spi_slave_b2b_instance|recived_status~regout ),
	.datac(vcc),
	.datad(\spi_slave_b2b_instance|Add4~25_combout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|cnt[4]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|cnt[2] .lut_mask = "dd00";
defparam \spi_slave_b2b_instance|cnt[2] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|cnt[2] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|cnt[2] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|cnt[2] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N3
maxii_lcell \spi_slave_b2b_instance|Add4~20 (
// Equation(s):
// \spi_slave_b2b_instance|Add4~20_combout  = (\spi_slave_b2b_instance|cnt [3] $ ((\spi_slave_b2b_instance|Add4~27 )))
// \spi_slave_b2b_instance|Add4~22  = CARRY(((!\spi_slave_b2b_instance|Add4~27 ) # (!\spi_slave_b2b_instance|cnt [3])))
// \spi_slave_b2b_instance|Add4~22COUT1_44  = CARRY(((!\spi_slave_b2b_instance|Add4~27COUT1_43 ) # (!\spi_slave_b2b_instance|cnt [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_slave_b2b_instance|Add4~27 ),
	.cin1(\spi_slave_b2b_instance|Add4~27COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add4~20_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add4~22 ),
	.cout1(\spi_slave_b2b_instance|Add4~22COUT1_44 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add4~20 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add4~20 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add4~20 .lut_mask = "3c3f";
defparam \spi_slave_b2b_instance|Add4~20 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add4~20 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add4~20 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add4~20 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add4~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxii_lcell \spi_slave_b2b_instance|cnt[3] (
// Equation(s):
// \spi_slave_b2b_instance|cnt [3] = DFFEAS(((\spi_slave_b2b_instance|Add4~20_combout  & ((\spi_slave_b2b_instance|recived_status~regout ) # (!\spi_slave_b2b_instance|first_byte [1])))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , 
// \spi_slave_b2b_instance|cnt[4]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|first_byte [1]),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance|Add4~20_combout ),
	.datad(\spi_slave_b2b_instance|recived_status~regout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|cnt[4]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|cnt[3] .lut_mask = "f050";
defparam \spi_slave_b2b_instance|cnt[3] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|cnt[3] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|cnt[3] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|cnt[3] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N4
maxii_lcell \spi_slave_b2b_instance|Add4~15 (
// Equation(s):
// \spi_slave_b2b_instance|Add4~15_combout  = \spi_slave_b2b_instance|cnt [4] $ ((((!\spi_slave_b2b_instance|Add4~22 ))))
// \spi_slave_b2b_instance|Add4~17  = CARRY((\spi_slave_b2b_instance|cnt [4] & ((!\spi_slave_b2b_instance|Add4~22COUT1_44 ))))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_slave_b2b_instance|Add4~22 ),
	.cin1(\spi_slave_b2b_instance|Add4~22COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add4~15_combout ),
	.regout(),
	.cout(\spi_slave_b2b_instance|Add4~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add4~15 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add4~15 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add4~15 .lut_mask = "a50a";
defparam \spi_slave_b2b_instance|Add4~15 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add4~15 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add4~15 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add4~15 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add4~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxii_lcell \spi_slave_b2b_instance|cnt[4] (
// Equation(s):
// \spi_slave_b2b_instance|cnt [4] = DFFEAS(((\spi_slave_b2b_instance|Add4~15_combout  & ((\spi_slave_b2b_instance|recived_status~regout ) # (!\spi_slave_b2b_instance|first_byte [1])))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , 
// \spi_slave_b2b_instance|cnt[4]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|first_byte [1]),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance|Add4~15_combout ),
	.datad(\spi_slave_b2b_instance|recived_status~regout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|cnt[4]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|cnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|cnt[4] .lut_mask = "f050";
defparam \spi_slave_b2b_instance|cnt[4] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|cnt[4] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|cnt[4] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|cnt[4] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|cnt[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N5
maxii_lcell \spi_slave_b2b_instance|Add4~10 (
// Equation(s):
// \spi_slave_b2b_instance|Add4~10_combout  = (\spi_slave_b2b_instance|cnt [5] $ ((\spi_slave_b2b_instance|Add4~17 )))
// \spi_slave_b2b_instance|Add4~12  = CARRY(((!\spi_slave_b2b_instance|Add4~17 ) # (!\spi_slave_b2b_instance|cnt [5])))
// \spi_slave_b2b_instance|Add4~12COUT1_45  = CARRY(((!\spi_slave_b2b_instance|Add4~17 ) # (!\spi_slave_b2b_instance|cnt [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_slave_b2b_instance|Add4~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add4~10_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add4~12 ),
	.cout1(\spi_slave_b2b_instance|Add4~12COUT1_45 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add4~10 .cin_used = "true";
defparam \spi_slave_b2b_instance|Add4~10 .lut_mask = "3c3f";
defparam \spi_slave_b2b_instance|Add4~10 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add4~10 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add4~10 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add4~10 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add4~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxii_lcell \spi_slave_b2b_instance|cnt[5] (
// Equation(s):
// \spi_slave_b2b_instance|cnt [5] = DFFEAS(((\spi_slave_b2b_instance|Add4~10_combout  & ((\spi_slave_b2b_instance|recived_status~regout ) # (!\spi_slave_b2b_instance|first_byte [1])))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , 
// \spi_slave_b2b_instance|cnt[4]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|first_byte [1]),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance|Add4~10_combout ),
	.datad(\spi_slave_b2b_instance|recived_status~regout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|cnt[4]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|cnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|cnt[5] .lut_mask = "f050";
defparam \spi_slave_b2b_instance|cnt[5] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|cnt[5] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|cnt[5] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|cnt[5] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|cnt[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxii_lcell \spi_slave_b2b_instance|byte_data_sent[0] (
// Equation(s):
// \spi_slave_b2b_instance|byte_data_sent [0] = DFFEAS((!\spi_slave_b2b_instance|bitcnt [1] & (!\spi_slave_b2b_instance|bitcnt [0] & (!\spi_slave_b2b_instance|bitcnt [2] & !\spi_slave_b2b_instance|cnt [0]))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout 
// , , \spi_slave_b2b_instance|always8~0 , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|bitcnt [1]),
	.datab(\spi_slave_b2b_instance|bitcnt [0]),
	.datac(\spi_slave_b2b_instance|bitcnt [2]),
	.datad(\spi_slave_b2b_instance|cnt [0]),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|always8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|byte_data_sent [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|byte_data_sent[0] .lut_mask = "0001";
defparam \spi_slave_b2b_instance|byte_data_sent[0] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|byte_data_sent[0] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|byte_data_sent[0] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|byte_data_sent[0] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|byte_data_sent[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxii_lcell \spi_slave_b2b_instance|Equal8~0 (
// Equation(s):
// \spi_slave_b2b_instance|Equal8~0_combout  = ((!\spi_slave_b2b_instance|bitcnt [2] & (!\spi_slave_b2b_instance|bitcnt [1] & !\spi_slave_b2b_instance|bitcnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|bitcnt [2]),
	.datac(\spi_slave_b2b_instance|bitcnt [1]),
	.datad(\spi_slave_b2b_instance|bitcnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Equal8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|Equal8~0 .lut_mask = "0003";
defparam \spi_slave_b2b_instance|Equal8~0 .operation_mode = "normal";
defparam \spi_slave_b2b_instance|Equal8~0 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Equal8~0 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Equal8~0 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|Equal8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxii_lcell \spi_slave_b2b_instance|byte_data_sent[1] (
// Equation(s):
// \spi_slave_b2b_instance|byte_data_sent [1] = DFFEAS(((\spi_slave_b2b_instance|Equal8~0_combout  & (\spi_slave_b2b_instance|cnt [1])) # (!\spi_slave_b2b_instance|Equal8~0_combout  & ((\spi_slave_b2b_instance|byte_data_sent [0])))), GLOBAL(\clk~combout ), 
// \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|always8~0 , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|cnt [1]),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance|byte_data_sent [0]),
	.datad(\spi_slave_b2b_instance|Equal8~0_combout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|always8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|byte_data_sent [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|byte_data_sent[1] .lut_mask = "aaf0";
defparam \spi_slave_b2b_instance|byte_data_sent[1] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|byte_data_sent[1] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|byte_data_sent[1] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|byte_data_sent[1] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|byte_data_sent[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxii_lcell \spi_slave_b2b_instance|byte_data_sent[2] (
// Equation(s):
// \spi_slave_b2b_instance|byte_data_sent [2] = DFFEAS(((\spi_slave_b2b_instance|Equal8~0_combout  & (\spi_slave_b2b_instance|cnt [2])) # (!\spi_slave_b2b_instance|Equal8~0_combout  & ((\spi_slave_b2b_instance|byte_data_sent [1])))), GLOBAL(\clk~combout ), 
// \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|always8~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|cnt [2]),
	.datac(\spi_slave_b2b_instance|byte_data_sent [1]),
	.datad(\spi_slave_b2b_instance|Equal8~0_combout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|always8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|byte_data_sent [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|byte_data_sent[2] .lut_mask = "ccf0";
defparam \spi_slave_b2b_instance|byte_data_sent[2] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|byte_data_sent[2] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|byte_data_sent[2] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|byte_data_sent[2] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|byte_data_sent[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N0
maxii_lcell \spi_slave_b2b_instance|byte_data_sent[3] (
// Equation(s):
// \spi_slave_b2b_instance|byte_data_sent [3] = DFFEAS(((\spi_slave_b2b_instance|Equal8~0_combout  & ((\spi_slave_b2b_instance|cnt [3]))) # (!\spi_slave_b2b_instance|Equal8~0_combout  & (\spi_slave_b2b_instance|byte_data_sent [2]))), GLOBAL(\clk~combout ), 
// \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|always8~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|byte_data_sent [2]),
	.datac(\spi_slave_b2b_instance|cnt [3]),
	.datad(\spi_slave_b2b_instance|Equal8~0_combout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|always8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|byte_data_sent [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|byte_data_sent[3] .lut_mask = "f0cc";
defparam \spi_slave_b2b_instance|byte_data_sent[3] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|byte_data_sent[3] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|byte_data_sent[3] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|byte_data_sent[3] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|byte_data_sent[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxii_lcell \spi_slave_b2b_instance|byte_data_sent[4] (
// Equation(s):
// \spi_slave_b2b_instance|byte_data_sent [4] = DFFEAS(((\spi_slave_b2b_instance|Equal8~0_combout  & (\spi_slave_b2b_instance|cnt [4])) # (!\spi_slave_b2b_instance|Equal8~0_combout  & ((\spi_slave_b2b_instance|byte_data_sent [3])))), GLOBAL(\clk~combout ), 
// \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|always8~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|cnt [4]),
	.datac(\spi_slave_b2b_instance|byte_data_sent [3]),
	.datad(\spi_slave_b2b_instance|Equal8~0_combout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|always8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|byte_data_sent [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|byte_data_sent[4] .lut_mask = "ccf0";
defparam \spi_slave_b2b_instance|byte_data_sent[4] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|byte_data_sent[4] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|byte_data_sent[4] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|byte_data_sent[4] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|byte_data_sent[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxii_lcell \spi_slave_b2b_instance|byte_data_sent[5] (
// Equation(s):
// \spi_slave_b2b_instance|byte_data_sent [5] = DFFEAS(((\spi_slave_b2b_instance|Equal8~0_combout  & (\spi_slave_b2b_instance|cnt [5])) # (!\spi_slave_b2b_instance|Equal8~0_combout  & ((\spi_slave_b2b_instance|byte_data_sent [4])))), GLOBAL(\clk~combout ), 
// \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|always8~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|cnt [5]),
	.datac(\spi_slave_b2b_instance|byte_data_sent [4]),
	.datad(\spi_slave_b2b_instance|Equal8~0_combout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|always8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|byte_data_sent [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|byte_data_sent[5] .lut_mask = "ccf0";
defparam \spi_slave_b2b_instance|byte_data_sent[5] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|byte_data_sent[5] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|byte_data_sent[5] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|byte_data_sent[5] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|byte_data_sent[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N6
maxii_lcell \spi_slave_b2b_instance|Add4~5 (
// Equation(s):
// \spi_slave_b2b_instance|Add4~5_combout  = (\spi_slave_b2b_instance|cnt [6] $ ((!(!\spi_slave_b2b_instance|Add4~17  & \spi_slave_b2b_instance|Add4~12 ) # (\spi_slave_b2b_instance|Add4~17  & \spi_slave_b2b_instance|Add4~12COUT1_45 ))))
// \spi_slave_b2b_instance|Add4~7  = CARRY(((\spi_slave_b2b_instance|cnt [6] & !\spi_slave_b2b_instance|Add4~12 )))
// \spi_slave_b2b_instance|Add4~7COUT1_46  = CARRY(((\spi_slave_b2b_instance|cnt [6] & !\spi_slave_b2b_instance|Add4~12COUT1_45 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_slave_b2b_instance|Add4~17 ),
	.cin0(\spi_slave_b2b_instance|Add4~12 ),
	.cin1(\spi_slave_b2b_instance|Add4~12COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add4~5_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add4~7 ),
	.cout1(\spi_slave_b2b_instance|Add4~7COUT1_46 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add4~5 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add4~5 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add4~5 .cin_used = "true";
defparam \spi_slave_b2b_instance|Add4~5 .lut_mask = "c30c";
defparam \spi_slave_b2b_instance|Add4~5 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add4~5 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add4~5 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add4~5 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add4~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxii_lcell \spi_slave_b2b_instance|cnt[6] (
// Equation(s):
// \spi_slave_b2b_instance|cnt [6] = DFFEAS((\spi_slave_b2b_instance|Add4~5_combout  & (((\spi_slave_b2b_instance|recived_status~regout )) # (!\spi_slave_b2b_instance|first_byte [1]))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , 
// \spi_slave_b2b_instance|cnt[4]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|first_byte [1]),
	.datab(\spi_slave_b2b_instance|recived_status~regout ),
	.datac(\spi_slave_b2b_instance|Add4~5_combout ),
	.datad(vcc),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|cnt[4]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|cnt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|cnt[6] .lut_mask = "d0d0";
defparam \spi_slave_b2b_instance|cnt[6] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|cnt[6] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|cnt[6] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|cnt[6] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|cnt[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxii_lcell \spi_slave_b2b_instance|byte_data_sent[6] (
// Equation(s):
// \spi_slave_b2b_instance|byte_data_sent [6] = DFFEAS(((\spi_slave_b2b_instance|Equal8~0_combout  & ((\spi_slave_b2b_instance|cnt [6]))) # (!\spi_slave_b2b_instance|Equal8~0_combout  & (\spi_slave_b2b_instance|byte_data_sent [5]))), GLOBAL(\clk~combout ), 
// \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|always8~0 , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|byte_data_sent [5]),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance|cnt [6]),
	.datad(\spi_slave_b2b_instance|Equal8~0_combout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|always8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|byte_data_sent [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|byte_data_sent[6] .lut_mask = "f0aa";
defparam \spi_slave_b2b_instance|byte_data_sent[6] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|byte_data_sent[6] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|byte_data_sent[6] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|byte_data_sent[6] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|byte_data_sent[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N7
maxii_lcell \spi_slave_b2b_instance|Add4~0 (
// Equation(s):
// \spi_slave_b2b_instance|Add4~0_combout  = (((!\spi_slave_b2b_instance|Add4~17  & \spi_slave_b2b_instance|Add4~7 ) # (\spi_slave_b2b_instance|Add4~17  & \spi_slave_b2b_instance|Add4~7COUT1_46 ) $ (\spi_slave_b2b_instance|cnt [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\spi_slave_b2b_instance|cnt [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_slave_b2b_instance|Add4~17 ),
	.cin0(\spi_slave_b2b_instance|Add4~7 ),
	.cin1(\spi_slave_b2b_instance|Add4~7COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add4~0 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add4~0 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add4~0 .cin_used = "true";
defparam \spi_slave_b2b_instance|Add4~0 .lut_mask = "0ff0";
defparam \spi_slave_b2b_instance|Add4~0 .operation_mode = "normal";
defparam \spi_slave_b2b_instance|Add4~0 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add4~0 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add4~0 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxii_lcell \spi_slave_b2b_instance|cnt[7] (
// Equation(s):
// \spi_slave_b2b_instance|cnt [7] = DFFEAS((\spi_slave_b2b_instance|Add4~0_combout  & (((\spi_slave_b2b_instance|recived_status~regout )) # (!\spi_slave_b2b_instance|first_byte [1]))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , 
// \spi_slave_b2b_instance|cnt[4]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|first_byte [1]),
	.datab(\spi_slave_b2b_instance|recived_status~regout ),
	.datac(\spi_slave_b2b_instance|Add4~0_combout ),
	.datad(vcc),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|cnt[4]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|cnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|cnt[7] .lut_mask = "d0d0";
defparam \spi_slave_b2b_instance|cnt[7] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|cnt[7] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|cnt[7] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|cnt[7] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|cnt[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxii_lcell \spi_slave_b2b_instance|byte_data_sent[7] (
// Equation(s):
// \spi_slave_b2b_instance|byte_data_sent [7] = DFFEAS(((\spi_slave_b2b_instance|Equal8~0_combout  & ((\spi_slave_b2b_instance|cnt [7]))) # (!\spi_slave_b2b_instance|Equal8~0_combout  & (\spi_slave_b2b_instance|byte_data_sent [6]))), GLOBAL(\clk~combout ), 
// \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|always8~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|byte_data_sent [6]),
	.datac(\spi_slave_b2b_instance|cnt [7]),
	.datad(\spi_slave_b2b_instance|Equal8~0_combout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|always8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|byte_data_sent [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|byte_data_sent[7] .lut_mask = "f0cc";
defparam \spi_slave_b2b_instance|byte_data_sent[7] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|byte_data_sent[7] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|byte_data_sent[7] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|byte_data_sent[7] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|byte_data_sent[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N5
maxii_lcell linkDSS(
// Equation(s):
// \linkDSS~regout  = DFFEAS((\Equal11~5_combout ) # ((\linkDSS~regout  & ((\Equal13~4_combout ) # (!\WideOr14~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal13~4_combout ),
	.datab(\Equal11~5_combout ),
	.datac(\linkDSS~regout ),
	.datad(\WideOr14~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkDSS~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkDSS.lut_mask = "ecfc";
defparam linkDSS.operation_mode = "normal";
defparam linkDSS.output_mode = "reg_only";
defparam linkDSS.register_cascade_mode = "off";
defparam linkDSS.sum_lutc_input = "datac";
defparam linkDSS.synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxii_lcell \BusB[84]~16 (
// Equation(s):
// \BusB[84]~16_combout  = (\spi_ctrl_instance|spi_master_instance|spi_mosir~regout  & (!\linkDSS~regout  & ((\spi_slave_b2b_instance|byte_data_sent [7]) # (!\linkEMB~regout )))) # (!\spi_ctrl_instance|spi_master_instance|spi_mosir~regout  & 
// ((\spi_slave_b2b_instance|byte_data_sent [7]) # ((!\linkEMB~regout ))))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_mosir~regout ),
	.datab(\spi_slave_b2b_instance|byte_data_sent [7]),
	.datac(\linkDSS~regout ),
	.datad(\linkEMB~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusB[84]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusB[84]~16 .lut_mask = "4c5f";
defparam \BusB[84]~16 .operation_mode = "normal";
defparam \BusB[84]~16 .output_mode = "comb_only";
defparam \BusB[84]~16 .register_cascade_mode = "off";
defparam \BusB[84]~16 .sum_lutc_input = "datac";
defparam \BusB[84]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxii_lcell \BusB[84]~17 (
// Equation(s):
// \BusB[84]~17_combout  = ((\BusB[84]~16_combout  & ((\spi_slave_0_base_instance|byte_data_sent [7]) # (!\linkSPS~regout ))))

	.clk(gnd),
	.dataa(\spi_slave_0_base_instance|byte_data_sent [7]),
	.datab(\linkSPS~regout ),
	.datac(vcc),
	.datad(\BusB[84]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusB[84]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusB[84]~17 .lut_mask = "bb00";
defparam \BusB[84]~17 .operation_mode = "normal";
defparam \BusB[84]~17 .output_mode = "comb_only";
defparam \BusB[84]~17 .register_cascade_mode = "off";
defparam \BusB[84]~17 .sum_lutc_input = "datac";
defparam \BusB[84]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxii_lcell \BusB[84]~18 (
// Equation(s):
// \BusB[84]~18_combout  = ((\linkSPS~regout ) # ((\linkDSS~regout ) # (\linkEMB~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\linkSPS~regout ),
	.datac(\linkDSS~regout ),
	.datad(\linkEMB~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusB[84]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusB[84]~18 .lut_mask = "fffc";
defparam \BusB[84]~18 .operation_mode = "normal";
defparam \BusB[84]~18 .output_mode = "comb_only";
defparam \BusB[84]~18 .register_cascade_mode = "off";
defparam \BusB[84]~18 .sum_lutc_input = "datac";
defparam \BusB[84]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N3
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_clkr (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_clkr~regout  = DFFEAS(\spi_ctrl_instance|spi_master_instance|spi_clkr~regout  $ (((\spi_ctrl_instance|spi_master_instance|LessThan1~0_combout  $ (\spi_ctrl_instance|spi_master_instance|cnt8 [4])))), 
// GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_clkr~regout ),
	.datab(vcc),
	.datac(\spi_ctrl_instance|spi_master_instance|LessThan1~0_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_clkr~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_clkr .lut_mask = "a55a";
defparam \spi_ctrl_instance|spi_master_instance|spi_clkr .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_clkr .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_clkr .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_clkr .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_clkr .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxii_lcell \spi_ctrl_instance|spi_master_instance|Equal1~0 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Equal1~0_combout  = (!\spi_ctrl_instance|spi_master_instance|data_count [0] & (((!\spi_ctrl_instance|spi_master_instance|data_count [1]))))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|data_count [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\spi_ctrl_instance|spi_master_instance|data_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Equal1~0 .lut_mask = "0055";
defparam \spi_ctrl_instance|spi_master_instance|Equal1~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Equal1~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Equal1~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Equal1~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxii_lcell \spi_ctrl_instance|spi_master_instance|Equal1~1 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Equal1~1_combout  = (!\spi_ctrl_instance|spi_master_instance|data_count [4] & (!\spi_ctrl_instance|spi_master_instance|data_count [5] & (!\spi_ctrl_instance|spi_master_instance|data_count [7] & 
// \spi_ctrl_instance|spi_master_instance|data_count [6])))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|data_count [4]),
	.datab(\spi_ctrl_instance|spi_master_instance|data_count [5]),
	.datac(\spi_ctrl_instance|spi_master_instance|data_count [7]),
	.datad(\spi_ctrl_instance|spi_master_instance|data_count [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Equal1~1 .lut_mask = "0100";
defparam \spi_ctrl_instance|spi_master_instance|Equal1~1 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Equal1~1 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Equal1~1 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Equal1~1 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxii_lcell \spi_ctrl_instance|cs_n (
// Equation(s):
// \spi_ctrl_instance|cs_n~regout  = DFFEAS((\spi_ctrl_instance|spi_master_instance|data_count [3]) # ((\spi_ctrl_instance|spi_master_instance|data_count [2]) # ((!\spi_ctrl_instance|spi_master_instance|Equal1~1_combout ) # 
// (!\spi_ctrl_instance|spi_master_instance|Equal1~0_combout ))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|data_count [3]),
	.datab(\spi_ctrl_instance|spi_master_instance|data_count [2]),
	.datac(\spi_ctrl_instance|spi_master_instance|Equal1~0_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|Equal1~1_combout ),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|cs_n~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|cs_n .lut_mask = "efff";
defparam \spi_ctrl_instance|cs_n .operation_mode = "normal";
defparam \spi_ctrl_instance|cs_n .output_mode = "reg_only";
defparam \spi_ctrl_instance|cs_n .register_cascade_mode = "off";
defparam \spi_ctrl_instance|cs_n .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|cs_n .synch_mode = "off";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led~I (
	.datain(\led~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(led));
// synopsys translate_off
defparam \led~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[5]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[5]));
// synopsys translate_off
defparam \BusA[5]~I .open_drain_output = "true";
defparam \BusA[5]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[6]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[6]));
// synopsys translate_off
defparam \BusA[6]~I .open_drain_output = "true";
defparam \BusA[6]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[7]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[7]));
// synopsys translate_off
defparam \BusA[7]~I .open_drain_output = "true";
defparam \BusA[7]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[9]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[9]));
// synopsys translate_off
defparam \BusA[9]~I .open_drain_output = "true";
defparam \BusA[9]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[10]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[10]));
// synopsys translate_off
defparam \BusA[10]~I .open_drain_output = "true";
defparam \BusA[10]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[11]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[11]));
// synopsys translate_off
defparam \BusA[11]~I .open_drain_output = "true";
defparam \BusA[11]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[12]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[12]));
// synopsys translate_off
defparam \BusA[12]~I .open_drain_output = "true";
defparam \BusA[12]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[13]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[13]));
// synopsys translate_off
defparam \BusA[13]~I .open_drain_output = "true";
defparam \BusA[13]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[14]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[14]));
// synopsys translate_off
defparam \BusA[14]~I .open_drain_output = "true";
defparam \BusA[14]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[83]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[83]));
// synopsys translate_off
defparam \BusB[83]~I .open_drain_output = "true";
defparam \BusB[83]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[85]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[85]));
// synopsys translate_off
defparam \BusB[85]~I .open_drain_output = "true";
defparam \BusB[85]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[87]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[87]));
// synopsys translate_off
defparam \BusB[87]~I .open_drain_output = "true";
defparam \BusB[87]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[88]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[88]));
// synopsys translate_off
defparam \BusB[88]~I .open_drain_output = "true";
defparam \BusB[88]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[8]~I (
	.datain(\BusA[8]~33_combout ),
	.oe(\BusA[8]~36_combout ),
	.combout(),
	.padio(BusA[8]));
// synopsys translate_off
defparam \BusA[8]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[15]~I (
	.datain(\BusA[15]~38_combout ),
	.oe(\BusA[8]~35_combout ),
	.combout(),
	.padio(BusA[15]));
// synopsys translate_off
defparam \BusA[15]~I .operation_mode = "bidir";
// synopsys translate_on

endmodule
