
RoboBeer_OS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009a6c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d8  08009c4c  08009c4c  00019c4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e24  08009e24  0002015c  2**0
                  CONTENTS
  4 .ARM          00000008  08009e24  08009e24  00019e24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009e2c  08009e2c  0002015c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009e2c  08009e2c  00019e2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009e30  08009e30  00019e30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000015c  20000000  08009e34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000043f4  2000015c  08009f90  0002015c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004550  08009f90  00024550  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002015c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f2a2  00000000  00000000  0002018c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004498  00000000  00000000  0003f42e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b18  00000000  00000000  000438c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001950  00000000  00000000  000453e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002328c  00000000  00000000  00046d30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002026c  00000000  00000000  00069fbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d5200  00000000  00000000  0008a228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0015f428  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000799c  00000000  00000000  0015f478  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000015c 	.word	0x2000015c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009c34 	.word	0x08009c34

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000160 	.word	0x20000160
 800021c:	08009c34 	.word	0x08009c34

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b974 	b.w	80005c0 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468e      	mov	lr, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14d      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4694      	mov	ip, r2
 8000302:	d969      	bls.n	80003d8 <__udivmoddi4+0xe8>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b152      	cbz	r2, 8000320 <__udivmoddi4+0x30>
 800030a:	fa01 f302 	lsl.w	r3, r1, r2
 800030e:	f1c2 0120 	rsb	r1, r2, #32
 8000312:	fa20 f101 	lsr.w	r1, r0, r1
 8000316:	fa0c fc02 	lsl.w	ip, ip, r2
 800031a:	ea41 0e03 	orr.w	lr, r1, r3
 800031e:	4094      	lsls	r4, r2
 8000320:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000324:	0c21      	lsrs	r1, r4, #16
 8000326:	fbbe f6f8 	udiv	r6, lr, r8
 800032a:	fa1f f78c 	uxth.w	r7, ip
 800032e:	fb08 e316 	mls	r3, r8, r6, lr
 8000332:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000336:	fb06 f107 	mul.w	r1, r6, r7
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f106 30ff 	add.w	r0, r6, #4294967295
 8000346:	f080 811f 	bcs.w	8000588 <__udivmoddi4+0x298>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 811c 	bls.w	8000588 <__udivmoddi4+0x298>
 8000350:	3e02      	subs	r6, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a5b      	subs	r3, r3, r1
 8000356:	b2a4      	uxth	r4, r4
 8000358:	fbb3 f0f8 	udiv	r0, r3, r8
 800035c:	fb08 3310 	mls	r3, r8, r0, r3
 8000360:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000364:	fb00 f707 	mul.w	r7, r0, r7
 8000368:	42a7      	cmp	r7, r4
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x92>
 800036c:	eb1c 0404 	adds.w	r4, ip, r4
 8000370:	f100 33ff 	add.w	r3, r0, #4294967295
 8000374:	f080 810a 	bcs.w	800058c <__udivmoddi4+0x29c>
 8000378:	42a7      	cmp	r7, r4
 800037a:	f240 8107 	bls.w	800058c <__udivmoddi4+0x29c>
 800037e:	4464      	add	r4, ip
 8000380:	3802      	subs	r0, #2
 8000382:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000386:	1be4      	subs	r4, r4, r7
 8000388:	2600      	movs	r6, #0
 800038a:	b11d      	cbz	r5, 8000394 <__udivmoddi4+0xa4>
 800038c:	40d4      	lsrs	r4, r2
 800038e:	2300      	movs	r3, #0
 8000390:	e9c5 4300 	strd	r4, r3, [r5]
 8000394:	4631      	mov	r1, r6
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d909      	bls.n	80003b2 <__udivmoddi4+0xc2>
 800039e:	2d00      	cmp	r5, #0
 80003a0:	f000 80ef 	beq.w	8000582 <__udivmoddi4+0x292>
 80003a4:	2600      	movs	r6, #0
 80003a6:	e9c5 0100 	strd	r0, r1, [r5]
 80003aa:	4630      	mov	r0, r6
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	fab3 f683 	clz	r6, r3
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	d14a      	bne.n	8000450 <__udivmoddi4+0x160>
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d302      	bcc.n	80003c4 <__udivmoddi4+0xd4>
 80003be:	4282      	cmp	r2, r0
 80003c0:	f200 80f9 	bhi.w	80005b6 <__udivmoddi4+0x2c6>
 80003c4:	1a84      	subs	r4, r0, r2
 80003c6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ca:	2001      	movs	r0, #1
 80003cc:	469e      	mov	lr, r3
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	d0e0      	beq.n	8000394 <__udivmoddi4+0xa4>
 80003d2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003d6:	e7dd      	b.n	8000394 <__udivmoddi4+0xa4>
 80003d8:	b902      	cbnz	r2, 80003dc <__udivmoddi4+0xec>
 80003da:	deff      	udf	#255	; 0xff
 80003dc:	fab2 f282 	clz	r2, r2
 80003e0:	2a00      	cmp	r2, #0
 80003e2:	f040 8092 	bne.w	800050a <__udivmoddi4+0x21a>
 80003e6:	eba1 010c 	sub.w	r1, r1, ip
 80003ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ee:	fa1f fe8c 	uxth.w	lr, ip
 80003f2:	2601      	movs	r6, #1
 80003f4:	0c20      	lsrs	r0, r4, #16
 80003f6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003fa:	fb07 1113 	mls	r1, r7, r3, r1
 80003fe:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000402:	fb0e f003 	mul.w	r0, lr, r3
 8000406:	4288      	cmp	r0, r1
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x12c>
 800040a:	eb1c 0101 	adds.w	r1, ip, r1
 800040e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x12a>
 8000414:	4288      	cmp	r0, r1
 8000416:	f200 80cb 	bhi.w	80005b0 <__udivmoddi4+0x2c0>
 800041a:	4643      	mov	r3, r8
 800041c:	1a09      	subs	r1, r1, r0
 800041e:	b2a4      	uxth	r4, r4
 8000420:	fbb1 f0f7 	udiv	r0, r1, r7
 8000424:	fb07 1110 	mls	r1, r7, r0, r1
 8000428:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800042c:	fb0e fe00 	mul.w	lr, lr, r0
 8000430:	45a6      	cmp	lr, r4
 8000432:	d908      	bls.n	8000446 <__udivmoddi4+0x156>
 8000434:	eb1c 0404 	adds.w	r4, ip, r4
 8000438:	f100 31ff 	add.w	r1, r0, #4294967295
 800043c:	d202      	bcs.n	8000444 <__udivmoddi4+0x154>
 800043e:	45a6      	cmp	lr, r4
 8000440:	f200 80bb 	bhi.w	80005ba <__udivmoddi4+0x2ca>
 8000444:	4608      	mov	r0, r1
 8000446:	eba4 040e 	sub.w	r4, r4, lr
 800044a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800044e:	e79c      	b.n	800038a <__udivmoddi4+0x9a>
 8000450:	f1c6 0720 	rsb	r7, r6, #32
 8000454:	40b3      	lsls	r3, r6
 8000456:	fa22 fc07 	lsr.w	ip, r2, r7
 800045a:	ea4c 0c03 	orr.w	ip, ip, r3
 800045e:	fa20 f407 	lsr.w	r4, r0, r7
 8000462:	fa01 f306 	lsl.w	r3, r1, r6
 8000466:	431c      	orrs	r4, r3
 8000468:	40f9      	lsrs	r1, r7
 800046a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800046e:	fa00 f306 	lsl.w	r3, r0, r6
 8000472:	fbb1 f8f9 	udiv	r8, r1, r9
 8000476:	0c20      	lsrs	r0, r4, #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fb09 1118 	mls	r1, r9, r8, r1
 8000480:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000484:	fb08 f00e 	mul.w	r0, r8, lr
 8000488:	4288      	cmp	r0, r1
 800048a:	fa02 f206 	lsl.w	r2, r2, r6
 800048e:	d90b      	bls.n	80004a8 <__udivmoddi4+0x1b8>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f108 3aff 	add.w	sl, r8, #4294967295
 8000498:	f080 8088 	bcs.w	80005ac <__udivmoddi4+0x2bc>
 800049c:	4288      	cmp	r0, r1
 800049e:	f240 8085 	bls.w	80005ac <__udivmoddi4+0x2bc>
 80004a2:	f1a8 0802 	sub.w	r8, r8, #2
 80004a6:	4461      	add	r1, ip
 80004a8:	1a09      	subs	r1, r1, r0
 80004aa:	b2a4      	uxth	r4, r4
 80004ac:	fbb1 f0f9 	udiv	r0, r1, r9
 80004b0:	fb09 1110 	mls	r1, r9, r0, r1
 80004b4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004b8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004bc:	458e      	cmp	lr, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x1e2>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004c8:	d26c      	bcs.n	80005a4 <__udivmoddi4+0x2b4>
 80004ca:	458e      	cmp	lr, r1
 80004cc:	d96a      	bls.n	80005a4 <__udivmoddi4+0x2b4>
 80004ce:	3802      	subs	r0, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004d6:	fba0 9402 	umull	r9, r4, r0, r2
 80004da:	eba1 010e 	sub.w	r1, r1, lr
 80004de:	42a1      	cmp	r1, r4
 80004e0:	46c8      	mov	r8, r9
 80004e2:	46a6      	mov	lr, r4
 80004e4:	d356      	bcc.n	8000594 <__udivmoddi4+0x2a4>
 80004e6:	d053      	beq.n	8000590 <__udivmoddi4+0x2a0>
 80004e8:	b15d      	cbz	r5, 8000502 <__udivmoddi4+0x212>
 80004ea:	ebb3 0208 	subs.w	r2, r3, r8
 80004ee:	eb61 010e 	sbc.w	r1, r1, lr
 80004f2:	fa01 f707 	lsl.w	r7, r1, r7
 80004f6:	fa22 f306 	lsr.w	r3, r2, r6
 80004fa:	40f1      	lsrs	r1, r6
 80004fc:	431f      	orrs	r7, r3
 80004fe:	e9c5 7100 	strd	r7, r1, [r5]
 8000502:	2600      	movs	r6, #0
 8000504:	4631      	mov	r1, r6
 8000506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050a:	f1c2 0320 	rsb	r3, r2, #32
 800050e:	40d8      	lsrs	r0, r3
 8000510:	fa0c fc02 	lsl.w	ip, ip, r2
 8000514:	fa21 f303 	lsr.w	r3, r1, r3
 8000518:	4091      	lsls	r1, r2
 800051a:	4301      	orrs	r1, r0
 800051c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000520:	fa1f fe8c 	uxth.w	lr, ip
 8000524:	fbb3 f0f7 	udiv	r0, r3, r7
 8000528:	fb07 3610 	mls	r6, r7, r0, r3
 800052c:	0c0b      	lsrs	r3, r1, #16
 800052e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000532:	fb00 f60e 	mul.w	r6, r0, lr
 8000536:	429e      	cmp	r6, r3
 8000538:	fa04 f402 	lsl.w	r4, r4, r2
 800053c:	d908      	bls.n	8000550 <__udivmoddi4+0x260>
 800053e:	eb1c 0303 	adds.w	r3, ip, r3
 8000542:	f100 38ff 	add.w	r8, r0, #4294967295
 8000546:	d22f      	bcs.n	80005a8 <__udivmoddi4+0x2b8>
 8000548:	429e      	cmp	r6, r3
 800054a:	d92d      	bls.n	80005a8 <__udivmoddi4+0x2b8>
 800054c:	3802      	subs	r0, #2
 800054e:	4463      	add	r3, ip
 8000550:	1b9b      	subs	r3, r3, r6
 8000552:	b289      	uxth	r1, r1
 8000554:	fbb3 f6f7 	udiv	r6, r3, r7
 8000558:	fb07 3316 	mls	r3, r7, r6, r3
 800055c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000560:	fb06 f30e 	mul.w	r3, r6, lr
 8000564:	428b      	cmp	r3, r1
 8000566:	d908      	bls.n	800057a <__udivmoddi4+0x28a>
 8000568:	eb1c 0101 	adds.w	r1, ip, r1
 800056c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000570:	d216      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000572:	428b      	cmp	r3, r1
 8000574:	d914      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000576:	3e02      	subs	r6, #2
 8000578:	4461      	add	r1, ip
 800057a:	1ac9      	subs	r1, r1, r3
 800057c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000580:	e738      	b.n	80003f4 <__udivmoddi4+0x104>
 8000582:	462e      	mov	r6, r5
 8000584:	4628      	mov	r0, r5
 8000586:	e705      	b.n	8000394 <__udivmoddi4+0xa4>
 8000588:	4606      	mov	r6, r0
 800058a:	e6e3      	b.n	8000354 <__udivmoddi4+0x64>
 800058c:	4618      	mov	r0, r3
 800058e:	e6f8      	b.n	8000382 <__udivmoddi4+0x92>
 8000590:	454b      	cmp	r3, r9
 8000592:	d2a9      	bcs.n	80004e8 <__udivmoddi4+0x1f8>
 8000594:	ebb9 0802 	subs.w	r8, r9, r2
 8000598:	eb64 0e0c 	sbc.w	lr, r4, ip
 800059c:	3801      	subs	r0, #1
 800059e:	e7a3      	b.n	80004e8 <__udivmoddi4+0x1f8>
 80005a0:	4646      	mov	r6, r8
 80005a2:	e7ea      	b.n	800057a <__udivmoddi4+0x28a>
 80005a4:	4620      	mov	r0, r4
 80005a6:	e794      	b.n	80004d2 <__udivmoddi4+0x1e2>
 80005a8:	4640      	mov	r0, r8
 80005aa:	e7d1      	b.n	8000550 <__udivmoddi4+0x260>
 80005ac:	46d0      	mov	r8, sl
 80005ae:	e77b      	b.n	80004a8 <__udivmoddi4+0x1b8>
 80005b0:	3b02      	subs	r3, #2
 80005b2:	4461      	add	r1, ip
 80005b4:	e732      	b.n	800041c <__udivmoddi4+0x12c>
 80005b6:	4630      	mov	r0, r6
 80005b8:	e709      	b.n	80003ce <__udivmoddi4+0xde>
 80005ba:	4464      	add	r4, ip
 80005bc:	3802      	subs	r0, #2
 80005be:	e742      	b.n	8000446 <__udivmoddi4+0x156>

080005c0 <__aeabi_idiv0>:
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop

080005c4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005c4:	b5b0      	push	{r4, r5, r7, lr}
 80005c6:	b086      	sub	sp, #24
 80005c8:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005ca:	4b09      	ldr	r3, [pc, #36]	; (80005f0 <MX_FREERTOS_Init+0x2c>)
 80005cc:	1d3c      	adds	r4, r7, #4
 80005ce:	461d      	mov	r5, r3
 80005d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005d4:	682b      	ldr	r3, [r5, #0]
 80005d6:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80005d8:	1d3b      	adds	r3, r7, #4
 80005da:	2100      	movs	r1, #0
 80005dc:	4618      	mov	r0, r3
 80005de:	f006 fd34 	bl	800704a <osThreadCreate>
 80005e2:	4603      	mov	r3, r0
 80005e4:	4a03      	ldr	r2, [pc, #12]	; (80005f4 <MX_FREERTOS_Init+0x30>)
 80005e6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80005e8:	bf00      	nop
 80005ea:	3718      	adds	r7, #24
 80005ec:	46bd      	mov	sp, r7
 80005ee:	bdb0      	pop	{r4, r5, r7, pc}
 80005f0:	08009c58 	.word	0x08009c58
 80005f4:	20000178 	.word	0x20000178

080005f8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b082      	sub	sp, #8
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000600:	2001      	movs	r0, #1
 8000602:	f006 fd49 	bl	8007098 <osDelay>
 8000606:	e7fb      	b.n	8000600 <StartDefaultTask+0x8>

08000608 <tofInit>:
// Opens a file system handle to the I2C device
// reads the calibration data and sets the device
// into auto sensing mode
//
int tofInit(int bLongRange)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
	return initSensor(bLongRange); // finally, initialize the magic numbers in the sensor
 8000610:	6878      	ldr	r0, [r7, #4]
 8000612:	f000 fd09 	bl	8001028 <initSensor>
 8000616:	4603      	mov	r3, r0

} /* tofInit() */
 8000618:	4618      	mov	r0, r3
 800061a:	3708      	adds	r7, #8
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}

08000620 <readReg16>:

//
// Read a pair of registers as a 16-bit value
//
static unsigned short readReg16(uint8_t ucAddr)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b086      	sub	sp, #24
 8000624:	af02      	add	r7, sp, #8
 8000626:	4603      	mov	r3, r0
 8000628:	71fb      	strb	r3, [r7, #7]
	uint8_t ucTemp[2];

	HAL_I2C_Master_Transmit(&hi2c2, ToF_Device_Address, &ucAddr, 1, 1000);
 800062a:	1dfa      	adds	r2, r7, #7
 800062c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000630:	9300      	str	r3, [sp, #0]
 8000632:	2301      	movs	r3, #1
 8000634:	2152      	movs	r1, #82	; 0x52
 8000636:	480c      	ldr	r0, [pc, #48]	; (8000668 <readReg16+0x48>)
 8000638:	f002 fb4a 	bl	8002cd0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, ToF_Device_Address + 1, ucTemp, 2, 1000);
 800063c:	f107 020c 	add.w	r2, r7, #12
 8000640:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000644:	9300      	str	r3, [sp, #0]
 8000646:	2302      	movs	r3, #2
 8000648:	2153      	movs	r1, #83	; 0x53
 800064a:	4807      	ldr	r0, [pc, #28]	; (8000668 <readReg16+0x48>)
 800064c:	f002 fc34 	bl	8002eb8 <HAL_I2C_Master_Receive>

	return (unsigned short)((ucTemp[0]<<8) + ucTemp[1]);
 8000650:	7b3b      	ldrb	r3, [r7, #12]
 8000652:	b29b      	uxth	r3, r3
 8000654:	021b      	lsls	r3, r3, #8
 8000656:	b29a      	uxth	r2, r3
 8000658:	7b7b      	ldrb	r3, [r7, #13]
 800065a:	b29b      	uxth	r3, r3
 800065c:	4413      	add	r3, r2
 800065e:	b29b      	uxth	r3, r3
} /* readReg16() */
 8000660:	4618      	mov	r0, r3
 8000662:	3710      	adds	r7, #16
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}
 8000668:	20000184 	.word	0x20000184

0800066c <readReg>:

//
// Read a single register value from I2C device
//
static unsigned char readReg(uint8_t ucAddr)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b086      	sub	sp, #24
 8000670:	af02      	add	r7, sp, #8
 8000672:	4603      	mov	r3, r0
 8000674:	71fb      	strb	r3, [r7, #7]
	uint8_t ucTemp;

	HAL_I2C_Master_Transmit(&hi2c2, ToF_Device_Address, &ucAddr, 1, 1000);
 8000676:	1dfa      	adds	r2, r7, #7
 8000678:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800067c:	9300      	str	r3, [sp, #0]
 800067e:	2301      	movs	r3, #1
 8000680:	2152      	movs	r1, #82	; 0x52
 8000682:	4809      	ldr	r0, [pc, #36]	; (80006a8 <readReg+0x3c>)
 8000684:	f002 fb24 	bl	8002cd0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, ToF_Device_Address + 1, &ucTemp, 1, 1000);
 8000688:	f107 020f 	add.w	r2, r7, #15
 800068c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000690:	9300      	str	r3, [sp, #0]
 8000692:	2301      	movs	r3, #1
 8000694:	2153      	movs	r1, #83	; 0x53
 8000696:	4804      	ldr	r0, [pc, #16]	; (80006a8 <readReg+0x3c>)
 8000698:	f002 fc0e 	bl	8002eb8 <HAL_I2C_Master_Receive>

	return ucTemp;
 800069c:	7bfb      	ldrb	r3, [r7, #15]
} /* ReadReg() */
 800069e:	4618      	mov	r0, r3
 80006a0:	3710      	adds	r7, #16
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	20000184 	.word	0x20000184

080006ac <readMulti>:

static void readMulti(uint8_t ucAddr, uint8_t *pBuf, uint16_t iCount)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b084      	sub	sp, #16
 80006b0:	af02      	add	r7, sp, #8
 80006b2:	4603      	mov	r3, r0
 80006b4:	6039      	str	r1, [r7, #0]
 80006b6:	71fb      	strb	r3, [r7, #7]
 80006b8:	4613      	mov	r3, r2
 80006ba:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Master_Transmit(&hi2c2, ToF_Device_Address, &ucAddr, 1, 1000);
 80006bc:	1dfa      	adds	r2, r7, #7
 80006be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006c2:	9300      	str	r3, [sp, #0]
 80006c4:	2301      	movs	r3, #1
 80006c6:	2152      	movs	r1, #82	; 0x52
 80006c8:	4807      	ldr	r0, [pc, #28]	; (80006e8 <readMulti+0x3c>)
 80006ca:	f002 fb01 	bl	8002cd0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, ToF_Device_Address + 1, pBuf, iCount, 1000);
 80006ce:	88bb      	ldrh	r3, [r7, #4]
 80006d0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80006d4:	9200      	str	r2, [sp, #0]
 80006d6:	683a      	ldr	r2, [r7, #0]
 80006d8:	2153      	movs	r1, #83	; 0x53
 80006da:	4803      	ldr	r0, [pc, #12]	; (80006e8 <readMulti+0x3c>)
 80006dc:	f002 fbec 	bl	8002eb8 <HAL_I2C_Master_Receive>
} /* readMulti() */
 80006e0:	bf00      	nop
 80006e2:	3708      	adds	r7, #8
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	20000184 	.word	0x20000184

080006ec <writeMulti>:

static void writeMulti(uint8_t ucAddr, uint8_t *pBuf, uint16_t iCount)
{
 80006ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80006f0:	b087      	sub	sp, #28
 80006f2:	af02      	add	r7, sp, #8
 80006f4:	4603      	mov	r3, r0
 80006f6:	6039      	str	r1, [r7, #0]
 80006f8:	71fb      	strb	r3, [r7, #7]
 80006fa:	4613      	mov	r3, r2
 80006fc:	80bb      	strh	r3, [r7, #4]
 80006fe:	466b      	mov	r3, sp
 8000700:	461e      	mov	r6, r3
	uint8_t ucTemp[iCount+1];
 8000702:	88bb      	ldrh	r3, [r7, #4]
 8000704:	1c59      	adds	r1, r3, #1
 8000706:	1e4b      	subs	r3, r1, #1
 8000708:	60fb      	str	r3, [r7, #12]
 800070a:	460a      	mov	r2, r1
 800070c:	2300      	movs	r3, #0
 800070e:	4690      	mov	r8, r2
 8000710:	4699      	mov	r9, r3
 8000712:	f04f 0200 	mov.w	r2, #0
 8000716:	f04f 0300 	mov.w	r3, #0
 800071a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800071e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000722:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000726:	460a      	mov	r2, r1
 8000728:	2300      	movs	r3, #0
 800072a:	4614      	mov	r4, r2
 800072c:	461d      	mov	r5, r3
 800072e:	f04f 0200 	mov.w	r2, #0
 8000732:	f04f 0300 	mov.w	r3, #0
 8000736:	00eb      	lsls	r3, r5, #3
 8000738:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800073c:	00e2      	lsls	r2, r4, #3
 800073e:	460b      	mov	r3, r1
 8000740:	3307      	adds	r3, #7
 8000742:	08db      	lsrs	r3, r3, #3
 8000744:	00db      	lsls	r3, r3, #3
 8000746:	ebad 0d03 	sub.w	sp, sp, r3
 800074a:	ab02      	add	r3, sp, #8
 800074c:	3300      	adds	r3, #0
 800074e:	60bb      	str	r3, [r7, #8]

	ucTemp[0] = ucAddr;
 8000750:	68bb      	ldr	r3, [r7, #8]
 8000752:	79fa      	ldrb	r2, [r7, #7]
 8000754:	701a      	strb	r2, [r3, #0]
	memcpy(&ucTemp[1], pBuf, iCount);
 8000756:	68bb      	ldr	r3, [r7, #8]
 8000758:	3301      	adds	r3, #1
 800075a:	88ba      	ldrh	r2, [r7, #4]
 800075c:	6839      	ldr	r1, [r7, #0]
 800075e:	4618      	mov	r0, r3
 8000760:	f008 fa4e 	bl	8008c00 <memcpy>
	HAL_I2C_Master_Transmit(&hi2c2, ToF_Device_Address, ucTemp, iCount+1, 1000);
 8000764:	88bb      	ldrh	r3, [r7, #4]
 8000766:	3301      	adds	r3, #1
 8000768:	b29b      	uxth	r3, r3
 800076a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800076e:	9200      	str	r2, [sp, #0]
 8000770:	68ba      	ldr	r2, [r7, #8]
 8000772:	2152      	movs	r1, #82	; 0x52
 8000774:	4804      	ldr	r0, [pc, #16]	; (8000788 <writeMulti+0x9c>)
 8000776:	f002 faab 	bl	8002cd0 <HAL_I2C_Master_Transmit>
 800077a:	46b5      	mov	sp, r6
} /* writeMulti() */
 800077c:	bf00      	nop
 800077e:	3714      	adds	r7, #20
 8000780:	46bd      	mov	sp, r7
 8000782:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000786:	bf00      	nop
 8000788:	20000184 	.word	0x20000184

0800078c <writeReg16>:
//
// Write a 16-bit value to a register
//
static void writeReg16(uint8_t ucAddr, uint16_t usValue)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b086      	sub	sp, #24
 8000790:	af02      	add	r7, sp, #8
 8000792:	4603      	mov	r3, r0
 8000794:	460a      	mov	r2, r1
 8000796:	71fb      	strb	r3, [r7, #7]
 8000798:	4613      	mov	r3, r2
 800079a:	80bb      	strh	r3, [r7, #4]
	uint8_t ucTemp[4];

	ucTemp[0] = ucAddr;
 800079c:	79fb      	ldrb	r3, [r7, #7]
 800079e:	733b      	strb	r3, [r7, #12]
	ucTemp[1] = (uint8_t)(usValue >> 8); // MSB first
 80007a0:	88bb      	ldrh	r3, [r7, #4]
 80007a2:	0a1b      	lsrs	r3, r3, #8
 80007a4:	b29b      	uxth	r3, r3
 80007a6:	b2db      	uxtb	r3, r3
 80007a8:	737b      	strb	r3, [r7, #13]
	ucTemp[2] = (uint8_t)usValue;
 80007aa:	88bb      	ldrh	r3, [r7, #4]
 80007ac:	b2db      	uxtb	r3, r3
 80007ae:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(&hi2c2, ToF_Device_Address, ucTemp, 3, 1000);
 80007b0:	f107 020c 	add.w	r2, r7, #12
 80007b4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007b8:	9300      	str	r3, [sp, #0]
 80007ba:	2303      	movs	r3, #3
 80007bc:	2152      	movs	r1, #82	; 0x52
 80007be:	4803      	ldr	r0, [pc, #12]	; (80007cc <writeReg16+0x40>)
 80007c0:	f002 fa86 	bl	8002cd0 <HAL_I2C_Master_Transmit>
} /* writeReg16() */
 80007c4:	bf00      	nop
 80007c6:	3710      	adds	r7, #16
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	20000184 	.word	0x20000184

080007d0 <writeReg>:
//
// Write a single register/value pair
//
static void writeReg(uint8_t ucAddr, uint8_t ucValue)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b086      	sub	sp, #24
 80007d4:	af02      	add	r7, sp, #8
 80007d6:	4603      	mov	r3, r0
 80007d8:	460a      	mov	r2, r1
 80007da:	71fb      	strb	r3, [r7, #7]
 80007dc:	4613      	mov	r3, r2
 80007de:	71bb      	strb	r3, [r7, #6]
	uint8_t ucTemp[2];

	ucTemp[0] = ucAddr;
 80007e0:	79fb      	ldrb	r3, [r7, #7]
 80007e2:	733b      	strb	r3, [r7, #12]
	ucTemp[1] = ucValue;
 80007e4:	79bb      	ldrb	r3, [r7, #6]
 80007e6:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c2, ToF_Device_Address, ucTemp, 2, 1000);
 80007e8:	f107 020c 	add.w	r2, r7, #12
 80007ec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007f0:	9300      	str	r3, [sp, #0]
 80007f2:	2302      	movs	r3, #2
 80007f4:	2152      	movs	r1, #82	; 0x52
 80007f6:	4803      	ldr	r0, [pc, #12]	; (8000804 <writeReg+0x34>)
 80007f8:	f002 fa6a 	bl	8002cd0 <HAL_I2C_Master_Transmit>
} /* writeReg() */
 80007fc:	bf00      	nop
 80007fe:	3710      	adds	r7, #16
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}
 8000804:	20000184 	.word	0x20000184

08000808 <writeRegList>:

//
// Write a list of register/value pairs to the I2C device
//
static void writeRegList(uint8_t *ucList)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b086      	sub	sp, #24
 800080c:	af02      	add	r7, sp, #8
 800080e:	6078      	str	r0, [r7, #4]
	uint8_t ucCount = *ucList++; // count is the first element in the list
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	1c5a      	adds	r2, r3, #1
 8000814:	607a      	str	r2, [r7, #4]
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	73fb      	strb	r3, [r7, #15]


	while (ucCount)
 800081a:	e00e      	b.n	800083a <writeRegList+0x32>
	{
		HAL_I2C_Master_Transmit(&hi2c2, ToF_Device_Address, ucList, 2, 1000);
 800081c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000820:	9300      	str	r3, [sp, #0]
 8000822:	2302      	movs	r3, #2
 8000824:	687a      	ldr	r2, [r7, #4]
 8000826:	2152      	movs	r1, #82	; 0x52
 8000828:	4808      	ldr	r0, [pc, #32]	; (800084c <writeRegList+0x44>)
 800082a:	f002 fa51 	bl	8002cd0 <HAL_I2C_Master_Transmit>
		ucList += 2;
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	3302      	adds	r3, #2
 8000832:	607b      	str	r3, [r7, #4]
		ucCount--;
 8000834:	7bfb      	ldrb	r3, [r7, #15]
 8000836:	3b01      	subs	r3, #1
 8000838:	73fb      	strb	r3, [r7, #15]
	while (ucCount)
 800083a:	7bfb      	ldrb	r3, [r7, #15]
 800083c:	2b00      	cmp	r3, #0
 800083e:	d1ed      	bne.n	800081c <writeRegList+0x14>
	}
} /* writeRegList() */
 8000840:	bf00      	nop
 8000842:	bf00      	nop
 8000844:	3710      	adds	r7, #16
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	20000184 	.word	0x20000184

08000850 <getSpadInfo>:
0x44,0x00, 0x45,0x20, 0x47,0x08, 0x48,0x28, 0x67,0x00, 0x70,0x04, 0x71,0x01,
0x72,0xfe, 0x76,0x00, 0x77,0x00, 0xff,0x01, 0x0d,0x01, 0xff,0x00, 0x80,0x01,
0x01,0xf8, 0xff,0x01, 0x8e,0x01, 0x00,0x01, 0xff,0x00, 0x80,0x00};

static int getSpadInfo(uint8_t *pCount, uint8_t *pTypeIsAperture)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b084      	sub	sp, #16
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
 8000858:	6039      	str	r1, [r7, #0]
int iTimeout;
uint8_t ucTemp;
#define MAX_TIMEOUT 50

  writeRegList(ucSPAD0);
 800085a:	482d      	ldr	r0, [pc, #180]	; (8000910 <getSpadInfo+0xc0>)
 800085c:	f7ff ffd4 	bl	8000808 <writeRegList>
  writeReg(0x83, readReg(0x83) | 0x04);
 8000860:	2083      	movs	r0, #131	; 0x83
 8000862:	f7ff ff03 	bl	800066c <readReg>
 8000866:	4603      	mov	r3, r0
 8000868:	f043 0304 	orr.w	r3, r3, #4
 800086c:	b2db      	uxtb	r3, r3
 800086e:	4619      	mov	r1, r3
 8000870:	2083      	movs	r0, #131	; 0x83
 8000872:	f7ff ffad 	bl	80007d0 <writeReg>
  writeRegList(ucSPAD1);
 8000876:	4827      	ldr	r0, [pc, #156]	; (8000914 <getSpadInfo+0xc4>)
 8000878:	f7ff ffc6 	bl	8000808 <writeRegList>
  iTimeout = 0;
 800087c:	2300      	movs	r3, #0
 800087e:	60fb      	str	r3, [r7, #12]
  while(iTimeout < MAX_TIMEOUT)
 8000880:	e00b      	b.n	800089a <getSpadInfo+0x4a>
  {
    if (readReg(0x83) != 0x00) break;
 8000882:	2083      	movs	r0, #131	; 0x83
 8000884:	f7ff fef2 	bl	800066c <readReg>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d109      	bne.n	80008a2 <getSpadInfo+0x52>
    iTimeout++;
 800088e:	68fb      	ldr	r3, [r7, #12]
 8000890:	3301      	adds	r3, #1
 8000892:	60fb      	str	r3, [r7, #12]
    HAL_Delay(5);//usleep(5000);
 8000894:	2005      	movs	r0, #5
 8000896:	f001 fcef 	bl	8002278 <HAL_Delay>
  while(iTimeout < MAX_TIMEOUT)
 800089a:	68fb      	ldr	r3, [r7, #12]
 800089c:	2b31      	cmp	r3, #49	; 0x31
 800089e:	ddf0      	ble.n	8000882 <getSpadInfo+0x32>
 80008a0:	e000      	b.n	80008a4 <getSpadInfo+0x54>
    if (readReg(0x83) != 0x00) break;
 80008a2:	bf00      	nop
  }
  if (iTimeout == MAX_TIMEOUT)
 80008a4:	68fb      	ldr	r3, [r7, #12]
 80008a6:	2b32      	cmp	r3, #50	; 0x32
 80008a8:	d101      	bne.n	80008ae <getSpadInfo+0x5e>
  {
    //fprintf(stderr, "Timeout while waiting for SPAD info\n");
    return 0;
 80008aa:	2300      	movs	r3, #0
 80008ac:	e02b      	b.n	8000906 <getSpadInfo+0xb6>
  }
  writeReg(0x83,0x01);
 80008ae:	2101      	movs	r1, #1
 80008b0:	2083      	movs	r0, #131	; 0x83
 80008b2:	f7ff ff8d 	bl	80007d0 <writeReg>
  ucTemp = readReg(0x92);
 80008b6:	2092      	movs	r0, #146	; 0x92
 80008b8:	f7ff fed8 	bl	800066c <readReg>
 80008bc:	4603      	mov	r3, r0
 80008be:	72fb      	strb	r3, [r7, #11]
  *pCount = (ucTemp & 0x7f);
 80008c0:	7afb      	ldrb	r3, [r7, #11]
 80008c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80008c6:	b2da      	uxtb	r2, r3
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	701a      	strb	r2, [r3, #0]
  *pTypeIsAperture = (ucTemp & 0x80);
 80008cc:	7afb      	ldrb	r3, [r7, #11]
 80008ce:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80008d2:	b2da      	uxtb	r2, r3
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	701a      	strb	r2, [r3, #0]
  writeReg(0x81,0x00);
 80008d8:	2100      	movs	r1, #0
 80008da:	2081      	movs	r0, #129	; 0x81
 80008dc:	f7ff ff78 	bl	80007d0 <writeReg>
  writeReg(0xff,0x06);
 80008e0:	2106      	movs	r1, #6
 80008e2:	20ff      	movs	r0, #255	; 0xff
 80008e4:	f7ff ff74 	bl	80007d0 <writeReg>
  writeReg(0x83, readReg(0x83) & ~0x04);
 80008e8:	2083      	movs	r0, #131	; 0x83
 80008ea:	f7ff febf 	bl	800066c <readReg>
 80008ee:	4603      	mov	r3, r0
 80008f0:	f023 0304 	bic.w	r3, r3, #4
 80008f4:	b2db      	uxtb	r3, r3
 80008f6:	4619      	mov	r1, r3
 80008f8:	2083      	movs	r0, #131	; 0x83
 80008fa:	f7ff ff69 	bl	80007d0 <writeReg>
  writeRegList(ucSPAD2);
 80008fe:	4806      	ldr	r0, [pc, #24]	; (8000918 <getSpadInfo+0xc8>)
 8000900:	f7ff ff82 	bl	8000808 <writeRegList>

  return 1;
 8000904:	2301      	movs	r3, #1
} /* getSpadInfo() */
 8000906:	4618      	mov	r0, r3
 8000908:	3710      	adds	r7, #16
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
 800090e:	bf00      	nop
 8000910:	20000014 	.word	0x20000014
 8000914:	20000020 	.word	0x20000020
 8000918:	2000002c 	.word	0x2000002c

0800091c <decodeTimeout>:
// Decode sequence step timeout in MCLKs from register value
// based on VL53L0X_decode_timeout()
// Note: the original function returned a uint32_t, but the return value is
// always stored in a uint16_t.
static uint16_t decodeTimeout(uint16_t reg_val)
{
 800091c:	b480      	push	{r7}
 800091e:	b083      	sub	sp, #12
 8000920:	af00      	add	r7, sp, #0
 8000922:	4603      	mov	r3, r0
 8000924:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"
  return (uint16_t)((reg_val & 0x00FF) <<
 8000926:	88fb      	ldrh	r3, [r7, #6]
 8000928:	b2db      	uxtb	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 800092a:	88fa      	ldrh	r2, [r7, #6]
 800092c:	0a12      	lsrs	r2, r2, #8
 800092e:	b292      	uxth	r2, r2
  return (uint16_t)((reg_val & 0x00FF) <<
 8000930:	4093      	lsls	r3, r2
 8000932:	b29b      	uxth	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8000934:	3301      	adds	r3, #1
 8000936:	b29b      	uxth	r3, r3
}
 8000938:	4618      	mov	r0, r3
 800093a:	370c      	adds	r7, #12
 800093c:	46bd      	mov	sp, r7
 800093e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000942:	4770      	bx	lr

08000944 <timeoutMclksToMicroseconds>:

// Convert sequence step timeout from MCLKs to microseconds with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_us()
static uint32_t timeoutMclksToMicroseconds(uint16_t timeout_period_mclks, uint8_t vcsel_period_pclks)
{
 8000944:	b480      	push	{r7}
 8000946:	b085      	sub	sp, #20
 8000948:	af00      	add	r7, sp, #0
 800094a:	4603      	mov	r3, r0
 800094c:	460a      	mov	r2, r1
 800094e:	80fb      	strh	r3, [r7, #6]
 8000950:	4613      	mov	r3, r2
 8000952:	717b      	strb	r3, [r7, #5]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8000954:	797b      	ldrb	r3, [r7, #5]
 8000956:	4a0d      	ldr	r2, [pc, #52]	; (800098c <timeoutMclksToMicroseconds+0x48>)
 8000958:	fb02 f303 	mul.w	r3, r2, r3
 800095c:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8000960:	4a0b      	ldr	r2, [pc, #44]	; (8000990 <timeoutMclksToMicroseconds+0x4c>)
 8000962:	fba2 2303 	umull	r2, r3, r2, r3
 8000966:	099b      	lsrs	r3, r3, #6
 8000968:	60fb      	str	r3, [r7, #12]

  return ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 800096a:	88fb      	ldrh	r3, [r7, #6]
 800096c:	68fa      	ldr	r2, [r7, #12]
 800096e:	fb03 f202 	mul.w	r2, r3, r2
 8000972:	68fb      	ldr	r3, [r7, #12]
 8000974:	085b      	lsrs	r3, r3, #1
 8000976:	4413      	add	r3, r2
 8000978:	4a05      	ldr	r2, [pc, #20]	; (8000990 <timeoutMclksToMicroseconds+0x4c>)
 800097a:	fba2 2303 	umull	r2, r3, r2, r3
 800097e:	099b      	lsrs	r3, r3, #6
}
 8000980:	4618      	mov	r0, r3
 8000982:	3714      	adds	r7, #20
 8000984:	46bd      	mov	sp, r7
 8000986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098a:	4770      	bx	lr
 800098c:	003a2f00 	.word	0x003a2f00
 8000990:	10624dd3 	.word	0x10624dd3

08000994 <timeoutMicrosecondsToMclks>:

// Convert sequence step timeout from microseconds to MCLKs with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_mclks()
static uint32_t timeoutMicrosecondsToMclks(uint32_t timeout_period_us, uint8_t vcsel_period_pclks)
{
 8000994:	b480      	push	{r7}
 8000996:	b085      	sub	sp, #20
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
 800099c:	460b      	mov	r3, r1
 800099e:	70fb      	strb	r3, [r7, #3]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 80009a0:	78fb      	ldrb	r3, [r7, #3]
 80009a2:	4a0d      	ldr	r2, [pc, #52]	; (80009d8 <timeoutMicrosecondsToMclks+0x44>)
 80009a4:	fb02 f303 	mul.w	r3, r2, r3
 80009a8:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80009ac:	4a0b      	ldr	r2, [pc, #44]	; (80009dc <timeoutMicrosecondsToMclks+0x48>)
 80009ae:	fba2 2303 	umull	r2, r3, r2, r3
 80009b2:	099b      	lsrs	r3, r3, #6
 80009b4:	60fb      	str	r3, [r7, #12]

  return (((timeout_period_us * 1000) + (macro_period_ns / 2)) / macro_period_ns);
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80009bc:	fb03 f202 	mul.w	r2, r3, r2
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	085b      	lsrs	r3, r3, #1
 80009c4:	441a      	add	r2, r3
 80009c6:	68fb      	ldr	r3, [r7, #12]
 80009c8:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80009cc:	4618      	mov	r0, r3
 80009ce:	3714      	adds	r7, #20
 80009d0:	46bd      	mov	sp, r7
 80009d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d6:	4770      	bx	lr
 80009d8:	003a2f00 	.word	0x003a2f00
 80009dc:	10624dd3 	.word	0x10624dd3

080009e0 <encodeTimeout>:
// Encode sequence step timeout register value from timeout in MCLKs
// based on VL53L0X_encode_timeout()
// Note: the original function took a uint16_t, but the argument passed to it
// is always a uint16_t.
static uint16_t encodeTimeout(uint16_t timeout_mclks)
{
 80009e0:	b480      	push	{r7}
 80009e2:	b085      	sub	sp, #20
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	4603      	mov	r3, r0
 80009e8:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"

  uint32_t ls_byte = 0;
 80009ea:	2300      	movs	r3, #0
 80009ec:	60fb      	str	r3, [r7, #12]
  uint16_t ms_byte = 0;
 80009ee:	2300      	movs	r3, #0
 80009f0:	817b      	strh	r3, [r7, #10]

  if (timeout_mclks > 0)
 80009f2:	88fb      	ldrh	r3, [r7, #6]
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d018      	beq.n	8000a2a <encodeTimeout+0x4a>
  {
    ls_byte = timeout_mclks - 1;
 80009f8:	88fb      	ldrh	r3, [r7, #6]
 80009fa:	3b01      	subs	r3, #1
 80009fc:	60fb      	str	r3, [r7, #12]

    while ((ls_byte & 0xFFFFFF00) > 0)
 80009fe:	e005      	b.n	8000a0c <encodeTimeout+0x2c>
    {
      ls_byte >>= 1;
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	085b      	lsrs	r3, r3, #1
 8000a04:	60fb      	str	r3, [r7, #12]
      ms_byte++;
 8000a06:	897b      	ldrh	r3, [r7, #10]
 8000a08:	3301      	adds	r3, #1
 8000a0a:	817b      	strh	r3, [r7, #10]
    while ((ls_byte & 0xFFFFFF00) > 0)
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d1f4      	bne.n	8000a00 <encodeTimeout+0x20>
    }

    return (ms_byte << 8) | (ls_byte & 0xFF);
 8000a16:	897b      	ldrh	r3, [r7, #10]
 8000a18:	021b      	lsls	r3, r3, #8
 8000a1a:	b29a      	uxth	r2, r3
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	b29b      	uxth	r3, r3
 8000a20:	b2db      	uxtb	r3, r3
 8000a22:	b29b      	uxth	r3, r3
 8000a24:	4313      	orrs	r3, r2
 8000a26:	b29b      	uxth	r3, r3
 8000a28:	e000      	b.n	8000a2c <encodeTimeout+0x4c>
  }
  else { return 0; }
 8000a2a:	2300      	movs	r3, #0
}
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	3714      	adds	r7, #20
 8000a30:	46bd      	mov	sp, r7
 8000a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a36:	4770      	bx	lr

08000a38 <getSequenceStepTimeouts>:

static void getSequenceStepTimeouts(uint8_t enables, SequenceStepTimeouts * timeouts)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b082      	sub	sp, #8
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	4603      	mov	r3, r0
 8000a40:	6039      	str	r1, [r7, #0]
 8000a42:	71fb      	strb	r3, [r7, #7]
  timeouts->pre_range_vcsel_period_pclks = ((readReg(PRE_RANGE_CONFIG_VCSEL_PERIOD) +1) << 1);
 8000a44:	2050      	movs	r0, #80	; 0x50
 8000a46:	f7ff fe11 	bl	800066c <readReg>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	b29b      	uxth	r3, r3
 8000a4e:	3301      	adds	r3, #1
 8000a50:	b29b      	uxth	r3, r3
 8000a52:	005b      	lsls	r3, r3, #1
 8000a54:	b29a      	uxth	r2, r3
 8000a56:	683b      	ldr	r3, [r7, #0]
 8000a58:	801a      	strh	r2, [r3, #0]

  timeouts->msrc_dss_tcc_mclks = readReg(MSRC_CONFIG_TIMEOUT_MACROP) + 1;
 8000a5a:	2046      	movs	r0, #70	; 0x46
 8000a5c:	f7ff fe06 	bl	800066c <readReg>
 8000a60:	4603      	mov	r3, r0
 8000a62:	b29b      	uxth	r3, r3
 8000a64:	3301      	adds	r3, #1
 8000a66:	b29a      	uxth	r2, r3
 8000a68:	683b      	ldr	r3, [r7, #0]
 8000a6a:	809a      	strh	r2, [r3, #4]
  timeouts->msrc_dss_tcc_us =
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 8000a6c:	683b      	ldr	r3, [r7, #0]
 8000a6e:	889a      	ldrh	r2, [r3, #4]
                               timeouts->pre_range_vcsel_period_pclks);
 8000a70:	683b      	ldr	r3, [r7, #0]
 8000a72:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 8000a74:	b2db      	uxtb	r3, r3
 8000a76:	4619      	mov	r1, r3
 8000a78:	4610      	mov	r0, r2
 8000a7a:	f7ff ff63 	bl	8000944 <timeoutMclksToMicroseconds>
 8000a7e:	4602      	mov	r2, r0
  timeouts->msrc_dss_tcc_us =
 8000a80:	683b      	ldr	r3, [r7, #0]
 8000a82:	60da      	str	r2, [r3, #12]

  timeouts->pre_range_mclks =
    decodeTimeout(readReg16(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8000a84:	2051      	movs	r0, #81	; 0x51
 8000a86:	f7ff fdcb 	bl	8000620 <readReg16>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	f7ff ff45 	bl	800091c <decodeTimeout>
 8000a92:	4603      	mov	r3, r0
 8000a94:	461a      	mov	r2, r3
  timeouts->pre_range_mclks =
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	80da      	strh	r2, [r3, #6]
  timeouts->pre_range_us =
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 8000a9a:	683b      	ldr	r3, [r7, #0]
 8000a9c:	88da      	ldrh	r2, [r3, #6]
                               timeouts->pre_range_vcsel_period_pclks);
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 8000aa2:	b2db      	uxtb	r3, r3
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	4610      	mov	r0, r2
 8000aa8:	f7ff ff4c 	bl	8000944 <timeoutMclksToMicroseconds>
 8000aac:	4602      	mov	r2, r0
  timeouts->pre_range_us =
 8000aae:	683b      	ldr	r3, [r7, #0]
 8000ab0:	611a      	str	r2, [r3, #16]

  timeouts->final_range_vcsel_period_pclks = ((readReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD) +1) << 1);
 8000ab2:	2070      	movs	r0, #112	; 0x70
 8000ab4:	f7ff fdda 	bl	800066c <readReg>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	b29b      	uxth	r3, r3
 8000abc:	3301      	adds	r3, #1
 8000abe:	b29b      	uxth	r3, r3
 8000ac0:	005b      	lsls	r3, r3, #1
 8000ac2:	b29a      	uxth	r2, r3
 8000ac4:	683b      	ldr	r3, [r7, #0]
 8000ac6:	805a      	strh	r2, [r3, #2]

  timeouts->final_range_mclks =
    decodeTimeout(readReg16(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8000ac8:	2071      	movs	r0, #113	; 0x71
 8000aca:	f7ff fda9 	bl	8000620 <readReg16>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f7ff ff23 	bl	800091c <decodeTimeout>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	461a      	mov	r2, r3
  timeouts->final_range_mclks =
 8000ada:	683b      	ldr	r3, [r7, #0]
 8000adc:	811a      	strh	r2, [r3, #8]

  if (enables & SEQUENCE_ENABLE_PRE_RANGE)
 8000ade:	79fb      	ldrb	r3, [r7, #7]
 8000ae0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d007      	beq.n	8000af8 <getSequenceStepTimeouts+0xc0>
  {
    timeouts->final_range_mclks -= timeouts->pre_range_mclks;
 8000ae8:	683b      	ldr	r3, [r7, #0]
 8000aea:	891a      	ldrh	r2, [r3, #8]
 8000aec:	683b      	ldr	r3, [r7, #0]
 8000aee:	88db      	ldrh	r3, [r3, #6]
 8000af0:	1ad3      	subs	r3, r2, r3
 8000af2:	b29a      	uxth	r2, r3
 8000af4:	683b      	ldr	r3, [r7, #0]
 8000af6:	811a      	strh	r2, [r3, #8]
  }

  timeouts->final_range_us =
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8000af8:	683b      	ldr	r3, [r7, #0]
 8000afa:	891a      	ldrh	r2, [r3, #8]
                               timeouts->final_range_vcsel_period_pclks);
 8000afc:	683b      	ldr	r3, [r7, #0]
 8000afe:	885b      	ldrh	r3, [r3, #2]
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8000b00:	b2db      	uxtb	r3, r3
 8000b02:	4619      	mov	r1, r3
 8000b04:	4610      	mov	r0, r2
 8000b06:	f7ff ff1d 	bl	8000944 <timeoutMclksToMicroseconds>
 8000b0a:	4602      	mov	r2, r0
  timeouts->final_range_us =
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	615a      	str	r2, [r3, #20]
} /* getSequenceStepTimeouts() */
 8000b10:	bf00      	nop
 8000b12:	3708      	adds	r7, #8
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}

08000b18 <setVcselPulsePeriod>:
// Valid values are (even numbers only):
//  pre:  12 to 18 (initialized default: 14)
//  final: 8 to 14 (initialized default: 10)
// based on VL53L0X_set_vcsel_pulse_period()
static int setVcselPulsePeriod(vcselPeriodType type, uint8_t period_pclks)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b08c      	sub	sp, #48	; 0x30
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	4603      	mov	r3, r0
 8000b20:	460a      	mov	r2, r1
 8000b22:	71fb      	strb	r3, [r7, #7]
 8000b24:	4613      	mov	r3, r2
 8000b26:	71bb      	strb	r3, [r7, #6]
  uint8_t vcsel_period_reg = encodeVcselPeriod(period_pclks);
 8000b28:	79bb      	ldrb	r3, [r7, #6]
 8000b2a:	085b      	lsrs	r3, r3, #1
 8000b2c:	b2db      	uxtb	r3, r3
 8000b2e:	3b01      	subs	r3, #1
 8000b30:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

  uint8_t enables;
  SequenceStepTimeouts timeouts;

  enables = readReg(SYSTEM_SEQUENCE_CONFIG);
 8000b34:	2001      	movs	r0, #1
 8000b36:	f7ff fd99 	bl	800066c <readReg>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  getSequenceStepTimeouts(enables, &timeouts);
 8000b40:	f107 020c 	add.w	r2, r7, #12
 8000b44:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000b48:	4611      	mov	r1, r2
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f7ff ff74 	bl	8000a38 <getSequenceStepTimeouts>
  //
  // For the MSRC timeout, the same applies - this timeout being
  // dependant on the pre-range vcsel period."


  if (type == VcselPeriodPreRange)
 8000b50:	79fb      	ldrb	r3, [r7, #7]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d15c      	bne.n	8000c10 <setVcselPulsePeriod+0xf8>
  {
    // "Set phase check limits"
    switch (period_pclks)
 8000b56:	79bb      	ldrb	r3, [r7, #6]
 8000b58:	3b0c      	subs	r3, #12
 8000b5a:	2b06      	cmp	r3, #6
 8000b5c:	d824      	bhi.n	8000ba8 <setVcselPulsePeriod+0x90>
 8000b5e:	a201      	add	r2, pc, #4	; (adr r2, 8000b64 <setVcselPulsePeriod+0x4c>)
 8000b60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b64:	08000b81 	.word	0x08000b81
 8000b68:	08000ba9 	.word	0x08000ba9
 8000b6c:	08000b8b 	.word	0x08000b8b
 8000b70:	08000ba9 	.word	0x08000ba9
 8000b74:	08000b95 	.word	0x08000b95
 8000b78:	08000ba9 	.word	0x08000ba9
 8000b7c:	08000b9f 	.word	0x08000b9f
    {
      case 12:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x18);
 8000b80:	2118      	movs	r1, #24
 8000b82:	2057      	movs	r0, #87	; 0x57
 8000b84:	f7ff fe24 	bl	80007d0 <writeReg>
        break;
 8000b88:	e010      	b.n	8000bac <setVcselPulsePeriod+0x94>

      case 14:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x30);
 8000b8a:	2130      	movs	r1, #48	; 0x30
 8000b8c:	2057      	movs	r0, #87	; 0x57
 8000b8e:	f7ff fe1f 	bl	80007d0 <writeReg>
        break;
 8000b92:	e00b      	b.n	8000bac <setVcselPulsePeriod+0x94>

      case 16:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x40);
 8000b94:	2140      	movs	r1, #64	; 0x40
 8000b96:	2057      	movs	r0, #87	; 0x57
 8000b98:	f7ff fe1a 	bl	80007d0 <writeReg>
        break;
 8000b9c:	e006      	b.n	8000bac <setVcselPulsePeriod+0x94>

      case 18:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x50);
 8000b9e:	2150      	movs	r1, #80	; 0x50
 8000ba0:	2057      	movs	r0, #87	; 0x57
 8000ba2:	f7ff fe15 	bl	80007d0 <writeReg>
        break;
 8000ba6:	e001      	b.n	8000bac <setVcselPulsePeriod+0x94>

      default:
        // invalid period
        return 0;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	e0fe      	b.n	8000daa <setVcselPulsePeriod+0x292>
    }
    writeReg(PRE_RANGE_CONFIG_VALID_PHASE_LOW, 0x08);
 8000bac:	2108      	movs	r1, #8
 8000bae:	2056      	movs	r0, #86	; 0x56
 8000bb0:	f7ff fe0e 	bl	80007d0 <writeReg>

    // apply new VCSEL period
    writeReg(PRE_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
 8000bb4:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8000bb8:	4619      	mov	r1, r3
 8000bba:	2050      	movs	r0, #80	; 0x50
 8000bbc:	f7ff fe08 	bl	80007d0 <writeReg>

    // set_sequence_step_timeout() begin
    // (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE)

    uint16_t new_pre_range_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.pre_range_us, period_pclks);
 8000bc0:	69fb      	ldr	r3, [r7, #28]
 8000bc2:	79ba      	ldrb	r2, [r7, #6]
 8000bc4:	4611      	mov	r1, r2
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f7ff fee4 	bl	8000994 <timeoutMicrosecondsToMclks>
 8000bcc:	4603      	mov	r3, r0
    uint16_t new_pre_range_timeout_mclks =
 8000bce:	857b      	strh	r3, [r7, #42]	; 0x2a

    writeReg16(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8000bd0:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	f7ff ff04 	bl	80009e0 <encodeTimeout>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	4619      	mov	r1, r3
 8000bdc:	2051      	movs	r0, #81	; 0x51
 8000bde:	f7ff fdd5 	bl	800078c <writeReg16>

    // set_sequence_step_timeout() begin
    // (SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)

    uint16_t new_msrc_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.msrc_dss_tcc_us, period_pclks);
 8000be2:	69bb      	ldr	r3, [r7, #24]
 8000be4:	79ba      	ldrb	r2, [r7, #6]
 8000be6:	4611      	mov	r1, r2
 8000be8:	4618      	mov	r0, r3
 8000bea:	f7ff fed3 	bl	8000994 <timeoutMicrosecondsToMclks>
 8000bee:	4603      	mov	r3, r0
    uint16_t new_msrc_timeout_mclks =
 8000bf0:	853b      	strh	r3, [r7, #40]	; 0x28

    writeReg(MSRC_CONFIG_TIMEOUT_MACROP,
 8000bf2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000bf4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000bf8:	d804      	bhi.n	8000c04 <setVcselPulsePeriod+0xec>
      (new_msrc_timeout_mclks > 256) ? 255 : (new_msrc_timeout_mclks - 1));
 8000bfa:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000bfc:	b2db      	uxtb	r3, r3
    writeReg(MSRC_CONFIG_TIMEOUT_MACROP,
 8000bfe:	3b01      	subs	r3, #1
 8000c00:	b2db      	uxtb	r3, r3
 8000c02:	e000      	b.n	8000c06 <setVcselPulsePeriod+0xee>
 8000c04:	23ff      	movs	r3, #255	; 0xff
 8000c06:	4619      	mov	r1, r3
 8000c08:	2046      	movs	r0, #70	; 0x46
 8000c0a:	f7ff fde1 	bl	80007d0 <writeReg>
 8000c0e:	e0b3      	b.n	8000d78 <setVcselPulsePeriod+0x260>

    // set_sequence_step_timeout() end
  }
  else if (type == VcselPeriodFinalRange)
 8000c10:	79fb      	ldrb	r3, [r7, #7]
 8000c12:	2b01      	cmp	r3, #1
 8000c14:	f040 80ae 	bne.w	8000d74 <setVcselPulsePeriod+0x25c>
  {
    switch (period_pclks)
 8000c18:	79bb      	ldrb	r3, [r7, #6]
 8000c1a:	3b08      	subs	r3, #8
 8000c1c:	2b06      	cmp	r3, #6
 8000c1e:	f200 8085 	bhi.w	8000d2c <setVcselPulsePeriod+0x214>
 8000c22:	a201      	add	r2, pc, #4	; (adr r2, 8000c28 <setVcselPulsePeriod+0x110>)
 8000c24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c28:	08000c45 	.word	0x08000c45
 8000c2c:	08000d2d 	.word	0x08000d2d
 8000c30:	08000c7f 	.word	0x08000c7f
 8000c34:	08000d2d 	.word	0x08000d2d
 8000c38:	08000cb9 	.word	0x08000cb9
 8000c3c:	08000d2d 	.word	0x08000d2d
 8000c40:	08000cf3 	.word	0x08000cf3
    {
      case 8:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x10);
 8000c44:	2110      	movs	r1, #16
 8000c46:	2048      	movs	r0, #72	; 0x48
 8000c48:	f7ff fdc2 	bl	80007d0 <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 8000c4c:	2108      	movs	r1, #8
 8000c4e:	2047      	movs	r0, #71	; 0x47
 8000c50:	f7ff fdbe 	bl	80007d0 <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
 8000c54:	2102      	movs	r1, #2
 8000c56:	2032      	movs	r0, #50	; 0x32
 8000c58:	f7ff fdba 	bl	80007d0 <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);
 8000c5c:	210c      	movs	r1, #12
 8000c5e:	2030      	movs	r0, #48	; 0x30
 8000c60:	f7ff fdb6 	bl	80007d0 <writeReg>
        writeReg(0xFF, 0x01);
 8000c64:	2101      	movs	r1, #1
 8000c66:	20ff      	movs	r0, #255	; 0xff
 8000c68:	f7ff fdb2 	bl	80007d0 <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x30);
 8000c6c:	2130      	movs	r1, #48	; 0x30
 8000c6e:	2030      	movs	r0, #48	; 0x30
 8000c70:	f7ff fdae 	bl	80007d0 <writeReg>
        writeReg(0xFF, 0x00);
 8000c74:	2100      	movs	r1, #0
 8000c76:	20ff      	movs	r0, #255	; 0xff
 8000c78:	f7ff fdaa 	bl	80007d0 <writeReg>
        break;
 8000c7c:	e058      	b.n	8000d30 <setVcselPulsePeriod+0x218>

      case 10:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x28);
 8000c7e:	2128      	movs	r1, #40	; 0x28
 8000c80:	2048      	movs	r0, #72	; 0x48
 8000c82:	f7ff fda5 	bl	80007d0 <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 8000c86:	2108      	movs	r1, #8
 8000c88:	2047      	movs	r0, #71	; 0x47
 8000c8a:	f7ff fda1 	bl	80007d0 <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 8000c8e:	2103      	movs	r1, #3
 8000c90:	2032      	movs	r0, #50	; 0x32
 8000c92:	f7ff fd9d 	bl	80007d0 <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);
 8000c96:	2109      	movs	r1, #9
 8000c98:	2030      	movs	r0, #48	; 0x30
 8000c9a:	f7ff fd99 	bl	80007d0 <writeReg>
        writeReg(0xFF, 0x01);
 8000c9e:	2101      	movs	r1, #1
 8000ca0:	20ff      	movs	r0, #255	; 0xff
 8000ca2:	f7ff fd95 	bl	80007d0 <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 8000ca6:	2120      	movs	r1, #32
 8000ca8:	2030      	movs	r0, #48	; 0x30
 8000caa:	f7ff fd91 	bl	80007d0 <writeReg>
        writeReg(0xFF, 0x00);
 8000cae:	2100      	movs	r1, #0
 8000cb0:	20ff      	movs	r0, #255	; 0xff
 8000cb2:	f7ff fd8d 	bl	80007d0 <writeReg>
        break;
 8000cb6:	e03b      	b.n	8000d30 <setVcselPulsePeriod+0x218>

      case 12:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x38);
 8000cb8:	2138      	movs	r1, #56	; 0x38
 8000cba:	2048      	movs	r0, #72	; 0x48
 8000cbc:	f7ff fd88 	bl	80007d0 <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 8000cc0:	2108      	movs	r1, #8
 8000cc2:	2047      	movs	r0, #71	; 0x47
 8000cc4:	f7ff fd84 	bl	80007d0 <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 8000cc8:	2103      	movs	r1, #3
 8000cca:	2032      	movs	r0, #50	; 0x32
 8000ccc:	f7ff fd80 	bl	80007d0 <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);
 8000cd0:	2108      	movs	r1, #8
 8000cd2:	2030      	movs	r0, #48	; 0x30
 8000cd4:	f7ff fd7c 	bl	80007d0 <writeReg>
        writeReg(0xFF, 0x01);
 8000cd8:	2101      	movs	r1, #1
 8000cda:	20ff      	movs	r0, #255	; 0xff
 8000cdc:	f7ff fd78 	bl	80007d0 <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 8000ce0:	2120      	movs	r1, #32
 8000ce2:	2030      	movs	r0, #48	; 0x30
 8000ce4:	f7ff fd74 	bl	80007d0 <writeReg>
        writeReg(0xFF, 0x00);
 8000ce8:	2100      	movs	r1, #0
 8000cea:	20ff      	movs	r0, #255	; 0xff
 8000cec:	f7ff fd70 	bl	80007d0 <writeReg>
        break;
 8000cf0:	e01e      	b.n	8000d30 <setVcselPulsePeriod+0x218>

      case 14:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x48);
 8000cf2:	2148      	movs	r1, #72	; 0x48
 8000cf4:	2048      	movs	r0, #72	; 0x48
 8000cf6:	f7ff fd6b 	bl	80007d0 <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 8000cfa:	2108      	movs	r1, #8
 8000cfc:	2047      	movs	r0, #71	; 0x47
 8000cfe:	f7ff fd67 	bl	80007d0 <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 8000d02:	2103      	movs	r1, #3
 8000d04:	2032      	movs	r0, #50	; 0x32
 8000d06:	f7ff fd63 	bl	80007d0 <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);
 8000d0a:	2107      	movs	r1, #7
 8000d0c:	2030      	movs	r0, #48	; 0x30
 8000d0e:	f7ff fd5f 	bl	80007d0 <writeReg>
        writeReg(0xFF, 0x01);
 8000d12:	2101      	movs	r1, #1
 8000d14:	20ff      	movs	r0, #255	; 0xff
 8000d16:	f7ff fd5b 	bl	80007d0 <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 8000d1a:	2120      	movs	r1, #32
 8000d1c:	2030      	movs	r0, #48	; 0x30
 8000d1e:	f7ff fd57 	bl	80007d0 <writeReg>
        writeReg(0xFF, 0x00);
 8000d22:	2100      	movs	r1, #0
 8000d24:	20ff      	movs	r0, #255	; 0xff
 8000d26:	f7ff fd53 	bl	80007d0 <writeReg>
        break;
 8000d2a:	e001      	b.n	8000d30 <setVcselPulsePeriod+0x218>

      default:
        // invalid period
        return 0;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	e03c      	b.n	8000daa <setVcselPulsePeriod+0x292>
    }

    // apply new VCSEL period
    writeReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
 8000d30:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8000d34:	4619      	mov	r1, r3
 8000d36:	2070      	movs	r0, #112	; 0x70
 8000d38:	f7ff fd4a 	bl	80007d0 <writeReg>
    //  must be added. To do this both final and pre-range
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t new_final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.final_range_us, period_pclks);
 8000d3c:	6a3b      	ldr	r3, [r7, #32]
 8000d3e:	79ba      	ldrb	r2, [r7, #6]
 8000d40:	4611      	mov	r1, r2
 8000d42:	4618      	mov	r0, r3
 8000d44:	f7ff fe26 	bl	8000994 <timeoutMicrosecondsToMclks>
 8000d48:	4603      	mov	r3, r0
    uint16_t new_final_range_timeout_mclks =
 8000d4a:	85fb      	strh	r3, [r7, #46]	; 0x2e

    if (enables & SEQUENCE_ENABLE_PRE_RANGE)
 8000d4c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000d50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d003      	beq.n	8000d60 <setVcselPulsePeriod+0x248>
    {
      new_final_range_timeout_mclks += timeouts.pre_range_mclks;
 8000d58:	8a7a      	ldrh	r2, [r7, #18]
 8000d5a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000d5c:	4413      	add	r3, r2
 8000d5e:	85fb      	strh	r3, [r7, #46]	; 0x2e
    }

    writeReg16(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8000d60:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000d62:	4618      	mov	r0, r3
 8000d64:	f7ff fe3c 	bl	80009e0 <encodeTimeout>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	2071      	movs	r0, #113	; 0x71
 8000d6e:	f7ff fd0d 	bl	800078c <writeReg16>
 8000d72:	e001      	b.n	8000d78 <setVcselPulsePeriod+0x260>
    // set_sequence_step_timeout end
  }
  else
  {
    // invalid type
    return 0;
 8000d74:	2300      	movs	r3, #0
 8000d76:	e018      	b.n	8000daa <setVcselPulsePeriod+0x292>
  }

  // "Finally, the timing budget must be re-applied"

  setMeasurementTimingBudget(measurement_timing_budget_us);
 8000d78:	4b0e      	ldr	r3, [pc, #56]	; (8000db4 <setVcselPulsePeriod+0x29c>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f000 f81b 	bl	8000db8 <setMeasurementTimingBudget>

  // "Perform the phase calibration. This is needed after changing on vcsel period."
  // VL53L0X_perform_phase_calibration() begin

  uint8_t sequence_config = readReg(SYSTEM_SEQUENCE_CONFIG);
 8000d82:	2001      	movs	r0, #1
 8000d84:	f7ff fc72 	bl	800066c <readReg>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 8000d8e:	2102      	movs	r1, #2
 8000d90:	2001      	movs	r0, #1
 8000d92:	f7ff fd1d 	bl	80007d0 <writeReg>
  performSingleRefCalibration(0x0);
 8000d96:	2000      	movs	r0, #0
 8000d98:	f000 f916 	bl	8000fc8 <performSingleRefCalibration>
  writeReg(SYSTEM_SEQUENCE_CONFIG, sequence_config);
 8000d9c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000da0:	4619      	mov	r1, r3
 8000da2:	2001      	movs	r0, #1
 8000da4:	f7ff fd14 	bl	80007d0 <writeReg>

  // VL53L0X_perform_phase_calibration() end

  return 1;
 8000da8:	2301      	movs	r3, #1
}
 8000daa:	4618      	mov	r0, r3
 8000dac:	3730      	adds	r7, #48	; 0x30
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	20000180 	.word	0x20000180

08000db8 <setMeasurementTimingBudget>:
// budget allows for more accurate measurements. Increasing the budget by a
// factor of N decreases the range measurement standard deviation by a factor of
// sqrt(N). Defaults to about 33 milliseconds; the minimum is 20 ms.
// based on VL53L0X_set_measurement_timing_budget_micro_seconds()
static int setMeasurementTimingBudget(uint32_t budget_us)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b090      	sub	sp, #64	; 0x40
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
uint16_t final_range_timeout_mclks;

  uint8_t enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead      = 1320; // note that this is different than the value in get_
 8000dc0:	f44f 63a5 	mov.w	r3, #1320	; 0x528
 8000dc4:	873b      	strh	r3, [r7, #56]	; 0x38
  uint16_t const EndOverhead        = 960;
 8000dc6:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8000dca:	86fb      	strh	r3, [r7, #54]	; 0x36
  uint16_t const MsrcOverhead       = 660;
 8000dcc:	f44f 7325 	mov.w	r3, #660	; 0x294
 8000dd0:	86bb      	strh	r3, [r7, #52]	; 0x34
  uint16_t const TccOverhead        = 590;
 8000dd2:	f240 234e 	movw	r3, #590	; 0x24e
 8000dd6:	867b      	strh	r3, [r7, #50]	; 0x32
  uint16_t const DssOverhead        = 690;
 8000dd8:	f240 23b2 	movw	r3, #690	; 0x2b2
 8000ddc:	863b      	strh	r3, [r7, #48]	; 0x30
  uint16_t const PreRangeOverhead   = 660;
 8000dde:	f44f 7325 	mov.w	r3, #660	; 0x294
 8000de2:	85fb      	strh	r3, [r7, #46]	; 0x2e
  uint16_t const FinalRangeOverhead = 550;
 8000de4:	f240 2326 	movw	r3, #550	; 0x226
 8000de8:	85bb      	strh	r3, [r7, #44]	; 0x2c

  uint32_t const MinTimingBudget = 20000;
 8000dea:	f644 6320 	movw	r3, #20000	; 0x4e20
 8000dee:	62bb      	str	r3, [r7, #40]	; 0x28

  if (budget_us < MinTimingBudget) { return 0; }
 8000df0:	687a      	ldr	r2, [r7, #4]
 8000df2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000df4:	429a      	cmp	r2, r3
 8000df6:	d201      	bcs.n	8000dfc <setMeasurementTimingBudget+0x44>
 8000df8:	2300      	movs	r3, #0
 8000dfa:	e074      	b.n	8000ee6 <setMeasurementTimingBudget+0x12e>

  used_budget_us = StartOverhead + EndOverhead;
 8000dfc:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8000dfe:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8000e00:	4413      	add	r3, r2
 8000e02:	63fb      	str	r3, [r7, #60]	; 0x3c

  enables = readReg(SYSTEM_SEQUENCE_CONFIG);
 8000e04:	2001      	movs	r0, #1
 8000e06:	f7ff fc31 	bl	800066c <readReg>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  getSequenceStepTimeouts(enables, &timeouts);
 8000e10:	f107 0208 	add.w	r2, r7, #8
 8000e14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000e18:	4611      	mov	r1, r2
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f7ff fe0c 	bl	8000a38 <getSequenceStepTimeouts>

  if (enables & SEQUENCE_ENABLE_TCC)
 8000e20:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000e24:	f003 0310 	and.w	r3, r3, #16
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d005      	beq.n	8000e38 <setMeasurementTimingBudget+0x80>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8000e2c:	697a      	ldr	r2, [r7, #20]
 8000e2e:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8000e30:	4413      	add	r3, r2
 8000e32:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000e34:	4413      	add	r3, r2
 8000e36:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  if (enables & SEQUENCE_ENABLE_DSS)
 8000e38:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000e3c:	f003 0308 	and.w	r3, r3, #8
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d007      	beq.n	8000e54 <setMeasurementTimingBudget+0x9c>
  {
    used_budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8000e44:	697a      	ldr	r2, [r7, #20]
 8000e46:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8000e48:	4413      	add	r3, r2
 8000e4a:	005b      	lsls	r3, r3, #1
 8000e4c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000e4e:	4413      	add	r3, r2
 8000e50:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000e52:	e00b      	b.n	8000e6c <setMeasurementTimingBudget+0xb4>
  }
  else if (enables & SEQUENCE_ENABLE_MSRC)
 8000e54:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000e58:	f003 0304 	and.w	r3, r3, #4
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d005      	beq.n	8000e6c <setMeasurementTimingBudget+0xb4>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 8000e60:	697a      	ldr	r2, [r7, #20]
 8000e62:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8000e64:	4413      	add	r3, r2
 8000e66:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000e68:	4413      	add	r3, r2
 8000e6a:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  if (enables & SEQUENCE_ENABLE_PRE_RANGE)
 8000e6c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000e70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d005      	beq.n	8000e84 <setMeasurementTimingBudget+0xcc>
  {
    used_budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 8000e78:	69ba      	ldr	r2, [r7, #24]
 8000e7a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000e7c:	4413      	add	r3, r2
 8000e7e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000e80:	4413      	add	r3, r2
 8000e82:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  if (enables & SEQUENCE_ENABLE_FINAL_RANGE)
 8000e84:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	da2b      	bge.n	8000ee4 <setMeasurementTimingBudget+0x12c>
  {
    used_budget_us += FinalRangeOverhead;
 8000e8c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000e8e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000e90:	4413      	add	r3, r2
 8000e92:	63fb      	str	r3, [r7, #60]	; 0x3c
    // budget and the sum of all other timeouts within the sequence.
    // If there is no room for the final range timeout, then an error
    // will be set. Otherwise the remaining time will be applied to
    // the final range."

    if (used_budget_us > budget_us)
 8000e94:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	429a      	cmp	r2, r3
 8000e9a:	d901      	bls.n	8000ea0 <setMeasurementTimingBudget+0xe8>
    {
      // "Requested timeout too big."
      return 0;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	e022      	b.n	8000ee6 <setMeasurementTimingBudget+0x12e>
    }

    final_range_timeout_us = budget_us - used_budget_us;
 8000ea0:	687a      	ldr	r2, [r7, #4]
 8000ea2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000ea4:	1ad3      	subs	r3, r2, r3
 8000ea6:	623b      	str	r3, [r7, #32]
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(final_range_timeout_us,
                                 timeouts.final_range_vcsel_period_pclks);
 8000ea8:	897b      	ldrh	r3, [r7, #10]
      timeoutMicrosecondsToMclks(final_range_timeout_us,
 8000eaa:	b2db      	uxtb	r3, r3
 8000eac:	4619      	mov	r1, r3
 8000eae:	6a38      	ldr	r0, [r7, #32]
 8000eb0:	f7ff fd70 	bl	8000994 <timeoutMicrosecondsToMclks>
 8000eb4:	4603      	mov	r3, r0
    final_range_timeout_mclks =
 8000eb6:	877b      	strh	r3, [r7, #58]	; 0x3a

    if (enables & SEQUENCE_ENABLE_PRE_RANGE)
 8000eb8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000ebc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d003      	beq.n	8000ecc <setMeasurementTimingBudget+0x114>
    {
      final_range_timeout_mclks += timeouts.pre_range_mclks;
 8000ec4:	89fa      	ldrh	r2, [r7, #14]
 8000ec6:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8000ec8:	4413      	add	r3, r2
 8000eca:	877b      	strh	r3, [r7, #58]	; 0x3a
    }

    writeReg16(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8000ecc:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f7ff fd86 	bl	80009e0 <encodeTimeout>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	4619      	mov	r1, r3
 8000ed8:	2071      	movs	r0, #113	; 0x71
 8000eda:	f7ff fc57 	bl	800078c <writeReg16>
      encodeTimeout(final_range_timeout_mclks));

    // set_sequence_step_timeout() end

    measurement_timing_budget_us = budget_us; // store for internal reuse
 8000ede:	4a04      	ldr	r2, [pc, #16]	; (8000ef0 <setMeasurementTimingBudget+0x138>)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	6013      	str	r3, [r2, #0]
  }
  return 1;
 8000ee4:	2301      	movs	r3, #1
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	3740      	adds	r7, #64	; 0x40
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	20000180 	.word	0x20000180

08000ef4 <getMeasurementTimingBudget>:

static uint32_t getMeasurementTimingBudget(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b08c      	sub	sp, #48	; 0x30
 8000ef8:	af00      	add	r7, sp, #0
  uint8_t enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead     = 1910; // note that this is different than the value in set_
 8000efa:	f240 7376 	movw	r3, #1910	; 0x776
 8000efe:	857b      	strh	r3, [r7, #42]	; 0x2a
  uint16_t const EndOverhead        = 960;
 8000f00:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8000f04:	853b      	strh	r3, [r7, #40]	; 0x28
  uint16_t const MsrcOverhead       = 660;
 8000f06:	f44f 7325 	mov.w	r3, #660	; 0x294
 8000f0a:	84fb      	strh	r3, [r7, #38]	; 0x26
  uint16_t const TccOverhead        = 590;
 8000f0c:	f240 234e 	movw	r3, #590	; 0x24e
 8000f10:	84bb      	strh	r3, [r7, #36]	; 0x24
  uint16_t const DssOverhead        = 690;
 8000f12:	f240 23b2 	movw	r3, #690	; 0x2b2
 8000f16:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t const PreRangeOverhead   = 660;
 8000f18:	f44f 7325 	mov.w	r3, #660	; 0x294
 8000f1c:	843b      	strh	r3, [r7, #32]
  uint16_t const FinalRangeOverhead = 550;
 8000f1e:	f240 2326 	movw	r3, #550	; 0x226
 8000f22:	83fb      	strh	r3, [r7, #30]

  // "Start and end overhead times always present"
  uint32_t budget_us = StartOverhead + EndOverhead;
 8000f24:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8000f26:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000f28:	4413      	add	r3, r2
 8000f2a:	62fb      	str	r3, [r7, #44]	; 0x2c

  enables = readReg(SYSTEM_SEQUENCE_CONFIG);
 8000f2c:	2001      	movs	r0, #1
 8000f2e:	f7ff fb9d 	bl	800066c <readReg>
 8000f32:	4603      	mov	r3, r0
 8000f34:	777b      	strb	r3, [r7, #29]
  getSequenceStepTimeouts(enables, &timeouts);
 8000f36:	1d3a      	adds	r2, r7, #4
 8000f38:	7f7b      	ldrb	r3, [r7, #29]
 8000f3a:	4611      	mov	r1, r2
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f7ff fd7b 	bl	8000a38 <getSequenceStepTimeouts>

  if (enables & SEQUENCE_ENABLE_TCC)
 8000f42:	7f7b      	ldrb	r3, [r7, #29]
 8000f44:	f003 0310 	and.w	r3, r3, #16
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d005      	beq.n	8000f58 <getMeasurementTimingBudget+0x64>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8000f4c:	693a      	ldr	r2, [r7, #16]
 8000f4e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000f50:	4413      	add	r3, r2
 8000f52:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000f54:	4413      	add	r3, r2
 8000f56:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  if (enables & SEQUENCE_ENABLE_DSS)
 8000f58:	7f7b      	ldrb	r3, [r7, #29]
 8000f5a:	f003 0308 	and.w	r3, r3, #8
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d007      	beq.n	8000f72 <getMeasurementTimingBudget+0x7e>
  {
    budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8000f62:	693a      	ldr	r2, [r7, #16]
 8000f64:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000f66:	4413      	add	r3, r2
 8000f68:	005b      	lsls	r3, r3, #1
 8000f6a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000f6c:	4413      	add	r3, r2
 8000f6e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000f70:	e00a      	b.n	8000f88 <getMeasurementTimingBudget+0x94>
  }
  else if (enables & SEQUENCE_ENABLE_MSRC)
 8000f72:	7f7b      	ldrb	r3, [r7, #29]
 8000f74:	f003 0304 	and.w	r3, r3, #4
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d005      	beq.n	8000f88 <getMeasurementTimingBudget+0x94>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 8000f7c:	693a      	ldr	r2, [r7, #16]
 8000f7e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000f80:	4413      	add	r3, r2
 8000f82:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000f84:	4413      	add	r3, r2
 8000f86:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  if (enables & SEQUENCE_ENABLE_PRE_RANGE)
 8000f88:	7f7b      	ldrb	r3, [r7, #29]
 8000f8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d005      	beq.n	8000f9e <getMeasurementTimingBudget+0xaa>
  {
    budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 8000f92:	697a      	ldr	r2, [r7, #20]
 8000f94:	8c3b      	ldrh	r3, [r7, #32]
 8000f96:	4413      	add	r3, r2
 8000f98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000f9a:	4413      	add	r3, r2
 8000f9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  if (enables & SEQUENCE_ENABLE_FINAL_RANGE)
 8000f9e:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	da05      	bge.n	8000fb2 <getMeasurementTimingBudget+0xbe>
  {
    budget_us += (timeouts.final_range_us + FinalRangeOverhead);
 8000fa6:	69ba      	ldr	r2, [r7, #24]
 8000fa8:	8bfb      	ldrh	r3, [r7, #30]
 8000faa:	4413      	add	r3, r2
 8000fac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000fae:	4413      	add	r3, r2
 8000fb0:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  measurement_timing_budget_us = budget_us; // store for internal reuse
 8000fb2:	4a04      	ldr	r2, [pc, #16]	; (8000fc4 <getMeasurementTimingBudget+0xd0>)
 8000fb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fb6:	6013      	str	r3, [r2, #0]
  return budget_us;
 8000fb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8000fba:	4618      	mov	r0, r3
 8000fbc:	3730      	adds	r7, #48	; 0x30
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	20000180 	.word	0x20000180

08000fc8 <performSingleRefCalibration>:

static int performSingleRefCalibration(uint8_t vhv_init_byte)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b084      	sub	sp, #16
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	4603      	mov	r3, r0
 8000fd0:	71fb      	strb	r3, [r7, #7]
int iTimeout;
  writeReg(SYSRANGE_START, 0x01 | vhv_init_byte); // VL53L0X_REG_SYSRANGE_MODE_START_STOP
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	f043 0301 	orr.w	r3, r3, #1
 8000fd8:	b2db      	uxtb	r3, r3
 8000fda:	4619      	mov	r1, r3
 8000fdc:	2000      	movs	r0, #0
 8000fde:	f7ff fbf7 	bl	80007d0 <writeReg>

  iTimeout = 0;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	60fb      	str	r3, [r7, #12]
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8000fe6:	e00a      	b.n	8000ffe <performSingleRefCalibration+0x36>
  {
    iTimeout++;
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	3301      	adds	r3, #1
 8000fec:	60fb      	str	r3, [r7, #12]
    HAL_Delay(5);//usleep(5000);
 8000fee:	2005      	movs	r0, #5
 8000ff0:	f001 f942 	bl	8002278 <HAL_Delay>
    if (iTimeout > 100) { return 0; }
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	2b64      	cmp	r3, #100	; 0x64
 8000ff8:	dd01      	ble.n	8000ffe <performSingleRefCalibration+0x36>
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	e010      	b.n	8001020 <performSingleRefCalibration+0x58>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8000ffe:	2013      	movs	r0, #19
 8001000:	f7ff fb34 	bl	800066c <readReg>
 8001004:	4603      	mov	r3, r0
 8001006:	f003 0307 	and.w	r3, r3, #7
 800100a:	2b00      	cmp	r3, #0
 800100c:	d0ec      	beq.n	8000fe8 <performSingleRefCalibration+0x20>
  }

  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 800100e:	2101      	movs	r1, #1
 8001010:	200b      	movs	r0, #11
 8001012:	f7ff fbdd 	bl	80007d0 <writeReg>

  writeReg(SYSRANGE_START, 0x00);
 8001016:	2100      	movs	r1, #0
 8001018:	2000      	movs	r0, #0
 800101a:	f7ff fbd9 	bl	80007d0 <writeReg>

  return 1;
 800101e:	2301      	movs	r3, #1
} /* performSingleRefCalibration() */
 8001020:	4618      	mov	r0, r3
 8001022:	3710      	adds	r7, #16
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}

08001028 <initSensor>:

//
// Initialize the vl53l0x
//
static int initSensor(int bLongRangeMode)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b088      	sub	sp, #32
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
unsigned char spad_count=0, spad_type_is_aperture=0, ref_spad_map[6];
 8001030:	2300      	movs	r3, #0
 8001032:	75bb      	strb	r3, [r7, #22]
 8001034:	2300      	movs	r3, #0
 8001036:	757b      	strb	r3, [r7, #21]
unsigned char ucFirstSPAD, ucSPADsEnabled;
int i;

// set 2.8V mode
  writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
  readReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV) | 0x01); // set bit 0
 8001038:	2089      	movs	r0, #137	; 0x89
 800103a:	f7ff fb17 	bl	800066c <readReg>
 800103e:	4603      	mov	r3, r0
  writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
 8001040:	f043 0301 	orr.w	r3, r3, #1
 8001044:	b2db      	uxtb	r3, r3
 8001046:	4619      	mov	r1, r3
 8001048:	2089      	movs	r0, #137	; 0x89
 800104a:	f7ff fbc1 	bl	80007d0 <writeReg>
// Set I2C standard mode
  writeRegList(ucI2CMode);
 800104e:	486a      	ldr	r0, [pc, #424]	; (80011f8 <initSensor+0x1d0>)
 8001050:	f7ff fbda 	bl	8000808 <writeRegList>
  stop_variable = readReg(0x91);
 8001054:	2091      	movs	r0, #145	; 0x91
 8001056:	f7ff fb09 	bl	800066c <readReg>
 800105a:	4603      	mov	r3, r0
 800105c:	461a      	mov	r2, r3
 800105e:	4b67      	ldr	r3, [pc, #412]	; (80011fc <initSensor+0x1d4>)
 8001060:	701a      	strb	r2, [r3, #0]
  writeRegList(ucI2CMode2);
 8001062:	4867      	ldr	r0, [pc, #412]	; (8001200 <initSensor+0x1d8>)
 8001064:	f7ff fbd0 	bl	8000808 <writeRegList>
// disable SIGNAL_RATE_MSRC (bit 1) and SIGNAL_RATE_PRE_RANGE (bit 4) limit checks
  writeReg(REG_MSRC_CONFIG_CONTROL, readReg(REG_MSRC_CONFIG_CONTROL) | 0x12);
 8001068:	2060      	movs	r0, #96	; 0x60
 800106a:	f7ff faff 	bl	800066c <readReg>
 800106e:	4603      	mov	r3, r0
 8001070:	f043 0312 	orr.w	r3, r3, #18
 8001074:	b2db      	uxtb	r3, r3
 8001076:	4619      	mov	r1, r3
 8001078:	2060      	movs	r0, #96	; 0x60
 800107a:	f7ff fba9 	bl	80007d0 <writeReg>
  // Q9.7 fixed point format (9 integer bits, 7 fractional bits)
  writeReg16(FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, 32); // 0.25
 800107e:	2120      	movs	r1, #32
 8001080:	2044      	movs	r0, #68	; 0x44
 8001082:	f7ff fb83 	bl	800078c <writeReg16>
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xFF);
 8001086:	21ff      	movs	r1, #255	; 0xff
 8001088:	2001      	movs	r0, #1
 800108a:	f7ff fba1 	bl	80007d0 <writeReg>
  getSpadInfo(&spad_count, &spad_type_is_aperture);
 800108e:	f107 0215 	add.w	r2, r7, #21
 8001092:	f107 0316 	add.w	r3, r7, #22
 8001096:	4611      	mov	r1, r2
 8001098:	4618      	mov	r0, r3
 800109a:	f7ff fbd9 	bl	8000850 <getSpadInfo>

  readMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 800109e:	f107 030c 	add.w	r3, r7, #12
 80010a2:	2206      	movs	r2, #6
 80010a4:	4619      	mov	r1, r3
 80010a6:	20b0      	movs	r0, #176	; 0xb0
 80010a8:	f7ff fb00 	bl	80006ac <readMulti>
//printf("initial spad map: %02x,%02x,%02x,%02x,%02x,%02x\n", ref_spad_map[0], ref_spad_map[1], ref_spad_map[2], ref_spad_map[3], ref_spad_map[4], ref_spad_map[5]);
  writeRegList(ucSPAD);
 80010ac:	4855      	ldr	r0, [pc, #340]	; (8001204 <initSensor+0x1dc>)
 80010ae:	f7ff fbab 	bl	8000808 <writeRegList>
  ucFirstSPAD = (spad_type_is_aperture) ? 12: 0;
 80010b2:	7d7b      	ldrb	r3, [r7, #21]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <initSensor+0x94>
 80010b8:	230c      	movs	r3, #12
 80010ba:	e000      	b.n	80010be <initSensor+0x96>
 80010bc:	2300      	movs	r3, #0
 80010be:	75fb      	strb	r3, [r7, #23]
  ucSPADsEnabled = 0;
 80010c0:	2300      	movs	r3, #0
 80010c2:	77fb      	strb	r3, [r7, #31]
// clear bits for unused SPADs
  for (i=0; i<48; i++)
 80010c4:	2300      	movs	r3, #0
 80010c6:	61bb      	str	r3, [r7, #24]
 80010c8:	e037      	b.n	800113a <initSensor+0x112>
  {
    if (i < ucFirstSPAD || ucSPADsEnabled == spad_count)
 80010ca:	7dfb      	ldrb	r3, [r7, #23]
 80010cc:	69ba      	ldr	r2, [r7, #24]
 80010ce:	429a      	cmp	r2, r3
 80010d0:	db03      	blt.n	80010da <initSensor+0xb2>
 80010d2:	7dbb      	ldrb	r3, [r7, #22]
 80010d4:	7ffa      	ldrb	r2, [r7, #31]
 80010d6:	429a      	cmp	r2, r3
 80010d8:	d119      	bne.n	800110e <initSensor+0xe6>
    {
      ref_spad_map[i>>3] &= ~(1<<(i & 7));
 80010da:	69bb      	ldr	r3, [r7, #24]
 80010dc:	10db      	asrs	r3, r3, #3
 80010de:	3320      	adds	r3, #32
 80010e0:	443b      	add	r3, r7
 80010e2:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80010e6:	b25a      	sxtb	r2, r3
 80010e8:	69bb      	ldr	r3, [r7, #24]
 80010ea:	f003 0307 	and.w	r3, r3, #7
 80010ee:	2101      	movs	r1, #1
 80010f0:	fa01 f303 	lsl.w	r3, r1, r3
 80010f4:	b25b      	sxtb	r3, r3
 80010f6:	43db      	mvns	r3, r3
 80010f8:	b25b      	sxtb	r3, r3
 80010fa:	4013      	ands	r3, r2
 80010fc:	b25a      	sxtb	r2, r3
 80010fe:	69bb      	ldr	r3, [r7, #24]
 8001100:	10db      	asrs	r3, r3, #3
 8001102:	b2d2      	uxtb	r2, r2
 8001104:	3320      	adds	r3, #32
 8001106:	443b      	add	r3, r7
 8001108:	f803 2c14 	strb.w	r2, [r3, #-20]
 800110c:	e012      	b.n	8001134 <initSensor+0x10c>
    }
    else if (ref_spad_map[i>>3] & (1<< (i & 7)))
 800110e:	69bb      	ldr	r3, [r7, #24]
 8001110:	10db      	asrs	r3, r3, #3
 8001112:	3320      	adds	r3, #32
 8001114:	443b      	add	r3, r7
 8001116:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800111a:	461a      	mov	r2, r3
 800111c:	69bb      	ldr	r3, [r7, #24]
 800111e:	f003 0307 	and.w	r3, r3, #7
 8001122:	fa42 f303 	asr.w	r3, r2, r3
 8001126:	f003 0301 	and.w	r3, r3, #1
 800112a:	2b00      	cmp	r3, #0
 800112c:	d002      	beq.n	8001134 <initSensor+0x10c>
    {
      ucSPADsEnabled++;
 800112e:	7ffb      	ldrb	r3, [r7, #31]
 8001130:	3301      	adds	r3, #1
 8001132:	77fb      	strb	r3, [r7, #31]
  for (i=0; i<48; i++)
 8001134:	69bb      	ldr	r3, [r7, #24]
 8001136:	3301      	adds	r3, #1
 8001138:	61bb      	str	r3, [r7, #24]
 800113a:	69bb      	ldr	r3, [r7, #24]
 800113c:	2b2f      	cmp	r3, #47	; 0x2f
 800113e:	ddc4      	ble.n	80010ca <initSensor+0xa2>
    }
  } // for i
  writeMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8001140:	f107 030c 	add.w	r3, r7, #12
 8001144:	2206      	movs	r2, #6
 8001146:	4619      	mov	r1, r3
 8001148:	20b0      	movs	r0, #176	; 0xb0
 800114a:	f7ff facf 	bl	80006ec <writeMulti>
//printf("final spad map: %02x,%02x,%02x,%02x,%02x,%02x\n", ref_spad_map[0],
//ref_spad_map[1], ref_spad_map[2], ref_spad_map[3], ref_spad_map[4], ref_spad_map[5]);

// load default tuning settings
  writeRegList(ucDefTuning); // long list of magic numbers
 800114e:	482e      	ldr	r0, [pc, #184]	; (8001208 <initSensor+0x1e0>)
 8001150:	f7ff fb5a 	bl	8000808 <writeRegList>

// change some settings for long range mode
  if (bLongRangeMode)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d00b      	beq.n	8001172 <initSensor+0x14a>
  {
	writeReg16(FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, 13); // 0.1
 800115a:	210d      	movs	r1, #13
 800115c:	2044      	movs	r0, #68	; 0x44
 800115e:	f7ff fb15 	bl	800078c <writeReg16>
	setVcselPulsePeriod(VcselPeriodPreRange, 18);
 8001162:	2112      	movs	r1, #18
 8001164:	2000      	movs	r0, #0
 8001166:	f7ff fcd7 	bl	8000b18 <setVcselPulsePeriod>
	setVcselPulsePeriod(VcselPeriodFinalRange, 14);
 800116a:	210e      	movs	r1, #14
 800116c:	2001      	movs	r0, #1
 800116e:	f7ff fcd3 	bl	8000b18 <setVcselPulsePeriod>
  }

// set interrupt configuration to "new sample ready"
  writeReg(SYSTEM_INTERRUPT_CONFIG_GPIO, 0x04);
 8001172:	2104      	movs	r1, #4
 8001174:	200a      	movs	r0, #10
 8001176:	f7ff fb2b 	bl	80007d0 <writeReg>
  writeReg(GPIO_HV_MUX_ACTIVE_HIGH, readReg(GPIO_HV_MUX_ACTIVE_HIGH) & ~0x10); // active low
 800117a:	2084      	movs	r0, #132	; 0x84
 800117c:	f7ff fa76 	bl	800066c <readReg>
 8001180:	4603      	mov	r3, r0
 8001182:	f023 0310 	bic.w	r3, r3, #16
 8001186:	b2db      	uxtb	r3, r3
 8001188:	4619      	mov	r1, r3
 800118a:	2084      	movs	r0, #132	; 0x84
 800118c:	f7ff fb20 	bl	80007d0 <writeReg>
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8001190:	2101      	movs	r1, #1
 8001192:	200b      	movs	r0, #11
 8001194:	f7ff fb1c 	bl	80007d0 <writeReg>
  measurement_timing_budget_us = getMeasurementTimingBudget();
 8001198:	f7ff feac 	bl	8000ef4 <getMeasurementTimingBudget>
 800119c:	4603      	mov	r3, r0
 800119e:	4a1b      	ldr	r2, [pc, #108]	; (800120c <initSensor+0x1e4>)
 80011a0:	6013      	str	r3, [r2, #0]
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xe8);
 80011a2:	21e8      	movs	r1, #232	; 0xe8
 80011a4:	2001      	movs	r0, #1
 80011a6:	f7ff fb13 	bl	80007d0 <writeReg>
  setMeasurementTimingBudget(measurement_timing_budget_us);
 80011aa:	4b18      	ldr	r3, [pc, #96]	; (800120c <initSensor+0x1e4>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	4618      	mov	r0, r3
 80011b0:	f7ff fe02 	bl	8000db8 <setMeasurementTimingBudget>
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x01);
 80011b4:	2101      	movs	r1, #1
 80011b6:	2001      	movs	r0, #1
 80011b8:	f7ff fb0a 	bl	80007d0 <writeReg>
  if (!performSingleRefCalibration(0x40)) { return 0; }
 80011bc:	2040      	movs	r0, #64	; 0x40
 80011be:	f7ff ff03 	bl	8000fc8 <performSingleRefCalibration>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d101      	bne.n	80011cc <initSensor+0x1a4>
 80011c8:	2300      	movs	r3, #0
 80011ca:	e010      	b.n	80011ee <initSensor+0x1c6>
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 80011cc:	2102      	movs	r1, #2
 80011ce:	2001      	movs	r0, #1
 80011d0:	f7ff fafe 	bl	80007d0 <writeReg>
  if (!performSingleRefCalibration(0x00)) { return 0; }
 80011d4:	2000      	movs	r0, #0
 80011d6:	f7ff fef7 	bl	8000fc8 <performSingleRefCalibration>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d101      	bne.n	80011e4 <initSensor+0x1bc>
 80011e0:	2300      	movs	r3, #0
 80011e2:	e004      	b.n	80011ee <initSensor+0x1c6>
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xe8);
 80011e4:	21e8      	movs	r1, #232	; 0xe8
 80011e6:	2001      	movs	r0, #1
 80011e8:	f7ff faf2 	bl	80007d0 <writeReg>
  return 1;
 80011ec:	2301      	movs	r3, #1
} /* initSensor() */
 80011ee:	4618      	mov	r0, r3
 80011f0:	3720      	adds	r7, #32
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	20000000 	.word	0x20000000
 80011fc:	2000017c 	.word	0x2000017c
 8001200:	2000000c 	.word	0x2000000c
 8001204:	20000038 	.word	0x20000038
 8001208:	20000044 	.word	0x20000044
 800120c:	20000180 	.word	0x20000180

08001210 <readRangeContinuousMillimeters>:

uint16_t readRangeContinuousMillimeters(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
int iTimeout = 0;
 8001216:	2300      	movs	r3, #0
 8001218:	607b      	str	r3, [r7, #4]
uint16_t range;

  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 800121a:	bf00      	nop
 800121c:	2013      	movs	r0, #19
 800121e:	f7ff fa25 	bl	800066c <readReg>
 8001222:	4603      	mov	r3, r0
 8001224:	f003 0307 	and.w	r3, r3, #7
 8001228:	2b00      	cmp	r3, #0
 800122a:	d0f7      	beq.n	800121c <readRangeContinuousMillimeters+0xc>

  }

  // assumptions: Linearity Corrective Gain is 1000 (default);
  // fractional ranging is not enabled
  range = readReg16(RESULT_RANGE_STATUS + 10);
 800122c:	201e      	movs	r0, #30
 800122e:	f7ff f9f7 	bl	8000620 <readReg16>
 8001232:	4603      	mov	r3, r0
 8001234:	807b      	strh	r3, [r7, #2]

  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8001236:	2101      	movs	r1, #1
 8001238:	200b      	movs	r0, #11
 800123a:	f7ff fac9 	bl	80007d0 <writeReg>

  return range;
 800123e:	887b      	ldrh	r3, [r7, #2]
}
 8001240:	4618      	mov	r0, r3
 8001242:	3708      	adds	r7, #8
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}

08001248 <tofReadDistance>:
//
// Read the current distance in mm
//
int tofReadDistance(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
int iTimeout;

  writeReg(0x80, 0x01);
 800124e:	2101      	movs	r1, #1
 8001250:	2080      	movs	r0, #128	; 0x80
 8001252:	f7ff fabd 	bl	80007d0 <writeReg>
  writeReg(0xFF, 0x01);
 8001256:	2101      	movs	r1, #1
 8001258:	20ff      	movs	r0, #255	; 0xff
 800125a:	f7ff fab9 	bl	80007d0 <writeReg>
  writeReg(0x00, 0x00);
 800125e:	2100      	movs	r1, #0
 8001260:	2000      	movs	r0, #0
 8001262:	f7ff fab5 	bl	80007d0 <writeReg>
  writeReg(0x91, stop_variable);
 8001266:	4b14      	ldr	r3, [pc, #80]	; (80012b8 <tofReadDistance+0x70>)
 8001268:	781b      	ldrb	r3, [r3, #0]
 800126a:	4619      	mov	r1, r3
 800126c:	2091      	movs	r0, #145	; 0x91
 800126e:	f7ff faaf 	bl	80007d0 <writeReg>
  writeReg(0x00, 0x01);
 8001272:	2101      	movs	r1, #1
 8001274:	2000      	movs	r0, #0
 8001276:	f7ff faab 	bl	80007d0 <writeReg>
  writeReg(0xFF, 0x00);
 800127a:	2100      	movs	r1, #0
 800127c:	20ff      	movs	r0, #255	; 0xff
 800127e:	f7ff faa7 	bl	80007d0 <writeReg>
  writeReg(0x80, 0x00);
 8001282:	2100      	movs	r1, #0
 8001284:	2080      	movs	r0, #128	; 0x80
 8001286:	f7ff faa3 	bl	80007d0 <writeReg>

  writeReg(SYSRANGE_START, 0x01);
 800128a:	2101      	movs	r1, #1
 800128c:	2000      	movs	r0, #0
 800128e:	f7ff fa9f 	bl	80007d0 <writeReg>

  // "Wait until start bit has been cleared"
  iTimeout = 0;
 8001292:	2300      	movs	r3, #0
 8001294:	607b      	str	r3, [r7, #4]
  while (readReg(SYSRANGE_START) & 0x01)
 8001296:	bf00      	nop
 8001298:	2000      	movs	r0, #0
 800129a:	f7ff f9e7 	bl	800066c <readReg>
 800129e:	4603      	mov	r3, r0
 80012a0:	f003 0301 	and.w	r3, r3, #1
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d1f7      	bne.n	8001298 <tofReadDistance+0x50>
	    }
	}

  }

  return readRangeContinuousMillimeters();
 80012a8:	f7ff ffb2 	bl	8001210 <readRangeContinuousMillimeters>
 80012ac:	4603      	mov	r3, r0

} /* tofReadDistance() */
 80012ae:	4618      	mov	r0, r3
 80012b0:	3708      	adds	r7, #8
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	2000017c 	.word	0x2000017c

080012bc <tofGetModel>:

int tofGetModel(int *model, int *revision)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b086      	sub	sp, #24
 80012c0:	af02      	add	r7, sp, #8
 80012c2:	6078      	str	r0, [r7, #4]
 80012c4:	6039      	str	r1, [r7, #0]
	uint8_t ucTemp, ucAddr;

	if (model)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d019      	beq.n	8001300 <tofGetModel+0x44>
	{
		ucAddr = REG_IDENTIFICATION_MODEL_ID;
 80012cc:	23c0      	movs	r3, #192	; 0xc0
 80012ce:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Master_Transmit(&hi2c2, ToF_Device_Address, &ucAddr, 1, 1000);
 80012d0:	f107 020e 	add.w	r2, r7, #14
 80012d4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012d8:	9300      	str	r3, [sp, #0]
 80012da:	2301      	movs	r3, #1
 80012dc:	2152      	movs	r1, #82	; 0x52
 80012de:	4819      	ldr	r0, [pc, #100]	; (8001344 <tofGetModel+0x88>)
 80012e0:	f001 fcf6 	bl	8002cd0 <HAL_I2C_Master_Transmit>
		HAL_I2C_Master_Receive(&hi2c2, ToF_Device_Address + 1, &ucTemp, 1, 1000);
 80012e4:	f107 020f 	add.w	r2, r7, #15
 80012e8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012ec:	9300      	str	r3, [sp, #0]
 80012ee:	2301      	movs	r3, #1
 80012f0:	2153      	movs	r1, #83	; 0x53
 80012f2:	4814      	ldr	r0, [pc, #80]	; (8001344 <tofGetModel+0x88>)
 80012f4:	f001 fde0 	bl	8002eb8 <HAL_I2C_Master_Receive>
		*model = ucTemp;
 80012f8:	7bfb      	ldrb	r3, [r7, #15]
 80012fa:	461a      	mov	r2, r3
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	601a      	str	r2, [r3, #0]
	}
	if (revision)
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d019      	beq.n	800133a <tofGetModel+0x7e>
	{
		ucAddr = REG_IDENTIFICATION_REVISION_ID;
 8001306:	23c2      	movs	r3, #194	; 0xc2
 8001308:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Master_Transmit(&hi2c2, ToF_Device_Address, &ucAddr, 1, 1000);
 800130a:	f107 020e 	add.w	r2, r7, #14
 800130e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001312:	9300      	str	r3, [sp, #0]
 8001314:	2301      	movs	r3, #1
 8001316:	2152      	movs	r1, #82	; 0x52
 8001318:	480a      	ldr	r0, [pc, #40]	; (8001344 <tofGetModel+0x88>)
 800131a:	f001 fcd9 	bl	8002cd0 <HAL_I2C_Master_Transmit>
		HAL_I2C_Master_Receive(&hi2c2, ToF_Device_Address + 1, &ucTemp, 1, 1000);
 800131e:	f107 020f 	add.w	r2, r7, #15
 8001322:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001326:	9300      	str	r3, [sp, #0]
 8001328:	2301      	movs	r3, #1
 800132a:	2153      	movs	r1, #83	; 0x53
 800132c:	4805      	ldr	r0, [pc, #20]	; (8001344 <tofGetModel+0x88>)
 800132e:	f001 fdc3 	bl	8002eb8 <HAL_I2C_Master_Receive>
		*revision = ucTemp;
 8001332:	7bfb      	ldrb	r3, [r7, #15]
 8001334:	461a      	mov	r2, r3
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	601a      	str	r2, [r3, #0]
	}
	return 1;
 800133a:	2301      	movs	r3, #1

} /* tofGetModel() */
 800133c:	4618      	mov	r0, r3
 800133e:	3710      	adds	r7, #16
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	20000184 	.word	0x20000184

08001348 <initTof>:
 * @brief Use to initialize the ToF sensor
 *
 * @return
 */
int initTof()
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
	int model = 0, revision = 0;
 800134e:	2300      	movs	r3, #0
 8001350:	607b      	str	r3, [r7, #4]
 8001352:	2300      	movs	r3, #0
 8001354:	603b      	str	r3, [r7, #0]

	HAL_GPIO_WritePin(ToF_Enable_XSHUT_GPIO_Port, ToF_Enable_XSHUT_Pin, SET);
 8001356:	2201      	movs	r2, #1
 8001358:	2120      	movs	r1, #32
 800135a:	4821      	ldr	r0, [pc, #132]	; (80013e0 <initTof+0x98>)
 800135c:	f001 fbe2 	bl	8002b24 <HAL_GPIO_WritePin>
	while(I2C2->CR2==2)
 8001360:	e00d      	b.n	800137e <initTof+0x36>
		{
		  while(HAL_I2C_DeInit(&hi2c2) != HAL_OK);
 8001362:	bf00      	nop
 8001364:	481f      	ldr	r0, [pc, #124]	; (80013e4 <initTof+0x9c>)
 8001366:	f001 fc84 	bl	8002c72 <HAL_I2C_DeInit>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d1f9      	bne.n	8001364 <initTof+0x1c>
		  while(HAL_I2C_Init(&hi2c2) != HAL_OK);
 8001370:	bf00      	nop
 8001372:	481c      	ldr	r0, [pc, #112]	; (80013e4 <initTof+0x9c>)
 8001374:	f001 fbee 	bl	8002b54 <HAL_I2C_Init>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d1f9      	bne.n	8001372 <initTof+0x2a>
	while(I2C2->CR2==2)
 800137e:	4b1a      	ldr	r3, [pc, #104]	; (80013e8 <initTof+0xa0>)
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	2b02      	cmp	r3, #2
 8001384:	d0ed      	beq.n	8001362 <initTof+0x1a>
		}

	tofInit(1); // set long range mode (up to 2m)
 8001386:	2001      	movs	r0, #1
 8001388:	f7ff f93e 	bl	8000608 <tofInit>
	tofGetModel(&model, &revision);
 800138c:	463a      	mov	r2, r7
 800138e:	1d3b      	adds	r3, r7, #4
 8001390:	4611      	mov	r1, r2
 8001392:	4618      	mov	r0, r3
 8001394:	f7ff ff92 	bl	80012bc <tofGetModel>
	while(model != 238 || revision != 16) //initialise le ToF
 8001398:	e016      	b.n	80013c8 <initTof+0x80>
	{
	while(HAL_I2C_DeInit(&hi2c2) != HAL_OK);
 800139a:	bf00      	nop
 800139c:	4811      	ldr	r0, [pc, #68]	; (80013e4 <initTof+0x9c>)
 800139e:	f001 fc68 	bl	8002c72 <HAL_I2C_DeInit>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d1f9      	bne.n	800139c <initTof+0x54>
	while(HAL_I2C_Init(&hi2c2) != HAL_OK);
 80013a8:	bf00      	nop
 80013aa:	480e      	ldr	r0, [pc, #56]	; (80013e4 <initTof+0x9c>)
 80013ac:	f001 fbd2 	bl	8002b54 <HAL_I2C_Init>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d1f9      	bne.n	80013aa <initTof+0x62>
	tofInit(1); // set long range mode (up to 2m)
 80013b6:	2001      	movs	r0, #1
 80013b8:	f7ff f926 	bl	8000608 <tofInit>
	tofGetModel(&model, &revision);
 80013bc:	463a      	mov	r2, r7
 80013be:	1d3b      	adds	r3, r7, #4
 80013c0:	4611      	mov	r1, r2
 80013c2:	4618      	mov	r0, r3
 80013c4:	f7ff ff7a 	bl	80012bc <tofGetModel>
	while(model != 238 || revision != 16) //initialise le ToF
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2bee      	cmp	r3, #238	; 0xee
 80013cc:	d1e5      	bne.n	800139a <initTof+0x52>
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	2b10      	cmp	r3, #16
 80013d2:	d1e2      	bne.n	800139a <initTof+0x52>
	}
	return 1;
 80013d4:	2301      	movs	r3, #1
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	3708      	adds	r7, #8
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	48000800 	.word	0x48000800
 80013e4:	20000184 	.word	0x20000184
 80013e8:	40005800 	.word	0x40005800

080013ec <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b08a      	sub	sp, #40	; 0x28
 80013f0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f2:	f107 0314 	add.w	r3, r7, #20
 80013f6:	2200      	movs	r2, #0
 80013f8:	601a      	str	r2, [r3, #0]
 80013fa:	605a      	str	r2, [r3, #4]
 80013fc:	609a      	str	r2, [r3, #8]
 80013fe:	60da      	str	r2, [r3, #12]
 8001400:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001402:	4b35      	ldr	r3, [pc, #212]	; (80014d8 <MX_GPIO_Init+0xec>)
 8001404:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001406:	4a34      	ldr	r2, [pc, #208]	; (80014d8 <MX_GPIO_Init+0xec>)
 8001408:	f043 0304 	orr.w	r3, r3, #4
 800140c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800140e:	4b32      	ldr	r3, [pc, #200]	; (80014d8 <MX_GPIO_Init+0xec>)
 8001410:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001412:	f003 0304 	and.w	r3, r3, #4
 8001416:	613b      	str	r3, [r7, #16]
 8001418:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800141a:	4b2f      	ldr	r3, [pc, #188]	; (80014d8 <MX_GPIO_Init+0xec>)
 800141c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800141e:	4a2e      	ldr	r2, [pc, #184]	; (80014d8 <MX_GPIO_Init+0xec>)
 8001420:	f043 0320 	orr.w	r3, r3, #32
 8001424:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001426:	4b2c      	ldr	r3, [pc, #176]	; (80014d8 <MX_GPIO_Init+0xec>)
 8001428:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800142a:	f003 0320 	and.w	r3, r3, #32
 800142e:	60fb      	str	r3, [r7, #12]
 8001430:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001432:	4b29      	ldr	r3, [pc, #164]	; (80014d8 <MX_GPIO_Init+0xec>)
 8001434:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001436:	4a28      	ldr	r2, [pc, #160]	; (80014d8 <MX_GPIO_Init+0xec>)
 8001438:	f043 0301 	orr.w	r3, r3, #1
 800143c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800143e:	4b26      	ldr	r3, [pc, #152]	; (80014d8 <MX_GPIO_Init+0xec>)
 8001440:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001442:	f003 0301 	and.w	r3, r3, #1
 8001446:	60bb      	str	r3, [r7, #8]
 8001448:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800144a:	4b23      	ldr	r3, [pc, #140]	; (80014d8 <MX_GPIO_Init+0xec>)
 800144c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800144e:	4a22      	ldr	r2, [pc, #136]	; (80014d8 <MX_GPIO_Init+0xec>)
 8001450:	f043 0302 	orr.w	r3, r3, #2
 8001454:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001456:	4b20      	ldr	r3, [pc, #128]	; (80014d8 <MX_GPIO_Init+0xec>)
 8001458:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800145a:	f003 0302 	and.w	r3, r3, #2
 800145e:	607b      	str	r3, [r7, #4]
 8001460:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001462:	2200      	movs	r2, #0
 8001464:	2120      	movs	r1, #32
 8001466:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800146a:	f001 fb5b 	bl	8002b24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ToF_Enable_XSHUT_GPIO_Port, ToF_Enable_XSHUT_Pin, GPIO_PIN_RESET);
 800146e:	2200      	movs	r2, #0
 8001470:	2120      	movs	r1, #32
 8001472:	481a      	ldr	r0, [pc, #104]	; (80014dc <MX_GPIO_Init+0xf0>)
 8001474:	f001 fb56 	bl	8002b24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001478:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800147c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800147e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001482:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001484:	2300      	movs	r3, #0
 8001486:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001488:	f107 0314 	add.w	r3, r7, #20
 800148c:	4619      	mov	r1, r3
 800148e:	4813      	ldr	r0, [pc, #76]	; (80014dc <MX_GPIO_Init+0xf0>)
 8001490:	f001 f8e4 	bl	800265c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001494:	2320      	movs	r3, #32
 8001496:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001498:	2301      	movs	r3, #1
 800149a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149c:	2300      	movs	r3, #0
 800149e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a0:	2300      	movs	r3, #0
 80014a2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80014a4:	f107 0314 	add.w	r3, r7, #20
 80014a8:	4619      	mov	r1, r3
 80014aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014ae:	f001 f8d5 	bl	800265c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ToF_Enable_XSHUT_Pin;
 80014b2:	2320      	movs	r3, #32
 80014b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014b6:	2301      	movs	r3, #1
 80014b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ba:	2300      	movs	r3, #0
 80014bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014be:	2300      	movs	r3, #0
 80014c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ToF_Enable_XSHUT_GPIO_Port, &GPIO_InitStruct);
 80014c2:	f107 0314 	add.w	r3, r7, #20
 80014c6:	4619      	mov	r1, r3
 80014c8:	4804      	ldr	r0, [pc, #16]	; (80014dc <MX_GPIO_Init+0xf0>)
 80014ca:	f001 f8c7 	bl	800265c <HAL_GPIO_Init>

}
 80014ce:	bf00      	nop
 80014d0:	3728      	adds	r7, #40	; 0x28
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	40021000 	.word	0x40021000
 80014dc:	48000800 	.word	0x48000800

080014e0 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80014e4:	4b1b      	ldr	r3, [pc, #108]	; (8001554 <MX_I2C2_Init+0x74>)
 80014e6:	4a1c      	ldr	r2, [pc, #112]	; (8001558 <MX_I2C2_Init+0x78>)
 80014e8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x30A0A7FB;
 80014ea:	4b1a      	ldr	r3, [pc, #104]	; (8001554 <MX_I2C2_Init+0x74>)
 80014ec:	4a1b      	ldr	r2, [pc, #108]	; (800155c <MX_I2C2_Init+0x7c>)
 80014ee:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80014f0:	4b18      	ldr	r3, [pc, #96]	; (8001554 <MX_I2C2_Init+0x74>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014f6:	4b17      	ldr	r3, [pc, #92]	; (8001554 <MX_I2C2_Init+0x74>)
 80014f8:	2201      	movs	r2, #1
 80014fa:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014fc:	4b15      	ldr	r3, [pc, #84]	; (8001554 <MX_I2C2_Init+0x74>)
 80014fe:	2200      	movs	r2, #0
 8001500:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001502:	4b14      	ldr	r3, [pc, #80]	; (8001554 <MX_I2C2_Init+0x74>)
 8001504:	2200      	movs	r2, #0
 8001506:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001508:	4b12      	ldr	r3, [pc, #72]	; (8001554 <MX_I2C2_Init+0x74>)
 800150a:	2200      	movs	r2, #0
 800150c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800150e:	4b11      	ldr	r3, [pc, #68]	; (8001554 <MX_I2C2_Init+0x74>)
 8001510:	2200      	movs	r2, #0
 8001512:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001514:	4b0f      	ldr	r3, [pc, #60]	; (8001554 <MX_I2C2_Init+0x74>)
 8001516:	2200      	movs	r2, #0
 8001518:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800151a:	480e      	ldr	r0, [pc, #56]	; (8001554 <MX_I2C2_Init+0x74>)
 800151c:	f001 fb1a 	bl	8002b54 <HAL_I2C_Init>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001526:	f000 f9b2 	bl	800188e <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800152a:	2100      	movs	r1, #0
 800152c:	4809      	ldr	r0, [pc, #36]	; (8001554 <MX_I2C2_Init+0x74>)
 800152e:	f002 f831 	bl	8003594 <HAL_I2CEx_ConfigAnalogFilter>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	d001      	beq.n	800153c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001538:	f000 f9a9 	bl	800188e <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800153c:	2100      	movs	r1, #0
 800153e:	4805      	ldr	r0, [pc, #20]	; (8001554 <MX_I2C2_Init+0x74>)
 8001540:	f002 f873 	bl	800362a <HAL_I2CEx_ConfigDigitalFilter>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800154a:	f000 f9a0 	bl	800188e <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800154e:	bf00      	nop
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	20000184 	.word	0x20000184
 8001558:	40005800 	.word	0x40005800
 800155c:	30a0a7fb 	.word	0x30a0a7fb

08001560 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b09c      	sub	sp, #112	; 0x70
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001568:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800156c:	2200      	movs	r2, #0
 800156e:	601a      	str	r2, [r3, #0]
 8001570:	605a      	str	r2, [r3, #4]
 8001572:	609a      	str	r2, [r3, #8]
 8001574:	60da      	str	r2, [r3, #12]
 8001576:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001578:	f107 0318 	add.w	r3, r7, #24
 800157c:	2244      	movs	r2, #68	; 0x44
 800157e:	2100      	movs	r1, #0
 8001580:	4618      	mov	r0, r3
 8001582:	f007 fb4b 	bl	8008c1c <memset>
  if(i2cHandle->Instance==I2C2)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4a2d      	ldr	r2, [pc, #180]	; (8001640 <HAL_I2C_MspInit+0xe0>)
 800158c:	4293      	cmp	r3, r2
 800158e:	d153      	bne.n	8001638 <HAL_I2C_MspInit+0xd8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001590:	2380      	movs	r3, #128	; 0x80
 8001592:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001594:	2300      	movs	r3, #0
 8001596:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001598:	f107 0318 	add.w	r3, r7, #24
 800159c:	4618      	mov	r0, r3
 800159e:	f002 fe79 	bl	8004294 <HAL_RCCEx_PeriphCLKConfig>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80015a8:	f000 f971 	bl	800188e <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015ac:	4b25      	ldr	r3, [pc, #148]	; (8001644 <HAL_I2C_MspInit+0xe4>)
 80015ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015b0:	4a24      	ldr	r2, [pc, #144]	; (8001644 <HAL_I2C_MspInit+0xe4>)
 80015b2:	f043 0304 	orr.w	r3, r3, #4
 80015b6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015b8:	4b22      	ldr	r3, [pc, #136]	; (8001644 <HAL_I2C_MspInit+0xe4>)
 80015ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015bc:	f003 0304 	and.w	r3, r3, #4
 80015c0:	617b      	str	r3, [r7, #20]
 80015c2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015c4:	4b1f      	ldr	r3, [pc, #124]	; (8001644 <HAL_I2C_MspInit+0xe4>)
 80015c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015c8:	4a1e      	ldr	r2, [pc, #120]	; (8001644 <HAL_I2C_MspInit+0xe4>)
 80015ca:	f043 0301 	orr.w	r3, r3, #1
 80015ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015d0:	4b1c      	ldr	r3, [pc, #112]	; (8001644 <HAL_I2C_MspInit+0xe4>)
 80015d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015d4:	f003 0301 	and.w	r3, r3, #1
 80015d8:	613b      	str	r3, [r7, #16]
 80015da:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PC4     ------> I2C2_SCL
    PA8     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = TOF_I2C2_SCL_Pin;
 80015dc:	2310      	movs	r3, #16
 80015de:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015e0:	2312      	movs	r3, #18
 80015e2:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e4:	2300      	movs	r3, #0
 80015e6:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e8:	2300      	movs	r3, #0
 80015ea:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80015ec:	2304      	movs	r3, #4
 80015ee:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(TOF_I2C2_SCL_GPIO_Port, &GPIO_InitStruct);
 80015f0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80015f4:	4619      	mov	r1, r3
 80015f6:	4814      	ldr	r0, [pc, #80]	; (8001648 <HAL_I2C_MspInit+0xe8>)
 80015f8:	f001 f830 	bl	800265c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = TOF_I2C2_SDA_Pin;
 80015fc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001600:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001602:	2312      	movs	r3, #18
 8001604:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001606:	2300      	movs	r3, #0
 8001608:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800160a:	2300      	movs	r3, #0
 800160c:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800160e:	2304      	movs	r3, #4
 8001610:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(TOF_I2C2_SDA_GPIO_Port, &GPIO_InitStruct);
 8001612:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001616:	4619      	mov	r1, r3
 8001618:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800161c:	f001 f81e 	bl	800265c <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001620:	4b08      	ldr	r3, [pc, #32]	; (8001644 <HAL_I2C_MspInit+0xe4>)
 8001622:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001624:	4a07      	ldr	r2, [pc, #28]	; (8001644 <HAL_I2C_MspInit+0xe4>)
 8001626:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800162a:	6593      	str	r3, [r2, #88]	; 0x58
 800162c:	4b05      	ldr	r3, [pc, #20]	; (8001644 <HAL_I2C_MspInit+0xe4>)
 800162e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001630:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001634:	60fb      	str	r3, [r7, #12]
 8001636:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001638:	bf00      	nop
 800163a:	3770      	adds	r7, #112	; 0x70
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	40005800 	.word	0x40005800
 8001644:	40021000 	.word	0x40021000
 8001648:	48000800 	.word	0x48000800

0800164c <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C2)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a0b      	ldr	r2, [pc, #44]	; (8001688 <HAL_I2C_MspDeInit+0x3c>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d10f      	bne.n	800167e <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 800165e:	4b0b      	ldr	r3, [pc, #44]	; (800168c <HAL_I2C_MspDeInit+0x40>)
 8001660:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001662:	4a0a      	ldr	r2, [pc, #40]	; (800168c <HAL_I2C_MspDeInit+0x40>)
 8001664:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001668:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C2 GPIO Configuration
    PC4     ------> I2C2_SCL
    PA8     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(TOF_I2C2_SCL_GPIO_Port, TOF_I2C2_SCL_Pin);
 800166a:	2110      	movs	r1, #16
 800166c:	4808      	ldr	r0, [pc, #32]	; (8001690 <HAL_I2C_MspDeInit+0x44>)
 800166e:	f001 f977 	bl	8002960 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(TOF_I2C2_SDA_GPIO_Port, TOF_I2C2_SDA_Pin);
 8001672:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001676:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800167a:	f001 f971 	bl	8002960 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }
}
 800167e:	bf00      	nop
 8001680:	3708      	adds	r7, #8
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	40005800 	.word	0x40005800
 800168c:	40021000 	.word	0x40021000
 8001690:	48000800 	.word	0x48000800

08001694 <__io_putchar>:
	if (htim->Instance == htim3.Instance) {
		it_tim3=1;
	}
}

int __io_putchar(int ch) {
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, MAX_S_Time);
 800169c:	1d39      	adds	r1, r7, #4
 800169e:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80016a2:	2201      	movs	r2, #1
 80016a4:	4803      	ldr	r0, [pc, #12]	; (80016b4 <__io_putchar+0x20>)
 80016a6:	f004 fa99 	bl	8005bdc <HAL_UART_Transmit>
	return ch;
 80016aa:	687b      	ldr	r3, [r7, #4]
}
 80016ac:	4618      	mov	r0, r3
 80016ae:	3708      	adds	r7, #8
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	200002c8 	.word	0x200002c8

080016b8 <TofGetDistance>:
 * Task taht would go get the TOF value.
 * Send it via UART or printf
 * Task Delay of DELAY_TOF
 */
void TofGetDistance(void * pvParameters)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b084      	sub	sp, #16
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
	printf("Ici init TOF\r\n");
 80016c0:	480e      	ldr	r0, [pc, #56]	; (80016fc <TofGetDistance+0x44>)
 80016c2:	f007 fb39 	bl	8008d38 <puts>
	int distance;
	int duree = (int) pvParameters;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	60fb      	str	r3, [r7, #12]
	while(1){
		distance = tofReadDistance();//scan
 80016ca:	f7ff fdbd 	bl	8001248 <tofReadDistance>
 80016ce:	60b8      	str	r0, [r7, #8]
		printf("distance : %d\r\n", distance);
 80016d0:	68b9      	ldr	r1, [r7, #8]
 80016d2:	480b      	ldr	r0, [pc, #44]	; (8001700 <TofGetDistance+0x48>)
 80016d4:	f007 faaa 	bl	8008c2c <iprintf>
		if (distance <60){
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	2b3b      	cmp	r3, #59	; 0x3b
 80016dc:	dc04      	bgt.n	80016e8 <TofGetDistance+0x30>
			ControlServo(SERVO_OPEN);
 80016de:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80016e2:	f000 f80f 	bl	8001704 <ControlServo>
 80016e6:	e003      	b.n	80016f0 <TofGetDistance+0x38>
		}else{
			ControlServo(SERVO_CLOSED);
 80016e8:	f640 10c4 	movw	r0, #2500	; 0x9c4
 80016ec:	f000 f80a 	bl	8001704 <ControlServo>
		}
		vTaskDelay(duree);
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	4618      	mov	r0, r3
 80016f4:	f006 f95a 	bl	80079ac <vTaskDelay>
		distance = tofReadDistance();//scan
 80016f8:	e7e7      	b.n	80016ca <TofGetDistance+0x12>
 80016fa:	bf00      	nop
 80016fc:	08009ca4 	.word	0x08009ca4
 8001700:	08009cb4 	.word	0x08009cb4

08001704 <ControlServo>:
}

/*
 * Function to control the servo motor
 */
void ControlServo(int angle){
 8001704:	b480      	push	{r7}
 8001706:	b083      	sub	sp, #12
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
	TIM1 -> CCR1 = angle;
 800170c:	4a05      	ldr	r2, [pc, #20]	; (8001724 <ControlServo+0x20>)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6353      	str	r3, [r2, #52]	; 0x34
	it_tim3=0;
 8001712:	4b05      	ldr	r3, [pc, #20]	; (8001728 <ControlServo+0x24>)
 8001714:	2200      	movs	r2, #0
 8001716:	601a      	str	r2, [r3, #0]
}
 8001718:	bf00      	nop
 800171a:	370c      	adds	r7, #12
 800171c:	46bd      	mov	sp, r7
 800171e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001722:	4770      	bx	lr
 8001724:	40012c00 	.word	0x40012c00
 8001728:	200001d8 	.word	0x200001d8

0800172c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001732:	f000 fd30 	bl	8002196 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001736:	f000 f85f 	bl	80017f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800173a:	f7ff fe57 	bl	80013ec <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 800173e:	f000 fbc3 	bl	8001ec8 <MX_LPUART1_UART_Init>
  MX_I2C2_Init();
 8001742:	f7ff fecd 	bl	80014e0 <MX_I2C2_Init>
  MX_TIM3_Init();
 8001746:	f000 fabd 	bl	8001cc4 <MX_TIM3_Init>
  MX_TIM2_Init();
 800174a:	f000 fa6d 	bl	8001c28 <MX_TIM2_Init>
  MX_USART3_UART_Init();
 800174e:	f000 fc05 	bl	8001f5c <MX_USART3_UART_Init>
  MX_TIM1_Init();
 8001752:	f000 f9b9 	bl	8001ac8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001756:	2100      	movs	r1, #0
 8001758:	481d      	ldr	r0, [pc, #116]	; (80017d0 <main+0xa4>)
 800175a:	f003 f843 	bl	80047e4 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 800175e:	213c      	movs	r1, #60	; 0x3c
 8001760:	481c      	ldr	r0, [pc, #112]	; (80017d4 <main+0xa8>)
 8001762:	f003 f9e5 	bl	8004b30 <HAL_TIM_Encoder_Start>
  initTof();
 8001766:	f7ff fdef 	bl	8001348 <initTof>
  }

*/


  printf("2 \r\n");
 800176a:	481b      	ldr	r0, [pc, #108]	; (80017d8 <main+0xac>)
 800176c:	f007 fae4 	bl	8008d38 <puts>
  xReturned_TofGetDistance = xTaskCreate(
 8001770:	4b1a      	ldr	r3, [pc, #104]	; (80017dc <main+0xb0>)
 8001772:	9301      	str	r3, [sp, #4]
 8001774:	2307      	movs	r3, #7
 8001776:	9300      	str	r3, [sp, #0]
 8001778:	230a      	movs	r3, #10
 800177a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800177e:	4918      	ldr	r1, [pc, #96]	; (80017e0 <main+0xb4>)
 8001780:	4818      	ldr	r0, [pc, #96]	; (80017e4 <main+0xb8>)
 8001782:	f005 ffe1 	bl	8007748 <xTaskCreate>
 8001786:	4603      	mov	r3, r0
 8001788:	4a17      	ldr	r2, [pc, #92]	; (80017e8 <main+0xbc>)
 800178a:	6013      	str	r3, [r2, #0]
		  STACK_SIZE, 					// Stack size in words, not bytes.
		  (void *) DELAY_2, 			// Parameter passed into the task.
		  PRIORITY_TOF,					// Priority at which the task is created.
		  &xHandle_TofGetDistance );	// Used to pass out the created task's handle.

  if(xReturned_TofGetDistance == pdPASS){
 800178c:	4b16      	ldr	r3, [pc, #88]	; (80017e8 <main+0xbc>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	2b01      	cmp	r3, #1
 8001792:	d118      	bne.n	80017c6 <main+0x9a>
	  printf("Task TofGetDistance created \r\n");
 8001794:	4815      	ldr	r0, [pc, #84]	; (80017ec <main+0xc0>)
 8001796:	f007 facf 	bl	8008d38 <puts>
	printf("ERROR ControlServo NOT created \r\n");
	while(1){}
  }
 */

  semaphoreRASP = xSemaphoreCreateBinary();
 800179a:	2203      	movs	r2, #3
 800179c:	2100      	movs	r1, #0
 800179e:	2001      	movs	r0, #1
 80017a0:	f005 fdaa 	bl	80072f8 <xQueueGenericCreate>
 80017a4:	4603      	mov	r3, r0
 80017a6:	4a12      	ldr	r2, [pc, #72]	; (80017f0 <main+0xc4>)
 80017a8:	6013      	str	r3, [r2, #0]
  xSemaphoreGive(semaphoreRASP);
 80017aa:	4b11      	ldr	r3, [pc, #68]	; (80017f0 <main+0xc4>)
 80017ac:	6818      	ldr	r0, [r3, #0]
 80017ae:	2300      	movs	r3, #0
 80017b0:	2200      	movs	r2, #0
 80017b2:	2100      	movs	r1, #0
 80017b4:	f005 fdf6 	bl	80073a4 <xQueueGenericSend>
  }
  */



  vTaskStartScheduler();
 80017b8:	f006 f92c 	bl	8007a14 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 80017bc:	f7fe ff02 	bl	80005c4 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80017c0:	f005 fc3c 	bl	800703c <osKernelStart>
 80017c4:	e003      	b.n	80017ce <main+0xa2>
	printf("ERROR TofGetDistance NOT created \r\n");
 80017c6:	480b      	ldr	r0, [pc, #44]	; (80017f4 <main+0xc8>)
 80017c8:	f007 fab6 	bl	8008d38 <puts>
	while(1){}
 80017cc:	e7fe      	b.n	80017cc <main+0xa0>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80017ce:	e7fe      	b.n	80017ce <main+0xa2>
 80017d0:	200001e4 	.word	0x200001e4
 80017d4:	2000027c 	.word	0x2000027c
 80017d8:	08009cf8 	.word	0x08009cf8
 80017dc:	200001d4 	.word	0x200001d4
 80017e0:	08009cfc 	.word	0x08009cfc
 80017e4:	080016b9 	.word	0x080016b9
 80017e8:	200001d0 	.word	0x200001d0
 80017ec:	08009d00 	.word	0x08009d00
 80017f0:	200001dc 	.word	0x200001dc
 80017f4:	08009d20 	.word	0x08009d20

080017f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b094      	sub	sp, #80	; 0x50
 80017fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017fe:	f107 0318 	add.w	r3, r7, #24
 8001802:	2238      	movs	r2, #56	; 0x38
 8001804:	2100      	movs	r1, #0
 8001806:	4618      	mov	r0, r3
 8001808:	f007 fa08 	bl	8008c1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800180c:	1d3b      	adds	r3, r7, #4
 800180e:	2200      	movs	r2, #0
 8001810:	601a      	str	r2, [r3, #0]
 8001812:	605a      	str	r2, [r3, #4]
 8001814:	609a      	str	r2, [r3, #8]
 8001816:	60da      	str	r2, [r3, #12]
 8001818:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800181a:	2000      	movs	r0, #0
 800181c:	f001 ff52 	bl	80036c4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001820:	2302      	movs	r3, #2
 8001822:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001824:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001828:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800182a:	2340      	movs	r3, #64	; 0x40
 800182c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800182e:	2302      	movs	r3, #2
 8001830:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001832:	2302      	movs	r3, #2
 8001834:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001836:	2304      	movs	r3, #4
 8001838:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800183a:	2355      	movs	r3, #85	; 0x55
 800183c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800183e:	2302      	movs	r3, #2
 8001840:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001842:	2302      	movs	r3, #2
 8001844:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001846:	2302      	movs	r3, #2
 8001848:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800184a:	f107 0318 	add.w	r3, r7, #24
 800184e:	4618      	mov	r0, r3
 8001850:	f001 ffec 	bl	800382c <HAL_RCC_OscConfig>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d001      	beq.n	800185e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800185a:	f000 f818 	bl	800188e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800185e:	230f      	movs	r3, #15
 8001860:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001862:	2303      	movs	r3, #3
 8001864:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001866:	2300      	movs	r3, #0
 8001868:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800186a:	2300      	movs	r3, #0
 800186c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800186e:	2300      	movs	r3, #0
 8001870:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001872:	1d3b      	adds	r3, r7, #4
 8001874:	2104      	movs	r1, #4
 8001876:	4618      	mov	r0, r3
 8001878:	f002 faf0 	bl	8003e5c <HAL_RCC_ClockConfig>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d001      	beq.n	8001886 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001882:	f000 f804 	bl	800188e <Error_Handler>
  }
}
 8001886:	bf00      	nop
 8001888:	3750      	adds	r7, #80	; 0x50
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}

0800188e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800188e:	b480      	push	{r7}
 8001890:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001892:	b672      	cpsid	i
}
 8001894:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001896:	e7fe      	b.n	8001896 <Error_Handler+0x8>

08001898 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800189e:	4b12      	ldr	r3, [pc, #72]	; (80018e8 <HAL_MspInit+0x50>)
 80018a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018a2:	4a11      	ldr	r2, [pc, #68]	; (80018e8 <HAL_MspInit+0x50>)
 80018a4:	f043 0301 	orr.w	r3, r3, #1
 80018a8:	6613      	str	r3, [r2, #96]	; 0x60
 80018aa:	4b0f      	ldr	r3, [pc, #60]	; (80018e8 <HAL_MspInit+0x50>)
 80018ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018ae:	f003 0301 	and.w	r3, r3, #1
 80018b2:	607b      	str	r3, [r7, #4]
 80018b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018b6:	4b0c      	ldr	r3, [pc, #48]	; (80018e8 <HAL_MspInit+0x50>)
 80018b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018ba:	4a0b      	ldr	r2, [pc, #44]	; (80018e8 <HAL_MspInit+0x50>)
 80018bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018c0:	6593      	str	r3, [r2, #88]	; 0x58
 80018c2:	4b09      	ldr	r3, [pc, #36]	; (80018e8 <HAL_MspInit+0x50>)
 80018c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018ca:	603b      	str	r3, [r7, #0]
 80018cc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80018ce:	2200      	movs	r2, #0
 80018d0:	210f      	movs	r1, #15
 80018d2:	f06f 0001 	mvn.w	r0, #1
 80018d6:	f000 fdcc 	bl	8002472 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80018da:	f001 ff97 	bl	800380c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018de:	bf00      	nop
 80018e0:	3708      	adds	r7, #8
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	40021000 	.word	0x40021000

080018ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018f0:	e7fe      	b.n	80018f0 <NMI_Handler+0x4>

080018f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018f2:	b480      	push	{r7}
 80018f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018f6:	e7fe      	b.n	80018f6 <HardFault_Handler+0x4>

080018f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018fc:	e7fe      	b.n	80018fc <MemManage_Handler+0x4>

080018fe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018fe:	b480      	push	{r7}
 8001900:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001902:	e7fe      	b.n	8001902 <BusFault_Handler+0x4>

08001904 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001908:	e7fe      	b.n	8001908 <UsageFault_Handler+0x4>

0800190a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800190a:	b480      	push	{r7}
 800190c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800190e:	bf00      	nop
 8001910:	46bd      	mov	sp, r7
 8001912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001916:	4770      	bx	lr

08001918 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800191c:	f000 fc8e 	bl	800223c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001920:	f006 fc3e 	bl	80081a0 <xTaskGetSchedulerState>
 8001924:	4603      	mov	r3, r0
 8001926:	2b01      	cmp	r3, #1
 8001928:	d001      	beq.n	800192e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800192a:	f006 ff05 	bl	8008738 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800192e:	bf00      	nop
 8001930:	bd80      	pop	{r7, pc}
	...

08001934 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001938:	4802      	ldr	r0, [pc, #8]	; (8001944 <USART3_IRQHandler+0x10>)
 800193a:	f004 f9e5 	bl	8005d08 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800193e:	bf00      	nop
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	20000358 	.word	0x20000358

08001948 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 800194c:	4802      	ldr	r0, [pc, #8]	; (8001958 <LPUART1_IRQHandler+0x10>)
 800194e:	f004 f9db 	bl	8005d08 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8001952:	bf00      	nop
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	200002c8 	.word	0x200002c8

0800195c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b086      	sub	sp, #24
 8001960:	af00      	add	r7, sp, #0
 8001962:	60f8      	str	r0, [r7, #12]
 8001964:	60b9      	str	r1, [r7, #8]
 8001966:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001968:	2300      	movs	r3, #0
 800196a:	617b      	str	r3, [r7, #20]
 800196c:	e00a      	b.n	8001984 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800196e:	f3af 8000 	nop.w
 8001972:	4601      	mov	r1, r0
 8001974:	68bb      	ldr	r3, [r7, #8]
 8001976:	1c5a      	adds	r2, r3, #1
 8001978:	60ba      	str	r2, [r7, #8]
 800197a:	b2ca      	uxtb	r2, r1
 800197c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800197e:	697b      	ldr	r3, [r7, #20]
 8001980:	3301      	adds	r3, #1
 8001982:	617b      	str	r3, [r7, #20]
 8001984:	697a      	ldr	r2, [r7, #20]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	429a      	cmp	r2, r3
 800198a:	dbf0      	blt.n	800196e <_read+0x12>
  }

  return len;
 800198c:	687b      	ldr	r3, [r7, #4]
}
 800198e:	4618      	mov	r0, r3
 8001990:	3718      	adds	r7, #24
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}

08001996 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001996:	b580      	push	{r7, lr}
 8001998:	b086      	sub	sp, #24
 800199a:	af00      	add	r7, sp, #0
 800199c:	60f8      	str	r0, [r7, #12]
 800199e:	60b9      	str	r1, [r7, #8]
 80019a0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019a2:	2300      	movs	r3, #0
 80019a4:	617b      	str	r3, [r7, #20]
 80019a6:	e009      	b.n	80019bc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80019a8:	68bb      	ldr	r3, [r7, #8]
 80019aa:	1c5a      	adds	r2, r3, #1
 80019ac:	60ba      	str	r2, [r7, #8]
 80019ae:	781b      	ldrb	r3, [r3, #0]
 80019b0:	4618      	mov	r0, r3
 80019b2:	f7ff fe6f 	bl	8001694 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	3301      	adds	r3, #1
 80019ba:	617b      	str	r3, [r7, #20]
 80019bc:	697a      	ldr	r2, [r7, #20]
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	429a      	cmp	r2, r3
 80019c2:	dbf1      	blt.n	80019a8 <_write+0x12>
  }
  return len;
 80019c4:	687b      	ldr	r3, [r7, #4]
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	3718      	adds	r7, #24
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}

080019ce <_close>:

int _close(int file)
{
 80019ce:	b480      	push	{r7}
 80019d0:	b083      	sub	sp, #12
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019da:	4618      	mov	r0, r3
 80019dc:	370c      	adds	r7, #12
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr

080019e6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019e6:	b480      	push	{r7}
 80019e8:	b083      	sub	sp, #12
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	6078      	str	r0, [r7, #4]
 80019ee:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019f6:	605a      	str	r2, [r3, #4]
  return 0;
 80019f8:	2300      	movs	r3, #0
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	370c      	adds	r7, #12
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr

08001a06 <_isatty>:

int _isatty(int file)
{
 8001a06:	b480      	push	{r7}
 8001a08:	b083      	sub	sp, #12
 8001a0a:	af00      	add	r7, sp, #0
 8001a0c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a0e:	2301      	movs	r3, #1
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	370c      	adds	r7, #12
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr

08001a1c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b085      	sub	sp, #20
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	60f8      	str	r0, [r7, #12]
 8001a24:	60b9      	str	r1, [r7, #8]
 8001a26:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a28:	2300      	movs	r3, #0
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	3714      	adds	r7, #20
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr
	...

08001a38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b086      	sub	sp, #24
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a40:	4a14      	ldr	r2, [pc, #80]	; (8001a94 <_sbrk+0x5c>)
 8001a42:	4b15      	ldr	r3, [pc, #84]	; (8001a98 <_sbrk+0x60>)
 8001a44:	1ad3      	subs	r3, r2, r3
 8001a46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a4c:	4b13      	ldr	r3, [pc, #76]	; (8001a9c <_sbrk+0x64>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d102      	bne.n	8001a5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a54:	4b11      	ldr	r3, [pc, #68]	; (8001a9c <_sbrk+0x64>)
 8001a56:	4a12      	ldr	r2, [pc, #72]	; (8001aa0 <_sbrk+0x68>)
 8001a58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a5a:	4b10      	ldr	r3, [pc, #64]	; (8001a9c <_sbrk+0x64>)
 8001a5c:	681a      	ldr	r2, [r3, #0]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	4413      	add	r3, r2
 8001a62:	693a      	ldr	r2, [r7, #16]
 8001a64:	429a      	cmp	r2, r3
 8001a66:	d207      	bcs.n	8001a78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a68:	f007 f8a0 	bl	8008bac <__errno>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	220c      	movs	r2, #12
 8001a70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a72:	f04f 33ff 	mov.w	r3, #4294967295
 8001a76:	e009      	b.n	8001a8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a78:	4b08      	ldr	r3, [pc, #32]	; (8001a9c <_sbrk+0x64>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a7e:	4b07      	ldr	r3, [pc, #28]	; (8001a9c <_sbrk+0x64>)
 8001a80:	681a      	ldr	r2, [r3, #0]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	4413      	add	r3, r2
 8001a86:	4a05      	ldr	r2, [pc, #20]	; (8001a9c <_sbrk+0x64>)
 8001a88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a8a:	68fb      	ldr	r3, [r7, #12]
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	3718      	adds	r7, #24
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	20008000 	.word	0x20008000
 8001a98:	00000400 	.word	0x00000400
 8001a9c:	200001e0 	.word	0x200001e0
 8001aa0:	20004550 	.word	0x20004550

08001aa4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001aa8:	4b06      	ldr	r3, [pc, #24]	; (8001ac4 <SystemInit+0x20>)
 8001aaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001aae:	4a05      	ldr	r2, [pc, #20]	; (8001ac4 <SystemInit+0x20>)
 8001ab0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ab4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ab8:	bf00      	nop
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr
 8001ac2:	bf00      	nop
 8001ac4:	e000ed00 	.word	0xe000ed00

08001ac8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b09c      	sub	sp, #112	; 0x70
 8001acc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ace:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	601a      	str	r2, [r3, #0]
 8001ad6:	605a      	str	r2, [r3, #4]
 8001ad8:	609a      	str	r2, [r3, #8]
 8001ada:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001adc:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	601a      	str	r2, [r3, #0]
 8001ae4:	605a      	str	r2, [r3, #4]
 8001ae6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ae8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001aec:	2200      	movs	r2, #0
 8001aee:	601a      	str	r2, [r3, #0]
 8001af0:	605a      	str	r2, [r3, #4]
 8001af2:	609a      	str	r2, [r3, #8]
 8001af4:	60da      	str	r2, [r3, #12]
 8001af6:	611a      	str	r2, [r3, #16]
 8001af8:	615a      	str	r2, [r3, #20]
 8001afa:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001afc:	1d3b      	adds	r3, r7, #4
 8001afe:	2234      	movs	r2, #52	; 0x34
 8001b00:	2100      	movs	r1, #0
 8001b02:	4618      	mov	r0, r3
 8001b04:	f007 f88a 	bl	8008c1c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b08:	4b45      	ldr	r3, [pc, #276]	; (8001c20 <MX_TIM1_Init+0x158>)
 8001b0a:	4a46      	ldr	r2, [pc, #280]	; (8001c24 <MX_TIM1_Init+0x15c>)
 8001b0c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 170-1;
 8001b0e:	4b44      	ldr	r3, [pc, #272]	; (8001c20 <MX_TIM1_Init+0x158>)
 8001b10:	22a9      	movs	r2, #169	; 0xa9
 8001b12:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b14:	4b42      	ldr	r3, [pc, #264]	; (8001c20 <MX_TIM1_Init+0x158>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 19999;
 8001b1a:	4b41      	ldr	r3, [pc, #260]	; (8001c20 <MX_TIM1_Init+0x158>)
 8001b1c:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001b20:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b22:	4b3f      	ldr	r3, [pc, #252]	; (8001c20 <MX_TIM1_Init+0x158>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b28:	4b3d      	ldr	r3, [pc, #244]	; (8001c20 <MX_TIM1_Init+0x158>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b2e:	4b3c      	ldr	r3, [pc, #240]	; (8001c20 <MX_TIM1_Init+0x158>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001b34:	483a      	ldr	r0, [pc, #232]	; (8001c20 <MX_TIM1_Init+0x158>)
 8001b36:	f002 fd9d 	bl	8004674 <HAL_TIM_Base_Init>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d001      	beq.n	8001b44 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001b40:	f7ff fea5 	bl	800188e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b48:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001b4a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001b4e:	4619      	mov	r1, r3
 8001b50:	4833      	ldr	r0, [pc, #204]	; (8001c20 <MX_TIM1_Init+0x158>)
 8001b52:	f003 f98f 	bl	8004e74 <HAL_TIM_ConfigClockSource>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d001      	beq.n	8001b60 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001b5c:	f7ff fe97 	bl	800188e <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001b60:	482f      	ldr	r0, [pc, #188]	; (8001c20 <MX_TIM1_Init+0x158>)
 8001b62:	f002 fdde 	bl	8004722 <HAL_TIM_PWM_Init>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001b6c:	f7ff fe8f 	bl	800188e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b70:	2300      	movs	r3, #0
 8001b72:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001b74:	2300      	movs	r3, #0
 8001b76:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b7c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001b80:	4619      	mov	r1, r3
 8001b82:	4827      	ldr	r0, [pc, #156]	; (8001c20 <MX_TIM1_Init+0x158>)
 8001b84:	f003 feb8 	bl	80058f8 <HAL_TIMEx_MasterConfigSynchronization>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d001      	beq.n	8001b92 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001b8e:	f7ff fe7e 	bl	800188e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b92:	2360      	movs	r3, #96	; 0x60
 8001b94:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 8001b96:	2300      	movs	r3, #0
 8001b98:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001baa:	2300      	movs	r3, #0
 8001bac:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001bae:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	481a      	ldr	r0, [pc, #104]	; (8001c20 <MX_TIM1_Init+0x158>)
 8001bb8:	f003 f848 	bl	8004c4c <HAL_TIM_PWM_ConfigChannel>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d001      	beq.n	8001bc6 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001bc2:	f7ff fe64 	bl	800188e <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001bda:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001bde:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001be0:	2300      	movs	r3, #0
 8001be2:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001be4:	2300      	movs	r3, #0
 8001be6:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001be8:	2300      	movs	r3, #0
 8001bea:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001bec:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001bf0:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001bfe:	1d3b      	adds	r3, r7, #4
 8001c00:	4619      	mov	r1, r3
 8001c02:	4807      	ldr	r0, [pc, #28]	; (8001c20 <MX_TIM1_Init+0x158>)
 8001c04:	f003 fefa 	bl	80059fc <HAL_TIMEx_ConfigBreakDeadTime>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d001      	beq.n	8001c12 <MX_TIM1_Init+0x14a>
  {
    Error_Handler();
 8001c0e:	f7ff fe3e 	bl	800188e <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001c12:	4803      	ldr	r0, [pc, #12]	; (8001c20 <MX_TIM1_Init+0x158>)
 8001c14:	f000 f920 	bl	8001e58 <HAL_TIM_MspPostInit>

}
 8001c18:	bf00      	nop
 8001c1a:	3770      	adds	r7, #112	; 0x70
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	200001e4 	.word	0x200001e4
 8001c24:	40012c00 	.word	0x40012c00

08001c28 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b088      	sub	sp, #32
 8001c2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c2e:	f107 0310 	add.w	r3, r7, #16
 8001c32:	2200      	movs	r2, #0
 8001c34:	601a      	str	r2, [r3, #0]
 8001c36:	605a      	str	r2, [r3, #4]
 8001c38:	609a      	str	r2, [r3, #8]
 8001c3a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c3c:	1d3b      	adds	r3, r7, #4
 8001c3e:	2200      	movs	r2, #0
 8001c40:	601a      	str	r2, [r3, #0]
 8001c42:	605a      	str	r2, [r3, #4]
 8001c44:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c46:	4b1e      	ldr	r3, [pc, #120]	; (8001cc0 <MX_TIM2_Init+0x98>)
 8001c48:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c4c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001c4e:	4b1c      	ldr	r3, [pc, #112]	; (8001cc0 <MX_TIM2_Init+0x98>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c54:	4b1a      	ldr	r3, [pc, #104]	; (8001cc0 <MX_TIM2_Init+0x98>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4.294967295E9;
 8001c5a:	4b19      	ldr	r3, [pc, #100]	; (8001cc0 <MX_TIM2_Init+0x98>)
 8001c5c:	f04f 32ff 	mov.w	r2, #4294967295
 8001c60:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c62:	4b17      	ldr	r3, [pc, #92]	; (8001cc0 <MX_TIM2_Init+0x98>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c68:	4b15      	ldr	r3, [pc, #84]	; (8001cc0 <MX_TIM2_Init+0x98>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c6e:	4814      	ldr	r0, [pc, #80]	; (8001cc0 <MX_TIM2_Init+0x98>)
 8001c70:	f002 fd00 	bl	8004674 <HAL_TIM_Base_Init>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d001      	beq.n	8001c7e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001c7a:	f7ff fe08 	bl	800188e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c7e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c82:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c84:	f107 0310 	add.w	r3, r7, #16
 8001c88:	4619      	mov	r1, r3
 8001c8a:	480d      	ldr	r0, [pc, #52]	; (8001cc0 <MX_TIM2_Init+0x98>)
 8001c8c:	f003 f8f2 	bl	8004e74 <HAL_TIM_ConfigClockSource>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d001      	beq.n	8001c9a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001c96:	f7ff fdfa 	bl	800188e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ca2:	1d3b      	adds	r3, r7, #4
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	4806      	ldr	r0, [pc, #24]	; (8001cc0 <MX_TIM2_Init+0x98>)
 8001ca8:	f003 fe26 	bl	80058f8 <HAL_TIMEx_MasterConfigSynchronization>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d001      	beq.n	8001cb6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001cb2:	f7ff fdec 	bl	800188e <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001cb6:	bf00      	nop
 8001cb8:	3720      	adds	r7, #32
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	20000230 	.word	0x20000230

08001cc4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b08c      	sub	sp, #48	; 0x30
 8001cc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001cca:	f107 030c 	add.w	r3, r7, #12
 8001cce:	2224      	movs	r2, #36	; 0x24
 8001cd0:	2100      	movs	r1, #0
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f006 ffa2 	bl	8008c1c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cd8:	463b      	mov	r3, r7
 8001cda:	2200      	movs	r2, #0
 8001cdc:	601a      	str	r2, [r3, #0]
 8001cde:	605a      	str	r2, [r3, #4]
 8001ce0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ce2:	4b21      	ldr	r3, [pc, #132]	; (8001d68 <MX_TIM3_Init+0xa4>)
 8001ce4:	4a21      	ldr	r2, [pc, #132]	; (8001d6c <MX_TIM3_Init+0xa8>)
 8001ce6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001ce8:	4b1f      	ldr	r3, [pc, #124]	; (8001d68 <MX_TIM3_Init+0xa4>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cee:	4b1e      	ldr	r3, [pc, #120]	; (8001d68 <MX_TIM3_Init+0xa4>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2000;
 8001cf4:	4b1c      	ldr	r3, [pc, #112]	; (8001d68 <MX_TIM3_Init+0xa4>)
 8001cf6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001cfa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cfc:	4b1a      	ldr	r3, [pc, #104]	; (8001d68 <MX_TIM3_Init+0xa4>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d02:	4b19      	ldr	r3, [pc, #100]	; (8001d68 <MX_TIM3_Init+0xa4>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001d08:	2303      	movs	r3, #3
 8001d0a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001d10:	2301      	movs	r3, #1
 8001d12:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001d14:	2300      	movs	r3, #0
 8001d16:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001d20:	2301      	movs	r3, #1
 8001d22:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001d24:	2300      	movs	r3, #0
 8001d26:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001d2c:	f107 030c 	add.w	r3, r7, #12
 8001d30:	4619      	mov	r1, r3
 8001d32:	480d      	ldr	r0, [pc, #52]	; (8001d68 <MX_TIM3_Init+0xa4>)
 8001d34:	f002 fe56 	bl	80049e4 <HAL_TIM_Encoder_Init>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d001      	beq.n	8001d42 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001d3e:	f7ff fda6 	bl	800188e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d42:	2300      	movs	r3, #0
 8001d44:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d46:	2300      	movs	r3, #0
 8001d48:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d4a:	463b      	mov	r3, r7
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	4806      	ldr	r0, [pc, #24]	; (8001d68 <MX_TIM3_Init+0xa4>)
 8001d50:	f003 fdd2 	bl	80058f8 <HAL_TIMEx_MasterConfigSynchronization>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d001      	beq.n	8001d5e <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001d5a:	f7ff fd98 	bl	800188e <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001d5e:	bf00      	nop
 8001d60:	3730      	adds	r7, #48	; 0x30
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	2000027c 	.word	0x2000027c
 8001d6c:	40000400 	.word	0x40000400

08001d70 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b085      	sub	sp, #20
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a13      	ldr	r2, [pc, #76]	; (8001dcc <HAL_TIM_Base_MspInit+0x5c>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d10c      	bne.n	8001d9c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001d82:	4b13      	ldr	r3, [pc, #76]	; (8001dd0 <HAL_TIM_Base_MspInit+0x60>)
 8001d84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d86:	4a12      	ldr	r2, [pc, #72]	; (8001dd0 <HAL_TIM_Base_MspInit+0x60>)
 8001d88:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001d8c:	6613      	str	r3, [r2, #96]	; 0x60
 8001d8e:	4b10      	ldr	r3, [pc, #64]	; (8001dd0 <HAL_TIM_Base_MspInit+0x60>)
 8001d90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d92:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001d96:	60fb      	str	r3, [r7, #12]
 8001d98:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001d9a:	e010      	b.n	8001dbe <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM2)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001da4:	d10b      	bne.n	8001dbe <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001da6:	4b0a      	ldr	r3, [pc, #40]	; (8001dd0 <HAL_TIM_Base_MspInit+0x60>)
 8001da8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001daa:	4a09      	ldr	r2, [pc, #36]	; (8001dd0 <HAL_TIM_Base_MspInit+0x60>)
 8001dac:	f043 0301 	orr.w	r3, r3, #1
 8001db0:	6593      	str	r3, [r2, #88]	; 0x58
 8001db2:	4b07      	ldr	r3, [pc, #28]	; (8001dd0 <HAL_TIM_Base_MspInit+0x60>)
 8001db4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001db6:	f003 0301 	and.w	r3, r3, #1
 8001dba:	60bb      	str	r3, [r7, #8]
 8001dbc:	68bb      	ldr	r3, [r7, #8]
}
 8001dbe:	bf00      	nop
 8001dc0:	3714      	adds	r7, #20
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr
 8001dca:	bf00      	nop
 8001dcc:	40012c00 	.word	0x40012c00
 8001dd0:	40021000 	.word	0x40021000

08001dd4 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b08a      	sub	sp, #40	; 0x28
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ddc:	f107 0314 	add.w	r3, r7, #20
 8001de0:	2200      	movs	r2, #0
 8001de2:	601a      	str	r2, [r3, #0]
 8001de4:	605a      	str	r2, [r3, #4]
 8001de6:	609a      	str	r2, [r3, #8]
 8001de8:	60da      	str	r2, [r3, #12]
 8001dea:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a17      	ldr	r2, [pc, #92]	; (8001e50 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d128      	bne.n	8001e48 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001df6:	4b17      	ldr	r3, [pc, #92]	; (8001e54 <HAL_TIM_Encoder_MspInit+0x80>)
 8001df8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dfa:	4a16      	ldr	r2, [pc, #88]	; (8001e54 <HAL_TIM_Encoder_MspInit+0x80>)
 8001dfc:	f043 0302 	orr.w	r3, r3, #2
 8001e00:	6593      	str	r3, [r2, #88]	; 0x58
 8001e02:	4b14      	ldr	r3, [pc, #80]	; (8001e54 <HAL_TIM_Encoder_MspInit+0x80>)
 8001e04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e06:	f003 0302 	and.w	r3, r3, #2
 8001e0a:	613b      	str	r3, [r7, #16]
 8001e0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e0e:	4b11      	ldr	r3, [pc, #68]	; (8001e54 <HAL_TIM_Encoder_MspInit+0x80>)
 8001e10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e12:	4a10      	ldr	r2, [pc, #64]	; (8001e54 <HAL_TIM_Encoder_MspInit+0x80>)
 8001e14:	f043 0301 	orr.w	r3, r3, #1
 8001e18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e1a:	4b0e      	ldr	r3, [pc, #56]	; (8001e54 <HAL_TIM_Encoder_MspInit+0x80>)
 8001e1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e1e:	f003 0301 	and.w	r3, r3, #1
 8001e22:	60fb      	str	r3, [r7, #12]
 8001e24:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = ENCODER_A1_TIM3_Pin|ENCODER_A2_TIM3_Pin;
 8001e26:	2350      	movs	r3, #80	; 0x50
 8001e28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e2a:	2302      	movs	r3, #2
 8001e2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e32:	2300      	movs	r3, #0
 8001e34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001e36:	2302      	movs	r3, #2
 8001e38:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e3a:	f107 0314 	add.w	r3, r7, #20
 8001e3e:	4619      	mov	r1, r3
 8001e40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e44:	f000 fc0a 	bl	800265c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001e48:	bf00      	nop
 8001e4a:	3728      	adds	r7, #40	; 0x28
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	40000400 	.word	0x40000400
 8001e54:	40021000 	.word	0x40021000

08001e58 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b088      	sub	sp, #32
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e60:	f107 030c 	add.w	r3, r7, #12
 8001e64:	2200      	movs	r2, #0
 8001e66:	601a      	str	r2, [r3, #0]
 8001e68:	605a      	str	r2, [r3, #4]
 8001e6a:	609a      	str	r2, [r3, #8]
 8001e6c:	60da      	str	r2, [r3, #12]
 8001e6e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a11      	ldr	r2, [pc, #68]	; (8001ebc <HAL_TIM_MspPostInit+0x64>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d11b      	bne.n	8001eb2 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e7a:	4b11      	ldr	r3, [pc, #68]	; (8001ec0 <HAL_TIM_MspPostInit+0x68>)
 8001e7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e7e:	4a10      	ldr	r2, [pc, #64]	; (8001ec0 <HAL_TIM_MspPostInit+0x68>)
 8001e80:	f043 0304 	orr.w	r3, r3, #4
 8001e84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e86:	4b0e      	ldr	r3, [pc, #56]	; (8001ec0 <HAL_TIM_MspPostInit+0x68>)
 8001e88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e8a:	f003 0304 	and.w	r3, r3, #4
 8001e8e:	60bb      	str	r3, [r7, #8]
 8001e90:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = SERVO_PWM_TIM1_CH1_Pin;
 8001e92:	2301      	movs	r3, #1
 8001e94:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e96:	2302      	movs	r3, #2
 8001e98:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001ea2:	2302      	movs	r3, #2
 8001ea4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SERVO_PWM_TIM1_CH1_GPIO_Port, &GPIO_InitStruct);
 8001ea6:	f107 030c 	add.w	r3, r7, #12
 8001eaa:	4619      	mov	r1, r3
 8001eac:	4805      	ldr	r0, [pc, #20]	; (8001ec4 <HAL_TIM_MspPostInit+0x6c>)
 8001eae:	f000 fbd5 	bl	800265c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001eb2:	bf00      	nop
 8001eb4:	3720      	adds	r7, #32
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	40012c00 	.word	0x40012c00
 8001ec0:	40021000 	.word	0x40021000
 8001ec4:	48000800 	.word	0x48000800

08001ec8 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef huart3;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001ecc:	4b21      	ldr	r3, [pc, #132]	; (8001f54 <MX_LPUART1_UART_Init+0x8c>)
 8001ece:	4a22      	ldr	r2, [pc, #136]	; (8001f58 <MX_LPUART1_UART_Init+0x90>)
 8001ed0:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001ed2:	4b20      	ldr	r3, [pc, #128]	; (8001f54 <MX_LPUART1_UART_Init+0x8c>)
 8001ed4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ed8:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001eda:	4b1e      	ldr	r3, [pc, #120]	; (8001f54 <MX_LPUART1_UART_Init+0x8c>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001ee0:	4b1c      	ldr	r3, [pc, #112]	; (8001f54 <MX_LPUART1_UART_Init+0x8c>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001ee6:	4b1b      	ldr	r3, [pc, #108]	; (8001f54 <MX_LPUART1_UART_Init+0x8c>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001eec:	4b19      	ldr	r3, [pc, #100]	; (8001f54 <MX_LPUART1_UART_Init+0x8c>)
 8001eee:	220c      	movs	r2, #12
 8001ef0:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ef2:	4b18      	ldr	r3, [pc, #96]	; (8001f54 <MX_LPUART1_UART_Init+0x8c>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ef8:	4b16      	ldr	r3, [pc, #88]	; (8001f54 <MX_LPUART1_UART_Init+0x8c>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001efe:	4b15      	ldr	r3, [pc, #84]	; (8001f54 <MX_LPUART1_UART_Init+0x8c>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f04:	4b13      	ldr	r3, [pc, #76]	; (8001f54 <MX_LPUART1_UART_Init+0x8c>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001f0a:	4812      	ldr	r0, [pc, #72]	; (8001f54 <MX_LPUART1_UART_Init+0x8c>)
 8001f0c:	f003 fe16 	bl	8005b3c <HAL_UART_Init>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d001      	beq.n	8001f1a <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8001f16:	f7ff fcba 	bl	800188e <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001f1a:	2100      	movs	r1, #0
 8001f1c:	480d      	ldr	r0, [pc, #52]	; (8001f54 <MX_LPUART1_UART_Init+0x8c>)
 8001f1e:	f004 ffaa 	bl	8006e76 <HAL_UARTEx_SetTxFifoThreshold>
 8001f22:	4603      	mov	r3, r0
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d001      	beq.n	8001f2c <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8001f28:	f7ff fcb1 	bl	800188e <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001f2c:	2100      	movs	r1, #0
 8001f2e:	4809      	ldr	r0, [pc, #36]	; (8001f54 <MX_LPUART1_UART_Init+0x8c>)
 8001f30:	f004 ffdf 	bl	8006ef2 <HAL_UARTEx_SetRxFifoThreshold>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d001      	beq.n	8001f3e <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8001f3a:	f7ff fca8 	bl	800188e <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001f3e:	4805      	ldr	r0, [pc, #20]	; (8001f54 <MX_LPUART1_UART_Init+0x8c>)
 8001f40:	f004 ff60 	bl	8006e04 <HAL_UARTEx_DisableFifoMode>
 8001f44:	4603      	mov	r3, r0
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d001      	beq.n	8001f4e <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8001f4a:	f7ff fca0 	bl	800188e <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001f4e:	bf00      	nop
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	200002c8 	.word	0x200002c8
 8001f58:	40008000 	.word	0x40008000

08001f5c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001f60:	4b22      	ldr	r3, [pc, #136]	; (8001fec <MX_USART3_UART_Init+0x90>)
 8001f62:	4a23      	ldr	r2, [pc, #140]	; (8001ff0 <MX_USART3_UART_Init+0x94>)
 8001f64:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001f66:	4b21      	ldr	r3, [pc, #132]	; (8001fec <MX_USART3_UART_Init+0x90>)
 8001f68:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f6c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001f6e:	4b1f      	ldr	r3, [pc, #124]	; (8001fec <MX_USART3_UART_Init+0x90>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001f74:	4b1d      	ldr	r3, [pc, #116]	; (8001fec <MX_USART3_UART_Init+0x90>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001f7a:	4b1c      	ldr	r3, [pc, #112]	; (8001fec <MX_USART3_UART_Init+0x90>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001f80:	4b1a      	ldr	r3, [pc, #104]	; (8001fec <MX_USART3_UART_Init+0x90>)
 8001f82:	220c      	movs	r2, #12
 8001f84:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f86:	4b19      	ldr	r3, [pc, #100]	; (8001fec <MX_USART3_UART_Init+0x90>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f8c:	4b17      	ldr	r3, [pc, #92]	; (8001fec <MX_USART3_UART_Init+0x90>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f92:	4b16      	ldr	r3, [pc, #88]	; (8001fec <MX_USART3_UART_Init+0x90>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001f98:	4b14      	ldr	r3, [pc, #80]	; (8001fec <MX_USART3_UART_Init+0x90>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f9e:	4b13      	ldr	r3, [pc, #76]	; (8001fec <MX_USART3_UART_Init+0x90>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001fa4:	4811      	ldr	r0, [pc, #68]	; (8001fec <MX_USART3_UART_Init+0x90>)
 8001fa6:	f003 fdc9 	bl	8005b3c <HAL_UART_Init>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d001      	beq.n	8001fb4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001fb0:	f7ff fc6d 	bl	800188e <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001fb4:	2100      	movs	r1, #0
 8001fb6:	480d      	ldr	r0, [pc, #52]	; (8001fec <MX_USART3_UART_Init+0x90>)
 8001fb8:	f004 ff5d 	bl	8006e76 <HAL_UARTEx_SetTxFifoThreshold>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d001      	beq.n	8001fc6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001fc2:	f7ff fc64 	bl	800188e <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001fc6:	2100      	movs	r1, #0
 8001fc8:	4808      	ldr	r0, [pc, #32]	; (8001fec <MX_USART3_UART_Init+0x90>)
 8001fca:	f004 ff92 	bl	8006ef2 <HAL_UARTEx_SetRxFifoThreshold>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d001      	beq.n	8001fd8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001fd4:	f7ff fc5b 	bl	800188e <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001fd8:	4804      	ldr	r0, [pc, #16]	; (8001fec <MX_USART3_UART_Init+0x90>)
 8001fda:	f004 ff13 	bl	8006e04 <HAL_UARTEx_DisableFifoMode>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d001      	beq.n	8001fe8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001fe4:	f7ff fc53 	bl	800188e <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001fe8:	bf00      	nop
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	20000358 	.word	0x20000358
 8001ff0:	40004800 	.word	0x40004800

08001ff4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b09c      	sub	sp, #112	; 0x70
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ffc:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002000:	2200      	movs	r2, #0
 8002002:	601a      	str	r2, [r3, #0]
 8002004:	605a      	str	r2, [r3, #4]
 8002006:	609a      	str	r2, [r3, #8]
 8002008:	60da      	str	r2, [r3, #12]
 800200a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800200c:	f107 0318 	add.w	r3, r7, #24
 8002010:	2244      	movs	r2, #68	; 0x44
 8002012:	2100      	movs	r1, #0
 8002014:	4618      	mov	r0, r3
 8002016:	f006 fe01 	bl	8008c1c <memset>
  if(uartHandle->Instance==LPUART1)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a45      	ldr	r2, [pc, #276]	; (8002134 <HAL_UART_MspInit+0x140>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d13f      	bne.n	80020a4 <HAL_UART_MspInit+0xb0>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002024:	2320      	movs	r3, #32
 8002026:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002028:	2300      	movs	r3, #0
 800202a:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800202c:	f107 0318 	add.w	r3, r7, #24
 8002030:	4618      	mov	r0, r3
 8002032:	f002 f92f 	bl	8004294 <HAL_RCCEx_PeriphCLKConfig>
 8002036:	4603      	mov	r3, r0
 8002038:	2b00      	cmp	r3, #0
 800203a:	d001      	beq.n	8002040 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800203c:	f7ff fc27 	bl	800188e <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002040:	4b3d      	ldr	r3, [pc, #244]	; (8002138 <HAL_UART_MspInit+0x144>)
 8002042:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002044:	4a3c      	ldr	r2, [pc, #240]	; (8002138 <HAL_UART_MspInit+0x144>)
 8002046:	f043 0301 	orr.w	r3, r3, #1
 800204a:	65d3      	str	r3, [r2, #92]	; 0x5c
 800204c:	4b3a      	ldr	r3, [pc, #232]	; (8002138 <HAL_UART_MspInit+0x144>)
 800204e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002050:	f003 0301 	and.w	r3, r3, #1
 8002054:	617b      	str	r3, [r7, #20]
 8002056:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002058:	4b37      	ldr	r3, [pc, #220]	; (8002138 <HAL_UART_MspInit+0x144>)
 800205a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800205c:	4a36      	ldr	r2, [pc, #216]	; (8002138 <HAL_UART_MspInit+0x144>)
 800205e:	f043 0301 	orr.w	r3, r3, #1
 8002062:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002064:	4b34      	ldr	r3, [pc, #208]	; (8002138 <HAL_UART_MspInit+0x144>)
 8002066:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002068:	f003 0301 	and.w	r3, r3, #1
 800206c:	613b      	str	r3, [r7, #16]
 800206e:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8002070:	230c      	movs	r3, #12
 8002072:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002074:	2302      	movs	r3, #2
 8002076:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002078:	2300      	movs	r3, #0
 800207a:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800207c:	2300      	movs	r3, #0
 800207e:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8002080:	230c      	movs	r3, #12
 8002082:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002084:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002088:	4619      	mov	r1, r3
 800208a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800208e:	f000 fae5 	bl	800265c <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 8, 0);
 8002092:	2200      	movs	r2, #0
 8002094:	2108      	movs	r1, #8
 8002096:	205b      	movs	r0, #91	; 0x5b
 8002098:	f000 f9eb 	bl	8002472 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 800209c:	205b      	movs	r0, #91	; 0x5b
 800209e:	f000 fa02 	bl	80024a6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80020a2:	e043      	b.n	800212c <HAL_UART_MspInit+0x138>
  else if(uartHandle->Instance==USART3)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a24      	ldr	r2, [pc, #144]	; (800213c <HAL_UART_MspInit+0x148>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d13e      	bne.n	800212c <HAL_UART_MspInit+0x138>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80020ae:	2304      	movs	r3, #4
 80020b0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80020b2:	2300      	movs	r3, #0
 80020b4:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020b6:	f107 0318 	add.w	r3, r7, #24
 80020ba:	4618      	mov	r0, r3
 80020bc:	f002 f8ea 	bl	8004294 <HAL_RCCEx_PeriphCLKConfig>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <HAL_UART_MspInit+0xd6>
      Error_Handler();
 80020c6:	f7ff fbe2 	bl	800188e <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80020ca:	4b1b      	ldr	r3, [pc, #108]	; (8002138 <HAL_UART_MspInit+0x144>)
 80020cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020ce:	4a1a      	ldr	r2, [pc, #104]	; (8002138 <HAL_UART_MspInit+0x144>)
 80020d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020d4:	6593      	str	r3, [r2, #88]	; 0x58
 80020d6:	4b18      	ldr	r3, [pc, #96]	; (8002138 <HAL_UART_MspInit+0x144>)
 80020d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80020de:	60fb      	str	r3, [r7, #12]
 80020e0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020e2:	4b15      	ldr	r3, [pc, #84]	; (8002138 <HAL_UART_MspInit+0x144>)
 80020e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020e6:	4a14      	ldr	r2, [pc, #80]	; (8002138 <HAL_UART_MspInit+0x144>)
 80020e8:	f043 0302 	orr.w	r3, r3, #2
 80020ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020ee:	4b12      	ldr	r3, [pc, #72]	; (8002138 <HAL_UART_MspInit+0x144>)
 80020f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020f2:	f003 0302 	and.w	r3, r3, #2
 80020f6:	60bb      	str	r3, [r7, #8]
 80020f8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = RASP_USART3_TX_Pin|RASP_USART3_RX_Pin;
 80020fa:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80020fe:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002100:	2302      	movs	r3, #2
 8002102:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002104:	2300      	movs	r3, #0
 8002106:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002108:	2300      	movs	r3, #0
 800210a:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800210c:	2307      	movs	r3, #7
 800210e:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002110:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002114:	4619      	mov	r1, r3
 8002116:	480a      	ldr	r0, [pc, #40]	; (8002140 <HAL_UART_MspInit+0x14c>)
 8002118:	f000 faa0 	bl	800265c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 8, 0);
 800211c:	2200      	movs	r2, #0
 800211e:	2108      	movs	r1, #8
 8002120:	2027      	movs	r0, #39	; 0x27
 8002122:	f000 f9a6 	bl	8002472 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002126:	2027      	movs	r0, #39	; 0x27
 8002128:	f000 f9bd 	bl	80024a6 <HAL_NVIC_EnableIRQ>
}
 800212c:	bf00      	nop
 800212e:	3770      	adds	r7, #112	; 0x70
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}
 8002134:	40008000 	.word	0x40008000
 8002138:	40021000 	.word	0x40021000
 800213c:	40004800 	.word	0x40004800
 8002140:	48000400 	.word	0x48000400

08002144 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002144:	480d      	ldr	r0, [pc, #52]	; (800217c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002146:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002148:	480d      	ldr	r0, [pc, #52]	; (8002180 <LoopForever+0x6>)
  ldr r1, =_edata
 800214a:	490e      	ldr	r1, [pc, #56]	; (8002184 <LoopForever+0xa>)
  ldr r2, =_sidata
 800214c:	4a0e      	ldr	r2, [pc, #56]	; (8002188 <LoopForever+0xe>)
  movs r3, #0
 800214e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002150:	e002      	b.n	8002158 <LoopCopyDataInit>

08002152 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002152:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002154:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002156:	3304      	adds	r3, #4

08002158 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002158:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800215a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800215c:	d3f9      	bcc.n	8002152 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800215e:	4a0b      	ldr	r2, [pc, #44]	; (800218c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002160:	4c0b      	ldr	r4, [pc, #44]	; (8002190 <LoopForever+0x16>)
  movs r3, #0
 8002162:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002164:	e001      	b.n	800216a <LoopFillZerobss>

08002166 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002166:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002168:	3204      	adds	r2, #4

0800216a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800216a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800216c:	d3fb      	bcc.n	8002166 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800216e:	f7ff fc99 	bl	8001aa4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002172:	f006 fd21 	bl	8008bb8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002176:	f7ff fad9 	bl	800172c <main>

0800217a <LoopForever>:

LoopForever:
    b LoopForever
 800217a:	e7fe      	b.n	800217a <LoopForever>
  ldr   r0, =_estack
 800217c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002180:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002184:	2000015c 	.word	0x2000015c
  ldr r2, =_sidata
 8002188:	08009e34 	.word	0x08009e34
  ldr r2, =_sbss
 800218c:	2000015c 	.word	0x2000015c
  ldr r4, =_ebss
 8002190:	20004550 	.word	0x20004550

08002194 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002194:	e7fe      	b.n	8002194 <ADC1_2_IRQHandler>

08002196 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002196:	b580      	push	{r7, lr}
 8002198:	b082      	sub	sp, #8
 800219a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800219c:	2300      	movs	r3, #0
 800219e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021a0:	2003      	movs	r0, #3
 80021a2:	f000 f95b 	bl	800245c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80021a6:	200f      	movs	r0, #15
 80021a8:	f000 f80e 	bl	80021c8 <HAL_InitTick>
 80021ac:	4603      	mov	r3, r0
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d002      	beq.n	80021b8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
 80021b4:	71fb      	strb	r3, [r7, #7]
 80021b6:	e001      	b.n	80021bc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80021b8:	f7ff fb6e 	bl	8001898 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80021bc:	79fb      	ldrb	r3, [r7, #7]

}
 80021be:	4618      	mov	r0, r3
 80021c0:	3708      	adds	r7, #8
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
	...

080021c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b084      	sub	sp, #16
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80021d0:	2300      	movs	r3, #0
 80021d2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80021d4:	4b16      	ldr	r3, [pc, #88]	; (8002230 <HAL_InitTick+0x68>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d022      	beq.n	8002222 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80021dc:	4b15      	ldr	r3, [pc, #84]	; (8002234 <HAL_InitTick+0x6c>)
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	4b13      	ldr	r3, [pc, #76]	; (8002230 <HAL_InitTick+0x68>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80021e8:	fbb1 f3f3 	udiv	r3, r1, r3
 80021ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80021f0:	4618      	mov	r0, r3
 80021f2:	f000 f966 	bl	80024c2 <HAL_SYSTICK_Config>
 80021f6:	4603      	mov	r3, r0
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d10f      	bne.n	800221c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2b0f      	cmp	r3, #15
 8002200:	d809      	bhi.n	8002216 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002202:	2200      	movs	r2, #0
 8002204:	6879      	ldr	r1, [r7, #4]
 8002206:	f04f 30ff 	mov.w	r0, #4294967295
 800220a:	f000 f932 	bl	8002472 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800220e:	4a0a      	ldr	r2, [pc, #40]	; (8002238 <HAL_InitTick+0x70>)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6013      	str	r3, [r2, #0]
 8002214:	e007      	b.n	8002226 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	73fb      	strb	r3, [r7, #15]
 800221a:	e004      	b.n	8002226 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	73fb      	strb	r3, [r7, #15]
 8002220:	e001      	b.n	8002226 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002226:	7bfb      	ldrb	r3, [r7, #15]
}
 8002228:	4618      	mov	r0, r3
 800222a:	3710      	adds	r7, #16
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}
 8002230:	200000f0 	.word	0x200000f0
 8002234:	200000e8 	.word	0x200000e8
 8002238:	200000ec 	.word	0x200000ec

0800223c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800223c:	b480      	push	{r7}
 800223e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002240:	4b05      	ldr	r3, [pc, #20]	; (8002258 <HAL_IncTick+0x1c>)
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	4b05      	ldr	r3, [pc, #20]	; (800225c <HAL_IncTick+0x20>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4413      	add	r3, r2
 800224a:	4a03      	ldr	r2, [pc, #12]	; (8002258 <HAL_IncTick+0x1c>)
 800224c:	6013      	str	r3, [r2, #0]
}
 800224e:	bf00      	nop
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr
 8002258:	200003e8 	.word	0x200003e8
 800225c:	200000f0 	.word	0x200000f0

08002260 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0
  return uwTick;
 8002264:	4b03      	ldr	r3, [pc, #12]	; (8002274 <HAL_GetTick+0x14>)
 8002266:	681b      	ldr	r3, [r3, #0]
}
 8002268:	4618      	mov	r0, r3
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr
 8002272:	bf00      	nop
 8002274:	200003e8 	.word	0x200003e8

08002278 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b084      	sub	sp, #16
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002280:	f7ff ffee 	bl	8002260 <HAL_GetTick>
 8002284:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002290:	d004      	beq.n	800229c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002292:	4b09      	ldr	r3, [pc, #36]	; (80022b8 <HAL_Delay+0x40>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	68fa      	ldr	r2, [r7, #12]
 8002298:	4413      	add	r3, r2
 800229a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800229c:	bf00      	nop
 800229e:	f7ff ffdf 	bl	8002260 <HAL_GetTick>
 80022a2:	4602      	mov	r2, r0
 80022a4:	68bb      	ldr	r3, [r7, #8]
 80022a6:	1ad3      	subs	r3, r2, r3
 80022a8:	68fa      	ldr	r2, [r7, #12]
 80022aa:	429a      	cmp	r2, r3
 80022ac:	d8f7      	bhi.n	800229e <HAL_Delay+0x26>
  {
  }
}
 80022ae:	bf00      	nop
 80022b0:	bf00      	nop
 80022b2:	3710      	adds	r7, #16
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	200000f0 	.word	0x200000f0

080022bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022bc:	b480      	push	{r7}
 80022be:	b085      	sub	sp, #20
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	f003 0307 	and.w	r3, r3, #7
 80022ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022cc:	4b0c      	ldr	r3, [pc, #48]	; (8002300 <__NVIC_SetPriorityGrouping+0x44>)
 80022ce:	68db      	ldr	r3, [r3, #12]
 80022d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022d2:	68ba      	ldr	r2, [r7, #8]
 80022d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80022d8:	4013      	ands	r3, r2
 80022da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80022e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022ee:	4a04      	ldr	r2, [pc, #16]	; (8002300 <__NVIC_SetPriorityGrouping+0x44>)
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	60d3      	str	r3, [r2, #12]
}
 80022f4:	bf00      	nop
 80022f6:	3714      	adds	r7, #20
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr
 8002300:	e000ed00 	.word	0xe000ed00

08002304 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002308:	4b04      	ldr	r3, [pc, #16]	; (800231c <__NVIC_GetPriorityGrouping+0x18>)
 800230a:	68db      	ldr	r3, [r3, #12]
 800230c:	0a1b      	lsrs	r3, r3, #8
 800230e:	f003 0307 	and.w	r3, r3, #7
}
 8002312:	4618      	mov	r0, r3
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr
 800231c:	e000ed00 	.word	0xe000ed00

08002320 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002320:	b480      	push	{r7}
 8002322:	b083      	sub	sp, #12
 8002324:	af00      	add	r7, sp, #0
 8002326:	4603      	mov	r3, r0
 8002328:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800232a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800232e:	2b00      	cmp	r3, #0
 8002330:	db0b      	blt.n	800234a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002332:	79fb      	ldrb	r3, [r7, #7]
 8002334:	f003 021f 	and.w	r2, r3, #31
 8002338:	4907      	ldr	r1, [pc, #28]	; (8002358 <__NVIC_EnableIRQ+0x38>)
 800233a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800233e:	095b      	lsrs	r3, r3, #5
 8002340:	2001      	movs	r0, #1
 8002342:	fa00 f202 	lsl.w	r2, r0, r2
 8002346:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800234a:	bf00      	nop
 800234c:	370c      	adds	r7, #12
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
 8002356:	bf00      	nop
 8002358:	e000e100 	.word	0xe000e100

0800235c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800235c:	b480      	push	{r7}
 800235e:	b083      	sub	sp, #12
 8002360:	af00      	add	r7, sp, #0
 8002362:	4603      	mov	r3, r0
 8002364:	6039      	str	r1, [r7, #0]
 8002366:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002368:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800236c:	2b00      	cmp	r3, #0
 800236e:	db0a      	blt.n	8002386 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	b2da      	uxtb	r2, r3
 8002374:	490c      	ldr	r1, [pc, #48]	; (80023a8 <__NVIC_SetPriority+0x4c>)
 8002376:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800237a:	0112      	lsls	r2, r2, #4
 800237c:	b2d2      	uxtb	r2, r2
 800237e:	440b      	add	r3, r1
 8002380:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002384:	e00a      	b.n	800239c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	b2da      	uxtb	r2, r3
 800238a:	4908      	ldr	r1, [pc, #32]	; (80023ac <__NVIC_SetPriority+0x50>)
 800238c:	79fb      	ldrb	r3, [r7, #7]
 800238e:	f003 030f 	and.w	r3, r3, #15
 8002392:	3b04      	subs	r3, #4
 8002394:	0112      	lsls	r2, r2, #4
 8002396:	b2d2      	uxtb	r2, r2
 8002398:	440b      	add	r3, r1
 800239a:	761a      	strb	r2, [r3, #24]
}
 800239c:	bf00      	nop
 800239e:	370c      	adds	r7, #12
 80023a0:	46bd      	mov	sp, r7
 80023a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a6:	4770      	bx	lr
 80023a8:	e000e100 	.word	0xe000e100
 80023ac:	e000ed00 	.word	0xe000ed00

080023b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b089      	sub	sp, #36	; 0x24
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	60f8      	str	r0, [r7, #12]
 80023b8:	60b9      	str	r1, [r7, #8]
 80023ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	f003 0307 	and.w	r3, r3, #7
 80023c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023c4:	69fb      	ldr	r3, [r7, #28]
 80023c6:	f1c3 0307 	rsb	r3, r3, #7
 80023ca:	2b04      	cmp	r3, #4
 80023cc:	bf28      	it	cs
 80023ce:	2304      	movcs	r3, #4
 80023d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023d2:	69fb      	ldr	r3, [r7, #28]
 80023d4:	3304      	adds	r3, #4
 80023d6:	2b06      	cmp	r3, #6
 80023d8:	d902      	bls.n	80023e0 <NVIC_EncodePriority+0x30>
 80023da:	69fb      	ldr	r3, [r7, #28]
 80023dc:	3b03      	subs	r3, #3
 80023de:	e000      	b.n	80023e2 <NVIC_EncodePriority+0x32>
 80023e0:	2300      	movs	r3, #0
 80023e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023e4:	f04f 32ff 	mov.w	r2, #4294967295
 80023e8:	69bb      	ldr	r3, [r7, #24]
 80023ea:	fa02 f303 	lsl.w	r3, r2, r3
 80023ee:	43da      	mvns	r2, r3
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	401a      	ands	r2, r3
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023f8:	f04f 31ff 	mov.w	r1, #4294967295
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002402:	43d9      	mvns	r1, r3
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002408:	4313      	orrs	r3, r2
         );
}
 800240a:	4618      	mov	r0, r3
 800240c:	3724      	adds	r7, #36	; 0x24
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr
	...

08002418 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b082      	sub	sp, #8
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	3b01      	subs	r3, #1
 8002424:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002428:	d301      	bcc.n	800242e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800242a:	2301      	movs	r3, #1
 800242c:	e00f      	b.n	800244e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800242e:	4a0a      	ldr	r2, [pc, #40]	; (8002458 <SysTick_Config+0x40>)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	3b01      	subs	r3, #1
 8002434:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002436:	210f      	movs	r1, #15
 8002438:	f04f 30ff 	mov.w	r0, #4294967295
 800243c:	f7ff ff8e 	bl	800235c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002440:	4b05      	ldr	r3, [pc, #20]	; (8002458 <SysTick_Config+0x40>)
 8002442:	2200      	movs	r2, #0
 8002444:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002446:	4b04      	ldr	r3, [pc, #16]	; (8002458 <SysTick_Config+0x40>)
 8002448:	2207      	movs	r2, #7
 800244a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800244c:	2300      	movs	r3, #0
}
 800244e:	4618      	mov	r0, r3
 8002450:	3708      	adds	r7, #8
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	e000e010 	.word	0xe000e010

0800245c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b082      	sub	sp, #8
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002464:	6878      	ldr	r0, [r7, #4]
 8002466:	f7ff ff29 	bl	80022bc <__NVIC_SetPriorityGrouping>
}
 800246a:	bf00      	nop
 800246c:	3708      	adds	r7, #8
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}

08002472 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002472:	b580      	push	{r7, lr}
 8002474:	b086      	sub	sp, #24
 8002476:	af00      	add	r7, sp, #0
 8002478:	4603      	mov	r3, r0
 800247a:	60b9      	str	r1, [r7, #8]
 800247c:	607a      	str	r2, [r7, #4]
 800247e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002480:	f7ff ff40 	bl	8002304 <__NVIC_GetPriorityGrouping>
 8002484:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002486:	687a      	ldr	r2, [r7, #4]
 8002488:	68b9      	ldr	r1, [r7, #8]
 800248a:	6978      	ldr	r0, [r7, #20]
 800248c:	f7ff ff90 	bl	80023b0 <NVIC_EncodePriority>
 8002490:	4602      	mov	r2, r0
 8002492:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002496:	4611      	mov	r1, r2
 8002498:	4618      	mov	r0, r3
 800249a:	f7ff ff5f 	bl	800235c <__NVIC_SetPriority>
}
 800249e:	bf00      	nop
 80024a0:	3718      	adds	r7, #24
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}

080024a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024a6:	b580      	push	{r7, lr}
 80024a8:	b082      	sub	sp, #8
 80024aa:	af00      	add	r7, sp, #0
 80024ac:	4603      	mov	r3, r0
 80024ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024b4:	4618      	mov	r0, r3
 80024b6:	f7ff ff33 	bl	8002320 <__NVIC_EnableIRQ>
}
 80024ba:	bf00      	nop
 80024bc:	3708      	adds	r7, #8
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}

080024c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024c2:	b580      	push	{r7, lr}
 80024c4:	b082      	sub	sp, #8
 80024c6:	af00      	add	r7, sp, #0
 80024c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024ca:	6878      	ldr	r0, [r7, #4]
 80024cc:	f7ff ffa4 	bl	8002418 <SysTick_Config>
 80024d0:	4603      	mov	r3, r0
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3708      	adds	r7, #8
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}

080024da <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80024da:	b480      	push	{r7}
 80024dc:	b085      	sub	sp, #20
 80024de:	af00      	add	r7, sp, #0
 80024e0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80024e2:	2300      	movs	r3, #0
 80024e4:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	2b02      	cmp	r3, #2
 80024f0:	d005      	beq.n	80024fe <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2204      	movs	r2, #4
 80024f6:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80024f8:	2301      	movs	r3, #1
 80024fa:	73fb      	strb	r3, [r7, #15]
 80024fc:	e037      	b.n	800256e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	681a      	ldr	r2, [r3, #0]
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f022 020e 	bic.w	r2, r2, #14
 800250c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002512:	681a      	ldr	r2, [r3, #0]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002518:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800251c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	681a      	ldr	r2, [r3, #0]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f022 0201 	bic.w	r2, r2, #1
 800252c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002532:	f003 021f 	and.w	r2, r3, #31
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800253a:	2101      	movs	r1, #1
 800253c:	fa01 f202 	lsl.w	r2, r1, r2
 8002540:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002546:	687a      	ldr	r2, [r7, #4]
 8002548:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800254a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002550:	2b00      	cmp	r3, #0
 8002552:	d00c      	beq.n	800256e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800255e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002562:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002568:	687a      	ldr	r2, [r7, #4]
 800256a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800256c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2201      	movs	r2, #1
 8002572:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2200      	movs	r2, #0
 800257a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 800257e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002580:	4618      	mov	r0, r3
 8002582:	3714      	adds	r7, #20
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr

0800258c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b084      	sub	sp, #16
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002594:	2300      	movs	r3, #0
 8002596:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800259e:	b2db      	uxtb	r3, r3
 80025a0:	2b02      	cmp	r3, #2
 80025a2:	d00d      	beq.n	80025c0 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2204      	movs	r2, #4
 80025a8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2201      	movs	r2, #1
 80025ae:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2200      	movs	r2, #0
 80025b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	73fb      	strb	r3, [r7, #15]
 80025be:	e047      	b.n	8002650 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	681a      	ldr	r2, [r3, #0]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f022 020e 	bic.w	r2, r2, #14
 80025ce:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	681a      	ldr	r2, [r3, #0]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f022 0201 	bic.w	r2, r2, #1
 80025de:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80025e4:	681a      	ldr	r2, [r3, #0]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80025ea:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80025ee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025f4:	f003 021f 	and.w	r2, r3, #31
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025fc:	2101      	movs	r1, #1
 80025fe:	fa01 f202 	lsl.w	r2, r1, r2
 8002602:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002608:	687a      	ldr	r2, [r7, #4]
 800260a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800260c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002612:	2b00      	cmp	r3, #0
 8002614:	d00c      	beq.n	8002630 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002620:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002624:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800262a:	687a      	ldr	r2, [r7, #4]
 800262c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800262e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2201      	movs	r2, #1
 8002634:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2200      	movs	r2, #0
 800263c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002644:	2b00      	cmp	r3, #0
 8002646:	d003      	beq.n	8002650 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800264c:	6878      	ldr	r0, [r7, #4]
 800264e:	4798      	blx	r3
    }
  }
  return status;
 8002650:	7bfb      	ldrb	r3, [r7, #15]
}
 8002652:	4618      	mov	r0, r3
 8002654:	3710      	adds	r7, #16
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
	...

0800265c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800265c:	b480      	push	{r7}
 800265e:	b087      	sub	sp, #28
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
 8002664:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002666:	2300      	movs	r3, #0
 8002668:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800266a:	e15a      	b.n	8002922 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	681a      	ldr	r2, [r3, #0]
 8002670:	2101      	movs	r1, #1
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	fa01 f303 	lsl.w	r3, r1, r3
 8002678:	4013      	ands	r3, r2
 800267a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	2b00      	cmp	r3, #0
 8002680:	f000 814c 	beq.w	800291c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	f003 0303 	and.w	r3, r3, #3
 800268c:	2b01      	cmp	r3, #1
 800268e:	d005      	beq.n	800269c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002698:	2b02      	cmp	r3, #2
 800269a:	d130      	bne.n	80026fe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80026a2:	697b      	ldr	r3, [r7, #20]
 80026a4:	005b      	lsls	r3, r3, #1
 80026a6:	2203      	movs	r2, #3
 80026a8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ac:	43db      	mvns	r3, r3
 80026ae:	693a      	ldr	r2, [r7, #16]
 80026b0:	4013      	ands	r3, r2
 80026b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	68da      	ldr	r2, [r3, #12]
 80026b8:	697b      	ldr	r3, [r7, #20]
 80026ba:	005b      	lsls	r3, r3, #1
 80026bc:	fa02 f303 	lsl.w	r3, r2, r3
 80026c0:	693a      	ldr	r2, [r7, #16]
 80026c2:	4313      	orrs	r3, r2
 80026c4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	693a      	ldr	r2, [r7, #16]
 80026ca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80026d2:	2201      	movs	r2, #1
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	fa02 f303 	lsl.w	r3, r2, r3
 80026da:	43db      	mvns	r3, r3
 80026dc:	693a      	ldr	r2, [r7, #16]
 80026de:	4013      	ands	r3, r2
 80026e0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	091b      	lsrs	r3, r3, #4
 80026e8:	f003 0201 	and.w	r2, r3, #1
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	fa02 f303 	lsl.w	r3, r2, r3
 80026f2:	693a      	ldr	r2, [r7, #16]
 80026f4:	4313      	orrs	r3, r2
 80026f6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	693a      	ldr	r2, [r7, #16]
 80026fc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	f003 0303 	and.w	r3, r3, #3
 8002706:	2b03      	cmp	r3, #3
 8002708:	d017      	beq.n	800273a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	68db      	ldr	r3, [r3, #12]
 800270e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	005b      	lsls	r3, r3, #1
 8002714:	2203      	movs	r2, #3
 8002716:	fa02 f303 	lsl.w	r3, r2, r3
 800271a:	43db      	mvns	r3, r3
 800271c:	693a      	ldr	r2, [r7, #16]
 800271e:	4013      	ands	r3, r2
 8002720:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	689a      	ldr	r2, [r3, #8]
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	005b      	lsls	r3, r3, #1
 800272a:	fa02 f303 	lsl.w	r3, r2, r3
 800272e:	693a      	ldr	r2, [r7, #16]
 8002730:	4313      	orrs	r3, r2
 8002732:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	693a      	ldr	r2, [r7, #16]
 8002738:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	f003 0303 	and.w	r3, r3, #3
 8002742:	2b02      	cmp	r3, #2
 8002744:	d123      	bne.n	800278e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	08da      	lsrs	r2, r3, #3
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	3208      	adds	r2, #8
 800274e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002752:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	f003 0307 	and.w	r3, r3, #7
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	220f      	movs	r2, #15
 800275e:	fa02 f303 	lsl.w	r3, r2, r3
 8002762:	43db      	mvns	r3, r3
 8002764:	693a      	ldr	r2, [r7, #16]
 8002766:	4013      	ands	r3, r2
 8002768:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	691a      	ldr	r2, [r3, #16]
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	f003 0307 	and.w	r3, r3, #7
 8002774:	009b      	lsls	r3, r3, #2
 8002776:	fa02 f303 	lsl.w	r3, r2, r3
 800277a:	693a      	ldr	r2, [r7, #16]
 800277c:	4313      	orrs	r3, r2
 800277e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002780:	697b      	ldr	r3, [r7, #20]
 8002782:	08da      	lsrs	r2, r3, #3
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	3208      	adds	r2, #8
 8002788:	6939      	ldr	r1, [r7, #16]
 800278a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	005b      	lsls	r3, r3, #1
 8002798:	2203      	movs	r2, #3
 800279a:	fa02 f303 	lsl.w	r3, r2, r3
 800279e:	43db      	mvns	r3, r3
 80027a0:	693a      	ldr	r2, [r7, #16]
 80027a2:	4013      	ands	r3, r2
 80027a4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	f003 0203 	and.w	r2, r3, #3
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	005b      	lsls	r3, r3, #1
 80027b2:	fa02 f303 	lsl.w	r3, r2, r3
 80027b6:	693a      	ldr	r2, [r7, #16]
 80027b8:	4313      	orrs	r3, r2
 80027ba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	693a      	ldr	r2, [r7, #16]
 80027c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	f000 80a6 	beq.w	800291c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027d0:	4b5b      	ldr	r3, [pc, #364]	; (8002940 <HAL_GPIO_Init+0x2e4>)
 80027d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027d4:	4a5a      	ldr	r2, [pc, #360]	; (8002940 <HAL_GPIO_Init+0x2e4>)
 80027d6:	f043 0301 	orr.w	r3, r3, #1
 80027da:	6613      	str	r3, [r2, #96]	; 0x60
 80027dc:	4b58      	ldr	r3, [pc, #352]	; (8002940 <HAL_GPIO_Init+0x2e4>)
 80027de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027e0:	f003 0301 	and.w	r3, r3, #1
 80027e4:	60bb      	str	r3, [r7, #8]
 80027e6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80027e8:	4a56      	ldr	r2, [pc, #344]	; (8002944 <HAL_GPIO_Init+0x2e8>)
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	089b      	lsrs	r3, r3, #2
 80027ee:	3302      	adds	r3, #2
 80027f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027f4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	f003 0303 	and.w	r3, r3, #3
 80027fc:	009b      	lsls	r3, r3, #2
 80027fe:	220f      	movs	r2, #15
 8002800:	fa02 f303 	lsl.w	r3, r2, r3
 8002804:	43db      	mvns	r3, r3
 8002806:	693a      	ldr	r2, [r7, #16]
 8002808:	4013      	ands	r3, r2
 800280a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002812:	d01f      	beq.n	8002854 <HAL_GPIO_Init+0x1f8>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	4a4c      	ldr	r2, [pc, #304]	; (8002948 <HAL_GPIO_Init+0x2ec>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d019      	beq.n	8002850 <HAL_GPIO_Init+0x1f4>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	4a4b      	ldr	r2, [pc, #300]	; (800294c <HAL_GPIO_Init+0x2f0>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d013      	beq.n	800284c <HAL_GPIO_Init+0x1f0>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	4a4a      	ldr	r2, [pc, #296]	; (8002950 <HAL_GPIO_Init+0x2f4>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d00d      	beq.n	8002848 <HAL_GPIO_Init+0x1ec>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	4a49      	ldr	r2, [pc, #292]	; (8002954 <HAL_GPIO_Init+0x2f8>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d007      	beq.n	8002844 <HAL_GPIO_Init+0x1e8>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	4a48      	ldr	r2, [pc, #288]	; (8002958 <HAL_GPIO_Init+0x2fc>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d101      	bne.n	8002840 <HAL_GPIO_Init+0x1e4>
 800283c:	2305      	movs	r3, #5
 800283e:	e00a      	b.n	8002856 <HAL_GPIO_Init+0x1fa>
 8002840:	2306      	movs	r3, #6
 8002842:	e008      	b.n	8002856 <HAL_GPIO_Init+0x1fa>
 8002844:	2304      	movs	r3, #4
 8002846:	e006      	b.n	8002856 <HAL_GPIO_Init+0x1fa>
 8002848:	2303      	movs	r3, #3
 800284a:	e004      	b.n	8002856 <HAL_GPIO_Init+0x1fa>
 800284c:	2302      	movs	r3, #2
 800284e:	e002      	b.n	8002856 <HAL_GPIO_Init+0x1fa>
 8002850:	2301      	movs	r3, #1
 8002852:	e000      	b.n	8002856 <HAL_GPIO_Init+0x1fa>
 8002854:	2300      	movs	r3, #0
 8002856:	697a      	ldr	r2, [r7, #20]
 8002858:	f002 0203 	and.w	r2, r2, #3
 800285c:	0092      	lsls	r2, r2, #2
 800285e:	4093      	lsls	r3, r2
 8002860:	693a      	ldr	r2, [r7, #16]
 8002862:	4313      	orrs	r3, r2
 8002864:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002866:	4937      	ldr	r1, [pc, #220]	; (8002944 <HAL_GPIO_Init+0x2e8>)
 8002868:	697b      	ldr	r3, [r7, #20]
 800286a:	089b      	lsrs	r3, r3, #2
 800286c:	3302      	adds	r3, #2
 800286e:	693a      	ldr	r2, [r7, #16]
 8002870:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002874:	4b39      	ldr	r3, [pc, #228]	; (800295c <HAL_GPIO_Init+0x300>)
 8002876:	689b      	ldr	r3, [r3, #8]
 8002878:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	43db      	mvns	r3, r3
 800287e:	693a      	ldr	r2, [r7, #16]
 8002880:	4013      	ands	r3, r2
 8002882:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800288c:	2b00      	cmp	r3, #0
 800288e:	d003      	beq.n	8002898 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002890:	693a      	ldr	r2, [r7, #16]
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	4313      	orrs	r3, r2
 8002896:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002898:	4a30      	ldr	r2, [pc, #192]	; (800295c <HAL_GPIO_Init+0x300>)
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800289e:	4b2f      	ldr	r3, [pc, #188]	; (800295c <HAL_GPIO_Init+0x300>)
 80028a0:	68db      	ldr	r3, [r3, #12]
 80028a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	43db      	mvns	r3, r3
 80028a8:	693a      	ldr	r2, [r7, #16]
 80028aa:	4013      	ands	r3, r2
 80028ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d003      	beq.n	80028c2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80028ba:	693a      	ldr	r2, [r7, #16]
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	4313      	orrs	r3, r2
 80028c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80028c2:	4a26      	ldr	r2, [pc, #152]	; (800295c <HAL_GPIO_Init+0x300>)
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80028c8:	4b24      	ldr	r3, [pc, #144]	; (800295c <HAL_GPIO_Init+0x300>)
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	43db      	mvns	r3, r3
 80028d2:	693a      	ldr	r2, [r7, #16]
 80028d4:	4013      	ands	r3, r2
 80028d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d003      	beq.n	80028ec <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80028e4:	693a      	ldr	r2, [r7, #16]
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	4313      	orrs	r3, r2
 80028ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80028ec:	4a1b      	ldr	r2, [pc, #108]	; (800295c <HAL_GPIO_Init+0x300>)
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80028f2:	4b1a      	ldr	r3, [pc, #104]	; (800295c <HAL_GPIO_Init+0x300>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	43db      	mvns	r3, r3
 80028fc:	693a      	ldr	r2, [r7, #16]
 80028fe:	4013      	ands	r3, r2
 8002900:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800290a:	2b00      	cmp	r3, #0
 800290c:	d003      	beq.n	8002916 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800290e:	693a      	ldr	r2, [r7, #16]
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	4313      	orrs	r3, r2
 8002914:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002916:	4a11      	ldr	r2, [pc, #68]	; (800295c <HAL_GPIO_Init+0x300>)
 8002918:	693b      	ldr	r3, [r7, #16]
 800291a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	3301      	adds	r3, #1
 8002920:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	681a      	ldr	r2, [r3, #0]
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	fa22 f303 	lsr.w	r3, r2, r3
 800292c:	2b00      	cmp	r3, #0
 800292e:	f47f ae9d 	bne.w	800266c <HAL_GPIO_Init+0x10>
  }
}
 8002932:	bf00      	nop
 8002934:	bf00      	nop
 8002936:	371c      	adds	r7, #28
 8002938:	46bd      	mov	sp, r7
 800293a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293e:	4770      	bx	lr
 8002940:	40021000 	.word	0x40021000
 8002944:	40010000 	.word	0x40010000
 8002948:	48000400 	.word	0x48000400
 800294c:	48000800 	.word	0x48000800
 8002950:	48000c00 	.word	0x48000c00
 8002954:	48001000 	.word	0x48001000
 8002958:	48001400 	.word	0x48001400
 800295c:	40010400 	.word	0x40010400

08002960 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002960:	b480      	push	{r7}
 8002962:	b087      	sub	sp, #28
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
 8002968:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800296a:	2300      	movs	r3, #0
 800296c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 800296e:	e0bd      	b.n	8002aec <HAL_GPIO_DeInit+0x18c>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 8002970:	2201      	movs	r2, #1
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	fa02 f303 	lsl.w	r3, r2, r3
 8002978:	683a      	ldr	r2, [r7, #0]
 800297a:	4013      	ands	r3, r2
 800297c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800297e:	693b      	ldr	r3, [r7, #16]
 8002980:	2b00      	cmp	r3, #0
 8002982:	f000 80b0 	beq.w	8002ae6 <HAL_GPIO_DeInit+0x186>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 8002986:	4a60      	ldr	r2, [pc, #384]	; (8002b08 <HAL_GPIO_DeInit+0x1a8>)
 8002988:	697b      	ldr	r3, [r7, #20]
 800298a:	089b      	lsrs	r3, r3, #2
 800298c:	3302      	adds	r3, #2
 800298e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002992:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8002994:	697b      	ldr	r3, [r7, #20]
 8002996:	f003 0303 	and.w	r3, r3, #3
 800299a:	009b      	lsls	r3, r3, #2
 800299c:	220f      	movs	r2, #15
 800299e:	fa02 f303 	lsl.w	r3, r2, r3
 80029a2:	68fa      	ldr	r2, [r7, #12]
 80029a4:	4013      	ands	r3, r2
 80029a6:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80029ae:	d01f      	beq.n	80029f0 <HAL_GPIO_DeInit+0x90>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	4a56      	ldr	r2, [pc, #344]	; (8002b0c <HAL_GPIO_DeInit+0x1ac>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d019      	beq.n	80029ec <HAL_GPIO_DeInit+0x8c>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	4a55      	ldr	r2, [pc, #340]	; (8002b10 <HAL_GPIO_DeInit+0x1b0>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d013      	beq.n	80029e8 <HAL_GPIO_DeInit+0x88>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	4a54      	ldr	r2, [pc, #336]	; (8002b14 <HAL_GPIO_DeInit+0x1b4>)
 80029c4:	4293      	cmp	r3, r2
 80029c6:	d00d      	beq.n	80029e4 <HAL_GPIO_DeInit+0x84>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	4a53      	ldr	r2, [pc, #332]	; (8002b18 <HAL_GPIO_DeInit+0x1b8>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d007      	beq.n	80029e0 <HAL_GPIO_DeInit+0x80>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	4a52      	ldr	r2, [pc, #328]	; (8002b1c <HAL_GPIO_DeInit+0x1bc>)
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d101      	bne.n	80029dc <HAL_GPIO_DeInit+0x7c>
 80029d8:	2305      	movs	r3, #5
 80029da:	e00a      	b.n	80029f2 <HAL_GPIO_DeInit+0x92>
 80029dc:	2306      	movs	r3, #6
 80029de:	e008      	b.n	80029f2 <HAL_GPIO_DeInit+0x92>
 80029e0:	2304      	movs	r3, #4
 80029e2:	e006      	b.n	80029f2 <HAL_GPIO_DeInit+0x92>
 80029e4:	2303      	movs	r3, #3
 80029e6:	e004      	b.n	80029f2 <HAL_GPIO_DeInit+0x92>
 80029e8:	2302      	movs	r3, #2
 80029ea:	e002      	b.n	80029f2 <HAL_GPIO_DeInit+0x92>
 80029ec:	2301      	movs	r3, #1
 80029ee:	e000      	b.n	80029f2 <HAL_GPIO_DeInit+0x92>
 80029f0:	2300      	movs	r3, #0
 80029f2:	697a      	ldr	r2, [r7, #20]
 80029f4:	f002 0203 	and.w	r2, r2, #3
 80029f8:	0092      	lsls	r2, r2, #2
 80029fa:	4093      	lsls	r3, r2
 80029fc:	68fa      	ldr	r2, [r7, #12]
 80029fe:	429a      	cmp	r2, r3
 8002a00:	d132      	bne.n	8002a68 <HAL_GPIO_DeInit+0x108>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8002a02:	4b47      	ldr	r3, [pc, #284]	; (8002b20 <HAL_GPIO_DeInit+0x1c0>)
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	43db      	mvns	r3, r3
 8002a0a:	4945      	ldr	r1, [pc, #276]	; (8002b20 <HAL_GPIO_DeInit+0x1c0>)
 8002a0c:	4013      	ands	r3, r2
 8002a0e:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8002a10:	4b43      	ldr	r3, [pc, #268]	; (8002b20 <HAL_GPIO_DeInit+0x1c0>)
 8002a12:	685a      	ldr	r2, [r3, #4]
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	43db      	mvns	r3, r3
 8002a18:	4941      	ldr	r1, [pc, #260]	; (8002b20 <HAL_GPIO_DeInit+0x1c0>)
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8002a1e:	4b40      	ldr	r3, [pc, #256]	; (8002b20 <HAL_GPIO_DeInit+0x1c0>)
 8002a20:	68da      	ldr	r2, [r3, #12]
 8002a22:	693b      	ldr	r3, [r7, #16]
 8002a24:	43db      	mvns	r3, r3
 8002a26:	493e      	ldr	r1, [pc, #248]	; (8002b20 <HAL_GPIO_DeInit+0x1c0>)
 8002a28:	4013      	ands	r3, r2
 8002a2a:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8002a2c:	4b3c      	ldr	r3, [pc, #240]	; (8002b20 <HAL_GPIO_DeInit+0x1c0>)
 8002a2e:	689a      	ldr	r2, [r3, #8]
 8002a30:	693b      	ldr	r3, [r7, #16]
 8002a32:	43db      	mvns	r3, r3
 8002a34:	493a      	ldr	r1, [pc, #232]	; (8002b20 <HAL_GPIO_DeInit+0x1c0>)
 8002a36:	4013      	ands	r3, r2
 8002a38:	608b      	str	r3, [r1, #8]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 8002a3a:	697b      	ldr	r3, [r7, #20]
 8002a3c:	f003 0303 	and.w	r3, r3, #3
 8002a40:	009b      	lsls	r3, r3, #2
 8002a42:	220f      	movs	r2, #15
 8002a44:	fa02 f303 	lsl.w	r3, r2, r3
 8002a48:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002a4a:	4a2f      	ldr	r2, [pc, #188]	; (8002b08 <HAL_GPIO_DeInit+0x1a8>)
 8002a4c:	697b      	ldr	r3, [r7, #20]
 8002a4e:	089b      	lsrs	r3, r3, #2
 8002a50:	3302      	adds	r3, #2
 8002a52:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	43da      	mvns	r2, r3
 8002a5a:	482b      	ldr	r0, [pc, #172]	; (8002b08 <HAL_GPIO_DeInit+0x1a8>)
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	089b      	lsrs	r3, r3, #2
 8002a60:	400a      	ands	r2, r1
 8002a62:	3302      	adds	r3, #2
 8002a64:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681a      	ldr	r2, [r3, #0]
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	005b      	lsls	r3, r3, #1
 8002a70:	2103      	movs	r1, #3
 8002a72:	fa01 f303 	lsl.w	r3, r1, r3
 8002a76:	431a      	orrs	r2, r3
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	08da      	lsrs	r2, r3, #3
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	3208      	adds	r2, #8
 8002a84:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	f003 0307 	and.w	r3, r3, #7
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	220f      	movs	r2, #15
 8002a92:	fa02 f303 	lsl.w	r3, r2, r3
 8002a96:	43db      	mvns	r3, r3
 8002a98:	697a      	ldr	r2, [r7, #20]
 8002a9a:	08d2      	lsrs	r2, r2, #3
 8002a9c:	4019      	ands	r1, r3
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	3208      	adds	r2, #8
 8002aa2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	68da      	ldr	r2, [r3, #12]
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	005b      	lsls	r3, r3, #1
 8002aae:	2103      	movs	r1, #3
 8002ab0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ab4:	43db      	mvns	r3, r3
 8002ab6:	401a      	ands	r2, r3
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	685a      	ldr	r2, [r3, #4]
 8002ac0:	2101      	movs	r1, #1
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ac8:	43db      	mvns	r3, r3
 8002aca:	401a      	ands	r2, r3
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	689a      	ldr	r2, [r3, #8]
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	005b      	lsls	r3, r3, #1
 8002ad8:	2103      	movs	r1, #3
 8002ada:	fa01 f303 	lsl.w	r3, r1, r3
 8002ade:	43db      	mvns	r3, r3
 8002ae0:	401a      	ands	r2, r3
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	609a      	str	r2, [r3, #8]
    }

    position++;
 8002ae6:	697b      	ldr	r3, [r7, #20]
 8002ae8:	3301      	adds	r3, #1
 8002aea:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 8002aec:	683a      	ldr	r2, [r7, #0]
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	fa22 f303 	lsr.w	r3, r2, r3
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	f47f af3b 	bne.w	8002970 <HAL_GPIO_DeInit+0x10>
  }
}
 8002afa:	bf00      	nop
 8002afc:	bf00      	nop
 8002afe:	371c      	adds	r7, #28
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr
 8002b08:	40010000 	.word	0x40010000
 8002b0c:	48000400 	.word	0x48000400
 8002b10:	48000800 	.word	0x48000800
 8002b14:	48000c00 	.word	0x48000c00
 8002b18:	48001000 	.word	0x48001000
 8002b1c:	48001400 	.word	0x48001400
 8002b20:	40010400 	.word	0x40010400

08002b24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b24:	b480      	push	{r7}
 8002b26:	b083      	sub	sp, #12
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
 8002b2c:	460b      	mov	r3, r1
 8002b2e:	807b      	strh	r3, [r7, #2]
 8002b30:	4613      	mov	r3, r2
 8002b32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002b34:	787b      	ldrb	r3, [r7, #1]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d003      	beq.n	8002b42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002b3a:	887a      	ldrh	r2, [r7, #2]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002b40:	e002      	b.n	8002b48 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002b42:	887a      	ldrh	r2, [r7, #2]
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002b48:	bf00      	nop
 8002b4a:	370c      	adds	r7, #12
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b52:	4770      	bx	lr

08002b54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d101      	bne.n	8002b66 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	e081      	b.n	8002c6a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b6c:	b2db      	uxtb	r3, r3
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d106      	bne.n	8002b80 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2200      	movs	r2, #0
 8002b76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	f7fe fcf0 	bl	8001560 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2224      	movs	r2, #36	; 0x24
 8002b84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f022 0201 	bic.w	r2, r2, #1
 8002b96:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	685a      	ldr	r2, [r3, #4]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002ba4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	689a      	ldr	r2, [r3, #8]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002bb4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	68db      	ldr	r3, [r3, #12]
 8002bba:	2b01      	cmp	r3, #1
 8002bbc:	d107      	bne.n	8002bce <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	689a      	ldr	r2, [r3, #8]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002bca:	609a      	str	r2, [r3, #8]
 8002bcc:	e006      	b.n	8002bdc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	689a      	ldr	r2, [r3, #8]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002bda:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	68db      	ldr	r3, [r3, #12]
 8002be0:	2b02      	cmp	r3, #2
 8002be2:	d104      	bne.n	8002bee <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002bec:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	687a      	ldr	r2, [r7, #4]
 8002bf6:	6812      	ldr	r2, [r2, #0]
 8002bf8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002bfc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c00:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	68da      	ldr	r2, [r3, #12]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002c10:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	691a      	ldr	r2, [r3, #16]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	695b      	ldr	r3, [r3, #20]
 8002c1a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	699b      	ldr	r3, [r3, #24]
 8002c22:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	430a      	orrs	r2, r1
 8002c2a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	69d9      	ldr	r1, [r3, #28]
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6a1a      	ldr	r2, [r3, #32]
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	430a      	orrs	r2, r1
 8002c3a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f042 0201 	orr.w	r2, r2, #1
 8002c4a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2220      	movs	r2, #32
 8002c56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2200      	movs	r2, #0
 8002c64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002c68:	2300      	movs	r3, #0
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	3708      	adds	r7, #8
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}

08002c72 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8002c72:	b580      	push	{r7, lr}
 8002c74:	b082      	sub	sp, #8
 8002c76:	af00      	add	r7, sp, #0
 8002c78:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d101      	bne.n	8002c84 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8002c80:	2301      	movs	r3, #1
 8002c82:	e021      	b.n	8002cc8 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2224      	movs	r2, #36	; 0x24
 8002c88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f022 0201 	bic.w	r2, r2, #1
 8002c9a:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8002c9c:	6878      	ldr	r0, [r7, #4]
 8002c9e:	f7fe fcd5 	bl	800164c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2200      	movs	r2, #0
 8002cac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8002cc6:	2300      	movs	r3, #0
}
 8002cc8:	4618      	mov	r0, r3
 8002cca:	3708      	adds	r7, #8
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}

08002cd0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b088      	sub	sp, #32
 8002cd4:	af02      	add	r7, sp, #8
 8002cd6:	60f8      	str	r0, [r7, #12]
 8002cd8:	607a      	str	r2, [r7, #4]
 8002cda:	461a      	mov	r2, r3
 8002cdc:	460b      	mov	r3, r1
 8002cde:	817b      	strh	r3, [r7, #10]
 8002ce0:	4613      	mov	r3, r2
 8002ce2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002cea:	b2db      	uxtb	r3, r3
 8002cec:	2b20      	cmp	r3, #32
 8002cee:	f040 80da 	bne.w	8002ea6 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002cf8:	2b01      	cmp	r3, #1
 8002cfa:	d101      	bne.n	8002d00 <HAL_I2C_Master_Transmit+0x30>
 8002cfc:	2302      	movs	r3, #2
 8002cfe:	e0d3      	b.n	8002ea8 <HAL_I2C_Master_Transmit+0x1d8>
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	2201      	movs	r2, #1
 8002d04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002d08:	f7ff faaa 	bl	8002260 <HAL_GetTick>
 8002d0c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002d0e:	697b      	ldr	r3, [r7, #20]
 8002d10:	9300      	str	r3, [sp, #0]
 8002d12:	2319      	movs	r3, #25
 8002d14:	2201      	movs	r2, #1
 8002d16:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d1a:	68f8      	ldr	r0, [r7, #12]
 8002d1c:	f000 f9e6 	bl	80030ec <I2C_WaitOnFlagUntilTimeout>
 8002d20:	4603      	mov	r3, r0
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d001      	beq.n	8002d2a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002d26:	2301      	movs	r3, #1
 8002d28:	e0be      	b.n	8002ea8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	2221      	movs	r2, #33	; 0x21
 8002d2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	2210      	movs	r2, #16
 8002d36:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	687a      	ldr	r2, [r7, #4]
 8002d44:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	893a      	ldrh	r2, [r7, #8]
 8002d4a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	2200      	movs	r2, #0
 8002d50:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d56:	b29b      	uxth	r3, r3
 8002d58:	2bff      	cmp	r3, #255	; 0xff
 8002d5a:	d90e      	bls.n	8002d7a <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	22ff      	movs	r2, #255	; 0xff
 8002d60:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d66:	b2da      	uxtb	r2, r3
 8002d68:	8979      	ldrh	r1, [r7, #10]
 8002d6a:	4b51      	ldr	r3, [pc, #324]	; (8002eb0 <HAL_I2C_Master_Transmit+0x1e0>)
 8002d6c:	9300      	str	r3, [sp, #0]
 8002d6e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002d72:	68f8      	ldr	r0, [r7, #12]
 8002d74:	f000 fbdc 	bl	8003530 <I2C_TransferConfig>
 8002d78:	e06c      	b.n	8002e54 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d7e:	b29a      	uxth	r2, r3
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d88:	b2da      	uxtb	r2, r3
 8002d8a:	8979      	ldrh	r1, [r7, #10]
 8002d8c:	4b48      	ldr	r3, [pc, #288]	; (8002eb0 <HAL_I2C_Master_Transmit+0x1e0>)
 8002d8e:	9300      	str	r3, [sp, #0]
 8002d90:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002d94:	68f8      	ldr	r0, [r7, #12]
 8002d96:	f000 fbcb 	bl	8003530 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002d9a:	e05b      	b.n	8002e54 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d9c:	697a      	ldr	r2, [r7, #20]
 8002d9e:	6a39      	ldr	r1, [r7, #32]
 8002da0:	68f8      	ldr	r0, [r7, #12]
 8002da2:	f000 f9e3 	bl	800316c <I2C_WaitOnTXISFlagUntilTimeout>
 8002da6:	4603      	mov	r3, r0
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d001      	beq.n	8002db0 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	e07b      	b.n	8002ea8 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002db4:	781a      	ldrb	r2, [r3, #0]
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc0:	1c5a      	adds	r2, r3, #1
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dca:	b29b      	uxth	r3, r3
 8002dcc:	3b01      	subs	r3, #1
 8002dce:	b29a      	uxth	r2, r3
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dd8:	3b01      	subs	r3, #1
 8002dda:	b29a      	uxth	r2, r3
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002de4:	b29b      	uxth	r3, r3
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d034      	beq.n	8002e54 <HAL_I2C_Master_Transmit+0x184>
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d130      	bne.n	8002e54 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	9300      	str	r3, [sp, #0]
 8002df6:	6a3b      	ldr	r3, [r7, #32]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	2180      	movs	r1, #128	; 0x80
 8002dfc:	68f8      	ldr	r0, [r7, #12]
 8002dfe:	f000 f975 	bl	80030ec <I2C_WaitOnFlagUntilTimeout>
 8002e02:	4603      	mov	r3, r0
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d001      	beq.n	8002e0c <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e04d      	b.n	8002ea8 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e10:	b29b      	uxth	r3, r3
 8002e12:	2bff      	cmp	r3, #255	; 0xff
 8002e14:	d90e      	bls.n	8002e34 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	22ff      	movs	r2, #255	; 0xff
 8002e1a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e20:	b2da      	uxtb	r2, r3
 8002e22:	8979      	ldrh	r1, [r7, #10]
 8002e24:	2300      	movs	r3, #0
 8002e26:	9300      	str	r3, [sp, #0]
 8002e28:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002e2c:	68f8      	ldr	r0, [r7, #12]
 8002e2e:	f000 fb7f 	bl	8003530 <I2C_TransferConfig>
 8002e32:	e00f      	b.n	8002e54 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e38:	b29a      	uxth	r2, r3
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e42:	b2da      	uxtb	r2, r3
 8002e44:	8979      	ldrh	r1, [r7, #10]
 8002e46:	2300      	movs	r3, #0
 8002e48:	9300      	str	r3, [sp, #0]
 8002e4a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e4e:	68f8      	ldr	r0, [r7, #12]
 8002e50:	f000 fb6e 	bl	8003530 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e58:	b29b      	uxth	r3, r3
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d19e      	bne.n	8002d9c <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e5e:	697a      	ldr	r2, [r7, #20]
 8002e60:	6a39      	ldr	r1, [r7, #32]
 8002e62:	68f8      	ldr	r0, [r7, #12]
 8002e64:	f000 f9c2 	bl	80031ec <I2C_WaitOnSTOPFlagUntilTimeout>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d001      	beq.n	8002e72 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	e01a      	b.n	8002ea8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	2220      	movs	r2, #32
 8002e78:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	6859      	ldr	r1, [r3, #4]
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	4b0b      	ldr	r3, [pc, #44]	; (8002eb4 <HAL_I2C_Master_Transmit+0x1e4>)
 8002e86:	400b      	ands	r3, r1
 8002e88:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2220      	movs	r2, #32
 8002e8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2200      	movs	r2, #0
 8002e96:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	e000      	b.n	8002ea8 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8002ea6:	2302      	movs	r3, #2
  }
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	3718      	adds	r7, #24
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}
 8002eb0:	80002000 	.word	0x80002000
 8002eb4:	fe00e800 	.word	0xfe00e800

08002eb8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b088      	sub	sp, #32
 8002ebc:	af02      	add	r7, sp, #8
 8002ebe:	60f8      	str	r0, [r7, #12]
 8002ec0:	607a      	str	r2, [r7, #4]
 8002ec2:	461a      	mov	r2, r3
 8002ec4:	460b      	mov	r3, r1
 8002ec6:	817b      	strh	r3, [r7, #10]
 8002ec8:	4613      	mov	r3, r2
 8002eca:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ed2:	b2db      	uxtb	r3, r3
 8002ed4:	2b20      	cmp	r3, #32
 8002ed6:	f040 80db 	bne.w	8003090 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d101      	bne.n	8002ee8 <HAL_I2C_Master_Receive+0x30>
 8002ee4:	2302      	movs	r3, #2
 8002ee6:	e0d4      	b.n	8003092 <HAL_I2C_Master_Receive+0x1da>
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2201      	movs	r2, #1
 8002eec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002ef0:	f7ff f9b6 	bl	8002260 <HAL_GetTick>
 8002ef4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	9300      	str	r3, [sp, #0]
 8002efa:	2319      	movs	r3, #25
 8002efc:	2201      	movs	r2, #1
 8002efe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002f02:	68f8      	ldr	r0, [r7, #12]
 8002f04:	f000 f8f2 	bl	80030ec <I2C_WaitOnFlagUntilTimeout>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d001      	beq.n	8002f12 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e0bf      	b.n	8003092 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	2222      	movs	r2, #34	; 0x22
 8002f16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2210      	movs	r2, #16
 8002f1e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	2200      	movs	r2, #0
 8002f26:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	687a      	ldr	r2, [r7, #4]
 8002f2c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	893a      	ldrh	r2, [r7, #8]
 8002f32:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	2200      	movs	r2, #0
 8002f38:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f3e:	b29b      	uxth	r3, r3
 8002f40:	2bff      	cmp	r3, #255	; 0xff
 8002f42:	d90e      	bls.n	8002f62 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	22ff      	movs	r2, #255	; 0xff
 8002f48:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f4e:	b2da      	uxtb	r2, r3
 8002f50:	8979      	ldrh	r1, [r7, #10]
 8002f52:	4b52      	ldr	r3, [pc, #328]	; (800309c <HAL_I2C_Master_Receive+0x1e4>)
 8002f54:	9300      	str	r3, [sp, #0]
 8002f56:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002f5a:	68f8      	ldr	r0, [r7, #12]
 8002f5c:	f000 fae8 	bl	8003530 <I2C_TransferConfig>
 8002f60:	e06d      	b.n	800303e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f66:	b29a      	uxth	r2, r3
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f70:	b2da      	uxtb	r2, r3
 8002f72:	8979      	ldrh	r1, [r7, #10]
 8002f74:	4b49      	ldr	r3, [pc, #292]	; (800309c <HAL_I2C_Master_Receive+0x1e4>)
 8002f76:	9300      	str	r3, [sp, #0]
 8002f78:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002f7c:	68f8      	ldr	r0, [r7, #12]
 8002f7e:	f000 fad7 	bl	8003530 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002f82:	e05c      	b.n	800303e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f84:	697a      	ldr	r2, [r7, #20]
 8002f86:	6a39      	ldr	r1, [r7, #32]
 8002f88:	68f8      	ldr	r0, [r7, #12]
 8002f8a:	f000 f96b 	bl	8003264 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d001      	beq.n	8002f98 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002f94:	2301      	movs	r3, #1
 8002f96:	e07c      	b.n	8003092 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fa2:	b2d2      	uxtb	r2, r2
 8002fa4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002faa:	1c5a      	adds	r2, r3, #1
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fb4:	3b01      	subs	r3, #1
 8002fb6:	b29a      	uxth	r2, r3
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fc0:	b29b      	uxth	r3, r3
 8002fc2:	3b01      	subs	r3, #1
 8002fc4:	b29a      	uxth	r2, r3
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fce:	b29b      	uxth	r3, r3
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d034      	beq.n	800303e <HAL_I2C_Master_Receive+0x186>
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d130      	bne.n	800303e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002fdc:	697b      	ldr	r3, [r7, #20]
 8002fde:	9300      	str	r3, [sp, #0]
 8002fe0:	6a3b      	ldr	r3, [r7, #32]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	2180      	movs	r1, #128	; 0x80
 8002fe6:	68f8      	ldr	r0, [r7, #12]
 8002fe8:	f000 f880 	bl	80030ec <I2C_WaitOnFlagUntilTimeout>
 8002fec:	4603      	mov	r3, r0
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d001      	beq.n	8002ff6 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e04d      	b.n	8003092 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ffa:	b29b      	uxth	r3, r3
 8002ffc:	2bff      	cmp	r3, #255	; 0xff
 8002ffe:	d90e      	bls.n	800301e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	22ff      	movs	r2, #255	; 0xff
 8003004:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800300a:	b2da      	uxtb	r2, r3
 800300c:	8979      	ldrh	r1, [r7, #10]
 800300e:	2300      	movs	r3, #0
 8003010:	9300      	str	r3, [sp, #0]
 8003012:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003016:	68f8      	ldr	r0, [r7, #12]
 8003018:	f000 fa8a 	bl	8003530 <I2C_TransferConfig>
 800301c:	e00f      	b.n	800303e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003022:	b29a      	uxth	r2, r3
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800302c:	b2da      	uxtb	r2, r3
 800302e:	8979      	ldrh	r1, [r7, #10]
 8003030:	2300      	movs	r3, #0
 8003032:	9300      	str	r3, [sp, #0]
 8003034:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003038:	68f8      	ldr	r0, [r7, #12]
 800303a:	f000 fa79 	bl	8003530 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003042:	b29b      	uxth	r3, r3
 8003044:	2b00      	cmp	r3, #0
 8003046:	d19d      	bne.n	8002f84 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003048:	697a      	ldr	r2, [r7, #20]
 800304a:	6a39      	ldr	r1, [r7, #32]
 800304c:	68f8      	ldr	r0, [r7, #12]
 800304e:	f000 f8cd 	bl	80031ec <I2C_WaitOnSTOPFlagUntilTimeout>
 8003052:	4603      	mov	r3, r0
 8003054:	2b00      	cmp	r3, #0
 8003056:	d001      	beq.n	800305c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8003058:	2301      	movs	r3, #1
 800305a:	e01a      	b.n	8003092 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	2220      	movs	r2, #32
 8003062:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	6859      	ldr	r1, [r3, #4]
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	4b0c      	ldr	r3, [pc, #48]	; (80030a0 <HAL_I2C_Master_Receive+0x1e8>)
 8003070:	400b      	ands	r3, r1
 8003072:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2220      	movs	r2, #32
 8003078:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2200      	movs	r2, #0
 8003080:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2200      	movs	r2, #0
 8003088:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800308c:	2300      	movs	r3, #0
 800308e:	e000      	b.n	8003092 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8003090:	2302      	movs	r3, #2
  }
}
 8003092:	4618      	mov	r0, r3
 8003094:	3718      	adds	r7, #24
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	80002400 	.word	0x80002400
 80030a0:	fe00e800 	.word	0xfe00e800

080030a4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b083      	sub	sp, #12
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	699b      	ldr	r3, [r3, #24]
 80030b2:	f003 0302 	and.w	r3, r3, #2
 80030b6:	2b02      	cmp	r3, #2
 80030b8:	d103      	bne.n	80030c2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	2200      	movs	r2, #0
 80030c0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	699b      	ldr	r3, [r3, #24]
 80030c8:	f003 0301 	and.w	r3, r3, #1
 80030cc:	2b01      	cmp	r3, #1
 80030ce:	d007      	beq.n	80030e0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	699a      	ldr	r2, [r3, #24]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f042 0201 	orr.w	r2, r2, #1
 80030de:	619a      	str	r2, [r3, #24]
  }
}
 80030e0:	bf00      	nop
 80030e2:	370c      	adds	r7, #12
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr

080030ec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b084      	sub	sp, #16
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	60f8      	str	r0, [r7, #12]
 80030f4:	60b9      	str	r1, [r7, #8]
 80030f6:	603b      	str	r3, [r7, #0]
 80030f8:	4613      	mov	r3, r2
 80030fa:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030fc:	e022      	b.n	8003144 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003104:	d01e      	beq.n	8003144 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003106:	f7ff f8ab 	bl	8002260 <HAL_GetTick>
 800310a:	4602      	mov	r2, r0
 800310c:	69bb      	ldr	r3, [r7, #24]
 800310e:	1ad3      	subs	r3, r2, r3
 8003110:	683a      	ldr	r2, [r7, #0]
 8003112:	429a      	cmp	r2, r3
 8003114:	d302      	bcc.n	800311c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d113      	bne.n	8003144 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003120:	f043 0220 	orr.w	r2, r3, #32
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	2220      	movs	r2, #32
 800312c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	2200      	movs	r2, #0
 8003134:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	2200      	movs	r2, #0
 800313c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	e00f      	b.n	8003164 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	699a      	ldr	r2, [r3, #24]
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	4013      	ands	r3, r2
 800314e:	68ba      	ldr	r2, [r7, #8]
 8003150:	429a      	cmp	r2, r3
 8003152:	bf0c      	ite	eq
 8003154:	2301      	moveq	r3, #1
 8003156:	2300      	movne	r3, #0
 8003158:	b2db      	uxtb	r3, r3
 800315a:	461a      	mov	r2, r3
 800315c:	79fb      	ldrb	r3, [r7, #7]
 800315e:	429a      	cmp	r2, r3
 8003160:	d0cd      	beq.n	80030fe <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003162:	2300      	movs	r3, #0
}
 8003164:	4618      	mov	r0, r3
 8003166:	3710      	adds	r7, #16
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}

0800316c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b084      	sub	sp, #16
 8003170:	af00      	add	r7, sp, #0
 8003172:	60f8      	str	r0, [r7, #12]
 8003174:	60b9      	str	r1, [r7, #8]
 8003176:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003178:	e02c      	b.n	80031d4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800317a:	687a      	ldr	r2, [r7, #4]
 800317c:	68b9      	ldr	r1, [r7, #8]
 800317e:	68f8      	ldr	r0, [r7, #12]
 8003180:	f000 f8ea 	bl	8003358 <I2C_IsErrorOccurred>
 8003184:	4603      	mov	r3, r0
 8003186:	2b00      	cmp	r3, #0
 8003188:	d001      	beq.n	800318e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800318a:	2301      	movs	r3, #1
 800318c:	e02a      	b.n	80031e4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003194:	d01e      	beq.n	80031d4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003196:	f7ff f863 	bl	8002260 <HAL_GetTick>
 800319a:	4602      	mov	r2, r0
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	1ad3      	subs	r3, r2, r3
 80031a0:	68ba      	ldr	r2, [r7, #8]
 80031a2:	429a      	cmp	r2, r3
 80031a4:	d302      	bcc.n	80031ac <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80031a6:	68bb      	ldr	r3, [r7, #8]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d113      	bne.n	80031d4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031b0:	f043 0220 	orr.w	r2, r3, #32
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	2220      	movs	r2, #32
 80031bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2200      	movs	r2, #0
 80031c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	2200      	movs	r2, #0
 80031cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80031d0:	2301      	movs	r3, #1
 80031d2:	e007      	b.n	80031e4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	699b      	ldr	r3, [r3, #24]
 80031da:	f003 0302 	and.w	r3, r3, #2
 80031de:	2b02      	cmp	r3, #2
 80031e0:	d1cb      	bne.n	800317a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80031e2:	2300      	movs	r3, #0
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	3710      	adds	r7, #16
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}

080031ec <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b084      	sub	sp, #16
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	60f8      	str	r0, [r7, #12]
 80031f4:	60b9      	str	r1, [r7, #8]
 80031f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80031f8:	e028      	b.n	800324c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80031fa:	687a      	ldr	r2, [r7, #4]
 80031fc:	68b9      	ldr	r1, [r7, #8]
 80031fe:	68f8      	ldr	r0, [r7, #12]
 8003200:	f000 f8aa 	bl	8003358 <I2C_IsErrorOccurred>
 8003204:	4603      	mov	r3, r0
 8003206:	2b00      	cmp	r3, #0
 8003208:	d001      	beq.n	800320e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e026      	b.n	800325c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800320e:	f7ff f827 	bl	8002260 <HAL_GetTick>
 8003212:	4602      	mov	r2, r0
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	1ad3      	subs	r3, r2, r3
 8003218:	68ba      	ldr	r2, [r7, #8]
 800321a:	429a      	cmp	r2, r3
 800321c:	d302      	bcc.n	8003224 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800321e:	68bb      	ldr	r3, [r7, #8]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d113      	bne.n	800324c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003228:	f043 0220 	orr.w	r2, r3, #32
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2220      	movs	r2, #32
 8003234:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	2200      	movs	r2, #0
 800323c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	2200      	movs	r2, #0
 8003244:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003248:	2301      	movs	r3, #1
 800324a:	e007      	b.n	800325c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	699b      	ldr	r3, [r3, #24]
 8003252:	f003 0320 	and.w	r3, r3, #32
 8003256:	2b20      	cmp	r3, #32
 8003258:	d1cf      	bne.n	80031fa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800325a:	2300      	movs	r3, #0
}
 800325c:	4618      	mov	r0, r3
 800325e:	3710      	adds	r7, #16
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}

08003264 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b084      	sub	sp, #16
 8003268:	af00      	add	r7, sp, #0
 800326a:	60f8      	str	r0, [r7, #12]
 800326c:	60b9      	str	r1, [r7, #8]
 800326e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003270:	e064      	b.n	800333c <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003272:	687a      	ldr	r2, [r7, #4]
 8003274:	68b9      	ldr	r1, [r7, #8]
 8003276:	68f8      	ldr	r0, [r7, #12]
 8003278:	f000 f86e 	bl	8003358 <I2C_IsErrorOccurred>
 800327c:	4603      	mov	r3, r0
 800327e:	2b00      	cmp	r3, #0
 8003280:	d001      	beq.n	8003286 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003282:	2301      	movs	r3, #1
 8003284:	e062      	b.n	800334c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	699b      	ldr	r3, [r3, #24]
 800328c:	f003 0320 	and.w	r3, r3, #32
 8003290:	2b20      	cmp	r3, #32
 8003292:	d138      	bne.n	8003306 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	699b      	ldr	r3, [r3, #24]
 800329a:	f003 0304 	and.w	r3, r3, #4
 800329e:	2b04      	cmp	r3, #4
 80032a0:	d105      	bne.n	80032ae <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d001      	beq.n	80032ae <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80032aa:	2300      	movs	r3, #0
 80032ac:	e04e      	b.n	800334c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	699b      	ldr	r3, [r3, #24]
 80032b4:	f003 0310 	and.w	r3, r3, #16
 80032b8:	2b10      	cmp	r3, #16
 80032ba:	d107      	bne.n	80032cc <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	2210      	movs	r2, #16
 80032c2:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	2204      	movs	r2, #4
 80032c8:	645a      	str	r2, [r3, #68]	; 0x44
 80032ca:	e002      	b.n	80032d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	2200      	movs	r2, #0
 80032d0:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	2220      	movs	r2, #32
 80032d8:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	6859      	ldr	r1, [r3, #4]
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	4b1b      	ldr	r3, [pc, #108]	; (8003354 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 80032e6:	400b      	ands	r3, r1
 80032e8:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	2220      	movs	r2, #32
 80032ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	2200      	movs	r2, #0
 80032f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	e022      	b.n	800334c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003306:	f7fe ffab 	bl	8002260 <HAL_GetTick>
 800330a:	4602      	mov	r2, r0
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	1ad3      	subs	r3, r2, r3
 8003310:	68ba      	ldr	r2, [r7, #8]
 8003312:	429a      	cmp	r2, r3
 8003314:	d302      	bcc.n	800331c <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8003316:	68bb      	ldr	r3, [r7, #8]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d10f      	bne.n	800333c <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003320:	f043 0220 	orr.w	r2, r3, #32
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2220      	movs	r2, #32
 800332c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	2200      	movs	r2, #0
 8003334:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003338:	2301      	movs	r3, #1
 800333a:	e007      	b.n	800334c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	699b      	ldr	r3, [r3, #24]
 8003342:	f003 0304 	and.w	r3, r3, #4
 8003346:	2b04      	cmp	r3, #4
 8003348:	d193      	bne.n	8003272 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800334a:	2300      	movs	r3, #0
}
 800334c:	4618      	mov	r0, r3
 800334e:	3710      	adds	r7, #16
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}
 8003354:	fe00e800 	.word	0xfe00e800

08003358 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b08a      	sub	sp, #40	; 0x28
 800335c:	af00      	add	r7, sp, #0
 800335e:	60f8      	str	r0, [r7, #12]
 8003360:	60b9      	str	r1, [r7, #8]
 8003362:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003364:	2300      	movs	r3, #0
 8003366:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	699b      	ldr	r3, [r3, #24]
 8003370:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003372:	2300      	movs	r3, #0
 8003374:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800337a:	69bb      	ldr	r3, [r7, #24]
 800337c:	f003 0310 	and.w	r3, r3, #16
 8003380:	2b00      	cmp	r3, #0
 8003382:	d075      	beq.n	8003470 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	2210      	movs	r2, #16
 800338a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800338c:	e056      	b.n	800343c <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800338e:	68bb      	ldr	r3, [r7, #8]
 8003390:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003394:	d052      	beq.n	800343c <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003396:	f7fe ff63 	bl	8002260 <HAL_GetTick>
 800339a:	4602      	mov	r2, r0
 800339c:	69fb      	ldr	r3, [r7, #28]
 800339e:	1ad3      	subs	r3, r2, r3
 80033a0:	68ba      	ldr	r2, [r7, #8]
 80033a2:	429a      	cmp	r2, r3
 80033a4:	d302      	bcc.n	80033ac <I2C_IsErrorOccurred+0x54>
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d147      	bne.n	800343c <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033b6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80033be:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	699b      	ldr	r3, [r3, #24]
 80033c6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80033ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80033ce:	d12e      	bne.n	800342e <I2C_IsErrorOccurred+0xd6>
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80033d6:	d02a      	beq.n	800342e <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 80033d8:	7cfb      	ldrb	r3, [r7, #19]
 80033da:	2b20      	cmp	r3, #32
 80033dc:	d027      	beq.n	800342e <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	685a      	ldr	r2, [r3, #4]
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80033ec:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80033ee:	f7fe ff37 	bl	8002260 <HAL_GetTick>
 80033f2:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80033f4:	e01b      	b.n	800342e <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80033f6:	f7fe ff33 	bl	8002260 <HAL_GetTick>
 80033fa:	4602      	mov	r2, r0
 80033fc:	69fb      	ldr	r3, [r7, #28]
 80033fe:	1ad3      	subs	r3, r2, r3
 8003400:	2b19      	cmp	r3, #25
 8003402:	d914      	bls.n	800342e <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003408:	f043 0220 	orr.w	r2, r3, #32
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	2220      	movs	r2, #32
 8003414:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2200      	movs	r2, #0
 800341c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	2200      	movs	r2, #0
 8003424:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	699b      	ldr	r3, [r3, #24]
 8003434:	f003 0320 	and.w	r3, r3, #32
 8003438:	2b20      	cmp	r3, #32
 800343a:	d1dc      	bne.n	80033f6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	699b      	ldr	r3, [r3, #24]
 8003442:	f003 0320 	and.w	r3, r3, #32
 8003446:	2b20      	cmp	r3, #32
 8003448:	d003      	beq.n	8003452 <I2C_IsErrorOccurred+0xfa>
 800344a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800344e:	2b00      	cmp	r3, #0
 8003450:	d09d      	beq.n	800338e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003452:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003456:	2b00      	cmp	r3, #0
 8003458:	d103      	bne.n	8003462 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	2220      	movs	r2, #32
 8003460:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003462:	6a3b      	ldr	r3, [r7, #32]
 8003464:	f043 0304 	orr.w	r3, r3, #4
 8003468:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	699b      	ldr	r3, [r3, #24]
 8003476:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003478:	69bb      	ldr	r3, [r7, #24]
 800347a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800347e:	2b00      	cmp	r3, #0
 8003480:	d00b      	beq.n	800349a <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003482:	6a3b      	ldr	r3, [r7, #32]
 8003484:	f043 0301 	orr.w	r3, r3, #1
 8003488:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003492:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003494:	2301      	movs	r3, #1
 8003496:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800349a:	69bb      	ldr	r3, [r7, #24]
 800349c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d00b      	beq.n	80034bc <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80034a4:	6a3b      	ldr	r3, [r7, #32]
 80034a6:	f043 0308 	orr.w	r3, r3, #8
 80034aa:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80034b4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80034bc:	69bb      	ldr	r3, [r7, #24]
 80034be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d00b      	beq.n	80034de <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80034c6:	6a3b      	ldr	r3, [r7, #32]
 80034c8:	f043 0302 	orr.w	r3, r3, #2
 80034cc:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80034d6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80034d8:	2301      	movs	r3, #1
 80034da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80034de:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d01c      	beq.n	8003520 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80034e6:	68f8      	ldr	r0, [r7, #12]
 80034e8:	f7ff fddc 	bl	80030a4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	6859      	ldr	r1, [r3, #4]
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	4b0d      	ldr	r3, [pc, #52]	; (800352c <I2C_IsErrorOccurred+0x1d4>)
 80034f8:	400b      	ands	r3, r1
 80034fa:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003500:	6a3b      	ldr	r3, [r7, #32]
 8003502:	431a      	orrs	r2, r3
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2220      	movs	r2, #32
 800350c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	2200      	movs	r2, #0
 8003514:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2200      	movs	r2, #0
 800351c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8003520:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003524:	4618      	mov	r0, r3
 8003526:	3728      	adds	r7, #40	; 0x28
 8003528:	46bd      	mov	sp, r7
 800352a:	bd80      	pop	{r7, pc}
 800352c:	fe00e800 	.word	0xfe00e800

08003530 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003530:	b480      	push	{r7}
 8003532:	b087      	sub	sp, #28
 8003534:	af00      	add	r7, sp, #0
 8003536:	60f8      	str	r0, [r7, #12]
 8003538:	607b      	str	r3, [r7, #4]
 800353a:	460b      	mov	r3, r1
 800353c:	817b      	strh	r3, [r7, #10]
 800353e:	4613      	mov	r3, r2
 8003540:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003542:	897b      	ldrh	r3, [r7, #10]
 8003544:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003548:	7a7b      	ldrb	r3, [r7, #9]
 800354a:	041b      	lsls	r3, r3, #16
 800354c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003550:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003556:	6a3b      	ldr	r3, [r7, #32]
 8003558:	4313      	orrs	r3, r2
 800355a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800355e:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	685a      	ldr	r2, [r3, #4]
 8003566:	6a3b      	ldr	r3, [r7, #32]
 8003568:	0d5b      	lsrs	r3, r3, #21
 800356a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800356e:	4b08      	ldr	r3, [pc, #32]	; (8003590 <I2C_TransferConfig+0x60>)
 8003570:	430b      	orrs	r3, r1
 8003572:	43db      	mvns	r3, r3
 8003574:	ea02 0103 	and.w	r1, r2, r3
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	697a      	ldr	r2, [r7, #20]
 800357e:	430a      	orrs	r2, r1
 8003580:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003582:	bf00      	nop
 8003584:	371c      	adds	r7, #28
 8003586:	46bd      	mov	sp, r7
 8003588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358c:	4770      	bx	lr
 800358e:	bf00      	nop
 8003590:	03ff63ff 	.word	0x03ff63ff

08003594 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003594:	b480      	push	{r7}
 8003596:	b083      	sub	sp, #12
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
 800359c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	2b20      	cmp	r3, #32
 80035a8:	d138      	bne.n	800361c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80035b0:	2b01      	cmp	r3, #1
 80035b2:	d101      	bne.n	80035b8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80035b4:	2302      	movs	r3, #2
 80035b6:	e032      	b.n	800361e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2201      	movs	r2, #1
 80035bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2224      	movs	r2, #36	; 0x24
 80035c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f022 0201 	bic.w	r2, r2, #1
 80035d6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80035e6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	6819      	ldr	r1, [r3, #0]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	683a      	ldr	r2, [r7, #0]
 80035f4:	430a      	orrs	r2, r1
 80035f6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f042 0201 	orr.w	r2, r2, #1
 8003606:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2220      	movs	r2, #32
 800360c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2200      	movs	r2, #0
 8003614:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003618:	2300      	movs	r3, #0
 800361a:	e000      	b.n	800361e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800361c:	2302      	movs	r3, #2
  }
}
 800361e:	4618      	mov	r0, r3
 8003620:	370c      	adds	r7, #12
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr

0800362a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800362a:	b480      	push	{r7}
 800362c:	b085      	sub	sp, #20
 800362e:	af00      	add	r7, sp, #0
 8003630:	6078      	str	r0, [r7, #4]
 8003632:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800363a:	b2db      	uxtb	r3, r3
 800363c:	2b20      	cmp	r3, #32
 800363e:	d139      	bne.n	80036b4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003646:	2b01      	cmp	r3, #1
 8003648:	d101      	bne.n	800364e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800364a:	2302      	movs	r3, #2
 800364c:	e033      	b.n	80036b6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2201      	movs	r2, #1
 8003652:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2224      	movs	r2, #36	; 0x24
 800365a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	681a      	ldr	r2, [r3, #0]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f022 0201 	bic.w	r2, r2, #1
 800366c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800367c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	021b      	lsls	r3, r3, #8
 8003682:	68fa      	ldr	r2, [r7, #12]
 8003684:	4313      	orrs	r3, r2
 8003686:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	68fa      	ldr	r2, [r7, #12]
 800368e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	681a      	ldr	r2, [r3, #0]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f042 0201 	orr.w	r2, r2, #1
 800369e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2220      	movs	r2, #32
 80036a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2200      	movs	r2, #0
 80036ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80036b0:	2300      	movs	r3, #0
 80036b2:	e000      	b.n	80036b6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80036b4:	2302      	movs	r3, #2
  }
}
 80036b6:	4618      	mov	r0, r3
 80036b8:	3714      	adds	r7, #20
 80036ba:	46bd      	mov	sp, r7
 80036bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c0:	4770      	bx	lr
	...

080036c4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80036c4:	b480      	push	{r7}
 80036c6:	b085      	sub	sp, #20
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d141      	bne.n	8003756 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80036d2:	4b4b      	ldr	r3, [pc, #300]	; (8003800 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80036da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036de:	d131      	bne.n	8003744 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80036e0:	4b47      	ldr	r3, [pc, #284]	; (8003800 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80036e6:	4a46      	ldr	r2, [pc, #280]	; (8003800 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80036ec:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80036f0:	4b43      	ldr	r3, [pc, #268]	; (8003800 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80036f8:	4a41      	ldr	r2, [pc, #260]	; (8003800 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80036fe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003700:	4b40      	ldr	r3, [pc, #256]	; (8003804 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	2232      	movs	r2, #50	; 0x32
 8003706:	fb02 f303 	mul.w	r3, r2, r3
 800370a:	4a3f      	ldr	r2, [pc, #252]	; (8003808 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800370c:	fba2 2303 	umull	r2, r3, r2, r3
 8003710:	0c9b      	lsrs	r3, r3, #18
 8003712:	3301      	adds	r3, #1
 8003714:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003716:	e002      	b.n	800371e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	3b01      	subs	r3, #1
 800371c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800371e:	4b38      	ldr	r3, [pc, #224]	; (8003800 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003720:	695b      	ldr	r3, [r3, #20]
 8003722:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003726:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800372a:	d102      	bne.n	8003732 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d1f2      	bne.n	8003718 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003732:	4b33      	ldr	r3, [pc, #204]	; (8003800 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003734:	695b      	ldr	r3, [r3, #20]
 8003736:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800373a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800373e:	d158      	bne.n	80037f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003740:	2303      	movs	r3, #3
 8003742:	e057      	b.n	80037f4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003744:	4b2e      	ldr	r3, [pc, #184]	; (8003800 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003746:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800374a:	4a2d      	ldr	r2, [pc, #180]	; (8003800 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800374c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003750:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003754:	e04d      	b.n	80037f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800375c:	d141      	bne.n	80037e2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800375e:	4b28      	ldr	r3, [pc, #160]	; (8003800 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003766:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800376a:	d131      	bne.n	80037d0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800376c:	4b24      	ldr	r3, [pc, #144]	; (8003800 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800376e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003772:	4a23      	ldr	r2, [pc, #140]	; (8003800 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003774:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003778:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800377c:	4b20      	ldr	r3, [pc, #128]	; (8003800 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003784:	4a1e      	ldr	r2, [pc, #120]	; (8003800 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003786:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800378a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800378c:	4b1d      	ldr	r3, [pc, #116]	; (8003804 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	2232      	movs	r2, #50	; 0x32
 8003792:	fb02 f303 	mul.w	r3, r2, r3
 8003796:	4a1c      	ldr	r2, [pc, #112]	; (8003808 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003798:	fba2 2303 	umull	r2, r3, r2, r3
 800379c:	0c9b      	lsrs	r3, r3, #18
 800379e:	3301      	adds	r3, #1
 80037a0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80037a2:	e002      	b.n	80037aa <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	3b01      	subs	r3, #1
 80037a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80037aa:	4b15      	ldr	r3, [pc, #84]	; (8003800 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037ac:	695b      	ldr	r3, [r3, #20]
 80037ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037b6:	d102      	bne.n	80037be <HAL_PWREx_ControlVoltageScaling+0xfa>
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d1f2      	bne.n	80037a4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80037be:	4b10      	ldr	r3, [pc, #64]	; (8003800 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037c0:	695b      	ldr	r3, [r3, #20]
 80037c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037ca:	d112      	bne.n	80037f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80037cc:	2303      	movs	r3, #3
 80037ce:	e011      	b.n	80037f4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80037d0:	4b0b      	ldr	r3, [pc, #44]	; (8003800 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80037d6:	4a0a      	ldr	r2, [pc, #40]	; (8003800 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037dc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80037e0:	e007      	b.n	80037f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80037e2:	4b07      	ldr	r3, [pc, #28]	; (8003800 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80037ea:	4a05      	ldr	r2, [pc, #20]	; (8003800 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037ec:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80037f0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80037f2:	2300      	movs	r3, #0
}
 80037f4:	4618      	mov	r0, r3
 80037f6:	3714      	adds	r7, #20
 80037f8:	46bd      	mov	sp, r7
 80037fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fe:	4770      	bx	lr
 8003800:	40007000 	.word	0x40007000
 8003804:	200000e8 	.word	0x200000e8
 8003808:	431bde83 	.word	0x431bde83

0800380c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800380c:	b480      	push	{r7}
 800380e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003810:	4b05      	ldr	r3, [pc, #20]	; (8003828 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	4a04      	ldr	r2, [pc, #16]	; (8003828 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003816:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800381a:	6093      	str	r3, [r2, #8]
}
 800381c:	bf00      	nop
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr
 8003826:	bf00      	nop
 8003828:	40007000 	.word	0x40007000

0800382c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b088      	sub	sp, #32
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d101      	bne.n	800383e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	e306      	b.n	8003e4c <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f003 0301 	and.w	r3, r3, #1
 8003846:	2b00      	cmp	r3, #0
 8003848:	d075      	beq.n	8003936 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800384a:	4b97      	ldr	r3, [pc, #604]	; (8003aa8 <HAL_RCC_OscConfig+0x27c>)
 800384c:	689b      	ldr	r3, [r3, #8]
 800384e:	f003 030c 	and.w	r3, r3, #12
 8003852:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003854:	4b94      	ldr	r3, [pc, #592]	; (8003aa8 <HAL_RCC_OscConfig+0x27c>)
 8003856:	68db      	ldr	r3, [r3, #12]
 8003858:	f003 0303 	and.w	r3, r3, #3
 800385c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800385e:	69bb      	ldr	r3, [r7, #24]
 8003860:	2b0c      	cmp	r3, #12
 8003862:	d102      	bne.n	800386a <HAL_RCC_OscConfig+0x3e>
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	2b03      	cmp	r3, #3
 8003868:	d002      	beq.n	8003870 <HAL_RCC_OscConfig+0x44>
 800386a:	69bb      	ldr	r3, [r7, #24]
 800386c:	2b08      	cmp	r3, #8
 800386e:	d10b      	bne.n	8003888 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003870:	4b8d      	ldr	r3, [pc, #564]	; (8003aa8 <HAL_RCC_OscConfig+0x27c>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003878:	2b00      	cmp	r3, #0
 800387a:	d05b      	beq.n	8003934 <HAL_RCC_OscConfig+0x108>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d157      	bne.n	8003934 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e2e1      	b.n	8003e4c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003890:	d106      	bne.n	80038a0 <HAL_RCC_OscConfig+0x74>
 8003892:	4b85      	ldr	r3, [pc, #532]	; (8003aa8 <HAL_RCC_OscConfig+0x27c>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a84      	ldr	r2, [pc, #528]	; (8003aa8 <HAL_RCC_OscConfig+0x27c>)
 8003898:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800389c:	6013      	str	r3, [r2, #0]
 800389e:	e01d      	b.n	80038dc <HAL_RCC_OscConfig+0xb0>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80038a8:	d10c      	bne.n	80038c4 <HAL_RCC_OscConfig+0x98>
 80038aa:	4b7f      	ldr	r3, [pc, #508]	; (8003aa8 <HAL_RCC_OscConfig+0x27c>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4a7e      	ldr	r2, [pc, #504]	; (8003aa8 <HAL_RCC_OscConfig+0x27c>)
 80038b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80038b4:	6013      	str	r3, [r2, #0]
 80038b6:	4b7c      	ldr	r3, [pc, #496]	; (8003aa8 <HAL_RCC_OscConfig+0x27c>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a7b      	ldr	r2, [pc, #492]	; (8003aa8 <HAL_RCC_OscConfig+0x27c>)
 80038bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038c0:	6013      	str	r3, [r2, #0]
 80038c2:	e00b      	b.n	80038dc <HAL_RCC_OscConfig+0xb0>
 80038c4:	4b78      	ldr	r3, [pc, #480]	; (8003aa8 <HAL_RCC_OscConfig+0x27c>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a77      	ldr	r2, [pc, #476]	; (8003aa8 <HAL_RCC_OscConfig+0x27c>)
 80038ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038ce:	6013      	str	r3, [r2, #0]
 80038d0:	4b75      	ldr	r3, [pc, #468]	; (8003aa8 <HAL_RCC_OscConfig+0x27c>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a74      	ldr	r2, [pc, #464]	; (8003aa8 <HAL_RCC_OscConfig+0x27c>)
 80038d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80038da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d013      	beq.n	800390c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038e4:	f7fe fcbc 	bl	8002260 <HAL_GetTick>
 80038e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038ea:	e008      	b.n	80038fe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038ec:	f7fe fcb8 	bl	8002260 <HAL_GetTick>
 80038f0:	4602      	mov	r2, r0
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	1ad3      	subs	r3, r2, r3
 80038f6:	2b64      	cmp	r3, #100	; 0x64
 80038f8:	d901      	bls.n	80038fe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80038fa:	2303      	movs	r3, #3
 80038fc:	e2a6      	b.n	8003e4c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038fe:	4b6a      	ldr	r3, [pc, #424]	; (8003aa8 <HAL_RCC_OscConfig+0x27c>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003906:	2b00      	cmp	r3, #0
 8003908:	d0f0      	beq.n	80038ec <HAL_RCC_OscConfig+0xc0>
 800390a:	e014      	b.n	8003936 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800390c:	f7fe fca8 	bl	8002260 <HAL_GetTick>
 8003910:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003912:	e008      	b.n	8003926 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003914:	f7fe fca4 	bl	8002260 <HAL_GetTick>
 8003918:	4602      	mov	r2, r0
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	1ad3      	subs	r3, r2, r3
 800391e:	2b64      	cmp	r3, #100	; 0x64
 8003920:	d901      	bls.n	8003926 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003922:	2303      	movs	r3, #3
 8003924:	e292      	b.n	8003e4c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003926:	4b60      	ldr	r3, [pc, #384]	; (8003aa8 <HAL_RCC_OscConfig+0x27c>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800392e:	2b00      	cmp	r3, #0
 8003930:	d1f0      	bne.n	8003914 <HAL_RCC_OscConfig+0xe8>
 8003932:	e000      	b.n	8003936 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003934:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f003 0302 	and.w	r3, r3, #2
 800393e:	2b00      	cmp	r3, #0
 8003940:	d075      	beq.n	8003a2e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003942:	4b59      	ldr	r3, [pc, #356]	; (8003aa8 <HAL_RCC_OscConfig+0x27c>)
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	f003 030c 	and.w	r3, r3, #12
 800394a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800394c:	4b56      	ldr	r3, [pc, #344]	; (8003aa8 <HAL_RCC_OscConfig+0x27c>)
 800394e:	68db      	ldr	r3, [r3, #12]
 8003950:	f003 0303 	and.w	r3, r3, #3
 8003954:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003956:	69bb      	ldr	r3, [r7, #24]
 8003958:	2b0c      	cmp	r3, #12
 800395a:	d102      	bne.n	8003962 <HAL_RCC_OscConfig+0x136>
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	2b02      	cmp	r3, #2
 8003960:	d002      	beq.n	8003968 <HAL_RCC_OscConfig+0x13c>
 8003962:	69bb      	ldr	r3, [r7, #24]
 8003964:	2b04      	cmp	r3, #4
 8003966:	d11f      	bne.n	80039a8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003968:	4b4f      	ldr	r3, [pc, #316]	; (8003aa8 <HAL_RCC_OscConfig+0x27c>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003970:	2b00      	cmp	r3, #0
 8003972:	d005      	beq.n	8003980 <HAL_RCC_OscConfig+0x154>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	68db      	ldr	r3, [r3, #12]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d101      	bne.n	8003980 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e265      	b.n	8003e4c <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003980:	4b49      	ldr	r3, [pc, #292]	; (8003aa8 <HAL_RCC_OscConfig+0x27c>)
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	691b      	ldr	r3, [r3, #16]
 800398c:	061b      	lsls	r3, r3, #24
 800398e:	4946      	ldr	r1, [pc, #280]	; (8003aa8 <HAL_RCC_OscConfig+0x27c>)
 8003990:	4313      	orrs	r3, r2
 8003992:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003994:	4b45      	ldr	r3, [pc, #276]	; (8003aac <HAL_RCC_OscConfig+0x280>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4618      	mov	r0, r3
 800399a:	f7fe fc15 	bl	80021c8 <HAL_InitTick>
 800399e:	4603      	mov	r3, r0
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d043      	beq.n	8003a2c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80039a4:	2301      	movs	r3, #1
 80039a6:	e251      	b.n	8003e4c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	68db      	ldr	r3, [r3, #12]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d023      	beq.n	80039f8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039b0:	4b3d      	ldr	r3, [pc, #244]	; (8003aa8 <HAL_RCC_OscConfig+0x27c>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a3c      	ldr	r2, [pc, #240]	; (8003aa8 <HAL_RCC_OscConfig+0x27c>)
 80039b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039bc:	f7fe fc50 	bl	8002260 <HAL_GetTick>
 80039c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039c2:	e008      	b.n	80039d6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039c4:	f7fe fc4c 	bl	8002260 <HAL_GetTick>
 80039c8:	4602      	mov	r2, r0
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	1ad3      	subs	r3, r2, r3
 80039ce:	2b02      	cmp	r3, #2
 80039d0:	d901      	bls.n	80039d6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80039d2:	2303      	movs	r3, #3
 80039d4:	e23a      	b.n	8003e4c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039d6:	4b34      	ldr	r3, [pc, #208]	; (8003aa8 <HAL_RCC_OscConfig+0x27c>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d0f0      	beq.n	80039c4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039e2:	4b31      	ldr	r3, [pc, #196]	; (8003aa8 <HAL_RCC_OscConfig+0x27c>)
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	691b      	ldr	r3, [r3, #16]
 80039ee:	061b      	lsls	r3, r3, #24
 80039f0:	492d      	ldr	r1, [pc, #180]	; (8003aa8 <HAL_RCC_OscConfig+0x27c>)
 80039f2:	4313      	orrs	r3, r2
 80039f4:	604b      	str	r3, [r1, #4]
 80039f6:	e01a      	b.n	8003a2e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039f8:	4b2b      	ldr	r3, [pc, #172]	; (8003aa8 <HAL_RCC_OscConfig+0x27c>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4a2a      	ldr	r2, [pc, #168]	; (8003aa8 <HAL_RCC_OscConfig+0x27c>)
 80039fe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003a02:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a04:	f7fe fc2c 	bl	8002260 <HAL_GetTick>
 8003a08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a0a:	e008      	b.n	8003a1e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a0c:	f7fe fc28 	bl	8002260 <HAL_GetTick>
 8003a10:	4602      	mov	r2, r0
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	1ad3      	subs	r3, r2, r3
 8003a16:	2b02      	cmp	r3, #2
 8003a18:	d901      	bls.n	8003a1e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003a1a:	2303      	movs	r3, #3
 8003a1c:	e216      	b.n	8003e4c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a1e:	4b22      	ldr	r3, [pc, #136]	; (8003aa8 <HAL_RCC_OscConfig+0x27c>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d1f0      	bne.n	8003a0c <HAL_RCC_OscConfig+0x1e0>
 8003a2a:	e000      	b.n	8003a2e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a2c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f003 0308 	and.w	r3, r3, #8
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d041      	beq.n	8003abe <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	695b      	ldr	r3, [r3, #20]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d01c      	beq.n	8003a7c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a42:	4b19      	ldr	r3, [pc, #100]	; (8003aa8 <HAL_RCC_OscConfig+0x27c>)
 8003a44:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a48:	4a17      	ldr	r2, [pc, #92]	; (8003aa8 <HAL_RCC_OscConfig+0x27c>)
 8003a4a:	f043 0301 	orr.w	r3, r3, #1
 8003a4e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a52:	f7fe fc05 	bl	8002260 <HAL_GetTick>
 8003a56:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a58:	e008      	b.n	8003a6c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a5a:	f7fe fc01 	bl	8002260 <HAL_GetTick>
 8003a5e:	4602      	mov	r2, r0
 8003a60:	693b      	ldr	r3, [r7, #16]
 8003a62:	1ad3      	subs	r3, r2, r3
 8003a64:	2b02      	cmp	r3, #2
 8003a66:	d901      	bls.n	8003a6c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003a68:	2303      	movs	r3, #3
 8003a6a:	e1ef      	b.n	8003e4c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a6c:	4b0e      	ldr	r3, [pc, #56]	; (8003aa8 <HAL_RCC_OscConfig+0x27c>)
 8003a6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a72:	f003 0302 	and.w	r3, r3, #2
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d0ef      	beq.n	8003a5a <HAL_RCC_OscConfig+0x22e>
 8003a7a:	e020      	b.n	8003abe <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a7c:	4b0a      	ldr	r3, [pc, #40]	; (8003aa8 <HAL_RCC_OscConfig+0x27c>)
 8003a7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a82:	4a09      	ldr	r2, [pc, #36]	; (8003aa8 <HAL_RCC_OscConfig+0x27c>)
 8003a84:	f023 0301 	bic.w	r3, r3, #1
 8003a88:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a8c:	f7fe fbe8 	bl	8002260 <HAL_GetTick>
 8003a90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a92:	e00d      	b.n	8003ab0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a94:	f7fe fbe4 	bl	8002260 <HAL_GetTick>
 8003a98:	4602      	mov	r2, r0
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	1ad3      	subs	r3, r2, r3
 8003a9e:	2b02      	cmp	r3, #2
 8003aa0:	d906      	bls.n	8003ab0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003aa2:	2303      	movs	r3, #3
 8003aa4:	e1d2      	b.n	8003e4c <HAL_RCC_OscConfig+0x620>
 8003aa6:	bf00      	nop
 8003aa8:	40021000 	.word	0x40021000
 8003aac:	200000ec 	.word	0x200000ec
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ab0:	4b8c      	ldr	r3, [pc, #560]	; (8003ce4 <HAL_RCC_OscConfig+0x4b8>)
 8003ab2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ab6:	f003 0302 	and.w	r3, r3, #2
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d1ea      	bne.n	8003a94 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f003 0304 	and.w	r3, r3, #4
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	f000 80a6 	beq.w	8003c18 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003acc:	2300      	movs	r3, #0
 8003ace:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003ad0:	4b84      	ldr	r3, [pc, #528]	; (8003ce4 <HAL_RCC_OscConfig+0x4b8>)
 8003ad2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ad4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d101      	bne.n	8003ae0 <HAL_RCC_OscConfig+0x2b4>
 8003adc:	2301      	movs	r3, #1
 8003ade:	e000      	b.n	8003ae2 <HAL_RCC_OscConfig+0x2b6>
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d00d      	beq.n	8003b02 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ae6:	4b7f      	ldr	r3, [pc, #508]	; (8003ce4 <HAL_RCC_OscConfig+0x4b8>)
 8003ae8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aea:	4a7e      	ldr	r2, [pc, #504]	; (8003ce4 <HAL_RCC_OscConfig+0x4b8>)
 8003aec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003af0:	6593      	str	r3, [r2, #88]	; 0x58
 8003af2:	4b7c      	ldr	r3, [pc, #496]	; (8003ce4 <HAL_RCC_OscConfig+0x4b8>)
 8003af4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003af6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003afa:	60fb      	str	r3, [r7, #12]
 8003afc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003afe:	2301      	movs	r3, #1
 8003b00:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b02:	4b79      	ldr	r3, [pc, #484]	; (8003ce8 <HAL_RCC_OscConfig+0x4bc>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d118      	bne.n	8003b40 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b0e:	4b76      	ldr	r3, [pc, #472]	; (8003ce8 <HAL_RCC_OscConfig+0x4bc>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a75      	ldr	r2, [pc, #468]	; (8003ce8 <HAL_RCC_OscConfig+0x4bc>)
 8003b14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b18:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b1a:	f7fe fba1 	bl	8002260 <HAL_GetTick>
 8003b1e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b20:	e008      	b.n	8003b34 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b22:	f7fe fb9d 	bl	8002260 <HAL_GetTick>
 8003b26:	4602      	mov	r2, r0
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	1ad3      	subs	r3, r2, r3
 8003b2c:	2b02      	cmp	r3, #2
 8003b2e:	d901      	bls.n	8003b34 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003b30:	2303      	movs	r3, #3
 8003b32:	e18b      	b.n	8003e4c <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b34:	4b6c      	ldr	r3, [pc, #432]	; (8003ce8 <HAL_RCC_OscConfig+0x4bc>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d0f0      	beq.n	8003b22 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	2b01      	cmp	r3, #1
 8003b46:	d108      	bne.n	8003b5a <HAL_RCC_OscConfig+0x32e>
 8003b48:	4b66      	ldr	r3, [pc, #408]	; (8003ce4 <HAL_RCC_OscConfig+0x4b8>)
 8003b4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b4e:	4a65      	ldr	r2, [pc, #404]	; (8003ce4 <HAL_RCC_OscConfig+0x4b8>)
 8003b50:	f043 0301 	orr.w	r3, r3, #1
 8003b54:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003b58:	e024      	b.n	8003ba4 <HAL_RCC_OscConfig+0x378>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	689b      	ldr	r3, [r3, #8]
 8003b5e:	2b05      	cmp	r3, #5
 8003b60:	d110      	bne.n	8003b84 <HAL_RCC_OscConfig+0x358>
 8003b62:	4b60      	ldr	r3, [pc, #384]	; (8003ce4 <HAL_RCC_OscConfig+0x4b8>)
 8003b64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b68:	4a5e      	ldr	r2, [pc, #376]	; (8003ce4 <HAL_RCC_OscConfig+0x4b8>)
 8003b6a:	f043 0304 	orr.w	r3, r3, #4
 8003b6e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003b72:	4b5c      	ldr	r3, [pc, #368]	; (8003ce4 <HAL_RCC_OscConfig+0x4b8>)
 8003b74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b78:	4a5a      	ldr	r2, [pc, #360]	; (8003ce4 <HAL_RCC_OscConfig+0x4b8>)
 8003b7a:	f043 0301 	orr.w	r3, r3, #1
 8003b7e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003b82:	e00f      	b.n	8003ba4 <HAL_RCC_OscConfig+0x378>
 8003b84:	4b57      	ldr	r3, [pc, #348]	; (8003ce4 <HAL_RCC_OscConfig+0x4b8>)
 8003b86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b8a:	4a56      	ldr	r2, [pc, #344]	; (8003ce4 <HAL_RCC_OscConfig+0x4b8>)
 8003b8c:	f023 0301 	bic.w	r3, r3, #1
 8003b90:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003b94:	4b53      	ldr	r3, [pc, #332]	; (8003ce4 <HAL_RCC_OscConfig+0x4b8>)
 8003b96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b9a:	4a52      	ldr	r2, [pc, #328]	; (8003ce4 <HAL_RCC_OscConfig+0x4b8>)
 8003b9c:	f023 0304 	bic.w	r3, r3, #4
 8003ba0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	689b      	ldr	r3, [r3, #8]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d016      	beq.n	8003bda <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bac:	f7fe fb58 	bl	8002260 <HAL_GetTick>
 8003bb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bb2:	e00a      	b.n	8003bca <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bb4:	f7fe fb54 	bl	8002260 <HAL_GetTick>
 8003bb8:	4602      	mov	r2, r0
 8003bba:	693b      	ldr	r3, [r7, #16]
 8003bbc:	1ad3      	subs	r3, r2, r3
 8003bbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d901      	bls.n	8003bca <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e140      	b.n	8003e4c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bca:	4b46      	ldr	r3, [pc, #280]	; (8003ce4 <HAL_RCC_OscConfig+0x4b8>)
 8003bcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bd0:	f003 0302 	and.w	r3, r3, #2
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d0ed      	beq.n	8003bb4 <HAL_RCC_OscConfig+0x388>
 8003bd8:	e015      	b.n	8003c06 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bda:	f7fe fb41 	bl	8002260 <HAL_GetTick>
 8003bde:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003be0:	e00a      	b.n	8003bf8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003be2:	f7fe fb3d 	bl	8002260 <HAL_GetTick>
 8003be6:	4602      	mov	r2, r0
 8003be8:	693b      	ldr	r3, [r7, #16]
 8003bea:	1ad3      	subs	r3, r2, r3
 8003bec:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d901      	bls.n	8003bf8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003bf4:	2303      	movs	r3, #3
 8003bf6:	e129      	b.n	8003e4c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003bf8:	4b3a      	ldr	r3, [pc, #232]	; (8003ce4 <HAL_RCC_OscConfig+0x4b8>)
 8003bfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bfe:	f003 0302 	and.w	r3, r3, #2
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d1ed      	bne.n	8003be2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003c06:	7ffb      	ldrb	r3, [r7, #31]
 8003c08:	2b01      	cmp	r3, #1
 8003c0a:	d105      	bne.n	8003c18 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c0c:	4b35      	ldr	r3, [pc, #212]	; (8003ce4 <HAL_RCC_OscConfig+0x4b8>)
 8003c0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c10:	4a34      	ldr	r2, [pc, #208]	; (8003ce4 <HAL_RCC_OscConfig+0x4b8>)
 8003c12:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c16:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f003 0320 	and.w	r3, r3, #32
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d03c      	beq.n	8003c9e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	699b      	ldr	r3, [r3, #24]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d01c      	beq.n	8003c66 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003c2c:	4b2d      	ldr	r3, [pc, #180]	; (8003ce4 <HAL_RCC_OscConfig+0x4b8>)
 8003c2e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003c32:	4a2c      	ldr	r2, [pc, #176]	; (8003ce4 <HAL_RCC_OscConfig+0x4b8>)
 8003c34:	f043 0301 	orr.w	r3, r3, #1
 8003c38:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c3c:	f7fe fb10 	bl	8002260 <HAL_GetTick>
 8003c40:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003c42:	e008      	b.n	8003c56 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c44:	f7fe fb0c 	bl	8002260 <HAL_GetTick>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	1ad3      	subs	r3, r2, r3
 8003c4e:	2b02      	cmp	r3, #2
 8003c50:	d901      	bls.n	8003c56 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003c52:	2303      	movs	r3, #3
 8003c54:	e0fa      	b.n	8003e4c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003c56:	4b23      	ldr	r3, [pc, #140]	; (8003ce4 <HAL_RCC_OscConfig+0x4b8>)
 8003c58:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003c5c:	f003 0302 	and.w	r3, r3, #2
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d0ef      	beq.n	8003c44 <HAL_RCC_OscConfig+0x418>
 8003c64:	e01b      	b.n	8003c9e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003c66:	4b1f      	ldr	r3, [pc, #124]	; (8003ce4 <HAL_RCC_OscConfig+0x4b8>)
 8003c68:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003c6c:	4a1d      	ldr	r2, [pc, #116]	; (8003ce4 <HAL_RCC_OscConfig+0x4b8>)
 8003c6e:	f023 0301 	bic.w	r3, r3, #1
 8003c72:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c76:	f7fe faf3 	bl	8002260 <HAL_GetTick>
 8003c7a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003c7c:	e008      	b.n	8003c90 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c7e:	f7fe faef 	bl	8002260 <HAL_GetTick>
 8003c82:	4602      	mov	r2, r0
 8003c84:	693b      	ldr	r3, [r7, #16]
 8003c86:	1ad3      	subs	r3, r2, r3
 8003c88:	2b02      	cmp	r3, #2
 8003c8a:	d901      	bls.n	8003c90 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003c8c:	2303      	movs	r3, #3
 8003c8e:	e0dd      	b.n	8003e4c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003c90:	4b14      	ldr	r3, [pc, #80]	; (8003ce4 <HAL_RCC_OscConfig+0x4b8>)
 8003c92:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003c96:	f003 0302 	and.w	r3, r3, #2
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d1ef      	bne.n	8003c7e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	69db      	ldr	r3, [r3, #28]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	f000 80d1 	beq.w	8003e4a <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003ca8:	4b0e      	ldr	r3, [pc, #56]	; (8003ce4 <HAL_RCC_OscConfig+0x4b8>)
 8003caa:	689b      	ldr	r3, [r3, #8]
 8003cac:	f003 030c 	and.w	r3, r3, #12
 8003cb0:	2b0c      	cmp	r3, #12
 8003cb2:	f000 808b 	beq.w	8003dcc <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	69db      	ldr	r3, [r3, #28]
 8003cba:	2b02      	cmp	r3, #2
 8003cbc:	d15e      	bne.n	8003d7c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cbe:	4b09      	ldr	r3, [pc, #36]	; (8003ce4 <HAL_RCC_OscConfig+0x4b8>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a08      	ldr	r2, [pc, #32]	; (8003ce4 <HAL_RCC_OscConfig+0x4b8>)
 8003cc4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003cc8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cca:	f7fe fac9 	bl	8002260 <HAL_GetTick>
 8003cce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003cd0:	e00c      	b.n	8003cec <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cd2:	f7fe fac5 	bl	8002260 <HAL_GetTick>
 8003cd6:	4602      	mov	r2, r0
 8003cd8:	693b      	ldr	r3, [r7, #16]
 8003cda:	1ad3      	subs	r3, r2, r3
 8003cdc:	2b02      	cmp	r3, #2
 8003cde:	d905      	bls.n	8003cec <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003ce0:	2303      	movs	r3, #3
 8003ce2:	e0b3      	b.n	8003e4c <HAL_RCC_OscConfig+0x620>
 8003ce4:	40021000 	.word	0x40021000
 8003ce8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003cec:	4b59      	ldr	r3, [pc, #356]	; (8003e54 <HAL_RCC_OscConfig+0x628>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d1ec      	bne.n	8003cd2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003cf8:	4b56      	ldr	r3, [pc, #344]	; (8003e54 <HAL_RCC_OscConfig+0x628>)
 8003cfa:	68da      	ldr	r2, [r3, #12]
 8003cfc:	4b56      	ldr	r3, [pc, #344]	; (8003e58 <HAL_RCC_OscConfig+0x62c>)
 8003cfe:	4013      	ands	r3, r2
 8003d00:	687a      	ldr	r2, [r7, #4]
 8003d02:	6a11      	ldr	r1, [r2, #32]
 8003d04:	687a      	ldr	r2, [r7, #4]
 8003d06:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003d08:	3a01      	subs	r2, #1
 8003d0a:	0112      	lsls	r2, r2, #4
 8003d0c:	4311      	orrs	r1, r2
 8003d0e:	687a      	ldr	r2, [r7, #4]
 8003d10:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003d12:	0212      	lsls	r2, r2, #8
 8003d14:	4311      	orrs	r1, r2
 8003d16:	687a      	ldr	r2, [r7, #4]
 8003d18:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003d1a:	0852      	lsrs	r2, r2, #1
 8003d1c:	3a01      	subs	r2, #1
 8003d1e:	0552      	lsls	r2, r2, #21
 8003d20:	4311      	orrs	r1, r2
 8003d22:	687a      	ldr	r2, [r7, #4]
 8003d24:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003d26:	0852      	lsrs	r2, r2, #1
 8003d28:	3a01      	subs	r2, #1
 8003d2a:	0652      	lsls	r2, r2, #25
 8003d2c:	4311      	orrs	r1, r2
 8003d2e:	687a      	ldr	r2, [r7, #4]
 8003d30:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003d32:	06d2      	lsls	r2, r2, #27
 8003d34:	430a      	orrs	r2, r1
 8003d36:	4947      	ldr	r1, [pc, #284]	; (8003e54 <HAL_RCC_OscConfig+0x628>)
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d3c:	4b45      	ldr	r3, [pc, #276]	; (8003e54 <HAL_RCC_OscConfig+0x628>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a44      	ldr	r2, [pc, #272]	; (8003e54 <HAL_RCC_OscConfig+0x628>)
 8003d42:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003d46:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d48:	4b42      	ldr	r3, [pc, #264]	; (8003e54 <HAL_RCC_OscConfig+0x628>)
 8003d4a:	68db      	ldr	r3, [r3, #12]
 8003d4c:	4a41      	ldr	r2, [pc, #260]	; (8003e54 <HAL_RCC_OscConfig+0x628>)
 8003d4e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003d52:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d54:	f7fe fa84 	bl	8002260 <HAL_GetTick>
 8003d58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d5a:	e008      	b.n	8003d6e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d5c:	f7fe fa80 	bl	8002260 <HAL_GetTick>
 8003d60:	4602      	mov	r2, r0
 8003d62:	693b      	ldr	r3, [r7, #16]
 8003d64:	1ad3      	subs	r3, r2, r3
 8003d66:	2b02      	cmp	r3, #2
 8003d68:	d901      	bls.n	8003d6e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003d6a:	2303      	movs	r3, #3
 8003d6c:	e06e      	b.n	8003e4c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d6e:	4b39      	ldr	r3, [pc, #228]	; (8003e54 <HAL_RCC_OscConfig+0x628>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d0f0      	beq.n	8003d5c <HAL_RCC_OscConfig+0x530>
 8003d7a:	e066      	b.n	8003e4a <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d7c:	4b35      	ldr	r3, [pc, #212]	; (8003e54 <HAL_RCC_OscConfig+0x628>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a34      	ldr	r2, [pc, #208]	; (8003e54 <HAL_RCC_OscConfig+0x628>)
 8003d82:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003d86:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003d88:	4b32      	ldr	r3, [pc, #200]	; (8003e54 <HAL_RCC_OscConfig+0x628>)
 8003d8a:	68db      	ldr	r3, [r3, #12]
 8003d8c:	4a31      	ldr	r2, [pc, #196]	; (8003e54 <HAL_RCC_OscConfig+0x628>)
 8003d8e:	f023 0303 	bic.w	r3, r3, #3
 8003d92:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003d94:	4b2f      	ldr	r3, [pc, #188]	; (8003e54 <HAL_RCC_OscConfig+0x628>)
 8003d96:	68db      	ldr	r3, [r3, #12]
 8003d98:	4a2e      	ldr	r2, [pc, #184]	; (8003e54 <HAL_RCC_OscConfig+0x628>)
 8003d9a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003d9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003da2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003da4:	f7fe fa5c 	bl	8002260 <HAL_GetTick>
 8003da8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003daa:	e008      	b.n	8003dbe <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dac:	f7fe fa58 	bl	8002260 <HAL_GetTick>
 8003db0:	4602      	mov	r2, r0
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	2b02      	cmp	r3, #2
 8003db8:	d901      	bls.n	8003dbe <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8003dba:	2303      	movs	r3, #3
 8003dbc:	e046      	b.n	8003e4c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003dbe:	4b25      	ldr	r3, [pc, #148]	; (8003e54 <HAL_RCC_OscConfig+0x628>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d1f0      	bne.n	8003dac <HAL_RCC_OscConfig+0x580>
 8003dca:	e03e      	b.n	8003e4a <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	69db      	ldr	r3, [r3, #28]
 8003dd0:	2b01      	cmp	r3, #1
 8003dd2:	d101      	bne.n	8003dd8 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	e039      	b.n	8003e4c <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003dd8:	4b1e      	ldr	r3, [pc, #120]	; (8003e54 <HAL_RCC_OscConfig+0x628>)
 8003dda:	68db      	ldr	r3, [r3, #12]
 8003ddc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dde:	697b      	ldr	r3, [r7, #20]
 8003de0:	f003 0203 	and.w	r2, r3, #3
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6a1b      	ldr	r3, [r3, #32]
 8003de8:	429a      	cmp	r2, r3
 8003dea:	d12c      	bne.n	8003e46 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003dec:	697b      	ldr	r3, [r7, #20]
 8003dee:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003df6:	3b01      	subs	r3, #1
 8003df8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dfa:	429a      	cmp	r2, r3
 8003dfc:	d123      	bne.n	8003e46 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e08:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e0a:	429a      	cmp	r2, r3
 8003e0c:	d11b      	bne.n	8003e46 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e18:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e1a:	429a      	cmp	r2, r3
 8003e1c:	d113      	bne.n	8003e46 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e28:	085b      	lsrs	r3, r3, #1
 8003e2a:	3b01      	subs	r3, #1
 8003e2c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003e2e:	429a      	cmp	r2, r3
 8003e30:	d109      	bne.n	8003e46 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e3c:	085b      	lsrs	r3, r3, #1
 8003e3e:	3b01      	subs	r3, #1
 8003e40:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e42:	429a      	cmp	r2, r3
 8003e44:	d001      	beq.n	8003e4a <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e000      	b.n	8003e4c <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8003e4a:	2300      	movs	r3, #0
}
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	3720      	adds	r7, #32
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}
 8003e54:	40021000 	.word	0x40021000
 8003e58:	019f800c 	.word	0x019f800c

08003e5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b086      	sub	sp, #24
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
 8003e64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003e66:	2300      	movs	r3, #0
 8003e68:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d101      	bne.n	8003e74 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003e70:	2301      	movs	r3, #1
 8003e72:	e11e      	b.n	80040b2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e74:	4b91      	ldr	r3, [pc, #580]	; (80040bc <HAL_RCC_ClockConfig+0x260>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f003 030f 	and.w	r3, r3, #15
 8003e7c:	683a      	ldr	r2, [r7, #0]
 8003e7e:	429a      	cmp	r2, r3
 8003e80:	d910      	bls.n	8003ea4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e82:	4b8e      	ldr	r3, [pc, #568]	; (80040bc <HAL_RCC_ClockConfig+0x260>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f023 020f 	bic.w	r2, r3, #15
 8003e8a:	498c      	ldr	r1, [pc, #560]	; (80040bc <HAL_RCC_ClockConfig+0x260>)
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e92:	4b8a      	ldr	r3, [pc, #552]	; (80040bc <HAL_RCC_ClockConfig+0x260>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f003 030f 	and.w	r3, r3, #15
 8003e9a:	683a      	ldr	r2, [r7, #0]
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d001      	beq.n	8003ea4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e106      	b.n	80040b2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f003 0301 	and.w	r3, r3, #1
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d073      	beq.n	8003f98 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	2b03      	cmp	r3, #3
 8003eb6:	d129      	bne.n	8003f0c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003eb8:	4b81      	ldr	r3, [pc, #516]	; (80040c0 <HAL_RCC_ClockConfig+0x264>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d101      	bne.n	8003ec8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	e0f4      	b.n	80040b2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003ec8:	f000 f99e 	bl	8004208 <RCC_GetSysClockFreqFromPLLSource>
 8003ecc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003ece:	693b      	ldr	r3, [r7, #16]
 8003ed0:	4a7c      	ldr	r2, [pc, #496]	; (80040c4 <HAL_RCC_ClockConfig+0x268>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d93f      	bls.n	8003f56 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003ed6:	4b7a      	ldr	r3, [pc, #488]	; (80040c0 <HAL_RCC_ClockConfig+0x264>)
 8003ed8:	689b      	ldr	r3, [r3, #8]
 8003eda:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d009      	beq.n	8003ef6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d033      	beq.n	8003f56 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d12f      	bne.n	8003f56 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003ef6:	4b72      	ldr	r3, [pc, #456]	; (80040c0 <HAL_RCC_ClockConfig+0x264>)
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003efe:	4a70      	ldr	r2, [pc, #448]	; (80040c0 <HAL_RCC_ClockConfig+0x264>)
 8003f00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f04:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003f06:	2380      	movs	r3, #128	; 0x80
 8003f08:	617b      	str	r3, [r7, #20]
 8003f0a:	e024      	b.n	8003f56 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	d107      	bne.n	8003f24 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f14:	4b6a      	ldr	r3, [pc, #424]	; (80040c0 <HAL_RCC_ClockConfig+0x264>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d109      	bne.n	8003f34 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e0c6      	b.n	80040b2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f24:	4b66      	ldr	r3, [pc, #408]	; (80040c0 <HAL_RCC_ClockConfig+0x264>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d101      	bne.n	8003f34 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003f30:	2301      	movs	r3, #1
 8003f32:	e0be      	b.n	80040b2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003f34:	f000 f8ce 	bl	80040d4 <HAL_RCC_GetSysClockFreq>
 8003f38:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	4a61      	ldr	r2, [pc, #388]	; (80040c4 <HAL_RCC_ClockConfig+0x268>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d909      	bls.n	8003f56 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003f42:	4b5f      	ldr	r3, [pc, #380]	; (80040c0 <HAL_RCC_ClockConfig+0x264>)
 8003f44:	689b      	ldr	r3, [r3, #8]
 8003f46:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003f4a:	4a5d      	ldr	r2, [pc, #372]	; (80040c0 <HAL_RCC_ClockConfig+0x264>)
 8003f4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f50:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003f52:	2380      	movs	r3, #128	; 0x80
 8003f54:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003f56:	4b5a      	ldr	r3, [pc, #360]	; (80040c0 <HAL_RCC_ClockConfig+0x264>)
 8003f58:	689b      	ldr	r3, [r3, #8]
 8003f5a:	f023 0203 	bic.w	r2, r3, #3
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	4957      	ldr	r1, [pc, #348]	; (80040c0 <HAL_RCC_ClockConfig+0x264>)
 8003f64:	4313      	orrs	r3, r2
 8003f66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f68:	f7fe f97a 	bl	8002260 <HAL_GetTick>
 8003f6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f6e:	e00a      	b.n	8003f86 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f70:	f7fe f976 	bl	8002260 <HAL_GetTick>
 8003f74:	4602      	mov	r2, r0
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	1ad3      	subs	r3, r2, r3
 8003f7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d901      	bls.n	8003f86 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003f82:	2303      	movs	r3, #3
 8003f84:	e095      	b.n	80040b2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f86:	4b4e      	ldr	r3, [pc, #312]	; (80040c0 <HAL_RCC_ClockConfig+0x264>)
 8003f88:	689b      	ldr	r3, [r3, #8]
 8003f8a:	f003 020c 	and.w	r2, r3, #12
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	009b      	lsls	r3, r3, #2
 8003f94:	429a      	cmp	r2, r3
 8003f96:	d1eb      	bne.n	8003f70 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f003 0302 	and.w	r3, r3, #2
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d023      	beq.n	8003fec <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f003 0304 	and.w	r3, r3, #4
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d005      	beq.n	8003fbc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003fb0:	4b43      	ldr	r3, [pc, #268]	; (80040c0 <HAL_RCC_ClockConfig+0x264>)
 8003fb2:	689b      	ldr	r3, [r3, #8]
 8003fb4:	4a42      	ldr	r2, [pc, #264]	; (80040c0 <HAL_RCC_ClockConfig+0x264>)
 8003fb6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003fba:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f003 0308 	and.w	r3, r3, #8
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d007      	beq.n	8003fd8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003fc8:	4b3d      	ldr	r3, [pc, #244]	; (80040c0 <HAL_RCC_ClockConfig+0x264>)
 8003fca:	689b      	ldr	r3, [r3, #8]
 8003fcc:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003fd0:	4a3b      	ldr	r2, [pc, #236]	; (80040c0 <HAL_RCC_ClockConfig+0x264>)
 8003fd2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003fd6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fd8:	4b39      	ldr	r3, [pc, #228]	; (80040c0 <HAL_RCC_ClockConfig+0x264>)
 8003fda:	689b      	ldr	r3, [r3, #8]
 8003fdc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	689b      	ldr	r3, [r3, #8]
 8003fe4:	4936      	ldr	r1, [pc, #216]	; (80040c0 <HAL_RCC_ClockConfig+0x264>)
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	608b      	str	r3, [r1, #8]
 8003fea:	e008      	b.n	8003ffe <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003fec:	697b      	ldr	r3, [r7, #20]
 8003fee:	2b80      	cmp	r3, #128	; 0x80
 8003ff0:	d105      	bne.n	8003ffe <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003ff2:	4b33      	ldr	r3, [pc, #204]	; (80040c0 <HAL_RCC_ClockConfig+0x264>)
 8003ff4:	689b      	ldr	r3, [r3, #8]
 8003ff6:	4a32      	ldr	r2, [pc, #200]	; (80040c0 <HAL_RCC_ClockConfig+0x264>)
 8003ff8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003ffc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ffe:	4b2f      	ldr	r3, [pc, #188]	; (80040bc <HAL_RCC_ClockConfig+0x260>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f003 030f 	and.w	r3, r3, #15
 8004006:	683a      	ldr	r2, [r7, #0]
 8004008:	429a      	cmp	r2, r3
 800400a:	d21d      	bcs.n	8004048 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800400c:	4b2b      	ldr	r3, [pc, #172]	; (80040bc <HAL_RCC_ClockConfig+0x260>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f023 020f 	bic.w	r2, r3, #15
 8004014:	4929      	ldr	r1, [pc, #164]	; (80040bc <HAL_RCC_ClockConfig+0x260>)
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	4313      	orrs	r3, r2
 800401a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800401c:	f7fe f920 	bl	8002260 <HAL_GetTick>
 8004020:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004022:	e00a      	b.n	800403a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004024:	f7fe f91c 	bl	8002260 <HAL_GetTick>
 8004028:	4602      	mov	r2, r0
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	1ad3      	subs	r3, r2, r3
 800402e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004032:	4293      	cmp	r3, r2
 8004034:	d901      	bls.n	800403a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004036:	2303      	movs	r3, #3
 8004038:	e03b      	b.n	80040b2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800403a:	4b20      	ldr	r3, [pc, #128]	; (80040bc <HAL_RCC_ClockConfig+0x260>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f003 030f 	and.w	r3, r3, #15
 8004042:	683a      	ldr	r2, [r7, #0]
 8004044:	429a      	cmp	r2, r3
 8004046:	d1ed      	bne.n	8004024 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f003 0304 	and.w	r3, r3, #4
 8004050:	2b00      	cmp	r3, #0
 8004052:	d008      	beq.n	8004066 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004054:	4b1a      	ldr	r3, [pc, #104]	; (80040c0 <HAL_RCC_ClockConfig+0x264>)
 8004056:	689b      	ldr	r3, [r3, #8]
 8004058:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	68db      	ldr	r3, [r3, #12]
 8004060:	4917      	ldr	r1, [pc, #92]	; (80040c0 <HAL_RCC_ClockConfig+0x264>)
 8004062:	4313      	orrs	r3, r2
 8004064:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f003 0308 	and.w	r3, r3, #8
 800406e:	2b00      	cmp	r3, #0
 8004070:	d009      	beq.n	8004086 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004072:	4b13      	ldr	r3, [pc, #76]	; (80040c0 <HAL_RCC_ClockConfig+0x264>)
 8004074:	689b      	ldr	r3, [r3, #8]
 8004076:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	691b      	ldr	r3, [r3, #16]
 800407e:	00db      	lsls	r3, r3, #3
 8004080:	490f      	ldr	r1, [pc, #60]	; (80040c0 <HAL_RCC_ClockConfig+0x264>)
 8004082:	4313      	orrs	r3, r2
 8004084:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004086:	f000 f825 	bl	80040d4 <HAL_RCC_GetSysClockFreq>
 800408a:	4602      	mov	r2, r0
 800408c:	4b0c      	ldr	r3, [pc, #48]	; (80040c0 <HAL_RCC_ClockConfig+0x264>)
 800408e:	689b      	ldr	r3, [r3, #8]
 8004090:	091b      	lsrs	r3, r3, #4
 8004092:	f003 030f 	and.w	r3, r3, #15
 8004096:	490c      	ldr	r1, [pc, #48]	; (80040c8 <HAL_RCC_ClockConfig+0x26c>)
 8004098:	5ccb      	ldrb	r3, [r1, r3]
 800409a:	f003 031f 	and.w	r3, r3, #31
 800409e:	fa22 f303 	lsr.w	r3, r2, r3
 80040a2:	4a0a      	ldr	r2, [pc, #40]	; (80040cc <HAL_RCC_ClockConfig+0x270>)
 80040a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80040a6:	4b0a      	ldr	r3, [pc, #40]	; (80040d0 <HAL_RCC_ClockConfig+0x274>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4618      	mov	r0, r3
 80040ac:	f7fe f88c 	bl	80021c8 <HAL_InitTick>
 80040b0:	4603      	mov	r3, r0
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3718      	adds	r7, #24
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}
 80040ba:	bf00      	nop
 80040bc:	40022000 	.word	0x40022000
 80040c0:	40021000 	.word	0x40021000
 80040c4:	04c4b400 	.word	0x04c4b400
 80040c8:	08009d4c 	.word	0x08009d4c
 80040cc:	200000e8 	.word	0x200000e8
 80040d0:	200000ec 	.word	0x200000ec

080040d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b087      	sub	sp, #28
 80040d8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80040da:	4b2c      	ldr	r3, [pc, #176]	; (800418c <HAL_RCC_GetSysClockFreq+0xb8>)
 80040dc:	689b      	ldr	r3, [r3, #8]
 80040de:	f003 030c 	and.w	r3, r3, #12
 80040e2:	2b04      	cmp	r3, #4
 80040e4:	d102      	bne.n	80040ec <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80040e6:	4b2a      	ldr	r3, [pc, #168]	; (8004190 <HAL_RCC_GetSysClockFreq+0xbc>)
 80040e8:	613b      	str	r3, [r7, #16]
 80040ea:	e047      	b.n	800417c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80040ec:	4b27      	ldr	r3, [pc, #156]	; (800418c <HAL_RCC_GetSysClockFreq+0xb8>)
 80040ee:	689b      	ldr	r3, [r3, #8]
 80040f0:	f003 030c 	and.w	r3, r3, #12
 80040f4:	2b08      	cmp	r3, #8
 80040f6:	d102      	bne.n	80040fe <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80040f8:	4b26      	ldr	r3, [pc, #152]	; (8004194 <HAL_RCC_GetSysClockFreq+0xc0>)
 80040fa:	613b      	str	r3, [r7, #16]
 80040fc:	e03e      	b.n	800417c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80040fe:	4b23      	ldr	r3, [pc, #140]	; (800418c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	f003 030c 	and.w	r3, r3, #12
 8004106:	2b0c      	cmp	r3, #12
 8004108:	d136      	bne.n	8004178 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800410a:	4b20      	ldr	r3, [pc, #128]	; (800418c <HAL_RCC_GetSysClockFreq+0xb8>)
 800410c:	68db      	ldr	r3, [r3, #12]
 800410e:	f003 0303 	and.w	r3, r3, #3
 8004112:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004114:	4b1d      	ldr	r3, [pc, #116]	; (800418c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004116:	68db      	ldr	r3, [r3, #12]
 8004118:	091b      	lsrs	r3, r3, #4
 800411a:	f003 030f 	and.w	r3, r3, #15
 800411e:	3301      	adds	r3, #1
 8004120:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2b03      	cmp	r3, #3
 8004126:	d10c      	bne.n	8004142 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004128:	4a1a      	ldr	r2, [pc, #104]	; (8004194 <HAL_RCC_GetSysClockFreq+0xc0>)
 800412a:	68bb      	ldr	r3, [r7, #8]
 800412c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004130:	4a16      	ldr	r2, [pc, #88]	; (800418c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004132:	68d2      	ldr	r2, [r2, #12]
 8004134:	0a12      	lsrs	r2, r2, #8
 8004136:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800413a:	fb02 f303 	mul.w	r3, r2, r3
 800413e:	617b      	str	r3, [r7, #20]
      break;
 8004140:	e00c      	b.n	800415c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004142:	4a13      	ldr	r2, [pc, #76]	; (8004190 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	fbb2 f3f3 	udiv	r3, r2, r3
 800414a:	4a10      	ldr	r2, [pc, #64]	; (800418c <HAL_RCC_GetSysClockFreq+0xb8>)
 800414c:	68d2      	ldr	r2, [r2, #12]
 800414e:	0a12      	lsrs	r2, r2, #8
 8004150:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004154:	fb02 f303 	mul.w	r3, r2, r3
 8004158:	617b      	str	r3, [r7, #20]
      break;
 800415a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800415c:	4b0b      	ldr	r3, [pc, #44]	; (800418c <HAL_RCC_GetSysClockFreq+0xb8>)
 800415e:	68db      	ldr	r3, [r3, #12]
 8004160:	0e5b      	lsrs	r3, r3, #25
 8004162:	f003 0303 	and.w	r3, r3, #3
 8004166:	3301      	adds	r3, #1
 8004168:	005b      	lsls	r3, r3, #1
 800416a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800416c:	697a      	ldr	r2, [r7, #20]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	fbb2 f3f3 	udiv	r3, r2, r3
 8004174:	613b      	str	r3, [r7, #16]
 8004176:	e001      	b.n	800417c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004178:	2300      	movs	r3, #0
 800417a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800417c:	693b      	ldr	r3, [r7, #16]
}
 800417e:	4618      	mov	r0, r3
 8004180:	371c      	adds	r7, #28
 8004182:	46bd      	mov	sp, r7
 8004184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004188:	4770      	bx	lr
 800418a:	bf00      	nop
 800418c:	40021000 	.word	0x40021000
 8004190:	00f42400 	.word	0x00f42400
 8004194:	016e3600 	.word	0x016e3600

08004198 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004198:	b480      	push	{r7}
 800419a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800419c:	4b03      	ldr	r3, [pc, #12]	; (80041ac <HAL_RCC_GetHCLKFreq+0x14>)
 800419e:	681b      	ldr	r3, [r3, #0]
}
 80041a0:	4618      	mov	r0, r3
 80041a2:	46bd      	mov	sp, r7
 80041a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a8:	4770      	bx	lr
 80041aa:	bf00      	nop
 80041ac:	200000e8 	.word	0x200000e8

080041b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80041b4:	f7ff fff0 	bl	8004198 <HAL_RCC_GetHCLKFreq>
 80041b8:	4602      	mov	r2, r0
 80041ba:	4b06      	ldr	r3, [pc, #24]	; (80041d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	0a1b      	lsrs	r3, r3, #8
 80041c0:	f003 0307 	and.w	r3, r3, #7
 80041c4:	4904      	ldr	r1, [pc, #16]	; (80041d8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80041c6:	5ccb      	ldrb	r3, [r1, r3]
 80041c8:	f003 031f 	and.w	r3, r3, #31
 80041cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041d0:	4618      	mov	r0, r3
 80041d2:	bd80      	pop	{r7, pc}
 80041d4:	40021000 	.word	0x40021000
 80041d8:	08009d5c 	.word	0x08009d5c

080041dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80041e0:	f7ff ffda 	bl	8004198 <HAL_RCC_GetHCLKFreq>
 80041e4:	4602      	mov	r2, r0
 80041e6:	4b06      	ldr	r3, [pc, #24]	; (8004200 <HAL_RCC_GetPCLK2Freq+0x24>)
 80041e8:	689b      	ldr	r3, [r3, #8]
 80041ea:	0adb      	lsrs	r3, r3, #11
 80041ec:	f003 0307 	and.w	r3, r3, #7
 80041f0:	4904      	ldr	r1, [pc, #16]	; (8004204 <HAL_RCC_GetPCLK2Freq+0x28>)
 80041f2:	5ccb      	ldrb	r3, [r1, r3]
 80041f4:	f003 031f 	and.w	r3, r3, #31
 80041f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041fc:	4618      	mov	r0, r3
 80041fe:	bd80      	pop	{r7, pc}
 8004200:	40021000 	.word	0x40021000
 8004204:	08009d5c 	.word	0x08009d5c

08004208 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004208:	b480      	push	{r7}
 800420a:	b087      	sub	sp, #28
 800420c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800420e:	4b1e      	ldr	r3, [pc, #120]	; (8004288 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004210:	68db      	ldr	r3, [r3, #12]
 8004212:	f003 0303 	and.w	r3, r3, #3
 8004216:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004218:	4b1b      	ldr	r3, [pc, #108]	; (8004288 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800421a:	68db      	ldr	r3, [r3, #12]
 800421c:	091b      	lsrs	r3, r3, #4
 800421e:	f003 030f 	and.w	r3, r3, #15
 8004222:	3301      	adds	r3, #1
 8004224:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	2b03      	cmp	r3, #3
 800422a:	d10c      	bne.n	8004246 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800422c:	4a17      	ldr	r2, [pc, #92]	; (800428c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	fbb2 f3f3 	udiv	r3, r2, r3
 8004234:	4a14      	ldr	r2, [pc, #80]	; (8004288 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004236:	68d2      	ldr	r2, [r2, #12]
 8004238:	0a12      	lsrs	r2, r2, #8
 800423a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800423e:	fb02 f303 	mul.w	r3, r2, r3
 8004242:	617b      	str	r3, [r7, #20]
    break;
 8004244:	e00c      	b.n	8004260 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004246:	4a12      	ldr	r2, [pc, #72]	; (8004290 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	fbb2 f3f3 	udiv	r3, r2, r3
 800424e:	4a0e      	ldr	r2, [pc, #56]	; (8004288 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004250:	68d2      	ldr	r2, [r2, #12]
 8004252:	0a12      	lsrs	r2, r2, #8
 8004254:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004258:	fb02 f303 	mul.w	r3, r2, r3
 800425c:	617b      	str	r3, [r7, #20]
    break;
 800425e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004260:	4b09      	ldr	r3, [pc, #36]	; (8004288 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004262:	68db      	ldr	r3, [r3, #12]
 8004264:	0e5b      	lsrs	r3, r3, #25
 8004266:	f003 0303 	and.w	r3, r3, #3
 800426a:	3301      	adds	r3, #1
 800426c:	005b      	lsls	r3, r3, #1
 800426e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004270:	697a      	ldr	r2, [r7, #20]
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	fbb2 f3f3 	udiv	r3, r2, r3
 8004278:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800427a:	687b      	ldr	r3, [r7, #4]
}
 800427c:	4618      	mov	r0, r3
 800427e:	371c      	adds	r7, #28
 8004280:	46bd      	mov	sp, r7
 8004282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004286:	4770      	bx	lr
 8004288:	40021000 	.word	0x40021000
 800428c:	016e3600 	.word	0x016e3600
 8004290:	00f42400 	.word	0x00f42400

08004294 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b086      	sub	sp, #24
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800429c:	2300      	movs	r3, #0
 800429e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80042a0:	2300      	movs	r3, #0
 80042a2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	f000 8098 	beq.w	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042b2:	2300      	movs	r3, #0
 80042b4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042b6:	4b43      	ldr	r3, [pc, #268]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d10d      	bne.n	80042de <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042c2:	4b40      	ldr	r3, [pc, #256]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042c6:	4a3f      	ldr	r2, [pc, #252]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042cc:	6593      	str	r3, [r2, #88]	; 0x58
 80042ce:	4b3d      	ldr	r3, [pc, #244]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042d6:	60bb      	str	r3, [r7, #8]
 80042d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042da:	2301      	movs	r3, #1
 80042dc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80042de:	4b3a      	ldr	r3, [pc, #232]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4a39      	ldr	r2, [pc, #228]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80042e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042e8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80042ea:	f7fd ffb9 	bl	8002260 <HAL_GetTick>
 80042ee:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80042f0:	e009      	b.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042f2:	f7fd ffb5 	bl	8002260 <HAL_GetTick>
 80042f6:	4602      	mov	r2, r0
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	1ad3      	subs	r3, r2, r3
 80042fc:	2b02      	cmp	r3, #2
 80042fe:	d902      	bls.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004300:	2303      	movs	r3, #3
 8004302:	74fb      	strb	r3, [r7, #19]
        break;
 8004304:	e005      	b.n	8004312 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004306:	4b30      	ldr	r3, [pc, #192]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800430e:	2b00      	cmp	r3, #0
 8004310:	d0ef      	beq.n	80042f2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004312:	7cfb      	ldrb	r3, [r7, #19]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d159      	bne.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004318:	4b2a      	ldr	r3, [pc, #168]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800431a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800431e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004322:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004324:	697b      	ldr	r3, [r7, #20]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d01e      	beq.n	8004368 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800432e:	697a      	ldr	r2, [r7, #20]
 8004330:	429a      	cmp	r2, r3
 8004332:	d019      	beq.n	8004368 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004334:	4b23      	ldr	r3, [pc, #140]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004336:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800433a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800433e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004340:	4b20      	ldr	r3, [pc, #128]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004342:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004346:	4a1f      	ldr	r2, [pc, #124]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004348:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800434c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004350:	4b1c      	ldr	r3, [pc, #112]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004352:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004356:	4a1b      	ldr	r2, [pc, #108]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004358:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800435c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004360:	4a18      	ldr	r2, [pc, #96]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004362:	697b      	ldr	r3, [r7, #20]
 8004364:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	f003 0301 	and.w	r3, r3, #1
 800436e:	2b00      	cmp	r3, #0
 8004370:	d016      	beq.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004372:	f7fd ff75 	bl	8002260 <HAL_GetTick>
 8004376:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004378:	e00b      	b.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800437a:	f7fd ff71 	bl	8002260 <HAL_GetTick>
 800437e:	4602      	mov	r2, r0
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	1ad3      	subs	r3, r2, r3
 8004384:	f241 3288 	movw	r2, #5000	; 0x1388
 8004388:	4293      	cmp	r3, r2
 800438a:	d902      	bls.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800438c:	2303      	movs	r3, #3
 800438e:	74fb      	strb	r3, [r7, #19]
            break;
 8004390:	e006      	b.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004392:	4b0c      	ldr	r3, [pc, #48]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004394:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004398:	f003 0302 	and.w	r3, r3, #2
 800439c:	2b00      	cmp	r3, #0
 800439e:	d0ec      	beq.n	800437a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80043a0:	7cfb      	ldrb	r3, [r7, #19]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d10b      	bne.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80043a6:	4b07      	ldr	r3, [pc, #28]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043ac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b4:	4903      	ldr	r1, [pc, #12]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043b6:	4313      	orrs	r3, r2
 80043b8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80043bc:	e008      	b.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80043be:	7cfb      	ldrb	r3, [r7, #19]
 80043c0:	74bb      	strb	r3, [r7, #18]
 80043c2:	e005      	b.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80043c4:	40021000 	.word	0x40021000
 80043c8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043cc:	7cfb      	ldrb	r3, [r7, #19]
 80043ce:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80043d0:	7c7b      	ldrb	r3, [r7, #17]
 80043d2:	2b01      	cmp	r3, #1
 80043d4:	d105      	bne.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043d6:	4ba6      	ldr	r3, [pc, #664]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80043d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043da:	4aa5      	ldr	r2, [pc, #660]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80043dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043e0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f003 0301 	and.w	r3, r3, #1
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d00a      	beq.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80043ee:	4ba0      	ldr	r3, [pc, #640]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80043f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043f4:	f023 0203 	bic.w	r2, r3, #3
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	499c      	ldr	r1, [pc, #624]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80043fe:	4313      	orrs	r3, r2
 8004400:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f003 0302 	and.w	r3, r3, #2
 800440c:	2b00      	cmp	r3, #0
 800440e:	d00a      	beq.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004410:	4b97      	ldr	r3, [pc, #604]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004412:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004416:	f023 020c 	bic.w	r2, r3, #12
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	4994      	ldr	r1, [pc, #592]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004420:	4313      	orrs	r3, r2
 8004422:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f003 0304 	and.w	r3, r3, #4
 800442e:	2b00      	cmp	r3, #0
 8004430:	d00a      	beq.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004432:	4b8f      	ldr	r3, [pc, #572]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004434:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004438:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	68db      	ldr	r3, [r3, #12]
 8004440:	498b      	ldr	r1, [pc, #556]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004442:	4313      	orrs	r3, r2
 8004444:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f003 0308 	and.w	r3, r3, #8
 8004450:	2b00      	cmp	r3, #0
 8004452:	d00a      	beq.n	800446a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004454:	4b86      	ldr	r3, [pc, #536]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004456:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800445a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	691b      	ldr	r3, [r3, #16]
 8004462:	4983      	ldr	r1, [pc, #524]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004464:	4313      	orrs	r3, r2
 8004466:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f003 0320 	and.w	r3, r3, #32
 8004472:	2b00      	cmp	r3, #0
 8004474:	d00a      	beq.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004476:	4b7e      	ldr	r3, [pc, #504]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004478:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800447c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	695b      	ldr	r3, [r3, #20]
 8004484:	497a      	ldr	r1, [pc, #488]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004486:	4313      	orrs	r3, r2
 8004488:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004494:	2b00      	cmp	r3, #0
 8004496:	d00a      	beq.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004498:	4b75      	ldr	r3, [pc, #468]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800449a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800449e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	699b      	ldr	r3, [r3, #24]
 80044a6:	4972      	ldr	r1, [pc, #456]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80044a8:	4313      	orrs	r3, r2
 80044aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d00a      	beq.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80044ba:	4b6d      	ldr	r3, [pc, #436]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80044bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044c0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	69db      	ldr	r3, [r3, #28]
 80044c8:	4969      	ldr	r1, [pc, #420]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80044ca:	4313      	orrs	r3, r2
 80044cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d00a      	beq.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80044dc:	4b64      	ldr	r3, [pc, #400]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80044de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044e2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6a1b      	ldr	r3, [r3, #32]
 80044ea:	4961      	ldr	r1, [pc, #388]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80044ec:	4313      	orrs	r3, r2
 80044ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d00a      	beq.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80044fe:	4b5c      	ldr	r3, [pc, #368]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004500:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004504:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800450c:	4958      	ldr	r1, [pc, #352]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800450e:	4313      	orrs	r3, r2
 8004510:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800451c:	2b00      	cmp	r3, #0
 800451e:	d015      	beq.n	800454c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004520:	4b53      	ldr	r3, [pc, #332]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004522:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004526:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800452e:	4950      	ldr	r1, [pc, #320]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004530:	4313      	orrs	r3, r2
 8004532:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800453a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800453e:	d105      	bne.n	800454c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004540:	4b4b      	ldr	r3, [pc, #300]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004542:	68db      	ldr	r3, [r3, #12]
 8004544:	4a4a      	ldr	r2, [pc, #296]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004546:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800454a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004554:	2b00      	cmp	r3, #0
 8004556:	d015      	beq.n	8004584 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004558:	4b45      	ldr	r3, [pc, #276]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800455a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800455e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004566:	4942      	ldr	r1, [pc, #264]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004568:	4313      	orrs	r3, r2
 800456a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004572:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004576:	d105      	bne.n	8004584 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004578:	4b3d      	ldr	r3, [pc, #244]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800457a:	68db      	ldr	r3, [r3, #12]
 800457c:	4a3c      	ldr	r2, [pc, #240]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800457e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004582:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800458c:	2b00      	cmp	r3, #0
 800458e:	d015      	beq.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004590:	4b37      	ldr	r3, [pc, #220]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004592:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004596:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800459e:	4934      	ldr	r1, [pc, #208]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045a0:	4313      	orrs	r3, r2
 80045a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045aa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80045ae:	d105      	bne.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045b0:	4b2f      	ldr	r3, [pc, #188]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045b2:	68db      	ldr	r3, [r3, #12]
 80045b4:	4a2e      	ldr	r2, [pc, #184]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80045ba:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d015      	beq.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80045c8:	4b29      	ldr	r3, [pc, #164]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045ce:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045d6:	4926      	ldr	r1, [pc, #152]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045d8:	4313      	orrs	r3, r2
 80045da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045e2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80045e6:	d105      	bne.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045e8:	4b21      	ldr	r3, [pc, #132]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045ea:	68db      	ldr	r3, [r3, #12]
 80045ec:	4a20      	ldr	r2, [pc, #128]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80045f2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d015      	beq.n	800462c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004600:	4b1b      	ldr	r3, [pc, #108]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004602:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004606:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800460e:	4918      	ldr	r1, [pc, #96]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004610:	4313      	orrs	r3, r2
 8004612:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800461a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800461e:	d105      	bne.n	800462c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004620:	4b13      	ldr	r3, [pc, #76]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004622:	68db      	ldr	r3, [r3, #12]
 8004624:	4a12      	ldr	r2, [pc, #72]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004626:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800462a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004634:	2b00      	cmp	r3, #0
 8004636:	d015      	beq.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004638:	4b0d      	ldr	r3, [pc, #52]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800463a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800463e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004646:	490a      	ldr	r1, [pc, #40]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004648:	4313      	orrs	r3, r2
 800464a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004652:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004656:	d105      	bne.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004658:	4b05      	ldr	r3, [pc, #20]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800465a:	68db      	ldr	r3, [r3, #12]
 800465c:	4a04      	ldr	r2, [pc, #16]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800465e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004662:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004664:	7cbb      	ldrb	r3, [r7, #18]
}
 8004666:	4618      	mov	r0, r3
 8004668:	3718      	adds	r7, #24
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}
 800466e:	bf00      	nop
 8004670:	40021000 	.word	0x40021000

08004674 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b082      	sub	sp, #8
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d101      	bne.n	8004686 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	e049      	b.n	800471a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800468c:	b2db      	uxtb	r3, r3
 800468e:	2b00      	cmp	r3, #0
 8004690:	d106      	bne.n	80046a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2200      	movs	r2, #0
 8004696:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	f7fd fb68 	bl	8001d70 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2202      	movs	r2, #2
 80046a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681a      	ldr	r2, [r3, #0]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	3304      	adds	r3, #4
 80046b0:	4619      	mov	r1, r3
 80046b2:	4610      	mov	r0, r2
 80046b4:	f000 fcd8 	bl	8005068 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2201      	movs	r2, #1
 80046c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2201      	movs	r2, #1
 80046cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2201      	movs	r2, #1
 80046d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2201      	movs	r2, #1
 80046dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2201      	movs	r2, #1
 80046e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2201      	movs	r2, #1
 80046ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2201      	movs	r2, #1
 80046f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2201      	movs	r2, #1
 80046fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2201      	movs	r2, #1
 8004704:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2201      	movs	r2, #1
 800470c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2201      	movs	r2, #1
 8004714:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004718:	2300      	movs	r3, #0
}
 800471a:	4618      	mov	r0, r3
 800471c:	3708      	adds	r7, #8
 800471e:	46bd      	mov	sp, r7
 8004720:	bd80      	pop	{r7, pc}

08004722 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004722:	b580      	push	{r7, lr}
 8004724:	b082      	sub	sp, #8
 8004726:	af00      	add	r7, sp, #0
 8004728:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d101      	bne.n	8004734 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004730:	2301      	movs	r3, #1
 8004732:	e049      	b.n	80047c8 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800473a:	b2db      	uxtb	r3, r3
 800473c:	2b00      	cmp	r3, #0
 800473e:	d106      	bne.n	800474e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2200      	movs	r2, #0
 8004744:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004748:	6878      	ldr	r0, [r7, #4]
 800474a:	f000 f841 	bl	80047d0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2202      	movs	r2, #2
 8004752:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681a      	ldr	r2, [r3, #0]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	3304      	adds	r3, #4
 800475e:	4619      	mov	r1, r3
 8004760:	4610      	mov	r0, r2
 8004762:	f000 fc81 	bl	8005068 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2201      	movs	r2, #1
 800476a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2201      	movs	r2, #1
 8004772:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2201      	movs	r2, #1
 800477a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2201      	movs	r2, #1
 8004782:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2201      	movs	r2, #1
 800478a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2201      	movs	r2, #1
 8004792:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2201      	movs	r2, #1
 800479a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2201      	movs	r2, #1
 80047a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2201      	movs	r2, #1
 80047aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2201      	movs	r2, #1
 80047b2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2201      	movs	r2, #1
 80047ba:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2201      	movs	r2, #1
 80047c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80047c6:	2300      	movs	r3, #0
}
 80047c8:	4618      	mov	r0, r3
 80047ca:	3708      	adds	r7, #8
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bd80      	pop	{r7, pc}

080047d0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b083      	sub	sp, #12
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80047d8:	bf00      	nop
 80047da:	370c      	adds	r7, #12
 80047dc:	46bd      	mov	sp, r7
 80047de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e2:	4770      	bx	lr

080047e4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b084      	sub	sp, #16
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
 80047ec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d109      	bne.n	8004808 <HAL_TIM_PWM_Start+0x24>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80047fa:	b2db      	uxtb	r3, r3
 80047fc:	2b01      	cmp	r3, #1
 80047fe:	bf14      	ite	ne
 8004800:	2301      	movne	r3, #1
 8004802:	2300      	moveq	r3, #0
 8004804:	b2db      	uxtb	r3, r3
 8004806:	e03c      	b.n	8004882 <HAL_TIM_PWM_Start+0x9e>
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	2b04      	cmp	r3, #4
 800480c:	d109      	bne.n	8004822 <HAL_TIM_PWM_Start+0x3e>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004814:	b2db      	uxtb	r3, r3
 8004816:	2b01      	cmp	r3, #1
 8004818:	bf14      	ite	ne
 800481a:	2301      	movne	r3, #1
 800481c:	2300      	moveq	r3, #0
 800481e:	b2db      	uxtb	r3, r3
 8004820:	e02f      	b.n	8004882 <HAL_TIM_PWM_Start+0x9e>
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	2b08      	cmp	r3, #8
 8004826:	d109      	bne.n	800483c <HAL_TIM_PWM_Start+0x58>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800482e:	b2db      	uxtb	r3, r3
 8004830:	2b01      	cmp	r3, #1
 8004832:	bf14      	ite	ne
 8004834:	2301      	movne	r3, #1
 8004836:	2300      	moveq	r3, #0
 8004838:	b2db      	uxtb	r3, r3
 800483a:	e022      	b.n	8004882 <HAL_TIM_PWM_Start+0x9e>
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	2b0c      	cmp	r3, #12
 8004840:	d109      	bne.n	8004856 <HAL_TIM_PWM_Start+0x72>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004848:	b2db      	uxtb	r3, r3
 800484a:	2b01      	cmp	r3, #1
 800484c:	bf14      	ite	ne
 800484e:	2301      	movne	r3, #1
 8004850:	2300      	moveq	r3, #0
 8004852:	b2db      	uxtb	r3, r3
 8004854:	e015      	b.n	8004882 <HAL_TIM_PWM_Start+0x9e>
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	2b10      	cmp	r3, #16
 800485a:	d109      	bne.n	8004870 <HAL_TIM_PWM_Start+0x8c>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004862:	b2db      	uxtb	r3, r3
 8004864:	2b01      	cmp	r3, #1
 8004866:	bf14      	ite	ne
 8004868:	2301      	movne	r3, #1
 800486a:	2300      	moveq	r3, #0
 800486c:	b2db      	uxtb	r3, r3
 800486e:	e008      	b.n	8004882 <HAL_TIM_PWM_Start+0x9e>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004876:	b2db      	uxtb	r3, r3
 8004878:	2b01      	cmp	r3, #1
 800487a:	bf14      	ite	ne
 800487c:	2301      	movne	r3, #1
 800487e:	2300      	moveq	r3, #0
 8004880:	b2db      	uxtb	r3, r3
 8004882:	2b00      	cmp	r3, #0
 8004884:	d001      	beq.n	800488a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	e097      	b.n	80049ba <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d104      	bne.n	800489a <HAL_TIM_PWM_Start+0xb6>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2202      	movs	r2, #2
 8004894:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004898:	e023      	b.n	80048e2 <HAL_TIM_PWM_Start+0xfe>
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	2b04      	cmp	r3, #4
 800489e:	d104      	bne.n	80048aa <HAL_TIM_PWM_Start+0xc6>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2202      	movs	r2, #2
 80048a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80048a8:	e01b      	b.n	80048e2 <HAL_TIM_PWM_Start+0xfe>
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	2b08      	cmp	r3, #8
 80048ae:	d104      	bne.n	80048ba <HAL_TIM_PWM_Start+0xd6>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2202      	movs	r2, #2
 80048b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80048b8:	e013      	b.n	80048e2 <HAL_TIM_PWM_Start+0xfe>
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	2b0c      	cmp	r3, #12
 80048be:	d104      	bne.n	80048ca <HAL_TIM_PWM_Start+0xe6>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2202      	movs	r2, #2
 80048c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80048c8:	e00b      	b.n	80048e2 <HAL_TIM_PWM_Start+0xfe>
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	2b10      	cmp	r3, #16
 80048ce:	d104      	bne.n	80048da <HAL_TIM_PWM_Start+0xf6>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2202      	movs	r2, #2
 80048d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80048d8:	e003      	b.n	80048e2 <HAL_TIM_PWM_Start+0xfe>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2202      	movs	r2, #2
 80048de:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	2201      	movs	r2, #1
 80048e8:	6839      	ldr	r1, [r7, #0]
 80048ea:	4618      	mov	r0, r3
 80048ec:	f000 ffde 	bl	80058ac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a33      	ldr	r2, [pc, #204]	; (80049c4 <HAL_TIM_PWM_Start+0x1e0>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d013      	beq.n	8004922 <HAL_TIM_PWM_Start+0x13e>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a32      	ldr	r2, [pc, #200]	; (80049c8 <HAL_TIM_PWM_Start+0x1e4>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d00e      	beq.n	8004922 <HAL_TIM_PWM_Start+0x13e>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a30      	ldr	r2, [pc, #192]	; (80049cc <HAL_TIM_PWM_Start+0x1e8>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d009      	beq.n	8004922 <HAL_TIM_PWM_Start+0x13e>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4a2f      	ldr	r2, [pc, #188]	; (80049d0 <HAL_TIM_PWM_Start+0x1ec>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d004      	beq.n	8004922 <HAL_TIM_PWM_Start+0x13e>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a2d      	ldr	r2, [pc, #180]	; (80049d4 <HAL_TIM_PWM_Start+0x1f0>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d101      	bne.n	8004926 <HAL_TIM_PWM_Start+0x142>
 8004922:	2301      	movs	r3, #1
 8004924:	e000      	b.n	8004928 <HAL_TIM_PWM_Start+0x144>
 8004926:	2300      	movs	r3, #0
 8004928:	2b00      	cmp	r3, #0
 800492a:	d007      	beq.n	800493c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800493a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a20      	ldr	r2, [pc, #128]	; (80049c4 <HAL_TIM_PWM_Start+0x1e0>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d018      	beq.n	8004978 <HAL_TIM_PWM_Start+0x194>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800494e:	d013      	beq.n	8004978 <HAL_TIM_PWM_Start+0x194>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a20      	ldr	r2, [pc, #128]	; (80049d8 <HAL_TIM_PWM_Start+0x1f4>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d00e      	beq.n	8004978 <HAL_TIM_PWM_Start+0x194>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	4a1f      	ldr	r2, [pc, #124]	; (80049dc <HAL_TIM_PWM_Start+0x1f8>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d009      	beq.n	8004978 <HAL_TIM_PWM_Start+0x194>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4a17      	ldr	r2, [pc, #92]	; (80049c8 <HAL_TIM_PWM_Start+0x1e4>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d004      	beq.n	8004978 <HAL_TIM_PWM_Start+0x194>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	4a16      	ldr	r2, [pc, #88]	; (80049cc <HAL_TIM_PWM_Start+0x1e8>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d115      	bne.n	80049a4 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	689a      	ldr	r2, [r3, #8]
 800497e:	4b18      	ldr	r3, [pc, #96]	; (80049e0 <HAL_TIM_PWM_Start+0x1fc>)
 8004980:	4013      	ands	r3, r2
 8004982:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	2b06      	cmp	r3, #6
 8004988:	d015      	beq.n	80049b6 <HAL_TIM_PWM_Start+0x1d2>
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004990:	d011      	beq.n	80049b6 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	681a      	ldr	r2, [r3, #0]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f042 0201 	orr.w	r2, r2, #1
 80049a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049a2:	e008      	b.n	80049b6 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	681a      	ldr	r2, [r3, #0]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f042 0201 	orr.w	r2, r2, #1
 80049b2:	601a      	str	r2, [r3, #0]
 80049b4:	e000      	b.n	80049b8 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049b6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80049b8:	2300      	movs	r3, #0
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	3710      	adds	r7, #16
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}
 80049c2:	bf00      	nop
 80049c4:	40012c00 	.word	0x40012c00
 80049c8:	40013400 	.word	0x40013400
 80049cc:	40014000 	.word	0x40014000
 80049d0:	40014400 	.word	0x40014400
 80049d4:	40014800 	.word	0x40014800
 80049d8:	40000400 	.word	0x40000400
 80049dc:	40000800 	.word	0x40000800
 80049e0:	00010007 	.word	0x00010007

080049e4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b086      	sub	sp, #24
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
 80049ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d101      	bne.n	80049f8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80049f4:	2301      	movs	r3, #1
 80049f6:	e097      	b.n	8004b28 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049fe:	b2db      	uxtb	r3, r3
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d106      	bne.n	8004a12 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2200      	movs	r2, #0
 8004a08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004a0c:	6878      	ldr	r0, [r7, #4]
 8004a0e:	f7fd f9e1 	bl	8001dd4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2202      	movs	r2, #2
 8004a16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	687a      	ldr	r2, [r7, #4]
 8004a22:	6812      	ldr	r2, [r2, #0]
 8004a24:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8004a28:	f023 0307 	bic.w	r3, r3, #7
 8004a2c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681a      	ldr	r2, [r3, #0]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	3304      	adds	r3, #4
 8004a36:	4619      	mov	r1, r3
 8004a38:	4610      	mov	r0, r2
 8004a3a:	f000 fb15 	bl	8005068 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	689b      	ldr	r3, [r3, #8]
 8004a44:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	699b      	ldr	r3, [r3, #24]
 8004a4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	6a1b      	ldr	r3, [r3, #32]
 8004a54:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	697a      	ldr	r2, [r7, #20]
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004a60:	693b      	ldr	r3, [r7, #16]
 8004a62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a66:	f023 0303 	bic.w	r3, r3, #3
 8004a6a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	689a      	ldr	r2, [r3, #8]
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	699b      	ldr	r3, [r3, #24]
 8004a74:	021b      	lsls	r3, r3, #8
 8004a76:	4313      	orrs	r3, r2
 8004a78:	693a      	ldr	r2, [r7, #16]
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004a7e:	693b      	ldr	r3, [r7, #16]
 8004a80:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004a84:	f023 030c 	bic.w	r3, r3, #12
 8004a88:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004a90:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004a94:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	68da      	ldr	r2, [r3, #12]
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	69db      	ldr	r3, [r3, #28]
 8004a9e:	021b      	lsls	r3, r3, #8
 8004aa0:	4313      	orrs	r3, r2
 8004aa2:	693a      	ldr	r2, [r7, #16]
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	691b      	ldr	r3, [r3, #16]
 8004aac:	011a      	lsls	r2, r3, #4
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	6a1b      	ldr	r3, [r3, #32]
 8004ab2:	031b      	lsls	r3, r3, #12
 8004ab4:	4313      	orrs	r3, r2
 8004ab6:	693a      	ldr	r2, [r7, #16]
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004ac2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8004aca:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	685a      	ldr	r2, [r3, #4]
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	695b      	ldr	r3, [r3, #20]
 8004ad4:	011b      	lsls	r3, r3, #4
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	68fa      	ldr	r2, [r7, #12]
 8004ada:	4313      	orrs	r3, r2
 8004adc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	697a      	ldr	r2, [r7, #20]
 8004ae4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	693a      	ldr	r2, [r7, #16]
 8004aec:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	68fa      	ldr	r2, [r7, #12]
 8004af4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2201      	movs	r2, #1
 8004afa:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2201      	movs	r2, #1
 8004b02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2201      	movs	r2, #1
 8004b0a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2201      	movs	r2, #1
 8004b12:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2201      	movs	r2, #1
 8004b1a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2201      	movs	r2, #1
 8004b22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004b26:	2300      	movs	r3, #0
}
 8004b28:	4618      	mov	r0, r3
 8004b2a:	3718      	adds	r7, #24
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	bd80      	pop	{r7, pc}

08004b30 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b084      	sub	sp, #16
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
 8004b38:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004b40:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004b48:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004b50:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004b58:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d110      	bne.n	8004b82 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004b60:	7bfb      	ldrb	r3, [r7, #15]
 8004b62:	2b01      	cmp	r3, #1
 8004b64:	d102      	bne.n	8004b6c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004b66:	7b7b      	ldrb	r3, [r7, #13]
 8004b68:	2b01      	cmp	r3, #1
 8004b6a:	d001      	beq.n	8004b70 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	e069      	b.n	8004c44 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2202      	movs	r2, #2
 8004b74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2202      	movs	r2, #2
 8004b7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b80:	e031      	b.n	8004be6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	2b04      	cmp	r3, #4
 8004b86:	d110      	bne.n	8004baa <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004b88:	7bbb      	ldrb	r3, [r7, #14]
 8004b8a:	2b01      	cmp	r3, #1
 8004b8c:	d102      	bne.n	8004b94 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004b8e:	7b3b      	ldrb	r3, [r7, #12]
 8004b90:	2b01      	cmp	r3, #1
 8004b92:	d001      	beq.n	8004b98 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004b94:	2301      	movs	r3, #1
 8004b96:	e055      	b.n	8004c44 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2202      	movs	r2, #2
 8004b9c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2202      	movs	r2, #2
 8004ba4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004ba8:	e01d      	b.n	8004be6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004baa:	7bfb      	ldrb	r3, [r7, #15]
 8004bac:	2b01      	cmp	r3, #1
 8004bae:	d108      	bne.n	8004bc2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004bb0:	7bbb      	ldrb	r3, [r7, #14]
 8004bb2:	2b01      	cmp	r3, #1
 8004bb4:	d105      	bne.n	8004bc2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004bb6:	7b7b      	ldrb	r3, [r7, #13]
 8004bb8:	2b01      	cmp	r3, #1
 8004bba:	d102      	bne.n	8004bc2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004bbc:	7b3b      	ldrb	r3, [r7, #12]
 8004bbe:	2b01      	cmp	r3, #1
 8004bc0:	d001      	beq.n	8004bc6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	e03e      	b.n	8004c44 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2202      	movs	r2, #2
 8004bca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2202      	movs	r2, #2
 8004bd2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2202      	movs	r2, #2
 8004bda:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2202      	movs	r2, #2
 8004be2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d003      	beq.n	8004bf4 <HAL_TIM_Encoder_Start+0xc4>
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	2b04      	cmp	r3, #4
 8004bf0:	d008      	beq.n	8004c04 <HAL_TIM_Encoder_Start+0xd4>
 8004bf2:	e00f      	b.n	8004c14 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	2100      	movs	r1, #0
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	f000 fe55 	bl	80058ac <TIM_CCxChannelCmd>
      break;
 8004c02:	e016      	b.n	8004c32 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	2201      	movs	r2, #1
 8004c0a:	2104      	movs	r1, #4
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	f000 fe4d 	bl	80058ac <TIM_CCxChannelCmd>
      break;
 8004c12:	e00e      	b.n	8004c32 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	2201      	movs	r2, #1
 8004c1a:	2100      	movs	r1, #0
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	f000 fe45 	bl	80058ac <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	2201      	movs	r2, #1
 8004c28:	2104      	movs	r1, #4
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	f000 fe3e 	bl	80058ac <TIM_CCxChannelCmd>
      break;
 8004c30:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	681a      	ldr	r2, [r3, #0]
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f042 0201 	orr.w	r2, r2, #1
 8004c40:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004c42:	2300      	movs	r3, #0
}
 8004c44:	4618      	mov	r0, r3
 8004c46:	3710      	adds	r7, #16
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	bd80      	pop	{r7, pc}

08004c4c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b086      	sub	sp, #24
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	60f8      	str	r0, [r7, #12]
 8004c54:	60b9      	str	r1, [r7, #8]
 8004c56:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c62:	2b01      	cmp	r3, #1
 8004c64:	d101      	bne.n	8004c6a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004c66:	2302      	movs	r3, #2
 8004c68:	e0ff      	b.n	8004e6a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	2201      	movs	r2, #1
 8004c6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2b14      	cmp	r3, #20
 8004c76:	f200 80f0 	bhi.w	8004e5a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004c7a:	a201      	add	r2, pc, #4	; (adr r2, 8004c80 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004c7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c80:	08004cd5 	.word	0x08004cd5
 8004c84:	08004e5b 	.word	0x08004e5b
 8004c88:	08004e5b 	.word	0x08004e5b
 8004c8c:	08004e5b 	.word	0x08004e5b
 8004c90:	08004d15 	.word	0x08004d15
 8004c94:	08004e5b 	.word	0x08004e5b
 8004c98:	08004e5b 	.word	0x08004e5b
 8004c9c:	08004e5b 	.word	0x08004e5b
 8004ca0:	08004d57 	.word	0x08004d57
 8004ca4:	08004e5b 	.word	0x08004e5b
 8004ca8:	08004e5b 	.word	0x08004e5b
 8004cac:	08004e5b 	.word	0x08004e5b
 8004cb0:	08004d97 	.word	0x08004d97
 8004cb4:	08004e5b 	.word	0x08004e5b
 8004cb8:	08004e5b 	.word	0x08004e5b
 8004cbc:	08004e5b 	.word	0x08004e5b
 8004cc0:	08004dd9 	.word	0x08004dd9
 8004cc4:	08004e5b 	.word	0x08004e5b
 8004cc8:	08004e5b 	.word	0x08004e5b
 8004ccc:	08004e5b 	.word	0x08004e5b
 8004cd0:	08004e19 	.word	0x08004e19
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	68b9      	ldr	r1, [r7, #8]
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f000 fa54 	bl	8005188 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	699a      	ldr	r2, [r3, #24]
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f042 0208 	orr.w	r2, r2, #8
 8004cee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	699a      	ldr	r2, [r3, #24]
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f022 0204 	bic.w	r2, r2, #4
 8004cfe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	6999      	ldr	r1, [r3, #24]
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	691a      	ldr	r2, [r3, #16]
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	430a      	orrs	r2, r1
 8004d10:	619a      	str	r2, [r3, #24]
      break;
 8004d12:	e0a5      	b.n	8004e60 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	68b9      	ldr	r1, [r7, #8]
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f000 fac4 	bl	80052a8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	699a      	ldr	r2, [r3, #24]
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d2e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	699a      	ldr	r2, [r3, #24]
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d3e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	6999      	ldr	r1, [r3, #24]
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	691b      	ldr	r3, [r3, #16]
 8004d4a:	021a      	lsls	r2, r3, #8
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	430a      	orrs	r2, r1
 8004d52:	619a      	str	r2, [r3, #24]
      break;
 8004d54:	e084      	b.n	8004e60 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	68b9      	ldr	r1, [r7, #8]
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	f000 fb2d 	bl	80053bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	69da      	ldr	r2, [r3, #28]
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f042 0208 	orr.w	r2, r2, #8
 8004d70:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	69da      	ldr	r2, [r3, #28]
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f022 0204 	bic.w	r2, r2, #4
 8004d80:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	69d9      	ldr	r1, [r3, #28]
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	691a      	ldr	r2, [r3, #16]
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	430a      	orrs	r2, r1
 8004d92:	61da      	str	r2, [r3, #28]
      break;
 8004d94:	e064      	b.n	8004e60 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	68b9      	ldr	r1, [r7, #8]
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	f000 fb95 	bl	80054cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	69da      	ldr	r2, [r3, #28]
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004db0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	69da      	ldr	r2, [r3, #28]
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004dc0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	69d9      	ldr	r1, [r3, #28]
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	691b      	ldr	r3, [r3, #16]
 8004dcc:	021a      	lsls	r2, r3, #8
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	430a      	orrs	r2, r1
 8004dd4:	61da      	str	r2, [r3, #28]
      break;
 8004dd6:	e043      	b.n	8004e60 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	68b9      	ldr	r1, [r7, #8]
 8004dde:	4618      	mov	r0, r3
 8004de0:	f000 fbfe 	bl	80055e0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f042 0208 	orr.w	r2, r2, #8
 8004df2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f022 0204 	bic.w	r2, r2, #4
 8004e02:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	691a      	ldr	r2, [r3, #16]
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	430a      	orrs	r2, r1
 8004e14:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8004e16:	e023      	b.n	8004e60 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	68b9      	ldr	r1, [r7, #8]
 8004e1e:	4618      	mov	r0, r3
 8004e20:	f000 fc42 	bl	80056a8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e32:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e42:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8004e4a:	68bb      	ldr	r3, [r7, #8]
 8004e4c:	691b      	ldr	r3, [r3, #16]
 8004e4e:	021a      	lsls	r2, r3, #8
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	430a      	orrs	r2, r1
 8004e56:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8004e58:	e002      	b.n	8004e60 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	75fb      	strb	r3, [r7, #23]
      break;
 8004e5e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	2200      	movs	r2, #0
 8004e64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004e68:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	3718      	adds	r7, #24
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}
 8004e72:	bf00      	nop

08004e74 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b084      	sub	sp, #16
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
 8004e7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e7e:	2300      	movs	r3, #0
 8004e80:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e88:	2b01      	cmp	r3, #1
 8004e8a:	d101      	bne.n	8004e90 <HAL_TIM_ConfigClockSource+0x1c>
 8004e8c:	2302      	movs	r3, #2
 8004e8e:	e0de      	b.n	800504e <HAL_TIM_ConfigClockSource+0x1da>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2201      	movs	r2, #1
 8004e94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2202      	movs	r2, #2
 8004e9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	689b      	ldr	r3, [r3, #8]
 8004ea6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004ea8:	68bb      	ldr	r3, [r7, #8]
 8004eaa:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8004eae:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004eb2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004eba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	68ba      	ldr	r2, [r7, #8]
 8004ec2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4a63      	ldr	r2, [pc, #396]	; (8005058 <HAL_TIM_ConfigClockSource+0x1e4>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	f000 80a9 	beq.w	8005022 <HAL_TIM_ConfigClockSource+0x1ae>
 8004ed0:	4a61      	ldr	r2, [pc, #388]	; (8005058 <HAL_TIM_ConfigClockSource+0x1e4>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	f200 80ae 	bhi.w	8005034 <HAL_TIM_ConfigClockSource+0x1c0>
 8004ed8:	4a60      	ldr	r2, [pc, #384]	; (800505c <HAL_TIM_ConfigClockSource+0x1e8>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	f000 80a1 	beq.w	8005022 <HAL_TIM_ConfigClockSource+0x1ae>
 8004ee0:	4a5e      	ldr	r2, [pc, #376]	; (800505c <HAL_TIM_ConfigClockSource+0x1e8>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	f200 80a6 	bhi.w	8005034 <HAL_TIM_ConfigClockSource+0x1c0>
 8004ee8:	4a5d      	ldr	r2, [pc, #372]	; (8005060 <HAL_TIM_ConfigClockSource+0x1ec>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	f000 8099 	beq.w	8005022 <HAL_TIM_ConfigClockSource+0x1ae>
 8004ef0:	4a5b      	ldr	r2, [pc, #364]	; (8005060 <HAL_TIM_ConfigClockSource+0x1ec>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	f200 809e 	bhi.w	8005034 <HAL_TIM_ConfigClockSource+0x1c0>
 8004ef8:	4a5a      	ldr	r2, [pc, #360]	; (8005064 <HAL_TIM_ConfigClockSource+0x1f0>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	f000 8091 	beq.w	8005022 <HAL_TIM_ConfigClockSource+0x1ae>
 8004f00:	4a58      	ldr	r2, [pc, #352]	; (8005064 <HAL_TIM_ConfigClockSource+0x1f0>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	f200 8096 	bhi.w	8005034 <HAL_TIM_ConfigClockSource+0x1c0>
 8004f08:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004f0c:	f000 8089 	beq.w	8005022 <HAL_TIM_ConfigClockSource+0x1ae>
 8004f10:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004f14:	f200 808e 	bhi.w	8005034 <HAL_TIM_ConfigClockSource+0x1c0>
 8004f18:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f1c:	d03e      	beq.n	8004f9c <HAL_TIM_ConfigClockSource+0x128>
 8004f1e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f22:	f200 8087 	bhi.w	8005034 <HAL_TIM_ConfigClockSource+0x1c0>
 8004f26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f2a:	f000 8086 	beq.w	800503a <HAL_TIM_ConfigClockSource+0x1c6>
 8004f2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f32:	d87f      	bhi.n	8005034 <HAL_TIM_ConfigClockSource+0x1c0>
 8004f34:	2b70      	cmp	r3, #112	; 0x70
 8004f36:	d01a      	beq.n	8004f6e <HAL_TIM_ConfigClockSource+0xfa>
 8004f38:	2b70      	cmp	r3, #112	; 0x70
 8004f3a:	d87b      	bhi.n	8005034 <HAL_TIM_ConfigClockSource+0x1c0>
 8004f3c:	2b60      	cmp	r3, #96	; 0x60
 8004f3e:	d050      	beq.n	8004fe2 <HAL_TIM_ConfigClockSource+0x16e>
 8004f40:	2b60      	cmp	r3, #96	; 0x60
 8004f42:	d877      	bhi.n	8005034 <HAL_TIM_ConfigClockSource+0x1c0>
 8004f44:	2b50      	cmp	r3, #80	; 0x50
 8004f46:	d03c      	beq.n	8004fc2 <HAL_TIM_ConfigClockSource+0x14e>
 8004f48:	2b50      	cmp	r3, #80	; 0x50
 8004f4a:	d873      	bhi.n	8005034 <HAL_TIM_ConfigClockSource+0x1c0>
 8004f4c:	2b40      	cmp	r3, #64	; 0x40
 8004f4e:	d058      	beq.n	8005002 <HAL_TIM_ConfigClockSource+0x18e>
 8004f50:	2b40      	cmp	r3, #64	; 0x40
 8004f52:	d86f      	bhi.n	8005034 <HAL_TIM_ConfigClockSource+0x1c0>
 8004f54:	2b30      	cmp	r3, #48	; 0x30
 8004f56:	d064      	beq.n	8005022 <HAL_TIM_ConfigClockSource+0x1ae>
 8004f58:	2b30      	cmp	r3, #48	; 0x30
 8004f5a:	d86b      	bhi.n	8005034 <HAL_TIM_ConfigClockSource+0x1c0>
 8004f5c:	2b20      	cmp	r3, #32
 8004f5e:	d060      	beq.n	8005022 <HAL_TIM_ConfigClockSource+0x1ae>
 8004f60:	2b20      	cmp	r3, #32
 8004f62:	d867      	bhi.n	8005034 <HAL_TIM_ConfigClockSource+0x1c0>
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d05c      	beq.n	8005022 <HAL_TIM_ConfigClockSource+0x1ae>
 8004f68:	2b10      	cmp	r3, #16
 8004f6a:	d05a      	beq.n	8005022 <HAL_TIM_ConfigClockSource+0x1ae>
 8004f6c:	e062      	b.n	8005034 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6818      	ldr	r0, [r3, #0]
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	6899      	ldr	r1, [r3, #8]
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	685a      	ldr	r2, [r3, #4]
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	68db      	ldr	r3, [r3, #12]
 8004f7e:	f000 fc75 	bl	800586c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004f8a:	68bb      	ldr	r3, [r7, #8]
 8004f8c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004f90:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	68ba      	ldr	r2, [r7, #8]
 8004f98:	609a      	str	r2, [r3, #8]
      break;
 8004f9a:	e04f      	b.n	800503c <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6818      	ldr	r0, [r3, #0]
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	6899      	ldr	r1, [r3, #8]
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	685a      	ldr	r2, [r3, #4]
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	68db      	ldr	r3, [r3, #12]
 8004fac:	f000 fc5e 	bl	800586c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	689a      	ldr	r2, [r3, #8]
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004fbe:	609a      	str	r2, [r3, #8]
      break;
 8004fc0:	e03c      	b.n	800503c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6818      	ldr	r0, [r3, #0]
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	6859      	ldr	r1, [r3, #4]
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	68db      	ldr	r3, [r3, #12]
 8004fce:	461a      	mov	r2, r3
 8004fd0:	f000 fbd0 	bl	8005774 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	2150      	movs	r1, #80	; 0x50
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f000 fc29 	bl	8005832 <TIM_ITRx_SetConfig>
      break;
 8004fe0:	e02c      	b.n	800503c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6818      	ldr	r0, [r3, #0]
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	6859      	ldr	r1, [r3, #4]
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	68db      	ldr	r3, [r3, #12]
 8004fee:	461a      	mov	r2, r3
 8004ff0:	f000 fbef 	bl	80057d2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	2160      	movs	r1, #96	; 0x60
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	f000 fc19 	bl	8005832 <TIM_ITRx_SetConfig>
      break;
 8005000:	e01c      	b.n	800503c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6818      	ldr	r0, [r3, #0]
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	6859      	ldr	r1, [r3, #4]
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	68db      	ldr	r3, [r3, #12]
 800500e:	461a      	mov	r2, r3
 8005010:	f000 fbb0 	bl	8005774 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	2140      	movs	r1, #64	; 0x40
 800501a:	4618      	mov	r0, r3
 800501c:	f000 fc09 	bl	8005832 <TIM_ITRx_SetConfig>
      break;
 8005020:	e00c      	b.n	800503c <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681a      	ldr	r2, [r3, #0]
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4619      	mov	r1, r3
 800502c:	4610      	mov	r0, r2
 800502e:	f000 fc00 	bl	8005832 <TIM_ITRx_SetConfig>
      break;
 8005032:	e003      	b.n	800503c <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8005034:	2301      	movs	r3, #1
 8005036:	73fb      	strb	r3, [r7, #15]
      break;
 8005038:	e000      	b.n	800503c <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 800503a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2201      	movs	r2, #1
 8005040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2200      	movs	r2, #0
 8005048:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800504c:	7bfb      	ldrb	r3, [r7, #15]
}
 800504e:	4618      	mov	r0, r3
 8005050:	3710      	adds	r7, #16
 8005052:	46bd      	mov	sp, r7
 8005054:	bd80      	pop	{r7, pc}
 8005056:	bf00      	nop
 8005058:	00100070 	.word	0x00100070
 800505c:	00100040 	.word	0x00100040
 8005060:	00100030 	.word	0x00100030
 8005064:	00100020 	.word	0x00100020

08005068 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005068:	b480      	push	{r7}
 800506a:	b085      	sub	sp, #20
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
 8005070:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	4a3c      	ldr	r2, [pc, #240]	; (800516c <TIM_Base_SetConfig+0x104>)
 800507c:	4293      	cmp	r3, r2
 800507e:	d00f      	beq.n	80050a0 <TIM_Base_SetConfig+0x38>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005086:	d00b      	beq.n	80050a0 <TIM_Base_SetConfig+0x38>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	4a39      	ldr	r2, [pc, #228]	; (8005170 <TIM_Base_SetConfig+0x108>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d007      	beq.n	80050a0 <TIM_Base_SetConfig+0x38>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	4a38      	ldr	r2, [pc, #224]	; (8005174 <TIM_Base_SetConfig+0x10c>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d003      	beq.n	80050a0 <TIM_Base_SetConfig+0x38>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	4a37      	ldr	r2, [pc, #220]	; (8005178 <TIM_Base_SetConfig+0x110>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d108      	bne.n	80050b2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	685b      	ldr	r3, [r3, #4]
 80050ac:	68fa      	ldr	r2, [r7, #12]
 80050ae:	4313      	orrs	r3, r2
 80050b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	4a2d      	ldr	r2, [pc, #180]	; (800516c <TIM_Base_SetConfig+0x104>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d01b      	beq.n	80050f2 <TIM_Base_SetConfig+0x8a>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050c0:	d017      	beq.n	80050f2 <TIM_Base_SetConfig+0x8a>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	4a2a      	ldr	r2, [pc, #168]	; (8005170 <TIM_Base_SetConfig+0x108>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d013      	beq.n	80050f2 <TIM_Base_SetConfig+0x8a>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	4a29      	ldr	r2, [pc, #164]	; (8005174 <TIM_Base_SetConfig+0x10c>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d00f      	beq.n	80050f2 <TIM_Base_SetConfig+0x8a>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	4a28      	ldr	r2, [pc, #160]	; (8005178 <TIM_Base_SetConfig+0x110>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d00b      	beq.n	80050f2 <TIM_Base_SetConfig+0x8a>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	4a27      	ldr	r2, [pc, #156]	; (800517c <TIM_Base_SetConfig+0x114>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d007      	beq.n	80050f2 <TIM_Base_SetConfig+0x8a>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	4a26      	ldr	r2, [pc, #152]	; (8005180 <TIM_Base_SetConfig+0x118>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d003      	beq.n	80050f2 <TIM_Base_SetConfig+0x8a>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	4a25      	ldr	r2, [pc, #148]	; (8005184 <TIM_Base_SetConfig+0x11c>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d108      	bne.n	8005104 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	68db      	ldr	r3, [r3, #12]
 80050fe:	68fa      	ldr	r2, [r7, #12]
 8005100:	4313      	orrs	r3, r2
 8005102:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	695b      	ldr	r3, [r3, #20]
 800510e:	4313      	orrs	r3, r2
 8005110:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	68fa      	ldr	r2, [r7, #12]
 8005116:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	689a      	ldr	r2, [r3, #8]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	681a      	ldr	r2, [r3, #0]
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	4a10      	ldr	r2, [pc, #64]	; (800516c <TIM_Base_SetConfig+0x104>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d00f      	beq.n	8005150 <TIM_Base_SetConfig+0xe8>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	4a11      	ldr	r2, [pc, #68]	; (8005178 <TIM_Base_SetConfig+0x110>)
 8005134:	4293      	cmp	r3, r2
 8005136:	d00b      	beq.n	8005150 <TIM_Base_SetConfig+0xe8>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	4a10      	ldr	r2, [pc, #64]	; (800517c <TIM_Base_SetConfig+0x114>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d007      	beq.n	8005150 <TIM_Base_SetConfig+0xe8>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	4a0f      	ldr	r2, [pc, #60]	; (8005180 <TIM_Base_SetConfig+0x118>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d003      	beq.n	8005150 <TIM_Base_SetConfig+0xe8>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	4a0e      	ldr	r2, [pc, #56]	; (8005184 <TIM_Base_SetConfig+0x11c>)
 800514c:	4293      	cmp	r3, r2
 800514e:	d103      	bne.n	8005158 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	691a      	ldr	r2, [r3, #16]
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2201      	movs	r2, #1
 800515c:	615a      	str	r2, [r3, #20]
}
 800515e:	bf00      	nop
 8005160:	3714      	adds	r7, #20
 8005162:	46bd      	mov	sp, r7
 8005164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005168:	4770      	bx	lr
 800516a:	bf00      	nop
 800516c:	40012c00 	.word	0x40012c00
 8005170:	40000400 	.word	0x40000400
 8005174:	40000800 	.word	0x40000800
 8005178:	40013400 	.word	0x40013400
 800517c:	40014000 	.word	0x40014000
 8005180:	40014400 	.word	0x40014400
 8005184:	40014800 	.word	0x40014800

08005188 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005188:	b480      	push	{r7}
 800518a:	b087      	sub	sp, #28
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
 8005190:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6a1b      	ldr	r3, [r3, #32]
 8005196:	f023 0201 	bic.w	r2, r3, #1
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6a1b      	ldr	r3, [r3, #32]
 80051a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	685b      	ldr	r3, [r3, #4]
 80051a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	699b      	ldr	r3, [r3, #24]
 80051ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80051b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	f023 0303 	bic.w	r3, r3, #3
 80051c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	68fa      	ldr	r2, [r7, #12]
 80051ca:	4313      	orrs	r3, r2
 80051cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80051ce:	697b      	ldr	r3, [r7, #20]
 80051d0:	f023 0302 	bic.w	r3, r3, #2
 80051d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	689b      	ldr	r3, [r3, #8]
 80051da:	697a      	ldr	r2, [r7, #20]
 80051dc:	4313      	orrs	r3, r2
 80051de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	4a2c      	ldr	r2, [pc, #176]	; (8005294 <TIM_OC1_SetConfig+0x10c>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d00f      	beq.n	8005208 <TIM_OC1_SetConfig+0x80>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	4a2b      	ldr	r2, [pc, #172]	; (8005298 <TIM_OC1_SetConfig+0x110>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d00b      	beq.n	8005208 <TIM_OC1_SetConfig+0x80>
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	4a2a      	ldr	r2, [pc, #168]	; (800529c <TIM_OC1_SetConfig+0x114>)
 80051f4:	4293      	cmp	r3, r2
 80051f6:	d007      	beq.n	8005208 <TIM_OC1_SetConfig+0x80>
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	4a29      	ldr	r2, [pc, #164]	; (80052a0 <TIM_OC1_SetConfig+0x118>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d003      	beq.n	8005208 <TIM_OC1_SetConfig+0x80>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	4a28      	ldr	r2, [pc, #160]	; (80052a4 <TIM_OC1_SetConfig+0x11c>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d10c      	bne.n	8005222 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005208:	697b      	ldr	r3, [r7, #20]
 800520a:	f023 0308 	bic.w	r3, r3, #8
 800520e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	68db      	ldr	r3, [r3, #12]
 8005214:	697a      	ldr	r2, [r7, #20]
 8005216:	4313      	orrs	r3, r2
 8005218:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800521a:	697b      	ldr	r3, [r7, #20]
 800521c:	f023 0304 	bic.w	r3, r3, #4
 8005220:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	4a1b      	ldr	r2, [pc, #108]	; (8005294 <TIM_OC1_SetConfig+0x10c>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d00f      	beq.n	800524a <TIM_OC1_SetConfig+0xc2>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	4a1a      	ldr	r2, [pc, #104]	; (8005298 <TIM_OC1_SetConfig+0x110>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d00b      	beq.n	800524a <TIM_OC1_SetConfig+0xc2>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	4a19      	ldr	r2, [pc, #100]	; (800529c <TIM_OC1_SetConfig+0x114>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d007      	beq.n	800524a <TIM_OC1_SetConfig+0xc2>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	4a18      	ldr	r2, [pc, #96]	; (80052a0 <TIM_OC1_SetConfig+0x118>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d003      	beq.n	800524a <TIM_OC1_SetConfig+0xc2>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	4a17      	ldr	r2, [pc, #92]	; (80052a4 <TIM_OC1_SetConfig+0x11c>)
 8005246:	4293      	cmp	r3, r2
 8005248:	d111      	bne.n	800526e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800524a:	693b      	ldr	r3, [r7, #16]
 800524c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005250:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005252:	693b      	ldr	r3, [r7, #16]
 8005254:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005258:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	695b      	ldr	r3, [r3, #20]
 800525e:	693a      	ldr	r2, [r7, #16]
 8005260:	4313      	orrs	r3, r2
 8005262:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	699b      	ldr	r3, [r3, #24]
 8005268:	693a      	ldr	r2, [r7, #16]
 800526a:	4313      	orrs	r3, r2
 800526c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	693a      	ldr	r2, [r7, #16]
 8005272:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	68fa      	ldr	r2, [r7, #12]
 8005278:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	685a      	ldr	r2, [r3, #4]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	697a      	ldr	r2, [r7, #20]
 8005286:	621a      	str	r2, [r3, #32]
}
 8005288:	bf00      	nop
 800528a:	371c      	adds	r7, #28
 800528c:	46bd      	mov	sp, r7
 800528e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005292:	4770      	bx	lr
 8005294:	40012c00 	.word	0x40012c00
 8005298:	40013400 	.word	0x40013400
 800529c:	40014000 	.word	0x40014000
 80052a0:	40014400 	.word	0x40014400
 80052a4:	40014800 	.word	0x40014800

080052a8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80052a8:	b480      	push	{r7}
 80052aa:	b087      	sub	sp, #28
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
 80052b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6a1b      	ldr	r3, [r3, #32]
 80052b6:	f023 0210 	bic.w	r2, r3, #16
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6a1b      	ldr	r3, [r3, #32]
 80052c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	685b      	ldr	r3, [r3, #4]
 80052c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	699b      	ldr	r3, [r3, #24]
 80052ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80052d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80052da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	021b      	lsls	r3, r3, #8
 80052ea:	68fa      	ldr	r2, [r7, #12]
 80052ec:	4313      	orrs	r3, r2
 80052ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80052f0:	697b      	ldr	r3, [r7, #20]
 80052f2:	f023 0320 	bic.w	r3, r3, #32
 80052f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	011b      	lsls	r3, r3, #4
 80052fe:	697a      	ldr	r2, [r7, #20]
 8005300:	4313      	orrs	r3, r2
 8005302:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	4a28      	ldr	r2, [pc, #160]	; (80053a8 <TIM_OC2_SetConfig+0x100>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d003      	beq.n	8005314 <TIM_OC2_SetConfig+0x6c>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	4a27      	ldr	r2, [pc, #156]	; (80053ac <TIM_OC2_SetConfig+0x104>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d10d      	bne.n	8005330 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800531a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	68db      	ldr	r3, [r3, #12]
 8005320:	011b      	lsls	r3, r3, #4
 8005322:	697a      	ldr	r2, [r7, #20]
 8005324:	4313      	orrs	r3, r2
 8005326:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005328:	697b      	ldr	r3, [r7, #20]
 800532a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800532e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	4a1d      	ldr	r2, [pc, #116]	; (80053a8 <TIM_OC2_SetConfig+0x100>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d00f      	beq.n	8005358 <TIM_OC2_SetConfig+0xb0>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	4a1c      	ldr	r2, [pc, #112]	; (80053ac <TIM_OC2_SetConfig+0x104>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d00b      	beq.n	8005358 <TIM_OC2_SetConfig+0xb0>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	4a1b      	ldr	r2, [pc, #108]	; (80053b0 <TIM_OC2_SetConfig+0x108>)
 8005344:	4293      	cmp	r3, r2
 8005346:	d007      	beq.n	8005358 <TIM_OC2_SetConfig+0xb0>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	4a1a      	ldr	r2, [pc, #104]	; (80053b4 <TIM_OC2_SetConfig+0x10c>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d003      	beq.n	8005358 <TIM_OC2_SetConfig+0xb0>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	4a19      	ldr	r2, [pc, #100]	; (80053b8 <TIM_OC2_SetConfig+0x110>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d113      	bne.n	8005380 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005358:	693b      	ldr	r3, [r7, #16]
 800535a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800535e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005360:	693b      	ldr	r3, [r7, #16]
 8005362:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005366:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	695b      	ldr	r3, [r3, #20]
 800536c:	009b      	lsls	r3, r3, #2
 800536e:	693a      	ldr	r2, [r7, #16]
 8005370:	4313      	orrs	r3, r2
 8005372:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	699b      	ldr	r3, [r3, #24]
 8005378:	009b      	lsls	r3, r3, #2
 800537a:	693a      	ldr	r2, [r7, #16]
 800537c:	4313      	orrs	r3, r2
 800537e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	693a      	ldr	r2, [r7, #16]
 8005384:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	68fa      	ldr	r2, [r7, #12]
 800538a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	685a      	ldr	r2, [r3, #4]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	697a      	ldr	r2, [r7, #20]
 8005398:	621a      	str	r2, [r3, #32]
}
 800539a:	bf00      	nop
 800539c:	371c      	adds	r7, #28
 800539e:	46bd      	mov	sp, r7
 80053a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a4:	4770      	bx	lr
 80053a6:	bf00      	nop
 80053a8:	40012c00 	.word	0x40012c00
 80053ac:	40013400 	.word	0x40013400
 80053b0:	40014000 	.word	0x40014000
 80053b4:	40014400 	.word	0x40014400
 80053b8:	40014800 	.word	0x40014800

080053bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80053bc:	b480      	push	{r7}
 80053be:	b087      	sub	sp, #28
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
 80053c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6a1b      	ldr	r3, [r3, #32]
 80053ca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6a1b      	ldr	r3, [r3, #32]
 80053d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	69db      	ldr	r3, [r3, #28]
 80053e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80053ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	f023 0303 	bic.w	r3, r3, #3
 80053f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	68fa      	ldr	r2, [r7, #12]
 80053fe:	4313      	orrs	r3, r2
 8005400:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005402:	697b      	ldr	r3, [r7, #20]
 8005404:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005408:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	689b      	ldr	r3, [r3, #8]
 800540e:	021b      	lsls	r3, r3, #8
 8005410:	697a      	ldr	r2, [r7, #20]
 8005412:	4313      	orrs	r3, r2
 8005414:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	4a27      	ldr	r2, [pc, #156]	; (80054b8 <TIM_OC3_SetConfig+0xfc>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d003      	beq.n	8005426 <TIM_OC3_SetConfig+0x6a>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	4a26      	ldr	r2, [pc, #152]	; (80054bc <TIM_OC3_SetConfig+0x100>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d10d      	bne.n	8005442 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005426:	697b      	ldr	r3, [r7, #20]
 8005428:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800542c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	68db      	ldr	r3, [r3, #12]
 8005432:	021b      	lsls	r3, r3, #8
 8005434:	697a      	ldr	r2, [r7, #20]
 8005436:	4313      	orrs	r3, r2
 8005438:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800543a:	697b      	ldr	r3, [r7, #20]
 800543c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005440:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	4a1c      	ldr	r2, [pc, #112]	; (80054b8 <TIM_OC3_SetConfig+0xfc>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d00f      	beq.n	800546a <TIM_OC3_SetConfig+0xae>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	4a1b      	ldr	r2, [pc, #108]	; (80054bc <TIM_OC3_SetConfig+0x100>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d00b      	beq.n	800546a <TIM_OC3_SetConfig+0xae>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	4a1a      	ldr	r2, [pc, #104]	; (80054c0 <TIM_OC3_SetConfig+0x104>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d007      	beq.n	800546a <TIM_OC3_SetConfig+0xae>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	4a19      	ldr	r2, [pc, #100]	; (80054c4 <TIM_OC3_SetConfig+0x108>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d003      	beq.n	800546a <TIM_OC3_SetConfig+0xae>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	4a18      	ldr	r2, [pc, #96]	; (80054c8 <TIM_OC3_SetConfig+0x10c>)
 8005466:	4293      	cmp	r3, r2
 8005468:	d113      	bne.n	8005492 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800546a:	693b      	ldr	r3, [r7, #16]
 800546c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005470:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005472:	693b      	ldr	r3, [r7, #16]
 8005474:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005478:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	695b      	ldr	r3, [r3, #20]
 800547e:	011b      	lsls	r3, r3, #4
 8005480:	693a      	ldr	r2, [r7, #16]
 8005482:	4313      	orrs	r3, r2
 8005484:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	699b      	ldr	r3, [r3, #24]
 800548a:	011b      	lsls	r3, r3, #4
 800548c:	693a      	ldr	r2, [r7, #16]
 800548e:	4313      	orrs	r3, r2
 8005490:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	693a      	ldr	r2, [r7, #16]
 8005496:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	68fa      	ldr	r2, [r7, #12]
 800549c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	685a      	ldr	r2, [r3, #4]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	697a      	ldr	r2, [r7, #20]
 80054aa:	621a      	str	r2, [r3, #32]
}
 80054ac:	bf00      	nop
 80054ae:	371c      	adds	r7, #28
 80054b0:	46bd      	mov	sp, r7
 80054b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b6:	4770      	bx	lr
 80054b8:	40012c00 	.word	0x40012c00
 80054bc:	40013400 	.word	0x40013400
 80054c0:	40014000 	.word	0x40014000
 80054c4:	40014400 	.word	0x40014400
 80054c8:	40014800 	.word	0x40014800

080054cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b087      	sub	sp, #28
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
 80054d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6a1b      	ldr	r3, [r3, #32]
 80054da:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6a1b      	ldr	r3, [r3, #32]
 80054e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	69db      	ldr	r3, [r3, #28]
 80054f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80054fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80054fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005506:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	021b      	lsls	r3, r3, #8
 800550e:	68fa      	ldr	r2, [r7, #12]
 8005510:	4313      	orrs	r3, r2
 8005512:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005514:	697b      	ldr	r3, [r7, #20]
 8005516:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800551a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	689b      	ldr	r3, [r3, #8]
 8005520:	031b      	lsls	r3, r3, #12
 8005522:	697a      	ldr	r2, [r7, #20]
 8005524:	4313      	orrs	r3, r2
 8005526:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	4a28      	ldr	r2, [pc, #160]	; (80055cc <TIM_OC4_SetConfig+0x100>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d003      	beq.n	8005538 <TIM_OC4_SetConfig+0x6c>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	4a27      	ldr	r2, [pc, #156]	; (80055d0 <TIM_OC4_SetConfig+0x104>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d10d      	bne.n	8005554 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800553e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	68db      	ldr	r3, [r3, #12]
 8005544:	031b      	lsls	r3, r3, #12
 8005546:	697a      	ldr	r2, [r7, #20]
 8005548:	4313      	orrs	r3, r2
 800554a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800554c:	697b      	ldr	r3, [r7, #20]
 800554e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005552:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	4a1d      	ldr	r2, [pc, #116]	; (80055cc <TIM_OC4_SetConfig+0x100>)
 8005558:	4293      	cmp	r3, r2
 800555a:	d00f      	beq.n	800557c <TIM_OC4_SetConfig+0xb0>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	4a1c      	ldr	r2, [pc, #112]	; (80055d0 <TIM_OC4_SetConfig+0x104>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d00b      	beq.n	800557c <TIM_OC4_SetConfig+0xb0>
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	4a1b      	ldr	r2, [pc, #108]	; (80055d4 <TIM_OC4_SetConfig+0x108>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d007      	beq.n	800557c <TIM_OC4_SetConfig+0xb0>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	4a1a      	ldr	r2, [pc, #104]	; (80055d8 <TIM_OC4_SetConfig+0x10c>)
 8005570:	4293      	cmp	r3, r2
 8005572:	d003      	beq.n	800557c <TIM_OC4_SetConfig+0xb0>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	4a19      	ldr	r2, [pc, #100]	; (80055dc <TIM_OC4_SetConfig+0x110>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d113      	bne.n	80055a4 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800557c:	693b      	ldr	r3, [r7, #16]
 800557e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005582:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005584:	693b      	ldr	r3, [r7, #16]
 8005586:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800558a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	695b      	ldr	r3, [r3, #20]
 8005590:	019b      	lsls	r3, r3, #6
 8005592:	693a      	ldr	r2, [r7, #16]
 8005594:	4313      	orrs	r3, r2
 8005596:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	699b      	ldr	r3, [r3, #24]
 800559c:	019b      	lsls	r3, r3, #6
 800559e:	693a      	ldr	r2, [r7, #16]
 80055a0:	4313      	orrs	r3, r2
 80055a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	693a      	ldr	r2, [r7, #16]
 80055a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	68fa      	ldr	r2, [r7, #12]
 80055ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	685a      	ldr	r2, [r3, #4]
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	697a      	ldr	r2, [r7, #20]
 80055bc:	621a      	str	r2, [r3, #32]
}
 80055be:	bf00      	nop
 80055c0:	371c      	adds	r7, #28
 80055c2:	46bd      	mov	sp, r7
 80055c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c8:	4770      	bx	lr
 80055ca:	bf00      	nop
 80055cc:	40012c00 	.word	0x40012c00
 80055d0:	40013400 	.word	0x40013400
 80055d4:	40014000 	.word	0x40014000
 80055d8:	40014400 	.word	0x40014400
 80055dc:	40014800 	.word	0x40014800

080055e0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80055e0:	b480      	push	{r7}
 80055e2:	b087      	sub	sp, #28
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
 80055e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6a1b      	ldr	r3, [r3, #32]
 80055ee:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6a1b      	ldr	r3, [r3, #32]
 80055fa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005606:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800560e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005612:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	68fa      	ldr	r2, [r7, #12]
 800561a:	4313      	orrs	r3, r2
 800561c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005624:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	689b      	ldr	r3, [r3, #8]
 800562a:	041b      	lsls	r3, r3, #16
 800562c:	693a      	ldr	r2, [r7, #16]
 800562e:	4313      	orrs	r3, r2
 8005630:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	4a17      	ldr	r2, [pc, #92]	; (8005694 <TIM_OC5_SetConfig+0xb4>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d00f      	beq.n	800565a <TIM_OC5_SetConfig+0x7a>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	4a16      	ldr	r2, [pc, #88]	; (8005698 <TIM_OC5_SetConfig+0xb8>)
 800563e:	4293      	cmp	r3, r2
 8005640:	d00b      	beq.n	800565a <TIM_OC5_SetConfig+0x7a>
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	4a15      	ldr	r2, [pc, #84]	; (800569c <TIM_OC5_SetConfig+0xbc>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d007      	beq.n	800565a <TIM_OC5_SetConfig+0x7a>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	4a14      	ldr	r2, [pc, #80]	; (80056a0 <TIM_OC5_SetConfig+0xc0>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d003      	beq.n	800565a <TIM_OC5_SetConfig+0x7a>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	4a13      	ldr	r2, [pc, #76]	; (80056a4 <TIM_OC5_SetConfig+0xc4>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d109      	bne.n	800566e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800565a:	697b      	ldr	r3, [r7, #20]
 800565c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005660:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	695b      	ldr	r3, [r3, #20]
 8005666:	021b      	lsls	r3, r3, #8
 8005668:	697a      	ldr	r2, [r7, #20]
 800566a:	4313      	orrs	r3, r2
 800566c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	697a      	ldr	r2, [r7, #20]
 8005672:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	68fa      	ldr	r2, [r7, #12]
 8005678:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	685a      	ldr	r2, [r3, #4]
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	693a      	ldr	r2, [r7, #16]
 8005686:	621a      	str	r2, [r3, #32]
}
 8005688:	bf00      	nop
 800568a:	371c      	adds	r7, #28
 800568c:	46bd      	mov	sp, r7
 800568e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005692:	4770      	bx	lr
 8005694:	40012c00 	.word	0x40012c00
 8005698:	40013400 	.word	0x40013400
 800569c:	40014000 	.word	0x40014000
 80056a0:	40014400 	.word	0x40014400
 80056a4:	40014800 	.word	0x40014800

080056a8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80056a8:	b480      	push	{r7}
 80056aa:	b087      	sub	sp, #28
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
 80056b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6a1b      	ldr	r3, [r3, #32]
 80056b6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6a1b      	ldr	r3, [r3, #32]
 80056c2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80056d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	021b      	lsls	r3, r3, #8
 80056e2:	68fa      	ldr	r2, [r7, #12]
 80056e4:	4313      	orrs	r3, r2
 80056e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80056e8:	693b      	ldr	r3, [r7, #16]
 80056ea:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80056ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	051b      	lsls	r3, r3, #20
 80056f6:	693a      	ldr	r2, [r7, #16]
 80056f8:	4313      	orrs	r3, r2
 80056fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	4a18      	ldr	r2, [pc, #96]	; (8005760 <TIM_OC6_SetConfig+0xb8>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d00f      	beq.n	8005724 <TIM_OC6_SetConfig+0x7c>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	4a17      	ldr	r2, [pc, #92]	; (8005764 <TIM_OC6_SetConfig+0xbc>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d00b      	beq.n	8005724 <TIM_OC6_SetConfig+0x7c>
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	4a16      	ldr	r2, [pc, #88]	; (8005768 <TIM_OC6_SetConfig+0xc0>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d007      	beq.n	8005724 <TIM_OC6_SetConfig+0x7c>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	4a15      	ldr	r2, [pc, #84]	; (800576c <TIM_OC6_SetConfig+0xc4>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d003      	beq.n	8005724 <TIM_OC6_SetConfig+0x7c>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	4a14      	ldr	r2, [pc, #80]	; (8005770 <TIM_OC6_SetConfig+0xc8>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d109      	bne.n	8005738 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800572a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	695b      	ldr	r3, [r3, #20]
 8005730:	029b      	lsls	r3, r3, #10
 8005732:	697a      	ldr	r2, [r7, #20]
 8005734:	4313      	orrs	r3, r2
 8005736:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	697a      	ldr	r2, [r7, #20]
 800573c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	68fa      	ldr	r2, [r7, #12]
 8005742:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	685a      	ldr	r2, [r3, #4]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	693a      	ldr	r2, [r7, #16]
 8005750:	621a      	str	r2, [r3, #32]
}
 8005752:	bf00      	nop
 8005754:	371c      	adds	r7, #28
 8005756:	46bd      	mov	sp, r7
 8005758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575c:	4770      	bx	lr
 800575e:	bf00      	nop
 8005760:	40012c00 	.word	0x40012c00
 8005764:	40013400 	.word	0x40013400
 8005768:	40014000 	.word	0x40014000
 800576c:	40014400 	.word	0x40014400
 8005770:	40014800 	.word	0x40014800

08005774 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005774:	b480      	push	{r7}
 8005776:	b087      	sub	sp, #28
 8005778:	af00      	add	r7, sp, #0
 800577a:	60f8      	str	r0, [r7, #12]
 800577c:	60b9      	str	r1, [r7, #8]
 800577e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	6a1b      	ldr	r3, [r3, #32]
 8005784:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	6a1b      	ldr	r3, [r3, #32]
 800578a:	f023 0201 	bic.w	r2, r3, #1
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	699b      	ldr	r3, [r3, #24]
 8005796:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005798:	693b      	ldr	r3, [r7, #16]
 800579a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800579e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	011b      	lsls	r3, r3, #4
 80057a4:	693a      	ldr	r2, [r7, #16]
 80057a6:	4313      	orrs	r3, r2
 80057a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	f023 030a 	bic.w	r3, r3, #10
 80057b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80057b2:	697a      	ldr	r2, [r7, #20]
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	4313      	orrs	r3, r2
 80057b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	693a      	ldr	r2, [r7, #16]
 80057be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	697a      	ldr	r2, [r7, #20]
 80057c4:	621a      	str	r2, [r3, #32]
}
 80057c6:	bf00      	nop
 80057c8:	371c      	adds	r7, #28
 80057ca:	46bd      	mov	sp, r7
 80057cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d0:	4770      	bx	lr

080057d2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80057d2:	b480      	push	{r7}
 80057d4:	b087      	sub	sp, #28
 80057d6:	af00      	add	r7, sp, #0
 80057d8:	60f8      	str	r0, [r7, #12]
 80057da:	60b9      	str	r1, [r7, #8]
 80057dc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	6a1b      	ldr	r3, [r3, #32]
 80057e2:	f023 0210 	bic.w	r2, r3, #16
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	699b      	ldr	r3, [r3, #24]
 80057ee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	6a1b      	ldr	r3, [r3, #32]
 80057f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80057f6:	697b      	ldr	r3, [r7, #20]
 80057f8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80057fc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	031b      	lsls	r3, r3, #12
 8005802:	697a      	ldr	r2, [r7, #20]
 8005804:	4313      	orrs	r3, r2
 8005806:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005808:	693b      	ldr	r3, [r7, #16]
 800580a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800580e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	011b      	lsls	r3, r3, #4
 8005814:	693a      	ldr	r2, [r7, #16]
 8005816:	4313      	orrs	r3, r2
 8005818:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	697a      	ldr	r2, [r7, #20]
 800581e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	693a      	ldr	r2, [r7, #16]
 8005824:	621a      	str	r2, [r3, #32]
}
 8005826:	bf00      	nop
 8005828:	371c      	adds	r7, #28
 800582a:	46bd      	mov	sp, r7
 800582c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005830:	4770      	bx	lr

08005832 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005832:	b480      	push	{r7}
 8005834:	b085      	sub	sp, #20
 8005836:	af00      	add	r7, sp, #0
 8005838:	6078      	str	r0, [r7, #4]
 800583a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	689b      	ldr	r3, [r3, #8]
 8005840:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8005848:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800584c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800584e:	683a      	ldr	r2, [r7, #0]
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	4313      	orrs	r3, r2
 8005854:	f043 0307 	orr.w	r3, r3, #7
 8005858:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	68fa      	ldr	r2, [r7, #12]
 800585e:	609a      	str	r2, [r3, #8]
}
 8005860:	bf00      	nop
 8005862:	3714      	adds	r7, #20
 8005864:	46bd      	mov	sp, r7
 8005866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586a:	4770      	bx	lr

0800586c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800586c:	b480      	push	{r7}
 800586e:	b087      	sub	sp, #28
 8005870:	af00      	add	r7, sp, #0
 8005872:	60f8      	str	r0, [r7, #12]
 8005874:	60b9      	str	r1, [r7, #8]
 8005876:	607a      	str	r2, [r7, #4]
 8005878:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	689b      	ldr	r3, [r3, #8]
 800587e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005880:	697b      	ldr	r3, [r7, #20]
 8005882:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005886:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	021a      	lsls	r2, r3, #8
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	431a      	orrs	r2, r3
 8005890:	68bb      	ldr	r3, [r7, #8]
 8005892:	4313      	orrs	r3, r2
 8005894:	697a      	ldr	r2, [r7, #20]
 8005896:	4313      	orrs	r3, r2
 8005898:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	697a      	ldr	r2, [r7, #20]
 800589e:	609a      	str	r2, [r3, #8]
}
 80058a0:	bf00      	nop
 80058a2:	371c      	adds	r7, #28
 80058a4:	46bd      	mov	sp, r7
 80058a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058aa:	4770      	bx	lr

080058ac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80058ac:	b480      	push	{r7}
 80058ae:	b087      	sub	sp, #28
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	60f8      	str	r0, [r7, #12]
 80058b4:	60b9      	str	r1, [r7, #8]
 80058b6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	f003 031f 	and.w	r3, r3, #31
 80058be:	2201      	movs	r2, #1
 80058c0:	fa02 f303 	lsl.w	r3, r2, r3
 80058c4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	6a1a      	ldr	r2, [r3, #32]
 80058ca:	697b      	ldr	r3, [r7, #20]
 80058cc:	43db      	mvns	r3, r3
 80058ce:	401a      	ands	r2, r3
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	6a1a      	ldr	r2, [r3, #32]
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	f003 031f 	and.w	r3, r3, #31
 80058de:	6879      	ldr	r1, [r7, #4]
 80058e0:	fa01 f303 	lsl.w	r3, r1, r3
 80058e4:	431a      	orrs	r2, r3
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	621a      	str	r2, [r3, #32]
}
 80058ea:	bf00      	nop
 80058ec:	371c      	adds	r7, #28
 80058ee:	46bd      	mov	sp, r7
 80058f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f4:	4770      	bx	lr
	...

080058f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80058f8:	b480      	push	{r7}
 80058fa:	b085      	sub	sp, #20
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
 8005900:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005908:	2b01      	cmp	r3, #1
 800590a:	d101      	bne.n	8005910 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800590c:	2302      	movs	r3, #2
 800590e:	e065      	b.n	80059dc <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2201      	movs	r2, #1
 8005914:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2202      	movs	r2, #2
 800591c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	689b      	ldr	r3, [r3, #8]
 800592e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	4a2c      	ldr	r2, [pc, #176]	; (80059e8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d004      	beq.n	8005944 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4a2b      	ldr	r2, [pc, #172]	; (80059ec <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d108      	bne.n	8005956 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800594a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	68fa      	ldr	r2, [r7, #12]
 8005952:	4313      	orrs	r3, r2
 8005954:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800595c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005960:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	68fa      	ldr	r2, [r7, #12]
 8005968:	4313      	orrs	r3, r2
 800596a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	68fa      	ldr	r2, [r7, #12]
 8005972:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	4a1b      	ldr	r2, [pc, #108]	; (80059e8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d018      	beq.n	80059b0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005986:	d013      	beq.n	80059b0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4a18      	ldr	r2, [pc, #96]	; (80059f0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d00e      	beq.n	80059b0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4a17      	ldr	r2, [pc, #92]	; (80059f4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d009      	beq.n	80059b0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	4a12      	ldr	r2, [pc, #72]	; (80059ec <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d004      	beq.n	80059b0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	4a13      	ldr	r2, [pc, #76]	; (80059f8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d10c      	bne.n	80059ca <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80059b6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	689b      	ldr	r3, [r3, #8]
 80059bc:	68ba      	ldr	r2, [r7, #8]
 80059be:	4313      	orrs	r3, r2
 80059c0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	68ba      	ldr	r2, [r7, #8]
 80059c8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2201      	movs	r2, #1
 80059ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2200      	movs	r2, #0
 80059d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80059da:	2300      	movs	r3, #0
}
 80059dc:	4618      	mov	r0, r3
 80059de:	3714      	adds	r7, #20
 80059e0:	46bd      	mov	sp, r7
 80059e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e6:	4770      	bx	lr
 80059e8:	40012c00 	.word	0x40012c00
 80059ec:	40013400 	.word	0x40013400
 80059f0:	40000400 	.word	0x40000400
 80059f4:	40000800 	.word	0x40000800
 80059f8:	40014000 	.word	0x40014000

080059fc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80059fc:	b480      	push	{r7}
 80059fe:	b085      	sub	sp, #20
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
 8005a04:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005a06:	2300      	movs	r3, #0
 8005a08:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a10:	2b01      	cmp	r3, #1
 8005a12:	d101      	bne.n	8005a18 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005a14:	2302      	movs	r3, #2
 8005a16:	e087      	b.n	8005b28 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	68db      	ldr	r3, [r3, #12]
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	689b      	ldr	r3, [r3, #8]
 8005a38:	4313      	orrs	r3, r2
 8005a3a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	685b      	ldr	r3, [r3, #4]
 8005a46:	4313      	orrs	r3, r2
 8005a48:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	4313      	orrs	r3, r2
 8005a56:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	691b      	ldr	r3, [r3, #16]
 8005a62:	4313      	orrs	r3, r2
 8005a64:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	695b      	ldr	r3, [r3, #20]
 8005a70:	4313      	orrs	r3, r2
 8005a72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	699b      	ldr	r3, [r3, #24]
 8005a8c:	041b      	lsls	r3, r3, #16
 8005a8e:	4313      	orrs	r3, r2
 8005a90:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4a27      	ldr	r2, [pc, #156]	; (8005b34 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d004      	beq.n	8005aa6 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	4a25      	ldr	r2, [pc, #148]	; (8005b38 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d106      	bne.n	8005ab4 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	69db      	ldr	r3, [r3, #28]
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	4a1e      	ldr	r2, [pc, #120]	; (8005b34 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d004      	beq.n	8005ac8 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	4a1d      	ldr	r2, [pc, #116]	; (8005b38 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d126      	bne.n	8005b16 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ad2:	051b      	lsls	r3, r3, #20
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	6a1b      	ldr	r3, [r3, #32]
 8005ae2:	4313      	orrs	r3, r2
 8005ae4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005af0:	4313      	orrs	r3, r2
 8005af2:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4a0e      	ldr	r2, [pc, #56]	; (8005b34 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d004      	beq.n	8005b08 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a0d      	ldr	r2, [pc, #52]	; (8005b38 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d106      	bne.n	8005b16 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b12:	4313      	orrs	r3, r2
 8005b14:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	68fa      	ldr	r2, [r7, #12]
 8005b1c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2200      	movs	r2, #0
 8005b22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005b26:	2300      	movs	r3, #0
}
 8005b28:	4618      	mov	r0, r3
 8005b2a:	3714      	adds	r7, #20
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b32:	4770      	bx	lr
 8005b34:	40012c00 	.word	0x40012c00
 8005b38:	40013400 	.word	0x40013400

08005b3c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b082      	sub	sp, #8
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d101      	bne.n	8005b4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	e042      	b.n	8005bd4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d106      	bne.n	8005b66 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005b60:	6878      	ldr	r0, [r7, #4]
 8005b62:	f7fc fa47 	bl	8001ff4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	2224      	movs	r2, #36	; 0x24
 8005b6a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	681a      	ldr	r2, [r3, #0]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f022 0201 	bic.w	r2, r2, #1
 8005b7c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005b7e:	6878      	ldr	r0, [r7, #4]
 8005b80:	f000 fbfa 	bl	8006378 <UART_SetConfig>
 8005b84:	4603      	mov	r3, r0
 8005b86:	2b01      	cmp	r3, #1
 8005b88:	d101      	bne.n	8005b8e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	e022      	b.n	8005bd4 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d002      	beq.n	8005b9c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8005b96:	6878      	ldr	r0, [r7, #4]
 8005b98:	f000 feba 	bl	8006910 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	685a      	ldr	r2, [r3, #4]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005baa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	689a      	ldr	r2, [r3, #8]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005bba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	681a      	ldr	r2, [r3, #0]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f042 0201 	orr.w	r2, r2, #1
 8005bca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005bcc:	6878      	ldr	r0, [r7, #4]
 8005bce:	f000 ff41 	bl	8006a54 <UART_CheckIdleState>
 8005bd2:	4603      	mov	r3, r0
}
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	3708      	adds	r7, #8
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	bd80      	pop	{r7, pc}

08005bdc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b08a      	sub	sp, #40	; 0x28
 8005be0:	af02      	add	r7, sp, #8
 8005be2:	60f8      	str	r0, [r7, #12]
 8005be4:	60b9      	str	r1, [r7, #8]
 8005be6:	603b      	str	r3, [r7, #0]
 8005be8:	4613      	mov	r3, r2
 8005bea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005bf2:	2b20      	cmp	r3, #32
 8005bf4:	f040 8083 	bne.w	8005cfe <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8005bf8:	68bb      	ldr	r3, [r7, #8]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d002      	beq.n	8005c04 <HAL_UART_Transmit+0x28>
 8005bfe:	88fb      	ldrh	r3, [r7, #6]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d101      	bne.n	8005c08 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005c04:	2301      	movs	r3, #1
 8005c06:	e07b      	b.n	8005d00 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005c0e:	2b01      	cmp	r3, #1
 8005c10:	d101      	bne.n	8005c16 <HAL_UART_Transmit+0x3a>
 8005c12:	2302      	movs	r3, #2
 8005c14:	e074      	b.n	8005d00 <HAL_UART_Transmit+0x124>
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	2201      	movs	r2, #1
 8005c1a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	2200      	movs	r2, #0
 8005c22:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	2221      	movs	r2, #33	; 0x21
 8005c2a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c2e:	f7fc fb17 	bl	8002260 <HAL_GetTick>
 8005c32:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	88fa      	ldrh	r2, [r7, #6]
 8005c38:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	88fa      	ldrh	r2, [r7, #6]
 8005c40:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	689b      	ldr	r3, [r3, #8]
 8005c48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c4c:	d108      	bne.n	8005c60 <HAL_UART_Transmit+0x84>
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	691b      	ldr	r3, [r3, #16]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d104      	bne.n	8005c60 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8005c56:	2300      	movs	r3, #0
 8005c58:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005c5a:	68bb      	ldr	r3, [r7, #8]
 8005c5c:	61bb      	str	r3, [r7, #24]
 8005c5e:	e003      	b.n	8005c68 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8005c60:	68bb      	ldr	r3, [r7, #8]
 8005c62:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005c64:	2300      	movs	r3, #0
 8005c66:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8005c70:	e02c      	b.n	8005ccc <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	9300      	str	r3, [sp, #0]
 8005c76:	697b      	ldr	r3, [r7, #20]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	2180      	movs	r1, #128	; 0x80
 8005c7c:	68f8      	ldr	r0, [r7, #12]
 8005c7e:	f000 ff34 	bl	8006aea <UART_WaitOnFlagUntilTimeout>
 8005c82:	4603      	mov	r3, r0
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d001      	beq.n	8005c8c <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8005c88:	2303      	movs	r3, #3
 8005c8a:	e039      	b.n	8005d00 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8005c8c:	69fb      	ldr	r3, [r7, #28]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d10b      	bne.n	8005caa <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005c92:	69bb      	ldr	r3, [r7, #24]
 8005c94:	881b      	ldrh	r3, [r3, #0]
 8005c96:	461a      	mov	r2, r3
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ca0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005ca2:	69bb      	ldr	r3, [r7, #24]
 8005ca4:	3302      	adds	r3, #2
 8005ca6:	61bb      	str	r3, [r7, #24]
 8005ca8:	e007      	b.n	8005cba <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005caa:	69fb      	ldr	r3, [r7, #28]
 8005cac:	781a      	ldrb	r2, [r3, #0]
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005cb4:	69fb      	ldr	r3, [r7, #28]
 8005cb6:	3301      	adds	r3, #1
 8005cb8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005cc0:	b29b      	uxth	r3, r3
 8005cc2:	3b01      	subs	r3, #1
 8005cc4:	b29a      	uxth	r2, r3
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005cd2:	b29b      	uxth	r3, r3
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d1cc      	bne.n	8005c72 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	9300      	str	r3, [sp, #0]
 8005cdc:	697b      	ldr	r3, [r7, #20]
 8005cde:	2200      	movs	r2, #0
 8005ce0:	2140      	movs	r1, #64	; 0x40
 8005ce2:	68f8      	ldr	r0, [r7, #12]
 8005ce4:	f000 ff01 	bl	8006aea <UART_WaitOnFlagUntilTimeout>
 8005ce8:	4603      	mov	r3, r0
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d001      	beq.n	8005cf2 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8005cee:	2303      	movs	r3, #3
 8005cf0:	e006      	b.n	8005d00 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	2220      	movs	r2, #32
 8005cf6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	e000      	b.n	8005d00 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8005cfe:	2302      	movs	r3, #2
  }
}
 8005d00:	4618      	mov	r0, r3
 8005d02:	3720      	adds	r7, #32
 8005d04:	46bd      	mov	sp, r7
 8005d06:	bd80      	pop	{r7, pc}

08005d08 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b0ba      	sub	sp, #232	; 0xe8
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	69db      	ldr	r3, [r3, #28]
 8005d16:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	689b      	ldr	r3, [r3, #8]
 8005d2a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005d2e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8005d32:	f640 030f 	movw	r3, #2063	; 0x80f
 8005d36:	4013      	ands	r3, r2
 8005d38:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8005d3c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d11b      	bne.n	8005d7c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005d44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d48:	f003 0320 	and.w	r3, r3, #32
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d015      	beq.n	8005d7c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005d50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d54:	f003 0320 	and.w	r3, r3, #32
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d105      	bne.n	8005d68 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005d5c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005d60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d009      	beq.n	8005d7c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	f000 82d6 	beq.w	800631e <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d76:	6878      	ldr	r0, [r7, #4]
 8005d78:	4798      	blx	r3
      }
      return;
 8005d7a:	e2d0      	b.n	800631e <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005d7c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	f000 811f 	beq.w	8005fc4 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005d86:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8005d8a:	4b8b      	ldr	r3, [pc, #556]	; (8005fb8 <HAL_UART_IRQHandler+0x2b0>)
 8005d8c:	4013      	ands	r3, r2
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d106      	bne.n	8005da0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005d92:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8005d96:	4b89      	ldr	r3, [pc, #548]	; (8005fbc <HAL_UART_IRQHandler+0x2b4>)
 8005d98:	4013      	ands	r3, r2
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	f000 8112 	beq.w	8005fc4 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005da0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005da4:	f003 0301 	and.w	r3, r3, #1
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d011      	beq.n	8005dd0 <HAL_UART_IRQHandler+0xc8>
 8005dac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005db0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d00b      	beq.n	8005dd0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	2201      	movs	r2, #1
 8005dbe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005dc6:	f043 0201 	orr.w	r2, r3, #1
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005dd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005dd4:	f003 0302 	and.w	r3, r3, #2
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d011      	beq.n	8005e00 <HAL_UART_IRQHandler+0xf8>
 8005ddc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005de0:	f003 0301 	and.w	r3, r3, #1
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d00b      	beq.n	8005e00 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	2202      	movs	r2, #2
 8005dee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005df6:	f043 0204 	orr.w	r2, r3, #4
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005e00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e04:	f003 0304 	and.w	r3, r3, #4
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d011      	beq.n	8005e30 <HAL_UART_IRQHandler+0x128>
 8005e0c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005e10:	f003 0301 	and.w	r3, r3, #1
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d00b      	beq.n	8005e30 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	2204      	movs	r2, #4
 8005e1e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005e26:	f043 0202 	orr.w	r2, r3, #2
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005e30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e34:	f003 0308 	and.w	r3, r3, #8
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d017      	beq.n	8005e6c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005e3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e40:	f003 0320 	and.w	r3, r3, #32
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d105      	bne.n	8005e54 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005e48:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8005e4c:	4b5a      	ldr	r3, [pc, #360]	; (8005fb8 <HAL_UART_IRQHandler+0x2b0>)
 8005e4e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d00b      	beq.n	8005e6c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	2208      	movs	r2, #8
 8005e5a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005e62:	f043 0208 	orr.w	r2, r3, #8
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005e6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e70:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d012      	beq.n	8005e9e <HAL_UART_IRQHandler+0x196>
 8005e78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e7c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d00c      	beq.n	8005e9e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005e8c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005e94:	f043 0220 	orr.w	r2, r3, #32
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	f000 823c 	beq.w	8006322 <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005eaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005eae:	f003 0320 	and.w	r3, r3, #32
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d013      	beq.n	8005ede <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005eb6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005eba:	f003 0320 	and.w	r3, r3, #32
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d105      	bne.n	8005ece <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005ec2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005ec6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d007      	beq.n	8005ede <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d003      	beq.n	8005ede <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005eda:	6878      	ldr	r0, [r7, #4]
 8005edc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005ee4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	689b      	ldr	r3, [r3, #8]
 8005eee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ef2:	2b40      	cmp	r3, #64	; 0x40
 8005ef4:	d005      	beq.n	8005f02 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005ef6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005efa:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d04f      	beq.n	8005fa2 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005f02:	6878      	ldr	r0, [r7, #4]
 8005f04:	f000 feb9 	bl	8006c7a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	689b      	ldr	r3, [r3, #8]
 8005f0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f12:	2b40      	cmp	r3, #64	; 0x40
 8005f14:	d141      	bne.n	8005f9a <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	3308      	adds	r3, #8
 8005f1c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f20:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005f24:	e853 3f00 	ldrex	r3, [r3]
 8005f28:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005f2c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005f30:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005f34:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	3308      	adds	r3, #8
 8005f3e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005f42:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005f46:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f4a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005f4e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005f52:	e841 2300 	strex	r3, r2, [r1]
 8005f56:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005f5a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d1d9      	bne.n	8005f16 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d013      	beq.n	8005f92 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005f6e:	4a14      	ldr	r2, [pc, #80]	; (8005fc0 <HAL_UART_IRQHandler+0x2b8>)
 8005f70:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005f76:	4618      	mov	r0, r3
 8005f78:	f7fc fb08 	bl	800258c <HAL_DMA_Abort_IT>
 8005f7c:	4603      	mov	r3, r0
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d017      	beq.n	8005fb2 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005f86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f88:	687a      	ldr	r2, [r7, #4]
 8005f8a:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8005f8c:	4610      	mov	r0, r2
 8005f8e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f90:	e00f      	b.n	8005fb2 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005f92:	6878      	ldr	r0, [r7, #4]
 8005f94:	f000 f9da 	bl	800634c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f98:	e00b      	b.n	8005fb2 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005f9a:	6878      	ldr	r0, [r7, #4]
 8005f9c:	f000 f9d6 	bl	800634c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fa0:	e007      	b.n	8005fb2 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005fa2:	6878      	ldr	r0, [r7, #4]
 8005fa4:	f000 f9d2 	bl	800634c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2200      	movs	r2, #0
 8005fac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8005fb0:	e1b7      	b.n	8006322 <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fb2:	bf00      	nop
    return;
 8005fb4:	e1b5      	b.n	8006322 <HAL_UART_IRQHandler+0x61a>
 8005fb6:	bf00      	nop
 8005fb8:	10000001 	.word	0x10000001
 8005fbc:	04000120 	.word	0x04000120
 8005fc0:	08006d47 	.word	0x08006d47

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005fc8:	2b01      	cmp	r3, #1
 8005fca:	f040 814a 	bne.w	8006262 <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005fce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005fd2:	f003 0310 	and.w	r3, r3, #16
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	f000 8143 	beq.w	8006262 <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005fdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005fe0:	f003 0310 	and.w	r3, r3, #16
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	f000 813c 	beq.w	8006262 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	2210      	movs	r2, #16
 8005ff0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	689b      	ldr	r3, [r3, #8]
 8005ff8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ffc:	2b40      	cmp	r3, #64	; 0x40
 8005ffe:	f040 80b5 	bne.w	800616c <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	685b      	ldr	r3, [r3, #4]
 800600a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800600e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006012:	2b00      	cmp	r3, #0
 8006014:	f000 8187 	beq.w	8006326 <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800601e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006022:	429a      	cmp	r2, r3
 8006024:	f080 817f 	bcs.w	8006326 <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800602e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f003 0320 	and.w	r3, r3, #32
 800603e:	2b00      	cmp	r3, #0
 8006040:	f040 8086 	bne.w	8006150 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800604c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006050:	e853 3f00 	ldrex	r3, [r3]
 8006054:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006058:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800605c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006060:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	461a      	mov	r2, r3
 800606a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800606e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006072:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006076:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800607a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800607e:	e841 2300 	strex	r3, r2, [r1]
 8006082:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006086:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800608a:	2b00      	cmp	r3, #0
 800608c:	d1da      	bne.n	8006044 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	3308      	adds	r3, #8
 8006094:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006096:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006098:	e853 3f00 	ldrex	r3, [r3]
 800609c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800609e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80060a0:	f023 0301 	bic.w	r3, r3, #1
 80060a4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	3308      	adds	r3, #8
 80060ae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80060b2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80060b6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060b8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80060ba:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80060be:	e841 2300 	strex	r3, r2, [r1]
 80060c2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80060c4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d1e1      	bne.n	800608e <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	3308      	adds	r3, #8
 80060d0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060d2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80060d4:	e853 3f00 	ldrex	r3, [r3]
 80060d8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80060da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80060dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80060e0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	3308      	adds	r3, #8
 80060ea:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80060ee:	66fa      	str	r2, [r7, #108]	; 0x6c
 80060f0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060f2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80060f4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80060f6:	e841 2300 	strex	r3, r2, [r1]
 80060fa:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80060fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d1e3      	bne.n	80060ca <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2220      	movs	r2, #32
 8006106:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2200      	movs	r2, #0
 800610e:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006116:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006118:	e853 3f00 	ldrex	r3, [r3]
 800611c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800611e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006120:	f023 0310 	bic.w	r3, r3, #16
 8006124:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	461a      	mov	r2, r3
 800612e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006132:	65bb      	str	r3, [r7, #88]	; 0x58
 8006134:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006136:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006138:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800613a:	e841 2300 	strex	r3, r2, [r1]
 800613e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006140:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006142:	2b00      	cmp	r3, #0
 8006144:	d1e4      	bne.n	8006110 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800614a:	4618      	mov	r0, r3
 800614c:	f7fc f9c5 	bl	80024da <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800615c:	b29b      	uxth	r3, r3
 800615e:	1ad3      	subs	r3, r2, r3
 8006160:	b29b      	uxth	r3, r3
 8006162:	4619      	mov	r1, r3
 8006164:	6878      	ldr	r0, [r7, #4]
 8006166:	f000 f8fb 	bl	8006360 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800616a:	e0dc      	b.n	8006326 <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006178:	b29b      	uxth	r3, r3
 800617a:	1ad3      	subs	r3, r2, r3
 800617c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006186:	b29b      	uxth	r3, r3
 8006188:	2b00      	cmp	r3, #0
 800618a:	f000 80ce 	beq.w	800632a <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 800618e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006192:	2b00      	cmp	r3, #0
 8006194:	f000 80c9 	beq.w	800632a <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800619e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061a0:	e853 3f00 	ldrex	r3, [r3]
 80061a4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80061a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80061a8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80061ac:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	461a      	mov	r2, r3
 80061b6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80061ba:	647b      	str	r3, [r7, #68]	; 0x44
 80061bc:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061be:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80061c0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80061c2:	e841 2300 	strex	r3, r2, [r1]
 80061c6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80061c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d1e4      	bne.n	8006198 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	3308      	adds	r3, #8
 80061d4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061d8:	e853 3f00 	ldrex	r3, [r3]
 80061dc:	623b      	str	r3, [r7, #32]
   return(result);
 80061de:	6a3b      	ldr	r3, [r7, #32]
 80061e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80061e4:	f023 0301 	bic.w	r3, r3, #1
 80061e8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	3308      	adds	r3, #8
 80061f2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80061f6:	633a      	str	r2, [r7, #48]	; 0x30
 80061f8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061fa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80061fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80061fe:	e841 2300 	strex	r3, r2, [r1]
 8006202:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006204:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006206:	2b00      	cmp	r3, #0
 8006208:	d1e1      	bne.n	80061ce <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2220      	movs	r2, #32
 800620e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2200      	movs	r2, #0
 8006216:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2200      	movs	r2, #0
 800621c:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006224:	693b      	ldr	r3, [r7, #16]
 8006226:	e853 3f00 	ldrex	r3, [r3]
 800622a:	60fb      	str	r3, [r7, #12]
   return(result);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	f023 0310 	bic.w	r3, r3, #16
 8006232:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	461a      	mov	r2, r3
 800623c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006240:	61fb      	str	r3, [r7, #28]
 8006242:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006244:	69b9      	ldr	r1, [r7, #24]
 8006246:	69fa      	ldr	r2, [r7, #28]
 8006248:	e841 2300 	strex	r3, r2, [r1]
 800624c:	617b      	str	r3, [r7, #20]
   return(result);
 800624e:	697b      	ldr	r3, [r7, #20]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d1e4      	bne.n	800621e <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006254:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006258:	4619      	mov	r1, r3
 800625a:	6878      	ldr	r0, [r7, #4]
 800625c:	f000 f880 	bl	8006360 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006260:	e063      	b.n	800632a <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006262:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006266:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800626a:	2b00      	cmp	r3, #0
 800626c:	d00e      	beq.n	800628c <HAL_UART_IRQHandler+0x584>
 800626e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006272:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006276:	2b00      	cmp	r3, #0
 8006278:	d008      	beq.n	800628c <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006282:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006284:	6878      	ldr	r0, [r7, #4]
 8006286:	f000 fd9f 	bl	8006dc8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800628a:	e051      	b.n	8006330 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800628c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006290:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006294:	2b00      	cmp	r3, #0
 8006296:	d014      	beq.n	80062c2 <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006298:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800629c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d105      	bne.n	80062b0 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80062a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80062a8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d008      	beq.n	80062c2 <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d03a      	beq.n	800632e <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80062bc:	6878      	ldr	r0, [r7, #4]
 80062be:	4798      	blx	r3
    }
    return;
 80062c0:	e035      	b.n	800632e <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80062c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d009      	beq.n	80062e2 <HAL_UART_IRQHandler+0x5da>
 80062ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80062d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d003      	beq.n	80062e2 <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 80062da:	6878      	ldr	r0, [r7, #4]
 80062dc:	f000 fd49 	bl	8006d72 <UART_EndTransmit_IT>
    return;
 80062e0:	e026      	b.n	8006330 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80062e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062e6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d009      	beq.n	8006302 <HAL_UART_IRQHandler+0x5fa>
 80062ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80062f2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d003      	beq.n	8006302 <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80062fa:	6878      	ldr	r0, [r7, #4]
 80062fc:	f000 fd78 	bl	8006df0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006300:	e016      	b.n	8006330 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006302:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006306:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800630a:	2b00      	cmp	r3, #0
 800630c:	d010      	beq.n	8006330 <HAL_UART_IRQHandler+0x628>
 800630e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006312:	2b00      	cmp	r3, #0
 8006314:	da0c      	bge.n	8006330 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006316:	6878      	ldr	r0, [r7, #4]
 8006318:	f000 fd60 	bl	8006ddc <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800631c:	e008      	b.n	8006330 <HAL_UART_IRQHandler+0x628>
      return;
 800631e:	bf00      	nop
 8006320:	e006      	b.n	8006330 <HAL_UART_IRQHandler+0x628>
    return;
 8006322:	bf00      	nop
 8006324:	e004      	b.n	8006330 <HAL_UART_IRQHandler+0x628>
      return;
 8006326:	bf00      	nop
 8006328:	e002      	b.n	8006330 <HAL_UART_IRQHandler+0x628>
      return;
 800632a:	bf00      	nop
 800632c:	e000      	b.n	8006330 <HAL_UART_IRQHandler+0x628>
    return;
 800632e:	bf00      	nop
  }
}
 8006330:	37e8      	adds	r7, #232	; 0xe8
 8006332:	46bd      	mov	sp, r7
 8006334:	bd80      	pop	{r7, pc}
 8006336:	bf00      	nop

08006338 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006338:	b480      	push	{r7}
 800633a:	b083      	sub	sp, #12
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006340:	bf00      	nop
 8006342:	370c      	adds	r7, #12
 8006344:	46bd      	mov	sp, r7
 8006346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634a:	4770      	bx	lr

0800634c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800634c:	b480      	push	{r7}
 800634e:	b083      	sub	sp, #12
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006354:	bf00      	nop
 8006356:	370c      	adds	r7, #12
 8006358:	46bd      	mov	sp, r7
 800635a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635e:	4770      	bx	lr

08006360 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006360:	b480      	push	{r7}
 8006362:	b083      	sub	sp, #12
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
 8006368:	460b      	mov	r3, r1
 800636a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800636c:	bf00      	nop
 800636e:	370c      	adds	r7, #12
 8006370:	46bd      	mov	sp, r7
 8006372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006376:	4770      	bx	lr

08006378 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006378:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800637c:	b08c      	sub	sp, #48	; 0x30
 800637e:	af00      	add	r7, sp, #0
 8006380:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006382:	2300      	movs	r3, #0
 8006384:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006388:	697b      	ldr	r3, [r7, #20]
 800638a:	689a      	ldr	r2, [r3, #8]
 800638c:	697b      	ldr	r3, [r7, #20]
 800638e:	691b      	ldr	r3, [r3, #16]
 8006390:	431a      	orrs	r2, r3
 8006392:	697b      	ldr	r3, [r7, #20]
 8006394:	695b      	ldr	r3, [r3, #20]
 8006396:	431a      	orrs	r2, r3
 8006398:	697b      	ldr	r3, [r7, #20]
 800639a:	69db      	ldr	r3, [r3, #28]
 800639c:	4313      	orrs	r3, r2
 800639e:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80063a0:	697b      	ldr	r3, [r7, #20]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	681a      	ldr	r2, [r3, #0]
 80063a6:	4bab      	ldr	r3, [pc, #684]	; (8006654 <UART_SetConfig+0x2dc>)
 80063a8:	4013      	ands	r3, r2
 80063aa:	697a      	ldr	r2, [r7, #20]
 80063ac:	6812      	ldr	r2, [r2, #0]
 80063ae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80063b0:	430b      	orrs	r3, r1
 80063b2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80063b4:	697b      	ldr	r3, [r7, #20]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	685b      	ldr	r3, [r3, #4]
 80063ba:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80063be:	697b      	ldr	r3, [r7, #20]
 80063c0:	68da      	ldr	r2, [r3, #12]
 80063c2:	697b      	ldr	r3, [r7, #20]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	430a      	orrs	r2, r1
 80063c8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80063ca:	697b      	ldr	r3, [r7, #20]
 80063cc:	699b      	ldr	r3, [r3, #24]
 80063ce:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80063d0:	697b      	ldr	r3, [r7, #20]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	4aa0      	ldr	r2, [pc, #640]	; (8006658 <UART_SetConfig+0x2e0>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d004      	beq.n	80063e4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80063da:	697b      	ldr	r3, [r7, #20]
 80063dc:	6a1b      	ldr	r3, [r3, #32]
 80063de:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80063e0:	4313      	orrs	r3, r2
 80063e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80063e4:	697b      	ldr	r3, [r7, #20]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	689b      	ldr	r3, [r3, #8]
 80063ea:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80063ee:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80063f2:	697a      	ldr	r2, [r7, #20]
 80063f4:	6812      	ldr	r2, [r2, #0]
 80063f6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80063f8:	430b      	orrs	r3, r1
 80063fa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80063fc:	697b      	ldr	r3, [r7, #20]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006402:	f023 010f 	bic.w	r1, r3, #15
 8006406:	697b      	ldr	r3, [r7, #20]
 8006408:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800640a:	697b      	ldr	r3, [r7, #20]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	430a      	orrs	r2, r1
 8006410:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006412:	697b      	ldr	r3, [r7, #20]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4a91      	ldr	r2, [pc, #580]	; (800665c <UART_SetConfig+0x2e4>)
 8006418:	4293      	cmp	r3, r2
 800641a:	d125      	bne.n	8006468 <UART_SetConfig+0xf0>
 800641c:	4b90      	ldr	r3, [pc, #576]	; (8006660 <UART_SetConfig+0x2e8>)
 800641e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006422:	f003 0303 	and.w	r3, r3, #3
 8006426:	2b03      	cmp	r3, #3
 8006428:	d81a      	bhi.n	8006460 <UART_SetConfig+0xe8>
 800642a:	a201      	add	r2, pc, #4	; (adr r2, 8006430 <UART_SetConfig+0xb8>)
 800642c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006430:	08006441 	.word	0x08006441
 8006434:	08006451 	.word	0x08006451
 8006438:	08006449 	.word	0x08006449
 800643c:	08006459 	.word	0x08006459
 8006440:	2301      	movs	r3, #1
 8006442:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006446:	e0d6      	b.n	80065f6 <UART_SetConfig+0x27e>
 8006448:	2302      	movs	r3, #2
 800644a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800644e:	e0d2      	b.n	80065f6 <UART_SetConfig+0x27e>
 8006450:	2304      	movs	r3, #4
 8006452:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006456:	e0ce      	b.n	80065f6 <UART_SetConfig+0x27e>
 8006458:	2308      	movs	r3, #8
 800645a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800645e:	e0ca      	b.n	80065f6 <UART_SetConfig+0x27e>
 8006460:	2310      	movs	r3, #16
 8006462:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006466:	e0c6      	b.n	80065f6 <UART_SetConfig+0x27e>
 8006468:	697b      	ldr	r3, [r7, #20]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	4a7d      	ldr	r2, [pc, #500]	; (8006664 <UART_SetConfig+0x2ec>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d138      	bne.n	80064e4 <UART_SetConfig+0x16c>
 8006472:	4b7b      	ldr	r3, [pc, #492]	; (8006660 <UART_SetConfig+0x2e8>)
 8006474:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006478:	f003 030c 	and.w	r3, r3, #12
 800647c:	2b0c      	cmp	r3, #12
 800647e:	d82d      	bhi.n	80064dc <UART_SetConfig+0x164>
 8006480:	a201      	add	r2, pc, #4	; (adr r2, 8006488 <UART_SetConfig+0x110>)
 8006482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006486:	bf00      	nop
 8006488:	080064bd 	.word	0x080064bd
 800648c:	080064dd 	.word	0x080064dd
 8006490:	080064dd 	.word	0x080064dd
 8006494:	080064dd 	.word	0x080064dd
 8006498:	080064cd 	.word	0x080064cd
 800649c:	080064dd 	.word	0x080064dd
 80064a0:	080064dd 	.word	0x080064dd
 80064a4:	080064dd 	.word	0x080064dd
 80064a8:	080064c5 	.word	0x080064c5
 80064ac:	080064dd 	.word	0x080064dd
 80064b0:	080064dd 	.word	0x080064dd
 80064b4:	080064dd 	.word	0x080064dd
 80064b8:	080064d5 	.word	0x080064d5
 80064bc:	2300      	movs	r3, #0
 80064be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80064c2:	e098      	b.n	80065f6 <UART_SetConfig+0x27e>
 80064c4:	2302      	movs	r3, #2
 80064c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80064ca:	e094      	b.n	80065f6 <UART_SetConfig+0x27e>
 80064cc:	2304      	movs	r3, #4
 80064ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80064d2:	e090      	b.n	80065f6 <UART_SetConfig+0x27e>
 80064d4:	2308      	movs	r3, #8
 80064d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80064da:	e08c      	b.n	80065f6 <UART_SetConfig+0x27e>
 80064dc:	2310      	movs	r3, #16
 80064de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80064e2:	e088      	b.n	80065f6 <UART_SetConfig+0x27e>
 80064e4:	697b      	ldr	r3, [r7, #20]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	4a5f      	ldr	r2, [pc, #380]	; (8006668 <UART_SetConfig+0x2f0>)
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d125      	bne.n	800653a <UART_SetConfig+0x1c2>
 80064ee:	4b5c      	ldr	r3, [pc, #368]	; (8006660 <UART_SetConfig+0x2e8>)
 80064f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064f4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80064f8:	2b30      	cmp	r3, #48	; 0x30
 80064fa:	d016      	beq.n	800652a <UART_SetConfig+0x1b2>
 80064fc:	2b30      	cmp	r3, #48	; 0x30
 80064fe:	d818      	bhi.n	8006532 <UART_SetConfig+0x1ba>
 8006500:	2b20      	cmp	r3, #32
 8006502:	d00a      	beq.n	800651a <UART_SetConfig+0x1a2>
 8006504:	2b20      	cmp	r3, #32
 8006506:	d814      	bhi.n	8006532 <UART_SetConfig+0x1ba>
 8006508:	2b00      	cmp	r3, #0
 800650a:	d002      	beq.n	8006512 <UART_SetConfig+0x19a>
 800650c:	2b10      	cmp	r3, #16
 800650e:	d008      	beq.n	8006522 <UART_SetConfig+0x1aa>
 8006510:	e00f      	b.n	8006532 <UART_SetConfig+0x1ba>
 8006512:	2300      	movs	r3, #0
 8006514:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006518:	e06d      	b.n	80065f6 <UART_SetConfig+0x27e>
 800651a:	2302      	movs	r3, #2
 800651c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006520:	e069      	b.n	80065f6 <UART_SetConfig+0x27e>
 8006522:	2304      	movs	r3, #4
 8006524:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006528:	e065      	b.n	80065f6 <UART_SetConfig+0x27e>
 800652a:	2308      	movs	r3, #8
 800652c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006530:	e061      	b.n	80065f6 <UART_SetConfig+0x27e>
 8006532:	2310      	movs	r3, #16
 8006534:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006538:	e05d      	b.n	80065f6 <UART_SetConfig+0x27e>
 800653a:	697b      	ldr	r3, [r7, #20]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4a4b      	ldr	r2, [pc, #300]	; (800666c <UART_SetConfig+0x2f4>)
 8006540:	4293      	cmp	r3, r2
 8006542:	d125      	bne.n	8006590 <UART_SetConfig+0x218>
 8006544:	4b46      	ldr	r3, [pc, #280]	; (8006660 <UART_SetConfig+0x2e8>)
 8006546:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800654a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800654e:	2bc0      	cmp	r3, #192	; 0xc0
 8006550:	d016      	beq.n	8006580 <UART_SetConfig+0x208>
 8006552:	2bc0      	cmp	r3, #192	; 0xc0
 8006554:	d818      	bhi.n	8006588 <UART_SetConfig+0x210>
 8006556:	2b80      	cmp	r3, #128	; 0x80
 8006558:	d00a      	beq.n	8006570 <UART_SetConfig+0x1f8>
 800655a:	2b80      	cmp	r3, #128	; 0x80
 800655c:	d814      	bhi.n	8006588 <UART_SetConfig+0x210>
 800655e:	2b00      	cmp	r3, #0
 8006560:	d002      	beq.n	8006568 <UART_SetConfig+0x1f0>
 8006562:	2b40      	cmp	r3, #64	; 0x40
 8006564:	d008      	beq.n	8006578 <UART_SetConfig+0x200>
 8006566:	e00f      	b.n	8006588 <UART_SetConfig+0x210>
 8006568:	2300      	movs	r3, #0
 800656a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800656e:	e042      	b.n	80065f6 <UART_SetConfig+0x27e>
 8006570:	2302      	movs	r3, #2
 8006572:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006576:	e03e      	b.n	80065f6 <UART_SetConfig+0x27e>
 8006578:	2304      	movs	r3, #4
 800657a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800657e:	e03a      	b.n	80065f6 <UART_SetConfig+0x27e>
 8006580:	2308      	movs	r3, #8
 8006582:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006586:	e036      	b.n	80065f6 <UART_SetConfig+0x27e>
 8006588:	2310      	movs	r3, #16
 800658a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800658e:	e032      	b.n	80065f6 <UART_SetConfig+0x27e>
 8006590:	697b      	ldr	r3, [r7, #20]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	4a30      	ldr	r2, [pc, #192]	; (8006658 <UART_SetConfig+0x2e0>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d12a      	bne.n	80065f0 <UART_SetConfig+0x278>
 800659a:	4b31      	ldr	r3, [pc, #196]	; (8006660 <UART_SetConfig+0x2e8>)
 800659c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065a0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80065a4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80065a8:	d01a      	beq.n	80065e0 <UART_SetConfig+0x268>
 80065aa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80065ae:	d81b      	bhi.n	80065e8 <UART_SetConfig+0x270>
 80065b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80065b4:	d00c      	beq.n	80065d0 <UART_SetConfig+0x258>
 80065b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80065ba:	d815      	bhi.n	80065e8 <UART_SetConfig+0x270>
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d003      	beq.n	80065c8 <UART_SetConfig+0x250>
 80065c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065c4:	d008      	beq.n	80065d8 <UART_SetConfig+0x260>
 80065c6:	e00f      	b.n	80065e8 <UART_SetConfig+0x270>
 80065c8:	2300      	movs	r3, #0
 80065ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80065ce:	e012      	b.n	80065f6 <UART_SetConfig+0x27e>
 80065d0:	2302      	movs	r3, #2
 80065d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80065d6:	e00e      	b.n	80065f6 <UART_SetConfig+0x27e>
 80065d8:	2304      	movs	r3, #4
 80065da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80065de:	e00a      	b.n	80065f6 <UART_SetConfig+0x27e>
 80065e0:	2308      	movs	r3, #8
 80065e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80065e6:	e006      	b.n	80065f6 <UART_SetConfig+0x27e>
 80065e8:	2310      	movs	r3, #16
 80065ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80065ee:	e002      	b.n	80065f6 <UART_SetConfig+0x27e>
 80065f0:	2310      	movs	r3, #16
 80065f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80065f6:	697b      	ldr	r3, [r7, #20]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4a17      	ldr	r2, [pc, #92]	; (8006658 <UART_SetConfig+0x2e0>)
 80065fc:	4293      	cmp	r3, r2
 80065fe:	f040 80a8 	bne.w	8006752 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006602:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006606:	2b08      	cmp	r3, #8
 8006608:	d834      	bhi.n	8006674 <UART_SetConfig+0x2fc>
 800660a:	a201      	add	r2, pc, #4	; (adr r2, 8006610 <UART_SetConfig+0x298>)
 800660c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006610:	08006635 	.word	0x08006635
 8006614:	08006675 	.word	0x08006675
 8006618:	0800663d 	.word	0x0800663d
 800661c:	08006675 	.word	0x08006675
 8006620:	08006643 	.word	0x08006643
 8006624:	08006675 	.word	0x08006675
 8006628:	08006675 	.word	0x08006675
 800662c:	08006675 	.word	0x08006675
 8006630:	0800664b 	.word	0x0800664b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006634:	f7fd fdbc 	bl	80041b0 <HAL_RCC_GetPCLK1Freq>
 8006638:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800663a:	e021      	b.n	8006680 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800663c:	4b0c      	ldr	r3, [pc, #48]	; (8006670 <UART_SetConfig+0x2f8>)
 800663e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006640:	e01e      	b.n	8006680 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006642:	f7fd fd47 	bl	80040d4 <HAL_RCC_GetSysClockFreq>
 8006646:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006648:	e01a      	b.n	8006680 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800664a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800664e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006650:	e016      	b.n	8006680 <UART_SetConfig+0x308>
 8006652:	bf00      	nop
 8006654:	cfff69f3 	.word	0xcfff69f3
 8006658:	40008000 	.word	0x40008000
 800665c:	40013800 	.word	0x40013800
 8006660:	40021000 	.word	0x40021000
 8006664:	40004400 	.word	0x40004400
 8006668:	40004800 	.word	0x40004800
 800666c:	40004c00 	.word	0x40004c00
 8006670:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8006674:	2300      	movs	r3, #0
 8006676:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006678:	2301      	movs	r3, #1
 800667a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800667e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006682:	2b00      	cmp	r3, #0
 8006684:	f000 812a 	beq.w	80068dc <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006688:	697b      	ldr	r3, [r7, #20]
 800668a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800668c:	4a9e      	ldr	r2, [pc, #632]	; (8006908 <UART_SetConfig+0x590>)
 800668e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006692:	461a      	mov	r2, r3
 8006694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006696:	fbb3 f3f2 	udiv	r3, r3, r2
 800669a:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800669c:	697b      	ldr	r3, [r7, #20]
 800669e:	685a      	ldr	r2, [r3, #4]
 80066a0:	4613      	mov	r3, r2
 80066a2:	005b      	lsls	r3, r3, #1
 80066a4:	4413      	add	r3, r2
 80066a6:	69ba      	ldr	r2, [r7, #24]
 80066a8:	429a      	cmp	r2, r3
 80066aa:	d305      	bcc.n	80066b8 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80066ac:	697b      	ldr	r3, [r7, #20]
 80066ae:	685b      	ldr	r3, [r3, #4]
 80066b0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80066b2:	69ba      	ldr	r2, [r7, #24]
 80066b4:	429a      	cmp	r2, r3
 80066b6:	d903      	bls.n	80066c0 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80066b8:	2301      	movs	r3, #1
 80066ba:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80066be:	e10d      	b.n	80068dc <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80066c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066c2:	2200      	movs	r2, #0
 80066c4:	60bb      	str	r3, [r7, #8]
 80066c6:	60fa      	str	r2, [r7, #12]
 80066c8:	697b      	ldr	r3, [r7, #20]
 80066ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066cc:	4a8e      	ldr	r2, [pc, #568]	; (8006908 <UART_SetConfig+0x590>)
 80066ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80066d2:	b29b      	uxth	r3, r3
 80066d4:	2200      	movs	r2, #0
 80066d6:	603b      	str	r3, [r7, #0]
 80066d8:	607a      	str	r2, [r7, #4]
 80066da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80066de:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80066e2:	f7f9 fded 	bl	80002c0 <__aeabi_uldivmod>
 80066e6:	4602      	mov	r2, r0
 80066e8:	460b      	mov	r3, r1
 80066ea:	4610      	mov	r0, r2
 80066ec:	4619      	mov	r1, r3
 80066ee:	f04f 0200 	mov.w	r2, #0
 80066f2:	f04f 0300 	mov.w	r3, #0
 80066f6:	020b      	lsls	r3, r1, #8
 80066f8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80066fc:	0202      	lsls	r2, r0, #8
 80066fe:	6979      	ldr	r1, [r7, #20]
 8006700:	6849      	ldr	r1, [r1, #4]
 8006702:	0849      	lsrs	r1, r1, #1
 8006704:	2000      	movs	r0, #0
 8006706:	460c      	mov	r4, r1
 8006708:	4605      	mov	r5, r0
 800670a:	eb12 0804 	adds.w	r8, r2, r4
 800670e:	eb43 0905 	adc.w	r9, r3, r5
 8006712:	697b      	ldr	r3, [r7, #20]
 8006714:	685b      	ldr	r3, [r3, #4]
 8006716:	2200      	movs	r2, #0
 8006718:	469a      	mov	sl, r3
 800671a:	4693      	mov	fp, r2
 800671c:	4652      	mov	r2, sl
 800671e:	465b      	mov	r3, fp
 8006720:	4640      	mov	r0, r8
 8006722:	4649      	mov	r1, r9
 8006724:	f7f9 fdcc 	bl	80002c0 <__aeabi_uldivmod>
 8006728:	4602      	mov	r2, r0
 800672a:	460b      	mov	r3, r1
 800672c:	4613      	mov	r3, r2
 800672e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006730:	6a3b      	ldr	r3, [r7, #32]
 8006732:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006736:	d308      	bcc.n	800674a <UART_SetConfig+0x3d2>
 8006738:	6a3b      	ldr	r3, [r7, #32]
 800673a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800673e:	d204      	bcs.n	800674a <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	6a3a      	ldr	r2, [r7, #32]
 8006746:	60da      	str	r2, [r3, #12]
 8006748:	e0c8      	b.n	80068dc <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800674a:	2301      	movs	r3, #1
 800674c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006750:	e0c4      	b.n	80068dc <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006752:	697b      	ldr	r3, [r7, #20]
 8006754:	69db      	ldr	r3, [r3, #28]
 8006756:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800675a:	d167      	bne.n	800682c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800675c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006760:	2b08      	cmp	r3, #8
 8006762:	d828      	bhi.n	80067b6 <UART_SetConfig+0x43e>
 8006764:	a201      	add	r2, pc, #4	; (adr r2, 800676c <UART_SetConfig+0x3f4>)
 8006766:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800676a:	bf00      	nop
 800676c:	08006791 	.word	0x08006791
 8006770:	08006799 	.word	0x08006799
 8006774:	080067a1 	.word	0x080067a1
 8006778:	080067b7 	.word	0x080067b7
 800677c:	080067a7 	.word	0x080067a7
 8006780:	080067b7 	.word	0x080067b7
 8006784:	080067b7 	.word	0x080067b7
 8006788:	080067b7 	.word	0x080067b7
 800678c:	080067af 	.word	0x080067af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006790:	f7fd fd0e 	bl	80041b0 <HAL_RCC_GetPCLK1Freq>
 8006794:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006796:	e014      	b.n	80067c2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006798:	f7fd fd20 	bl	80041dc <HAL_RCC_GetPCLK2Freq>
 800679c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800679e:	e010      	b.n	80067c2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80067a0:	4b5a      	ldr	r3, [pc, #360]	; (800690c <UART_SetConfig+0x594>)
 80067a2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80067a4:	e00d      	b.n	80067c2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80067a6:	f7fd fc95 	bl	80040d4 <HAL_RCC_GetSysClockFreq>
 80067aa:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80067ac:	e009      	b.n	80067c2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80067ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80067b2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80067b4:	e005      	b.n	80067c2 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80067b6:	2300      	movs	r3, #0
 80067b8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80067ba:	2301      	movs	r3, #1
 80067bc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80067c0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80067c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	f000 8089 	beq.w	80068dc <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80067ca:	697b      	ldr	r3, [r7, #20]
 80067cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067ce:	4a4e      	ldr	r2, [pc, #312]	; (8006908 <UART_SetConfig+0x590>)
 80067d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80067d4:	461a      	mov	r2, r3
 80067d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067d8:	fbb3 f3f2 	udiv	r3, r3, r2
 80067dc:	005a      	lsls	r2, r3, #1
 80067de:	697b      	ldr	r3, [r7, #20]
 80067e0:	685b      	ldr	r3, [r3, #4]
 80067e2:	085b      	lsrs	r3, r3, #1
 80067e4:	441a      	add	r2, r3
 80067e6:	697b      	ldr	r3, [r7, #20]
 80067e8:	685b      	ldr	r3, [r3, #4]
 80067ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80067ee:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80067f0:	6a3b      	ldr	r3, [r7, #32]
 80067f2:	2b0f      	cmp	r3, #15
 80067f4:	d916      	bls.n	8006824 <UART_SetConfig+0x4ac>
 80067f6:	6a3b      	ldr	r3, [r7, #32]
 80067f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80067fc:	d212      	bcs.n	8006824 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80067fe:	6a3b      	ldr	r3, [r7, #32]
 8006800:	b29b      	uxth	r3, r3
 8006802:	f023 030f 	bic.w	r3, r3, #15
 8006806:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006808:	6a3b      	ldr	r3, [r7, #32]
 800680a:	085b      	lsrs	r3, r3, #1
 800680c:	b29b      	uxth	r3, r3
 800680e:	f003 0307 	and.w	r3, r3, #7
 8006812:	b29a      	uxth	r2, r3
 8006814:	8bfb      	ldrh	r3, [r7, #30]
 8006816:	4313      	orrs	r3, r2
 8006818:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800681a:	697b      	ldr	r3, [r7, #20]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	8bfa      	ldrh	r2, [r7, #30]
 8006820:	60da      	str	r2, [r3, #12]
 8006822:	e05b      	b.n	80068dc <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8006824:	2301      	movs	r3, #1
 8006826:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800682a:	e057      	b.n	80068dc <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800682c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006830:	2b08      	cmp	r3, #8
 8006832:	d828      	bhi.n	8006886 <UART_SetConfig+0x50e>
 8006834:	a201      	add	r2, pc, #4	; (adr r2, 800683c <UART_SetConfig+0x4c4>)
 8006836:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800683a:	bf00      	nop
 800683c:	08006861 	.word	0x08006861
 8006840:	08006869 	.word	0x08006869
 8006844:	08006871 	.word	0x08006871
 8006848:	08006887 	.word	0x08006887
 800684c:	08006877 	.word	0x08006877
 8006850:	08006887 	.word	0x08006887
 8006854:	08006887 	.word	0x08006887
 8006858:	08006887 	.word	0x08006887
 800685c:	0800687f 	.word	0x0800687f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006860:	f7fd fca6 	bl	80041b0 <HAL_RCC_GetPCLK1Freq>
 8006864:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006866:	e014      	b.n	8006892 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006868:	f7fd fcb8 	bl	80041dc <HAL_RCC_GetPCLK2Freq>
 800686c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800686e:	e010      	b.n	8006892 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006870:	4b26      	ldr	r3, [pc, #152]	; (800690c <UART_SetConfig+0x594>)
 8006872:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006874:	e00d      	b.n	8006892 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006876:	f7fd fc2d 	bl	80040d4 <HAL_RCC_GetSysClockFreq>
 800687a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800687c:	e009      	b.n	8006892 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800687e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006882:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006884:	e005      	b.n	8006892 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8006886:	2300      	movs	r3, #0
 8006888:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800688a:	2301      	movs	r3, #1
 800688c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006890:	bf00      	nop
    }

    if (pclk != 0U)
 8006892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006894:	2b00      	cmp	r3, #0
 8006896:	d021      	beq.n	80068dc <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006898:	697b      	ldr	r3, [r7, #20]
 800689a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800689c:	4a1a      	ldr	r2, [pc, #104]	; (8006908 <UART_SetConfig+0x590>)
 800689e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80068a2:	461a      	mov	r2, r3
 80068a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068a6:	fbb3 f2f2 	udiv	r2, r3, r2
 80068aa:	697b      	ldr	r3, [r7, #20]
 80068ac:	685b      	ldr	r3, [r3, #4]
 80068ae:	085b      	lsrs	r3, r3, #1
 80068b0:	441a      	add	r2, r3
 80068b2:	697b      	ldr	r3, [r7, #20]
 80068b4:	685b      	ldr	r3, [r3, #4]
 80068b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80068ba:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80068bc:	6a3b      	ldr	r3, [r7, #32]
 80068be:	2b0f      	cmp	r3, #15
 80068c0:	d909      	bls.n	80068d6 <UART_SetConfig+0x55e>
 80068c2:	6a3b      	ldr	r3, [r7, #32]
 80068c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80068c8:	d205      	bcs.n	80068d6 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80068ca:	6a3b      	ldr	r3, [r7, #32]
 80068cc:	b29a      	uxth	r2, r3
 80068ce:	697b      	ldr	r3, [r7, #20]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	60da      	str	r2, [r3, #12]
 80068d4:	e002      	b.n	80068dc <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80068d6:	2301      	movs	r3, #1
 80068d8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80068dc:	697b      	ldr	r3, [r7, #20]
 80068de:	2201      	movs	r2, #1
 80068e0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80068e4:	697b      	ldr	r3, [r7, #20]
 80068e6:	2201      	movs	r2, #1
 80068e8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80068ec:	697b      	ldr	r3, [r7, #20]
 80068ee:	2200      	movs	r2, #0
 80068f0:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80068f2:	697b      	ldr	r3, [r7, #20]
 80068f4:	2200      	movs	r2, #0
 80068f6:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80068f8:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 80068fc:	4618      	mov	r0, r3
 80068fe:	3730      	adds	r7, #48	; 0x30
 8006900:	46bd      	mov	sp, r7
 8006902:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006906:	bf00      	nop
 8006908:	08009d64 	.word	0x08009d64
 800690c:	00f42400 	.word	0x00f42400

08006910 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006910:	b480      	push	{r7}
 8006912:	b083      	sub	sp, #12
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800691c:	f003 0301 	and.w	r3, r3, #1
 8006920:	2b00      	cmp	r3, #0
 8006922:	d00a      	beq.n	800693a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	685b      	ldr	r3, [r3, #4]
 800692a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	430a      	orrs	r2, r1
 8006938:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800693e:	f003 0302 	and.w	r3, r3, #2
 8006942:	2b00      	cmp	r3, #0
 8006944:	d00a      	beq.n	800695c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	685b      	ldr	r3, [r3, #4]
 800694c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	430a      	orrs	r2, r1
 800695a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006960:	f003 0304 	and.w	r3, r3, #4
 8006964:	2b00      	cmp	r3, #0
 8006966:	d00a      	beq.n	800697e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	685b      	ldr	r3, [r3, #4]
 800696e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	430a      	orrs	r2, r1
 800697c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006982:	f003 0308 	and.w	r3, r3, #8
 8006986:	2b00      	cmp	r3, #0
 8006988:	d00a      	beq.n	80069a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	685b      	ldr	r3, [r3, #4]
 8006990:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	430a      	orrs	r2, r1
 800699e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069a4:	f003 0310 	and.w	r3, r3, #16
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d00a      	beq.n	80069c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	689b      	ldr	r3, [r3, #8]
 80069b2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	430a      	orrs	r2, r1
 80069c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069c6:	f003 0320 	and.w	r3, r3, #32
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d00a      	beq.n	80069e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	689b      	ldr	r3, [r3, #8]
 80069d4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	430a      	orrs	r2, r1
 80069e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d01a      	beq.n	8006a26 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	685b      	ldr	r3, [r3, #4]
 80069f6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	430a      	orrs	r2, r1
 8006a04:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a0a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006a0e:	d10a      	bne.n	8006a26 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	685b      	ldr	r3, [r3, #4]
 8006a16:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	430a      	orrs	r2, r1
 8006a24:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d00a      	beq.n	8006a48 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	685b      	ldr	r3, [r3, #4]
 8006a38:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	430a      	orrs	r2, r1
 8006a46:	605a      	str	r2, [r3, #4]
  }
}
 8006a48:	bf00      	nop
 8006a4a:	370c      	adds	r7, #12
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a52:	4770      	bx	lr

08006a54 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b086      	sub	sp, #24
 8006a58:	af02      	add	r7, sp, #8
 8006a5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2200      	movs	r2, #0
 8006a60:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006a64:	f7fb fbfc 	bl	8002260 <HAL_GetTick>
 8006a68:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f003 0308 	and.w	r3, r3, #8
 8006a74:	2b08      	cmp	r3, #8
 8006a76:	d10e      	bne.n	8006a96 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006a78:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006a7c:	9300      	str	r3, [sp, #0]
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	2200      	movs	r2, #0
 8006a82:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006a86:	6878      	ldr	r0, [r7, #4]
 8006a88:	f000 f82f 	bl	8006aea <UART_WaitOnFlagUntilTimeout>
 8006a8c:	4603      	mov	r3, r0
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d001      	beq.n	8006a96 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006a92:	2303      	movs	r3, #3
 8006a94:	e025      	b.n	8006ae2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f003 0304 	and.w	r3, r3, #4
 8006aa0:	2b04      	cmp	r3, #4
 8006aa2:	d10e      	bne.n	8006ac2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006aa4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006aa8:	9300      	str	r3, [sp, #0]
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	2200      	movs	r2, #0
 8006aae:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006ab2:	6878      	ldr	r0, [r7, #4]
 8006ab4:	f000 f819 	bl	8006aea <UART_WaitOnFlagUntilTimeout>
 8006ab8:	4603      	mov	r3, r0
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d001      	beq.n	8006ac2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006abe:	2303      	movs	r3, #3
 8006ac0:	e00f      	b.n	8006ae2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2220      	movs	r2, #32
 8006ac6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2220      	movs	r2, #32
 8006ace:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2200      	movs	r2, #0
 8006adc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006ae0:	2300      	movs	r3, #0
}
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	3710      	adds	r7, #16
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	bd80      	pop	{r7, pc}

08006aea <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006aea:	b580      	push	{r7, lr}
 8006aec:	b09c      	sub	sp, #112	; 0x70
 8006aee:	af00      	add	r7, sp, #0
 8006af0:	60f8      	str	r0, [r7, #12]
 8006af2:	60b9      	str	r1, [r7, #8]
 8006af4:	603b      	str	r3, [r7, #0]
 8006af6:	4613      	mov	r3, r2
 8006af8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006afa:	e0a9      	b.n	8006c50 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006afc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006afe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b02:	f000 80a5 	beq.w	8006c50 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b06:	f7fb fbab 	bl	8002260 <HAL_GetTick>
 8006b0a:	4602      	mov	r2, r0
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	1ad3      	subs	r3, r2, r3
 8006b10:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006b12:	429a      	cmp	r2, r3
 8006b14:	d302      	bcc.n	8006b1c <UART_WaitOnFlagUntilTimeout+0x32>
 8006b16:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d140      	bne.n	8006b9e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b22:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006b24:	e853 3f00 	ldrex	r3, [r3]
 8006b28:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006b2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b2c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006b30:	667b      	str	r3, [r7, #100]	; 0x64
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	461a      	mov	r2, r3
 8006b38:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006b3a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006b3c:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b3e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006b40:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006b42:	e841 2300 	strex	r3, r2, [r1]
 8006b46:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006b48:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d1e6      	bne.n	8006b1c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	3308      	adds	r3, #8
 8006b54:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b58:	e853 3f00 	ldrex	r3, [r3]
 8006b5c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006b5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b60:	f023 0301 	bic.w	r3, r3, #1
 8006b64:	663b      	str	r3, [r7, #96]	; 0x60
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	3308      	adds	r3, #8
 8006b6c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006b6e:	64ba      	str	r2, [r7, #72]	; 0x48
 8006b70:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b72:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006b74:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006b76:	e841 2300 	strex	r3, r2, [r1]
 8006b7a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006b7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d1e5      	bne.n	8006b4e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	2220      	movs	r2, #32
 8006b86:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	2220      	movs	r2, #32
 8006b8e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	2200      	movs	r2, #0
 8006b96:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8006b9a:	2303      	movs	r3, #3
 8006b9c:	e069      	b.n	8006c72 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f003 0304 	and.w	r3, r3, #4
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d051      	beq.n	8006c50 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	69db      	ldr	r3, [r3, #28]
 8006bb2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006bb6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006bba:	d149      	bne.n	8006c50 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006bc4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bce:	e853 3f00 	ldrex	r3, [r3]
 8006bd2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bd6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006bda:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	461a      	mov	r2, r3
 8006be2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006be4:	637b      	str	r3, [r7, #52]	; 0x34
 8006be6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006be8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006bea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006bec:	e841 2300 	strex	r3, r2, [r1]
 8006bf0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006bf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d1e6      	bne.n	8006bc6 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	3308      	adds	r3, #8
 8006bfe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c00:	697b      	ldr	r3, [r7, #20]
 8006c02:	e853 3f00 	ldrex	r3, [r3]
 8006c06:	613b      	str	r3, [r7, #16]
   return(result);
 8006c08:	693b      	ldr	r3, [r7, #16]
 8006c0a:	f023 0301 	bic.w	r3, r3, #1
 8006c0e:	66bb      	str	r3, [r7, #104]	; 0x68
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	3308      	adds	r3, #8
 8006c16:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006c18:	623a      	str	r2, [r7, #32]
 8006c1a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c1c:	69f9      	ldr	r1, [r7, #28]
 8006c1e:	6a3a      	ldr	r2, [r7, #32]
 8006c20:	e841 2300 	strex	r3, r2, [r1]
 8006c24:	61bb      	str	r3, [r7, #24]
   return(result);
 8006c26:	69bb      	ldr	r3, [r7, #24]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d1e5      	bne.n	8006bf8 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	2220      	movs	r2, #32
 8006c30:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	2220      	movs	r2, #32
 8006c38:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	2220      	movs	r2, #32
 8006c40:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	2200      	movs	r2, #0
 8006c48:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8006c4c:	2303      	movs	r3, #3
 8006c4e:	e010      	b.n	8006c72 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	69da      	ldr	r2, [r3, #28]
 8006c56:	68bb      	ldr	r3, [r7, #8]
 8006c58:	4013      	ands	r3, r2
 8006c5a:	68ba      	ldr	r2, [r7, #8]
 8006c5c:	429a      	cmp	r2, r3
 8006c5e:	bf0c      	ite	eq
 8006c60:	2301      	moveq	r3, #1
 8006c62:	2300      	movne	r3, #0
 8006c64:	b2db      	uxtb	r3, r3
 8006c66:	461a      	mov	r2, r3
 8006c68:	79fb      	ldrb	r3, [r7, #7]
 8006c6a:	429a      	cmp	r2, r3
 8006c6c:	f43f af46 	beq.w	8006afc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006c70:	2300      	movs	r3, #0
}
 8006c72:	4618      	mov	r0, r3
 8006c74:	3770      	adds	r7, #112	; 0x70
 8006c76:	46bd      	mov	sp, r7
 8006c78:	bd80      	pop	{r7, pc}

08006c7a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006c7a:	b480      	push	{r7}
 8006c7c:	b095      	sub	sp, #84	; 0x54
 8006c7e:	af00      	add	r7, sp, #0
 8006c80:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c8a:	e853 3f00 	ldrex	r3, [r3]
 8006c8e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006c90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c92:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006c96:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	461a      	mov	r2, r3
 8006c9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ca0:	643b      	str	r3, [r7, #64]	; 0x40
 8006ca2:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ca4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006ca6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006ca8:	e841 2300 	strex	r3, r2, [r1]
 8006cac:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006cae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d1e6      	bne.n	8006c82 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	3308      	adds	r3, #8
 8006cba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cbc:	6a3b      	ldr	r3, [r7, #32]
 8006cbe:	e853 3f00 	ldrex	r3, [r3]
 8006cc2:	61fb      	str	r3, [r7, #28]
   return(result);
 8006cc4:	69fb      	ldr	r3, [r7, #28]
 8006cc6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006cca:	f023 0301 	bic.w	r3, r3, #1
 8006cce:	64bb      	str	r3, [r7, #72]	; 0x48
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	3308      	adds	r3, #8
 8006cd6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006cd8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006cda:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cdc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006cde:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006ce0:	e841 2300 	strex	r3, r2, [r1]
 8006ce4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d1e3      	bne.n	8006cb4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006cf0:	2b01      	cmp	r3, #1
 8006cf2:	d118      	bne.n	8006d26 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	e853 3f00 	ldrex	r3, [r3]
 8006d00:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d02:	68bb      	ldr	r3, [r7, #8]
 8006d04:	f023 0310 	bic.w	r3, r3, #16
 8006d08:	647b      	str	r3, [r7, #68]	; 0x44
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	461a      	mov	r2, r3
 8006d10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d12:	61bb      	str	r3, [r7, #24]
 8006d14:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d16:	6979      	ldr	r1, [r7, #20]
 8006d18:	69ba      	ldr	r2, [r7, #24]
 8006d1a:	e841 2300 	strex	r3, r2, [r1]
 8006d1e:	613b      	str	r3, [r7, #16]
   return(result);
 8006d20:	693b      	ldr	r3, [r7, #16]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d1e6      	bne.n	8006cf4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	2220      	movs	r2, #32
 8006d2a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2200      	movs	r2, #0
 8006d32:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2200      	movs	r2, #0
 8006d38:	671a      	str	r2, [r3, #112]	; 0x70
}
 8006d3a:	bf00      	nop
 8006d3c:	3754      	adds	r7, #84	; 0x54
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d44:	4770      	bx	lr

08006d46 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006d46:	b580      	push	{r7, lr}
 8006d48:	b084      	sub	sp, #16
 8006d4a:	af00      	add	r7, sp, #0
 8006d4c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d52:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	2200      	movs	r2, #0
 8006d58:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	2200      	movs	r2, #0
 8006d60:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006d64:	68f8      	ldr	r0, [r7, #12]
 8006d66:	f7ff faf1 	bl	800634c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006d6a:	bf00      	nop
 8006d6c:	3710      	adds	r7, #16
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	bd80      	pop	{r7, pc}

08006d72 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006d72:	b580      	push	{r7, lr}
 8006d74:	b088      	sub	sp, #32
 8006d76:	af00      	add	r7, sp, #0
 8006d78:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	e853 3f00 	ldrex	r3, [r3]
 8006d86:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d88:	68bb      	ldr	r3, [r7, #8]
 8006d8a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d8e:	61fb      	str	r3, [r7, #28]
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	461a      	mov	r2, r3
 8006d96:	69fb      	ldr	r3, [r7, #28]
 8006d98:	61bb      	str	r3, [r7, #24]
 8006d9a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d9c:	6979      	ldr	r1, [r7, #20]
 8006d9e:	69ba      	ldr	r2, [r7, #24]
 8006da0:	e841 2300 	strex	r3, r2, [r1]
 8006da4:	613b      	str	r3, [r7, #16]
   return(result);
 8006da6:	693b      	ldr	r3, [r7, #16]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d1e6      	bne.n	8006d7a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2220      	movs	r2, #32
 8006db0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2200      	movs	r2, #0
 8006db8:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006dba:	6878      	ldr	r0, [r7, #4]
 8006dbc:	f7ff fabc 	bl	8006338 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006dc0:	bf00      	nop
 8006dc2:	3720      	adds	r7, #32
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	bd80      	pop	{r7, pc}

08006dc8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006dc8:	b480      	push	{r7}
 8006dca:	b083      	sub	sp, #12
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006dd0:	bf00      	nop
 8006dd2:	370c      	adds	r7, #12
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dda:	4770      	bx	lr

08006ddc <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006ddc:	b480      	push	{r7}
 8006dde:	b083      	sub	sp, #12
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006de4:	bf00      	nop
 8006de6:	370c      	adds	r7, #12
 8006de8:	46bd      	mov	sp, r7
 8006dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dee:	4770      	bx	lr

08006df0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006df0:	b480      	push	{r7}
 8006df2:	b083      	sub	sp, #12
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006df8:	bf00      	nop
 8006dfa:	370c      	adds	r7, #12
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e02:	4770      	bx	lr

08006e04 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006e04:	b480      	push	{r7}
 8006e06:	b085      	sub	sp, #20
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006e12:	2b01      	cmp	r3, #1
 8006e14:	d101      	bne.n	8006e1a <HAL_UARTEx_DisableFifoMode+0x16>
 8006e16:	2302      	movs	r3, #2
 8006e18:	e027      	b.n	8006e6a <HAL_UARTEx_DisableFifoMode+0x66>
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2201      	movs	r2, #1
 8006e1e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	2224      	movs	r2, #36	; 0x24
 8006e26:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	681a      	ldr	r2, [r3, #0]
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f022 0201 	bic.w	r2, r2, #1
 8006e40:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006e48:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	68fa      	ldr	r2, [r7, #12]
 8006e56:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2220      	movs	r2, #32
 8006e5c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2200      	movs	r2, #0
 8006e64:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006e68:	2300      	movs	r3, #0
}
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	3714      	adds	r7, #20
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e74:	4770      	bx	lr

08006e76 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006e76:	b580      	push	{r7, lr}
 8006e78:	b084      	sub	sp, #16
 8006e7a:	af00      	add	r7, sp, #0
 8006e7c:	6078      	str	r0, [r7, #4]
 8006e7e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006e86:	2b01      	cmp	r3, #1
 8006e88:	d101      	bne.n	8006e8e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006e8a:	2302      	movs	r3, #2
 8006e8c:	e02d      	b.n	8006eea <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2201      	movs	r2, #1
 8006e92:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2224      	movs	r2, #36	; 0x24
 8006e9a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	681a      	ldr	r2, [r3, #0]
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f022 0201 	bic.w	r2, r2, #1
 8006eb4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	689b      	ldr	r3, [r3, #8]
 8006ebc:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	683a      	ldr	r2, [r7, #0]
 8006ec6:	430a      	orrs	r2, r1
 8006ec8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006eca:	6878      	ldr	r0, [r7, #4]
 8006ecc:	f000 f850 	bl	8006f70 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	68fa      	ldr	r2, [r7, #12]
 8006ed6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2220      	movs	r2, #32
 8006edc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006ee8:	2300      	movs	r3, #0
}
 8006eea:	4618      	mov	r0, r3
 8006eec:	3710      	adds	r7, #16
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	bd80      	pop	{r7, pc}

08006ef2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006ef2:	b580      	push	{r7, lr}
 8006ef4:	b084      	sub	sp, #16
 8006ef6:	af00      	add	r7, sp, #0
 8006ef8:	6078      	str	r0, [r7, #4]
 8006efa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006f02:	2b01      	cmp	r3, #1
 8006f04:	d101      	bne.n	8006f0a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006f06:	2302      	movs	r3, #2
 8006f08:	e02d      	b.n	8006f66 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2201      	movs	r2, #1
 8006f0e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2224      	movs	r2, #36	; 0x24
 8006f16:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	681a      	ldr	r2, [r3, #0]
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f022 0201 	bic.w	r2, r2, #1
 8006f30:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	689b      	ldr	r3, [r3, #8]
 8006f38:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	683a      	ldr	r2, [r7, #0]
 8006f42:	430a      	orrs	r2, r1
 8006f44:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006f46:	6878      	ldr	r0, [r7, #4]
 8006f48:	f000 f812 	bl	8006f70 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	68fa      	ldr	r2, [r7, #12]
 8006f52:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2220      	movs	r2, #32
 8006f58:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2200      	movs	r2, #0
 8006f60:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006f64:	2300      	movs	r3, #0
}
 8006f66:	4618      	mov	r0, r3
 8006f68:	3710      	adds	r7, #16
 8006f6a:	46bd      	mov	sp, r7
 8006f6c:	bd80      	pop	{r7, pc}
	...

08006f70 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006f70:	b480      	push	{r7}
 8006f72:	b085      	sub	sp, #20
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d108      	bne.n	8006f92 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2201      	movs	r2, #1
 8006f84:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	2201      	movs	r2, #1
 8006f8c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006f90:	e031      	b.n	8006ff6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006f92:	2308      	movs	r3, #8
 8006f94:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006f96:	2308      	movs	r3, #8
 8006f98:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	689b      	ldr	r3, [r3, #8]
 8006fa0:	0e5b      	lsrs	r3, r3, #25
 8006fa2:	b2db      	uxtb	r3, r3
 8006fa4:	f003 0307 	and.w	r3, r3, #7
 8006fa8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	689b      	ldr	r3, [r3, #8]
 8006fb0:	0f5b      	lsrs	r3, r3, #29
 8006fb2:	b2db      	uxtb	r3, r3
 8006fb4:	f003 0307 	and.w	r3, r3, #7
 8006fb8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006fba:	7bbb      	ldrb	r3, [r7, #14]
 8006fbc:	7b3a      	ldrb	r2, [r7, #12]
 8006fbe:	4911      	ldr	r1, [pc, #68]	; (8007004 <UARTEx_SetNbDataToProcess+0x94>)
 8006fc0:	5c8a      	ldrb	r2, [r1, r2]
 8006fc2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006fc6:	7b3a      	ldrb	r2, [r7, #12]
 8006fc8:	490f      	ldr	r1, [pc, #60]	; (8007008 <UARTEx_SetNbDataToProcess+0x98>)
 8006fca:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006fcc:	fb93 f3f2 	sdiv	r3, r3, r2
 8006fd0:	b29a      	uxth	r2, r3
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006fd8:	7bfb      	ldrb	r3, [r7, #15]
 8006fda:	7b7a      	ldrb	r2, [r7, #13]
 8006fdc:	4909      	ldr	r1, [pc, #36]	; (8007004 <UARTEx_SetNbDataToProcess+0x94>)
 8006fde:	5c8a      	ldrb	r2, [r1, r2]
 8006fe0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006fe4:	7b7a      	ldrb	r2, [r7, #13]
 8006fe6:	4908      	ldr	r1, [pc, #32]	; (8007008 <UARTEx_SetNbDataToProcess+0x98>)
 8006fe8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006fea:	fb93 f3f2 	sdiv	r3, r3, r2
 8006fee:	b29a      	uxth	r2, r3
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8006ff6:	bf00      	nop
 8006ff8:	3714      	adds	r7, #20
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007000:	4770      	bx	lr
 8007002:	bf00      	nop
 8007004:	08009d7c 	.word	0x08009d7c
 8007008:	08009d84 	.word	0x08009d84

0800700c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800700c:	b480      	push	{r7}
 800700e:	b085      	sub	sp, #20
 8007010:	af00      	add	r7, sp, #0
 8007012:	4603      	mov	r3, r0
 8007014:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007016:	2300      	movs	r3, #0
 8007018:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800701a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800701e:	2b84      	cmp	r3, #132	; 0x84
 8007020:	d005      	beq.n	800702e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8007022:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	4413      	add	r3, r2
 800702a:	3303      	adds	r3, #3
 800702c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800702e:	68fb      	ldr	r3, [r7, #12]
}
 8007030:	4618      	mov	r0, r3
 8007032:	3714      	adds	r7, #20
 8007034:	46bd      	mov	sp, r7
 8007036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703a:	4770      	bx	lr

0800703c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800703c:	b580      	push	{r7, lr}
 800703e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8007040:	f000 fce8 	bl	8007a14 <vTaskStartScheduler>
  
  return osOK;
 8007044:	2300      	movs	r3, #0
}
 8007046:	4618      	mov	r0, r3
 8007048:	bd80      	pop	{r7, pc}

0800704a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800704a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800704c:	b087      	sub	sp, #28
 800704e:	af02      	add	r7, sp, #8
 8007050:	6078      	str	r0, [r7, #4]
 8007052:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	685c      	ldr	r4, [r3, #4]
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007060:	b29e      	uxth	r6, r3
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8007068:	4618      	mov	r0, r3
 800706a:	f7ff ffcf 	bl	800700c <makeFreeRtosPriority>
 800706e:	4602      	mov	r2, r0
 8007070:	f107 030c 	add.w	r3, r7, #12
 8007074:	9301      	str	r3, [sp, #4]
 8007076:	9200      	str	r2, [sp, #0]
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	4632      	mov	r2, r6
 800707c:	4629      	mov	r1, r5
 800707e:	4620      	mov	r0, r4
 8007080:	f000 fb62 	bl	8007748 <xTaskCreate>
 8007084:	4603      	mov	r3, r0
 8007086:	2b01      	cmp	r3, #1
 8007088:	d001      	beq.n	800708e <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 800708a:	2300      	movs	r3, #0
 800708c:	e000      	b.n	8007090 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 800708e:	68fb      	ldr	r3, [r7, #12]
}
 8007090:	4618      	mov	r0, r3
 8007092:	3714      	adds	r7, #20
 8007094:	46bd      	mov	sp, r7
 8007096:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007098 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8007098:	b580      	push	{r7, lr}
 800709a:	b084      	sub	sp, #16
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d001      	beq.n	80070ae <osDelay+0x16>
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	e000      	b.n	80070b0 <osDelay+0x18>
 80070ae:	2301      	movs	r3, #1
 80070b0:	4618      	mov	r0, r3
 80070b2:	f000 fc7b 	bl	80079ac <vTaskDelay>
  
  return osOK;
 80070b6:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80070b8:	4618      	mov	r0, r3
 80070ba:	3710      	adds	r7, #16
 80070bc:	46bd      	mov	sp, r7
 80070be:	bd80      	pop	{r7, pc}

080070c0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80070c0:	b480      	push	{r7}
 80070c2:	b083      	sub	sp, #12
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	f103 0208 	add.w	r2, r3, #8
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	f04f 32ff 	mov.w	r2, #4294967295
 80070d8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	f103 0208 	add.w	r2, r3, #8
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	f103 0208 	add.w	r2, r3, #8
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	2200      	movs	r2, #0
 80070f2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80070f4:	bf00      	nop
 80070f6:	370c      	adds	r7, #12
 80070f8:	46bd      	mov	sp, r7
 80070fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fe:	4770      	bx	lr

08007100 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007100:	b480      	push	{r7}
 8007102:	b083      	sub	sp, #12
 8007104:	af00      	add	r7, sp, #0
 8007106:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2200      	movs	r2, #0
 800710c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800710e:	bf00      	nop
 8007110:	370c      	adds	r7, #12
 8007112:	46bd      	mov	sp, r7
 8007114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007118:	4770      	bx	lr

0800711a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800711a:	b480      	push	{r7}
 800711c:	b085      	sub	sp, #20
 800711e:	af00      	add	r7, sp, #0
 8007120:	6078      	str	r0, [r7, #4]
 8007122:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	685b      	ldr	r3, [r3, #4]
 8007128:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	68fa      	ldr	r2, [r7, #12]
 800712e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	689a      	ldr	r2, [r3, #8]
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	689b      	ldr	r3, [r3, #8]
 800713c:	683a      	ldr	r2, [r7, #0]
 800713e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	683a      	ldr	r2, [r7, #0]
 8007144:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007146:	683b      	ldr	r3, [r7, #0]
 8007148:	687a      	ldr	r2, [r7, #4]
 800714a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	1c5a      	adds	r2, r3, #1
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	601a      	str	r2, [r3, #0]
}
 8007156:	bf00      	nop
 8007158:	3714      	adds	r7, #20
 800715a:	46bd      	mov	sp, r7
 800715c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007160:	4770      	bx	lr

08007162 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007162:	b480      	push	{r7}
 8007164:	b085      	sub	sp, #20
 8007166:	af00      	add	r7, sp, #0
 8007168:	6078      	str	r0, [r7, #4]
 800716a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007172:	68bb      	ldr	r3, [r7, #8]
 8007174:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007178:	d103      	bne.n	8007182 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	691b      	ldr	r3, [r3, #16]
 800717e:	60fb      	str	r3, [r7, #12]
 8007180:	e00c      	b.n	800719c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	3308      	adds	r3, #8
 8007186:	60fb      	str	r3, [r7, #12]
 8007188:	e002      	b.n	8007190 <vListInsert+0x2e>
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	685b      	ldr	r3, [r3, #4]
 800718e:	60fb      	str	r3, [r7, #12]
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	685b      	ldr	r3, [r3, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	68ba      	ldr	r2, [r7, #8]
 8007198:	429a      	cmp	r2, r3
 800719a:	d2f6      	bcs.n	800718a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	685a      	ldr	r2, [r3, #4]
 80071a0:	683b      	ldr	r3, [r7, #0]
 80071a2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	685b      	ldr	r3, [r3, #4]
 80071a8:	683a      	ldr	r2, [r7, #0]
 80071aa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80071ac:	683b      	ldr	r3, [r7, #0]
 80071ae:	68fa      	ldr	r2, [r7, #12]
 80071b0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	683a      	ldr	r2, [r7, #0]
 80071b6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	687a      	ldr	r2, [r7, #4]
 80071bc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	1c5a      	adds	r2, r3, #1
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	601a      	str	r2, [r3, #0]
}
 80071c8:	bf00      	nop
 80071ca:	3714      	adds	r7, #20
 80071cc:	46bd      	mov	sp, r7
 80071ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d2:	4770      	bx	lr

080071d4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80071d4:	b480      	push	{r7}
 80071d6:	b085      	sub	sp, #20
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	691b      	ldr	r3, [r3, #16]
 80071e0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	685b      	ldr	r3, [r3, #4]
 80071e6:	687a      	ldr	r2, [r7, #4]
 80071e8:	6892      	ldr	r2, [r2, #8]
 80071ea:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	689b      	ldr	r3, [r3, #8]
 80071f0:	687a      	ldr	r2, [r7, #4]
 80071f2:	6852      	ldr	r2, [r2, #4]
 80071f4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	685b      	ldr	r3, [r3, #4]
 80071fa:	687a      	ldr	r2, [r7, #4]
 80071fc:	429a      	cmp	r2, r3
 80071fe:	d103      	bne.n	8007208 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	689a      	ldr	r2, [r3, #8]
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2200      	movs	r2, #0
 800720c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	1e5a      	subs	r2, r3, #1
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
}
 800721c:	4618      	mov	r0, r3
 800721e:	3714      	adds	r7, #20
 8007220:	46bd      	mov	sp, r7
 8007222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007226:	4770      	bx	lr

08007228 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007228:	b580      	push	{r7, lr}
 800722a:	b084      	sub	sp, #16
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
 8007230:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d10a      	bne.n	8007252 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800723c:	f04f 0380 	mov.w	r3, #128	; 0x80
 8007240:	f383 8811 	msr	BASEPRI, r3
 8007244:	f3bf 8f6f 	isb	sy
 8007248:	f3bf 8f4f 	dsb	sy
 800724c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800724e:	bf00      	nop
 8007250:	e7fe      	b.n	8007250 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007252:	f001 f9df 	bl	8008614 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681a      	ldr	r2, [r3, #0]
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800725e:	68f9      	ldr	r1, [r7, #12]
 8007260:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007262:	fb01 f303 	mul.w	r3, r1, r3
 8007266:	441a      	add	r2, r3
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	2200      	movs	r2, #0
 8007270:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	681a      	ldr	r2, [r3, #0]
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681a      	ldr	r2, [r3, #0]
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007282:	3b01      	subs	r3, #1
 8007284:	68f9      	ldr	r1, [r7, #12]
 8007286:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007288:	fb01 f303 	mul.w	r3, r1, r3
 800728c:	441a      	add	r2, r3
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	22ff      	movs	r2, #255	; 0xff
 8007296:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	22ff      	movs	r2, #255	; 0xff
 800729e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d114      	bne.n	80072d2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	691b      	ldr	r3, [r3, #16]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d01a      	beq.n	80072e6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	3310      	adds	r3, #16
 80072b4:	4618      	mov	r0, r3
 80072b6:	f000 fdd7 	bl	8007e68 <xTaskRemoveFromEventList>
 80072ba:	4603      	mov	r3, r0
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d012      	beq.n	80072e6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80072c0:	4b0c      	ldr	r3, [pc, #48]	; (80072f4 <xQueueGenericReset+0xcc>)
 80072c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80072c6:	601a      	str	r2, [r3, #0]
 80072c8:	f3bf 8f4f 	dsb	sy
 80072cc:	f3bf 8f6f 	isb	sy
 80072d0:	e009      	b.n	80072e6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	3310      	adds	r3, #16
 80072d6:	4618      	mov	r0, r3
 80072d8:	f7ff fef2 	bl	80070c0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	3324      	adds	r3, #36	; 0x24
 80072e0:	4618      	mov	r0, r3
 80072e2:	f7ff feed 	bl	80070c0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80072e6:	f001 f9c5 	bl	8008674 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80072ea:	2301      	movs	r3, #1
}
 80072ec:	4618      	mov	r0, r3
 80072ee:	3710      	adds	r7, #16
 80072f0:	46bd      	mov	sp, r7
 80072f2:	bd80      	pop	{r7, pc}
 80072f4:	e000ed04 	.word	0xe000ed04

080072f8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80072f8:	b580      	push	{r7, lr}
 80072fa:	b08a      	sub	sp, #40	; 0x28
 80072fc:	af02      	add	r7, sp, #8
 80072fe:	60f8      	str	r0, [r7, #12]
 8007300:	60b9      	str	r1, [r7, #8]
 8007302:	4613      	mov	r3, r2
 8007304:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d10a      	bne.n	8007322 <xQueueGenericCreate+0x2a>
	__asm volatile
 800730c:	f04f 0380 	mov.w	r3, #128	; 0x80
 8007310:	f383 8811 	msr	BASEPRI, r3
 8007314:	f3bf 8f6f 	isb	sy
 8007318:	f3bf 8f4f 	dsb	sy
 800731c:	613b      	str	r3, [r7, #16]
}
 800731e:	bf00      	nop
 8007320:	e7fe      	b.n	8007320 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	68ba      	ldr	r2, [r7, #8]
 8007326:	fb02 f303 	mul.w	r3, r2, r3
 800732a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800732c:	69fb      	ldr	r3, [r7, #28]
 800732e:	3348      	adds	r3, #72	; 0x48
 8007330:	4618      	mov	r0, r3
 8007332:	f001 fa51 	bl	80087d8 <pvPortMalloc>
 8007336:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007338:	69bb      	ldr	r3, [r7, #24]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d00d      	beq.n	800735a <xQueueGenericCreate+0x62>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800733e:	69bb      	ldr	r3, [r7, #24]
 8007340:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007342:	697b      	ldr	r3, [r7, #20]
 8007344:	3348      	adds	r3, #72	; 0x48
 8007346:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007348:	79fa      	ldrb	r2, [r7, #7]
 800734a:	69bb      	ldr	r3, [r7, #24]
 800734c:	9300      	str	r3, [sp, #0]
 800734e:	4613      	mov	r3, r2
 8007350:	697a      	ldr	r2, [r7, #20]
 8007352:	68b9      	ldr	r1, [r7, #8]
 8007354:	68f8      	ldr	r0, [r7, #12]
 8007356:	f000 f805 	bl	8007364 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800735a:	69bb      	ldr	r3, [r7, #24]
	}
 800735c:	4618      	mov	r0, r3
 800735e:	3720      	adds	r7, #32
 8007360:	46bd      	mov	sp, r7
 8007362:	bd80      	pop	{r7, pc}

08007364 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007364:	b580      	push	{r7, lr}
 8007366:	b084      	sub	sp, #16
 8007368:	af00      	add	r7, sp, #0
 800736a:	60f8      	str	r0, [r7, #12]
 800736c:	60b9      	str	r1, [r7, #8]
 800736e:	607a      	str	r2, [r7, #4]
 8007370:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007372:	68bb      	ldr	r3, [r7, #8]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d103      	bne.n	8007380 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007378:	69bb      	ldr	r3, [r7, #24]
 800737a:	69ba      	ldr	r2, [r7, #24]
 800737c:	601a      	str	r2, [r3, #0]
 800737e:	e002      	b.n	8007386 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007380:	69bb      	ldr	r3, [r7, #24]
 8007382:	687a      	ldr	r2, [r7, #4]
 8007384:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007386:	69bb      	ldr	r3, [r7, #24]
 8007388:	68fa      	ldr	r2, [r7, #12]
 800738a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800738c:	69bb      	ldr	r3, [r7, #24]
 800738e:	68ba      	ldr	r2, [r7, #8]
 8007390:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007392:	2101      	movs	r1, #1
 8007394:	69b8      	ldr	r0, [r7, #24]
 8007396:	f7ff ff47 	bl	8007228 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800739a:	bf00      	nop
 800739c:	3710      	adds	r7, #16
 800739e:	46bd      	mov	sp, r7
 80073a0:	bd80      	pop	{r7, pc}
	...

080073a4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b08e      	sub	sp, #56	; 0x38
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	60f8      	str	r0, [r7, #12]
 80073ac:	60b9      	str	r1, [r7, #8]
 80073ae:	607a      	str	r2, [r7, #4]
 80073b0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80073b2:	2300      	movs	r3, #0
 80073b4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80073ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d10a      	bne.n	80073d6 <xQueueGenericSend+0x32>
	__asm volatile
 80073c0:	f04f 0380 	mov.w	r3, #128	; 0x80
 80073c4:	f383 8811 	msr	BASEPRI, r3
 80073c8:	f3bf 8f6f 	isb	sy
 80073cc:	f3bf 8f4f 	dsb	sy
 80073d0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80073d2:	bf00      	nop
 80073d4:	e7fe      	b.n	80073d4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80073d6:	68bb      	ldr	r3, [r7, #8]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d103      	bne.n	80073e4 <xQueueGenericSend+0x40>
 80073dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d101      	bne.n	80073e8 <xQueueGenericSend+0x44>
 80073e4:	2301      	movs	r3, #1
 80073e6:	e000      	b.n	80073ea <xQueueGenericSend+0x46>
 80073e8:	2300      	movs	r3, #0
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d10a      	bne.n	8007404 <xQueueGenericSend+0x60>
	__asm volatile
 80073ee:	f04f 0380 	mov.w	r3, #128	; 0x80
 80073f2:	f383 8811 	msr	BASEPRI, r3
 80073f6:	f3bf 8f6f 	isb	sy
 80073fa:	f3bf 8f4f 	dsb	sy
 80073fe:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007400:	bf00      	nop
 8007402:	e7fe      	b.n	8007402 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	2b02      	cmp	r3, #2
 8007408:	d103      	bne.n	8007412 <xQueueGenericSend+0x6e>
 800740a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800740c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800740e:	2b01      	cmp	r3, #1
 8007410:	d101      	bne.n	8007416 <xQueueGenericSend+0x72>
 8007412:	2301      	movs	r3, #1
 8007414:	e000      	b.n	8007418 <xQueueGenericSend+0x74>
 8007416:	2300      	movs	r3, #0
 8007418:	2b00      	cmp	r3, #0
 800741a:	d10a      	bne.n	8007432 <xQueueGenericSend+0x8e>
	__asm volatile
 800741c:	f04f 0380 	mov.w	r3, #128	; 0x80
 8007420:	f383 8811 	msr	BASEPRI, r3
 8007424:	f3bf 8f6f 	isb	sy
 8007428:	f3bf 8f4f 	dsb	sy
 800742c:	623b      	str	r3, [r7, #32]
}
 800742e:	bf00      	nop
 8007430:	e7fe      	b.n	8007430 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007432:	f000 feb5 	bl	80081a0 <xTaskGetSchedulerState>
 8007436:	4603      	mov	r3, r0
 8007438:	2b00      	cmp	r3, #0
 800743a:	d102      	bne.n	8007442 <xQueueGenericSend+0x9e>
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2b00      	cmp	r3, #0
 8007440:	d101      	bne.n	8007446 <xQueueGenericSend+0xa2>
 8007442:	2301      	movs	r3, #1
 8007444:	e000      	b.n	8007448 <xQueueGenericSend+0xa4>
 8007446:	2300      	movs	r3, #0
 8007448:	2b00      	cmp	r3, #0
 800744a:	d10a      	bne.n	8007462 <xQueueGenericSend+0xbe>
	__asm volatile
 800744c:	f04f 0380 	mov.w	r3, #128	; 0x80
 8007450:	f383 8811 	msr	BASEPRI, r3
 8007454:	f3bf 8f6f 	isb	sy
 8007458:	f3bf 8f4f 	dsb	sy
 800745c:	61fb      	str	r3, [r7, #28]
}
 800745e:	bf00      	nop
 8007460:	e7fe      	b.n	8007460 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007462:	f001 f8d7 	bl	8008614 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007468:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800746a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800746c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800746e:	429a      	cmp	r2, r3
 8007470:	d302      	bcc.n	8007478 <xQueueGenericSend+0xd4>
 8007472:	683b      	ldr	r3, [r7, #0]
 8007474:	2b02      	cmp	r3, #2
 8007476:	d129      	bne.n	80074cc <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007478:	683a      	ldr	r2, [r7, #0]
 800747a:	68b9      	ldr	r1, [r7, #8]
 800747c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800747e:	f000 f88f 	bl	80075a0 <prvCopyDataToQueue>
 8007482:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007488:	2b00      	cmp	r3, #0
 800748a:	d010      	beq.n	80074ae <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800748c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800748e:	3324      	adds	r3, #36	; 0x24
 8007490:	4618      	mov	r0, r3
 8007492:	f000 fce9 	bl	8007e68 <xTaskRemoveFromEventList>
 8007496:	4603      	mov	r3, r0
 8007498:	2b00      	cmp	r3, #0
 800749a:	d013      	beq.n	80074c4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800749c:	4b3f      	ldr	r3, [pc, #252]	; (800759c <xQueueGenericSend+0x1f8>)
 800749e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80074a2:	601a      	str	r2, [r3, #0]
 80074a4:	f3bf 8f4f 	dsb	sy
 80074a8:	f3bf 8f6f 	isb	sy
 80074ac:	e00a      	b.n	80074c4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80074ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d007      	beq.n	80074c4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80074b4:	4b39      	ldr	r3, [pc, #228]	; (800759c <xQueueGenericSend+0x1f8>)
 80074b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80074ba:	601a      	str	r2, [r3, #0]
 80074bc:	f3bf 8f4f 	dsb	sy
 80074c0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80074c4:	f001 f8d6 	bl	8008674 <vPortExitCritical>
				return pdPASS;
 80074c8:	2301      	movs	r3, #1
 80074ca:	e063      	b.n	8007594 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d103      	bne.n	80074da <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80074d2:	f001 f8cf 	bl	8008674 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80074d6:	2300      	movs	r3, #0
 80074d8:	e05c      	b.n	8007594 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80074da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d106      	bne.n	80074ee <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80074e0:	f107 0314 	add.w	r3, r7, #20
 80074e4:	4618      	mov	r0, r3
 80074e6:	f000 fd21 	bl	8007f2c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80074ea:	2301      	movs	r3, #1
 80074ec:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80074ee:	f001 f8c1 	bl	8008674 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80074f2:	f000 fad7 	bl	8007aa4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80074f6:	f001 f88d 	bl	8008614 <vPortEnterCritical>
 80074fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074fc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007500:	b25b      	sxtb	r3, r3
 8007502:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007506:	d103      	bne.n	8007510 <xQueueGenericSend+0x16c>
 8007508:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800750a:	2200      	movs	r2, #0
 800750c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007510:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007512:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007516:	b25b      	sxtb	r3, r3
 8007518:	f1b3 3fff 	cmp.w	r3, #4294967295
 800751c:	d103      	bne.n	8007526 <xQueueGenericSend+0x182>
 800751e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007520:	2200      	movs	r2, #0
 8007522:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007526:	f001 f8a5 	bl	8008674 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800752a:	1d3a      	adds	r2, r7, #4
 800752c:	f107 0314 	add.w	r3, r7, #20
 8007530:	4611      	mov	r1, r2
 8007532:	4618      	mov	r0, r3
 8007534:	f000 fd10 	bl	8007f58 <xTaskCheckForTimeOut>
 8007538:	4603      	mov	r3, r0
 800753a:	2b00      	cmp	r3, #0
 800753c:	d124      	bne.n	8007588 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800753e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007540:	f000 f8ea 	bl	8007718 <prvIsQueueFull>
 8007544:	4603      	mov	r3, r0
 8007546:	2b00      	cmp	r3, #0
 8007548:	d018      	beq.n	800757c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800754a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800754c:	3310      	adds	r3, #16
 800754e:	687a      	ldr	r2, [r7, #4]
 8007550:	4611      	mov	r1, r2
 8007552:	4618      	mov	r0, r3
 8007554:	f000 fc64 	bl	8007e20 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007558:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800755a:	f000 f88b 	bl	8007674 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800755e:	f000 faaf 	bl	8007ac0 <xTaskResumeAll>
 8007562:	4603      	mov	r3, r0
 8007564:	2b00      	cmp	r3, #0
 8007566:	f47f af7c 	bne.w	8007462 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800756a:	4b0c      	ldr	r3, [pc, #48]	; (800759c <xQueueGenericSend+0x1f8>)
 800756c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007570:	601a      	str	r2, [r3, #0]
 8007572:	f3bf 8f4f 	dsb	sy
 8007576:	f3bf 8f6f 	isb	sy
 800757a:	e772      	b.n	8007462 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800757c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800757e:	f000 f879 	bl	8007674 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007582:	f000 fa9d 	bl	8007ac0 <xTaskResumeAll>
 8007586:	e76c      	b.n	8007462 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007588:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800758a:	f000 f873 	bl	8007674 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800758e:	f000 fa97 	bl	8007ac0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007592:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007594:	4618      	mov	r0, r3
 8007596:	3738      	adds	r7, #56	; 0x38
 8007598:	46bd      	mov	sp, r7
 800759a:	bd80      	pop	{r7, pc}
 800759c:	e000ed04 	.word	0xe000ed04

080075a0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b086      	sub	sp, #24
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	60f8      	str	r0, [r7, #12]
 80075a8:	60b9      	str	r1, [r7, #8]
 80075aa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80075ac:	2300      	movs	r3, #0
 80075ae:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075b4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d10d      	bne.n	80075da <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d14d      	bne.n	8007662 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	689b      	ldr	r3, [r3, #8]
 80075ca:	4618      	mov	r0, r3
 80075cc:	f000 fe06 	bl	80081dc <xTaskPriorityDisinherit>
 80075d0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	2200      	movs	r2, #0
 80075d6:	609a      	str	r2, [r3, #8]
 80075d8:	e043      	b.n	8007662 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d119      	bne.n	8007614 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	6858      	ldr	r0, [r3, #4]
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075e8:	461a      	mov	r2, r3
 80075ea:	68b9      	ldr	r1, [r7, #8]
 80075ec:	f001 fb08 	bl	8008c00 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	685a      	ldr	r2, [r3, #4]
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075f8:	441a      	add	r2, r3
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	685a      	ldr	r2, [r3, #4]
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	689b      	ldr	r3, [r3, #8]
 8007606:	429a      	cmp	r2, r3
 8007608:	d32b      	bcc.n	8007662 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	681a      	ldr	r2, [r3, #0]
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	605a      	str	r2, [r3, #4]
 8007612:	e026      	b.n	8007662 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	68d8      	ldr	r0, [r3, #12]
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800761c:	461a      	mov	r2, r3
 800761e:	68b9      	ldr	r1, [r7, #8]
 8007620:	f001 faee 	bl	8008c00 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	68da      	ldr	r2, [r3, #12]
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800762c:	425b      	negs	r3, r3
 800762e:	441a      	add	r2, r3
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	68da      	ldr	r2, [r3, #12]
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	429a      	cmp	r2, r3
 800763e:	d207      	bcs.n	8007650 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	689a      	ldr	r2, [r3, #8]
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007648:	425b      	negs	r3, r3
 800764a:	441a      	add	r2, r3
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2b02      	cmp	r3, #2
 8007654:	d105      	bne.n	8007662 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007656:	693b      	ldr	r3, [r7, #16]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d002      	beq.n	8007662 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800765c:	693b      	ldr	r3, [r7, #16]
 800765e:	3b01      	subs	r3, #1
 8007660:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007662:	693b      	ldr	r3, [r7, #16]
 8007664:	1c5a      	adds	r2, r3, #1
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800766a:	697b      	ldr	r3, [r7, #20]
}
 800766c:	4618      	mov	r0, r3
 800766e:	3718      	adds	r7, #24
 8007670:	46bd      	mov	sp, r7
 8007672:	bd80      	pop	{r7, pc}

08007674 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007674:	b580      	push	{r7, lr}
 8007676:	b084      	sub	sp, #16
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800767c:	f000 ffca 	bl	8008614 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007686:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007688:	e011      	b.n	80076ae <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800768e:	2b00      	cmp	r3, #0
 8007690:	d012      	beq.n	80076b8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	3324      	adds	r3, #36	; 0x24
 8007696:	4618      	mov	r0, r3
 8007698:	f000 fbe6 	bl	8007e68 <xTaskRemoveFromEventList>
 800769c:	4603      	mov	r3, r0
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d001      	beq.n	80076a6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80076a2:	f000 fcbb 	bl	800801c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80076a6:	7bfb      	ldrb	r3, [r7, #15]
 80076a8:	3b01      	subs	r3, #1
 80076aa:	b2db      	uxtb	r3, r3
 80076ac:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80076ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	dce9      	bgt.n	800768a <prvUnlockQueue+0x16>
 80076b6:	e000      	b.n	80076ba <prvUnlockQueue+0x46>
					break;
 80076b8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	22ff      	movs	r2, #255	; 0xff
 80076be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80076c2:	f000 ffd7 	bl	8008674 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80076c6:	f000 ffa5 	bl	8008614 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80076d0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80076d2:	e011      	b.n	80076f8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	691b      	ldr	r3, [r3, #16]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d012      	beq.n	8007702 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	3310      	adds	r3, #16
 80076e0:	4618      	mov	r0, r3
 80076e2:	f000 fbc1 	bl	8007e68 <xTaskRemoveFromEventList>
 80076e6:	4603      	mov	r3, r0
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d001      	beq.n	80076f0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80076ec:	f000 fc96 	bl	800801c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80076f0:	7bbb      	ldrb	r3, [r7, #14]
 80076f2:	3b01      	subs	r3, #1
 80076f4:	b2db      	uxtb	r3, r3
 80076f6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80076f8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	dce9      	bgt.n	80076d4 <prvUnlockQueue+0x60>
 8007700:	e000      	b.n	8007704 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007702:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	22ff      	movs	r2, #255	; 0xff
 8007708:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800770c:	f000 ffb2 	bl	8008674 <vPortExitCritical>
}
 8007710:	bf00      	nop
 8007712:	3710      	adds	r7, #16
 8007714:	46bd      	mov	sp, r7
 8007716:	bd80      	pop	{r7, pc}

08007718 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007718:	b580      	push	{r7, lr}
 800771a:	b084      	sub	sp, #16
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007720:	f000 ff78 	bl	8008614 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800772c:	429a      	cmp	r2, r3
 800772e:	d102      	bne.n	8007736 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007730:	2301      	movs	r3, #1
 8007732:	60fb      	str	r3, [r7, #12]
 8007734:	e001      	b.n	800773a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007736:	2300      	movs	r3, #0
 8007738:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800773a:	f000 ff9b 	bl	8008674 <vPortExitCritical>

	return xReturn;
 800773e:	68fb      	ldr	r3, [r7, #12]
}
 8007740:	4618      	mov	r0, r3
 8007742:	3710      	adds	r7, #16
 8007744:	46bd      	mov	sp, r7
 8007746:	bd80      	pop	{r7, pc}

08007748 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007748:	b580      	push	{r7, lr}
 800774a:	b08c      	sub	sp, #48	; 0x30
 800774c:	af04      	add	r7, sp, #16
 800774e:	60f8      	str	r0, [r7, #12]
 8007750:	60b9      	str	r1, [r7, #8]
 8007752:	603b      	str	r3, [r7, #0]
 8007754:	4613      	mov	r3, r2
 8007756:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007758:	88fb      	ldrh	r3, [r7, #6]
 800775a:	009b      	lsls	r3, r3, #2
 800775c:	4618      	mov	r0, r3
 800775e:	f001 f83b 	bl	80087d8 <pvPortMalloc>
 8007762:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007764:	697b      	ldr	r3, [r7, #20]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d00e      	beq.n	8007788 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800776a:	2064      	movs	r0, #100	; 0x64
 800776c:	f001 f834 	bl	80087d8 <pvPortMalloc>
 8007770:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007772:	69fb      	ldr	r3, [r7, #28]
 8007774:	2b00      	cmp	r3, #0
 8007776:	d003      	beq.n	8007780 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007778:	69fb      	ldr	r3, [r7, #28]
 800777a:	697a      	ldr	r2, [r7, #20]
 800777c:	631a      	str	r2, [r3, #48]	; 0x30
 800777e:	e005      	b.n	800778c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007780:	6978      	ldr	r0, [r7, #20]
 8007782:	f001 f8f5 	bl	8008970 <vPortFree>
 8007786:	e001      	b.n	800778c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007788:	2300      	movs	r3, #0
 800778a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800778c:	69fb      	ldr	r3, [r7, #28]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d013      	beq.n	80077ba <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007792:	88fa      	ldrh	r2, [r7, #6]
 8007794:	2300      	movs	r3, #0
 8007796:	9303      	str	r3, [sp, #12]
 8007798:	69fb      	ldr	r3, [r7, #28]
 800779a:	9302      	str	r3, [sp, #8]
 800779c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800779e:	9301      	str	r3, [sp, #4]
 80077a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077a2:	9300      	str	r3, [sp, #0]
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	68b9      	ldr	r1, [r7, #8]
 80077a8:	68f8      	ldr	r0, [r7, #12]
 80077aa:	f000 f80e 	bl	80077ca <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80077ae:	69f8      	ldr	r0, [r7, #28]
 80077b0:	f000 f892 	bl	80078d8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80077b4:	2301      	movs	r3, #1
 80077b6:	61bb      	str	r3, [r7, #24]
 80077b8:	e002      	b.n	80077c0 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80077ba:	f04f 33ff 	mov.w	r3, #4294967295
 80077be:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80077c0:	69bb      	ldr	r3, [r7, #24]
	}
 80077c2:	4618      	mov	r0, r3
 80077c4:	3720      	adds	r7, #32
 80077c6:	46bd      	mov	sp, r7
 80077c8:	bd80      	pop	{r7, pc}

080077ca <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80077ca:	b580      	push	{r7, lr}
 80077cc:	b088      	sub	sp, #32
 80077ce:	af00      	add	r7, sp, #0
 80077d0:	60f8      	str	r0, [r7, #12]
 80077d2:	60b9      	str	r1, [r7, #8]
 80077d4:	607a      	str	r2, [r7, #4]
 80077d6:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80077d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80077e2:	3b01      	subs	r3, #1
 80077e4:	009b      	lsls	r3, r3, #2
 80077e6:	4413      	add	r3, r2
 80077e8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80077ea:	69bb      	ldr	r3, [r7, #24]
 80077ec:	f023 0307 	bic.w	r3, r3, #7
 80077f0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80077f2:	69bb      	ldr	r3, [r7, #24]
 80077f4:	f003 0307 	and.w	r3, r3, #7
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d00a      	beq.n	8007812 <prvInitialiseNewTask+0x48>
	__asm volatile
 80077fc:	f04f 0380 	mov.w	r3, #128	; 0x80
 8007800:	f383 8811 	msr	BASEPRI, r3
 8007804:	f3bf 8f6f 	isb	sy
 8007808:	f3bf 8f4f 	dsb	sy
 800780c:	617b      	str	r3, [r7, #20]
}
 800780e:	bf00      	nop
 8007810:	e7fe      	b.n	8007810 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007812:	68bb      	ldr	r3, [r7, #8]
 8007814:	2b00      	cmp	r3, #0
 8007816:	d01f      	beq.n	8007858 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007818:	2300      	movs	r3, #0
 800781a:	61fb      	str	r3, [r7, #28]
 800781c:	e012      	b.n	8007844 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800781e:	68ba      	ldr	r2, [r7, #8]
 8007820:	69fb      	ldr	r3, [r7, #28]
 8007822:	4413      	add	r3, r2
 8007824:	7819      	ldrb	r1, [r3, #0]
 8007826:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007828:	69fb      	ldr	r3, [r7, #28]
 800782a:	4413      	add	r3, r2
 800782c:	3334      	adds	r3, #52	; 0x34
 800782e:	460a      	mov	r2, r1
 8007830:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007832:	68ba      	ldr	r2, [r7, #8]
 8007834:	69fb      	ldr	r3, [r7, #28]
 8007836:	4413      	add	r3, r2
 8007838:	781b      	ldrb	r3, [r3, #0]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d006      	beq.n	800784c <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800783e:	69fb      	ldr	r3, [r7, #28]
 8007840:	3301      	adds	r3, #1
 8007842:	61fb      	str	r3, [r7, #28]
 8007844:	69fb      	ldr	r3, [r7, #28]
 8007846:	2b1f      	cmp	r3, #31
 8007848:	d9e9      	bls.n	800781e <prvInitialiseNewTask+0x54>
 800784a:	e000      	b.n	800784e <prvInitialiseNewTask+0x84>
			{
				break;
 800784c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800784e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007850:	2200      	movs	r2, #0
 8007852:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8007856:	e003      	b.n	8007860 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007858:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800785a:	2200      	movs	r2, #0
 800785c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007862:	2b06      	cmp	r3, #6
 8007864:	d901      	bls.n	800786a <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007866:	2306      	movs	r3, #6
 8007868:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800786a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800786c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800786e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007870:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007872:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007874:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->uxMutexesHeld = 0;
 8007876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007878:	2200      	movs	r2, #0
 800787a:	659a      	str	r2, [r3, #88]	; 0x58
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800787c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800787e:	3304      	adds	r3, #4
 8007880:	4618      	mov	r0, r3
 8007882:	f7ff fc3d 	bl	8007100 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007886:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007888:	3318      	adds	r3, #24
 800788a:	4618      	mov	r0, r3
 800788c:	f7ff fc38 	bl	8007100 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007890:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007892:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007894:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007896:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007898:	f1c3 0207 	rsb	r2, r3, #7
 800789c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800789e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80078a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80078a4:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80078a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078a8:	2200      	movs	r2, #0
 80078aa:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80078ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078ae:	2200      	movs	r2, #0
 80078b0:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80078b4:	683a      	ldr	r2, [r7, #0]
 80078b6:	68f9      	ldr	r1, [r7, #12]
 80078b8:	69b8      	ldr	r0, [r7, #24]
 80078ba:	f000 fd7b 	bl	80083b4 <pxPortInitialiseStack>
 80078be:	4602      	mov	r2, r0
 80078c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078c2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80078c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d002      	beq.n	80078d0 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80078ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80078ce:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80078d0:	bf00      	nop
 80078d2:	3720      	adds	r7, #32
 80078d4:	46bd      	mov	sp, r7
 80078d6:	bd80      	pop	{r7, pc}

080078d8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80078d8:	b580      	push	{r7, lr}
 80078da:	b082      	sub	sp, #8
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80078e0:	f000 fe98 	bl	8008614 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80078e4:	4b2a      	ldr	r3, [pc, #168]	; (8007990 <prvAddNewTaskToReadyList+0xb8>)
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	3301      	adds	r3, #1
 80078ea:	4a29      	ldr	r2, [pc, #164]	; (8007990 <prvAddNewTaskToReadyList+0xb8>)
 80078ec:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80078ee:	4b29      	ldr	r3, [pc, #164]	; (8007994 <prvAddNewTaskToReadyList+0xbc>)
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d109      	bne.n	800790a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80078f6:	4a27      	ldr	r2, [pc, #156]	; (8007994 <prvAddNewTaskToReadyList+0xbc>)
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80078fc:	4b24      	ldr	r3, [pc, #144]	; (8007990 <prvAddNewTaskToReadyList+0xb8>)
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	2b01      	cmp	r3, #1
 8007902:	d110      	bne.n	8007926 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007904:	f000 fbae 	bl	8008064 <prvInitialiseTaskLists>
 8007908:	e00d      	b.n	8007926 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800790a:	4b23      	ldr	r3, [pc, #140]	; (8007998 <prvAddNewTaskToReadyList+0xc0>)
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d109      	bne.n	8007926 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007912:	4b20      	ldr	r3, [pc, #128]	; (8007994 <prvAddNewTaskToReadyList+0xbc>)
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800791c:	429a      	cmp	r2, r3
 800791e:	d802      	bhi.n	8007926 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007920:	4a1c      	ldr	r2, [pc, #112]	; (8007994 <prvAddNewTaskToReadyList+0xbc>)
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007926:	4b1d      	ldr	r3, [pc, #116]	; (800799c <prvAddNewTaskToReadyList+0xc4>)
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	3301      	adds	r3, #1
 800792c:	4a1b      	ldr	r2, [pc, #108]	; (800799c <prvAddNewTaskToReadyList+0xc4>)
 800792e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007934:	2201      	movs	r2, #1
 8007936:	409a      	lsls	r2, r3
 8007938:	4b19      	ldr	r3, [pc, #100]	; (80079a0 <prvAddNewTaskToReadyList+0xc8>)
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	4313      	orrs	r3, r2
 800793e:	4a18      	ldr	r2, [pc, #96]	; (80079a0 <prvAddNewTaskToReadyList+0xc8>)
 8007940:	6013      	str	r3, [r2, #0]
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007946:	4613      	mov	r3, r2
 8007948:	009b      	lsls	r3, r3, #2
 800794a:	4413      	add	r3, r2
 800794c:	009b      	lsls	r3, r3, #2
 800794e:	4a15      	ldr	r2, [pc, #84]	; (80079a4 <prvAddNewTaskToReadyList+0xcc>)
 8007950:	441a      	add	r2, r3
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	3304      	adds	r3, #4
 8007956:	4619      	mov	r1, r3
 8007958:	4610      	mov	r0, r2
 800795a:	f7ff fbde 	bl	800711a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800795e:	f000 fe89 	bl	8008674 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007962:	4b0d      	ldr	r3, [pc, #52]	; (8007998 <prvAddNewTaskToReadyList+0xc0>)
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d00e      	beq.n	8007988 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800796a:	4b0a      	ldr	r3, [pc, #40]	; (8007994 <prvAddNewTaskToReadyList+0xbc>)
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007974:	429a      	cmp	r2, r3
 8007976:	d207      	bcs.n	8007988 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007978:	4b0b      	ldr	r3, [pc, #44]	; (80079a8 <prvAddNewTaskToReadyList+0xd0>)
 800797a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800797e:	601a      	str	r2, [r3, #0]
 8007980:	f3bf 8f4f 	dsb	sy
 8007984:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007988:	bf00      	nop
 800798a:	3708      	adds	r7, #8
 800798c:	46bd      	mov	sp, r7
 800798e:	bd80      	pop	{r7, pc}
 8007990:	200004ec 	.word	0x200004ec
 8007994:	200003ec 	.word	0x200003ec
 8007998:	200004f8 	.word	0x200004f8
 800799c:	20000508 	.word	0x20000508
 80079a0:	200004f4 	.word	0x200004f4
 80079a4:	200003f0 	.word	0x200003f0
 80079a8:	e000ed04 	.word	0xe000ed04

080079ac <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b084      	sub	sp, #16
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80079b4:	2300      	movs	r3, #0
 80079b6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d017      	beq.n	80079ee <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80079be:	4b13      	ldr	r3, [pc, #76]	; (8007a0c <vTaskDelay+0x60>)
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d00a      	beq.n	80079dc <vTaskDelay+0x30>
	__asm volatile
 80079c6:	f04f 0380 	mov.w	r3, #128	; 0x80
 80079ca:	f383 8811 	msr	BASEPRI, r3
 80079ce:	f3bf 8f6f 	isb	sy
 80079d2:	f3bf 8f4f 	dsb	sy
 80079d6:	60bb      	str	r3, [r7, #8]
}
 80079d8:	bf00      	nop
 80079da:	e7fe      	b.n	80079da <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80079dc:	f000 f862 	bl	8007aa4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80079e0:	2100      	movs	r1, #0
 80079e2:	6878      	ldr	r0, [r7, #4]
 80079e4:	f000 fc80 	bl	80082e8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80079e8:	f000 f86a 	bl	8007ac0 <xTaskResumeAll>
 80079ec:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d107      	bne.n	8007a04 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80079f4:	4b06      	ldr	r3, [pc, #24]	; (8007a10 <vTaskDelay+0x64>)
 80079f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80079fa:	601a      	str	r2, [r3, #0]
 80079fc:	f3bf 8f4f 	dsb	sy
 8007a00:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007a04:	bf00      	nop
 8007a06:	3710      	adds	r7, #16
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	bd80      	pop	{r7, pc}
 8007a0c:	20000514 	.word	0x20000514
 8007a10:	e000ed04 	.word	0xe000ed04

08007a14 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007a14:	b580      	push	{r7, lr}
 8007a16:	b086      	sub	sp, #24
 8007a18:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8007a1a:	4b1c      	ldr	r3, [pc, #112]	; (8007a8c <vTaskStartScheduler+0x78>)
 8007a1c:	9301      	str	r3, [sp, #4]
 8007a1e:	2300      	movs	r3, #0
 8007a20:	9300      	str	r3, [sp, #0]
 8007a22:	2300      	movs	r3, #0
 8007a24:	2280      	movs	r2, #128	; 0x80
 8007a26:	491a      	ldr	r1, [pc, #104]	; (8007a90 <vTaskStartScheduler+0x7c>)
 8007a28:	481a      	ldr	r0, [pc, #104]	; (8007a94 <vTaskStartScheduler+0x80>)
 8007a2a:	f7ff fe8d 	bl	8007748 <xTaskCreate>
 8007a2e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	2b01      	cmp	r3, #1
 8007a34:	d116      	bne.n	8007a64 <vTaskStartScheduler+0x50>
	__asm volatile
 8007a36:	f04f 0380 	mov.w	r3, #128	; 0x80
 8007a3a:	f383 8811 	msr	BASEPRI, r3
 8007a3e:	f3bf 8f6f 	isb	sy
 8007a42:	f3bf 8f4f 	dsb	sy
 8007a46:	60bb      	str	r3, [r7, #8]
}
 8007a48:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007a4a:	4b13      	ldr	r3, [pc, #76]	; (8007a98 <vTaskStartScheduler+0x84>)
 8007a4c:	f04f 32ff 	mov.w	r2, #4294967295
 8007a50:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007a52:	4b12      	ldr	r3, [pc, #72]	; (8007a9c <vTaskStartScheduler+0x88>)
 8007a54:	2201      	movs	r2, #1
 8007a56:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007a58:	4b11      	ldr	r3, [pc, #68]	; (8007aa0 <vTaskStartScheduler+0x8c>)
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007a5e:	f000 fd37 	bl	80084d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007a62:	e00e      	b.n	8007a82 <vTaskStartScheduler+0x6e>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a6a:	d10a      	bne.n	8007a82 <vTaskStartScheduler+0x6e>
	__asm volatile
 8007a6c:	f04f 0380 	mov.w	r3, #128	; 0x80
 8007a70:	f383 8811 	msr	BASEPRI, r3
 8007a74:	f3bf 8f6f 	isb	sy
 8007a78:	f3bf 8f4f 	dsb	sy
 8007a7c:	607b      	str	r3, [r7, #4]
}
 8007a7e:	bf00      	nop
 8007a80:	e7fe      	b.n	8007a80 <vTaskStartScheduler+0x6c>
}
 8007a82:	bf00      	nop
 8007a84:	3710      	adds	r7, #16
 8007a86:	46bd      	mov	sp, r7
 8007a88:	bd80      	pop	{r7, pc}
 8007a8a:	bf00      	nop
 8007a8c:	20000510 	.word	0x20000510
 8007a90:	08009d44 	.word	0x08009d44
 8007a94:	08008035 	.word	0x08008035
 8007a98:	2000050c 	.word	0x2000050c
 8007a9c:	200004f8 	.word	0x200004f8
 8007aa0:	200004f0 	.word	0x200004f0

08007aa4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007aa4:	b480      	push	{r7}
 8007aa6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007aa8:	4b04      	ldr	r3, [pc, #16]	; (8007abc <vTaskSuspendAll+0x18>)
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	3301      	adds	r3, #1
 8007aae:	4a03      	ldr	r2, [pc, #12]	; (8007abc <vTaskSuspendAll+0x18>)
 8007ab0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007ab2:	bf00      	nop
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aba:	4770      	bx	lr
 8007abc:	20000514 	.word	0x20000514

08007ac0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b084      	sub	sp, #16
 8007ac4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007aca:	2300      	movs	r3, #0
 8007acc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007ace:	4b41      	ldr	r3, [pc, #260]	; (8007bd4 <xTaskResumeAll+0x114>)
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d10a      	bne.n	8007aec <xTaskResumeAll+0x2c>
	__asm volatile
 8007ad6:	f04f 0380 	mov.w	r3, #128	; 0x80
 8007ada:	f383 8811 	msr	BASEPRI, r3
 8007ade:	f3bf 8f6f 	isb	sy
 8007ae2:	f3bf 8f4f 	dsb	sy
 8007ae6:	603b      	str	r3, [r7, #0]
}
 8007ae8:	bf00      	nop
 8007aea:	e7fe      	b.n	8007aea <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007aec:	f000 fd92 	bl	8008614 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007af0:	4b38      	ldr	r3, [pc, #224]	; (8007bd4 <xTaskResumeAll+0x114>)
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	3b01      	subs	r3, #1
 8007af6:	4a37      	ldr	r2, [pc, #220]	; (8007bd4 <xTaskResumeAll+0x114>)
 8007af8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007afa:	4b36      	ldr	r3, [pc, #216]	; (8007bd4 <xTaskResumeAll+0x114>)
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d161      	bne.n	8007bc6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007b02:	4b35      	ldr	r3, [pc, #212]	; (8007bd8 <xTaskResumeAll+0x118>)
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d05d      	beq.n	8007bc6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007b0a:	e02e      	b.n	8007b6a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b0c:	4b33      	ldr	r3, [pc, #204]	; (8007bdc <xTaskResumeAll+0x11c>)
 8007b0e:	68db      	ldr	r3, [r3, #12]
 8007b10:	68db      	ldr	r3, [r3, #12]
 8007b12:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	3318      	adds	r3, #24
 8007b18:	4618      	mov	r0, r3
 8007b1a:	f7ff fb5b 	bl	80071d4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	3304      	adds	r3, #4
 8007b22:	4618      	mov	r0, r3
 8007b24:	f7ff fb56 	bl	80071d4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b2c:	2201      	movs	r2, #1
 8007b2e:	409a      	lsls	r2, r3
 8007b30:	4b2b      	ldr	r3, [pc, #172]	; (8007be0 <xTaskResumeAll+0x120>)
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	4313      	orrs	r3, r2
 8007b36:	4a2a      	ldr	r2, [pc, #168]	; (8007be0 <xTaskResumeAll+0x120>)
 8007b38:	6013      	str	r3, [r2, #0]
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b3e:	4613      	mov	r3, r2
 8007b40:	009b      	lsls	r3, r3, #2
 8007b42:	4413      	add	r3, r2
 8007b44:	009b      	lsls	r3, r3, #2
 8007b46:	4a27      	ldr	r2, [pc, #156]	; (8007be4 <xTaskResumeAll+0x124>)
 8007b48:	441a      	add	r2, r3
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	3304      	adds	r3, #4
 8007b4e:	4619      	mov	r1, r3
 8007b50:	4610      	mov	r0, r2
 8007b52:	f7ff fae2 	bl	800711a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b5a:	4b23      	ldr	r3, [pc, #140]	; (8007be8 <xTaskResumeAll+0x128>)
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b60:	429a      	cmp	r2, r3
 8007b62:	d302      	bcc.n	8007b6a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8007b64:	4b21      	ldr	r3, [pc, #132]	; (8007bec <xTaskResumeAll+0x12c>)
 8007b66:	2201      	movs	r2, #1
 8007b68:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007b6a:	4b1c      	ldr	r3, [pc, #112]	; (8007bdc <xTaskResumeAll+0x11c>)
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d1cc      	bne.n	8007b0c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d001      	beq.n	8007b7c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007b78:	f000 faf2 	bl	8008160 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007b7c:	4b1c      	ldr	r3, [pc, #112]	; (8007bf0 <xTaskResumeAll+0x130>)
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d010      	beq.n	8007baa <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007b88:	f000 f836 	bl	8007bf8 <xTaskIncrementTick>
 8007b8c:	4603      	mov	r3, r0
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d002      	beq.n	8007b98 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8007b92:	4b16      	ldr	r3, [pc, #88]	; (8007bec <xTaskResumeAll+0x12c>)
 8007b94:	2201      	movs	r2, #1
 8007b96:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	3b01      	subs	r3, #1
 8007b9c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d1f1      	bne.n	8007b88 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8007ba4:	4b12      	ldr	r3, [pc, #72]	; (8007bf0 <xTaskResumeAll+0x130>)
 8007ba6:	2200      	movs	r2, #0
 8007ba8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007baa:	4b10      	ldr	r3, [pc, #64]	; (8007bec <xTaskResumeAll+0x12c>)
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d009      	beq.n	8007bc6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007bb2:	2301      	movs	r3, #1
 8007bb4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007bb6:	4b0f      	ldr	r3, [pc, #60]	; (8007bf4 <xTaskResumeAll+0x134>)
 8007bb8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007bbc:	601a      	str	r2, [r3, #0]
 8007bbe:	f3bf 8f4f 	dsb	sy
 8007bc2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007bc6:	f000 fd55 	bl	8008674 <vPortExitCritical>

	return xAlreadyYielded;
 8007bca:	68bb      	ldr	r3, [r7, #8]
}
 8007bcc:	4618      	mov	r0, r3
 8007bce:	3710      	adds	r7, #16
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	bd80      	pop	{r7, pc}
 8007bd4:	20000514 	.word	0x20000514
 8007bd8:	200004ec 	.word	0x200004ec
 8007bdc:	200004ac 	.word	0x200004ac
 8007be0:	200004f4 	.word	0x200004f4
 8007be4:	200003f0 	.word	0x200003f0
 8007be8:	200003ec 	.word	0x200003ec
 8007bec:	20000500 	.word	0x20000500
 8007bf0:	200004fc 	.word	0x200004fc
 8007bf4:	e000ed04 	.word	0xe000ed04

08007bf8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007bf8:	b580      	push	{r7, lr}
 8007bfa:	b086      	sub	sp, #24
 8007bfc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007bfe:	2300      	movs	r3, #0
 8007c00:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007c02:	4b4e      	ldr	r3, [pc, #312]	; (8007d3c <xTaskIncrementTick+0x144>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	f040 808e 	bne.w	8007d28 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007c0c:	4b4c      	ldr	r3, [pc, #304]	; (8007d40 <xTaskIncrementTick+0x148>)
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	3301      	adds	r3, #1
 8007c12:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007c14:	4a4a      	ldr	r2, [pc, #296]	; (8007d40 <xTaskIncrementTick+0x148>)
 8007c16:	693b      	ldr	r3, [r7, #16]
 8007c18:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007c1a:	693b      	ldr	r3, [r7, #16]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d120      	bne.n	8007c62 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007c20:	4b48      	ldr	r3, [pc, #288]	; (8007d44 <xTaskIncrementTick+0x14c>)
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d00a      	beq.n	8007c40 <xTaskIncrementTick+0x48>
	__asm volatile
 8007c2a:	f04f 0380 	mov.w	r3, #128	; 0x80
 8007c2e:	f383 8811 	msr	BASEPRI, r3
 8007c32:	f3bf 8f6f 	isb	sy
 8007c36:	f3bf 8f4f 	dsb	sy
 8007c3a:	603b      	str	r3, [r7, #0]
}
 8007c3c:	bf00      	nop
 8007c3e:	e7fe      	b.n	8007c3e <xTaskIncrementTick+0x46>
 8007c40:	4b40      	ldr	r3, [pc, #256]	; (8007d44 <xTaskIncrementTick+0x14c>)
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	60fb      	str	r3, [r7, #12]
 8007c46:	4b40      	ldr	r3, [pc, #256]	; (8007d48 <xTaskIncrementTick+0x150>)
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	4a3e      	ldr	r2, [pc, #248]	; (8007d44 <xTaskIncrementTick+0x14c>)
 8007c4c:	6013      	str	r3, [r2, #0]
 8007c4e:	4a3e      	ldr	r2, [pc, #248]	; (8007d48 <xTaskIncrementTick+0x150>)
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	6013      	str	r3, [r2, #0]
 8007c54:	4b3d      	ldr	r3, [pc, #244]	; (8007d4c <xTaskIncrementTick+0x154>)
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	3301      	adds	r3, #1
 8007c5a:	4a3c      	ldr	r2, [pc, #240]	; (8007d4c <xTaskIncrementTick+0x154>)
 8007c5c:	6013      	str	r3, [r2, #0]
 8007c5e:	f000 fa7f 	bl	8008160 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007c62:	4b3b      	ldr	r3, [pc, #236]	; (8007d50 <xTaskIncrementTick+0x158>)
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	693a      	ldr	r2, [r7, #16]
 8007c68:	429a      	cmp	r2, r3
 8007c6a:	d348      	bcc.n	8007cfe <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007c6c:	4b35      	ldr	r3, [pc, #212]	; (8007d44 <xTaskIncrementTick+0x14c>)
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d104      	bne.n	8007c80 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c76:	4b36      	ldr	r3, [pc, #216]	; (8007d50 <xTaskIncrementTick+0x158>)
 8007c78:	f04f 32ff 	mov.w	r2, #4294967295
 8007c7c:	601a      	str	r2, [r3, #0]
					break;
 8007c7e:	e03e      	b.n	8007cfe <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c80:	4b30      	ldr	r3, [pc, #192]	; (8007d44 <xTaskIncrementTick+0x14c>)
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	68db      	ldr	r3, [r3, #12]
 8007c86:	68db      	ldr	r3, [r3, #12]
 8007c88:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	685b      	ldr	r3, [r3, #4]
 8007c8e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007c90:	693a      	ldr	r2, [r7, #16]
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	429a      	cmp	r2, r3
 8007c96:	d203      	bcs.n	8007ca0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007c98:	4a2d      	ldr	r2, [pc, #180]	; (8007d50 <xTaskIncrementTick+0x158>)
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007c9e:	e02e      	b.n	8007cfe <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007ca0:	68bb      	ldr	r3, [r7, #8]
 8007ca2:	3304      	adds	r3, #4
 8007ca4:	4618      	mov	r0, r3
 8007ca6:	f7ff fa95 	bl	80071d4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007caa:	68bb      	ldr	r3, [r7, #8]
 8007cac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d004      	beq.n	8007cbc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007cb2:	68bb      	ldr	r3, [r7, #8]
 8007cb4:	3318      	adds	r3, #24
 8007cb6:	4618      	mov	r0, r3
 8007cb8:	f7ff fa8c 	bl	80071d4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007cbc:	68bb      	ldr	r3, [r7, #8]
 8007cbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cc0:	2201      	movs	r2, #1
 8007cc2:	409a      	lsls	r2, r3
 8007cc4:	4b23      	ldr	r3, [pc, #140]	; (8007d54 <xTaskIncrementTick+0x15c>)
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	4313      	orrs	r3, r2
 8007cca:	4a22      	ldr	r2, [pc, #136]	; (8007d54 <xTaskIncrementTick+0x15c>)
 8007ccc:	6013      	str	r3, [r2, #0]
 8007cce:	68bb      	ldr	r3, [r7, #8]
 8007cd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cd2:	4613      	mov	r3, r2
 8007cd4:	009b      	lsls	r3, r3, #2
 8007cd6:	4413      	add	r3, r2
 8007cd8:	009b      	lsls	r3, r3, #2
 8007cda:	4a1f      	ldr	r2, [pc, #124]	; (8007d58 <xTaskIncrementTick+0x160>)
 8007cdc:	441a      	add	r2, r3
 8007cde:	68bb      	ldr	r3, [r7, #8]
 8007ce0:	3304      	adds	r3, #4
 8007ce2:	4619      	mov	r1, r3
 8007ce4:	4610      	mov	r0, r2
 8007ce6:	f7ff fa18 	bl	800711a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007cea:	68bb      	ldr	r3, [r7, #8]
 8007cec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cee:	4b1b      	ldr	r3, [pc, #108]	; (8007d5c <xTaskIncrementTick+0x164>)
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cf4:	429a      	cmp	r2, r3
 8007cf6:	d3b9      	bcc.n	8007c6c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007cf8:	2301      	movs	r3, #1
 8007cfa:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007cfc:	e7b6      	b.n	8007c6c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007cfe:	4b17      	ldr	r3, [pc, #92]	; (8007d5c <xTaskIncrementTick+0x164>)
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d04:	4914      	ldr	r1, [pc, #80]	; (8007d58 <xTaskIncrementTick+0x160>)
 8007d06:	4613      	mov	r3, r2
 8007d08:	009b      	lsls	r3, r3, #2
 8007d0a:	4413      	add	r3, r2
 8007d0c:	009b      	lsls	r3, r3, #2
 8007d0e:	440b      	add	r3, r1
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	2b01      	cmp	r3, #1
 8007d14:	d901      	bls.n	8007d1a <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8007d16:	2301      	movs	r3, #1
 8007d18:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007d1a:	4b11      	ldr	r3, [pc, #68]	; (8007d60 <xTaskIncrementTick+0x168>)
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d007      	beq.n	8007d32 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8007d22:	2301      	movs	r3, #1
 8007d24:	617b      	str	r3, [r7, #20]
 8007d26:	e004      	b.n	8007d32 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007d28:	4b0e      	ldr	r3, [pc, #56]	; (8007d64 <xTaskIncrementTick+0x16c>)
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	3301      	adds	r3, #1
 8007d2e:	4a0d      	ldr	r2, [pc, #52]	; (8007d64 <xTaskIncrementTick+0x16c>)
 8007d30:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007d32:	697b      	ldr	r3, [r7, #20]
}
 8007d34:	4618      	mov	r0, r3
 8007d36:	3718      	adds	r7, #24
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	bd80      	pop	{r7, pc}
 8007d3c:	20000514 	.word	0x20000514
 8007d40:	200004f0 	.word	0x200004f0
 8007d44:	200004a4 	.word	0x200004a4
 8007d48:	200004a8 	.word	0x200004a8
 8007d4c:	20000504 	.word	0x20000504
 8007d50:	2000050c 	.word	0x2000050c
 8007d54:	200004f4 	.word	0x200004f4
 8007d58:	200003f0 	.word	0x200003f0
 8007d5c:	200003ec 	.word	0x200003ec
 8007d60:	20000500 	.word	0x20000500
 8007d64:	200004fc 	.word	0x200004fc

08007d68 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007d68:	b480      	push	{r7}
 8007d6a:	b087      	sub	sp, #28
 8007d6c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007d6e:	4b27      	ldr	r3, [pc, #156]	; (8007e0c <vTaskSwitchContext+0xa4>)
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d003      	beq.n	8007d7e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007d76:	4b26      	ldr	r3, [pc, #152]	; (8007e10 <vTaskSwitchContext+0xa8>)
 8007d78:	2201      	movs	r2, #1
 8007d7a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007d7c:	e03f      	b.n	8007dfe <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8007d7e:	4b24      	ldr	r3, [pc, #144]	; (8007e10 <vTaskSwitchContext+0xa8>)
 8007d80:	2200      	movs	r2, #0
 8007d82:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d84:	4b23      	ldr	r3, [pc, #140]	; (8007e14 <vTaskSwitchContext+0xac>)
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	fab3 f383 	clz	r3, r3
 8007d90:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007d92:	7afb      	ldrb	r3, [r7, #11]
 8007d94:	f1c3 031f 	rsb	r3, r3, #31
 8007d98:	617b      	str	r3, [r7, #20]
 8007d9a:	491f      	ldr	r1, [pc, #124]	; (8007e18 <vTaskSwitchContext+0xb0>)
 8007d9c:	697a      	ldr	r2, [r7, #20]
 8007d9e:	4613      	mov	r3, r2
 8007da0:	009b      	lsls	r3, r3, #2
 8007da2:	4413      	add	r3, r2
 8007da4:	009b      	lsls	r3, r3, #2
 8007da6:	440b      	add	r3, r1
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d10a      	bne.n	8007dc4 <vTaskSwitchContext+0x5c>
	__asm volatile
 8007dae:	f04f 0380 	mov.w	r3, #128	; 0x80
 8007db2:	f383 8811 	msr	BASEPRI, r3
 8007db6:	f3bf 8f6f 	isb	sy
 8007dba:	f3bf 8f4f 	dsb	sy
 8007dbe:	607b      	str	r3, [r7, #4]
}
 8007dc0:	bf00      	nop
 8007dc2:	e7fe      	b.n	8007dc2 <vTaskSwitchContext+0x5a>
 8007dc4:	697a      	ldr	r2, [r7, #20]
 8007dc6:	4613      	mov	r3, r2
 8007dc8:	009b      	lsls	r3, r3, #2
 8007dca:	4413      	add	r3, r2
 8007dcc:	009b      	lsls	r3, r3, #2
 8007dce:	4a12      	ldr	r2, [pc, #72]	; (8007e18 <vTaskSwitchContext+0xb0>)
 8007dd0:	4413      	add	r3, r2
 8007dd2:	613b      	str	r3, [r7, #16]
 8007dd4:	693b      	ldr	r3, [r7, #16]
 8007dd6:	685b      	ldr	r3, [r3, #4]
 8007dd8:	685a      	ldr	r2, [r3, #4]
 8007dda:	693b      	ldr	r3, [r7, #16]
 8007ddc:	605a      	str	r2, [r3, #4]
 8007dde:	693b      	ldr	r3, [r7, #16]
 8007de0:	685a      	ldr	r2, [r3, #4]
 8007de2:	693b      	ldr	r3, [r7, #16]
 8007de4:	3308      	adds	r3, #8
 8007de6:	429a      	cmp	r2, r3
 8007de8:	d104      	bne.n	8007df4 <vTaskSwitchContext+0x8c>
 8007dea:	693b      	ldr	r3, [r7, #16]
 8007dec:	685b      	ldr	r3, [r3, #4]
 8007dee:	685a      	ldr	r2, [r3, #4]
 8007df0:	693b      	ldr	r3, [r7, #16]
 8007df2:	605a      	str	r2, [r3, #4]
 8007df4:	693b      	ldr	r3, [r7, #16]
 8007df6:	685b      	ldr	r3, [r3, #4]
 8007df8:	68db      	ldr	r3, [r3, #12]
 8007dfa:	4a08      	ldr	r2, [pc, #32]	; (8007e1c <vTaskSwitchContext+0xb4>)
 8007dfc:	6013      	str	r3, [r2, #0]
}
 8007dfe:	bf00      	nop
 8007e00:	371c      	adds	r7, #28
 8007e02:	46bd      	mov	sp, r7
 8007e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e08:	4770      	bx	lr
 8007e0a:	bf00      	nop
 8007e0c:	20000514 	.word	0x20000514
 8007e10:	20000500 	.word	0x20000500
 8007e14:	200004f4 	.word	0x200004f4
 8007e18:	200003f0 	.word	0x200003f0
 8007e1c:	200003ec 	.word	0x200003ec

08007e20 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b084      	sub	sp, #16
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
 8007e28:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d10a      	bne.n	8007e46 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007e30:	f04f 0380 	mov.w	r3, #128	; 0x80
 8007e34:	f383 8811 	msr	BASEPRI, r3
 8007e38:	f3bf 8f6f 	isb	sy
 8007e3c:	f3bf 8f4f 	dsb	sy
 8007e40:	60fb      	str	r3, [r7, #12]
}
 8007e42:	bf00      	nop
 8007e44:	e7fe      	b.n	8007e44 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007e46:	4b07      	ldr	r3, [pc, #28]	; (8007e64 <vTaskPlaceOnEventList+0x44>)
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	3318      	adds	r3, #24
 8007e4c:	4619      	mov	r1, r3
 8007e4e:	6878      	ldr	r0, [r7, #4]
 8007e50:	f7ff f987 	bl	8007162 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007e54:	2101      	movs	r1, #1
 8007e56:	6838      	ldr	r0, [r7, #0]
 8007e58:	f000 fa46 	bl	80082e8 <prvAddCurrentTaskToDelayedList>
}
 8007e5c:	bf00      	nop
 8007e5e:	3710      	adds	r7, #16
 8007e60:	46bd      	mov	sp, r7
 8007e62:	bd80      	pop	{r7, pc}
 8007e64:	200003ec 	.word	0x200003ec

08007e68 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007e68:	b580      	push	{r7, lr}
 8007e6a:	b086      	sub	sp, #24
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	68db      	ldr	r3, [r3, #12]
 8007e74:	68db      	ldr	r3, [r3, #12]
 8007e76:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007e78:	693b      	ldr	r3, [r7, #16]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d10a      	bne.n	8007e94 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007e7e:	f04f 0380 	mov.w	r3, #128	; 0x80
 8007e82:	f383 8811 	msr	BASEPRI, r3
 8007e86:	f3bf 8f6f 	isb	sy
 8007e8a:	f3bf 8f4f 	dsb	sy
 8007e8e:	60fb      	str	r3, [r7, #12]
}
 8007e90:	bf00      	nop
 8007e92:	e7fe      	b.n	8007e92 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007e94:	693b      	ldr	r3, [r7, #16]
 8007e96:	3318      	adds	r3, #24
 8007e98:	4618      	mov	r0, r3
 8007e9a:	f7ff f99b 	bl	80071d4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007e9e:	4b1d      	ldr	r3, [pc, #116]	; (8007f14 <xTaskRemoveFromEventList+0xac>)
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d11c      	bne.n	8007ee0 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007ea6:	693b      	ldr	r3, [r7, #16]
 8007ea8:	3304      	adds	r3, #4
 8007eaa:	4618      	mov	r0, r3
 8007eac:	f7ff f992 	bl	80071d4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007eb0:	693b      	ldr	r3, [r7, #16]
 8007eb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007eb4:	2201      	movs	r2, #1
 8007eb6:	409a      	lsls	r2, r3
 8007eb8:	4b17      	ldr	r3, [pc, #92]	; (8007f18 <xTaskRemoveFromEventList+0xb0>)
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	4313      	orrs	r3, r2
 8007ebe:	4a16      	ldr	r2, [pc, #88]	; (8007f18 <xTaskRemoveFromEventList+0xb0>)
 8007ec0:	6013      	str	r3, [r2, #0]
 8007ec2:	693b      	ldr	r3, [r7, #16]
 8007ec4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ec6:	4613      	mov	r3, r2
 8007ec8:	009b      	lsls	r3, r3, #2
 8007eca:	4413      	add	r3, r2
 8007ecc:	009b      	lsls	r3, r3, #2
 8007ece:	4a13      	ldr	r2, [pc, #76]	; (8007f1c <xTaskRemoveFromEventList+0xb4>)
 8007ed0:	441a      	add	r2, r3
 8007ed2:	693b      	ldr	r3, [r7, #16]
 8007ed4:	3304      	adds	r3, #4
 8007ed6:	4619      	mov	r1, r3
 8007ed8:	4610      	mov	r0, r2
 8007eda:	f7ff f91e 	bl	800711a <vListInsertEnd>
 8007ede:	e005      	b.n	8007eec <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007ee0:	693b      	ldr	r3, [r7, #16]
 8007ee2:	3318      	adds	r3, #24
 8007ee4:	4619      	mov	r1, r3
 8007ee6:	480e      	ldr	r0, [pc, #56]	; (8007f20 <xTaskRemoveFromEventList+0xb8>)
 8007ee8:	f7ff f917 	bl	800711a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007eec:	693b      	ldr	r3, [r7, #16]
 8007eee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ef0:	4b0c      	ldr	r3, [pc, #48]	; (8007f24 <xTaskRemoveFromEventList+0xbc>)
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ef6:	429a      	cmp	r2, r3
 8007ef8:	d905      	bls.n	8007f06 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007efa:	2301      	movs	r3, #1
 8007efc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007efe:	4b0a      	ldr	r3, [pc, #40]	; (8007f28 <xTaskRemoveFromEventList+0xc0>)
 8007f00:	2201      	movs	r2, #1
 8007f02:	601a      	str	r2, [r3, #0]
 8007f04:	e001      	b.n	8007f0a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8007f06:	2300      	movs	r3, #0
 8007f08:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007f0a:	697b      	ldr	r3, [r7, #20]
}
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	3718      	adds	r7, #24
 8007f10:	46bd      	mov	sp, r7
 8007f12:	bd80      	pop	{r7, pc}
 8007f14:	20000514 	.word	0x20000514
 8007f18:	200004f4 	.word	0x200004f4
 8007f1c:	200003f0 	.word	0x200003f0
 8007f20:	200004ac 	.word	0x200004ac
 8007f24:	200003ec 	.word	0x200003ec
 8007f28:	20000500 	.word	0x20000500

08007f2c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007f2c:	b480      	push	{r7}
 8007f2e:	b083      	sub	sp, #12
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007f34:	4b06      	ldr	r3, [pc, #24]	; (8007f50 <vTaskInternalSetTimeOutState+0x24>)
 8007f36:	681a      	ldr	r2, [r3, #0]
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007f3c:	4b05      	ldr	r3, [pc, #20]	; (8007f54 <vTaskInternalSetTimeOutState+0x28>)
 8007f3e:	681a      	ldr	r2, [r3, #0]
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	605a      	str	r2, [r3, #4]
}
 8007f44:	bf00      	nop
 8007f46:	370c      	adds	r7, #12
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4e:	4770      	bx	lr
 8007f50:	20000504 	.word	0x20000504
 8007f54:	200004f0 	.word	0x200004f0

08007f58 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	b088      	sub	sp, #32
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	6078      	str	r0, [r7, #4]
 8007f60:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d10a      	bne.n	8007f7e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007f68:	f04f 0380 	mov.w	r3, #128	; 0x80
 8007f6c:	f383 8811 	msr	BASEPRI, r3
 8007f70:	f3bf 8f6f 	isb	sy
 8007f74:	f3bf 8f4f 	dsb	sy
 8007f78:	613b      	str	r3, [r7, #16]
}
 8007f7a:	bf00      	nop
 8007f7c:	e7fe      	b.n	8007f7c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007f7e:	683b      	ldr	r3, [r7, #0]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d10a      	bne.n	8007f9a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007f84:	f04f 0380 	mov.w	r3, #128	; 0x80
 8007f88:	f383 8811 	msr	BASEPRI, r3
 8007f8c:	f3bf 8f6f 	isb	sy
 8007f90:	f3bf 8f4f 	dsb	sy
 8007f94:	60fb      	str	r3, [r7, #12]
}
 8007f96:	bf00      	nop
 8007f98:	e7fe      	b.n	8007f98 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8007f9a:	f000 fb3b 	bl	8008614 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007f9e:	4b1d      	ldr	r3, [pc, #116]	; (8008014 <xTaskCheckForTimeOut+0xbc>)
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	685b      	ldr	r3, [r3, #4]
 8007fa8:	69ba      	ldr	r2, [r7, #24]
 8007faa:	1ad3      	subs	r3, r2, r3
 8007fac:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007fae:	683b      	ldr	r3, [r7, #0]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fb6:	d102      	bne.n	8007fbe <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007fb8:	2300      	movs	r3, #0
 8007fba:	61fb      	str	r3, [r7, #28]
 8007fbc:	e023      	b.n	8008006 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681a      	ldr	r2, [r3, #0]
 8007fc2:	4b15      	ldr	r3, [pc, #84]	; (8008018 <xTaskCheckForTimeOut+0xc0>)
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	429a      	cmp	r2, r3
 8007fc8:	d007      	beq.n	8007fda <xTaskCheckForTimeOut+0x82>
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	685b      	ldr	r3, [r3, #4]
 8007fce:	69ba      	ldr	r2, [r7, #24]
 8007fd0:	429a      	cmp	r2, r3
 8007fd2:	d302      	bcc.n	8007fda <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007fd4:	2301      	movs	r3, #1
 8007fd6:	61fb      	str	r3, [r7, #28]
 8007fd8:	e015      	b.n	8008006 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007fda:	683b      	ldr	r3, [r7, #0]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	697a      	ldr	r2, [r7, #20]
 8007fe0:	429a      	cmp	r2, r3
 8007fe2:	d20b      	bcs.n	8007ffc <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	681a      	ldr	r2, [r3, #0]
 8007fe8:	697b      	ldr	r3, [r7, #20]
 8007fea:	1ad2      	subs	r2, r2, r3
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007ff0:	6878      	ldr	r0, [r7, #4]
 8007ff2:	f7ff ff9b 	bl	8007f2c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	61fb      	str	r3, [r7, #28]
 8007ffa:	e004      	b.n	8008006 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007ffc:	683b      	ldr	r3, [r7, #0]
 8007ffe:	2200      	movs	r2, #0
 8008000:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008002:	2301      	movs	r3, #1
 8008004:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008006:	f000 fb35 	bl	8008674 <vPortExitCritical>

	return xReturn;
 800800a:	69fb      	ldr	r3, [r7, #28]
}
 800800c:	4618      	mov	r0, r3
 800800e:	3720      	adds	r7, #32
 8008010:	46bd      	mov	sp, r7
 8008012:	bd80      	pop	{r7, pc}
 8008014:	200004f0 	.word	0x200004f0
 8008018:	20000504 	.word	0x20000504

0800801c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800801c:	b480      	push	{r7}
 800801e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008020:	4b03      	ldr	r3, [pc, #12]	; (8008030 <vTaskMissedYield+0x14>)
 8008022:	2201      	movs	r2, #1
 8008024:	601a      	str	r2, [r3, #0]
}
 8008026:	bf00      	nop
 8008028:	46bd      	mov	sp, r7
 800802a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802e:	4770      	bx	lr
 8008030:	20000500 	.word	0x20000500

08008034 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008034:	b580      	push	{r7, lr}
 8008036:	b082      	sub	sp, #8
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800803c:	f000 f852 	bl	80080e4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008040:	4b06      	ldr	r3, [pc, #24]	; (800805c <prvIdleTask+0x28>)
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	2b01      	cmp	r3, #1
 8008046:	d9f9      	bls.n	800803c <prvIdleTask+0x8>
			{
				taskYIELD();
 8008048:	4b05      	ldr	r3, [pc, #20]	; (8008060 <prvIdleTask+0x2c>)
 800804a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800804e:	601a      	str	r2, [r3, #0]
 8008050:	f3bf 8f4f 	dsb	sy
 8008054:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008058:	e7f0      	b.n	800803c <prvIdleTask+0x8>
 800805a:	bf00      	nop
 800805c:	200003f0 	.word	0x200003f0
 8008060:	e000ed04 	.word	0xe000ed04

08008064 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008064:	b580      	push	{r7, lr}
 8008066:	b082      	sub	sp, #8
 8008068:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800806a:	2300      	movs	r3, #0
 800806c:	607b      	str	r3, [r7, #4]
 800806e:	e00c      	b.n	800808a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008070:	687a      	ldr	r2, [r7, #4]
 8008072:	4613      	mov	r3, r2
 8008074:	009b      	lsls	r3, r3, #2
 8008076:	4413      	add	r3, r2
 8008078:	009b      	lsls	r3, r3, #2
 800807a:	4a12      	ldr	r2, [pc, #72]	; (80080c4 <prvInitialiseTaskLists+0x60>)
 800807c:	4413      	add	r3, r2
 800807e:	4618      	mov	r0, r3
 8008080:	f7ff f81e 	bl	80070c0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	3301      	adds	r3, #1
 8008088:	607b      	str	r3, [r7, #4]
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	2b06      	cmp	r3, #6
 800808e:	d9ef      	bls.n	8008070 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008090:	480d      	ldr	r0, [pc, #52]	; (80080c8 <prvInitialiseTaskLists+0x64>)
 8008092:	f7ff f815 	bl	80070c0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008096:	480d      	ldr	r0, [pc, #52]	; (80080cc <prvInitialiseTaskLists+0x68>)
 8008098:	f7ff f812 	bl	80070c0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800809c:	480c      	ldr	r0, [pc, #48]	; (80080d0 <prvInitialiseTaskLists+0x6c>)
 800809e:	f7ff f80f 	bl	80070c0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80080a2:	480c      	ldr	r0, [pc, #48]	; (80080d4 <prvInitialiseTaskLists+0x70>)
 80080a4:	f7ff f80c 	bl	80070c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80080a8:	480b      	ldr	r0, [pc, #44]	; (80080d8 <prvInitialiseTaskLists+0x74>)
 80080aa:	f7ff f809 	bl	80070c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80080ae:	4b0b      	ldr	r3, [pc, #44]	; (80080dc <prvInitialiseTaskLists+0x78>)
 80080b0:	4a05      	ldr	r2, [pc, #20]	; (80080c8 <prvInitialiseTaskLists+0x64>)
 80080b2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80080b4:	4b0a      	ldr	r3, [pc, #40]	; (80080e0 <prvInitialiseTaskLists+0x7c>)
 80080b6:	4a05      	ldr	r2, [pc, #20]	; (80080cc <prvInitialiseTaskLists+0x68>)
 80080b8:	601a      	str	r2, [r3, #0]
}
 80080ba:	bf00      	nop
 80080bc:	3708      	adds	r7, #8
 80080be:	46bd      	mov	sp, r7
 80080c0:	bd80      	pop	{r7, pc}
 80080c2:	bf00      	nop
 80080c4:	200003f0 	.word	0x200003f0
 80080c8:	2000047c 	.word	0x2000047c
 80080cc:	20000490 	.word	0x20000490
 80080d0:	200004ac 	.word	0x200004ac
 80080d4:	200004c0 	.word	0x200004c0
 80080d8:	200004d8 	.word	0x200004d8
 80080dc:	200004a4 	.word	0x200004a4
 80080e0:	200004a8 	.word	0x200004a8

080080e4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	b082      	sub	sp, #8
 80080e8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80080ea:	e019      	b.n	8008120 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80080ec:	f000 fa92 	bl	8008614 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80080f0:	4b10      	ldr	r3, [pc, #64]	; (8008134 <prvCheckTasksWaitingTermination+0x50>)
 80080f2:	68db      	ldr	r3, [r3, #12]
 80080f4:	68db      	ldr	r3, [r3, #12]
 80080f6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	3304      	adds	r3, #4
 80080fc:	4618      	mov	r0, r3
 80080fe:	f7ff f869 	bl	80071d4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008102:	4b0d      	ldr	r3, [pc, #52]	; (8008138 <prvCheckTasksWaitingTermination+0x54>)
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	3b01      	subs	r3, #1
 8008108:	4a0b      	ldr	r2, [pc, #44]	; (8008138 <prvCheckTasksWaitingTermination+0x54>)
 800810a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800810c:	4b0b      	ldr	r3, [pc, #44]	; (800813c <prvCheckTasksWaitingTermination+0x58>)
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	3b01      	subs	r3, #1
 8008112:	4a0a      	ldr	r2, [pc, #40]	; (800813c <prvCheckTasksWaitingTermination+0x58>)
 8008114:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008116:	f000 faad 	bl	8008674 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800811a:	6878      	ldr	r0, [r7, #4]
 800811c:	f000 f810 	bl	8008140 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008120:	4b06      	ldr	r3, [pc, #24]	; (800813c <prvCheckTasksWaitingTermination+0x58>)
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d1e1      	bne.n	80080ec <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008128:	bf00      	nop
 800812a:	bf00      	nop
 800812c:	3708      	adds	r7, #8
 800812e:	46bd      	mov	sp, r7
 8008130:	bd80      	pop	{r7, pc}
 8008132:	bf00      	nop
 8008134:	200004c0 	.word	0x200004c0
 8008138:	200004ec 	.word	0x200004ec
 800813c:	200004d4 	.word	0x200004d4

08008140 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008140:	b580      	push	{r7, lr}
 8008142:	b082      	sub	sp, #8
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800814c:	4618      	mov	r0, r3
 800814e:	f000 fc0f 	bl	8008970 <vPortFree>
			vPortFree( pxTCB );
 8008152:	6878      	ldr	r0, [r7, #4]
 8008154:	f000 fc0c 	bl	8008970 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008158:	bf00      	nop
 800815a:	3708      	adds	r7, #8
 800815c:	46bd      	mov	sp, r7
 800815e:	bd80      	pop	{r7, pc}

08008160 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008160:	b480      	push	{r7}
 8008162:	b083      	sub	sp, #12
 8008164:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008166:	4b0c      	ldr	r3, [pc, #48]	; (8008198 <prvResetNextTaskUnblockTime+0x38>)
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d104      	bne.n	800817a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008170:	4b0a      	ldr	r3, [pc, #40]	; (800819c <prvResetNextTaskUnblockTime+0x3c>)
 8008172:	f04f 32ff 	mov.w	r2, #4294967295
 8008176:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008178:	e008      	b.n	800818c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800817a:	4b07      	ldr	r3, [pc, #28]	; (8008198 <prvResetNextTaskUnblockTime+0x38>)
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	68db      	ldr	r3, [r3, #12]
 8008180:	68db      	ldr	r3, [r3, #12]
 8008182:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	685b      	ldr	r3, [r3, #4]
 8008188:	4a04      	ldr	r2, [pc, #16]	; (800819c <prvResetNextTaskUnblockTime+0x3c>)
 800818a:	6013      	str	r3, [r2, #0]
}
 800818c:	bf00      	nop
 800818e:	370c      	adds	r7, #12
 8008190:	46bd      	mov	sp, r7
 8008192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008196:	4770      	bx	lr
 8008198:	200004a4 	.word	0x200004a4
 800819c:	2000050c 	.word	0x2000050c

080081a0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80081a0:	b480      	push	{r7}
 80081a2:	b083      	sub	sp, #12
 80081a4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80081a6:	4b0b      	ldr	r3, [pc, #44]	; (80081d4 <xTaskGetSchedulerState+0x34>)
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d102      	bne.n	80081b4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80081ae:	2301      	movs	r3, #1
 80081b0:	607b      	str	r3, [r7, #4]
 80081b2:	e008      	b.n	80081c6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80081b4:	4b08      	ldr	r3, [pc, #32]	; (80081d8 <xTaskGetSchedulerState+0x38>)
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d102      	bne.n	80081c2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80081bc:	2302      	movs	r3, #2
 80081be:	607b      	str	r3, [r7, #4]
 80081c0:	e001      	b.n	80081c6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80081c2:	2300      	movs	r3, #0
 80081c4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80081c6:	687b      	ldr	r3, [r7, #4]
	}
 80081c8:	4618      	mov	r0, r3
 80081ca:	370c      	adds	r7, #12
 80081cc:	46bd      	mov	sp, r7
 80081ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d2:	4770      	bx	lr
 80081d4:	200004f8 	.word	0x200004f8
 80081d8:	20000514 	.word	0x20000514

080081dc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80081dc:	b580      	push	{r7, lr}
 80081de:	b086      	sub	sp, #24
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80081e8:	2300      	movs	r3, #0
 80081ea:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d06e      	beq.n	80082d0 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80081f2:	4b3a      	ldr	r3, [pc, #232]	; (80082dc <xTaskPriorityDisinherit+0x100>)
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	693a      	ldr	r2, [r7, #16]
 80081f8:	429a      	cmp	r2, r3
 80081fa:	d00a      	beq.n	8008212 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80081fc:	f04f 0380 	mov.w	r3, #128	; 0x80
 8008200:	f383 8811 	msr	BASEPRI, r3
 8008204:	f3bf 8f6f 	isb	sy
 8008208:	f3bf 8f4f 	dsb	sy
 800820c:	60fb      	str	r3, [r7, #12]
}
 800820e:	bf00      	nop
 8008210:	e7fe      	b.n	8008210 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008212:	693b      	ldr	r3, [r7, #16]
 8008214:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008216:	2b00      	cmp	r3, #0
 8008218:	d10a      	bne.n	8008230 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800821a:	f04f 0380 	mov.w	r3, #128	; 0x80
 800821e:	f383 8811 	msr	BASEPRI, r3
 8008222:	f3bf 8f6f 	isb	sy
 8008226:	f3bf 8f4f 	dsb	sy
 800822a:	60bb      	str	r3, [r7, #8]
}
 800822c:	bf00      	nop
 800822e:	e7fe      	b.n	800822e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8008230:	693b      	ldr	r3, [r7, #16]
 8008232:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008234:	1e5a      	subs	r2, r3, #1
 8008236:	693b      	ldr	r3, [r7, #16]
 8008238:	659a      	str	r2, [r3, #88]	; 0x58

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800823a:	693b      	ldr	r3, [r7, #16]
 800823c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800823e:	693b      	ldr	r3, [r7, #16]
 8008240:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008242:	429a      	cmp	r2, r3
 8008244:	d044      	beq.n	80082d0 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008246:	693b      	ldr	r3, [r7, #16]
 8008248:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800824a:	2b00      	cmp	r3, #0
 800824c:	d140      	bne.n	80082d0 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800824e:	693b      	ldr	r3, [r7, #16]
 8008250:	3304      	adds	r3, #4
 8008252:	4618      	mov	r0, r3
 8008254:	f7fe ffbe 	bl	80071d4 <uxListRemove>
 8008258:	4603      	mov	r3, r0
 800825a:	2b00      	cmp	r3, #0
 800825c:	d115      	bne.n	800828a <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800825e:	693b      	ldr	r3, [r7, #16]
 8008260:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008262:	491f      	ldr	r1, [pc, #124]	; (80082e0 <xTaskPriorityDisinherit+0x104>)
 8008264:	4613      	mov	r3, r2
 8008266:	009b      	lsls	r3, r3, #2
 8008268:	4413      	add	r3, r2
 800826a:	009b      	lsls	r3, r3, #2
 800826c:	440b      	add	r3, r1
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d10a      	bne.n	800828a <xTaskPriorityDisinherit+0xae>
 8008274:	693b      	ldr	r3, [r7, #16]
 8008276:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008278:	2201      	movs	r2, #1
 800827a:	fa02 f303 	lsl.w	r3, r2, r3
 800827e:	43da      	mvns	r2, r3
 8008280:	4b18      	ldr	r3, [pc, #96]	; (80082e4 <xTaskPriorityDisinherit+0x108>)
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	4013      	ands	r3, r2
 8008286:	4a17      	ldr	r2, [pc, #92]	; (80082e4 <xTaskPriorityDisinherit+0x108>)
 8008288:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800828a:	693b      	ldr	r3, [r7, #16]
 800828c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800828e:	693b      	ldr	r3, [r7, #16]
 8008290:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008292:	693b      	ldr	r3, [r7, #16]
 8008294:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008296:	f1c3 0207 	rsb	r2, r3, #7
 800829a:	693b      	ldr	r3, [r7, #16]
 800829c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800829e:	693b      	ldr	r3, [r7, #16]
 80082a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082a2:	2201      	movs	r2, #1
 80082a4:	409a      	lsls	r2, r3
 80082a6:	4b0f      	ldr	r3, [pc, #60]	; (80082e4 <xTaskPriorityDisinherit+0x108>)
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	4313      	orrs	r3, r2
 80082ac:	4a0d      	ldr	r2, [pc, #52]	; (80082e4 <xTaskPriorityDisinherit+0x108>)
 80082ae:	6013      	str	r3, [r2, #0]
 80082b0:	693b      	ldr	r3, [r7, #16]
 80082b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80082b4:	4613      	mov	r3, r2
 80082b6:	009b      	lsls	r3, r3, #2
 80082b8:	4413      	add	r3, r2
 80082ba:	009b      	lsls	r3, r3, #2
 80082bc:	4a08      	ldr	r2, [pc, #32]	; (80082e0 <xTaskPriorityDisinherit+0x104>)
 80082be:	441a      	add	r2, r3
 80082c0:	693b      	ldr	r3, [r7, #16]
 80082c2:	3304      	adds	r3, #4
 80082c4:	4619      	mov	r1, r3
 80082c6:	4610      	mov	r0, r2
 80082c8:	f7fe ff27 	bl	800711a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80082cc:	2301      	movs	r3, #1
 80082ce:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80082d0:	697b      	ldr	r3, [r7, #20]
	}
 80082d2:	4618      	mov	r0, r3
 80082d4:	3718      	adds	r7, #24
 80082d6:	46bd      	mov	sp, r7
 80082d8:	bd80      	pop	{r7, pc}
 80082da:	bf00      	nop
 80082dc:	200003ec 	.word	0x200003ec
 80082e0:	200003f0 	.word	0x200003f0
 80082e4:	200004f4 	.word	0x200004f4

080082e8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80082e8:	b580      	push	{r7, lr}
 80082ea:	b084      	sub	sp, #16
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
 80082f0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80082f2:	4b29      	ldr	r3, [pc, #164]	; (8008398 <prvAddCurrentTaskToDelayedList+0xb0>)
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80082f8:	4b28      	ldr	r3, [pc, #160]	; (800839c <prvAddCurrentTaskToDelayedList+0xb4>)
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	3304      	adds	r3, #4
 80082fe:	4618      	mov	r0, r3
 8008300:	f7fe ff68 	bl	80071d4 <uxListRemove>
 8008304:	4603      	mov	r3, r0
 8008306:	2b00      	cmp	r3, #0
 8008308:	d10b      	bne.n	8008322 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800830a:	4b24      	ldr	r3, [pc, #144]	; (800839c <prvAddCurrentTaskToDelayedList+0xb4>)
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008310:	2201      	movs	r2, #1
 8008312:	fa02 f303 	lsl.w	r3, r2, r3
 8008316:	43da      	mvns	r2, r3
 8008318:	4b21      	ldr	r3, [pc, #132]	; (80083a0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	4013      	ands	r3, r2
 800831e:	4a20      	ldr	r2, [pc, #128]	; (80083a0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008320:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008328:	d10a      	bne.n	8008340 <prvAddCurrentTaskToDelayedList+0x58>
 800832a:	683b      	ldr	r3, [r7, #0]
 800832c:	2b00      	cmp	r3, #0
 800832e:	d007      	beq.n	8008340 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008330:	4b1a      	ldr	r3, [pc, #104]	; (800839c <prvAddCurrentTaskToDelayedList+0xb4>)
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	3304      	adds	r3, #4
 8008336:	4619      	mov	r1, r3
 8008338:	481a      	ldr	r0, [pc, #104]	; (80083a4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800833a:	f7fe feee 	bl	800711a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800833e:	e026      	b.n	800838e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008340:	68fa      	ldr	r2, [r7, #12]
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	4413      	add	r3, r2
 8008346:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008348:	4b14      	ldr	r3, [pc, #80]	; (800839c <prvAddCurrentTaskToDelayedList+0xb4>)
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	68ba      	ldr	r2, [r7, #8]
 800834e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008350:	68ba      	ldr	r2, [r7, #8]
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	429a      	cmp	r2, r3
 8008356:	d209      	bcs.n	800836c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008358:	4b13      	ldr	r3, [pc, #76]	; (80083a8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800835a:	681a      	ldr	r2, [r3, #0]
 800835c:	4b0f      	ldr	r3, [pc, #60]	; (800839c <prvAddCurrentTaskToDelayedList+0xb4>)
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	3304      	adds	r3, #4
 8008362:	4619      	mov	r1, r3
 8008364:	4610      	mov	r0, r2
 8008366:	f7fe fefc 	bl	8007162 <vListInsert>
}
 800836a:	e010      	b.n	800838e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800836c:	4b0f      	ldr	r3, [pc, #60]	; (80083ac <prvAddCurrentTaskToDelayedList+0xc4>)
 800836e:	681a      	ldr	r2, [r3, #0]
 8008370:	4b0a      	ldr	r3, [pc, #40]	; (800839c <prvAddCurrentTaskToDelayedList+0xb4>)
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	3304      	adds	r3, #4
 8008376:	4619      	mov	r1, r3
 8008378:	4610      	mov	r0, r2
 800837a:	f7fe fef2 	bl	8007162 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800837e:	4b0c      	ldr	r3, [pc, #48]	; (80083b0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	68ba      	ldr	r2, [r7, #8]
 8008384:	429a      	cmp	r2, r3
 8008386:	d202      	bcs.n	800838e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008388:	4a09      	ldr	r2, [pc, #36]	; (80083b0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800838a:	68bb      	ldr	r3, [r7, #8]
 800838c:	6013      	str	r3, [r2, #0]
}
 800838e:	bf00      	nop
 8008390:	3710      	adds	r7, #16
 8008392:	46bd      	mov	sp, r7
 8008394:	bd80      	pop	{r7, pc}
 8008396:	bf00      	nop
 8008398:	200004f0 	.word	0x200004f0
 800839c:	200003ec 	.word	0x200003ec
 80083a0:	200004f4 	.word	0x200004f4
 80083a4:	200004d8 	.word	0x200004d8
 80083a8:	200004a8 	.word	0x200004a8
 80083ac:	200004a4 	.word	0x200004a4
 80083b0:	2000050c 	.word	0x2000050c

080083b4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80083b4:	b480      	push	{r7}
 80083b6:	b085      	sub	sp, #20
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	60f8      	str	r0, [r7, #12]
 80083bc:	60b9      	str	r1, [r7, #8]
 80083be:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	3b04      	subs	r3, #4
 80083c4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80083cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	3b04      	subs	r3, #4
 80083d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80083d4:	68bb      	ldr	r3, [r7, #8]
 80083d6:	f023 0201 	bic.w	r2, r3, #1
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	3b04      	subs	r3, #4
 80083e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80083e4:	4a0c      	ldr	r2, [pc, #48]	; (8008418 <pxPortInitialiseStack+0x64>)
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	3b14      	subs	r3, #20
 80083ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80083f0:	687a      	ldr	r2, [r7, #4]
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	3b04      	subs	r3, #4
 80083fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	f06f 0202 	mvn.w	r2, #2
 8008402:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	3b20      	subs	r3, #32
 8008408:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800840a:	68fb      	ldr	r3, [r7, #12]
}
 800840c:	4618      	mov	r0, r3
 800840e:	3714      	adds	r7, #20
 8008410:	46bd      	mov	sp, r7
 8008412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008416:	4770      	bx	lr
 8008418:	0800841d 	.word	0x0800841d

0800841c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800841c:	b480      	push	{r7}
 800841e:	b085      	sub	sp, #20
 8008420:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008422:	2300      	movs	r3, #0
 8008424:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008426:	4b12      	ldr	r3, [pc, #72]	; (8008470 <prvTaskExitError+0x54>)
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800842e:	d00a      	beq.n	8008446 <prvTaskExitError+0x2a>
	__asm volatile
 8008430:	f04f 0380 	mov.w	r3, #128	; 0x80
 8008434:	f383 8811 	msr	BASEPRI, r3
 8008438:	f3bf 8f6f 	isb	sy
 800843c:	f3bf 8f4f 	dsb	sy
 8008440:	60fb      	str	r3, [r7, #12]
}
 8008442:	bf00      	nop
 8008444:	e7fe      	b.n	8008444 <prvTaskExitError+0x28>
	__asm volatile
 8008446:	f04f 0380 	mov.w	r3, #128	; 0x80
 800844a:	f383 8811 	msr	BASEPRI, r3
 800844e:	f3bf 8f6f 	isb	sy
 8008452:	f3bf 8f4f 	dsb	sy
 8008456:	60bb      	str	r3, [r7, #8]
}
 8008458:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800845a:	bf00      	nop
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2b00      	cmp	r3, #0
 8008460:	d0fc      	beq.n	800845c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008462:	bf00      	nop
 8008464:	bf00      	nop
 8008466:	3714      	adds	r7, #20
 8008468:	46bd      	mov	sp, r7
 800846a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846e:	4770      	bx	lr
 8008470:	200000f4 	.word	0x200000f4
	...

08008480 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008480:	4b07      	ldr	r3, [pc, #28]	; (80084a0 <pxCurrentTCBConst2>)
 8008482:	6819      	ldr	r1, [r3, #0]
 8008484:	6808      	ldr	r0, [r1, #0]
 8008486:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800848a:	f380 8809 	msr	PSP, r0
 800848e:	f3bf 8f6f 	isb	sy
 8008492:	f04f 0000 	mov.w	r0, #0
 8008496:	f380 8811 	msr	BASEPRI, r0
 800849a:	4770      	bx	lr
 800849c:	f3af 8000 	nop.w

080084a0 <pxCurrentTCBConst2>:
 80084a0:	200003ec 	.word	0x200003ec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80084a4:	bf00      	nop
 80084a6:	bf00      	nop

080084a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80084a8:	4808      	ldr	r0, [pc, #32]	; (80084cc <prvPortStartFirstTask+0x24>)
 80084aa:	6800      	ldr	r0, [r0, #0]
 80084ac:	6800      	ldr	r0, [r0, #0]
 80084ae:	f380 8808 	msr	MSP, r0
 80084b2:	f04f 0000 	mov.w	r0, #0
 80084b6:	f380 8814 	msr	CONTROL, r0
 80084ba:	b662      	cpsie	i
 80084bc:	b661      	cpsie	f
 80084be:	f3bf 8f4f 	dsb	sy
 80084c2:	f3bf 8f6f 	isb	sy
 80084c6:	df00      	svc	0
 80084c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80084ca:	bf00      	nop
 80084cc:	e000ed08 	.word	0xe000ed08

080084d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80084d0:	b580      	push	{r7, lr}
 80084d2:	b086      	sub	sp, #24
 80084d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80084d6:	4b46      	ldr	r3, [pc, #280]	; (80085f0 <xPortStartScheduler+0x120>)
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	4a46      	ldr	r2, [pc, #280]	; (80085f4 <xPortStartScheduler+0x124>)
 80084dc:	4293      	cmp	r3, r2
 80084de:	d10a      	bne.n	80084f6 <xPortStartScheduler+0x26>
	__asm volatile
 80084e0:	f04f 0380 	mov.w	r3, #128	; 0x80
 80084e4:	f383 8811 	msr	BASEPRI, r3
 80084e8:	f3bf 8f6f 	isb	sy
 80084ec:	f3bf 8f4f 	dsb	sy
 80084f0:	613b      	str	r3, [r7, #16]
}
 80084f2:	bf00      	nop
 80084f4:	e7fe      	b.n	80084f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80084f6:	4b3e      	ldr	r3, [pc, #248]	; (80085f0 <xPortStartScheduler+0x120>)
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	4a3f      	ldr	r2, [pc, #252]	; (80085f8 <xPortStartScheduler+0x128>)
 80084fc:	4293      	cmp	r3, r2
 80084fe:	d10a      	bne.n	8008516 <xPortStartScheduler+0x46>
	__asm volatile
 8008500:	f04f 0380 	mov.w	r3, #128	; 0x80
 8008504:	f383 8811 	msr	BASEPRI, r3
 8008508:	f3bf 8f6f 	isb	sy
 800850c:	f3bf 8f4f 	dsb	sy
 8008510:	60fb      	str	r3, [r7, #12]
}
 8008512:	bf00      	nop
 8008514:	e7fe      	b.n	8008514 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008516:	4b39      	ldr	r3, [pc, #228]	; (80085fc <xPortStartScheduler+0x12c>)
 8008518:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800851a:	697b      	ldr	r3, [r7, #20]
 800851c:	781b      	ldrb	r3, [r3, #0]
 800851e:	b2db      	uxtb	r3, r3
 8008520:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008522:	697b      	ldr	r3, [r7, #20]
 8008524:	22ff      	movs	r2, #255	; 0xff
 8008526:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008528:	697b      	ldr	r3, [r7, #20]
 800852a:	781b      	ldrb	r3, [r3, #0]
 800852c:	b2db      	uxtb	r3, r3
 800852e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008530:	78fb      	ldrb	r3, [r7, #3]
 8008532:	b2db      	uxtb	r3, r3
 8008534:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008538:	b2da      	uxtb	r2, r3
 800853a:	4b31      	ldr	r3, [pc, #196]	; (8008600 <xPortStartScheduler+0x130>)
 800853c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800853e:	4b31      	ldr	r3, [pc, #196]	; (8008604 <xPortStartScheduler+0x134>)
 8008540:	2207      	movs	r2, #7
 8008542:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008544:	e009      	b.n	800855a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008546:	4b2f      	ldr	r3, [pc, #188]	; (8008604 <xPortStartScheduler+0x134>)
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	3b01      	subs	r3, #1
 800854c:	4a2d      	ldr	r2, [pc, #180]	; (8008604 <xPortStartScheduler+0x134>)
 800854e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008550:	78fb      	ldrb	r3, [r7, #3]
 8008552:	b2db      	uxtb	r3, r3
 8008554:	005b      	lsls	r3, r3, #1
 8008556:	b2db      	uxtb	r3, r3
 8008558:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800855a:	78fb      	ldrb	r3, [r7, #3]
 800855c:	b2db      	uxtb	r3, r3
 800855e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008562:	2b80      	cmp	r3, #128	; 0x80
 8008564:	d0ef      	beq.n	8008546 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008566:	4b27      	ldr	r3, [pc, #156]	; (8008604 <xPortStartScheduler+0x134>)
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	f1c3 0307 	rsb	r3, r3, #7
 800856e:	2b04      	cmp	r3, #4
 8008570:	d00a      	beq.n	8008588 <xPortStartScheduler+0xb8>
	__asm volatile
 8008572:	f04f 0380 	mov.w	r3, #128	; 0x80
 8008576:	f383 8811 	msr	BASEPRI, r3
 800857a:	f3bf 8f6f 	isb	sy
 800857e:	f3bf 8f4f 	dsb	sy
 8008582:	60bb      	str	r3, [r7, #8]
}
 8008584:	bf00      	nop
 8008586:	e7fe      	b.n	8008586 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008588:	4b1e      	ldr	r3, [pc, #120]	; (8008604 <xPortStartScheduler+0x134>)
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	021b      	lsls	r3, r3, #8
 800858e:	4a1d      	ldr	r2, [pc, #116]	; (8008604 <xPortStartScheduler+0x134>)
 8008590:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008592:	4b1c      	ldr	r3, [pc, #112]	; (8008604 <xPortStartScheduler+0x134>)
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800859a:	4a1a      	ldr	r2, [pc, #104]	; (8008604 <xPortStartScheduler+0x134>)
 800859c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	b2da      	uxtb	r2, r3
 80085a2:	697b      	ldr	r3, [r7, #20]
 80085a4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80085a6:	4b18      	ldr	r3, [pc, #96]	; (8008608 <xPortStartScheduler+0x138>)
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	4a17      	ldr	r2, [pc, #92]	; (8008608 <xPortStartScheduler+0x138>)
 80085ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80085b0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80085b2:	4b15      	ldr	r3, [pc, #84]	; (8008608 <xPortStartScheduler+0x138>)
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	4a14      	ldr	r2, [pc, #80]	; (8008608 <xPortStartScheduler+0x138>)
 80085b8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80085bc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80085be:	f000 f8dd 	bl	800877c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80085c2:	4b12      	ldr	r3, [pc, #72]	; (800860c <xPortStartScheduler+0x13c>)
 80085c4:	2200      	movs	r2, #0
 80085c6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80085c8:	f000 f8fc 	bl	80087c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80085cc:	4b10      	ldr	r3, [pc, #64]	; (8008610 <xPortStartScheduler+0x140>)
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	4a0f      	ldr	r2, [pc, #60]	; (8008610 <xPortStartScheduler+0x140>)
 80085d2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80085d6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80085d8:	f7ff ff66 	bl	80084a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80085dc:	f7ff fbc4 	bl	8007d68 <vTaskSwitchContext>
	prvTaskExitError();
 80085e0:	f7ff ff1c 	bl	800841c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80085e4:	2300      	movs	r3, #0
}
 80085e6:	4618      	mov	r0, r3
 80085e8:	3718      	adds	r7, #24
 80085ea:	46bd      	mov	sp, r7
 80085ec:	bd80      	pop	{r7, pc}
 80085ee:	bf00      	nop
 80085f0:	e000ed00 	.word	0xe000ed00
 80085f4:	410fc271 	.word	0x410fc271
 80085f8:	410fc270 	.word	0x410fc270
 80085fc:	e000e400 	.word	0xe000e400
 8008600:	20000518 	.word	0x20000518
 8008604:	2000051c 	.word	0x2000051c
 8008608:	e000ed20 	.word	0xe000ed20
 800860c:	200000f4 	.word	0x200000f4
 8008610:	e000ef34 	.word	0xe000ef34

08008614 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008614:	b480      	push	{r7}
 8008616:	b083      	sub	sp, #12
 8008618:	af00      	add	r7, sp, #0
	__asm volatile
 800861a:	f04f 0380 	mov.w	r3, #128	; 0x80
 800861e:	f383 8811 	msr	BASEPRI, r3
 8008622:	f3bf 8f6f 	isb	sy
 8008626:	f3bf 8f4f 	dsb	sy
 800862a:	607b      	str	r3, [r7, #4]
}
 800862c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800862e:	4b0f      	ldr	r3, [pc, #60]	; (800866c <vPortEnterCritical+0x58>)
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	3301      	adds	r3, #1
 8008634:	4a0d      	ldr	r2, [pc, #52]	; (800866c <vPortEnterCritical+0x58>)
 8008636:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008638:	4b0c      	ldr	r3, [pc, #48]	; (800866c <vPortEnterCritical+0x58>)
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	2b01      	cmp	r3, #1
 800863e:	d10f      	bne.n	8008660 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008640:	4b0b      	ldr	r3, [pc, #44]	; (8008670 <vPortEnterCritical+0x5c>)
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	b2db      	uxtb	r3, r3
 8008646:	2b00      	cmp	r3, #0
 8008648:	d00a      	beq.n	8008660 <vPortEnterCritical+0x4c>
	__asm volatile
 800864a:	f04f 0380 	mov.w	r3, #128	; 0x80
 800864e:	f383 8811 	msr	BASEPRI, r3
 8008652:	f3bf 8f6f 	isb	sy
 8008656:	f3bf 8f4f 	dsb	sy
 800865a:	603b      	str	r3, [r7, #0]
}
 800865c:	bf00      	nop
 800865e:	e7fe      	b.n	800865e <vPortEnterCritical+0x4a>
	}
}
 8008660:	bf00      	nop
 8008662:	370c      	adds	r7, #12
 8008664:	46bd      	mov	sp, r7
 8008666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866a:	4770      	bx	lr
 800866c:	200000f4 	.word	0x200000f4
 8008670:	e000ed04 	.word	0xe000ed04

08008674 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008674:	b480      	push	{r7}
 8008676:	b083      	sub	sp, #12
 8008678:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800867a:	4b12      	ldr	r3, [pc, #72]	; (80086c4 <vPortExitCritical+0x50>)
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	2b00      	cmp	r3, #0
 8008680:	d10a      	bne.n	8008698 <vPortExitCritical+0x24>
	__asm volatile
 8008682:	f04f 0380 	mov.w	r3, #128	; 0x80
 8008686:	f383 8811 	msr	BASEPRI, r3
 800868a:	f3bf 8f6f 	isb	sy
 800868e:	f3bf 8f4f 	dsb	sy
 8008692:	607b      	str	r3, [r7, #4]
}
 8008694:	bf00      	nop
 8008696:	e7fe      	b.n	8008696 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008698:	4b0a      	ldr	r3, [pc, #40]	; (80086c4 <vPortExitCritical+0x50>)
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	3b01      	subs	r3, #1
 800869e:	4a09      	ldr	r2, [pc, #36]	; (80086c4 <vPortExitCritical+0x50>)
 80086a0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80086a2:	4b08      	ldr	r3, [pc, #32]	; (80086c4 <vPortExitCritical+0x50>)
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d105      	bne.n	80086b6 <vPortExitCritical+0x42>
 80086aa:	2300      	movs	r3, #0
 80086ac:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80086b4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80086b6:	bf00      	nop
 80086b8:	370c      	adds	r7, #12
 80086ba:	46bd      	mov	sp, r7
 80086bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c0:	4770      	bx	lr
 80086c2:	bf00      	nop
 80086c4:	200000f4 	.word	0x200000f4
	...

080086d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80086d0:	f3ef 8009 	mrs	r0, PSP
 80086d4:	f3bf 8f6f 	isb	sy
 80086d8:	4b15      	ldr	r3, [pc, #84]	; (8008730 <pxCurrentTCBConst>)
 80086da:	681a      	ldr	r2, [r3, #0]
 80086dc:	f01e 0f10 	tst.w	lr, #16
 80086e0:	bf08      	it	eq
 80086e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80086e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086ea:	6010      	str	r0, [r2, #0]
 80086ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80086f0:	f04f 0080 	mov.w	r0, #128	; 0x80
 80086f4:	f380 8811 	msr	BASEPRI, r0
 80086f8:	f3bf 8f4f 	dsb	sy
 80086fc:	f3bf 8f6f 	isb	sy
 8008700:	f7ff fb32 	bl	8007d68 <vTaskSwitchContext>
 8008704:	f04f 0000 	mov.w	r0, #0
 8008708:	f380 8811 	msr	BASEPRI, r0
 800870c:	bc09      	pop	{r0, r3}
 800870e:	6819      	ldr	r1, [r3, #0]
 8008710:	6808      	ldr	r0, [r1, #0]
 8008712:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008716:	f01e 0f10 	tst.w	lr, #16
 800871a:	bf08      	it	eq
 800871c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008720:	f380 8809 	msr	PSP, r0
 8008724:	f3bf 8f6f 	isb	sy
 8008728:	4770      	bx	lr
 800872a:	bf00      	nop
 800872c:	f3af 8000 	nop.w

08008730 <pxCurrentTCBConst>:
 8008730:	200003ec 	.word	0x200003ec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008734:	bf00      	nop
 8008736:	bf00      	nop

08008738 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008738:	b580      	push	{r7, lr}
 800873a:	b082      	sub	sp, #8
 800873c:	af00      	add	r7, sp, #0
	__asm volatile
 800873e:	f04f 0380 	mov.w	r3, #128	; 0x80
 8008742:	f383 8811 	msr	BASEPRI, r3
 8008746:	f3bf 8f6f 	isb	sy
 800874a:	f3bf 8f4f 	dsb	sy
 800874e:	607b      	str	r3, [r7, #4]
}
 8008750:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008752:	f7ff fa51 	bl	8007bf8 <xTaskIncrementTick>
 8008756:	4603      	mov	r3, r0
 8008758:	2b00      	cmp	r3, #0
 800875a:	d003      	beq.n	8008764 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800875c:	4b06      	ldr	r3, [pc, #24]	; (8008778 <xPortSysTickHandler+0x40>)
 800875e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008762:	601a      	str	r2, [r3, #0]
 8008764:	2300      	movs	r3, #0
 8008766:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008768:	683b      	ldr	r3, [r7, #0]
 800876a:	f383 8811 	msr	BASEPRI, r3
}
 800876e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008770:	bf00      	nop
 8008772:	3708      	adds	r7, #8
 8008774:	46bd      	mov	sp, r7
 8008776:	bd80      	pop	{r7, pc}
 8008778:	e000ed04 	.word	0xe000ed04

0800877c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800877c:	b480      	push	{r7}
 800877e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008780:	4b0b      	ldr	r3, [pc, #44]	; (80087b0 <vPortSetupTimerInterrupt+0x34>)
 8008782:	2200      	movs	r2, #0
 8008784:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008786:	4b0b      	ldr	r3, [pc, #44]	; (80087b4 <vPortSetupTimerInterrupt+0x38>)
 8008788:	2200      	movs	r2, #0
 800878a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800878c:	4b0a      	ldr	r3, [pc, #40]	; (80087b8 <vPortSetupTimerInterrupt+0x3c>)
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	4a0a      	ldr	r2, [pc, #40]	; (80087bc <vPortSetupTimerInterrupt+0x40>)
 8008792:	fba2 2303 	umull	r2, r3, r2, r3
 8008796:	099b      	lsrs	r3, r3, #6
 8008798:	4a09      	ldr	r2, [pc, #36]	; (80087c0 <vPortSetupTimerInterrupt+0x44>)
 800879a:	3b01      	subs	r3, #1
 800879c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800879e:	4b04      	ldr	r3, [pc, #16]	; (80087b0 <vPortSetupTimerInterrupt+0x34>)
 80087a0:	2207      	movs	r2, #7
 80087a2:	601a      	str	r2, [r3, #0]
}
 80087a4:	bf00      	nop
 80087a6:	46bd      	mov	sp, r7
 80087a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ac:	4770      	bx	lr
 80087ae:	bf00      	nop
 80087b0:	e000e010 	.word	0xe000e010
 80087b4:	e000e018 	.word	0xe000e018
 80087b8:	200000e8 	.word	0x200000e8
 80087bc:	10624dd3 	.word	0x10624dd3
 80087c0:	e000e014 	.word	0xe000e014

080087c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80087c4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80087d4 <vPortEnableVFP+0x10>
 80087c8:	6801      	ldr	r1, [r0, #0]
 80087ca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80087ce:	6001      	str	r1, [r0, #0]
 80087d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80087d2:	bf00      	nop
 80087d4:	e000ed88 	.word	0xe000ed88

080087d8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80087d8:	b580      	push	{r7, lr}
 80087da:	b08a      	sub	sp, #40	; 0x28
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80087e0:	2300      	movs	r3, #0
 80087e2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80087e4:	f7ff f95e 	bl	8007aa4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80087e8:	4b5b      	ldr	r3, [pc, #364]	; (8008958 <pvPortMalloc+0x180>)
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d101      	bne.n	80087f4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80087f0:	f000 f920 	bl	8008a34 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80087f4:	4b59      	ldr	r3, [pc, #356]	; (800895c <pvPortMalloc+0x184>)
 80087f6:	681a      	ldr	r2, [r3, #0]
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	4013      	ands	r3, r2
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	f040 8093 	bne.w	8008928 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	2b00      	cmp	r3, #0
 8008806:	d01d      	beq.n	8008844 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008808:	2208      	movs	r2, #8
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	4413      	add	r3, r2
 800880e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	f003 0307 	and.w	r3, r3, #7
 8008816:	2b00      	cmp	r3, #0
 8008818:	d014      	beq.n	8008844 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	f023 0307 	bic.w	r3, r3, #7
 8008820:	3308      	adds	r3, #8
 8008822:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	f003 0307 	and.w	r3, r3, #7
 800882a:	2b00      	cmp	r3, #0
 800882c:	d00a      	beq.n	8008844 <pvPortMalloc+0x6c>
	__asm volatile
 800882e:	f04f 0380 	mov.w	r3, #128	; 0x80
 8008832:	f383 8811 	msr	BASEPRI, r3
 8008836:	f3bf 8f6f 	isb	sy
 800883a:	f3bf 8f4f 	dsb	sy
 800883e:	617b      	str	r3, [r7, #20]
}
 8008840:	bf00      	nop
 8008842:	e7fe      	b.n	8008842 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	2b00      	cmp	r3, #0
 8008848:	d06e      	beq.n	8008928 <pvPortMalloc+0x150>
 800884a:	4b45      	ldr	r3, [pc, #276]	; (8008960 <pvPortMalloc+0x188>)
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	687a      	ldr	r2, [r7, #4]
 8008850:	429a      	cmp	r2, r3
 8008852:	d869      	bhi.n	8008928 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008854:	4b43      	ldr	r3, [pc, #268]	; (8008964 <pvPortMalloc+0x18c>)
 8008856:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008858:	4b42      	ldr	r3, [pc, #264]	; (8008964 <pvPortMalloc+0x18c>)
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800885e:	e004      	b.n	800886a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008862:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800886a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800886c:	685b      	ldr	r3, [r3, #4]
 800886e:	687a      	ldr	r2, [r7, #4]
 8008870:	429a      	cmp	r2, r3
 8008872:	d903      	bls.n	800887c <pvPortMalloc+0xa4>
 8008874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d1f1      	bne.n	8008860 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800887c:	4b36      	ldr	r3, [pc, #216]	; (8008958 <pvPortMalloc+0x180>)
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008882:	429a      	cmp	r2, r3
 8008884:	d050      	beq.n	8008928 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008886:	6a3b      	ldr	r3, [r7, #32]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	2208      	movs	r2, #8
 800888c:	4413      	add	r3, r2
 800888e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008892:	681a      	ldr	r2, [r3, #0]
 8008894:	6a3b      	ldr	r3, [r7, #32]
 8008896:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800889a:	685a      	ldr	r2, [r3, #4]
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	1ad2      	subs	r2, r2, r3
 80088a0:	2308      	movs	r3, #8
 80088a2:	005b      	lsls	r3, r3, #1
 80088a4:	429a      	cmp	r2, r3
 80088a6:	d91f      	bls.n	80088e8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80088a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	4413      	add	r3, r2
 80088ae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80088b0:	69bb      	ldr	r3, [r7, #24]
 80088b2:	f003 0307 	and.w	r3, r3, #7
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d00a      	beq.n	80088d0 <pvPortMalloc+0xf8>
	__asm volatile
 80088ba:	f04f 0380 	mov.w	r3, #128	; 0x80
 80088be:	f383 8811 	msr	BASEPRI, r3
 80088c2:	f3bf 8f6f 	isb	sy
 80088c6:	f3bf 8f4f 	dsb	sy
 80088ca:	613b      	str	r3, [r7, #16]
}
 80088cc:	bf00      	nop
 80088ce:	e7fe      	b.n	80088ce <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80088d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088d2:	685a      	ldr	r2, [r3, #4]
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	1ad2      	subs	r2, r2, r3
 80088d8:	69bb      	ldr	r3, [r7, #24]
 80088da:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80088dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088de:	687a      	ldr	r2, [r7, #4]
 80088e0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80088e2:	69b8      	ldr	r0, [r7, #24]
 80088e4:	f000 f908 	bl	8008af8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80088e8:	4b1d      	ldr	r3, [pc, #116]	; (8008960 <pvPortMalloc+0x188>)
 80088ea:	681a      	ldr	r2, [r3, #0]
 80088ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ee:	685b      	ldr	r3, [r3, #4]
 80088f0:	1ad3      	subs	r3, r2, r3
 80088f2:	4a1b      	ldr	r2, [pc, #108]	; (8008960 <pvPortMalloc+0x188>)
 80088f4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80088f6:	4b1a      	ldr	r3, [pc, #104]	; (8008960 <pvPortMalloc+0x188>)
 80088f8:	681a      	ldr	r2, [r3, #0]
 80088fa:	4b1b      	ldr	r3, [pc, #108]	; (8008968 <pvPortMalloc+0x190>)
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	429a      	cmp	r2, r3
 8008900:	d203      	bcs.n	800890a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008902:	4b17      	ldr	r3, [pc, #92]	; (8008960 <pvPortMalloc+0x188>)
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	4a18      	ldr	r2, [pc, #96]	; (8008968 <pvPortMalloc+0x190>)
 8008908:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800890a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800890c:	685a      	ldr	r2, [r3, #4]
 800890e:	4b13      	ldr	r3, [pc, #76]	; (800895c <pvPortMalloc+0x184>)
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	431a      	orrs	r2, r3
 8008914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008916:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800891a:	2200      	movs	r2, #0
 800891c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800891e:	4b13      	ldr	r3, [pc, #76]	; (800896c <pvPortMalloc+0x194>)
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	3301      	adds	r3, #1
 8008924:	4a11      	ldr	r2, [pc, #68]	; (800896c <pvPortMalloc+0x194>)
 8008926:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008928:	f7ff f8ca 	bl	8007ac0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800892c:	69fb      	ldr	r3, [r7, #28]
 800892e:	f003 0307 	and.w	r3, r3, #7
 8008932:	2b00      	cmp	r3, #0
 8008934:	d00a      	beq.n	800894c <pvPortMalloc+0x174>
	__asm volatile
 8008936:	f04f 0380 	mov.w	r3, #128	; 0x80
 800893a:	f383 8811 	msr	BASEPRI, r3
 800893e:	f3bf 8f6f 	isb	sy
 8008942:	f3bf 8f4f 	dsb	sy
 8008946:	60fb      	str	r3, [r7, #12]
}
 8008948:	bf00      	nop
 800894a:	e7fe      	b.n	800894a <pvPortMalloc+0x172>
	return pvReturn;
 800894c:	69fb      	ldr	r3, [r7, #28]
}
 800894e:	4618      	mov	r0, r3
 8008950:	3728      	adds	r7, #40	; 0x28
 8008952:	46bd      	mov	sp, r7
 8008954:	bd80      	pop	{r7, pc}
 8008956:	bf00      	nop
 8008958:	20004528 	.word	0x20004528
 800895c:	2000453c 	.word	0x2000453c
 8008960:	2000452c 	.word	0x2000452c
 8008964:	20004520 	.word	0x20004520
 8008968:	20004530 	.word	0x20004530
 800896c:	20004534 	.word	0x20004534

08008970 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008970:	b580      	push	{r7, lr}
 8008972:	b086      	sub	sp, #24
 8008974:	af00      	add	r7, sp, #0
 8008976:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	2b00      	cmp	r3, #0
 8008980:	d04d      	beq.n	8008a1e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008982:	2308      	movs	r3, #8
 8008984:	425b      	negs	r3, r3
 8008986:	697a      	ldr	r2, [r7, #20]
 8008988:	4413      	add	r3, r2
 800898a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800898c:	697b      	ldr	r3, [r7, #20]
 800898e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008990:	693b      	ldr	r3, [r7, #16]
 8008992:	685a      	ldr	r2, [r3, #4]
 8008994:	4b24      	ldr	r3, [pc, #144]	; (8008a28 <vPortFree+0xb8>)
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	4013      	ands	r3, r2
 800899a:	2b00      	cmp	r3, #0
 800899c:	d10a      	bne.n	80089b4 <vPortFree+0x44>
	__asm volatile
 800899e:	f04f 0380 	mov.w	r3, #128	; 0x80
 80089a2:	f383 8811 	msr	BASEPRI, r3
 80089a6:	f3bf 8f6f 	isb	sy
 80089aa:	f3bf 8f4f 	dsb	sy
 80089ae:	60fb      	str	r3, [r7, #12]
}
 80089b0:	bf00      	nop
 80089b2:	e7fe      	b.n	80089b2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80089b4:	693b      	ldr	r3, [r7, #16]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d00a      	beq.n	80089d2 <vPortFree+0x62>
	__asm volatile
 80089bc:	f04f 0380 	mov.w	r3, #128	; 0x80
 80089c0:	f383 8811 	msr	BASEPRI, r3
 80089c4:	f3bf 8f6f 	isb	sy
 80089c8:	f3bf 8f4f 	dsb	sy
 80089cc:	60bb      	str	r3, [r7, #8]
}
 80089ce:	bf00      	nop
 80089d0:	e7fe      	b.n	80089d0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80089d2:	693b      	ldr	r3, [r7, #16]
 80089d4:	685a      	ldr	r2, [r3, #4]
 80089d6:	4b14      	ldr	r3, [pc, #80]	; (8008a28 <vPortFree+0xb8>)
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	4013      	ands	r3, r2
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d01e      	beq.n	8008a1e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80089e0:	693b      	ldr	r3, [r7, #16]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d11a      	bne.n	8008a1e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80089e8:	693b      	ldr	r3, [r7, #16]
 80089ea:	685a      	ldr	r2, [r3, #4]
 80089ec:	4b0e      	ldr	r3, [pc, #56]	; (8008a28 <vPortFree+0xb8>)
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	43db      	mvns	r3, r3
 80089f2:	401a      	ands	r2, r3
 80089f4:	693b      	ldr	r3, [r7, #16]
 80089f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80089f8:	f7ff f854 	bl	8007aa4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80089fc:	693b      	ldr	r3, [r7, #16]
 80089fe:	685a      	ldr	r2, [r3, #4]
 8008a00:	4b0a      	ldr	r3, [pc, #40]	; (8008a2c <vPortFree+0xbc>)
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	4413      	add	r3, r2
 8008a06:	4a09      	ldr	r2, [pc, #36]	; (8008a2c <vPortFree+0xbc>)
 8008a08:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008a0a:	6938      	ldr	r0, [r7, #16]
 8008a0c:	f000 f874 	bl	8008af8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008a10:	4b07      	ldr	r3, [pc, #28]	; (8008a30 <vPortFree+0xc0>)
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	3301      	adds	r3, #1
 8008a16:	4a06      	ldr	r2, [pc, #24]	; (8008a30 <vPortFree+0xc0>)
 8008a18:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008a1a:	f7ff f851 	bl	8007ac0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008a1e:	bf00      	nop
 8008a20:	3718      	adds	r7, #24
 8008a22:	46bd      	mov	sp, r7
 8008a24:	bd80      	pop	{r7, pc}
 8008a26:	bf00      	nop
 8008a28:	2000453c 	.word	0x2000453c
 8008a2c:	2000452c 	.word	0x2000452c
 8008a30:	20004538 	.word	0x20004538

08008a34 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008a34:	b480      	push	{r7}
 8008a36:	b085      	sub	sp, #20
 8008a38:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008a3a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008a3e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008a40:	4b27      	ldr	r3, [pc, #156]	; (8008ae0 <prvHeapInit+0xac>)
 8008a42:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	f003 0307 	and.w	r3, r3, #7
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d00c      	beq.n	8008a68 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	3307      	adds	r3, #7
 8008a52:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	f023 0307 	bic.w	r3, r3, #7
 8008a5a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008a5c:	68ba      	ldr	r2, [r7, #8]
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	1ad3      	subs	r3, r2, r3
 8008a62:	4a1f      	ldr	r2, [pc, #124]	; (8008ae0 <prvHeapInit+0xac>)
 8008a64:	4413      	add	r3, r2
 8008a66:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008a6c:	4a1d      	ldr	r2, [pc, #116]	; (8008ae4 <prvHeapInit+0xb0>)
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008a72:	4b1c      	ldr	r3, [pc, #112]	; (8008ae4 <prvHeapInit+0xb0>)
 8008a74:	2200      	movs	r2, #0
 8008a76:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	68ba      	ldr	r2, [r7, #8]
 8008a7c:	4413      	add	r3, r2
 8008a7e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008a80:	2208      	movs	r2, #8
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	1a9b      	subs	r3, r3, r2
 8008a86:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	f023 0307 	bic.w	r3, r3, #7
 8008a8e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	4a15      	ldr	r2, [pc, #84]	; (8008ae8 <prvHeapInit+0xb4>)
 8008a94:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008a96:	4b14      	ldr	r3, [pc, #80]	; (8008ae8 <prvHeapInit+0xb4>)
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008a9e:	4b12      	ldr	r3, [pc, #72]	; (8008ae8 <prvHeapInit+0xb4>)
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	68fa      	ldr	r2, [r7, #12]
 8008aae:	1ad2      	subs	r2, r2, r3
 8008ab0:	683b      	ldr	r3, [r7, #0]
 8008ab2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008ab4:	4b0c      	ldr	r3, [pc, #48]	; (8008ae8 <prvHeapInit+0xb4>)
 8008ab6:	681a      	ldr	r2, [r3, #0]
 8008ab8:	683b      	ldr	r3, [r7, #0]
 8008aba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008abc:	683b      	ldr	r3, [r7, #0]
 8008abe:	685b      	ldr	r3, [r3, #4]
 8008ac0:	4a0a      	ldr	r2, [pc, #40]	; (8008aec <prvHeapInit+0xb8>)
 8008ac2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008ac4:	683b      	ldr	r3, [r7, #0]
 8008ac6:	685b      	ldr	r3, [r3, #4]
 8008ac8:	4a09      	ldr	r2, [pc, #36]	; (8008af0 <prvHeapInit+0xbc>)
 8008aca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008acc:	4b09      	ldr	r3, [pc, #36]	; (8008af4 <prvHeapInit+0xc0>)
 8008ace:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008ad2:	601a      	str	r2, [r3, #0]
}
 8008ad4:	bf00      	nop
 8008ad6:	3714      	adds	r7, #20
 8008ad8:	46bd      	mov	sp, r7
 8008ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ade:	4770      	bx	lr
 8008ae0:	20000520 	.word	0x20000520
 8008ae4:	20004520 	.word	0x20004520
 8008ae8:	20004528 	.word	0x20004528
 8008aec:	20004530 	.word	0x20004530
 8008af0:	2000452c 	.word	0x2000452c
 8008af4:	2000453c 	.word	0x2000453c

08008af8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008af8:	b480      	push	{r7}
 8008afa:	b085      	sub	sp, #20
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008b00:	4b28      	ldr	r3, [pc, #160]	; (8008ba4 <prvInsertBlockIntoFreeList+0xac>)
 8008b02:	60fb      	str	r3, [r7, #12]
 8008b04:	e002      	b.n	8008b0c <prvInsertBlockIntoFreeList+0x14>
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	60fb      	str	r3, [r7, #12]
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	687a      	ldr	r2, [r7, #4]
 8008b12:	429a      	cmp	r2, r3
 8008b14:	d8f7      	bhi.n	8008b06 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	685b      	ldr	r3, [r3, #4]
 8008b1e:	68ba      	ldr	r2, [r7, #8]
 8008b20:	4413      	add	r3, r2
 8008b22:	687a      	ldr	r2, [r7, #4]
 8008b24:	429a      	cmp	r2, r3
 8008b26:	d108      	bne.n	8008b3a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	685a      	ldr	r2, [r3, #4]
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	685b      	ldr	r3, [r3, #4]
 8008b30:	441a      	add	r2, r3
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	685b      	ldr	r3, [r3, #4]
 8008b42:	68ba      	ldr	r2, [r7, #8]
 8008b44:	441a      	add	r2, r3
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	429a      	cmp	r2, r3
 8008b4c:	d118      	bne.n	8008b80 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	681a      	ldr	r2, [r3, #0]
 8008b52:	4b15      	ldr	r3, [pc, #84]	; (8008ba8 <prvInsertBlockIntoFreeList+0xb0>)
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	429a      	cmp	r2, r3
 8008b58:	d00d      	beq.n	8008b76 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	685a      	ldr	r2, [r3, #4]
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	685b      	ldr	r3, [r3, #4]
 8008b64:	441a      	add	r2, r3
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	681a      	ldr	r2, [r3, #0]
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	601a      	str	r2, [r3, #0]
 8008b74:	e008      	b.n	8008b88 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008b76:	4b0c      	ldr	r3, [pc, #48]	; (8008ba8 <prvInsertBlockIntoFreeList+0xb0>)
 8008b78:	681a      	ldr	r2, [r3, #0]
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	601a      	str	r2, [r3, #0]
 8008b7e:	e003      	b.n	8008b88 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	681a      	ldr	r2, [r3, #0]
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008b88:	68fa      	ldr	r2, [r7, #12]
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	429a      	cmp	r2, r3
 8008b8e:	d002      	beq.n	8008b96 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	687a      	ldr	r2, [r7, #4]
 8008b94:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008b96:	bf00      	nop
 8008b98:	3714      	adds	r7, #20
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba0:	4770      	bx	lr
 8008ba2:	bf00      	nop
 8008ba4:	20004520 	.word	0x20004520
 8008ba8:	20004528 	.word	0x20004528

08008bac <__errno>:
 8008bac:	4b01      	ldr	r3, [pc, #4]	; (8008bb4 <__errno+0x8>)
 8008bae:	6818      	ldr	r0, [r3, #0]
 8008bb0:	4770      	bx	lr
 8008bb2:	bf00      	nop
 8008bb4:	200000f8 	.word	0x200000f8

08008bb8 <__libc_init_array>:
 8008bb8:	b570      	push	{r4, r5, r6, lr}
 8008bba:	4d0d      	ldr	r5, [pc, #52]	; (8008bf0 <__libc_init_array+0x38>)
 8008bbc:	4c0d      	ldr	r4, [pc, #52]	; (8008bf4 <__libc_init_array+0x3c>)
 8008bbe:	1b64      	subs	r4, r4, r5
 8008bc0:	10a4      	asrs	r4, r4, #2
 8008bc2:	2600      	movs	r6, #0
 8008bc4:	42a6      	cmp	r6, r4
 8008bc6:	d109      	bne.n	8008bdc <__libc_init_array+0x24>
 8008bc8:	4d0b      	ldr	r5, [pc, #44]	; (8008bf8 <__libc_init_array+0x40>)
 8008bca:	4c0c      	ldr	r4, [pc, #48]	; (8008bfc <__libc_init_array+0x44>)
 8008bcc:	f001 f832 	bl	8009c34 <_init>
 8008bd0:	1b64      	subs	r4, r4, r5
 8008bd2:	10a4      	asrs	r4, r4, #2
 8008bd4:	2600      	movs	r6, #0
 8008bd6:	42a6      	cmp	r6, r4
 8008bd8:	d105      	bne.n	8008be6 <__libc_init_array+0x2e>
 8008bda:	bd70      	pop	{r4, r5, r6, pc}
 8008bdc:	f855 3b04 	ldr.w	r3, [r5], #4
 8008be0:	4798      	blx	r3
 8008be2:	3601      	adds	r6, #1
 8008be4:	e7ee      	b.n	8008bc4 <__libc_init_array+0xc>
 8008be6:	f855 3b04 	ldr.w	r3, [r5], #4
 8008bea:	4798      	blx	r3
 8008bec:	3601      	adds	r6, #1
 8008bee:	e7f2      	b.n	8008bd6 <__libc_init_array+0x1e>
 8008bf0:	08009e2c 	.word	0x08009e2c
 8008bf4:	08009e2c 	.word	0x08009e2c
 8008bf8:	08009e2c 	.word	0x08009e2c
 8008bfc:	08009e30 	.word	0x08009e30

08008c00 <memcpy>:
 8008c00:	440a      	add	r2, r1
 8008c02:	4291      	cmp	r1, r2
 8008c04:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c08:	d100      	bne.n	8008c0c <memcpy+0xc>
 8008c0a:	4770      	bx	lr
 8008c0c:	b510      	push	{r4, lr}
 8008c0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c12:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c16:	4291      	cmp	r1, r2
 8008c18:	d1f9      	bne.n	8008c0e <memcpy+0xe>
 8008c1a:	bd10      	pop	{r4, pc}

08008c1c <memset>:
 8008c1c:	4402      	add	r2, r0
 8008c1e:	4603      	mov	r3, r0
 8008c20:	4293      	cmp	r3, r2
 8008c22:	d100      	bne.n	8008c26 <memset+0xa>
 8008c24:	4770      	bx	lr
 8008c26:	f803 1b01 	strb.w	r1, [r3], #1
 8008c2a:	e7f9      	b.n	8008c20 <memset+0x4>

08008c2c <iprintf>:
 8008c2c:	b40f      	push	{r0, r1, r2, r3}
 8008c2e:	4b0a      	ldr	r3, [pc, #40]	; (8008c58 <iprintf+0x2c>)
 8008c30:	b513      	push	{r0, r1, r4, lr}
 8008c32:	681c      	ldr	r4, [r3, #0]
 8008c34:	b124      	cbz	r4, 8008c40 <iprintf+0x14>
 8008c36:	69a3      	ldr	r3, [r4, #24]
 8008c38:	b913      	cbnz	r3, 8008c40 <iprintf+0x14>
 8008c3a:	4620      	mov	r0, r4
 8008c3c:	f000 fa5e 	bl	80090fc <__sinit>
 8008c40:	ab05      	add	r3, sp, #20
 8008c42:	9a04      	ldr	r2, [sp, #16]
 8008c44:	68a1      	ldr	r1, [r4, #8]
 8008c46:	9301      	str	r3, [sp, #4]
 8008c48:	4620      	mov	r0, r4
 8008c4a:	f000 fc67 	bl	800951c <_vfiprintf_r>
 8008c4e:	b002      	add	sp, #8
 8008c50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c54:	b004      	add	sp, #16
 8008c56:	4770      	bx	lr
 8008c58:	200000f8 	.word	0x200000f8

08008c5c <_puts_r>:
 8008c5c:	b570      	push	{r4, r5, r6, lr}
 8008c5e:	460e      	mov	r6, r1
 8008c60:	4605      	mov	r5, r0
 8008c62:	b118      	cbz	r0, 8008c6c <_puts_r+0x10>
 8008c64:	6983      	ldr	r3, [r0, #24]
 8008c66:	b90b      	cbnz	r3, 8008c6c <_puts_r+0x10>
 8008c68:	f000 fa48 	bl	80090fc <__sinit>
 8008c6c:	69ab      	ldr	r3, [r5, #24]
 8008c6e:	68ac      	ldr	r4, [r5, #8]
 8008c70:	b913      	cbnz	r3, 8008c78 <_puts_r+0x1c>
 8008c72:	4628      	mov	r0, r5
 8008c74:	f000 fa42 	bl	80090fc <__sinit>
 8008c78:	4b2c      	ldr	r3, [pc, #176]	; (8008d2c <_puts_r+0xd0>)
 8008c7a:	429c      	cmp	r4, r3
 8008c7c:	d120      	bne.n	8008cc0 <_puts_r+0x64>
 8008c7e:	686c      	ldr	r4, [r5, #4]
 8008c80:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008c82:	07db      	lsls	r3, r3, #31
 8008c84:	d405      	bmi.n	8008c92 <_puts_r+0x36>
 8008c86:	89a3      	ldrh	r3, [r4, #12]
 8008c88:	0598      	lsls	r0, r3, #22
 8008c8a:	d402      	bmi.n	8008c92 <_puts_r+0x36>
 8008c8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008c8e:	f000 fad3 	bl	8009238 <__retarget_lock_acquire_recursive>
 8008c92:	89a3      	ldrh	r3, [r4, #12]
 8008c94:	0719      	lsls	r1, r3, #28
 8008c96:	d51d      	bpl.n	8008cd4 <_puts_r+0x78>
 8008c98:	6923      	ldr	r3, [r4, #16]
 8008c9a:	b1db      	cbz	r3, 8008cd4 <_puts_r+0x78>
 8008c9c:	3e01      	subs	r6, #1
 8008c9e:	68a3      	ldr	r3, [r4, #8]
 8008ca0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008ca4:	3b01      	subs	r3, #1
 8008ca6:	60a3      	str	r3, [r4, #8]
 8008ca8:	bb39      	cbnz	r1, 8008cfa <_puts_r+0x9e>
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	da38      	bge.n	8008d20 <_puts_r+0xc4>
 8008cae:	4622      	mov	r2, r4
 8008cb0:	210a      	movs	r1, #10
 8008cb2:	4628      	mov	r0, r5
 8008cb4:	f000 f848 	bl	8008d48 <__swbuf_r>
 8008cb8:	3001      	adds	r0, #1
 8008cba:	d011      	beq.n	8008ce0 <_puts_r+0x84>
 8008cbc:	250a      	movs	r5, #10
 8008cbe:	e011      	b.n	8008ce4 <_puts_r+0x88>
 8008cc0:	4b1b      	ldr	r3, [pc, #108]	; (8008d30 <_puts_r+0xd4>)
 8008cc2:	429c      	cmp	r4, r3
 8008cc4:	d101      	bne.n	8008cca <_puts_r+0x6e>
 8008cc6:	68ac      	ldr	r4, [r5, #8]
 8008cc8:	e7da      	b.n	8008c80 <_puts_r+0x24>
 8008cca:	4b1a      	ldr	r3, [pc, #104]	; (8008d34 <_puts_r+0xd8>)
 8008ccc:	429c      	cmp	r4, r3
 8008cce:	bf08      	it	eq
 8008cd0:	68ec      	ldreq	r4, [r5, #12]
 8008cd2:	e7d5      	b.n	8008c80 <_puts_r+0x24>
 8008cd4:	4621      	mov	r1, r4
 8008cd6:	4628      	mov	r0, r5
 8008cd8:	f000 f888 	bl	8008dec <__swsetup_r>
 8008cdc:	2800      	cmp	r0, #0
 8008cde:	d0dd      	beq.n	8008c9c <_puts_r+0x40>
 8008ce0:	f04f 35ff 	mov.w	r5, #4294967295
 8008ce4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008ce6:	07da      	lsls	r2, r3, #31
 8008ce8:	d405      	bmi.n	8008cf6 <_puts_r+0x9a>
 8008cea:	89a3      	ldrh	r3, [r4, #12]
 8008cec:	059b      	lsls	r3, r3, #22
 8008cee:	d402      	bmi.n	8008cf6 <_puts_r+0x9a>
 8008cf0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008cf2:	f000 faa2 	bl	800923a <__retarget_lock_release_recursive>
 8008cf6:	4628      	mov	r0, r5
 8008cf8:	bd70      	pop	{r4, r5, r6, pc}
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	da04      	bge.n	8008d08 <_puts_r+0xac>
 8008cfe:	69a2      	ldr	r2, [r4, #24]
 8008d00:	429a      	cmp	r2, r3
 8008d02:	dc06      	bgt.n	8008d12 <_puts_r+0xb6>
 8008d04:	290a      	cmp	r1, #10
 8008d06:	d004      	beq.n	8008d12 <_puts_r+0xb6>
 8008d08:	6823      	ldr	r3, [r4, #0]
 8008d0a:	1c5a      	adds	r2, r3, #1
 8008d0c:	6022      	str	r2, [r4, #0]
 8008d0e:	7019      	strb	r1, [r3, #0]
 8008d10:	e7c5      	b.n	8008c9e <_puts_r+0x42>
 8008d12:	4622      	mov	r2, r4
 8008d14:	4628      	mov	r0, r5
 8008d16:	f000 f817 	bl	8008d48 <__swbuf_r>
 8008d1a:	3001      	adds	r0, #1
 8008d1c:	d1bf      	bne.n	8008c9e <_puts_r+0x42>
 8008d1e:	e7df      	b.n	8008ce0 <_puts_r+0x84>
 8008d20:	6823      	ldr	r3, [r4, #0]
 8008d22:	250a      	movs	r5, #10
 8008d24:	1c5a      	adds	r2, r3, #1
 8008d26:	6022      	str	r2, [r4, #0]
 8008d28:	701d      	strb	r5, [r3, #0]
 8008d2a:	e7db      	b.n	8008ce4 <_puts_r+0x88>
 8008d2c:	08009db0 	.word	0x08009db0
 8008d30:	08009dd0 	.word	0x08009dd0
 8008d34:	08009d90 	.word	0x08009d90

08008d38 <puts>:
 8008d38:	4b02      	ldr	r3, [pc, #8]	; (8008d44 <puts+0xc>)
 8008d3a:	4601      	mov	r1, r0
 8008d3c:	6818      	ldr	r0, [r3, #0]
 8008d3e:	f7ff bf8d 	b.w	8008c5c <_puts_r>
 8008d42:	bf00      	nop
 8008d44:	200000f8 	.word	0x200000f8

08008d48 <__swbuf_r>:
 8008d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d4a:	460e      	mov	r6, r1
 8008d4c:	4614      	mov	r4, r2
 8008d4e:	4605      	mov	r5, r0
 8008d50:	b118      	cbz	r0, 8008d5a <__swbuf_r+0x12>
 8008d52:	6983      	ldr	r3, [r0, #24]
 8008d54:	b90b      	cbnz	r3, 8008d5a <__swbuf_r+0x12>
 8008d56:	f000 f9d1 	bl	80090fc <__sinit>
 8008d5a:	4b21      	ldr	r3, [pc, #132]	; (8008de0 <__swbuf_r+0x98>)
 8008d5c:	429c      	cmp	r4, r3
 8008d5e:	d12b      	bne.n	8008db8 <__swbuf_r+0x70>
 8008d60:	686c      	ldr	r4, [r5, #4]
 8008d62:	69a3      	ldr	r3, [r4, #24]
 8008d64:	60a3      	str	r3, [r4, #8]
 8008d66:	89a3      	ldrh	r3, [r4, #12]
 8008d68:	071a      	lsls	r2, r3, #28
 8008d6a:	d52f      	bpl.n	8008dcc <__swbuf_r+0x84>
 8008d6c:	6923      	ldr	r3, [r4, #16]
 8008d6e:	b36b      	cbz	r3, 8008dcc <__swbuf_r+0x84>
 8008d70:	6923      	ldr	r3, [r4, #16]
 8008d72:	6820      	ldr	r0, [r4, #0]
 8008d74:	1ac0      	subs	r0, r0, r3
 8008d76:	6963      	ldr	r3, [r4, #20]
 8008d78:	b2f6      	uxtb	r6, r6
 8008d7a:	4283      	cmp	r3, r0
 8008d7c:	4637      	mov	r7, r6
 8008d7e:	dc04      	bgt.n	8008d8a <__swbuf_r+0x42>
 8008d80:	4621      	mov	r1, r4
 8008d82:	4628      	mov	r0, r5
 8008d84:	f000 f926 	bl	8008fd4 <_fflush_r>
 8008d88:	bb30      	cbnz	r0, 8008dd8 <__swbuf_r+0x90>
 8008d8a:	68a3      	ldr	r3, [r4, #8]
 8008d8c:	3b01      	subs	r3, #1
 8008d8e:	60a3      	str	r3, [r4, #8]
 8008d90:	6823      	ldr	r3, [r4, #0]
 8008d92:	1c5a      	adds	r2, r3, #1
 8008d94:	6022      	str	r2, [r4, #0]
 8008d96:	701e      	strb	r6, [r3, #0]
 8008d98:	6963      	ldr	r3, [r4, #20]
 8008d9a:	3001      	adds	r0, #1
 8008d9c:	4283      	cmp	r3, r0
 8008d9e:	d004      	beq.n	8008daa <__swbuf_r+0x62>
 8008da0:	89a3      	ldrh	r3, [r4, #12]
 8008da2:	07db      	lsls	r3, r3, #31
 8008da4:	d506      	bpl.n	8008db4 <__swbuf_r+0x6c>
 8008da6:	2e0a      	cmp	r6, #10
 8008da8:	d104      	bne.n	8008db4 <__swbuf_r+0x6c>
 8008daa:	4621      	mov	r1, r4
 8008dac:	4628      	mov	r0, r5
 8008dae:	f000 f911 	bl	8008fd4 <_fflush_r>
 8008db2:	b988      	cbnz	r0, 8008dd8 <__swbuf_r+0x90>
 8008db4:	4638      	mov	r0, r7
 8008db6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008db8:	4b0a      	ldr	r3, [pc, #40]	; (8008de4 <__swbuf_r+0x9c>)
 8008dba:	429c      	cmp	r4, r3
 8008dbc:	d101      	bne.n	8008dc2 <__swbuf_r+0x7a>
 8008dbe:	68ac      	ldr	r4, [r5, #8]
 8008dc0:	e7cf      	b.n	8008d62 <__swbuf_r+0x1a>
 8008dc2:	4b09      	ldr	r3, [pc, #36]	; (8008de8 <__swbuf_r+0xa0>)
 8008dc4:	429c      	cmp	r4, r3
 8008dc6:	bf08      	it	eq
 8008dc8:	68ec      	ldreq	r4, [r5, #12]
 8008dca:	e7ca      	b.n	8008d62 <__swbuf_r+0x1a>
 8008dcc:	4621      	mov	r1, r4
 8008dce:	4628      	mov	r0, r5
 8008dd0:	f000 f80c 	bl	8008dec <__swsetup_r>
 8008dd4:	2800      	cmp	r0, #0
 8008dd6:	d0cb      	beq.n	8008d70 <__swbuf_r+0x28>
 8008dd8:	f04f 37ff 	mov.w	r7, #4294967295
 8008ddc:	e7ea      	b.n	8008db4 <__swbuf_r+0x6c>
 8008dde:	bf00      	nop
 8008de0:	08009db0 	.word	0x08009db0
 8008de4:	08009dd0 	.word	0x08009dd0
 8008de8:	08009d90 	.word	0x08009d90

08008dec <__swsetup_r>:
 8008dec:	4b32      	ldr	r3, [pc, #200]	; (8008eb8 <__swsetup_r+0xcc>)
 8008dee:	b570      	push	{r4, r5, r6, lr}
 8008df0:	681d      	ldr	r5, [r3, #0]
 8008df2:	4606      	mov	r6, r0
 8008df4:	460c      	mov	r4, r1
 8008df6:	b125      	cbz	r5, 8008e02 <__swsetup_r+0x16>
 8008df8:	69ab      	ldr	r3, [r5, #24]
 8008dfa:	b913      	cbnz	r3, 8008e02 <__swsetup_r+0x16>
 8008dfc:	4628      	mov	r0, r5
 8008dfe:	f000 f97d 	bl	80090fc <__sinit>
 8008e02:	4b2e      	ldr	r3, [pc, #184]	; (8008ebc <__swsetup_r+0xd0>)
 8008e04:	429c      	cmp	r4, r3
 8008e06:	d10f      	bne.n	8008e28 <__swsetup_r+0x3c>
 8008e08:	686c      	ldr	r4, [r5, #4]
 8008e0a:	89a3      	ldrh	r3, [r4, #12]
 8008e0c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008e10:	0719      	lsls	r1, r3, #28
 8008e12:	d42c      	bmi.n	8008e6e <__swsetup_r+0x82>
 8008e14:	06dd      	lsls	r5, r3, #27
 8008e16:	d411      	bmi.n	8008e3c <__swsetup_r+0x50>
 8008e18:	2309      	movs	r3, #9
 8008e1a:	6033      	str	r3, [r6, #0]
 8008e1c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008e20:	81a3      	strh	r3, [r4, #12]
 8008e22:	f04f 30ff 	mov.w	r0, #4294967295
 8008e26:	e03e      	b.n	8008ea6 <__swsetup_r+0xba>
 8008e28:	4b25      	ldr	r3, [pc, #148]	; (8008ec0 <__swsetup_r+0xd4>)
 8008e2a:	429c      	cmp	r4, r3
 8008e2c:	d101      	bne.n	8008e32 <__swsetup_r+0x46>
 8008e2e:	68ac      	ldr	r4, [r5, #8]
 8008e30:	e7eb      	b.n	8008e0a <__swsetup_r+0x1e>
 8008e32:	4b24      	ldr	r3, [pc, #144]	; (8008ec4 <__swsetup_r+0xd8>)
 8008e34:	429c      	cmp	r4, r3
 8008e36:	bf08      	it	eq
 8008e38:	68ec      	ldreq	r4, [r5, #12]
 8008e3a:	e7e6      	b.n	8008e0a <__swsetup_r+0x1e>
 8008e3c:	0758      	lsls	r0, r3, #29
 8008e3e:	d512      	bpl.n	8008e66 <__swsetup_r+0x7a>
 8008e40:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008e42:	b141      	cbz	r1, 8008e56 <__swsetup_r+0x6a>
 8008e44:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008e48:	4299      	cmp	r1, r3
 8008e4a:	d002      	beq.n	8008e52 <__swsetup_r+0x66>
 8008e4c:	4630      	mov	r0, r6
 8008e4e:	f000 fa5b 	bl	8009308 <_free_r>
 8008e52:	2300      	movs	r3, #0
 8008e54:	6363      	str	r3, [r4, #52]	; 0x34
 8008e56:	89a3      	ldrh	r3, [r4, #12]
 8008e58:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008e5c:	81a3      	strh	r3, [r4, #12]
 8008e5e:	2300      	movs	r3, #0
 8008e60:	6063      	str	r3, [r4, #4]
 8008e62:	6923      	ldr	r3, [r4, #16]
 8008e64:	6023      	str	r3, [r4, #0]
 8008e66:	89a3      	ldrh	r3, [r4, #12]
 8008e68:	f043 0308 	orr.w	r3, r3, #8
 8008e6c:	81a3      	strh	r3, [r4, #12]
 8008e6e:	6923      	ldr	r3, [r4, #16]
 8008e70:	b94b      	cbnz	r3, 8008e86 <__swsetup_r+0x9a>
 8008e72:	89a3      	ldrh	r3, [r4, #12]
 8008e74:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008e78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008e7c:	d003      	beq.n	8008e86 <__swsetup_r+0x9a>
 8008e7e:	4621      	mov	r1, r4
 8008e80:	4630      	mov	r0, r6
 8008e82:	f000 fa01 	bl	8009288 <__smakebuf_r>
 8008e86:	89a0      	ldrh	r0, [r4, #12]
 8008e88:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008e8c:	f010 0301 	ands.w	r3, r0, #1
 8008e90:	d00a      	beq.n	8008ea8 <__swsetup_r+0xbc>
 8008e92:	2300      	movs	r3, #0
 8008e94:	60a3      	str	r3, [r4, #8]
 8008e96:	6963      	ldr	r3, [r4, #20]
 8008e98:	425b      	negs	r3, r3
 8008e9a:	61a3      	str	r3, [r4, #24]
 8008e9c:	6923      	ldr	r3, [r4, #16]
 8008e9e:	b943      	cbnz	r3, 8008eb2 <__swsetup_r+0xc6>
 8008ea0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008ea4:	d1ba      	bne.n	8008e1c <__swsetup_r+0x30>
 8008ea6:	bd70      	pop	{r4, r5, r6, pc}
 8008ea8:	0781      	lsls	r1, r0, #30
 8008eaa:	bf58      	it	pl
 8008eac:	6963      	ldrpl	r3, [r4, #20]
 8008eae:	60a3      	str	r3, [r4, #8]
 8008eb0:	e7f4      	b.n	8008e9c <__swsetup_r+0xb0>
 8008eb2:	2000      	movs	r0, #0
 8008eb4:	e7f7      	b.n	8008ea6 <__swsetup_r+0xba>
 8008eb6:	bf00      	nop
 8008eb8:	200000f8 	.word	0x200000f8
 8008ebc:	08009db0 	.word	0x08009db0
 8008ec0:	08009dd0 	.word	0x08009dd0
 8008ec4:	08009d90 	.word	0x08009d90

08008ec8 <__sflush_r>:
 8008ec8:	898a      	ldrh	r2, [r1, #12]
 8008eca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ece:	4605      	mov	r5, r0
 8008ed0:	0710      	lsls	r0, r2, #28
 8008ed2:	460c      	mov	r4, r1
 8008ed4:	d458      	bmi.n	8008f88 <__sflush_r+0xc0>
 8008ed6:	684b      	ldr	r3, [r1, #4]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	dc05      	bgt.n	8008ee8 <__sflush_r+0x20>
 8008edc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	dc02      	bgt.n	8008ee8 <__sflush_r+0x20>
 8008ee2:	2000      	movs	r0, #0
 8008ee4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ee8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008eea:	2e00      	cmp	r6, #0
 8008eec:	d0f9      	beq.n	8008ee2 <__sflush_r+0x1a>
 8008eee:	2300      	movs	r3, #0
 8008ef0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008ef4:	682f      	ldr	r7, [r5, #0]
 8008ef6:	602b      	str	r3, [r5, #0]
 8008ef8:	d032      	beq.n	8008f60 <__sflush_r+0x98>
 8008efa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008efc:	89a3      	ldrh	r3, [r4, #12]
 8008efe:	075a      	lsls	r2, r3, #29
 8008f00:	d505      	bpl.n	8008f0e <__sflush_r+0x46>
 8008f02:	6863      	ldr	r3, [r4, #4]
 8008f04:	1ac0      	subs	r0, r0, r3
 8008f06:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008f08:	b10b      	cbz	r3, 8008f0e <__sflush_r+0x46>
 8008f0a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008f0c:	1ac0      	subs	r0, r0, r3
 8008f0e:	2300      	movs	r3, #0
 8008f10:	4602      	mov	r2, r0
 8008f12:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008f14:	6a21      	ldr	r1, [r4, #32]
 8008f16:	4628      	mov	r0, r5
 8008f18:	47b0      	blx	r6
 8008f1a:	1c43      	adds	r3, r0, #1
 8008f1c:	89a3      	ldrh	r3, [r4, #12]
 8008f1e:	d106      	bne.n	8008f2e <__sflush_r+0x66>
 8008f20:	6829      	ldr	r1, [r5, #0]
 8008f22:	291d      	cmp	r1, #29
 8008f24:	d82c      	bhi.n	8008f80 <__sflush_r+0xb8>
 8008f26:	4a2a      	ldr	r2, [pc, #168]	; (8008fd0 <__sflush_r+0x108>)
 8008f28:	40ca      	lsrs	r2, r1
 8008f2a:	07d6      	lsls	r6, r2, #31
 8008f2c:	d528      	bpl.n	8008f80 <__sflush_r+0xb8>
 8008f2e:	2200      	movs	r2, #0
 8008f30:	6062      	str	r2, [r4, #4]
 8008f32:	04d9      	lsls	r1, r3, #19
 8008f34:	6922      	ldr	r2, [r4, #16]
 8008f36:	6022      	str	r2, [r4, #0]
 8008f38:	d504      	bpl.n	8008f44 <__sflush_r+0x7c>
 8008f3a:	1c42      	adds	r2, r0, #1
 8008f3c:	d101      	bne.n	8008f42 <__sflush_r+0x7a>
 8008f3e:	682b      	ldr	r3, [r5, #0]
 8008f40:	b903      	cbnz	r3, 8008f44 <__sflush_r+0x7c>
 8008f42:	6560      	str	r0, [r4, #84]	; 0x54
 8008f44:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008f46:	602f      	str	r7, [r5, #0]
 8008f48:	2900      	cmp	r1, #0
 8008f4a:	d0ca      	beq.n	8008ee2 <__sflush_r+0x1a>
 8008f4c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008f50:	4299      	cmp	r1, r3
 8008f52:	d002      	beq.n	8008f5a <__sflush_r+0x92>
 8008f54:	4628      	mov	r0, r5
 8008f56:	f000 f9d7 	bl	8009308 <_free_r>
 8008f5a:	2000      	movs	r0, #0
 8008f5c:	6360      	str	r0, [r4, #52]	; 0x34
 8008f5e:	e7c1      	b.n	8008ee4 <__sflush_r+0x1c>
 8008f60:	6a21      	ldr	r1, [r4, #32]
 8008f62:	2301      	movs	r3, #1
 8008f64:	4628      	mov	r0, r5
 8008f66:	47b0      	blx	r6
 8008f68:	1c41      	adds	r1, r0, #1
 8008f6a:	d1c7      	bne.n	8008efc <__sflush_r+0x34>
 8008f6c:	682b      	ldr	r3, [r5, #0]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d0c4      	beq.n	8008efc <__sflush_r+0x34>
 8008f72:	2b1d      	cmp	r3, #29
 8008f74:	d001      	beq.n	8008f7a <__sflush_r+0xb2>
 8008f76:	2b16      	cmp	r3, #22
 8008f78:	d101      	bne.n	8008f7e <__sflush_r+0xb6>
 8008f7a:	602f      	str	r7, [r5, #0]
 8008f7c:	e7b1      	b.n	8008ee2 <__sflush_r+0x1a>
 8008f7e:	89a3      	ldrh	r3, [r4, #12]
 8008f80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f84:	81a3      	strh	r3, [r4, #12]
 8008f86:	e7ad      	b.n	8008ee4 <__sflush_r+0x1c>
 8008f88:	690f      	ldr	r7, [r1, #16]
 8008f8a:	2f00      	cmp	r7, #0
 8008f8c:	d0a9      	beq.n	8008ee2 <__sflush_r+0x1a>
 8008f8e:	0793      	lsls	r3, r2, #30
 8008f90:	680e      	ldr	r6, [r1, #0]
 8008f92:	bf08      	it	eq
 8008f94:	694b      	ldreq	r3, [r1, #20]
 8008f96:	600f      	str	r7, [r1, #0]
 8008f98:	bf18      	it	ne
 8008f9a:	2300      	movne	r3, #0
 8008f9c:	eba6 0807 	sub.w	r8, r6, r7
 8008fa0:	608b      	str	r3, [r1, #8]
 8008fa2:	f1b8 0f00 	cmp.w	r8, #0
 8008fa6:	dd9c      	ble.n	8008ee2 <__sflush_r+0x1a>
 8008fa8:	6a21      	ldr	r1, [r4, #32]
 8008faa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008fac:	4643      	mov	r3, r8
 8008fae:	463a      	mov	r2, r7
 8008fb0:	4628      	mov	r0, r5
 8008fb2:	47b0      	blx	r6
 8008fb4:	2800      	cmp	r0, #0
 8008fb6:	dc06      	bgt.n	8008fc6 <__sflush_r+0xfe>
 8008fb8:	89a3      	ldrh	r3, [r4, #12]
 8008fba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fbe:	81a3      	strh	r3, [r4, #12]
 8008fc0:	f04f 30ff 	mov.w	r0, #4294967295
 8008fc4:	e78e      	b.n	8008ee4 <__sflush_r+0x1c>
 8008fc6:	4407      	add	r7, r0
 8008fc8:	eba8 0800 	sub.w	r8, r8, r0
 8008fcc:	e7e9      	b.n	8008fa2 <__sflush_r+0xda>
 8008fce:	bf00      	nop
 8008fd0:	20400001 	.word	0x20400001

08008fd4 <_fflush_r>:
 8008fd4:	b538      	push	{r3, r4, r5, lr}
 8008fd6:	690b      	ldr	r3, [r1, #16]
 8008fd8:	4605      	mov	r5, r0
 8008fda:	460c      	mov	r4, r1
 8008fdc:	b913      	cbnz	r3, 8008fe4 <_fflush_r+0x10>
 8008fde:	2500      	movs	r5, #0
 8008fe0:	4628      	mov	r0, r5
 8008fe2:	bd38      	pop	{r3, r4, r5, pc}
 8008fe4:	b118      	cbz	r0, 8008fee <_fflush_r+0x1a>
 8008fe6:	6983      	ldr	r3, [r0, #24]
 8008fe8:	b90b      	cbnz	r3, 8008fee <_fflush_r+0x1a>
 8008fea:	f000 f887 	bl	80090fc <__sinit>
 8008fee:	4b14      	ldr	r3, [pc, #80]	; (8009040 <_fflush_r+0x6c>)
 8008ff0:	429c      	cmp	r4, r3
 8008ff2:	d11b      	bne.n	800902c <_fflush_r+0x58>
 8008ff4:	686c      	ldr	r4, [r5, #4]
 8008ff6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d0ef      	beq.n	8008fde <_fflush_r+0xa>
 8008ffe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009000:	07d0      	lsls	r0, r2, #31
 8009002:	d404      	bmi.n	800900e <_fflush_r+0x3a>
 8009004:	0599      	lsls	r1, r3, #22
 8009006:	d402      	bmi.n	800900e <_fflush_r+0x3a>
 8009008:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800900a:	f000 f915 	bl	8009238 <__retarget_lock_acquire_recursive>
 800900e:	4628      	mov	r0, r5
 8009010:	4621      	mov	r1, r4
 8009012:	f7ff ff59 	bl	8008ec8 <__sflush_r>
 8009016:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009018:	07da      	lsls	r2, r3, #31
 800901a:	4605      	mov	r5, r0
 800901c:	d4e0      	bmi.n	8008fe0 <_fflush_r+0xc>
 800901e:	89a3      	ldrh	r3, [r4, #12]
 8009020:	059b      	lsls	r3, r3, #22
 8009022:	d4dd      	bmi.n	8008fe0 <_fflush_r+0xc>
 8009024:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009026:	f000 f908 	bl	800923a <__retarget_lock_release_recursive>
 800902a:	e7d9      	b.n	8008fe0 <_fflush_r+0xc>
 800902c:	4b05      	ldr	r3, [pc, #20]	; (8009044 <_fflush_r+0x70>)
 800902e:	429c      	cmp	r4, r3
 8009030:	d101      	bne.n	8009036 <_fflush_r+0x62>
 8009032:	68ac      	ldr	r4, [r5, #8]
 8009034:	e7df      	b.n	8008ff6 <_fflush_r+0x22>
 8009036:	4b04      	ldr	r3, [pc, #16]	; (8009048 <_fflush_r+0x74>)
 8009038:	429c      	cmp	r4, r3
 800903a:	bf08      	it	eq
 800903c:	68ec      	ldreq	r4, [r5, #12]
 800903e:	e7da      	b.n	8008ff6 <_fflush_r+0x22>
 8009040:	08009db0 	.word	0x08009db0
 8009044:	08009dd0 	.word	0x08009dd0
 8009048:	08009d90 	.word	0x08009d90

0800904c <std>:
 800904c:	2300      	movs	r3, #0
 800904e:	b510      	push	{r4, lr}
 8009050:	4604      	mov	r4, r0
 8009052:	e9c0 3300 	strd	r3, r3, [r0]
 8009056:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800905a:	6083      	str	r3, [r0, #8]
 800905c:	8181      	strh	r1, [r0, #12]
 800905e:	6643      	str	r3, [r0, #100]	; 0x64
 8009060:	81c2      	strh	r2, [r0, #14]
 8009062:	6183      	str	r3, [r0, #24]
 8009064:	4619      	mov	r1, r3
 8009066:	2208      	movs	r2, #8
 8009068:	305c      	adds	r0, #92	; 0x5c
 800906a:	f7ff fdd7 	bl	8008c1c <memset>
 800906e:	4b05      	ldr	r3, [pc, #20]	; (8009084 <std+0x38>)
 8009070:	6263      	str	r3, [r4, #36]	; 0x24
 8009072:	4b05      	ldr	r3, [pc, #20]	; (8009088 <std+0x3c>)
 8009074:	62a3      	str	r3, [r4, #40]	; 0x28
 8009076:	4b05      	ldr	r3, [pc, #20]	; (800908c <std+0x40>)
 8009078:	62e3      	str	r3, [r4, #44]	; 0x2c
 800907a:	4b05      	ldr	r3, [pc, #20]	; (8009090 <std+0x44>)
 800907c:	6224      	str	r4, [r4, #32]
 800907e:	6323      	str	r3, [r4, #48]	; 0x30
 8009080:	bd10      	pop	{r4, pc}
 8009082:	bf00      	nop
 8009084:	08009ac5 	.word	0x08009ac5
 8009088:	08009ae7 	.word	0x08009ae7
 800908c:	08009b1f 	.word	0x08009b1f
 8009090:	08009b43 	.word	0x08009b43

08009094 <_cleanup_r>:
 8009094:	4901      	ldr	r1, [pc, #4]	; (800909c <_cleanup_r+0x8>)
 8009096:	f000 b8af 	b.w	80091f8 <_fwalk_reent>
 800909a:	bf00      	nop
 800909c:	08008fd5 	.word	0x08008fd5

080090a0 <__sfmoreglue>:
 80090a0:	b570      	push	{r4, r5, r6, lr}
 80090a2:	2268      	movs	r2, #104	; 0x68
 80090a4:	1e4d      	subs	r5, r1, #1
 80090a6:	4355      	muls	r5, r2
 80090a8:	460e      	mov	r6, r1
 80090aa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80090ae:	f000 f997 	bl	80093e0 <_malloc_r>
 80090b2:	4604      	mov	r4, r0
 80090b4:	b140      	cbz	r0, 80090c8 <__sfmoreglue+0x28>
 80090b6:	2100      	movs	r1, #0
 80090b8:	e9c0 1600 	strd	r1, r6, [r0]
 80090bc:	300c      	adds	r0, #12
 80090be:	60a0      	str	r0, [r4, #8]
 80090c0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80090c4:	f7ff fdaa 	bl	8008c1c <memset>
 80090c8:	4620      	mov	r0, r4
 80090ca:	bd70      	pop	{r4, r5, r6, pc}

080090cc <__sfp_lock_acquire>:
 80090cc:	4801      	ldr	r0, [pc, #4]	; (80090d4 <__sfp_lock_acquire+0x8>)
 80090ce:	f000 b8b3 	b.w	8009238 <__retarget_lock_acquire_recursive>
 80090d2:	bf00      	nop
 80090d4:	20004541 	.word	0x20004541

080090d8 <__sfp_lock_release>:
 80090d8:	4801      	ldr	r0, [pc, #4]	; (80090e0 <__sfp_lock_release+0x8>)
 80090da:	f000 b8ae 	b.w	800923a <__retarget_lock_release_recursive>
 80090de:	bf00      	nop
 80090e0:	20004541 	.word	0x20004541

080090e4 <__sinit_lock_acquire>:
 80090e4:	4801      	ldr	r0, [pc, #4]	; (80090ec <__sinit_lock_acquire+0x8>)
 80090e6:	f000 b8a7 	b.w	8009238 <__retarget_lock_acquire_recursive>
 80090ea:	bf00      	nop
 80090ec:	20004542 	.word	0x20004542

080090f0 <__sinit_lock_release>:
 80090f0:	4801      	ldr	r0, [pc, #4]	; (80090f8 <__sinit_lock_release+0x8>)
 80090f2:	f000 b8a2 	b.w	800923a <__retarget_lock_release_recursive>
 80090f6:	bf00      	nop
 80090f8:	20004542 	.word	0x20004542

080090fc <__sinit>:
 80090fc:	b510      	push	{r4, lr}
 80090fe:	4604      	mov	r4, r0
 8009100:	f7ff fff0 	bl	80090e4 <__sinit_lock_acquire>
 8009104:	69a3      	ldr	r3, [r4, #24]
 8009106:	b11b      	cbz	r3, 8009110 <__sinit+0x14>
 8009108:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800910c:	f7ff bff0 	b.w	80090f0 <__sinit_lock_release>
 8009110:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009114:	6523      	str	r3, [r4, #80]	; 0x50
 8009116:	4b13      	ldr	r3, [pc, #76]	; (8009164 <__sinit+0x68>)
 8009118:	4a13      	ldr	r2, [pc, #76]	; (8009168 <__sinit+0x6c>)
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	62a2      	str	r2, [r4, #40]	; 0x28
 800911e:	42a3      	cmp	r3, r4
 8009120:	bf04      	itt	eq
 8009122:	2301      	moveq	r3, #1
 8009124:	61a3      	streq	r3, [r4, #24]
 8009126:	4620      	mov	r0, r4
 8009128:	f000 f820 	bl	800916c <__sfp>
 800912c:	6060      	str	r0, [r4, #4]
 800912e:	4620      	mov	r0, r4
 8009130:	f000 f81c 	bl	800916c <__sfp>
 8009134:	60a0      	str	r0, [r4, #8]
 8009136:	4620      	mov	r0, r4
 8009138:	f000 f818 	bl	800916c <__sfp>
 800913c:	2200      	movs	r2, #0
 800913e:	60e0      	str	r0, [r4, #12]
 8009140:	2104      	movs	r1, #4
 8009142:	6860      	ldr	r0, [r4, #4]
 8009144:	f7ff ff82 	bl	800904c <std>
 8009148:	68a0      	ldr	r0, [r4, #8]
 800914a:	2201      	movs	r2, #1
 800914c:	2109      	movs	r1, #9
 800914e:	f7ff ff7d 	bl	800904c <std>
 8009152:	68e0      	ldr	r0, [r4, #12]
 8009154:	2202      	movs	r2, #2
 8009156:	2112      	movs	r1, #18
 8009158:	f7ff ff78 	bl	800904c <std>
 800915c:	2301      	movs	r3, #1
 800915e:	61a3      	str	r3, [r4, #24]
 8009160:	e7d2      	b.n	8009108 <__sinit+0xc>
 8009162:	bf00      	nop
 8009164:	08009d8c 	.word	0x08009d8c
 8009168:	08009095 	.word	0x08009095

0800916c <__sfp>:
 800916c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800916e:	4607      	mov	r7, r0
 8009170:	f7ff ffac 	bl	80090cc <__sfp_lock_acquire>
 8009174:	4b1e      	ldr	r3, [pc, #120]	; (80091f0 <__sfp+0x84>)
 8009176:	681e      	ldr	r6, [r3, #0]
 8009178:	69b3      	ldr	r3, [r6, #24]
 800917a:	b913      	cbnz	r3, 8009182 <__sfp+0x16>
 800917c:	4630      	mov	r0, r6
 800917e:	f7ff ffbd 	bl	80090fc <__sinit>
 8009182:	3648      	adds	r6, #72	; 0x48
 8009184:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009188:	3b01      	subs	r3, #1
 800918a:	d503      	bpl.n	8009194 <__sfp+0x28>
 800918c:	6833      	ldr	r3, [r6, #0]
 800918e:	b30b      	cbz	r3, 80091d4 <__sfp+0x68>
 8009190:	6836      	ldr	r6, [r6, #0]
 8009192:	e7f7      	b.n	8009184 <__sfp+0x18>
 8009194:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009198:	b9d5      	cbnz	r5, 80091d0 <__sfp+0x64>
 800919a:	4b16      	ldr	r3, [pc, #88]	; (80091f4 <__sfp+0x88>)
 800919c:	60e3      	str	r3, [r4, #12]
 800919e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80091a2:	6665      	str	r5, [r4, #100]	; 0x64
 80091a4:	f000 f847 	bl	8009236 <__retarget_lock_init_recursive>
 80091a8:	f7ff ff96 	bl	80090d8 <__sfp_lock_release>
 80091ac:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80091b0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80091b4:	6025      	str	r5, [r4, #0]
 80091b6:	61a5      	str	r5, [r4, #24]
 80091b8:	2208      	movs	r2, #8
 80091ba:	4629      	mov	r1, r5
 80091bc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80091c0:	f7ff fd2c 	bl	8008c1c <memset>
 80091c4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80091c8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80091cc:	4620      	mov	r0, r4
 80091ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80091d0:	3468      	adds	r4, #104	; 0x68
 80091d2:	e7d9      	b.n	8009188 <__sfp+0x1c>
 80091d4:	2104      	movs	r1, #4
 80091d6:	4638      	mov	r0, r7
 80091d8:	f7ff ff62 	bl	80090a0 <__sfmoreglue>
 80091dc:	4604      	mov	r4, r0
 80091de:	6030      	str	r0, [r6, #0]
 80091e0:	2800      	cmp	r0, #0
 80091e2:	d1d5      	bne.n	8009190 <__sfp+0x24>
 80091e4:	f7ff ff78 	bl	80090d8 <__sfp_lock_release>
 80091e8:	230c      	movs	r3, #12
 80091ea:	603b      	str	r3, [r7, #0]
 80091ec:	e7ee      	b.n	80091cc <__sfp+0x60>
 80091ee:	bf00      	nop
 80091f0:	08009d8c 	.word	0x08009d8c
 80091f4:	ffff0001 	.word	0xffff0001

080091f8 <_fwalk_reent>:
 80091f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091fc:	4606      	mov	r6, r0
 80091fe:	4688      	mov	r8, r1
 8009200:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009204:	2700      	movs	r7, #0
 8009206:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800920a:	f1b9 0901 	subs.w	r9, r9, #1
 800920e:	d505      	bpl.n	800921c <_fwalk_reent+0x24>
 8009210:	6824      	ldr	r4, [r4, #0]
 8009212:	2c00      	cmp	r4, #0
 8009214:	d1f7      	bne.n	8009206 <_fwalk_reent+0xe>
 8009216:	4638      	mov	r0, r7
 8009218:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800921c:	89ab      	ldrh	r3, [r5, #12]
 800921e:	2b01      	cmp	r3, #1
 8009220:	d907      	bls.n	8009232 <_fwalk_reent+0x3a>
 8009222:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009226:	3301      	adds	r3, #1
 8009228:	d003      	beq.n	8009232 <_fwalk_reent+0x3a>
 800922a:	4629      	mov	r1, r5
 800922c:	4630      	mov	r0, r6
 800922e:	47c0      	blx	r8
 8009230:	4307      	orrs	r7, r0
 8009232:	3568      	adds	r5, #104	; 0x68
 8009234:	e7e9      	b.n	800920a <_fwalk_reent+0x12>

08009236 <__retarget_lock_init_recursive>:
 8009236:	4770      	bx	lr

08009238 <__retarget_lock_acquire_recursive>:
 8009238:	4770      	bx	lr

0800923a <__retarget_lock_release_recursive>:
 800923a:	4770      	bx	lr

0800923c <__swhatbuf_r>:
 800923c:	b570      	push	{r4, r5, r6, lr}
 800923e:	460e      	mov	r6, r1
 8009240:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009244:	2900      	cmp	r1, #0
 8009246:	b096      	sub	sp, #88	; 0x58
 8009248:	4614      	mov	r4, r2
 800924a:	461d      	mov	r5, r3
 800924c:	da08      	bge.n	8009260 <__swhatbuf_r+0x24>
 800924e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009252:	2200      	movs	r2, #0
 8009254:	602a      	str	r2, [r5, #0]
 8009256:	061a      	lsls	r2, r3, #24
 8009258:	d410      	bmi.n	800927c <__swhatbuf_r+0x40>
 800925a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800925e:	e00e      	b.n	800927e <__swhatbuf_r+0x42>
 8009260:	466a      	mov	r2, sp
 8009262:	f000 fc95 	bl	8009b90 <_fstat_r>
 8009266:	2800      	cmp	r0, #0
 8009268:	dbf1      	blt.n	800924e <__swhatbuf_r+0x12>
 800926a:	9a01      	ldr	r2, [sp, #4]
 800926c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009270:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009274:	425a      	negs	r2, r3
 8009276:	415a      	adcs	r2, r3
 8009278:	602a      	str	r2, [r5, #0]
 800927a:	e7ee      	b.n	800925a <__swhatbuf_r+0x1e>
 800927c:	2340      	movs	r3, #64	; 0x40
 800927e:	2000      	movs	r0, #0
 8009280:	6023      	str	r3, [r4, #0]
 8009282:	b016      	add	sp, #88	; 0x58
 8009284:	bd70      	pop	{r4, r5, r6, pc}
	...

08009288 <__smakebuf_r>:
 8009288:	898b      	ldrh	r3, [r1, #12]
 800928a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800928c:	079d      	lsls	r5, r3, #30
 800928e:	4606      	mov	r6, r0
 8009290:	460c      	mov	r4, r1
 8009292:	d507      	bpl.n	80092a4 <__smakebuf_r+0x1c>
 8009294:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009298:	6023      	str	r3, [r4, #0]
 800929a:	6123      	str	r3, [r4, #16]
 800929c:	2301      	movs	r3, #1
 800929e:	6163      	str	r3, [r4, #20]
 80092a0:	b002      	add	sp, #8
 80092a2:	bd70      	pop	{r4, r5, r6, pc}
 80092a4:	ab01      	add	r3, sp, #4
 80092a6:	466a      	mov	r2, sp
 80092a8:	f7ff ffc8 	bl	800923c <__swhatbuf_r>
 80092ac:	9900      	ldr	r1, [sp, #0]
 80092ae:	4605      	mov	r5, r0
 80092b0:	4630      	mov	r0, r6
 80092b2:	f000 f895 	bl	80093e0 <_malloc_r>
 80092b6:	b948      	cbnz	r0, 80092cc <__smakebuf_r+0x44>
 80092b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092bc:	059a      	lsls	r2, r3, #22
 80092be:	d4ef      	bmi.n	80092a0 <__smakebuf_r+0x18>
 80092c0:	f023 0303 	bic.w	r3, r3, #3
 80092c4:	f043 0302 	orr.w	r3, r3, #2
 80092c8:	81a3      	strh	r3, [r4, #12]
 80092ca:	e7e3      	b.n	8009294 <__smakebuf_r+0xc>
 80092cc:	4b0d      	ldr	r3, [pc, #52]	; (8009304 <__smakebuf_r+0x7c>)
 80092ce:	62b3      	str	r3, [r6, #40]	; 0x28
 80092d0:	89a3      	ldrh	r3, [r4, #12]
 80092d2:	6020      	str	r0, [r4, #0]
 80092d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80092d8:	81a3      	strh	r3, [r4, #12]
 80092da:	9b00      	ldr	r3, [sp, #0]
 80092dc:	6163      	str	r3, [r4, #20]
 80092de:	9b01      	ldr	r3, [sp, #4]
 80092e0:	6120      	str	r0, [r4, #16]
 80092e2:	b15b      	cbz	r3, 80092fc <__smakebuf_r+0x74>
 80092e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80092e8:	4630      	mov	r0, r6
 80092ea:	f000 fc63 	bl	8009bb4 <_isatty_r>
 80092ee:	b128      	cbz	r0, 80092fc <__smakebuf_r+0x74>
 80092f0:	89a3      	ldrh	r3, [r4, #12]
 80092f2:	f023 0303 	bic.w	r3, r3, #3
 80092f6:	f043 0301 	orr.w	r3, r3, #1
 80092fa:	81a3      	strh	r3, [r4, #12]
 80092fc:	89a0      	ldrh	r0, [r4, #12]
 80092fe:	4305      	orrs	r5, r0
 8009300:	81a5      	strh	r5, [r4, #12]
 8009302:	e7cd      	b.n	80092a0 <__smakebuf_r+0x18>
 8009304:	08009095 	.word	0x08009095

08009308 <_free_r>:
 8009308:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800930a:	2900      	cmp	r1, #0
 800930c:	d044      	beq.n	8009398 <_free_r+0x90>
 800930e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009312:	9001      	str	r0, [sp, #4]
 8009314:	2b00      	cmp	r3, #0
 8009316:	f1a1 0404 	sub.w	r4, r1, #4
 800931a:	bfb8      	it	lt
 800931c:	18e4      	addlt	r4, r4, r3
 800931e:	f000 fc6b 	bl	8009bf8 <__malloc_lock>
 8009322:	4a1e      	ldr	r2, [pc, #120]	; (800939c <_free_r+0x94>)
 8009324:	9801      	ldr	r0, [sp, #4]
 8009326:	6813      	ldr	r3, [r2, #0]
 8009328:	b933      	cbnz	r3, 8009338 <_free_r+0x30>
 800932a:	6063      	str	r3, [r4, #4]
 800932c:	6014      	str	r4, [r2, #0]
 800932e:	b003      	add	sp, #12
 8009330:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009334:	f000 bc66 	b.w	8009c04 <__malloc_unlock>
 8009338:	42a3      	cmp	r3, r4
 800933a:	d908      	bls.n	800934e <_free_r+0x46>
 800933c:	6825      	ldr	r5, [r4, #0]
 800933e:	1961      	adds	r1, r4, r5
 8009340:	428b      	cmp	r3, r1
 8009342:	bf01      	itttt	eq
 8009344:	6819      	ldreq	r1, [r3, #0]
 8009346:	685b      	ldreq	r3, [r3, #4]
 8009348:	1949      	addeq	r1, r1, r5
 800934a:	6021      	streq	r1, [r4, #0]
 800934c:	e7ed      	b.n	800932a <_free_r+0x22>
 800934e:	461a      	mov	r2, r3
 8009350:	685b      	ldr	r3, [r3, #4]
 8009352:	b10b      	cbz	r3, 8009358 <_free_r+0x50>
 8009354:	42a3      	cmp	r3, r4
 8009356:	d9fa      	bls.n	800934e <_free_r+0x46>
 8009358:	6811      	ldr	r1, [r2, #0]
 800935a:	1855      	adds	r5, r2, r1
 800935c:	42a5      	cmp	r5, r4
 800935e:	d10b      	bne.n	8009378 <_free_r+0x70>
 8009360:	6824      	ldr	r4, [r4, #0]
 8009362:	4421      	add	r1, r4
 8009364:	1854      	adds	r4, r2, r1
 8009366:	42a3      	cmp	r3, r4
 8009368:	6011      	str	r1, [r2, #0]
 800936a:	d1e0      	bne.n	800932e <_free_r+0x26>
 800936c:	681c      	ldr	r4, [r3, #0]
 800936e:	685b      	ldr	r3, [r3, #4]
 8009370:	6053      	str	r3, [r2, #4]
 8009372:	4421      	add	r1, r4
 8009374:	6011      	str	r1, [r2, #0]
 8009376:	e7da      	b.n	800932e <_free_r+0x26>
 8009378:	d902      	bls.n	8009380 <_free_r+0x78>
 800937a:	230c      	movs	r3, #12
 800937c:	6003      	str	r3, [r0, #0]
 800937e:	e7d6      	b.n	800932e <_free_r+0x26>
 8009380:	6825      	ldr	r5, [r4, #0]
 8009382:	1961      	adds	r1, r4, r5
 8009384:	428b      	cmp	r3, r1
 8009386:	bf04      	itt	eq
 8009388:	6819      	ldreq	r1, [r3, #0]
 800938a:	685b      	ldreq	r3, [r3, #4]
 800938c:	6063      	str	r3, [r4, #4]
 800938e:	bf04      	itt	eq
 8009390:	1949      	addeq	r1, r1, r5
 8009392:	6021      	streq	r1, [r4, #0]
 8009394:	6054      	str	r4, [r2, #4]
 8009396:	e7ca      	b.n	800932e <_free_r+0x26>
 8009398:	b003      	add	sp, #12
 800939a:	bd30      	pop	{r4, r5, pc}
 800939c:	20004544 	.word	0x20004544

080093a0 <sbrk_aligned>:
 80093a0:	b570      	push	{r4, r5, r6, lr}
 80093a2:	4e0e      	ldr	r6, [pc, #56]	; (80093dc <sbrk_aligned+0x3c>)
 80093a4:	460c      	mov	r4, r1
 80093a6:	6831      	ldr	r1, [r6, #0]
 80093a8:	4605      	mov	r5, r0
 80093aa:	b911      	cbnz	r1, 80093b2 <sbrk_aligned+0x12>
 80093ac:	f000 fb7a 	bl	8009aa4 <_sbrk_r>
 80093b0:	6030      	str	r0, [r6, #0]
 80093b2:	4621      	mov	r1, r4
 80093b4:	4628      	mov	r0, r5
 80093b6:	f000 fb75 	bl	8009aa4 <_sbrk_r>
 80093ba:	1c43      	adds	r3, r0, #1
 80093bc:	d00a      	beq.n	80093d4 <sbrk_aligned+0x34>
 80093be:	1cc4      	adds	r4, r0, #3
 80093c0:	f024 0403 	bic.w	r4, r4, #3
 80093c4:	42a0      	cmp	r0, r4
 80093c6:	d007      	beq.n	80093d8 <sbrk_aligned+0x38>
 80093c8:	1a21      	subs	r1, r4, r0
 80093ca:	4628      	mov	r0, r5
 80093cc:	f000 fb6a 	bl	8009aa4 <_sbrk_r>
 80093d0:	3001      	adds	r0, #1
 80093d2:	d101      	bne.n	80093d8 <sbrk_aligned+0x38>
 80093d4:	f04f 34ff 	mov.w	r4, #4294967295
 80093d8:	4620      	mov	r0, r4
 80093da:	bd70      	pop	{r4, r5, r6, pc}
 80093dc:	20004548 	.word	0x20004548

080093e0 <_malloc_r>:
 80093e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093e4:	1ccd      	adds	r5, r1, #3
 80093e6:	f025 0503 	bic.w	r5, r5, #3
 80093ea:	3508      	adds	r5, #8
 80093ec:	2d0c      	cmp	r5, #12
 80093ee:	bf38      	it	cc
 80093f0:	250c      	movcc	r5, #12
 80093f2:	2d00      	cmp	r5, #0
 80093f4:	4607      	mov	r7, r0
 80093f6:	db01      	blt.n	80093fc <_malloc_r+0x1c>
 80093f8:	42a9      	cmp	r1, r5
 80093fa:	d905      	bls.n	8009408 <_malloc_r+0x28>
 80093fc:	230c      	movs	r3, #12
 80093fe:	603b      	str	r3, [r7, #0]
 8009400:	2600      	movs	r6, #0
 8009402:	4630      	mov	r0, r6
 8009404:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009408:	4e2e      	ldr	r6, [pc, #184]	; (80094c4 <_malloc_r+0xe4>)
 800940a:	f000 fbf5 	bl	8009bf8 <__malloc_lock>
 800940e:	6833      	ldr	r3, [r6, #0]
 8009410:	461c      	mov	r4, r3
 8009412:	bb34      	cbnz	r4, 8009462 <_malloc_r+0x82>
 8009414:	4629      	mov	r1, r5
 8009416:	4638      	mov	r0, r7
 8009418:	f7ff ffc2 	bl	80093a0 <sbrk_aligned>
 800941c:	1c43      	adds	r3, r0, #1
 800941e:	4604      	mov	r4, r0
 8009420:	d14d      	bne.n	80094be <_malloc_r+0xde>
 8009422:	6834      	ldr	r4, [r6, #0]
 8009424:	4626      	mov	r6, r4
 8009426:	2e00      	cmp	r6, #0
 8009428:	d140      	bne.n	80094ac <_malloc_r+0xcc>
 800942a:	6823      	ldr	r3, [r4, #0]
 800942c:	4631      	mov	r1, r6
 800942e:	4638      	mov	r0, r7
 8009430:	eb04 0803 	add.w	r8, r4, r3
 8009434:	f000 fb36 	bl	8009aa4 <_sbrk_r>
 8009438:	4580      	cmp	r8, r0
 800943a:	d13a      	bne.n	80094b2 <_malloc_r+0xd2>
 800943c:	6821      	ldr	r1, [r4, #0]
 800943e:	3503      	adds	r5, #3
 8009440:	1a6d      	subs	r5, r5, r1
 8009442:	f025 0503 	bic.w	r5, r5, #3
 8009446:	3508      	adds	r5, #8
 8009448:	2d0c      	cmp	r5, #12
 800944a:	bf38      	it	cc
 800944c:	250c      	movcc	r5, #12
 800944e:	4629      	mov	r1, r5
 8009450:	4638      	mov	r0, r7
 8009452:	f7ff ffa5 	bl	80093a0 <sbrk_aligned>
 8009456:	3001      	adds	r0, #1
 8009458:	d02b      	beq.n	80094b2 <_malloc_r+0xd2>
 800945a:	6823      	ldr	r3, [r4, #0]
 800945c:	442b      	add	r3, r5
 800945e:	6023      	str	r3, [r4, #0]
 8009460:	e00e      	b.n	8009480 <_malloc_r+0xa0>
 8009462:	6822      	ldr	r2, [r4, #0]
 8009464:	1b52      	subs	r2, r2, r5
 8009466:	d41e      	bmi.n	80094a6 <_malloc_r+0xc6>
 8009468:	2a0b      	cmp	r2, #11
 800946a:	d916      	bls.n	800949a <_malloc_r+0xba>
 800946c:	1961      	adds	r1, r4, r5
 800946e:	42a3      	cmp	r3, r4
 8009470:	6025      	str	r5, [r4, #0]
 8009472:	bf18      	it	ne
 8009474:	6059      	strne	r1, [r3, #4]
 8009476:	6863      	ldr	r3, [r4, #4]
 8009478:	bf08      	it	eq
 800947a:	6031      	streq	r1, [r6, #0]
 800947c:	5162      	str	r2, [r4, r5]
 800947e:	604b      	str	r3, [r1, #4]
 8009480:	4638      	mov	r0, r7
 8009482:	f104 060b 	add.w	r6, r4, #11
 8009486:	f000 fbbd 	bl	8009c04 <__malloc_unlock>
 800948a:	f026 0607 	bic.w	r6, r6, #7
 800948e:	1d23      	adds	r3, r4, #4
 8009490:	1af2      	subs	r2, r6, r3
 8009492:	d0b6      	beq.n	8009402 <_malloc_r+0x22>
 8009494:	1b9b      	subs	r3, r3, r6
 8009496:	50a3      	str	r3, [r4, r2]
 8009498:	e7b3      	b.n	8009402 <_malloc_r+0x22>
 800949a:	6862      	ldr	r2, [r4, #4]
 800949c:	42a3      	cmp	r3, r4
 800949e:	bf0c      	ite	eq
 80094a0:	6032      	streq	r2, [r6, #0]
 80094a2:	605a      	strne	r2, [r3, #4]
 80094a4:	e7ec      	b.n	8009480 <_malloc_r+0xa0>
 80094a6:	4623      	mov	r3, r4
 80094a8:	6864      	ldr	r4, [r4, #4]
 80094aa:	e7b2      	b.n	8009412 <_malloc_r+0x32>
 80094ac:	4634      	mov	r4, r6
 80094ae:	6876      	ldr	r6, [r6, #4]
 80094b0:	e7b9      	b.n	8009426 <_malloc_r+0x46>
 80094b2:	230c      	movs	r3, #12
 80094b4:	603b      	str	r3, [r7, #0]
 80094b6:	4638      	mov	r0, r7
 80094b8:	f000 fba4 	bl	8009c04 <__malloc_unlock>
 80094bc:	e7a1      	b.n	8009402 <_malloc_r+0x22>
 80094be:	6025      	str	r5, [r4, #0]
 80094c0:	e7de      	b.n	8009480 <_malloc_r+0xa0>
 80094c2:	bf00      	nop
 80094c4:	20004544 	.word	0x20004544

080094c8 <__sfputc_r>:
 80094c8:	6893      	ldr	r3, [r2, #8]
 80094ca:	3b01      	subs	r3, #1
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	b410      	push	{r4}
 80094d0:	6093      	str	r3, [r2, #8]
 80094d2:	da08      	bge.n	80094e6 <__sfputc_r+0x1e>
 80094d4:	6994      	ldr	r4, [r2, #24]
 80094d6:	42a3      	cmp	r3, r4
 80094d8:	db01      	blt.n	80094de <__sfputc_r+0x16>
 80094da:	290a      	cmp	r1, #10
 80094dc:	d103      	bne.n	80094e6 <__sfputc_r+0x1e>
 80094de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80094e2:	f7ff bc31 	b.w	8008d48 <__swbuf_r>
 80094e6:	6813      	ldr	r3, [r2, #0]
 80094e8:	1c58      	adds	r0, r3, #1
 80094ea:	6010      	str	r0, [r2, #0]
 80094ec:	7019      	strb	r1, [r3, #0]
 80094ee:	4608      	mov	r0, r1
 80094f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80094f4:	4770      	bx	lr

080094f6 <__sfputs_r>:
 80094f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094f8:	4606      	mov	r6, r0
 80094fa:	460f      	mov	r7, r1
 80094fc:	4614      	mov	r4, r2
 80094fe:	18d5      	adds	r5, r2, r3
 8009500:	42ac      	cmp	r4, r5
 8009502:	d101      	bne.n	8009508 <__sfputs_r+0x12>
 8009504:	2000      	movs	r0, #0
 8009506:	e007      	b.n	8009518 <__sfputs_r+0x22>
 8009508:	f814 1b01 	ldrb.w	r1, [r4], #1
 800950c:	463a      	mov	r2, r7
 800950e:	4630      	mov	r0, r6
 8009510:	f7ff ffda 	bl	80094c8 <__sfputc_r>
 8009514:	1c43      	adds	r3, r0, #1
 8009516:	d1f3      	bne.n	8009500 <__sfputs_r+0xa>
 8009518:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800951c <_vfiprintf_r>:
 800951c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009520:	460d      	mov	r5, r1
 8009522:	b09d      	sub	sp, #116	; 0x74
 8009524:	4614      	mov	r4, r2
 8009526:	4698      	mov	r8, r3
 8009528:	4606      	mov	r6, r0
 800952a:	b118      	cbz	r0, 8009534 <_vfiprintf_r+0x18>
 800952c:	6983      	ldr	r3, [r0, #24]
 800952e:	b90b      	cbnz	r3, 8009534 <_vfiprintf_r+0x18>
 8009530:	f7ff fde4 	bl	80090fc <__sinit>
 8009534:	4b89      	ldr	r3, [pc, #548]	; (800975c <_vfiprintf_r+0x240>)
 8009536:	429d      	cmp	r5, r3
 8009538:	d11b      	bne.n	8009572 <_vfiprintf_r+0x56>
 800953a:	6875      	ldr	r5, [r6, #4]
 800953c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800953e:	07d9      	lsls	r1, r3, #31
 8009540:	d405      	bmi.n	800954e <_vfiprintf_r+0x32>
 8009542:	89ab      	ldrh	r3, [r5, #12]
 8009544:	059a      	lsls	r2, r3, #22
 8009546:	d402      	bmi.n	800954e <_vfiprintf_r+0x32>
 8009548:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800954a:	f7ff fe75 	bl	8009238 <__retarget_lock_acquire_recursive>
 800954e:	89ab      	ldrh	r3, [r5, #12]
 8009550:	071b      	lsls	r3, r3, #28
 8009552:	d501      	bpl.n	8009558 <_vfiprintf_r+0x3c>
 8009554:	692b      	ldr	r3, [r5, #16]
 8009556:	b9eb      	cbnz	r3, 8009594 <_vfiprintf_r+0x78>
 8009558:	4629      	mov	r1, r5
 800955a:	4630      	mov	r0, r6
 800955c:	f7ff fc46 	bl	8008dec <__swsetup_r>
 8009560:	b1c0      	cbz	r0, 8009594 <_vfiprintf_r+0x78>
 8009562:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009564:	07dc      	lsls	r4, r3, #31
 8009566:	d50e      	bpl.n	8009586 <_vfiprintf_r+0x6a>
 8009568:	f04f 30ff 	mov.w	r0, #4294967295
 800956c:	b01d      	add	sp, #116	; 0x74
 800956e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009572:	4b7b      	ldr	r3, [pc, #492]	; (8009760 <_vfiprintf_r+0x244>)
 8009574:	429d      	cmp	r5, r3
 8009576:	d101      	bne.n	800957c <_vfiprintf_r+0x60>
 8009578:	68b5      	ldr	r5, [r6, #8]
 800957a:	e7df      	b.n	800953c <_vfiprintf_r+0x20>
 800957c:	4b79      	ldr	r3, [pc, #484]	; (8009764 <_vfiprintf_r+0x248>)
 800957e:	429d      	cmp	r5, r3
 8009580:	bf08      	it	eq
 8009582:	68f5      	ldreq	r5, [r6, #12]
 8009584:	e7da      	b.n	800953c <_vfiprintf_r+0x20>
 8009586:	89ab      	ldrh	r3, [r5, #12]
 8009588:	0598      	lsls	r0, r3, #22
 800958a:	d4ed      	bmi.n	8009568 <_vfiprintf_r+0x4c>
 800958c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800958e:	f7ff fe54 	bl	800923a <__retarget_lock_release_recursive>
 8009592:	e7e9      	b.n	8009568 <_vfiprintf_r+0x4c>
 8009594:	2300      	movs	r3, #0
 8009596:	9309      	str	r3, [sp, #36]	; 0x24
 8009598:	2320      	movs	r3, #32
 800959a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800959e:	f8cd 800c 	str.w	r8, [sp, #12]
 80095a2:	2330      	movs	r3, #48	; 0x30
 80095a4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009768 <_vfiprintf_r+0x24c>
 80095a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80095ac:	f04f 0901 	mov.w	r9, #1
 80095b0:	4623      	mov	r3, r4
 80095b2:	469a      	mov	sl, r3
 80095b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80095b8:	b10a      	cbz	r2, 80095be <_vfiprintf_r+0xa2>
 80095ba:	2a25      	cmp	r2, #37	; 0x25
 80095bc:	d1f9      	bne.n	80095b2 <_vfiprintf_r+0x96>
 80095be:	ebba 0b04 	subs.w	fp, sl, r4
 80095c2:	d00b      	beq.n	80095dc <_vfiprintf_r+0xc0>
 80095c4:	465b      	mov	r3, fp
 80095c6:	4622      	mov	r2, r4
 80095c8:	4629      	mov	r1, r5
 80095ca:	4630      	mov	r0, r6
 80095cc:	f7ff ff93 	bl	80094f6 <__sfputs_r>
 80095d0:	3001      	adds	r0, #1
 80095d2:	f000 80aa 	beq.w	800972a <_vfiprintf_r+0x20e>
 80095d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80095d8:	445a      	add	r2, fp
 80095da:	9209      	str	r2, [sp, #36]	; 0x24
 80095dc:	f89a 3000 	ldrb.w	r3, [sl]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	f000 80a2 	beq.w	800972a <_vfiprintf_r+0x20e>
 80095e6:	2300      	movs	r3, #0
 80095e8:	f04f 32ff 	mov.w	r2, #4294967295
 80095ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80095f0:	f10a 0a01 	add.w	sl, sl, #1
 80095f4:	9304      	str	r3, [sp, #16]
 80095f6:	9307      	str	r3, [sp, #28]
 80095f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80095fc:	931a      	str	r3, [sp, #104]	; 0x68
 80095fe:	4654      	mov	r4, sl
 8009600:	2205      	movs	r2, #5
 8009602:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009606:	4858      	ldr	r0, [pc, #352]	; (8009768 <_vfiprintf_r+0x24c>)
 8009608:	f7f6 fe0a 	bl	8000220 <memchr>
 800960c:	9a04      	ldr	r2, [sp, #16]
 800960e:	b9d8      	cbnz	r0, 8009648 <_vfiprintf_r+0x12c>
 8009610:	06d1      	lsls	r1, r2, #27
 8009612:	bf44      	itt	mi
 8009614:	2320      	movmi	r3, #32
 8009616:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800961a:	0713      	lsls	r3, r2, #28
 800961c:	bf44      	itt	mi
 800961e:	232b      	movmi	r3, #43	; 0x2b
 8009620:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009624:	f89a 3000 	ldrb.w	r3, [sl]
 8009628:	2b2a      	cmp	r3, #42	; 0x2a
 800962a:	d015      	beq.n	8009658 <_vfiprintf_r+0x13c>
 800962c:	9a07      	ldr	r2, [sp, #28]
 800962e:	4654      	mov	r4, sl
 8009630:	2000      	movs	r0, #0
 8009632:	f04f 0c0a 	mov.w	ip, #10
 8009636:	4621      	mov	r1, r4
 8009638:	f811 3b01 	ldrb.w	r3, [r1], #1
 800963c:	3b30      	subs	r3, #48	; 0x30
 800963e:	2b09      	cmp	r3, #9
 8009640:	d94e      	bls.n	80096e0 <_vfiprintf_r+0x1c4>
 8009642:	b1b0      	cbz	r0, 8009672 <_vfiprintf_r+0x156>
 8009644:	9207      	str	r2, [sp, #28]
 8009646:	e014      	b.n	8009672 <_vfiprintf_r+0x156>
 8009648:	eba0 0308 	sub.w	r3, r0, r8
 800964c:	fa09 f303 	lsl.w	r3, r9, r3
 8009650:	4313      	orrs	r3, r2
 8009652:	9304      	str	r3, [sp, #16]
 8009654:	46a2      	mov	sl, r4
 8009656:	e7d2      	b.n	80095fe <_vfiprintf_r+0xe2>
 8009658:	9b03      	ldr	r3, [sp, #12]
 800965a:	1d19      	adds	r1, r3, #4
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	9103      	str	r1, [sp, #12]
 8009660:	2b00      	cmp	r3, #0
 8009662:	bfbb      	ittet	lt
 8009664:	425b      	neglt	r3, r3
 8009666:	f042 0202 	orrlt.w	r2, r2, #2
 800966a:	9307      	strge	r3, [sp, #28]
 800966c:	9307      	strlt	r3, [sp, #28]
 800966e:	bfb8      	it	lt
 8009670:	9204      	strlt	r2, [sp, #16]
 8009672:	7823      	ldrb	r3, [r4, #0]
 8009674:	2b2e      	cmp	r3, #46	; 0x2e
 8009676:	d10c      	bne.n	8009692 <_vfiprintf_r+0x176>
 8009678:	7863      	ldrb	r3, [r4, #1]
 800967a:	2b2a      	cmp	r3, #42	; 0x2a
 800967c:	d135      	bne.n	80096ea <_vfiprintf_r+0x1ce>
 800967e:	9b03      	ldr	r3, [sp, #12]
 8009680:	1d1a      	adds	r2, r3, #4
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	9203      	str	r2, [sp, #12]
 8009686:	2b00      	cmp	r3, #0
 8009688:	bfb8      	it	lt
 800968a:	f04f 33ff 	movlt.w	r3, #4294967295
 800968e:	3402      	adds	r4, #2
 8009690:	9305      	str	r3, [sp, #20]
 8009692:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009778 <_vfiprintf_r+0x25c>
 8009696:	7821      	ldrb	r1, [r4, #0]
 8009698:	2203      	movs	r2, #3
 800969a:	4650      	mov	r0, sl
 800969c:	f7f6 fdc0 	bl	8000220 <memchr>
 80096a0:	b140      	cbz	r0, 80096b4 <_vfiprintf_r+0x198>
 80096a2:	2340      	movs	r3, #64	; 0x40
 80096a4:	eba0 000a 	sub.w	r0, r0, sl
 80096a8:	fa03 f000 	lsl.w	r0, r3, r0
 80096ac:	9b04      	ldr	r3, [sp, #16]
 80096ae:	4303      	orrs	r3, r0
 80096b0:	3401      	adds	r4, #1
 80096b2:	9304      	str	r3, [sp, #16]
 80096b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096b8:	482c      	ldr	r0, [pc, #176]	; (800976c <_vfiprintf_r+0x250>)
 80096ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80096be:	2206      	movs	r2, #6
 80096c0:	f7f6 fdae 	bl	8000220 <memchr>
 80096c4:	2800      	cmp	r0, #0
 80096c6:	d03f      	beq.n	8009748 <_vfiprintf_r+0x22c>
 80096c8:	4b29      	ldr	r3, [pc, #164]	; (8009770 <_vfiprintf_r+0x254>)
 80096ca:	bb1b      	cbnz	r3, 8009714 <_vfiprintf_r+0x1f8>
 80096cc:	9b03      	ldr	r3, [sp, #12]
 80096ce:	3307      	adds	r3, #7
 80096d0:	f023 0307 	bic.w	r3, r3, #7
 80096d4:	3308      	adds	r3, #8
 80096d6:	9303      	str	r3, [sp, #12]
 80096d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096da:	443b      	add	r3, r7
 80096dc:	9309      	str	r3, [sp, #36]	; 0x24
 80096de:	e767      	b.n	80095b0 <_vfiprintf_r+0x94>
 80096e0:	fb0c 3202 	mla	r2, ip, r2, r3
 80096e4:	460c      	mov	r4, r1
 80096e6:	2001      	movs	r0, #1
 80096e8:	e7a5      	b.n	8009636 <_vfiprintf_r+0x11a>
 80096ea:	2300      	movs	r3, #0
 80096ec:	3401      	adds	r4, #1
 80096ee:	9305      	str	r3, [sp, #20]
 80096f0:	4619      	mov	r1, r3
 80096f2:	f04f 0c0a 	mov.w	ip, #10
 80096f6:	4620      	mov	r0, r4
 80096f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80096fc:	3a30      	subs	r2, #48	; 0x30
 80096fe:	2a09      	cmp	r2, #9
 8009700:	d903      	bls.n	800970a <_vfiprintf_r+0x1ee>
 8009702:	2b00      	cmp	r3, #0
 8009704:	d0c5      	beq.n	8009692 <_vfiprintf_r+0x176>
 8009706:	9105      	str	r1, [sp, #20]
 8009708:	e7c3      	b.n	8009692 <_vfiprintf_r+0x176>
 800970a:	fb0c 2101 	mla	r1, ip, r1, r2
 800970e:	4604      	mov	r4, r0
 8009710:	2301      	movs	r3, #1
 8009712:	e7f0      	b.n	80096f6 <_vfiprintf_r+0x1da>
 8009714:	ab03      	add	r3, sp, #12
 8009716:	9300      	str	r3, [sp, #0]
 8009718:	462a      	mov	r2, r5
 800971a:	4b16      	ldr	r3, [pc, #88]	; (8009774 <_vfiprintf_r+0x258>)
 800971c:	a904      	add	r1, sp, #16
 800971e:	4630      	mov	r0, r6
 8009720:	f3af 8000 	nop.w
 8009724:	4607      	mov	r7, r0
 8009726:	1c78      	adds	r0, r7, #1
 8009728:	d1d6      	bne.n	80096d8 <_vfiprintf_r+0x1bc>
 800972a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800972c:	07d9      	lsls	r1, r3, #31
 800972e:	d405      	bmi.n	800973c <_vfiprintf_r+0x220>
 8009730:	89ab      	ldrh	r3, [r5, #12]
 8009732:	059a      	lsls	r2, r3, #22
 8009734:	d402      	bmi.n	800973c <_vfiprintf_r+0x220>
 8009736:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009738:	f7ff fd7f 	bl	800923a <__retarget_lock_release_recursive>
 800973c:	89ab      	ldrh	r3, [r5, #12]
 800973e:	065b      	lsls	r3, r3, #25
 8009740:	f53f af12 	bmi.w	8009568 <_vfiprintf_r+0x4c>
 8009744:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009746:	e711      	b.n	800956c <_vfiprintf_r+0x50>
 8009748:	ab03      	add	r3, sp, #12
 800974a:	9300      	str	r3, [sp, #0]
 800974c:	462a      	mov	r2, r5
 800974e:	4b09      	ldr	r3, [pc, #36]	; (8009774 <_vfiprintf_r+0x258>)
 8009750:	a904      	add	r1, sp, #16
 8009752:	4630      	mov	r0, r6
 8009754:	f000 f880 	bl	8009858 <_printf_i>
 8009758:	e7e4      	b.n	8009724 <_vfiprintf_r+0x208>
 800975a:	bf00      	nop
 800975c:	08009db0 	.word	0x08009db0
 8009760:	08009dd0 	.word	0x08009dd0
 8009764:	08009d90 	.word	0x08009d90
 8009768:	08009df0 	.word	0x08009df0
 800976c:	08009dfa 	.word	0x08009dfa
 8009770:	00000000 	.word	0x00000000
 8009774:	080094f7 	.word	0x080094f7
 8009778:	08009df6 	.word	0x08009df6

0800977c <_printf_common>:
 800977c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009780:	4616      	mov	r6, r2
 8009782:	4699      	mov	r9, r3
 8009784:	688a      	ldr	r2, [r1, #8]
 8009786:	690b      	ldr	r3, [r1, #16]
 8009788:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800978c:	4293      	cmp	r3, r2
 800978e:	bfb8      	it	lt
 8009790:	4613      	movlt	r3, r2
 8009792:	6033      	str	r3, [r6, #0]
 8009794:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009798:	4607      	mov	r7, r0
 800979a:	460c      	mov	r4, r1
 800979c:	b10a      	cbz	r2, 80097a2 <_printf_common+0x26>
 800979e:	3301      	adds	r3, #1
 80097a0:	6033      	str	r3, [r6, #0]
 80097a2:	6823      	ldr	r3, [r4, #0]
 80097a4:	0699      	lsls	r1, r3, #26
 80097a6:	bf42      	ittt	mi
 80097a8:	6833      	ldrmi	r3, [r6, #0]
 80097aa:	3302      	addmi	r3, #2
 80097ac:	6033      	strmi	r3, [r6, #0]
 80097ae:	6825      	ldr	r5, [r4, #0]
 80097b0:	f015 0506 	ands.w	r5, r5, #6
 80097b4:	d106      	bne.n	80097c4 <_printf_common+0x48>
 80097b6:	f104 0a19 	add.w	sl, r4, #25
 80097ba:	68e3      	ldr	r3, [r4, #12]
 80097bc:	6832      	ldr	r2, [r6, #0]
 80097be:	1a9b      	subs	r3, r3, r2
 80097c0:	42ab      	cmp	r3, r5
 80097c2:	dc26      	bgt.n	8009812 <_printf_common+0x96>
 80097c4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80097c8:	1e13      	subs	r3, r2, #0
 80097ca:	6822      	ldr	r2, [r4, #0]
 80097cc:	bf18      	it	ne
 80097ce:	2301      	movne	r3, #1
 80097d0:	0692      	lsls	r2, r2, #26
 80097d2:	d42b      	bmi.n	800982c <_printf_common+0xb0>
 80097d4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80097d8:	4649      	mov	r1, r9
 80097da:	4638      	mov	r0, r7
 80097dc:	47c0      	blx	r8
 80097de:	3001      	adds	r0, #1
 80097e0:	d01e      	beq.n	8009820 <_printf_common+0xa4>
 80097e2:	6823      	ldr	r3, [r4, #0]
 80097e4:	68e5      	ldr	r5, [r4, #12]
 80097e6:	6832      	ldr	r2, [r6, #0]
 80097e8:	f003 0306 	and.w	r3, r3, #6
 80097ec:	2b04      	cmp	r3, #4
 80097ee:	bf08      	it	eq
 80097f0:	1aad      	subeq	r5, r5, r2
 80097f2:	68a3      	ldr	r3, [r4, #8]
 80097f4:	6922      	ldr	r2, [r4, #16]
 80097f6:	bf0c      	ite	eq
 80097f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80097fc:	2500      	movne	r5, #0
 80097fe:	4293      	cmp	r3, r2
 8009800:	bfc4      	itt	gt
 8009802:	1a9b      	subgt	r3, r3, r2
 8009804:	18ed      	addgt	r5, r5, r3
 8009806:	2600      	movs	r6, #0
 8009808:	341a      	adds	r4, #26
 800980a:	42b5      	cmp	r5, r6
 800980c:	d11a      	bne.n	8009844 <_printf_common+0xc8>
 800980e:	2000      	movs	r0, #0
 8009810:	e008      	b.n	8009824 <_printf_common+0xa8>
 8009812:	2301      	movs	r3, #1
 8009814:	4652      	mov	r2, sl
 8009816:	4649      	mov	r1, r9
 8009818:	4638      	mov	r0, r7
 800981a:	47c0      	blx	r8
 800981c:	3001      	adds	r0, #1
 800981e:	d103      	bne.n	8009828 <_printf_common+0xac>
 8009820:	f04f 30ff 	mov.w	r0, #4294967295
 8009824:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009828:	3501      	adds	r5, #1
 800982a:	e7c6      	b.n	80097ba <_printf_common+0x3e>
 800982c:	18e1      	adds	r1, r4, r3
 800982e:	1c5a      	adds	r2, r3, #1
 8009830:	2030      	movs	r0, #48	; 0x30
 8009832:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009836:	4422      	add	r2, r4
 8009838:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800983c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009840:	3302      	adds	r3, #2
 8009842:	e7c7      	b.n	80097d4 <_printf_common+0x58>
 8009844:	2301      	movs	r3, #1
 8009846:	4622      	mov	r2, r4
 8009848:	4649      	mov	r1, r9
 800984a:	4638      	mov	r0, r7
 800984c:	47c0      	blx	r8
 800984e:	3001      	adds	r0, #1
 8009850:	d0e6      	beq.n	8009820 <_printf_common+0xa4>
 8009852:	3601      	adds	r6, #1
 8009854:	e7d9      	b.n	800980a <_printf_common+0x8e>
	...

08009858 <_printf_i>:
 8009858:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800985c:	7e0f      	ldrb	r7, [r1, #24]
 800985e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009860:	2f78      	cmp	r7, #120	; 0x78
 8009862:	4691      	mov	r9, r2
 8009864:	4680      	mov	r8, r0
 8009866:	460c      	mov	r4, r1
 8009868:	469a      	mov	sl, r3
 800986a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800986e:	d807      	bhi.n	8009880 <_printf_i+0x28>
 8009870:	2f62      	cmp	r7, #98	; 0x62
 8009872:	d80a      	bhi.n	800988a <_printf_i+0x32>
 8009874:	2f00      	cmp	r7, #0
 8009876:	f000 80d8 	beq.w	8009a2a <_printf_i+0x1d2>
 800987a:	2f58      	cmp	r7, #88	; 0x58
 800987c:	f000 80a3 	beq.w	80099c6 <_printf_i+0x16e>
 8009880:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009884:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009888:	e03a      	b.n	8009900 <_printf_i+0xa8>
 800988a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800988e:	2b15      	cmp	r3, #21
 8009890:	d8f6      	bhi.n	8009880 <_printf_i+0x28>
 8009892:	a101      	add	r1, pc, #4	; (adr r1, 8009898 <_printf_i+0x40>)
 8009894:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009898:	080098f1 	.word	0x080098f1
 800989c:	08009905 	.word	0x08009905
 80098a0:	08009881 	.word	0x08009881
 80098a4:	08009881 	.word	0x08009881
 80098a8:	08009881 	.word	0x08009881
 80098ac:	08009881 	.word	0x08009881
 80098b0:	08009905 	.word	0x08009905
 80098b4:	08009881 	.word	0x08009881
 80098b8:	08009881 	.word	0x08009881
 80098bc:	08009881 	.word	0x08009881
 80098c0:	08009881 	.word	0x08009881
 80098c4:	08009a11 	.word	0x08009a11
 80098c8:	08009935 	.word	0x08009935
 80098cc:	080099f3 	.word	0x080099f3
 80098d0:	08009881 	.word	0x08009881
 80098d4:	08009881 	.word	0x08009881
 80098d8:	08009a33 	.word	0x08009a33
 80098dc:	08009881 	.word	0x08009881
 80098e0:	08009935 	.word	0x08009935
 80098e4:	08009881 	.word	0x08009881
 80098e8:	08009881 	.word	0x08009881
 80098ec:	080099fb 	.word	0x080099fb
 80098f0:	682b      	ldr	r3, [r5, #0]
 80098f2:	1d1a      	adds	r2, r3, #4
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	602a      	str	r2, [r5, #0]
 80098f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80098fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009900:	2301      	movs	r3, #1
 8009902:	e0a3      	b.n	8009a4c <_printf_i+0x1f4>
 8009904:	6820      	ldr	r0, [r4, #0]
 8009906:	6829      	ldr	r1, [r5, #0]
 8009908:	0606      	lsls	r6, r0, #24
 800990a:	f101 0304 	add.w	r3, r1, #4
 800990e:	d50a      	bpl.n	8009926 <_printf_i+0xce>
 8009910:	680e      	ldr	r6, [r1, #0]
 8009912:	602b      	str	r3, [r5, #0]
 8009914:	2e00      	cmp	r6, #0
 8009916:	da03      	bge.n	8009920 <_printf_i+0xc8>
 8009918:	232d      	movs	r3, #45	; 0x2d
 800991a:	4276      	negs	r6, r6
 800991c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009920:	485e      	ldr	r0, [pc, #376]	; (8009a9c <_printf_i+0x244>)
 8009922:	230a      	movs	r3, #10
 8009924:	e019      	b.n	800995a <_printf_i+0x102>
 8009926:	680e      	ldr	r6, [r1, #0]
 8009928:	602b      	str	r3, [r5, #0]
 800992a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800992e:	bf18      	it	ne
 8009930:	b236      	sxthne	r6, r6
 8009932:	e7ef      	b.n	8009914 <_printf_i+0xbc>
 8009934:	682b      	ldr	r3, [r5, #0]
 8009936:	6820      	ldr	r0, [r4, #0]
 8009938:	1d19      	adds	r1, r3, #4
 800993a:	6029      	str	r1, [r5, #0]
 800993c:	0601      	lsls	r1, r0, #24
 800993e:	d501      	bpl.n	8009944 <_printf_i+0xec>
 8009940:	681e      	ldr	r6, [r3, #0]
 8009942:	e002      	b.n	800994a <_printf_i+0xf2>
 8009944:	0646      	lsls	r6, r0, #25
 8009946:	d5fb      	bpl.n	8009940 <_printf_i+0xe8>
 8009948:	881e      	ldrh	r6, [r3, #0]
 800994a:	4854      	ldr	r0, [pc, #336]	; (8009a9c <_printf_i+0x244>)
 800994c:	2f6f      	cmp	r7, #111	; 0x6f
 800994e:	bf0c      	ite	eq
 8009950:	2308      	moveq	r3, #8
 8009952:	230a      	movne	r3, #10
 8009954:	2100      	movs	r1, #0
 8009956:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800995a:	6865      	ldr	r5, [r4, #4]
 800995c:	60a5      	str	r5, [r4, #8]
 800995e:	2d00      	cmp	r5, #0
 8009960:	bfa2      	ittt	ge
 8009962:	6821      	ldrge	r1, [r4, #0]
 8009964:	f021 0104 	bicge.w	r1, r1, #4
 8009968:	6021      	strge	r1, [r4, #0]
 800996a:	b90e      	cbnz	r6, 8009970 <_printf_i+0x118>
 800996c:	2d00      	cmp	r5, #0
 800996e:	d04d      	beq.n	8009a0c <_printf_i+0x1b4>
 8009970:	4615      	mov	r5, r2
 8009972:	fbb6 f1f3 	udiv	r1, r6, r3
 8009976:	fb03 6711 	mls	r7, r3, r1, r6
 800997a:	5dc7      	ldrb	r7, [r0, r7]
 800997c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009980:	4637      	mov	r7, r6
 8009982:	42bb      	cmp	r3, r7
 8009984:	460e      	mov	r6, r1
 8009986:	d9f4      	bls.n	8009972 <_printf_i+0x11a>
 8009988:	2b08      	cmp	r3, #8
 800998a:	d10b      	bne.n	80099a4 <_printf_i+0x14c>
 800998c:	6823      	ldr	r3, [r4, #0]
 800998e:	07de      	lsls	r6, r3, #31
 8009990:	d508      	bpl.n	80099a4 <_printf_i+0x14c>
 8009992:	6923      	ldr	r3, [r4, #16]
 8009994:	6861      	ldr	r1, [r4, #4]
 8009996:	4299      	cmp	r1, r3
 8009998:	bfde      	ittt	le
 800999a:	2330      	movle	r3, #48	; 0x30
 800999c:	f805 3c01 	strble.w	r3, [r5, #-1]
 80099a0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80099a4:	1b52      	subs	r2, r2, r5
 80099a6:	6122      	str	r2, [r4, #16]
 80099a8:	f8cd a000 	str.w	sl, [sp]
 80099ac:	464b      	mov	r3, r9
 80099ae:	aa03      	add	r2, sp, #12
 80099b0:	4621      	mov	r1, r4
 80099b2:	4640      	mov	r0, r8
 80099b4:	f7ff fee2 	bl	800977c <_printf_common>
 80099b8:	3001      	adds	r0, #1
 80099ba:	d14c      	bne.n	8009a56 <_printf_i+0x1fe>
 80099bc:	f04f 30ff 	mov.w	r0, #4294967295
 80099c0:	b004      	add	sp, #16
 80099c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099c6:	4835      	ldr	r0, [pc, #212]	; (8009a9c <_printf_i+0x244>)
 80099c8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80099cc:	6829      	ldr	r1, [r5, #0]
 80099ce:	6823      	ldr	r3, [r4, #0]
 80099d0:	f851 6b04 	ldr.w	r6, [r1], #4
 80099d4:	6029      	str	r1, [r5, #0]
 80099d6:	061d      	lsls	r5, r3, #24
 80099d8:	d514      	bpl.n	8009a04 <_printf_i+0x1ac>
 80099da:	07df      	lsls	r7, r3, #31
 80099dc:	bf44      	itt	mi
 80099de:	f043 0320 	orrmi.w	r3, r3, #32
 80099e2:	6023      	strmi	r3, [r4, #0]
 80099e4:	b91e      	cbnz	r6, 80099ee <_printf_i+0x196>
 80099e6:	6823      	ldr	r3, [r4, #0]
 80099e8:	f023 0320 	bic.w	r3, r3, #32
 80099ec:	6023      	str	r3, [r4, #0]
 80099ee:	2310      	movs	r3, #16
 80099f0:	e7b0      	b.n	8009954 <_printf_i+0xfc>
 80099f2:	6823      	ldr	r3, [r4, #0]
 80099f4:	f043 0320 	orr.w	r3, r3, #32
 80099f8:	6023      	str	r3, [r4, #0]
 80099fa:	2378      	movs	r3, #120	; 0x78
 80099fc:	4828      	ldr	r0, [pc, #160]	; (8009aa0 <_printf_i+0x248>)
 80099fe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009a02:	e7e3      	b.n	80099cc <_printf_i+0x174>
 8009a04:	0659      	lsls	r1, r3, #25
 8009a06:	bf48      	it	mi
 8009a08:	b2b6      	uxthmi	r6, r6
 8009a0a:	e7e6      	b.n	80099da <_printf_i+0x182>
 8009a0c:	4615      	mov	r5, r2
 8009a0e:	e7bb      	b.n	8009988 <_printf_i+0x130>
 8009a10:	682b      	ldr	r3, [r5, #0]
 8009a12:	6826      	ldr	r6, [r4, #0]
 8009a14:	6961      	ldr	r1, [r4, #20]
 8009a16:	1d18      	adds	r0, r3, #4
 8009a18:	6028      	str	r0, [r5, #0]
 8009a1a:	0635      	lsls	r5, r6, #24
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	d501      	bpl.n	8009a24 <_printf_i+0x1cc>
 8009a20:	6019      	str	r1, [r3, #0]
 8009a22:	e002      	b.n	8009a2a <_printf_i+0x1d2>
 8009a24:	0670      	lsls	r0, r6, #25
 8009a26:	d5fb      	bpl.n	8009a20 <_printf_i+0x1c8>
 8009a28:	8019      	strh	r1, [r3, #0]
 8009a2a:	2300      	movs	r3, #0
 8009a2c:	6123      	str	r3, [r4, #16]
 8009a2e:	4615      	mov	r5, r2
 8009a30:	e7ba      	b.n	80099a8 <_printf_i+0x150>
 8009a32:	682b      	ldr	r3, [r5, #0]
 8009a34:	1d1a      	adds	r2, r3, #4
 8009a36:	602a      	str	r2, [r5, #0]
 8009a38:	681d      	ldr	r5, [r3, #0]
 8009a3a:	6862      	ldr	r2, [r4, #4]
 8009a3c:	2100      	movs	r1, #0
 8009a3e:	4628      	mov	r0, r5
 8009a40:	f7f6 fbee 	bl	8000220 <memchr>
 8009a44:	b108      	cbz	r0, 8009a4a <_printf_i+0x1f2>
 8009a46:	1b40      	subs	r0, r0, r5
 8009a48:	6060      	str	r0, [r4, #4]
 8009a4a:	6863      	ldr	r3, [r4, #4]
 8009a4c:	6123      	str	r3, [r4, #16]
 8009a4e:	2300      	movs	r3, #0
 8009a50:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009a54:	e7a8      	b.n	80099a8 <_printf_i+0x150>
 8009a56:	6923      	ldr	r3, [r4, #16]
 8009a58:	462a      	mov	r2, r5
 8009a5a:	4649      	mov	r1, r9
 8009a5c:	4640      	mov	r0, r8
 8009a5e:	47d0      	blx	sl
 8009a60:	3001      	adds	r0, #1
 8009a62:	d0ab      	beq.n	80099bc <_printf_i+0x164>
 8009a64:	6823      	ldr	r3, [r4, #0]
 8009a66:	079b      	lsls	r3, r3, #30
 8009a68:	d413      	bmi.n	8009a92 <_printf_i+0x23a>
 8009a6a:	68e0      	ldr	r0, [r4, #12]
 8009a6c:	9b03      	ldr	r3, [sp, #12]
 8009a6e:	4298      	cmp	r0, r3
 8009a70:	bfb8      	it	lt
 8009a72:	4618      	movlt	r0, r3
 8009a74:	e7a4      	b.n	80099c0 <_printf_i+0x168>
 8009a76:	2301      	movs	r3, #1
 8009a78:	4632      	mov	r2, r6
 8009a7a:	4649      	mov	r1, r9
 8009a7c:	4640      	mov	r0, r8
 8009a7e:	47d0      	blx	sl
 8009a80:	3001      	adds	r0, #1
 8009a82:	d09b      	beq.n	80099bc <_printf_i+0x164>
 8009a84:	3501      	adds	r5, #1
 8009a86:	68e3      	ldr	r3, [r4, #12]
 8009a88:	9903      	ldr	r1, [sp, #12]
 8009a8a:	1a5b      	subs	r3, r3, r1
 8009a8c:	42ab      	cmp	r3, r5
 8009a8e:	dcf2      	bgt.n	8009a76 <_printf_i+0x21e>
 8009a90:	e7eb      	b.n	8009a6a <_printf_i+0x212>
 8009a92:	2500      	movs	r5, #0
 8009a94:	f104 0619 	add.w	r6, r4, #25
 8009a98:	e7f5      	b.n	8009a86 <_printf_i+0x22e>
 8009a9a:	bf00      	nop
 8009a9c:	08009e01 	.word	0x08009e01
 8009aa0:	08009e12 	.word	0x08009e12

08009aa4 <_sbrk_r>:
 8009aa4:	b538      	push	{r3, r4, r5, lr}
 8009aa6:	4d06      	ldr	r5, [pc, #24]	; (8009ac0 <_sbrk_r+0x1c>)
 8009aa8:	2300      	movs	r3, #0
 8009aaa:	4604      	mov	r4, r0
 8009aac:	4608      	mov	r0, r1
 8009aae:	602b      	str	r3, [r5, #0]
 8009ab0:	f7f7 ffc2 	bl	8001a38 <_sbrk>
 8009ab4:	1c43      	adds	r3, r0, #1
 8009ab6:	d102      	bne.n	8009abe <_sbrk_r+0x1a>
 8009ab8:	682b      	ldr	r3, [r5, #0]
 8009aba:	b103      	cbz	r3, 8009abe <_sbrk_r+0x1a>
 8009abc:	6023      	str	r3, [r4, #0]
 8009abe:	bd38      	pop	{r3, r4, r5, pc}
 8009ac0:	2000454c 	.word	0x2000454c

08009ac4 <__sread>:
 8009ac4:	b510      	push	{r4, lr}
 8009ac6:	460c      	mov	r4, r1
 8009ac8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009acc:	f000 f8a0 	bl	8009c10 <_read_r>
 8009ad0:	2800      	cmp	r0, #0
 8009ad2:	bfab      	itete	ge
 8009ad4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009ad6:	89a3      	ldrhlt	r3, [r4, #12]
 8009ad8:	181b      	addge	r3, r3, r0
 8009ada:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009ade:	bfac      	ite	ge
 8009ae0:	6563      	strge	r3, [r4, #84]	; 0x54
 8009ae2:	81a3      	strhlt	r3, [r4, #12]
 8009ae4:	bd10      	pop	{r4, pc}

08009ae6 <__swrite>:
 8009ae6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009aea:	461f      	mov	r7, r3
 8009aec:	898b      	ldrh	r3, [r1, #12]
 8009aee:	05db      	lsls	r3, r3, #23
 8009af0:	4605      	mov	r5, r0
 8009af2:	460c      	mov	r4, r1
 8009af4:	4616      	mov	r6, r2
 8009af6:	d505      	bpl.n	8009b04 <__swrite+0x1e>
 8009af8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009afc:	2302      	movs	r3, #2
 8009afe:	2200      	movs	r2, #0
 8009b00:	f000 f868 	bl	8009bd4 <_lseek_r>
 8009b04:	89a3      	ldrh	r3, [r4, #12]
 8009b06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009b0a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009b0e:	81a3      	strh	r3, [r4, #12]
 8009b10:	4632      	mov	r2, r6
 8009b12:	463b      	mov	r3, r7
 8009b14:	4628      	mov	r0, r5
 8009b16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009b1a:	f000 b817 	b.w	8009b4c <_write_r>

08009b1e <__sseek>:
 8009b1e:	b510      	push	{r4, lr}
 8009b20:	460c      	mov	r4, r1
 8009b22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b26:	f000 f855 	bl	8009bd4 <_lseek_r>
 8009b2a:	1c43      	adds	r3, r0, #1
 8009b2c:	89a3      	ldrh	r3, [r4, #12]
 8009b2e:	bf15      	itete	ne
 8009b30:	6560      	strne	r0, [r4, #84]	; 0x54
 8009b32:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009b36:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009b3a:	81a3      	strheq	r3, [r4, #12]
 8009b3c:	bf18      	it	ne
 8009b3e:	81a3      	strhne	r3, [r4, #12]
 8009b40:	bd10      	pop	{r4, pc}

08009b42 <__sclose>:
 8009b42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b46:	f000 b813 	b.w	8009b70 <_close_r>
	...

08009b4c <_write_r>:
 8009b4c:	b538      	push	{r3, r4, r5, lr}
 8009b4e:	4d07      	ldr	r5, [pc, #28]	; (8009b6c <_write_r+0x20>)
 8009b50:	4604      	mov	r4, r0
 8009b52:	4608      	mov	r0, r1
 8009b54:	4611      	mov	r1, r2
 8009b56:	2200      	movs	r2, #0
 8009b58:	602a      	str	r2, [r5, #0]
 8009b5a:	461a      	mov	r2, r3
 8009b5c:	f7f7 ff1b 	bl	8001996 <_write>
 8009b60:	1c43      	adds	r3, r0, #1
 8009b62:	d102      	bne.n	8009b6a <_write_r+0x1e>
 8009b64:	682b      	ldr	r3, [r5, #0]
 8009b66:	b103      	cbz	r3, 8009b6a <_write_r+0x1e>
 8009b68:	6023      	str	r3, [r4, #0]
 8009b6a:	bd38      	pop	{r3, r4, r5, pc}
 8009b6c:	2000454c 	.word	0x2000454c

08009b70 <_close_r>:
 8009b70:	b538      	push	{r3, r4, r5, lr}
 8009b72:	4d06      	ldr	r5, [pc, #24]	; (8009b8c <_close_r+0x1c>)
 8009b74:	2300      	movs	r3, #0
 8009b76:	4604      	mov	r4, r0
 8009b78:	4608      	mov	r0, r1
 8009b7a:	602b      	str	r3, [r5, #0]
 8009b7c:	f7f7 ff27 	bl	80019ce <_close>
 8009b80:	1c43      	adds	r3, r0, #1
 8009b82:	d102      	bne.n	8009b8a <_close_r+0x1a>
 8009b84:	682b      	ldr	r3, [r5, #0]
 8009b86:	b103      	cbz	r3, 8009b8a <_close_r+0x1a>
 8009b88:	6023      	str	r3, [r4, #0]
 8009b8a:	bd38      	pop	{r3, r4, r5, pc}
 8009b8c:	2000454c 	.word	0x2000454c

08009b90 <_fstat_r>:
 8009b90:	b538      	push	{r3, r4, r5, lr}
 8009b92:	4d07      	ldr	r5, [pc, #28]	; (8009bb0 <_fstat_r+0x20>)
 8009b94:	2300      	movs	r3, #0
 8009b96:	4604      	mov	r4, r0
 8009b98:	4608      	mov	r0, r1
 8009b9a:	4611      	mov	r1, r2
 8009b9c:	602b      	str	r3, [r5, #0]
 8009b9e:	f7f7 ff22 	bl	80019e6 <_fstat>
 8009ba2:	1c43      	adds	r3, r0, #1
 8009ba4:	d102      	bne.n	8009bac <_fstat_r+0x1c>
 8009ba6:	682b      	ldr	r3, [r5, #0]
 8009ba8:	b103      	cbz	r3, 8009bac <_fstat_r+0x1c>
 8009baa:	6023      	str	r3, [r4, #0]
 8009bac:	bd38      	pop	{r3, r4, r5, pc}
 8009bae:	bf00      	nop
 8009bb0:	2000454c 	.word	0x2000454c

08009bb4 <_isatty_r>:
 8009bb4:	b538      	push	{r3, r4, r5, lr}
 8009bb6:	4d06      	ldr	r5, [pc, #24]	; (8009bd0 <_isatty_r+0x1c>)
 8009bb8:	2300      	movs	r3, #0
 8009bba:	4604      	mov	r4, r0
 8009bbc:	4608      	mov	r0, r1
 8009bbe:	602b      	str	r3, [r5, #0]
 8009bc0:	f7f7 ff21 	bl	8001a06 <_isatty>
 8009bc4:	1c43      	adds	r3, r0, #1
 8009bc6:	d102      	bne.n	8009bce <_isatty_r+0x1a>
 8009bc8:	682b      	ldr	r3, [r5, #0]
 8009bca:	b103      	cbz	r3, 8009bce <_isatty_r+0x1a>
 8009bcc:	6023      	str	r3, [r4, #0]
 8009bce:	bd38      	pop	{r3, r4, r5, pc}
 8009bd0:	2000454c 	.word	0x2000454c

08009bd4 <_lseek_r>:
 8009bd4:	b538      	push	{r3, r4, r5, lr}
 8009bd6:	4d07      	ldr	r5, [pc, #28]	; (8009bf4 <_lseek_r+0x20>)
 8009bd8:	4604      	mov	r4, r0
 8009bda:	4608      	mov	r0, r1
 8009bdc:	4611      	mov	r1, r2
 8009bde:	2200      	movs	r2, #0
 8009be0:	602a      	str	r2, [r5, #0]
 8009be2:	461a      	mov	r2, r3
 8009be4:	f7f7 ff1a 	bl	8001a1c <_lseek>
 8009be8:	1c43      	adds	r3, r0, #1
 8009bea:	d102      	bne.n	8009bf2 <_lseek_r+0x1e>
 8009bec:	682b      	ldr	r3, [r5, #0]
 8009bee:	b103      	cbz	r3, 8009bf2 <_lseek_r+0x1e>
 8009bf0:	6023      	str	r3, [r4, #0]
 8009bf2:	bd38      	pop	{r3, r4, r5, pc}
 8009bf4:	2000454c 	.word	0x2000454c

08009bf8 <__malloc_lock>:
 8009bf8:	4801      	ldr	r0, [pc, #4]	; (8009c00 <__malloc_lock+0x8>)
 8009bfa:	f7ff bb1d 	b.w	8009238 <__retarget_lock_acquire_recursive>
 8009bfe:	bf00      	nop
 8009c00:	20004540 	.word	0x20004540

08009c04 <__malloc_unlock>:
 8009c04:	4801      	ldr	r0, [pc, #4]	; (8009c0c <__malloc_unlock+0x8>)
 8009c06:	f7ff bb18 	b.w	800923a <__retarget_lock_release_recursive>
 8009c0a:	bf00      	nop
 8009c0c:	20004540 	.word	0x20004540

08009c10 <_read_r>:
 8009c10:	b538      	push	{r3, r4, r5, lr}
 8009c12:	4d07      	ldr	r5, [pc, #28]	; (8009c30 <_read_r+0x20>)
 8009c14:	4604      	mov	r4, r0
 8009c16:	4608      	mov	r0, r1
 8009c18:	4611      	mov	r1, r2
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	602a      	str	r2, [r5, #0]
 8009c1e:	461a      	mov	r2, r3
 8009c20:	f7f7 fe9c 	bl	800195c <_read>
 8009c24:	1c43      	adds	r3, r0, #1
 8009c26:	d102      	bne.n	8009c2e <_read_r+0x1e>
 8009c28:	682b      	ldr	r3, [r5, #0]
 8009c2a:	b103      	cbz	r3, 8009c2e <_read_r+0x1e>
 8009c2c:	6023      	str	r3, [r4, #0]
 8009c2e:	bd38      	pop	{r3, r4, r5, pc}
 8009c30:	2000454c 	.word	0x2000454c

08009c34 <_init>:
 8009c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c36:	bf00      	nop
 8009c38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c3a:	bc08      	pop	{r3}
 8009c3c:	469e      	mov	lr, r3
 8009c3e:	4770      	bx	lr

08009c40 <_fini>:
 8009c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c42:	bf00      	nop
 8009c44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c46:	bc08      	pop	{r3}
 8009c48:	469e      	mov	lr, r3
 8009c4a:	4770      	bx	lr
