
---------- Begin Simulation Statistics ----------
final_tick                                 6303119500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78217                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725124                       # Number of bytes of host memory used
host_op_rate                                   125277                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   127.85                       # Real time elapsed on the host
host_tick_rate                               49300772                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000004                       # Number of instructions simulated
sim_ops                                      16016672                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006303                       # Number of seconds simulated
sim_ticks                                  6303119500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   9289214                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8620467                       # number of cc regfile writes
system.cpu.committedInsts                    10000004                       # Number of Instructions Simulated
system.cpu.committedOps                      16016672                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.260623                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.260623                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    981118                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   521156                       # number of floating regfile writes
system.cpu.idleCycles                          132850                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                84156                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1388779                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.453843                       # Inst execution rate
system.cpu.iew.exec_refs                      4581263                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1577215                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1129109                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3240833                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                955                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2463                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1637429                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            19786367                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3004048                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            164220                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              18327489                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   9771                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2267351                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  71583                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2280552                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            338                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        55608                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          28548                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  24140630                       # num instructions consuming a value
system.cpu.iew.wb_count                      18200857                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.560308                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13526183                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.443797                       # insts written-back per cycle
system.cpu.iew.wb_sent                       18258911                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 30016539                       # number of integer regfile reads
system.cpu.int_regfile_writes                14638997                       # number of integer regfile writes
system.cpu.ipc                               0.793258                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.793258                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            237769      1.29%      1.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              13115743     70.93%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  105      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 43382      0.23%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              135517      0.73%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1398      0.01%     73.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9159      0.05%     73.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                28394      0.15%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20728      0.11%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              256724      1.39%     74.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               6981      0.04%     74.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     74.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            5643      0.03%     74.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           2842      0.02%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2995631     16.20%     91.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1232787      6.67%     97.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           40943      0.22%     98.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         357960      1.94%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               18491712                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  933388                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1836281                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       874162                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1042028                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      279597                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015120                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  137004     49.00%     49.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     49.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     49.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     49.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     49.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     49.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     49.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     49.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     49.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     49.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     49.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     49.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     49.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    197      0.07%     49.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     49.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1030      0.37%     49.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 29570     10.58%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   35      0.01%     60.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     60.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     60.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     60.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     60.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     60.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     60.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     60.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     60.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     60.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     60.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     60.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     60.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     60.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     60.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     60.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     60.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     60.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     60.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     60.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     60.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     60.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     60.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     60.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     60.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 101547     36.32%     96.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8466      3.03%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               671      0.24%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             1076      0.38%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               17600152                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           47921758                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     17326695                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          22514280                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   19784925                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  18491712                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1442                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3769629                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             21631                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            239                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      5801301                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      12473390                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.482493                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.108575                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6913409     55.43%     55.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1207580      9.68%     65.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1089389      8.73%     73.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1035608      8.30%     82.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              660918      5.30%     87.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              611680      4.90%     92.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              570793      4.58%     96.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              200404      1.61%     98.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              183609      1.47%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12473390                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.466870                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            251717                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            93814                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3240833                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1637429                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7496432                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         12606240                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1496                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        38418                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         85468                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        59286                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          888                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       119594                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            888                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 1960039                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1438222                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             70754                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               966522                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  964544                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.795349                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  197674                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           27688                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              15747                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            11941                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1457                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3763264                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             70374                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     11960543                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.339126                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.227565                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         6959324     58.19%     58.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1576242     13.18%     71.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1118973      9.36%     80.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          815507      6.82%     87.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          153581      1.28%     88.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          407325      3.41%     92.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          123431      1.03%     93.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           84852      0.71%     93.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          721308      6.03%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     11960543                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000004                       # Number of instructions committed
system.cpu.commit.opsCommitted               16016672                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4150461                       # Number of memory references committed
system.cpu.commit.loads                       2695202                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                    1221874                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     829848                       # Number of committed floating point instructions.
system.cpu.commit.integer                    15504649                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                156974                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       177488      1.11%      1.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11214635     70.02%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.25%     71.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       128428      0.80%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.01%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.05%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        18147      0.11%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.10%     72.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       253856      1.58%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.01%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt         3698      0.02%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult         1849      0.01%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2669945     16.67%     90.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1117553      6.98%     97.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        25257      0.16%     97.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       337706      2.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     16016672                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        721308                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3514563                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3514563                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3514563                       # number of overall hits
system.cpu.dcache.overall_hits::total         3514563                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       102337                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         102337                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       102337                       # number of overall misses
system.cpu.dcache.overall_misses::total        102337                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5676921494                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5676921494                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5676921494                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5676921494                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3616900                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3616900                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3616900                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3616900                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028294                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028294                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028294                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028294                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55472.815248                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55472.815248                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55472.815248                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55472.815248                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        26982                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          176                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               776                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              31                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.770619                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     5.677419                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        41378                       # number of writebacks
system.cpu.dcache.writebacks::total             41378                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        44614                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        44614                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        44614                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        44614                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        57723                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        57723                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        57723                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        57723                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3454856494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3454856494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3454856494                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3454856494                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015959                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015959                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015959                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015959                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59852.337786                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59852.337786                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59852.337786                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59852.337786                       # average overall mshr miss latency
system.cpu.dcache.replacements                  57211                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2096150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2096150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        65488                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         65488                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3021661500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3021661500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2161638                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2161638                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.030296                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.030296                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 46140.689897                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46140.689897                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        44598                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        44598                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        20890                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20890                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    836944000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    836944000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009664                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009664                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40064.337003                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40064.337003                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1418413                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1418413                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36849                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36849                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2655259994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2655259994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025321                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025321                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72057.857581                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72057.857581                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           16                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36833                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36833                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2617912494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2617912494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025310                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025310                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71075.190563                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71075.190563                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6303119500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.181617                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3572286                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             57723                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             61.886700                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.181617                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994495                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994495                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          162                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          299                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7291523                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7291523                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6303119500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1211514                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               8312843                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2079119                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                798331                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  71583                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               922617                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1371                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               20789459                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  6646                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     3002648                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1577227                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2912                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16753                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6303119500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6303119500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6303119500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1352154                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       12974458                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1960039                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1177965                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      11040356                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  145792                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 1009                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6895                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           54                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1236704                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 15147                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           12473390                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.723372                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.023036                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  8962028     71.85%     71.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   158213      1.27%     73.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   311559      2.50%     75.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   179922      1.44%     77.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   298058      2.39%     79.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   228120      1.83%     81.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   346788      2.78%     84.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   147983      1.19%     85.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1840719     14.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             12473390                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.155482                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.029209                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1233108                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1233108                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1233108                       # number of overall hits
system.cpu.icache.overall_hits::total         1233108                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3594                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3594                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3594                       # number of overall misses
system.cpu.icache.overall_misses::total          3594                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    210736000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    210736000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    210736000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    210736000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1236702                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1236702                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1236702                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1236702                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002906                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002906                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002906                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002906                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58635.503617                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58635.503617                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58635.503617                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58635.503617                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          492                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.846154                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2075                       # number of writebacks
system.cpu.icache.writebacks::total              2075                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1009                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1009                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1009                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1009                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2585                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2585                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2585                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2585                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    161097500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    161097500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    161097500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    161097500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002090                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002090                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002090                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002090                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62320.116054                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62320.116054                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62320.116054                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62320.116054                       # average overall mshr miss latency
system.cpu.icache.replacements                   2075                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1233108                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1233108                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3594                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3594                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    210736000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    210736000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1236702                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1236702                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002906                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002906                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58635.503617                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58635.503617                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1009                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1009                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2585                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2585                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    161097500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    161097500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002090                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002090                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62320.116054                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62320.116054                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6303119500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           503.031229                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1235693                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2585                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            478.024371                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   503.031229                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.982483                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.982483                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2475989                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2475989                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6303119500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1237857                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1484                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6303119500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6303119500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6303119500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      839431                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  545614                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 8473                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 338                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 182160                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    7                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    639                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6303119500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  71583                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1537249                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 3609511                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13363                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   2533974                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4707710                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               20419901                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 10409                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 813891                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 734726                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3134404                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              28                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            26439447                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    54852971                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 33789079                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1090172                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21428780                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  5010569                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     766                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 721                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3929243                       # count of insts added to the skid buffer
system.cpu.rob.reads                         31006639                       # The number of ROB reads
system.cpu.rob.writes                        40075539                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000004                       # Number of Instructions committed
system.cpu.thread_0.numOps                   16016672                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  471                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                12783                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13254                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 471                       # number of overall hits
system.l2.overall_hits::.cpu.data               12783                       # number of overall hits
system.l2.overall_hits::total                   13254                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2111                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              44940                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47051                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2111                       # number of overall misses
system.l2.overall_misses::.cpu.data             44940                       # number of overall misses
system.l2.overall_misses::total                 47051                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    152106000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3232134000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3384240000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    152106000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3232134000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3384240000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2582                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            57723                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                60305                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2582                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           57723                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               60305                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.817583                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.778546                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.780217                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.817583                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.778546                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.780217                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72054.002842                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71921.094793                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71927.057873                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72054.002842                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71921.094793                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71927.057873                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28259                       # number of writebacks
system.l2.writebacks::total                     28259                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         44940                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47050                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        44940                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47050                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    130521750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2772428000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2902949750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    130521750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2772428000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2902949750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.817196                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.778546                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.780201                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.817196                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.778546                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.780201                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61858.649289                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61691.766800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61699.250797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61858.649289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61691.766800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61699.250797                       # average overall mshr miss latency
system.l2.replacements                          39305                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        41378                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            41378                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        41378                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        41378                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2069                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2069                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2069                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2069                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1037                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1037                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35797                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35797                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2551596000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2551596000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36834                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36834                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.971847                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.971847                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71279.604436                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71279.604436                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35797                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35797                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2185159500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2185159500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.971847                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.971847                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61043.090203                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61043.090203                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            471                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                471                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2111                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2111                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    152106000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    152106000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2582                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2582                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.817583                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.817583                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72054.002842                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72054.002842                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2110                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2110                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    130521750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    130521750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.817196                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.817196                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61858.649289                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61858.649289                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         11746                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11746                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9143                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9143                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    680538000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    680538000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        20889                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20889                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.437694                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.437694                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74432.680739                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74432.680739                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9143                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9143                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    587268500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    587268500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.437694                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.437694                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64231.488570                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64231.488570                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6303119500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7730.017871                       # Cycle average of tags in use
system.l2.tags.total_refs                      119568                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     47497                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.517380                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      55.832401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       270.104912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7404.080558                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006815                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.032972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.903818                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.943606                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8076                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1004057                       # Number of tag accesses
system.l2.tags.data_accesses                  1004057                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6303119500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2110.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001353106500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1754                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1754                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              121859                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26532                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47050                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28259                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47050                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28259                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.25                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47050                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28259                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1754                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.819270                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.136815                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    170.130023                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1746     99.54%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            7      0.40%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1754                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1754                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.098632                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.092394                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.469210                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1673     95.38%     95.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.46%     95.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               57      3.25%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      0.80%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1754                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3011200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1808576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    477.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    286.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6291285500                       # Total gap between requests
system.mem_ctrls.avgGap                      83539.62                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       135040                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2875904                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1807168                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 21424312.199697308242                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 456266773.936302483082                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 286710096.484764397144                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2110                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        44940                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28259                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     60889500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1289447000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 139163105750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28857.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28692.63                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4924558.75                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       135040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2876160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3011200                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       135040                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       135040                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1808576                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1808576                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2110                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        44940                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          47050                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28259                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28259                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     21424312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    456307389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        477731701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     21424312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     21424312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    286933478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       286933478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    286933478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     21424312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    456307389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       764665179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                47046                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28237                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3275                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3158                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2989                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3005                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2975                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3062                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3065                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2851                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2917                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2794                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2877                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2915                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2863                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2681                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2033                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1876                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1640                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1760                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1695                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1660                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1679                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1502                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               468224000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             235230000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1350336500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9952.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28702.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40083                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              25633                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.20                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.78                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9567                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   503.617853                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   294.301002                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   415.516672                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2643     27.63%     27.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1498     15.66%     43.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          601      6.28%     49.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          466      4.87%     54.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          452      4.72%     59.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          324      3.39%     62.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          203      2.12%     64.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          271      2.83%     67.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3109     32.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9567                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3010944                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1807168                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              477.691086                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              286.710096                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.97                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6303119500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        35435820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        18834585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      174073200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      75888360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 497243760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1583417250                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1086994080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3471887055                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   550.820440                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2796438750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    210340000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3296340750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        32872560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17472180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      161835240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      71508780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 497243760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1547655450                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1117109280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3445697250                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   546.665385                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2877375000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    210340000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3215404500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6303119500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11253                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28259                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10159                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35797                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35797                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11253                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       132518                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       132518                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 132518                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4819776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4819776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4819776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47050                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47050    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47050                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6303119500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            49626000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           58812500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             23474                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        69637                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2075                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           26879                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36834                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36834                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2585                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20889                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7242                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       172657                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                179899                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       298048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6342464                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6640512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39308                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1808768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            99613                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009155                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.095245                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  98701     99.08%     99.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    912      0.92%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              99613                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6303119500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          103250000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3879496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          86584500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
