{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606605063324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606605063324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 29 01:11:03 2020 " "Processing started: Sun Nov 29 01:11:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606605063324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606605063324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Block_Dominskyi_SM -c Block_Dominskyi_SM " "Command: quartus_map --read_settings_files=on --write_settings_files=off Block_Dominskyi_SM -c Block_Dominskyi_SM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606605063325 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1606605063724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_dominskyi_sm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block_dominskyi_sm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block_Dominskyi_SM " "Found entity 1: Block_Dominskyi_SM" {  } { { "Block_Dominskyi_SM.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/Block_Dominskyi_SM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606605063804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606605063804 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block_Dominskyi_SM " "Elaborating entity \"Block_Dominskyi_SM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606605063840 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/forstudy/architecure-of-computer/architecture-of-computer/labs/lab4/lab1_sm/lab2_sm_v2.bdf 1 1 " "Using design file /forstudy/architecure-of-computer/architecture-of-computer/labs/lab4/lab1_sm/lab2_sm_v2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_SM_v2 " "Found entity 1: Lab2_SM_v2" {  } { { "lab2_sm_v2.bdf" "" { Schematic "d:/forstudy/architecure-of-computer/architecture-of-computer/labs/lab4/lab1_sm/lab2_sm_v2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606605063874 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606605063874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_SM_v2 Lab2_SM_v2:inst " "Elaborating entity \"Lab2_SM_v2\" for hierarchy \"Lab2_SM_v2:inst\"" {  } { { "Block_Dominskyi_SM.bdf" "inst" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/Block_Dominskyi_SM.bdf" { { -24 312 408 72 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606605063876 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/forstudy/architecure-of-computer/architecture-of-computer/labs/lab4/lab1_sm/sm2_v2.v 1 1 " "Using design file /forstudy/architecure-of-computer/architecture-of-computer/labs/lab4/lab1_sm/sm2_v2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SM2_v2 " "Found entity 1: SM2_v2" {  } { { "sm2_v2.v" "" { Text "d:/forstudy/architecure-of-computer/architecture-of-computer/labs/lab4/lab1_sm/sm2_v2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606605063912 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606605063912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM2_v2 Lab2_SM_v2:inst\|SM2_v2:inst " "Elaborating entity \"SM2_v2\" for hierarchy \"Lab2_SM_v2:inst\|SM2_v2:inst\"" {  } { { "lab2_sm_v2.bdf" "inst" { Schematic "d:/forstudy/architecure-of-computer/architecture-of-computer/labs/lab4/lab1_sm/lab2_sm_v2.bdf" { { 256 552 712 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606605063918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Lab2_SM_v2:inst\|SM2_v2:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Lab2_SM_v2:inst\|SM2_v2:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "sm2_v2.v" "LPM_ADD_SUB_component" { Text "d:/forstudy/architecure-of-computer/architecture-of-computer/labs/lab4/lab1_sm/sm2_v2.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606605063980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab2_SM_v2:inst\|SM2_v2:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"Lab2_SM_v2:inst\|SM2_v2:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "sm2_v2.v" "" { Text "d:/forstudy/architecure-of-computer/architecture-of-computer/labs/lab4/lab1_sm/sm2_v2.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606605063991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab2_SM_v2:inst\|SM2_v2:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"Lab2_SM_v2:inst\|SM2_v2:inst\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606605063992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606605063992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606605063992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606605063992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606605063992 ""}  } { { "sm2_v2.v" "" { Text "d:/forstudy/architecure-of-computer/architecture-of-computer/labs/lab4/lab1_sm/sm2_v2.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606605063992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qdi " "Found entity 1: add_sub_qdi" {  } { { "db/add_sub_qdi.tdf" "" { Text "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/db/add_sub_qdi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606605064064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606605064064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qdi Lab2_SM_v2:inst\|SM2_v2:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_qdi:auto_generated " "Elaborating entity \"add_sub_qdi\" for hierarchy \"Lab2_SM_v2:inst\|SM2_v2:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_qdi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/forstudy/architecure-of-computer/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606605064066 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1606605064922 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606605064922 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1606605064956 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1606605064956 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1606605064956 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1606605064956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4587 " "Peak virtual memory: 4587 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606605064974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 29 01:11:04 2020 " "Processing ended: Sun Nov 29 01:11:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606605064974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606605064974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606605064974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606605064974 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606605066691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606605066692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 29 01:11:06 2020 " "Processing started: Sun Nov 29 01:11:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606605066692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1606605066692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Block_Dominskyi_SM -c Block_Dominskyi_SM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Block_Dominskyi_SM -c Block_Dominskyi_SM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1606605066692 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1606605066802 ""}
{ "Info" "0" "" "Project  = Block_Dominskyi_SM" {  } {  } 0 0 "Project  = Block_Dominskyi_SM" 0 0 "Fitter" 0 0 1606605066803 ""}
{ "Info" "0" "" "Revision = Block_Dominskyi_SM" {  } {  } 0 0 "Revision = Block_Dominskyi_SM" 0 0 "Fitter" 0 0 1606605066803 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1606605066858 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Block_Dominskyi_SM EP2C5F256C6 " "Selected device EP2C5F256C6 for design \"Block_Dominskyi_SM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1606605066867 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606605066903 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606605066903 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1606605066971 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1606605066981 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8F256C6 " "Device EP2C8F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1606605067161 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1606605067161 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Pin ~ASDO~ is reserved at location C3" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606605067163 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Pin ~nCSO~ is reserved at location F4" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606605067163 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ N14 " "Pin ~LVDS41p/nCEO~ is reserved at location N14" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606605067163 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1606605067163 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "26 26 " "No exact pin location assignment(s) for 26 pins of 26 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_s1 " "Pin out_s1 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { out_s1 } } } { "Block_Dominskyi_SM.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/Block_Dominskyi_SM.bdf" { { 0 432 608 16 "out_s1" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606605067195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_s2 " "Pin out_s2 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { out_s2 } } } { "Block_Dominskyi_SM.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/Block_Dominskyi_SM.bdf" { { 128 432 608 144 "out_s2" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_s2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606605067195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_s3 " "Pin out_s3 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { out_s3 } } } { "Block_Dominskyi_SM.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/Block_Dominskyi_SM.bdf" { { 256 432 608 272 "out_s3" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_s3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606605067195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_s4 " "Pin out_s4 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { out_s4 } } } { "Block_Dominskyi_SM.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/Block_Dominskyi_SM.bdf" { { 384 432 608 400 "out_s4" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_s4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606605067195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_s5 " "Pin out_s5 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { out_s5 } } } { "Block_Dominskyi_SM.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/Block_Dominskyi_SM.bdf" { { 512 432 608 528 "out_s5" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_s5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606605067195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_s6 " "Pin out_s6 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { out_s6 } } } { "Block_Dominskyi_SM.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/Block_Dominskyi_SM.bdf" { { 640 432 608 656 "out_s6" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_s6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606605067195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_s7 " "Pin out_s7 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { out_s7 } } } { "Block_Dominskyi_SM.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/Block_Dominskyi_SM.bdf" { { 768 432 608 784 "out_s7" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_s7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606605067195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_z1 " "Pin out_z1 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { out_z1 } } } { "Block_Dominskyi_SM.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/Block_Dominskyi_SM.bdf" { { 912 432 608 928 "out_z1" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_z1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606605067195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_s8 " "Pin out_s8 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { out_s8 } } } { "Block_Dominskyi_SM.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/Block_Dominskyi_SM.bdf" { { 896 432 608 912 "out_s8" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_s8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606605067195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_x1 " "Pin in_x1 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { in_x1 } } } { "Block_Dominskyi_SM.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/Block_Dominskyi_SM.bdf" { { 0 112 280 16 "in_x1" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_x1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606605067195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_y1 " "Pin in_y1 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { in_y1 } } } { "Block_Dominskyi_SM.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/Block_Dominskyi_SM.bdf" { { 16 112 280 32 "in_y1" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_y1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606605067195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_z " "Pin in_z not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { in_z } } } { "Block_Dominskyi_SM.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/Block_Dominskyi_SM.bdf" { { 32 112 280 48 "in_z" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_z } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606605067195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_y2 " "Pin in_y2 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { in_y2 } } } { "Block_Dominskyi_SM.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/Block_Dominskyi_SM.bdf" { { 144 112 280 160 "in_y2" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_y2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606605067195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_x2 " "Pin in_x2 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { in_x2 } } } { "Block_Dominskyi_SM.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/Block_Dominskyi_SM.bdf" { { 128 112 280 144 "in_x2" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_x2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606605067195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_x3 " "Pin in_x3 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { in_x3 } } } { "Block_Dominskyi_SM.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/Block_Dominskyi_SM.bdf" { { 256 112 280 272 "in_x3" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_x3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606605067195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_y3 " "Pin in_y3 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { in_y3 } } } { "Block_Dominskyi_SM.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/Block_Dominskyi_SM.bdf" { { 272 112 280 288 "in_y3" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_y3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606605067195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_x4 " "Pin in_x4 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { in_x4 } } } { "Block_Dominskyi_SM.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/Block_Dominskyi_SM.bdf" { { 384 112 280 400 "in_x4" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_x4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606605067195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_y4 " "Pin in_y4 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { in_y4 } } } { "Block_Dominskyi_SM.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/Block_Dominskyi_SM.bdf" { { 400 112 280 416 "in_y4" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_y4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606605067195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_x5 " "Pin in_x5 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { in_x5 } } } { "Block_Dominskyi_SM.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/Block_Dominskyi_SM.bdf" { { 512 112 280 528 "in_x5" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_x5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606605067195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_y5 " "Pin in_y5 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { in_y5 } } } { "Block_Dominskyi_SM.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/Block_Dominskyi_SM.bdf" { { 528 112 280 544 "in_y5" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_y5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606605067195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_x6 " "Pin in_x6 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { in_x6 } } } { "Block_Dominskyi_SM.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/Block_Dominskyi_SM.bdf" { { 640 112 280 656 "in_x6" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_x6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606605067195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_y6 " "Pin in_y6 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { in_y6 } } } { "Block_Dominskyi_SM.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/Block_Dominskyi_SM.bdf" { { 656 112 280 672 "in_y6" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_y6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606605067195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_x7 " "Pin in_x7 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { in_x7 } } } { "Block_Dominskyi_SM.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/Block_Dominskyi_SM.bdf" { { 768 112 280 784 "in_x7" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_x7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606605067195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_y7 " "Pin in_y7 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { in_y7 } } } { "Block_Dominskyi_SM.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/Block_Dominskyi_SM.bdf" { { 784 112 280 800 "in_y7" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_y7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606605067195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_x8 " "Pin in_x8 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { in_x8 } } } { "Block_Dominskyi_SM.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/Block_Dominskyi_SM.bdf" { { 896 112 280 912 "in_x8" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_x8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606605067195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_y8 " "Pin in_y8 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { in_y8 } } } { "Block_Dominskyi_SM.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/Block_Dominskyi_SM.bdf" { { 912 112 280 928 "in_y8" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_y8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606605067195 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1606605067195 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Block_Dominskyi_SM.sdc " "Synopsys Design Constraints File file not found: 'Block_Dominskyi_SM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1606605067303 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1606605067303 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1606605067304 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1606605067304 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1606605067305 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606605067306 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606605067307 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606605067307 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606605067307 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606605067308 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1606605067308 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1606605067308 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606605067308 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606605067309 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1606605067309 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606605067309 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "26 unused 3.3V 17 9 0 " "Number of I/O pins in group: 26 (unused VREF, 3.3V VCCIO, 17 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1606605067310 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1606605067310 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1606605067310 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 33 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606605067311 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 43 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606605067311 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 38 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606605067311 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606605067311 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1606605067311 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1606605067311 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606605067322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1606605067811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606605067847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1606605067855 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1606605067936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606605067937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1606605067982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1606605068303 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1606605068303 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606605068331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1606605068333 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1606605068333 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1606605068333 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1606605068336 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606605068339 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_s1 0 " "Pin \"out_s1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606605068340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_s2 0 " "Pin \"out_s2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606605068340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_s3 0 " "Pin \"out_s3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606605068340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_s4 0 " "Pin \"out_s4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606605068340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_s5 0 " "Pin \"out_s5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606605068340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_s6 0 " "Pin \"out_s6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606605068340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_s7 0 " "Pin \"out_s7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606605068340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_z1 0 " "Pin \"out_z1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606605068340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_s8 0 " "Pin \"out_s8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606605068340 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1606605068340 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606605068379 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606605068387 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606605068424 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606605068534 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1606605068559 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/output_files/Block_Dominskyi_SM.fit.smsg " "Generated suppressed messages file D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/output_files/Block_Dominskyi_SM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1606605068619 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606605068725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 29 01:11:08 2020 " "Processing ended: Sun Nov 29 01:11:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606605068725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606605068725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606605068725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606605068725 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1606605070185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606605070185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 29 01:11:10 2020 " "Processing started: Sun Nov 29 01:11:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606605070185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1606605070185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Block_Dominskyi_SM -c Block_Dominskyi_SM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Block_Dominskyi_SM -c Block_Dominskyi_SM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1606605070185 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1606605070761 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1606605070776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4533 " "Peak virtual memory: 4533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606605071107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 29 01:11:11 2020 " "Processing ended: Sun Nov 29 01:11:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606605071107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606605071107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606605071107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1606605071107 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1606605071938 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1606605072733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606605072733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 29 01:11:12 2020 " "Processing started: Sun Nov 29 01:11:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606605072733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606605072733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Block_Dominskyi_SM -c Block_Dominskyi_SM " "Command: quartus_sta Block_Dominskyi_SM -c Block_Dominskyi_SM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606605072733 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1606605072854 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1606605072980 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1606605073019 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1606605073019 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Block_Dominskyi_SM.sdc " "Synopsys Design Constraints File file not found: 'Block_Dominskyi_SM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1606605073092 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1606605073093 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1606605073094 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1606605073095 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1606605073096 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1606605073109 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1606605073111 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606605073113 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606605073120 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606605073123 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606605073125 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606605073128 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606605073130 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1606605073170 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1606605073173 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1606605073187 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1606605073188 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1606605073188 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606605073194 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606605073198 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606605073201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606605073204 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606605073207 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1606605073217 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1606605073241 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1606605073242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4515 " "Peak virtual memory: 4515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606605073291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 29 01:11:13 2020 " "Processing ended: Sun Nov 29 01:11:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606605073291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606605073291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606605073291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606605073291 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Quartus II Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606605074009 ""}
