{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 17 16:40:28 2015 " "Info: Processing started: Wed Jun 17 16:40:28 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off leds_pwm -c leds_pwm --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off leds_pwm -c leds_pwm --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "modra\[8\] " "Info: Detected ripple clock \"modra\[8\]\" as buffer" {  } { { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 63 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "modra\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "zelena\[8\] " "Info: Detected ripple clock \"zelena\[8\]\" as buffer" {  } { { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 70 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zelena\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "hz " "Info: Detected ripple clock \"hz\" as buffer" {  } { { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 41 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cervena\[8\] " "Info: Detected ripple clock \"cervena\[8\]\" as buffer" {  } { { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 56 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cervena\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register stat2c register zelena\[7\] 142.84 MHz 7.001 ns Internal " "Info: Clock \"clk\" has Internal fmax of 142.84 MHz between source register \"stat2c\" and destination register \"zelena\[7\]\" (period= 7.001 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.230 ns + Longest register register " "Info: + Longest register to register delay is 2.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns stat2c 1 REG LCFF_X8_Y11_N7 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y11_N7; Fanout = 10; REG Node = 'stat2c'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stat2c } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.375 ns) + CELL(0.855 ns) 2.230 ns zelena\[7\] 2 REG LCFF_X3_Y11_N13 2 " "Info: 2: + IC(1.375 ns) + CELL(0.855 ns) = 2.230 ns; Loc. = LCFF_X3_Y11_N13; Fanout = 2; REG Node = 'zelena\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.230 ns" { stat2c zelena[7] } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.855 ns ( 38.34 % ) " "Info: Total cell delay = 0.855 ns ( 38.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.375 ns ( 61.66 % ) " "Info: Total interconnect delay = 1.375 ns ( 61.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.230 ns" { stat2c zelena[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.230 ns" { stat2c {} zelena[7] {} } { 0.000ns 1.375ns } { 0.000ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.507 ns - Smallest " "Info: - Smallest clock skew is -4.507 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.749 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 84 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 84; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 2.749 ns zelena\[7\] 3 REG LCFF_X3_Y11_N13 2 " "Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X3_Y11_N13; Fanout = 2; REG Node = 'zelena\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { clk~clkctrl zelena[7] } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.24 % ) " "Info: Total cell delay = 1.766 ns ( 64.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 35.76 % ) " "Info: Total interconnect delay = 0.983 ns ( 35.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk clk~clkctrl zelena[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk {} clk~combout {} clk~clkctrl {} zelena[7] {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.256 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.256 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.970 ns) 3.451 ns hz 2 REG LCFF_X13_Y6_N31 2 " "Info: 2: + IC(1.381 ns) + CELL(0.970 ns) = 3.451 ns; Loc. = LCFF_X13_Y6_N31; Fanout = 2; REG Node = 'hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { clk hz } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.290 ns) + CELL(0.000 ns) 5.741 ns hz~clkctrl 3 COMB CLKCTRL_G1 55 " "Info: 3: + IC(2.290 ns) + CELL(0.000 ns) = 5.741 ns; Loc. = CLKCTRL_G1; Fanout = 55; COMB Node = 'hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.290 ns" { hz hz~clkctrl } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.666 ns) 7.256 ns stat2c 4 REG LCFF_X8_Y11_N7 10 " "Info: 4: + IC(0.849 ns) + CELL(0.666 ns) = 7.256 ns; Loc. = LCFF_X8_Y11_N7; Fanout = 10; REG Node = 'stat2c'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { hz~clkctrl stat2c } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 37.71 % ) " "Info: Total cell delay = 2.736 ns ( 37.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.520 ns ( 62.29 % ) " "Info: Total interconnect delay = 4.520 ns ( 62.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.256 ns" { clk hz hz~clkctrl stat2c } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.256 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} stat2c {} } { 0.000ns 0.000ns 1.381ns 2.290ns 0.849ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk clk~clkctrl zelena[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk {} clk~combout {} clk~clkctrl {} zelena[7] {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.256 ns" { clk hz hz~clkctrl stat2c } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.256 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} stat2c {} } { 0.000ns 0.000ns 1.381ns 2.290ns 0.849ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 39 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 70 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.230 ns" { stat2c zelena[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.230 ns" { stat2c {} zelena[7] {} } { 0.000ns 1.375ns } { 0.000ns 0.855ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk clk~clkctrl zelena[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk {} clk~combout {} clk~clkctrl {} zelena[7] {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.256 ns" { clk hz hz~clkctrl stat2c } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.256 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} stat2c {} } { 0.000ns 0.000ns 1.381ns 2.290ns 0.849ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 46 " "Warning: Circuit may not operate. Detected 46 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "rst_hz save clk 3.7 ns " "Info: Found hold time violation between source  pin or register \"rst_hz\" and destination pin or register \"save\" for clock \"clk\" (Hold time is 3.7 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.498 ns + Largest " "Info: + Largest clock skew is 4.498 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.256 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.256 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.970 ns) 3.451 ns hz 2 REG LCFF_X13_Y6_N31 2 " "Info: 2: + IC(1.381 ns) + CELL(0.970 ns) = 3.451 ns; Loc. = LCFF_X13_Y6_N31; Fanout = 2; REG Node = 'hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { clk hz } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.290 ns) + CELL(0.000 ns) 5.741 ns hz~clkctrl 3 COMB CLKCTRL_G1 55 " "Info: 3: + IC(2.290 ns) + CELL(0.000 ns) = 5.741 ns; Loc. = CLKCTRL_G1; Fanout = 55; COMB Node = 'hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.290 ns" { hz hz~clkctrl } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.666 ns) 7.256 ns save 4 REG LCFF_X8_Y11_N3 2 " "Info: 4: + IC(0.849 ns) + CELL(0.666 ns) = 7.256 ns; Loc. = LCFF_X8_Y11_N3; Fanout = 2; REG Node = 'save'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { hz~clkctrl save } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 37.71 % ) " "Info: Total cell delay = 2.736 ns ( 37.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.520 ns ( 62.29 % ) " "Info: Total interconnect delay = 4.520 ns ( 62.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.256 ns" { clk hz hz~clkctrl save } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.256 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} save {} } { 0.000ns 0.000ns 1.381ns 2.290ns 0.849ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.758 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 84 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 84; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.666 ns) 2.758 ns rst_hz 3 REG LCFF_X8_Y11_N1 10 " "Info: 3: + IC(0.849 ns) + CELL(0.666 ns) = 2.758 ns; Loc. = LCFF_X8_Y11_N1; Fanout = 10; REG Node = 'rst_hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { clk~clkctrl rst_hz } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.03 % ) " "Info: Total cell delay = 1.766 ns ( 64.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 35.97 % ) " "Info: Total interconnect delay = 0.992 ns ( 35.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk clk~clkctrl rst_hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk {} clk~combout {} clk~clkctrl {} rst_hz {} } { 0.000ns 0.000ns 0.143ns 0.849ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.256 ns" { clk hz hz~clkctrl save } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.256 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} save {} } { 0.000ns 0.000ns 1.381ns 2.290ns 0.849ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk clk~clkctrl rst_hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk {} clk~combout {} clk~clkctrl {} rst_hz {} } { 0.000ns 0.000ns 0.143ns 0.849ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.800 ns - Shortest register register " "Info: - Shortest register to register delay is 0.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rst_hz 1 REG LCFF_X8_Y11_N1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y11_N1; Fanout = 10; REG Node = 'rst_hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_hz } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.206 ns) 0.692 ns save~0 2 COMB LCCOMB_X8_Y11_N2 1 " "Info: 2: + IC(0.486 ns) + CELL(0.206 ns) = 0.692 ns; Loc. = LCCOMB_X8_Y11_N2; Fanout = 1; COMB Node = 'save~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.692 ns" { rst_hz save~0 } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.800 ns save 3 REG LCFF_X8_Y11_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.800 ns; Loc. = LCFF_X8_Y11_N3; Fanout = 2; REG Node = 'save'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { save~0 save } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 39.25 % ) " "Info: Total cell delay = 0.314 ns ( 39.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.486 ns ( 60.75 % ) " "Info: Total interconnect delay = 0.486 ns ( 60.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { rst_hz save~0 save } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.800 ns" { rst_hz {} save~0 {} save {} } { 0.000ns 0.486ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.256 ns" { clk hz hz~clkctrl save } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.256 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} save {} } { 0.000ns 0.000ns 1.381ns 2.290ns 0.849ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk clk~clkctrl rst_hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk {} clk~combout {} clk~clkctrl {} rst_hz {} } { 0.000ns 0.000ns 0.143ns 0.849ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { rst_hz save~0 save } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.800 ns" { rst_hz {} save~0 {} save {} } { 0.000ns 0.486ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "prepin2\[1\] reset clk 6.033 ns register " "Info: tsu for register \"prepin2\[1\]\" (data pin = \"reset\", clock pin = \"clk\") is 6.033 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.338 ns + Longest pin register " "Info: + Longest pin to register delay is 13.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns reset 1 PIN PIN_3 36 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_3; Fanout = 36; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.242 ns) + CELL(0.544 ns) 7.751 ns process_5~0 2 COMB LCCOMB_X8_Y11_N14 33 " "Info: 2: + IC(6.242 ns) + CELL(0.544 ns) = 7.751 ns; Loc. = LCCOMB_X8_Y11_N14; Fanout = 33; COMB Node = 'process_5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.786 ns" { reset process_5~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.898 ns) + CELL(0.370 ns) 10.019 ns prepin2\[7\]~24 3 COMB LCCOMB_X13_Y13_N20 1 " "Info: 3: + IC(1.898 ns) + CELL(0.370 ns) = 10.019 ns; Loc. = LCCOMB_X13_Y13_N20; Fanout = 1; COMB Node = 'prepin2\[7\]~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.268 ns" { process_5~0 prepin2[7]~24 } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.370 ns) 11.486 ns prepin2\[7\]~25 4 COMB LCCOMB_X9_Y13_N28 8 " "Info: 4: + IC(1.097 ns) + CELL(0.370 ns) = 11.486 ns; Loc. = LCCOMB_X9_Y13_N28; Fanout = 8; COMB Node = 'prepin2\[7\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { prepin2[7]~24 prepin2[7]~25 } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.855 ns) 13.338 ns prepin2\[1\] 5 REG LCFF_X13_Y13_N7 6 " "Info: 5: + IC(0.997 ns) + CELL(0.855 ns) = 13.338 ns; Loc. = LCFF_X13_Y13_N7; Fanout = 6; REG Node = 'prepin2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { prepin2[7]~25 prepin2[1] } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.104 ns ( 23.27 % ) " "Info: Total cell delay = 3.104 ns ( 23.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.234 ns ( 76.73 % ) " "Info: Total interconnect delay = 10.234 ns ( 76.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.338 ns" { reset process_5~0 prepin2[7]~24 prepin2[7]~25 prepin2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.338 ns" { reset {} reset~combout {} process_5~0 {} prepin2[7]~24 {} prepin2[7]~25 {} prepin2[1] {} } { 0.000ns 0.000ns 6.242ns 1.898ns 1.097ns 0.997ns } { 0.000ns 0.965ns 0.544ns 0.370ns 0.370ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 101 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.265 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.265 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.970 ns) 3.451 ns hz 2 REG LCFF_X13_Y6_N31 2 " "Info: 2: + IC(1.381 ns) + CELL(0.970 ns) = 3.451 ns; Loc. = LCFF_X13_Y6_N31; Fanout = 2; REG Node = 'hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { clk hz } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.290 ns) + CELL(0.000 ns) 5.741 ns hz~clkctrl 3 COMB CLKCTRL_G1 55 " "Info: 3: + IC(2.290 ns) + CELL(0.000 ns) = 5.741 ns; Loc. = CLKCTRL_G1; Fanout = 55; COMB Node = 'hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.290 ns" { hz hz~clkctrl } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.666 ns) 7.265 ns prepin2\[1\] 4 REG LCFF_X13_Y13_N7 6 " "Info: 4: + IC(0.858 ns) + CELL(0.666 ns) = 7.265 ns; Loc. = LCFF_X13_Y13_N7; Fanout = 6; REG Node = 'prepin2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { hz~clkctrl prepin2[1] } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 37.66 % ) " "Info: Total cell delay = 2.736 ns ( 37.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.529 ns ( 62.34 % ) " "Info: Total interconnect delay = 4.529 ns ( 62.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.265 ns" { clk hz hz~clkctrl prepin2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.265 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} prepin2[1] {} } { 0.000ns 0.000ns 1.381ns 2.290ns 0.858ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.338 ns" { reset process_5~0 prepin2[7]~24 prepin2[7]~25 prepin2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.338 ns" { reset {} reset~combout {} process_5~0 {} prepin2[7]~24 {} prepin2[7]~25 {} prepin2[1] {} } { 0.000ns 0.000ns 6.242ns 1.898ns 1.097ns 0.997ns } { 0.000ns 0.965ns 0.544ns 0.370ns 0.370ns 0.855ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.265 ns" { clk hz hz~clkctrl prepin2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.265 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} prepin2[1] {} } { 0.000ns 0.000ns 1.381ns 2.290ns 0.858ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk green green~reg0 13.679 ns register " "Info: tco from clock \"clk\" to destination pin \"green\" through register \"green~reg0\" is 13.679 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.066 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.066 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.525 ns) + CELL(0.970 ns) 3.595 ns zelena\[8\] 2 REG LCFF_X3_Y11_N15 2 " "Info: 2: + IC(1.525 ns) + CELL(0.970 ns) = 3.595 ns; Loc. = LCFF_X3_Y11_N15; Fanout = 2; REG Node = 'zelena\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clk zelena[8] } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.962 ns) + CELL(0.000 ns) 6.557 ns zelena\[8\]~clkctrl 3 COMB CLKCTRL_G3 9 " "Info: 3: + IC(2.962 ns) + CELL(0.000 ns) = 6.557 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'zelena\[8\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { zelena[8] zelena[8]~clkctrl } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 8.066 ns green~reg0 4 REG LCFF_X14_Y13_N17 1 " "Info: 4: + IC(0.843 ns) + CELL(0.666 ns) = 8.066 ns; Loc. = LCFF_X14_Y13_N17; Fanout = 1; REG Node = 'green~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { zelena[8]~clkctrl green~reg0 } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 218 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 33.92 % ) " "Info: Total cell delay = 2.736 ns ( 33.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.330 ns ( 66.08 % ) " "Info: Total interconnect delay = 5.330 ns ( 66.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.066 ns" { clk zelena[8] zelena[8]~clkctrl green~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.066 ns" { clk {} clk~combout {} zelena[8] {} zelena[8]~clkctrl {} green~reg0 {} } { 0.000ns 0.000ns 1.525ns 2.962ns 0.843ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 218 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.309 ns + Longest register pin " "Info: + Longest register to pin delay is 5.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns green~reg0 1 REG LCFF_X14_Y13_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y13_N17; Fanout = 1; REG Node = 'green~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { green~reg0 } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 218 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.073 ns) + CELL(3.236 ns) 5.309 ns green 2 PIN PIN_139 0 " "Info: 2: + IC(2.073 ns) + CELL(3.236 ns) = 5.309 ns; Loc. = PIN_139; Fanout = 0; PIN Node = 'green'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.309 ns" { green~reg0 green } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 60.95 % ) " "Info: Total cell delay = 3.236 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.073 ns ( 39.05 % ) " "Info: Total interconnect delay = 2.073 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.309 ns" { green~reg0 green } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.309 ns" { green~reg0 {} green {} } { 0.000ns 2.073ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.066 ns" { clk zelena[8] zelena[8]~clkctrl green~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.066 ns" { clk {} clk~combout {} zelena[8] {} zelena[8]~clkctrl {} green~reg0 {} } { 0.000ns 0.000ns 1.525ns 2.962ns 0.843ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.309 ns" { green~reg0 green } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.309 ns" { green~reg0 {} green {} } { 0.000ns 2.073ns } { 0.000ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "stat1c reset clk -0.371 ns register " "Info: th for register \"stat1c\" (data pin = \"reset\", clock pin = \"clk\") is -0.371 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.256 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.256 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.970 ns) 3.451 ns hz 2 REG LCFF_X13_Y6_N31 2 " "Info: 2: + IC(1.381 ns) + CELL(0.970 ns) = 3.451 ns; Loc. = LCFF_X13_Y6_N31; Fanout = 2; REG Node = 'hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { clk hz } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.290 ns) + CELL(0.000 ns) 5.741 ns hz~clkctrl 3 COMB CLKCTRL_G1 55 " "Info: 3: + IC(2.290 ns) + CELL(0.000 ns) = 5.741 ns; Loc. = CLKCTRL_G1; Fanout = 55; COMB Node = 'hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.290 ns" { hz hz~clkctrl } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.666 ns) 7.256 ns stat1c 4 REG LCFF_X8_Y11_N17 10 " "Info: 4: + IC(0.849 ns) + CELL(0.666 ns) = 7.256 ns; Loc. = LCFF_X8_Y11_N17; Fanout = 10; REG Node = 'stat1c'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { hz~clkctrl stat1c } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 37.71 % ) " "Info: Total cell delay = 2.736 ns ( 37.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.520 ns ( 62.29 % ) " "Info: Total interconnect delay = 4.520 ns ( 62.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.256 ns" { clk hz hz~clkctrl stat1c } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.256 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} stat1c {} } { 0.000ns 0.000ns 1.381ns 2.290ns 0.849ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.933 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns reset 1 PIN PIN_3 36 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_3; Fanout = 36; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.236 ns) + CELL(0.624 ns) 7.825 ns stat1c~0 2 COMB LCCOMB_X8_Y11_N16 1 " "Info: 2: + IC(6.236 ns) + CELL(0.624 ns) = 7.825 ns; Loc. = LCCOMB_X8_Y11_N16; Fanout = 1; COMB Node = 'stat1c~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.860 ns" { reset stat1c~0 } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.933 ns stat1c 3 REG LCFF_X8_Y11_N17 10 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.933 ns; Loc. = LCFF_X8_Y11_N17; Fanout = 10; REG Node = 'stat1c'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { stat1c~0 stat1c } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "D:/xA/RoomPC/CST - 3led_pwm/leds_pwm.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.697 ns ( 21.39 % ) " "Info: Total cell delay = 1.697 ns ( 21.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.236 ns ( 78.61 % ) " "Info: Total interconnect delay = 6.236 ns ( 78.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.933 ns" { reset stat1c~0 stat1c } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.933 ns" { reset {} reset~combout {} stat1c~0 {} stat1c {} } { 0.000ns 0.000ns 6.236ns 0.000ns } { 0.000ns 0.965ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.256 ns" { clk hz hz~clkctrl stat1c } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.256 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} stat1c {} } { 0.000ns 0.000ns 1.381ns 2.290ns 0.849ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.933 ns" { reset stat1c~0 stat1c } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.933 ns" { reset {} reset~combout {} stat1c~0 {} stat1c {} } { 0.000ns 0.000ns 6.236ns 0.000ns } { 0.000ns 0.965ns 0.624ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "129 " "Info: Peak virtual memory: 129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 17 16:40:29 2015 " "Info: Processing ended: Wed Jun 17 16:40:29 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
