
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//rm_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004016f0 <.init>:
  4016f0:	stp	x29, x30, [sp, #-16]!
  4016f4:	mov	x29, sp
  4016f8:	bl	402174 <__fxstatat@plt+0x624>
  4016fc:	ldp	x29, x30, [sp], #16
  401700:	ret

Disassembly of section .plt:

0000000000401710 <mbrtowc@plt-0x20>:
  401710:	stp	x16, x30, [sp, #-16]!
  401714:	adrp	x16, 420000 <__fxstatat@plt+0x1e4b0>
  401718:	ldr	x17, [x16, #4088]
  40171c:	add	x16, x16, #0xff8
  401720:	br	x17
  401724:	nop
  401728:	nop
  40172c:	nop

0000000000401730 <mbrtowc@plt>:
  401730:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401734:	ldr	x17, [x16]
  401738:	add	x16, x16, #0x0
  40173c:	br	x17

0000000000401740 <memcpy@plt>:
  401740:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401744:	ldr	x17, [x16, #8]
  401748:	add	x16, x16, #0x8
  40174c:	br	x17

0000000000401750 <memmove@plt>:
  401750:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401754:	ldr	x17, [x16, #16]
  401758:	add	x16, x16, #0x10
  40175c:	br	x17

0000000000401760 <_exit@plt>:
  401760:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401764:	ldr	x17, [x16, #24]
  401768:	add	x16, x16, #0x18
  40176c:	br	x17

0000000000401770 <strlen@plt>:
  401770:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401774:	ldr	x17, [x16, #32]
  401778:	add	x16, x16, #0x20
  40177c:	br	x17

0000000000401780 <exit@plt>:
  401780:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401784:	ldr	x17, [x16, #40]
  401788:	add	x16, x16, #0x28
  40178c:	br	x17

0000000000401790 <error@plt>:
  401790:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401794:	ldr	x17, [x16, #48]
  401798:	add	x16, x16, #0x30
  40179c:	br	x17

00000000004017a0 <fchdir@plt>:
  4017a0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  4017a4:	ldr	x17, [x16, #56]
  4017a8:	add	x16, x16, #0x38
  4017ac:	br	x17

00000000004017b0 <rpmatch@plt>:
  4017b0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  4017b4:	ldr	x17, [x16, #64]
  4017b8:	add	x16, x16, #0x40
  4017bc:	br	x17

00000000004017c0 <geteuid@plt>:
  4017c0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  4017c4:	ldr	x17, [x16, #72]
  4017c8:	add	x16, x16, #0x48
  4017cc:	br	x17

00000000004017d0 <__cxa_atexit@plt>:
  4017d0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  4017d4:	ldr	x17, [x16, #80]
  4017d8:	add	x16, x16, #0x50
  4017dc:	br	x17

00000000004017e0 <unlinkat@plt>:
  4017e0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  4017e4:	ldr	x17, [x16, #88]
  4017e8:	add	x16, x16, #0x58
  4017ec:	br	x17

00000000004017f0 <qsort@plt>:
  4017f0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  4017f4:	ldr	x17, [x16, #96]
  4017f8:	add	x16, x16, #0x60
  4017fc:	br	x17

0000000000401800 <lseek@plt>:
  401800:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401804:	ldr	x17, [x16, #104]
  401808:	add	x16, x16, #0x68
  40180c:	br	x17

0000000000401810 <__fpending@plt>:
  401810:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401814:	ldr	x17, [x16, #112]
  401818:	add	x16, x16, #0x70
  40181c:	br	x17

0000000000401820 <fileno@plt>:
  401820:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401824:	ldr	x17, [x16, #120]
  401828:	add	x16, x16, #0x78
  40182c:	br	x17

0000000000401830 <fclose@plt>:
  401830:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401834:	ldr	x17, [x16, #128]
  401838:	add	x16, x16, #0x80
  40183c:	br	x17

0000000000401840 <nl_langinfo@plt>:
  401840:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401844:	ldr	x17, [x16, #136]
  401848:	add	x16, x16, #0x88
  40184c:	br	x17

0000000000401850 <malloc@plt>:
  401850:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401854:	ldr	x17, [x16, #144]
  401858:	add	x16, x16, #0x90
  40185c:	br	x17

0000000000401860 <open@plt>:
  401860:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401864:	ldr	x17, [x16, #152]
  401868:	add	x16, x16, #0x98
  40186c:	br	x17

0000000000401870 <strncmp@plt>:
  401870:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401874:	ldr	x17, [x16, #160]
  401878:	add	x16, x16, #0xa0
  40187c:	br	x17

0000000000401880 <bindtextdomain@plt>:
  401880:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401884:	ldr	x17, [x16, #168]
  401888:	add	x16, x16, #0xa8
  40188c:	br	x17

0000000000401890 <__libc_start_main@plt>:
  401890:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401894:	ldr	x17, [x16, #176]
  401898:	add	x16, x16, #0xb0
  40189c:	br	x17

00000000004018a0 <__printf_chk@plt>:
  4018a0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  4018a4:	ldr	x17, [x16, #184]
  4018a8:	add	x16, x16, #0xb8
  4018ac:	br	x17

00000000004018b0 <fstatfs@plt>:
  4018b0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  4018b4:	ldr	x17, [x16, #192]
  4018b8:	add	x16, x16, #0xc0
  4018bc:	br	x17

00000000004018c0 <memset@plt>:
  4018c0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  4018c4:	ldr	x17, [x16, #200]
  4018c8:	add	x16, x16, #0xc8
  4018cc:	br	x17

00000000004018d0 <calloc@plt>:
  4018d0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  4018d4:	ldr	x17, [x16, #208]
  4018d8:	add	x16, x16, #0xd0
  4018dc:	br	x17

00000000004018e0 <readdir@plt>:
  4018e0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  4018e4:	ldr	x17, [x16, #216]
  4018e8:	add	x16, x16, #0xd8
  4018ec:	br	x17

00000000004018f0 <realloc@plt>:
  4018f0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  4018f4:	ldr	x17, [x16, #224]
  4018f8:	add	x16, x16, #0xe0
  4018fc:	br	x17

0000000000401900 <closedir@plt>:
  401900:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401904:	ldr	x17, [x16, #232]
  401908:	add	x16, x16, #0xe8
  40190c:	br	x17

0000000000401910 <close@plt>:
  401910:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401914:	ldr	x17, [x16, #240]
  401918:	add	x16, x16, #0xf0
  40191c:	br	x17

0000000000401920 <strrchr@plt>:
  401920:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401924:	ldr	x17, [x16, #248]
  401928:	add	x16, x16, #0xf8
  40192c:	br	x17

0000000000401930 <__gmon_start__@plt>:
  401930:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401934:	ldr	x17, [x16, #256]
  401938:	add	x16, x16, #0x100
  40193c:	br	x17

0000000000401940 <fdopendir@plt>:
  401940:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401944:	ldr	x17, [x16, #264]
  401948:	add	x16, x16, #0x108
  40194c:	br	x17

0000000000401950 <abort@plt>:
  401950:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401954:	ldr	x17, [x16, #272]
  401958:	add	x16, x16, #0x110
  40195c:	br	x17

0000000000401960 <mbsinit@plt>:
  401960:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401964:	ldr	x17, [x16, #280]
  401968:	add	x16, x16, #0x118
  40196c:	br	x17

0000000000401970 <__overflow@plt>:
  401970:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401974:	ldr	x17, [x16, #288]
  401978:	add	x16, x16, #0x120
  40197c:	br	x17

0000000000401980 <memcmp@plt>:
  401980:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401984:	ldr	x17, [x16, #296]
  401988:	add	x16, x16, #0x128
  40198c:	br	x17

0000000000401990 <textdomain@plt>:
  401990:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401994:	ldr	x17, [x16, #304]
  401998:	add	x16, x16, #0x130
  40199c:	br	x17

00000000004019a0 <getopt_long@plt>:
  4019a0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  4019a4:	ldr	x17, [x16, #312]
  4019a8:	add	x16, x16, #0x138
  4019ac:	br	x17

00000000004019b0 <__fprintf_chk@plt>:
  4019b0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  4019b4:	ldr	x17, [x16, #320]
  4019b8:	add	x16, x16, #0x140
  4019bc:	br	x17

00000000004019c0 <strcmp@plt>:
  4019c0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  4019c4:	ldr	x17, [x16, #328]
  4019c8:	add	x16, x16, #0x148
  4019cc:	br	x17

00000000004019d0 <__ctype_b_loc@plt>:
  4019d0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  4019d4:	ldr	x17, [x16, #336]
  4019d8:	add	x16, x16, #0x150
  4019dc:	br	x17

00000000004019e0 <fseeko@plt>:
  4019e0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  4019e4:	ldr	x17, [x16, #344]
  4019e8:	add	x16, x16, #0x158
  4019ec:	br	x17

00000000004019f0 <free@plt>:
  4019f0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  4019f4:	ldr	x17, [x16, #352]
  4019f8:	add	x16, x16, #0x160
  4019fc:	br	x17

0000000000401a00 <__ctype_get_mb_cur_max@plt>:
  401a00:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401a04:	ldr	x17, [x16, #360]
  401a08:	add	x16, x16, #0x168
  401a0c:	br	x17

0000000000401a10 <mempcpy@plt>:
  401a10:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401a14:	ldr	x17, [x16, #368]
  401a18:	add	x16, x16, #0x170
  401a1c:	br	x17

0000000000401a20 <fwrite@plt>:
  401a20:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401a24:	ldr	x17, [x16, #376]
  401a28:	add	x16, x16, #0x178
  401a2c:	br	x17

0000000000401a30 <fcntl@plt>:
  401a30:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401a34:	ldr	x17, [x16, #384]
  401a38:	add	x16, x16, #0x180
  401a3c:	br	x17

0000000000401a40 <dcngettext@plt>:
  401a40:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401a44:	ldr	x17, [x16, #392]
  401a48:	add	x16, x16, #0x188
  401a4c:	br	x17

0000000000401a50 <fflush@plt>:
  401a50:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401a54:	ldr	x17, [x16, #400]
  401a58:	add	x16, x16, #0x190
  401a5c:	br	x17

0000000000401a60 <dirfd@plt>:
  401a60:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401a64:	ldr	x17, [x16, #408]
  401a68:	add	x16, x16, #0x198
  401a6c:	br	x17

0000000000401a70 <__lxstat@plt>:
  401a70:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401a74:	ldr	x17, [x16, #416]
  401a78:	add	x16, x16, #0x1a0
  401a7c:	br	x17

0000000000401a80 <isatty@plt>:
  401a80:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401a84:	ldr	x17, [x16, #424]
  401a88:	add	x16, x16, #0x1a8
  401a8c:	br	x17

0000000000401a90 <__fxstat@plt>:
  401a90:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401a94:	ldr	x17, [x16, #432]
  401a98:	add	x16, x16, #0x1b0
  401a9c:	br	x17

0000000000401aa0 <dcgettext@plt>:
  401aa0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401aa4:	ldr	x17, [x16, #440]
  401aa8:	add	x16, x16, #0x1b8
  401aac:	br	x17

0000000000401ab0 <fputs_unlocked@plt>:
  401ab0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401ab4:	ldr	x17, [x16, #448]
  401ab8:	add	x16, x16, #0x1c0
  401abc:	br	x17

0000000000401ac0 <__freading@plt>:
  401ac0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401ac4:	ldr	x17, [x16, #456]
  401ac8:	add	x16, x16, #0x1c8
  401acc:	br	x17

0000000000401ad0 <iswprint@plt>:
  401ad0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401ad4:	ldr	x17, [x16, #464]
  401ad8:	add	x16, x16, #0x1d0
  401adc:	br	x17

0000000000401ae0 <faccessat@plt>:
  401ae0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401ae4:	ldr	x17, [x16, #472]
  401ae8:	add	x16, x16, #0x1d8
  401aec:	br	x17

0000000000401af0 <openat@plt>:
  401af0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401af4:	ldr	x17, [x16, #480]
  401af8:	add	x16, x16, #0x1e0
  401afc:	br	x17

0000000000401b00 <__assert_fail@plt>:
  401b00:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401b04:	ldr	x17, [x16, #488]
  401b08:	add	x16, x16, #0x1e8
  401b0c:	br	x17

0000000000401b10 <__errno_location@plt>:
  401b10:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401b14:	ldr	x17, [x16, #496]
  401b18:	add	x16, x16, #0x1f0
  401b1c:	br	x17

0000000000401b20 <__xstat@plt>:
  401b20:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401b24:	ldr	x17, [x16, #504]
  401b28:	add	x16, x16, #0x1f8
  401b2c:	br	x17

0000000000401b30 <__getdelim@plt>:
  401b30:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401b34:	ldr	x17, [x16, #512]
  401b38:	add	x16, x16, #0x200
  401b3c:	br	x17

0000000000401b40 <setlocale@plt>:
  401b40:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401b44:	ldr	x17, [x16, #520]
  401b48:	add	x16, x16, #0x208
  401b4c:	br	x17

0000000000401b50 <__fxstatat@plt>:
  401b50:	adrp	x16, 421000 <__fxstatat@plt+0x1f4b0>
  401b54:	ldr	x17, [x16, #528]
  401b58:	add	x16, x16, #0x210
  401b5c:	br	x17

Disassembly of section .text:

0000000000401b60 <.text>:
  401b60:	sub	sp, sp, #0x110
  401b64:	stp	x29, x30, [sp, #16]
  401b68:	add	x29, sp, #0x10
  401b6c:	stp	x19, x20, [sp, #32]
  401b70:	mov	w20, w0
  401b74:	mov	x19, x1
  401b78:	ldr	x0, [x1]
  401b7c:	stp	x21, x22, [sp, #48]
  401b80:	adrp	x21, 40c000 <__fxstatat@plt+0xa4b0>
  401b84:	stp	x23, x24, [sp, #64]
  401b88:	add	x21, x21, #0x350
  401b8c:	adrp	x23, 40c000 <__fxstatat@plt+0xa4b0>
  401b90:	stp	x25, x26, [sp, #80]
  401b94:	add	x23, x23, #0xf20
  401b98:	adrp	x26, 40c000 <__fxstatat@plt+0xa4b0>
  401b9c:	stp	x27, x28, [sp, #96]
  401ba0:	bl	403eb8 <__fxstatat@plt+0x2368>
  401ba4:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  401ba8:	mov	w0, #0x6                   	// #6
  401bac:	add	x1, x1, #0xf00
  401bb0:	bl	401b40 <setlocale@plt>
  401bb4:	adrp	x25, 421000 <__fxstatat@plt+0x1f4b0>
  401bb8:	adrp	x1, 40c000 <__fxstatat@plt+0xa4b0>
  401bbc:	add	x1, x1, #0xc40
  401bc0:	mov	x0, x21
  401bc4:	bl	401880 <bindtextdomain@plt>
  401bc8:	mov	x0, x21
  401bcc:	add	x22, x23, #0xc8
  401bd0:	bl	401990 <textdomain@plt>
  401bd4:	adrp	x21, 40c000 <__fxstatat@plt+0xa4b0>
  401bd8:	adrp	x0, 403000 <__fxstatat@plt+0x14b0>
  401bdc:	add	x0, x0, #0xa00
  401be0:	bl	40c300 <__fxstatat@plt+0xa7b0>
  401be4:	add	x26, x26, #0xc68
  401be8:	mov	w1, #0x4                   	// #4
  401bec:	mov	w0, #0x0                   	// #0
  401bf0:	add	x25, x25, #0x2b8
  401bf4:	add	x21, x21, #0xd60
  401bf8:	strb	wzr, [sp, #112]
  401bfc:	mov	w24, #0x0                   	// #0
  401c00:	str	w1, [sp, #116]
  401c04:	mov	w27, #0x1                   	// #1
  401c08:	strh	wzr, [sp, #120]
  401c0c:	strb	wzr, [sp, #122]
  401c10:	str	xzr, [sp, #128]
  401c14:	strb	wzr, [sp, #136]
  401c18:	bl	401a80 <isatty@plt>
  401c1c:	cmp	w0, #0x0
  401c20:	strh	wzr, [sp, #138]
  401c24:	cset	w0, ne  // ne = any
  401c28:	strb	w0, [sp, #137]
  401c2c:	nop
  401c30:	mov	x3, x22
  401c34:	mov	x2, x21
  401c38:	mov	x1, x19
  401c3c:	mov	w0, w20
  401c40:	mov	x4, #0x0                   	// #0
  401c44:	bl	4019a0 <getopt_long@plt>
  401c48:	cmn	w0, #0x1
  401c4c:	b.eq	401ca4 <__fxstatat@plt+0x154>  // b.none
  401c50:	cmp	w0, #0x72
  401c54:	b.eq	401d38 <__fxstatat@plt+0x1e8>  // b.none
  401c58:	b.gt	401ce0 <__fxstatat@plt+0x190>
  401c5c:	cmp	w0, #0x64
  401c60:	b.eq	401e84 <__fxstatat@plt+0x334>  // b.none
  401c64:	b.le	401d24 <__fxstatat@plt+0x1d4>
  401c68:	cmp	w0, #0x66
  401c6c:	b.ne	401d08 <__fxstatat@plt+0x1b8>  // b.any
  401c70:	mov	w0, #0x5                   	// #5
  401c74:	mov	w1, #0x1                   	// #1
  401c78:	mov	x3, x22
  401c7c:	mov	x2, x21
  401c80:	mov	x4, #0x0                   	// #0
  401c84:	mov	w24, #0x0                   	// #0
  401c88:	strb	w1, [sp, #112]
  401c8c:	mov	x1, x19
  401c90:	str	w0, [sp, #116]
  401c94:	mov	w0, w20
  401c98:	bl	4019a0 <getopt_long@plt>
  401c9c:	cmn	w0, #0x1
  401ca0:	b.ne	401c50 <__fxstatat@plt+0x100>  // b.any
  401ca4:	adrp	x21, 421000 <__fxstatat@plt+0x1f4b0>
  401ca8:	ldr	w0, [x21, #696]
  401cac:	cmp	w0, w20
  401cb0:	b.lt	401ec0 <__fxstatat@plt+0x370>  // b.tstop
  401cb4:	ldrb	w0, [sp, #112]
  401cb8:	cbz	w0, 402084 <__fxstatat@plt+0x534>
  401cbc:	mov	w0, #0x0                   	// #0
  401cc0:	ldp	x29, x30, [sp, #16]
  401cc4:	ldp	x19, x20, [sp, #32]
  401cc8:	ldp	x21, x22, [sp, #48]
  401ccc:	ldp	x23, x24, [sp, #64]
  401cd0:	ldp	x25, x26, [sp, #80]
  401cd4:	ldp	x27, x28, [sp, #96]
  401cd8:	add	sp, sp, #0x110
  401cdc:	ret
  401ce0:	cmp	w0, #0x102
  401ce4:	b.eq	401e0c <__fxstatat@plt+0x2bc>  // b.none
  401ce8:	b.gt	401db0 <__fxstatat@plt+0x260>
  401cec:	cmp	w0, #0x100
  401cf0:	b.eq	401e2c <__fxstatat@plt+0x2dc>  // b.none
  401cf4:	cmp	w0, #0x101
  401cf8:	b.ne	401d9c <__fxstatat@plt+0x24c>  // b.any
  401cfc:	mov	w0, #0x1                   	// #1
  401d00:	strb	w0, [sp, #120]
  401d04:	b	401c30 <__fxstatat@plt+0xe0>
  401d08:	cmp	w0, #0x69
  401d0c:	b.ne	401fdc <__fxstatat@plt+0x48c>  // b.any
  401d10:	mov	w0, #0x3                   	// #3
  401d14:	mov	w24, #0x0                   	// #0
  401d18:	strb	wzr, [sp, #112]
  401d1c:	str	w0, [sp, #116]
  401d20:	b	401c30 <__fxstatat@plt+0xe0>
  401d24:	cmp	w0, #0x49
  401d28:	b.eq	401e90 <__fxstatat@plt+0x340>  // b.none
  401d2c:	b.le	401d44 <__fxstatat@plt+0x1f4>
  401d30:	cmp	w0, #0x52
  401d34:	b.ne	401fdc <__fxstatat@plt+0x48c>  // b.any
  401d38:	mov	w0, #0x1                   	// #1
  401d3c:	strb	w0, [sp, #121]
  401d40:	b	401c30 <__fxstatat@plt+0xe0>
  401d44:	cmn	w0, #0x3
  401d48:	b.ne	401de8 <__fxstatat@plt+0x298>  // b.any
  401d4c:	adrp	x1, 421000 <__fxstatat@plt+0x1f4b0>
  401d50:	adrp	x0, 421000 <__fxstatat@plt+0x1f4b0>
  401d54:	adrp	x7, 40c000 <__fxstatat@plt+0xa4b0>
  401d58:	adrp	x6, 40c000 <__fxstatat@plt+0xa4b0>
  401d5c:	ldr	x3, [x1, #552]
  401d60:	add	x7, x7, #0xcf0
  401d64:	ldr	x0, [x0, #704]
  401d68:	add	x6, x6, #0xd00
  401d6c:	adrp	x5, 40c000 <__fxstatat@plt+0xa4b0>
  401d70:	adrp	x4, 40c000 <__fxstatat@plt+0xa4b0>
  401d74:	add	x5, x5, #0xd18
  401d78:	add	x4, x4, #0xd28
  401d7c:	adrp	x2, 40c000 <__fxstatat@plt+0xa4b0>
  401d80:	adrp	x1, 40c000 <__fxstatat@plt+0xa4b0>
  401d84:	add	x2, x2, #0xb88
  401d88:	add	x1, x1, #0x3c8
  401d8c:	str	xzr, [sp]
  401d90:	bl	4079d0 <__fxstatat@plt+0x5e80>
  401d94:	mov	w0, #0x0                   	// #0
  401d98:	bl	401780 <exit@plt>
  401d9c:	cmp	w0, #0x76
  401da0:	b.ne	401fdc <__fxstatat@plt+0x48c>  // b.any
  401da4:	mov	w0, #0x1                   	// #1
  401da8:	strb	w0, [sp, #138]
  401dac:	b	401c30 <__fxstatat@plt+0xe0>
  401db0:	cmp	w0, #0x103
  401db4:	b.ne	401df8 <__fxstatat@plt+0x2a8>  // b.any
  401db8:	adrp	x0, 421000 <__fxstatat@plt+0x1f4b0>
  401dbc:	add	x27, x0, #0x2b0
  401dc0:	ldr	x0, [x0, #688]
  401dc4:	cbz	x0, 401ea4 <__fxstatat@plt+0x354>
  401dc8:	adrp	x1, 40c000 <__fxstatat@plt+0xa4b0>
  401dcc:	add	x1, x1, #0xcb8
  401dd0:	bl	4019c0 <strcmp@plt>
  401dd4:	cbnz	w0, 4020c8 <__fxstatat@plt+0x578>
  401dd8:	mov	w0, #0x1                   	// #1
  401ddc:	mov	w27, #0x1                   	// #1
  401de0:	strb	w0, [sp, #136]
  401de4:	b	401c30 <__fxstatat@plt+0xe0>
  401de8:	cmn	w0, #0x2
  401dec:	b.ne	401fdc <__fxstatat@plt+0x48c>  // b.any
  401df0:	mov	w0, #0x0                   	// #0
  401df4:	bl	402230 <__fxstatat@plt+0x6e0>
  401df8:	cmp	w0, #0x104
  401dfc:	b.ne	401fdc <__fxstatat@plt+0x48c>  // b.any
  401e00:	mov	w0, #0x1                   	// #1
  401e04:	strb	w0, [sp, #137]
  401e08:	b	401c30 <__fxstatat@plt+0xe0>
  401e0c:	ldr	w0, [x25]
  401e10:	mov	x1, x26
  401e14:	add	x0, x19, w0, sxtw #3
  401e18:	ldur	x0, [x0, #-8]
  401e1c:	bl	4019c0 <strcmp@plt>
  401e20:	cbnz	w0, 402100 <__fxstatat@plt+0x5b0>
  401e24:	mov	w27, #0x0                   	// #0
  401e28:	b	401c30 <__fxstatat@plt+0xe0>
  401e2c:	adrp	x0, 421000 <__fxstatat@plt+0x1f4b0>
  401e30:	ldr	x1, [x0, #688]
  401e34:	cbz	x1, 401d10 <__fxstatat@plt+0x1c0>
  401e38:	adrp	x0, 421000 <__fxstatat@plt+0x1f4b0>
  401e3c:	add	x28, x23, #0x70
  401e40:	mov	x3, x28
  401e44:	add	x2, x23, #0x90
  401e48:	ldr	x5, [x0, #560]
  401e4c:	mov	x4, #0x4                   	// #4
  401e50:	adrp	x0, 40c000 <__fxstatat@plt+0xa4b0>
  401e54:	add	x0, x0, #0xc58
  401e58:	bl	403898 <__fxstatat@plt+0x1d48>
  401e5c:	ldr	w0, [x28, x0, lsl #2]
  401e60:	cmp	w0, #0x1
  401e64:	b.eq	401eac <__fxstatat@plt+0x35c>  // b.none
  401e68:	cmp	w0, #0x2
  401e6c:	b.eq	401d10 <__fxstatat@plt+0x1c0>  // b.none
  401e70:	cbnz	w0, 401c30 <__fxstatat@plt+0xe0>
  401e74:	mov	w0, #0x5                   	// #5
  401e78:	mov	w24, #0x0                   	// #0
  401e7c:	str	w0, [sp, #116]
  401e80:	b	401c30 <__fxstatat@plt+0xe0>
  401e84:	mov	w0, #0x1                   	// #1
  401e88:	strb	w0, [sp, #122]
  401e8c:	b	401c30 <__fxstatat@plt+0xe0>
  401e90:	mov	w0, #0x4                   	// #4
  401e94:	mov	w24, #0x1                   	// #1
  401e98:	strb	wzr, [sp, #112]
  401e9c:	str	w0, [sp, #116]
  401ea0:	b	401c30 <__fxstatat@plt+0xe0>
  401ea4:	mov	w27, #0x1                   	// #1
  401ea8:	b	401c30 <__fxstatat@plt+0xe0>
  401eac:	mov	w24, w0
  401eb0:	mov	w0, #0x4                   	// #4
  401eb4:	strb	wzr, [sp, #112]
  401eb8:	str	w0, [sp, #116]
  401ebc:	b	401c30 <__fxstatat@plt+0xe0>
  401ec0:	ldrb	w0, [sp, #121]
  401ec4:	tst	w27, w0
  401ec8:	b.ne	401f80 <__fxstatat@plt+0x430>  // b.any
  401ecc:	ldr	w0, [x21, #696]
  401ed0:	add	x19, x19, w0, sxtw #3
  401ed4:	cbz	w24, 401f40 <__fxstatat@plt+0x3f0>
  401ed8:	ldrb	w1, [sp, #121]
  401edc:	sub	w20, w20, w0
  401ee0:	sxtw	x20, w20
  401ee4:	cbnz	w1, 401f64 <__fxstatat@plt+0x414>
  401ee8:	cmp	x20, #0x3
  401eec:	b.ls	401f40 <__fxstatat@plt+0x3f0>  // b.plast
  401ef0:	adrp	x0, 421000 <__fxstatat@plt+0x1f4b0>
  401ef4:	adrp	x2, 40c000 <__fxstatat@plt+0xa4b0>
  401ef8:	adrp	x1, 40c000 <__fxstatat@plt+0xa4b0>
  401efc:	add	x2, x2, #0xe18
  401f00:	ldr	x21, [x0, #680]
  401f04:	add	x1, x1, #0xe38
  401f08:	mov	x3, x20
  401f0c:	mov	w4, #0x5                   	// #5
  401f10:	mov	x0, #0x0                   	// #0
  401f14:	bl	401a40 <dcngettext@plt>
  401f18:	mov	x2, x0
  401f1c:	adrp	x0, 421000 <__fxstatat@plt+0x1f4b0>
  401f20:	mov	x4, x20
  401f24:	mov	w1, #0x1                   	// #1
  401f28:	ldr	x3, [x0, #776]
  401f2c:	mov	x0, x21
  401f30:	bl	4019b0 <__fprintf_chk@plt>
  401f34:	bl	408028 <__fxstatat@plt+0x64d8>
  401f38:	tst	w0, #0xff
  401f3c:	b.eq	401cbc <__fxstatat@plt+0x16c>  // b.none
  401f40:	add	x1, sp, #0x70
  401f44:	mov	x0, x19
  401f48:	bl	402cc8 <__fxstatat@plt+0x1178>
  401f4c:	sub	w1, w0, #0x2
  401f50:	cmp	w1, #0x2
  401f54:	b.hi	4020ac <__fxstatat@plt+0x55c>  // b.pmore
  401f58:	cmp	w0, #0x4
  401f5c:	cset	w0, eq  // eq = none
  401f60:	b	401cc0 <__fxstatat@plt+0x170>
  401f64:	adrp	x0, 421000 <__fxstatat@plt+0x1f4b0>
  401f68:	adrp	x2, 40c000 <__fxstatat@plt+0xa4b0>
  401f6c:	adrp	x1, 40c000 <__fxstatat@plt+0xa4b0>
  401f70:	add	x2, x2, #0xdc8
  401f74:	ldr	x21, [x0, #680]
  401f78:	add	x1, x1, #0xdf0
  401f7c:	b	401f08 <__fxstatat@plt+0x3b8>
  401f80:	adrp	x0, 421000 <__fxstatat@plt+0x1f4b0>
  401f84:	add	x0, x0, #0x2e0
  401f88:	bl	4072f8 <__fxstatat@plt+0x57a8>
  401f8c:	str	x0, [sp, #128]
  401f90:	cbnz	x0, 401ecc <__fxstatat@plt+0x37c>
  401f94:	bl	401b10 <__errno_location@plt>
  401f98:	mov	x3, x0
  401f9c:	mov	w2, #0x5                   	// #5
  401fa0:	adrp	x1, 40c000 <__fxstatat@plt+0xa4b0>
  401fa4:	mov	x0, #0x0                   	// #0
  401fa8:	add	x1, x1, #0xd78
  401fac:	ldr	w20, [x3]
  401fb0:	bl	401aa0 <dcgettext@plt>
  401fb4:	adrp	x1, 40c000 <__fxstatat@plt+0xa4b0>
  401fb8:	mov	x19, x0
  401fbc:	add	x1, x1, #0xd98
  401fc0:	mov	w0, #0x4                   	// #4
  401fc4:	bl	405f18 <__fxstatat@plt+0x43c8>
  401fc8:	mov	x3, x0
  401fcc:	mov	x2, x19
  401fd0:	mov	w1, w20
  401fd4:	mov	w0, #0x1                   	// #1
  401fd8:	bl	401790 <error@plt>
  401fdc:	mov	x21, #0x1                   	// #1
  401fe0:	cmp	w20, w21
  401fe4:	b.le	40207c <__fxstatat@plt+0x52c>
  401fe8:	ldr	x22, [x19, x21, lsl #3]
  401fec:	ldrb	w0, [x22]
  401ff0:	cmp	w0, #0x2d
  401ff4:	b.eq	402000 <__fxstatat@plt+0x4b0>  // b.none
  401ff8:	add	x21, x21, #0x1
  401ffc:	b	401fe0 <__fxstatat@plt+0x490>
  402000:	ldrb	w0, [x22, #1]
  402004:	cbz	w0, 401ff8 <__fxstatat@plt+0x4a8>
  402008:	add	x2, sp, #0x90
  40200c:	mov	x1, x22
  402010:	mov	w0, #0x0                   	// #0
  402014:	bl	401a70 <__lxstat@plt>
  402018:	cbnz	w0, 401ff8 <__fxstatat@plt+0x4a8>
  40201c:	adrp	x0, 421000 <__fxstatat@plt+0x1f4b0>
  402020:	mov	w2, #0x5                   	// #5
  402024:	adrp	x1, 40c000 <__fxstatat@plt+0xa4b0>
  402028:	add	x1, x1, #0xd38
  40202c:	ldr	x21, [x0, #680]
  402030:	mov	x0, #0x0                   	// #0
  402034:	bl	401aa0 <dcgettext@plt>
  402038:	mov	x2, x22
  40203c:	mov	w1, #0x3                   	// #3
  402040:	ldr	x23, [x19]
  402044:	mov	x19, x0
  402048:	mov	w0, #0x1                   	// #1
  40204c:	bl	405e78 <__fxstatat@plt+0x4328>
  402050:	mov	x1, x22
  402054:	mov	x20, x0
  402058:	mov	w0, #0x4                   	// #4
  40205c:	bl	405f18 <__fxstatat@plt+0x43c8>
  402060:	mov	x4, x20
  402064:	mov	x5, x0
  402068:	mov	x3, x23
  40206c:	mov	x2, x19
  402070:	mov	x0, x21
  402074:	mov	w1, #0x1                   	// #1
  402078:	bl	4019b0 <__fprintf_chk@plt>
  40207c:	mov	w0, #0x1                   	// #1
  402080:	bl	402230 <__fxstatat@plt+0x6e0>
  402084:	mov	w2, #0x5                   	// #5
  402088:	adrp	x1, 40c000 <__fxstatat@plt+0xa4b0>
  40208c:	mov	x0, #0x0                   	// #0
  402090:	add	x1, x1, #0xd68
  402094:	bl	401aa0 <dcgettext@plt>
  402098:	mov	x2, x0
  40209c:	mov	w1, #0x0                   	// #0
  4020a0:	mov	w0, #0x0                   	// #0
  4020a4:	bl	401790 <error@plt>
  4020a8:	b	40207c <__fxstatat@plt+0x52c>
  4020ac:	adrp	x1, 40c000 <__fxstatat@plt+0xa4b0>
  4020b0:	adrp	x0, 40c000 <__fxstatat@plt+0xa4b0>
  4020b4:	add	x3, x23, #0x248
  4020b8:	add	x1, x1, #0xda0
  4020bc:	add	x0, x0, #0xdb0
  4020c0:	mov	w2, #0x173                 	// #371
  4020c4:	bl	401b00 <__assert_fail@plt>
  4020c8:	mov	w2, #0x5                   	// #5
  4020cc:	adrp	x1, 40c000 <__fxstatat@plt+0xa4b0>
  4020d0:	mov	x0, #0x0                   	// #0
  4020d4:	add	x1, x1, #0xcc0
  4020d8:	bl	401aa0 <dcgettext@plt>
  4020dc:	mov	x19, x0
  4020e0:	ldr	x1, [x27]
  4020e4:	mov	w0, #0x4                   	// #4
  4020e8:	bl	405f18 <__fxstatat@plt+0x43c8>
  4020ec:	mov	x3, x0
  4020f0:	mov	x2, x19
  4020f4:	mov	w1, #0x0                   	// #0
  4020f8:	mov	w0, #0x1                   	// #1
  4020fc:	bl	401790 <error@plt>
  402100:	mov	w2, #0x5                   	// #5
  402104:	adrp	x1, 40c000 <__fxstatat@plt+0xa4b0>
  402108:	mov	x0, #0x0                   	// #0
  40210c:	add	x1, x1, #0xc80
  402110:	bl	401aa0 <dcgettext@plt>
  402114:	mov	x2, x0
  402118:	mov	w1, #0x0                   	// #0
  40211c:	mov	w0, #0x1                   	// #1
  402120:	bl	401790 <error@plt>
  402124:	mov	x29, #0x0                   	// #0
  402128:	mov	x30, #0x0                   	// #0
  40212c:	mov	x5, x0
  402130:	ldr	x1, [sp]
  402134:	add	x2, sp, #0x8
  402138:	mov	x6, sp
  40213c:	movz	x0, #0x0, lsl #48
  402140:	movk	x0, #0x0, lsl #32
  402144:	movk	x0, #0x40, lsl #16
  402148:	movk	x0, #0x1b60
  40214c:	movz	x3, #0x0, lsl #48
  402150:	movk	x3, #0x0, lsl #32
  402154:	movk	x3, #0x40, lsl #16
  402158:	movk	x3, #0xc278
  40215c:	movz	x4, #0x0, lsl #48
  402160:	movk	x4, #0x0, lsl #32
  402164:	movk	x4, #0x40, lsl #16
  402168:	movk	x4, #0xc2f8
  40216c:	bl	401890 <__libc_start_main@plt>
  402170:	bl	401950 <abort@plt>
  402174:	adrp	x0, 420000 <__fxstatat@plt+0x1e4b0>
  402178:	ldr	x0, [x0, #4064]
  40217c:	cbz	x0, 402184 <__fxstatat@plt+0x634>
  402180:	b	401930 <__gmon_start__@plt>
  402184:	ret
  402188:	adrp	x0, 421000 <__fxstatat@plt+0x1f4b0>
  40218c:	add	x0, x0, #0x298
  402190:	adrp	x1, 421000 <__fxstatat@plt+0x1f4b0>
  402194:	add	x1, x1, #0x298
  402198:	cmp	x1, x0
  40219c:	b.eq	4021b4 <__fxstatat@plt+0x664>  // b.none
  4021a0:	adrp	x1, 40c000 <__fxstatat@plt+0xa4b0>
  4021a4:	ldr	x1, [x1, #808]
  4021a8:	cbz	x1, 4021b4 <__fxstatat@plt+0x664>
  4021ac:	mov	x16, x1
  4021b0:	br	x16
  4021b4:	ret
  4021b8:	adrp	x0, 421000 <__fxstatat@plt+0x1f4b0>
  4021bc:	add	x0, x0, #0x298
  4021c0:	adrp	x1, 421000 <__fxstatat@plt+0x1f4b0>
  4021c4:	add	x1, x1, #0x298
  4021c8:	sub	x1, x1, x0
  4021cc:	lsr	x2, x1, #63
  4021d0:	add	x1, x2, x1, asr #3
  4021d4:	cmp	xzr, x1, asr #1
  4021d8:	asr	x1, x1, #1
  4021dc:	b.eq	4021f4 <__fxstatat@plt+0x6a4>  // b.none
  4021e0:	adrp	x2, 40c000 <__fxstatat@plt+0xa4b0>
  4021e4:	ldr	x2, [x2, #816]
  4021e8:	cbz	x2, 4021f4 <__fxstatat@plt+0x6a4>
  4021ec:	mov	x16, x2
  4021f0:	br	x16
  4021f4:	ret
  4021f8:	stp	x29, x30, [sp, #-32]!
  4021fc:	mov	x29, sp
  402200:	str	x19, [sp, #16]
  402204:	adrp	x19, 421000 <__fxstatat@plt+0x1f4b0>
  402208:	ldrb	w0, [x19, #728]
  40220c:	cbnz	w0, 40221c <__fxstatat@plt+0x6cc>
  402210:	bl	402188 <__fxstatat@plt+0x638>
  402214:	mov	w0, #0x1                   	// #1
  402218:	strb	w0, [x19, #728]
  40221c:	ldr	x19, [sp, #16]
  402220:	ldp	x29, x30, [sp], #32
  402224:	ret
  402228:	b	4021b8 <__fxstatat@plt+0x668>
  40222c:	nop
  402230:	stp	x29, x30, [sp, #-176]!
  402234:	mov	x29, sp
  402238:	stp	x19, x20, [sp, #16]
  40223c:	mov	w20, w0
  402240:	stp	x21, x22, [sp, #32]
  402244:	str	x23, [sp, #48]
  402248:	cbz	w0, 402288 <__fxstatat@plt+0x738>
  40224c:	adrp	x0, 421000 <__fxstatat@plt+0x1f4b0>
  402250:	mov	w2, #0x5                   	// #5
  402254:	adrp	x1, 40c000 <__fxstatat@plt+0xa4b0>
  402258:	add	x1, x1, #0x3e0
  40225c:	ldr	x19, [x0, #680]
  402260:	mov	x0, #0x0                   	// #0
  402264:	bl	401aa0 <dcgettext@plt>
  402268:	mov	x2, x0
  40226c:	adrp	x3, 421000 <__fxstatat@plt+0x1f4b0>
  402270:	mov	x0, x19
  402274:	mov	w1, #0x1                   	// #1
  402278:	ldr	x3, [x3, #776]
  40227c:	bl	4019b0 <__fprintf_chk@plt>
  402280:	mov	w0, w20
  402284:	bl	401780 <exit@plt>
  402288:	adrp	x21, 421000 <__fxstatat@plt+0x1f4b0>
  40228c:	mov	w2, #0x5                   	// #5
  402290:	adrp	x1, 40c000 <__fxstatat@plt+0xa4b0>
  402294:	mov	x0, #0x0                   	// #0
  402298:	add	x1, x1, #0x408
  40229c:	bl	401aa0 <dcgettext@plt>
  4022a0:	ldr	x2, [x21, #776]
  4022a4:	adrp	x19, 421000 <__fxstatat@plt+0x1f4b0>
  4022a8:	mov	x1, x0
  4022ac:	mov	w0, #0x1                   	// #1
  4022b0:	bl	4018a0 <__printf_chk@plt>
  4022b4:	mov	w2, #0x5                   	// #5
  4022b8:	adrp	x1, 40c000 <__fxstatat@plt+0xa4b0>
  4022bc:	mov	x0, #0x0                   	// #0
  4022c0:	add	x1, x1, #0x430
  4022c4:	bl	401aa0 <dcgettext@plt>
  4022c8:	ldr	x1, [x19, #704]
  4022cc:	bl	401ab0 <fputs_unlocked@plt>
  4022d0:	mov	w2, #0x5                   	// #5
  4022d4:	adrp	x1, 40c000 <__fxstatat@plt+0xa4b0>
  4022d8:	mov	x0, #0x0                   	// #0
  4022dc:	add	x1, x1, #0x4d0
  4022e0:	bl	401aa0 <dcgettext@plt>
  4022e4:	ldr	x1, [x19, #704]
  4022e8:	bl	401ab0 <fputs_unlocked@plt>
  4022ec:	mov	w2, #0x5                   	// #5
  4022f0:	adrp	x1, 40c000 <__fxstatat@plt+0xa4b0>
  4022f4:	mov	x0, #0x0                   	// #0
  4022f8:	add	x1, x1, #0x648
  4022fc:	bl	401aa0 <dcgettext@plt>
  402300:	ldr	x1, [x19, #704]
  402304:	bl	401ab0 <fputs_unlocked@plt>
  402308:	mov	w2, #0x5                   	// #5
  40230c:	adrp	x1, 40c000 <__fxstatat@plt+0xa4b0>
  402310:	mov	x0, #0x0                   	// #0
  402314:	add	x1, x1, #0x728
  402318:	bl	401aa0 <dcgettext@plt>
  40231c:	ldr	x1, [x19, #704]
  402320:	bl	401ab0 <fputs_unlocked@plt>
  402324:	mov	w2, #0x5                   	// #5
  402328:	adrp	x1, 40c000 <__fxstatat@plt+0xa4b0>
  40232c:	mov	x0, #0x0                   	// #0
  402330:	add	x1, x1, #0x828
  402334:	bl	401aa0 <dcgettext@plt>
  402338:	ldr	x1, [x19, #704]
  40233c:	bl	401ab0 <fputs_unlocked@plt>
  402340:	mov	w2, #0x5                   	// #5
  402344:	adrp	x1, 40c000 <__fxstatat@plt+0xa4b0>
  402348:	mov	x0, #0x0                   	// #0
  40234c:	add	x1, x1, #0x8d8
  402350:	bl	401aa0 <dcgettext@plt>
  402354:	ldr	x1, [x19, #704]
  402358:	bl	401ab0 <fputs_unlocked@plt>
  40235c:	mov	w2, #0x5                   	// #5
  402360:	adrp	x1, 40c000 <__fxstatat@plt+0xa4b0>
  402364:	mov	x0, #0x0                   	// #0
  402368:	add	x1, x1, #0x908
  40236c:	bl	401aa0 <dcgettext@plt>
  402370:	ldr	x1, [x19, #704]
  402374:	bl	401ab0 <fputs_unlocked@plt>
  402378:	mov	w2, #0x5                   	// #5
  40237c:	adrp	x1, 40c000 <__fxstatat@plt+0xa4b0>
  402380:	mov	x0, #0x0                   	// #0
  402384:	add	x1, x1, #0x940
  402388:	bl	401aa0 <dcgettext@plt>
  40238c:	ldr	x1, [x19, #704]
  402390:	bl	401ab0 <fputs_unlocked@plt>
  402394:	mov	w2, #0x5                   	// #5
  402398:	adrp	x1, 40c000 <__fxstatat@plt+0xa4b0>
  40239c:	mov	x0, #0x0                   	// #0
  4023a0:	add	x1, x1, #0x9e0
  4023a4:	bl	401aa0 <dcgettext@plt>
  4023a8:	mov	x1, x0
  4023ac:	ldr	x3, [x21, #776]
  4023b0:	mov	w0, #0x1                   	// #1
  4023b4:	mov	x2, x3
  4023b8:	bl	4018a0 <__printf_chk@plt>
  4023bc:	mov	w2, #0x5                   	// #5
  4023c0:	adrp	x1, 40c000 <__fxstatat@plt+0xa4b0>
  4023c4:	mov	x0, #0x0                   	// #0
  4023c8:	add	x1, x1, #0xa60
  4023cc:	bl	401aa0 <dcgettext@plt>
  4023d0:	ldr	x1, [x19, #704]
  4023d4:	bl	401ab0 <fputs_unlocked@plt>
  4023d8:	adrp	x2, 40c000 <__fxstatat@plt+0xa4b0>
  4023dc:	add	x2, x2, #0xf20
  4023e0:	add	x0, sp, #0x40
  4023e4:	ldp	x4, x5, [x2, #16]
  4023e8:	stp	x4, x5, [sp, #80]
  4023ec:	ldp	x1, x3, [x2]
  4023f0:	stp	x1, x3, [sp, #64]
  4023f4:	ldp	x4, x5, [x2, #32]
  4023f8:	stp	x4, x5, [sp, #96]
  4023fc:	ldp	x4, x5, [x2, #48]
  402400:	stp	x4, x5, [sp, #112]
  402404:	ldp	x4, x5, [x2, #64]
  402408:	stp	x4, x5, [sp, #128]
  40240c:	ldp	x4, x5, [x2, #80]
  402410:	stp	x4, x5, [sp, #144]
  402414:	ldp	x2, x3, [x2, #96]
  402418:	stp	x2, x3, [sp, #160]
  40241c:	cbz	x1, 402454 <__fxstatat@plt+0x904>
  402420:	mov	w4, #0x72                  	// #114
  402424:	mov	w3, #0x6d                  	// #109
  402428:	b	402434 <__fxstatat@plt+0x8e4>
  40242c:	ldr	x1, [x0, #16]!
  402430:	cbz	x1, 402454 <__fxstatat@plt+0x904>
  402434:	ldrb	w2, [x1]
  402438:	cmp	w4, w2
  40243c:	b.ne	40242c <__fxstatat@plt+0x8dc>  // b.any
  402440:	ldrb	w2, [x1, #1]
  402444:	cmp	w3, w2
  402448:	b.ne	40242c <__fxstatat@plt+0x8dc>  // b.any
  40244c:	ldrb	w1, [x1, #2]
  402450:	cbnz	w1, 40242c <__fxstatat@plt+0x8dc>
  402454:	ldr	x21, [x0, #8]
  402458:	adrp	x1, 40c000 <__fxstatat@plt+0xa4b0>
  40245c:	mov	w2, #0x5                   	// #5
  402460:	add	x1, x1, #0xb48
  402464:	mov	x0, #0x0                   	// #0
  402468:	cbz	x21, 402524 <__fxstatat@plt+0x9d4>
  40246c:	bl	401aa0 <dcgettext@plt>
  402470:	adrp	x22, 40c000 <__fxstatat@plt+0xa4b0>
  402474:	add	x22, x22, #0xb60
  402478:	adrp	x2, 40c000 <__fxstatat@plt+0xa4b0>
  40247c:	mov	x3, x22
  402480:	add	x2, x2, #0xb88
  402484:	mov	x1, x0
  402488:	mov	w0, #0x1                   	// #1
  40248c:	bl	4018a0 <__printf_chk@plt>
  402490:	mov	x1, #0x0                   	// #0
  402494:	mov	w0, #0x5                   	// #5
  402498:	bl	401b40 <setlocale@plt>
  40249c:	cbz	x0, 4025ec <__fxstatat@plt+0xa9c>
  4024a0:	adrp	x1, 40c000 <__fxstatat@plt+0xa4b0>
  4024a4:	mov	x2, #0x3                   	// #3
  4024a8:	add	x1, x1, #0xb98
  4024ac:	adrp	x23, 40c000 <__fxstatat@plt+0xa4b0>
  4024b0:	bl	401870 <strncmp@plt>
  4024b4:	add	x23, x23, #0x3c8
  4024b8:	cbnz	w0, 4025cc <__fxstatat@plt+0xa7c>
  4024bc:	mov	w2, #0x5                   	// #5
  4024c0:	adrp	x1, 40c000 <__fxstatat@plt+0xa4b0>
  4024c4:	mov	x0, #0x0                   	// #0
  4024c8:	add	x1, x1, #0xbe8
  4024cc:	bl	401aa0 <dcgettext@plt>
  4024d0:	mov	x1, x0
  4024d4:	mov	x3, x23
  4024d8:	mov	x2, x22
  4024dc:	mov	w0, #0x1                   	// #1
  4024e0:	bl	4018a0 <__printf_chk@plt>
  4024e4:	mov	w2, #0x5                   	// #5
  4024e8:	adrp	x1, 40c000 <__fxstatat@plt+0xa4b0>
  4024ec:	mov	x0, #0x0                   	// #0
  4024f0:	add	x1, x1, #0xc08
  4024f4:	bl	401aa0 <dcgettext@plt>
  4024f8:	mov	x1, x0
  4024fc:	cmp	x21, x23
  402500:	adrp	x2, 40d000 <__fxstatat@plt+0xb4b0>
  402504:	adrp	x3, 40c000 <__fxstatat@plt+0xa4b0>
  402508:	add	x2, x2, #0xf00
  40250c:	add	x3, x3, #0x3d0
  402510:	csel	x3, x3, x2, eq  // eq = none
  402514:	mov	x2, x21
  402518:	mov	w0, #0x1                   	// #1
  40251c:	bl	4018a0 <__printf_chk@plt>
  402520:	b	402280 <__fxstatat@plt+0x730>
  402524:	bl	401aa0 <dcgettext@plt>
  402528:	adrp	x22, 40c000 <__fxstatat@plt+0xa4b0>
  40252c:	add	x22, x22, #0xb60
  402530:	adrp	x2, 40c000 <__fxstatat@plt+0xa4b0>
  402534:	mov	x3, x22
  402538:	add	x2, x2, #0xb88
  40253c:	mov	x1, x0
  402540:	mov	w0, #0x1                   	// #1
  402544:	bl	4018a0 <__printf_chk@plt>
  402548:	mov	x1, #0x0                   	// #0
  40254c:	mov	w0, #0x5                   	// #5
  402550:	bl	401b40 <setlocale@plt>
  402554:	cbz	x0, 40256c <__fxstatat@plt+0xa1c>
  402558:	adrp	x1, 40c000 <__fxstatat@plt+0xa4b0>
  40255c:	mov	x2, #0x3                   	// #3
  402560:	add	x1, x1, #0xb98
  402564:	bl	401870 <strncmp@plt>
  402568:	cbnz	w0, 4025c0 <__fxstatat@plt+0xa70>
  40256c:	mov	w2, #0x5                   	// #5
  402570:	adrp	x1, 40c000 <__fxstatat@plt+0xa4b0>
  402574:	mov	x0, #0x0                   	// #0
  402578:	add	x1, x1, #0xbe8
  40257c:	adrp	x21, 40c000 <__fxstatat@plt+0xa4b0>
  402580:	bl	401aa0 <dcgettext@plt>
  402584:	add	x21, x21, #0x3c8
  402588:	mov	x1, x0
  40258c:	mov	x3, x21
  402590:	mov	x2, x22
  402594:	mov	w0, #0x1                   	// #1
  402598:	bl	4018a0 <__printf_chk@plt>
  40259c:	adrp	x1, 40c000 <__fxstatat@plt+0xa4b0>
  4025a0:	mov	w2, #0x5                   	// #5
  4025a4:	add	x1, x1, #0xc08
  4025a8:	mov	x0, #0x0                   	// #0
  4025ac:	bl	401aa0 <dcgettext@plt>
  4025b0:	mov	x1, x0
  4025b4:	adrp	x3, 40c000 <__fxstatat@plt+0xa4b0>
  4025b8:	add	x3, x3, #0x3d0
  4025bc:	b	402514 <__fxstatat@plt+0x9c4>
  4025c0:	adrp	x23, 40c000 <__fxstatat@plt+0xa4b0>
  4025c4:	add	x23, x23, #0x3c8
  4025c8:	mov	x21, x23
  4025cc:	mov	w2, #0x5                   	// #5
  4025d0:	adrp	x1, 40c000 <__fxstatat@plt+0xa4b0>
  4025d4:	mov	x0, #0x0                   	// #0
  4025d8:	add	x1, x1, #0xba0
  4025dc:	bl	401aa0 <dcgettext@plt>
  4025e0:	ldr	x1, [x19, #704]
  4025e4:	bl	401ab0 <fputs_unlocked@plt>
  4025e8:	b	4024bc <__fxstatat@plt+0x96c>
  4025ec:	adrp	x23, 40c000 <__fxstatat@plt+0xa4b0>
  4025f0:	add	x23, x23, #0x3c8
  4025f4:	b	4024bc <__fxstatat@plt+0x96c>
  4025f8:	stp	x29, x30, [sp, #-192]!
  4025fc:	mov	x29, sp
  402600:	stp	x19, x20, [sp, #16]
  402604:	mov	x20, x0
  402608:	mov	x19, x1
  40260c:	ldr	w0, [x0]
  402610:	stp	x21, x22, [sp, #32]
  402614:	ands	w21, w3, #0xff
  402618:	cset	w3, ne  // ne = any
  40261c:	ldr	x1, [x1, #48]
  402620:	str	x23, [sp, #48]
  402624:	mov	x23, x2
  402628:	lsl	w2, w3, #9
  40262c:	bl	4017e0 <unlinkat@plt>
  402630:	cbz	w0, 402714 <__fxstatat@plt+0xbc4>
  402634:	bl	401b10 <__errno_location@plt>
  402638:	ldr	w21, [x0]
  40263c:	mov	x22, x0
  402640:	cmp	w21, #0x1e
  402644:	b.eq	4027a0 <__fxstatat@plt+0xc50>  // b.none
  402648:	ldrb	w0, [x23]
  40264c:	cbz	w0, 402670 <__fxstatat@plt+0xb20>
  402650:	cmp	w21, #0x16
  402654:	b.eq	402804 <__fxstatat@plt+0xcb4>  // b.none
  402658:	b.gt	4026f8 <__fxstatat@plt+0xba8>
  40265c:	cmp	w21, #0x2
  402660:	mov	w0, #0x2                   	// #2
  402664:	b.eq	4026e4 <__fxstatat@plt+0xb94>  // b.none
  402668:	cmp	w21, #0x14
  40266c:	b.eq	4026e4 <__fxstatat@plt+0xb94>  // b.none
  402670:	ldrh	w0, [x19, #108]
  402674:	cmp	w0, #0x4
  402678:	b.eq	402770 <__fxstatat@plt+0xc20>  // b.none
  40267c:	mov	w2, #0x5                   	// #5
  402680:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  402684:	mov	x0, #0x0                   	// #0
  402688:	add	x1, x1, #0x198
  40268c:	bl	401aa0 <dcgettext@plt>
  402690:	mov	x20, x0
  402694:	ldr	x1, [x19, #56]
  402698:	mov	w0, #0x4                   	// #4
  40269c:	bl	405f18 <__fxstatat@plt+0x43c8>
  4026a0:	mov	x3, x0
  4026a4:	mov	x2, x20
  4026a8:	mov	w1, w21
  4026ac:	mov	w0, #0x0                   	// #0
  4026b0:	bl	401790 <error@plt>
  4026b4:	ldr	x0, [x19, #8]
  4026b8:	mov	x2, #0x1                   	// #1
  4026bc:	ldr	x1, [x0, #88]
  4026c0:	tbz	x1, #63, 4026d8 <__fxstatat@plt+0xb88>
  4026c4:	b	4026e0 <__fxstatat@plt+0xb90>
  4026c8:	str	x2, [x0, #32]
  4026cc:	ldr	x0, [x0, #8]
  4026d0:	ldr	x1, [x0, #88]
  4026d4:	tbnz	x1, #63, 4026e0 <__fxstatat@plt+0xb90>
  4026d8:	ldr	x1, [x0, #32]
  4026dc:	cbz	x1, 4026c8 <__fxstatat@plt+0xb78>
  4026e0:	mov	w0, #0x4                   	// #4
  4026e4:	ldp	x19, x20, [sp, #16]
  4026e8:	ldp	x21, x22, [sp, #32]
  4026ec:	ldr	x23, [sp, #48]
  4026f0:	ldp	x29, x30, [sp], #192
  4026f4:	ret
  4026f8:	cmp	w21, #0x54
  4026fc:	mov	w0, #0x2                   	// #2
  402700:	b.eq	4026e4 <__fxstatat@plt+0xb94>  // b.none
  402704:	ldrh	w0, [x19, #108]
  402708:	cmp	w0, #0x4
  40270c:	b.ne	40267c <__fxstatat@plt+0xb2c>  // b.any
  402710:	b	402770 <__fxstatat@plt+0xc20>
  402714:	ldrb	w1, [x23, #26]
  402718:	mov	w0, #0x2                   	// #2
  40271c:	cbz	w1, 4026e4 <__fxstatat@plt+0xb94>
  402720:	cbz	w21, 4027d4 <__fxstatat@plt+0xc84>
  402724:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  402728:	mov	w2, #0x5                   	// #5
  40272c:	add	x1, x1, #0x170
  402730:	mov	x0, #0x0                   	// #0
  402734:	bl	401aa0 <dcgettext@plt>
  402738:	mov	x20, x0
  40273c:	ldr	x1, [x19, #56]
  402740:	mov	w0, #0x4                   	// #4
  402744:	bl	405f18 <__fxstatat@plt+0x43c8>
  402748:	mov	x2, x0
  40274c:	mov	x1, x20
  402750:	mov	w0, #0x1                   	// #1
  402754:	bl	4018a0 <__printf_chk@plt>
  402758:	mov	w0, #0x2                   	// #2
  40275c:	ldp	x19, x20, [sp, #16]
  402760:	ldp	x21, x22, [sp, #32]
  402764:	ldr	x23, [sp, #48]
  402768:	ldp	x29, x30, [sp], #192
  40276c:	ret
  402770:	cmp	w21, #0x27
  402774:	sub	w0, w21, #0x14
  402778:	ccmp	w21, #0x11, #0x4, ne  // ne = any
  40277c:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  402780:	b.hi	40267c <__fxstatat@plt+0xb2c>  // b.pmore
  402784:	ldr	w0, [x19, #64]
  402788:	cmp	w0, #0x1
  40278c:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  402790:	b.ne	40267c <__fxstatat@plt+0xb2c>  // b.any
  402794:	mov	w21, w0
  402798:	str	w0, [x22]
  40279c:	b	40267c <__fxstatat@plt+0xb2c>
  4027a0:	ldr	w1, [x20]
  4027a4:	add	x3, sp, #0x40
  4027a8:	ldr	x2, [x19, #48]
  4027ac:	mov	w4, #0x100                 	// #256
  4027b0:	mov	w0, #0x0                   	// #0
  4027b4:	bl	401b50 <__fxstatat@plt>
  4027b8:	cbz	w0, 4027c8 <__fxstatat@plt+0xc78>
  4027bc:	ldr	w1, [x22]
  4027c0:	cmp	w1, #0x2
  4027c4:	b.eq	4027f0 <__fxstatat@plt+0xca0>  // b.none
  4027c8:	mov	w0, #0x1e                  	// #30
  4027cc:	str	w0, [x22]
  4027d0:	b	40267c <__fxstatat@plt+0xb2c>
  4027d4:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  4027d8:	mov	w2, #0x5                   	// #5
  4027dc:	add	x1, x1, #0x188
  4027e0:	mov	x0, #0x0                   	// #0
  4027e4:	bl	401aa0 <dcgettext@plt>
  4027e8:	mov	x20, x0
  4027ec:	b	40273c <__fxstatat@plt+0xbec>
  4027f0:	ldrb	w2, [x23]
  4027f4:	mov	w0, w1
  4027f8:	mov	w21, w1
  4027fc:	cbz	w2, 40267c <__fxstatat@plt+0xb2c>
  402800:	b	4026e4 <__fxstatat@plt+0xb94>
  402804:	mov	w0, #0x2                   	// #2
  402808:	b	4026e4 <__fxstatat@plt+0xb94>
  40280c:	nop
  402810:	stp	x29, x30, [sp, #-224]!
  402814:	mov	x29, sp
  402818:	stp	x19, x20, [sp, #16]
  40281c:	mov	x19, x1
  402820:	stp	x21, x22, [sp, #32]
  402824:	mov	x21, x3
  402828:	mov	w22, w4
  40282c:	stp	x23, x24, [sp, #48]
  402830:	and	w24, w2, #0xff
  402834:	mov	w23, w0
  402838:	stp	x25, x26, [sp, #64]
  40283c:	stp	x27, x28, [sp, #80]
  402840:	ldp	x26, x27, [x1, #48]
  402844:	cbz	x5, 402af0 <__fxstatat@plt+0xfa0>
  402848:	cmp	w24, #0x0
  40284c:	mov	w1, #0x2                   	// #2
  402850:	cset	w25, ne  // ne = any
  402854:	mov	x3, #0xffffffffffffffff    	// #-1
  402858:	str	w1, [x5]
  40285c:	mov	x20, x5
  402860:	mov	x1, x26
  402864:	mov	w2, #0xc900                	// #51456
  402868:	lsl	w25, w25, #2
  40286c:	str	x3, [sp, #144]
  402870:	bl	401af0 <openat@plt>
  402874:	mov	w24, w0
  402878:	tbnz	w0, #31, 402980 <__fxstatat@plt+0xe30>
  40287c:	bl	401940 <fdopendir@plt>
  402880:	mov	x28, x0
  402884:	cbz	x0, 402bb0 <__fxstatat@plt+0x1060>
  402888:	bl	401b10 <__errno_location@plt>
  40288c:	mov	x24, x0
  402890:	str	wzr, [x0]
  402894:	mov	x0, x28
  402898:	bl	4018e0 <readdir@plt>
  40289c:	cbz	x0, 402b84 <__fxstatat@plt+0x1034>
  4028a0:	ldrb	w1, [x0, #19]
  4028a4:	cmp	w1, #0x2e
  4028a8:	b.eq	402b68 <__fxstatat@plt+0x1018>  // b.none
  4028ac:	mov	x0, x28
  4028b0:	bl	401900 <closedir@plt>
  4028b4:	mov	w24, #0x0                   	// #0
  4028b8:	mov	w0, #0x3                   	// #3
  4028bc:	str	w0, [x20]
  4028c0:	ldr	x0, [x19, #32]
  4028c4:	cbnz	x0, 402a90 <__fxstatat@plt+0xf40>
  4028c8:	ldr	w0, [x21, #4]
  4028cc:	cmp	w0, #0x5
  4028d0:	b.eq	402a70 <__fxstatat@plt+0xf20>  // b.none
  4028d4:	ldrb	w1, [x21]
  4028d8:	cbnz	w1, 402ab4 <__fxstatat@plt+0xf64>
  4028dc:	cmp	w0, #0x3
  4028e0:	b.eq	4028ec <__fxstatat@plt+0xd9c>  // b.none
  4028e4:	ldrb	w0, [x21, #25]
  4028e8:	cbz	w0, 402a70 <__fxstatat@plt+0xf20>
  4028ec:	bl	407ba0 <__fxstatat@plt+0x6050>
  4028f0:	tst	w0, #0xff
  4028f4:	b.ne	402ab0 <__fxstatat@plt+0xf60>  // b.any
  4028f8:	ldr	x0, [sp, #144]
  4028fc:	cmn	x0, #0x1
  402900:	b.eq	402be0 <__fxstatat@plt+0x1090>  // b.none
  402904:	tbnz	x0, #63, 402ca8 <__fxstatat@plt+0x1158>
  402908:	ldr	w0, [sp, #112]
  40290c:	and	w0, w0, #0xf000
  402910:	cmp	w0, #0xa, lsl #12
  402914:	b.eq	402ab0 <__fxstatat@plt+0xf60>  // b.none
  402918:	mov	x1, x26
  40291c:	mov	w0, w23
  402920:	mov	w3, #0x200                 	// #512
  402924:	mov	w2, #0x2                   	// #2
  402928:	bl	401ae0 <faccessat@plt>
  40292c:	cbz	w0, 402ab0 <__fxstatat@plt+0xf60>
  402930:	bl	401b10 <__errno_location@plt>
  402934:	ldr	w19, [x0]
  402938:	cmp	w19, #0xd
  40293c:	b.eq	402ca0 <__fxstatat@plt+0x1150>  // b.none
  402940:	mov	x1, x27
  402944:	mov	w0, #0x4                   	// #4
  402948:	bl	405f18 <__fxstatat@plt+0x43c8>
  40294c:	mov	x20, x0
  402950:	mov	w2, #0x5                   	// #5
  402954:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  402958:	mov	x0, #0x0                   	// #0
  40295c:	add	x1, x1, #0x198
  402960:	bl	401aa0 <dcgettext@plt>
  402964:	mov	x2, x0
  402968:	mov	x3, x20
  40296c:	mov	w0, #0x0                   	// #0
  402970:	mov	w1, w19
  402974:	bl	401790 <error@plt>
  402978:	mov	w0, #0x4                   	// #4
  40297c:	b	402a74 <__fxstatat@plt+0xf24>
  402980:	mov	w24, #0x0                   	// #0
  402984:	mov	w0, #0x3                   	// #3
  402988:	b	4028bc <__fxstatat@plt+0xd6c>
  40298c:	ldr	x0, [sp, #144]
  402990:	cmn	x0, #0x1
  402994:	b.ne	4029b8 <__fxstatat@plt+0xe68>  // b.any
  402998:	add	x3, sp, #0x60
  40299c:	mov	x2, x26
  4029a0:	mov	w1, w23
  4029a4:	mov	w4, #0x100                 	// #256
  4029a8:	mov	w0, #0x0                   	// #0
  4029ac:	bl	401b50 <__fxstatat@plt>
  4029b0:	cbnz	w0, 402c34 <__fxstatat@plt+0x10e4>
  4029b4:	ldr	x0, [sp, #144]
  4029b8:	tbnz	x0, #63, 402ca8 <__fxstatat@plt+0x1158>
  4029bc:	ldr	w0, [sp, #112]
  4029c0:	and	w0, w0, #0xf000
  4029c4:	cmp	w0, #0xa, lsl #12
  4029c8:	b.eq	402ba0 <__fxstatat@plt+0x1050>  // b.none
  4029cc:	cmp	w0, #0x4, lsl #12
  4029d0:	b.eq	402ac4 <__fxstatat@plt+0xf74>  // b.none
  4029d4:	mov	x1, x27
  4029d8:	mov	w0, #0x4                   	// #4
  4029dc:	bl	405f18 <__fxstatat@plt+0x43c8>
  4029e0:	mov	x19, x0
  4029e4:	ldr	x0, [sp, #144]
  4029e8:	cmn	x0, #0x1
  4029ec:	b.ne	402a10 <__fxstatat@plt+0xec0>  // b.any
  4029f0:	mov	x2, x26
  4029f4:	mov	w1, w23
  4029f8:	add	x3, sp, #0x60
  4029fc:	mov	w4, #0x100                 	// #256
  402a00:	mov	w0, #0x0                   	// #0
  402a04:	bl	401b50 <__fxstatat@plt>
  402a08:	cbnz	w0, 402c54 <__fxstatat@plt+0x1104>
  402a0c:	ldr	x0, [sp, #144]
  402a10:	tbnz	x0, #63, 402cb8 <__fxstatat@plt+0x1168>
  402a14:	adrp	x0, 421000 <__fxstatat@plt+0x1f4b0>
  402a18:	ldr	x21, [x0, #680]
  402a1c:	cbz	w20, 402c04 <__fxstatat@plt+0x10b4>
  402a20:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  402a24:	mov	w2, #0x5                   	// #5
  402a28:	add	x1, x1, #0x200
  402a2c:	mov	x0, #0x0                   	// #0
  402a30:	bl	401aa0 <dcgettext@plt>
  402a34:	mov	x20, x0
  402a38:	adrp	x1, 421000 <__fxstatat@plt+0x1f4b0>
  402a3c:	add	x0, sp, #0x60
  402a40:	ldr	x22, [x1, #776]
  402a44:	bl	403c98 <__fxstatat@plt+0x2148>
  402a48:	mov	x5, x19
  402a4c:	mov	x4, x0
  402a50:	mov	x3, x22
  402a54:	mov	x2, x20
  402a58:	mov	x0, x21
  402a5c:	mov	w1, #0x1                   	// #1
  402a60:	bl	4019b0 <__fprintf_chk@plt>
  402a64:	bl	408028 <__fxstatat@plt+0x64d8>
  402a68:	tst	w0, #0xff
  402a6c:	b.eq	402a90 <__fxstatat@plt+0xf40>  // b.none
  402a70:	mov	w0, #0x2                   	// #2
  402a74:	ldp	x19, x20, [sp, #16]
  402a78:	ldp	x21, x22, [sp, #32]
  402a7c:	ldp	x23, x24, [sp, #48]
  402a80:	ldp	x25, x26, [sp, #64]
  402a84:	ldp	x27, x28, [sp, #80]
  402a88:	ldp	x29, x30, [sp], #224
  402a8c:	ret
  402a90:	mov	w0, #0x3                   	// #3
  402a94:	ldp	x19, x20, [sp, #16]
  402a98:	ldp	x21, x22, [sp, #32]
  402a9c:	ldp	x23, x24, [sp, #48]
  402aa0:	ldp	x25, x26, [sp, #64]
  402aa4:	ldp	x27, x28, [sp, #80]
  402aa8:	ldp	x29, x30, [sp], #224
  402aac:	ret
  402ab0:	ldr	w0, [x21, #4]
  402ab4:	cmp	w0, #0x3
  402ab8:	b.ne	402a70 <__fxstatat@plt+0xf20>  // b.any
  402abc:	mov	w20, #0x0                   	// #0
  402ac0:	cbz	w25, 40298c <__fxstatat@plt+0xe3c>
  402ac4:	ldrb	w0, [x21, #9]
  402ac8:	cbnz	w0, 402b0c <__fxstatat@plt+0xfbc>
  402acc:	ldrb	w0, [x21, #10]
  402ad0:	tst	w24, w0
  402ad4:	b.ne	4029d4 <__fxstatat@plt+0xe84>  // b.any
  402ad8:	mov	x1, x27
  402adc:	mov	w0, #0x4                   	// #4
  402ae0:	mov	w19, #0x15                  	// #21
  402ae4:	bl	405f18 <__fxstatat@plt+0x43c8>
  402ae8:	mov	x20, x0
  402aec:	b	402950 <__fxstatat@plt+0xe00>
  402af0:	mov	x0, #0xffffffffffffffff    	// #-1
  402af4:	str	x0, [sp, #144]
  402af8:	mov	w25, #0x0                   	// #0
  402afc:	cbz	w24, 4028c0 <__fxstatat@plt+0xd70>
  402b00:	mov	w25, #0x4                   	// #4
  402b04:	mov	w24, #0x0                   	// #0
  402b08:	b	4028c0 <__fxstatat@plt+0xd70>
  402b0c:	mov	x1, x27
  402b10:	mov	w0, #0x4                   	// #4
  402b14:	bl	405f18 <__fxstatat@plt+0x43c8>
  402b18:	mov	x19, x0
  402b1c:	cmp	w24, #0x0
  402b20:	ccmp	w22, #0x2, #0x0, eq  // eq = none
  402b24:	b.ne	4029e4 <__fxstatat@plt+0xe94>  // b.any
  402b28:	adrp	x0, 421000 <__fxstatat@plt+0x1f4b0>
  402b2c:	ldr	x21, [x0, #680]
  402b30:	cbz	w20, 402bc4 <__fxstatat@plt+0x1074>
  402b34:	mov	w2, #0x5                   	// #5
  402b38:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  402b3c:	mov	x0, #0x0                   	// #0
  402b40:	add	x1, x1, #0x1b0
  402b44:	bl	401aa0 <dcgettext@plt>
  402b48:	mov	x2, x0
  402b4c:	adrp	x1, 421000 <__fxstatat@plt+0x1f4b0>
  402b50:	mov	x4, x19
  402b54:	mov	x0, x21
  402b58:	ldr	x3, [x1, #776]
  402b5c:	mov	w1, #0x1                   	// #1
  402b60:	bl	4019b0 <__fprintf_chk@plt>
  402b64:	b	402a64 <__fxstatat@plt+0xf14>
  402b68:	ldrb	w1, [x0, #20]
  402b6c:	cmp	w1, #0x2e
  402b70:	b.eq	402c20 <__fxstatat@plt+0x10d0>  // b.none
  402b74:	cmp	w1, #0x2f
  402b78:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  402b7c:	b.eq	402894 <__fxstatat@plt+0xd44>  // b.none
  402b80:	b	4028ac <__fxstatat@plt+0xd5c>
  402b84:	ldr	w24, [x24]
  402b88:	mov	x0, x28
  402b8c:	bl	401900 <closedir@plt>
  402b90:	cbnz	w24, 402980 <__fxstatat@plt+0xe30>
  402b94:	mov	w24, #0x1                   	// #1
  402b98:	mov	w0, #0x4                   	// #4
  402b9c:	b	4028bc <__fxstatat@plt+0xd6c>
  402ba0:	ldr	w0, [x21, #4]
  402ba4:	cmp	w0, #0x3
  402ba8:	b.ne	402a70 <__fxstatat@plt+0xf20>  // b.any
  402bac:	b	4029d4 <__fxstatat@plt+0xe84>
  402bb0:	mov	w0, w24
  402bb4:	bl	401910 <close@plt>
  402bb8:	mov	w24, #0x0                   	// #0
  402bbc:	mov	w0, #0x3                   	// #3
  402bc0:	b	4028bc <__fxstatat@plt+0xd6c>
  402bc4:	mov	w2, #0x5                   	// #5
  402bc8:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  402bcc:	mov	x0, #0x0                   	// #0
  402bd0:	add	x1, x1, #0x1e0
  402bd4:	bl	401aa0 <dcgettext@plt>
  402bd8:	mov	x2, x0
  402bdc:	b	402b4c <__fxstatat@plt+0xffc>
  402be0:	add	x3, sp, #0x60
  402be4:	mov	x2, x26
  402be8:	mov	w1, w23
  402bec:	mov	w4, #0x100                 	// #256
  402bf0:	mov	w0, #0x0                   	// #0
  402bf4:	bl	401b50 <__fxstatat@plt>
  402bf8:	cbnz	w0, 402c34 <__fxstatat@plt+0x10e4>
  402bfc:	ldr	x0, [sp, #144]
  402c00:	b	402904 <__fxstatat@plt+0xdb4>
  402c04:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  402c08:	mov	w2, #0x5                   	// #5
  402c0c:	add	x1, x1, #0x228
  402c10:	mov	x0, #0x0                   	// #0
  402c14:	bl	401aa0 <dcgettext@plt>
  402c18:	mov	x20, x0
  402c1c:	b	402a38 <__fxstatat@plt+0xee8>
  402c20:	ldrb	w0, [x0, #21]
  402c24:	cmp	w0, #0x2f
  402c28:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  402c2c:	b.eq	402894 <__fxstatat@plt+0xd44>  // b.none
  402c30:	b	4028ac <__fxstatat@plt+0xd5c>
  402c34:	mov	x0, #0xfffffffffffffffe    	// #-2
  402c38:	str	x0, [sp, #144]
  402c3c:	bl	401b10 <__errno_location@plt>
  402c40:	ldr	w19, [x0]
  402c44:	sxtw	x1, w19
  402c48:	str	x1, [sp, #104]
  402c4c:	str	w19, [x0]
  402c50:	b	402940 <__fxstatat@plt+0xdf0>
  402c54:	mov	x0, #0xfffffffffffffffe    	// #-2
  402c58:	str	x0, [sp, #144]
  402c5c:	bl	401b10 <__errno_location@plt>
  402c60:	ldr	w20, [x0]
  402c64:	sxtw	x1, w20
  402c68:	str	x1, [sp, #104]
  402c6c:	str	w20, [x0]
  402c70:	mov	w2, #0x5                   	// #5
  402c74:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  402c78:	mov	x0, #0x0                   	// #0
  402c7c:	add	x1, x1, #0x198
  402c80:	bl	401aa0 <dcgettext@plt>
  402c84:	mov	x3, x19
  402c88:	mov	x2, x0
  402c8c:	mov	w1, w20
  402c90:	mov	w0, #0x0                   	// #0
  402c94:	bl	401790 <error@plt>
  402c98:	mov	w0, #0x4                   	// #4
  402c9c:	b	402a74 <__fxstatat@plt+0xf24>
  402ca0:	mov	w20, #0x1                   	// #1
  402ca4:	b	402ac0 <__fxstatat@plt+0xf70>
  402ca8:	bl	401b10 <__errno_location@plt>
  402cac:	ldr	w19, [sp, #104]
  402cb0:	str	w19, [x0]
  402cb4:	b	402940 <__fxstatat@plt+0xdf0>
  402cb8:	bl	401b10 <__errno_location@plt>
  402cbc:	ldr	w20, [sp, #104]
  402cc0:	b	402c6c <__fxstatat@plt+0x111c>
  402cc4:	nop
  402cc8:	stp	x29, x30, [sp, #-224]!
  402ccc:	mov	x29, sp
  402cd0:	stp	x23, x24, [sp, #48]
  402cd4:	mov	x23, x1
  402cd8:	ldr	x1, [x0]
  402cdc:	stp	x21, x22, [sp, #32]
  402ce0:	cbz	x1, 403494 <__fxstatat@plt+0x1944>
  402ce4:	ldrb	w4, [x23, #8]
  402ce8:	mov	w3, #0x218                 	// #536
  402cec:	mov	w1, #0x258                 	// #600
  402cf0:	mov	x2, #0x0                   	// #0
  402cf4:	cmp	w4, #0x0
  402cf8:	adrp	x24, 40d000 <__fxstatat@plt+0xb4b0>
  402cfc:	csel	w1, w3, w1, eq  // eq = none
  402d00:	add	x24, x24, #0x2c0
  402d04:	stp	x19, x20, [sp, #16]
  402d08:	mov	w22, #0x2                   	// #2
  402d0c:	mov	x21, #0x1                   	// #1
  402d10:	stp	x25, x26, [sp, #64]
  402d14:	str	x27, [sp, #80]
  402d18:	bl	407f98 <__fxstatat@plt+0x6448>
  402d1c:	mov	x20, x0
  402d20:	mov	x0, x20
  402d24:	bl	409cf0 <__fxstatat@plt+0x81a0>
  402d28:	mov	x19, x0
  402d2c:	cbz	x0, 402df0 <__fxstatat@plt+0x12a0>
  402d30:	ldrh	w2, [x0, #108]
  402d34:	cmp	w2, #0x1
  402d38:	b.eq	402e84 <__fxstatat@plt+0x1334>  // b.none
  402d3c:	sub	w0, w2, #0x2
  402d40:	and	w0, w0, #0xffff
  402d44:	cmp	w0, #0xb
  402d48:	b.hi	402e34 <__fxstatat@plt+0x12e4>  // b.pmore
  402d4c:	lsl	x3, x21, x2
  402d50:	mov	x0, #0x3d58                	// #15704
  402d54:	tst	x3, x0
  402d58:	b.eq	402e2c <__fxstatat@plt+0x12dc>  // b.none
  402d5c:	cmp	w2, #0x6
  402d60:	b.ne	402d88 <__fxstatat@plt+0x1238>  // b.any
  402d64:	ldrb	w0, [x23, #8]
  402d68:	cbz	w0, 402d88 <__fxstatat@plt+0x1238>
  402d6c:	ldr	x0, [x19, #88]
  402d70:	cmp	x0, #0x0
  402d74:	b.le	402d88 <__fxstatat@plt+0x1238>
  402d78:	ldr	x0, [x20, #24]
  402d7c:	ldr	x1, [x19, #120]
  402d80:	cmp	x1, x0
  402d84:	b.ne	403418 <__fxstatat@plt+0x18c8>  // b.any
  402d88:	and	w2, w2, #0xfffffffd
  402d8c:	ldr	w0, [x20, #44]
  402d90:	cmp	w2, #0x4
  402d94:	mov	x3, x23
  402d98:	cset	w26, eq  // eq = none
  402d9c:	mov	x1, x19
  402da0:	mov	w2, w26
  402da4:	mov	x5, #0x0                   	// #0
  402da8:	mov	w4, #0x3                   	// #3
  402dac:	bl	402810 <__fxstatat@plt+0xcc0>
  402db0:	mov	w25, w0
  402db4:	cmp	w0, #0x2
  402db8:	b.eq	403054 <__fxstatat@plt+0x1504>  // b.none
  402dbc:	sub	w0, w25, #0x2
  402dc0:	cmp	w0, #0x2
  402dc4:	b.hi	403514 <__fxstatat@plt+0x19c4>  // b.pmore
  402dc8:	cmp	w25, #0x4
  402dcc:	b.eq	403534 <__fxstatat@plt+0x19e4>  // b.none
  402dd0:	cmp	w25, #0x3
  402dd4:	mov	w0, #0x3                   	// #3
  402dd8:	ccmp	w22, #0x2, #0x0, eq  // eq = none
  402ddc:	csel	w22, w22, w0, ne  // ne = any
  402de0:	mov	x0, x20
  402de4:	bl	409cf0 <__fxstatat@plt+0x81a0>
  402de8:	mov	x19, x0
  402dec:	cbnz	x0, 402d30 <__fxstatat@plt+0x11e0>
  402df0:	bl	401b10 <__errno_location@plt>
  402df4:	ldr	w21, [x0]
  402df8:	mov	x19, x0
  402dfc:	cbnz	w21, 403398 <__fxstatat@plt+0x1848>
  402e00:	mov	x0, x20
  402e04:	bl	409b28 <__fxstatat@plt+0x7fd8>
  402e08:	cbnz	w0, 4033cc <__fxstatat@plt+0x187c>
  402e0c:	mov	w0, w22
  402e10:	ldp	x19, x20, [sp, #16]
  402e14:	ldp	x21, x22, [sp, #32]
  402e18:	ldp	x23, x24, [sp, #48]
  402e1c:	ldp	x25, x26, [sp, #64]
  402e20:	ldr	x27, [sp, #80]
  402e24:	ldp	x29, x30, [sp], #224
  402e28:	ret
  402e2c:	tbnz	w3, #7, 402f50 <__fxstatat@plt+0x1400>
  402e30:	tbnz	w3, #2, 402ef4 <__fxstatat@plt+0x13a4>
  402e34:	mov	w2, #0x5                   	// #5
  402e38:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  402e3c:	mov	x0, #0x0                   	// #0
  402e40:	add	x1, x1, #0x3c0
  402e44:	bl	401aa0 <dcgettext@plt>
  402e48:	mov	x20, x0
  402e4c:	ldr	x2, [x19, #56]
  402e50:	mov	w1, #0x3                   	// #3
  402e54:	ldrh	w19, [x19, #108]
  402e58:	mov	w0, #0x0                   	// #0
  402e5c:	bl	406898 <__fxstatat@plt+0x4d48>
  402e60:	mov	x4, x0
  402e64:	mov	x2, x20
  402e68:	mov	w3, w19
  402e6c:	adrp	x5, 40d000 <__fxstatat@plt+0xb4b0>
  402e70:	add	x5, x5, #0x3f8
  402e74:	mov	w1, #0x0                   	// #0
  402e78:	mov	w0, #0x0                   	// #0
  402e7c:	bl	401790 <error@plt>
  402e80:	bl	401950 <abort@plt>
  402e84:	ldrb	w0, [x23, #9]
  402e88:	cbnz	w0, 402fa8 <__fxstatat@plt+0x1458>
  402e8c:	ldrb	w0, [x23, #10]
  402e90:	cbz	w0, 4030b8 <__fxstatat@plt+0x1568>
  402e94:	ldr	w0, [x20, #44]
  402e98:	mov	w2, #0xc900                	// #51456
  402e9c:	ldr	x1, [x19, #48]
  402ea0:	bl	401af0 <openat@plt>
  402ea4:	mov	w25, w0
  402ea8:	tbnz	w0, #31, 402ee4 <__fxstatat@plt+0x1394>
  402eac:	bl	401940 <fdopendir@plt>
  402eb0:	mov	x26, x0
  402eb4:	cbz	x0, 4034ac <__fxstatat@plt+0x195c>
  402eb8:	bl	401b10 <__errno_location@plt>
  402ebc:	mov	x25, x0
  402ec0:	str	wzr, [x0]
  402ec4:	mov	x0, x26
  402ec8:	bl	4018e0 <readdir@plt>
  402ecc:	cbz	x0, 402f98 <__fxstatat@plt+0x1448>
  402ed0:	ldrb	w1, [x0, #19]
  402ed4:	cmp	w1, #0x2e
  402ed8:	b.eq	403278 <__fxstatat@plt+0x1728>  // b.none
  402edc:	mov	x0, x26
  402ee0:	bl	401900 <closedir@plt>
  402ee4:	ldrb	w0, [x23, #10]
  402ee8:	cbz	w0, 4030b8 <__fxstatat@plt+0x1568>
  402eec:	mov	w25, #0x27                  	// #39
  402ef0:	b	4030bc <__fxstatat@plt+0x156c>
  402ef4:	mov	w2, #0x5                   	// #5
  402ef8:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  402efc:	mov	x0, #0x0                   	// #0
  402f00:	add	x1, x1, #0x2e8
  402f04:	bl	401aa0 <dcgettext@plt>
  402f08:	mov	x25, x0
  402f0c:	ldr	x2, [x19, #56]
  402f10:	mov	w1, #0x3                   	// #3
  402f14:	mov	w0, #0x0                   	// #0
  402f18:	mov	w22, #0x4                   	// #4
  402f1c:	bl	406898 <__fxstatat@plt+0x4d48>
  402f20:	mov	x3, x0
  402f24:	mov	x2, x25
  402f28:	mov	w1, #0x0                   	// #0
  402f2c:	mov	w0, #0x0                   	// #0
  402f30:	bl	401790 <error@plt>
  402f34:	mov	x1, x19
  402f38:	mov	w2, w22
  402f3c:	mov	x0, x20
  402f40:	bl	40a570 <__fxstatat@plt+0x8a20>
  402f44:	mov	x0, x20
  402f48:	bl	409cf0 <__fxstatat@plt+0x81a0>
  402f4c:	b	402d20 <__fxstatat@plt+0x11d0>
  402f50:	ldr	w26, [x19, #64]
  402f54:	mov	w2, #0x5                   	// #5
  402f58:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  402f5c:	mov	x0, #0x0                   	// #0
  402f60:	add	x1, x1, #0x3a8
  402f64:	bl	401aa0 <dcgettext@plt>
  402f68:	ldr	x2, [x19, #56]
  402f6c:	mov	x25, x0
  402f70:	mov	w1, #0x3                   	// #3
  402f74:	mov	w0, #0x0                   	// #0
  402f78:	mov	w22, #0x4                   	// #4
  402f7c:	bl	406898 <__fxstatat@plt+0x4d48>
  402f80:	mov	x3, x0
  402f84:	mov	x2, x25
  402f88:	mov	w1, w26
  402f8c:	mov	w0, #0x0                   	// #0
  402f90:	bl	401790 <error@plt>
  402f94:	b	402f34 <__fxstatat@plt+0x13e4>
  402f98:	ldr	w25, [x25]
  402f9c:	mov	x0, x26
  402fa0:	bl	401900 <closedir@plt>
  402fa4:	cbnz	w25, 402ee4 <__fxstatat@plt+0x1394>
  402fa8:	ldr	x0, [x19, #88]
  402fac:	cbnz	x0, 402fe8 <__fxstatat@plt+0x1498>
  402fb0:	ldr	x25, [x19, #48]
  402fb4:	mov	x0, x25
  402fb8:	bl	403c00 <__fxstatat@plt+0x20b0>
  402fbc:	ldrb	w1, [x0]
  402fc0:	cmp	w1, #0x2e
  402fc4:	b.eq	40313c <__fxstatat@plt+0x15ec>  // b.none
  402fc8:	ldr	x0, [x23, #16]
  402fcc:	cbz	x0, 402fe0 <__fxstatat@plt+0x1490>
  402fd0:	ldr	x1, [x0]
  402fd4:	ldr	x2, [x19, #128]
  402fd8:	cmp	x2, x1
  402fdc:	b.eq	403328 <__fxstatat@plt+0x17d8>  // b.none
  402fe0:	ldrb	w0, [x23, #24]
  402fe4:	cbnz	w0, 4031d0 <__fxstatat@plt+0x1680>
  402fe8:	ldr	w0, [x20, #44]
  402fec:	add	x5, sp, #0x60
  402ff0:	mov	x3, x23
  402ff4:	mov	x1, x19
  402ff8:	mov	w4, #0x2                   	// #2
  402ffc:	mov	w2, #0x1                   	// #1
  403000:	bl	402810 <__fxstatat@plt+0xcc0>
  403004:	mov	w25, w0
  403008:	cmp	w0, #0x2
  40300c:	b.eq	403070 <__fxstatat@plt+0x1520>  // b.none
  403010:	ldr	x2, [x19, #8]
  403014:	ldr	x0, [x2, #88]
  403018:	tbz	x0, #63, 403030 <__fxstatat@plt+0x14e0>
  40301c:	b	403038 <__fxstatat@plt+0x14e8>
  403020:	str	x21, [x2, #32]
  403024:	ldr	x2, [x2, #8]
  403028:	ldr	x0, [x2, #88]
  40302c:	tbnz	x0, #63, 403038 <__fxstatat@plt+0x14e8>
  403030:	ldr	x0, [x2, #32]
  403034:	cbz	x0, 403020 <__fxstatat@plt+0x14d0>
  403038:	mov	x1, x19
  40303c:	mov	w2, #0x4                   	// #4
  403040:	mov	x0, x20
  403044:	bl	40a570 <__fxstatat@plt+0x8a20>
  403048:	mov	x0, x20
  40304c:	bl	409cf0 <__fxstatat@plt+0x81a0>
  403050:	b	402dbc <__fxstatat@plt+0x126c>
  403054:	mov	w3, w26
  403058:	mov	x1, x19
  40305c:	mov	x2, x23
  403060:	add	x0, x20, #0x2c
  403064:	bl	4025f8 <__fxstatat@plt+0xaa8>
  403068:	mov	w25, w0
  40306c:	b	402dbc <__fxstatat@plt+0x126c>
  403070:	ldr	w25, [sp, #96]
  403074:	cmp	w25, #0x4
  403078:	b.ne	402d20 <__fxstatat@plt+0x11d0>  // b.any
  40307c:	mov	w3, #0x1                   	// #1
  403080:	mov	x2, x23
  403084:	mov	x1, x19
  403088:	add	x0, x20, #0x2c
  40308c:	bl	4025f8 <__fxstatat@plt+0xaa8>
  403090:	mov	w2, w25
  403094:	mov	x1, x19
  403098:	mov	w25, w0
  40309c:	mov	x0, x20
  4030a0:	bl	40a570 <__fxstatat@plt+0x8a20>
  4030a4:	mov	x0, x20
  4030a8:	bl	409cf0 <__fxstatat@plt+0x81a0>
  4030ac:	cmp	w25, #0x2
  4030b0:	b.eq	402d20 <__fxstatat@plt+0x11d0>  // b.none
  4030b4:	b	403010 <__fxstatat@plt+0x14c0>
  4030b8:	mov	w25, #0x15                  	// #21
  4030bc:	mov	w2, #0x5                   	// #5
  4030c0:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  4030c4:	mov	x0, #0x0                   	// #0
  4030c8:	add	x1, x1, #0x198
  4030cc:	bl	401aa0 <dcgettext@plt>
  4030d0:	mov	x22, x0
  4030d4:	ldr	x1, [x19, #56]
  4030d8:	mov	w0, #0x4                   	// #4
  4030dc:	bl	405f18 <__fxstatat@plt+0x43c8>
  4030e0:	mov	x3, x0
  4030e4:	mov	w1, w25
  4030e8:	mov	w0, #0x0                   	// #0
  4030ec:	mov	x2, x22
  4030f0:	bl	401790 <error@plt>
  4030f4:	ldr	x0, [x19, #8]
  4030f8:	ldr	x1, [x0, #88]
  4030fc:	tbz	x1, #63, 403114 <__fxstatat@plt+0x15c4>
  403100:	b	40311c <__fxstatat@plt+0x15cc>
  403104:	str	x21, [x0, #32]
  403108:	ldr	x0, [x0, #8]
  40310c:	ldr	x1, [x0, #88]
  403110:	tbnz	x1, #63, 40311c <__fxstatat@plt+0x15cc>
  403114:	ldr	x1, [x0, #32]
  403118:	cbz	x1, 403104 <__fxstatat@plt+0x15b4>
  40311c:	mov	x1, x19
  403120:	mov	w2, #0x4                   	// #4
  403124:	mov	x0, x20
  403128:	mov	w22, w2
  40312c:	bl	40a570 <__fxstatat@plt+0x8a20>
  403130:	mov	x0, x20
  403134:	bl	409cf0 <__fxstatat@plt+0x81a0>
  403138:	b	402d20 <__fxstatat@plt+0x11d0>
  40313c:	ldrb	w1, [x0, #1]
  403140:	cmp	w1, #0x2e
  403144:	cinc	x0, x0, eq  // eq = none
  403148:	ldrb	w0, [x0, #1]
  40314c:	cmp	w0, #0x2f
  403150:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403154:	b.ne	402fc8 <__fxstatat@plt+0x1478>  // b.any
  403158:	mov	w2, #0x5                   	// #5
  40315c:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  403160:	mov	x0, #0x0                   	// #0
  403164:	add	x1, x1, #0x4e0
  403168:	bl	401aa0 <dcgettext@plt>
  40316c:	mov	x25, x0
  403170:	mov	w1, #0x4                   	// #4
  403174:	adrp	x2, 40d000 <__fxstatat@plt+0xb4b0>
  403178:	mov	w0, #0x0                   	// #0
  40317c:	add	x2, x2, #0x518
  403180:	bl	405e78 <__fxstatat@plt+0x4328>
  403184:	mov	x26, x0
  403188:	mov	x2, x24
  40318c:	mov	w1, #0x4                   	// #4
  403190:	mov	w0, #0x1                   	// #1
  403194:	bl	405e78 <__fxstatat@plt+0x4328>
  403198:	ldr	x2, [x19, #56]
  40319c:	mov	x27, x0
  4031a0:	mov	w1, #0x4                   	// #4
  4031a4:	mov	w0, #0x2                   	// #2
  4031a8:	mov	w22, w1
  4031ac:	bl	405e78 <__fxstatat@plt+0x4328>
  4031b0:	mov	x5, x0
  4031b4:	mov	x4, x27
  4031b8:	mov	x3, x26
  4031bc:	mov	x2, x25
  4031c0:	mov	w1, #0x0                   	// #0
  4031c4:	mov	w0, #0x0                   	// #0
  4031c8:	bl	401790 <error@plt>
  4031cc:	b	402f34 <__fxstatat@plt+0x13e4>
  4031d0:	mov	x0, x25
  4031d4:	mov	x1, x24
  4031d8:	mov	x2, #0x0                   	// #0
  4031dc:	bl	403d90 <__fxstatat@plt+0x2240>
  4031e0:	mov	x25, x0
  4031e4:	cbz	x0, 4031fc <__fxstatat@plt+0x16ac>
  4031e8:	mov	x1, x0
  4031ec:	add	x2, sp, #0x60
  4031f0:	mov	w0, #0x0                   	// #0
  4031f4:	bl	401a70 <__lxstat@plt>
  4031f8:	cbz	w0, 403294 <__fxstatat@plt+0x1744>
  4031fc:	mov	w2, #0x5                   	// #5
  403200:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  403204:	mov	x0, #0x0                   	// #0
  403208:	add	x1, x1, #0x2c8
  40320c:	bl	401aa0 <dcgettext@plt>
  403210:	mov	x22, x0
  403214:	mov	x2, x25
  403218:	mov	w1, #0x4                   	// #4
  40321c:	mov	w0, #0x0                   	// #0
  403220:	bl	405e78 <__fxstatat@plt+0x4328>
  403224:	ldr	x2, [x19, #48]
  403228:	mov	x26, x0
  40322c:	mov	w1, #0x4                   	// #4
  403230:	mov	w0, #0x1                   	// #1
  403234:	bl	405e78 <__fxstatat@plt+0x4328>
  403238:	mov	x4, x0
  40323c:	mov	x3, x26
  403240:	mov	x2, x22
  403244:	mov	w1, #0x0                   	// #0
  403248:	mov	w0, #0x0                   	// #0
  40324c:	bl	401790 <error@plt>
  403250:	mov	x0, x25
  403254:	bl	4019f0 <free@plt>
  403258:	mov	x1, x19
  40325c:	mov	w2, #0x4                   	// #4
  403260:	mov	x0, x20
  403264:	mov	w22, w2
  403268:	bl	40a570 <__fxstatat@plt+0x8a20>
  40326c:	mov	x0, x20
  403270:	bl	409cf0 <__fxstatat@plt+0x81a0>
  403274:	b	402d20 <__fxstatat@plt+0x11d0>
  403278:	ldrb	w1, [x0, #20]
  40327c:	cmp	w1, #0x2e
  403280:	b.eq	403480 <__fxstatat@plt+0x1930>  // b.none
  403284:	cmp	w1, #0x2f
  403288:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40328c:	b.eq	402ec4 <__fxstatat@plt+0x1374>  // b.none
  403290:	b	402edc <__fxstatat@plt+0x138c>
  403294:	mov	x0, x25
  403298:	bl	4019f0 <free@plt>
  40329c:	ldr	x1, [x20, #24]
  4032a0:	ldr	x0, [sp, #96]
  4032a4:	cmp	x1, x0
  4032a8:	b.eq	402fe8 <__fxstatat@plt+0x1498>  // b.none
  4032ac:	mov	w2, #0x5                   	// #5
  4032b0:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  4032b4:	mov	x0, #0x0                   	// #0
  4032b8:	add	x1, x1, #0x488
  4032bc:	bl	401aa0 <dcgettext@plt>
  4032c0:	mov	x22, x0
  4032c4:	ldr	x1, [x19, #56]
  4032c8:	mov	w0, #0x4                   	// #4
  4032cc:	bl	405f18 <__fxstatat@plt+0x43c8>
  4032d0:	mov	x3, x0
  4032d4:	mov	x2, x22
  4032d8:	mov	w1, #0x0                   	// #0
  4032dc:	mov	w0, #0x0                   	// #0
  4032e0:	bl	401790 <error@plt>
  4032e4:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  4032e8:	add	x1, x1, #0x4b8
  4032ec:	mov	w2, #0x5                   	// #5
  4032f0:	mov	x0, #0x0                   	// #0
  4032f4:	bl	401aa0 <dcgettext@plt>
  4032f8:	mov	w1, #0x0                   	// #0
  4032fc:	mov	x2, x0
  403300:	mov	w0, #0x0                   	// #0
  403304:	bl	401790 <error@plt>
  403308:	mov	x1, x19
  40330c:	mov	w2, #0x4                   	// #4
  403310:	mov	x0, x20
  403314:	mov	w22, w2
  403318:	bl	40a570 <__fxstatat@plt+0x8a20>
  40331c:	mov	x0, x20
  403320:	bl	409cf0 <__fxstatat@plt+0x81a0>
  403324:	b	402d20 <__fxstatat@plt+0x11d0>
  403328:	ldr	x0, [x0, #8]
  40332c:	ldr	x1, [x19, #120]
  403330:	cmp	x1, x0
  403334:	b.ne	402fe0 <__fxstatat@plt+0x1490>  // b.any
  403338:	ldr	x0, [x19, #56]
  40333c:	ldrb	w1, [x0]
  403340:	cmp	w1, #0x2f
  403344:	b.ne	4034b8 <__fxstatat@plt+0x1968>  // b.any
  403348:	ldrb	w0, [x0, #1]
  40334c:	cbnz	w0, 4034b8 <__fxstatat@plt+0x1968>
  403350:	mov	w2, #0x5                   	// #5
  403354:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  403358:	mov	x0, #0x0                   	// #0
  40335c:	add	x1, x1, #0x250
  403360:	bl	401aa0 <dcgettext@plt>
  403364:	mov	x22, x0
  403368:	ldr	x1, [x19, #56]
  40336c:	mov	w0, #0x4                   	// #4
  403370:	bl	405f18 <__fxstatat@plt+0x43c8>
  403374:	mov	x3, x0
  403378:	mov	x2, x22
  40337c:	mov	w1, #0x0                   	// #0
  403380:	mov	w0, #0x0                   	// #0
  403384:	bl	401790 <error@plt>
  403388:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  40338c:	mov	w2, #0x5                   	// #5
  403390:	add	x1, x1, #0x450
  403394:	b	4032f0 <__fxstatat@plt+0x17a0>
  403398:	mov	w2, #0x5                   	// #5
  40339c:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  4033a0:	mov	x0, #0x0                   	// #0
  4033a4:	add	x1, x1, #0x240
  4033a8:	bl	401aa0 <dcgettext@plt>
  4033ac:	mov	x2, x0
  4033b0:	mov	w1, w21
  4033b4:	mov	w0, #0x0                   	// #0
  4033b8:	bl	401790 <error@plt>
  4033bc:	mov	w22, #0x4                   	// #4
  4033c0:	mov	x0, x20
  4033c4:	bl	409b28 <__fxstatat@plt+0x7fd8>
  4033c8:	cbz	w0, 402e0c <__fxstatat@plt+0x12bc>
  4033cc:	ldr	w19, [x19]
  4033d0:	mov	w2, #0x5                   	// #5
  4033d4:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  4033d8:	mov	x0, #0x0                   	// #0
  4033dc:	add	x1, x1, #0x438
  4033e0:	bl	401aa0 <dcgettext@plt>
  4033e4:	mov	w1, w19
  4033e8:	mov	x2, x0
  4033ec:	mov	w22, #0x4                   	// #4
  4033f0:	mov	w0, #0x0                   	// #0
  4033f4:	bl	401790 <error@plt>
  4033f8:	mov	w0, w22
  4033fc:	ldp	x19, x20, [sp, #16]
  403400:	ldp	x21, x22, [sp, #32]
  403404:	ldp	x23, x24, [sp, #48]
  403408:	ldp	x25, x26, [sp, #64]
  40340c:	ldr	x27, [sp, #80]
  403410:	ldp	x29, x30, [sp], #224
  403414:	ret
  403418:	ldr	x0, [x19, #8]
  40341c:	ldr	x1, [x0, #88]
  403420:	tbz	x1, #63, 403438 <__fxstatat@plt+0x18e8>
  403424:	b	403440 <__fxstatat@plt+0x18f0>
  403428:	str	x21, [x0, #32]
  40342c:	ldr	x0, [x0, #8]
  403430:	ldr	x1, [x0, #88]
  403434:	tbnz	x1, #63, 403440 <__fxstatat@plt+0x18f0>
  403438:	ldr	x1, [x0, #32]
  40343c:	cbz	x1, 403428 <__fxstatat@plt+0x18d8>
  403440:	mov	w2, #0x5                   	// #5
  403444:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  403448:	mov	x0, #0x0                   	// #0
  40344c:	add	x1, x1, #0x488
  403450:	bl	401aa0 <dcgettext@plt>
  403454:	ldr	x1, [x19, #56]
  403458:	mov	x19, x0
  40345c:	mov	w0, #0x4                   	// #4
  403460:	mov	w22, w0
  403464:	bl	405f18 <__fxstatat@plt+0x43c8>
  403468:	mov	x3, x0
  40346c:	mov	x2, x19
  403470:	mov	w1, #0x0                   	// #0
  403474:	mov	w0, #0x0                   	// #0
  403478:	bl	401790 <error@plt>
  40347c:	b	402d20 <__fxstatat@plt+0x11d0>
  403480:	ldrb	w0, [x0, #21]
  403484:	cmp	w0, #0x2f
  403488:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40348c:	b.eq	402ec4 <__fxstatat@plt+0x1374>  // b.none
  403490:	b	402edc <__fxstatat@plt+0x138c>
  403494:	mov	w22, #0x2                   	// #2
  403498:	mov	w0, w22
  40349c:	ldp	x21, x22, [sp, #32]
  4034a0:	ldp	x23, x24, [sp, #48]
  4034a4:	ldp	x29, x30, [sp], #224
  4034a8:	ret
  4034ac:	mov	w0, w25
  4034b0:	bl	401910 <close@plt>
  4034b4:	b	402ee4 <__fxstatat@plt+0x1394>
  4034b8:	mov	w2, #0x5                   	// #5
  4034bc:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  4034c0:	mov	x0, #0x0                   	// #0
  4034c4:	add	x1, x1, #0x280
  4034c8:	bl	401aa0 <dcgettext@plt>
  4034cc:	mov	x22, x0
  4034d0:	ldr	x2, [x19, #56]
  4034d4:	mov	w1, #0x4                   	// #4
  4034d8:	mov	w0, #0x0                   	// #0
  4034dc:	bl	405e78 <__fxstatat@plt+0x4328>
  4034e0:	mov	x25, x0
  4034e4:	mov	w1, #0x4                   	// #4
  4034e8:	adrp	x2, 40c000 <__fxstatat@plt+0xa4b0>
  4034ec:	mov	w0, #0x1                   	// #1
  4034f0:	add	x2, x2, #0xd98
  4034f4:	bl	405e78 <__fxstatat@plt+0x4328>
  4034f8:	mov	x4, x0
  4034fc:	mov	x3, x25
  403500:	mov	x2, x22
  403504:	mov	w1, #0x0                   	// #0
  403508:	mov	w0, #0x0                   	// #0
  40350c:	bl	401790 <error@plt>
  403510:	b	403388 <__fxstatat@plt+0x1838>
  403514:	adrp	x3, 40d000 <__fxstatat@plt+0xb4b0>
  403518:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  40351c:	adrp	x0, 40d000 <__fxstatat@plt+0xb4b0>
  403520:	add	x3, x3, #0x520
  403524:	add	x1, x1, #0x410
  403528:	add	x0, x0, #0x420
  40352c:	mov	w2, #0x261                 	// #609
  403530:	bl	401b00 <__assert_fail@plt>
  403534:	mov	w22, w25
  403538:	b	402d20 <__fxstatat@plt+0x11d0>
  40353c:	nop
  403540:	mov	w0, #0x1                   	// #1
  403544:	b	402230 <__fxstatat@plt+0x6e0>
  403548:	stp	x29, x30, [sp, #-96]!
  40354c:	mov	x29, sp
  403550:	stp	x23, x24, [sp, #48]
  403554:	mov	x23, x1
  403558:	stp	x21, x22, [sp, #32]
  40355c:	mov	x22, x3
  403560:	stp	x25, x26, [sp, #64]
  403564:	mov	x26, x2
  403568:	mov	x25, x0
  40356c:	stp	x27, x28, [sp, #80]
  403570:	bl	401770 <strlen@plt>
  403574:	ldr	x28, [x23]
  403578:	cbz	x28, 4036b8 <__fxstatat@plt+0x1b68>
  40357c:	stp	x19, x20, [sp, #16]
  403580:	mov	x21, x0
  403584:	cbz	x26, 403660 <__fxstatat@plt+0x1b10>
  403588:	mov	x20, x26
  40358c:	mov	w27, #0x0                   	// #0
  403590:	mov	x24, #0xffffffffffffffff    	// #-1
  403594:	mov	x19, #0x0                   	// #0
  403598:	b	4035b8 <__fxstatat@plt+0x1a68>
  40359c:	bl	401980 <memcmp@plt>
  4035a0:	cmp	w0, #0x0
  4035a4:	csinc	w27, w27, wzr, eq  // eq = none
  4035a8:	add	x19, x19, #0x1
  4035ac:	add	x20, x20, x22
  4035b0:	ldr	x28, [x23, x19, lsl #3]
  4035b4:	cbz	x28, 403610 <__fxstatat@plt+0x1ac0>
  4035b8:	mov	x1, x25
  4035bc:	mov	x2, x21
  4035c0:	mov	x0, x28
  4035c4:	bl	401870 <strncmp@plt>
  4035c8:	mov	w1, w0
  4035cc:	mov	x0, x28
  4035d0:	cbnz	w1, 4035a8 <__fxstatat@plt+0x1a58>
  4035d4:	bl	401770 <strlen@plt>
  4035d8:	mov	x3, x0
  4035dc:	mov	x2, x22
  4035e0:	madd	x0, x24, x22, x26
  4035e4:	mov	x1, x20
  4035e8:	cmp	x21, x3
  4035ec:	b.eq	40363c <__fxstatat@plt+0x1aec>  // b.none
  4035f0:	cmn	x24, #0x1
  4035f4:	b.ne	40359c <__fxstatat@plt+0x1a4c>  // b.any
  4035f8:	mov	x24, x19
  4035fc:	add	x19, x19, #0x1
  403600:	add	x20, x20, x22
  403604:	ldr	x28, [x23, x19, lsl #3]
  403608:	cbnz	x28, 4035b8 <__fxstatat@plt+0x1a68>
  40360c:	nop
  403610:	ldp	x19, x20, [sp, #16]
  403614:	cmp	w27, #0x0
  403618:	mov	x0, #0xfffffffffffffffe    	// #-2
  40361c:	csel	x24, x24, x0, eq  // eq = none
  403620:	mov	x0, x24
  403624:	ldp	x21, x22, [sp, #32]
  403628:	ldp	x23, x24, [sp, #48]
  40362c:	ldp	x25, x26, [sp, #64]
  403630:	ldp	x27, x28, [sp, #80]
  403634:	ldp	x29, x30, [sp], #96
  403638:	ret
  40363c:	mov	x24, x19
  403640:	mov	x0, x24
  403644:	ldp	x19, x20, [sp, #16]
  403648:	ldp	x21, x22, [sp, #32]
  40364c:	ldp	x23, x24, [sp, #48]
  403650:	ldp	x25, x26, [sp, #64]
  403654:	ldp	x27, x28, [sp, #80]
  403658:	ldp	x29, x30, [sp], #96
  40365c:	ret
  403660:	mov	w27, #0x0                   	// #0
  403664:	mov	x24, #0xffffffffffffffff    	// #-1
  403668:	mov	x19, #0x0                   	// #0
  40366c:	b	403680 <__fxstatat@plt+0x1b30>
  403670:	mov	w27, #0x1                   	// #1
  403674:	add	x19, x19, #0x1
  403678:	ldr	x28, [x23, x19, lsl #3]
  40367c:	cbz	x28, 403610 <__fxstatat@plt+0x1ac0>
  403680:	mov	x1, x25
  403684:	mov	x2, x21
  403688:	mov	x0, x28
  40368c:	bl	401870 <strncmp@plt>
  403690:	mov	w1, w0
  403694:	mov	x0, x28
  403698:	cbnz	w1, 403674 <__fxstatat@plt+0x1b24>
  40369c:	bl	401770 <strlen@plt>
  4036a0:	cmp	x0, x21
  4036a4:	b.eq	40363c <__fxstatat@plt+0x1aec>  // b.none
  4036a8:	cmn	x24, #0x1
  4036ac:	b.ne	403670 <__fxstatat@plt+0x1b20>  // b.any
  4036b0:	mov	x24, x19
  4036b4:	b	403674 <__fxstatat@plt+0x1b24>
  4036b8:	mov	x24, #0xffffffffffffffff    	// #-1
  4036bc:	b	403620 <__fxstatat@plt+0x1ad0>
  4036c0:	stp	x29, x30, [sp, #-48]!
  4036c4:	cmn	x2, #0x1
  4036c8:	mov	x29, sp
  4036cc:	stp	x19, x20, [sp, #16]
  4036d0:	mov	x20, x0
  4036d4:	str	x21, [sp, #32]
  4036d8:	mov	x21, x1
  4036dc:	b.eq	40373c <__fxstatat@plt+0x1bec>  // b.none
  4036e0:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  4036e4:	mov	w2, #0x5                   	// #5
  4036e8:	add	x1, x1, #0x550
  4036ec:	mov	x0, #0x0                   	// #0
  4036f0:	bl	401aa0 <dcgettext@plt>
  4036f4:	mov	x19, x0
  4036f8:	mov	x2, x21
  4036fc:	mov	w1, #0x8                   	// #8
  403700:	mov	w0, #0x0                   	// #0
  403704:	bl	405e78 <__fxstatat@plt+0x4328>
  403708:	mov	x1, x20
  40370c:	mov	x20, x0
  403710:	mov	w0, #0x1                   	// #1
  403714:	bl	407020 <__fxstatat@plt+0x54d0>
  403718:	mov	x3, x20
  40371c:	mov	x2, x19
  403720:	ldp	x19, x20, [sp, #16]
  403724:	mov	x4, x0
  403728:	ldr	x21, [sp, #32]
  40372c:	mov	w1, #0x0                   	// #0
  403730:	ldp	x29, x30, [sp], #48
  403734:	mov	w0, #0x0                   	// #0
  403738:	b	401790 <error@plt>
  40373c:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  403740:	mov	w2, #0x5                   	// #5
  403744:	add	x1, x1, #0x530
  403748:	mov	x0, #0x0                   	// #0
  40374c:	bl	401aa0 <dcgettext@plt>
  403750:	mov	x19, x0
  403754:	b	4036f8 <__fxstatat@plt+0x1ba8>
  403758:	stp	x29, x30, [sp, #-112]!
  40375c:	mov	x29, sp
  403760:	stp	x27, x28, [sp, #80]
  403764:	adrp	x28, 421000 <__fxstatat@plt+0x1f4b0>
  403768:	stp	x19, x20, [sp, #16]
  40376c:	mov	x20, x1
  403770:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  403774:	add	x1, x1, #0x570
  403778:	stp	x21, x22, [sp, #32]
  40377c:	mov	x22, x2
  403780:	mov	w2, #0x5                   	// #5
  403784:	stp	x23, x24, [sp, #48]
  403788:	mov	x24, x0
  40378c:	mov	x0, #0x0                   	// #0
  403790:	bl	401aa0 <dcgettext@plt>
  403794:	ldr	x1, [x28, #680]
  403798:	bl	401ab0 <fputs_unlocked@plt>
  40379c:	ldr	x21, [x24]
  4037a0:	cbz	x21, 403818 <__fxstatat@plt+0x1cc8>
  4037a4:	adrp	x27, 40d000 <__fxstatat@plt+0xb4b0>
  4037a8:	add	x27, x27, #0x590
  4037ac:	stp	x25, x26, [sp, #64]
  4037b0:	adrp	x26, 40d000 <__fxstatat@plt+0xb4b0>
  4037b4:	add	x25, x28, #0x2a8
  4037b8:	add	x26, x26, #0x588
  4037bc:	mov	x23, #0x0                   	// #0
  4037c0:	mov	x19, #0x0                   	// #0
  4037c4:	nop
  4037c8:	cbz	x19, 4037e0 <__fxstatat@plt+0x1c90>
  4037cc:	mov	x2, x22
  4037d0:	mov	x1, x20
  4037d4:	mov	x0, x23
  4037d8:	bl	401980 <memcmp@plt>
  4037dc:	cbz	w0, 403850 <__fxstatat@plt+0x1d00>
  4037e0:	ldr	x23, [x25]
  4037e4:	mov	x0, x21
  4037e8:	bl	4071a0 <__fxstatat@plt+0x5650>
  4037ec:	mov	x3, x0
  4037f0:	mov	x2, x26
  4037f4:	mov	x0, x23
  4037f8:	mov	w1, #0x1                   	// #1
  4037fc:	mov	x23, x20
  403800:	bl	4019b0 <__fprintf_chk@plt>
  403804:	add	x19, x19, #0x1
  403808:	add	x20, x20, x22
  40380c:	ldr	x21, [x24, x19, lsl #3]
  403810:	cbnz	x21, 4037c8 <__fxstatat@plt+0x1c78>
  403814:	ldp	x25, x26, [sp, #64]
  403818:	ldr	x0, [x28, #680]
  40381c:	ldp	x1, x2, [x0, #40]
  403820:	cmp	x1, x2
  403824:	b.cs	40387c <__fxstatat@plt+0x1d2c>  // b.hs, b.nlast
  403828:	add	x2, x1, #0x1
  40382c:	str	x2, [x0, #40]
  403830:	mov	w0, #0xa                   	// #10
  403834:	strb	w0, [x1]
  403838:	ldp	x19, x20, [sp, #16]
  40383c:	ldp	x21, x22, [sp, #32]
  403840:	ldp	x23, x24, [sp, #48]
  403844:	ldp	x27, x28, [sp, #80]
  403848:	ldp	x29, x30, [sp], #112
  40384c:	ret
  403850:	ldr	x1, [x25]
  403854:	mov	x0, x21
  403858:	str	x1, [sp, #104]
  40385c:	bl	4071a0 <__fxstatat@plt+0x5650>
  403860:	mov	x3, x0
  403864:	ldr	x1, [sp, #104]
  403868:	mov	x2, x27
  40386c:	mov	x0, x1
  403870:	mov	w1, #0x1                   	// #1
  403874:	bl	4019b0 <__fprintf_chk@plt>
  403878:	b	403804 <__fxstatat@plt+0x1cb4>
  40387c:	ldp	x19, x20, [sp, #16]
  403880:	mov	w1, #0xa                   	// #10
  403884:	ldp	x21, x22, [sp, #32]
  403888:	ldp	x23, x24, [sp, #48]
  40388c:	ldp	x27, x28, [sp, #80]
  403890:	ldp	x29, x30, [sp], #112
  403894:	b	401970 <__overflow@plt>
  403898:	stp	x29, x30, [sp, #-80]!
  40389c:	mov	x29, sp
  4038a0:	stp	x19, x20, [sp, #16]
  4038a4:	mov	x19, x2
  4038a8:	mov	x20, x3
  4038ac:	stp	x21, x22, [sp, #32]
  4038b0:	mov	x22, x1
  4038b4:	mov	x21, x4
  4038b8:	mov	x3, x4
  4038bc:	mov	x2, x20
  4038c0:	mov	x1, x19
  4038c4:	stp	x23, x24, [sp, #48]
  4038c8:	mov	x24, x0
  4038cc:	mov	x23, x5
  4038d0:	mov	x0, x22
  4038d4:	bl	403548 <__fxstatat@plt+0x19f8>
  4038d8:	tbnz	x0, #63, 4038f0 <__fxstatat@plt+0x1da0>
  4038dc:	ldp	x19, x20, [sp, #16]
  4038e0:	ldp	x21, x22, [sp, #32]
  4038e4:	ldp	x23, x24, [sp, #48]
  4038e8:	ldp	x29, x30, [sp], #80
  4038ec:	ret
  4038f0:	str	x25, [sp, #64]
  4038f4:	cmn	x0, #0x1
  4038f8:	b.eq	40396c <__fxstatat@plt+0x1e1c>  // b.none
  4038fc:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  403900:	mov	w2, #0x5                   	// #5
  403904:	add	x1, x1, #0x550
  403908:	mov	x0, #0x0                   	// #0
  40390c:	bl	401aa0 <dcgettext@plt>
  403910:	mov	x25, x0
  403914:	mov	x2, x22
  403918:	mov	w1, #0x8                   	// #8
  40391c:	mov	w0, #0x0                   	// #0
  403920:	bl	405e78 <__fxstatat@plt+0x4328>
  403924:	mov	x1, x24
  403928:	mov	x22, x0
  40392c:	mov	w0, #0x1                   	// #1
  403930:	bl	407020 <__fxstatat@plt+0x54d0>
  403934:	mov	x3, x22
  403938:	mov	x4, x0
  40393c:	mov	x2, x25
  403940:	mov	w1, #0x0                   	// #0
  403944:	mov	w0, #0x0                   	// #0
  403948:	bl	401790 <error@plt>
  40394c:	mov	x0, x19
  403950:	mov	x2, x21
  403954:	mov	x1, x20
  403958:	bl	403758 <__fxstatat@plt+0x1c08>
  40395c:	blr	x23
  403960:	mov	x0, #0xffffffffffffffff    	// #-1
  403964:	ldr	x25, [sp, #64]
  403968:	b	4038dc <__fxstatat@plt+0x1d8c>
  40396c:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  403970:	mov	w2, #0x5                   	// #5
  403974:	add	x1, x1, #0x530
  403978:	mov	x0, #0x0                   	// #0
  40397c:	bl	401aa0 <dcgettext@plt>
  403980:	mov	x25, x0
  403984:	b	403914 <__fxstatat@plt+0x1dc4>
  403988:	stp	x29, x30, [sp, #-64]!
  40398c:	mov	x29, sp
  403990:	stp	x21, x22, [sp, #32]
  403994:	ldr	x22, [x1]
  403998:	cbz	x22, 4039e0 <__fxstatat@plt+0x1e90>
  40399c:	mov	x21, x3
  4039a0:	stp	x19, x20, [sp, #16]
  4039a4:	mov	x19, x2
  4039a8:	add	x20, x1, #0x8
  4039ac:	str	x23, [sp, #48]
  4039b0:	mov	x23, x0
  4039b4:	b	4039c4 <__fxstatat@plt+0x1e74>
  4039b8:	ldr	x22, [x20], #8
  4039bc:	add	x19, x19, x21
  4039c0:	cbz	x22, 4039d8 <__fxstatat@plt+0x1e88>
  4039c4:	mov	x2, x21
  4039c8:	mov	x1, x19
  4039cc:	mov	x0, x23
  4039d0:	bl	401980 <memcmp@plt>
  4039d4:	cbnz	w0, 4039b8 <__fxstatat@plt+0x1e68>
  4039d8:	ldp	x19, x20, [sp, #16]
  4039dc:	ldr	x23, [sp, #48]
  4039e0:	mov	x0, x22
  4039e4:	ldp	x21, x22, [sp, #32]
  4039e8:	ldp	x29, x30, [sp], #64
  4039ec:	ret
  4039f0:	adrp	x1, 421000 <__fxstatat@plt+0x1f4b0>
  4039f4:	str	x0, [x1, #752]
  4039f8:	ret
  4039fc:	nop
  403a00:	stp	x29, x30, [sp, #-48]!
  403a04:	mov	x29, sp
  403a08:	stp	x19, x20, [sp, #16]
  403a0c:	adrp	x20, 421000 <__fxstatat@plt+0x1f4b0>
  403a10:	ldr	x19, [x20, #712]
  403a14:	mov	x0, x19
  403a18:	bl	4080f8 <__fxstatat@plt+0x65a8>
  403a1c:	cbnz	x0, 403ab4 <__fxstatat@plt+0x1f64>
  403a20:	mov	x0, x19
  403a24:	bl	40a840 <__fxstatat@plt+0x8cf0>
  403a28:	cbnz	w0, 403a50 <__fxstatat@plt+0x1f00>
  403a2c:	ldp	x19, x20, [sp, #16]
  403a30:	ldp	x29, x30, [sp], #48
  403a34:	b	403b20 <__fxstatat@plt+0x1fd0>
  403a38:	ldr	x0, [x20, #712]
  403a3c:	bl	4080a0 <__fxstatat@plt+0x6550>
  403a40:	cbz	w0, 403ac8 <__fxstatat@plt+0x1f78>
  403a44:	ldr	x0, [x20, #712]
  403a48:	bl	40a840 <__fxstatat@plt+0x8cf0>
  403a4c:	nop
  403a50:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  403a54:	mov	w2, #0x5                   	// #5
  403a58:	add	x1, x1, #0x598
  403a5c:	mov	x0, #0x0                   	// #0
  403a60:	str	x21, [sp, #32]
  403a64:	bl	401aa0 <dcgettext@plt>
  403a68:	adrp	x1, 421000 <__fxstatat@plt+0x1f4b0>
  403a6c:	mov	x19, x0
  403a70:	ldr	x20, [x1, #752]
  403a74:	bl	401b10 <__errno_location@plt>
  403a78:	cbz	x20, 403ae0 <__fxstatat@plt+0x1f90>
  403a7c:	ldr	w21, [x0]
  403a80:	mov	x0, x20
  403a84:	bl	406578 <__fxstatat@plt+0x4a28>
  403a88:	mov	x3, x0
  403a8c:	adrp	x2, 40d000 <__fxstatat@plt+0xb4b0>
  403a90:	mov	w1, w21
  403a94:	mov	x4, x19
  403a98:	add	x2, x2, #0x5b0
  403a9c:	mov	w0, #0x0                   	// #0
  403aa0:	bl	401790 <error@plt>
  403aa4:	bl	403b20 <__fxstatat@plt+0x1fd0>
  403aa8:	adrp	x0, 421000 <__fxstatat@plt+0x1f4b0>
  403aac:	ldr	w0, [x0, #568]
  403ab0:	bl	401760 <_exit@plt>
  403ab4:	mov	x0, x19
  403ab8:	mov	w2, #0x1                   	// #1
  403abc:	mov	x1, #0x0                   	// #0
  403ac0:	bl	408138 <__fxstatat@plt+0x65e8>
  403ac4:	cbz	w0, 403a38 <__fxstatat@plt+0x1ee8>
  403ac8:	ldr	x0, [x20, #712]
  403acc:	bl	40a840 <__fxstatat@plt+0x8cf0>
  403ad0:	cbnz	w0, 403a50 <__fxstatat@plt+0x1f00>
  403ad4:	ldp	x19, x20, [sp, #16]
  403ad8:	ldp	x29, x30, [sp], #48
  403adc:	b	403b20 <__fxstatat@plt+0x1fd0>
  403ae0:	ldr	w1, [x0]
  403ae4:	mov	x3, x19
  403ae8:	adrp	x2, 40d000 <__fxstatat@plt+0xb4b0>
  403aec:	mov	w0, #0x0                   	// #0
  403af0:	add	x2, x2, #0x510
  403af4:	bl	401790 <error@plt>
  403af8:	b	403aa4 <__fxstatat@plt+0x1f54>
  403afc:	nop
  403b00:	adrp	x1, 421000 <__fxstatat@plt+0x1f4b0>
  403b04:	str	x0, [x1, #760]
  403b08:	ret
  403b0c:	nop
  403b10:	adrp	x1, 421000 <__fxstatat@plt+0x1f4b0>
  403b14:	strb	w0, [x1, #768]
  403b18:	ret
  403b1c:	nop
  403b20:	stp	x29, x30, [sp, #-48]!
  403b24:	adrp	x0, 421000 <__fxstatat@plt+0x1f4b0>
  403b28:	mov	x29, sp
  403b2c:	ldr	x0, [x0, #704]
  403b30:	bl	40a840 <__fxstatat@plt+0x8cf0>
  403b34:	cbz	w0, 403b6c <__fxstatat@plt+0x201c>
  403b38:	stp	x19, x20, [sp, #16]
  403b3c:	adrp	x20, 421000 <__fxstatat@plt+0x1f4b0>
  403b40:	add	x0, x20, #0x2f8
  403b44:	str	x21, [sp, #32]
  403b48:	ldrb	w21, [x0, #8]
  403b4c:	bl	401b10 <__errno_location@plt>
  403b50:	mov	x19, x0
  403b54:	cbz	w21, 403b84 <__fxstatat@plt+0x2034>
  403b58:	ldr	w0, [x0]
  403b5c:	cmp	w0, #0x20
  403b60:	b.ne	403b84 <__fxstatat@plt+0x2034>  // b.any
  403b64:	ldp	x19, x20, [sp, #16]
  403b68:	ldr	x21, [sp, #32]
  403b6c:	adrp	x0, 421000 <__fxstatat@plt+0x1f4b0>
  403b70:	ldr	x0, [x0, #680]
  403b74:	bl	40a840 <__fxstatat@plt+0x8cf0>
  403b78:	cbnz	w0, 403bd8 <__fxstatat@plt+0x2088>
  403b7c:	ldp	x29, x30, [sp], #48
  403b80:	ret
  403b84:	mov	w2, #0x5                   	// #5
  403b88:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  403b8c:	mov	x0, #0x0                   	// #0
  403b90:	add	x1, x1, #0x5b8
  403b94:	bl	401aa0 <dcgettext@plt>
  403b98:	ldr	x2, [x20, #760]
  403b9c:	mov	x20, x0
  403ba0:	cbz	x2, 403be4 <__fxstatat@plt+0x2094>
  403ba4:	ldr	w19, [x19]
  403ba8:	mov	x0, x2
  403bac:	bl	406578 <__fxstatat@plt+0x4a28>
  403bb0:	mov	x3, x0
  403bb4:	adrp	x2, 40d000 <__fxstatat@plt+0xb4b0>
  403bb8:	mov	w1, w19
  403bbc:	mov	x4, x20
  403bc0:	add	x2, x2, #0x5b0
  403bc4:	mov	w0, #0x0                   	// #0
  403bc8:	bl	401790 <error@plt>
  403bcc:	adrp	x0, 421000 <__fxstatat@plt+0x1f4b0>
  403bd0:	ldr	w0, [x0, #568]
  403bd4:	bl	401760 <_exit@plt>
  403bd8:	stp	x19, x20, [sp, #16]
  403bdc:	str	x21, [sp, #32]
  403be0:	b	403bcc <__fxstatat@plt+0x207c>
  403be4:	ldr	w1, [x19]
  403be8:	mov	x3, x0
  403bec:	adrp	x2, 40d000 <__fxstatat@plt+0xb4b0>
  403bf0:	mov	w0, #0x0                   	// #0
  403bf4:	add	x2, x2, #0x510
  403bf8:	bl	401790 <error@plt>
  403bfc:	b	403bcc <__fxstatat@plt+0x207c>
  403c00:	ldrb	w1, [x0]
  403c04:	cmp	w1, #0x2f
  403c08:	b.ne	403c1c <__fxstatat@plt+0x20cc>  // b.any
  403c0c:	nop
  403c10:	ldrb	w1, [x0, #1]!
  403c14:	cmp	w1, #0x2f
  403c18:	b.eq	403c10 <__fxstatat@plt+0x20c0>  // b.none
  403c1c:	cbz	w1, 403c54 <__fxstatat@plt+0x2104>
  403c20:	mov	x2, x0
  403c24:	mov	w3, #0x0                   	// #0
  403c28:	b	403c40 <__fxstatat@plt+0x20f0>
  403c2c:	cbz	w3, 403c38 <__fxstatat@plt+0x20e8>
  403c30:	mov	x0, x2
  403c34:	mov	w3, #0x0                   	// #0
  403c38:	ldrb	w1, [x2, #1]!
  403c3c:	cbz	w1, 403c54 <__fxstatat@plt+0x2104>
  403c40:	cmp	w1, #0x2f
  403c44:	b.ne	403c2c <__fxstatat@plt+0x20dc>  // b.any
  403c48:	ldrb	w1, [x2, #1]!
  403c4c:	mov	w3, #0x1                   	// #1
  403c50:	cbnz	w1, 403c40 <__fxstatat@plt+0x20f0>
  403c54:	ret
  403c58:	stp	x29, x30, [sp, #-32]!
  403c5c:	mov	x29, sp
  403c60:	str	x19, [sp, #16]
  403c64:	mov	x19, x0
  403c68:	bl	401770 <strlen@plt>
  403c6c:	subs	x1, x0, #0x1
  403c70:	b.ls	403c80 <__fxstatat@plt+0x2130>  // b.plast
  403c74:	ldrb	w2, [x19, x1]
  403c78:	cmp	w2, #0x2f
  403c7c:	b.eq	403c8c <__fxstatat@plt+0x213c>  // b.none
  403c80:	ldr	x19, [sp, #16]
  403c84:	ldp	x29, x30, [sp], #32
  403c88:	ret
  403c8c:	mov	x0, x1
  403c90:	b	403c6c <__fxstatat@plt+0x211c>
  403c94:	nop
  403c98:	ldr	w1, [x0, #16]
  403c9c:	and	w1, w1, #0xf000
  403ca0:	cmp	w1, #0x8, lsl #12
  403ca4:	b.eq	403cec <__fxstatat@plt+0x219c>  // b.none
  403ca8:	cmp	w1, #0x4, lsl #12
  403cac:	b.eq	403d2c <__fxstatat@plt+0x21dc>  // b.none
  403cb0:	cmp	w1, #0xa, lsl #12
  403cb4:	b.eq	403d54 <__fxstatat@plt+0x2204>  // b.none
  403cb8:	cmp	w1, #0x6, lsl #12
  403cbc:	b.eq	403d68 <__fxstatat@plt+0x2218>  // b.none
  403cc0:	cmp	w1, #0x2, lsl #12
  403cc4:	b.eq	403d18 <__fxstatat@plt+0x21c8>  // b.none
  403cc8:	cmp	w1, #0x1, lsl #12
  403ccc:	b.eq	403d7c <__fxstatat@plt+0x222c>  // b.none
  403cd0:	cmp	w1, #0xc, lsl #12
  403cd4:	b.eq	403d40 <__fxstatat@plt+0x21f0>  // b.none
  403cd8:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  403cdc:	mov	w2, #0x5                   	// #5
  403ce0:	add	x1, x1, #0x650
  403ce4:	mov	x0, #0x0                   	// #0
  403ce8:	b	401aa0 <dcgettext@plt>
  403cec:	ldr	x0, [x0, #48]
  403cf0:	cbnz	x0, 403d04 <__fxstatat@plt+0x21b4>
  403cf4:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  403cf8:	mov	w2, #0x5                   	// #5
  403cfc:	add	x1, x1, #0x5c8
  403d00:	b	401aa0 <dcgettext@plt>
  403d04:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  403d08:	mov	w2, #0x5                   	// #5
  403d0c:	add	x1, x1, #0x5e0
  403d10:	mov	x0, #0x0                   	// #0
  403d14:	b	401aa0 <dcgettext@plt>
  403d18:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  403d1c:	mov	w2, #0x5                   	// #5
  403d20:	add	x1, x1, #0x628
  403d24:	mov	x0, #0x0                   	// #0
  403d28:	b	401aa0 <dcgettext@plt>
  403d2c:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  403d30:	mov	w2, #0x5                   	// #5
  403d34:	add	x1, x1, #0x5f0
  403d38:	mov	x0, #0x0                   	// #0
  403d3c:	b	401aa0 <dcgettext@plt>
  403d40:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  403d44:	mov	w2, #0x5                   	// #5
  403d48:	add	x1, x1, #0x648
  403d4c:	mov	x0, #0x0                   	// #0
  403d50:	b	401aa0 <dcgettext@plt>
  403d54:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  403d58:	mov	w2, #0x5                   	// #5
  403d5c:	add	x1, x1, #0x600
  403d60:	mov	x0, #0x0                   	// #0
  403d64:	b	401aa0 <dcgettext@plt>
  403d68:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  403d6c:	mov	w2, #0x5                   	// #5
  403d70:	add	x1, x1, #0x610
  403d74:	mov	x0, #0x0                   	// #0
  403d78:	b	401aa0 <dcgettext@plt>
  403d7c:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  403d80:	mov	w2, #0x5                   	// #5
  403d84:	add	x1, x1, #0x640
  403d88:	mov	x0, #0x0                   	// #0
  403d8c:	b	401aa0 <dcgettext@plt>
  403d90:	stp	x29, x30, [sp, #-16]!
  403d94:	mov	x29, sp
  403d98:	bl	403db0 <__fxstatat@plt+0x2260>
  403d9c:	cbz	x0, 403da8 <__fxstatat@plt+0x2258>
  403da0:	ldp	x29, x30, [sp], #16
  403da4:	ret
  403da8:	bl	407f50 <__fxstatat@plt+0x6400>
  403dac:	nop
  403db0:	stp	x29, x30, [sp, #-80]!
  403db4:	mov	x29, sp
  403db8:	stp	x19, x20, [sp, #16]
  403dbc:	stp	x21, x22, [sp, #32]
  403dc0:	mov	x21, x1
  403dc4:	mov	x22, x0
  403dc8:	stp	x23, x24, [sp, #48]
  403dcc:	mov	x23, x2
  403dd0:	stp	x25, x26, [sp, #64]
  403dd4:	bl	403c00 <__fxstatat@plt+0x20b0>
  403dd8:	mov	x20, x0
  403ddc:	bl	403c58 <__fxstatat@plt+0x2108>
  403de0:	mov	x19, x0
  403de4:	mov	x0, x21
  403de8:	bl	401770 <strlen@plt>
  403dec:	sub	x3, x20, x22
  403df0:	mov	x24, x0
  403df4:	add	x26, x3, x19
  403df8:	add	x1, x0, #0x1
  403dfc:	cbz	x19, 403e84 <__fxstatat@plt+0x2334>
  403e00:	add	x0, x22, x26
  403e04:	ldurb	w0, [x0, #-1]
  403e08:	cmp	w0, #0x2f
  403e0c:	b.eq	403ea8 <__fxstatat@plt+0x2358>  // b.none
  403e10:	ldrb	w0, [x21]
  403e14:	cmp	w0, #0x2f
  403e18:	b.eq	403ea8 <__fxstatat@plt+0x2358>  // b.none
  403e1c:	add	x0, x26, #0x1
  403e20:	mov	x19, #0x1                   	// #1
  403e24:	mov	w25, #0x2f                  	// #47
  403e28:	add	x0, x1, x0
  403e2c:	bl	401850 <malloc@plt>
  403e30:	mov	x20, x0
  403e34:	cbz	x0, 403e68 <__fxstatat@plt+0x2318>
  403e38:	mov	x1, x22
  403e3c:	mov	x2, x26
  403e40:	bl	401a10 <mempcpy@plt>
  403e44:	mov	x1, x0
  403e48:	add	x0, x0, x19
  403e4c:	strb	w25, [x1]
  403e50:	cbz	x23, 403e58 <__fxstatat@plt+0x2308>
  403e54:	str	x0, [x23]
  403e58:	mov	x2, x24
  403e5c:	mov	x1, x21
  403e60:	bl	401a10 <mempcpy@plt>
  403e64:	strb	wzr, [x0]
  403e68:	mov	x0, x20
  403e6c:	ldp	x19, x20, [sp, #16]
  403e70:	ldp	x21, x22, [sp, #32]
  403e74:	ldp	x23, x24, [sp, #48]
  403e78:	ldp	x25, x26, [sp, #64]
  403e7c:	ldp	x29, x30, [sp], #80
  403e80:	ret
  403e84:	ldrb	w2, [x21]
  403e88:	mov	x0, x26
  403e8c:	mov	w25, #0x0                   	// #0
  403e90:	cmp	w2, #0x2f
  403e94:	b.ne	403e28 <__fxstatat@plt+0x22d8>  // b.any
  403e98:	add	x0, x3, #0x1
  403e9c:	mov	x19, #0x1                   	// #1
  403ea0:	mov	w25, #0x2e                  	// #46
  403ea4:	b	403e28 <__fxstatat@plt+0x22d8>
  403ea8:	mov	x0, x26
  403eac:	mov	x19, #0x0                   	// #0
  403eb0:	mov	w25, #0x0                   	// #0
  403eb4:	b	403e28 <__fxstatat@plt+0x22d8>
  403eb8:	stp	x29, x30, [sp, #-48]!
  403ebc:	mov	x29, sp
  403ec0:	stp	x19, x20, [sp, #16]
  403ec4:	cbz	x0, 403f9c <__fxstatat@plt+0x244c>
  403ec8:	mov	x19, x0
  403ecc:	mov	w1, #0x2f                  	// #47
  403ed0:	bl	401920 <strrchr@plt>
  403ed4:	mov	x20, x0
  403ed8:	cbz	x0, 403f3c <__fxstatat@plt+0x23ec>
  403edc:	str	x21, [sp, #32]
  403ee0:	add	x21, x0, #0x1
  403ee4:	sub	x0, x21, x19
  403ee8:	cmp	x0, #0x6
  403eec:	b.le	403f58 <__fxstatat@plt+0x2408>
  403ef0:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  403ef4:	sub	x0, x20, #0x6
  403ef8:	add	x1, x1, #0x698
  403efc:	mov	x2, #0x7                   	// #7
  403f00:	bl	401870 <strncmp@plt>
  403f04:	cbnz	w0, 403f58 <__fxstatat@plt+0x2408>
  403f08:	ldrb	w0, [x20, #1]
  403f0c:	cmp	w0, #0x6c
  403f10:	b.ne	403f78 <__fxstatat@plt+0x2428>  // b.any
  403f14:	ldrb	w0, [x21, #1]
  403f18:	cmp	w0, #0x74
  403f1c:	b.ne	403f78 <__fxstatat@plt+0x2428>  // b.any
  403f20:	ldrb	w0, [x21, #2]
  403f24:	cmp	w0, #0x2d
  403f28:	b.ne	403f78 <__fxstatat@plt+0x2428>  // b.any
  403f2c:	adrp	x0, 421000 <__fxstatat@plt+0x1f4b0>
  403f30:	add	x19, x20, #0x4
  403f34:	ldr	x21, [sp, #32]
  403f38:	str	x19, [x0, #720]
  403f3c:	adrp	x1, 421000 <__fxstatat@plt+0x1f4b0>
  403f40:	adrp	x0, 421000 <__fxstatat@plt+0x1f4b0>
  403f44:	str	x19, [x1, #776]
  403f48:	str	x19, [x0, #672]
  403f4c:	ldp	x19, x20, [sp, #16]
  403f50:	ldp	x29, x30, [sp], #48
  403f54:	ret
  403f58:	adrp	x1, 421000 <__fxstatat@plt+0x1f4b0>
  403f5c:	adrp	x0, 421000 <__fxstatat@plt+0x1f4b0>
  403f60:	ldr	x21, [sp, #32]
  403f64:	str	x19, [x1, #776]
  403f68:	str	x19, [x0, #672]
  403f6c:	ldp	x19, x20, [sp, #16]
  403f70:	ldp	x29, x30, [sp], #48
  403f74:	ret
  403f78:	adrp	x1, 421000 <__fxstatat@plt+0x1f4b0>
  403f7c:	adrp	x0, 421000 <__fxstatat@plt+0x1f4b0>
  403f80:	mov	x19, x21
  403f84:	str	x19, [x1, #776]
  403f88:	str	x19, [x0, #672]
  403f8c:	ldp	x19, x20, [sp, #16]
  403f90:	ldr	x21, [sp, #32]
  403f94:	ldp	x29, x30, [sp], #48
  403f98:	ret
  403f9c:	adrp	x3, 421000 <__fxstatat@plt+0x1f4b0>
  403fa0:	mov	x2, #0x37                  	// #55
  403fa4:	mov	x1, #0x1                   	// #1
  403fa8:	adrp	x0, 40d000 <__fxstatat@plt+0xb4b0>
  403fac:	ldr	x3, [x3, #680]
  403fb0:	add	x0, x0, #0x660
  403fb4:	str	x21, [sp, #32]
  403fb8:	bl	401a20 <fwrite@plt>
  403fbc:	bl	401950 <abort@plt>
  403fc0:	stp	x29, x30, [sp, #-48]!
  403fc4:	mov	w2, #0x5                   	// #5
  403fc8:	mov	x29, sp
  403fcc:	stp	x19, x20, [sp, #16]
  403fd0:	mov	x20, x0
  403fd4:	str	x21, [sp, #32]
  403fd8:	mov	w21, w1
  403fdc:	mov	x1, x0
  403fe0:	mov	x0, #0x0                   	// #0
  403fe4:	bl	401aa0 <dcgettext@plt>
  403fe8:	mov	x19, x0
  403fec:	cmp	x20, x0
  403ff0:	b.eq	404008 <__fxstatat@plt+0x24b8>  // b.none
  403ff4:	mov	x0, x19
  403ff8:	ldp	x19, x20, [sp, #16]
  403ffc:	ldr	x21, [sp, #32]
  404000:	ldp	x29, x30, [sp], #48
  404004:	ret
  404008:	bl	40be18 <__fxstatat@plt+0xa2c8>
  40400c:	ldrb	w1, [x0]
  404010:	and	w1, w1, #0xffffffdf
  404014:	cmp	w1, #0x55
  404018:	b.ne	40407c <__fxstatat@plt+0x252c>  // b.any
  40401c:	ldrb	w1, [x0, #1]
  404020:	and	w1, w1, #0xffffffdf
  404024:	cmp	w1, #0x54
  404028:	b.ne	4040f8 <__fxstatat@plt+0x25a8>  // b.any
  40402c:	ldrb	w1, [x0, #2]
  404030:	and	w1, w1, #0xffffffdf
  404034:	cmp	w1, #0x46
  404038:	b.ne	4040f8 <__fxstatat@plt+0x25a8>  // b.any
  40403c:	ldrb	w1, [x0, #3]
  404040:	cmp	w1, #0x2d
  404044:	b.ne	4040f8 <__fxstatat@plt+0x25a8>  // b.any
  404048:	ldrb	w1, [x0, #4]
  40404c:	cmp	w1, #0x38
  404050:	b.ne	4040f8 <__fxstatat@plt+0x25a8>  // b.any
  404054:	ldrb	w0, [x0, #5]
  404058:	cbnz	w0, 4040f8 <__fxstatat@plt+0x25a8>
  40405c:	ldrb	w1, [x19]
  404060:	adrp	x0, 40d000 <__fxstatat@plt+0xb4b0>
  404064:	adrp	x19, 40d000 <__fxstatat@plt+0xb4b0>
  404068:	add	x0, x0, #0x6a8
  40406c:	cmp	w1, #0x60
  404070:	add	x19, x19, #0x6c0
  404074:	csel	x19, x19, x0, eq  // eq = none
  404078:	b	403ff4 <__fxstatat@plt+0x24a4>
  40407c:	cmp	w1, #0x47
  404080:	b.ne	4040f8 <__fxstatat@plt+0x25a8>  // b.any
  404084:	ldrb	w1, [x0, #1]
  404088:	and	w1, w1, #0xffffffdf
  40408c:	cmp	w1, #0x42
  404090:	b.ne	4040f8 <__fxstatat@plt+0x25a8>  // b.any
  404094:	ldrb	w1, [x0, #2]
  404098:	cmp	w1, #0x31
  40409c:	b.ne	4040f8 <__fxstatat@plt+0x25a8>  // b.any
  4040a0:	ldrb	w1, [x0, #3]
  4040a4:	cmp	w1, #0x38
  4040a8:	b.ne	4040f8 <__fxstatat@plt+0x25a8>  // b.any
  4040ac:	ldrb	w1, [x0, #4]
  4040b0:	cmp	w1, #0x30
  4040b4:	b.ne	4040f8 <__fxstatat@plt+0x25a8>  // b.any
  4040b8:	ldrb	w1, [x0, #5]
  4040bc:	cmp	w1, #0x33
  4040c0:	b.ne	4040f8 <__fxstatat@plt+0x25a8>  // b.any
  4040c4:	ldrb	w1, [x0, #6]
  4040c8:	cmp	w1, #0x30
  4040cc:	b.ne	4040f8 <__fxstatat@plt+0x25a8>  // b.any
  4040d0:	ldrb	w0, [x0, #7]
  4040d4:	cbnz	w0, 4040f8 <__fxstatat@plt+0x25a8>
  4040d8:	ldrb	w1, [x19]
  4040dc:	adrp	x0, 40d000 <__fxstatat@plt+0xb4b0>
  4040e0:	adrp	x19, 40d000 <__fxstatat@plt+0xb4b0>
  4040e4:	add	x0, x0, #0x6b0
  4040e8:	cmp	w1, #0x60
  4040ec:	add	x19, x19, #0x6b8
  4040f0:	csel	x19, x19, x0, eq  // eq = none
  4040f4:	b	403ff4 <__fxstatat@plt+0x24a4>
  4040f8:	cmp	w21, #0x9
  4040fc:	adrp	x0, 40d000 <__fxstatat@plt+0xb4b0>
  404100:	adrp	x19, 40d000 <__fxstatat@plt+0xb4b0>
  404104:	add	x0, x0, #0x6c8
  404108:	add	x19, x19, #0x6a0
  40410c:	csel	x19, x19, x0, eq  // eq = none
  404110:	mov	x0, x19
  404114:	ldp	x19, x20, [sp, #16]
  404118:	ldr	x21, [sp, #32]
  40411c:	ldp	x29, x30, [sp], #48
  404120:	ret
  404124:	nop
  404128:	sub	sp, sp, #0x100
  40412c:	stp	x29, x30, [sp, #16]
  404130:	add	x29, sp, #0x10
  404134:	stp	x19, x20, [sp, #32]
  404138:	mov	w19, w5
  40413c:	and	w20, w5, #0x2
  404140:	stp	x21, x22, [sp, #48]
  404144:	mov	w21, w4
  404148:	stp	x23, x24, [sp, #64]
  40414c:	mov	x23, x1
  404150:	mov	x24, x3
  404154:	stp	x25, x26, [sp, #80]
  404158:	mov	x26, x6
  40415c:	stp	x27, x28, [sp, #96]
  404160:	mov	x28, x0
  404164:	mov	x27, x2
  404168:	str	w4, [sp, #116]
  40416c:	str	w5, [sp, #184]
  404170:	str	x7, [sp, #200]
  404174:	bl	401a00 <__ctype_get_mb_cur_max@plt>
  404178:	mov	x1, x19
  40417c:	str	x0, [sp, #176]
  404180:	cmp	w21, #0x4
  404184:	ubfx	x10, x1, #1, #1
  404188:	b.eq	404e18 <__fxstatat@plt+0x32c8>  // b.none
  40418c:	ldr	w0, [sp, #116]
  404190:	b.ls	404520 <__fxstatat@plt+0x29d0>  // b.plast
  404194:	cmp	w0, #0x7
  404198:	b.eq	404e84 <__fxstatat@plt+0x3334>  // b.none
  40419c:	b.ls	404b2c <__fxstatat@plt+0x2fdc>  // b.plast
  4041a0:	ldr	w0, [sp, #116]
  4041a4:	sub	w0, w0, #0x8
  4041a8:	cmp	w0, #0x2
  4041ac:	b.hi	4052c4 <__fxstatat@plt+0x3774>  // b.pmore
  4041b0:	ldr	w19, [sp, #116]
  4041b4:	cmp	w19, #0xa
  4041b8:	b.ne	404d10 <__fxstatat@plt+0x31c0>  // b.any
  4041bc:	mov	x19, #0x0                   	// #0
  4041c0:	cbz	w20, 405104 <__fxstatat@plt+0x35b4>
  4041c4:	ldr	x0, [sp, #256]
  4041c8:	str	w10, [sp, #124]
  4041cc:	mov	w25, #0x0                   	// #0
  4041d0:	bl	401770 <strlen@plt>
  4041d4:	cmp	x0, #0x0
  4041d8:	ldr	w10, [sp, #124]
  4041dc:	mov	x12, x0
  4041e0:	mov	w11, #0x1                   	// #1
  4041e4:	mov	w5, w11
  4041e8:	csel	w0, w10, wzr, ne  // ne = any
  4041ec:	str	w0, [sp, #208]
  4041f0:	ldr	w0, [sp, #184]
  4041f4:	mov	w7, #0x0                   	// #0
  4041f8:	stp	w11, wzr, [sp, #120]
  4041fc:	and	w1, w0, w11
  404200:	and	w0, w0, #0x4
  404204:	stp	w1, w0, [sp, #212]
  404208:	ldr	x0, [sp, #256]
  40420c:	str	wzr, [sp, #144]
  404210:	str	x0, [sp, #168]
  404214:	str	wzr, [sp, #188]
  404218:	str	xzr, [sp, #192]
  40421c:	nop
  404220:	mov	x4, x26
  404224:	mov	w26, w5
  404228:	mov	x20, #0x0                   	// #0
  40422c:	nop
  404230:	cmp	x24, x20
  404234:	cset	w21, ne  // ne = any
  404238:	cmn	x24, #0x1
  40423c:	b.eq	404590 <__fxstatat@plt+0x2a40>  // b.none
  404240:	cbz	w21, 4045a0 <__fxstatat@plt+0x2a50>
  404244:	add	x3, x27, x20
  404248:	cbz	w11, 404854 <__fxstatat@plt+0x2d04>
  40424c:	cbz	x12, 404a00 <__fxstatat@plt+0x2eb0>
  404250:	cmp	x12, #0x1
  404254:	add	x22, x20, x12
  404258:	ccmn	x24, #0x1, #0x0, hi  // hi = pmore
  40425c:	b.ne	40428c <__fxstatat@plt+0x273c>  // b.any
  404260:	mov	x0, x27
  404264:	stp	x3, x12, [sp, #128]
  404268:	stp	w10, w7, [sp, #148]
  40426c:	str	w11, [sp, #156]
  404270:	str	x4, [sp, #160]
  404274:	bl	401770 <strlen@plt>
  404278:	ldp	x3, x12, [sp, #128]
  40427c:	mov	x24, x0
  404280:	ldp	w10, w7, [sp, #148]
  404284:	ldr	w11, [sp, #156]
  404288:	ldr	x4, [sp, #160]
  40428c:	cmp	x22, x24
  404290:	b.hi	404a00 <__fxstatat@plt+0x2eb0>  // b.pmore
  404294:	ldr	x1, [sp, #168]
  404298:	mov	x2, x12
  40429c:	mov	x0, x3
  4042a0:	stp	x3, x12, [sp, #128]
  4042a4:	stp	w10, w7, [sp, #148]
  4042a8:	str	w11, [sp, #156]
  4042ac:	str	x4, [sp, #160]
  4042b0:	bl	401980 <memcmp@plt>
  4042b4:	ldp	w10, w7, [sp, #148]
  4042b8:	ldr	w11, [sp, #156]
  4042bc:	ldp	x3, x12, [sp, #128]
  4042c0:	ldr	x4, [sp, #160]
  4042c4:	cbnz	w0, 404a00 <__fxstatat@plt+0x2eb0>
  4042c8:	cbnz	w10, 4047e4 <__fxstatat@plt+0x2c94>
  4042cc:	ldrb	w22, [x3]
  4042d0:	cmp	w22, #0x7e
  4042d4:	b.ls	40463c <__fxstatat@plt+0x2aec>  // b.plast
  4042d8:	ldr	x0, [sp, #176]
  4042dc:	mov	w5, w11
  4042e0:	cmp	x0, #0x1
  4042e4:	b.eq	404870 <__fxstatat@plt+0x2d20>  // b.none
  4042e8:	str	xzr, [sp, #248]
  4042ec:	cmn	x24, #0x1
  4042f0:	b.ne	404328 <__fxstatat@plt+0x27d8>  // b.any
  4042f4:	mov	x0, x27
  4042f8:	str	w5, [sp, #128]
  4042fc:	str	x12, [sp, #136]
  404300:	stp	w10, w7, [sp, #148]
  404304:	str	w11, [sp, #156]
  404308:	str	x4, [sp, #160]
  40430c:	bl	401770 <strlen@plt>
  404310:	ldr	w5, [sp, #128]
  404314:	mov	x24, x0
  404318:	ldp	w10, w7, [sp, #148]
  40431c:	ldr	w11, [sp, #156]
  404320:	ldr	x12, [sp, #136]
  404324:	ldr	x4, [sp, #160]
  404328:	str	w22, [sp, #220]
  40432c:	ldr	w22, [sp, #144]
  404330:	mov	x8, #0x0                   	// #0
  404334:	stp	x19, x4, [sp, #224]
  404338:	mov	w19, w21
  40433c:	mov	x21, x8
  404340:	str	x12, [sp, #128]
  404344:	str	w10, [sp, #136]
  404348:	stp	w25, w5, [sp, #148]
  40434c:	stp	w7, w11, [sp, #156]
  404350:	add	x25, x20, x21
  404354:	add	x3, sp, #0xf8
  404358:	sub	x2, x24, x25
  40435c:	add	x1, x27, x25
  404360:	add	x0, sp, #0xf4
  404364:	bl	40a7c0 <__fxstatat@plt+0x8c70>
  404368:	mov	x13, #0x2b                  	// #43
  40436c:	mov	x3, x0
  404370:	movk	x13, #0x2, lsl #32
  404374:	cbz	x0, 4043b0 <__fxstatat@plt+0x2860>
  404378:	cmn	x0, #0x1
  40437c:	b.eq	405148 <__fxstatat@plt+0x35f8>  // b.none
  404380:	cmn	x0, #0x2
  404384:	mov	x6, #0x1                   	// #1
  404388:	b.eq	405180 <__fxstatat@plt+0x3630>  // b.none
  40438c:	cbnz	w22, 404c7c <__fxstatat@plt+0x312c>
  404390:	ldr	w0, [sp, #244]
  404394:	add	x21, x21, x3
  404398:	bl	401ad0 <iswprint@plt>
  40439c:	cmp	w0, #0x0
  4043a0:	csel	w19, w19, wzr, ne  // ne = any
  4043a4:	add	x0, sp, #0xf8
  4043a8:	bl	401960 <mbsinit@plt>
  4043ac:	cbz	w0, 404350 <__fxstatat@plt+0x2800>
  4043b0:	eor	w1, w19, #0x1
  4043b4:	ldr	w0, [sp, #120]
  4043b8:	mov	x8, x21
  4043bc:	mov	w21, w19
  4043c0:	ldp	x19, x4, [sp, #224]
  4043c4:	and	w1, w0, w1
  4043c8:	ldr	w10, [sp, #136]
  4043cc:	and	w1, w1, #0xff
  4043d0:	ldp	w25, w5, [sp, #148]
  4043d4:	ldp	w7, w11, [sp, #156]
  4043d8:	ldr	w22, [sp, #220]
  4043dc:	ldr	x12, [sp, #128]
  4043e0:	cmp	x8, #0x1
  4043e4:	b.hi	4043f8 <__fxstatat@plt+0x28a8>  // b.pmore
  4043e8:	cbz	w1, 4048e4 <__fxstatat@plt+0x2d94>
  4043ec:	nop
  4043f0:	ldr	w1, [sp, #120]
  4043f4:	mov	w21, #0x0                   	// #0
  4043f8:	add	x8, x8, x20
  4043fc:	mov	w9, #0x0                   	// #0
  404400:	mov	w2, #0x27                  	// #39
  404404:	mov	w3, #0x5c                  	// #92
  404408:	mov	w6, #0x24                  	// #36
  40440c:	cbz	w1, 4044c4 <__fxstatat@plt+0x2974>
  404410:	cbnz	w10, 404cfc <__fxstatat@plt+0x31ac>
  404414:	eor	w0, w25, #0x1
  404418:	ands	w0, w7, w0
  40441c:	b.eq	404454 <__fxstatat@plt+0x2904>  // b.none
  404420:	cmp	x23, x19
  404424:	b.ls	40442c <__fxstatat@plt+0x28dc>  // b.plast
  404428:	strb	w2, [x28, x19]
  40442c:	add	x9, x19, #0x1
  404430:	cmp	x23, x9
  404434:	b.ls	40443c <__fxstatat@plt+0x28ec>  // b.plast
  404438:	strb	w6, [x28, x9]
  40443c:	add	x9, x19, #0x2
  404440:	cmp	x23, x9
  404444:	b.ls	40444c <__fxstatat@plt+0x28fc>  // b.plast
  404448:	strb	w2, [x28, x9]
  40444c:	add	x19, x19, #0x3
  404450:	mov	w25, w0
  404454:	cmp	x23, x19
  404458:	b.ls	404460 <__fxstatat@plt+0x2910>  // b.plast
  40445c:	strb	w3, [x28, x19]
  404460:	add	x0, x19, #0x1
  404464:	cmp	x23, x0
  404468:	b.ls	404478 <__fxstatat@plt+0x2928>  // b.plast
  40446c:	lsr	w9, w22, #6
  404470:	add	w9, w9, #0x30
  404474:	strb	w9, [x28, x0]
  404478:	add	x0, x19, #0x2
  40447c:	cmp	x23, x0
  404480:	b.ls	404490 <__fxstatat@plt+0x2940>  // b.plast
  404484:	ubfx	x9, x22, #3, #3
  404488:	add	w9, w9, #0x30
  40448c:	strb	w9, [x28, x0]
  404490:	and	w22, w22, #0x7
  404494:	add	x20, x20, #0x1
  404498:	add	w22, w22, #0x30
  40449c:	cmp	x8, x20
  4044a0:	add	x19, x19, #0x3
  4044a4:	b.ls	4046e4 <__fxstatat@plt+0x2b94>  // b.plast
  4044a8:	mov	w9, w1
  4044ac:	cmp	x23, x19
  4044b0:	b.ls	4044b8 <__fxstatat@plt+0x2968>  // b.plast
  4044b4:	strb	w22, [x28, x19]
  4044b8:	ldrb	w22, [x27, x20]
  4044bc:	add	x19, x19, #0x1
  4044c0:	cbnz	w1, 404410 <__fxstatat@plt+0x28c0>
  4044c4:	eor	w0, w9, #0x1
  4044c8:	and	w0, w25, w0
  4044cc:	and	w0, w0, #0xff
  4044d0:	cbz	w5, 4044e4 <__fxstatat@plt+0x2994>
  4044d4:	cmp	x23, x19
  4044d8:	b.ls	4044e0 <__fxstatat@plt+0x2990>  // b.plast
  4044dc:	strb	w3, [x28, x19]
  4044e0:	add	x19, x19, #0x1
  4044e4:	add	x20, x20, #0x1
  4044e8:	cmp	x20, x8
  4044ec:	b.cs	404780 <__fxstatat@plt+0x2c30>  // b.hs, b.nlast
  4044f0:	cbz	w0, 404ecc <__fxstatat@plt+0x337c>
  4044f4:	cmp	x23, x19
  4044f8:	b.ls	404500 <__fxstatat@plt+0x29b0>  // b.plast
  4044fc:	strb	w2, [x28, x19]
  404500:	add	x0, x19, #0x1
  404504:	cmp	x23, x0
  404508:	b.ls	404510 <__fxstatat@plt+0x29c0>  // b.plast
  40450c:	strb	w2, [x28, x0]
  404510:	add	x19, x19, #0x2
  404514:	mov	w5, #0x0                   	// #0
  404518:	mov	w25, #0x0                   	// #0
  40451c:	b	4044ac <__fxstatat@plt+0x295c>
  404520:	cmp	w21, #0x1
  404524:	b.eq	404f20 <__fxstatat@plt+0x33d0>  // b.none
  404528:	b.ls	404ae0 <__fxstatat@plt+0x2f90>  // b.plast
  40452c:	cmp	w0, #0x2
  404530:	b.eq	404f98 <__fxstatat@plt+0x3448>  // b.none
  404534:	adrp	x0, 40d000 <__fxstatat@plt+0xb4b0>
  404538:	add	x0, x0, #0x6c8
  40453c:	str	x0, [sp, #168]
  404540:	mov	w1, #0x1                   	// #1
  404544:	ldr	w0, [sp, #184]
  404548:	mov	w7, w1
  40454c:	mov	w5, w1
  404550:	mov	w10, w1
  404554:	stp	w1, w1, [sp, #120]
  404558:	mov	w11, #0x0                   	// #0
  40455c:	str	w1, [sp, #144]
  404560:	mov	w25, #0x0                   	// #0
  404564:	str	w1, [sp, #208]
  404568:	and	w1, w0, w1
  40456c:	and	w0, w0, #0x4
  404570:	mov	x12, #0x1                   	// #1
  404574:	mov	x19, #0x0                   	// #0
  404578:	str	wzr, [sp, #188]
  40457c:	str	xzr, [sp, #192]
  404580:	stp	w1, w0, [sp, #212]
  404584:	mov	w0, #0x2                   	// #2
  404588:	str	w0, [sp, #116]
  40458c:	b	404220 <__fxstatat@plt+0x26d0>
  404590:	ldrb	w0, [x27, x20]
  404594:	cmp	w0, #0x0
  404598:	cset	w21, ne  // ne = any
  40459c:	cbnz	w21, 404244 <__fxstatat@plt+0x26f4>
  4045a0:	ldr	w0, [sp, #144]
  4045a4:	cmp	x19, #0x0
  4045a8:	mov	w5, w26
  4045ac:	mov	x26, x4
  4045b0:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  4045b4:	b.ne	404914 <__fxstatat@plt+0x2dc4>  // b.any
  4045b8:	eor	w10, w10, #0x1
  4045bc:	ands	w7, w10, w7
  4045c0:	b.eq	4051d0 <__fxstatat@plt+0x3680>  // b.none
  4045c4:	ldr	w0, [sp, #188]
  4045c8:	cbz	w0, 4051d4 <__fxstatat@plt+0x3684>
  4045cc:	cbnz	w5, 405230 <__fxstatat@plt+0x36e0>
  4045d0:	ldr	x2, [sp, #192]
  4045d4:	cmp	x23, #0x0
  4045d8:	cset	w0, eq  // eq = none
  4045dc:	cmp	x2, #0x0
  4045e0:	mov	x1, x2
  4045e4:	csel	w0, w0, wzr, ne  // ne = any
  4045e8:	cbz	w0, 405228 <__fxstatat@plt+0x36d8>
  4045ec:	str	w0, [sp, #188]
  4045f0:	mov	w0, #0x27                  	// #39
  4045f4:	ldr	x23, [sp, #192]
  4045f8:	str	x1, [sp, #192]
  4045fc:	mov	w1, #0x1                   	// #1
  404600:	mov	x12, #0x1                   	// #1
  404604:	mov	w7, w1
  404608:	mov	x19, x12
  40460c:	mov	w11, #0x0                   	// #0
  404610:	mov	w10, #0x0                   	// #0
  404614:	strb	w0, [x28]
  404618:	mov	w0, #0x2                   	// #2
  40461c:	str	w0, [sp, #116]
  404620:	str	w1, [sp, #124]
  404624:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  404628:	add	x1, x1, #0x6c8
  40462c:	str	wzr, [sp, #144]
  404630:	str	x1, [sp, #168]
  404634:	str	wzr, [sp, #208]
  404638:	b	404220 <__fxstatat@plt+0x26d0>
  40463c:	adrp	x0, 40d000 <__fxstatat@plt+0xb4b0>
  404640:	add	x0, x0, #0x740
  404644:	ldrh	w0, [x0, w22, uxtw #1]
  404648:	adr	x1, 404654 <__fxstatat@plt+0x2b04>
  40464c:	add	x0, x1, w0, sxth #2
  404650:	br	x0
  404654:	ldr	w0, [sp, #124]
  404658:	cbnz	w0, 405170 <__fxstatat@plt+0x3620>
  40465c:	mov	w0, w25
  404660:	mov	w21, w11
  404664:	mov	w5, w11
  404668:	cbz	x4, 404778 <__fxstatat@plt+0x2c28>
  40466c:	ubfx	x1, x22, #5, #8
  404670:	ldr	w1, [x4, x1, lsl #2]
  404674:	lsr	w1, w1, w22
  404678:	tbz	w1, #0, 404778 <__fxstatat@plt+0x2c28>
  40467c:	cbnz	w10, 4047c4 <__fxstatat@plt+0x2c74>
  404680:	eor	w1, w25, #0x1
  404684:	ands	w1, w7, w1
  404688:	b.eq	4046cc <__fxstatat@plt+0x2b7c>  // b.none
  40468c:	cmp	x23, x19
  404690:	b.ls	40469c <__fxstatat@plt+0x2b4c>  // b.plast
  404694:	mov	w0, #0x27                  	// #39
  404698:	strb	w0, [x28, x19]
  40469c:	add	x0, x19, #0x1
  4046a0:	cmp	x23, x0
  4046a4:	b.ls	4046b0 <__fxstatat@plt+0x2b60>  // b.plast
  4046a8:	mov	w2, #0x24                  	// #36
  4046ac:	strb	w2, [x28, x0]
  4046b0:	add	x0, x19, #0x2
  4046b4:	cmp	x23, x0
  4046b8:	b.ls	4046c4 <__fxstatat@plt+0x2b74>  // b.plast
  4046bc:	mov	w2, #0x27                  	// #39
  4046c0:	strb	w2, [x28, x0]
  4046c4:	add	x19, x19, #0x3
  4046c8:	mov	w25, w1
  4046cc:	cmp	x23, x19
  4046d0:	b.ls	4046dc <__fxstatat@plt+0x2b8c>  // b.plast
  4046d4:	mov	w0, #0x5c                  	// #92
  4046d8:	strb	w0, [x28, x19]
  4046dc:	add	x19, x19, #0x1
  4046e0:	add	x20, x20, #0x1
  4046e4:	cmp	x19, x23
  4046e8:	b.cs	4046f0 <__fxstatat@plt+0x2ba0>  // b.hs, b.nlast
  4046ec:	strb	w22, [x28, x19]
  4046f0:	cmp	w21, #0x0
  4046f4:	add	x19, x19, #0x1
  4046f8:	csel	w26, w26, wzr, ne  // ne = any
  4046fc:	b	404230 <__fxstatat@plt+0x26e0>
  404700:	cbnz	w10, 40491c <__fxstatat@plt+0x2dcc>
  404704:	mov	w5, #0x0                   	// #0
  404708:	ldr	x1, [sp, #192]
  40470c:	cmp	x23, #0x0
  404710:	mov	x0, #0x0                   	// #0
  404714:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  404718:	b.eq	40475c <__fxstatat@plt+0x2c0c>  // b.none
  40471c:	cmp	x23, x19
  404720:	b.ls	40472c <__fxstatat@plt+0x2bdc>  // b.plast
  404724:	mov	w0, #0x27                  	// #39
  404728:	strb	w0, [x28, x19]
  40472c:	add	x0, x19, #0x1
  404730:	cmp	x23, x0
  404734:	b.ls	404740 <__fxstatat@plt+0x2bf0>  // b.plast
  404738:	mov	w1, #0x5c                  	// #92
  40473c:	strb	w1, [x28, x0]
  404740:	add	x1, x19, #0x2
  404744:	mov	x0, x23
  404748:	cmp	x23, x1
  40474c:	b.ls	405260 <__fxstatat@plt+0x3710>  // b.plast
  404750:	ldr	x23, [sp, #192]
  404754:	mov	w2, #0x27                  	// #39
  404758:	strb	w2, [x28, x1]
  40475c:	add	x19, x19, #0x3
  404760:	mov	w22, #0x27                  	// #39
  404764:	mov	w25, #0x0                   	// #0
  404768:	str	w21, [sp, #188]
  40476c:	str	x23, [sp, #192]
  404770:	mov	x23, x0
  404774:	mov	w0, #0x0                   	// #0
  404778:	cbnz	w5, 40467c <__fxstatat@plt+0x2b2c>
  40477c:	add	x20, x20, #0x1
  404780:	cbz	w0, 4046e4 <__fxstatat@plt+0x2b94>
  404784:	cmp	x23, x19
  404788:	b.ls	404794 <__fxstatat@plt+0x2c44>  // b.plast
  40478c:	mov	w0, #0x27                  	// #39
  404790:	strb	w0, [x28, x19]
  404794:	add	x0, x19, #0x1
  404798:	cmp	x23, x0
  40479c:	b.ls	4047a8 <__fxstatat@plt+0x2c58>  // b.plast
  4047a0:	mov	w1, #0x27                  	// #39
  4047a4:	strb	w1, [x28, x0]
  4047a8:	add	x19, x19, #0x2
  4047ac:	mov	w25, #0x0                   	// #0
  4047b0:	b	4046e4 <__fxstatat@plt+0x2b94>
  4047b4:	mov	w22, #0x66                  	// #102
  4047b8:	mov	w21, #0x0                   	// #0
  4047bc:	nop
  4047c0:	cbz	w10, 404680 <__fxstatat@plt+0x2b30>
  4047c4:	ldr	w0, [sp, #120]
  4047c8:	and	w0, w0, w7
  4047cc:	str	w0, [sp, #120]
  4047d0:	ldp	w1, w0, [sp, #116]
  4047d4:	cmp	w0, #0x0
  4047d8:	mov	w0, #0x4                   	// #4
  4047dc:	csel	w0, w1, w0, eq  // eq = none
  4047e0:	str	w0, [sp, #116]
  4047e4:	ldr	w4, [sp, #116]
  4047e8:	mov	x3, x24
  4047ec:	ldr	x7, [sp, #200]
  4047f0:	mov	x2, x27
  4047f4:	ldr	x0, [sp, #256]
  4047f8:	str	x0, [sp]
  4047fc:	ldr	w0, [sp, #184]
  404800:	mov	x1, x23
  404804:	mov	x6, #0x0                   	// #0
  404808:	and	w5, w0, #0xfffffffd
  40480c:	mov	x0, x28
  404810:	bl	404128 <__fxstatat@plt+0x25d8>
  404814:	mov	x19, x0
  404818:	mov	x0, x19
  40481c:	ldp	x29, x30, [sp, #16]
  404820:	ldp	x19, x20, [sp, #32]
  404824:	ldp	x21, x22, [sp, #48]
  404828:	ldp	x23, x24, [sp, #64]
  40482c:	ldp	x25, x26, [sp, #80]
  404830:	ldp	x27, x28, [sp, #96]
  404834:	add	sp, sp, #0x100
  404838:	ret
  40483c:	mov	w22, #0x62                  	// #98
  404840:	mov	w21, #0x0                   	// #0
  404844:	b	4047c0 <__fxstatat@plt+0x2c70>
  404848:	mov	w22, #0x61                  	// #97
  40484c:	mov	w21, #0x0                   	// #0
  404850:	b	4047c0 <__fxstatat@plt+0x2c70>
  404854:	ldrb	w22, [x27, x20]
  404858:	cmp	w22, #0x7e
  40485c:	b.ls	4048c4 <__fxstatat@plt+0x2d74>  // b.plast
  404860:	ldr	x0, [sp, #176]
  404864:	mov	w5, #0x0                   	// #0
  404868:	cmp	x0, #0x1
  40486c:	b.ne	4042e8 <__fxstatat@plt+0x2798>  // b.any
  404870:	str	w5, [sp, #128]
  404874:	str	x12, [sp, #136]
  404878:	stp	w10, w7, [sp, #148]
  40487c:	str	w11, [sp, #156]
  404880:	str	x4, [sp, #160]
  404884:	bl	4019d0 <__ctype_b_loc@plt>
  404888:	ldr	x0, [x0]
  40488c:	ldr	w5, [sp, #128]
  404890:	ldp	w10, w7, [sp, #148]
  404894:	ldrh	w21, [x0, w22, uxtw #1]
  404898:	ldr	w11, [sp, #156]
  40489c:	ands	w0, w21, #0x4000
  4048a0:	ldr	w0, [sp, #120]
  4048a4:	cset	w1, eq  // eq = none
  4048a8:	ubfx	x21, x21, #14, #1
  4048ac:	and	w1, w0, w1
  4048b0:	ldr	x12, [sp, #136]
  4048b4:	ldr	x4, [sp, #160]
  4048b8:	ldr	x8, [sp, #176]
  4048bc:	cbz	w1, 4048e4 <__fxstatat@plt+0x2d94>
  4048c0:	b	4043f0 <__fxstatat@plt+0x28a0>
  4048c4:	adrp	x0, 40d000 <__fxstatat@plt+0xb4b0>
  4048c8:	add	x0, x0, #0x840
  4048cc:	ldrh	w0, [x0, w22, uxtw #1]
  4048d0:	adr	x1, 4048dc <__fxstatat@plt+0x2d8c>
  4048d4:	add	x0, x1, w0, sxth #2
  4048d8:	br	x0
  4048dc:	mov	w21, w11
  4048e0:	mov	w5, #0x0                   	// #0
  4048e4:	ldr	w1, [sp, #124]
  4048e8:	mov	w0, w25
  4048ec:	cbz	w1, 404668 <__fxstatat@plt+0x2b18>
  4048f0:	mov	w0, w25
  4048f4:	cbnz	w10, 404668 <__fxstatat@plt+0x2b18>
  4048f8:	mov	w0, w25
  4048fc:	cbnz	w5, 40467c <__fxstatat@plt+0x2b2c>
  404900:	b	40477c <__fxstatat@plt+0x2c2c>
  404904:	mov	w5, #0x0                   	// #0
  404908:	mov	w21, #0x0                   	// #0
  40490c:	ldr	w0, [sp, #144]
  404910:	cbz	w0, 4048e4 <__fxstatat@plt+0x2d94>
  404914:	mov	w0, #0x2                   	// #2
  404918:	str	w0, [sp, #116]
  40491c:	ldp	w1, w0, [sp, #116]
  404920:	cmp	w0, #0x0
  404924:	mov	w0, #0x4                   	// #4
  404928:	csel	w0, w1, w0, eq  // eq = none
  40492c:	str	w0, [sp, #116]
  404930:	b	4047e4 <__fxstatat@plt+0x2c94>
  404934:	ldr	w0, [sp, #116]
  404938:	cmp	w0, #0x2
  40493c:	b.eq	404c60 <__fxstatat@plt+0x3110>  // b.none
  404940:	mov	w5, #0x0                   	// #0
  404944:	ldr	w0, [sp, #116]
  404948:	cmp	w0, #0x5
  40494c:	b.ne	404970 <__fxstatat@plt+0x2e20>  // b.any
  404950:	ldr	w0, [sp, #216]
  404954:	cbz	w0, 404970 <__fxstatat@plt+0x2e20>
  404958:	add	x6, x20, #0x2
  40495c:	cmp	x6, x24
  404960:	b.cs	404970 <__fxstatat@plt+0x2e20>  // b.hs, b.nlast
  404964:	ldrb	w22, [x3, #1]
  404968:	cmp	w22, #0x3f
  40496c:	b.eq	404fb4 <__fxstatat@plt+0x3464>  // b.none
  404970:	mov	w21, #0x0                   	// #0
  404974:	mov	w22, #0x3f                  	// #63
  404978:	b	4048e4 <__fxstatat@plt+0x2d94>
  40497c:	ldr	w0, [sp, #116]
  404980:	cmp	w0, #0x2
  404984:	b.eq	404700 <__fxstatat@plt+0x2bb0>  // b.none
  404988:	mov	w5, #0x0                   	// #0
  40498c:	mov	w22, #0x27                  	// #39
  404990:	str	w21, [sp, #188]
  404994:	b	4048e4 <__fxstatat@plt+0x2d94>
  404998:	mov	w5, #0x0                   	// #0
  40499c:	mov	w0, #0x74                  	// #116
  4049a0:	ldr	w1, [sp, #144]
  4049a4:	cbnz	w1, 404914 <__fxstatat@plt+0x2dc4>
  4049a8:	ldr	w1, [sp, #120]
  4049ac:	cbnz	w1, 4049c0 <__fxstatat@plt+0x2e70>
  4049b0:	mov	w0, w25
  4049b4:	mov	w21, #0x0                   	// #0
  4049b8:	cbnz	w10, 404668 <__fxstatat@plt+0x2b18>
  4049bc:	b	4048f8 <__fxstatat@plt+0x2da8>
  4049c0:	mov	w22, w0
  4049c4:	mov	w21, #0x0                   	// #0
  4049c8:	b	4047c0 <__fxstatat@plt+0x2c70>
  4049cc:	mov	w5, #0x0                   	// #0
  4049d0:	mov	w0, #0x66                  	// #102
  4049d4:	b	4049a8 <__fxstatat@plt+0x2e58>
  4049d8:	mov	w5, #0x0                   	// #0
  4049dc:	mov	w0, #0x62                  	// #98
  4049e0:	b	4049a8 <__fxstatat@plt+0x2e58>
  4049e4:	ldr	w0, [sp, #120]
  4049e8:	cbnz	w0, 404a30 <__fxstatat@plt+0x2ee0>
  4049ec:	ldr	w0, [sp, #212]
  4049f0:	mov	w5, #0x0                   	// #0
  4049f4:	cbz	w0, 4049b0 <__fxstatat@plt+0x2e60>
  4049f8:	add	x20, x20, #0x1
  4049fc:	b	404230 <__fxstatat@plt+0x26e0>
  404a00:	ldrb	w22, [x3]
  404a04:	cmp	w22, #0x7e
  404a08:	b.hi	404860 <__fxstatat@plt+0x2d10>  // b.pmore
  404a0c:	adrp	x0, 40d000 <__fxstatat@plt+0xb4b0>
  404a10:	add	x0, x0, #0x940
  404a14:	ldrh	w0, [x0, w22, uxtw #1]
  404a18:	adr	x1, 404a24 <__fxstatat@plt+0x2ed4>
  404a1c:	add	x0, x1, w0, sxth #2
  404a20:	br	x0
  404a24:	mov	w5, #0x0                   	// #0
  404a28:	mov	w21, #0x0                   	// #0
  404a2c:	b	4048e4 <__fxstatat@plt+0x2d94>
  404a30:	cbnz	w10, 404cfc <__fxstatat@plt+0x31ac>
  404a34:	mov	w5, #0x0                   	// #0
  404a38:	eor	w0, w25, #0x1
  404a3c:	ands	w0, w7, w0
  404a40:	b.eq	404bfc <__fxstatat@plt+0x30ac>  // b.none
  404a44:	cmp	x23, x19
  404a48:	b.ls	404a54 <__fxstatat@plt+0x2f04>  // b.plast
  404a4c:	mov	w1, #0x27                  	// #39
  404a50:	strb	w1, [x28, x19]
  404a54:	add	x1, x19, #0x1
  404a58:	cmp	x23, x1
  404a5c:	b.ls	404a68 <__fxstatat@plt+0x2f18>  // b.plast
  404a60:	mov	w2, #0x24                  	// #36
  404a64:	strb	w2, [x28, x1]
  404a68:	add	x1, x19, #0x2
  404a6c:	cmp	x23, x1
  404a70:	b.ls	404a7c <__fxstatat@plt+0x2f2c>  // b.plast
  404a74:	mov	w2, #0x27                  	// #39
  404a78:	strb	w2, [x28, x1]
  404a7c:	add	x1, x19, #0x3
  404a80:	cmp	x23, x1
  404a84:	b.ls	404cc8 <__fxstatat@plt+0x3178>  // b.plast
  404a88:	mov	w25, w0
  404a8c:	mov	w0, #0x5c                  	// #92
  404a90:	strb	w0, [x28, x1]
  404a94:	ldr	w0, [sp, #116]
  404a98:	add	x19, x1, #0x1
  404a9c:	cmp	w0, #0x2
  404aa0:	b.eq	404cd0 <__fxstatat@plt+0x3180>  // b.none
  404aa4:	add	x0, x20, #0x1
  404aa8:	cmp	x0, x24
  404aac:	b.cs	404ce4 <__fxstatat@plt+0x3194>  // b.hs, b.nlast
  404ab0:	ldrb	w2, [x27, x0]
  404ab4:	mov	w22, #0x30                  	// #48
  404ab8:	mov	w0, #0x0                   	// #0
  404abc:	sub	w2, w2, #0x30
  404ac0:	and	w2, w2, #0xff
  404ac4:	cmp	w2, #0x9
  404ac8:	b.ls	404d44 <__fxstatat@plt+0x31f4>  // b.plast
  404acc:	ldr	w1, [sp, #124]
  404ad0:	mov	w21, #0x0                   	// #0
  404ad4:	cbz	w1, 404668 <__fxstatat@plt+0x2b18>
  404ad8:	cbnz	w5, 40467c <__fxstatat@plt+0x2b2c>
  404adc:	b	40477c <__fxstatat@plt+0x2c2c>
  404ae0:	cbnz	w0, 4052c4 <__fxstatat@plt+0x3774>
  404ae4:	ldr	w0, [sp, #184]
  404ae8:	mov	w5, #0x1                   	// #1
  404aec:	mov	w7, #0x0                   	// #0
  404af0:	mov	w11, #0x0                   	// #0
  404af4:	and	w1, w0, w5
  404af8:	mov	w25, #0x0                   	// #0
  404afc:	and	w0, w0, #0x4
  404b00:	mov	w10, #0x0                   	// #0
  404b04:	mov	x12, #0x0                   	// #0
  404b08:	mov	x19, #0x0                   	// #0
  404b0c:	stp	wzr, w5, [sp, #120]
  404b10:	str	wzr, [sp, #144]
  404b14:	str	xzr, [sp, #168]
  404b18:	str	wzr, [sp, #188]
  404b1c:	str	xzr, [sp, #192]
  404b20:	stp	wzr, w1, [sp, #208]
  404b24:	str	w0, [sp, #216]
  404b28:	b	404220 <__fxstatat@plt+0x26d0>
  404b2c:	cmp	w0, #0x5
  404b30:	b.ne	404b94 <__fxstatat@plt+0x3044>  // b.any
  404b34:	ldr	w0, [sp, #184]
  404b38:	and	w1, w0, #0x1
  404b3c:	and	w0, w0, #0x4
  404b40:	stp	w1, w0, [sp, #212]
  404b44:	cbnz	w20, 40503c <__fxstatat@plt+0x34ec>
  404b48:	cbz	x23, 404f58 <__fxstatat@plt+0x3408>
  404b4c:	mov	w11, #0x1                   	// #1
  404b50:	mov	w0, #0x22                  	// #34
  404b54:	mov	x12, #0x1                   	// #1
  404b58:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  404b5c:	mov	w5, w11
  404b60:	add	x1, x1, #0x6a0
  404b64:	mov	x19, x12
  404b68:	mov	w7, #0x0                   	// #0
  404b6c:	mov	w25, #0x0                   	// #0
  404b70:	mov	w10, #0x0                   	// #0
  404b74:	strb	w0, [x28]
  404b78:	stp	w11, wzr, [sp, #120]
  404b7c:	str	wzr, [sp, #144]
  404b80:	str	x1, [sp, #168]
  404b84:	str	wzr, [sp, #188]
  404b88:	str	xzr, [sp, #192]
  404b8c:	str	wzr, [sp, #208]
  404b90:	b	404220 <__fxstatat@plt+0x26d0>
  404b94:	cmp	w0, #0x6
  404b98:	b.ne	4052c4 <__fxstatat@plt+0x3774>  // b.any
  404b9c:	mov	w0, #0x1                   	// #1
  404ba0:	mov	w1, w0
  404ba4:	adrp	x0, 40d000 <__fxstatat@plt+0xb4b0>
  404ba8:	add	x0, x0, #0x6a0
  404bac:	str	x0, [sp, #168]
  404bb0:	mov	w11, w1
  404bb4:	ldr	w0, [sp, #184]
  404bb8:	mov	w5, w1
  404bbc:	mov	w10, w1
  404bc0:	stp	w1, wzr, [sp, #120]
  404bc4:	str	w1, [sp, #208]
  404bc8:	and	w1, w0, w1
  404bcc:	and	w0, w0, #0x4
  404bd0:	mov	w7, #0x0                   	// #0
  404bd4:	mov	w25, #0x0                   	// #0
  404bd8:	mov	x12, #0x1                   	// #1
  404bdc:	mov	x19, #0x0                   	// #0
  404be0:	str	wzr, [sp, #144]
  404be4:	str	wzr, [sp, #188]
  404be8:	str	xzr, [sp, #192]
  404bec:	stp	w1, w0, [sp, #212]
  404bf0:	mov	w0, #0x5                   	// #5
  404bf4:	str	w0, [sp, #116]
  404bf8:	b	404220 <__fxstatat@plt+0x26d0>
  404bfc:	mov	x1, x19
  404c00:	cmp	x23, x19
  404c04:	b.ls	404a94 <__fxstatat@plt+0x2f44>  // b.plast
  404c08:	mov	w0, w25
  404c0c:	mov	w25, w0
  404c10:	mov	w0, #0x5c                  	// #92
  404c14:	strb	w0, [x28, x1]
  404c18:	b	404a94 <__fxstatat@plt+0x2f44>
  404c1c:	mov	w5, #0x0                   	// #0
  404c20:	cmp	x24, #0x1
  404c24:	cset	w0, ne  // ne = any
  404c28:	cmn	x24, #0x1
  404c2c:	b.eq	404c40 <__fxstatat@plt+0x30f0>  // b.none
  404c30:	cbnz	w0, 404a28 <__fxstatat@plt+0x2ed8>
  404c34:	cbz	x20, 40490c <__fxstatat@plt+0x2dbc>
  404c38:	mov	w21, #0x0                   	// #0
  404c3c:	b	4048e4 <__fxstatat@plt+0x2d94>
  404c40:	ldrb	w0, [x27, #1]
  404c44:	cmp	w0, #0x0
  404c48:	cset	w0, ne  // ne = any
  404c4c:	cbnz	w0, 404a28 <__fxstatat@plt+0x2ed8>
  404c50:	b	404c34 <__fxstatat@plt+0x30e4>
  404c54:	mov	w5, #0x0                   	// #0
  404c58:	cbnz	x20, 404c38 <__fxstatat@plt+0x30e8>
  404c5c:	b	40490c <__fxstatat@plt+0x2dbc>
  404c60:	cbnz	w10, 40491c <__fxstatat@plt+0x2dcc>
  404c64:	mov	w5, #0x0                   	// #0
  404c68:	mov	w0, w25
  404c6c:	mov	w21, #0x0                   	// #0
  404c70:	mov	w22, #0x3f                  	// #63
  404c74:	cbnz	w5, 40467c <__fxstatat@plt+0x2b2c>
  404c78:	b	40477c <__fxstatat@plt+0x2c2c>
  404c7c:	cmp	x0, #0x1
  404c80:	b.eq	404390 <__fxstatat@plt+0x2840>  // b.none
  404c84:	add	x2, x25, #0x1
  404c88:	add	x0, x27, x0
  404c8c:	add	x2, x27, x2
  404c90:	add	x9, x0, x25
  404c94:	b	404ca4 <__fxstatat@plt+0x3154>
  404c98:	add	x2, x2, #0x1
  404c9c:	cmp	x9, x2
  404ca0:	b.eq	404390 <__fxstatat@plt+0x2840>  // b.none
  404ca4:	ldrb	w0, [x2]
  404ca8:	sub	w0, w0, #0x5b
  404cac:	and	w0, w0, #0xff
  404cb0:	cmp	w0, #0x21
  404cb4:	b.hi	404c98 <__fxstatat@plt+0x3148>  // b.pmore
  404cb8:	lsl	x0, x6, x0
  404cbc:	tst	x0, x13
  404cc0:	b.eq	404c98 <__fxstatat@plt+0x3148>  // b.none
  404cc4:	b	404914 <__fxstatat@plt+0x2dc4>
  404cc8:	add	x19, x19, #0x4
  404ccc:	mov	w25, w0
  404cd0:	mov	w0, #0x0                   	// #0
  404cd4:	mov	w21, #0x0                   	// #0
  404cd8:	mov	w22, #0x30                  	// #48
  404cdc:	cbnz	w5, 40467c <__fxstatat@plt+0x2b2c>
  404ce0:	b	40477c <__fxstatat@plt+0x2c2c>
  404ce4:	ldr	w1, [sp, #124]
  404ce8:	mov	w0, #0x0                   	// #0
  404cec:	mov	w22, #0x30                  	// #48
  404cf0:	mov	w21, #0x0                   	// #0
  404cf4:	cbz	w1, 404668 <__fxstatat@plt+0x2b18>
  404cf8:	b	404ad8 <__fxstatat@plt+0x2f88>
  404cfc:	str	w7, [sp, #120]
  404d00:	b	40491c <__fxstatat@plt+0x2dcc>
  404d04:	mov	w5, w11
  404d08:	mov	w21, #0x0                   	// #0
  404d0c:	b	4048e4 <__fxstatat@plt+0x2d94>
  404d10:	mov	w1, w19
  404d14:	adrp	x0, 40d000 <__fxstatat@plt+0xb4b0>
  404d18:	add	x0, x0, #0x6d0
  404d1c:	str	w10, [sp, #120]
  404d20:	bl	403fc0 <__fxstatat@plt+0x2470>
  404d24:	str	x0, [sp, #200]
  404d28:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  404d2c:	add	x0, x1, #0x6c8
  404d30:	mov	w1, w19
  404d34:	bl	403fc0 <__fxstatat@plt+0x2470>
  404d38:	ldr	w10, [sp, #120]
  404d3c:	str	x0, [sp, #256]
  404d40:	b	4041bc <__fxstatat@plt+0x266c>
  404d44:	cmp	x23, x19
  404d48:	b.ls	404d50 <__fxstatat@plt+0x3200>  // b.plast
  404d4c:	strb	w22, [x28, x19]
  404d50:	add	x0, x1, #0x2
  404d54:	cmp	x23, x0
  404d58:	b.ls	404d64 <__fxstatat@plt+0x3214>  // b.plast
  404d5c:	mov	w2, #0x30                  	// #48
  404d60:	strb	w2, [x28, x0]
  404d64:	add	x19, x1, #0x3
  404d68:	mov	w0, #0x0                   	// #0
  404d6c:	mov	w22, #0x30                  	// #48
  404d70:	b	404acc <__fxstatat@plt+0x2f7c>
  404d74:	mov	w5, #0x0                   	// #0
  404d78:	ldr	w0, [sp, #116]
  404d7c:	cmp	w0, #0x2
  404d80:	b.eq	404e00 <__fxstatat@plt+0x32b0>  // b.none
  404d84:	ldr	w1, [sp, #208]
  404d88:	mov	w22, #0x5c                  	// #92
  404d8c:	mov	w0, w22
  404d90:	cbz	w1, 4049a8 <__fxstatat@plt+0x2e58>
  404d94:	add	x20, x20, #0x1
  404d98:	mov	w0, w25
  404d9c:	mov	w21, #0x0                   	// #0
  404da0:	b	404780 <__fxstatat@plt+0x2c30>
  404da4:	mov	w5, #0x0                   	// #0
  404da8:	mov	w0, #0x76                  	// #118
  404dac:	b	4049a8 <__fxstatat@plt+0x2e58>
  404db0:	mov	w21, w11
  404db4:	mov	w5, #0x0                   	// #0
  404db8:	b	40490c <__fxstatat@plt+0x2dbc>
  404dbc:	mov	w5, #0x0                   	// #0
  404dc0:	mov	w0, #0x72                  	// #114
  404dc4:	b	4049a0 <__fxstatat@plt+0x2e50>
  404dc8:	mov	w5, #0x0                   	// #0
  404dcc:	mov	w0, #0x6e                  	// #110
  404dd0:	b	4049a0 <__fxstatat@plt+0x2e50>
  404dd4:	mov	w5, #0x0                   	// #0
  404dd8:	mov	w0, #0x61                  	// #97
  404ddc:	b	4049a8 <__fxstatat@plt+0x2e58>
  404de0:	mov	w5, #0x0                   	// #0
  404de4:	mov	w22, #0xa                   	// #10
  404de8:	mov	w0, #0x6e                  	// #110
  404dec:	b	4049a8 <__fxstatat@plt+0x2e58>
  404df0:	mov	w5, #0x0                   	// #0
  404df4:	mov	w22, #0xd                   	// #13
  404df8:	mov	w0, #0x72                  	// #114
  404dfc:	b	4049a8 <__fxstatat@plt+0x2e58>
  404e00:	cbnz	w10, 40491c <__fxstatat@plt+0x2dcc>
  404e04:	add	x20, x20, #0x1
  404e08:	mov	w0, w25
  404e0c:	mov	w21, #0x0                   	// #0
  404e10:	mov	w22, #0x5c                  	// #92
  404e14:	b	404780 <__fxstatat@plt+0x2c30>
  404e18:	ldr	w0, [sp, #184]
  404e1c:	and	w1, w0, #0x1
  404e20:	and	w0, w0, #0x4
  404e24:	stp	w1, w0, [sp, #212]
  404e28:	cbnz	w20, 404ed4 <__fxstatat@plt+0x3384>
  404e2c:	mov	w0, #0x1                   	// #1
  404e30:	str	w0, [sp, #120]
  404e34:	cbnz	x23, 4052ac <__fxstatat@plt+0x375c>
  404e38:	mov	w0, #0x1                   	// #1
  404e3c:	mov	w5, w0
  404e40:	mov	w7, w0
  404e44:	adrp	x0, 40d000 <__fxstatat@plt+0xb4b0>
  404e48:	add	x0, x0, #0x6c8
  404e4c:	mov	x12, #0x1                   	// #1
  404e50:	mov	w11, #0x0                   	// #0
  404e54:	mov	x19, x12
  404e58:	mov	w25, #0x0                   	// #0
  404e5c:	mov	w10, #0x0                   	// #0
  404e60:	str	w5, [sp, #124]
  404e64:	str	wzr, [sp, #144]
  404e68:	str	x0, [sp, #168]
  404e6c:	mov	w0, #0x2                   	// #2
  404e70:	str	w0, [sp, #116]
  404e74:	str	wzr, [sp, #188]
  404e78:	str	xzr, [sp, #192]
  404e7c:	str	wzr, [sp, #208]
  404e80:	b	404220 <__fxstatat@plt+0x26d0>
  404e84:	ldr	w0, [sp, #184]
  404e88:	mov	w11, #0x1                   	// #1
  404e8c:	mov	w7, #0x0                   	// #0
  404e90:	mov	w5, w11
  404e94:	and	w1, w0, w11
  404e98:	mov	w25, #0x0                   	// #0
  404e9c:	and	w0, w0, #0x4
  404ea0:	mov	w10, #0x0                   	// #0
  404ea4:	mov	x12, #0x0                   	// #0
  404ea8:	mov	x19, #0x0                   	// #0
  404eac:	stp	w11, wzr, [sp, #120]
  404eb0:	str	wzr, [sp, #144]
  404eb4:	str	xzr, [sp, #168]
  404eb8:	str	wzr, [sp, #188]
  404ebc:	str	xzr, [sp, #192]
  404ec0:	stp	wzr, w1, [sp, #208]
  404ec4:	str	w0, [sp, #216]
  404ec8:	b	404220 <__fxstatat@plt+0x26d0>
  404ecc:	mov	w5, #0x0                   	// #0
  404ed0:	b	4044ac <__fxstatat@plt+0x295c>
  404ed4:	mov	w1, #0x1                   	// #1
  404ed8:	mov	w10, w1
  404edc:	mov	w7, w1
  404ee0:	mov	w5, w1
  404ee4:	adrp	x0, 40d000 <__fxstatat@plt+0xb4b0>
  404ee8:	add	x0, x0, #0x6c8
  404eec:	str	w1, [sp, #124]
  404ef0:	str	w1, [sp, #144]
  404ef4:	str	x0, [sp, #168]
  404ef8:	mov	w0, #0x2                   	// #2
  404efc:	mov	w11, #0x0                   	// #0
  404f00:	mov	w25, #0x0                   	// #0
  404f04:	mov	x12, #0x1                   	// #1
  404f08:	mov	x19, #0x0                   	// #0
  404f0c:	stp	w0, wzr, [sp, #116]
  404f10:	str	wzr, [sp, #188]
  404f14:	str	xzr, [sp, #192]
  404f18:	str	wzr, [sp, #208]
  404f1c:	b	404220 <__fxstatat@plt+0x26d0>
  404f20:	ldr	w1, [sp, #184]
  404f24:	mov	w10, w0
  404f28:	mov	w7, w0
  404f2c:	mov	w5, w0
  404f30:	str	w0, [sp, #124]
  404f34:	and	w2, w1, #0x1
  404f38:	str	w0, [sp, #144]
  404f3c:	adrp	x0, 40d000 <__fxstatat@plt+0xb4b0>
  404f40:	add	x0, x0, #0x6c8
  404f44:	str	x0, [sp, #168]
  404f48:	and	w0, w1, #0x4
  404f4c:	str	w2, [sp, #212]
  404f50:	str	w0, [sp, #216]
  404f54:	b	404ef8 <__fxstatat@plt+0x33a8>
  404f58:	mov	w11, #0x1                   	// #1
  404f5c:	mov	x12, #0x1                   	// #1
  404f60:	adrp	x0, 40d000 <__fxstatat@plt+0xb4b0>
  404f64:	mov	w5, w11
  404f68:	add	x0, x0, #0x6a0
  404f6c:	mov	x19, x12
  404f70:	mov	w7, #0x0                   	// #0
  404f74:	mov	w25, #0x0                   	// #0
  404f78:	mov	w10, #0x0                   	// #0
  404f7c:	stp	w11, wzr, [sp, #120]
  404f80:	str	wzr, [sp, #144]
  404f84:	str	x0, [sp, #168]
  404f88:	str	wzr, [sp, #188]
  404f8c:	str	xzr, [sp, #192]
  404f90:	str	wzr, [sp, #208]
  404f94:	b	404220 <__fxstatat@plt+0x26d0>
  404f98:	ldr	w0, [sp, #184]
  404f9c:	and	w1, w0, #0x1
  404fa0:	and	w0, w0, #0x4
  404fa4:	stp	w1, w0, [sp, #212]
  404fa8:	cbnz	w20, 405268 <__fxstatat@plt+0x3718>
  404fac:	str	wzr, [sp, #120]
  404fb0:	b	404e34 <__fxstatat@plt+0x32e4>
  404fb4:	ldrb	w2, [x27, x6]
  404fb8:	cmp	w2, #0x3e
  404fbc:	b.hi	404a28 <__fxstatat@plt+0x2ed8>  // b.pmore
  404fc0:	mov	x1, #0x1                   	// #1
  404fc4:	mov	x0, #0xa38200000000        	// #179778741075968
  404fc8:	movk	x0, #0x7000, lsl #48
  404fcc:	lsl	x1, x1, x2
  404fd0:	mov	w21, #0x0                   	// #0
  404fd4:	tst	x1, x0
  404fd8:	b.eq	4048e4 <__fxstatat@plt+0x2d94>  // b.none
  404fdc:	cbnz	w10, 4047e4 <__fxstatat@plt+0x2c94>
  404fe0:	cmp	x23, x19
  404fe4:	b.ls	404fec <__fxstatat@plt+0x349c>  // b.plast
  404fe8:	strb	w22, [x28, x19]
  404fec:	add	x0, x19, #0x1
  404ff0:	cmp	x23, x0
  404ff4:	b.ls	405000 <__fxstatat@plt+0x34b0>  // b.plast
  404ff8:	mov	w1, #0x22                  	// #34
  404ffc:	strb	w1, [x28, x0]
  405000:	add	x0, x19, #0x2
  405004:	cmp	x23, x0
  405008:	b.ls	405014 <__fxstatat@plt+0x34c4>  // b.plast
  40500c:	mov	w1, #0x22                  	// #34
  405010:	strb	w1, [x28, x0]
  405014:	add	x0, x19, #0x3
  405018:	cmp	x23, x0
  40501c:	b.ls	405028 <__fxstatat@plt+0x34d8>  // b.plast
  405020:	mov	w1, #0x3f                  	// #63
  405024:	strb	w1, [x28, x0]
  405028:	add	x19, x19, #0x4
  40502c:	mov	w22, w2
  405030:	mov	x20, x6
  405034:	mov	w0, w25
  405038:	b	404acc <__fxstatat@plt+0x2f7c>
  40503c:	mov	w0, #0x1                   	// #1
  405040:	mov	w1, w0
  405044:	mov	w11, w1
  405048:	adrp	x0, 40d000 <__fxstatat@plt+0xb4b0>
  40504c:	mov	w5, w1
  405050:	add	x0, x0, #0x6a0
  405054:	mov	w10, w1
  405058:	mov	w7, #0x0                   	// #0
  40505c:	mov	w25, #0x0                   	// #0
  405060:	mov	x12, #0x1                   	// #1
  405064:	mov	x19, #0x0                   	// #0
  405068:	stp	w1, wzr, [sp, #120]
  40506c:	str	wzr, [sp, #144]
  405070:	str	x0, [sp, #168]
  405074:	str	wzr, [sp, #188]
  405078:	str	xzr, [sp, #192]
  40507c:	str	w1, [sp, #208]
  405080:	b	404220 <__fxstatat@plt+0x26d0>
  405084:	mov	w5, w11
  405088:	cbnz	x20, 404c38 <__fxstatat@plt+0x30e8>
  40508c:	b	40490c <__fxstatat@plt+0x2dbc>
  405090:	mov	w5, w11
  405094:	b	404c20 <__fxstatat@plt+0x30d0>
  405098:	mov	w5, w11
  40509c:	b	404df4 <__fxstatat@plt+0x32a4>
  4050a0:	mov	w5, w11
  4050a4:	mov	w0, #0x76                  	// #118
  4050a8:	b	4049a8 <__fxstatat@plt+0x2e58>
  4050ac:	mov	w5, w11
  4050b0:	b	404d78 <__fxstatat@plt+0x3228>
  4050b4:	ldr	w0, [sp, #116]
  4050b8:	mov	w5, w11
  4050bc:	cmp	w0, #0x2
  4050c0:	b.ne	404944 <__fxstatat@plt+0x2df4>  // b.any
  4050c4:	b	404c68 <__fxstatat@plt+0x3118>
  4050c8:	mov	w5, w11
  4050cc:	mov	w21, w11
  4050d0:	b	40490c <__fxstatat@plt+0x2dbc>
  4050d4:	mov	w5, w11
  4050d8:	b	404de4 <__fxstatat@plt+0x3294>
  4050dc:	mov	w5, w11
  4050e0:	mov	w0, #0x74                  	// #116
  4050e4:	b	4049a0 <__fxstatat@plt+0x2e50>
  4050e8:	mov	w5, w11
  4050ec:	b	404a38 <__fxstatat@plt+0x2ee8>
  4050f0:	ldr	w0, [sp, #116]
  4050f4:	mov	w5, w11
  4050f8:	cmp	w0, #0x2
  4050fc:	b.ne	40498c <__fxstatat@plt+0x2e3c>  // b.any
  405100:	b	404708 <__fxstatat@plt+0x2bb8>
  405104:	ldr	x0, [sp, #200]
  405108:	ldrb	w0, [x0]
  40510c:	cbz	w0, 4041c4 <__fxstatat@plt+0x2674>
  405110:	cmp	x23, x19
  405114:	b.ls	405134 <__fxstatat@plt+0x35e4>  // b.plast
  405118:	strb	w0, [x28, x19]
  40511c:	add	x19, x19, #0x1
  405120:	ldr	x0, [sp, #200]
  405124:	ldrb	w0, [x0, x19]
  405128:	cbz	w0, 4041c4 <__fxstatat@plt+0x2674>
  40512c:	cmp	x23, x19
  405130:	b.hi	405118 <__fxstatat@plt+0x35c8>  // b.pmore
  405134:	ldr	x0, [sp, #200]
  405138:	add	x19, x19, #0x1
  40513c:	ldrb	w0, [x0, x19]
  405140:	cbnz	w0, 405110 <__fxstatat@plt+0x35c0>
  405144:	b	4041c4 <__fxstatat@plt+0x2674>
  405148:	mov	x8, x21
  40514c:	ldr	w1, [sp, #120]
  405150:	ldr	w10, [sp, #136]
  405154:	mov	w21, #0x0                   	// #0
  405158:	ldp	w25, w5, [sp, #148]
  40515c:	ldp	w7, w11, [sp, #156]
  405160:	ldr	w22, [sp, #220]
  405164:	ldr	x12, [sp, #128]
  405168:	ldp	x19, x4, [sp, #224]
  40516c:	b	4043e0 <__fxstatat@plt+0x2890>
  405170:	ldr	w5, [sp, #124]
  405174:	mov	w0, w25
  405178:	mov	w21, w5
  40517c:	b	4048fc <__fxstatat@plt+0x2dac>
  405180:	mov	x9, x25
  405184:	cmp	x25, x24
  405188:	ldr	w10, [sp, #136]
  40518c:	mov	x8, x21
  405190:	ldp	w25, w5, [sp, #148]
  405194:	ldp	w7, w11, [sp, #156]
  405198:	ldr	w22, [sp, #220]
  40519c:	ldr	x12, [sp, #128]
  4051a0:	ldp	x19, x4, [sp, #224]
  4051a4:	b.cc	4051bc <__fxstatat@plt+0x366c>  // b.lo, b.ul, b.last
  4051a8:	b	4051c4 <__fxstatat@plt+0x3674>
  4051ac:	add	x8, x8, #0x1
  4051b0:	add	x9, x20, x8
  4051b4:	cmp	x24, x9
  4051b8:	b.ls	4051c4 <__fxstatat@plt+0x3674>  // b.plast
  4051bc:	ldrb	w0, [x27, x9]
  4051c0:	cbnz	w0, 4051ac <__fxstatat@plt+0x365c>
  4051c4:	ldr	w1, [sp, #120]
  4051c8:	mov	w21, #0x0                   	// #0
  4051cc:	b	4043e0 <__fxstatat@plt+0x2890>
  4051d0:	mov	w7, w10
  4051d4:	ldr	x0, [sp, #168]
  4051d8:	cmp	x0, #0x0
  4051dc:	ccmp	w7, #0x0, #0x4, ne  // ne = any
  4051e0:	b.eq	405208 <__fxstatat@plt+0x36b8>  // b.none
  4051e4:	ldrb	w1, [x0]
  4051e8:	cbz	w1, 405208 <__fxstatat@plt+0x36b8>
  4051ec:	sub	x0, x0, x19
  4051f0:	cmp	x23, x19
  4051f4:	b.ls	405218 <__fxstatat@plt+0x36c8>  // b.plast
  4051f8:	strb	w1, [x28, x19]
  4051fc:	add	x19, x19, #0x1
  405200:	ldrb	w1, [x0, x19]
  405204:	cbnz	w1, 4051f0 <__fxstatat@plt+0x36a0>
  405208:	cmp	x23, x19
  40520c:	b.ls	404818 <__fxstatat@plt+0x2cc8>  // b.plast
  405210:	strb	wzr, [x28, x19]
  405214:	b	404818 <__fxstatat@plt+0x2cc8>
  405218:	add	x19, x19, #0x1
  40521c:	ldrb	w1, [x0, x19]
  405220:	cbnz	w1, 4051f0 <__fxstatat@plt+0x36a0>
  405224:	b	405208 <__fxstatat@plt+0x36b8>
  405228:	ldr	w7, [sp, #188]
  40522c:	b	4051d4 <__fxstatat@plt+0x3684>
  405230:	ldp	x1, x7, [sp, #192]
  405234:	mov	x6, x4
  405238:	ldr	w5, [sp, #184]
  40523c:	mov	x3, x24
  405240:	ldr	x0, [sp, #256]
  405244:	str	x0, [sp]
  405248:	mov	x2, x27
  40524c:	mov	x0, x28
  405250:	mov	w4, #0x5                   	// #5
  405254:	bl	404128 <__fxstatat@plt+0x25d8>
  405258:	mov	x19, x0
  40525c:	b	404818 <__fxstatat@plt+0x2cc8>
  405260:	ldr	x23, [sp, #192]
  405264:	b	40475c <__fxstatat@plt+0x2c0c>
  405268:	mov	w1, #0x1                   	// #1
  40526c:	adrp	x0, 40d000 <__fxstatat@plt+0xb4b0>
  405270:	mov	w10, w1
  405274:	add	x0, x0, #0x6c8
  405278:	mov	w7, w1
  40527c:	mov	w5, w1
  405280:	mov	w11, #0x0                   	// #0
  405284:	mov	w25, #0x0                   	// #0
  405288:	mov	x12, #0x1                   	// #1
  40528c:	mov	x19, #0x0                   	// #0
  405290:	stp	wzr, w1, [sp, #120]
  405294:	str	w1, [sp, #144]
  405298:	str	x0, [sp, #168]
  40529c:	str	wzr, [sp, #188]
  4052a0:	str	xzr, [sp, #192]
  4052a4:	str	wzr, [sp, #208]
  4052a8:	b	404220 <__fxstatat@plt+0x26d0>
  4052ac:	mov	w25, #0x0                   	// #0
  4052b0:	mov	w0, #0x0                   	// #0
  4052b4:	mov	w5, #0x1                   	// #1
  4052b8:	mov	x1, #0x0                   	// #0
  4052bc:	str	x23, [sp, #192]
  4052c0:	b	4045ec <__fxstatat@plt+0x2a9c>
  4052c4:	bl	401950 <abort@plt>
  4052c8:	sub	sp, sp, #0x80
  4052cc:	stp	x29, x30, [sp, #16]
  4052d0:	add	x29, sp, #0x10
  4052d4:	stp	x19, x20, [sp, #32]
  4052d8:	mov	w19, w0
  4052dc:	mov	x20, x3
  4052e0:	stp	x21, x22, [sp, #48]
  4052e4:	stp	x23, x24, [sp, #64]
  4052e8:	mov	x23, x1
  4052ec:	mov	x24, x2
  4052f0:	stp	x25, x26, [sp, #80]
  4052f4:	stp	x27, x28, [sp, #96]
  4052f8:	bl	401b10 <__errno_location@plt>
  4052fc:	mov	x22, x0
  405300:	ldr	w0, [x0]
  405304:	adrp	x27, 421000 <__fxstatat@plt+0x1f4b0>
  405308:	str	w0, [sp, #116]
  40530c:	ldr	x21, [x27, #576]
  405310:	tbnz	w19, #31, 405468 <__fxstatat@plt+0x3918>
  405314:	add	x26, x27, #0x240
  405318:	ldr	w0, [x26, #8]
  40531c:	cmp	w0, w19
  405320:	b.gt	405370 <__fxstatat@plt+0x3820>
  405324:	mov	w0, #0x7fffffff            	// #2147483647
  405328:	cmp	w19, w0
  40532c:	b.eq	405464 <__fxstatat@plt+0x3914>  // b.none
  405330:	add	w28, w19, #0x1
  405334:	add	x0, x26, #0x10
  405338:	cmp	x21, x0
  40533c:	sbfiz	x1, x28, #4, #32
  405340:	b.eq	405448 <__fxstatat@plt+0x38f8>  // b.none
  405344:	mov	x0, x21
  405348:	bl	407db8 <__fxstatat@plt+0x6268>
  40534c:	mov	x21, x0
  405350:	str	x0, [x27, #576]
  405354:	ldr	w0, [x26, #8]
  405358:	mov	w1, #0x0                   	// #0
  40535c:	sub	w2, w28, w0
  405360:	add	x0, x21, w0, sxtw #4
  405364:	sbfiz	x2, x2, #4, #32
  405368:	bl	4018c0 <memset@plt>
  40536c:	str	w28, [x26, #8]
  405370:	sbfiz	x19, x19, #4, #32
  405374:	add	x26, x20, #0x8
  405378:	add	x0, x21, x19
  40537c:	str	x0, [sp, #120]
  405380:	ldp	w4, w5, [x20]
  405384:	mov	x6, x26
  405388:	ldr	x7, [x20, #40]
  40538c:	orr	w25, w5, #0x1
  405390:	ldr	x27, [x21, x19]
  405394:	mov	x3, x24
  405398:	ldr	x28, [x0, #8]
  40539c:	mov	x1, x27
  4053a0:	ldr	x0, [x20, #48]
  4053a4:	str	x0, [sp]
  4053a8:	mov	x2, x23
  4053ac:	mov	w5, w25
  4053b0:	mov	x0, x28
  4053b4:	bl	404128 <__fxstatat@plt+0x25d8>
  4053b8:	cmp	x27, x0
  4053bc:	b.hi	40541c <__fxstatat@plt+0x38cc>  // b.pmore
  4053c0:	add	x27, x0, #0x1
  4053c4:	str	x27, [x21, x19]
  4053c8:	adrp	x0, 421000 <__fxstatat@plt+0x1f4b0>
  4053cc:	add	x0, x0, #0x310
  4053d0:	cmp	x28, x0
  4053d4:	b.eq	4053e0 <__fxstatat@plt+0x3890>  // b.none
  4053d8:	mov	x0, x28
  4053dc:	bl	4019f0 <free@plt>
  4053e0:	mov	x0, x27
  4053e4:	bl	407d88 <__fxstatat@plt+0x6238>
  4053e8:	ldr	x1, [sp, #120]
  4053ec:	mov	x28, x0
  4053f0:	ldr	w4, [x20]
  4053f4:	mov	x6, x26
  4053f8:	ldr	x7, [x20, #40]
  4053fc:	str	x0, [x1, #8]
  405400:	ldr	x1, [x20, #48]
  405404:	str	x1, [sp]
  405408:	mov	w5, w25
  40540c:	mov	x3, x24
  405410:	mov	x2, x23
  405414:	mov	x1, x27
  405418:	bl	404128 <__fxstatat@plt+0x25d8>
  40541c:	ldr	w0, [sp, #116]
  405420:	ldp	x29, x30, [sp, #16]
  405424:	ldp	x19, x20, [sp, #32]
  405428:	ldp	x23, x24, [sp, #64]
  40542c:	ldp	x25, x26, [sp, #80]
  405430:	str	w0, [x22]
  405434:	mov	x0, x28
  405438:	ldp	x21, x22, [sp, #48]
  40543c:	ldp	x27, x28, [sp, #96]
  405440:	add	sp, sp, #0x80
  405444:	ret
  405448:	mov	x0, #0x0                   	// #0
  40544c:	bl	407db8 <__fxstatat@plt+0x6268>
  405450:	mov	x21, x0
  405454:	str	x0, [x27, #576]
  405458:	ldp	x0, x1, [x26, #16]
  40545c:	stp	x0, x1, [x21]
  405460:	b	405354 <__fxstatat@plt+0x3804>
  405464:	bl	407f50 <__fxstatat@plt+0x6400>
  405468:	bl	401950 <abort@plt>
  40546c:	nop
  405470:	stp	x29, x30, [sp, #-48]!
  405474:	mov	x29, sp
  405478:	stp	x19, x20, [sp, #16]
  40547c:	mov	x20, x0
  405480:	str	x21, [sp, #32]
  405484:	bl	401b10 <__errno_location@plt>
  405488:	adrp	x2, 421000 <__fxstatat@plt+0x1f4b0>
  40548c:	mov	x19, x0
  405490:	add	x2, x2, #0x310
  405494:	cmp	x20, #0x0
  405498:	add	x2, x2, #0x100
  40549c:	mov	x1, #0x38                  	// #56
  4054a0:	ldr	w21, [x19]
  4054a4:	csel	x0, x2, x20, eq  // eq = none
  4054a8:	bl	407ed0 <__fxstatat@plt+0x6380>
  4054ac:	str	w21, [x19]
  4054b0:	ldp	x19, x20, [sp, #16]
  4054b4:	ldr	x21, [sp, #32]
  4054b8:	ldp	x29, x30, [sp], #48
  4054bc:	ret
  4054c0:	adrp	x1, 421000 <__fxstatat@plt+0x1f4b0>
  4054c4:	add	x1, x1, #0x310
  4054c8:	cmp	x0, #0x0
  4054cc:	add	x1, x1, #0x100
  4054d0:	csel	x0, x1, x0, eq  // eq = none
  4054d4:	ldr	w0, [x0]
  4054d8:	ret
  4054dc:	nop
  4054e0:	adrp	x2, 421000 <__fxstatat@plt+0x1f4b0>
  4054e4:	add	x2, x2, #0x310
  4054e8:	cmp	x0, #0x0
  4054ec:	add	x2, x2, #0x100
  4054f0:	csel	x0, x2, x0, eq  // eq = none
  4054f4:	str	w1, [x0]
  4054f8:	ret
  4054fc:	nop
  405500:	adrp	x3, 421000 <__fxstatat@plt+0x1f4b0>
  405504:	add	x3, x3, #0x310
  405508:	cmp	x0, #0x0
  40550c:	add	x3, x3, #0x100
  405510:	csel	x0, x3, x0, eq  // eq = none
  405514:	ubfx	x4, x1, #5, #3
  405518:	add	x3, x0, #0x8
  40551c:	and	w1, w1, #0x1f
  405520:	ldr	w5, [x3, x4, lsl #2]
  405524:	lsr	w0, w5, w1
  405528:	eor	w2, w0, w2
  40552c:	and	w2, w2, #0x1
  405530:	and	w0, w0, #0x1
  405534:	lsl	w2, w2, w1
  405538:	eor	w2, w2, w5
  40553c:	str	w2, [x3, x4, lsl #2]
  405540:	ret
  405544:	nop
  405548:	adrp	x3, 421000 <__fxstatat@plt+0x1f4b0>
  40554c:	add	x3, x3, #0x310
  405550:	cmp	x0, #0x0
  405554:	add	x3, x3, #0x100
  405558:	csel	x2, x3, x0, eq  // eq = none
  40555c:	ldr	w0, [x2, #4]
  405560:	str	w1, [x2, #4]
  405564:	ret
  405568:	adrp	x3, 421000 <__fxstatat@plt+0x1f4b0>
  40556c:	add	x3, x3, #0x310
  405570:	cmp	x0, #0x0
  405574:	add	x3, x3, #0x100
  405578:	csel	x0, x3, x0, eq  // eq = none
  40557c:	mov	w3, #0xa                   	// #10
  405580:	cmp	x1, #0x0
  405584:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  405588:	str	w3, [x0]
  40558c:	b.eq	405598 <__fxstatat@plt+0x3a48>  // b.none
  405590:	stp	x1, x2, [x0, #40]
  405594:	ret
  405598:	stp	x29, x30, [sp, #-16]!
  40559c:	mov	x29, sp
  4055a0:	bl	401950 <abort@plt>
  4055a4:	nop
  4055a8:	sub	sp, sp, #0x50
  4055ac:	adrp	x5, 421000 <__fxstatat@plt+0x1f4b0>
  4055b0:	stp	x29, x30, [sp, #16]
  4055b4:	add	x29, sp, #0x10
  4055b8:	stp	x19, x20, [sp, #32]
  4055bc:	mov	x19, x4
  4055c0:	add	x4, x5, #0x310
  4055c4:	cmp	x19, #0x0
  4055c8:	add	x4, x4, #0x100
  4055cc:	csel	x19, x4, x19, eq  // eq = none
  4055d0:	mov	x20, x3
  4055d4:	stp	x21, x22, [sp, #48]
  4055d8:	mov	x21, x0
  4055dc:	mov	x22, x1
  4055e0:	str	x23, [sp, #64]
  4055e4:	mov	x23, x2
  4055e8:	bl	401b10 <__errno_location@plt>
  4055ec:	ldp	x7, x8, [x19, #40]
  4055f0:	mov	x3, x20
  4055f4:	mov	x20, x0
  4055f8:	mov	x0, x21
  4055fc:	ldp	w4, w5, [x19]
  405600:	mov	x2, x23
  405604:	ldr	w21, [x20]
  405608:	mov	x1, x22
  40560c:	str	x8, [sp]
  405610:	add	x6, x19, #0x8
  405614:	bl	404128 <__fxstatat@plt+0x25d8>
  405618:	ldp	x29, x30, [sp, #16]
  40561c:	ldr	x23, [sp, #64]
  405620:	str	w21, [x20]
  405624:	ldp	x19, x20, [sp, #32]
  405628:	ldp	x21, x22, [sp, #48]
  40562c:	add	sp, sp, #0x50
  405630:	ret
  405634:	nop
  405638:	sub	sp, sp, #0x60
  40563c:	adrp	x4, 421000 <__fxstatat@plt+0x1f4b0>
  405640:	add	x4, x4, #0x310
  405644:	cmp	x2, #0x0
  405648:	add	x4, x4, #0x100
  40564c:	stp	x29, x30, [sp, #16]
  405650:	add	x29, sp, #0x10
  405654:	stp	x19, x20, [sp, #32]
  405658:	csel	x19, x4, x2, eq  // eq = none
  40565c:	stp	x21, x22, [sp, #48]
  405660:	mov	x22, x0
  405664:	stp	x23, x24, [sp, #64]
  405668:	mov	x23, x1
  40566c:	stp	x25, x26, [sp, #80]
  405670:	bl	401b10 <__errno_location@plt>
  405674:	ldr	w26, [x0]
  405678:	ldp	w4, w24, [x19]
  40567c:	mov	x20, x0
  405680:	ldp	x7, x0, [x19, #40]
  405684:	add	x25, x19, #0x8
  405688:	orr	w24, w24, #0x1
  40568c:	mov	x6, x25
  405690:	mov	x3, x23
  405694:	mov	x2, x22
  405698:	mov	w5, w24
  40569c:	str	x0, [sp]
  4056a0:	mov	x1, #0x0                   	// #0
  4056a4:	mov	x0, #0x0                   	// #0
  4056a8:	bl	404128 <__fxstatat@plt+0x25d8>
  4056ac:	add	x21, x0, #0x1
  4056b0:	mov	x0, x21
  4056b4:	bl	407d88 <__fxstatat@plt+0x6238>
  4056b8:	ldp	x7, x1, [x19, #40]
  4056bc:	mov	w5, w24
  4056c0:	ldr	w4, [x19]
  4056c4:	mov	x6, x25
  4056c8:	str	x1, [sp]
  4056cc:	mov	x3, x23
  4056d0:	mov	x2, x22
  4056d4:	mov	x19, x0
  4056d8:	mov	x1, x21
  4056dc:	bl	404128 <__fxstatat@plt+0x25d8>
  4056e0:	mov	x0, x19
  4056e4:	ldp	x29, x30, [sp, #16]
  4056e8:	ldp	x21, x22, [sp, #48]
  4056ec:	ldp	x23, x24, [sp, #64]
  4056f0:	str	w26, [x20]
  4056f4:	ldp	x19, x20, [sp, #32]
  4056f8:	ldp	x25, x26, [sp, #80]
  4056fc:	add	sp, sp, #0x60
  405700:	ret
  405704:	nop
  405708:	sub	sp, sp, #0x70
  40570c:	adrp	x4, 421000 <__fxstatat@plt+0x1f4b0>
  405710:	add	x4, x4, #0x310
  405714:	cmp	x3, #0x0
  405718:	add	x4, x4, #0x100
  40571c:	stp	x29, x30, [sp, #16]
  405720:	add	x29, sp, #0x10
  405724:	stp	x19, x20, [sp, #32]
  405728:	csel	x19, x4, x3, eq  // eq = none
  40572c:	mov	x20, x2
  405730:	stp	x21, x22, [sp, #48]
  405734:	mov	x22, x0
  405738:	stp	x23, x24, [sp, #64]
  40573c:	mov	x23, x1
  405740:	stp	x25, x26, [sp, #80]
  405744:	stp	x27, x28, [sp, #96]
  405748:	bl	401b10 <__errno_location@plt>
  40574c:	ldr	w28, [x0]
  405750:	ldp	w4, w5, [x19]
  405754:	mov	x21, x0
  405758:	ldp	x7, x0, [x19, #40]
  40575c:	cmp	x20, #0x0
  405760:	cset	w24, eq  // eq = none
  405764:	add	x27, x19, #0x8
  405768:	orr	w24, w24, w5
  40576c:	mov	x6, x27
  405770:	mov	x3, x23
  405774:	mov	x2, x22
  405778:	mov	w5, w24
  40577c:	str	x0, [sp]
  405780:	mov	x1, #0x0                   	// #0
  405784:	mov	x0, #0x0                   	// #0
  405788:	bl	404128 <__fxstatat@plt+0x25d8>
  40578c:	add	x26, x0, #0x1
  405790:	mov	x25, x0
  405794:	mov	x0, x26
  405798:	bl	407d88 <__fxstatat@plt+0x6238>
  40579c:	ldp	x7, x1, [x19, #40]
  4057a0:	mov	w5, w24
  4057a4:	ldr	w4, [x19]
  4057a8:	mov	x6, x27
  4057ac:	str	x1, [sp]
  4057b0:	mov	x3, x23
  4057b4:	mov	x2, x22
  4057b8:	mov	x19, x0
  4057bc:	mov	x1, x26
  4057c0:	bl	404128 <__fxstatat@plt+0x25d8>
  4057c4:	str	w28, [x21]
  4057c8:	cbz	x20, 4057d0 <__fxstatat@plt+0x3c80>
  4057cc:	str	x25, [x20]
  4057d0:	mov	x0, x19
  4057d4:	ldp	x29, x30, [sp, #16]
  4057d8:	ldp	x19, x20, [sp, #32]
  4057dc:	ldp	x21, x22, [sp, #48]
  4057e0:	ldp	x23, x24, [sp, #64]
  4057e4:	ldp	x25, x26, [sp, #80]
  4057e8:	ldp	x27, x28, [sp, #96]
  4057ec:	add	sp, sp, #0x70
  4057f0:	ret
  4057f4:	nop
  4057f8:	stp	x29, x30, [sp, #-64]!
  4057fc:	mov	x29, sp
  405800:	stp	x21, x22, [sp, #32]
  405804:	str	x23, [sp, #48]
  405808:	adrp	x23, 421000 <__fxstatat@plt+0x1f4b0>
  40580c:	add	x22, x23, #0x240
  405810:	stp	x19, x20, [sp, #16]
  405814:	ldr	x21, [x23, #576]
  405818:	ldr	w20, [x22, #8]
  40581c:	cmp	w20, #0x1
  405820:	b.le	405848 <__fxstatat@plt+0x3cf8>
  405824:	sub	w0, w20, #0x2
  405828:	add	x20, x21, #0x28
  40582c:	add	x19, x21, #0x18
  405830:	add	x20, x20, w0, uxtw #4
  405834:	nop
  405838:	ldr	x0, [x19], #16
  40583c:	bl	4019f0 <free@plt>
  405840:	cmp	x19, x20
  405844:	b.ne	405838 <__fxstatat@plt+0x3ce8>  // b.any
  405848:	ldr	x0, [x21, #8]
  40584c:	adrp	x19, 421000 <__fxstatat@plt+0x1f4b0>
  405850:	add	x19, x19, #0x310
  405854:	cmp	x0, x19
  405858:	b.eq	405868 <__fxstatat@plt+0x3d18>  // b.none
  40585c:	bl	4019f0 <free@plt>
  405860:	mov	x0, #0x100                 	// #256
  405864:	stp	x0, x19, [x22, #16]
  405868:	add	x19, x22, #0x10
  40586c:	cmp	x21, x19
  405870:	b.eq	405880 <__fxstatat@plt+0x3d30>  // b.none
  405874:	mov	x0, x21
  405878:	bl	4019f0 <free@plt>
  40587c:	str	x19, [x23, #576]
  405880:	mov	w0, #0x1                   	// #1
  405884:	str	w0, [x22, #8]
  405888:	ldp	x19, x20, [sp, #16]
  40588c:	ldp	x21, x22, [sp, #32]
  405890:	ldr	x23, [sp, #48]
  405894:	ldp	x29, x30, [sp], #64
  405898:	ret
  40589c:	nop
  4058a0:	sub	sp, sp, #0x70
  4058a4:	stp	x29, x30, [sp, #16]
  4058a8:	add	x29, sp, #0x10
  4058ac:	stp	x21, x22, [sp, #48]
  4058b0:	adrp	x22, 421000 <__fxstatat@plt+0x1f4b0>
  4058b4:	stp	x19, x20, [sp, #32]
  4058b8:	mov	w19, w0
  4058bc:	stp	x23, x24, [sp, #64]
  4058c0:	mov	x24, x1
  4058c4:	stp	x25, x26, [sp, #80]
  4058c8:	stp	x27, x28, [sp, #96]
  4058cc:	bl	401b10 <__errno_location@plt>
  4058d0:	ldr	w25, [x0]
  4058d4:	ldr	x20, [x22, #576]
  4058d8:	tbnz	w19, #31, 405a20 <__fxstatat@plt+0x3ed0>
  4058dc:	add	x21, x22, #0x240
  4058e0:	mov	x23, x0
  4058e4:	ldr	w0, [x21, #8]
  4058e8:	cmp	w19, w0
  4058ec:	b.lt	40593c <__fxstatat@plt+0x3dec>  // b.tstop
  4058f0:	mov	w0, #0x7fffffff            	// #2147483647
  4058f4:	cmp	w19, w0
  4058f8:	b.eq	405a1c <__fxstatat@plt+0x3ecc>  // b.none
  4058fc:	add	w26, w19, #0x1
  405900:	add	x0, x21, #0x10
  405904:	cmp	x20, x0
  405908:	sbfiz	x1, x26, #4, #32
  40590c:	b.eq	405a00 <__fxstatat@plt+0x3eb0>  // b.none
  405910:	mov	x0, x20
  405914:	bl	407db8 <__fxstatat@plt+0x6268>
  405918:	mov	x20, x0
  40591c:	str	x0, [x22, #576]
  405920:	ldr	w0, [x21, #8]
  405924:	mov	w1, #0x0                   	// #0
  405928:	sub	w2, w26, w0
  40592c:	add	x0, x20, w0, sxtw #4
  405930:	sbfiz	x2, x2, #4, #32
  405934:	bl	4018c0 <memset@plt>
  405938:	str	w26, [x21, #8]
  40593c:	adrp	x21, 421000 <__fxstatat@plt+0x1f4b0>
  405940:	add	x21, x21, #0x310
  405944:	sbfiz	x19, x19, #4, #32
  405948:	add	x6, x21, #0x108
  40594c:	add	x26, x20, x19
  405950:	mov	x2, x24
  405954:	ldp	x7, x0, [x21, #296]
  405958:	mov	x3, #0xffffffffffffffff    	// #-1
  40595c:	ldr	w4, [x21, #256]
  405960:	ldr	w28, [x21, #260]
  405964:	ldr	x22, [x20, x19]
  405968:	orr	w28, w28, #0x1
  40596c:	ldr	x27, [x26, #8]
  405970:	str	x0, [sp]
  405974:	mov	x1, x22
  405978:	mov	w5, w28
  40597c:	mov	x0, x27
  405980:	bl	404128 <__fxstatat@plt+0x25d8>
  405984:	cmp	x22, x0
  405988:	b.hi	4059d8 <__fxstatat@plt+0x3e88>  // b.pmore
  40598c:	add	x22, x0, #0x1
  405990:	str	x22, [x20, x19]
  405994:	cmp	x27, x21
  405998:	b.eq	4059a4 <__fxstatat@plt+0x3e54>  // b.none
  40599c:	mov	x0, x27
  4059a0:	bl	4019f0 <free@plt>
  4059a4:	mov	x0, x22
  4059a8:	bl	407d88 <__fxstatat@plt+0x6238>
  4059ac:	ldp	x7, x1, [x21, #296]
  4059b0:	str	x0, [x26, #8]
  4059b4:	ldr	w4, [x21, #256]
  4059b8:	mov	x27, x0
  4059bc:	str	x1, [sp]
  4059c0:	mov	w5, w28
  4059c4:	mov	x2, x24
  4059c8:	add	x6, x21, #0x108
  4059cc:	mov	x1, x22
  4059d0:	mov	x3, #0xffffffffffffffff    	// #-1
  4059d4:	bl	404128 <__fxstatat@plt+0x25d8>
  4059d8:	mov	x0, x27
  4059dc:	ldp	x29, x30, [sp, #16]
  4059e0:	ldp	x19, x20, [sp, #32]
  4059e4:	ldp	x21, x22, [sp, #48]
  4059e8:	ldp	x27, x28, [sp, #96]
  4059ec:	str	w25, [x23]
  4059f0:	ldp	x23, x24, [sp, #64]
  4059f4:	ldp	x25, x26, [sp, #80]
  4059f8:	add	sp, sp, #0x70
  4059fc:	ret
  405a00:	mov	x0, #0x0                   	// #0
  405a04:	bl	407db8 <__fxstatat@plt+0x6268>
  405a08:	mov	x20, x0
  405a0c:	str	x0, [x22, #576]
  405a10:	ldp	x0, x1, [x21, #16]
  405a14:	stp	x0, x1, [x20]
  405a18:	b	405920 <__fxstatat@plt+0x3dd0>
  405a1c:	bl	407f50 <__fxstatat@plt+0x6400>
  405a20:	bl	401950 <abort@plt>
  405a24:	nop
  405a28:	sub	sp, sp, #0x80
  405a2c:	stp	x29, x30, [sp, #16]
  405a30:	add	x29, sp, #0x10
  405a34:	stp	x19, x20, [sp, #32]
  405a38:	mov	w19, w0
  405a3c:	stp	x21, x22, [sp, #48]
  405a40:	stp	x23, x24, [sp, #64]
  405a44:	mov	x23, x1
  405a48:	mov	x24, x2
  405a4c:	stp	x25, x26, [sp, #80]
  405a50:	adrp	x26, 421000 <__fxstatat@plt+0x1f4b0>
  405a54:	stp	x27, x28, [sp, #96]
  405a58:	bl	401b10 <__errno_location@plt>
  405a5c:	mov	x22, x0
  405a60:	ldr	w0, [x0]
  405a64:	str	w0, [sp, #124]
  405a68:	ldr	x20, [x26, #576]
  405a6c:	tbnz	w19, #31, 405bb4 <__fxstatat@plt+0x4064>
  405a70:	add	x21, x26, #0x240
  405a74:	ldr	w0, [x21, #8]
  405a78:	cmp	w19, w0
  405a7c:	b.lt	405acc <__fxstatat@plt+0x3f7c>  // b.tstop
  405a80:	mov	w0, #0x7fffffff            	// #2147483647
  405a84:	cmp	w19, w0
  405a88:	b.eq	405bb0 <__fxstatat@plt+0x4060>  // b.none
  405a8c:	add	w27, w19, #0x1
  405a90:	add	x0, x21, #0x10
  405a94:	cmp	x20, x0
  405a98:	sbfiz	x1, x27, #4, #32
  405a9c:	b.eq	405b94 <__fxstatat@plt+0x4044>  // b.none
  405aa0:	mov	x0, x20
  405aa4:	bl	407db8 <__fxstatat@plt+0x6268>
  405aa8:	mov	x20, x0
  405aac:	str	x0, [x26, #576]
  405ab0:	ldr	w0, [x21, #8]
  405ab4:	mov	w1, #0x0                   	// #0
  405ab8:	sub	w2, w27, w0
  405abc:	add	x0, x20, w0, sxtw #4
  405ac0:	sbfiz	x2, x2, #4, #32
  405ac4:	bl	4018c0 <memset@plt>
  405ac8:	str	w27, [x21, #8]
  405acc:	adrp	x21, 421000 <__fxstatat@plt+0x1f4b0>
  405ad0:	add	x21, x21, #0x310
  405ad4:	sbfiz	x19, x19, #4, #32
  405ad8:	add	x6, x21, #0x108
  405adc:	add	x26, x20, x19
  405ae0:	mov	x3, x24
  405ae4:	ldp	x7, x0, [x21, #296]
  405ae8:	mov	x2, x23
  405aec:	ldr	w4, [x21, #256]
  405af0:	ldr	w5, [x21, #260]
  405af4:	ldr	x27, [x20, x19]
  405af8:	orr	w25, w5, #0x1
  405afc:	ldr	x28, [x26, #8]
  405b00:	str	x0, [sp]
  405b04:	mov	x1, x27
  405b08:	mov	w5, w25
  405b0c:	mov	x0, x28
  405b10:	bl	404128 <__fxstatat@plt+0x25d8>
  405b14:	cmp	x27, x0
  405b18:	b.hi	405b68 <__fxstatat@plt+0x4018>  // b.pmore
  405b1c:	add	x27, x0, #0x1
  405b20:	str	x27, [x20, x19]
  405b24:	cmp	x28, x21
  405b28:	b.eq	405b34 <__fxstatat@plt+0x3fe4>  // b.none
  405b2c:	mov	x0, x28
  405b30:	bl	4019f0 <free@plt>
  405b34:	mov	x0, x27
  405b38:	bl	407d88 <__fxstatat@plt+0x6238>
  405b3c:	ldp	x7, x1, [x21, #296]
  405b40:	str	x0, [x26, #8]
  405b44:	ldr	w4, [x21, #256]
  405b48:	mov	x28, x0
  405b4c:	str	x1, [sp]
  405b50:	mov	w5, w25
  405b54:	mov	x3, x24
  405b58:	mov	x2, x23
  405b5c:	add	x6, x21, #0x108
  405b60:	mov	x1, x27
  405b64:	bl	404128 <__fxstatat@plt+0x25d8>
  405b68:	ldr	w0, [sp, #124]
  405b6c:	ldp	x29, x30, [sp, #16]
  405b70:	ldp	x19, x20, [sp, #32]
  405b74:	ldp	x23, x24, [sp, #64]
  405b78:	ldp	x25, x26, [sp, #80]
  405b7c:	str	w0, [x22]
  405b80:	mov	x0, x28
  405b84:	ldp	x21, x22, [sp, #48]
  405b88:	ldp	x27, x28, [sp, #96]
  405b8c:	add	sp, sp, #0x80
  405b90:	ret
  405b94:	mov	x0, #0x0                   	// #0
  405b98:	bl	407db8 <__fxstatat@plt+0x6268>
  405b9c:	mov	x20, x0
  405ba0:	str	x0, [x26, #576]
  405ba4:	ldp	x0, x1, [x21, #16]
  405ba8:	stp	x0, x1, [x20]
  405bac:	b	405ab0 <__fxstatat@plt+0x3f60>
  405bb0:	bl	407f50 <__fxstatat@plt+0x6400>
  405bb4:	bl	401950 <abort@plt>
  405bb8:	sub	sp, sp, #0x60
  405bbc:	stp	x29, x30, [sp, #16]
  405bc0:	add	x29, sp, #0x10
  405bc4:	stp	x19, x20, [sp, #32]
  405bc8:	stp	x21, x22, [sp, #48]
  405bcc:	adrp	x21, 421000 <__fxstatat@plt+0x1f4b0>
  405bd0:	add	x20, x21, #0x240
  405bd4:	stp	x23, x24, [sp, #64]
  405bd8:	mov	x24, x0
  405bdc:	stp	x25, x26, [sp, #80]
  405be0:	bl	401b10 <__errno_location@plt>
  405be4:	mov	x23, x0
  405be8:	ldr	w0, [x20, #8]
  405bec:	ldr	x19, [x21, #576]
  405bf0:	cmp	w0, #0x0
  405bf4:	ldr	w25, [x23]
  405bf8:	b.gt	405c3c <__fxstatat@plt+0x40ec>
  405bfc:	add	x0, x20, #0x10
  405c00:	cmp	x19, x0
  405c04:	b.eq	405cf0 <__fxstatat@plt+0x41a0>  // b.none
  405c08:	mov	x0, x19
  405c0c:	mov	x1, #0x10                  	// #16
  405c10:	bl	407db8 <__fxstatat@plt+0x6268>
  405c14:	mov	x19, x0
  405c18:	str	x0, [x21, #576]
  405c1c:	ldr	w0, [x20, #8]
  405c20:	mov	w21, #0x1                   	// #1
  405c24:	mov	w1, #0x0                   	// #0
  405c28:	sub	w2, w21, w0
  405c2c:	add	x0, x19, w0, sxtw #4
  405c30:	sbfiz	x2, x2, #4, #32
  405c34:	bl	4018c0 <memset@plt>
  405c38:	str	w21, [x20, #8]
  405c3c:	adrp	x20, 421000 <__fxstatat@plt+0x1f4b0>
  405c40:	add	x20, x20, #0x310
  405c44:	ldp	x21, x22, [x19]
  405c48:	add	x6, x20, #0x108
  405c4c:	ldp	x7, x0, [x20, #296]
  405c50:	mov	x2, x24
  405c54:	ldr	w4, [x20, #256]
  405c58:	mov	x3, #0xffffffffffffffff    	// #-1
  405c5c:	ldr	w26, [x20, #260]
  405c60:	str	x0, [sp]
  405c64:	mov	x1, x21
  405c68:	orr	w26, w26, #0x1
  405c6c:	mov	x0, x22
  405c70:	mov	w5, w26
  405c74:	bl	404128 <__fxstatat@plt+0x25d8>
  405c78:	cmp	x21, x0
  405c7c:	b.hi	405ccc <__fxstatat@plt+0x417c>  // b.pmore
  405c80:	add	x21, x0, #0x1
  405c84:	str	x21, [x19]
  405c88:	cmp	x22, x20
  405c8c:	b.eq	405c98 <__fxstatat@plt+0x4148>  // b.none
  405c90:	mov	x0, x22
  405c94:	bl	4019f0 <free@plt>
  405c98:	mov	x0, x21
  405c9c:	bl	407d88 <__fxstatat@plt+0x6238>
  405ca0:	ldp	x7, x1, [x20, #296]
  405ca4:	str	x0, [x19, #8]
  405ca8:	ldr	w4, [x20, #256]
  405cac:	mov	x22, x0
  405cb0:	str	x1, [sp]
  405cb4:	mov	w5, w26
  405cb8:	mov	x2, x24
  405cbc:	add	x6, x20, #0x108
  405cc0:	mov	x1, x21
  405cc4:	mov	x3, #0xffffffffffffffff    	// #-1
  405cc8:	bl	404128 <__fxstatat@plt+0x25d8>
  405ccc:	mov	x0, x22
  405cd0:	ldp	x29, x30, [sp, #16]
  405cd4:	ldp	x19, x20, [sp, #32]
  405cd8:	ldp	x21, x22, [sp, #48]
  405cdc:	str	w25, [x23]
  405ce0:	ldp	x23, x24, [sp, #64]
  405ce4:	ldp	x25, x26, [sp, #80]
  405ce8:	add	sp, sp, #0x60
  405cec:	ret
  405cf0:	mov	x1, #0x10                  	// #16
  405cf4:	mov	x0, #0x0                   	// #0
  405cf8:	bl	407db8 <__fxstatat@plt+0x6268>
  405cfc:	mov	x19, x0
  405d00:	str	x0, [x21, #576]
  405d04:	ldp	x0, x1, [x20, #16]
  405d08:	stp	x0, x1, [x19]
  405d0c:	b	405c1c <__fxstatat@plt+0x40cc>
  405d10:	sub	sp, sp, #0x70
  405d14:	stp	x29, x30, [sp, #16]
  405d18:	add	x29, sp, #0x10
  405d1c:	stp	x19, x20, [sp, #32]
  405d20:	stp	x21, x22, [sp, #48]
  405d24:	adrp	x21, 421000 <__fxstatat@plt+0x1f4b0>
  405d28:	add	x20, x21, #0x240
  405d2c:	stp	x23, x24, [sp, #64]
  405d30:	mov	x23, x0
  405d34:	mov	x24, x1
  405d38:	stp	x25, x26, [sp, #80]
  405d3c:	str	x27, [sp, #96]
  405d40:	bl	401b10 <__errno_location@plt>
  405d44:	mov	x22, x0
  405d48:	ldr	w0, [x20, #8]
  405d4c:	ldr	x19, [x21, #576]
  405d50:	cmp	w0, #0x0
  405d54:	ldr	w25, [x22]
  405d58:	b.gt	405d9c <__fxstatat@plt+0x424c>
  405d5c:	add	x0, x20, #0x10
  405d60:	cmp	x19, x0
  405d64:	b.eq	405e54 <__fxstatat@plt+0x4304>  // b.none
  405d68:	mov	x0, x19
  405d6c:	mov	x1, #0x10                  	// #16
  405d70:	bl	407db8 <__fxstatat@plt+0x6268>
  405d74:	mov	x19, x0
  405d78:	str	x0, [x21, #576]
  405d7c:	ldr	w0, [x20, #8]
  405d80:	mov	w21, #0x1                   	// #1
  405d84:	mov	w1, #0x0                   	// #0
  405d88:	sub	w2, w21, w0
  405d8c:	add	x0, x19, w0, sxtw #4
  405d90:	sbfiz	x2, x2, #4, #32
  405d94:	bl	4018c0 <memset@plt>
  405d98:	str	w21, [x20, #8]
  405d9c:	adrp	x20, 421000 <__fxstatat@plt+0x1f4b0>
  405da0:	add	x20, x20, #0x310
  405da4:	ldp	x21, x26, [x19]
  405da8:	add	x6, x20, #0x108
  405dac:	ldp	x7, x0, [x20, #296]
  405db0:	mov	x3, x24
  405db4:	ldr	w4, [x20, #256]
  405db8:	mov	x2, x23
  405dbc:	ldr	w27, [x20, #260]
  405dc0:	str	x0, [sp]
  405dc4:	mov	x1, x21
  405dc8:	orr	w27, w27, #0x1
  405dcc:	mov	x0, x26
  405dd0:	mov	w5, w27
  405dd4:	bl	404128 <__fxstatat@plt+0x25d8>
  405dd8:	cmp	x21, x0
  405ddc:	b.hi	405e2c <__fxstatat@plt+0x42dc>  // b.pmore
  405de0:	add	x21, x0, #0x1
  405de4:	str	x21, [x19]
  405de8:	cmp	x26, x20
  405dec:	b.eq	405df8 <__fxstatat@plt+0x42a8>  // b.none
  405df0:	mov	x0, x26
  405df4:	bl	4019f0 <free@plt>
  405df8:	mov	x0, x21
  405dfc:	bl	407d88 <__fxstatat@plt+0x6238>
  405e00:	ldp	x7, x1, [x20, #296]
  405e04:	str	x0, [x19, #8]
  405e08:	ldr	w4, [x20, #256]
  405e0c:	mov	x26, x0
  405e10:	str	x1, [sp]
  405e14:	mov	w5, w27
  405e18:	mov	x3, x24
  405e1c:	mov	x2, x23
  405e20:	add	x6, x20, #0x108
  405e24:	mov	x1, x21
  405e28:	bl	404128 <__fxstatat@plt+0x25d8>
  405e2c:	mov	x0, x26
  405e30:	ldp	x29, x30, [sp, #16]
  405e34:	ldp	x19, x20, [sp, #32]
  405e38:	ldp	x23, x24, [sp, #64]
  405e3c:	ldr	x27, [sp, #96]
  405e40:	str	w25, [x22]
  405e44:	ldp	x21, x22, [sp, #48]
  405e48:	ldp	x25, x26, [sp, #80]
  405e4c:	add	sp, sp, #0x70
  405e50:	ret
  405e54:	mov	x1, #0x10                  	// #16
  405e58:	mov	x0, #0x0                   	// #0
  405e5c:	bl	407db8 <__fxstatat@plt+0x6268>
  405e60:	mov	x19, x0
  405e64:	str	x0, [x21, #576]
  405e68:	ldp	x0, x1, [x20, #16]
  405e6c:	stp	x0, x1, [x19]
  405e70:	b	405d7c <__fxstatat@plt+0x422c>
  405e74:	nop
  405e78:	stp	x29, x30, [sp, #-128]!
  405e7c:	cmp	w1, #0xa
  405e80:	mov	x29, sp
  405e84:	stp	xzr, xzr, [sp, #72]
  405e88:	b.eq	405ec0 <__fxstatat@plt+0x4370>  // b.none
  405e8c:	mov	w3, w1
  405e90:	str	w3, [sp, #72]
  405e94:	mov	x1, x2
  405e98:	add	x3, sp, #0x10
  405e9c:	ldp	x4, x5, [sp, #72]
  405ea0:	mov	x2, #0xffffffffffffffff    	// #-1
  405ea4:	stp	x4, x5, [sp, #16]
  405ea8:	stp	xzr, xzr, [sp, #32]
  405eac:	stp	xzr, xzr, [sp, #48]
  405eb0:	str	xzr, [sp, #64]
  405eb4:	bl	4052c8 <__fxstatat@plt+0x3778>
  405eb8:	ldp	x29, x30, [sp], #128
  405ebc:	ret
  405ec0:	bl	401950 <abort@plt>
  405ec4:	nop
  405ec8:	stp	x29, x30, [sp, #-128]!
  405ecc:	cmp	w1, #0xa
  405ed0:	mov	x29, sp
  405ed4:	stp	xzr, xzr, [sp, #72]
  405ed8:	b.eq	405f10 <__fxstatat@plt+0x43c0>  // b.none
  405edc:	mov	w4, w1
  405ee0:	str	w4, [sp, #72]
  405ee4:	mov	x1, x2
  405ee8:	mov	x2, x3
  405eec:	ldp	x4, x5, [sp, #72]
  405ef0:	add	x3, sp, #0x10
  405ef4:	stp	x4, x5, [sp, #16]
  405ef8:	stp	xzr, xzr, [sp, #32]
  405efc:	stp	xzr, xzr, [sp, #48]
  405f00:	str	xzr, [sp, #64]
  405f04:	bl	4052c8 <__fxstatat@plt+0x3778>
  405f08:	ldp	x29, x30, [sp], #128
  405f0c:	ret
  405f10:	bl	401950 <abort@plt>
  405f14:	nop
  405f18:	sub	sp, sp, #0xd0
  405f1c:	cmp	w0, #0xa
  405f20:	stp	x29, x30, [sp, #16]
  405f24:	add	x29, sp, #0x10
  405f28:	stp	x19, x20, [sp, #32]
  405f2c:	stp	x21, x22, [sp, #48]
  405f30:	stp	x23, x24, [sp, #64]
  405f34:	str	x25, [sp, #80]
  405f38:	stp	xzr, xzr, [sp, #152]
  405f3c:	stp	xzr, xzr, [sp, #168]
  405f40:	stp	xzr, xzr, [sp, #184]
  405f44:	str	xzr, [sp, #200]
  405f48:	b.eq	40609c <__fxstatat@plt+0x454c>  // b.none
  405f4c:	str	w0, [sp, #152]
  405f50:	mov	x23, x1
  405f54:	adrp	x21, 421000 <__fxstatat@plt+0x1f4b0>
  405f58:	add	x20, x21, #0x240
  405f5c:	ldp	x0, x1, [sp, #152]
  405f60:	stp	x0, x1, [sp, #96]
  405f64:	stp	xzr, xzr, [sp, #112]
  405f68:	stp	xzr, xzr, [sp, #128]
  405f6c:	str	xzr, [sp, #144]
  405f70:	bl	401b10 <__errno_location@plt>
  405f74:	ldr	w1, [x20, #8]
  405f78:	mov	x22, x0
  405f7c:	ldr	x19, [x21, #576]
  405f80:	cmp	w1, #0x0
  405f84:	ldr	w25, [x0]
  405f88:	b.gt	405fcc <__fxstatat@plt+0x447c>
  405f8c:	add	x0, x20, #0x10
  405f90:	cmp	x19, x0
  405f94:	b.eq	40607c <__fxstatat@plt+0x452c>  // b.none
  405f98:	mov	x0, x19
  405f9c:	mov	x1, #0x10                  	// #16
  405fa0:	bl	407db8 <__fxstatat@plt+0x6268>
  405fa4:	mov	x19, x0
  405fa8:	str	x0, [x21, #576]
  405fac:	ldr	w0, [x20, #8]
  405fb0:	mov	w21, #0x1                   	// #1
  405fb4:	mov	w1, #0x0                   	// #0
  405fb8:	sub	w2, w21, w0
  405fbc:	add	x0, x19, w0, sxtw #4
  405fc0:	sbfiz	x2, x2, #4, #32
  405fc4:	bl	4018c0 <memset@plt>
  405fc8:	str	w21, [x20, #8]
  405fcc:	ldp	x20, x21, [x19]
  405fd0:	add	x6, sp, #0x68
  405fd4:	ldp	x7, x0, [sp, #136]
  405fd8:	str	x0, [sp]
  405fdc:	ldp	w4, w24, [sp, #96]
  405fe0:	mov	x2, x23
  405fe4:	mov	x1, x20
  405fe8:	mov	x0, x21
  405fec:	orr	w24, w24, #0x1
  405ff0:	mov	x3, #0xffffffffffffffff    	// #-1
  405ff4:	mov	w5, w24
  405ff8:	bl	404128 <__fxstatat@plt+0x25d8>
  405ffc:	cmp	x20, x0
  406000:	b.hi	406058 <__fxstatat@plt+0x4508>  // b.pmore
  406004:	add	x20, x0, #0x1
  406008:	str	x20, [x19]
  40600c:	adrp	x0, 421000 <__fxstatat@plt+0x1f4b0>
  406010:	add	x0, x0, #0x310
  406014:	cmp	x21, x0
  406018:	b.eq	406024 <__fxstatat@plt+0x44d4>  // b.none
  40601c:	mov	x0, x21
  406020:	bl	4019f0 <free@plt>
  406024:	mov	x0, x20
  406028:	bl	407d88 <__fxstatat@plt+0x6238>
  40602c:	ldp	x7, x1, [sp, #136]
  406030:	str	x0, [x19, #8]
  406034:	ldr	w4, [sp, #96]
  406038:	mov	x21, x0
  40603c:	str	x1, [sp]
  406040:	add	x6, sp, #0x68
  406044:	mov	w5, w24
  406048:	mov	x2, x23
  40604c:	mov	x1, x20
  406050:	mov	x3, #0xffffffffffffffff    	// #-1
  406054:	bl	404128 <__fxstatat@plt+0x25d8>
  406058:	ldp	x29, x30, [sp, #16]
  40605c:	mov	x0, x21
  406060:	ldp	x19, x20, [sp, #32]
  406064:	ldp	x23, x24, [sp, #64]
  406068:	str	w25, [x22]
  40606c:	ldp	x21, x22, [sp, #48]
  406070:	ldr	x25, [sp, #80]
  406074:	add	sp, sp, #0xd0
  406078:	ret
  40607c:	mov	x1, #0x10                  	// #16
  406080:	mov	x0, #0x0                   	// #0
  406084:	bl	407db8 <__fxstatat@plt+0x6268>
  406088:	mov	x19, x0
  40608c:	str	x0, [x21, #576]
  406090:	ldp	x0, x1, [x20, #16]
  406094:	stp	x0, x1, [x19]
  406098:	b	405fac <__fxstatat@plt+0x445c>
  40609c:	bl	401950 <abort@plt>
  4060a0:	sub	sp, sp, #0xd0
  4060a4:	cmp	w0, #0xa
  4060a8:	stp	x29, x30, [sp, #16]
  4060ac:	add	x29, sp, #0x10
  4060b0:	stp	x19, x20, [sp, #32]
  4060b4:	stp	x21, x22, [sp, #48]
  4060b8:	stp	x23, x24, [sp, #64]
  4060bc:	stp	x25, x26, [sp, #80]
  4060c0:	stp	xzr, xzr, [sp, #152]
  4060c4:	stp	xzr, xzr, [sp, #168]
  4060c8:	stp	xzr, xzr, [sp, #184]
  4060cc:	str	xzr, [sp, #200]
  4060d0:	b.eq	406228 <__fxstatat@plt+0x46d8>  // b.none
  4060d4:	str	w0, [sp, #152]
  4060d8:	mov	x23, x1
  4060dc:	adrp	x21, 421000 <__fxstatat@plt+0x1f4b0>
  4060e0:	add	x20, x21, #0x240
  4060e4:	ldp	x0, x1, [sp, #152]
  4060e8:	mov	x24, x2
  4060ec:	stp	x0, x1, [sp, #96]
  4060f0:	stp	xzr, xzr, [sp, #112]
  4060f4:	stp	xzr, xzr, [sp, #128]
  4060f8:	str	xzr, [sp, #144]
  4060fc:	bl	401b10 <__errno_location@plt>
  406100:	ldr	w1, [x20, #8]
  406104:	mov	x22, x0
  406108:	ldr	x19, [x21, #576]
  40610c:	cmp	w1, #0x0
  406110:	ldr	w25, [x0]
  406114:	b.gt	406158 <__fxstatat@plt+0x4608>
  406118:	add	x0, x20, #0x10
  40611c:	cmp	x19, x0
  406120:	b.eq	406208 <__fxstatat@plt+0x46b8>  // b.none
  406124:	mov	x0, x19
  406128:	mov	x1, #0x10                  	// #16
  40612c:	bl	407db8 <__fxstatat@plt+0x6268>
  406130:	mov	x19, x0
  406134:	str	x0, [x21, #576]
  406138:	ldr	w0, [x20, #8]
  40613c:	mov	w21, #0x1                   	// #1
  406140:	mov	w1, #0x0                   	// #0
  406144:	sub	w2, w21, w0
  406148:	add	x0, x19, w0, sxtw #4
  40614c:	sbfiz	x2, x2, #4, #32
  406150:	bl	4018c0 <memset@plt>
  406154:	str	w21, [x20, #8]
  406158:	ldp	x20, x21, [x19]
  40615c:	add	x6, sp, #0x68
  406160:	ldp	x7, x0, [sp, #136]
  406164:	str	x0, [sp]
  406168:	ldp	w4, w26, [sp, #96]
  40616c:	mov	x3, x24
  406170:	mov	x2, x23
  406174:	mov	x1, x20
  406178:	orr	w26, w26, #0x1
  40617c:	mov	x0, x21
  406180:	mov	w5, w26
  406184:	bl	404128 <__fxstatat@plt+0x25d8>
  406188:	cmp	x20, x0
  40618c:	b.hi	4061e4 <__fxstatat@plt+0x4694>  // b.pmore
  406190:	add	x20, x0, #0x1
  406194:	str	x20, [x19]
  406198:	adrp	x0, 421000 <__fxstatat@plt+0x1f4b0>
  40619c:	add	x0, x0, #0x310
  4061a0:	cmp	x21, x0
  4061a4:	b.eq	4061b0 <__fxstatat@plt+0x4660>  // b.none
  4061a8:	mov	x0, x21
  4061ac:	bl	4019f0 <free@plt>
  4061b0:	mov	x0, x20
  4061b4:	bl	407d88 <__fxstatat@plt+0x6238>
  4061b8:	ldp	x7, x1, [sp, #136]
  4061bc:	str	x0, [x19, #8]
  4061c0:	ldr	w4, [sp, #96]
  4061c4:	mov	x21, x0
  4061c8:	str	x1, [sp]
  4061cc:	add	x6, sp, #0x68
  4061d0:	mov	w5, w26
  4061d4:	mov	x3, x24
  4061d8:	mov	x2, x23
  4061dc:	mov	x1, x20
  4061e0:	bl	404128 <__fxstatat@plt+0x25d8>
  4061e4:	ldp	x29, x30, [sp, #16]
  4061e8:	mov	x0, x21
  4061ec:	ldp	x19, x20, [sp, #32]
  4061f0:	ldp	x23, x24, [sp, #64]
  4061f4:	str	w25, [x22]
  4061f8:	ldp	x21, x22, [sp, #48]
  4061fc:	ldp	x25, x26, [sp, #80]
  406200:	add	sp, sp, #0xd0
  406204:	ret
  406208:	mov	x1, #0x10                  	// #16
  40620c:	mov	x0, #0x0                   	// #0
  406210:	bl	407db8 <__fxstatat@plt+0x6268>
  406214:	mov	x19, x0
  406218:	str	x0, [x21, #576]
  40621c:	ldp	x0, x1, [x20, #16]
  406220:	stp	x0, x1, [x19]
  406224:	b	406138 <__fxstatat@plt+0x45e8>
  406228:	bl	401950 <abort@plt>
  40622c:	nop
  406230:	sub	sp, sp, #0xb0
  406234:	ubfx	x6, x2, #5, #3
  406238:	add	x5, sp, #0x80
  40623c:	and	w2, w2, #0x1f
  406240:	stp	x29, x30, [sp, #16]
  406244:	add	x29, sp, #0x10
  406248:	stp	x19, x20, [sp, #32]
  40624c:	adrp	x20, 421000 <__fxstatat@plt+0x1f4b0>
  406250:	add	x20, x20, #0x310
  406254:	stp	x21, x22, [sp, #48]
  406258:	mov	x22, x1
  40625c:	mov	x21, x0
  406260:	ldp	x8, x9, [x20, #256]
  406264:	stp	x8, x9, [sp, #120]
  406268:	ldp	x8, x9, [x20, #272]
  40626c:	stp	x8, x9, [sp, #136]
  406270:	ldp	x8, x9, [x20, #288]
  406274:	stp	x8, x9, [sp, #152]
  406278:	ldr	x3, [x20, #304]
  40627c:	str	x3, [sp, #168]
  406280:	stp	x23, x24, [sp, #64]
  406284:	adrp	x24, 421000 <__fxstatat@plt+0x1f4b0>
  406288:	ldr	w4, [x5, x6, lsl #2]
  40628c:	stp	x25, x26, [sp, #80]
  406290:	add	x23, x24, #0x240
  406294:	lsr	w3, w4, w2
  406298:	mvn	w3, w3
  40629c:	and	w3, w3, #0x1
  4062a0:	str	x27, [sp, #96]
  4062a4:	lsl	w3, w3, w2
  4062a8:	eor	w3, w3, w4
  4062ac:	str	w3, [x5, x6, lsl #2]
  4062b0:	bl	401b10 <__errno_location@plt>
  4062b4:	ldr	w26, [x0]
  4062b8:	ldr	w1, [x23, #8]
  4062bc:	mov	x25, x0
  4062c0:	ldr	x19, [x24, #576]
  4062c4:	cmp	w1, #0x0
  4062c8:	b.gt	40630c <__fxstatat@plt+0x47bc>
  4062cc:	add	x0, x23, #0x10
  4062d0:	cmp	x19, x0
  4062d4:	b.eq	4063b8 <__fxstatat@plt+0x4868>  // b.none
  4062d8:	mov	x0, x19
  4062dc:	mov	x1, #0x10                  	// #16
  4062e0:	bl	407db8 <__fxstatat@plt+0x6268>
  4062e4:	mov	x19, x0
  4062e8:	str	x0, [x24, #576]
  4062ec:	ldr	w0, [x23, #8]
  4062f0:	mov	w24, #0x1                   	// #1
  4062f4:	mov	w1, #0x0                   	// #0
  4062f8:	sub	w2, w24, w0
  4062fc:	add	x0, x19, w0, sxtw #4
  406300:	sbfiz	x2, x2, #4, #32
  406304:	bl	4018c0 <memset@plt>
  406308:	str	w24, [x23, #8]
  40630c:	ldp	x23, x24, [x19]
  406310:	add	x6, sp, #0x80
  406314:	ldp	x7, x0, [sp, #160]
  406318:	str	x0, [sp]
  40631c:	ldp	w4, w27, [sp, #120]
  406320:	mov	x3, x22
  406324:	mov	x2, x21
  406328:	mov	x1, x23
  40632c:	orr	w27, w27, #0x1
  406330:	mov	x0, x24
  406334:	mov	w5, w27
  406338:	bl	404128 <__fxstatat@plt+0x25d8>
  40633c:	cmp	x23, x0
  406340:	b.hi	406390 <__fxstatat@plt+0x4840>  // b.pmore
  406344:	add	x23, x0, #0x1
  406348:	str	x23, [x19]
  40634c:	cmp	x24, x20
  406350:	b.eq	40635c <__fxstatat@plt+0x480c>  // b.none
  406354:	mov	x0, x24
  406358:	bl	4019f0 <free@plt>
  40635c:	mov	x0, x23
  406360:	bl	407d88 <__fxstatat@plt+0x6238>
  406364:	ldp	x7, x1, [sp, #160]
  406368:	str	x0, [x19, #8]
  40636c:	ldr	w4, [sp, #120]
  406370:	mov	x24, x0
  406374:	str	x1, [sp]
  406378:	add	x6, sp, #0x80
  40637c:	mov	w5, w27
  406380:	mov	x3, x22
  406384:	mov	x2, x21
  406388:	mov	x1, x23
  40638c:	bl	404128 <__fxstatat@plt+0x25d8>
  406390:	mov	x0, x24
  406394:	ldp	x29, x30, [sp, #16]
  406398:	ldp	x19, x20, [sp, #32]
  40639c:	ldp	x21, x22, [sp, #48]
  4063a0:	ldp	x23, x24, [sp, #64]
  4063a4:	ldr	x27, [sp, #96]
  4063a8:	str	w26, [x25]
  4063ac:	ldp	x25, x26, [sp, #80]
  4063b0:	add	sp, sp, #0xb0
  4063b4:	ret
  4063b8:	mov	x1, #0x10                  	// #16
  4063bc:	mov	x0, #0x0                   	// #0
  4063c0:	bl	407db8 <__fxstatat@plt+0x6268>
  4063c4:	mov	x19, x0
  4063c8:	str	x0, [x24, #576]
  4063cc:	ldp	x0, x1, [x23, #16]
  4063d0:	stp	x0, x1, [x19]
  4063d4:	b	4062ec <__fxstatat@plt+0x479c>
  4063d8:	sub	sp, sp, #0xa0
  4063dc:	ubfx	x5, x1, #5, #3
  4063e0:	add	x4, sp, #0x70
  4063e4:	and	w1, w1, #0x1f
  4063e8:	stp	x29, x30, [sp, #16]
  4063ec:	add	x29, sp, #0x10
  4063f0:	stp	x21, x22, [sp, #48]
  4063f4:	adrp	x21, 421000 <__fxstatat@plt+0x1f4b0>
  4063f8:	add	x21, x21, #0x310
  4063fc:	mov	x22, x0
  406400:	stp	x19, x20, [sp, #32]
  406404:	ldp	x6, x7, [x21, #256]
  406408:	stp	x6, x7, [sp, #104]
  40640c:	ldp	x6, x7, [x21, #272]
  406410:	stp	x6, x7, [sp, #120]
  406414:	ldp	x6, x7, [x21, #288]
  406418:	stp	x6, x7, [sp, #136]
  40641c:	ldr	x2, [x21, #304]
  406420:	str	x2, [sp, #152]
  406424:	stp	x23, x24, [sp, #64]
  406428:	adrp	x23, 421000 <__fxstatat@plt+0x1f4b0>
  40642c:	ldr	w0, [x4, x5, lsl #2]
  406430:	stp	x25, x26, [sp, #80]
  406434:	add	x20, x23, #0x240
  406438:	lsr	w2, w0, w1
  40643c:	mvn	w2, w2
  406440:	and	w2, w2, #0x1
  406444:	lsl	w2, w2, w1
  406448:	eor	w2, w2, w0
  40644c:	str	w2, [x4, x5, lsl #2]
  406450:	bl	401b10 <__errno_location@plt>
  406454:	ldr	w25, [x0]
  406458:	ldr	w1, [x20, #8]
  40645c:	mov	x24, x0
  406460:	ldr	x19, [x23, #576]
  406464:	cmp	w1, #0x0
  406468:	b.gt	4064ac <__fxstatat@plt+0x495c>
  40646c:	add	x0, x20, #0x10
  406470:	cmp	x19, x0
  406474:	b.eq	406554 <__fxstatat@plt+0x4a04>  // b.none
  406478:	mov	x0, x19
  40647c:	mov	x1, #0x10                  	// #16
  406480:	bl	407db8 <__fxstatat@plt+0x6268>
  406484:	mov	x19, x0
  406488:	str	x0, [x23, #576]
  40648c:	ldr	w0, [x20, #8]
  406490:	mov	w23, #0x1                   	// #1
  406494:	mov	w1, #0x0                   	// #0
  406498:	sub	w2, w23, w0
  40649c:	add	x0, x19, w0, sxtw #4
  4064a0:	sbfiz	x2, x2, #4, #32
  4064a4:	bl	4018c0 <memset@plt>
  4064a8:	str	w23, [x20, #8]
  4064ac:	ldp	x20, x23, [x19]
  4064b0:	add	x6, sp, #0x70
  4064b4:	ldp	x7, x0, [sp, #144]
  4064b8:	str	x0, [sp]
  4064bc:	ldp	w4, w26, [sp, #104]
  4064c0:	mov	x2, x22
  4064c4:	mov	x1, x20
  4064c8:	mov	x0, x23
  4064cc:	orr	w26, w26, #0x1
  4064d0:	mov	x3, #0xffffffffffffffff    	// #-1
  4064d4:	mov	w5, w26
  4064d8:	bl	404128 <__fxstatat@plt+0x25d8>
  4064dc:	cmp	x20, x0
  4064e0:	b.hi	406530 <__fxstatat@plt+0x49e0>  // b.pmore
  4064e4:	add	x20, x0, #0x1
  4064e8:	str	x20, [x19]
  4064ec:	cmp	x23, x21
  4064f0:	b.eq	4064fc <__fxstatat@plt+0x49ac>  // b.none
  4064f4:	mov	x0, x23
  4064f8:	bl	4019f0 <free@plt>
  4064fc:	mov	x0, x20
  406500:	bl	407d88 <__fxstatat@plt+0x6238>
  406504:	ldp	x7, x1, [sp, #144]
  406508:	str	x0, [x19, #8]
  40650c:	ldr	w4, [sp, #104]
  406510:	mov	x23, x0
  406514:	str	x1, [sp]
  406518:	add	x6, sp, #0x70
  40651c:	mov	w5, w26
  406520:	mov	x2, x22
  406524:	mov	x1, x20
  406528:	mov	x3, #0xffffffffffffffff    	// #-1
  40652c:	bl	404128 <__fxstatat@plt+0x25d8>
  406530:	ldp	x29, x30, [sp, #16]
  406534:	mov	x0, x23
  406538:	ldp	x19, x20, [sp, #32]
  40653c:	ldp	x21, x22, [sp, #48]
  406540:	str	w25, [x24]
  406544:	ldp	x23, x24, [sp, #64]
  406548:	ldp	x25, x26, [sp, #80]
  40654c:	add	sp, sp, #0xa0
  406550:	ret
  406554:	mov	x1, #0x10                  	// #16
  406558:	mov	x0, #0x0                   	// #0
  40655c:	bl	407db8 <__fxstatat@plt+0x6268>
  406560:	mov	x19, x0
  406564:	str	x0, [x23, #576]
  406568:	ldp	x0, x1, [x20, #16]
  40656c:	stp	x0, x1, [x19]
  406570:	b	40648c <__fxstatat@plt+0x493c>
  406574:	nop
  406578:	sub	sp, sp, #0xa0
  40657c:	stp	x29, x30, [sp, #16]
  406580:	add	x29, sp, #0x10
  406584:	stp	x23, x24, [sp, #64]
  406588:	adrp	x23, 421000 <__fxstatat@plt+0x1f4b0>
  40658c:	add	x23, x23, #0x310
  406590:	stp	x21, x22, [sp, #48]
  406594:	mov	x22, x0
  406598:	adrp	x21, 421000 <__fxstatat@plt+0x1f4b0>
  40659c:	ldp	x4, x5, [x23, #256]
  4065a0:	stp	x4, x5, [sp, #104]
  4065a4:	ldr	w0, [sp, #116]
  4065a8:	ldp	x4, x5, [x23, #272]
  4065ac:	stp	x4, x5, [sp, #120]
  4065b0:	mvn	w1, w0, lsr #26
  4065b4:	ldp	x4, x5, [x23, #288]
  4065b8:	ubfiz	w1, w1, #26, #1
  4065bc:	ldr	x2, [x23, #304]
  4065c0:	eor	w1, w1, w0
  4065c4:	stp	x19, x20, [sp, #32]
  4065c8:	add	x20, x21, #0x240
  4065cc:	stp	x25, x26, [sp, #80]
  4065d0:	str	w1, [sp, #116]
  4065d4:	stp	x4, x5, [sp, #136]
  4065d8:	str	x2, [sp, #152]
  4065dc:	bl	401b10 <__errno_location@plt>
  4065e0:	ldr	w1, [x20, #8]
  4065e4:	mov	x24, x0
  4065e8:	ldr	x19, [x21, #576]
  4065ec:	cmp	w1, #0x0
  4065f0:	ldr	w25, [x0]
  4065f4:	b.gt	406638 <__fxstatat@plt+0x4ae8>
  4065f8:	add	x0, x20, #0x10
  4065fc:	cmp	x19, x0
  406600:	b.eq	4066e0 <__fxstatat@plt+0x4b90>  // b.none
  406604:	mov	x0, x19
  406608:	mov	x1, #0x10                  	// #16
  40660c:	bl	407db8 <__fxstatat@plt+0x6268>
  406610:	mov	x19, x0
  406614:	str	x0, [x21, #576]
  406618:	ldr	w0, [x20, #8]
  40661c:	mov	w21, #0x1                   	// #1
  406620:	mov	w1, #0x0                   	// #0
  406624:	sub	w2, w21, w0
  406628:	add	x0, x19, w0, sxtw #4
  40662c:	sbfiz	x2, x2, #4, #32
  406630:	bl	4018c0 <memset@plt>
  406634:	str	w21, [x20, #8]
  406638:	ldp	x20, x21, [x19]
  40663c:	add	x6, sp, #0x70
  406640:	ldp	x7, x0, [sp, #144]
  406644:	str	x0, [sp]
  406648:	ldp	w4, w26, [sp, #104]
  40664c:	mov	x2, x22
  406650:	mov	x1, x20
  406654:	mov	x0, x21
  406658:	orr	w26, w26, #0x1
  40665c:	mov	x3, #0xffffffffffffffff    	// #-1
  406660:	mov	w5, w26
  406664:	bl	404128 <__fxstatat@plt+0x25d8>
  406668:	cmp	x20, x0
  40666c:	b.hi	4066bc <__fxstatat@plt+0x4b6c>  // b.pmore
  406670:	add	x20, x0, #0x1
  406674:	str	x20, [x19]
  406678:	cmp	x21, x23
  40667c:	b.eq	406688 <__fxstatat@plt+0x4b38>  // b.none
  406680:	mov	x0, x21
  406684:	bl	4019f0 <free@plt>
  406688:	mov	x0, x20
  40668c:	bl	407d88 <__fxstatat@plt+0x6238>
  406690:	ldp	x7, x1, [sp, #144]
  406694:	str	x0, [x19, #8]
  406698:	ldr	w4, [sp, #104]
  40669c:	mov	x21, x0
  4066a0:	str	x1, [sp]
  4066a4:	add	x6, sp, #0x70
  4066a8:	mov	w5, w26
  4066ac:	mov	x2, x22
  4066b0:	mov	x1, x20
  4066b4:	mov	x3, #0xffffffffffffffff    	// #-1
  4066b8:	bl	404128 <__fxstatat@plt+0x25d8>
  4066bc:	mov	x0, x21
  4066c0:	ldp	x29, x30, [sp, #16]
  4066c4:	ldp	x19, x20, [sp, #32]
  4066c8:	ldp	x21, x22, [sp, #48]
  4066cc:	str	w25, [x24]
  4066d0:	ldp	x23, x24, [sp, #64]
  4066d4:	ldp	x25, x26, [sp, #80]
  4066d8:	add	sp, sp, #0xa0
  4066dc:	ret
  4066e0:	mov	x1, #0x10                  	// #16
  4066e4:	mov	x0, #0x0                   	// #0
  4066e8:	bl	407db8 <__fxstatat@plt+0x6268>
  4066ec:	mov	x19, x0
  4066f0:	str	x0, [x21, #576]
  4066f4:	ldp	x0, x1, [x20, #16]
  4066f8:	stp	x0, x1, [x19]
  4066fc:	b	406618 <__fxstatat@plt+0x4ac8>
  406700:	sub	sp, sp, #0xb0
  406704:	stp	x29, x30, [sp, #16]
  406708:	add	x29, sp, #0x10
  40670c:	stp	x21, x22, [sp, #48]
  406710:	adrp	x21, 421000 <__fxstatat@plt+0x1f4b0>
  406714:	add	x21, x21, #0x310
  406718:	mov	x22, x0
  40671c:	stp	x19, x20, [sp, #32]
  406720:	ldp	x4, x5, [x21, #256]
  406724:	stp	x4, x5, [sp, #120]
  406728:	ldr	w4, [sp, #132]
  40672c:	ldp	x6, x7, [x21, #272]
  406730:	stp	x6, x7, [sp, #136]
  406734:	mvn	w2, w4, lsr #26
  406738:	ldp	x6, x7, [x21, #288]
  40673c:	ubfiz	w2, w2, #26, #1
  406740:	ldr	x0, [x21, #304]
  406744:	eor	w2, w2, w4
  406748:	stp	x23, x24, [sp, #64]
  40674c:	adrp	x24, 421000 <__fxstatat@plt+0x1f4b0>
  406750:	add	x20, x24, #0x240
  406754:	mov	x23, x1
  406758:	stp	x25, x26, [sp, #80]
  40675c:	str	x27, [sp, #96]
  406760:	str	w2, [sp, #132]
  406764:	stp	x6, x7, [sp, #152]
  406768:	str	x0, [sp, #168]
  40676c:	bl	401b10 <__errno_location@plt>
  406770:	ldr	w1, [x20, #8]
  406774:	mov	x25, x0
  406778:	ldr	x19, [x24, #576]
  40677c:	cmp	w1, #0x0
  406780:	ldr	w26, [x0]
  406784:	b.gt	4067c8 <__fxstatat@plt+0x4c78>
  406788:	add	x0, x20, #0x10
  40678c:	cmp	x19, x0
  406790:	b.eq	406874 <__fxstatat@plt+0x4d24>  // b.none
  406794:	mov	x0, x19
  406798:	mov	x1, #0x10                  	// #16
  40679c:	bl	407db8 <__fxstatat@plt+0x6268>
  4067a0:	mov	x19, x0
  4067a4:	str	x0, [x24, #576]
  4067a8:	ldr	w0, [x20, #8]
  4067ac:	mov	w24, #0x1                   	// #1
  4067b0:	mov	w1, #0x0                   	// #0
  4067b4:	sub	w2, w24, w0
  4067b8:	add	x0, x19, w0, sxtw #4
  4067bc:	sbfiz	x2, x2, #4, #32
  4067c0:	bl	4018c0 <memset@plt>
  4067c4:	str	w24, [x20, #8]
  4067c8:	ldp	x20, x24, [x19]
  4067cc:	add	x6, sp, #0x80
  4067d0:	ldp	x7, x0, [sp, #160]
  4067d4:	str	x0, [sp]
  4067d8:	ldp	w4, w27, [sp, #120]
  4067dc:	mov	x3, x23
  4067e0:	mov	x2, x22
  4067e4:	mov	x1, x20
  4067e8:	orr	w27, w27, #0x1
  4067ec:	mov	x0, x24
  4067f0:	mov	w5, w27
  4067f4:	bl	404128 <__fxstatat@plt+0x25d8>
  4067f8:	cmp	x20, x0
  4067fc:	b.hi	40684c <__fxstatat@plt+0x4cfc>  // b.pmore
  406800:	add	x20, x0, #0x1
  406804:	str	x20, [x19]
  406808:	cmp	x24, x21
  40680c:	b.eq	406818 <__fxstatat@plt+0x4cc8>  // b.none
  406810:	mov	x0, x24
  406814:	bl	4019f0 <free@plt>
  406818:	mov	x0, x20
  40681c:	bl	407d88 <__fxstatat@plt+0x6238>
  406820:	ldp	x7, x1, [sp, #160]
  406824:	str	x0, [x19, #8]
  406828:	ldr	w4, [sp, #120]
  40682c:	mov	x24, x0
  406830:	str	x1, [sp]
  406834:	add	x6, sp, #0x80
  406838:	mov	w5, w27
  40683c:	mov	x3, x23
  406840:	mov	x2, x22
  406844:	mov	x1, x20
  406848:	bl	404128 <__fxstatat@plt+0x25d8>
  40684c:	mov	x0, x24
  406850:	ldp	x29, x30, [sp, #16]
  406854:	ldp	x19, x20, [sp, #32]
  406858:	ldp	x21, x22, [sp, #48]
  40685c:	ldp	x23, x24, [sp, #64]
  406860:	ldr	x27, [sp, #96]
  406864:	str	w26, [x25]
  406868:	ldp	x25, x26, [sp, #80]
  40686c:	add	sp, sp, #0xb0
  406870:	ret
  406874:	mov	x1, #0x10                  	// #16
  406878:	mov	x0, #0x0                   	// #0
  40687c:	bl	407db8 <__fxstatat@plt+0x6268>
  406880:	mov	x19, x0
  406884:	str	x0, [x24, #576]
  406888:	ldp	x0, x1, [x20, #16]
  40688c:	stp	x0, x1, [x19]
  406890:	b	4067a8 <__fxstatat@plt+0x4c58>
  406894:	nop
  406898:	stp	x29, x30, [sp, #-128]!
  40689c:	cmp	w1, #0xa
  4068a0:	mov	x29, sp
  4068a4:	stp	xzr, xzr, [sp, #16]
  4068a8:	stp	xzr, xzr, [sp, #32]
  4068ac:	stp	xzr, xzr, [sp, #48]
  4068b0:	str	xzr, [sp, #64]
  4068b4:	b.eq	4068e0 <__fxstatat@plt+0x4d90>  // b.none
  4068b8:	mov	w4, w1
  4068bc:	mov	w5, #0x4000000             	// #67108864
  4068c0:	mov	x1, x2
  4068c4:	add	x3, sp, #0x10
  4068c8:	mov	x2, #0xffffffffffffffff    	// #-1
  4068cc:	str	w4, [sp, #16]
  4068d0:	str	w5, [sp, #28]
  4068d4:	bl	4052c8 <__fxstatat@plt+0x3778>
  4068d8:	ldp	x29, x30, [sp], #128
  4068dc:	ret
  4068e0:	bl	401950 <abort@plt>
  4068e4:	nop
  4068e8:	adrp	x4, 421000 <__fxstatat@plt+0x1f4b0>
  4068ec:	add	x4, x4, #0x310
  4068f0:	stp	x29, x30, [sp, #-80]!
  4068f4:	mov	x5, x1
  4068f8:	mov	w1, #0xa                   	// #10
  4068fc:	mov	x29, sp
  406900:	ldp	x8, x9, [x4, #256]
  406904:	stp	x8, x9, [sp, #24]
  406908:	cmp	x5, #0x0
  40690c:	str	w1, [sp, #24]
  406910:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  406914:	ldp	x10, x11, [x4, #272]
  406918:	stp	x10, x11, [sp, #40]
  40691c:	ldp	x8, x9, [x4, #288]
  406920:	stp	x8, x9, [sp, #56]
  406924:	ldr	x1, [x4, #304]
  406928:	str	x1, [sp, #72]
  40692c:	b.eq	406950 <__fxstatat@plt+0x4e00>  // b.none
  406930:	mov	x4, x2
  406934:	mov	x1, x3
  406938:	mov	x2, #0xffffffffffffffff    	// #-1
  40693c:	add	x3, sp, #0x18
  406940:	stp	x5, x4, [sp, #64]
  406944:	bl	4052c8 <__fxstatat@plt+0x3778>
  406948:	ldp	x29, x30, [sp], #80
  40694c:	ret
  406950:	bl	401950 <abort@plt>
  406954:	nop
  406958:	adrp	x5, 421000 <__fxstatat@plt+0x1f4b0>
  40695c:	add	x5, x5, #0x310
  406960:	stp	x29, x30, [sp, #-80]!
  406964:	mov	x6, x1
  406968:	mov	w1, #0xa                   	// #10
  40696c:	mov	x29, sp
  406970:	ldp	x8, x9, [x5, #256]
  406974:	stp	x8, x9, [sp, #24]
  406978:	cmp	x6, #0x0
  40697c:	str	w1, [sp, #24]
  406980:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  406984:	ldp	x10, x11, [x5, #272]
  406988:	stp	x10, x11, [sp, #40]
  40698c:	ldp	x8, x9, [x5, #288]
  406990:	stp	x8, x9, [sp, #56]
  406994:	ldr	x1, [x5, #304]
  406998:	str	x1, [sp, #72]
  40699c:	b.eq	4069c0 <__fxstatat@plt+0x4e70>  // b.none
  4069a0:	mov	x5, x2
  4069a4:	mov	x1, x3
  4069a8:	mov	x2, x4
  4069ac:	add	x3, sp, #0x18
  4069b0:	stp	x6, x5, [sp, #64]
  4069b4:	bl	4052c8 <__fxstatat@plt+0x3778>
  4069b8:	ldp	x29, x30, [sp], #80
  4069bc:	ret
  4069c0:	bl	401950 <abort@plt>
  4069c4:	nop
  4069c8:	sub	sp, sp, #0xb0
  4069cc:	cmp	x0, #0x0
  4069d0:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4069d4:	stp	x29, x30, [sp, #16]
  4069d8:	add	x29, sp, #0x10
  4069dc:	stp	x21, x22, [sp, #48]
  4069e0:	adrp	x22, 421000 <__fxstatat@plt+0x1f4b0>
  4069e4:	add	x22, x22, #0x310
  4069e8:	mov	x21, x0
  4069ec:	stp	x19, x20, [sp, #32]
  4069f0:	mov	w19, #0xa                   	// #10
  4069f4:	ldp	x4, x5, [x22, #256]
  4069f8:	stp	x4, x5, [sp, #120]
  4069fc:	ldp	x4, x5, [x22, #272]
  406a00:	stp	x23, x24, [sp, #64]
  406a04:	ldp	x6, x7, [x22, #288]
  406a08:	stp	x25, x26, [sp, #80]
  406a0c:	ldr	x0, [x22, #304]
  406a10:	str	x27, [sp, #96]
  406a14:	str	w19, [sp, #120]
  406a18:	stp	x4, x5, [sp, #136]
  406a1c:	stp	x6, x7, [sp, #152]
  406a20:	str	x0, [sp, #168]
  406a24:	b.eq	406b74 <__fxstatat@plt+0x5024>  // b.none
  406a28:	adrp	x27, 421000 <__fxstatat@plt+0x1f4b0>
  406a2c:	add	x26, x27, #0x240
  406a30:	mov	x20, x1
  406a34:	mov	x24, x2
  406a38:	stp	x21, x1, [sp, #160]
  406a3c:	bl	401b10 <__errno_location@plt>
  406a40:	ldr	w1, [x26, #8]
  406a44:	mov	w4, w19
  406a48:	ldr	w25, [x0]
  406a4c:	ldr	x19, [x27, #576]
  406a50:	mov	x23, x0
  406a54:	cmp	w1, #0x0
  406a58:	b.gt	406aa8 <__fxstatat@plt+0x4f58>
  406a5c:	add	x0, x26, #0x10
  406a60:	cmp	x19, x0
  406a64:	b.eq	406b54 <__fxstatat@plt+0x5004>  // b.none
  406a68:	mov	x0, x19
  406a6c:	mov	x1, #0x10                  	// #16
  406a70:	bl	407db8 <__fxstatat@plt+0x6268>
  406a74:	mov	x19, x0
  406a78:	str	x0, [x27, #576]
  406a7c:	ldr	w0, [x26, #8]
  406a80:	mov	w20, #0x1                   	// #1
  406a84:	mov	w1, #0x0                   	// #0
  406a88:	sub	w2, w20, w0
  406a8c:	add	x0, x19, w0, sxtw #4
  406a90:	sbfiz	x2, x2, #4, #32
  406a94:	bl	4018c0 <memset@plt>
  406a98:	ldr	w4, [sp, #120]
  406a9c:	str	w20, [x26, #8]
  406aa0:	ldr	x21, [sp, #160]
  406aa4:	ldr	x20, [sp, #168]
  406aa8:	mov	x7, x21
  406aac:	ldp	x27, x21, [x19]
  406ab0:	str	x20, [sp]
  406ab4:	ldr	w26, [sp, #124]
  406ab8:	add	x6, sp, #0x80
  406abc:	mov	x2, x24
  406ac0:	mov	x3, #0xffffffffffffffff    	// #-1
  406ac4:	orr	w26, w26, #0x1
  406ac8:	mov	w5, w26
  406acc:	mov	x1, x27
  406ad0:	mov	x0, x21
  406ad4:	bl	404128 <__fxstatat@plt+0x25d8>
  406ad8:	cmp	x27, x0
  406adc:	b.hi	406b2c <__fxstatat@plt+0x4fdc>  // b.pmore
  406ae0:	add	x20, x0, #0x1
  406ae4:	str	x20, [x19]
  406ae8:	cmp	x21, x22
  406aec:	b.eq	406af8 <__fxstatat@plt+0x4fa8>  // b.none
  406af0:	mov	x0, x21
  406af4:	bl	4019f0 <free@plt>
  406af8:	mov	x0, x20
  406afc:	bl	407d88 <__fxstatat@plt+0x6238>
  406b00:	ldp	x7, x1, [sp, #160]
  406b04:	str	x0, [x19, #8]
  406b08:	ldr	w4, [sp, #120]
  406b0c:	mov	x21, x0
  406b10:	str	x1, [sp]
  406b14:	add	x6, sp, #0x80
  406b18:	mov	w5, w26
  406b1c:	mov	x2, x24
  406b20:	mov	x1, x20
  406b24:	mov	x3, #0xffffffffffffffff    	// #-1
  406b28:	bl	404128 <__fxstatat@plt+0x25d8>
  406b2c:	mov	x0, x21
  406b30:	ldp	x29, x30, [sp, #16]
  406b34:	ldp	x19, x20, [sp, #32]
  406b38:	ldp	x21, x22, [sp, #48]
  406b3c:	ldr	x27, [sp, #96]
  406b40:	str	w25, [x23]
  406b44:	ldp	x23, x24, [sp, #64]
  406b48:	ldp	x25, x26, [sp, #80]
  406b4c:	add	sp, sp, #0xb0
  406b50:	ret
  406b54:	mov	x1, #0x10                  	// #16
  406b58:	mov	x0, #0x0                   	// #0
  406b5c:	bl	407db8 <__fxstatat@plt+0x6268>
  406b60:	mov	x19, x0
  406b64:	str	x0, [x27, #576]
  406b68:	ldp	x0, x1, [x26, #16]
  406b6c:	stp	x0, x1, [x19]
  406b70:	b	406a7c <__fxstatat@plt+0x4f2c>
  406b74:	bl	401950 <abort@plt>
  406b78:	sub	sp, sp, #0xb0
  406b7c:	cmp	x0, #0x0
  406b80:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  406b84:	stp	x29, x30, [sp, #16]
  406b88:	add	x29, sp, #0x10
  406b8c:	stp	x21, x22, [sp, #48]
  406b90:	adrp	x22, 421000 <__fxstatat@plt+0x1f4b0>
  406b94:	add	x22, x22, #0x310
  406b98:	mov	x21, x0
  406b9c:	stp	x19, x20, [sp, #32]
  406ba0:	mov	w19, #0xa                   	// #10
  406ba4:	ldp	x6, x7, [x22, #256]
  406ba8:	stp	x6, x7, [sp, #120]
  406bac:	add	x4, x22, #0x100
  406bb0:	ldp	x6, x7, [x4, #16]
  406bb4:	stp	x23, x24, [sp, #64]
  406bb8:	ldp	x8, x9, [x4, #32]
  406bbc:	stp	x25, x26, [sp, #80]
  406bc0:	ldr	x0, [x4, #48]
  406bc4:	stp	x27, x28, [sp, #96]
  406bc8:	str	w19, [sp, #120]
  406bcc:	stp	x6, x7, [sp, #136]
  406bd0:	stp	x8, x9, [sp, #152]
  406bd4:	str	x0, [sp, #168]
  406bd8:	b.eq	406d2c <__fxstatat@plt+0x51dc>  // b.none
  406bdc:	adrp	x28, 421000 <__fxstatat@plt+0x1f4b0>
  406be0:	add	x27, x28, #0x240
  406be4:	mov	x20, x1
  406be8:	mov	x24, x2
  406bec:	mov	x25, x3
  406bf0:	stp	x21, x1, [sp, #160]
  406bf4:	bl	401b10 <__errno_location@plt>
  406bf8:	ldr	w1, [x27, #8]
  406bfc:	mov	w4, w19
  406c00:	ldr	w26, [x0]
  406c04:	mov	x23, x0
  406c08:	ldr	x19, [x28, #576]
  406c0c:	cmp	w1, #0x0
  406c10:	b.gt	406c60 <__fxstatat@plt+0x5110>
  406c14:	add	x0, x27, #0x10
  406c18:	cmp	x19, x0
  406c1c:	b.eq	406d0c <__fxstatat@plt+0x51bc>  // b.none
  406c20:	mov	x0, x19
  406c24:	mov	x1, #0x10                  	// #16
  406c28:	bl	407db8 <__fxstatat@plt+0x6268>
  406c2c:	mov	x19, x0
  406c30:	str	x0, [x28, #576]
  406c34:	ldr	w0, [x27, #8]
  406c38:	mov	w20, #0x1                   	// #1
  406c3c:	mov	w1, #0x0                   	// #0
  406c40:	sub	w2, w20, w0
  406c44:	add	x0, x19, w0, sxtw #4
  406c48:	sbfiz	x2, x2, #4, #32
  406c4c:	bl	4018c0 <memset@plt>
  406c50:	ldr	w4, [sp, #120]
  406c54:	str	w20, [x27, #8]
  406c58:	ldr	x21, [sp, #160]
  406c5c:	ldr	x20, [sp, #168]
  406c60:	mov	x7, x21
  406c64:	ldp	x28, x21, [x19]
  406c68:	str	x20, [sp]
  406c6c:	ldr	w27, [sp, #124]
  406c70:	add	x6, sp, #0x80
  406c74:	mov	x3, x25
  406c78:	mov	x2, x24
  406c7c:	orr	w27, w27, #0x1
  406c80:	mov	w5, w27
  406c84:	mov	x1, x28
  406c88:	mov	x0, x21
  406c8c:	bl	404128 <__fxstatat@plt+0x25d8>
  406c90:	cmp	x28, x0
  406c94:	b.hi	406ce4 <__fxstatat@plt+0x5194>  // b.pmore
  406c98:	add	x20, x0, #0x1
  406c9c:	str	x20, [x19]
  406ca0:	cmp	x21, x22
  406ca4:	b.eq	406cb0 <__fxstatat@plt+0x5160>  // b.none
  406ca8:	mov	x0, x21
  406cac:	bl	4019f0 <free@plt>
  406cb0:	mov	x0, x20
  406cb4:	bl	407d88 <__fxstatat@plt+0x6238>
  406cb8:	ldp	x7, x1, [sp, #160]
  406cbc:	str	x0, [x19, #8]
  406cc0:	ldr	w4, [sp, #120]
  406cc4:	mov	x21, x0
  406cc8:	str	x1, [sp]
  406ccc:	add	x6, sp, #0x80
  406cd0:	mov	w5, w27
  406cd4:	mov	x3, x25
  406cd8:	mov	x2, x24
  406cdc:	mov	x1, x20
  406ce0:	bl	404128 <__fxstatat@plt+0x25d8>
  406ce4:	mov	x0, x21
  406ce8:	ldp	x29, x30, [sp, #16]
  406cec:	ldp	x19, x20, [sp, #32]
  406cf0:	ldp	x21, x22, [sp, #48]
  406cf4:	ldp	x27, x28, [sp, #96]
  406cf8:	str	w26, [x23]
  406cfc:	ldp	x23, x24, [sp, #64]
  406d00:	ldp	x25, x26, [sp, #80]
  406d04:	add	sp, sp, #0xb0
  406d08:	ret
  406d0c:	mov	x1, #0x10                  	// #16
  406d10:	mov	x0, #0x0                   	// #0
  406d14:	bl	407db8 <__fxstatat@plt+0x6268>
  406d18:	mov	x19, x0
  406d1c:	str	x0, [x28, #576]
  406d20:	ldp	x0, x1, [x27, #16]
  406d24:	stp	x0, x1, [x19]
  406d28:	b	406c34 <__fxstatat@plt+0x50e4>
  406d2c:	bl	401950 <abort@plt>
  406d30:	sub	sp, sp, #0x80
  406d34:	stp	x29, x30, [sp, #16]
  406d38:	add	x29, sp, #0x10
  406d3c:	stp	x19, x20, [sp, #32]
  406d40:	mov	w19, w0
  406d44:	stp	x21, x22, [sp, #48]
  406d48:	stp	x23, x24, [sp, #64]
  406d4c:	mov	x23, x1
  406d50:	mov	x24, x2
  406d54:	stp	x25, x26, [sp, #80]
  406d58:	adrp	x26, 421000 <__fxstatat@plt+0x1f4b0>
  406d5c:	stp	x27, x28, [sp, #96]
  406d60:	bl	401b10 <__errno_location@plt>
  406d64:	mov	x22, x0
  406d68:	ldr	w0, [x0]
  406d6c:	str	w0, [sp, #124]
  406d70:	ldr	x21, [x26, #576]
  406d74:	tbnz	w19, #31, 406eb8 <__fxstatat@plt+0x5368>
  406d78:	add	x20, x26, #0x240
  406d7c:	ldr	w0, [x20, #8]
  406d80:	cmp	w19, w0
  406d84:	b.lt	406dd4 <__fxstatat@plt+0x5284>  // b.tstop
  406d88:	mov	w0, #0x7fffffff            	// #2147483647
  406d8c:	cmp	w19, w0
  406d90:	b.eq	406eb4 <__fxstatat@plt+0x5364>  // b.none
  406d94:	add	w27, w19, #0x1
  406d98:	add	x0, x20, #0x10
  406d9c:	cmp	x21, x0
  406da0:	sbfiz	x1, x27, #4, #32
  406da4:	b.eq	406e98 <__fxstatat@plt+0x5348>  // b.none
  406da8:	mov	x0, x21
  406dac:	bl	407db8 <__fxstatat@plt+0x6268>
  406db0:	mov	x21, x0
  406db4:	str	x0, [x26, #576]
  406db8:	ldr	w0, [x20, #8]
  406dbc:	mov	w1, #0x0                   	// #0
  406dc0:	sub	w2, w27, w0
  406dc4:	add	x0, x21, w0, sxtw #4
  406dc8:	sbfiz	x2, x2, #4, #32
  406dcc:	bl	4018c0 <memset@plt>
  406dd0:	str	w27, [x20, #8]
  406dd4:	sbfiz	x19, x19, #4, #32
  406dd8:	add	x6, x20, #0x28
  406ddc:	add	x26, x21, x19
  406de0:	mov	x3, x24
  406de4:	ldp	x7, x0, [x20, #72]
  406de8:	mov	x2, x23
  406dec:	ldp	w4, w5, [x20, #32]
  406df0:	ldr	x27, [x21, x19]
  406df4:	orr	w25, w5, #0x1
  406df8:	ldr	x28, [x26, #8]
  406dfc:	str	x0, [sp]
  406e00:	mov	x1, x27
  406e04:	mov	w5, w25
  406e08:	mov	x0, x28
  406e0c:	bl	404128 <__fxstatat@plt+0x25d8>
  406e10:	cmp	x27, x0
  406e14:	b.hi	406e6c <__fxstatat@plt+0x531c>  // b.pmore
  406e18:	add	x27, x0, #0x1
  406e1c:	str	x27, [x21, x19]
  406e20:	adrp	x0, 421000 <__fxstatat@plt+0x1f4b0>
  406e24:	add	x0, x0, #0x310
  406e28:	cmp	x28, x0
  406e2c:	b.eq	406e38 <__fxstatat@plt+0x52e8>  // b.none
  406e30:	mov	x0, x28
  406e34:	bl	4019f0 <free@plt>
  406e38:	mov	x0, x27
  406e3c:	bl	407d88 <__fxstatat@plt+0x6238>
  406e40:	ldp	x7, x1, [x20, #72]
  406e44:	str	x0, [x26, #8]
  406e48:	ldr	w4, [x20, #32]
  406e4c:	mov	x28, x0
  406e50:	str	x1, [sp]
  406e54:	mov	w5, w25
  406e58:	mov	x3, x24
  406e5c:	mov	x2, x23
  406e60:	add	x6, x20, #0x28
  406e64:	mov	x1, x27
  406e68:	bl	404128 <__fxstatat@plt+0x25d8>
  406e6c:	ldr	w0, [sp, #124]
  406e70:	ldp	x29, x30, [sp, #16]
  406e74:	ldp	x19, x20, [sp, #32]
  406e78:	ldp	x23, x24, [sp, #64]
  406e7c:	ldp	x25, x26, [sp, #80]
  406e80:	str	w0, [x22]
  406e84:	mov	x0, x28
  406e88:	ldp	x21, x22, [sp, #48]
  406e8c:	ldp	x27, x28, [sp, #96]
  406e90:	add	sp, sp, #0x80
  406e94:	ret
  406e98:	mov	x0, #0x0                   	// #0
  406e9c:	bl	407db8 <__fxstatat@plt+0x6268>
  406ea0:	mov	x21, x0
  406ea4:	str	x0, [x26, #576]
  406ea8:	ldp	x0, x1, [x20, #16]
  406eac:	stp	x0, x1, [x21]
  406eb0:	b	406db8 <__fxstatat@plt+0x5268>
  406eb4:	bl	407f50 <__fxstatat@plt+0x6400>
  406eb8:	bl	401950 <abort@plt>
  406ebc:	nop
  406ec0:	sub	sp, sp, #0x70
  406ec4:	stp	x29, x30, [sp, #16]
  406ec8:	add	x29, sp, #0x10
  406ecc:	stp	x19, x20, [sp, #32]
  406ed0:	stp	x21, x22, [sp, #48]
  406ed4:	adrp	x21, 421000 <__fxstatat@plt+0x1f4b0>
  406ed8:	add	x19, x21, #0x240
  406edc:	stp	x23, x24, [sp, #64]
  406ee0:	mov	x24, x0
  406ee4:	stp	x25, x26, [sp, #80]
  406ee8:	mov	x25, x1
  406eec:	str	x27, [sp, #96]
  406ef0:	bl	401b10 <__errno_location@plt>
  406ef4:	mov	x23, x0
  406ef8:	ldr	w0, [x19, #8]
  406efc:	ldr	x20, [x21, #576]
  406f00:	cmp	w0, #0x0
  406f04:	ldr	w26, [x23]
  406f08:	b.gt	406f4c <__fxstatat@plt+0x53fc>
  406f0c:	add	x0, x19, #0x10
  406f10:	cmp	x20, x0
  406f14:	b.eq	407000 <__fxstatat@plt+0x54b0>  // b.none
  406f18:	mov	x0, x20
  406f1c:	mov	x1, #0x10                  	// #16
  406f20:	bl	407db8 <__fxstatat@plt+0x6268>
  406f24:	mov	x20, x0
  406f28:	str	x0, [x21, #576]
  406f2c:	ldr	w0, [x19, #8]
  406f30:	mov	w21, #0x1                   	// #1
  406f34:	mov	w1, #0x0                   	// #0
  406f38:	sub	w2, w21, w0
  406f3c:	add	x0, x20, w0, sxtw #4
  406f40:	sbfiz	x2, x2, #4, #32
  406f44:	bl	4018c0 <memset@plt>
  406f48:	str	w21, [x19, #8]
  406f4c:	ldp	x21, x22, [x20]
  406f50:	add	x6, x19, #0x28
  406f54:	ldp	x7, x0, [x19, #72]
  406f58:	str	x0, [sp]
  406f5c:	ldp	w4, w27, [x19, #32]
  406f60:	mov	x3, x25
  406f64:	mov	x2, x24
  406f68:	mov	x1, x21
  406f6c:	orr	w27, w27, #0x1
  406f70:	mov	x0, x22
  406f74:	mov	w5, w27
  406f78:	bl	404128 <__fxstatat@plt+0x25d8>
  406f7c:	cmp	x21, x0
  406f80:	b.hi	406fd8 <__fxstatat@plt+0x5488>  // b.pmore
  406f84:	add	x21, x0, #0x1
  406f88:	str	x21, [x20]
  406f8c:	adrp	x0, 421000 <__fxstatat@plt+0x1f4b0>
  406f90:	add	x0, x0, #0x310
  406f94:	cmp	x22, x0
  406f98:	b.eq	406fa4 <__fxstatat@plt+0x5454>  // b.none
  406f9c:	mov	x0, x22
  406fa0:	bl	4019f0 <free@plt>
  406fa4:	mov	x0, x21
  406fa8:	bl	407d88 <__fxstatat@plt+0x6238>
  406fac:	ldp	x7, x1, [x19, #72]
  406fb0:	str	x0, [x20, #8]
  406fb4:	ldr	w4, [x19, #32]
  406fb8:	mov	x22, x0
  406fbc:	str	x1, [sp]
  406fc0:	mov	w5, w27
  406fc4:	mov	x3, x25
  406fc8:	mov	x2, x24
  406fcc:	add	x6, x19, #0x28
  406fd0:	mov	x1, x21
  406fd4:	bl	404128 <__fxstatat@plt+0x25d8>
  406fd8:	mov	x0, x22
  406fdc:	ldp	x29, x30, [sp, #16]
  406fe0:	ldp	x19, x20, [sp, #32]
  406fe4:	ldp	x21, x22, [sp, #48]
  406fe8:	ldr	x27, [sp, #96]
  406fec:	str	w26, [x23]
  406ff0:	ldp	x23, x24, [sp, #64]
  406ff4:	ldp	x25, x26, [sp, #80]
  406ff8:	add	sp, sp, #0x70
  406ffc:	ret
  407000:	mov	x1, #0x10                  	// #16
  407004:	mov	x0, #0x0                   	// #0
  407008:	bl	407db8 <__fxstatat@plt+0x6268>
  40700c:	mov	x20, x0
  407010:	str	x0, [x21, #576]
  407014:	ldp	x0, x1, [x19, #16]
  407018:	stp	x0, x1, [x20]
  40701c:	b	406f2c <__fxstatat@plt+0x53dc>
  407020:	sub	sp, sp, #0x70
  407024:	stp	x29, x30, [sp, #16]
  407028:	add	x29, sp, #0x10
  40702c:	stp	x21, x22, [sp, #48]
  407030:	adrp	x22, 421000 <__fxstatat@plt+0x1f4b0>
  407034:	stp	x19, x20, [sp, #32]
  407038:	mov	w19, w0
  40703c:	stp	x23, x24, [sp, #64]
  407040:	mov	x24, x1
  407044:	stp	x25, x26, [sp, #80]
  407048:	stp	x27, x28, [sp, #96]
  40704c:	bl	401b10 <__errno_location@plt>
  407050:	ldr	w25, [x0]
  407054:	ldr	x21, [x22, #576]
  407058:	tbnz	w19, #31, 40719c <__fxstatat@plt+0x564c>
  40705c:	add	x20, x22, #0x240
  407060:	mov	x23, x0
  407064:	ldr	w0, [x20, #8]
  407068:	cmp	w19, w0
  40706c:	b.lt	4070bc <__fxstatat@plt+0x556c>  // b.tstop
  407070:	mov	w0, #0x7fffffff            	// #2147483647
  407074:	cmp	w19, w0
  407078:	b.eq	407198 <__fxstatat@plt+0x5648>  // b.none
  40707c:	add	w26, w19, #0x1
  407080:	add	x0, x20, #0x10
  407084:	cmp	x21, x0
  407088:	sbfiz	x1, x26, #4, #32
  40708c:	b.eq	40717c <__fxstatat@plt+0x562c>  // b.none
  407090:	mov	x0, x21
  407094:	bl	407db8 <__fxstatat@plt+0x6268>
  407098:	mov	x21, x0
  40709c:	str	x0, [x22, #576]
  4070a0:	ldr	w0, [x20, #8]
  4070a4:	mov	w1, #0x0                   	// #0
  4070a8:	sub	w2, w26, w0
  4070ac:	add	x0, x21, w0, sxtw #4
  4070b0:	sbfiz	x2, x2, #4, #32
  4070b4:	bl	4018c0 <memset@plt>
  4070b8:	str	w26, [x20, #8]
  4070bc:	sbfiz	x19, x19, #4, #32
  4070c0:	add	x6, x20, #0x28
  4070c4:	add	x26, x21, x19
  4070c8:	mov	x2, x24
  4070cc:	ldp	x7, x0, [x20, #72]
  4070d0:	mov	x3, #0xffffffffffffffff    	// #-1
  4070d4:	ldp	w4, w28, [x20, #32]
  4070d8:	ldr	x22, [x21, x19]
  4070dc:	orr	w28, w28, #0x1
  4070e0:	ldr	x27, [x26, #8]
  4070e4:	str	x0, [sp]
  4070e8:	mov	x1, x22
  4070ec:	mov	w5, w28
  4070f0:	mov	x0, x27
  4070f4:	bl	404128 <__fxstatat@plt+0x25d8>
  4070f8:	cmp	x22, x0
  4070fc:	b.hi	407154 <__fxstatat@plt+0x5604>  // b.pmore
  407100:	add	x22, x0, #0x1
  407104:	str	x22, [x21, x19]
  407108:	adrp	x0, 421000 <__fxstatat@plt+0x1f4b0>
  40710c:	add	x0, x0, #0x310
  407110:	cmp	x27, x0
  407114:	b.eq	407120 <__fxstatat@plt+0x55d0>  // b.none
  407118:	mov	x0, x27
  40711c:	bl	4019f0 <free@plt>
  407120:	mov	x0, x22
  407124:	bl	407d88 <__fxstatat@plt+0x6238>
  407128:	ldp	x7, x1, [x20, #72]
  40712c:	str	x0, [x26, #8]
  407130:	ldr	w4, [x20, #32]
  407134:	mov	x27, x0
  407138:	str	x1, [sp]
  40713c:	mov	w5, w28
  407140:	mov	x2, x24
  407144:	add	x6, x20, #0x28
  407148:	mov	x1, x22
  40714c:	mov	x3, #0xffffffffffffffff    	// #-1
  407150:	bl	404128 <__fxstatat@plt+0x25d8>
  407154:	mov	x0, x27
  407158:	ldp	x29, x30, [sp, #16]
  40715c:	ldp	x19, x20, [sp, #32]
  407160:	ldp	x21, x22, [sp, #48]
  407164:	ldp	x27, x28, [sp, #96]
  407168:	str	w25, [x23]
  40716c:	ldp	x23, x24, [sp, #64]
  407170:	ldp	x25, x26, [sp, #80]
  407174:	add	sp, sp, #0x70
  407178:	ret
  40717c:	mov	x0, #0x0                   	// #0
  407180:	bl	407db8 <__fxstatat@plt+0x6268>
  407184:	mov	x21, x0
  407188:	str	x0, [x22, #576]
  40718c:	ldp	x0, x1, [x20, #16]
  407190:	stp	x0, x1, [x21]
  407194:	b	4070a0 <__fxstatat@plt+0x5550>
  407198:	bl	407f50 <__fxstatat@plt+0x6400>
  40719c:	bl	401950 <abort@plt>
  4071a0:	sub	sp, sp, #0x60
  4071a4:	stp	x29, x30, [sp, #16]
  4071a8:	add	x29, sp, #0x10
  4071ac:	stp	x19, x20, [sp, #32]
  4071b0:	stp	x21, x22, [sp, #48]
  4071b4:	adrp	x21, 421000 <__fxstatat@plt+0x1f4b0>
  4071b8:	add	x19, x21, #0x240
  4071bc:	stp	x23, x24, [sp, #64]
  4071c0:	mov	x24, x0
  4071c4:	stp	x25, x26, [sp, #80]
  4071c8:	bl	401b10 <__errno_location@plt>
  4071cc:	mov	x23, x0
  4071d0:	ldr	w0, [x19, #8]
  4071d4:	ldr	x20, [x21, #576]
  4071d8:	cmp	w0, #0x0
  4071dc:	ldr	w25, [x23]
  4071e0:	b.gt	407224 <__fxstatat@plt+0x56d4>
  4071e4:	add	x0, x19, #0x10
  4071e8:	cmp	x20, x0
  4071ec:	b.eq	4072d4 <__fxstatat@plt+0x5784>  // b.none
  4071f0:	mov	x0, x20
  4071f4:	mov	x1, #0x10                  	// #16
  4071f8:	bl	407db8 <__fxstatat@plt+0x6268>
  4071fc:	mov	x20, x0
  407200:	str	x0, [x21, #576]
  407204:	ldr	w0, [x19, #8]
  407208:	mov	w21, #0x1                   	// #1
  40720c:	mov	w1, #0x0                   	// #0
  407210:	sub	w2, w21, w0
  407214:	add	x0, x20, w0, sxtw #4
  407218:	sbfiz	x2, x2, #4, #32
  40721c:	bl	4018c0 <memset@plt>
  407220:	str	w21, [x19, #8]
  407224:	ldp	x21, x22, [x20]
  407228:	add	x6, x19, #0x28
  40722c:	ldp	x7, x0, [x19, #72]
  407230:	str	x0, [sp]
  407234:	ldp	w4, w26, [x19, #32]
  407238:	mov	x2, x24
  40723c:	mov	x1, x21
  407240:	mov	x0, x22
  407244:	orr	w26, w26, #0x1
  407248:	mov	x3, #0xffffffffffffffff    	// #-1
  40724c:	mov	w5, w26
  407250:	bl	404128 <__fxstatat@plt+0x25d8>
  407254:	cmp	x21, x0
  407258:	b.hi	4072b0 <__fxstatat@plt+0x5760>  // b.pmore
  40725c:	add	x21, x0, #0x1
  407260:	str	x21, [x20]
  407264:	adrp	x0, 421000 <__fxstatat@plt+0x1f4b0>
  407268:	add	x0, x0, #0x310
  40726c:	cmp	x22, x0
  407270:	b.eq	40727c <__fxstatat@plt+0x572c>  // b.none
  407274:	mov	x0, x22
  407278:	bl	4019f0 <free@plt>
  40727c:	mov	x0, x21
  407280:	bl	407d88 <__fxstatat@plt+0x6238>
  407284:	ldp	x7, x1, [x19, #72]
  407288:	str	x0, [x20, #8]
  40728c:	ldr	w4, [x19, #32]
  407290:	mov	x22, x0
  407294:	str	x1, [sp]
  407298:	mov	w5, w26
  40729c:	mov	x2, x24
  4072a0:	add	x6, x19, #0x28
  4072a4:	mov	x1, x21
  4072a8:	mov	x3, #0xffffffffffffffff    	// #-1
  4072ac:	bl	404128 <__fxstatat@plt+0x25d8>
  4072b0:	mov	x0, x22
  4072b4:	ldp	x29, x30, [sp, #16]
  4072b8:	ldp	x19, x20, [sp, #32]
  4072bc:	ldp	x21, x22, [sp, #48]
  4072c0:	str	w25, [x23]
  4072c4:	ldp	x23, x24, [sp, #64]
  4072c8:	ldp	x25, x26, [sp, #80]
  4072cc:	add	sp, sp, #0x60
  4072d0:	ret
  4072d4:	mov	x1, #0x10                  	// #16
  4072d8:	mov	x0, #0x0                   	// #0
  4072dc:	bl	407db8 <__fxstatat@plt+0x6268>
  4072e0:	mov	x20, x0
  4072e4:	str	x0, [x21, #576]
  4072e8:	ldp	x0, x1, [x19, #16]
  4072ec:	stp	x0, x1, [x20]
  4072f0:	b	407204 <__fxstatat@plt+0x56b4>
  4072f4:	nop
  4072f8:	stp	x29, x30, [sp, #-160]!
  4072fc:	adrp	x1, 40c000 <__fxstatat@plt+0xa4b0>
  407300:	add	x1, x1, #0xd98
  407304:	mov	x29, sp
  407308:	add	x2, sp, #0x20
  40730c:	str	x19, [sp, #16]
  407310:	mov	x19, x0
  407314:	mov	w0, #0x0                   	// #0
  407318:	bl	401a70 <__lxstat@plt>
  40731c:	cbnz	w0, 40733c <__fxstatat@plt+0x57ec>
  407320:	ldr	q0, [sp, #32]
  407324:	mov	x0, x19
  407328:	ext	v0.16b, v0.16b, v0.16b, #8
  40732c:	str	q0, [x19]
  407330:	ldr	x19, [sp, #16]
  407334:	ldp	x29, x30, [sp], #160
  407338:	ret
  40733c:	mov	x0, #0x0                   	// #0
  407340:	ldr	x19, [sp, #16]
  407344:	ldp	x29, x30, [sp], #160
  407348:	ret
  40734c:	nop
  407350:	sub	sp, sp, #0x50
  407354:	stp	x29, x30, [sp, #32]
  407358:	add	x29, sp, #0x20
  40735c:	stp	x19, x20, [sp, #48]
  407360:	mov	x19, x5
  407364:	mov	x20, x4
  407368:	str	x21, [sp, #64]
  40736c:	mov	x5, x3
  407370:	mov	x21, x0
  407374:	cbz	x1, 407550 <__fxstatat@plt+0x5a00>
  407378:	mov	x4, x2
  40737c:	mov	x3, x1
  407380:	adrp	x2, 40d000 <__fxstatat@plt+0xb4b0>
  407384:	mov	w1, #0x1                   	// #1
  407388:	add	x2, x2, #0xac8
  40738c:	bl	4019b0 <__fprintf_chk@plt>
  407390:	mov	w2, #0x5                   	// #5
  407394:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  407398:	mov	x0, #0x0                   	// #0
  40739c:	add	x1, x1, #0xae0
  4073a0:	bl	401aa0 <dcgettext@plt>
  4073a4:	mov	x3, x0
  4073a8:	mov	w4, #0x7e3                 	// #2019
  4073ac:	mov	w1, #0x1                   	// #1
  4073b0:	mov	x0, x21
  4073b4:	adrp	x2, 40d000 <__fxstatat@plt+0xb4b0>
  4073b8:	add	x2, x2, #0xdc0
  4073bc:	bl	4019b0 <__fprintf_chk@plt>
  4073c0:	mov	w2, #0x5                   	// #5
  4073c4:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  4073c8:	mov	x0, #0x0                   	// #0
  4073cc:	add	x1, x1, #0xae8
  4073d0:	bl	401aa0 <dcgettext@plt>
  4073d4:	mov	x1, x21
  4073d8:	bl	401ab0 <fputs_unlocked@plt>
  4073dc:	cmp	x19, #0x5
  4073e0:	b.eq	40756c <__fxstatat@plt+0x5a1c>  // b.none
  4073e4:	b.hi	407438 <__fxstatat@plt+0x58e8>  // b.pmore
  4073e8:	cmp	x19, #0x2
  4073ec:	b.eq	4075ac <__fxstatat@plt+0x5a5c>  // b.none
  4073f0:	b.ls	4074ac <__fxstatat@plt+0x595c>  // b.plast
  4073f4:	cmp	x19, #0x3
  4073f8:	b.eq	40762c <__fxstatat@plt+0x5adc>  // b.none
  4073fc:	mov	w2, #0x5                   	// #5
  407400:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  407404:	mov	x0, #0x0                   	// #0
  407408:	add	x1, x1, #0xc00
  40740c:	bl	401aa0 <dcgettext@plt>
  407410:	mov	x2, x0
  407414:	ldp	x3, x4, [x20]
  407418:	mov	x0, x21
  40741c:	ldp	x5, x6, [x20, #16]
  407420:	mov	w1, #0x1                   	// #1
  407424:	ldp	x29, x30, [sp, #32]
  407428:	ldp	x19, x20, [sp, #48]
  40742c:	ldr	x21, [sp, #64]
  407430:	add	sp, sp, #0x50
  407434:	b	4019b0 <__fprintf_chk@plt>
  407438:	cmp	x19, #0x8
  40743c:	b.eq	407668 <__fxstatat@plt+0x5b18>  // b.none
  407440:	b.ls	4074f0 <__fxstatat@plt+0x59a0>  // b.plast
  407444:	cmp	x19, #0x9
  407448:	b.ne	40761c <__fxstatat@plt+0x5acc>  // b.any
  40744c:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  407450:	add	x1, x1, #0xcd0
  407454:	mov	w2, #0x5                   	// #5
  407458:	mov	x0, #0x0                   	// #0
  40745c:	bl	401aa0 <dcgettext@plt>
  407460:	ldp	x7, x8, [x20, #32]
  407464:	mov	x2, x0
  407468:	ldp	x3, x4, [x20]
  40746c:	mov	x0, x21
  407470:	ldp	x5, x6, [x20, #16]
  407474:	str	x8, [sp]
  407478:	mov	w1, #0x1                   	// #1
  40747c:	ldr	x8, [x20, #48]
  407480:	str	x8, [sp, #8]
  407484:	ldr	x8, [x20, #56]
  407488:	str	x8, [sp, #16]
  40748c:	ldr	x8, [x20, #64]
  407490:	str	x8, [sp, #24]
  407494:	bl	4019b0 <__fprintf_chk@plt>
  407498:	ldp	x29, x30, [sp, #32]
  40749c:	ldp	x19, x20, [sp, #48]
  4074a0:	ldr	x21, [sp, #64]
  4074a4:	add	sp, sp, #0x50
  4074a8:	ret
  4074ac:	cbz	x19, 40753c <__fxstatat@plt+0x59ec>
  4074b0:	cmp	x19, #0x1
  4074b4:	b.ne	40761c <__fxstatat@plt+0x5acc>  // b.any
  4074b8:	mov	w2, #0x5                   	// #5
  4074bc:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  4074c0:	mov	x0, #0x0                   	// #0
  4074c4:	add	x1, x1, #0xbb8
  4074c8:	bl	401aa0 <dcgettext@plt>
  4074cc:	mov	x2, x0
  4074d0:	mov	w1, w19
  4074d4:	mov	x0, x21
  4074d8:	ldr	x3, [x20]
  4074dc:	ldp	x29, x30, [sp, #32]
  4074e0:	ldp	x19, x20, [sp, #48]
  4074e4:	ldr	x21, [sp, #64]
  4074e8:	add	sp, sp, #0x50
  4074ec:	b	4019b0 <__fprintf_chk@plt>
  4074f0:	cmp	x19, #0x6
  4074f4:	b.eq	4075e4 <__fxstatat@plt+0x5a94>  // b.none
  4074f8:	cmp	x19, #0x7
  4074fc:	b.ne	40761c <__fxstatat@plt+0x5acc>  // b.any
  407500:	mov	w2, #0x5                   	// #5
  407504:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  407508:	mov	x0, #0x0                   	// #0
  40750c:	add	x1, x1, #0xc70
  407510:	bl	401aa0 <dcgettext@plt>
  407514:	mov	x2, x0
  407518:	ldp	x7, x8, [x20, #32]
  40751c:	mov	x0, x21
  407520:	ldp	x3, x4, [x20]
  407524:	mov	w1, #0x1                   	// #1
  407528:	ldp	x5, x6, [x20, #16]
  40752c:	str	x8, [sp]
  407530:	ldr	x8, [x20, #48]
  407534:	str	x8, [sp, #8]
  407538:	bl	4019b0 <__fprintf_chk@plt>
  40753c:	ldp	x29, x30, [sp, #32]
  407540:	ldp	x19, x20, [sp, #48]
  407544:	ldr	x21, [sp, #64]
  407548:	add	sp, sp, #0x50
  40754c:	ret
  407550:	mov	x4, x3
  407554:	mov	w1, #0x1                   	// #1
  407558:	mov	x3, x2
  40755c:	adrp	x2, 40d000 <__fxstatat@plt+0xb4b0>
  407560:	add	x2, x2, #0xad8
  407564:	bl	4019b0 <__fprintf_chk@plt>
  407568:	b	407390 <__fxstatat@plt+0x5840>
  40756c:	mov	w2, w19
  407570:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  407574:	mov	x0, #0x0                   	// #0
  407578:	add	x1, x1, #0xc20
  40757c:	bl	401aa0 <dcgettext@plt>
  407580:	mov	x2, x0
  407584:	ldp	x3, x4, [x20]
  407588:	mov	x0, x21
  40758c:	ldp	x5, x6, [x20, #16]
  407590:	mov	w1, #0x1                   	// #1
  407594:	ldp	x29, x30, [sp, #32]
  407598:	ldr	x7, [x20, #32]
  40759c:	ldp	x19, x20, [sp, #48]
  4075a0:	ldr	x21, [sp, #64]
  4075a4:	add	sp, sp, #0x50
  4075a8:	b	4019b0 <__fprintf_chk@plt>
  4075ac:	mov	w2, #0x5                   	// #5
  4075b0:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  4075b4:	mov	x0, #0x0                   	// #0
  4075b8:	add	x1, x1, #0xbc8
  4075bc:	bl	401aa0 <dcgettext@plt>
  4075c0:	mov	x2, x0
  4075c4:	ldp	x3, x4, [x20]
  4075c8:	mov	x0, x21
  4075cc:	ldp	x29, x30, [sp, #32]
  4075d0:	mov	w1, #0x1                   	// #1
  4075d4:	ldp	x19, x20, [sp, #48]
  4075d8:	ldr	x21, [sp, #64]
  4075dc:	add	sp, sp, #0x50
  4075e0:	b	4019b0 <__fprintf_chk@plt>
  4075e4:	mov	w2, #0x5                   	// #5
  4075e8:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  4075ec:	mov	x0, #0x0                   	// #0
  4075f0:	add	x1, x1, #0xc48
  4075f4:	bl	401aa0 <dcgettext@plt>
  4075f8:	mov	x2, x0
  4075fc:	ldp	x3, x4, [x20]
  407600:	mov	x0, x21
  407604:	ldp	x5, x6, [x20, #16]
  407608:	mov	w1, #0x1                   	// #1
  40760c:	ldp	x7, x8, [x20, #32]
  407610:	str	x8, [sp]
  407614:	bl	4019b0 <__fprintf_chk@plt>
  407618:	b	40753c <__fxstatat@plt+0x59ec>
  40761c:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  407620:	mov	w2, #0x5                   	// #5
  407624:	add	x1, x1, #0xd08
  407628:	b	407458 <__fxstatat@plt+0x5908>
  40762c:	mov	w2, #0x5                   	// #5
  407630:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  407634:	mov	x0, #0x0                   	// #0
  407638:	add	x1, x1, #0xbe0
  40763c:	bl	401aa0 <dcgettext@plt>
  407640:	mov	x2, x0
  407644:	ldp	x3, x4, [x20]
  407648:	mov	x0, x21
  40764c:	ldr	x5, [x20, #16]
  407650:	mov	w1, #0x1                   	// #1
  407654:	ldp	x29, x30, [sp, #32]
  407658:	ldp	x19, x20, [sp, #48]
  40765c:	ldr	x21, [sp, #64]
  407660:	add	sp, sp, #0x50
  407664:	b	4019b0 <__fprintf_chk@plt>
  407668:	mov	w2, #0x5                   	// #5
  40766c:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  407670:	mov	x0, #0x0                   	// #0
  407674:	add	x1, x1, #0xca0
  407678:	bl	401aa0 <dcgettext@plt>
  40767c:	mov	x2, x0
  407680:	ldp	x7, x8, [x20, #32]
  407684:	mov	x0, x21
  407688:	ldp	x3, x4, [x20]
  40768c:	mov	w1, #0x1                   	// #1
  407690:	ldp	x5, x6, [x20, #16]
  407694:	str	x8, [sp]
  407698:	ldr	x8, [x20, #48]
  40769c:	str	x8, [sp, #8]
  4076a0:	ldr	x8, [x20, #56]
  4076a4:	str	x8, [sp, #16]
  4076a8:	bl	4019b0 <__fprintf_chk@plt>
  4076ac:	b	40753c <__fxstatat@plt+0x59ec>
  4076b0:	ldr	x5, [x4]
  4076b4:	cbz	x5, 4076d0 <__fxstatat@plt+0x5b80>
  4076b8:	mov	x5, #0x0                   	// #0
  4076bc:	nop
  4076c0:	add	x5, x5, #0x1
  4076c4:	ldr	x6, [x4, x5, lsl #3]
  4076c8:	cbnz	x6, 4076c0 <__fxstatat@plt+0x5b70>
  4076cc:	b	407350 <__fxstatat@plt+0x5800>
  4076d0:	mov	x5, #0x0                   	// #0
  4076d4:	b	407350 <__fxstatat@plt+0x5800>
  4076d8:	stp	x29, x30, [sp, #-96]!
  4076dc:	mov	x29, sp
  4076e0:	ldp	x6, x8, [x4]
  4076e4:	ldr	w7, [x4, #24]
  4076e8:	add	x5, x6, #0xf
  4076ec:	and	x5, x5, #0xfffffffffffffff8
  4076f0:	tbnz	w7, #31, 4077d8 <__fxstatat@plt+0x5c88>
  4076f4:	ldr	x4, [x6]
  4076f8:	str	x4, [sp, #16]
  4076fc:	cbz	x4, 407828 <__fxstatat@plt+0x5cd8>
  407700:	add	x4, x5, #0xf
  407704:	ldr	x5, [x5]
  407708:	str	x5, [sp, #24]
  40770c:	and	x4, x4, #0xfffffffffffffff8
  407710:	cbz	x5, 407814 <__fxstatat@plt+0x5cc4>
  407714:	add	x5, x4, #0xf
  407718:	and	x5, x5, #0xfffffffffffffff8
  40771c:	ldr	x4, [x4]
  407720:	str	x4, [sp, #32]
  407724:	cbz	x4, 4077c4 <__fxstatat@plt+0x5c74>
  407728:	add	x6, x5, #0xf
  40772c:	and	x6, x6, #0xfffffffffffffff8
  407730:	ldr	x4, [x5]
  407734:	str	x4, [sp, #40]
  407738:	cbz	x4, 40783c <__fxstatat@plt+0x5cec>
  40773c:	ldr	x5, [x6]
  407740:	str	x5, [sp, #48]
  407744:	add	x4, x6, #0xf
  407748:	and	x4, x4, #0xfffffffffffffff8
  40774c:	cbz	x5, 407850 <__fxstatat@plt+0x5d00>
  407750:	add	x6, x4, #0xf
  407754:	and	x6, x6, #0xfffffffffffffff8
  407758:	ldr	x4, [x4]
  40775c:	str	x4, [sp, #56]
  407760:	cbz	x4, 407858 <__fxstatat@plt+0x5d08>
  407764:	ldr	x5, [x6]
  407768:	str	x5, [sp, #64]
  40776c:	add	x4, x6, #0xf
  407770:	and	x4, x4, #0xfffffffffffffff8
  407774:	cbz	x5, 407860 <__fxstatat@plt+0x5d10>
  407778:	add	x5, x4, #0xf
  40777c:	and	x5, x5, #0xfffffffffffffff8
  407780:	ldr	x4, [x4]
  407784:	str	x4, [sp, #72]
  407788:	cbz	x4, 407868 <__fxstatat@plt+0x5d18>
  40778c:	add	x6, x5, #0xf
  407790:	and	x6, x6, #0xfffffffffffffff8
  407794:	ldr	x4, [x5]
  407798:	str	x4, [sp, #80]
  40779c:	cbz	x4, 407870 <__fxstatat@plt+0x5d20>
  4077a0:	ldr	x4, [x6]
  4077a4:	str	x4, [sp, #88]
  4077a8:	cmp	x4, #0x0
  4077ac:	cset	x5, ne  // ne = any
  4077b0:	add	x5, x5, #0x9
  4077b4:	add	x4, sp, #0x10
  4077b8:	bl	407350 <__fxstatat@plt+0x5800>
  4077bc:	ldp	x29, x30, [sp], #96
  4077c0:	ret
  4077c4:	add	x4, sp, #0x10
  4077c8:	mov	x5, #0x2                   	// #2
  4077cc:	bl	407350 <__fxstatat@plt+0x5800>
  4077d0:	ldp	x29, x30, [sp], #96
  4077d4:	ret
  4077d8:	add	w4, w7, #0x8
  4077dc:	cmp	w4, #0x0
  4077e0:	b.gt	4076f4 <__fxstatat@plt+0x5ba4>
  4077e4:	ldr	x9, [x8, w7, sxtw]
  4077e8:	str	x9, [sp, #16]
  4077ec:	cbz	x9, 407828 <__fxstatat@plt+0x5cd8>
  4077f0:	cbz	w4, 4079a0 <__fxstatat@plt+0x5e50>
  4077f4:	add	w9, w7, #0x10
  4077f8:	cmp	w9, #0x0
  4077fc:	b.le	407878 <__fxstatat@plt+0x5d28>
  407800:	mov	x4, x5
  407804:	mov	x5, x6
  407808:	ldr	x5, [x5]
  40780c:	str	x5, [sp, #24]
  407810:	cbnz	x5, 407714 <__fxstatat@plt+0x5bc4>
  407814:	add	x4, sp, #0x10
  407818:	mov	x5, #0x1                   	// #1
  40781c:	bl	407350 <__fxstatat@plt+0x5800>
  407820:	ldp	x29, x30, [sp], #96
  407824:	ret
  407828:	add	x4, sp, #0x10
  40782c:	mov	x5, #0x0                   	// #0
  407830:	bl	407350 <__fxstatat@plt+0x5800>
  407834:	ldp	x29, x30, [sp], #96
  407838:	ret
  40783c:	add	x4, sp, #0x10
  407840:	mov	x5, #0x3                   	// #3
  407844:	bl	407350 <__fxstatat@plt+0x5800>
  407848:	ldp	x29, x30, [sp], #96
  40784c:	ret
  407850:	mov	x5, #0x4                   	// #4
  407854:	b	4077b4 <__fxstatat@plt+0x5c64>
  407858:	mov	x5, #0x5                   	// #5
  40785c:	b	4077b4 <__fxstatat@plt+0x5c64>
  407860:	mov	x5, #0x6                   	// #6
  407864:	b	4077b4 <__fxstatat@plt+0x5c64>
  407868:	mov	x5, #0x7                   	// #7
  40786c:	b	4077b4 <__fxstatat@plt+0x5c64>
  407870:	mov	x5, #0x8                   	// #8
  407874:	b	4077b4 <__fxstatat@plt+0x5c64>
  407878:	ldr	x4, [x8, w4, sxtw]
  40787c:	str	x4, [sp, #24]
  407880:	cbz	x4, 407814 <__fxstatat@plt+0x5cc4>
  407884:	cbz	w9, 4079c8 <__fxstatat@plt+0x5e78>
  407888:	add	w10, w7, #0x18
  40788c:	mov	x4, x6
  407890:	cmp	w10, #0x0
  407894:	b.gt	40771c <__fxstatat@plt+0x5bcc>
  407898:	ldr	x4, [x8, w9, sxtw]
  40789c:	str	x4, [sp, #32]
  4078a0:	cbz	x4, 4077c4 <__fxstatat@plt+0x5c74>
  4078a4:	cbz	w10, 4079c0 <__fxstatat@plt+0x5e70>
  4078a8:	add	w4, w7, #0x20
  4078ac:	cmp	w4, #0x0
  4078b0:	b.le	4078c4 <__fxstatat@plt+0x5d74>
  4078b4:	add	x4, x6, #0xf
  4078b8:	mov	x5, x6
  4078bc:	and	x6, x4, #0xfffffffffffffff8
  4078c0:	b	407730 <__fxstatat@plt+0x5be0>
  4078c4:	ldr	x5, [x8, w10, sxtw]
  4078c8:	str	x5, [sp, #40]
  4078cc:	cbz	x5, 40783c <__fxstatat@plt+0x5cec>
  4078d0:	cbz	w4, 40773c <__fxstatat@plt+0x5bec>
  4078d4:	add	w5, w7, #0x28
  4078d8:	cmp	w5, #0x0
  4078dc:	b.gt	40773c <__fxstatat@plt+0x5bec>
  4078e0:	ldr	x4, [x8, w4, sxtw]
  4078e4:	str	x4, [sp, #48]
  4078e8:	cbz	x4, 407850 <__fxstatat@plt+0x5d00>
  4078ec:	cbz	w5, 4079b8 <__fxstatat@plt+0x5e68>
  4078f0:	add	w4, w7, #0x30
  4078f4:	cmp	w4, #0x0
  4078f8:	b.le	40790c <__fxstatat@plt+0x5dbc>
  4078fc:	add	x5, x6, #0xf
  407900:	mov	x4, x6
  407904:	and	x6, x5, #0xfffffffffffffff8
  407908:	b	407758 <__fxstatat@plt+0x5c08>
  40790c:	ldr	x5, [x8, w5, sxtw]
  407910:	str	x5, [sp, #56]
  407914:	cbz	x5, 407858 <__fxstatat@plt+0x5d08>
  407918:	cbz	w4, 407764 <__fxstatat@plt+0x5c14>
  40791c:	add	w5, w7, #0x38
  407920:	cmp	w5, #0x0
  407924:	b.gt	407764 <__fxstatat@plt+0x5c14>
  407928:	ldr	x4, [x8, w4, sxtw]
  40792c:	str	x4, [sp, #64]
  407930:	cbz	x4, 407860 <__fxstatat@plt+0x5d10>
  407934:	cbz	w5, 4079b0 <__fxstatat@plt+0x5e60>
  407938:	add	w9, w7, #0x40
  40793c:	cmp	w9, #0x0
  407940:	b.le	407954 <__fxstatat@plt+0x5e04>
  407944:	add	x5, x6, #0xf
  407948:	mov	x4, x6
  40794c:	and	x5, x5, #0xfffffffffffffff8
  407950:	b	407780 <__fxstatat@plt+0x5c30>
  407954:	ldr	x4, [x8, w5, sxtw]
  407958:	str	x4, [sp, #72]
  40795c:	cbz	x4, 407868 <__fxstatat@plt+0x5d18>
  407960:	cbz	w9, 4079a8 <__fxstatat@plt+0x5e58>
  407964:	add	w4, w7, #0x48
  407968:	cmp	w4, #0x0
  40796c:	b.le	407980 <__fxstatat@plt+0x5e30>
  407970:	add	x4, x6, #0xf
  407974:	mov	x5, x6
  407978:	and	x6, x4, #0xfffffffffffffff8
  40797c:	b	407794 <__fxstatat@plt+0x5c44>
  407980:	ldr	x5, [x8, w9, sxtw]
  407984:	str	x5, [sp, #80]
  407988:	cbz	x5, 407870 <__fxstatat@plt+0x5d20>
  40798c:	cbz	w4, 4077a0 <__fxstatat@plt+0x5c50>
  407990:	add	x8, x8, w4, sxtw
  407994:	cmn	w7, #0x4f
  407998:	csel	x6, x8, x6, lt  // lt = tstop
  40799c:	b	4077a0 <__fxstatat@plt+0x5c50>
  4079a0:	mov	x5, x6
  4079a4:	b	407700 <__fxstatat@plt+0x5bb0>
  4079a8:	mov	x5, x6
  4079ac:	b	40778c <__fxstatat@plt+0x5c3c>
  4079b0:	mov	x4, x6
  4079b4:	b	407778 <__fxstatat@plt+0x5c28>
  4079b8:	mov	x4, x6
  4079bc:	b	407750 <__fxstatat@plt+0x5c00>
  4079c0:	mov	x5, x6
  4079c4:	b	407728 <__fxstatat@plt+0x5bd8>
  4079c8:	mov	x4, x6
  4079cc:	b	407714 <__fxstatat@plt+0x5bc4>
  4079d0:	stp	x29, x30, [sp, #-288]!
  4079d4:	mov	w10, #0xffffffe0            	// #-32
  4079d8:	mov	w9, #0xffffff80            	// #-128
  4079dc:	mov	x29, sp
  4079e0:	add	x11, sp, #0x100
  4079e4:	add	x12, sp, #0x120
  4079e8:	stp	x12, x12, [sp, #16]
  4079ec:	str	x11, [sp, #32]
  4079f0:	stp	w10, w9, [sp, #40]
  4079f4:	str	x4, [sp, #48]
  4079f8:	str	q0, [sp, #128]
  4079fc:	str	q1, [sp, #144]
  407a00:	str	q2, [sp, #160]
  407a04:	str	q3, [sp, #176]
  407a08:	str	q4, [sp, #192]
  407a0c:	str	q5, [sp, #208]
  407a10:	str	q6, [sp, #224]
  407a14:	str	q7, [sp, #240]
  407a18:	stp	x4, x5, [sp, #256]
  407a1c:	stp	x6, x7, [sp, #272]
  407a20:	cbz	x4, 407b10 <__fxstatat@plt+0x5fc0>
  407a24:	str	x5, [sp, #56]
  407a28:	cbz	x5, 407b08 <__fxstatat@plt+0x5fb8>
  407a2c:	str	x6, [sp, #64]
  407a30:	mov	x5, #0x2                   	// #2
  407a34:	cbz	x6, 407aa8 <__fxstatat@plt+0x5f58>
  407a38:	str	x7, [sp, #72]
  407a3c:	mov	x5, #0x3                   	// #3
  407a40:	cbz	x7, 407aa8 <__fxstatat@plt+0x5f58>
  407a44:	ldr	x4, [sp, #288]
  407a48:	str	x4, [sp, #80]
  407a4c:	mov	x5, #0x4                   	// #4
  407a50:	cbz	x4, 407aa8 <__fxstatat@plt+0x5f58>
  407a54:	ldr	x5, [sp, #296]
  407a58:	str	x5, [sp, #88]
  407a5c:	add	x4, sp, #0x130
  407a60:	cbz	x5, 407ab8 <__fxstatat@plt+0x5f68>
  407a64:	ldr	x5, [x4]
  407a68:	str	x5, [sp, #96]
  407a6c:	add	x4, x4, #0x8
  407a70:	cbz	x5, 407acc <__fxstatat@plt+0x5f7c>
  407a74:	ldr	x5, [x4]
  407a78:	str	x5, [sp, #104]
  407a7c:	add	x4, x4, #0x8
  407a80:	cbz	x5, 407ae0 <__fxstatat@plt+0x5f90>
  407a84:	ldr	x5, [x4]
  407a88:	str	x5, [sp, #112]
  407a8c:	add	x4, x4, #0x8
  407a90:	cbz	x5, 407af4 <__fxstatat@plt+0x5fa4>
  407a94:	ldr	x4, [x4]
  407a98:	str	x4, [sp, #120]
  407a9c:	cmp	x4, #0x0
  407aa0:	cset	x5, ne  // ne = any
  407aa4:	add	x5, x5, #0x9
  407aa8:	add	x4, sp, #0x30
  407aac:	bl	407350 <__fxstatat@plt+0x5800>
  407ab0:	ldp	x29, x30, [sp], #288
  407ab4:	ret
  407ab8:	add	x4, sp, #0x30
  407abc:	mov	x5, #0x5                   	// #5
  407ac0:	bl	407350 <__fxstatat@plt+0x5800>
  407ac4:	ldp	x29, x30, [sp], #288
  407ac8:	ret
  407acc:	add	x4, sp, #0x30
  407ad0:	mov	x5, #0x6                   	// #6
  407ad4:	bl	407350 <__fxstatat@plt+0x5800>
  407ad8:	ldp	x29, x30, [sp], #288
  407adc:	ret
  407ae0:	add	x4, sp, #0x30
  407ae4:	mov	x5, #0x7                   	// #7
  407ae8:	bl	407350 <__fxstatat@plt+0x5800>
  407aec:	ldp	x29, x30, [sp], #288
  407af0:	ret
  407af4:	add	x4, sp, #0x30
  407af8:	mov	x5, #0x8                   	// #8
  407afc:	bl	407350 <__fxstatat@plt+0x5800>
  407b00:	ldp	x29, x30, [sp], #288
  407b04:	ret
  407b08:	mov	x5, #0x1                   	// #1
  407b0c:	b	407aa8 <__fxstatat@plt+0x5f58>
  407b10:	mov	x5, #0x0                   	// #0
  407b14:	b	407aa8 <__fxstatat@plt+0x5f58>
  407b18:	stp	x29, x30, [sp, #-16]!
  407b1c:	mov	w2, #0x5                   	// #5
  407b20:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  407b24:	mov	x29, sp
  407b28:	add	x1, x1, #0xd48
  407b2c:	mov	x0, #0x0                   	// #0
  407b30:	bl	401aa0 <dcgettext@plt>
  407b34:	mov	x1, x0
  407b38:	adrp	x2, 40d000 <__fxstatat@plt+0xb4b0>
  407b3c:	mov	w0, #0x1                   	// #1
  407b40:	add	x2, x2, #0x3f8
  407b44:	bl	4018a0 <__printf_chk@plt>
  407b48:	mov	w2, #0x5                   	// #5
  407b4c:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  407b50:	mov	x0, #0x0                   	// #0
  407b54:	add	x1, x1, #0xd60
  407b58:	bl	401aa0 <dcgettext@plt>
  407b5c:	mov	x1, x0
  407b60:	adrp	x3, 40c000 <__fxstatat@plt+0xa4b0>
  407b64:	add	x3, x3, #0xb60
  407b68:	adrp	x2, 40c000 <__fxstatat@plt+0xa4b0>
  407b6c:	mov	w0, #0x1                   	// #1
  407b70:	add	x2, x2, #0xb88
  407b74:	bl	4018a0 <__printf_chk@plt>
  407b78:	mov	w2, #0x5                   	// #5
  407b7c:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  407b80:	mov	x0, #0x0                   	// #0
  407b84:	add	x1, x1, #0xd78
  407b88:	bl	401aa0 <dcgettext@plt>
  407b8c:	ldp	x29, x30, [sp], #16
  407b90:	adrp	x1, 421000 <__fxstatat@plt+0x1f4b0>
  407b94:	ldr	x1, [x1, #704]
  407b98:	b	401ab0 <fputs_unlocked@plt>
  407b9c:	nop
  407ba0:	stp	x29, x30, [sp, #-32]!
  407ba4:	mov	x29, sp
  407ba8:	stp	x19, x20, [sp, #16]
  407bac:	adrp	x19, 421000 <__fxstatat@plt+0x1f4b0>
  407bb0:	add	x20, x19, #0x448
  407bb4:	ldrb	w0, [x19, #1096]
  407bb8:	cbz	w0, 407bcc <__fxstatat@plt+0x607c>
  407bbc:	ldrb	w0, [x20, #1]
  407bc0:	ldp	x19, x20, [sp, #16]
  407bc4:	ldp	x29, x30, [sp], #32
  407bc8:	ret
  407bcc:	bl	4017c0 <geteuid@plt>
  407bd0:	cmp	w0, #0x0
  407bd4:	cset	w0, eq  // eq = none
  407bd8:	mov	w1, #0x1                   	// #1
  407bdc:	strb	w1, [x19, #1096]
  407be0:	strb	w0, [x20, #1]
  407be4:	ldp	x19, x20, [sp, #16]
  407be8:	ldp	x29, x30, [sp], #32
  407bec:	ret
  407bf0:	stp	x29, x30, [sp, #-32]!
  407bf4:	umulh	x2, x0, x1
  407bf8:	mov	x29, sp
  407bfc:	str	x19, [sp, #16]
  407c00:	mul	x19, x0, x1
  407c04:	cmp	x2, #0x0
  407c08:	cset	x0, ne  // ne = any
  407c0c:	tbnz	x19, #63, 407c34 <__fxstatat@plt+0x60e4>
  407c10:	cbnz	x0, 407c34 <__fxstatat@plt+0x60e4>
  407c14:	mov	x0, x19
  407c18:	bl	401850 <malloc@plt>
  407c1c:	cmp	x0, #0x0
  407c20:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407c24:	b.ne	407c34 <__fxstatat@plt+0x60e4>  // b.any
  407c28:	ldr	x19, [sp, #16]
  407c2c:	ldp	x29, x30, [sp], #32
  407c30:	ret
  407c34:	bl	407f50 <__fxstatat@plt+0x6400>
  407c38:	stp	x29, x30, [sp, #-32]!
  407c3c:	umulh	x4, x1, x2
  407c40:	mov	x29, sp
  407c44:	str	x19, [sp, #16]
  407c48:	mul	x19, x1, x2
  407c4c:	cmp	x4, #0x0
  407c50:	cset	x1, ne  // ne = any
  407c54:	tbnz	x19, #63, 407c9c <__fxstatat@plt+0x614c>
  407c58:	cbnz	x1, 407c9c <__fxstatat@plt+0x614c>
  407c5c:	cmp	x19, #0x0
  407c60:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  407c64:	b.ne	407c88 <__fxstatat@plt+0x6138>  // b.any
  407c68:	mov	x1, x19
  407c6c:	bl	4018f0 <realloc@plt>
  407c70:	cmp	x0, #0x0
  407c74:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407c78:	b.ne	407c9c <__fxstatat@plt+0x614c>  // b.any
  407c7c:	ldr	x19, [sp, #16]
  407c80:	ldp	x29, x30, [sp], #32
  407c84:	ret
  407c88:	bl	4019f0 <free@plt>
  407c8c:	mov	x0, #0x0                   	// #0
  407c90:	ldr	x19, [sp, #16]
  407c94:	ldp	x29, x30, [sp], #32
  407c98:	ret
  407c9c:	bl	407f50 <__fxstatat@plt+0x6400>
  407ca0:	stp	x29, x30, [sp, #-32]!
  407ca4:	mov	x4, x0
  407ca8:	mov	x29, sp
  407cac:	ldr	x3, [x1]
  407cb0:	str	x19, [sp, #16]
  407cb4:	cbz	x0, 407d04 <__fxstatat@plt+0x61b4>
  407cb8:	mov	x5, #0x5555555555555555    	// #6148914691236517205
  407cbc:	movk	x5, #0x5554
  407cc0:	udiv	x5, x5, x2
  407cc4:	cmp	x5, x3
  407cc8:	b.ls	407d50 <__fxstatat@plt+0x6200>  // b.plast
  407ccc:	add	x19, x3, #0x1
  407cd0:	add	x19, x19, x3, lsr #1
  407cd4:	str	x19, [x1]
  407cd8:	mul	x19, x2, x19
  407cdc:	cbz	x19, 407d3c <__fxstatat@plt+0x61ec>
  407ce0:	mov	x0, x4
  407ce4:	mov	x1, x19
  407ce8:	bl	4018f0 <realloc@plt>
  407cec:	cmp	x0, #0x0
  407cf0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407cf4:	b.ne	407d50 <__fxstatat@plt+0x6200>  // b.any
  407cf8:	ldr	x19, [sp, #16]
  407cfc:	ldp	x29, x30, [sp], #32
  407d00:	ret
  407d04:	cbz	x3, 407d28 <__fxstatat@plt+0x61d8>
  407d08:	umulh	x0, x3, x2
  407d0c:	mul	x19, x3, x2
  407d10:	cmp	x0, #0x0
  407d14:	cset	x0, ne  // ne = any
  407d18:	tbnz	x19, #63, 407d50 <__fxstatat@plt+0x6200>
  407d1c:	cbnz	x0, 407d50 <__fxstatat@plt+0x6200>
  407d20:	str	x3, [x1]
  407d24:	b	407ce0 <__fxstatat@plt+0x6190>
  407d28:	mov	x3, #0x80                  	// #128
  407d2c:	cmp	x2, x3
  407d30:	udiv	x3, x3, x2
  407d34:	cinc	x3, x3, hi  // hi = pmore
  407d38:	b	407d08 <__fxstatat@plt+0x61b8>
  407d3c:	bl	4019f0 <free@plt>
  407d40:	mov	x0, #0x0                   	// #0
  407d44:	ldr	x19, [sp, #16]
  407d48:	ldp	x29, x30, [sp], #32
  407d4c:	ret
  407d50:	bl	407f50 <__fxstatat@plt+0x6400>
  407d54:	nop
  407d58:	stp	x29, x30, [sp, #-32]!
  407d5c:	mov	x29, sp
  407d60:	str	x19, [sp, #16]
  407d64:	mov	x19, x0
  407d68:	bl	401850 <malloc@plt>
  407d6c:	cmp	x0, #0x0
  407d70:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407d74:	b.ne	407d84 <__fxstatat@plt+0x6234>  // b.any
  407d78:	ldr	x19, [sp, #16]
  407d7c:	ldp	x29, x30, [sp], #32
  407d80:	ret
  407d84:	bl	407f50 <__fxstatat@plt+0x6400>
  407d88:	stp	x29, x30, [sp, #-32]!
  407d8c:	mov	x29, sp
  407d90:	str	x19, [sp, #16]
  407d94:	mov	x19, x0
  407d98:	bl	401850 <malloc@plt>
  407d9c:	cmp	x0, #0x0
  407da0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407da4:	b.ne	407db4 <__fxstatat@plt+0x6264>  // b.any
  407da8:	ldr	x19, [sp, #16]
  407dac:	ldp	x29, x30, [sp], #32
  407db0:	ret
  407db4:	bl	407f50 <__fxstatat@plt+0x6400>
  407db8:	stp	x29, x30, [sp, #-32]!
  407dbc:	cmp	x1, #0x0
  407dc0:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  407dc4:	mov	x29, sp
  407dc8:	b.ne	407df0 <__fxstatat@plt+0x62a0>  // b.any
  407dcc:	str	x19, [sp, #16]
  407dd0:	mov	x19, x1
  407dd4:	bl	4018f0 <realloc@plt>
  407dd8:	cmp	x0, #0x0
  407ddc:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407de0:	b.ne	407e00 <__fxstatat@plt+0x62b0>  // b.any
  407de4:	ldr	x19, [sp, #16]
  407de8:	ldp	x29, x30, [sp], #32
  407dec:	ret
  407df0:	bl	4019f0 <free@plt>
  407df4:	mov	x0, #0x0                   	// #0
  407df8:	ldp	x29, x30, [sp], #32
  407dfc:	ret
  407e00:	bl	407f50 <__fxstatat@plt+0x6400>
  407e04:	nop
  407e08:	stp	x29, x30, [sp, #-16]!
  407e0c:	mov	x2, x1
  407e10:	mov	x29, sp
  407e14:	ldr	x1, [x1]
  407e18:	cbz	x0, 407e48 <__fxstatat@plt+0x62f8>
  407e1c:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  407e20:	movk	x3, #0x5553
  407e24:	cmp	x1, x3
  407e28:	b.hi	407e5c <__fxstatat@plt+0x630c>  // b.pmore
  407e2c:	add	x3, x1, #0x1
  407e30:	add	x1, x3, x1, lsr #1
  407e34:	str	x1, [x2]
  407e38:	bl	4018f0 <realloc@plt>
  407e3c:	cbz	x0, 407e5c <__fxstatat@plt+0x630c>
  407e40:	ldp	x29, x30, [sp], #16
  407e44:	ret
  407e48:	cmp	x1, #0x0
  407e4c:	cbnz	x1, 407e58 <__fxstatat@plt+0x6308>
  407e50:	mov	x1, #0x80                  	// #128
  407e54:	b	407e34 <__fxstatat@plt+0x62e4>
  407e58:	b.ge	407e34 <__fxstatat@plt+0x62e4>  // b.tcont
  407e5c:	bl	407f50 <__fxstatat@plt+0x6400>
  407e60:	stp	x29, x30, [sp, #-32]!
  407e64:	mov	x1, #0x1                   	// #1
  407e68:	mov	x29, sp
  407e6c:	str	x19, [sp, #16]
  407e70:	mov	x19, x0
  407e74:	bl	4018d0 <calloc@plt>
  407e78:	cmp	x0, #0x0
  407e7c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407e80:	b.ne	407e90 <__fxstatat@plt+0x6340>  // b.any
  407e84:	ldr	x19, [sp, #16]
  407e88:	ldp	x29, x30, [sp], #32
  407e8c:	ret
  407e90:	bl	407f50 <__fxstatat@plt+0x6400>
  407e94:	nop
  407e98:	umulh	x4, x0, x1
  407e9c:	stp	x29, x30, [sp, #-16]!
  407ea0:	mul	x2, x0, x1
  407ea4:	cmp	x4, #0x0
  407ea8:	mov	x29, sp
  407eac:	cset	x3, ne  // ne = any
  407eb0:	tbnz	x2, #63, 407ec8 <__fxstatat@plt+0x6378>
  407eb4:	cbnz	x3, 407ec8 <__fxstatat@plt+0x6378>
  407eb8:	bl	4018d0 <calloc@plt>
  407ebc:	cbz	x0, 407ec8 <__fxstatat@plt+0x6378>
  407ec0:	ldp	x29, x30, [sp], #16
  407ec4:	ret
  407ec8:	bl	407f50 <__fxstatat@plt+0x6400>
  407ecc:	nop
  407ed0:	stp	x29, x30, [sp, #-32]!
  407ed4:	mov	x29, sp
  407ed8:	stp	x19, x20, [sp, #16]
  407edc:	mov	x19, x1
  407ee0:	mov	x20, x0
  407ee4:	mov	x0, x1
  407ee8:	bl	401850 <malloc@plt>
  407eec:	cmp	x0, #0x0
  407ef0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407ef4:	b.ne	407f0c <__fxstatat@plt+0x63bc>  // b.any
  407ef8:	mov	x2, x19
  407efc:	mov	x1, x20
  407f00:	ldp	x19, x20, [sp, #16]
  407f04:	ldp	x29, x30, [sp], #32
  407f08:	b	401740 <memcpy@plt>
  407f0c:	bl	407f50 <__fxstatat@plt+0x6400>
  407f10:	stp	x29, x30, [sp, #-32]!
  407f14:	mov	x29, sp
  407f18:	stp	x19, x20, [sp, #16]
  407f1c:	mov	x20, x0
  407f20:	bl	401770 <strlen@plt>
  407f24:	add	x19, x0, #0x1
  407f28:	mov	x0, x19
  407f2c:	bl	401850 <malloc@plt>
  407f30:	cbz	x0, 407f48 <__fxstatat@plt+0x63f8>
  407f34:	mov	x2, x19
  407f38:	mov	x1, x20
  407f3c:	ldp	x19, x20, [sp, #16]
  407f40:	ldp	x29, x30, [sp], #32
  407f44:	b	401740 <memcpy@plt>
  407f48:	bl	407f50 <__fxstatat@plt+0x6400>
  407f4c:	nop
  407f50:	stp	x29, x30, [sp, #-32]!
  407f54:	adrp	x0, 421000 <__fxstatat@plt+0x1f4b0>
  407f58:	mov	w2, #0x5                   	// #5
  407f5c:	mov	x29, sp
  407f60:	str	x19, [sp, #16]
  407f64:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  407f68:	ldr	w19, [x0, #568]
  407f6c:	add	x1, x1, #0xdf0
  407f70:	mov	x0, #0x0                   	// #0
  407f74:	bl	401aa0 <dcgettext@plt>
  407f78:	adrp	x2, 40d000 <__fxstatat@plt+0xb4b0>
  407f7c:	mov	x3, x0
  407f80:	add	x2, x2, #0x510
  407f84:	mov	w0, w19
  407f88:	mov	w1, #0x0                   	// #0
  407f8c:	bl	401790 <error@plt>
  407f90:	bl	401950 <abort@plt>
  407f94:	nop
  407f98:	stp	x29, x30, [sp, #-16]!
  407f9c:	orr	w1, w1, #0x200
  407fa0:	mov	x29, sp
  407fa4:	bl	409678 <__fxstatat@plt+0x7b28>
  407fa8:	cbz	x0, 407fb4 <__fxstatat@plt+0x6464>
  407fac:	ldp	x29, x30, [sp], #16
  407fb0:	ret
  407fb4:	bl	401b10 <__errno_location@plt>
  407fb8:	ldr	w0, [x0]
  407fbc:	cmp	w0, #0x16
  407fc0:	b.eq	407fc8 <__fxstatat@plt+0x6478>  // b.none
  407fc4:	bl	407f50 <__fxstatat@plt+0x6400>
  407fc8:	adrp	x3, 40d000 <__fxstatat@plt+0xb4b0>
  407fcc:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  407fd0:	adrp	x0, 40d000 <__fxstatat@plt+0xb4b0>
  407fd4:	add	x3, x3, #0xe28
  407fd8:	add	x1, x1, #0xe08
  407fdc:	add	x0, x0, #0xe18
  407fe0:	mov	w2, #0x29                  	// #41
  407fe4:	bl	401b00 <__assert_fail@plt>
  407fe8:	ldr	w0, [x0, #72]
  407fec:	mov	w2, #0x11                  	// #17
  407ff0:	and	w0, w0, w2
  407ff4:	cmp	w0, #0x10
  407ff8:	b.eq	40801c <__fxstatat@plt+0x64cc>  // b.none
  407ffc:	cmp	w0, w2
  408000:	mov	w0, #0x0                   	// #0
  408004:	b.eq	40800c <__fxstatat@plt+0x64bc>  // b.none
  408008:	ret
  40800c:	ldr	x0, [x1, #88]
  408010:	cmp	x0, #0x0
  408014:	cset	w0, ne  // ne = any
  408018:	ret
  40801c:	mov	w0, #0x1                   	// #1
  408020:	ret
  408024:	nop
  408028:	stp	x29, x30, [sp, #-48]!
  40802c:	adrp	x3, 421000 <__fxstatat@plt+0x1f4b0>
  408030:	mov	w2, #0xa                   	// #10
  408034:	mov	x29, sp
  408038:	ldr	x3, [x3, #712]
  40803c:	add	x1, sp, #0x28
  408040:	add	x0, sp, #0x20
  408044:	str	x19, [sp, #16]
  408048:	mov	w19, #0x0                   	// #0
  40804c:	stp	xzr, xzr, [sp, #32]
  408050:	bl	401b30 <__getdelim@plt>
  408054:	cmp	x0, #0x0
  408058:	b.le	40807c <__fxstatat@plt+0x652c>
  40805c:	sub	x1, x0, #0x1
  408060:	ldr	x0, [sp, #32]
  408064:	ldrb	w2, [x0, x1]
  408068:	cmp	w2, #0xa
  40806c:	b.eq	408094 <__fxstatat@plt+0x6544>  // b.none
  408070:	bl	4017b0 <rpmatch@plt>
  408074:	cmp	w0, #0x0
  408078:	cset	w19, gt
  40807c:	ldr	x0, [sp, #32]
  408080:	bl	4019f0 <free@plt>
  408084:	mov	w0, w19
  408088:	ldr	x19, [sp, #16]
  40808c:	ldp	x29, x30, [sp], #48
  408090:	ret
  408094:	strb	wzr, [x0, x1]
  408098:	ldr	x0, [sp, #32]
  40809c:	b	408070 <__fxstatat@plt+0x6520>
  4080a0:	stp	x29, x30, [sp, #-32]!
  4080a4:	mov	x29, sp
  4080a8:	str	x19, [sp, #16]
  4080ac:	mov	x19, x0
  4080b0:	cbz	x0, 4080c4 <__fxstatat@plt+0x6574>
  4080b4:	bl	401ac0 <__freading@plt>
  4080b8:	cbz	w0, 4080c4 <__fxstatat@plt+0x6574>
  4080bc:	ldr	w0, [x19]
  4080c0:	tbnz	w0, #8, 4080d4 <__fxstatat@plt+0x6584>
  4080c4:	mov	x0, x19
  4080c8:	ldr	x19, [sp, #16]
  4080cc:	ldp	x29, x30, [sp], #32
  4080d0:	b	401a50 <fflush@plt>
  4080d4:	mov	x0, x19
  4080d8:	mov	w2, #0x1                   	// #1
  4080dc:	mov	x1, #0x0                   	// #0
  4080e0:	bl	408138 <__fxstatat@plt+0x65e8>
  4080e4:	mov	x0, x19
  4080e8:	ldr	x19, [sp, #16]
  4080ec:	ldp	x29, x30, [sp], #32
  4080f0:	b	401a50 <fflush@plt>
  4080f4:	nop
  4080f8:	ldp	x1, x2, [x0, #32]
  4080fc:	cmp	x2, x1
  408100:	b.hi	40812c <__fxstatat@plt+0x65dc>  // b.pmore
  408104:	ldp	x3, x1, [x0, #8]
  408108:	ldr	w2, [x0]
  40810c:	sub	x1, x1, x3
  408110:	tbz	w2, #8, 408124 <__fxstatat@plt+0x65d4>
  408114:	ldr	x2, [x0, #72]
  408118:	ldr	x0, [x0, #88]
  40811c:	sub	x0, x0, x2
  408120:	add	x1, x1, x0
  408124:	mov	x0, x1
  408128:	ret
  40812c:	mov	x0, #0x0                   	// #0
  408130:	ret
  408134:	nop
  408138:	stp	x29, x30, [sp, #-48]!
  40813c:	mov	x29, sp
  408140:	ldp	x3, x4, [x0, #8]
  408144:	str	x19, [sp, #16]
  408148:	mov	x19, x0
  40814c:	cmp	x4, x3
  408150:	b.eq	408164 <__fxstatat@plt+0x6614>  // b.none
  408154:	mov	x0, x19
  408158:	ldr	x19, [sp, #16]
  40815c:	ldp	x29, x30, [sp], #48
  408160:	b	4019e0 <fseeko@plt>
  408164:	ldp	x3, x4, [x0, #32]
  408168:	cmp	x4, x3
  40816c:	b.ne	408154 <__fxstatat@plt+0x6604>  // b.any
  408170:	ldr	x3, [x0, #72]
  408174:	cbnz	x3, 408154 <__fxstatat@plt+0x6604>
  408178:	str	x1, [sp, #32]
  40817c:	str	w2, [sp, #44]
  408180:	bl	401820 <fileno@plt>
  408184:	ldr	w2, [sp, #44]
  408188:	ldr	x1, [sp, #32]
  40818c:	bl	401800 <lseek@plt>
  408190:	mov	x1, x0
  408194:	cmn	x0, #0x1
  408198:	b.eq	4081b0 <__fxstatat@plt+0x6660>  // b.none
  40819c:	ldr	w2, [x19]
  4081a0:	mov	w0, #0x0                   	// #0
  4081a4:	str	x1, [x19, #144]
  4081a8:	and	w1, w2, #0xffffffef
  4081ac:	str	w1, [x19]
  4081b0:	ldr	x19, [sp, #16]
  4081b4:	ldp	x29, x30, [sp], #48
  4081b8:	ret
  4081bc:	nop
  4081c0:	ldr	x3, [x0, #8]
  4081c4:	ldr	x2, [x1, #8]
  4081c8:	cmp	x3, x2
  4081cc:	b.eq	4081d8 <__fxstatat@plt+0x6688>  // b.none
  4081d0:	mov	w0, #0x0                   	// #0
  4081d4:	ret
  4081d8:	ldr	x2, [x0]
  4081dc:	ldr	x0, [x1]
  4081e0:	cmp	x2, x0
  4081e4:	cset	w0, eq  // eq = none
  4081e8:	ret
  4081ec:	nop
  4081f0:	ldr	x0, [x0, #8]
  4081f4:	udiv	x2, x0, x1
  4081f8:	msub	x0, x2, x1, x0
  4081fc:	ret
  408200:	ldr	x0, [x0]
  408204:	udiv	x2, x0, x1
  408208:	msub	x0, x2, x1, x0
  40820c:	ret
  408210:	ldr	x2, [x0]
  408214:	ldr	x0, [x1]
  408218:	cmp	x2, x0
  40821c:	cset	w0, eq  // eq = none
  408220:	ret
  408224:	nop
  408228:	ldr	x2, [x0]
  40822c:	mov	w3, #0xffffffff            	// #-1
  408230:	ldr	x0, [x1]
  408234:	ldr	x2, [x2, #128]
  408238:	ldr	x1, [x0, #128]
  40823c:	cmp	x2, x1
  408240:	cset	w0, hi  // hi = pmore
  408244:	csel	w0, w0, w3, cs  // cs = hs, nlast
  408248:	ret
  40824c:	nop
  408250:	stp	x29, x30, [sp, #-48]!
  408254:	mov	x29, sp
  408258:	stp	x19, x20, [sp, #16]
  40825c:	mov	x19, x1
  408260:	mov	x20, x2
  408264:	stp	x21, x22, [sp, #32]
  408268:	mov	x21, x0
  40826c:	ldr	x1, [x0, #56]
  408270:	ldr	x0, [x0, #16]
  408274:	cmp	x1, x2
  408278:	ldr	x22, [x21, #64]
  40827c:	b.cs	4082a4 <__fxstatat@plt+0x6754>  // b.hs, b.nlast
  408280:	add	x1, x2, #0x28
  408284:	str	x1, [x21, #56]
  408288:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  40828c:	cmp	x1, x2
  408290:	b.hi	408314 <__fxstatat@plt+0x67c4>  // b.pmore
  408294:	lsl	x1, x1, #3
  408298:	bl	4018f0 <realloc@plt>
  40829c:	cbz	x0, 408310 <__fxstatat@plt+0x67c0>
  4082a0:	str	x0, [x21, #16]
  4082a4:	mov	x1, x0
  4082a8:	cbz	x19, 4082bc <__fxstatat@plt+0x676c>
  4082ac:	nop
  4082b0:	str	x19, [x1], #8
  4082b4:	ldr	x19, [x19, #16]
  4082b8:	cbnz	x19, 4082b0 <__fxstatat@plt+0x6760>
  4082bc:	mov	x3, x22
  4082c0:	mov	x1, x20
  4082c4:	mov	x2, #0x8                   	// #8
  4082c8:	bl	4017f0 <qsort@plt>
  4082cc:	ldr	x2, [x21, #16]
  4082d0:	subs	x3, x20, #0x1
  4082d4:	mov	x1, x2
  4082d8:	ldr	x0, [x2]
  4082dc:	b.eq	408334 <__fxstatat@plt+0x67e4>  // b.none
  4082e0:	ldr	x4, [x1]
  4082e4:	subs	x3, x3, #0x1
  4082e8:	ldr	x5, [x1, #8]!
  4082ec:	str	x5, [x4, #16]
  4082f0:	b.ne	4082e0 <__fxstatat@plt+0x6790>  // b.any
  4082f4:	add	x20, x2, x20, lsl #3
  4082f8:	ldur	x1, [x20, #-8]
  4082fc:	str	xzr, [x1, #16]
  408300:	ldp	x19, x20, [sp, #16]
  408304:	ldp	x21, x22, [sp, #32]
  408308:	ldp	x29, x30, [sp], #48
  40830c:	ret
  408310:	ldr	x0, [x21, #16]
  408314:	bl	4019f0 <free@plt>
  408318:	str	xzr, [x21, #16]
  40831c:	mov	x0, x19
  408320:	str	xzr, [x21, #56]
  408324:	ldp	x19, x20, [sp, #16]
  408328:	ldp	x21, x22, [sp, #32]
  40832c:	ldp	x29, x30, [sp], #48
  408330:	ret
  408334:	mov	x1, x0
  408338:	b	4082fc <__fxstatat@plt+0x67ac>
  40833c:	nop
  408340:	stp	x29, x30, [sp, #-48]!
  408344:	and	w3, w3, #0xff
  408348:	mov	x29, sp
  40834c:	ldr	x5, [x2, #88]
  408350:	stp	x19, x20, [sp, #16]
  408354:	ldr	w4, [x1]
  408358:	str	x21, [sp, #32]
  40835c:	mov	x19, x2
  408360:	mov	x21, x1
  408364:	add	x20, x2, #0x78
  408368:	ldr	x1, [x2, #48]
  40836c:	cbnz	x5, 4083c4 <__fxstatat@plt+0x6874>
  408370:	tbz	w4, #0, 4083c4 <__fxstatat@plt+0x6874>
  408374:	mov	x2, x20
  408378:	mov	w0, #0x0                   	// #0
  40837c:	bl	401b20 <__xstat@plt>
  408380:	cbz	w0, 4083ec <__fxstatat@plt+0x689c>
  408384:	bl	401b10 <__errno_location@plt>
  408388:	mov	x21, x0
  40838c:	ldr	w0, [x0]
  408390:	cmp	w0, #0x2
  408394:	b.ne	40842c <__fxstatat@plt+0x68dc>  // b.any
  408398:	ldr	x1, [x19, #48]
  40839c:	mov	x2, x20
  4083a0:	mov	w0, #0x0                   	// #0
  4083a4:	bl	401a70 <__lxstat@plt>
  4083a8:	cbnz	w0, 4084d0 <__fxstatat@plt+0x6980>
  4083ac:	str	wzr, [x21]
  4083b0:	mov	w0, #0xd                   	// #13
  4083b4:	ldp	x19, x20, [sp, #16]
  4083b8:	ldr	x21, [sp, #32]
  4083bc:	ldp	x29, x30, [sp], #48
  4083c0:	ret
  4083c4:	tst	x4, #0x2
  4083c8:	ccmp	w3, #0x0, #0x0, eq  // eq = none
  4083cc:	b.ne	408374 <__fxstatat@plt+0x6824>  // b.any
  4083d0:	mov	x2, x1
  4083d4:	mov	x3, x20
  4083d8:	mov	w1, w0
  4083dc:	mov	w4, #0x100                 	// #256
  4083e0:	mov	w0, #0x0                   	// #0
  4083e4:	bl	401b50 <__fxstatat@plt>
  4083e8:	cbnz	w0, 408424 <__fxstatat@plt+0x68d4>
  4083ec:	ldr	w0, [x20, #16]
  4083f0:	and	w0, w0, #0xf000
  4083f4:	cmp	w0, #0x4, lsl #12
  4083f8:	b.eq	408464 <__fxstatat@plt+0x6914>  // b.none
  4083fc:	cmp	w0, #0xa, lsl #12
  408400:	b.eq	4084e0 <__fxstatat@plt+0x6990>  // b.none
  408404:	cmp	w0, #0x8, lsl #12
  408408:	mov	w1, #0x8                   	// #8
  40840c:	mov	w0, #0x3                   	// #3
  408410:	csel	w0, w0, w1, ne  // ne = any
  408414:	ldp	x19, x20, [sp, #16]
  408418:	ldr	x21, [sp, #32]
  40841c:	ldp	x29, x30, [sp], #48
  408420:	ret
  408424:	bl	401b10 <__errno_location@plt>
  408428:	ldr	w0, [x0]
  40842c:	str	w0, [x19, #64]
  408430:	mov	w0, #0xa                   	// #10
  408434:	stp	xzr, xzr, [x19, #120]
  408438:	stp	xzr, xzr, [x20, #16]
  40843c:	stp	xzr, xzr, [x20, #32]
  408440:	stp	xzr, xzr, [x20, #48]
  408444:	stp	xzr, xzr, [x20, #64]
  408448:	stp	xzr, xzr, [x20, #80]
  40844c:	stp	xzr, xzr, [x20, #96]
  408450:	stp	xzr, xzr, [x20, #112]
  408454:	ldp	x19, x20, [sp, #16]
  408458:	ldr	x21, [sp, #32]
  40845c:	ldp	x29, x30, [sp], #48
  408460:	ret
  408464:	ldr	w1, [x20, #20]
  408468:	cmp	w1, #0x1
  40846c:	b.ls	4084d8 <__fxstatat@plt+0x6988>  // b.plast
  408470:	ldr	x0, [x19, #88]
  408474:	cmp	x0, #0x0
  408478:	b.le	4084d8 <__fxstatat@plt+0x6988>
  40847c:	ldr	w2, [x21]
  408480:	sub	w0, w1, #0x2
  408484:	tst	x2, #0x20
  408488:	csel	w1, w0, w1, eq  // eq = none
  40848c:	ldrb	w2, [x19, #248]
  408490:	mov	w0, #0x1                   	// #1
  408494:	str	w1, [x19, #104]
  408498:	cmp	w2, #0x2e
  40849c:	b.ne	408414 <__fxstatat@plt+0x68c4>  // b.any
  4084a0:	ldrb	w1, [x19, #249]
  4084a4:	cbz	w1, 4084bc <__fxstatat@plt+0x696c>
  4084a8:	ldr	w1, [x19, #248]
  4084ac:	mov	w2, #0x2e00                	// #11776
  4084b0:	and	w1, w1, #0xffff00
  4084b4:	cmp	w1, w2
  4084b8:	b.ne	408414 <__fxstatat@plt+0x68c4>  // b.any
  4084bc:	ldr	x1, [x19, #88]
  4084c0:	mov	w0, #0x5                   	// #5
  4084c4:	cmp	x1, #0x0
  4084c8:	csinc	w0, w0, wzr, ne  // ne = any
  4084cc:	b	408414 <__fxstatat@plt+0x68c4>
  4084d0:	ldr	w0, [x21]
  4084d4:	b	40842c <__fxstatat@plt+0x68dc>
  4084d8:	mov	w1, #0xffffffff            	// #-1
  4084dc:	b	40848c <__fxstatat@plt+0x693c>
  4084e0:	mov	w0, #0xc                   	// #12
  4084e4:	b	408414 <__fxstatat@plt+0x68c4>
  4084e8:	stp	x29, x30, [sp, #-48]!
  4084ec:	mov	w3, #0x102                 	// #258
  4084f0:	tst	w0, w3
  4084f4:	mov	x29, sp
  4084f8:	b.ne	408530 <__fxstatat@plt+0x69e0>  // b.any
  4084fc:	ldr	x0, [x2, #8]
  408500:	cbz	x0, 408528 <__fxstatat@plt+0x69d8>
  408504:	ldr	x3, [x0, #88]
  408508:	tbnz	x3, #63, 408528 <__fxstatat@plt+0x69d8>
  40850c:	ldr	x1, [x1]
  408510:	ldr	x3, [x1, #16]
  408514:	cbz	x3, 408574 <__fxstatat@plt+0x6a24>
  408518:	ldr	x4, [x1]
  40851c:	ldr	x3, [x2, #128]
  408520:	cmp	x4, x3
  408524:	b.eq	408554 <__fxstatat@plt+0x6a04>  // b.none
  408528:	ldp	x29, x30, [sp], #48
  40852c:	ret
  408530:	ldr	x0, [x1]
  408534:	add	x1, sp, #0x10
  408538:	ldur	q0, [x2, #120]
  40853c:	str	q0, [sp, #16]
  408540:	bl	40bbe8 <__fxstatat@plt+0xa098>
  408544:	cbz	x0, 408574 <__fxstatat@plt+0x6a24>
  408548:	bl	4019f0 <free@plt>
  40854c:	ldp	x29, x30, [sp], #48
  408550:	ret
  408554:	ldr	x3, [x1, #8]
  408558:	ldr	x2, [x2, #120]
  40855c:	cmp	x3, x2
  408560:	b.ne	408528 <__fxstatat@plt+0x69d8>  // b.any
  408564:	ldur	q0, [x0, #120]
  408568:	ext	v0.16b, v0.16b, v0.16b, #8
  40856c:	str	q0, [x1]
  408570:	b	408528 <__fxstatat@plt+0x69d8>
  408574:	bl	401950 <abort@plt>
  408578:	stp	x29, x30, [sp, #-48]!
  40857c:	mov	x29, sp
  408580:	stp	x19, x20, [sp, #16]
  408584:	mov	x19, x0
  408588:	add	x20, x0, #0x60
  40858c:	ldr	w0, [x0, #72]
  408590:	str	x21, [sp, #32]
  408594:	mov	w21, #0x0                   	// #0
  408598:	tbnz	w0, #2, 4085e0 <__fxstatat@plt+0x6a90>
  40859c:	tbz	w0, #9, 408614 <__fxstatat@plt+0x6ac4>
  4085a0:	ldr	w1, [x19, #44]
  4085a4:	and	w21, w0, #0x4
  4085a8:	mov	x0, x20
  4085ac:	bl	40bd80 <__fxstatat@plt+0xa230>
  4085b0:	tbz	w0, #31, 408628 <__fxstatat@plt+0x6ad8>
  4085b4:	mov	w0, #0xffffff9c            	// #-100
  4085b8:	str	w0, [x19, #44]
  4085bc:	mov	x0, x20
  4085c0:	bl	40bd78 <__fxstatat@plt+0xa228>
  4085c4:	mov	w1, w0
  4085c8:	mov	x0, x20
  4085cc:	tst	w1, #0xff
  4085d0:	b.ne	4085f8 <__fxstatat@plt+0x6aa8>  // b.any
  4085d4:	nop
  4085d8:	bl	40bdc8 <__fxstatat@plt+0xa278>
  4085dc:	tbz	w0, #31, 40860c <__fxstatat@plt+0x6abc>
  4085e0:	mov	x0, x20
  4085e4:	bl	40bd78 <__fxstatat@plt+0xa228>
  4085e8:	mov	w1, w0
  4085ec:	mov	x0, x20
  4085f0:	tst	w1, #0xff
  4085f4:	b.eq	4085d8 <__fxstatat@plt+0x6a88>  // b.none
  4085f8:	mov	w0, w21
  4085fc:	ldp	x19, x20, [sp, #16]
  408600:	ldr	x21, [sp, #32]
  408604:	ldp	x29, x30, [sp], #48
  408608:	ret
  40860c:	bl	401910 <close@plt>
  408610:	b	4085e0 <__fxstatat@plt+0x6a90>
  408614:	ldr	w0, [x19, #40]
  408618:	bl	4017a0 <fchdir@plt>
  40861c:	cmp	w0, #0x0
  408620:	cset	w21, ne  // ne = any
  408624:	b	4085e0 <__fxstatat@plt+0x6a90>
  408628:	bl	401910 <close@plt>
  40862c:	mov	w0, #0xffffff9c            	// #-100
  408630:	str	w0, [x19, #44]
  408634:	b	4085bc <__fxstatat@plt+0x6a6c>
  408638:	stp	x29, x30, [sp, #-176]!
  40863c:	mov	x29, sp
  408640:	stp	x21, x22, [sp, #32]
  408644:	ldr	x22, [x0, #80]
  408648:	stp	x19, x20, [sp, #16]
  40864c:	mov	x19, x0
  408650:	ldr	w0, [x22, #72]
  408654:	tbz	w0, #9, 408720 <__fxstatat@plt+0x6bd0>
  408658:	ldr	x21, [x22, #80]
  40865c:	mov	w20, w1
  408660:	cbz	x21, 4086d8 <__fxstatat@plt+0x6b88>
  408664:	ldr	x2, [x19, #120]
  408668:	add	x1, sp, #0x38
  40866c:	mov	x0, x21
  408670:	str	x2, [sp, #56]
  408674:	bl	40af18 <__fxstatat@plt+0x93c8>
  408678:	cbz	x0, 408708 <__fxstatat@plt+0x6bb8>
  40867c:	ldr	x20, [x0, #8]
  408680:	mov	x1, #0x4973                	// #18803
  408684:	movk	x1, #0x5265, lsl #16
  408688:	mov	w0, #0x2                   	// #2
  40868c:	cmp	x20, x1
  408690:	b.eq	408724 <__fxstatat@plt+0x6bd4>  // b.none
  408694:	b.le	408774 <__fxstatat@plt+0x6c24>
  408698:	mov	x1, #0x5342                	// #21314
  40869c:	movk	x1, #0x5846, lsl #16
  4086a0:	cmp	x20, x1
  4086a4:	b.eq	408724 <__fxstatat@plt+0x6bd4>  // b.none
  4086a8:	mov	x0, #0x4d42                	// #19778
  4086ac:	movk	x0, #0xff53, lsl #16
  4086b0:	cmp	x20, x0
  4086b4:	b.eq	408720 <__fxstatat@plt+0x6bd0>  // b.none
  4086b8:	mov	x0, #0x414f                	// #16719
  4086bc:	movk	x0, #0x5346, lsl #16
  4086c0:	cmp	x20, x0
  4086c4:	cset	w0, ne  // ne = any
  4086c8:	ldp	x19, x20, [sp, #16]
  4086cc:	ldp	x21, x22, [sp, #32]
  4086d0:	ldp	x29, x30, [sp], #176
  4086d4:	ret
  4086d8:	adrp	x4, 401000 <mbrtowc@plt-0x730>
  4086dc:	adrp	x3, 408000 <__fxstatat@plt+0x64b0>
  4086e0:	add	x4, x4, #0x9f0
  4086e4:	add	x3, x3, #0x210
  4086e8:	adrp	x2, 408000 <__fxstatat@plt+0x64b0>
  4086ec:	mov	x1, #0x0                   	// #0
  4086f0:	add	x2, x2, #0x200
  4086f4:	mov	x0, #0xd                   	// #13
  4086f8:	bl	40b1f8 <__fxstatat@plt+0x96a8>
  4086fc:	str	x0, [x22, #80]
  408700:	mov	x21, x0
  408704:	cbnz	x0, 408664 <__fxstatat@plt+0x6b14>
  408708:	tbnz	w20, #31, 408720 <__fxstatat@plt+0x6bd0>
  40870c:	mov	w0, w20
  408710:	add	x1, sp, #0x38
  408714:	bl	4018b0 <fstatfs@plt>
  408718:	cbz	w0, 408734 <__fxstatat@plt+0x6be4>
  40871c:	nop
  408720:	mov	w0, #0x0                   	// #0
  408724:	ldp	x19, x20, [sp, #16]
  408728:	ldp	x21, x22, [sp, #32]
  40872c:	ldp	x29, x30, [sp], #176
  408730:	ret
  408734:	ldr	x20, [sp, #56]
  408738:	cbz	x21, 408680 <__fxstatat@plt+0x6b30>
  40873c:	mov	x0, #0x10                  	// #16
  408740:	bl	401850 <malloc@plt>
  408744:	mov	x22, x0
  408748:	cbz	x0, 408680 <__fxstatat@plt+0x6b30>
  40874c:	ldr	x2, [x19, #120]
  408750:	stp	x2, x20, [x22]
  408754:	mov	x0, x21
  408758:	mov	x1, x22
  40875c:	bl	40b9d0 <__fxstatat@plt+0x9e80>
  408760:	cbz	x0, 4087a4 <__fxstatat@plt+0x6c54>
  408764:	cmp	x22, x0
  408768:	b.ne	4087b4 <__fxstatat@plt+0x6c64>  // b.any
  40876c:	ldr	x20, [sp, #56]
  408770:	b	408680 <__fxstatat@plt+0x6b30>
  408774:	mov	x0, #0x6969                	// #26985
  408778:	cmp	x20, x0
  40877c:	b.eq	408720 <__fxstatat@plt+0x6bd0>  // b.none
  408780:	mov	x0, #0x9fa0                	// #40864
  408784:	cmp	x20, x0
  408788:	b.eq	408720 <__fxstatat@plt+0x6bd0>  // b.none
  40878c:	cmp	x20, #0x0
  408790:	cset	w0, ne  // ne = any
  408794:	ldp	x19, x20, [sp, #16]
  408798:	ldp	x21, x22, [sp, #32]
  40879c:	ldp	x29, x30, [sp], #176
  4087a0:	ret
  4087a4:	mov	x0, x22
  4087a8:	bl	4019f0 <free@plt>
  4087ac:	ldr	x20, [sp, #56]
  4087b0:	b	408680 <__fxstatat@plt+0x6b30>
  4087b4:	bl	401950 <abort@plt>
  4087b8:	stp	x29, x30, [sp, #-208]!
  4087bc:	mov	x29, sp
  4087c0:	stp	x19, x20, [sp, #16]
  4087c4:	mov	x19, x3
  4087c8:	ldr	w20, [x0, #72]
  4087cc:	stp	x21, x22, [sp, #32]
  4087d0:	and	w4, w20, #0x4
  4087d4:	stp	x23, x24, [sp, #48]
  4087d8:	mov	x24, x0
  4087dc:	mov	w23, w2
  4087e0:	str	x25, [sp, #64]
  4087e4:	mov	x25, x1
  4087e8:	cbz	x3, 4087f8 <__fxstatat@plt+0x6ca8>
  4087ec:	ldrb	w3, [x3]
  4087f0:	cmp	w3, #0x2e
  4087f4:	b.eq	408864 <__fxstatat@plt+0x6d14>  // b.none
  4087f8:	cbnz	w4, 408940 <__fxstatat@plt+0x6df0>
  4087fc:	tbnz	w23, #31, 408a14 <__fxstatat@plt+0x6ec4>
  408800:	mov	w21, w23
  408804:	mov	w22, #0x0                   	// #0
  408808:	tbnz	w20, #1, 4088b8 <__fxstatat@plt+0x6d68>
  40880c:	cbz	x19, 40881c <__fxstatat@plt+0x6ccc>
  408810:	ldrb	w3, [x19]
  408814:	cmp	w3, #0x2e
  408818:	b.eq	408984 <__fxstatat@plt+0x6e34>  // b.none
  40881c:	tbnz	w20, #9, 4088f8 <__fxstatat@plt+0x6da8>
  408820:	mov	w0, w21
  408824:	bl	4017a0 <fchdir@plt>
  408828:	mov	w19, w0
  40882c:	tbz	w23, #31, 408950 <__fxstatat@plt+0x6e00>
  408830:	bl	401b10 <__errno_location@plt>
  408834:	mov	x20, x0
  408838:	mov	w0, w21
  40883c:	ldr	w21, [x20]
  408840:	bl	401910 <close@plt>
  408844:	str	w21, [x20]
  408848:	mov	w0, w19
  40884c:	ldp	x19, x20, [sp, #16]
  408850:	ldp	x21, x22, [sp, #32]
  408854:	ldp	x23, x24, [sp, #48]
  408858:	ldr	x25, [sp, #64]
  40885c:	ldp	x29, x30, [sp], #208
  408860:	ret
  408864:	ldrb	w0, [x19, #1]
  408868:	cmp	w0, #0x2e
  40886c:	b.ne	4087f8 <__fxstatat@plt+0x6ca8>  // b.any
  408870:	ldrb	w0, [x19, #2]
  408874:	cbnz	w0, 4087f8 <__fxstatat@plt+0x6ca8>
  408878:	cbnz	w4, 408940 <__fxstatat@plt+0x6df0>
  40887c:	tbz	w2, #31, 408a60 <__fxstatat@plt+0x6f10>
  408880:	tbnz	w20, #9, 40899c <__fxstatat@plt+0x6e4c>
  408884:	lsl	w3, w20, #11
  408888:	mov	w1, #0x4900                	// #18688
  40888c:	and	w3, w3, #0x8000
  408890:	movk	w1, #0x8, lsl #16
  408894:	orr	w1, w3, w1
  408898:	mov	w22, #0x1                   	// #1
  40889c:	mov	x0, x19
  4088a0:	bl	40a978 <__fxstatat@plt+0x8e28>
  4088a4:	mov	w21, w0
  4088a8:	tbnz	w21, #31, 408a58 <__fxstatat@plt+0x6f08>
  4088ac:	ldr	w20, [x24, #72]
  4088b0:	tbz	w20, #1, 40880c <__fxstatat@plt+0x6cbc>
  4088b4:	nop
  4088b8:	add	x2, sp, #0x50
  4088bc:	mov	w1, w21
  4088c0:	mov	w0, #0x0                   	// #0
  4088c4:	bl	401a90 <__fxstat@plt>
  4088c8:	cbnz	w0, 408978 <__fxstatat@plt+0x6e28>
  4088cc:	ldr	x0, [sp, #80]
  4088d0:	ldr	x1, [x25, #120]
  4088d4:	cmp	x1, x0
  4088d8:	b.ne	40896c <__fxstatat@plt+0x6e1c>  // b.any
  4088dc:	ldr	x0, [sp, #88]
  4088e0:	ldr	x1, [x25, #128]
  4088e4:	cmp	x1, x0
  4088e8:	b.ne	40896c <__fxstatat@plt+0x6e1c>  // b.any
  4088ec:	ldr	w20, [x24, #72]
  4088f0:	tbz	w20, #9, 408820 <__fxstatat@plt+0x6cd0>
  4088f4:	nop
  4088f8:	ldr	w1, [x24, #44]
  4088fc:	mov	w0, #0xffffff9c            	// #-100
  408900:	cmp	w21, w1
  408904:	ccmp	w1, w0, #0x4, eq  // eq = none
  408908:	b.ne	408a70 <__fxstatat@plt+0x6f20>  // b.any
  40890c:	cbz	w22, 408a38 <__fxstatat@plt+0x6ee8>
  408910:	tst	x20, #0x4
  408914:	ccmp	w1, #0x0, #0x1, eq  // eq = none
  408918:	b.ge	408a4c <__fxstatat@plt+0x6efc>  // b.tcont
  40891c:	str	w21, [x24, #44]
  408920:	mov	w19, #0x0                   	// #0
  408924:	mov	w0, w19
  408928:	ldp	x19, x20, [sp, #16]
  40892c:	ldp	x21, x22, [sp, #32]
  408930:	ldp	x23, x24, [sp, #48]
  408934:	ldr	x25, [sp, #64]
  408938:	ldp	x29, x30, [sp], #208
  40893c:	ret
  408940:	tst	x20, #0x200
  408944:	mov	w19, #0x0                   	// #0
  408948:	ccmp	w23, #0x0, #0x1, ne  // ne = any
  40894c:	b.ge	4089dc <__fxstatat@plt+0x6e8c>  // b.tcont
  408950:	mov	w0, w19
  408954:	ldp	x19, x20, [sp, #16]
  408958:	ldp	x21, x22, [sp, #32]
  40895c:	ldp	x23, x24, [sp, #48]
  408960:	ldr	x25, [sp, #64]
  408964:	ldp	x29, x30, [sp], #208
  408968:	ret
  40896c:	bl	401b10 <__errno_location@plt>
  408970:	mov	w1, #0x2                   	// #2
  408974:	str	w1, [x0]
  408978:	mov	w19, #0xffffffff            	// #-1
  40897c:	tbz	w23, #31, 408950 <__fxstatat@plt+0x6e00>
  408980:	b	408830 <__fxstatat@plt+0x6ce0>
  408984:	ldrb	w0, [x19, #1]
  408988:	cmp	w0, #0x2e
  40898c:	b.ne	40881c <__fxstatat@plt+0x6ccc>  // b.any
  408990:	ldrb	w0, [x19, #2]
  408994:	cbz	w0, 4088b8 <__fxstatat@plt+0x6d68>
  408998:	b	40881c <__fxstatat@plt+0x6ccc>
  40899c:	add	x21, x24, #0x60
  4089a0:	mov	x0, x21
  4089a4:	bl	40bd78 <__fxstatat@plt+0xa228>
  4089a8:	ands	w22, w0, #0xff
  4089ac:	b.eq	4089e8 <__fxstatat@plt+0x6e98>  // b.none
  4089b0:	lsl	w3, w20, #11
  4089b4:	mov	w1, #0x4900                	// #18688
  4089b8:	and	w3, w3, #0x8000
  4089bc:	movk	w1, #0x8, lsl #16
  4089c0:	orr	w1, w3, w1
  4089c4:	ldr	w0, [x24, #44]
  4089c8:	mov	w2, w1
  4089cc:	mov	x1, x19
  4089d0:	bl	40be58 <__fxstatat@plt+0xa308>
  4089d4:	mov	w21, w0
  4089d8:	b	4088a8 <__fxstatat@plt+0x6d58>
  4089dc:	mov	w0, w23
  4089e0:	bl	401910 <close@plt>
  4089e4:	b	408950 <__fxstatat@plt+0x6e00>
  4089e8:	mov	x0, x21
  4089ec:	bl	40bdc8 <__fxstatat@plt+0xa278>
  4089f0:	ldr	w20, [x24, #72]
  4089f4:	mov	w21, w0
  4089f8:	mov	w22, #0x1                   	// #1
  4089fc:	and	w0, w20, #0x200
  408a00:	tbnz	w21, #31, 408a1c <__fxstatat@plt+0x6ecc>
  408a04:	mov	w23, w21
  408a08:	mov	w22, #0x1                   	// #1
  408a0c:	tbz	w20, #1, 40881c <__fxstatat@plt+0x6ccc>
  408a10:	b	4088b8 <__fxstatat@plt+0x6d68>
  408a14:	and	w0, w20, #0x200
  408a18:	mov	w22, #0x0                   	// #0
  408a1c:	lsl	w3, w20, #11
  408a20:	mov	w1, #0x4900                	// #18688
  408a24:	and	w3, w3, #0x8000
  408a28:	movk	w1, #0x8, lsl #16
  408a2c:	orr	w1, w3, w1
  408a30:	cbnz	w0, 4089c4 <__fxstatat@plt+0x6e74>
  408a34:	b	40889c <__fxstatat@plt+0x6d4c>
  408a38:	add	x0, x24, #0x60
  408a3c:	bl	40bd80 <__fxstatat@plt+0xa230>
  408a40:	tbnz	w0, #31, 40891c <__fxstatat@plt+0x6dcc>
  408a44:	bl	401910 <close@plt>
  408a48:	b	40891c <__fxstatat@plt+0x6dcc>
  408a4c:	mov	w0, w1
  408a50:	bl	401910 <close@plt>
  408a54:	b	40891c <__fxstatat@plt+0x6dcc>
  408a58:	mov	w19, #0xffffffff            	// #-1
  408a5c:	b	408950 <__fxstatat@plt+0x6e00>
  408a60:	mov	w21, w2
  408a64:	mov	w22, #0x1                   	// #1
  408a68:	tbz	w20, #1, 408814 <__fxstatat@plt+0x6cc4>
  408a6c:	b	4088b8 <__fxstatat@plt+0x6d68>
  408a70:	bl	401950 <abort@plt>
  408a74:	nop
  408a78:	stp	x29, x30, [sp, #-320]!
  408a7c:	mov	x29, sp
  408a80:	stp	x21, x22, [sp, #32]
  408a84:	ldr	x22, [x0]
  408a88:	stp	x27, x28, [sp, #80]
  408a8c:	mov	x28, x0
  408a90:	stp	x19, x20, [sp, #16]
  408a94:	ldr	x0, [x22, #24]
  408a98:	str	w1, [sp, #164]
  408a9c:	str	x0, [sp, #168]
  408aa0:	cbz	x0, 408f64 <__fxstatat@plt+0x7414>
  408aa4:	bl	401a60 <dirfd@plt>
  408aa8:	str	w0, [sp, #196]
  408aac:	tbnz	w0, #31, 409528 <__fxstatat@plt+0x79d8>
  408ab0:	ldr	x0, [x28, #64]
  408ab4:	stp	x23, x24, [sp, #48]
  408ab8:	cbz	x0, 409484 <__fxstatat@plt+0x7934>
  408abc:	ldr	w0, [x28, #72]
  408ac0:	mov	x1, #0xffffffffffffffff    	// #-1
  408ac4:	str	x1, [sp, #144]
  408ac8:	mov	w1, #0x1                   	// #1
  408acc:	str	w1, [sp, #180]
  408ad0:	ldr	x21, [x22, #72]
  408ad4:	ldr	x2, [x22, #56]
  408ad8:	sub	x1, x21, #0x1
  408adc:	ldrb	w2, [x2, x1]
  408ae0:	cmp	w2, #0x2f
  408ae4:	b.eq	408af0 <__fxstatat@plt+0x6fa0>  // b.none
  408ae8:	mov	x1, x21
  408aec:	add	x21, x21, #0x1
  408af0:	str	xzr, [sp, #152]
  408af4:	tbz	w0, #2, 408b10 <__fxstatat@plt+0x6fc0>
  408af8:	ldr	x0, [x28, #32]
  408afc:	mov	w2, #0x2f                  	// #47
  408b00:	add	x3, x0, x1
  408b04:	add	x3, x3, #0x1
  408b08:	strb	w2, [x0, x1]
  408b0c:	str	x3, [sp, #152]
  408b10:	ldr	x23, [x28, #48]
  408b14:	ldr	x0, [x22, #88]
  408b18:	sub	x1, x23, x21
  408b1c:	ldr	x24, [x22, #24]
  408b20:	str	x1, [sp, #128]
  408b24:	add	x1, x0, #0x1
  408b28:	str	x1, [sp, #136]
  408b2c:	cbz	x24, 409624 <__fxstatat@plt+0x7ad4>
  408b30:	stp	x25, x26, [sp, #64]
  408b34:	bl	401b10 <__errno_location@plt>
  408b38:	mov	x20, #0x0                   	// #0
  408b3c:	str	x0, [sp, #120]
  408b40:	adrp	x0, 401000 <mbrtowc@plt-0x730>
  408b44:	add	x0, x0, #0x9f0
  408b48:	str	x0, [sp, #184]
  408b4c:	mov	x0, x24
  408b50:	mov	x19, #0x0                   	// #0
  408b54:	stp	xzr, x22, [sp, #104]
  408b58:	str	wzr, [sp, #160]
  408b5c:	str	wzr, [sp, #176]
  408b60:	ldr	x1, [sp, #120]
  408b64:	str	wzr, [x1]
  408b68:	bl	4018e0 <readdir@plt>
  408b6c:	mov	x25, x0
  408b70:	cbz	x0, 40934c <__fxstatat@plt+0x77fc>
  408b74:	ldr	w0, [x28, #72]
  408b78:	tbnz	w0, #5, 408b88 <__fxstatat@plt+0x7038>
  408b7c:	ldrb	w0, [x25, #19]
  408b80:	cmp	w0, #0x2e
  408b84:	b.eq	408e60 <__fxstatat@plt+0x7310>  // b.none
  408b88:	add	x1, x25, #0x13
  408b8c:	str	x1, [sp, #96]
  408b90:	mov	x0, x1
  408b94:	bl	401770 <strlen@plt>
  408b98:	adds	x23, x0, x21
  408b9c:	mov	x26, x0
  408ba0:	add	x0, x0, #0x100
  408ba4:	cset	x24, cs  // cs = hs, nlast
  408ba8:	and	x0, x0, #0xfffffffffffffff8
  408bac:	bl	401850 <malloc@plt>
  408bb0:	mov	x27, x0
  408bb4:	cbz	x0, 40964c <__fxstatat@plt+0x7afc>
  408bb8:	ldr	x1, [sp, #96]
  408bbc:	add	x22, x0, #0xf8
  408bc0:	mov	x0, x22
  408bc4:	mov	x2, x26
  408bc8:	bl	401740 <memcpy@plt>
  408bcc:	add	x1, x27, x26
  408bd0:	mov	w0, #0x30000               	// #196608
  408bd4:	ldr	x7, [x28, #32]
  408bd8:	strb	wzr, [x1, #248]
  408bdc:	ldr	x1, [sp, #128]
  408be0:	stp	xzr, xzr, [x27, #24]
  408be4:	str	xzr, [x27, #40]
  408be8:	cmp	x1, x26
  408bec:	str	x7, [x27, #56]
  408bf0:	str	wzr, [x27, #64]
  408bf4:	str	x28, [x27, #80]
  408bf8:	str	x26, [x27, #96]
  408bfc:	stur	w0, [x27, #110]
  408c00:	b.ls	408d18 <__fxstatat@plt+0x71c8>  // b.plast
  408c04:	cbnz	x24, 408d78 <__fxstatat@plt+0x7228>
  408c08:	ldr	w0, [x28, #72]
  408c0c:	ldr	x1, [x28]
  408c10:	str	x1, [x27, #8]
  408c14:	ldr	x1, [x25]
  408c18:	str	x23, [x27, #72]
  408c1c:	ldr	x2, [sp, #136]
  408c20:	str	x2, [x27, #88]
  408c24:	str	x1, [x27, #128]
  408c28:	tbnz	w0, #2, 408e34 <__fxstatat@plt+0x72e4>
  408c2c:	str	x22, [x27, #48]
  408c30:	ldr	x1, [x28, #64]
  408c34:	cbz	x1, 408c3c <__fxstatat@plt+0x70ec>
  408c38:	tbz	w0, #10, 408e9c <__fxstatat@plt+0x734c>
  408c3c:	ldrb	w1, [x25, #18]
  408c40:	and	w0, w0, #0x18
  408c44:	cmp	w0, #0x18
  408c48:	sub	w0, w1, #0x1
  408c4c:	b.eq	408e78 <__fxstatat@plt+0x7328>  // b.none
  408c50:	mov	w1, #0xb                   	// #11
  408c54:	strh	w1, [x27, #108]
  408c58:	cmp	w0, #0xb
  408c5c:	b.ls	408e08 <__fxstatat@plt+0x72b8>  // b.plast
  408c60:	mov	x1, #0x2                   	// #2
  408c64:	str	wzr, [x27, #136]
  408c68:	str	x1, [x27, #168]
  408c6c:	str	xzr, [x27, #16]
  408c70:	cbz	x19, 408e58 <__fxstatat@plt+0x7308>
  408c74:	ldr	x0, [sp, #104]
  408c78:	str	x27, [x0, #16]
  408c7c:	mov	x0, #0x2710                	// #10000
  408c80:	cmp	x20, x0
  408c84:	b.eq	408e20 <__fxstatat@plt+0x72d0>  // b.none
  408c88:	ldr	x0, [sp, #144]
  408c8c:	add	x20, x20, #0x1
  408c90:	cmp	x20, x0
  408c94:	b.cs	408ca8 <__fxstatat@plt+0x7158>  // b.hs, b.nlast
  408c98:	str	x27, [sp, #104]
  408c9c:	ldr	x0, [sp, #112]
  408ca0:	ldr	x0, [x0, #24]
  408ca4:	cbnz	x0, 408b60 <__fxstatat@plt+0x7010>
  408ca8:	ldr	x22, [sp, #112]
  408cac:	ldr	w0, [sp, #160]
  408cb0:	cbnz	w0, 409390 <__fxstatat@plt+0x7840>
  408cb4:	ldr	w0, [x28, #72]
  408cb8:	tbnz	w0, #2, 409200 <__fxstatat@plt+0x76b0>
  408cbc:	ldp	x25, x26, [sp, #64]
  408cc0:	ldr	x0, [sp, #168]
  408cc4:	cmp	x0, #0x0
  408cc8:	ldr	w0, [sp, #180]
  408ccc:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  408cd0:	b.eq	409198 <__fxstatat@plt+0x7648>  // b.none
  408cd4:	ldr	w0, [sp, #164]
  408cd8:	cmp	x20, #0x0
  408cdc:	ccmp	w0, #0x1, #0x4, ne  // ne = any
  408ce0:	b.eq	40922c <__fxstatat@plt+0x76dc>  // b.none
  408ce4:	ldr	w0, [sp, #176]
  408ce8:	cbnz	w0, 409438 <__fxstatat@plt+0x78e8>
  408cec:	ldr	x0, [x28, #64]
  408cf0:	cmp	x0, #0x0
  408cf4:	ccmp	x20, #0x1, #0x4, ne  // ne = any
  408cf8:	b.ne	409234 <__fxstatat@plt+0x76e4>  // b.any
  408cfc:	mov	x0, x19
  408d00:	ldp	x19, x20, [sp, #16]
  408d04:	ldp	x21, x22, [sp, #32]
  408d08:	ldp	x23, x24, [sp, #48]
  408d0c:	ldp	x27, x28, [sp, #80]
  408d10:	ldp	x29, x30, [sp], #320
  408d14:	ret
  408d18:	ldr	x0, [x28, #48]
  408d1c:	add	x1, x0, #0x101
  408d20:	add	x1, x1, x23
  408d24:	cmp	x0, x1
  408d28:	b.hi	408eb8 <__fxstatat@plt+0x7368>  // b.pmore
  408d2c:	str	x1, [x28, #48]
  408d30:	mov	x0, x7
  408d34:	str	x7, [sp, #96]
  408d38:	bl	4018f0 <realloc@plt>
  408d3c:	ldr	x7, [sp, #96]
  408d40:	cbz	x0, 409658 <__fxstatat@plt+0x7b08>
  408d44:	str	x0, [x28, #32]
  408d48:	cmp	x7, x0
  408d4c:	b.eq	408d68 <__fxstatat@plt+0x7218>  // b.none
  408d50:	ldr	w1, [x28, #72]
  408d54:	mov	w2, #0x1                   	// #1
  408d58:	str	w2, [sp, #160]
  408d5c:	tbz	w1, #2, 408d68 <__fxstatat@plt+0x7218>
  408d60:	add	x0, x0, x21
  408d64:	str	x0, [sp, #152]
  408d68:	ldr	x0, [x28, #48]
  408d6c:	sub	x0, x0, x21
  408d70:	str	x0, [sp, #128]
  408d74:	cbz	x24, 408c08 <__fxstatat@plt+0x70b8>
  408d78:	mov	x0, x27
  408d7c:	ldr	x22, [sp, #112]
  408d80:	bl	4019f0 <free@plt>
  408d84:	cbz	x19, 408db8 <__fxstatat@plt+0x7268>
  408d88:	ldp	x20, x0, [x19, #16]
  408d8c:	cbz	x0, 408dac <__fxstatat@plt+0x725c>
  408d90:	bl	401900 <closedir@plt>
  408d94:	mov	x0, x19
  408d98:	bl	4019f0 <free@plt>
  408d9c:	cbz	x20, 408db8 <__fxstatat@plt+0x7268>
  408da0:	mov	x19, x20
  408da4:	ldp	x20, x0, [x19, #16]
  408da8:	cbnz	x0, 408d90 <__fxstatat@plt+0x7240>
  408dac:	mov	x0, x19
  408db0:	bl	4019f0 <free@plt>
  408db4:	cbnz	x20, 408da0 <__fxstatat@plt+0x7250>
  408db8:	ldr	x0, [x22, #24]
  408dbc:	mov	x19, #0x0                   	// #0
  408dc0:	bl	401900 <closedir@plt>
  408dc4:	mov	w1, #0x7                   	// #7
  408dc8:	ldr	w0, [x28, #72]
  408dcc:	ldp	x23, x24, [sp, #48]
  408dd0:	orr	w0, w0, #0x2000
  408dd4:	ldp	x25, x26, [sp, #64]
  408dd8:	strh	w1, [x22, #108]
  408ddc:	ldr	x1, [sp, #120]
  408de0:	str	xzr, [x22, #24]
  408de4:	str	w0, [x28, #72]
  408de8:	mov	w0, #0x24                  	// #36
  408dec:	ldp	x21, x22, [sp, #32]
  408df0:	str	w0, [x1]
  408df4:	mov	x0, x19
  408df8:	ldp	x19, x20, [sp, #16]
  408dfc:	ldp	x27, x28, [sp, #80]
  408e00:	ldp	x29, x30, [sp], #320
  408e04:	ret
  408e08:	mov	x1, #0x2                   	// #2
  408e0c:	adrp	x2, 40d000 <__fxstatat@plt+0xb4b0>
  408e10:	add	x2, x2, #0xe38
  408e14:	ldr	w0, [x2, w0, uxtw #2]
  408e18:	str	w0, [x27, #136]
  408e1c:	b	408c68 <__fxstatat@plt+0x7118>
  408e20:	ldr	x0, [x28, #64]
  408e24:	cbz	x0, 409054 <__fxstatat@plt+0x7504>
  408e28:	mov	x20, #0x2711                	// #10001
  408e2c:	str	x27, [sp, #104]
  408e30:	b	408c9c <__fxstatat@plt+0x714c>
  408e34:	ldr	x4, [x27, #56]
  408e38:	mov	x1, x22
  408e3c:	ldr	x0, [sp, #152]
  408e40:	str	x4, [x27, #48]
  408e44:	ldr	x2, [x27, #96]
  408e48:	add	x2, x2, #0x1
  408e4c:	bl	401750 <memmove@plt>
  408e50:	ldr	w0, [x28, #72]
  408e54:	b	408c30 <__fxstatat@plt+0x70e0>
  408e58:	mov	x19, x27
  408e5c:	b	408c7c <__fxstatat@plt+0x712c>
  408e60:	ldrb	w0, [x25, #20]
  408e64:	cbz	w0, 408c9c <__fxstatat@plt+0x714c>
  408e68:	ldrh	w0, [x25, #20]
  408e6c:	cmp	w0, #0x2e
  408e70:	b.ne	408b88 <__fxstatat@plt+0x7038>  // b.any
  408e74:	b	408c9c <__fxstatat@plt+0x714c>
  408e78:	and	w1, w1, #0xfffffffb
  408e7c:	cbz	w1, 408c50 <__fxstatat@plt+0x7100>
  408e80:	mov	w1, #0xb                   	// #11
  408e84:	strh	w1, [x27, #108]
  408e88:	cmp	w0, #0xb
  408e8c:	mov	x1, #0x1                   	// #1
  408e90:	b.ls	408e0c <__fxstatat@plt+0x72bc>  // b.plast
  408e94:	str	wzr, [x27, #136]
  408e98:	b	408c68 <__fxstatat@plt+0x7118>
  408e9c:	ldr	w0, [x28, #44]
  408ea0:	mov	x2, x27
  408ea4:	add	x1, x28, #0x48
  408ea8:	mov	w3, #0x0                   	// #0
  408eac:	bl	408340 <__fxstatat@plt+0x67f0>
  408eb0:	strh	w0, [x27, #108]
  408eb4:	b	408c6c <__fxstatat@plt+0x711c>
  408eb8:	mov	x0, x7
  408ebc:	ldr	x22, [sp, #112]
  408ec0:	bl	4019f0 <free@plt>
  408ec4:	ldr	x1, [sp, #120]
  408ec8:	mov	w0, #0x24                  	// #36
  408ecc:	mov	w21, w0
  408ed0:	str	xzr, [x28, #32]
  408ed4:	str	w0, [x1]
  408ed8:	mov	x0, x27
  408edc:	bl	4019f0 <free@plt>
  408ee0:	cbz	x19, 408f18 <__fxstatat@plt+0x73c8>
  408ee4:	ldp	x20, x0, [x19, #16]
  408ee8:	cbz	x0, 408f0c <__fxstatat@plt+0x73bc>
  408eec:	nop
  408ef0:	bl	401900 <closedir@plt>
  408ef4:	mov	x0, x19
  408ef8:	bl	4019f0 <free@plt>
  408efc:	cbz	x20, 408f18 <__fxstatat@plt+0x73c8>
  408f00:	mov	x19, x20
  408f04:	ldp	x20, x0, [x19, #16]
  408f08:	cbnz	x0, 408ef0 <__fxstatat@plt+0x73a0>
  408f0c:	mov	x0, x19
  408f10:	bl	4019f0 <free@plt>
  408f14:	cbnz	x20, 408f00 <__fxstatat@plt+0x73b0>
  408f18:	ldr	x0, [x22, #24]
  408f1c:	mov	x19, #0x0                   	// #0
  408f20:	bl	401900 <closedir@plt>
  408f24:	ldr	w0, [x28, #72]
  408f28:	mov	w1, #0x7                   	// #7
  408f2c:	ldp	x23, x24, [sp, #48]
  408f30:	orr	w0, w0, #0x2000
  408f34:	ldp	x25, x26, [sp, #64]
  408f38:	str	xzr, [x22, #24]
  408f3c:	strh	w1, [x22, #108]
  408f40:	str	w0, [x28, #72]
  408f44:	ldr	x0, [sp, #120]
  408f48:	str	w21, [x0]
  408f4c:	mov	x0, x19
  408f50:	ldp	x19, x20, [sp, #16]
  408f54:	ldp	x21, x22, [sp, #32]
  408f58:	ldp	x27, x28, [sp, #80]
  408f5c:	ldp	x29, x30, [sp], #320
  408f60:	ret
  408f64:	ldr	w3, [x28, #72]
  408f68:	mov	w1, #0x204                 	// #516
  408f6c:	mov	w0, #0xffffff9c            	// #-100
  408f70:	and	w1, w3, w1
  408f74:	cmp	w1, #0x200
  408f78:	b.ne	408f80 <__fxstatat@plt+0x7430>  // b.any
  408f7c:	ldr	w0, [x28, #44]
  408f80:	and	w2, w3, #0x10
  408f84:	ldr	x1, [x22, #48]
  408f88:	tbz	w3, #4, 408f94 <__fxstatat@plt+0x7444>
  408f8c:	mov	w2, #0x8000                	// #32768
  408f90:	tbnz	w3, #0, 409264 <__fxstatat@plt+0x7714>
  408f94:	add	x3, sp, #0xc4
  408f98:	bl	40bea8 <__fxstatat@plt+0xa358>
  408f9c:	str	x0, [x22, #24]
  408fa0:	mov	x19, x0
  408fa4:	cbz	x0, 4095ec <__fxstatat@plt+0x7a9c>
  408fa8:	ldrh	w0, [x22, #108]
  408fac:	cmp	w0, #0xb
  408fb0:	b.eq	4094a0 <__fxstatat@plt+0x7950>  // b.none
  408fb4:	ldr	w0, [x28, #72]
  408fb8:	tbnz	w0, #8, 409278 <__fxstatat@plt+0x7728>
  408fbc:	stp	x23, x24, [sp, #48]
  408fc0:	mov	x0, #0x86a0                	// #34464
  408fc4:	ldr	x1, [x28, #64]
  408fc8:	movk	x0, #0x1, lsl #16
  408fcc:	cmp	x1, #0x0
  408fd0:	csinv	x0, x0, xzr, eq  // eq = none
  408fd4:	str	x0, [sp, #144]
  408fd8:	ldr	w0, [sp, #164]
  408fdc:	cmp	w0, #0x2
  408fe0:	b.eq	409478 <__fxstatat@plt+0x7928>  // b.none
  408fe4:	ldr	w3, [x28, #72]
  408fe8:	ldr	w0, [sp, #196]
  408fec:	and	w3, w3, #0x38
  408ff0:	cmp	w3, #0x18
  408ff4:	b.eq	409300 <__fxstatat@plt+0x77b0>  // b.none
  408ff8:	ldr	w1, [sp, #164]
  408ffc:	cmp	w1, #0x3
  409000:	cset	w19, eq  // eq = none
  409004:	ldr	w1, [x28, #72]
  409008:	tbnz	w1, #9, 409510 <__fxstatat@plt+0x79c0>
  40900c:	tbz	w0, #31, 409324 <__fxstatat@plt+0x77d4>
  409010:	cbz	w19, 409020 <__fxstatat@plt+0x74d0>
  409014:	bl	401b10 <__errno_location@plt>
  409018:	ldr	w0, [x0]
  40901c:	str	w0, [x22, #64]
  409020:	ldrh	w1, [x22, #110]
  409024:	ldr	x0, [x22, #24]
  409028:	orr	w1, w1, #0x1
  40902c:	strh	w1, [x22, #110]
  409030:	bl	401900 <closedir@plt>
  409034:	ldr	w0, [x28, #72]
  409038:	str	xzr, [x22, #24]
  40903c:	tbz	w0, #9, 409048 <__fxstatat@plt+0x74f8>
  409040:	ldr	w1, [sp, #196]
  409044:	tbz	w1, #31, 409578 <__fxstatat@plt+0x7a28>
  409048:	str	xzr, [x22, #24]
  40904c:	str	wzr, [sp, #180]
  409050:	b	408ad0 <__fxstatat@plt+0x6f80>
  409054:	ldr	x0, [sp, #112]
  409058:	ldr	x23, [x0, #80]
  40905c:	ldr	w0, [x23, #72]
  409060:	tbz	w0, #9, 409150 <__fxstatat@plt+0x7600>
  409064:	ldr	x20, [x23, #80]
  409068:	ldr	w24, [sp, #196]
  40906c:	cbz	x20, 4090cc <__fxstatat@plt+0x757c>
  409070:	ldr	x0, [sp, #112]
  409074:	add	x1, sp, #0xc8
  409078:	ldr	x0, [x0, #120]
  40907c:	str	x0, [sp, #200]
  409080:	mov	x0, x20
  409084:	bl	40af18 <__fxstatat@plt+0x93c8>
  409088:	cbz	x0, 4090f8 <__fxstatat@plt+0x75a8>
  40908c:	ldr	x23, [x0, #8]
  409090:	mov	x0, #0x1994                	// #6548
  409094:	movk	x0, #0x102, lsl #16
  409098:	cmp	x23, x0
  40909c:	b.eq	4090bc <__fxstatat@plt+0x756c>  // b.none
  4090a0:	mov	x0, #0x4d42                	// #19778
  4090a4:	movk	x0, #0xff53, lsl #16
  4090a8:	cmp	x23, x0
  4090ac:	b.eq	4090bc <__fxstatat@plt+0x756c>  // b.none
  4090b0:	mov	x0, #0x6969                	// #26985
  4090b4:	cmp	x23, x0
  4090b8:	b.ne	409150 <__fxstatat@plt+0x7600>  // b.any
  4090bc:	mov	x20, #0x2711                	// #10001
  4090c0:	str	x27, [sp, #104]
  4090c4:	str	wzr, [sp, #176]
  4090c8:	b	408c9c <__fxstatat@plt+0x714c>
  4090cc:	ldr	x4, [sp, #184]
  4090d0:	adrp	x3, 408000 <__fxstatat@plt+0x64b0>
  4090d4:	adrp	x2, 408000 <__fxstatat@plt+0x64b0>
  4090d8:	add	x3, x3, #0x210
  4090dc:	add	x2, x2, #0x200
  4090e0:	mov	x1, #0x0                   	// #0
  4090e4:	mov	x0, #0xd                   	// #13
  4090e8:	bl	40b1f8 <__fxstatat@plt+0x96a8>
  4090ec:	str	x0, [x23, #80]
  4090f0:	mov	x20, x0
  4090f4:	cbnz	x0, 409070 <__fxstatat@plt+0x7520>
  4090f8:	tbnz	w24, #31, 409150 <__fxstatat@plt+0x7600>
  4090fc:	mov	w0, w24
  409100:	add	x1, sp, #0xc8
  409104:	bl	4018b0 <fstatfs@plt>
  409108:	cbnz	w0, 409150 <__fxstatat@plt+0x7600>
  40910c:	ldr	x23, [sp, #200]
  409110:	cbz	x20, 409090 <__fxstatat@plt+0x7540>
  409114:	mov	x0, #0x10                  	// #16
  409118:	bl	401850 <malloc@plt>
  40911c:	mov	x24, x0
  409120:	cbz	x0, 409090 <__fxstatat@plt+0x7540>
  409124:	ldr	x0, [sp, #112]
  409128:	ldr	x1, [x0, #120]
  40912c:	stp	x1, x23, [x24]
  409130:	mov	x0, x20
  409134:	mov	x1, x24
  409138:	bl	40b9d0 <__fxstatat@plt+0x9e80>
  40913c:	cbz	x0, 40963c <__fxstatat@plt+0x7aec>
  409140:	cmp	x24, x0
  409144:	b.ne	409674 <__fxstatat@plt+0x7b24>  // b.any
  409148:	ldr	x23, [sp, #200]
  40914c:	b	409090 <__fxstatat@plt+0x7540>
  409150:	mov	w0, #0x1                   	// #1
  409154:	str	w0, [sp, #176]
  409158:	b	408e28 <__fxstatat@plt+0x72d8>
  40915c:	ldr	x1, [sp, #168]
  409160:	mov	x19, #0x0                   	// #0
  409164:	cmp	x1, #0x0
  409168:	ldr	w1, [sp, #180]
  40916c:	csel	w1, w1, wzr, eq  // eq = none
  409170:	cbz	w1, 40919c <__fxstatat@plt+0x764c>
  409174:	mov	x20, #0x0                   	// #0
  409178:	str	wzr, [sp, #176]
  40917c:	nop
  409180:	cbnz	x0, 4094c0 <__fxstatat@plt+0x7970>
  409184:	mov	x0, x28
  409188:	bl	408578 <__fxstatat@plt+0x6a28>
  40918c:	cmp	w0, #0x0
  409190:	cset	w0, ne  // ne = any
  409194:	cbnz	w0, 409588 <__fxstatat@plt+0x7a38>
  409198:	cbnz	x20, 408ce4 <__fxstatat@plt+0x7194>
  40919c:	ldr	w0, [sp, #164]
  4091a0:	cmp	w0, #0x3
  4091a4:	b.eq	40955c <__fxstatat@plt+0x7a0c>  // b.none
  4091a8:	cbz	x19, 4091e0 <__fxstatat@plt+0x7690>
  4091ac:	ldp	x20, x0, [x19, #16]
  4091b0:	cbz	x0, 4091d4 <__fxstatat@plt+0x7684>
  4091b4:	nop
  4091b8:	bl	401900 <closedir@plt>
  4091bc:	mov	x0, x19
  4091c0:	bl	4019f0 <free@plt>
  4091c4:	cbz	x20, 4091e0 <__fxstatat@plt+0x7690>
  4091c8:	mov	x19, x20
  4091cc:	ldp	x20, x0, [x19, #16]
  4091d0:	cbnz	x0, 4091b8 <__fxstatat@plt+0x7668>
  4091d4:	mov	x0, x19
  4091d8:	bl	4019f0 <free@plt>
  4091dc:	cbnz	x20, 4091c8 <__fxstatat@plt+0x7678>
  4091e0:	ldp	x23, x24, [sp, #48]
  4091e4:	mov	x19, #0x0                   	// #0
  4091e8:	mov	x0, x19
  4091ec:	ldp	x19, x20, [sp, #16]
  4091f0:	ldp	x21, x22, [sp, #32]
  4091f4:	ldp	x27, x28, [sp, #80]
  4091f8:	ldp	x29, x30, [sp], #320
  4091fc:	ret
  409200:	ldr	x0, [x28, #48]
  409204:	cmp	x20, #0x0
  409208:	ldp	x25, x26, [sp, #64]
  40920c:	ccmp	x0, x21, #0x4, ne  // ne = any
  409210:	b.ne	409220 <__fxstatat@plt+0x76d0>  // b.any
  409214:	ldr	x0, [sp, #152]
  409218:	sub	x0, x0, #0x1
  40921c:	str	x0, [sp, #152]
  409220:	ldr	x0, [sp, #152]
  409224:	strb	wzr, [x0]
  409228:	b	408cc0 <__fxstatat@plt+0x7170>
  40922c:	ldr	x0, [x22, #88]
  409230:	b	409180 <__fxstatat@plt+0x7630>
  409234:	mov	x2, x20
  409238:	mov	x1, x19
  40923c:	mov	x0, x28
  409240:	bl	408250 <__fxstatat@plt+0x6700>
  409244:	mov	x19, x0
  409248:	mov	x0, x19
  40924c:	ldp	x19, x20, [sp, #16]
  409250:	ldp	x21, x22, [sp, #32]
  409254:	ldp	x23, x24, [sp, #48]
  409258:	ldp	x27, x28, [sp, #80]
  40925c:	ldp	x29, x30, [sp], #320
  409260:	ret
  409264:	ldr	x2, [x22, #88]
  409268:	cmp	x2, #0x0
  40926c:	cset	w2, ne  // ne = any
  409270:	lsl	w2, w2, #15
  409274:	b	408f94 <__fxstatat@plt+0x7444>
  409278:	mov	x2, x22
  40927c:	add	x1, x28, #0x58
  409280:	bl	4084e8 <__fxstatat@plt+0x6998>
  409284:	ldr	w0, [x28, #44]
  409288:	add	x1, x28, #0x48
  40928c:	mov	x2, x22
  409290:	mov	w3, #0x0                   	// #0
  409294:	bl	408340 <__fxstatat@plt+0x67f0>
  409298:	ldr	w1, [x28, #72]
  40929c:	mov	w0, #0x102                 	// #258
  4092a0:	tst	w1, w0
  4092a4:	b.eq	4094e8 <__fxstatat@plt+0x7998>  // b.none
  4092a8:	mov	x0, #0x18                  	// #24
  4092ac:	bl	401850 <malloc@plt>
  4092b0:	mov	x19, x0
  4092b4:	cbz	x0, 409610 <__fxstatat@plt+0x7ac0>
  4092b8:	mov	x1, x0
  4092bc:	ldr	x0, [x28, #88]
  4092c0:	ldur	q0, [x22, #120]
  4092c4:	str	x22, [x19, #16]
  4092c8:	str	q0, [x19]
  4092cc:	bl	40b9d0 <__fxstatat@plt+0x9e80>
  4092d0:	mov	x20, x0
  4092d4:	cmp	x19, x0
  4092d8:	b.eq	408fbc <__fxstatat@plt+0x746c>  // b.none
  4092dc:	mov	x0, x19
  4092e0:	bl	4019f0 <free@plt>
  4092e4:	cbz	x20, 409610 <__fxstatat@plt+0x7ac0>
  4092e8:	stp	x23, x24, [sp, #48]
  4092ec:	mov	w0, #0x2                   	// #2
  4092f0:	ldr	x1, [x20, #16]
  4092f4:	str	x1, [x22]
  4092f8:	strh	w0, [x22, #108]
  4092fc:	b	408fc0 <__fxstatat@plt+0x7470>
  409300:	ldr	w1, [x22, #140]
  409304:	cmp	w1, #0x2
  409308:	b.ne	408ff8 <__fxstatat@plt+0x74a8>  // b.any
  40930c:	mov	w1, w0
  409310:	mov	x0, x22
  409314:	bl	408638 <__fxstatat@plt+0x6ae8>
  409318:	cbnz	w0, 4095d4 <__fxstatat@plt+0x7a84>
  40931c:	ldr	w0, [sp, #196]
  409320:	b	408ff8 <__fxstatat@plt+0x74a8>
  409324:	mov	w2, w0
  409328:	mov	x1, x22
  40932c:	mov	x0, x28
  409330:	mov	x3, #0x0                   	// #0
  409334:	bl	4087b8 <__fxstatat@plt+0x6c68>
  409338:	cbnz	w0, 409010 <__fxstatat@plt+0x74c0>
  40933c:	mov	w0, #0x1                   	// #1
  409340:	str	w0, [sp, #180]
  409344:	ldr	w0, [x28, #72]
  409348:	b	408ad0 <__fxstatat@plt+0x6f80>
  40934c:	ldp	x22, x0, [sp, #112]
  409350:	ldr	w0, [x0]
  409354:	cbz	w0, 409378 <__fxstatat@plt+0x7828>
  409358:	ldr	x1, [sp, #168]
  40935c:	str	w0, [x22, #64]
  409360:	orr	x2, x1, x20
  409364:	mov	w1, #0x4                   	// #4
  409368:	cmp	x2, #0x0
  40936c:	mov	w2, #0x7                   	// #7
  409370:	csel	w1, w1, w2, eq  // eq = none
  409374:	strh	w1, [x22, #108]
  409378:	ldr	x0, [x22, #24]
  40937c:	cbz	x0, 408cac <__fxstatat@plt+0x715c>
  409380:	bl	401900 <closedir@plt>
  409384:	str	xzr, [x22, #24]
  409388:	ldr	w0, [sp, #160]
  40938c:	cbz	w0, 408cb4 <__fxstatat@plt+0x7164>
  409390:	ldr	x0, [x28, #8]
  409394:	ldr	x2, [x28, #32]
  409398:	cbz	x0, 4093c8 <__fxstatat@plt+0x7878>
  40939c:	nop
  4093a0:	ldr	x1, [x0, #48]
  4093a4:	add	x3, x0, #0xf8
  4093a8:	cmp	x1, x3
  4093ac:	b.eq	409428 <__fxstatat@plt+0x78d8>  // b.none
  4093b0:	ldr	x3, [x0, #56]
  4093b4:	sub	x1, x1, x3
  4093b8:	add	x1, x2, x1
  4093bc:	stp	x1, x2, [x0, #48]
  4093c0:	ldr	x0, [x0, #16]
  4093c4:	cbnz	x0, 4093a0 <__fxstatat@plt+0x7850>
  4093c8:	ldr	x1, [x19, #88]
  4093cc:	mov	x0, x19
  4093d0:	tbnz	x1, #63, 408cb4 <__fxstatat@plt+0x7164>
  4093d4:	nop
  4093d8:	ldr	x1, [x0, #48]
  4093dc:	add	x3, x0, #0xf8
  4093e0:	cmp	x1, x3
  4093e4:	b.eq	4093f8 <__fxstatat@plt+0x78a8>  // b.none
  4093e8:	ldr	x3, [x0, #56]
  4093ec:	sub	x1, x1, x3
  4093f0:	add	x1, x2, x1
  4093f4:	str	x1, [x0, #48]
  4093f8:	ldr	x1, [x0, #16]
  4093fc:	str	x2, [x0, #56]
  409400:	cbz	x1, 409414 <__fxstatat@plt+0x78c4>
  409404:	ldr	x0, [x1, #88]
  409408:	tbnz	x0, #63, 408cb4 <__fxstatat@plt+0x7164>
  40940c:	mov	x0, x1
  409410:	b	4093d8 <__fxstatat@plt+0x7888>
  409414:	ldr	x1, [x0, #8]
  409418:	ldr	x0, [x1, #88]
  40941c:	tbnz	x0, #63, 408cb4 <__fxstatat@plt+0x7164>
  409420:	mov	x0, x1
  409424:	b	4093d8 <__fxstatat@plt+0x7888>
  409428:	str	x2, [x0, #56]
  40942c:	ldr	x0, [x0, #16]
  409430:	cbnz	x0, 4093a0 <__fxstatat@plt+0x7850>
  409434:	b	4093c8 <__fxstatat@plt+0x7878>
  409438:	adrp	x0, 408000 <__fxstatat@plt+0x64b0>
  40943c:	add	x0, x0, #0x228
  409440:	str	x0, [x28, #64]
  409444:	mov	x2, x20
  409448:	mov	x1, x19
  40944c:	mov	x0, x28
  409450:	bl	408250 <__fxstatat@plt+0x6700>
  409454:	mov	x19, x0
  409458:	ldp	x23, x24, [sp, #48]
  40945c:	str	xzr, [x28, #64]
  409460:	mov	x0, x19
  409464:	ldp	x19, x20, [sp, #16]
  409468:	ldp	x21, x22, [sp, #32]
  40946c:	ldp	x27, x28, [sp, #80]
  409470:	ldp	x29, x30, [sp], #320
  409474:	ret
  409478:	ldr	w0, [x28, #72]
  40947c:	str	wzr, [sp, #180]
  409480:	b	408ad0 <__fxstatat@plt+0x6f80>
  409484:	mov	x0, #0x86a0                	// #34464
  409488:	movk	x0, #0x1, lsl #16
  40948c:	str	x0, [sp, #144]
  409490:	mov	w0, #0x1                   	// #1
  409494:	str	w0, [sp, #180]
  409498:	ldr	w0, [x28, #72]
  40949c:	b	408ad0 <__fxstatat@plt+0x6f80>
  4094a0:	ldr	w0, [x28, #44]
  4094a4:	mov	x2, x22
  4094a8:	add	x1, x28, #0x48
  4094ac:	mov	w3, #0x0                   	// #0
  4094b0:	stp	x23, x24, [sp, #48]
  4094b4:	bl	408340 <__fxstatat@plt+0x67f0>
  4094b8:	strh	w0, [x22, #108]
  4094bc:	b	408fc0 <__fxstatat@plt+0x7470>
  4094c0:	ldr	x1, [x22, #8]
  4094c4:	mov	x0, x28
  4094c8:	adrp	x3, 40d000 <__fxstatat@plt+0xb4b0>
  4094cc:	mov	w2, #0xffffffff            	// #-1
  4094d0:	add	x3, x3, #0x2c0
  4094d4:	bl	4087b8 <__fxstatat@plt+0x6c68>
  4094d8:	cmp	w0, #0x0
  4094dc:	cset	w0, ne  // ne = any
  4094e0:	cbz	w0, 409198 <__fxstatat@plt+0x7648>
  4094e4:	b	409588 <__fxstatat@plt+0x7a38>
  4094e8:	ldr	x0, [x28, #88]
  4094ec:	add	x1, x22, #0x78
  4094f0:	stp	x23, x24, [sp, #48]
  4094f4:	bl	40a8c8 <__fxstatat@plt+0x8d78>
  4094f8:	tst	w0, #0xff
  4094fc:	b.eq	408fc0 <__fxstatat@plt+0x7470>  // b.none
  409500:	mov	w0, #0x2                   	// #2
  409504:	str	x22, [x22]
  409508:	strh	w0, [x22, #108]
  40950c:	b	408fc0 <__fxstatat@plt+0x7470>
  409510:	mov	w2, #0x3                   	// #3
  409514:	mov	w1, #0x406                 	// #1030
  409518:	bl	40c010 <__fxstatat@plt+0xa4c0>
  40951c:	str	w0, [sp, #196]
  409520:	tbnz	w0, #31, 409010 <__fxstatat@plt+0x74c0>
  409524:	b	409324 <__fxstatat@plt+0x77d4>
  409528:	ldr	x0, [x22, #24]
  40952c:	bl	401900 <closedir@plt>
  409530:	str	xzr, [x22, #24]
  409534:	ldr	w0, [sp, #164]
  409538:	cmp	w0, #0x3
  40953c:	b.ne	4091e4 <__fxstatat@plt+0x7694>  // b.any
  409540:	mov	w0, #0x4                   	// #4
  409544:	strh	w0, [x22, #108]
  409548:	mov	x19, #0x0                   	// #0
  40954c:	bl	401b10 <__errno_location@plt>
  409550:	ldr	w0, [x0]
  409554:	str	w0, [x22, #64]
  409558:	b	408f4c <__fxstatat@plt+0x73fc>
  40955c:	ldrh	w0, [x22, #108]
  409560:	cmp	w0, #0x7
  409564:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  409568:	b.eq	4091a8 <__fxstatat@plt+0x7658>  // b.none
  40956c:	mov	w0, #0x6                   	// #6
  409570:	strh	w0, [x22, #108]
  409574:	b	4091a8 <__fxstatat@plt+0x7658>
  409578:	mov	w0, w1
  40957c:	bl	401910 <close@plt>
  409580:	ldr	w0, [x28, #72]
  409584:	b	409048 <__fxstatat@plt+0x74f8>
  409588:	ldr	w0, [x28, #72]
  40958c:	mov	w1, #0x7                   	// #7
  409590:	strh	w1, [x22, #108]
  409594:	orr	w0, w0, #0x2000
  409598:	str	w0, [x28, #72]
  40959c:	cbz	x19, 4091e0 <__fxstatat@plt+0x7690>
  4095a0:	ldp	x20, x0, [x19, #16]
  4095a4:	cbz	x0, 4095c0 <__fxstatat@plt+0x7a70>
  4095a8:	bl	401900 <closedir@plt>
  4095ac:	mov	x0, x19
  4095b0:	bl	4019f0 <free@plt>
  4095b4:	cbz	x20, 4091e0 <__fxstatat@plt+0x7690>
  4095b8:	mov	x19, x20
  4095bc:	b	4095a0 <__fxstatat@plt+0x7a50>
  4095c0:	mov	x0, x19
  4095c4:	bl	4019f0 <free@plt>
  4095c8:	cbz	x20, 4091e0 <__fxstatat@plt+0x7690>
  4095cc:	mov	x19, x20
  4095d0:	b	4095a0 <__fxstatat@plt+0x7a50>
  4095d4:	ldr	w0, [sp, #164]
  4095d8:	cmp	w0, #0x3
  4095dc:	b.ne	409478 <__fxstatat@plt+0x7928>  // b.any
  4095e0:	ldr	w0, [sp, #196]
  4095e4:	mov	w19, #0x0                   	// #0
  4095e8:	b	409004 <__fxstatat@plt+0x74b4>
  4095ec:	ldr	w0, [sp, #164]
  4095f0:	cmp	w0, #0x3
  4095f4:	b.ne	4091e4 <__fxstatat@plt+0x7694>  // b.any
  4095f8:	mov	w0, #0x4                   	// #4
  4095fc:	strh	w0, [x22, #108]
  409600:	bl	401b10 <__errno_location@plt>
  409604:	ldr	w0, [x0]
  409608:	str	w0, [x22, #64]
  40960c:	b	408f4c <__fxstatat@plt+0x73fc>
  409610:	bl	401b10 <__errno_location@plt>
  409614:	mov	x19, #0x0                   	// #0
  409618:	mov	w1, #0xc                   	// #12
  40961c:	str	w1, [x0]
  409620:	b	408f4c <__fxstatat@plt+0x73fc>
  409624:	ldr	w1, [x28, #72]
  409628:	tbz	w1, #2, 40915c <__fxstatat@plt+0x760c>
  40962c:	mov	x19, #0x0                   	// #0
  409630:	mov	x20, #0x0                   	// #0
  409634:	str	wzr, [sp, #176]
  409638:	b	409214 <__fxstatat@plt+0x76c4>
  40963c:	mov	x0, x24
  409640:	bl	4019f0 <free@plt>
  409644:	ldr	x23, [sp, #200]
  409648:	b	409090 <__fxstatat@plt+0x7540>
  40964c:	ldp	x22, x0, [sp, #112]
  409650:	ldr	w21, [x0]
  409654:	b	408ed8 <__fxstatat@plt+0x7388>
  409658:	ldr	x0, [x28, #32]
  40965c:	ldr	x22, [sp, #112]
  409660:	bl	4019f0 <free@plt>
  409664:	ldr	x0, [sp, #120]
  409668:	ldr	w21, [x0]
  40966c:	str	xzr, [x28, #32]
  409670:	b	408ed8 <__fxstatat@plt+0x7388>
  409674:	bl	401950 <abort@plt>
  409678:	stp	x29, x30, [sp, #-128]!
  40967c:	tst	w1, #0xfffff000
  409680:	mov	x29, sp
  409684:	stp	x19, x20, [sp, #16]
  409688:	b.ne	409a7c <__fxstatat@plt+0x7f2c>  // b.any
  40968c:	stp	x21, x22, [sp, #32]
  409690:	mov	w21, w1
  409694:	stp	x23, x24, [sp, #48]
  409698:	mov	x24, x0
  40969c:	mov	w0, #0x204                 	// #516
  4096a0:	and	w0, w1, w0
  4096a4:	cmp	w0, #0x204
  4096a8:	b.eq	409924 <__fxstatat@plt+0x7dd4>  // b.none
  4096ac:	mov	w0, #0x12                  	// #18
  4096b0:	tst	w1, w0
  4096b4:	b.eq	409924 <__fxstatat@plt+0x7dd4>  // b.none
  4096b8:	mov	x1, #0x1                   	// #1
  4096bc:	mov	x0, #0x80                  	// #128
  4096c0:	stp	x25, x26, [sp, #64]
  4096c4:	mov	x25, x2
  4096c8:	bl	4018d0 <calloc@plt>
  4096cc:	mov	x19, x0
  4096d0:	cbz	x0, 409b18 <__fxstatat@plt+0x7fc8>
  4096d4:	and	w0, w21, #0xfffffdff
  4096d8:	tst	x21, #0x2
  4096dc:	ldr	x20, [x24]
  4096e0:	orr	w0, w0, #0x4
  4096e4:	stp	x27, x28, [sp, #80]
  4096e8:	csel	w0, w21, w0, eq  // eq = none
  4096ec:	mov	w1, #0xffffff9c            	// #-100
  4096f0:	str	w1, [x19, #44]
  4096f4:	str	x25, [x19, #64]
  4096f8:	str	w0, [x19, #72]
  4096fc:	cbz	x20, 409958 <__fxstatat@plt+0x7e08>
  409700:	mov	x23, x24
  409704:	mov	x28, x20
  409708:	mov	x22, #0x0                   	// #0
  40970c:	nop
  409710:	mov	x0, x28
  409714:	bl	401770 <strlen@plt>
  409718:	ldr	x28, [x23, #8]!
  40971c:	cmp	x22, x0
  409720:	csel	x22, x22, x0, cs  // cs = hs, nlast
  409724:	cbnz	x28, 409710 <__fxstatat@plt+0x7bc0>
  409728:	add	x22, x22, #0x1
  40972c:	mov	x0, #0x1000                	// #4096
  409730:	cmp	x22, x0
  409734:	csel	x22, x22, x0, cs  // cs = hs, nlast
  409738:	add	x0, x22, #0x100
  40973c:	str	x0, [x19, #48]
  409740:	bl	401850 <malloc@plt>
  409744:	cbz	x0, 4098f8 <__fxstatat@plt+0x7da8>
  409748:	str	x0, [x19, #32]
  40974c:	mov	x0, #0x100                 	// #256
  409750:	bl	401850 <malloc@plt>
  409754:	mov	x23, x0
  409758:	cbz	x0, 4098f0 <__fxstatat@plt+0x7da0>
  40975c:	ldr	x2, [x19, #32]
  409760:	mov	x0, #0xffffffffffffffff    	// #-1
  409764:	mov	w1, #0x30000               	// #196608
  409768:	stp	xzr, xzr, [x23, #24]
  40976c:	str	xzr, [x23, #40]
  409770:	str	x2, [x23, #56]
  409774:	str	wzr, [x23, #64]
  409778:	stp	x19, x0, [x23, #80]
  40977c:	str	xzr, [x23, #96]
  409780:	str	w0, [x23, #104]
  409784:	stur	w1, [x23, #110]
  409788:	strb	wzr, [x23, #248]
  40978c:	cbz	x25, 40994c <__fxstatat@plt+0x7dfc>
  409790:	ldr	w26, [x19, #72]
  409794:	ubfx	x0, x26, #10, #1
  409798:	str	x0, [sp, #104]
  40979c:	eor	x21, x21, #0x800
  4097a0:	add	x0, x19, #0x48
  4097a4:	mov	x22, #0x0                   	// #0
  4097a8:	stp	xzr, x0, [sp, #112]
  4097ac:	ubfx	w21, w21, #11, #1
  4097b0:	b	4097dc <__fxstatat@plt+0x7c8c>
  4097b4:	mov	w0, #0xb                   	// #11
  4097b8:	strh	w0, [x26, #108]
  4097bc:	mov	x0, #0x2                   	// #2
  4097c0:	str	x0, [x26, #168]
  4097c4:	cbz	x25, 409a68 <__fxstatat@plt+0x7f18>
  4097c8:	str	x28, [x26, #16]
  4097cc:	mov	x28, x26
  4097d0:	add	x22, x22, #0x1
  4097d4:	ldr	x20, [x24, x22, lsl #3]
  4097d8:	cbz	x20, 409898 <__fxstatat@plt+0x7d48>
  4097dc:	mov	x0, x20
  4097e0:	bl	401770 <strlen@plt>
  4097e4:	cmp	w21, #0x0
  4097e8:	mov	x27, x0
  4097ec:	ccmp	x0, #0x2, #0x0, ne  // ne = any
  4097f0:	b.hi	409a30 <__fxstatat@plt+0x7ee0>  // b.pmore
  4097f4:	add	x0, x27, #0x100
  4097f8:	and	x0, x0, #0xfffffffffffffff8
  4097fc:	bl	401850 <malloc@plt>
  409800:	mov	x26, x0
  409804:	cbz	x0, 4098c0 <__fxstatat@plt+0x7d70>
  409808:	add	x3, x0, #0xf8
  40980c:	mov	x1, x20
  409810:	mov	x0, x3
  409814:	mov	x2, x27
  409818:	bl	401740 <memcpy@plt>
  40981c:	mov	x3, x0
  409820:	add	x1, x26, x27
  409824:	cmp	x28, #0x0
  409828:	ldr	x0, [x19, #32]
  40982c:	strb	wzr, [x1, #248]
  409830:	ldr	w1, [sp, #104]
  409834:	str	x23, [x26, #8]
  409838:	stp	xzr, xzr, [x26, #24]
  40983c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  409840:	stp	xzr, x3, [x26, #40]
  409844:	str	x0, [x26, #56]
  409848:	mov	w0, #0x30000               	// #196608
  40984c:	str	wzr, [x26, #64]
  409850:	stp	x19, xzr, [x26, #80]
  409854:	str	x27, [x26, #96]
  409858:	stur	w0, [x26, #110]
  40985c:	b.ne	4097b4 <__fxstatat@plt+0x7c64>  // b.any
  409860:	ldr	w0, [x19, #44]
  409864:	mov	x2, x26
  409868:	ldr	x1, [sp, #120]
  40986c:	mov	w3, #0x0                   	// #0
  409870:	bl	408340 <__fxstatat@plt+0x67f0>
  409874:	strh	w0, [x26, #108]
  409878:	cbnz	x25, 4097c8 <__fxstatat@plt+0x7c78>
  40987c:	str	xzr, [x26, #16]
  409880:	cbnz	x28, 409a6c <__fxstatat@plt+0x7f1c>
  409884:	add	x22, x22, #0x1
  409888:	str	x26, [sp, #112]
  40988c:	mov	x28, x26
  409890:	ldr	x20, [x24, x22, lsl #3]
  409894:	cbnz	x20, 4097dc <__fxstatat@plt+0x7c8c>
  409898:	cmp	x25, #0x0
  40989c:	ccmp	x22, #0x1, #0x0, ne  // ne = any
  4098a0:	b.ls	409974 <__fxstatat@plt+0x7e24>  // b.plast
  4098a4:	mov	x1, x28
  4098a8:	mov	x2, x22
  4098ac:	mov	x0, x19
  4098b0:	bl	408250 <__fxstatat@plt+0x6700>
  4098b4:	mov	x28, x0
  4098b8:	b	409974 <__fxstatat@plt+0x7e24>
  4098bc:	str	xzr, [x19]
  4098c0:	cbz	x28, 4098e8 <__fxstatat@plt+0x7d98>
  4098c4:	nop
  4098c8:	ldp	x20, x1, [x28, #16]
  4098cc:	mov	x0, x28
  4098d0:	cbz	x1, 409b08 <__fxstatat@plt+0x7fb8>
  4098d4:	mov	x0, x1
  4098d8:	bl	401900 <closedir@plt>
  4098dc:	mov	x0, x28
  4098e0:	bl	4019f0 <free@plt>
  4098e4:	cbnz	x20, 409b10 <__fxstatat@plt+0x7fc0>
  4098e8:	mov	x0, x23
  4098ec:	bl	4019f0 <free@plt>
  4098f0:	ldr	x0, [x19, #32]
  4098f4:	bl	4019f0 <free@plt>
  4098f8:	mov	x0, x19
  4098fc:	bl	4019f0 <free@plt>
  409900:	ldp	x21, x22, [sp, #32]
  409904:	mov	x19, #0x0                   	// #0
  409908:	ldp	x23, x24, [sp, #48]
  40990c:	ldp	x25, x26, [sp, #64]
  409910:	ldp	x27, x28, [sp, #80]
  409914:	mov	x0, x19
  409918:	ldp	x19, x20, [sp, #16]
  40991c:	ldp	x29, x30, [sp], #128
  409920:	ret
  409924:	bl	401b10 <__errno_location@plt>
  409928:	mov	x19, #0x0                   	// #0
  40992c:	mov	w1, #0x16                  	// #22
  409930:	ldp	x21, x22, [sp, #32]
  409934:	ldp	x23, x24, [sp, #48]
  409938:	str	w1, [x0]
  40993c:	mov	x0, x19
  409940:	ldp	x19, x20, [sp, #16]
  409944:	ldp	x29, x30, [sp], #128
  409948:	ret
  40994c:	mov	w0, #0x1                   	// #1
  409950:	str	w0, [sp, #104]
  409954:	b	40979c <__fxstatat@plt+0x7c4c>
  409958:	mov	x0, #0x1100                	// #4352
  40995c:	str	x0, [x19, #48]
  409960:	bl	401850 <malloc@plt>
  409964:	cbz	x0, 4098f8 <__fxstatat@plt+0x7da8>
  409968:	mov	x23, #0x0                   	// #0
  40996c:	mov	x28, #0x0                   	// #0
  409970:	str	x0, [x19, #32]
  409974:	mov	x0, #0x100                 	// #256
  409978:	bl	401850 <malloc@plt>
  40997c:	cbz	x0, 4098bc <__fxstatat@plt+0x7d6c>
  409980:	ldr	x6, [x19, #32]
  409984:	mov	w3, #0x9                   	// #9
  409988:	mov	w2, #0x3                   	// #3
  40998c:	mov	x4, #0x1                   	// #1
  409990:	str	x0, [x19]
  409994:	mov	w1, #0x102                 	// #258
  409998:	stp	x28, xzr, [x0, #16]
  40999c:	stp	xzr, xzr, [x0, #32]
  4099a0:	str	x6, [x0, #56]
  4099a4:	str	wzr, [x0, #64]
  4099a8:	stp	x19, x4, [x0, #80]
  4099ac:	str	xzr, [x0, #96]
  4099b0:	str	w3, [x0, #108]
  4099b4:	strh	w2, [x0, #112]
  4099b8:	strb	wzr, [x0, #248]
  4099bc:	ldr	w0, [x19, #72]
  4099c0:	tst	w0, w1
  4099c4:	b.eq	409a9c <__fxstatat@plt+0x7f4c>  // b.none
  4099c8:	adrp	x4, 401000 <mbrtowc@plt-0x730>
  4099cc:	adrp	x3, 408000 <__fxstatat@plt+0x64b0>
  4099d0:	add	x4, x4, #0x9f0
  4099d4:	add	x3, x3, #0x1c0
  4099d8:	adrp	x2, 408000 <__fxstatat@plt+0x64b0>
  4099dc:	mov	x1, #0x0                   	// #0
  4099e0:	add	x2, x2, #0x1f0
  4099e4:	mov	x0, #0x1f                  	// #31
  4099e8:	bl	40b1f8 <__fxstatat@plt+0x96a8>
  4099ec:	str	x0, [x19, #88]
  4099f0:	cbz	x0, 4098c0 <__fxstatat@plt+0x7d70>
  4099f4:	ldr	w0, [x19, #72]
  4099f8:	mov	w1, #0x204                 	// #516
  4099fc:	tst	w0, w1
  409a00:	b.eq	409ab4 <__fxstatat@plt+0x7f64>  // b.none
  409a04:	add	x0, x19, #0x60
  409a08:	mov	w1, #0xffffffff            	// #-1
  409a0c:	bl	40bd58 <__fxstatat@plt+0xa208>
  409a10:	mov	x0, x19
  409a14:	ldp	x19, x20, [sp, #16]
  409a18:	ldp	x21, x22, [sp, #32]
  409a1c:	ldp	x23, x24, [sp, #48]
  409a20:	ldp	x25, x26, [sp, #64]
  409a24:	ldp	x27, x28, [sp, #80]
  409a28:	ldp	x29, x30, [sp], #128
  409a2c:	ret
  409a30:	add	x0, x20, x0
  409a34:	sub	x1, x20, #0x2
  409a38:	ldurb	w0, [x0, #-1]
  409a3c:	cmp	w0, #0x2f
  409a40:	b.ne	4097f4 <__fxstatat@plt+0x7ca4>  // b.any
  409a44:	nop
  409a48:	ldrb	w0, [x1, x27]
  409a4c:	cmp	w0, #0x2f
  409a50:	b.ne	4097f4 <__fxstatat@plt+0x7ca4>  // b.any
  409a54:	sub	x27, x27, #0x1
  409a58:	cmp	x27, #0x1
  409a5c:	b.ne	409a48 <__fxstatat@plt+0x7ef8>  // b.any
  409a60:	mov	x0, #0x100                 	// #256
  409a64:	b	4097fc <__fxstatat@plt+0x7cac>
  409a68:	str	xzr, [x26, #16]
  409a6c:	ldr	x0, [sp, #112]
  409a70:	str	x26, [sp, #112]
  409a74:	str	x26, [x0, #16]
  409a78:	b	4097d0 <__fxstatat@plt+0x7c80>
  409a7c:	bl	401b10 <__errno_location@plt>
  409a80:	mov	x19, #0x0                   	// #0
  409a84:	mov	w1, #0x16                  	// #22
  409a88:	str	w1, [x0]
  409a8c:	mov	x0, x19
  409a90:	ldp	x19, x20, [sp, #16]
  409a94:	ldp	x29, x30, [sp], #128
  409a98:	ret
  409a9c:	mov	x0, #0x20                  	// #32
  409aa0:	bl	401850 <malloc@plt>
  409aa4:	str	x0, [x19, #88]
  409aa8:	cbz	x0, 4098c0 <__fxstatat@plt+0x7d70>
  409aac:	bl	40a8b0 <__fxstatat@plt+0x8d60>
  409ab0:	b	4099f4 <__fxstatat@plt+0x7ea4>
  409ab4:	lsl	w1, w0, #11
  409ab8:	mov	w2, #0x4900                	// #18688
  409abc:	and	w1, w1, #0x8000
  409ac0:	movk	w2, #0x8, lsl #16
  409ac4:	orr	w1, w1, w2
  409ac8:	tbz	w0, #9, 409af8 <__fxstatat@plt+0x7fa8>
  409acc:	ldr	w0, [x19, #44]
  409ad0:	mov	w2, w1
  409ad4:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  409ad8:	add	x1, x1, #0x518
  409adc:	bl	40be58 <__fxstatat@plt+0xa308>
  409ae0:	str	w0, [x19, #40]
  409ae4:	tbz	w0, #31, 409a04 <__fxstatat@plt+0x7eb4>
  409ae8:	ldr	w0, [x19, #72]
  409aec:	orr	w0, w0, #0x4
  409af0:	str	w0, [x19, #72]
  409af4:	b	409a04 <__fxstatat@plt+0x7eb4>
  409af8:	adrp	x0, 40d000 <__fxstatat@plt+0xb4b0>
  409afc:	add	x0, x0, #0x518
  409b00:	bl	40a978 <__fxstatat@plt+0x8e28>
  409b04:	b	409ae0 <__fxstatat@plt+0x7f90>
  409b08:	bl	4019f0 <free@plt>
  409b0c:	cbz	x20, 4098e8 <__fxstatat@plt+0x7d98>
  409b10:	mov	x28, x20
  409b14:	b	4098c8 <__fxstatat@plt+0x7d78>
  409b18:	ldp	x21, x22, [sp, #32]
  409b1c:	ldp	x23, x24, [sp, #48]
  409b20:	ldp	x25, x26, [sp, #64]
  409b24:	b	409914 <__fxstatat@plt+0x7dc4>
  409b28:	stp	x29, x30, [sp, #-48]!
  409b2c:	mov	x29, sp
  409b30:	stp	x19, x20, [sp, #16]
  409b34:	mov	x20, x0
  409b38:	ldr	x0, [x0]
  409b3c:	str	x21, [sp, #32]
  409b40:	cbz	x0, 409b88 <__fxstatat@plt+0x8038>
  409b44:	ldr	x1, [x0, #88]
  409b48:	tbnz	x1, #63, 409cd8 <__fxstatat@plt+0x8188>
  409b4c:	ldr	x19, [x0, #16]
  409b50:	cbz	x19, 409b70 <__fxstatat@plt+0x8020>
  409b54:	nop
  409b58:	bl	4019f0 <free@plt>
  409b5c:	ldr	x0, [x19, #88]
  409b60:	tbnz	x0, #63, 409b80 <__fxstatat@plt+0x8030>
  409b64:	mov	x0, x19
  409b68:	ldr	x19, [x0, #16]
  409b6c:	cbnz	x19, 409b58 <__fxstatat@plt+0x8008>
  409b70:	ldr	x19, [x0, #8]
  409b74:	bl	4019f0 <free@plt>
  409b78:	ldr	x0, [x19, #88]
  409b7c:	tbz	x0, #63, 409b64 <__fxstatat@plt+0x8014>
  409b80:	mov	x0, x19
  409b84:	bl	4019f0 <free@plt>
  409b88:	ldr	x19, [x20, #8]
  409b8c:	cbz	x19, 409bcc <__fxstatat@plt+0x807c>
  409b90:	ldp	x21, x1, [x19, #16]
  409b94:	mov	x0, x19
  409b98:	cbz	x1, 409bc4 <__fxstatat@plt+0x8074>
  409b9c:	nop
  409ba0:	mov	x0, x1
  409ba4:	bl	401900 <closedir@plt>
  409ba8:	mov	x0, x19
  409bac:	bl	4019f0 <free@plt>
  409bb0:	cbz	x21, 409bcc <__fxstatat@plt+0x807c>
  409bb4:	mov	x19, x21
  409bb8:	mov	x0, x19
  409bbc:	ldp	x21, x1, [x19, #16]
  409bc0:	cbnz	x1, 409ba0 <__fxstatat@plt+0x8050>
  409bc4:	bl	4019f0 <free@plt>
  409bc8:	cbnz	x21, 409bb4 <__fxstatat@plt+0x8064>
  409bcc:	ldr	x0, [x20, #16]
  409bd0:	bl	4019f0 <free@plt>
  409bd4:	ldr	x0, [x20, #32]
  409bd8:	bl	4019f0 <free@plt>
  409bdc:	ldr	w0, [x20, #72]
  409be0:	tbz	w0, #9, 409c68 <__fxstatat@plt+0x8118>
  409be4:	ldr	w0, [x20, #44]
  409be8:	tbz	w0, #31, 409c94 <__fxstatat@plt+0x8144>
  409bec:	mov	w21, #0x0                   	// #0
  409bf0:	add	x19, x20, #0x60
  409bf4:	b	409c00 <__fxstatat@plt+0x80b0>
  409bf8:	bl	40bdc8 <__fxstatat@plt+0xa278>
  409bfc:	tbz	w0, #31, 409c60 <__fxstatat@plt+0x8110>
  409c00:	mov	x0, x19
  409c04:	bl	40bd78 <__fxstatat@plt+0xa228>
  409c08:	mov	w1, w0
  409c0c:	mov	x0, x19
  409c10:	tst	w1, #0xff
  409c14:	b.eq	409bf8 <__fxstatat@plt+0x80a8>  // b.none
  409c18:	ldr	x0, [x20, #80]
  409c1c:	cbz	x0, 409c24 <__fxstatat@plt+0x80d4>
  409c20:	bl	40b4f0 <__fxstatat@plt+0x99a0>
  409c24:	ldr	w2, [x20, #72]
  409c28:	mov	w1, #0x102                 	// #258
  409c2c:	ldr	x0, [x20, #88]
  409c30:	tst	w2, w1
  409c34:	b.eq	409ca8 <__fxstatat@plt+0x8158>  // b.none
  409c38:	cbz	x0, 409c40 <__fxstatat@plt+0x80f0>
  409c3c:	bl	40b4f0 <__fxstatat@plt+0x99a0>
  409c40:	mov	x0, x20
  409c44:	bl	4019f0 <free@plt>
  409c48:	cbnz	w21, 409ce0 <__fxstatat@plt+0x8190>
  409c4c:	mov	w0, w21
  409c50:	ldp	x19, x20, [sp, #16]
  409c54:	ldr	x21, [sp, #32]
  409c58:	ldp	x29, x30, [sp], #48
  409c5c:	ret
  409c60:	bl	401910 <close@plt>
  409c64:	b	409c00 <__fxstatat@plt+0x80b0>
  409c68:	tbnz	w0, #2, 409bec <__fxstatat@plt+0x809c>
  409c6c:	ldr	w0, [x20, #40]
  409c70:	bl	4017a0 <fchdir@plt>
  409c74:	cbnz	w0, 409cb0 <__fxstatat@plt+0x8160>
  409c78:	ldr	w0, [x20, #40]
  409c7c:	bl	401910 <close@plt>
  409c80:	cbz	w0, 409bec <__fxstatat@plt+0x809c>
  409c84:	bl	401b10 <__errno_location@plt>
  409c88:	mov	x19, x0
  409c8c:	ldr	w21, [x19]
  409c90:	b	409bf0 <__fxstatat@plt+0x80a0>
  409c94:	bl	401910 <close@plt>
  409c98:	cbz	w0, 409bec <__fxstatat@plt+0x809c>
  409c9c:	bl	401b10 <__errno_location@plt>
  409ca0:	ldr	w21, [x0]
  409ca4:	b	409bf0 <__fxstatat@plt+0x80a0>
  409ca8:	bl	4019f0 <free@plt>
  409cac:	b	409c40 <__fxstatat@plt+0x80f0>
  409cb0:	bl	401b10 <__errno_location@plt>
  409cb4:	ldr	w21, [x0]
  409cb8:	mov	x19, x0
  409cbc:	ldr	w0, [x20, #40]
  409cc0:	bl	401910 <close@plt>
  409cc4:	cmp	w21, #0x0
  409cc8:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  409ccc:	b.eq	409bf0 <__fxstatat@plt+0x80a0>  // b.none
  409cd0:	ldr	w21, [x19]
  409cd4:	b	409bf0 <__fxstatat@plt+0x80a0>
  409cd8:	mov	x19, x0
  409cdc:	b	409b80 <__fxstatat@plt+0x8030>
  409ce0:	bl	401b10 <__errno_location@plt>
  409ce4:	str	w21, [x0]
  409ce8:	mov	w21, #0xffffffff            	// #-1
  409cec:	b	409c4c <__fxstatat@plt+0x80fc>
  409cf0:	stp	x29, x30, [sp, #-48]!
  409cf4:	mov	x29, sp
  409cf8:	stp	x19, x20, [sp, #16]
  409cfc:	ldr	x19, [x0]
  409d00:	cbz	x19, 409f18 <__fxstatat@plt+0x83c8>
  409d04:	ldr	w1, [x0, #72]
  409d08:	mov	x20, x0
  409d0c:	tbnz	w1, #13, 409f18 <__fxstatat@plt+0x83c8>
  409d10:	ldrh	w0, [x19, #112]
  409d14:	mov	w2, #0x3                   	// #3
  409d18:	strh	w2, [x19, #112]
  409d1c:	cmp	w0, #0x1
  409d20:	b.eq	40a1b8 <__fxstatat@plt+0x8668>  // b.none
  409d24:	stp	x21, x22, [sp, #32]
  409d28:	cmp	w0, #0x2
  409d2c:	ldrh	w2, [x19, #108]
  409d30:	b.eq	409e3c <__fxstatat@plt+0x82ec>  // b.none
  409d34:	cmp	w2, #0x1
  409d38:	b.ne	409d60 <__fxstatat@plt+0x8210>  // b.any
  409d3c:	b	409f2c <__fxstatat@plt+0x83dc>
  409d40:	str	x19, [x20]
  409d44:	mov	x0, x21
  409d48:	bl	4019f0 <free@plt>
  409d4c:	ldr	x0, [x19, #88]
  409d50:	cbz	x0, 409fa8 <__fxstatat@plt+0x8458>
  409d54:	ldrh	w0, [x19, #112]
  409d58:	cmp	w0, #0x4
  409d5c:	b.ne	40a060 <__fxstatat@plt+0x8510>  // b.any
  409d60:	mov	x21, x19
  409d64:	ldr	x19, [x19, #16]
  409d68:	cbnz	x19, 409d40 <__fxstatat@plt+0x81f0>
  409d6c:	ldr	x22, [x21, #8]
  409d70:	ldr	x0, [x22, #24]
  409d74:	cbnz	x0, 40a34c <__fxstatat@plt+0x87fc>
  409d78:	str	x22, [x20]
  409d7c:	mov	x0, x21
  409d80:	bl	4019f0 <free@plt>
  409d84:	ldr	x0, [x22, #88]
  409d88:	cmn	x0, #0x1
  409d8c:	b.eq	40a2b4 <__fxstatat@plt+0x8764>  // b.none
  409d90:	ldrh	w0, [x22, #108]
  409d94:	cmp	w0, #0xb
  409d98:	b.eq	40a56c <__fxstatat@plt+0x8a1c>  // b.none
  409d9c:	ldr	x1, [x20, #32]
  409da0:	ldr	x0, [x22, #72]
  409da4:	strb	wzr, [x1, x0]
  409da8:	ldr	x0, [x22, #88]
  409dac:	cbz	x0, 40a270 <__fxstatat@plt+0x8720>
  409db0:	ldrh	w0, [x22, #110]
  409db4:	tbz	w0, #1, 409ecc <__fxstatat@plt+0x837c>
  409db8:	ldr	w0, [x20, #72]
  409dbc:	ldr	w19, [x22, #68]
  409dc0:	tbnz	w0, #2, 409df4 <__fxstatat@plt+0x82a4>
  409dc4:	tbz	w0, #9, 40a400 <__fxstatat@plt+0x88b0>
  409dc8:	ldr	w1, [x20, #44]
  409dcc:	mov	w0, #0xffffff9c            	// #-100
  409dd0:	cmp	w1, w19
  409dd4:	ccmp	w1, w0, #0x4, eq  // eq = none
  409dd8:	b.ne	40a56c <__fxstatat@plt+0x8a1c>  // b.any
  409ddc:	add	x0, x20, #0x60
  409de0:	bl	40bd80 <__fxstatat@plt+0xa230>
  409de4:	tbnz	w0, #31, 409dec <__fxstatat@plt+0x829c>
  409de8:	bl	401910 <close@plt>
  409dec:	str	w19, [x20, #44]
  409df0:	ldr	w19, [x22, #68]
  409df4:	mov	w0, w19
  409df8:	bl	401910 <close@plt>
  409dfc:	ldr	w0, [x20, #72]
  409e00:	ldrh	w1, [x22, #108]
  409e04:	cmp	w1, #0x2
  409e08:	b.eq	409e2c <__fxstatat@plt+0x82dc>  // b.none
  409e0c:	ldr	w1, [x22, #64]
  409e10:	cbnz	w1, 40a2d0 <__fxstatat@plt+0x8780>
  409e14:	mov	w1, #0x6                   	// #6
  409e18:	strh	w1, [x22, #108]
  409e1c:	mov	x2, x22
  409e20:	add	x1, x20, #0x58
  409e24:	bl	4084e8 <__fxstatat@plt+0x6998>
  409e28:	ldr	w0, [x20, #72]
  409e2c:	tbnz	w0, #13, 409f10 <__fxstatat@plt+0x83c0>
  409e30:	mov	x19, x22
  409e34:	ldp	x21, x22, [sp, #32]
  409e38:	b	409f1c <__fxstatat@plt+0x83cc>
  409e3c:	sub	w0, w2, #0xc
  409e40:	and	w0, w0, #0xffff
  409e44:	cmp	w0, #0x1
  409e48:	b.ls	40a138 <__fxstatat@plt+0x85e8>  // b.plast
  409e4c:	cmp	w2, #0x1
  409e50:	b.ne	409d60 <__fxstatat@plt+0x8210>  // b.any
  409e54:	tbz	w1, #6, 409e68 <__fxstatat@plt+0x8318>
  409e58:	ldr	x0, [x20, #24]
  409e5c:	ldr	x2, [x19, #120]
  409e60:	cmp	x2, x0
  409e64:	b.ne	409f34 <__fxstatat@plt+0x83e4>  // b.any
  409e68:	ldr	x21, [x20, #8]
  409e6c:	cbz	x21, 40a1fc <__fxstatat@plt+0x86ac>
  409e70:	tbnz	w1, #12, 40a1d4 <__fxstatat@plt+0x8684>
  409e74:	ldr	x3, [x19, #48]
  409e78:	mov	x1, x19
  409e7c:	mov	x0, x20
  409e80:	mov	w2, #0xffffffff            	// #-1
  409e84:	bl	4087b8 <__fxstatat@plt+0x6c68>
  409e88:	cbz	w0, 40a264 <__fxstatat@plt+0x8714>
  409e8c:	bl	401b10 <__errno_location@plt>
  409e90:	ldr	w0, [x0]
  409e94:	ldrh	w1, [x19, #110]
  409e98:	str	w0, [x19, #64]
  409e9c:	orr	w1, w1, #0x1
  409ea0:	strh	w1, [x19, #110]
  409ea4:	ldr	x19, [x20, #8]
  409ea8:	cbz	x19, 409ec4 <__fxstatat@plt+0x8374>
  409eac:	mov	x0, x19
  409eb0:	ldr	x1, [x0, #8]
  409eb4:	ldr	x1, [x1, #48]
  409eb8:	str	x1, [x0, #48]
  409ebc:	ldr	x0, [x0, #16]
  409ec0:	cbnz	x0, 409eb0 <__fxstatat@plt+0x8360>
  409ec4:	str	xzr, [x20, #8]
  409ec8:	b	40a068 <__fxstatat@plt+0x8518>
  409ecc:	tbnz	w0, #0, 40a27c <__fxstatat@plt+0x872c>
  409ed0:	ldr	x1, [x22, #8]
  409ed4:	adrp	x3, 40d000 <__fxstatat@plt+0xb4b0>
  409ed8:	mov	x0, x20
  409edc:	add	x3, x3, #0x2c0
  409ee0:	mov	w2, #0xffffffff            	// #-1
  409ee4:	bl	4087b8 <__fxstatat@plt+0x6c68>
  409ee8:	cbz	w0, 40a27c <__fxstatat@plt+0x872c>
  409eec:	bl	401b10 <__errno_location@plt>
  409ef0:	ldr	w2, [x0]
  409ef4:	ldr	w1, [x20, #72]
  409ef8:	str	w2, [x22, #64]
  409efc:	orr	w0, w1, #0x2000
  409f00:	ldrh	w1, [x22, #108]
  409f04:	str	w0, [x20, #72]
  409f08:	cmp	w1, #0x2
  409f0c:	b.ne	409e0c <__fxstatat@plt+0x82bc>  // b.any
  409f10:	ldp	x21, x22, [sp, #32]
  409f14:	nop
  409f18:	mov	x19, #0x0                   	// #0
  409f1c:	mov	x0, x19
  409f20:	ldp	x19, x20, [sp, #16]
  409f24:	ldp	x29, x30, [sp], #48
  409f28:	ret
  409f2c:	cmp	w0, #0x4
  409f30:	b.ne	409e54 <__fxstatat@plt+0x8304>  // b.any
  409f34:	ldrh	w0, [x19, #110]
  409f38:	tbnz	w0, #1, 40a3b4 <__fxstatat@plt+0x8864>
  409f3c:	ldr	x21, [x20, #8]
  409f40:	cbz	x21, 409f7c <__fxstatat@plt+0x842c>
  409f44:	ldp	x22, x0, [x21, #16]
  409f48:	cbz	x0, 409f6c <__fxstatat@plt+0x841c>
  409f4c:	nop
  409f50:	bl	401900 <closedir@plt>
  409f54:	mov	x0, x21
  409f58:	bl	4019f0 <free@plt>
  409f5c:	cbz	x22, 409f78 <__fxstatat@plt+0x8428>
  409f60:	mov	x21, x22
  409f64:	ldp	x22, x0, [x21, #16]
  409f68:	cbnz	x0, 409f50 <__fxstatat@plt+0x8400>
  409f6c:	mov	x0, x21
  409f70:	bl	4019f0 <free@plt>
  409f74:	cbnz	x22, 409f60 <__fxstatat@plt+0x8410>
  409f78:	str	xzr, [x20, #8]
  409f7c:	ldr	w0, [x20, #72]
  409f80:	mov	w1, #0x6                   	// #6
  409f84:	strh	w1, [x19, #108]
  409f88:	add	x1, x20, #0x58
  409f8c:	mov	x2, x19
  409f90:	bl	4084e8 <__fxstatat@plt+0x6998>
  409f94:	mov	x0, x19
  409f98:	ldp	x19, x20, [sp, #16]
  409f9c:	ldp	x21, x22, [sp, #32]
  409fa0:	ldp	x29, x30, [sp], #48
  409fa4:	ret
  409fa8:	mov	x0, x20
  409fac:	bl	408578 <__fxstatat@plt+0x6a28>
  409fb0:	cbnz	w0, 40a380 <__fxstatat@plt+0x8830>
  409fb4:	ldr	w2, [x20, #72]
  409fb8:	mov	w1, #0x102                 	// #258
  409fbc:	ldr	x0, [x20, #88]
  409fc0:	tst	w2, w1
  409fc4:	b.eq	40a3ac <__fxstatat@plt+0x885c>  // b.none
  409fc8:	cbz	x0, 409fd0 <__fxstatat@plt+0x8480>
  409fcc:	bl	40b4f0 <__fxstatat@plt+0x99a0>
  409fd0:	ldr	x2, [x19, #96]
  409fd4:	add	x22, x19, #0xf8
  409fd8:	ldr	x0, [x20, #32]
  409fdc:	str	x2, [x19, #72]
  409fe0:	add	x2, x2, #0x1
  409fe4:	mov	x1, x22
  409fe8:	bl	401750 <memmove@plt>
  409fec:	mov	x0, x22
  409ff0:	mov	w1, #0x2f                  	// #47
  409ff4:	bl	401920 <strrchr@plt>
  409ff8:	cbz	x0, 40a028 <__fxstatat@plt+0x84d8>
  409ffc:	cmp	x22, x0
  40a000:	b.eq	40a284 <__fxstatat@plt+0x8734>  // b.none
  40a004:	add	x21, x0, #0x1
  40a008:	mov	x0, x21
  40a00c:	bl	401770 <strlen@plt>
  40a010:	mov	x1, x21
  40a014:	mov	x21, x0
  40a018:	add	x2, x21, #0x1
  40a01c:	mov	x0, x22
  40a020:	bl	401750 <memmove@plt>
  40a024:	str	x21, [x19, #96]
  40a028:	ldr	d0, [x20, #32]
  40a02c:	mov	w0, #0x102                 	// #258
  40a030:	ldr	w1, [x20, #72]
  40a034:	dup	v0.2d, v0.d[0]
  40a038:	tst	w1, w0
  40a03c:	str	q0, [x19, #48]
  40a040:	b.ne	40a234 <__fxstatat@plt+0x86e4>  // b.any
  40a044:	mov	x0, #0x20                  	// #32
  40a048:	bl	401850 <malloc@plt>
  40a04c:	str	x0, [x20, #88]
  40a050:	cbz	x0, 40a0a8 <__fxstatat@plt+0x8558>
  40a054:	bl	40a8b0 <__fxstatat@plt+0x8d60>
  40a058:	ldrh	w1, [x19, #108]
  40a05c:	b	40a0ac <__fxstatat@plt+0x855c>
  40a060:	cmp	w0, #0x2
  40a064:	b.eq	40a3c0 <__fxstatat@plt+0x8870>  // b.none
  40a068:	ldr	x2, [x19, #8]
  40a06c:	mov	w4, #0x2f                  	// #47
  40a070:	ldr	x3, [x20, #32]
  40a074:	add	x1, x19, #0xf8
  40a078:	ldr	x0, [x2, #72]
  40a07c:	ldr	x5, [x2, #56]
  40a080:	sub	x2, x0, #0x1
  40a084:	ldrb	w5, [x5, x2]
  40a088:	cmp	w5, #0x2f
  40a08c:	csel	x2, x2, x0, eq  // eq = none
  40a090:	add	x0, x3, x2
  40a094:	add	x0, x0, #0x1
  40a098:	strb	w4, [x3, x2]
  40a09c:	ldr	x2, [x19, #96]
  40a0a0:	add	x2, x2, #0x1
  40a0a4:	bl	401750 <memmove@plt>
  40a0a8:	ldrh	w1, [x19, #108]
  40a0ac:	str	x19, [x20]
  40a0b0:	cmp	w1, #0xb
  40a0b4:	b.eq	40a168 <__fxstatat@plt+0x8618>  // b.none
  40a0b8:	cmp	w1, #0x1
  40a0bc:	b.ne	40a17c <__fxstatat@plt+0x862c>  // b.any
  40a0c0:	ldr	x0, [x19, #88]
  40a0c4:	cbnz	x0, 40a0d0 <__fxstatat@plt+0x8580>
  40a0c8:	ldr	x0, [x19, #120]
  40a0cc:	str	x0, [x20, #24]
  40a0d0:	ldr	w1, [x20, #72]
  40a0d4:	mov	w0, #0x102                 	// #258
  40a0d8:	tst	w1, w0
  40a0dc:	b.eq	40a190 <__fxstatat@plt+0x8640>  // b.none
  40a0e0:	mov	x0, #0x18                  	// #24
  40a0e4:	bl	401850 <malloc@plt>
  40a0e8:	mov	x21, x0
  40a0ec:	cbz	x0, 40a21c <__fxstatat@plt+0x86cc>
  40a0f0:	mov	x1, x0
  40a0f4:	ldr	x0, [x20, #88]
  40a0f8:	ldur	q0, [x19, #120]
  40a0fc:	str	x19, [x21, #16]
  40a100:	str	q0, [x21]
  40a104:	bl	40b9d0 <__fxstatat@plt+0x9e80>
  40a108:	mov	x20, x0
  40a10c:	cmp	x21, x0
  40a110:	b.eq	40a17c <__fxstatat@plt+0x862c>  // b.none
  40a114:	mov	x0, x21
  40a118:	bl	4019f0 <free@plt>
  40a11c:	cbz	x20, 40a21c <__fxstatat@plt+0x86cc>
  40a120:	ldr	x1, [x20, #16]
  40a124:	mov	w0, #0x2                   	// #2
  40a128:	ldp	x21, x22, [sp, #32]
  40a12c:	str	x1, [x19]
  40a130:	strh	w0, [x19, #108]
  40a134:	b	409f1c <__fxstatat@plt+0x83cc>
  40a138:	ldr	w0, [x20, #44]
  40a13c:	mov	x2, x19
  40a140:	add	x1, x20, #0x48
  40a144:	mov	w3, #0x1                   	// #1
  40a148:	bl	408340 <__fxstatat@plt+0x67f0>
  40a14c:	strh	w0, [x19, #108]
  40a150:	and	w0, w0, #0xffff
  40a154:	cmp	w0, #0x1
  40a158:	b.eq	40a414 <__fxstatat@plt+0x88c4>  // b.none
  40a15c:	str	x19, [x20]
  40a160:	cmp	w0, #0xb
  40a164:	b.ne	40a17c <__fxstatat@plt+0x862c>  // b.any
  40a168:	ldr	x0, [x19, #168]
  40a16c:	cmp	x0, #0x2
  40a170:	b.eq	40a2dc <__fxstatat@plt+0x878c>  // b.none
  40a174:	cmp	x0, #0x1
  40a178:	b.ne	40a56c <__fxstatat@plt+0x8a1c>  // b.any
  40a17c:	ldp	x21, x22, [sp, #32]
  40a180:	mov	x0, x19
  40a184:	ldp	x19, x20, [sp, #16]
  40a188:	ldp	x29, x30, [sp], #48
  40a18c:	ret
  40a190:	ldr	x0, [x20, #88]
  40a194:	add	x1, x19, #0x78
  40a198:	bl	40a8c8 <__fxstatat@plt+0x8d78>
  40a19c:	tst	w0, #0xff
  40a1a0:	b.eq	40a17c <__fxstatat@plt+0x862c>  // b.none
  40a1a4:	mov	w0, #0x2                   	// #2
  40a1a8:	strh	w0, [x19, #108]
  40a1ac:	ldp	x21, x22, [sp, #32]
  40a1b0:	str	x19, [x19]
  40a1b4:	b	409f1c <__fxstatat@plt+0x83cc>
  40a1b8:	ldr	w0, [x20, #44]
  40a1bc:	add	x1, x20, #0x48
  40a1c0:	mov	x2, x19
  40a1c4:	mov	w3, #0x0                   	// #0
  40a1c8:	bl	408340 <__fxstatat@plt+0x67f0>
  40a1cc:	strh	w0, [x19, #108]
  40a1d0:	b	409f1c <__fxstatat@plt+0x83cc>
  40a1d4:	and	w1, w1, #0xffffefff
  40a1d8:	str	w1, [x20, #72]
  40a1dc:	nop
  40a1e0:	ldp	x22, x0, [x21, #16]
  40a1e4:	cbz	x0, 40a398 <__fxstatat@plt+0x8848>
  40a1e8:	bl	401900 <closedir@plt>
  40a1ec:	mov	x0, x21
  40a1f0:	bl	4019f0 <free@plt>
  40a1f4:	cbnz	x22, 40a3a4 <__fxstatat@plt+0x8854>
  40a1f8:	str	xzr, [x20, #8]
  40a1fc:	mov	x0, x20
  40a200:	mov	w1, #0x3                   	// #3
  40a204:	bl	408a78 <__fxstatat@plt+0x6f28>
  40a208:	str	x0, [x20, #8]
  40a20c:	cbz	x0, 40a290 <__fxstatat@plt+0x8740>
  40a210:	mov	x19, x0
  40a214:	str	xzr, [x20, #8]
  40a218:	b	40a068 <__fxstatat@plt+0x8518>
  40a21c:	bl	401b10 <__errno_location@plt>
  40a220:	mov	x19, #0x0                   	// #0
  40a224:	mov	w1, #0xc                   	// #12
  40a228:	ldp	x21, x22, [sp, #32]
  40a22c:	str	w1, [x0]
  40a230:	b	409f1c <__fxstatat@plt+0x83cc>
  40a234:	mov	x1, #0x0                   	// #0
  40a238:	adrp	x4, 401000 <mbrtowc@plt-0x730>
  40a23c:	adrp	x3, 408000 <__fxstatat@plt+0x64b0>
  40a240:	add	x4, x4, #0x9f0
  40a244:	add	x3, x3, #0x1c0
  40a248:	adrp	x2, 408000 <__fxstatat@plt+0x64b0>
  40a24c:	mov	x0, #0x1f                  	// #31
  40a250:	add	x2, x2, #0x1f0
  40a254:	bl	40b1f8 <__fxstatat@plt+0x96a8>
  40a258:	ldrh	w1, [x19, #108]
  40a25c:	str	x0, [x20, #88]
  40a260:	b	40a0ac <__fxstatat@plt+0x855c>
  40a264:	ldr	x19, [x20, #8]
  40a268:	str	xzr, [x20, #8]
  40a26c:	b	40a068 <__fxstatat@plt+0x8518>
  40a270:	mov	x0, x20
  40a274:	bl	408578 <__fxstatat@plt+0x6a28>
  40a278:	cbnz	w0, 409eec <__fxstatat@plt+0x839c>
  40a27c:	ldr	w0, [x20, #72]
  40a280:	b	409e00 <__fxstatat@plt+0x82b0>
  40a284:	ldrb	w1, [x22, #1]
  40a288:	cbz	w1, 40a028 <__fxstatat@plt+0x84d8>
  40a28c:	b	40a004 <__fxstatat@plt+0x84b4>
  40a290:	ldr	w0, [x20, #72]
  40a294:	tbnz	w0, #13, 409f10 <__fxstatat@plt+0x83c0>
  40a298:	ldr	w1, [x19, #64]
  40a29c:	cbz	w1, 409f88 <__fxstatat@plt+0x8438>
  40a2a0:	ldrh	w1, [x19, #108]
  40a2a4:	cmp	w1, #0x4
  40a2a8:	b.eq	409f88 <__fxstatat@plt+0x8438>  // b.none
  40a2ac:	mov	w1, #0x7                   	// #7
  40a2b0:	b	409f84 <__fxstatat@plt+0x8434>
  40a2b4:	mov	x0, x22
  40a2b8:	bl	4019f0 <free@plt>
  40a2bc:	bl	401b10 <__errno_location@plt>
  40a2c0:	ldp	x21, x22, [sp, #32]
  40a2c4:	str	wzr, [x0]
  40a2c8:	str	xzr, [x20]
  40a2cc:	b	409f1c <__fxstatat@plt+0x83cc>
  40a2d0:	mov	w1, #0x7                   	// #7
  40a2d4:	strh	w1, [x22, #108]
  40a2d8:	b	409e2c <__fxstatat@plt+0x82dc>
  40a2dc:	ldr	x21, [x19, #8]
  40a2e0:	ldr	w0, [x20, #44]
  40a2e4:	ldr	w1, [x21, #104]
  40a2e8:	cbnz	w1, 40a2fc <__fxstatat@plt+0x87ac>
  40a2ec:	ldr	w2, [x20, #72]
  40a2f0:	and	w2, w2, #0x18
  40a2f4:	cmp	w2, #0x18
  40a2f8:	b.eq	40a480 <__fxstatat@plt+0x8930>  // b.none
  40a2fc:	mov	x2, x19
  40a300:	add	x1, x20, #0x48
  40a304:	mov	w3, #0x0                   	// #0
  40a308:	bl	408340 <__fxstatat@plt+0x67f0>
  40a30c:	ldr	w2, [x19, #136]
  40a310:	and	w1, w0, #0xffff
  40a314:	strh	w0, [x19, #108]
  40a318:	and	w2, w2, #0xf000
  40a31c:	cmp	w2, #0x4, lsl #12
  40a320:	b.ne	40a0b8 <__fxstatat@plt+0x8568>  // b.any
  40a324:	ldr	x0, [x19, #88]
  40a328:	cbz	x0, 40a470 <__fxstatat@plt+0x8920>
  40a32c:	ldr	w0, [x21, #104]
  40a330:	sub	w0, w0, #0x1
  40a334:	cmn	w0, #0x3
  40a338:	b.ls	40a504 <__fxstatat@plt+0x89b4>  // b.plast
  40a33c:	cmp	w1, #0x1
  40a340:	b.eq	40a0d0 <__fxstatat@plt+0x8580>  // b.none
  40a344:	ldp	x21, x22, [sp, #32]
  40a348:	b	40a180 <__fxstatat@plt+0x8630>
  40a34c:	ldr	x3, [x20, #32]
  40a350:	mov	w1, #0x3                   	// #3
  40a354:	ldr	x2, [x22, #72]
  40a358:	str	x22, [x20]
  40a35c:	mov	x0, x20
  40a360:	strb	wzr, [x3, x2]
  40a364:	bl	408a78 <__fxstatat@plt+0x6f28>
  40a368:	mov	x1, x0
  40a36c:	cbnz	x0, 40a3f0 <__fxstatat@plt+0x88a0>
  40a370:	ldr	w0, [x20, #72]
  40a374:	tbnz	w0, #13, 409f10 <__fxstatat@plt+0x83c0>
  40a378:	ldr	x22, [x21, #8]
  40a37c:	b	409d78 <__fxstatat@plt+0x8228>
  40a380:	ldr	w0, [x20, #72]
  40a384:	mov	x19, #0x0                   	// #0
  40a388:	ldp	x21, x22, [sp, #32]
  40a38c:	orr	w0, w0, #0x2000
  40a390:	str	w0, [x20, #72]
  40a394:	b	409f1c <__fxstatat@plt+0x83cc>
  40a398:	mov	x0, x21
  40a39c:	bl	4019f0 <free@plt>
  40a3a0:	cbz	x22, 40a1f8 <__fxstatat@plt+0x86a8>
  40a3a4:	mov	x21, x22
  40a3a8:	b	40a1e0 <__fxstatat@plt+0x8690>
  40a3ac:	bl	4019f0 <free@plt>
  40a3b0:	b	409fd0 <__fxstatat@plt+0x8480>
  40a3b4:	ldr	w0, [x19, #68]
  40a3b8:	bl	401910 <close@plt>
  40a3bc:	b	409f3c <__fxstatat@plt+0x83ec>
  40a3c0:	ldr	w0, [x20, #44]
  40a3c4:	mov	x2, x19
  40a3c8:	add	x1, x20, #0x48
  40a3cc:	mov	w3, #0x1                   	// #1
  40a3d0:	bl	408340 <__fxstatat@plt+0x67f0>
  40a3d4:	strh	w0, [x19, #108]
  40a3d8:	and	w0, w0, #0xffff
  40a3dc:	cmp	w0, #0x1
  40a3e0:	b.eq	40a424 <__fxstatat@plt+0x88d4>  // b.none
  40a3e4:	mov	w0, #0x3                   	// #3
  40a3e8:	strh	w0, [x19, #112]
  40a3ec:	b	40a068 <__fxstatat@plt+0x8518>
  40a3f0:	mov	x0, x21
  40a3f4:	mov	x19, x1
  40a3f8:	bl	4019f0 <free@plt>
  40a3fc:	b	40a068 <__fxstatat@plt+0x8518>
  40a400:	mov	w0, w19
  40a404:	bl	4017a0 <fchdir@plt>
  40a408:	cbnz	w0, 40a49c <__fxstatat@plt+0x894c>
  40a40c:	ldr	w19, [x22, #68]
  40a410:	b	409df4 <__fxstatat@plt+0x82a4>
  40a414:	ldr	w0, [x20, #72]
  40a418:	tbz	w0, #2, 40a4bc <__fxstatat@plt+0x896c>
  40a41c:	str	x19, [x20]
  40a420:	b	40a0c0 <__fxstatat@plt+0x8570>
  40a424:	ldr	w0, [x20, #72]
  40a428:	tbnz	w0, #2, 40a3e4 <__fxstatat@plt+0x8894>
  40a42c:	lsl	w1, w0, #11
  40a430:	mov	w2, #0x4900                	// #18688
  40a434:	and	w1, w1, #0x8000
  40a438:	movk	w2, #0x8, lsl #16
  40a43c:	orr	w1, w1, w2
  40a440:	tbz	w0, #9, 40a544 <__fxstatat@plt+0x89f4>
  40a444:	ldr	w0, [x20, #44]
  40a448:	mov	w2, w1
  40a44c:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  40a450:	add	x1, x1, #0x518
  40a454:	bl	40be58 <__fxstatat@plt+0xa308>
  40a458:	str	w0, [x19, #68]
  40a45c:	tbnz	w0, #31, 40a554 <__fxstatat@plt+0x8a04>
  40a460:	ldrh	w0, [x19, #110]
  40a464:	orr	w0, w0, #0x2
  40a468:	strh	w0, [x19, #110]
  40a46c:	b	40a3e4 <__fxstatat@plt+0x8894>
  40a470:	cmp	w1, #0x1
  40a474:	b.eq	40a0c8 <__fxstatat@plt+0x8578>  // b.none
  40a478:	ldp	x21, x22, [sp, #32]
  40a47c:	b	40a180 <__fxstatat@plt+0x8630>
  40a480:	mov	w1, w0
  40a484:	mov	x0, x21
  40a488:	bl	408638 <__fxstatat@plt+0x6ae8>
  40a48c:	cmp	w0, #0x2
  40a490:	b.eq	40a50c <__fxstatat@plt+0x89bc>  // b.none
  40a494:	ldr	w0, [x20, #44]
  40a498:	b	40a2fc <__fxstatat@plt+0x87ac>
  40a49c:	bl	401b10 <__errno_location@plt>
  40a4a0:	ldr	w0, [x0]
  40a4a4:	ldr	w1, [x20, #72]
  40a4a8:	str	w0, [x22, #64]
  40a4ac:	ldr	w19, [x22, #68]
  40a4b0:	orr	w1, w1, #0x2000
  40a4b4:	str	w1, [x20, #72]
  40a4b8:	b	409df4 <__fxstatat@plt+0x82a4>
  40a4bc:	lsl	w1, w0, #11
  40a4c0:	mov	w2, #0x4900                	// #18688
  40a4c4:	and	w1, w1, #0x8000
  40a4c8:	movk	w2, #0x8, lsl #16
  40a4cc:	orr	w1, w1, w2
  40a4d0:	tbz	w0, #9, 40a514 <__fxstatat@plt+0x89c4>
  40a4d4:	ldr	w0, [x20, #44]
  40a4d8:	mov	w2, w1
  40a4dc:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  40a4e0:	add	x1, x1, #0x518
  40a4e4:	bl	40be58 <__fxstatat@plt+0xa308>
  40a4e8:	str	w0, [x19, #68]
  40a4ec:	tbnz	w0, #31, 40a524 <__fxstatat@plt+0x89d4>
  40a4f0:	ldrh	w0, [x19, #110]
  40a4f4:	ldrh	w1, [x19, #108]
  40a4f8:	orr	w0, w0, #0x2
  40a4fc:	strh	w0, [x19, #110]
  40a500:	b	40a0ac <__fxstatat@plt+0x855c>
  40a504:	str	w0, [x21, #104]
  40a508:	b	40a33c <__fxstatat@plt+0x87ec>
  40a50c:	ldrh	w1, [x19, #108]
  40a510:	b	40a0b8 <__fxstatat@plt+0x8568>
  40a514:	adrp	x0, 40d000 <__fxstatat@plt+0xb4b0>
  40a518:	add	x0, x0, #0x518
  40a51c:	bl	40a978 <__fxstatat@plt+0x8e28>
  40a520:	b	40a4e8 <__fxstatat@plt+0x8998>
  40a524:	bl	401b10 <__errno_location@plt>
  40a528:	ldr	w0, [x0]
  40a52c:	mov	w1, #0x7                   	// #7
  40a530:	ldp	x21, x22, [sp, #32]
  40a534:	str	w0, [x19, #64]
  40a538:	strh	w1, [x19, #108]
  40a53c:	str	x19, [x20]
  40a540:	b	409f1c <__fxstatat@plt+0x83cc>
  40a544:	adrp	x0, 40d000 <__fxstatat@plt+0xb4b0>
  40a548:	add	x0, x0, #0x518
  40a54c:	bl	40a978 <__fxstatat@plt+0x8e28>
  40a550:	b	40a458 <__fxstatat@plt+0x8908>
  40a554:	bl	401b10 <__errno_location@plt>
  40a558:	ldr	w0, [x0]
  40a55c:	mov	w1, #0x7                   	// #7
  40a560:	str	w0, [x19, #64]
  40a564:	strh	w1, [x19, #108]
  40a568:	b	40a3e4 <__fxstatat@plt+0x8894>
  40a56c:	bl	401950 <abort@plt>
  40a570:	cmp	w2, #0x4
  40a574:	b.hi	40a584 <__fxstatat@plt+0x8a34>  // b.pmore
  40a578:	mov	w0, #0x0                   	// #0
  40a57c:	strh	w2, [x1, #112]
  40a580:	ret
  40a584:	stp	x29, x30, [sp, #-16]!
  40a588:	mov	x29, sp
  40a58c:	bl	401b10 <__errno_location@plt>
  40a590:	mov	x1, x0
  40a594:	mov	w2, #0x16                  	// #22
  40a598:	mov	w0, #0x1                   	// #1
  40a59c:	str	w2, [x1]
  40a5a0:	ldp	x29, x30, [sp], #16
  40a5a4:	ret
  40a5a8:	stp	x29, x30, [sp, #-64]!
  40a5ac:	mov	x29, sp
  40a5b0:	stp	x19, x20, [sp, #16]
  40a5b4:	mov	x19, x0
  40a5b8:	stp	x21, x22, [sp, #32]
  40a5bc:	mov	w21, w1
  40a5c0:	bl	401b10 <__errno_location@plt>
  40a5c4:	tst	w21, #0xffffefff
  40a5c8:	mov	x22, x0
  40a5cc:	b.ne	40a714 <__fxstatat@plt+0x8bc4>  // b.any
  40a5d0:	stp	x23, x24, [sp, #48]
  40a5d4:	ldr	x24, [x19]
  40a5d8:	str	wzr, [x0]
  40a5dc:	ldr	w0, [x19, #72]
  40a5e0:	tbnz	w0, #13, 40a690 <__fxstatat@plt+0x8b40>
  40a5e4:	ldrh	w0, [x24, #108]
  40a5e8:	cmp	w0, #0x9
  40a5ec:	b.eq	40a730 <__fxstatat@plt+0x8be0>  // b.none
  40a5f0:	cmp	w0, #0x1
  40a5f4:	b.ne	40a690 <__fxstatat@plt+0x8b40>  // b.any
  40a5f8:	ldr	x20, [x19, #8]
  40a5fc:	cbz	x20, 40a630 <__fxstatat@plt+0x8ae0>
  40a600:	ldp	x23, x0, [x20, #16]
  40a604:	cbz	x0, 40a624 <__fxstatat@plt+0x8ad4>
  40a608:	bl	401900 <closedir@plt>
  40a60c:	mov	x0, x20
  40a610:	bl	4019f0 <free@plt>
  40a614:	cbz	x23, 40a630 <__fxstatat@plt+0x8ae0>
  40a618:	mov	x20, x23
  40a61c:	ldp	x23, x0, [x20, #16]
  40a620:	cbnz	x0, 40a608 <__fxstatat@plt+0x8ab8>
  40a624:	mov	x0, x20
  40a628:	bl	4019f0 <free@plt>
  40a62c:	cbnz	x23, 40a618 <__fxstatat@plt+0x8ac8>
  40a630:	cmp	w21, #0x1, lsl #12
  40a634:	mov	w20, #0x1                   	// #1
  40a638:	b.ne	40a64c <__fxstatat@plt+0x8afc>  // b.any
  40a63c:	ldr	w0, [x19, #72]
  40a640:	mov	w20, #0x2                   	// #2
  40a644:	orr	w0, w0, #0x1000
  40a648:	str	w0, [x19, #72]
  40a64c:	ldr	x0, [x24, #88]
  40a650:	cbnz	x0, 40a66c <__fxstatat@plt+0x8b1c>
  40a654:	ldr	x0, [x24, #48]
  40a658:	ldrb	w0, [x0]
  40a65c:	cmp	w0, #0x2f
  40a660:	b.eq	40a66c <__fxstatat@plt+0x8b1c>  // b.none
  40a664:	ldr	w0, [x19, #72]
  40a668:	tbz	w0, #2, 40a6a8 <__fxstatat@plt+0x8b58>
  40a66c:	mov	w1, w20
  40a670:	mov	x0, x19
  40a674:	bl	408a78 <__fxstatat@plt+0x6f28>
  40a678:	ldp	x23, x24, [sp, #48]
  40a67c:	str	x0, [x19, #8]
  40a680:	ldp	x19, x20, [sp, #16]
  40a684:	ldp	x21, x22, [sp, #32]
  40a688:	ldp	x29, x30, [sp], #64
  40a68c:	ret
  40a690:	ldp	x23, x24, [sp, #48]
  40a694:	mov	x0, #0x0                   	// #0
  40a698:	ldp	x19, x20, [sp, #16]
  40a69c:	ldp	x21, x22, [sp, #32]
  40a6a0:	ldp	x29, x30, [sp], #64
  40a6a4:	ret
  40a6a8:	lsl	w1, w0, #11
  40a6ac:	mov	w2, #0x4900                	// #18688
  40a6b0:	and	w1, w1, #0x8000
  40a6b4:	movk	w2, #0x8, lsl #16
  40a6b8:	orr	w1, w1, w2
  40a6bc:	tbz	w0, #9, 40a748 <__fxstatat@plt+0x8bf8>
  40a6c0:	ldr	w0, [x19, #44]
  40a6c4:	mov	w2, w1
  40a6c8:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  40a6cc:	add	x1, x1, #0x518
  40a6d0:	bl	40be58 <__fxstatat@plt+0xa308>
  40a6d4:	mov	w21, w0
  40a6d8:	tbnz	w21, #31, 40a790 <__fxstatat@plt+0x8c40>
  40a6dc:	mov	w1, w20
  40a6e0:	mov	x0, x19
  40a6e4:	bl	408a78 <__fxstatat@plt+0x6f28>
  40a6e8:	str	x0, [x19, #8]
  40a6ec:	ldr	w1, [x19, #72]
  40a6f0:	tbnz	w1, #9, 40a75c <__fxstatat@plt+0x8c0c>
  40a6f4:	mov	w0, w21
  40a6f8:	bl	4017a0 <fchdir@plt>
  40a6fc:	cbnz	w0, 40a7a0 <__fxstatat@plt+0x8c50>
  40a700:	mov	w0, w21
  40a704:	bl	401910 <close@plt>
  40a708:	ldr	x0, [x19, #8]
  40a70c:	ldp	x23, x24, [sp, #48]
  40a710:	b	40a698 <__fxstatat@plt+0x8b48>
  40a714:	mov	w1, #0x16                  	// #22
  40a718:	str	w1, [x22]
  40a71c:	mov	x0, #0x0                   	// #0
  40a720:	ldp	x19, x20, [sp, #16]
  40a724:	ldp	x21, x22, [sp, #32]
  40a728:	ldp	x29, x30, [sp], #64
  40a72c:	ret
  40a730:	ldr	x0, [x24, #16]
  40a734:	ldp	x19, x20, [sp, #16]
  40a738:	ldp	x21, x22, [sp, #32]
  40a73c:	ldp	x23, x24, [sp, #48]
  40a740:	ldp	x29, x30, [sp], #64
  40a744:	ret
  40a748:	adrp	x0, 40d000 <__fxstatat@plt+0xb4b0>
  40a74c:	add	x0, x0, #0x518
  40a750:	bl	40a978 <__fxstatat@plt+0x8e28>
  40a754:	mov	w21, w0
  40a758:	b	40a6d8 <__fxstatat@plt+0x8b88>
  40a75c:	ldr	w1, [x19, #44]
  40a760:	mov	w0, #0xffffff9c            	// #-100
  40a764:	cmp	w21, w1
  40a768:	ccmp	w1, w0, #0x4, eq  // eq = none
  40a76c:	b.ne	40a7bc <__fxstatat@plt+0x8c6c>  // b.any
  40a770:	add	x0, x19, #0x60
  40a774:	bl	40bd80 <__fxstatat@plt+0xa230>
  40a778:	tbz	w0, #31, 40a784 <__fxstatat@plt+0x8c34>
  40a77c:	str	w21, [x19, #44]
  40a780:	b	40a708 <__fxstatat@plt+0x8bb8>
  40a784:	bl	401910 <close@plt>
  40a788:	str	w21, [x19, #44]
  40a78c:	b	40a708 <__fxstatat@plt+0x8bb8>
  40a790:	mov	x0, #0x0                   	// #0
  40a794:	ldp	x23, x24, [sp, #48]
  40a798:	str	xzr, [x19, #8]
  40a79c:	b	40a698 <__fxstatat@plt+0x8b48>
  40a7a0:	ldr	w19, [x22]
  40a7a4:	mov	w0, w21
  40a7a8:	bl	401910 <close@plt>
  40a7ac:	mov	x0, #0x0                   	// #0
  40a7b0:	ldp	x23, x24, [sp, #48]
  40a7b4:	str	w19, [x22]
  40a7b8:	b	40a698 <__fxstatat@plt+0x8b48>
  40a7bc:	bl	401950 <abort@plt>
  40a7c0:	stp	x29, x30, [sp, #-64]!
  40a7c4:	cmp	x0, #0x0
  40a7c8:	add	x4, sp, #0x3c
  40a7cc:	mov	x29, sp
  40a7d0:	stp	x19, x20, [sp, #16]
  40a7d4:	csel	x19, x4, x0, eq  // eq = none
  40a7d8:	mov	x20, x2
  40a7dc:	mov	x0, x19
  40a7e0:	str	x21, [sp, #32]
  40a7e4:	mov	x21, x1
  40a7e8:	bl	401730 <mbrtowc@plt>
  40a7ec:	cmp	x20, #0x0
  40a7f0:	mov	x20, x0
  40a7f4:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  40a7f8:	b.hi	40a810 <__fxstatat@plt+0x8cc0>  // b.pmore
  40a7fc:	mov	x0, x20
  40a800:	ldp	x19, x20, [sp, #16]
  40a804:	ldr	x21, [sp, #32]
  40a808:	ldp	x29, x30, [sp], #64
  40a80c:	ret
  40a810:	mov	w0, #0x0                   	// #0
  40a814:	bl	40a9c8 <__fxstatat@plt+0x8e78>
  40a818:	tst	w0, #0xff
  40a81c:	b.ne	40a7fc <__fxstatat@plt+0x8cac>  // b.any
  40a820:	ldrb	w0, [x21]
  40a824:	mov	x20, #0x1                   	// #1
  40a828:	str	w0, [x19]
  40a82c:	mov	x0, x20
  40a830:	ldp	x19, x20, [sp, #16]
  40a834:	ldr	x21, [sp, #32]
  40a838:	ldp	x29, x30, [sp], #64
  40a83c:	ret
  40a840:	stp	x29, x30, [sp, #-32]!
  40a844:	mov	x29, sp
  40a848:	stp	x19, x20, [sp, #16]
  40a84c:	mov	x19, x0
  40a850:	bl	401810 <__fpending@plt>
  40a854:	mov	x20, x0
  40a858:	mov	x0, x19
  40a85c:	ldr	w19, [x19]
  40a860:	and	w19, w19, #0x20
  40a864:	bl	40bf80 <__fxstatat@plt+0xa430>
  40a868:	cbnz	w19, 40a890 <__fxstatat@plt+0x8d40>
  40a86c:	cbz	w0, 40a884 <__fxstatat@plt+0x8d34>
  40a870:	cbnz	x20, 40a8a8 <__fxstatat@plt+0x8d58>
  40a874:	bl	401b10 <__errno_location@plt>
  40a878:	ldr	w0, [x0]
  40a87c:	cmp	w0, #0x9
  40a880:	csetm	w0, ne  // ne = any
  40a884:	ldp	x19, x20, [sp, #16]
  40a888:	ldp	x29, x30, [sp], #32
  40a88c:	ret
  40a890:	cbnz	w0, 40a8a8 <__fxstatat@plt+0x8d58>
  40a894:	bl	401b10 <__errno_location@plt>
  40a898:	mov	x1, x0
  40a89c:	mov	w0, #0xffffffff            	// #-1
  40a8a0:	str	wzr, [x1]
  40a8a4:	b	40a884 <__fxstatat@plt+0x8d34>
  40a8a8:	mov	w0, #0xffffffff            	// #-1
  40a8ac:	b	40a884 <__fxstatat@plt+0x8d34>
  40a8b0:	mov	w1, #0xf616                	// #62998
  40a8b4:	str	xzr, [x0, #16]
  40a8b8:	movk	w1, #0x95, lsl #16
  40a8bc:	str	w1, [x0, #24]
  40a8c0:	ret
  40a8c4:	nop
  40a8c8:	mov	x2, x0
  40a8cc:	mov	w0, #0xf616                	// #62998
  40a8d0:	movk	w0, #0x95, lsl #16
  40a8d4:	ldr	w3, [x2, #24]
  40a8d8:	cmp	w3, w0
  40a8dc:	b.ne	40a94c <__fxstatat@plt+0x8dfc>  // b.any
  40a8e0:	ldr	x0, [x2, #16]
  40a8e4:	ldr	x3, [x1, #8]
  40a8e8:	cbz	x0, 40a910 <__fxstatat@plt+0x8dc0>
  40a8ec:	ldr	x4, [x2]
  40a8f0:	cmp	x4, x3
  40a8f4:	b.eq	40a928 <__fxstatat@plt+0x8dd8>  // b.none
  40a8f8:	add	x4, x0, #0x1
  40a8fc:	str	x4, [x2, #16]
  40a900:	tst	x0, x4
  40a904:	mov	w0, #0x0                   	// #0
  40a908:	b.eq	40a940 <__fxstatat@plt+0x8df0>  // b.none
  40a90c:	ret
  40a910:	mov	x0, #0x1                   	// #1
  40a914:	str	x0, [x2, #16]
  40a918:	ldr	x1, [x1]
  40a91c:	mov	w0, #0x0                   	// #0
  40a920:	stp	x3, x1, [x2]
  40a924:	ret
  40a928:	ldr	x5, [x1]
  40a92c:	ldr	x4, [x2, #8]
  40a930:	cmp	x5, x4
  40a934:	b.ne	40a8f8 <__fxstatat@plt+0x8da8>  // b.any
  40a938:	mov	w0, #0x1                   	// #1
  40a93c:	ret
  40a940:	cbnz	x4, 40a918 <__fxstatat@plt+0x8dc8>
  40a944:	mov	w0, #0x1                   	// #1
  40a948:	ret
  40a94c:	stp	x29, x30, [sp, #-16]!
  40a950:	adrp	x3, 40d000 <__fxstatat@plt+0xb4b0>
  40a954:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  40a958:	mov	x29, sp
  40a95c:	adrp	x0, 40d000 <__fxstatat@plt+0xb4b0>
  40a960:	add	x3, x3, #0xe98
  40a964:	add	x1, x1, #0xe68
  40a968:	add	x0, x0, #0xe80
  40a96c:	mov	w2, #0x3c                  	// #60
  40a970:	bl	401b00 <__assert_fail@plt>
  40a974:	nop
  40a978:	stp	x29, x30, [sp, #-64]!
  40a97c:	mov	x29, sp
  40a980:	str	x2, [sp, #56]
  40a984:	mov	w2, #0x0                   	// #0
  40a988:	tbnz	w1, #6, 40a99c <__fxstatat@plt+0x8e4c>
  40a98c:	bl	401860 <open@plt>
  40a990:	bl	40bf18 <__fxstatat@plt+0xa3c8>
  40a994:	ldp	x29, x30, [sp], #64
  40a998:	ret
  40a99c:	mov	w2, #0xfffffff8            	// #-8
  40a9a0:	stp	w2, wzr, [sp, #40]
  40a9a4:	ldr	w2, [sp, #56]
  40a9a8:	add	x3, sp, #0x30
  40a9ac:	add	x4, sp, #0x40
  40a9b0:	stp	x4, x4, [sp, #16]
  40a9b4:	str	x3, [sp, #32]
  40a9b8:	bl	401860 <open@plt>
  40a9bc:	bl	40bf18 <__fxstatat@plt+0xa3c8>
  40a9c0:	ldp	x29, x30, [sp], #64
  40a9c4:	ret
  40a9c8:	stp	x29, x30, [sp, #-16]!
  40a9cc:	mov	x1, #0x0                   	// #0
  40a9d0:	mov	x29, sp
  40a9d4:	bl	401b40 <setlocale@plt>
  40a9d8:	mov	w1, #0x1                   	// #1
  40a9dc:	cbz	x0, 40aa00 <__fxstatat@plt+0x8eb0>
  40a9e0:	ldrb	w1, [x0]
  40a9e4:	cmp	w1, #0x43
  40a9e8:	b.eq	40aa0c <__fxstatat@plt+0x8ebc>  // b.none
  40a9ec:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  40a9f0:	add	x1, x1, #0xea8
  40a9f4:	bl	4019c0 <strcmp@plt>
  40a9f8:	cmp	w0, #0x0
  40a9fc:	cset	w1, ne  // ne = any
  40aa00:	mov	w0, w1
  40aa04:	ldp	x29, x30, [sp], #16
  40aa08:	ret
  40aa0c:	ldrb	w2, [x0, #1]
  40aa10:	mov	w1, #0x0                   	// #0
  40aa14:	cbnz	w2, 40a9ec <__fxstatat@plt+0x8e9c>
  40aa18:	mov	w0, w1
  40aa1c:	ldp	x29, x30, [sp], #16
  40aa20:	ret
  40aa24:	nop
  40aa28:	ror	x2, x0, #3
  40aa2c:	udiv	x0, x2, x1
  40aa30:	msub	x0, x0, x1, x2
  40aa34:	ret
  40aa38:	cmp	x1, x0
  40aa3c:	cset	w0, eq  // eq = none
  40aa40:	ret
  40aa44:	nop
  40aa48:	stp	x29, x30, [sp, #-80]!
  40aa4c:	mov	x29, sp
  40aa50:	stp	x21, x22, [sp, #32]
  40aa54:	mov	x21, x0
  40aa58:	mov	x0, x1
  40aa5c:	stp	x19, x20, [sp, #16]
  40aa60:	mov	x20, x1
  40aa64:	stp	x23, x24, [sp, #48]
  40aa68:	mov	x24, x2
  40aa6c:	and	w23, w3, #0xff
  40aa70:	ldr	x1, [x21, #16]
  40aa74:	ldr	x2, [x21, #48]
  40aa78:	str	x25, [sp, #64]
  40aa7c:	blr	x2
  40aa80:	ldr	x1, [x21, #16]
  40aa84:	cmp	x0, x1
  40aa88:	b.cs	40ab94 <__fxstatat@plt+0x9044>  // b.hs, b.nlast
  40aa8c:	ldr	x25, [x21]
  40aa90:	lsl	x22, x0, #4
  40aa94:	add	x19, x25, x22
  40aa98:	str	x19, [x24]
  40aa9c:	ldr	x1, [x25, x22]
  40aaa0:	cbz	x1, 40ab2c <__fxstatat@plt+0x8fdc>
  40aaa4:	cmp	x1, x20
  40aaa8:	b.eq	40ab8c <__fxstatat@plt+0x903c>  // b.none
  40aaac:	ldr	x2, [x21, #56]
  40aab0:	mov	x0, x20
  40aab4:	blr	x2
  40aab8:	tst	w0, #0xff
  40aabc:	b.eq	40ab24 <__fxstatat@plt+0x8fd4>  // b.none
  40aac0:	ldr	x0, [x25, x22]
  40aac4:	cbz	w23, 40ab30 <__fxstatat@plt+0x8fe0>
  40aac8:	ldr	x1, [x19, #8]
  40aacc:	cbz	x1, 40ab84 <__fxstatat@plt+0x9034>
  40aad0:	ldp	x2, x3, [x1]
  40aad4:	stp	x2, x3, [x19]
  40aad8:	str	xzr, [x1]
  40aadc:	ldp	x19, x20, [sp, #16]
  40aae0:	ldr	x2, [x21, #72]
  40aae4:	str	x2, [x1, #8]
  40aae8:	str	x1, [x21, #72]
  40aaec:	ldp	x21, x22, [sp, #32]
  40aaf0:	ldp	x23, x24, [sp, #48]
  40aaf4:	ldr	x25, [sp, #64]
  40aaf8:	ldp	x29, x30, [sp], #80
  40aafc:	ret
  40ab00:	ldr	x1, [x2]
  40ab04:	cmp	x1, x20
  40ab08:	b.eq	40ab4c <__fxstatat@plt+0x8ffc>  // b.none
  40ab0c:	ldr	x2, [x21, #56]
  40ab10:	mov	x0, x20
  40ab14:	blr	x2
  40ab18:	tst	w0, #0xff
  40ab1c:	b.ne	40ab48 <__fxstatat@plt+0x8ff8>  // b.any
  40ab20:	ldr	x19, [x19, #8]
  40ab24:	ldr	x2, [x19, #8]
  40ab28:	cbnz	x2, 40ab00 <__fxstatat@plt+0x8fb0>
  40ab2c:	mov	x0, #0x0                   	// #0
  40ab30:	ldp	x19, x20, [sp, #16]
  40ab34:	ldp	x21, x22, [sp, #32]
  40ab38:	ldp	x23, x24, [sp, #48]
  40ab3c:	ldr	x25, [sp, #64]
  40ab40:	ldp	x29, x30, [sp], #80
  40ab44:	ret
  40ab48:	ldr	x2, [x19, #8]
  40ab4c:	ldr	x0, [x2]
  40ab50:	cbz	w23, 40ab30 <__fxstatat@plt+0x8fe0>
  40ab54:	ldr	x1, [x2, #8]
  40ab58:	str	x1, [x19, #8]
  40ab5c:	str	xzr, [x2]
  40ab60:	ldp	x19, x20, [sp, #16]
  40ab64:	ldr	x1, [x21, #72]
  40ab68:	str	x1, [x2, #8]
  40ab6c:	str	x2, [x21, #72]
  40ab70:	ldp	x21, x22, [sp, #32]
  40ab74:	ldp	x23, x24, [sp, #48]
  40ab78:	ldr	x25, [sp, #64]
  40ab7c:	ldp	x29, x30, [sp], #80
  40ab80:	ret
  40ab84:	str	xzr, [x25, x22]
  40ab88:	b	40ab30 <__fxstatat@plt+0x8fe0>
  40ab8c:	mov	x0, x1
  40ab90:	b	40aac4 <__fxstatat@plt+0x8f74>
  40ab94:	bl	401950 <abort@plt>
  40ab98:	stp	x29, x30, [sp, #-64]!
  40ab9c:	mov	x29, sp
  40aba0:	stp	x19, x20, [sp, #16]
  40aba4:	mov	x20, x0
  40aba8:	stp	x21, x22, [sp, #32]
  40abac:	mov	x22, x1
  40abb0:	ldp	x21, x0, [x1]
  40abb4:	stp	x23, x24, [sp, #48]
  40abb8:	and	w23, w2, #0xff
  40abbc:	cmp	x21, x0
  40abc0:	b.cc	40abd4 <__fxstatat@plt+0x9084>  // b.lo, b.ul, b.last
  40abc4:	b	40ac74 <__fxstatat@plt+0x9124>
  40abc8:	add	x21, x21, #0x10
  40abcc:	cmp	x21, x0
  40abd0:	b.cs	40ac74 <__fxstatat@plt+0x9124>  // b.hs, b.nlast
  40abd4:	ldr	x24, [x21]
  40abd8:	cbz	x24, 40abc8 <__fxstatat@plt+0x9078>
  40abdc:	ldr	x19, [x21, #8]
  40abe0:	cbz	x19, 40ac5c <__fxstatat@plt+0x910c>
  40abe4:	ldr	x1, [x20, #16]
  40abe8:	ldr	x2, [x20, #48]
  40abec:	ldr	x24, [x19]
  40abf0:	mov	x0, x24
  40abf4:	blr	x2
  40abf8:	ldr	x1, [x20, #16]
  40abfc:	cmp	x0, x1
  40ac00:	b.cs	40ad2c <__fxstatat@plt+0x91dc>  // b.hs, b.nlast
  40ac04:	ldr	x2, [x20]
  40ac08:	lsl	x0, x0, #4
  40ac0c:	ldr	x3, [x19, #8]
  40ac10:	add	x4, x2, x0
  40ac14:	ldr	x5, [x2, x0]
  40ac18:	cbz	x5, 40ac34 <__fxstatat@plt+0x90e4>
  40ac1c:	ldr	x0, [x4, #8]
  40ac20:	str	x0, [x19, #8]
  40ac24:	str	x19, [x4, #8]
  40ac28:	cbz	x3, 40ac58 <__fxstatat@plt+0x9108>
  40ac2c:	mov	x19, x3
  40ac30:	b	40abe8 <__fxstatat@plt+0x9098>
  40ac34:	ldr	x4, [x20, #24]
  40ac38:	str	x24, [x2, x0]
  40ac3c:	add	x0, x4, #0x1
  40ac40:	str	x0, [x20, #24]
  40ac44:	str	xzr, [x19]
  40ac48:	ldr	x0, [x20, #72]
  40ac4c:	str	x0, [x19, #8]
  40ac50:	str	x19, [x20, #72]
  40ac54:	cbnz	x3, 40ac2c <__fxstatat@plt+0x90dc>
  40ac58:	ldr	x24, [x21]
  40ac5c:	str	xzr, [x21, #8]
  40ac60:	cbz	w23, 40ac90 <__fxstatat@plt+0x9140>
  40ac64:	ldr	x0, [x22, #8]
  40ac68:	add	x21, x21, #0x10
  40ac6c:	cmp	x21, x0
  40ac70:	b.cc	40abd4 <__fxstatat@plt+0x9084>  // b.lo, b.ul, b.last
  40ac74:	mov	w23, #0x1                   	// #1
  40ac78:	mov	w0, w23
  40ac7c:	ldp	x19, x20, [sp, #16]
  40ac80:	ldp	x21, x22, [sp, #32]
  40ac84:	ldp	x23, x24, [sp, #48]
  40ac88:	ldp	x29, x30, [sp], #64
  40ac8c:	ret
  40ac90:	ldr	x1, [x20, #16]
  40ac94:	mov	x0, x24
  40ac98:	ldr	x2, [x20, #48]
  40ac9c:	blr	x2
  40aca0:	ldr	x1, [x20, #16]
  40aca4:	cmp	x0, x1
  40aca8:	b.cs	40ad2c <__fxstatat@plt+0x91dc>  // b.hs, b.nlast
  40acac:	ldr	x1, [x20]
  40acb0:	lsl	x0, x0, #4
  40acb4:	add	x19, x1, x0
  40acb8:	ldr	x2, [x1, x0]
  40acbc:	cbz	x2, 40acf4 <__fxstatat@plt+0x91a4>
  40acc0:	ldr	x0, [x20, #72]
  40acc4:	cbz	x0, 40ad08 <__fxstatat@plt+0x91b8>
  40acc8:	ldr	x1, [x0, #8]
  40accc:	str	x1, [x20, #72]
  40acd0:	ldr	x1, [x19, #8]
  40acd4:	stp	x24, x1, [x0]
  40acd8:	str	x0, [x19, #8]
  40acdc:	ldr	x1, [x22, #24]
  40ace0:	str	xzr, [x21]
  40ace4:	sub	x1, x1, #0x1
  40ace8:	str	x1, [x22, #24]
  40acec:	ldr	x0, [x22, #8]
  40acf0:	b	40abc8 <__fxstatat@plt+0x9078>
  40acf4:	ldr	x2, [x20, #24]
  40acf8:	str	x24, [x1, x0]
  40acfc:	add	x0, x2, #0x1
  40ad00:	str	x0, [x20, #24]
  40ad04:	b	40acdc <__fxstatat@plt+0x918c>
  40ad08:	mov	x0, #0x10                  	// #16
  40ad0c:	bl	401850 <malloc@plt>
  40ad10:	cbnz	x0, 40acd0 <__fxstatat@plt+0x9180>
  40ad14:	mov	w0, w23
  40ad18:	ldp	x19, x20, [sp, #16]
  40ad1c:	ldp	x21, x22, [sp, #32]
  40ad20:	ldp	x23, x24, [sp, #48]
  40ad24:	ldp	x29, x30, [sp], #64
  40ad28:	ret
  40ad2c:	bl	401950 <abort@plt>
  40ad30:	ldr	x0, [x0, #16]
  40ad34:	ret
  40ad38:	ldr	x0, [x0, #24]
  40ad3c:	ret
  40ad40:	ldr	x0, [x0, #32]
  40ad44:	ret
  40ad48:	ldp	x3, x4, [x0]
  40ad4c:	mov	x0, #0x0                   	// #0
  40ad50:	cmp	x3, x4
  40ad54:	b.cc	40ad68 <__fxstatat@plt+0x9218>  // b.lo, b.ul, b.last
  40ad58:	b	40ada0 <__fxstatat@plt+0x9250>
  40ad5c:	add	x3, x3, #0x10
  40ad60:	cmp	x3, x4
  40ad64:	b.cs	40ada0 <__fxstatat@plt+0x9250>  // b.hs, b.nlast
  40ad68:	ldr	x1, [x3]
  40ad6c:	cbz	x1, 40ad5c <__fxstatat@plt+0x920c>
  40ad70:	ldr	x1, [x3, #8]
  40ad74:	mov	x2, #0x1                   	// #1
  40ad78:	cbz	x1, 40ad8c <__fxstatat@plt+0x923c>
  40ad7c:	nop
  40ad80:	ldr	x1, [x1, #8]
  40ad84:	add	x2, x2, #0x1
  40ad88:	cbnz	x1, 40ad80 <__fxstatat@plt+0x9230>
  40ad8c:	cmp	x0, x2
  40ad90:	add	x3, x3, #0x10
  40ad94:	csel	x0, x0, x2, cs  // cs = hs, nlast
  40ad98:	cmp	x3, x4
  40ad9c:	b.cc	40ad68 <__fxstatat@plt+0x9218>  // b.lo, b.ul, b.last
  40ada0:	ret
  40ada4:	nop
  40ada8:	ldp	x3, x4, [x0]
  40adac:	mov	x6, x0
  40adb0:	mov	x2, #0x0                   	// #0
  40adb4:	mov	x5, #0x0                   	// #0
  40adb8:	cmp	x3, x4
  40adbc:	b.cc	40add0 <__fxstatat@plt+0x9280>  // b.lo, b.ul, b.last
  40adc0:	b	40ae00 <__fxstatat@plt+0x92b0>
  40adc4:	add	x3, x3, #0x10
  40adc8:	cmp	x3, x4
  40adcc:	b.cs	40ae00 <__fxstatat@plt+0x92b0>  // b.hs, b.nlast
  40add0:	ldr	x1, [x3]
  40add4:	cbz	x1, 40adc4 <__fxstatat@plt+0x9274>
  40add8:	ldr	x1, [x3, #8]
  40addc:	add	x5, x5, #0x1
  40ade0:	add	x2, x2, #0x1
  40ade4:	cbz	x1, 40adc4 <__fxstatat@plt+0x9274>
  40ade8:	ldr	x1, [x1, #8]
  40adec:	add	x2, x2, #0x1
  40adf0:	cbnz	x1, 40ade8 <__fxstatat@plt+0x9298>
  40adf4:	add	x3, x3, #0x10
  40adf8:	cmp	x3, x4
  40adfc:	b.cc	40add0 <__fxstatat@plt+0x9280>  // b.lo, b.ul, b.last
  40ae00:	ldr	x1, [x6, #24]
  40ae04:	mov	w0, #0x0                   	// #0
  40ae08:	cmp	x1, x5
  40ae0c:	b.eq	40ae14 <__fxstatat@plt+0x92c4>  // b.none
  40ae10:	ret
  40ae14:	ldr	x0, [x6, #32]
  40ae18:	cmp	x0, x2
  40ae1c:	cset	w0, eq  // eq = none
  40ae20:	ret
  40ae24:	nop
  40ae28:	stp	x29, x30, [sp, #-48]!
  40ae2c:	mov	x29, sp
  40ae30:	ldp	x4, x5, [x0]
  40ae34:	stp	x19, x20, [sp, #16]
  40ae38:	mov	x20, x1
  40ae3c:	stp	x21, x22, [sp, #32]
  40ae40:	mov	x19, #0x0                   	// #0
  40ae44:	ldp	x21, x22, [x0, #16]
  40ae48:	cmp	x4, x5
  40ae4c:	ldr	x3, [x0, #32]
  40ae50:	b.cc	40ae64 <__fxstatat@plt+0x9314>  // b.lo, b.ul, b.last
  40ae54:	b	40ae98 <__fxstatat@plt+0x9348>
  40ae58:	add	x4, x4, #0x10
  40ae5c:	cmp	x4, x5
  40ae60:	b.cs	40ae98 <__fxstatat@plt+0x9348>  // b.hs, b.nlast
  40ae64:	ldr	x0, [x4]
  40ae68:	cbz	x0, 40ae58 <__fxstatat@plt+0x9308>
  40ae6c:	ldr	x0, [x4, #8]
  40ae70:	mov	x2, #0x1                   	// #1
  40ae74:	cbz	x0, 40ae84 <__fxstatat@plt+0x9334>
  40ae78:	ldr	x0, [x0, #8]
  40ae7c:	add	x2, x2, #0x1
  40ae80:	cbnz	x0, 40ae78 <__fxstatat@plt+0x9328>
  40ae84:	cmp	x19, x2
  40ae88:	add	x4, x4, #0x10
  40ae8c:	csel	x19, x19, x2, cs  // cs = hs, nlast
  40ae90:	cmp	x4, x5
  40ae94:	b.cc	40ae64 <__fxstatat@plt+0x9314>  // b.lo, b.ul, b.last
  40ae98:	mov	x0, x20
  40ae9c:	mov	w1, #0x1                   	// #1
  40aea0:	adrp	x2, 40d000 <__fxstatat@plt+0xb4b0>
  40aea4:	add	x2, x2, #0xeb0
  40aea8:	bl	4019b0 <__fprintf_chk@plt>
  40aeac:	mov	x3, x21
  40aeb0:	mov	x0, x20
  40aeb4:	mov	w1, #0x1                   	// #1
  40aeb8:	adrp	x2, 40d000 <__fxstatat@plt+0xb4b0>
  40aebc:	add	x2, x2, #0xec8
  40aec0:	bl	4019b0 <__fprintf_chk@plt>
  40aec4:	ucvtf	d1, x22
  40aec8:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  40aecc:	fmov	d2, x0
  40aed0:	ucvtf	d0, x21
  40aed4:	mov	x3, x22
  40aed8:	mov	x0, x20
  40aedc:	mov	w1, #0x1                   	// #1
  40aee0:	adrp	x2, 40d000 <__fxstatat@plt+0xb4b0>
  40aee4:	fmul	d1, d1, d2
  40aee8:	add	x2, x2, #0xee0
  40aeec:	fdiv	d0, d1, d0
  40aef0:	bl	4019b0 <__fprintf_chk@plt>
  40aef4:	mov	x3, x19
  40aef8:	mov	x0, x20
  40aefc:	ldp	x19, x20, [sp, #16]
  40af00:	adrp	x2, 40d000 <__fxstatat@plt+0xb4b0>
  40af04:	ldp	x21, x22, [sp, #32]
  40af08:	add	x2, x2, #0xf08
  40af0c:	ldp	x29, x30, [sp], #48
  40af10:	mov	w1, #0x1                   	// #1
  40af14:	b	4019b0 <__fprintf_chk@plt>
  40af18:	stp	x29, x30, [sp, #-48]!
  40af1c:	mov	x29, sp
  40af20:	str	x21, [sp, #32]
  40af24:	mov	x21, x0
  40af28:	mov	x0, x1
  40af2c:	stp	x19, x20, [sp, #16]
  40af30:	mov	x20, x1
  40af34:	ldr	x1, [x21, #16]
  40af38:	ldr	x2, [x21, #48]
  40af3c:	blr	x2
  40af40:	ldr	x1, [x21, #16]
  40af44:	cmp	x0, x1
  40af48:	b.cs	40afb8 <__fxstatat@plt+0x9468>  // b.hs, b.nlast
  40af4c:	ldr	x1, [x21]
  40af50:	lsl	x0, x0, #4
  40af54:	add	x19, x1, x0
  40af58:	ldr	x1, [x1, x0]
  40af5c:	cbnz	x1, 40af68 <__fxstatat@plt+0x9418>
  40af60:	b	40af8c <__fxstatat@plt+0x943c>
  40af64:	ldr	x1, [x19]
  40af68:	cmp	x1, x20
  40af6c:	b.eq	40afa4 <__fxstatat@plt+0x9454>  // b.none
  40af70:	ldr	x2, [x21, #56]
  40af74:	mov	x0, x20
  40af78:	blr	x2
  40af7c:	tst	w0, #0xff
  40af80:	b.ne	40afa0 <__fxstatat@plt+0x9450>  // b.any
  40af84:	ldr	x19, [x19, #8]
  40af88:	cbnz	x19, 40af64 <__fxstatat@plt+0x9414>
  40af8c:	mov	x0, #0x0                   	// #0
  40af90:	ldp	x19, x20, [sp, #16]
  40af94:	ldr	x21, [sp, #32]
  40af98:	ldp	x29, x30, [sp], #48
  40af9c:	ret
  40afa0:	ldr	x20, [x19]
  40afa4:	mov	x0, x20
  40afa8:	ldp	x19, x20, [sp, #16]
  40afac:	ldr	x21, [sp, #32]
  40afb0:	ldp	x29, x30, [sp], #48
  40afb4:	ret
  40afb8:	bl	401950 <abort@plt>
  40afbc:	nop
  40afc0:	ldr	x1, [x0, #32]
  40afc4:	cbz	x1, 40aff0 <__fxstatat@plt+0x94a0>
  40afc8:	ldp	x1, x2, [x0]
  40afcc:	cmp	x1, x2
  40afd0:	b.cc	40afe4 <__fxstatat@plt+0x9494>  // b.lo, b.ul, b.last
  40afd4:	b	40aff8 <__fxstatat@plt+0x94a8>
  40afd8:	add	x1, x1, #0x10
  40afdc:	cmp	x1, x2
  40afe0:	b.cs	40aff8 <__fxstatat@plt+0x94a8>  // b.hs, b.nlast
  40afe4:	ldr	x0, [x1]
  40afe8:	cbz	x0, 40afd8 <__fxstatat@plt+0x9488>
  40afec:	ret
  40aff0:	mov	x0, #0x0                   	// #0
  40aff4:	ret
  40aff8:	stp	x29, x30, [sp, #-16]!
  40affc:	mov	x29, sp
  40b000:	bl	401950 <abort@plt>
  40b004:	nop
  40b008:	stp	x29, x30, [sp, #-32]!
  40b00c:	mov	x29, sp
  40b010:	stp	x19, x20, [sp, #16]
  40b014:	mov	x20, x0
  40b018:	mov	x19, x1
  40b01c:	mov	x0, x1
  40b020:	ldr	x1, [x20, #16]
  40b024:	ldr	x2, [x20, #48]
  40b028:	blr	x2
  40b02c:	ldr	x1, [x20, #16]
  40b030:	cmp	x0, x1
  40b034:	b.cs	40b098 <__fxstatat@plt+0x9548>  // b.hs, b.nlast
  40b038:	ldr	x3, [x20]
  40b03c:	add	x3, x3, x0, lsl #4
  40b040:	mov	x2, x3
  40b044:	b	40b04c <__fxstatat@plt+0x94fc>
  40b048:	cbz	x2, 40b05c <__fxstatat@plt+0x950c>
  40b04c:	ldp	x4, x2, [x2]
  40b050:	cmp	x4, x19
  40b054:	b.ne	40b048 <__fxstatat@plt+0x94f8>  // b.any
  40b058:	cbnz	x2, 40b088 <__fxstatat@plt+0x9538>
  40b05c:	ldr	x1, [x20, #8]
  40b060:	b	40b06c <__fxstatat@plt+0x951c>
  40b064:	ldr	x0, [x3]
  40b068:	cbnz	x0, 40b07c <__fxstatat@plt+0x952c>
  40b06c:	add	x3, x3, #0x10
  40b070:	cmp	x1, x3
  40b074:	b.hi	40b064 <__fxstatat@plt+0x9514>  // b.pmore
  40b078:	mov	x0, #0x0                   	// #0
  40b07c:	ldp	x19, x20, [sp, #16]
  40b080:	ldp	x29, x30, [sp], #32
  40b084:	ret
  40b088:	ldr	x0, [x2]
  40b08c:	ldp	x19, x20, [sp, #16]
  40b090:	ldp	x29, x30, [sp], #32
  40b094:	ret
  40b098:	bl	401950 <abort@plt>
  40b09c:	nop
  40b0a0:	ldp	x5, x3, [x0]
  40b0a4:	mov	x6, x0
  40b0a8:	cmp	x3, x5
  40b0ac:	b.ls	40b0fc <__fxstatat@plt+0x95ac>  // b.plast
  40b0b0:	sub	x4, x1, #0x8
  40b0b4:	mov	x0, #0x0                   	// #0
  40b0b8:	ldr	x1, [x5]
  40b0bc:	cbnz	x1, 40b0d0 <__fxstatat@plt+0x9580>
  40b0c0:	add	x5, x5, #0x10
  40b0c4:	cmp	x5, x3
  40b0c8:	b.cc	40b0b8 <__fxstatat@plt+0x9568>  // b.lo, b.ul, b.last
  40b0cc:	ret
  40b0d0:	mov	x1, x5
  40b0d4:	nop
  40b0d8:	cmp	x2, x0
  40b0dc:	b.ls	40b0cc <__fxstatat@plt+0x957c>  // b.plast
  40b0e0:	add	x0, x0, #0x1
  40b0e4:	ldr	x3, [x1]
  40b0e8:	str	x3, [x4, x0, lsl #3]
  40b0ec:	ldr	x1, [x1, #8]
  40b0f0:	cbnz	x1, 40b0d8 <__fxstatat@plt+0x9588>
  40b0f4:	ldr	x3, [x6, #8]
  40b0f8:	b	40b0c0 <__fxstatat@plt+0x9570>
  40b0fc:	mov	x0, #0x0                   	// #0
  40b100:	ret
  40b104:	nop
  40b108:	stp	x29, x30, [sp, #-64]!
  40b10c:	mov	x29, sp
  40b110:	stp	x21, x22, [sp, #32]
  40b114:	mov	x21, x1
  40b118:	stp	x23, x24, [sp, #48]
  40b11c:	ldp	x23, x1, [x0]
  40b120:	stp	x19, x20, [sp, #16]
  40b124:	cmp	x1, x23
  40b128:	b.ls	40b194 <__fxstatat@plt+0x9644>  // b.plast
  40b12c:	mov	x24, x0
  40b130:	mov	x22, x2
  40b134:	mov	x20, #0x0                   	// #0
  40b138:	ldr	x0, [x23]
  40b13c:	cbnz	x0, 40b164 <__fxstatat@plt+0x9614>
  40b140:	add	x23, x23, #0x10
  40b144:	cmp	x23, x1
  40b148:	b.cc	40b138 <__fxstatat@plt+0x95e8>  // b.lo, b.ul, b.last
  40b14c:	mov	x0, x20
  40b150:	ldp	x19, x20, [sp, #16]
  40b154:	ldp	x21, x22, [sp, #32]
  40b158:	ldp	x23, x24, [sp, #48]
  40b15c:	ldp	x29, x30, [sp], #64
  40b160:	ret
  40b164:	mov	x19, x23
  40b168:	b	40b170 <__fxstatat@plt+0x9620>
  40b16c:	ldr	x0, [x19]
  40b170:	mov	x1, x22
  40b174:	blr	x21
  40b178:	tst	w0, #0xff
  40b17c:	b.eq	40b14c <__fxstatat@plt+0x95fc>  // b.none
  40b180:	ldr	x19, [x19, #8]
  40b184:	add	x20, x20, #0x1
  40b188:	cbnz	x19, 40b16c <__fxstatat@plt+0x961c>
  40b18c:	ldr	x1, [x24, #8]
  40b190:	b	40b140 <__fxstatat@plt+0x95f0>
  40b194:	mov	x20, #0x0                   	// #0
  40b198:	b	40b14c <__fxstatat@plt+0x95fc>
  40b19c:	nop
  40b1a0:	ldrb	w4, [x0]
  40b1a4:	mov	x2, #0x0                   	// #0
  40b1a8:	cbz	w4, 40b1cc <__fxstatat@plt+0x967c>
  40b1ac:	nop
  40b1b0:	lsl	x3, x2, #5
  40b1b4:	sub	x2, x3, x2
  40b1b8:	add	x2, x2, w4, uxtb
  40b1bc:	ldrb	w4, [x0, #1]!
  40b1c0:	udiv	x3, x2, x1
  40b1c4:	msub	x2, x3, x1, x2
  40b1c8:	cbnz	w4, 40b1b0 <__fxstatat@plt+0x9660>
  40b1cc:	mov	x0, x2
  40b1d0:	ret
  40b1d4:	nop
  40b1d8:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  40b1dc:	add	x1, x1, #0xf40
  40b1e0:	ldp	x2, x3, [x1]
  40b1e4:	stp	x2, x3, [x0]
  40b1e8:	ldr	w1, [x1, #16]
  40b1ec:	str	w1, [x0, #16]
  40b1f0:	ret
  40b1f4:	nop
  40b1f8:	stp	x29, x30, [sp, #-64]!
  40b1fc:	cmp	x2, #0x0
  40b200:	mov	x29, sp
  40b204:	stp	x23, x24, [sp, #48]
  40b208:	mov	x23, x2
  40b20c:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  40b210:	add	x2, x2, #0xa28
  40b214:	stp	x19, x20, [sp, #16]
  40b218:	csel	x23, x2, x23, eq  // eq = none
  40b21c:	cmp	x3, #0x0
  40b220:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  40b224:	add	x2, x2, #0xa38
  40b228:	mov	x19, x0
  40b22c:	mov	x20, x4
  40b230:	csel	x24, x2, x3, eq  // eq = none
  40b234:	mov	x0, #0x50                  	// #80
  40b238:	stp	x21, x22, [sp, #32]
  40b23c:	mov	x22, x1
  40b240:	bl	401850 <malloc@plt>
  40b244:	mov	x21, x0
  40b248:	cbz	x0, 40b304 <__fxstatat@plt+0x97b4>
  40b24c:	cbz	x22, 40b31c <__fxstatat@plt+0x97cc>
  40b250:	str	x22, [x21, #40]
  40b254:	adrp	x0, 40d000 <__fxstatat@plt+0xb4b0>
  40b258:	add	x0, x0, #0xf40
  40b25c:	cmp	x22, x0
  40b260:	b.eq	40b328 <__fxstatat@plt+0x97d8>  // b.none
  40b264:	mov	w0, #0xcccd                	// #52429
  40b268:	ldr	s2, [x22, #8]
  40b26c:	movk	w0, #0x3dcc, lsl #16
  40b270:	fmov	s1, w0
  40b274:	fcmpe	s2, s1
  40b278:	b.le	40b2f8 <__fxstatat@plt+0x97a8>
  40b27c:	mov	w0, #0x6666                	// #26214
  40b280:	movk	w0, #0x3f66, lsl #16
  40b284:	fmov	s0, w0
  40b288:	fcmpe	s2, s0
  40b28c:	b.pl	40b2f8 <__fxstatat@plt+0x97a8>  // b.nfrst
  40b290:	mov	w0, #0xcccd                	// #52429
  40b294:	ldr	s3, [x22, #12]
  40b298:	movk	w0, #0x3f8c, lsl #16
  40b29c:	fmov	s0, w0
  40b2a0:	fcmpe	s3, s0
  40b2a4:	b.le	40b2f8 <__fxstatat@plt+0x97a8>
  40b2a8:	ldr	s0, [x22]
  40b2ac:	fcmpe	s0, #0.0
  40b2b0:	b.lt	40b2f8 <__fxstatat@plt+0x97a8>  // b.tstop
  40b2b4:	fadd	s1, s0, s1
  40b2b8:	ldr	s0, [x22, #4]
  40b2bc:	fcmpe	s1, s0
  40b2c0:	b.pl	40b2f8 <__fxstatat@plt+0x97a8>  // b.nfrst
  40b2c4:	fmov	s3, #1.000000000000000000e+00
  40b2c8:	fcmpe	s0, s3
  40b2cc:	b.hi	40b2f8 <__fxstatat@plt+0x97a8>  // b.pmore
  40b2d0:	fcmpe	s2, s1
  40b2d4:	b.le	40b2f8 <__fxstatat@plt+0x97a8>
  40b2d8:	ldrb	w0, [x22, #16]
  40b2dc:	cbnz	w0, 40b350 <__fxstatat@plt+0x9800>
  40b2e0:	ucvtf	s0, x19
  40b2e4:	mov	w0, #0x5f800000            	// #1602224128
  40b2e8:	fmov	s1, w0
  40b2ec:	fdiv	s0, s0, s2
  40b2f0:	fcmpe	s0, s1
  40b2f4:	b.lt	40b34c <__fxstatat@plt+0x97fc>  // b.tstop
  40b2f8:	mov	x0, x21
  40b2fc:	mov	x21, #0x0                   	// #0
  40b300:	bl	4019f0 <free@plt>
  40b304:	mov	x0, x21
  40b308:	ldp	x19, x20, [sp, #16]
  40b30c:	ldp	x21, x22, [sp, #32]
  40b310:	ldp	x23, x24, [sp, #48]
  40b314:	ldp	x29, x30, [sp], #64
  40b318:	ret
  40b31c:	adrp	x0, 40d000 <__fxstatat@plt+0xb4b0>
  40b320:	add	x0, x0, #0xf40
  40b324:	str	x0, [x21, #40]
  40b328:	ucvtf	s0, x19
  40b32c:	mov	w0, #0xcccd                	// #52429
  40b330:	movk	w0, #0x3f4c, lsl #16
  40b334:	fmov	s2, w0
  40b338:	mov	w0, #0x5f800000            	// #1602224128
  40b33c:	fmov	s1, w0
  40b340:	fdiv	s0, s0, s2
  40b344:	fcmpe	s0, s1
  40b348:	b.ge	40b2f8 <__fxstatat@plt+0x97a8>  // b.tcont
  40b34c:	fcvtzu	x19, s0
  40b350:	cmp	x19, #0xa
  40b354:	mov	x0, #0xa                   	// #10
  40b358:	csel	x19, x19, x0, cs  // cs = hs, nlast
  40b35c:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40b360:	orr	x19, x19, #0x1
  40b364:	movk	x4, #0xaaab
  40b368:	cmn	x19, #0x1
  40b36c:	b.eq	40b2f8 <__fxstatat@plt+0x97a8>  // b.none
  40b370:	umulh	x1, x19, x4
  40b374:	cmp	x19, #0x9
  40b378:	and	x0, x1, #0xfffffffffffffffe
  40b37c:	add	x1, x0, x1, lsr #1
  40b380:	sub	x1, x19, x1
  40b384:	b.ls	40b3bc <__fxstatat@plt+0x986c>  // b.plast
  40b388:	cbz	x1, 40b3c0 <__fxstatat@plt+0x9870>
  40b38c:	mov	x3, #0x10                  	// #16
  40b390:	mov	x2, #0x9                   	// #9
  40b394:	mov	x0, #0x3                   	// #3
  40b398:	b	40b3a0 <__fxstatat@plt+0x9850>
  40b39c:	cbz	x1, 40b3c0 <__fxstatat@plt+0x9870>
  40b3a0:	add	x0, x0, #0x2
  40b3a4:	add	x2, x2, x3
  40b3a8:	cmp	x2, x19
  40b3ac:	add	x3, x3, #0x8
  40b3b0:	udiv	x1, x19, x0
  40b3b4:	msub	x1, x1, x0, x19
  40b3b8:	b.cc	40b39c <__fxstatat@plt+0x984c>  // b.lo, b.ul, b.last
  40b3bc:	cbnz	x1, 40b3d0 <__fxstatat@plt+0x9880>
  40b3c0:	add	x19, x19, #0x2
  40b3c4:	cmn	x19, #0x1
  40b3c8:	b.ne	40b370 <__fxstatat@plt+0x9820>  // b.any
  40b3cc:	b	40b2f8 <__fxstatat@plt+0x97a8>
  40b3d0:	cmp	xzr, x19, lsr #61
  40b3d4:	cset	x0, ne  // ne = any
  40b3d8:	tbnz	x19, #60, 40b2f8 <__fxstatat@plt+0x97a8>
  40b3dc:	cbnz	x0, 40b2f8 <__fxstatat@plt+0x97a8>
  40b3e0:	str	x19, [x21, #16]
  40b3e4:	mov	x0, x19
  40b3e8:	mov	x1, #0x10                  	// #16
  40b3ec:	bl	4018d0 <calloc@plt>
  40b3f0:	str	x0, [x21]
  40b3f4:	cbz	x0, 40b2f8 <__fxstatat@plt+0x97a8>
  40b3f8:	add	x19, x0, x19, lsl #4
  40b3fc:	str	x19, [x21, #8]
  40b400:	stp	xzr, xzr, [x21, #24]
  40b404:	mov	x0, x21
  40b408:	stp	x23, x24, [x21, #48]
  40b40c:	stp	x20, xzr, [x21, #64]
  40b410:	ldp	x19, x20, [sp, #16]
  40b414:	ldp	x21, x22, [sp, #32]
  40b418:	ldp	x23, x24, [sp, #48]
  40b41c:	ldp	x29, x30, [sp], #64
  40b420:	ret
  40b424:	nop
  40b428:	stp	x29, x30, [sp, #-48]!
  40b42c:	mov	x29, sp
  40b430:	ldr	x1, [x0, #8]
  40b434:	str	x21, [sp, #32]
  40b438:	ldr	x21, [x0]
  40b43c:	stp	x19, x20, [sp, #16]
  40b440:	mov	x20, x0
  40b444:	cmp	x21, x1
  40b448:	b.cc	40b45c <__fxstatat@plt+0x990c>  // b.lo, b.ul, b.last
  40b44c:	b	40b4b4 <__fxstatat@plt+0x9964>
  40b450:	add	x21, x21, #0x10
  40b454:	cmp	x1, x21
  40b458:	b.ls	40b4b4 <__fxstatat@plt+0x9964>  // b.plast
  40b45c:	ldr	x0, [x21]
  40b460:	cbz	x0, 40b450 <__fxstatat@plt+0x9900>
  40b464:	ldr	x19, [x21, #8]
  40b468:	ldr	x1, [x20, #64]
  40b46c:	cbz	x19, 40b494 <__fxstatat@plt+0x9944>
  40b470:	cbz	x1, 40b4c8 <__fxstatat@plt+0x9978>
  40b474:	ldr	x0, [x19]
  40b478:	blr	x1
  40b47c:	ldr	x2, [x19, #8]
  40b480:	ldp	x1, x0, [x20, #64]
  40b484:	stp	xzr, x0, [x19]
  40b488:	str	x19, [x20, #72]
  40b48c:	mov	x19, x2
  40b490:	cbnz	x2, 40b470 <__fxstatat@plt+0x9920>
  40b494:	cbz	x1, 40b4a0 <__fxstatat@plt+0x9950>
  40b498:	ldr	x0, [x21]
  40b49c:	blr	x1
  40b4a0:	stp	xzr, xzr, [x21]
  40b4a4:	add	x21, x21, #0x10
  40b4a8:	ldr	x1, [x20, #8]
  40b4ac:	cmp	x1, x21
  40b4b0:	b.hi	40b45c <__fxstatat@plt+0x990c>  // b.pmore
  40b4b4:	stp	xzr, xzr, [x20, #24]
  40b4b8:	ldp	x19, x20, [sp, #16]
  40b4bc:	ldr	x21, [sp, #32]
  40b4c0:	ldp	x29, x30, [sp], #48
  40b4c4:	ret
  40b4c8:	ldr	x0, [x20, #72]
  40b4cc:	mov	x1, x19
  40b4d0:	str	xzr, [x19]
  40b4d4:	ldr	x19, [x19, #8]
  40b4d8:	str	x0, [x1, #8]
  40b4dc:	str	x1, [x20, #72]
  40b4e0:	mov	x0, x1
  40b4e4:	cbnz	x19, 40b4cc <__fxstatat@plt+0x997c>
  40b4e8:	b	40b4a0 <__fxstatat@plt+0x9950>
  40b4ec:	nop
  40b4f0:	stp	x29, x30, [sp, #-48]!
  40b4f4:	mov	x29, sp
  40b4f8:	str	x21, [sp, #32]
  40b4fc:	mov	x21, x0
  40b500:	ldr	x0, [x0, #64]
  40b504:	stp	x19, x20, [sp, #16]
  40b508:	ldp	x20, x1, [x21]
  40b50c:	cbz	x0, 40b568 <__fxstatat@plt+0x9a18>
  40b510:	ldr	x0, [x21, #32]
  40b514:	cbz	x0, 40b568 <__fxstatat@plt+0x9a18>
  40b518:	cmp	x20, x1
  40b51c:	b.cc	40b530 <__fxstatat@plt+0x99e0>  // b.lo, b.ul, b.last
  40b520:	b	40b598 <__fxstatat@plt+0x9a48>
  40b524:	add	x20, x20, #0x10
  40b528:	cmp	x20, x1
  40b52c:	b.cs	40b564 <__fxstatat@plt+0x9a14>  // b.hs, b.nlast
  40b530:	ldr	x0, [x20]
  40b534:	cbz	x0, 40b524 <__fxstatat@plt+0x99d4>
  40b538:	mov	x19, x20
  40b53c:	b	40b544 <__fxstatat@plt+0x99f4>
  40b540:	ldr	x0, [x19]
  40b544:	ldr	x1, [x21, #64]
  40b548:	blr	x1
  40b54c:	ldr	x19, [x19, #8]
  40b550:	cbnz	x19, 40b540 <__fxstatat@plt+0x99f0>
  40b554:	ldr	x1, [x21, #8]
  40b558:	add	x20, x20, #0x10
  40b55c:	cmp	x20, x1
  40b560:	b.cc	40b530 <__fxstatat@plt+0x99e0>  // b.lo, b.ul, b.last
  40b564:	ldr	x20, [x21]
  40b568:	cmp	x1, x20
  40b56c:	b.ls	40b598 <__fxstatat@plt+0x9a48>  // b.plast
  40b570:	ldr	x19, [x20, #8]
  40b574:	cbz	x19, 40b58c <__fxstatat@plt+0x9a3c>
  40b578:	mov	x0, x19
  40b57c:	ldr	x19, [x19, #8]
  40b580:	bl	4019f0 <free@plt>
  40b584:	cbnz	x19, 40b578 <__fxstatat@plt+0x9a28>
  40b588:	ldr	x1, [x21, #8]
  40b58c:	add	x20, x20, #0x10
  40b590:	cmp	x20, x1
  40b594:	b.cc	40b570 <__fxstatat@plt+0x9a20>  // b.lo, b.ul, b.last
  40b598:	ldr	x19, [x21, #72]
  40b59c:	cbz	x19, 40b5b0 <__fxstatat@plt+0x9a60>
  40b5a0:	mov	x0, x19
  40b5a4:	ldr	x19, [x19, #8]
  40b5a8:	bl	4019f0 <free@plt>
  40b5ac:	cbnz	x19, 40b5a0 <__fxstatat@plt+0x9a50>
  40b5b0:	ldr	x0, [x21]
  40b5b4:	bl	4019f0 <free@plt>
  40b5b8:	mov	x0, x21
  40b5bc:	ldp	x19, x20, [sp, #16]
  40b5c0:	ldr	x21, [sp, #32]
  40b5c4:	ldp	x29, x30, [sp], #48
  40b5c8:	b	4019f0 <free@plt>
  40b5cc:	nop
  40b5d0:	stp	x29, x30, [sp, #-128]!
  40b5d4:	mov	x29, sp
  40b5d8:	str	x21, [sp, #32]
  40b5dc:	ldr	x21, [x0, #40]
  40b5e0:	stp	x19, x20, [sp, #16]
  40b5e4:	mov	x20, x0
  40b5e8:	ldrb	w0, [x21, #16]
  40b5ec:	cbnz	w0, 40b610 <__fxstatat@plt+0x9ac0>
  40b5f0:	ucvtf	s0, x1
  40b5f4:	ldr	s2, [x21, #8]
  40b5f8:	mov	w0, #0x5f800000            	// #1602224128
  40b5fc:	fmov	s1, w0
  40b600:	fdiv	s0, s0, s2
  40b604:	fcmpe	s0, s1
  40b608:	fcvtzu	x1, s0
  40b60c:	b.ge	40b68c <__fxstatat@plt+0x9b3c>  // b.tcont
  40b610:	cmp	x1, #0xa
  40b614:	mov	x19, #0xa                   	// #10
  40b618:	csel	x1, x1, x19, cs  // cs = hs, nlast
  40b61c:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40b620:	orr	x19, x1, #0x1
  40b624:	movk	x4, #0xaaab
  40b628:	cmn	x19, #0x1
  40b62c:	b.eq	40b68c <__fxstatat@plt+0x9b3c>  // b.none
  40b630:	umulh	x1, x19, x4
  40b634:	cmp	x19, #0x9
  40b638:	and	x0, x1, #0xfffffffffffffffe
  40b63c:	add	x1, x0, x1, lsr #1
  40b640:	sub	x1, x19, x1
  40b644:	b.ls	40b67c <__fxstatat@plt+0x9b2c>  // b.plast
  40b648:	cbz	x1, 40b680 <__fxstatat@plt+0x9b30>
  40b64c:	mov	x3, #0x10                  	// #16
  40b650:	mov	x2, #0x9                   	// #9
  40b654:	mov	x0, #0x3                   	// #3
  40b658:	b	40b664 <__fxstatat@plt+0x9b14>
  40b65c:	add	x3, x3, #0x8
  40b660:	cbz	x1, 40b680 <__fxstatat@plt+0x9b30>
  40b664:	add	x0, x0, #0x2
  40b668:	add	x2, x2, x3
  40b66c:	cmp	x2, x19
  40b670:	udiv	x1, x19, x0
  40b674:	msub	x1, x1, x0, x19
  40b678:	b.cc	40b65c <__fxstatat@plt+0x9b0c>  // b.lo, b.ul, b.last
  40b67c:	cbnz	x1, 40b6a4 <__fxstatat@plt+0x9b54>
  40b680:	add	x19, x19, #0x2
  40b684:	cmn	x19, #0x1
  40b688:	b.ne	40b630 <__fxstatat@plt+0x9ae0>  // b.any
  40b68c:	mov	w19, #0x0                   	// #0
  40b690:	mov	w0, w19
  40b694:	ldp	x19, x20, [sp, #16]
  40b698:	ldr	x21, [sp, #32]
  40b69c:	ldp	x29, x30, [sp], #128
  40b6a0:	ret
  40b6a4:	cmp	xzr, x19, lsr #61
  40b6a8:	cset	x0, ne  // ne = any
  40b6ac:	tbnz	x19, #60, 40b68c <__fxstatat@plt+0x9b3c>
  40b6b0:	cbnz	x0, 40b68c <__fxstatat@plt+0x9b3c>
  40b6b4:	ldr	x0, [x20, #16]
  40b6b8:	cmp	x0, x19
  40b6bc:	b.eq	40b760 <__fxstatat@plt+0x9c10>  // b.none
  40b6c0:	mov	x0, x19
  40b6c4:	mov	x1, #0x10                  	// #16
  40b6c8:	bl	4018d0 <calloc@plt>
  40b6cc:	str	x0, [sp, #48]
  40b6d0:	cbz	x0, 40b68c <__fxstatat@plt+0x9b3c>
  40b6d4:	ldp	x5, x4, [x20, #64]
  40b6d8:	add	x3, x0, x19, lsl #4
  40b6dc:	ldr	q0, [x20, #48]
  40b6e0:	add	x0, sp, #0x30
  40b6e4:	mov	x1, x20
  40b6e8:	mov	w2, #0x0                   	// #0
  40b6ec:	stp	x3, x19, [sp, #56]
  40b6f0:	stp	xzr, xzr, [sp, #72]
  40b6f4:	str	x21, [sp, #88]
  40b6f8:	str	q0, [sp, #96]
  40b6fc:	stp	x5, x4, [sp, #112]
  40b700:	bl	40ab98 <__fxstatat@plt+0x9048>
  40b704:	ands	w19, w0, #0xff
  40b708:	b.ne	40b778 <__fxstatat@plt+0x9c28>  // b.any
  40b70c:	ldr	x0, [sp, #120]
  40b710:	str	x0, [x20, #72]
  40b714:	add	x1, sp, #0x30
  40b718:	mov	x0, x20
  40b71c:	mov	w2, #0x1                   	// #1
  40b720:	bl	40ab98 <__fxstatat@plt+0x9048>
  40b724:	tst	w0, #0xff
  40b728:	b.eq	40b7a4 <__fxstatat@plt+0x9c54>  // b.none
  40b72c:	add	x1, sp, #0x30
  40b730:	mov	x0, x20
  40b734:	mov	w2, #0x0                   	// #0
  40b738:	bl	40ab98 <__fxstatat@plt+0x9048>
  40b73c:	tst	w0, #0xff
  40b740:	b.eq	40b7a4 <__fxstatat@plt+0x9c54>  // b.none
  40b744:	ldr	x0, [sp, #48]
  40b748:	bl	4019f0 <free@plt>
  40b74c:	mov	w0, w19
  40b750:	ldp	x19, x20, [sp, #16]
  40b754:	ldr	x21, [sp, #32]
  40b758:	ldp	x29, x30, [sp], #128
  40b75c:	ret
  40b760:	mov	w19, #0x1                   	// #1
  40b764:	mov	w0, w19
  40b768:	ldp	x19, x20, [sp, #16]
  40b76c:	ldr	x21, [sp, #32]
  40b770:	ldp	x29, x30, [sp], #128
  40b774:	ret
  40b778:	ldr	x0, [x20]
  40b77c:	bl	4019f0 <free@plt>
  40b780:	ldp	q1, q0, [sp, #48]
  40b784:	ldr	x0, [sp, #120]
  40b788:	str	x0, [x20, #72]
  40b78c:	stp	q1, q0, [x20]
  40b790:	mov	w0, w19
  40b794:	ldp	x19, x20, [sp, #16]
  40b798:	ldr	x21, [sp, #32]
  40b79c:	ldp	x29, x30, [sp], #128
  40b7a0:	ret
  40b7a4:	bl	401950 <abort@plt>
  40b7a8:	stp	x29, x30, [sp, #-64]!
  40b7ac:	mov	x29, sp
  40b7b0:	stp	x19, x20, [sp, #16]
  40b7b4:	str	x21, [sp, #32]
  40b7b8:	cbz	x1, 40b928 <__fxstatat@plt+0x9dd8>
  40b7bc:	mov	w3, #0x0                   	// #0
  40b7c0:	mov	x21, x2
  40b7c4:	mov	x19, x0
  40b7c8:	mov	x20, x1
  40b7cc:	add	x2, sp, #0x38
  40b7d0:	bl	40aa48 <__fxstatat@plt+0x8ef8>
  40b7d4:	mov	x3, x0
  40b7d8:	cbz	x0, 40b7f8 <__fxstatat@plt+0x9ca8>
  40b7dc:	mov	w0, #0x0                   	// #0
  40b7e0:	cbz	x21, 40b7e8 <__fxstatat@plt+0x9c98>
  40b7e4:	str	x3, [x21]
  40b7e8:	ldp	x19, x20, [sp, #16]
  40b7ec:	ldr	x21, [sp, #32]
  40b7f0:	ldp	x29, x30, [sp], #64
  40b7f4:	ret
  40b7f8:	ldr	x0, [x19, #16]
  40b7fc:	ldr	x1, [x19, #40]
  40b800:	ucvtf	s0, x0
  40b804:	ldr	x0, [x19, #24]
  40b808:	ldr	s2, [x1, #8]
  40b80c:	ucvtf	s1, x0
  40b810:	fmul	s3, s2, s0
  40b814:	fcmpe	s1, s3
  40b818:	b.gt	40b864 <__fxstatat@plt+0x9d14>
  40b81c:	ldr	x21, [sp, #56]
  40b820:	ldr	x0, [x21]
  40b824:	cbz	x0, 40b960 <__fxstatat@plt+0x9e10>
  40b828:	ldr	x0, [x19, #72]
  40b82c:	cbz	x0, 40b98c <__fxstatat@plt+0x9e3c>
  40b830:	ldr	x1, [x0, #8]
  40b834:	str	x1, [x19, #72]
  40b838:	ldr	x2, [x21, #8]
  40b83c:	ldr	x1, [x19, #32]
  40b840:	stp	x20, x2, [x0]
  40b844:	str	x0, [x21, #8]
  40b848:	add	x1, x1, #0x1
  40b84c:	str	x1, [x19, #32]
  40b850:	mov	w0, #0x1                   	// #1
  40b854:	ldp	x19, x20, [sp, #16]
  40b858:	ldr	x21, [sp, #32]
  40b85c:	ldp	x29, x30, [sp], #64
  40b860:	ret
  40b864:	adrp	x2, 40d000 <__fxstatat@plt+0xb4b0>
  40b868:	add	x2, x2, #0xf40
  40b86c:	cmp	x1, x2
  40b870:	b.eq	40b9ac <__fxstatat@plt+0x9e5c>  // b.none
  40b874:	mov	w0, #0xcccd                	// #52429
  40b878:	movk	w0, #0x3dcc, lsl #16
  40b87c:	fmov	s3, w0
  40b880:	fcmpe	s2, s3
  40b884:	b.le	40b92c <__fxstatat@plt+0x9ddc>
  40b888:	mov	w0, #0x6666                	// #26214
  40b88c:	movk	w0, #0x3f66, lsl #16
  40b890:	fmov	s4, w0
  40b894:	fcmpe	s2, s4
  40b898:	b.pl	40b92c <__fxstatat@plt+0x9ddc>  // b.nfrst
  40b89c:	adrp	x0, 40d000 <__fxstatat@plt+0xb4b0>
  40b8a0:	ldr	s5, [x1, #12]
  40b8a4:	ldr	s4, [x0, #3872]
  40b8a8:	fcmpe	s5, s4
  40b8ac:	b.le	40b92c <__fxstatat@plt+0x9ddc>
  40b8b0:	ldr	s4, [x1]
  40b8b4:	fcmpe	s4, #0.0
  40b8b8:	b.lt	40b92c <__fxstatat@plt+0x9ddc>  // b.tstop
  40b8bc:	fadd	s3, s4, s3
  40b8c0:	ldr	s4, [x1, #4]
  40b8c4:	fcmpe	s3, s4
  40b8c8:	b.pl	40b92c <__fxstatat@plt+0x9ddc>  // b.nfrst
  40b8cc:	fmov	s6, #1.000000000000000000e+00
  40b8d0:	fcmpe	s4, s6
  40b8d4:	b.hi	40b92c <__fxstatat@plt+0x9ddc>  // b.pmore
  40b8d8:	fcmpe	s2, s3
  40b8dc:	b.le	40b92c <__fxstatat@plt+0x9ddc>
  40b8e0:	ldrb	w0, [x1, #16]
  40b8e4:	fmul	s0, s0, s5
  40b8e8:	cbz	w0, 40b958 <__fxstatat@plt+0x9e08>
  40b8ec:	mov	w0, #0x5f800000            	// #1602224128
  40b8f0:	fmov	s1, w0
  40b8f4:	fcmpe	s0, s1
  40b8f8:	b.ge	40b998 <__fxstatat@plt+0x9e48>  // b.tcont
  40b8fc:	fcvtzu	x1, s0
  40b900:	mov	x0, x19
  40b904:	bl	40b5d0 <__fxstatat@plt+0x9a80>
  40b908:	tst	w0, #0xff
  40b90c:	b.eq	40b998 <__fxstatat@plt+0x9e48>  // b.none
  40b910:	add	x2, sp, #0x38
  40b914:	mov	x1, x20
  40b918:	mov	x0, x19
  40b91c:	mov	w3, #0x0                   	// #0
  40b920:	bl	40aa48 <__fxstatat@plt+0x8ef8>
  40b924:	cbz	x0, 40b81c <__fxstatat@plt+0x9ccc>
  40b928:	bl	401950 <abort@plt>
  40b92c:	mov	w0, #0xcccd                	// #52429
  40b930:	str	x2, [x19, #40]
  40b934:	movk	w0, #0x3f4c, lsl #16
  40b938:	fmov	s2, w0
  40b93c:	fmul	s3, s0, s2
  40b940:	fcmpe	s1, s3
  40b944:	b.le	40b81c <__fxstatat@plt+0x9ccc>
  40b948:	mov	w0, #0xfdf4                	// #65012
  40b94c:	movk	w0, #0x3fb4, lsl #16
  40b950:	fmov	s1, w0
  40b954:	fmul	s0, s0, s1
  40b958:	fmul	s0, s0, s2
  40b95c:	b	40b8ec <__fxstatat@plt+0x9d9c>
  40b960:	adrp	x0, 40d000 <__fxstatat@plt+0xb4b0>
  40b964:	ldur	q0, [x19, #24]
  40b968:	str	x20, [x21]
  40b96c:	ldr	q1, [x0, #3888]
  40b970:	mov	w0, #0x1                   	// #1
  40b974:	ldr	x21, [sp, #32]
  40b978:	add	v0.2d, v0.2d, v1.2d
  40b97c:	stur	q0, [x19, #24]
  40b980:	ldp	x19, x20, [sp, #16]
  40b984:	ldp	x29, x30, [sp], #64
  40b988:	ret
  40b98c:	mov	x0, #0x10                  	// #16
  40b990:	bl	401850 <malloc@plt>
  40b994:	cbnz	x0, 40b838 <__fxstatat@plt+0x9ce8>
  40b998:	mov	w0, #0xffffffff            	// #-1
  40b99c:	ldp	x19, x20, [sp, #16]
  40b9a0:	ldr	x21, [sp, #32]
  40b9a4:	ldp	x29, x30, [sp], #64
  40b9a8:	ret
  40b9ac:	mov	w0, #0xfdf4                	// #65012
  40b9b0:	movk	w0, #0x3fb4, lsl #16
  40b9b4:	fmov	s1, w0
  40b9b8:	mov	w0, #0xcccd                	// #52429
  40b9bc:	fmul	s0, s0, s1
  40b9c0:	movk	w0, #0x3f4c, lsl #16
  40b9c4:	fmov	s2, w0
  40b9c8:	fmul	s0, s0, s2
  40b9cc:	b	40b8ec <__fxstatat@plt+0x9d9c>
  40b9d0:	stp	x29, x30, [sp, #-64]!
  40b9d4:	mov	x29, sp
  40b9d8:	stp	x19, x20, [sp, #16]
  40b9dc:	stp	x21, x22, [sp, #32]
  40b9e0:	cbz	x1, 40bb4c <__fxstatat@plt+0x9ffc>
  40b9e4:	mov	x19, x0
  40b9e8:	mov	x21, x1
  40b9ec:	add	x2, sp, #0x38
  40b9f0:	mov	w3, #0x0                   	// #0
  40b9f4:	bl	40aa48 <__fxstatat@plt+0x8ef8>
  40b9f8:	mov	x20, x0
  40b9fc:	cbz	x0, 40ba14 <__fxstatat@plt+0x9ec4>
  40ba00:	mov	x0, x20
  40ba04:	ldp	x19, x20, [sp, #16]
  40ba08:	ldp	x21, x22, [sp, #32]
  40ba0c:	ldp	x29, x30, [sp], #64
  40ba10:	ret
  40ba14:	ldr	x0, [x19, #16]
  40ba18:	ldr	x1, [x19, #40]
  40ba1c:	ucvtf	s0, x0
  40ba20:	ldr	x0, [x19, #24]
  40ba24:	ldr	s2, [x1, #8]
  40ba28:	ucvtf	s1, x0
  40ba2c:	fmul	s3, s2, s0
  40ba30:	fcmpe	s1, s3
  40ba34:	b.gt	40ba84 <__fxstatat@plt+0x9f34>
  40ba38:	ldr	x22, [sp, #56]
  40ba3c:	ldr	x0, [x22]
  40ba40:	cbz	x0, 40bb84 <__fxstatat@plt+0xa034>
  40ba44:	ldr	x0, [x19, #72]
  40ba48:	cbz	x0, 40bbb4 <__fxstatat@plt+0xa064>
  40ba4c:	ldr	x1, [x0, #8]
  40ba50:	str	x1, [x19, #72]
  40ba54:	ldr	x2, [x22, #8]
  40ba58:	mov	x20, x21
  40ba5c:	ldr	x1, [x19, #32]
  40ba60:	stp	x21, x2, [x0]
  40ba64:	str	x0, [x22, #8]
  40ba68:	add	x0, x1, #0x1
  40ba6c:	str	x0, [x19, #32]
  40ba70:	mov	x0, x20
  40ba74:	ldp	x19, x20, [sp, #16]
  40ba78:	ldp	x21, x22, [sp, #32]
  40ba7c:	ldp	x29, x30, [sp], #64
  40ba80:	ret
  40ba84:	adrp	x2, 40d000 <__fxstatat@plt+0xb4b0>
  40ba88:	add	x2, x2, #0xf40
  40ba8c:	cmp	x1, x2
  40ba90:	b.eq	40bbc4 <__fxstatat@plt+0xa074>  // b.none
  40ba94:	mov	w0, #0xcccd                	// #52429
  40ba98:	movk	w0, #0x3dcc, lsl #16
  40ba9c:	fmov	s3, w0
  40baa0:	fcmpe	s2, s3
  40baa4:	b.le	40bb50 <__fxstatat@plt+0xa000>
  40baa8:	mov	w0, #0x6666                	// #26214
  40baac:	movk	w0, #0x3f66, lsl #16
  40bab0:	fmov	s4, w0
  40bab4:	fcmpe	s2, s4
  40bab8:	b.pl	40bb50 <__fxstatat@plt+0xa000>  // b.nfrst
  40babc:	mov	w0, #0xcccd                	// #52429
  40bac0:	ldr	s5, [x1, #12]
  40bac4:	movk	w0, #0x3f8c, lsl #16
  40bac8:	fmov	s4, w0
  40bacc:	fcmpe	s5, s4
  40bad0:	b.le	40bb50 <__fxstatat@plt+0xa000>
  40bad4:	ldr	s4, [x1]
  40bad8:	fcmpe	s4, #0.0
  40badc:	b.lt	40bb50 <__fxstatat@plt+0xa000>  // b.tstop
  40bae0:	fadd	s3, s4, s3
  40bae4:	ldr	s4, [x1, #4]
  40bae8:	fcmpe	s3, s4
  40baec:	b.pl	40bb50 <__fxstatat@plt+0xa000>  // b.nfrst
  40baf0:	fmov	s6, #1.000000000000000000e+00
  40baf4:	fcmpe	s4, s6
  40baf8:	b.hi	40bb50 <__fxstatat@plt+0xa000>  // b.pmore
  40bafc:	fcmpe	s2, s3
  40bb00:	b.le	40bb50 <__fxstatat@plt+0xa000>
  40bb04:	ldrb	w0, [x1, #16]
  40bb08:	fmul	s0, s0, s5
  40bb0c:	cbz	w0, 40bb7c <__fxstatat@plt+0xa02c>
  40bb10:	mov	w0, #0x5f800000            	// #1602224128
  40bb14:	fmov	s1, w0
  40bb18:	fcmpe	s0, s1
  40bb1c:	b.ge	40ba00 <__fxstatat@plt+0x9eb0>  // b.tcont
  40bb20:	fcvtzu	x1, s0
  40bb24:	mov	x0, x19
  40bb28:	bl	40b5d0 <__fxstatat@plt+0x9a80>
  40bb2c:	tst	w0, #0xff
  40bb30:	b.eq	40ba00 <__fxstatat@plt+0x9eb0>  // b.none
  40bb34:	add	x2, sp, #0x38
  40bb38:	mov	x1, x21
  40bb3c:	mov	x0, x19
  40bb40:	mov	w3, #0x0                   	// #0
  40bb44:	bl	40aa48 <__fxstatat@plt+0x8ef8>
  40bb48:	cbz	x0, 40ba38 <__fxstatat@plt+0x9ee8>
  40bb4c:	bl	401950 <abort@plt>
  40bb50:	mov	w0, #0xcccd                	// #52429
  40bb54:	str	x2, [x19, #40]
  40bb58:	movk	w0, #0x3f4c, lsl #16
  40bb5c:	fmov	s2, w0
  40bb60:	fmul	s3, s0, s2
  40bb64:	fcmpe	s1, s3
  40bb68:	b.le	40ba38 <__fxstatat@plt+0x9ee8>
  40bb6c:	mov	w0, #0xfdf4                	// #65012
  40bb70:	movk	w0, #0x3fb4, lsl #16
  40bb74:	fmov	s1, w0
  40bb78:	fmul	s0, s0, s1
  40bb7c:	fmul	s0, s0, s2
  40bb80:	b	40bb10 <__fxstatat@plt+0x9fc0>
  40bb84:	adrp	x0, 40d000 <__fxstatat@plt+0xb4b0>
  40bb88:	mov	x20, x21
  40bb8c:	ldur	q0, [x19, #24]
  40bb90:	str	x21, [x22]
  40bb94:	ldr	q1, [x0, #3888]
  40bb98:	mov	x0, x20
  40bb9c:	ldp	x21, x22, [sp, #32]
  40bba0:	add	v0.2d, v0.2d, v1.2d
  40bba4:	stur	q0, [x19, #24]
  40bba8:	ldp	x19, x20, [sp, #16]
  40bbac:	ldp	x29, x30, [sp], #64
  40bbb0:	ret
  40bbb4:	mov	x0, #0x10                  	// #16
  40bbb8:	bl	401850 <malloc@plt>
  40bbbc:	cbz	x0, 40ba00 <__fxstatat@plt+0x9eb0>
  40bbc0:	b	40ba54 <__fxstatat@plt+0x9f04>
  40bbc4:	mov	w0, #0xfdf4                	// #65012
  40bbc8:	movk	w0, #0x3fb4, lsl #16
  40bbcc:	fmov	s1, w0
  40bbd0:	mov	w0, #0xcccd                	// #52429
  40bbd4:	fmul	s0, s0, s1
  40bbd8:	movk	w0, #0x3f4c, lsl #16
  40bbdc:	fmov	s2, w0
  40bbe0:	fmul	s0, s0, s2
  40bbe4:	b	40bb10 <__fxstatat@plt+0x9fc0>
  40bbe8:	stp	x29, x30, [sp, #-64]!
  40bbec:	mov	w3, #0x1                   	// #1
  40bbf0:	mov	x29, sp
  40bbf4:	add	x2, sp, #0x38
  40bbf8:	stp	x19, x20, [sp, #16]
  40bbfc:	mov	x19, x0
  40bc00:	bl	40aa48 <__fxstatat@plt+0x8ef8>
  40bc04:	mov	x20, x0
  40bc08:	cbz	x0, 40bc24 <__fxstatat@plt+0xa0d4>
  40bc0c:	ldr	x1, [sp, #56]
  40bc10:	ldr	x0, [x19, #32]
  40bc14:	ldr	x1, [x1]
  40bc18:	sub	x0, x0, #0x1
  40bc1c:	str	x0, [x19, #32]
  40bc20:	cbz	x1, 40bc34 <__fxstatat@plt+0xa0e4>
  40bc24:	mov	x0, x20
  40bc28:	ldp	x19, x20, [sp, #16]
  40bc2c:	ldp	x29, x30, [sp], #64
  40bc30:	ret
  40bc34:	ldr	x0, [x19, #16]
  40bc38:	ldr	x1, [x19, #40]
  40bc3c:	ucvtf	s1, x0
  40bc40:	ldr	x0, [x19, #24]
  40bc44:	ldr	s2, [x1]
  40bc48:	sub	x0, x0, #0x1
  40bc4c:	str	x0, [x19, #24]
  40bc50:	fmul	s3, s2, s1
  40bc54:	ucvtf	s0, x0
  40bc58:	fcmpe	s0, s3
  40bc5c:	b.pl	40bc24 <__fxstatat@plt+0xa0d4>  // b.nfrst
  40bc60:	adrp	x0, 40d000 <__fxstatat@plt+0xb4b0>
  40bc64:	add	x0, x0, #0xf40
  40bc68:	cmp	x1, x0
  40bc6c:	b.eq	40bd48 <__fxstatat@plt+0xa1f8>  // b.none
  40bc70:	mov	w2, #0xcccd                	// #52429
  40bc74:	ldr	s3, [x1, #8]
  40bc78:	movk	w2, #0x3dcc, lsl #16
  40bc7c:	fmov	s4, w2
  40bc80:	fcmpe	s3, s4
  40bc84:	b.le	40bd34 <__fxstatat@plt+0xa1e4>
  40bc88:	mov	w2, #0x6666                	// #26214
  40bc8c:	movk	w2, #0x3f66, lsl #16
  40bc90:	fmov	s5, w2
  40bc94:	fcmpe	s3, s5
  40bc98:	b.pl	40bd34 <__fxstatat@plt+0xa1e4>  // b.nfrst
  40bc9c:	mov	w2, #0xcccd                	// #52429
  40bca0:	ldr	s6, [x1, #12]
  40bca4:	movk	w2, #0x3f8c, lsl #16
  40bca8:	fmov	s5, w2
  40bcac:	fcmpe	s6, s5
  40bcb0:	b.le	40bd34 <__fxstatat@plt+0xa1e4>
  40bcb4:	fcmpe	s2, #0.0
  40bcb8:	b.lt	40bd34 <__fxstatat@plt+0xa1e4>  // b.tstop
  40bcbc:	fadd	s2, s2, s4
  40bcc0:	ldr	s4, [x1, #4]
  40bcc4:	fcmpe	s2, s4
  40bcc8:	b.pl	40bd34 <__fxstatat@plt+0xa1e4>  // b.nfrst
  40bccc:	fmov	s5, #1.000000000000000000e+00
  40bcd0:	fcmpe	s4, s5
  40bcd4:	b.hi	40bd34 <__fxstatat@plt+0xa1e4>  // b.pmore
  40bcd8:	fcmpe	s3, s2
  40bcdc:	b.le	40bd34 <__fxstatat@plt+0xa1e4>
  40bce0:	ldrb	w0, [x1, #16]
  40bce4:	fmul	s1, s1, s4
  40bce8:	cbnz	w0, 40bcf4 <__fxstatat@plt+0xa1a4>
  40bcec:	nop
  40bcf0:	fmul	s1, s1, s3
  40bcf4:	fcvtzu	x1, s1
  40bcf8:	mov	x0, x19
  40bcfc:	bl	40b5d0 <__fxstatat@plt+0x9a80>
  40bd00:	tst	w0, #0xff
  40bd04:	b.ne	40bc24 <__fxstatat@plt+0xa0d4>  // b.any
  40bd08:	str	x21, [sp, #32]
  40bd0c:	ldr	x21, [x19, #72]
  40bd10:	cbz	x21, 40bd28 <__fxstatat@plt+0xa1d8>
  40bd14:	nop
  40bd18:	mov	x0, x21
  40bd1c:	ldr	x21, [x21, #8]
  40bd20:	bl	4019f0 <free@plt>
  40bd24:	cbnz	x21, 40bd18 <__fxstatat@plt+0xa1c8>
  40bd28:	ldr	x21, [sp, #32]
  40bd2c:	str	xzr, [x19, #72]
  40bd30:	b	40bc24 <__fxstatat@plt+0xa0d4>
  40bd34:	movi	v2.2s, #0x0
  40bd38:	str	x0, [x19, #40]
  40bd3c:	fmul	s2, s1, s2
  40bd40:	fcmpe	s0, s2
  40bd44:	b.pl	40bc24 <__fxstatat@plt+0xa0d4>  // b.nfrst
  40bd48:	mov	w0, #0xcccd                	// #52429
  40bd4c:	movk	w0, #0x3f4c, lsl #16
  40bd50:	fmov	s3, w0
  40bd54:	b	40bcf0 <__fxstatat@plt+0xa1a0>
  40bd58:	fmov	s0, w1
  40bd5c:	mov	w1, #0x1                   	// #1
  40bd60:	stur	xzr, [x0, #20]
  40bd64:	dup	v1.4s, v0.s[0]
  40bd68:	str	s0, [x0, #16]
  40bd6c:	strb	w1, [x0, #28]
  40bd70:	str	q1, [x0]
  40bd74:	ret
  40bd78:	ldrb	w0, [x0, #28]
  40bd7c:	ret
  40bd80:	ldrb	w4, [x0, #28]
  40bd84:	mov	x2, x0
  40bd88:	ldr	w3, [x0, #20]
  40bd8c:	eor	w4, w4, #0x1
  40bd90:	add	w3, w4, w3
  40bd94:	and	x5, x3, #0x3
  40bd98:	and	w3, w3, #0x3
  40bd9c:	ldr	w0, [x0, x5, lsl #2]
  40bda0:	str	w1, [x2, x5, lsl #2]
  40bda4:	str	w3, [x2, #20]
  40bda8:	ldr	w1, [x2, #24]
  40bdac:	cmp	w1, w3
  40bdb0:	b.ne	40bdc0 <__fxstatat@plt+0xa270>  // b.any
  40bdb4:	add	w4, w4, w1
  40bdb8:	and	w4, w4, #0x3
  40bdbc:	str	w4, [x2, #24]
  40bdc0:	strb	wzr, [x2, #28]
  40bdc4:	ret
  40bdc8:	mov	x1, x0
  40bdcc:	ldrb	w0, [x0, #28]
  40bdd0:	cbnz	w0, 40be0c <__fxstatat@plt+0xa2bc>
  40bdd4:	ldp	w4, w2, [x1, #16]
  40bdd8:	mov	w3, w2
  40bddc:	ldr	w0, [x1, x3, lsl #2]
  40bde0:	str	w4, [x1, x3, lsl #2]
  40bde4:	ldr	w3, [x1, #24]
  40bde8:	cmp	w2, w3
  40bdec:	b.eq	40be00 <__fxstatat@plt+0xa2b0>  // b.none
  40bdf0:	add	w2, w2, #0x3
  40bdf4:	and	w2, w2, #0x3
  40bdf8:	str	w2, [x1, #20]
  40bdfc:	ret
  40be00:	mov	w2, #0x1                   	// #1
  40be04:	strb	w2, [x1, #28]
  40be08:	ret
  40be0c:	stp	x29, x30, [sp, #-16]!
  40be10:	mov	x29, sp
  40be14:	bl	401950 <abort@plt>
  40be18:	stp	x29, x30, [sp, #-16]!
  40be1c:	mov	w0, #0xe                   	// #14
  40be20:	mov	x29, sp
  40be24:	bl	401840 <nl_langinfo@plt>
  40be28:	cbz	x0, 40be48 <__fxstatat@plt+0xa2f8>
  40be2c:	ldrb	w2, [x0]
  40be30:	adrp	x1, 40d000 <__fxstatat@plt+0xb4b0>
  40be34:	add	x1, x1, #0xf58
  40be38:	cmp	w2, #0x0
  40be3c:	csel	x0, x1, x0, eq  // eq = none
  40be40:	ldp	x29, x30, [sp], #16
  40be44:	ret
  40be48:	ldp	x29, x30, [sp], #16
  40be4c:	adrp	x0, 40d000 <__fxstatat@plt+0xb4b0>
  40be50:	add	x0, x0, #0xf58
  40be54:	ret
  40be58:	stp	x29, x30, [sp, #-64]!
  40be5c:	mov	x29, sp
  40be60:	str	x3, [sp, #56]
  40be64:	mov	w3, #0x0                   	// #0
  40be68:	tbnz	w2, #6, 40be7c <__fxstatat@plt+0xa32c>
  40be6c:	bl	401af0 <openat@plt>
  40be70:	bl	40bf18 <__fxstatat@plt+0xa3c8>
  40be74:	ldp	x29, x30, [sp], #64
  40be78:	ret
  40be7c:	mov	w3, #0xfffffff8            	// #-8
  40be80:	stp	w3, wzr, [sp, #40]
  40be84:	ldr	w3, [sp, #56]
  40be88:	add	x4, sp, #0x30
  40be8c:	add	x5, sp, #0x40
  40be90:	stp	x5, x5, [sp, #16]
  40be94:	str	x4, [sp, #32]
  40be98:	bl	401af0 <openat@plt>
  40be9c:	bl	40bf18 <__fxstatat@plt+0xa3c8>
  40bea0:	ldp	x29, x30, [sp], #64
  40bea4:	ret
  40bea8:	stp	x29, x30, [sp, #-48]!
  40beac:	mov	x29, sp
  40beb0:	str	x21, [sp, #32]
  40beb4:	mov	x21, x3
  40beb8:	mov	w3, #0x4900                	// #18688
  40bebc:	stp	x19, x20, [sp, #16]
  40bec0:	movk	w3, #0x8, lsl #16
  40bec4:	mov	x20, #0x0                   	// #0
  40bec8:	orr	w2, w2, w3
  40becc:	bl	40be58 <__fxstatat@plt+0xa308>
  40bed0:	tbnz	w0, #31, 40bee8 <__fxstatat@plt+0xa398>
  40bed4:	mov	w19, w0
  40bed8:	bl	401940 <fdopendir@plt>
  40bedc:	mov	x20, x0
  40bee0:	cbz	x0, 40befc <__fxstatat@plt+0xa3ac>
  40bee4:	str	w19, [x21]
  40bee8:	mov	x0, x20
  40beec:	ldp	x19, x20, [sp, #16]
  40bef0:	ldr	x21, [sp, #32]
  40bef4:	ldp	x29, x30, [sp], #48
  40bef8:	ret
  40befc:	bl	401b10 <__errno_location@plt>
  40bf00:	mov	x21, x0
  40bf04:	mov	w0, w19
  40bf08:	ldr	w19, [x21]
  40bf0c:	bl	401910 <close@plt>
  40bf10:	b	40bee4 <__fxstatat@plt+0xa394>
  40bf14:	nop
  40bf18:	stp	x29, x30, [sp, #-48]!
  40bf1c:	cmp	w0, #0x2
  40bf20:	mov	x29, sp
  40bf24:	stp	x19, x20, [sp, #16]
  40bf28:	mov	w19, w0
  40bf2c:	b.ls	40bf40 <__fxstatat@plt+0xa3f0>  // b.plast
  40bf30:	mov	w0, w19
  40bf34:	ldp	x19, x20, [sp, #16]
  40bf38:	ldp	x29, x30, [sp], #48
  40bf3c:	ret
  40bf40:	str	x21, [sp, #32]
  40bf44:	bl	40c268 <__fxstatat@plt+0xa718>
  40bf48:	mov	w21, w0
  40bf4c:	bl	401b10 <__errno_location@plt>
  40bf50:	mov	x20, x0
  40bf54:	mov	w0, w19
  40bf58:	mov	w19, w21
  40bf5c:	ldr	w21, [x20]
  40bf60:	bl	401910 <close@plt>
  40bf64:	str	w21, [x20]
  40bf68:	mov	w0, w19
  40bf6c:	ldp	x19, x20, [sp, #16]
  40bf70:	ldr	x21, [sp, #32]
  40bf74:	ldp	x29, x30, [sp], #48
  40bf78:	ret
  40bf7c:	nop
  40bf80:	stp	x29, x30, [sp, #-32]!
  40bf84:	mov	x29, sp
  40bf88:	stp	x19, x20, [sp, #16]
  40bf8c:	mov	x19, x0
  40bf90:	bl	401820 <fileno@plt>
  40bf94:	tbnz	w0, #31, 40bff0 <__fxstatat@plt+0xa4a0>
  40bf98:	mov	x0, x19
  40bf9c:	bl	401ac0 <__freading@plt>
  40bfa0:	cbnz	w0, 40bfd4 <__fxstatat@plt+0xa484>
  40bfa4:	mov	x0, x19
  40bfa8:	bl	4080a0 <__fxstatat@plt+0x6550>
  40bfac:	cbz	w0, 40bff0 <__fxstatat@plt+0xa4a0>
  40bfb0:	bl	401b10 <__errno_location@plt>
  40bfb4:	mov	x20, x0
  40bfb8:	mov	x0, x19
  40bfbc:	ldr	w19, [x20]
  40bfc0:	bl	401830 <fclose@plt>
  40bfc4:	cbnz	w19, 40c000 <__fxstatat@plt+0xa4b0>
  40bfc8:	ldp	x19, x20, [sp, #16]
  40bfcc:	ldp	x29, x30, [sp], #32
  40bfd0:	ret
  40bfd4:	mov	x0, x19
  40bfd8:	bl	401820 <fileno@plt>
  40bfdc:	mov	w2, #0x1                   	// #1
  40bfe0:	mov	x1, #0x0                   	// #0
  40bfe4:	bl	401800 <lseek@plt>
  40bfe8:	cmn	x0, #0x1
  40bfec:	b.ne	40bfa4 <__fxstatat@plt+0xa454>  // b.any
  40bff0:	mov	x0, x19
  40bff4:	ldp	x19, x20, [sp, #16]
  40bff8:	ldp	x29, x30, [sp], #32
  40bffc:	b	401830 <fclose@plt>
  40c000:	mov	w0, #0xffffffff            	// #-1
  40c004:	str	w19, [x20]
  40c008:	b	40bfc8 <__fxstatat@plt+0xa478>
  40c00c:	nop
  40c010:	stp	x29, x30, [sp, #-112]!
  40c014:	mov	w6, #0xffffffe0            	// #-32
  40c018:	mov	x29, sp
  40c01c:	add	x7, sp, #0x50
  40c020:	stp	x19, x20, [sp, #16]
  40c024:	str	x7, [sp, #64]
  40c028:	stp	w6, wzr, [sp, #72]
  40c02c:	stp	x2, x3, [sp, #80]
  40c030:	add	x2, sp, #0x70
  40c034:	stp	x2, x2, [sp, #48]
  40c038:	stp	x4, x5, [sp, #96]
  40c03c:	cbz	w1, 40c0fc <__fxstatat@plt+0xa5ac>
  40c040:	mov	w20, w0
  40c044:	mov	w3, w1
  40c048:	cmp	w1, #0x406
  40c04c:	b.eq	40c118 <__fxstatat@plt+0xa5c8>  // b.none
  40c050:	cmp	w1, #0xb
  40c054:	b.gt	40c0a0 <__fxstatat@plt+0xa550>
  40c058:	cmp	w1, #0x0
  40c05c:	b.le	40c0cc <__fxstatat@plt+0xa57c>
  40c060:	mov	x1, #0x1                   	// #1
  40c064:	mov	x2, #0x514                 	// #1300
  40c068:	lsl	x1, x1, x3
  40c06c:	tst	x1, x2
  40c070:	b.ne	40c194 <__fxstatat@plt+0xa644>  // b.any
  40c074:	mov	x2, #0xa0a                 	// #2570
  40c078:	tst	x1, x2
  40c07c:	b.eq	40c0cc <__fxstatat@plt+0xa57c>  // b.none
  40c080:	mov	w1, w3
  40c084:	mov	w0, w20
  40c088:	bl	401a30 <fcntl@plt>
  40c08c:	mov	w19, w0
  40c090:	mov	w0, w19
  40c094:	ldp	x19, x20, [sp, #16]
  40c098:	ldp	x29, x30, [sp], #112
  40c09c:	ret
  40c0a0:	sub	w0, w1, #0x400
  40c0a4:	cmp	w0, #0xa
  40c0a8:	b.hi	40c0cc <__fxstatat@plt+0xa57c>  // b.pmore
  40c0ac:	mov	x1, #0x1                   	// #1
  40c0b0:	mov	x2, #0x2c5                 	// #709
  40c0b4:	lsl	x1, x1, x0
  40c0b8:	tst	x1, x2
  40c0bc:	b.ne	40c194 <__fxstatat@plt+0xa644>  // b.any
  40c0c0:	mov	x2, #0x502                 	// #1282
  40c0c4:	tst	x1, x2
  40c0c8:	b.ne	40c080 <__fxstatat@plt+0xa530>  // b.any
  40c0cc:	ldr	w0, [sp, #72]
  40c0d0:	ldr	x1, [sp, #48]
  40c0d4:	tbnz	w0, #31, 40c240 <__fxstatat@plt+0xa6f0>
  40c0d8:	ldr	x2, [x1]
  40c0dc:	mov	w0, w20
  40c0e0:	mov	w1, w3
  40c0e4:	bl	401a30 <fcntl@plt>
  40c0e8:	mov	w19, w0
  40c0ec:	mov	w0, w19
  40c0f0:	ldp	x19, x20, [sp, #16]
  40c0f4:	ldp	x29, x30, [sp], #112
  40c0f8:	ret
  40c0fc:	ldr	w2, [sp, #80]
  40c100:	bl	401a30 <fcntl@plt>
  40c104:	mov	w19, w0
  40c108:	mov	w0, w19
  40c10c:	ldp	x19, x20, [sp, #16]
  40c110:	ldp	x29, x30, [sp], #112
  40c114:	ret
  40c118:	stp	x21, x22, [sp, #32]
  40c11c:	adrp	x21, 421000 <__fxstatat@plt+0x1f4b0>
  40c120:	mov	w2, #0xffffffe8            	// #-24
  40c124:	str	w2, [sp, #72]
  40c128:	ldr	w2, [x21, #1100]
  40c12c:	ldr	w22, [sp, #80]
  40c130:	tbnz	w2, #31, 40c160 <__fxstatat@plt+0xa610>
  40c134:	mov	w2, w22
  40c138:	bl	401a30 <fcntl@plt>
  40c13c:	mov	w19, w0
  40c140:	tbnz	w0, #31, 40c1c4 <__fxstatat@plt+0xa674>
  40c144:	mov	w0, #0x1                   	// #1
  40c148:	str	w0, [x21, #1100]
  40c14c:	mov	w0, w19
  40c150:	ldp	x19, x20, [sp, #16]
  40c154:	ldp	x21, x22, [sp, #32]
  40c158:	ldp	x29, x30, [sp], #112
  40c15c:	ret
  40c160:	mov	w2, w22
  40c164:	mov	w1, #0x0                   	// #0
  40c168:	bl	401a30 <fcntl@plt>
  40c16c:	mov	w19, w0
  40c170:	tbnz	w0, #31, 40c180 <__fxstatat@plt+0xa630>
  40c174:	ldr	w0, [x21, #1100]
  40c178:	cmn	w0, #0x1
  40c17c:	b.eq	40c1f4 <__fxstatat@plt+0xa6a4>  // b.none
  40c180:	mov	w0, w19
  40c184:	ldp	x19, x20, [sp, #16]
  40c188:	ldp	x21, x22, [sp, #32]
  40c18c:	ldp	x29, x30, [sp], #112
  40c190:	ret
  40c194:	ldr	w0, [sp, #72]
  40c198:	ldr	x1, [sp, #48]
  40c19c:	tbnz	w0, #31, 40c254 <__fxstatat@plt+0xa704>
  40c1a0:	ldr	w2, [x1]
  40c1a4:	mov	w0, w20
  40c1a8:	mov	w1, w3
  40c1ac:	bl	401a30 <fcntl@plt>
  40c1b0:	mov	w19, w0
  40c1b4:	mov	w0, w19
  40c1b8:	ldp	x19, x20, [sp, #16]
  40c1bc:	ldp	x29, x30, [sp], #112
  40c1c0:	ret
  40c1c4:	bl	401b10 <__errno_location@plt>
  40c1c8:	ldr	w0, [x0]
  40c1cc:	cmp	w0, #0x16
  40c1d0:	b.ne	40c144 <__fxstatat@plt+0xa5f4>  // b.any
  40c1d4:	mov	w2, w22
  40c1d8:	mov	w0, w20
  40c1dc:	mov	w1, #0x0                   	// #0
  40c1e0:	bl	401a30 <fcntl@plt>
  40c1e4:	mov	w19, w0
  40c1e8:	tbnz	w0, #31, 40c180 <__fxstatat@plt+0xa630>
  40c1ec:	mov	w0, #0xffffffff            	// #-1
  40c1f0:	str	w0, [x21, #1100]
  40c1f4:	mov	w0, w19
  40c1f8:	mov	w1, #0x1                   	// #1
  40c1fc:	bl	401a30 <fcntl@plt>
  40c200:	tbnz	w0, #31, 40c21c <__fxstatat@plt+0xa6cc>
  40c204:	orr	w2, w0, #0x1
  40c208:	mov	w1, #0x2                   	// #2
  40c20c:	mov	w0, w19
  40c210:	bl	401a30 <fcntl@plt>
  40c214:	cmn	w0, #0x1
  40c218:	b.ne	40c180 <__fxstatat@plt+0xa630>  // b.any
  40c21c:	bl	401b10 <__errno_location@plt>
  40c220:	mov	x20, x0
  40c224:	mov	w0, w19
  40c228:	mov	w19, #0xffffffff            	// #-1
  40c22c:	ldr	w21, [x20]
  40c230:	bl	401910 <close@plt>
  40c234:	str	w21, [x20]
  40c238:	ldp	x21, x22, [sp, #32]
  40c23c:	b	40c090 <__fxstatat@plt+0xa540>
  40c240:	cmn	w0, #0x7
  40c244:	b.ge	40c0d8 <__fxstatat@plt+0xa588>  // b.tcont
  40c248:	ldr	x1, [sp, #56]
  40c24c:	add	x1, x1, w0, sxtw
  40c250:	b	40c0d8 <__fxstatat@plt+0xa588>
  40c254:	cmn	w0, #0x7
  40c258:	b.ge	40c1a0 <__fxstatat@plt+0xa650>  // b.tcont
  40c25c:	ldr	x1, [sp, #56]
  40c260:	add	x1, x1, w0, sxtw
  40c264:	b	40c1a0 <__fxstatat@plt+0xa650>
  40c268:	mov	w2, #0x3                   	// #3
  40c26c:	mov	w1, #0x0                   	// #0
  40c270:	b	40c010 <__fxstatat@plt+0xa4c0>
  40c274:	nop
  40c278:	stp	x29, x30, [sp, #-64]!
  40c27c:	mov	x29, sp
  40c280:	stp	x19, x20, [sp, #16]
  40c284:	adrp	x20, 420000 <__fxstatat@plt+0x1e4b0>
  40c288:	add	x20, x20, #0xdf0
  40c28c:	stp	x21, x22, [sp, #32]
  40c290:	adrp	x21, 420000 <__fxstatat@plt+0x1e4b0>
  40c294:	add	x21, x21, #0xde8
  40c298:	sub	x20, x20, x21
  40c29c:	mov	w22, w0
  40c2a0:	stp	x23, x24, [sp, #48]
  40c2a4:	mov	x23, x1
  40c2a8:	mov	x24, x2
  40c2ac:	bl	4016f0 <mbrtowc@plt-0x40>
  40c2b0:	cmp	xzr, x20, asr #3
  40c2b4:	b.eq	40c2e0 <__fxstatat@plt+0xa790>  // b.none
  40c2b8:	asr	x20, x20, #3
  40c2bc:	mov	x19, #0x0                   	// #0
  40c2c0:	ldr	x3, [x21, x19, lsl #3]
  40c2c4:	mov	x2, x24
  40c2c8:	add	x19, x19, #0x1
  40c2cc:	mov	x1, x23
  40c2d0:	mov	w0, w22
  40c2d4:	blr	x3
  40c2d8:	cmp	x20, x19
  40c2dc:	b.ne	40c2c0 <__fxstatat@plt+0xa770>  // b.any
  40c2e0:	ldp	x19, x20, [sp, #16]
  40c2e4:	ldp	x21, x22, [sp, #32]
  40c2e8:	ldp	x23, x24, [sp, #48]
  40c2ec:	ldp	x29, x30, [sp], #64
  40c2f0:	ret
  40c2f4:	nop
  40c2f8:	ret
  40c2fc:	nop
  40c300:	adrp	x2, 421000 <__fxstatat@plt+0x1f4b0>
  40c304:	mov	x1, #0x0                   	// #0
  40c308:	ldr	x2, [x2, #544]
  40c30c:	b	4017d0 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040c310 <.fini>:
  40c310:	stp	x29, x30, [sp, #-16]!
  40c314:	mov	x29, sp
  40c318:	ldp	x29, x30, [sp], #16
  40c31c:	ret
