{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1538974096042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1538974096042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 07 23:48:15 2018 " "Processing started: Sun Oct 07 23:48:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1538974096042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1538974096042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off contadorASC -c contadorASC " "Command: quartus_map --read_settings_files=on --write_settings_files=off contadorASC -c contadorASC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1538974096043 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1538974096469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bdc7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bdc7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bdc7seg-arcbdc7seg " "Found design unit 1: bdc7seg-arcbdc7seg" {  } { { "bdc7seg.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/contaASC/bdc7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538974096995 ""} { "Info" "ISGN_ENTITY_NAME" "1 bdc7seg " "Found entity 1: bdc7seg" {  } { { "bdc7seg.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/contaASC/bdc7seg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538974096995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538974096995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorasc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorasc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contadorASC-arqcontadorASC " "Found design unit 1: contadorASC-arqcontadorASC" {  } { { "contadorASC.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/contaASC/contadorASC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538974096999 ""} { "Info" "ISGN_ENTITY_NAME" "1 contadorASC " "Found entity 1: contadorASC" {  } { { "contadorASC.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/contaASC/contadorASC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538974096999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538974096999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relojlento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relojlento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojlento-arqrelojlento " "Found design unit 1: relojlento-arqrelojlento" {  } { { "relojlento.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/contaASC/relojlento.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538974097002 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojlento " "Found entity 1: relojlento" {  } { { "relojlento.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/contaASC/relojlento.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538974097002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538974097002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cuenta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cuenta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cuenta-arqcuenta " "Found design unit 1: cuenta-arqcuenta" {  } { { "cuenta.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/contaASC/cuenta.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538974097004 ""} { "Info" "ISGN_ENTITY_NAME" "1 cuenta " "Found entity 1: cuenta" {  } { { "cuenta.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/contaASC/cuenta.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538974097004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538974097004 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "contadorASC " "Elaborating entity \"contadorASC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1538974097040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "relojlento relojlento:u1 A:arqrelojlento " "Elaborating entity \"relojlento\" using architecture \"A:arqrelojlento\" for hierarchy \"relojlento:u1\"" {  } { { "contadorASC.vhd" "u1" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/contaASC/contadorASC.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538974097043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "cuenta cuenta:u2 A:arqcuenta " "Elaborating entity \"cuenta\" using architecture \"A:arqcuenta\" for hierarchy \"cuenta:u2\"" {  } { { "contadorASC.vhd" "u2" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/contaASC/contadorASC.vhd" 23 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538974097045 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cuenta cuenta.vhd(30) " "VHDL Process Statement warning at cuenta.vhd(30): signal \"cuenta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cuenta.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/contaASC/cuenta.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1538974097046 "|contadorASC|cuenta:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bdc7seg bdc7seg:u3 A:arcbdc7seg " "Elaborating entity \"bdc7seg\" using architecture \"A:arcbdc7seg\" for hierarchy \"bdc7seg:u3\"" {  } { { "contadorASC.vhd" "u3" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/contaASC/contadorASC.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538974097066 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[5\] GND " "Pin \"salida\[5\]\" is stuck at GND" {  } { { "contadorASC.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/contaASC/contadorASC.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538974097442 "|contadorASC|salida[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1538974097442 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1538974097635 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538974097635 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1538974097690 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1538974097690 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1538974097690 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1538974097690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1538974097764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 07 23:48:17 2018 " "Processing ended: Sun Oct 07 23:48:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1538974097764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1538974097764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1538974097764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1538974097764 ""}
