INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'sender_fifo_mem' already exists in the project.
   Output products for this core may be overwritten.
Resolving generics for 'sender_fifo_mem'...
WARNING:sim - A core named 'sender_fifo_mem' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'sender_fifo_mem'...
Delivering associated files for 'sender_fifo_mem'...
Delivering EJava files for 'sender_fifo_mem'...
Generating implementation netlist for 'sender_fifo_mem'...
INFO:sim - Pre-processing HDL files for 'sender_fifo_mem'...
Running synthesis for 'sender_fifo_mem'
Running ngcbuild...
Writing VHO instantiation template for 'sender_fifo_mem'...
Writing VHDL behavioral simulation model for 'sender_fifo_mem'...
WARNING:sim - Overwriting existing file
   /home/sseki/ise/Cartelet/v1/ipcore_dir/tmp/_cg/sender_fifo_mem/doc/dist_mem_g
   en_v7_2_vinfo.html with file from view xilinx_documentation
Delivered 2 files into directory
/home/sseki/ise/Cartelet/v1/ipcore_dir/tmp/_cg/sender_fifo_mem
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'sender_fifo_mem'...
Generating metadata file...
Regenerating ISE project file for 'sender_fifo_mem'...
Generating ISE project...
XCO file found: sender_fifo_mem.xco
XMDF file found: sender_fifo_mem_xmdf.tcl
Adding /home/sseki/ise/Cartelet/v1/ipcore_dir/tmp/_cg/sender_fifo_mem.asy -view
all -origin_type imported
Adding /home/sseki/ise/Cartelet/v1/ipcore_dir/tmp/_cg/sender_fifo_mem.ngc -view
all -origin_type created
WARNING: ja is not supported as a language.  Using usenglish.
Checking file
"/home/sseki/ise/Cartelet/v1/ipcore_dir/tmp/_cg/sender_fifo_mem.ngc" for project
device match ...
File "/home/sseki/ise/Cartelet/v1/ipcore_dir/tmp/_cg/sender_fifo_mem.ngc" device
information matches project device.
Adding /home/sseki/ise/Cartelet/v1/ipcore_dir/tmp/_cg/sender_fifo_mem.sym -view
all -origin_type imported
Adding /home/sseki/ise/Cartelet/v1/ipcore_dir/tmp/_cg/sender_fifo_mem.vhd -view
all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/sseki/ise/Cartelet/v1/ipcore_dir/tmp/_cg/sender_fifo_mem.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/sseki/ise/Cartelet/v1/ipcore_dir/tmp/_cg/sender_fifo_mem.vho -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/sender_fifo_mem"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'sender_fifo_mem'.
