You are a Triton kernel optimization specialist. Generate the FASTEST possible kernel.

# Target GPU: 4090

[OPTIMIZATION STAGE]

## Current Optimization Stage

Focus: Memory pattern and parameter tuning for fused operations.

Key Principle:
- Fusion benefit = eliminated INTERMEDIATE stores
- Multiple input loads are OK; intermediate stores are NOT

Memory Rules:
- ✅ Multiple tl.load() for different inputs (x, weight, bias) - OK
- ❌ tl.store() for intermediate results - NEVER (this is what fusion eliminates)
- ✅ Single tl.store() for final output - required

Verification:
- Count tl.store() calls: should equal number of OUTPUT tensors (usually 1)
- Intermediate values: must stay in registers between ops
- If you see store-then-load pattern for same data → BUG, refactor

Parameters to tune:
- num_warps ∈ {4, 8}
- num_stages ∈ {2, 3}

Conditional Tuning Rules:

IF register pressure LOW (regs < 96, no spill):
  - Try num_warps=8 for compute-bound fusion
  - num_stages=3 may help hide latency

IF register pressure HIGH (regs > 128 or occupancy_limit_registers):
  - Use num_warps=4 (fewer warps = more registers per warp)
  - Keep num_stages=2 (higher stages need more registers)

IF multi-input fusion (3+ distinct loads):
  - num_stages=2 preferred (each stage buffers all inputs)
  - num_warps=4 often better than 8

Autotune:
- Max 3-4 configs combining num_stages and num_warps
- Always include conservative baseline (num_warps=4, num_stages=2)
- Revert if gain < 2%



[CURRENT CODE]
```python
# <optimized Triton code>
import math
import torch
import torch.nn as nn
import triton
import triton.language as tl


@triton.autotune(
    configs=[
        # Larger but still conservative tile, good default
        triton.Config(
            {'BLOCK_M': 64, 'BLOCK_N': 64, 'BLOCK_K': 32, 'GROUP_M': 8},
            num_warps=4,
            num_stages=3,
        ),
        # Rectangular tiles for tall/skinny or wide matrices
        triton.Config(
            {'BLOCK_M': 64, 'BLOCK_N': 32, 'BLOCK_K': 32, 'GROUP_M': 8},
            num_warps=4,
            num_stages=3,
        ),
        triton.Config(
            {'BLOCK_M': 32, 'BLOCK_N': 64, 'BLOCK_K': 32, 'GROUP_M': 8},
            num_warps=4,
            num_stages=3,
        ),
    ],
    key=['M', 'N', 'K'],
)
@triton.jit
def linear_bias_kernel(
    a_ptr, b_ptr, bias_ptr, c_ptr,
    M, N, K,
    stride_am, stride_ak,
    stride_bk, stride_bn,
    stride_cm, stride_cn,
    APPLY_RELU: tl.constexpr,
    BLOCK_M: tl.constexpr,
    BLOCK_N: tl.constexpr,
    BLOCK_K: tl.constexpr,
    GROUP_M: tl.constexpr,
):
    """
    Fused GEMM + bias (+ optional ReLU).

    A: [M, K] row-major
    B: [K, N] row-major
    bias: [N]
    C: [M, N] row-major
    """

    # -------------------------------
    # Program id with M-group swizzling for L2 locality
    # -------------------------------
    pid = tl.program_id(0)

    num_pid_m = (M + BLOCK_M - 1) // BLOCK_M
    num_pid_n = (N + BLOCK_N - 1) // BLOCK_N
    num_pid_in_group = GROUP_M * num_pid_n

    group_id = pid // num_pid_in_group
    first_pid_m = group_id * GROUP_M
    group_size_m = tl.minimum(num_pid_m - first_pid_m, GROUP_M)
    pid_m = first_pid_m + (pid % group_size_m)
    pid_n = (pid % num_pid_in_group) // group_size_m

    # -------------------------------
    # Offsets and masks
    # -------------------------------
    offs_m = pid_m * BLOCK_M + tl.arange(0, BLOCK_M)
    offs_n = pid_n * BLOCK_N + tl.arange(0, BLOCK_N)
    offs_k = tl.arange(0, BLOCK_K)

    m_mask = offs_m < M
    n_mask = offs_n < N
    out_mask = m_mask[:, None] & n_mask[None, :]

    tl.multiple_of(offs_m, BLOCK_M)
    tl.multiple_of(offs_n, BLOCK_N)
    tl.multiple_of(offs_k, BLOCK_K)

    # Base pointers for this CTA's tile
    a_ptrs = a_ptr + offs_m[:, None] * stride_am + offs_k[None, :] * stride_ak  # [BM, BK]
    b_ptrs = b_ptr + offs_k[:, None] * stride_bk + offs_n[None, :] * stride_bn  # [BK, BN]

    # Accumulator in FP32
    acc = tl.zeros((BLOCK_M, BLOCK_N), dtype=tl.float32)

    # -------------------------------
    # K loop
    # -------------------------------
    k_iter = 0
    while k_iter < K:
        k_offs = k_iter + offs_k
        k_mask = k_offs < K

        a_mask = m_mask[:, None] & k_mask[None, :]
        b_mask = k_mask[:, None] & n_mask[None, :]

        a = tl.load(a_ptrs, mask=a_mask, other=0.0)
        b = tl.load(b_ptrs, mask=b_mask, other=0.0)

        acc += tl.dot(a, b, allow_tf32=True)

        a_ptrs += BLOCK_K * stride_ak
        b_ptrs += BLOCK_K * stride_bk
        k_iter += BLOCK_K

    # -------------------------------
    # Fused epilogue: bias + optional ReLU
    # -------------------------------
    bias = tl.load(bias_ptr + offs_n, mask=n_mask, other=0.0)  # [BN]
    acc += bias[None, :]

    if APPLY_RELU:
        # Keep ReLU result (expensive ops would be kept; ReLU is cheap but we need it for store)
        acc = tl.maximum(acc, 0.0)

    # -------------------------------
    # Store
    # -------------------------------
    c_ptrs = c_ptr + offs_m[:, None] * stride_cm + offs_n[None, :] * stride_cn
    tl.store(c_ptrs, acc, mask=out_mask)


def _linear_bias_grid(meta):
    # 1D launch grid with M-group swizzling inside the kernel
    M, N, K = meta['M'], meta['N'], meta['K']
    BM, BN = meta['BLOCK_M'], meta['BLOCK_N']
    grid_m = triton.cdiv(M, BM)
    grid_n = triton.cdiv(N, BN)
    # ensure >0
    return (max(1, grid_m * grid_n),)


def fused_linear_bias_relu(x: torch.Tensor, weight: torch.Tensor, bias: torch.Tensor) -> torch.Tensor:
    """
    Fused Linear + Bias + ReLU using Triton.
    x:      [M, K]
    weight: [K, N]  (stored as [in_features, out_features])
    bias:   [N]
    returns: [M, N] with bias + ReLU applied
    """
    assert x.is_cuda and weight.is_cuda and bias.is_cuda, "Inputs must be on CUDA device"

    # Work in FP32 (TF32 tensor cores enabled inside kernel via allow_tf32)
    if x.dtype != torch.float32:
        x = x.float()
    if weight.dtype != torch.float32:
        weight = weight.float()
    if bias.dtype != torch.float32:
        bias = bias.float()

    x = x.contiguous()
    weight = weight.contiguous()
    bias = bias.contiguous()

    M, K = x.shape
    K_w, N = weight.shape
    assert K_w == K, f"Incompatible shapes: x [{M}, {K}], weight [{K_w}, {N}]"

    out = torch.empty((M, N), device=x.device, dtype=torch.float32)

    linear_bias_kernel[_linear_bias_grid](
        x, weight, bias, out,
        M, N, K,
        x.stride(0), x.stride(1),
        weight.stride(0), weight.stride(1),
        out.stride(0), out.stride(1),
        APPLY_RELU=True,
    )
    return out


def fused_linear_bias(x: torch.Tensor, weight: torch.Tensor, bias: torch.Tensor) -> torch.Tensor:
    """
    Fused Linear + Bias using Triton.
    x:      [M, K]
    weight: [K, N]  (stored as [in_features, out_features])
    bias:   [N]
    returns: [M, N] with bias applied
    """
    assert x.is_cuda and weight.is_cuda and bias.is_cuda, "Inputs must be on CUDA device"

    if x.dtype != torch.float32:
        x = x.float()
    if weight.dtype != torch.float32:
        weight = weight.float()
    if bias.dtype != torch.float32:
        bias = bias.float()

    x = x.contiguous()
    weight = weight.contiguous()
    bias = bias.contiguous()

    M, K = x.shape
    K_w, N = weight.shape
    assert K_w == K, f"Incompatible shapes: x [{M}, {K}], weight [{K_w}, {N}]"

    out = torch.empty((M, N), device=x.device, dtype=torch.float32)

    linear_bias_kernel[_linear_bias_grid](
        x, weight, bias, out,
        M, N, K,
        x.stride(0), x.stride(1),
        weight.stride(0), weight.stride(1),
        out.stride(0), out.stride(1),
        APPLY_RELU=False,
    )
    return out


class ModelNew(nn.Module):
    def __init__(self, input_size, hidden_layer_sizes, output_size):
        """
        Triton-accelerated MLP.
        Uses fused Linear+Bias+ReLU kernels for hidden layers
        and fused Linear+Bias for the output layer.

        We store weights in [in_features, out_features] layout
        to match Triton matmul directly (no transpose in forward).
        """
        super(ModelNew, self).__init__()

        layer_sizes = [input_size] + list(hidden_layer_sizes) + [output_size]
        self.num_layers = len(layer_sizes) - 1
        self.num_hidden = len(hidden_layer_sizes)

        self.weights = nn.ParameterList()
        self.biases = nn.ParameterList()

        # Initialize like nn.Linear (Kaiming uniform), but store [in, out]
        for in_features, out_features in zip(layer_sizes[:-1], layer_sizes[1:]):
            # temp tensor in [out, in] for nn.init
            w_oi = torch.empty(out_features, in_features)
            nn.init.kaiming_uniform_(w_oi, a=math.sqrt(5))
            # store as [in, out] for Triton
            w = nn.Parameter(w_oi.t().contiguous())

            fan_in = in_features
            bound = 1 / math.sqrt(fan_in)
            b = nn.Parameter(torch.empty(out_features))
            nn.init.uniform_(b, -bound, bound)

            self.weights.append(w)
            self.biases.append(b)

    def forward(self, x: torch.Tensor) -> torch.Tensor:
        """
        x: [batch_size, input_size]
        returns: [batch_size, output_size]
        """
        assert x.is_cuda, "Input must be on CUDA device"
        if x.dtype != torch.float32:
            x = x.float()

        for i in range(self.num_layers):
            w = self.weights[i]   # [in_features, out_features]
            b = self.biases[i]    # [out_features]
            if i < self.num_hidden:
                x = fused_linear_bias_relu(x, w, b)
            else:
                x = fused_linear_bias(x, w, b)
        return x
```

[NCU PROFILING METRICS]
No NCU metrics available

**Task**: Analyze the NCU metrics and current code, then generate optimized code that maximizes performance.

## CRITICAL — Code MUST compile and run:
1. EVERY kernel function MUST have `@triton.jit` decorator
2. Grid size MUST be > 0: use `triton.cdiv(N, BLOCK)` or `max(1, N // BLOCK)`
3. BLOCK sizes MUST be power-of-2: 16, 32, 64, 128, 256
4. `tl.program_id(axis)` only supports axis = 0, 1, 2
5. No `continue`, `break`, `return` inside loops — use masking
6. No tensor indexing with loop vars: `x[:, i]` is INVALID
7. mask shape MUST match data shape in tl.load/tl.store

## Missing Triton Functions (implement manually):
- tl.tanh, tl.sigmoid, tl.gelu, tl.silu, tl.softmax, tl.mish

## OUTPUT FORMAT (STRICT):
1. Imports: torch, torch.nn, triton, triton.language as tl
2. @triton.jit decorated kernel function(s)
3. Wrapper function(s) for grid calculation and kernel launch
4. class ModelNew(nn.Module) that calls your kernels

Do NOT include: testing code, if __name__, get_inputs, get_init_inputs

```python
# <optimized Triton code>
```
