$date
  Sat Nov  8 21:03:46 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mux41_tb $end
$var reg 3 ! i0[2:0] $end
$var reg 3 " i1[2:0] $end
$var reg 3 # i2[2:0] $end
$var reg 3 $ i3[2:0] $end
$var reg 2 % sel[1:0] $end
$var reg 3 & y[2:0] $end
$scope module multiplex $end
$var reg 3 ' i0[2:0] $end
$var reg 3 ( i1[2:0] $end
$var reg 3 ) i2[2:0] $end
$var reg 3 * i3[2:0] $end
$var reg 2 + sel[1:0] $end
$var reg 3 , y[2:0] $end
$var reg 2 - not_sel[1:0] $end
$var reg 3 . and_1[2:0] $end
$var reg 3 / and_2[2:0] $end
$var reg 3 0 and_3[2:0] $end
$var reg 3 1 and_4[2:0] $end
$scope module not_assignment(0) $end
$scope module not_output $end
$var reg 1 2 input1 $end
$var reg 1 3 not_output $end
$var reg 1 4 notgate $end
$upscope $end
$upscope $end
$scope module not_assignment(1) $end
$scope module not_output $end
$var reg 1 5 input1 $end
$var reg 1 6 not_output $end
$var reg 1 7 notgate $end
$upscope $end
$upscope $end
$scope module and_gate_assignment(0) $end
$scope module and_output1 $end
$var reg 1 8 input1 $end
$var reg 1 9 input2 $end
$var reg 1 : input3 $end
$var reg 1 ; and_output $end
$var reg 1 < andgate $end
$upscope $end
$scope module and_output2 $end
$var reg 1 = input1 $end
$var reg 1 > input2 $end
$var reg 1 ? input3 $end
$var reg 1 @ and_output $end
$var reg 1 A andgate $end
$upscope $end
$scope module and_output3 $end
$var reg 1 B input1 $end
$var reg 1 C input2 $end
$var reg 1 D input3 $end
$var reg 1 E and_output $end
$var reg 1 F andgate $end
$upscope $end
$scope module and_output4 $end
$var reg 1 G input1 $end
$var reg 1 H input2 $end
$var reg 1 I input3 $end
$var reg 1 J and_output $end
$var reg 1 K andgate $end
$upscope $end
$upscope $end
$scope module and_gate_assignment(1) $end
$scope module and_output1 $end
$var reg 1 L input1 $end
$var reg 1 M input2 $end
$var reg 1 N input3 $end
$var reg 1 O and_output $end
$var reg 1 P andgate $end
$upscope $end
$scope module and_output2 $end
$var reg 1 Q input1 $end
$var reg 1 R input2 $end
$var reg 1 S input3 $end
$var reg 1 T and_output $end
$var reg 1 U andgate $end
$upscope $end
$scope module and_output3 $end
$var reg 1 V input1 $end
$var reg 1 W input2 $end
$var reg 1 X input3 $end
$var reg 1 Y and_output $end
$var reg 1 Z andgate $end
$upscope $end
$scope module and_output4 $end
$var reg 1 [ input1 $end
$var reg 1 \ input2 $end
$var reg 1 ] input3 $end
$var reg 1 ^ and_output $end
$var reg 1 _ andgate $end
$upscope $end
$upscope $end
$scope module and_gate_assignment(2) $end
$scope module and_output1 $end
$var reg 1 ` input1 $end
$var reg 1 a input2 $end
$var reg 1 b input3 $end
$var reg 1 c and_output $end
$var reg 1 d andgate $end
$upscope $end
$scope module and_output2 $end
$var reg 1 e input1 $end
$var reg 1 f input2 $end
$var reg 1 g input3 $end
$var reg 1 h and_output $end
$var reg 1 i andgate $end
$upscope $end
$scope module and_output3 $end
$var reg 1 j input1 $end
$var reg 1 k input2 $end
$var reg 1 l input3 $end
$var reg 1 m and_output $end
$var reg 1 n andgate $end
$upscope $end
$scope module and_output4 $end
$var reg 1 o input1 $end
$var reg 1 p input2 $end
$var reg 1 q input3 $end
$var reg 1 r and_output $end
$var reg 1 s andgate $end
$upscope $end
$upscope $end
$scope module or_gate_assignment(0) $end
$scope module or_output $end
$var reg 1 t input1 $end
$var reg 1 u input2 $end
$var reg 1 v input3 $end
$var reg 1 w input4 $end
$var reg 1 x or_result $end
$var reg 1 y orgate $end
$upscope $end
$upscope $end
$scope module or_gate_assignment(1) $end
$scope module or_output $end
$var reg 1 z input1 $end
$var reg 1 { input2 $end
$var reg 1 | input3 $end
$var reg 1 } input4 $end
$var reg 1 !" or_result $end
$var reg 1 "" orgate $end
$upscope $end
$upscope $end
$scope module or_gate_assignment(2) $end
$scope module or_output $end
$var reg 1 #" input1 $end
$var reg 1 $" input2 $end
$var reg 1 %" input3 $end
$var reg 1 &" input4 $end
$var reg 1 '" or_result $end
$var reg 1 (" orgate $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b000 !
b001 "
b010 #
b011 $
b00 %
b000 &
b000 '
b001 (
b010 )
b011 *
b00 +
b000 ,
b11 -
b000 .
b000 /
b000 0
b000 1
02
13
14
05
16
17
08
19
1:
0;
0<
1=
1>
0?
0@
0A
0B
0C
1D
0E
0F
1G
0H
0I
0J
0K
0L
1M
1N
0O
0P
0Q
1R
0S
0T
0U
1V
0W
1X
0Y
0Z
1[
0\
0]
0^
0_
0`
1a
1b
0c
0d
0e
1f
0g
0h
0i
0j
0k
1l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
#10000000
b01 %
b001 &
b01 +
b001 ,
b10 -
b001 /
12
03
04
0:
1?
1@
1A
0D
1I
0N
1S
0X
1]
0b
1g
0l
1q
1u
1x
1y
#20000000
b10 %
b010 &
b10 +
b010 ,
b01 -
b000 /
b010 0
02
13
14
15
06
07
09
1:
0>
0?
0@
0A
1C
1D
1H
0I
0M
1N
0R
0S
1W
1X
1Y
1Z
1\
0]
0a
1b
0f
0g
1k
1l
1p
0q
0u
0x
0y
1|
1!"
1""
#30000000
b11 %
b011 &
b11 +
b011 ,
b00 -
b000 0
b011 1
12
03
04
0:
1?
0D
1I
1J
1K
0N
1S
0X
0Y
0Z
1]
1^
1_
0b
1g
0l
1q
1w
1x
1y
0|
1}
#40000000
b10 %
b010 &
b10 +
b010 ,
b01 -
b010 0
b000 1
02
13
14
1:
0?
1D
0I
0J
0K
1N
0S
1X
1Y
1Z
0]
0^
0_
1b
0g
1l
0q
0w
0x
0y
1|
0}
1!"
1""
#50000000
b11 %
b011 &
b11 +
b011 ,
b00 -
b000 0
b011 1
12
03
04
0:
1?
0D
1I
1J
1K
0N
1S
0X
0Y
0Z
1]
1^
1_
0b
1g
0l
1q
1w
1x
1y
0|
1}
#60000000
