#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Jan 28 23:48:18 2024
# Process ID: 151166
# Current directory: /home/yihongliu/workspace/fydp/project_2/project_2.runs/design_1_test_ram_2_0_0_synth_1
# Command line: vivado -log design_1_test_ram_2_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_test_ram_2_0_0.tcl
# Log file: /home/yihongliu/workspace/fydp/project_2/project_2.runs/design_1_test_ram_2_0_0_synth_1/design_1_test_ram_2_0_0.vds
# Journal file: /home/yihongliu/workspace/fydp/project_2/project_2.runs/design_1_test_ram_2_0_0_synth_1/vivado.jou
# Running On: yihongliu-SER, OS: Linux, CPU Frequency: 3333.637 MHz, CPU Physical cores: 16, Host memory: 64168 MB
#-----------------------------------------------------------
source design_1_test_ram_2_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/yihongliu/linux_data/Downloads/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_test_ram_2_0_0
Command: synth_design -top design_1_test_ram_2_0_0 -part xc7z007sclg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 151187
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2027.340 ; gain = 403.660 ; free physical = 42046 ; free virtual = 55347
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_test_ram_2_0_0' [/home/yihongliu/workspace/fydp/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_test_ram_2_0_0/synth/design_1_test_ram_2_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'test_ram_2' [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/test_ram_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'test_ram_2' (0#1) [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/test_ram_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_test_ram_2_0_0' (0#1) [/home/yihongliu/workspace/fydp/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_test_ram_2_0_0/synth/design_1_test_ram_2_0_0.v:53]
WARNING: [Synth 8-7129] Port data_read[31] in module test_ram_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[30] in module test_ram_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[29] in module test_ram_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[28] in module test_ram_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[27] in module test_ram_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[26] in module test_ram_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[25] in module test_ram_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[24] in module test_ram_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[23] in module test_ram_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[22] in module test_ram_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[21] in module test_ram_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[20] in module test_ram_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[19] in module test_ram_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[18] in module test_ram_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[17] in module test_ram_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[16] in module test_ram_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[15] in module test_ram_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[14] in module test_ram_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[13] in module test_ram_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[12] in module test_ram_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[11] in module test_ram_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[10] in module test_ram_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[9] in module test_ram_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[8] in module test_ram_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[7] in module test_ram_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[6] in module test_ram_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[5] in module test_ram_2 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2107.277 ; gain = 483.598 ; free physical = 41957 ; free virtual = 55256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2122.121 ; gain = 498.441 ; free physical = 41956 ; free virtual = 55255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2122.121 ; gain = 498.441 ; free physical = 41956 ; free virtual = 55255
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2122.121 ; gain = 0.000 ; free physical = 41956 ; free virtual = 55255
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2267.871 ; gain = 0.000 ; free physical = 41954 ; free virtual = 55252
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2267.906 ; gain = 0.000 ; free physical = 41954 ; free virtual = 55253
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2267.906 ; gain = 644.227 ; free physical = 41978 ; free virtual = 55277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2267.906 ; gain = 644.227 ; free physical = 41978 ; free virtual = 55277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2267.906 ; gain = 644.227 ; free physical = 41978 ; free virtual = 55277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2267.906 ; gain = 644.227 ; free physical = 41977 ; free virtual = 55277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port data_read[31] in module design_1_test_ram_2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[30] in module design_1_test_ram_2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[29] in module design_1_test_ram_2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[28] in module design_1_test_ram_2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[27] in module design_1_test_ram_2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[26] in module design_1_test_ram_2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[25] in module design_1_test_ram_2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[24] in module design_1_test_ram_2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[23] in module design_1_test_ram_2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[22] in module design_1_test_ram_2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[21] in module design_1_test_ram_2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[20] in module design_1_test_ram_2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[19] in module design_1_test_ram_2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[18] in module design_1_test_ram_2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[17] in module design_1_test_ram_2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[16] in module design_1_test_ram_2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[15] in module design_1_test_ram_2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[14] in module design_1_test_ram_2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[13] in module design_1_test_ram_2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[12] in module design_1_test_ram_2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[11] in module design_1_test_ram_2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[10] in module design_1_test_ram_2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[9] in module design_1_test_ram_2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[8] in module design_1_test_ram_2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[7] in module design_1_test_ram_2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[6] in module design_1_test_ram_2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_read[5] in module design_1_test_ram_2_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2267.906 ; gain = 644.227 ; free physical = 41968 ; free virtual = 55267
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2267.906 ; gain = 644.227 ; free physical = 41973 ; free virtual = 55273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2267.906 ; gain = 644.227 ; free physical = 41973 ; free virtual = 55273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2267.906 ; gain = 644.227 ; free physical = 41965 ; free virtual = 55265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2267.906 ; gain = 644.227 ; free physical = 41960 ; free virtual = 55259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2267.906 ; gain = 644.227 ; free physical = 41960 ; free virtual = 55259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2267.906 ; gain = 644.227 ; free physical = 41960 ; free virtual = 55259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2267.906 ; gain = 644.227 ; free physical = 41960 ; free virtual = 55259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2267.906 ; gain = 644.227 ; free physical = 41960 ; free virtual = 55259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2267.906 ; gain = 644.227 ; free physical = 41960 ; free virtual = 55259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |FDSE |     5|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2267.906 ; gain = 644.227 ; free physical = 41960 ; free virtual = 55259
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2267.906 ; gain = 498.441 ; free physical = 41959 ; free virtual = 55258
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2267.906 ; gain = 644.227 ; free physical = 41959 ; free virtual = 55258
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2267.906 ; gain = 0.000 ; free physical = 42185 ; free virtual = 55483
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2267.906 ; gain = 0.000 ; free physical = 42246 ; free virtual = 55545
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a92bbdc2
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2267.906 ; gain = 968.500 ; free physical = 42245 ; free virtual = 55544
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1802.393; main = 1477.794; forked = 377.381
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3229.430; main = 2235.859; forked = 993.570
INFO: [Common 17-1381] The checkpoint '/home/yihongliu/workspace/fydp/project_2/project_2.runs/design_1_test_ram_2_0_0_synth_1/design_1_test_ram_2_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_test_ram_2_0_0, cache-ID = 4544c0c8bf0dc02e
INFO: [Common 17-1381] The checkpoint '/home/yihongliu/workspace/fydp/project_2/project_2.runs/design_1_test_ram_2_0_0_synth_1/design_1_test_ram_2_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_test_ram_2_0_0_utilization_synth.rpt -pb design_1_test_ram_2_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 28 23:48:43 2024...
