<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4620" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4620{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_4620{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_4620{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4620{left:81px;bottom:979px;letter-spacing:-0.15px;}
#t5_4620{left:142px;bottom:979px;letter-spacing:-0.17px;}
#t6_4620{left:189px;bottom:979px;letter-spacing:-0.14px;}
#t7_4620{left:429px;bottom:979px;letter-spacing:-0.15px;}
#t8_4620{left:522px;bottom:979px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t9_4620{left:522px;bottom:962px;letter-spacing:-0.1px;}
#ta_4620{left:81px;bottom:938px;letter-spacing:-0.16px;}
#tb_4620{left:138px;bottom:938px;letter-spacing:-0.17px;}
#tc_4620{left:189px;bottom:938px;letter-spacing:-0.15px;}
#td_4620{left:428px;bottom:938px;letter-spacing:-0.13px;}
#te_4620{left:522px;bottom:938px;letter-spacing:-0.11px;word-spacing:-0.69px;}
#tf_4620{left:522px;bottom:921px;letter-spacing:-0.12px;}
#tg_4620{left:522px;bottom:904px;letter-spacing:-0.12px;word-spacing:0.01px;}
#th_4620{left:189px;bottom:880px;letter-spacing:-0.14px;}
#ti_4620{left:522px;bottom:880px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tj_4620{left:522px;bottom:859px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tk_4620{left:522px;bottom:842px;letter-spacing:-0.12px;}
#tl_4620{left:81px;bottom:817px;letter-spacing:-0.16px;}
#tm_4620{left:138px;bottom:817px;letter-spacing:-0.16px;}
#tn_4620{left:189px;bottom:817px;letter-spacing:-0.14px;}
#to_4620{left:429px;bottom:817px;letter-spacing:-0.14px;}
#tp_4620{left:522px;bottom:817px;letter-spacing:-0.12px;}
#tq_4620{left:704px;bottom:817px;}
#tr_4620{left:707px;bottom:817px;letter-spacing:-0.13px;}
#ts_4620{left:81px;bottom:793px;letter-spacing:-0.16px;}
#tt_4620{left:138px;bottom:793px;letter-spacing:-0.16px;}
#tu_4620{left:189px;bottom:793px;letter-spacing:-0.14px;}
#tv_4620{left:429px;bottom:793px;letter-spacing:-0.14px;}
#tw_4620{left:522px;bottom:793px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tx_4620{left:81px;bottom:768px;letter-spacing:-0.17px;}
#ty_4620{left:138px;bottom:768px;letter-spacing:-0.16px;}
#tz_4620{left:189px;bottom:768px;letter-spacing:-0.15px;}
#t10_4620{left:429px;bottom:768px;letter-spacing:-0.14px;}
#t11_4620{left:522px;bottom:768px;letter-spacing:-0.12px;}
#t12_4620{left:522px;bottom:747px;letter-spacing:-0.12px;}
#t13_4620{left:522px;bottom:730px;letter-spacing:-0.12px;}
#t14_4620{left:522px;bottom:713px;letter-spacing:-0.12px;}
#t15_4620{left:522px;bottom:692px;letter-spacing:-0.12px;}
#t16_4620{left:522px;bottom:675px;letter-spacing:-0.11px;}
#t17_4620{left:522px;bottom:658px;letter-spacing:-0.12px;}
#t18_4620{left:81px;bottom:634px;letter-spacing:-0.16px;}
#t19_4620{left:138px;bottom:634px;letter-spacing:-0.16px;}
#t1a_4620{left:189px;bottom:634px;letter-spacing:-0.14px;}
#t1b_4620{left:429px;bottom:634px;letter-spacing:-0.14px;}
#t1c_4620{left:522px;bottom:634px;letter-spacing:-0.12px;}
#t1d_4620{left:704px;bottom:634px;}
#t1e_4620{left:707px;bottom:634px;letter-spacing:-0.13px;}
#t1f_4620{left:81px;bottom:609px;letter-spacing:-0.16px;}
#t1g_4620{left:138px;bottom:609px;letter-spacing:-0.16px;}
#t1h_4620{left:189px;bottom:609px;letter-spacing:-0.14px;}
#t1i_4620{left:429px;bottom:609px;letter-spacing:-0.14px;}
#t1j_4620{left:522px;bottom:609px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1k_4620{left:81px;bottom:585px;letter-spacing:-0.16px;}
#t1l_4620{left:138px;bottom:585px;letter-spacing:-0.16px;}
#t1m_4620{left:189px;bottom:585px;letter-spacing:-0.14px;}
#t1n_4620{left:429px;bottom:585px;letter-spacing:-0.14px;}
#t1o_4620{left:522px;bottom:585px;letter-spacing:-0.12px;}
#t1p_4620{left:704px;bottom:585px;}
#t1q_4620{left:707px;bottom:585px;letter-spacing:-0.13px;}
#t1r_4620{left:81px;bottom:561px;letter-spacing:-0.16px;}
#t1s_4620{left:138px;bottom:561px;letter-spacing:-0.16px;}
#t1t_4620{left:189px;bottom:561px;letter-spacing:-0.14px;}
#t1u_4620{left:429px;bottom:561px;letter-spacing:-0.14px;}
#t1v_4620{left:522px;bottom:561px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1w_4620{left:81px;bottom:536px;letter-spacing:-0.15px;}
#t1x_4620{left:138px;bottom:536px;letter-spacing:-0.17px;}
#t1y_4620{left:189px;bottom:536px;letter-spacing:-0.15px;}
#t1z_4620{left:429px;bottom:536px;letter-spacing:-0.14px;}
#t20_4620{left:522px;bottom:536px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t21_4620{left:522px;bottom:515px;letter-spacing:-0.12px;}
#t22_4620{left:522px;bottom:498px;letter-spacing:-0.12px;}
#t23_4620{left:522px;bottom:481px;letter-spacing:-0.12px;}
#t24_4620{left:522px;bottom:460px;letter-spacing:-0.12px;}
#t25_4620{left:522px;bottom:443px;letter-spacing:-0.11px;}
#t26_4620{left:522px;bottom:426px;letter-spacing:-0.12px;}
#t27_4620{left:81px;bottom:402px;letter-spacing:-0.16px;}
#t28_4620{left:138px;bottom:402px;letter-spacing:-0.16px;}
#t29_4620{left:189px;bottom:402px;letter-spacing:-0.14px;}
#t2a_4620{left:429px;bottom:402px;letter-spacing:-0.13px;}
#t2b_4620{left:522px;bottom:402px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2c_4620{left:704px;bottom:402px;}
#t2d_4620{left:707px;bottom:402px;letter-spacing:-0.13px;}
#t2e_4620{left:81px;bottom:377px;letter-spacing:-0.17px;}
#t2f_4620{left:138px;bottom:377px;letter-spacing:-0.17px;}
#t2g_4620{left:189px;bottom:377px;letter-spacing:-0.14px;}
#t2h_4620{left:429px;bottom:377px;letter-spacing:-0.13px;}
#t2i_4620{left:522px;bottom:377px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2j_4620{left:81px;bottom:353px;letter-spacing:-0.16px;}
#t2k_4620{left:138px;bottom:353px;letter-spacing:-0.17px;}
#t2l_4620{left:189px;bottom:353px;letter-spacing:-0.15px;}
#t2m_4620{left:429px;bottom:353px;letter-spacing:-0.13px;}
#t2n_4620{left:522px;bottom:353px;letter-spacing:-0.12px;}
#t2o_4620{left:522px;bottom:331px;letter-spacing:-0.12px;}
#t2p_4620{left:522px;bottom:315px;letter-spacing:-0.12px;}
#t2q_4620{left:522px;bottom:298px;letter-spacing:-0.12px;}
#t2r_4620{left:522px;bottom:276px;letter-spacing:-0.12px;}
#t2s_4620{left:522px;bottom:260px;letter-spacing:-0.11px;}
#t2t_4620{left:522px;bottom:243px;letter-spacing:-0.12px;}
#t2u_4620{left:81px;bottom:218px;letter-spacing:-0.16px;}
#t2v_4620{left:138px;bottom:218px;letter-spacing:-0.16px;}
#t2w_4620{left:189px;bottom:218px;letter-spacing:-0.14px;}
#t2x_4620{left:429px;bottom:218px;letter-spacing:-0.13px;}
#t2y_4620{left:522px;bottom:218px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2z_4620{left:704px;bottom:218px;}
#t30_4620{left:707px;bottom:218px;letter-spacing:-0.13px;}
#t31_4620{left:81px;bottom:194px;letter-spacing:-0.17px;}
#t32_4620{left:138px;bottom:194px;letter-spacing:-0.16px;}
#t33_4620{left:189px;bottom:194px;letter-spacing:-0.14px;}
#t34_4620{left:429px;bottom:194px;letter-spacing:-0.13px;}
#t35_4620{left:522px;bottom:194px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t36_4620{left:86px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t37_4620{left:166px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t38_4620{left:391px;bottom:1068px;letter-spacing:0.12px;}
#t39_4620{left:473px;bottom:1068px;letter-spacing:0.12px;}
#t3a_4620{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t3b_4620{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t3c_4620{left:222px;bottom:1028px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3d_4620{left:450px;bottom:1028px;letter-spacing:-0.14px;}
#t3e_4620{left:637px;bottom:1028px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t3f_4620{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t3g_4620{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_4620{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4620{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4620{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4620{font-size:14px;font-family:Arial_b5v;color:#000;}
.s5_4620{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4620{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4620" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4620Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4620" style="-webkit-user-select: none;"><object width="935" height="1210" data="4620/4620.svg" type="image/svg+xml" id="pdf4620" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4620" class="t s1_4620">2-98 </span><span id="t2_4620" class="t s1_4620">Vol. 4 </span>
<span id="t3_4620" class="t s2_4620">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4620" class="t s3_4620">38FH </span><span id="t5_4620" class="t s3_4620">911 </span><span id="t6_4620" class="t s3_4620">IA32_PERF_GLOBAL_CTRL </span><span id="t7_4620" class="t s3_4620">Core </span><span id="t8_4620" class="t s3_4620">See Table 2-2. See Section 20.6.2.2, “Global Counter </span>
<span id="t9_4620" class="t s3_4620">Control Facilities.” </span>
<span id="ta_4620" class="t s3_4620">3FDH </span><span id="tb_4620" class="t s3_4620">1021 </span><span id="tc_4620" class="t s3_4620">MSR_CORE_C6_RESIDENCY </span><span id="td_4620" class="t s3_4620">Core </span><span id="te_4620" class="t s3_4620">Note: C-state values are processor specific C-state code </span>
<span id="tf_4620" class="t s3_4620">names, unrelated to MWAIT extension C-state </span>
<span id="tg_4620" class="t s3_4620">parameters or ACPI C-States. </span>
<span id="th_4620" class="t s3_4620">63:0 </span><span id="ti_4620" class="t s3_4620">CORE C6 Residency Counter (R/O) </span>
<span id="tj_4620" class="t s3_4620">Value since last reset that this core is in processor- </span>
<span id="tk_4620" class="t s3_4620">specific C6 states. Counts at the TSC Frequency. </span>
<span id="tl_4620" class="t s3_4620">400H </span><span id="tm_4620" class="t s3_4620">1024 </span><span id="tn_4620" class="t s3_4620">IA32_MC0_CTL </span><span id="to_4620" class="t s3_4620">Module </span><span id="tp_4620" class="t s3_4620">See Section 16.3.2.1, “IA32_MC</span><span id="tq_4620" class="t s4_4620">i</span><span id="tr_4620" class="t s3_4620">_CTL MSRs.” </span>
<span id="ts_4620" class="t s3_4620">401H </span><span id="tt_4620" class="t s3_4620">1025 </span><span id="tu_4620" class="t s3_4620">IA32_MC0_STATUS </span><span id="tv_4620" class="t s3_4620">Module </span><span id="tw_4620" class="t s3_4620">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="tx_4620" class="t s3_4620">402H </span><span id="ty_4620" class="t s3_4620">1026 </span><span id="tz_4620" class="t s3_4620">IA32_MC0_ADDR </span><span id="t10_4620" class="t s3_4620">Module </span><span id="t11_4620" class="t s3_4620">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t12_4620" class="t s3_4620">The IA32_MC0_ADDR register is either not </span>
<span id="t13_4620" class="t s3_4620">implemented or contains no address if the ADDRV flag </span>
<span id="t14_4620" class="t s3_4620">in the IA32_MC0_STATUS register is clear. </span>
<span id="t15_4620" class="t s3_4620">When not implemented in the processor, all reads and </span>
<span id="t16_4620" class="t s3_4620">writes to this MSR will cause a general-protection </span>
<span id="t17_4620" class="t s3_4620">exception. </span>
<span id="t18_4620" class="t s3_4620">404H </span><span id="t19_4620" class="t s3_4620">1028 </span><span id="t1a_4620" class="t s3_4620">IA32_MC1_CTL </span><span id="t1b_4620" class="t s3_4620">Module </span><span id="t1c_4620" class="t s3_4620">See Section 16.3.2.1, “IA32_MC</span><span id="t1d_4620" class="t s4_4620">i</span><span id="t1e_4620" class="t s3_4620">_CTL MSRs.” </span>
<span id="t1f_4620" class="t s3_4620">405H </span><span id="t1g_4620" class="t s3_4620">1029 </span><span id="t1h_4620" class="t s3_4620">IA32_MC1_STATUS </span><span id="t1i_4620" class="t s3_4620">Module </span><span id="t1j_4620" class="t s3_4620">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t1k_4620" class="t s3_4620">408H </span><span id="t1l_4620" class="t s3_4620">1032 </span><span id="t1m_4620" class="t s3_4620">IA32_MC2_CTL </span><span id="t1n_4620" class="t s3_4620">Module </span><span id="t1o_4620" class="t s3_4620">See Section 16.3.2.1, “IA32_MC</span><span id="t1p_4620" class="t s4_4620">i</span><span id="t1q_4620" class="t s3_4620">_CTL MSRs.” </span>
<span id="t1r_4620" class="t s3_4620">409H </span><span id="t1s_4620" class="t s3_4620">1033 </span><span id="t1t_4620" class="t s3_4620">IA32_MC2_STATUS </span><span id="t1u_4620" class="t s3_4620">Module </span><span id="t1v_4620" class="t s3_4620">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t1w_4620" class="t s3_4620">40AH </span><span id="t1x_4620" class="t s3_4620">1034 </span><span id="t1y_4620" class="t s3_4620">IA32_MC2_ADDR </span><span id="t1z_4620" class="t s3_4620">Module </span><span id="t20_4620" class="t s3_4620">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t21_4620" class="t s3_4620">The IA32_MC2_ADDR register is either not </span>
<span id="t22_4620" class="t s3_4620">implemented or contains no address if the ADDRV flag </span>
<span id="t23_4620" class="t s3_4620">in the IA32_MC2_STATUS register is clear. </span>
<span id="t24_4620" class="t s3_4620">When not implemented in the processor, all reads and </span>
<span id="t25_4620" class="t s3_4620">writes to this MSR will cause a general-protection </span>
<span id="t26_4620" class="t s3_4620">exception. </span>
<span id="t27_4620" class="t s3_4620">40CH </span><span id="t28_4620" class="t s3_4620">1036 </span><span id="t29_4620" class="t s3_4620">IA32_MC3_CTL </span><span id="t2a_4620" class="t s3_4620">Core </span><span id="t2b_4620" class="t s3_4620">See Section 16.3.2.1, “IA32_MC</span><span id="t2c_4620" class="t s4_4620">i</span><span id="t2d_4620" class="t s3_4620">_CTL MSRs.” </span>
<span id="t2e_4620" class="t s3_4620">40DH </span><span id="t2f_4620" class="t s3_4620">1037 </span><span id="t2g_4620" class="t s3_4620">IA32_MC3_STATUS </span><span id="t2h_4620" class="t s3_4620">Core </span><span id="t2i_4620" class="t s3_4620">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t2j_4620" class="t s3_4620">40EH </span><span id="t2k_4620" class="t s3_4620">1038 </span><span id="t2l_4620" class="t s3_4620">IA32_MC3_ADDR </span><span id="t2m_4620" class="t s3_4620">Core </span><span id="t2n_4620" class="t s3_4620">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t2o_4620" class="t s3_4620">The MSR_MC3_ADDR register is either not </span>
<span id="t2p_4620" class="t s3_4620">implemented or contains no address if the ADDRV flag </span>
<span id="t2q_4620" class="t s3_4620">in the MSR_MC3_STATUS register is clear. </span>
<span id="t2r_4620" class="t s3_4620">When not implemented in the processor, all reads and </span>
<span id="t2s_4620" class="t s3_4620">writes to this MSR will cause a general-protection </span>
<span id="t2t_4620" class="t s3_4620">exception. </span>
<span id="t2u_4620" class="t s3_4620">410H </span><span id="t2v_4620" class="t s3_4620">1040 </span><span id="t2w_4620" class="t s3_4620">IA32_MC4_CTL </span><span id="t2x_4620" class="t s3_4620">Core </span><span id="t2y_4620" class="t s3_4620">See Section 16.3.2.1, “IA32_MC</span><span id="t2z_4620" class="t s4_4620">i</span><span id="t30_4620" class="t s3_4620">_CTL MSRs.” </span>
<span id="t31_4620" class="t s3_4620">411H </span><span id="t32_4620" class="t s3_4620">1041 </span><span id="t33_4620" class="t s3_4620">IA32_MC4_STATUS </span><span id="t34_4620" class="t s3_4620">Core </span><span id="t35_4620" class="t s3_4620">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t36_4620" class="t s5_4620">Table 2-6. </span><span id="t37_4620" class="t s5_4620">MSRs Common to the Silvermont Microarchitecture and Newer Microarchitectures for Intel Atom® </span>
<span id="t38_4620" class="t s5_4620">Processors </span><span id="t39_4620" class="t s5_4620">(Contd.) </span>
<span id="t3a_4620" class="t s6_4620">Register </span>
<span id="t3b_4620" class="t s6_4620">Address </span><span id="t3c_4620" class="t s6_4620">Register Name / Bit Fields </span><span id="t3d_4620" class="t s6_4620">Scope </span><span id="t3e_4620" class="t s6_4620">Bit Description </span>
<span id="t3f_4620" class="t s6_4620">Hex </span><span id="t3g_4620" class="t s6_4620">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
