        SHARED_ARM7_DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_MCURW_HWRW$$Base = . ;  /* the start of DNC should align to cacheline size */
        KEEP(* (SHARED_BUFF__ARM7__MCURW_HWRW_DYNAMICCACHEABLERW_NC))
        SHARED_ARM7_DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_MCURW_HWRW$$Limit = . ;
        SHARED_ARM7_DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_MCURW_HWRW$$Length = ABSOLUTE(SHARED_ARM7_DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_MCURW_HWRW$$Limit - SHARED_ARM7_DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_MCURW_HWRW$$Base);

        
        SHARED_DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_MCURW_HWRW$$Base = . ;
        * (SHARED_BUFF_MCURW_HWRW_DYNAMICCACHEABLERW_NC)        
        SHARED_DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_MCURW_HWRW$$Limit = . ;
        SHARED_DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_MCURW_HWRW$$Length = ABSOLUTE(SHARED_DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_MCURW_HWRW$$Limit - SHARED_DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_MCURW_HWRW$$Base);
