Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Vivado201803/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f9d4442400f04e18becfae8e8fefda1a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decoder38_tb_behav xil_defaultlib.decoder38_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_coder/2_coder.srcs/sources_1/new/decoder38.v" Line 1. Module decoder38 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder38
Compiling module xil_defaultlib.decoder38_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot decoder38_tb_behav
