
1-blink.elf:     file format elf32-littlearm


Disassembly of section .text:

00008000 <_start>:
    8000:	e3a0d302 	mov	sp, #134217728	; 0x8000000
    8004:	eb000005 	bl	8020 <notmain>

00008008 <hang>:
    8008:	eafffffe 	b	8008 <hang>

0000800c <PUT32>:
    800c:	e5801000 	str	r1, [r0]
    8010:	e12fff1e 	bx	lr

00008014 <GET32>:
    8014:	e5900000 	ldr	r0, [r0]
    8018:	e12fff1e 	bx	lr

0000801c <nop>:
    801c:	e12fff1e 	bx	lr

00008020 <notmain>:
    8020:	e92d4070 	push	{r4, r5, r6, lr}
    8024:	e3a00014 	mov	r0, #20, 0
    8028:	eb00000e 	bl	8068 <gpio_set_output>
    802c:	e3a0400a 	mov	r4, #10, 0
    8030:	e3a06014 	mov	r6, #20, 0
    8034:	e59f5028 	ldr	r5, [pc, #40]	; 8064 <notmain+0x44>
    8038:	e1a00006 	mov	r0, r6
    803c:	eb000050 	bl	8184 <gpio_set_on>
    8040:	e1a00005 	mov	r0, r5
    8044:	eb0000b2 	bl	8314 <delay_cycles>
    8048:	e1a00006 	mov	r0, r6
    804c:	eb000055 	bl	81a8 <gpio_set_off>
    8050:	e1a00005 	mov	r0, r5
    8054:	eb0000ae 	bl	8314 <delay_cycles>
    8058:	e2544001 	subs	r4, r4, #1, 0
    805c:	1afffff5 	bne	8038 <notmain+0x18>
    8060:	e8bd8070 	pop	{r4, r5, r6, pc}
    8064:	000f4240 	andeq	r4, pc, r0, asr #4

00008068 <gpio_set_output>:
    8068:	e350001f 	cmp	r0, #31, 0
    806c:	812fff1e 	bxhi	lr
    8070:	e92d4010 	push	{r4, lr}
    8074:	e24dd010 	sub	sp, sp, #16, 0
    8078:	e1a04000 	mov	r4, r0
    807c:	e3500009 	cmp	r0, #9, 0
    8080:	9a000011 	bls	80cc <gpio_set_output+0x64>
    8084:	e3500013 	cmp	r0, #19, 0
    8088:	9a00001d 	bls	8104 <gpio_set_output+0x9c>
    808c:	e350001d 	cmp	r0, #29, 0
    8090:	8a000029 	bhi	813c <gpio_set_output+0xd4>
    8094:	e59f30d8 	ldr	r3, [pc, #216]	; 8174 <gpio_set_output+0x10c>
    8098:	e58d3008 	str	r3, [sp, #8]
    809c:	e59d0008 	ldr	r0, [sp, #8]
    80a0:	ebffffdb 	bl	8014 <GET32>
    80a4:	e1a03000 	mov	r3, r0
    80a8:	e0844084 	add	r4, r4, r4, lsl #1
    80ac:	e244403c 	sub	r4, r4, #60, 0	; 0x3c
    80b0:	e59d0008 	ldr	r0, [sp, #8]
    80b4:	e3a01007 	mov	r1, #7, 0
    80b8:	e1c33411 	bic	r3, r3, r1, lsl r4
    80bc:	e3a01001 	mov	r1, #1, 0
    80c0:	e1831411 	orr	r1, r3, r1, lsl r4
    80c4:	ebffffd0 	bl	800c <PUT32>
    80c8:	ea00000b 	b	80fc <gpio_set_output+0x94>
    80cc:	e59f30a4 	ldr	r3, [pc, #164]	; 8178 <gpio_set_output+0x110>
    80d0:	e58d3000 	str	r3, [sp]
    80d4:	e59d0000 	ldr	r0, [sp]
    80d8:	ebffffcd 	bl	8014 <GET32>
    80dc:	e1a03000 	mov	r3, r0
    80e0:	e0844084 	add	r4, r4, r4, lsl #1
    80e4:	e59d0000 	ldr	r0, [sp]
    80e8:	e3a01007 	mov	r1, #7, 0
    80ec:	e1c33411 	bic	r3, r3, r1, lsl r4
    80f0:	e3a01001 	mov	r1, #1, 0
    80f4:	e1831411 	orr	r1, r3, r1, lsl r4
    80f8:	ebffffc3 	bl	800c <PUT32>
    80fc:	e28dd010 	add	sp, sp, #16, 0
    8100:	e8bd8010 	pop	{r4, pc}
    8104:	e59f3070 	ldr	r3, [pc, #112]	; 817c <gpio_set_output+0x114>
    8108:	e58d3004 	str	r3, [sp, #4]
    810c:	e59d0004 	ldr	r0, [sp, #4]
    8110:	ebffffbf 	bl	8014 <GET32>
    8114:	e1a03000 	mov	r3, r0
    8118:	e0844084 	add	r4, r4, r4, lsl #1
    811c:	e244401e 	sub	r4, r4, #30, 0
    8120:	e59d0004 	ldr	r0, [sp, #4]
    8124:	e3a01007 	mov	r1, #7, 0
    8128:	e1c33411 	bic	r3, r3, r1, lsl r4
    812c:	e3a01001 	mov	r1, #1, 0
    8130:	e1831411 	orr	r1, r3, r1, lsl r4
    8134:	ebffffb4 	bl	800c <PUT32>
    8138:	eaffffef 	b	80fc <gpio_set_output+0x94>
    813c:	e59f303c 	ldr	r3, [pc, #60]	; 8180 <gpio_set_output+0x118>
    8140:	e58d300c 	str	r3, [sp, #12]
    8144:	e59d000c 	ldr	r0, [sp, #12]
    8148:	ebffffb1 	bl	8014 <GET32>
    814c:	e1a03000 	mov	r3, r0
    8150:	e0844084 	add	r4, r4, r4, lsl #1
    8154:	e244405a 	sub	r4, r4, #90, 0	; 0x5a
    8158:	e59d000c 	ldr	r0, [sp, #12]
    815c:	e3a01007 	mov	r1, #7, 0
    8160:	e1c33411 	bic	r3, r3, r1, lsl r4
    8164:	e3a01001 	mov	r1, #1, 0
    8168:	e1831411 	orr	r1, r3, r1, lsl r4
    816c:	ebffffa6 	bl	800c <PUT32>
    8170:	eaffffe1 	b	80fc <gpio_set_output+0x94>
    8174:	20200008 	eorcs	r0, r0, r8
    8178:	20200000 	eorcs	r0, r0, r0
    817c:	20200004 	eorcs	r0, r0, r4
    8180:	2020000c 	eorcs	r0, r0, ip

00008184 <gpio_set_on>:
    8184:	e350001f 	cmp	r0, #31, 0
    8188:	812fff1e 	bxhi	lr
    818c:	e92d4010 	push	{r4, lr}
    8190:	e3a01001 	mov	r1, #1, 0
    8194:	e1a01011 	lsl	r1, r1, r0
    8198:	e59f0004 	ldr	r0, [pc, #4]	; 81a4 <gpio_set_on+0x20>
    819c:	ebffff9a 	bl	800c <PUT32>
    81a0:	e8bd8010 	pop	{r4, pc}
    81a4:	2020001c 	eorcs	r0, r0, ip, lsl r0

000081a8 <gpio_set_off>:
    81a8:	e350001f 	cmp	r0, #31, 0
    81ac:	812fff1e 	bxhi	lr
    81b0:	e92d4010 	push	{r4, lr}
    81b4:	e3a01001 	mov	r1, #1, 0
    81b8:	e1a01011 	lsl	r1, r1, r0
    81bc:	e59f0004 	ldr	r0, [pc, #4]	; 81c8 <gpio_set_off+0x20>
    81c0:	ebffff91 	bl	800c <PUT32>
    81c4:	e8bd8010 	pop	{r4, pc}
    81c8:	20200028 	eorcs	r0, r0, r8, lsr #32

000081cc <gpio_write>:
    81cc:	e92d4010 	push	{r4, lr}
    81d0:	e3510000 	cmp	r1, #0, 0
    81d4:	0a000001 	beq	81e0 <gpio_write+0x14>
    81d8:	ebffffe9 	bl	8184 <gpio_set_on>
    81dc:	e8bd8010 	pop	{r4, pc}
    81e0:	ebfffff0 	bl	81a8 <gpio_set_off>
    81e4:	e8bd8010 	pop	{r4, pc}

000081e8 <gpio_set_input>:
    81e8:	e350001f 	cmp	r0, #31, 0
    81ec:	812fff1e 	bxhi	lr
    81f0:	e92d4010 	push	{r4, lr}
    81f4:	e24dd010 	sub	sp, sp, #16, 0
    81f8:	e1a04000 	mov	r4, r0
    81fc:	e3500009 	cmp	r0, #9, 0
    8200:	9a00000f 	bls	8244 <gpio_set_input+0x5c>
    8204:	e3500013 	cmp	r0, #19, 0
    8208:	9a000019 	bls	8274 <gpio_set_input+0x8c>
    820c:	e350001d 	cmp	r0, #29, 0
    8210:	8a000023 	bhi	82a4 <gpio_set_input+0xbc>
    8214:	e59f30b8 	ldr	r3, [pc, #184]	; 82d4 <gpio_set_input+0xec>
    8218:	e58d3008 	str	r3, [sp, #8]
    821c:	e59d0008 	ldr	r0, [sp, #8]
    8220:	ebffff7b 	bl	8014 <GET32>
    8224:	e59d3008 	ldr	r3, [sp, #8]
    8228:	e0844084 	add	r4, r4, r4, lsl #1
    822c:	e244403c 	sub	r4, r4, #60, 0	; 0x3c
    8230:	e3a01007 	mov	r1, #7, 0
    8234:	e1c01411 	bic	r1, r0, r1, lsl r4
    8238:	e1a00003 	mov	r0, r3
    823c:	ebffff72 	bl	800c <PUT32>
    8240:	ea000009 	b	826c <gpio_set_input+0x84>
    8244:	e59f308c 	ldr	r3, [pc, #140]	; 82d8 <gpio_set_input+0xf0>
    8248:	e58d3000 	str	r3, [sp]
    824c:	e59d0000 	ldr	r0, [sp]
    8250:	ebffff6f 	bl	8014 <GET32>
    8254:	e59d3000 	ldr	r3, [sp]
    8258:	e0844084 	add	r4, r4, r4, lsl #1
    825c:	e3a01007 	mov	r1, #7, 0
    8260:	e1c01411 	bic	r1, r0, r1, lsl r4
    8264:	e1a00003 	mov	r0, r3
    8268:	ebffff67 	bl	800c <PUT32>
    826c:	e28dd010 	add	sp, sp, #16, 0
    8270:	e8bd8010 	pop	{r4, pc}
    8274:	e59f3060 	ldr	r3, [pc, #96]	; 82dc <gpio_set_input+0xf4>
    8278:	e58d3004 	str	r3, [sp, #4]
    827c:	e59d0004 	ldr	r0, [sp, #4]
    8280:	ebffff63 	bl	8014 <GET32>
    8284:	e59d3004 	ldr	r3, [sp, #4]
    8288:	e0844084 	add	r4, r4, r4, lsl #1
    828c:	e244401e 	sub	r4, r4, #30, 0
    8290:	e3a01007 	mov	r1, #7, 0
    8294:	e1c01411 	bic	r1, r0, r1, lsl r4
    8298:	e1a00003 	mov	r0, r3
    829c:	ebffff5a 	bl	800c <PUT32>
    82a0:	eafffff1 	b	826c <gpio_set_input+0x84>
    82a4:	e59f3034 	ldr	r3, [pc, #52]	; 82e0 <gpio_set_input+0xf8>
    82a8:	e58d300c 	str	r3, [sp, #12]
    82ac:	e59d000c 	ldr	r0, [sp, #12]
    82b0:	ebffff57 	bl	8014 <GET32>
    82b4:	e59d300c 	ldr	r3, [sp, #12]
    82b8:	e0844084 	add	r4, r4, r4, lsl #1
    82bc:	e244405a 	sub	r4, r4, #90, 0	; 0x5a
    82c0:	e3a01007 	mov	r1, #7, 0
    82c4:	e1c01411 	bic	r1, r0, r1, lsl r4
    82c8:	e1a00003 	mov	r0, r3
    82cc:	ebffff4e 	bl	800c <PUT32>
    82d0:	eaffffe5 	b	826c <gpio_set_input+0x84>
    82d4:	20200008 	eorcs	r0, r0, r8
    82d8:	20200000 	eorcs	r0, r0, r0
    82dc:	20200004 	eorcs	r0, r0, r4
    82e0:	2020000c 	eorcs	r0, r0, ip

000082e4 <gpio_read>:
    82e4:	e350001f 	cmp	r0, #31, 0
    82e8:	9a000001 	bls	82f4 <gpio_read+0x10>
    82ec:	e3a00000 	mov	r0, #0, 0
    82f0:	e12fff1e 	bx	lr
    82f4:	e92d4010 	push	{r4, lr}
    82f8:	e1a04000 	mov	r4, r0
    82fc:	e59f000c 	ldr	r0, [pc, #12]	; 8310 <gpio_read+0x2c>
    8300:	ebffff43 	bl	8014 <GET32>
    8304:	e1a00450 	asr	r0, r0, r4
    8308:	e2000001 	and	r0, r0, #1, 0
    830c:	e8bd8010 	pop	{r4, pc}
    8310:	20200034 	eorcs	r0, r0, r4, lsr r0

00008314 <delay_cycles>:
    8314:	e92d4010 	push	{r4, lr}
    8318:	e2404001 	sub	r4, r0, #1, 0
    831c:	e3500000 	cmp	r0, #0, 0
    8320:	08bd8010 	popeq	{r4, pc}
    8324:	ebffff3c 	bl	801c <nop>
    8328:	e2444001 	sub	r4, r4, #1, 0
    832c:	e3740001 	cmn	r4, #1, 0
    8330:	1afffffb 	bne	8324 <delay_cycles+0x10>
    8334:	e8bd8010 	pop	{r4, pc}

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002a41 	andeq	r2, r0, r1, asr #20
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000020 	andeq	r0, r0, r0, lsr #32
  10:	4b5a3605 	blmi	168d82c <delay_cycles+0x1685518>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	22011a01 	andcs	r1, r1, #4096	; 0x1000
  28:	Address 0x0000000000000028 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <delay_cycles+0x10c8a10>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	206d7241 	rsbcs	r7, sp, r1, asr #4
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xfffff2bb
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0xfffffb9c
  20:	6f725020 	svcvs	0x00725020
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  28:	2073726f 	rsbscs	r7, r3, pc, ror #4
  2c:	30322d39 	eorscc	r2, r2, r9, lsr sp
  30:	712d3931 			; <UNDEFINED> instruction: 0x712d3931
  34:	616d2d34 	cmnvs	sp, r4, lsr sp
  38:	29726f6a 	ldmdbcs	r2!, {r1, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
  3c:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  40:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  44:	31393130 	teqcc	r9, r0, lsr r1
  48:	20353230 	eorscs	r3, r5, r0, lsr r2
  4c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  50:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  54:	415b2029 	cmpmi	fp, r9, lsr #32
  58:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  5c:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  60:	6172622d 	cmnvs	r2, sp, lsr #4
  64:	2068636e 	rsbcs	r6, r8, lr, ror #6
  68:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  6c:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  70:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  74:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
	...
