Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jan  8 15:39:03 2022
| Host         : eminc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BtcMiner_timing_summary_routed.rpt -pb BtcMiner_timing_summary_routed.pb -rpx BtcMiner_timing_summary_routed.rpx -warn_on_violation
| Design       : BtcMiner
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.064        0.000                      0                24304        0.023        0.000                      0                24304        6.160        0.000                       0                 24314  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 7.140}      14.280          70.028          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.064        0.000                      0                24304        0.023        0.000                      0                24304        6.160        0.000                       0                 24314  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 miner/Lshapipe/pipeline[51].stage/qw_reg[37][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Destination:            miner/Lshapipe/pipeline[52].stage/qa_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.280ns  (sys_clk_pin rise@14.280ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.096ns  (logic 4.971ns (37.957%)  route 8.125ns (62.043%))
  Logic Levels:           18  (CARRY4=10 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 19.177 - 14.280 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       1.621     5.224    miner/Lshapipe/pipeline[51].stage/clk_IBUF_BUFG
    SLICE_X42Y71         FDRE                                         r  miner/Lshapipe/pipeline[51].stage/qw_reg[37][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.478     5.702 r  miner/Lshapipe/pipeline[51].stage/qw_reg[37][5]/Q
                         net (fo=4, routed)           1.048     6.749    miner/Lshapipe/pipeline[51].stage/w[52][37]_24[5]
    SLICE_X42Y75         LUT3 (Prop_lut3_I2_O)        0.327     7.076 r  miner/Lshapipe/pipeline[51].stage/qw[52][7]_i_21/O
                         net (fo=3, routed)           0.499     7.575    miner/Lshapipe/pipeline[51].stage/pipeline[52].stage/ls0out[2]
    SLICE_X44Y74         LUT3 (Prop_lut3_I2_O)        0.328     7.903 r  miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_11/O
                         net (fo=3, routed)           0.513     8.416    miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_11_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I1_O)        0.124     8.540 r  miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_2/O
                         net (fo=2, routed)           0.640     9.180    miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_2_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.304 r  miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_6/O
                         net (fo=1, routed)           0.000     9.304    miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_6_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.705 r  miner/Lshapipe/pipeline[51].stage/qw_reg[52][3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.714    miner/Lshapipe/pipeline[51].stage/qw_reg[52][3]_i_1_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.828 r  miner/Lshapipe/pipeline[51].stage/qw_reg[52][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    miner/Lshapipe/pipeline[51].stage/qw_reg[52][7]_i_1_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.942 r  miner/Lshapipe/pipeline[51].stage/qw_reg[52][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.942    miner/Lshapipe/pipeline[51].stage/qw_reg[52][11]_i_1_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.198 r  miner/Lshapipe/pipeline[51].stage/qw_reg[52][15]_i_1/O[2]
                         net (fo=5, routed)           2.537    12.735    miner/Lshapipe/pipeline[51].stage/D[14]
    SLICE_X62Y122        LUT5 (Prop_lut5_I0_O)        0.328    13.063 r  miner/Lshapipe/pipeline[51].stage/qa[23]_i_33__31/O
                         net (fo=3, routed)           0.913    13.976    miner/Lshapipe/pipeline[51].stage/qa[23]_i_33__31_n_0
    SLICE_X61Y121        LUT6 (Prop_lut6_I0_O)        0.348    14.324 r  miner/Lshapipe/pipeline[51].stage/qa[19]_i_15__32/O
                         net (fo=2, routed)           0.607    14.931    miner/Lshapipe/pipeline[51].stage/qa[19]_i_15__32_n_0
    SLICE_X60Y121        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.327 r  miner/Lshapipe/pipeline[51].stage/qa_reg[19]_i_14__18/CO[3]
                         net (fo=1, routed)           0.000    15.327    miner/Lshapipe/pipeline[51].stage/qa_reg[19]_i_14__18_n_0
    SLICE_X60Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.444 r  miner/Lshapipe/pipeline[51].stage/qa_reg[23]_i_14__20/CO[3]
                         net (fo=1, routed)           0.000    15.444    miner/Lshapipe/pipeline[51].stage/qa_reg[23]_i_14__20_n_0
    SLICE_X60Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.561 r  miner/Lshapipe/pipeline[51].stage/qa_reg[27]_i_14__20/CO[3]
                         net (fo=1, routed)           0.000    15.561    miner/Lshapipe/pipeline[51].stage/qa_reg[27]_i_14__20_n_0
    SLICE_X60Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.800 r  miner/Lshapipe/pipeline[51].stage/qa_reg[31]_i_13__20/O[2]
                         net (fo=3, routed)           0.760    16.560    miner/Lshapipe/pipeline[51].stage/pipeline[52].stage/T1[26]
    SLICE_X56Y121        LUT5 (Prop_lut5_I4_O)        0.301    16.861 r  miner/Lshapipe/pipeline[51].stage/qa[27]_i_2__35/O
                         net (fo=2, routed)           0.600    17.461    miner/Lshapipe/pipeline[51].stage/qa[27]_i_2__35_n_0
    SLICE_X57Y121        LUT6 (Prop_lut6_I0_O)        0.124    17.585 r  miner/Lshapipe/pipeline[51].stage/qa[27]_i_6__35/O
                         net (fo=1, routed)           0.000    17.585    miner/Lshapipe/pipeline[51].stage/qa[27]_i_6__35_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.986 r  miner/Lshapipe/pipeline[51].stage/qa_reg[27]_i_1__35/CO[3]
                         net (fo=1, routed)           0.000    17.986    miner/Lshapipe/pipeline[51].stage/qa_reg[27]_i_1__35_n_0
    SLICE_X57Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.320 r  miner/Lshapipe/pipeline[51].stage/qa_reg[31]_i_1__35/O[1]
                         net (fo=1, routed)           0.000    18.320    miner/Lshapipe/pipeline[52].stage/qa_reg[31]_1[29]
    SLICE_X57Y122        FDRE                                         r  miner/Lshapipe/pipeline[52].stage/qa_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.280    14.280 r  
    E3                                                0.000    14.280 r  clk (IN)
                         net (fo=0)                   0.000    14.280    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.691 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.611    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.702 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       1.475    19.177    miner/Lshapipe/pipeline[52].stage/clk_IBUF_BUFG
    SLICE_X57Y122        FDRE                                         r  miner/Lshapipe/pipeline[52].stage/qa_reg[29]/C
                         clock pessimism              0.180    19.357    
                         clock uncertainty           -0.035    19.322    
    SLICE_X57Y122        FDRE (Setup_fdre_C_D)        0.062    19.384    miner/Lshapipe/pipeline[52].stage/qa_reg[29]
  -------------------------------------------------------------------
                         required time                         19.384    
                         arrival time                         -18.320    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 miner/Lshapipe/pipeline[51].stage/qw_reg[37][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Destination:            miner/Lshapipe/pipeline[52].stage/qa_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.280ns  (sys_clk_pin rise@14.280ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.075ns  (logic 4.950ns (37.857%)  route 8.125ns (62.143%))
  Logic Levels:           18  (CARRY4=10 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 19.177 - 14.280 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       1.621     5.224    miner/Lshapipe/pipeline[51].stage/clk_IBUF_BUFG
    SLICE_X42Y71         FDRE                                         r  miner/Lshapipe/pipeline[51].stage/qw_reg[37][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.478     5.702 r  miner/Lshapipe/pipeline[51].stage/qw_reg[37][5]/Q
                         net (fo=4, routed)           1.048     6.749    miner/Lshapipe/pipeline[51].stage/w[52][37]_24[5]
    SLICE_X42Y75         LUT3 (Prop_lut3_I2_O)        0.327     7.076 r  miner/Lshapipe/pipeline[51].stage/qw[52][7]_i_21/O
                         net (fo=3, routed)           0.499     7.575    miner/Lshapipe/pipeline[51].stage/pipeline[52].stage/ls0out[2]
    SLICE_X44Y74         LUT3 (Prop_lut3_I2_O)        0.328     7.903 r  miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_11/O
                         net (fo=3, routed)           0.513     8.416    miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_11_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I1_O)        0.124     8.540 r  miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_2/O
                         net (fo=2, routed)           0.640     9.180    miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_2_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.304 r  miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_6/O
                         net (fo=1, routed)           0.000     9.304    miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_6_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.705 r  miner/Lshapipe/pipeline[51].stage/qw_reg[52][3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.714    miner/Lshapipe/pipeline[51].stage/qw_reg[52][3]_i_1_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.828 r  miner/Lshapipe/pipeline[51].stage/qw_reg[52][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    miner/Lshapipe/pipeline[51].stage/qw_reg[52][7]_i_1_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.942 r  miner/Lshapipe/pipeline[51].stage/qw_reg[52][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.942    miner/Lshapipe/pipeline[51].stage/qw_reg[52][11]_i_1_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.198 r  miner/Lshapipe/pipeline[51].stage/qw_reg[52][15]_i_1/O[2]
                         net (fo=5, routed)           2.537    12.735    miner/Lshapipe/pipeline[51].stage/D[14]
    SLICE_X62Y122        LUT5 (Prop_lut5_I0_O)        0.328    13.063 r  miner/Lshapipe/pipeline[51].stage/qa[23]_i_33__31/O
                         net (fo=3, routed)           0.913    13.976    miner/Lshapipe/pipeline[51].stage/qa[23]_i_33__31_n_0
    SLICE_X61Y121        LUT6 (Prop_lut6_I0_O)        0.348    14.324 r  miner/Lshapipe/pipeline[51].stage/qa[19]_i_15__32/O
                         net (fo=2, routed)           0.607    14.931    miner/Lshapipe/pipeline[51].stage/qa[19]_i_15__32_n_0
    SLICE_X60Y121        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.327 r  miner/Lshapipe/pipeline[51].stage/qa_reg[19]_i_14__18/CO[3]
                         net (fo=1, routed)           0.000    15.327    miner/Lshapipe/pipeline[51].stage/qa_reg[19]_i_14__18_n_0
    SLICE_X60Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.444 r  miner/Lshapipe/pipeline[51].stage/qa_reg[23]_i_14__20/CO[3]
                         net (fo=1, routed)           0.000    15.444    miner/Lshapipe/pipeline[51].stage/qa_reg[23]_i_14__20_n_0
    SLICE_X60Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.561 r  miner/Lshapipe/pipeline[51].stage/qa_reg[27]_i_14__20/CO[3]
                         net (fo=1, routed)           0.000    15.561    miner/Lshapipe/pipeline[51].stage/qa_reg[27]_i_14__20_n_0
    SLICE_X60Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.800 r  miner/Lshapipe/pipeline[51].stage/qa_reg[31]_i_13__20/O[2]
                         net (fo=3, routed)           0.760    16.560    miner/Lshapipe/pipeline[51].stage/pipeline[52].stage/T1[26]
    SLICE_X56Y121        LUT5 (Prop_lut5_I4_O)        0.301    16.861 r  miner/Lshapipe/pipeline[51].stage/qa[27]_i_2__35/O
                         net (fo=2, routed)           0.600    17.461    miner/Lshapipe/pipeline[51].stage/qa[27]_i_2__35_n_0
    SLICE_X57Y121        LUT6 (Prop_lut6_I0_O)        0.124    17.585 r  miner/Lshapipe/pipeline[51].stage/qa[27]_i_6__35/O
                         net (fo=1, routed)           0.000    17.585    miner/Lshapipe/pipeline[51].stage/qa[27]_i_6__35_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.986 r  miner/Lshapipe/pipeline[51].stage/qa_reg[27]_i_1__35/CO[3]
                         net (fo=1, routed)           0.000    17.986    miner/Lshapipe/pipeline[51].stage/qa_reg[27]_i_1__35_n_0
    SLICE_X57Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.299 r  miner/Lshapipe/pipeline[51].stage/qa_reg[31]_i_1__35/O[3]
                         net (fo=1, routed)           0.000    18.299    miner/Lshapipe/pipeline[52].stage/qa_reg[31]_1[31]
    SLICE_X57Y122        FDRE                                         r  miner/Lshapipe/pipeline[52].stage/qa_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.280    14.280 r  
    E3                                                0.000    14.280 r  clk (IN)
                         net (fo=0)                   0.000    14.280    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.691 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.611    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.702 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       1.475    19.177    miner/Lshapipe/pipeline[52].stage/clk_IBUF_BUFG
    SLICE_X57Y122        FDRE                                         r  miner/Lshapipe/pipeline[52].stage/qa_reg[31]/C
                         clock pessimism              0.180    19.357    
                         clock uncertainty           -0.035    19.322    
    SLICE_X57Y122        FDRE (Setup_fdre_C_D)        0.062    19.384    miner/Lshapipe/pipeline[52].stage/qa_reg[31]
  -------------------------------------------------------------------
                         required time                         19.384    
                         arrival time                         -18.299    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 miner/Lshapipe/pipeline[51].stage/qw_reg[37][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Destination:            miner/Lshapipe/pipeline[52].stage/qa_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.280ns  (sys_clk_pin rise@14.280ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.001ns  (logic 4.876ns (37.504%)  route 8.125ns (62.496%))
  Logic Levels:           18  (CARRY4=10 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 19.177 - 14.280 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       1.621     5.224    miner/Lshapipe/pipeline[51].stage/clk_IBUF_BUFG
    SLICE_X42Y71         FDRE                                         r  miner/Lshapipe/pipeline[51].stage/qw_reg[37][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.478     5.702 r  miner/Lshapipe/pipeline[51].stage/qw_reg[37][5]/Q
                         net (fo=4, routed)           1.048     6.749    miner/Lshapipe/pipeline[51].stage/w[52][37]_24[5]
    SLICE_X42Y75         LUT3 (Prop_lut3_I2_O)        0.327     7.076 r  miner/Lshapipe/pipeline[51].stage/qw[52][7]_i_21/O
                         net (fo=3, routed)           0.499     7.575    miner/Lshapipe/pipeline[51].stage/pipeline[52].stage/ls0out[2]
    SLICE_X44Y74         LUT3 (Prop_lut3_I2_O)        0.328     7.903 r  miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_11/O
                         net (fo=3, routed)           0.513     8.416    miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_11_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I1_O)        0.124     8.540 r  miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_2/O
                         net (fo=2, routed)           0.640     9.180    miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_2_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.304 r  miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_6/O
                         net (fo=1, routed)           0.000     9.304    miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_6_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.705 r  miner/Lshapipe/pipeline[51].stage/qw_reg[52][3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.714    miner/Lshapipe/pipeline[51].stage/qw_reg[52][3]_i_1_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.828 r  miner/Lshapipe/pipeline[51].stage/qw_reg[52][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    miner/Lshapipe/pipeline[51].stage/qw_reg[52][7]_i_1_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.942 r  miner/Lshapipe/pipeline[51].stage/qw_reg[52][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.942    miner/Lshapipe/pipeline[51].stage/qw_reg[52][11]_i_1_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.198 r  miner/Lshapipe/pipeline[51].stage/qw_reg[52][15]_i_1/O[2]
                         net (fo=5, routed)           2.537    12.735    miner/Lshapipe/pipeline[51].stage/D[14]
    SLICE_X62Y122        LUT5 (Prop_lut5_I0_O)        0.328    13.063 r  miner/Lshapipe/pipeline[51].stage/qa[23]_i_33__31/O
                         net (fo=3, routed)           0.913    13.976    miner/Lshapipe/pipeline[51].stage/qa[23]_i_33__31_n_0
    SLICE_X61Y121        LUT6 (Prop_lut6_I0_O)        0.348    14.324 r  miner/Lshapipe/pipeline[51].stage/qa[19]_i_15__32/O
                         net (fo=2, routed)           0.607    14.931    miner/Lshapipe/pipeline[51].stage/qa[19]_i_15__32_n_0
    SLICE_X60Y121        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.327 r  miner/Lshapipe/pipeline[51].stage/qa_reg[19]_i_14__18/CO[3]
                         net (fo=1, routed)           0.000    15.327    miner/Lshapipe/pipeline[51].stage/qa_reg[19]_i_14__18_n_0
    SLICE_X60Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.444 r  miner/Lshapipe/pipeline[51].stage/qa_reg[23]_i_14__20/CO[3]
                         net (fo=1, routed)           0.000    15.444    miner/Lshapipe/pipeline[51].stage/qa_reg[23]_i_14__20_n_0
    SLICE_X60Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.561 r  miner/Lshapipe/pipeline[51].stage/qa_reg[27]_i_14__20/CO[3]
                         net (fo=1, routed)           0.000    15.561    miner/Lshapipe/pipeline[51].stage/qa_reg[27]_i_14__20_n_0
    SLICE_X60Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.800 r  miner/Lshapipe/pipeline[51].stage/qa_reg[31]_i_13__20/O[2]
                         net (fo=3, routed)           0.760    16.560    miner/Lshapipe/pipeline[51].stage/pipeline[52].stage/T1[26]
    SLICE_X56Y121        LUT5 (Prop_lut5_I4_O)        0.301    16.861 r  miner/Lshapipe/pipeline[51].stage/qa[27]_i_2__35/O
                         net (fo=2, routed)           0.600    17.461    miner/Lshapipe/pipeline[51].stage/qa[27]_i_2__35_n_0
    SLICE_X57Y121        LUT6 (Prop_lut6_I0_O)        0.124    17.585 r  miner/Lshapipe/pipeline[51].stage/qa[27]_i_6__35/O
                         net (fo=1, routed)           0.000    17.585    miner/Lshapipe/pipeline[51].stage/qa[27]_i_6__35_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.986 r  miner/Lshapipe/pipeline[51].stage/qa_reg[27]_i_1__35/CO[3]
                         net (fo=1, routed)           0.000    17.986    miner/Lshapipe/pipeline[51].stage/qa_reg[27]_i_1__35_n_0
    SLICE_X57Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.225 r  miner/Lshapipe/pipeline[51].stage/qa_reg[31]_i_1__35/O[2]
                         net (fo=1, routed)           0.000    18.225    miner/Lshapipe/pipeline[52].stage/qa_reg[31]_1[30]
    SLICE_X57Y122        FDRE                                         r  miner/Lshapipe/pipeline[52].stage/qa_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.280    14.280 r  
    E3                                                0.000    14.280 r  clk (IN)
                         net (fo=0)                   0.000    14.280    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.691 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.611    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.702 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       1.475    19.177    miner/Lshapipe/pipeline[52].stage/clk_IBUF_BUFG
    SLICE_X57Y122        FDRE                                         r  miner/Lshapipe/pipeline[52].stage/qa_reg[30]/C
                         clock pessimism              0.180    19.357    
                         clock uncertainty           -0.035    19.322    
    SLICE_X57Y122        FDRE (Setup_fdre_C_D)        0.062    19.384    miner/Lshapipe/pipeline[52].stage/qa_reg[30]
  -------------------------------------------------------------------
                         required time                         19.384    
                         arrival time                         -18.225    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 miner/Lshapipe/pipeline[51].stage/qw_reg[37][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Destination:            miner/Lshapipe/pipeline[52].stage/qa_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.280ns  (sys_clk_pin rise@14.280ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.985ns  (logic 4.860ns (37.427%)  route 8.125ns (62.573%))
  Logic Levels:           18  (CARRY4=10 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 19.177 - 14.280 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       1.621     5.224    miner/Lshapipe/pipeline[51].stage/clk_IBUF_BUFG
    SLICE_X42Y71         FDRE                                         r  miner/Lshapipe/pipeline[51].stage/qw_reg[37][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.478     5.702 r  miner/Lshapipe/pipeline[51].stage/qw_reg[37][5]/Q
                         net (fo=4, routed)           1.048     6.749    miner/Lshapipe/pipeline[51].stage/w[52][37]_24[5]
    SLICE_X42Y75         LUT3 (Prop_lut3_I2_O)        0.327     7.076 r  miner/Lshapipe/pipeline[51].stage/qw[52][7]_i_21/O
                         net (fo=3, routed)           0.499     7.575    miner/Lshapipe/pipeline[51].stage/pipeline[52].stage/ls0out[2]
    SLICE_X44Y74         LUT3 (Prop_lut3_I2_O)        0.328     7.903 r  miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_11/O
                         net (fo=3, routed)           0.513     8.416    miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_11_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I1_O)        0.124     8.540 r  miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_2/O
                         net (fo=2, routed)           0.640     9.180    miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_2_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.304 r  miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_6/O
                         net (fo=1, routed)           0.000     9.304    miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_6_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.705 r  miner/Lshapipe/pipeline[51].stage/qw_reg[52][3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.714    miner/Lshapipe/pipeline[51].stage/qw_reg[52][3]_i_1_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.828 r  miner/Lshapipe/pipeline[51].stage/qw_reg[52][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    miner/Lshapipe/pipeline[51].stage/qw_reg[52][7]_i_1_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.942 r  miner/Lshapipe/pipeline[51].stage/qw_reg[52][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.942    miner/Lshapipe/pipeline[51].stage/qw_reg[52][11]_i_1_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.198 r  miner/Lshapipe/pipeline[51].stage/qw_reg[52][15]_i_1/O[2]
                         net (fo=5, routed)           2.537    12.735    miner/Lshapipe/pipeline[51].stage/D[14]
    SLICE_X62Y122        LUT5 (Prop_lut5_I0_O)        0.328    13.063 r  miner/Lshapipe/pipeline[51].stage/qa[23]_i_33__31/O
                         net (fo=3, routed)           0.913    13.976    miner/Lshapipe/pipeline[51].stage/qa[23]_i_33__31_n_0
    SLICE_X61Y121        LUT6 (Prop_lut6_I0_O)        0.348    14.324 r  miner/Lshapipe/pipeline[51].stage/qa[19]_i_15__32/O
                         net (fo=2, routed)           0.607    14.931    miner/Lshapipe/pipeline[51].stage/qa[19]_i_15__32_n_0
    SLICE_X60Y121        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.327 r  miner/Lshapipe/pipeline[51].stage/qa_reg[19]_i_14__18/CO[3]
                         net (fo=1, routed)           0.000    15.327    miner/Lshapipe/pipeline[51].stage/qa_reg[19]_i_14__18_n_0
    SLICE_X60Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.444 r  miner/Lshapipe/pipeline[51].stage/qa_reg[23]_i_14__20/CO[3]
                         net (fo=1, routed)           0.000    15.444    miner/Lshapipe/pipeline[51].stage/qa_reg[23]_i_14__20_n_0
    SLICE_X60Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.561 r  miner/Lshapipe/pipeline[51].stage/qa_reg[27]_i_14__20/CO[3]
                         net (fo=1, routed)           0.000    15.561    miner/Lshapipe/pipeline[51].stage/qa_reg[27]_i_14__20_n_0
    SLICE_X60Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.800 r  miner/Lshapipe/pipeline[51].stage/qa_reg[31]_i_13__20/O[2]
                         net (fo=3, routed)           0.760    16.560    miner/Lshapipe/pipeline[51].stage/pipeline[52].stage/T1[26]
    SLICE_X56Y121        LUT5 (Prop_lut5_I4_O)        0.301    16.861 r  miner/Lshapipe/pipeline[51].stage/qa[27]_i_2__35/O
                         net (fo=2, routed)           0.600    17.461    miner/Lshapipe/pipeline[51].stage/qa[27]_i_2__35_n_0
    SLICE_X57Y121        LUT6 (Prop_lut6_I0_O)        0.124    17.585 r  miner/Lshapipe/pipeline[51].stage/qa[27]_i_6__35/O
                         net (fo=1, routed)           0.000    17.585    miner/Lshapipe/pipeline[51].stage/qa[27]_i_6__35_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.986 r  miner/Lshapipe/pipeline[51].stage/qa_reg[27]_i_1__35/CO[3]
                         net (fo=1, routed)           0.000    17.986    miner/Lshapipe/pipeline[51].stage/qa_reg[27]_i_1__35_n_0
    SLICE_X57Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.209 r  miner/Lshapipe/pipeline[51].stage/qa_reg[31]_i_1__35/O[0]
                         net (fo=1, routed)           0.000    18.209    miner/Lshapipe/pipeline[52].stage/qa_reg[31]_1[28]
    SLICE_X57Y122        FDRE                                         r  miner/Lshapipe/pipeline[52].stage/qa_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.280    14.280 r  
    E3                                                0.000    14.280 r  clk (IN)
                         net (fo=0)                   0.000    14.280    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.691 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.611    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.702 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       1.475    19.177    miner/Lshapipe/pipeline[52].stage/clk_IBUF_BUFG
    SLICE_X57Y122        FDRE                                         r  miner/Lshapipe/pipeline[52].stage/qa_reg[28]/C
                         clock pessimism              0.180    19.357    
                         clock uncertainty           -0.035    19.322    
    SLICE_X57Y122        FDRE (Setup_fdre_C_D)        0.062    19.384    miner/Lshapipe/pipeline[52].stage/qa_reg[28]
  -------------------------------------------------------------------
                         required time                         19.384    
                         arrival time                         -18.209    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 miner/Lshapipe/pipeline[51].stage/qw_reg[37][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Destination:            miner/Lshapipe/pipeline[52].stage/qa_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.280ns  (sys_clk_pin rise@14.280ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.951ns  (logic 4.950ns (38.220%)  route 8.001ns (61.780%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 19.179 - 14.280 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       1.621     5.224    miner/Lshapipe/pipeline[51].stage/clk_IBUF_BUFG
    SLICE_X42Y71         FDRE                                         r  miner/Lshapipe/pipeline[51].stage/qw_reg[37][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.478     5.702 r  miner/Lshapipe/pipeline[51].stage/qw_reg[37][5]/Q
                         net (fo=4, routed)           1.048     6.749    miner/Lshapipe/pipeline[51].stage/w[52][37]_24[5]
    SLICE_X42Y75         LUT3 (Prop_lut3_I2_O)        0.327     7.076 r  miner/Lshapipe/pipeline[51].stage/qw[52][7]_i_21/O
                         net (fo=3, routed)           0.499     7.575    miner/Lshapipe/pipeline[51].stage/pipeline[52].stage/ls0out[2]
    SLICE_X44Y74         LUT3 (Prop_lut3_I2_O)        0.328     7.903 r  miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_11/O
                         net (fo=3, routed)           0.513     8.416    miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_11_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I1_O)        0.124     8.540 r  miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_2/O
                         net (fo=2, routed)           0.640     9.180    miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_2_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.304 r  miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_6/O
                         net (fo=1, routed)           0.000     9.304    miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_6_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.705 r  miner/Lshapipe/pipeline[51].stage/qw_reg[52][3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.714    miner/Lshapipe/pipeline[51].stage/qw_reg[52][3]_i_1_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.828 r  miner/Lshapipe/pipeline[51].stage/qw_reg[52][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    miner/Lshapipe/pipeline[51].stage/qw_reg[52][7]_i_1_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.942 r  miner/Lshapipe/pipeline[51].stage/qw_reg[52][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.942    miner/Lshapipe/pipeline[51].stage/qw_reg[52][11]_i_1_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.198 r  miner/Lshapipe/pipeline[51].stage/qw_reg[52][15]_i_1/O[2]
                         net (fo=5, routed)           2.537    12.735    miner/Lshapipe/pipeline[51].stage/D[14]
    SLICE_X62Y122        LUT5 (Prop_lut5_I0_O)        0.328    13.063 r  miner/Lshapipe/pipeline[51].stage/qa[23]_i_33__31/O
                         net (fo=3, routed)           0.913    13.976    miner/Lshapipe/pipeline[51].stage/qa[23]_i_33__31_n_0
    SLICE_X61Y121        LUT6 (Prop_lut6_I0_O)        0.348    14.324 r  miner/Lshapipe/pipeline[51].stage/qa[19]_i_15__32/O
                         net (fo=2, routed)           0.607    14.931    miner/Lshapipe/pipeline[51].stage/qa[19]_i_15__32_n_0
    SLICE_X60Y121        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.327 r  miner/Lshapipe/pipeline[51].stage/qa_reg[19]_i_14__18/CO[3]
                         net (fo=1, routed)           0.000    15.327    miner/Lshapipe/pipeline[51].stage/qa_reg[19]_i_14__18_n_0
    SLICE_X60Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.642 r  miner/Lshapipe/pipeline[51].stage/qa_reg[23]_i_14__20/O[3]
                         net (fo=3, routed)           0.653    16.295    miner/Lshapipe/pipeline[51].stage/pipeline[52].stage/T1[19]
    SLICE_X56Y120        LUT5 (Prop_lut5_I4_O)        0.307    16.602 r  miner/Lshapipe/pipeline[51].stage/qa[23]_i_5__34/O
                         net (fo=2, routed)           0.583    17.185    miner/Lshapipe/pipeline[51].stage/qa[23]_i_5__34_n_0
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.124    17.309 r  miner/Lshapipe/pipeline[51].stage/qa[23]_i_9__35/O
                         net (fo=1, routed)           0.000    17.309    miner/Lshapipe/pipeline[51].stage/qa[23]_i_9__35_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.841 r  miner/Lshapipe/pipeline[51].stage/qa_reg[23]_i_1__35/CO[3]
                         net (fo=1, routed)           0.000    17.841    miner/Lshapipe/pipeline[51].stage/qa_reg[23]_i_1__35_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.175 r  miner/Lshapipe/pipeline[51].stage/qa_reg[27]_i_1__35/O[1]
                         net (fo=1, routed)           0.000    18.175    miner/Lshapipe/pipeline[52].stage/qa_reg[31]_1[25]
    SLICE_X57Y121        FDRE                                         r  miner/Lshapipe/pipeline[52].stage/qa_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.280    14.280 r  
    E3                                                0.000    14.280 r  clk (IN)
                         net (fo=0)                   0.000    14.280    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.691 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.611    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.702 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       1.477    19.179    miner/Lshapipe/pipeline[52].stage/clk_IBUF_BUFG
    SLICE_X57Y121        FDRE                                         r  miner/Lshapipe/pipeline[52].stage/qa_reg[25]/C
                         clock pessimism              0.180    19.359    
                         clock uncertainty           -0.035    19.324    
    SLICE_X57Y121        FDRE (Setup_fdre_C_D)        0.062    19.386    miner/Lshapipe/pipeline[52].stage/qa_reg[25]
  -------------------------------------------------------------------
                         required time                         19.386    
                         arrival time                         -18.175    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 miner/Lshapipe/pipeline[51].stage/qw_reg[37][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Destination:            miner/Lshapipe/pipeline[52].stage/qa_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.280ns  (sys_clk_pin rise@14.280ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.930ns  (logic 4.929ns (38.120%)  route 8.001ns (61.880%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 19.179 - 14.280 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       1.621     5.224    miner/Lshapipe/pipeline[51].stage/clk_IBUF_BUFG
    SLICE_X42Y71         FDRE                                         r  miner/Lshapipe/pipeline[51].stage/qw_reg[37][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.478     5.702 r  miner/Lshapipe/pipeline[51].stage/qw_reg[37][5]/Q
                         net (fo=4, routed)           1.048     6.749    miner/Lshapipe/pipeline[51].stage/w[52][37]_24[5]
    SLICE_X42Y75         LUT3 (Prop_lut3_I2_O)        0.327     7.076 r  miner/Lshapipe/pipeline[51].stage/qw[52][7]_i_21/O
                         net (fo=3, routed)           0.499     7.575    miner/Lshapipe/pipeline[51].stage/pipeline[52].stage/ls0out[2]
    SLICE_X44Y74         LUT3 (Prop_lut3_I2_O)        0.328     7.903 r  miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_11/O
                         net (fo=3, routed)           0.513     8.416    miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_11_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I1_O)        0.124     8.540 r  miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_2/O
                         net (fo=2, routed)           0.640     9.180    miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_2_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.304 r  miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_6/O
                         net (fo=1, routed)           0.000     9.304    miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_6_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.705 r  miner/Lshapipe/pipeline[51].stage/qw_reg[52][3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.714    miner/Lshapipe/pipeline[51].stage/qw_reg[52][3]_i_1_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.828 r  miner/Lshapipe/pipeline[51].stage/qw_reg[52][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    miner/Lshapipe/pipeline[51].stage/qw_reg[52][7]_i_1_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.942 r  miner/Lshapipe/pipeline[51].stage/qw_reg[52][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.942    miner/Lshapipe/pipeline[51].stage/qw_reg[52][11]_i_1_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.198 r  miner/Lshapipe/pipeline[51].stage/qw_reg[52][15]_i_1/O[2]
                         net (fo=5, routed)           2.537    12.735    miner/Lshapipe/pipeline[51].stage/D[14]
    SLICE_X62Y122        LUT5 (Prop_lut5_I0_O)        0.328    13.063 r  miner/Lshapipe/pipeline[51].stage/qa[23]_i_33__31/O
                         net (fo=3, routed)           0.913    13.976    miner/Lshapipe/pipeline[51].stage/qa[23]_i_33__31_n_0
    SLICE_X61Y121        LUT6 (Prop_lut6_I0_O)        0.348    14.324 r  miner/Lshapipe/pipeline[51].stage/qa[19]_i_15__32/O
                         net (fo=2, routed)           0.607    14.931    miner/Lshapipe/pipeline[51].stage/qa[19]_i_15__32_n_0
    SLICE_X60Y121        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.327 r  miner/Lshapipe/pipeline[51].stage/qa_reg[19]_i_14__18/CO[3]
                         net (fo=1, routed)           0.000    15.327    miner/Lshapipe/pipeline[51].stage/qa_reg[19]_i_14__18_n_0
    SLICE_X60Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.642 r  miner/Lshapipe/pipeline[51].stage/qa_reg[23]_i_14__20/O[3]
                         net (fo=3, routed)           0.653    16.295    miner/Lshapipe/pipeline[51].stage/pipeline[52].stage/T1[19]
    SLICE_X56Y120        LUT5 (Prop_lut5_I4_O)        0.307    16.602 r  miner/Lshapipe/pipeline[51].stage/qa[23]_i_5__34/O
                         net (fo=2, routed)           0.583    17.185    miner/Lshapipe/pipeline[51].stage/qa[23]_i_5__34_n_0
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.124    17.309 r  miner/Lshapipe/pipeline[51].stage/qa[23]_i_9__35/O
                         net (fo=1, routed)           0.000    17.309    miner/Lshapipe/pipeline[51].stage/qa[23]_i_9__35_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.841 r  miner/Lshapipe/pipeline[51].stage/qa_reg[23]_i_1__35/CO[3]
                         net (fo=1, routed)           0.000    17.841    miner/Lshapipe/pipeline[51].stage/qa_reg[23]_i_1__35_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.154 r  miner/Lshapipe/pipeline[51].stage/qa_reg[27]_i_1__35/O[3]
                         net (fo=1, routed)           0.000    18.154    miner/Lshapipe/pipeline[52].stage/qa_reg[31]_1[27]
    SLICE_X57Y121        FDRE                                         r  miner/Lshapipe/pipeline[52].stage/qa_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.280    14.280 r  
    E3                                                0.000    14.280 r  clk (IN)
                         net (fo=0)                   0.000    14.280    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.691 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.611    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.702 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       1.477    19.179    miner/Lshapipe/pipeline[52].stage/clk_IBUF_BUFG
    SLICE_X57Y121        FDRE                                         r  miner/Lshapipe/pipeline[52].stage/qa_reg[27]/C
                         clock pessimism              0.180    19.359    
                         clock uncertainty           -0.035    19.324    
    SLICE_X57Y121        FDRE (Setup_fdre_C_D)        0.062    19.386    miner/Lshapipe/pipeline[52].stage/qa_reg[27]
  -------------------------------------------------------------------
                         required time                         19.386    
                         arrival time                         -18.154    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 miner/Lshapipe/pipeline[50].stage/qw_reg[36][23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Destination:            miner/Lshapipe/pipeline[51].stage/qa_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.280ns  (sys_clk_pin rise@14.280ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.879ns  (logic 4.573ns (35.508%)  route 8.306ns (64.492%))
  Logic Levels:           17  (CARRY4=9 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 19.185 - 14.280 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       1.617     5.220    miner/Lshapipe/pipeline[50].stage/clk_IBUF_BUFG
    SLICE_X46Y72         FDRE                                         r  miner/Lshapipe/pipeline[50].stage/qw_reg[36][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDRE (Prop_fdre_C_Q)         0.478     5.698 r  miner/Lshapipe/pipeline[50].stage/qw_reg[36][23]/Q
                         net (fo=4, routed)           1.290     6.988    miner/Lshapipe/pipeline[50].stage/w[51][36]_22[23]
    SLICE_X49Y76         LUT3 (Prop_lut3_I0_O)        0.328     7.316 r  miner/Lshapipe/pipeline[50].stage/qw[51][7]_i_10/O
                         net (fo=3, routed)           0.810     8.126    miner/Lshapipe/pipeline[50].stage/pipeline[51].stage/ls0out[5]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.327     8.453 r  miner/Lshapipe/pipeline[50].stage/qw[51][7]_i_14/O
                         net (fo=2, routed)           0.586     9.039    miner/Lshapipe/pipeline[50].stage/qw[51][7]_i_14_n_0
    SLICE_X51Y80         LUT5 (Prop_lut5_I1_O)        0.124     9.163 r  miner/Lshapipe/pipeline[50].stage/qw[51][7]_i_3/O
                         net (fo=2, routed)           0.554     9.717    miner/Lshapipe/pipeline[50].stage/qw[51][7]_i_3_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I0_O)        0.124     9.841 r  miner/Lshapipe/pipeline[50].stage/qw[51][7]_i_7/O
                         net (fo=1, routed)           0.000     9.841    miner/Lshapipe/pipeline[50].stage/qw[51][7]_i_7_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.239 r  miner/Lshapipe/pipeline[50].stage/qw_reg[51][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.239    miner/Lshapipe/pipeline[50].stage/qw_reg[51][7]_i_1_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.353 r  miner/Lshapipe/pipeline[50].stage/qw_reg[51][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.353    miner/Lshapipe/pipeline[50].stage/qw_reg[51][11]_i_1_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.467 r  miner/Lshapipe/pipeline[50].stage/qw_reg[51][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.467    miner/Lshapipe/pipeline[50].stage/qw_reg[51][15]_i_1_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.702 r  miner/Lshapipe/pipeline[50].stage/qw_reg[51][19]_i_1/O[0]
                         net (fo=5, routed)           2.274    12.976    miner/Lshapipe/pipeline[50].stage/D[16]
    SLICE_X68Y119        LUT5 (Prop_lut5_I4_O)        0.299    13.275 r  miner/Lshapipe/pipeline[50].stage/qa[23]_i_23__30/O
                         net (fo=3, routed)           1.000    14.275    miner/Lshapipe/pipeline[50].stage/qa[23]_i_23__30_n_0
    SLICE_X68Y119        LUT6 (Prop_lut6_I0_O)        0.124    14.399 r  miner/Lshapipe/pipeline[50].stage/qa[23]_i_15__29/O
                         net (fo=2, routed)           0.637    15.036    miner/Lshapipe/pipeline[50].stage/qa[23]_i_15__29_n_0
    SLICE_X66Y118        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.432 r  miner/Lshapipe/pipeline[50].stage/qa_reg[23]_i_14__19/CO[3]
                         net (fo=1, routed)           0.000    15.432    miner/Lshapipe/pipeline[50].stage/qa_reg[23]_i_14__19_n_0
    SLICE_X66Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.549 r  miner/Lshapipe/pipeline[50].stage/qa_reg[27]_i_14__19/CO[3]
                         net (fo=1, routed)           0.000    15.549    miner/Lshapipe/pipeline[50].stage/qa_reg[27]_i_14__19_n_0
    SLICE_X66Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.666 r  miner/Lshapipe/pipeline[50].stage/qa_reg[31]_i_13__19/CO[3]
                         net (fo=1, routed)           0.000    15.666    miner/Lshapipe/pipeline[50].stage/qa_reg[31]_i_13__19_n_0
    SLICE_X66Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.885 r  miner/Lshapipe/pipeline[50].stage/qa_reg[31]_i_10__20/O[0]
                         net (fo=3, routed)           0.598    16.483    miner/Lshapipe/pipeline[50].stage/pipeline[51].stage/T1[28]
    SLICE_X63Y122        LUT5 (Prop_lut5_I4_O)        0.295    16.778 r  miner/Lshapipe/pipeline[50].stage/qa[31]_i_3__32/O
                         net (fo=2, routed)           0.557    17.334    miner/Lshapipe/pipeline[50].stage/qa[31]_i_3__32_n_0
    SLICE_X63Y121        LUT6 (Prop_lut6_I0_O)        0.124    17.458 r  miner/Lshapipe/pipeline[50].stage/qa[31]_i_7__34/O
                         net (fo=1, routed)           0.000    17.458    miner/Lshapipe/pipeline[50].stage/qa[31]_i_7__34_n_0
    SLICE_X63Y121        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.098 r  miner/Lshapipe/pipeline[50].stage/qa_reg[31]_i_1__34/O[3]
                         net (fo=1, routed)           0.000    18.098    miner/Lshapipe/pipeline[51].stage/qa_reg[31]_1[31]
    SLICE_X63Y121        FDRE                                         r  miner/Lshapipe/pipeline[51].stage/qa_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.280    14.280 r  
    E3                                                0.000    14.280 r  clk (IN)
                         net (fo=0)                   0.000    14.280    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.691 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.611    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.702 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       1.483    19.185    miner/Lshapipe/pipeline[51].stage/clk_IBUF_BUFG
    SLICE_X63Y121        FDRE                                         r  miner/Lshapipe/pipeline[51].stage/qa_reg[31]/C
                         clock pessimism              0.180    19.365    
                         clock uncertainty           -0.035    19.330    
    SLICE_X63Y121        FDRE (Setup_fdre_C_D)        0.062    19.392    miner/Lshapipe/pipeline[51].stage/qa_reg[31]
  -------------------------------------------------------------------
                         required time                         19.392    
                         arrival time                         -18.098    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 miner/Lshapipe/pipeline[51].stage/qw_reg[37][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Destination:            miner/Lshapipe/pipeline[52].stage/qa_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.280ns  (sys_clk_pin rise@14.280ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.856ns  (logic 4.855ns (37.763%)  route 8.001ns (62.237%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 19.179 - 14.280 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       1.621     5.224    miner/Lshapipe/pipeline[51].stage/clk_IBUF_BUFG
    SLICE_X42Y71         FDRE                                         r  miner/Lshapipe/pipeline[51].stage/qw_reg[37][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.478     5.702 r  miner/Lshapipe/pipeline[51].stage/qw_reg[37][5]/Q
                         net (fo=4, routed)           1.048     6.749    miner/Lshapipe/pipeline[51].stage/w[52][37]_24[5]
    SLICE_X42Y75         LUT3 (Prop_lut3_I2_O)        0.327     7.076 r  miner/Lshapipe/pipeline[51].stage/qw[52][7]_i_21/O
                         net (fo=3, routed)           0.499     7.575    miner/Lshapipe/pipeline[51].stage/pipeline[52].stage/ls0out[2]
    SLICE_X44Y74         LUT3 (Prop_lut3_I2_O)        0.328     7.903 r  miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_11/O
                         net (fo=3, routed)           0.513     8.416    miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_11_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I1_O)        0.124     8.540 r  miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_2/O
                         net (fo=2, routed)           0.640     9.180    miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_2_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.304 r  miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_6/O
                         net (fo=1, routed)           0.000     9.304    miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_6_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.705 r  miner/Lshapipe/pipeline[51].stage/qw_reg[52][3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.714    miner/Lshapipe/pipeline[51].stage/qw_reg[52][3]_i_1_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.828 r  miner/Lshapipe/pipeline[51].stage/qw_reg[52][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    miner/Lshapipe/pipeline[51].stage/qw_reg[52][7]_i_1_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.942 r  miner/Lshapipe/pipeline[51].stage/qw_reg[52][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.942    miner/Lshapipe/pipeline[51].stage/qw_reg[52][11]_i_1_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.198 r  miner/Lshapipe/pipeline[51].stage/qw_reg[52][15]_i_1/O[2]
                         net (fo=5, routed)           2.537    12.735    miner/Lshapipe/pipeline[51].stage/D[14]
    SLICE_X62Y122        LUT5 (Prop_lut5_I0_O)        0.328    13.063 r  miner/Lshapipe/pipeline[51].stage/qa[23]_i_33__31/O
                         net (fo=3, routed)           0.913    13.976    miner/Lshapipe/pipeline[51].stage/qa[23]_i_33__31_n_0
    SLICE_X61Y121        LUT6 (Prop_lut6_I0_O)        0.348    14.324 r  miner/Lshapipe/pipeline[51].stage/qa[19]_i_15__32/O
                         net (fo=2, routed)           0.607    14.931    miner/Lshapipe/pipeline[51].stage/qa[19]_i_15__32_n_0
    SLICE_X60Y121        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.327 r  miner/Lshapipe/pipeline[51].stage/qa_reg[19]_i_14__18/CO[3]
                         net (fo=1, routed)           0.000    15.327    miner/Lshapipe/pipeline[51].stage/qa_reg[19]_i_14__18_n_0
    SLICE_X60Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.642 r  miner/Lshapipe/pipeline[51].stage/qa_reg[23]_i_14__20/O[3]
                         net (fo=3, routed)           0.653    16.295    miner/Lshapipe/pipeline[51].stage/pipeline[52].stage/T1[19]
    SLICE_X56Y120        LUT5 (Prop_lut5_I4_O)        0.307    16.602 r  miner/Lshapipe/pipeline[51].stage/qa[23]_i_5__34/O
                         net (fo=2, routed)           0.583    17.185    miner/Lshapipe/pipeline[51].stage/qa[23]_i_5__34_n_0
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.124    17.309 r  miner/Lshapipe/pipeline[51].stage/qa[23]_i_9__35/O
                         net (fo=1, routed)           0.000    17.309    miner/Lshapipe/pipeline[51].stage/qa[23]_i_9__35_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.841 r  miner/Lshapipe/pipeline[51].stage/qa_reg[23]_i_1__35/CO[3]
                         net (fo=1, routed)           0.000    17.841    miner/Lshapipe/pipeline[51].stage/qa_reg[23]_i_1__35_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.080 r  miner/Lshapipe/pipeline[51].stage/qa_reg[27]_i_1__35/O[2]
                         net (fo=1, routed)           0.000    18.080    miner/Lshapipe/pipeline[52].stage/qa_reg[31]_1[26]
    SLICE_X57Y121        FDRE                                         r  miner/Lshapipe/pipeline[52].stage/qa_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.280    14.280 r  
    E3                                                0.000    14.280 r  clk (IN)
                         net (fo=0)                   0.000    14.280    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.691 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.611    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.702 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       1.477    19.179    miner/Lshapipe/pipeline[52].stage/clk_IBUF_BUFG
    SLICE_X57Y121        FDRE                                         r  miner/Lshapipe/pipeline[52].stage/qa_reg[26]/C
                         clock pessimism              0.180    19.359    
                         clock uncertainty           -0.035    19.324    
    SLICE_X57Y121        FDRE (Setup_fdre_C_D)        0.062    19.386    miner/Lshapipe/pipeline[52].stage/qa_reg[26]
  -------------------------------------------------------------------
                         required time                         19.386    
                         arrival time                         -18.080    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.322ns  (required time - arrival time)
  Source:                 miner/Lshapipe/pipeline[51].stage/qw_reg[37][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Destination:            miner/Lshapipe/pipeline[52].stage/qa_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.280ns  (sys_clk_pin rise@14.280ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.840ns  (logic 4.839ns (37.686%)  route 8.001ns (62.314%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 19.179 - 14.280 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       1.621     5.224    miner/Lshapipe/pipeline[51].stage/clk_IBUF_BUFG
    SLICE_X42Y71         FDRE                                         r  miner/Lshapipe/pipeline[51].stage/qw_reg[37][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.478     5.702 r  miner/Lshapipe/pipeline[51].stage/qw_reg[37][5]/Q
                         net (fo=4, routed)           1.048     6.749    miner/Lshapipe/pipeline[51].stage/w[52][37]_24[5]
    SLICE_X42Y75         LUT3 (Prop_lut3_I2_O)        0.327     7.076 r  miner/Lshapipe/pipeline[51].stage/qw[52][7]_i_21/O
                         net (fo=3, routed)           0.499     7.575    miner/Lshapipe/pipeline[51].stage/pipeline[52].stage/ls0out[2]
    SLICE_X44Y74         LUT3 (Prop_lut3_I2_O)        0.328     7.903 r  miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_11/O
                         net (fo=3, routed)           0.513     8.416    miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_11_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I1_O)        0.124     8.540 r  miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_2/O
                         net (fo=2, routed)           0.640     9.180    miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_2_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.304 r  miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_6/O
                         net (fo=1, routed)           0.000     9.304    miner/Lshapipe/pipeline[51].stage/qw[52][3]_i_6_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.705 r  miner/Lshapipe/pipeline[51].stage/qw_reg[52][3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.714    miner/Lshapipe/pipeline[51].stage/qw_reg[52][3]_i_1_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.828 r  miner/Lshapipe/pipeline[51].stage/qw_reg[52][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    miner/Lshapipe/pipeline[51].stage/qw_reg[52][7]_i_1_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.942 r  miner/Lshapipe/pipeline[51].stage/qw_reg[52][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.942    miner/Lshapipe/pipeline[51].stage/qw_reg[52][11]_i_1_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.198 r  miner/Lshapipe/pipeline[51].stage/qw_reg[52][15]_i_1/O[2]
                         net (fo=5, routed)           2.537    12.735    miner/Lshapipe/pipeline[51].stage/D[14]
    SLICE_X62Y122        LUT5 (Prop_lut5_I0_O)        0.328    13.063 r  miner/Lshapipe/pipeline[51].stage/qa[23]_i_33__31/O
                         net (fo=3, routed)           0.913    13.976    miner/Lshapipe/pipeline[51].stage/qa[23]_i_33__31_n_0
    SLICE_X61Y121        LUT6 (Prop_lut6_I0_O)        0.348    14.324 r  miner/Lshapipe/pipeline[51].stage/qa[19]_i_15__32/O
                         net (fo=2, routed)           0.607    14.931    miner/Lshapipe/pipeline[51].stage/qa[19]_i_15__32_n_0
    SLICE_X60Y121        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.327 r  miner/Lshapipe/pipeline[51].stage/qa_reg[19]_i_14__18/CO[3]
                         net (fo=1, routed)           0.000    15.327    miner/Lshapipe/pipeline[51].stage/qa_reg[19]_i_14__18_n_0
    SLICE_X60Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.642 r  miner/Lshapipe/pipeline[51].stage/qa_reg[23]_i_14__20/O[3]
                         net (fo=3, routed)           0.653    16.295    miner/Lshapipe/pipeline[51].stage/pipeline[52].stage/T1[19]
    SLICE_X56Y120        LUT5 (Prop_lut5_I4_O)        0.307    16.602 r  miner/Lshapipe/pipeline[51].stage/qa[23]_i_5__34/O
                         net (fo=2, routed)           0.583    17.185    miner/Lshapipe/pipeline[51].stage/qa[23]_i_5__34_n_0
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.124    17.309 r  miner/Lshapipe/pipeline[51].stage/qa[23]_i_9__35/O
                         net (fo=1, routed)           0.000    17.309    miner/Lshapipe/pipeline[51].stage/qa[23]_i_9__35_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.841 r  miner/Lshapipe/pipeline[51].stage/qa_reg[23]_i_1__35/CO[3]
                         net (fo=1, routed)           0.000    17.841    miner/Lshapipe/pipeline[51].stage/qa_reg[23]_i_1__35_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.064 r  miner/Lshapipe/pipeline[51].stage/qa_reg[27]_i_1__35/O[0]
                         net (fo=1, routed)           0.000    18.064    miner/Lshapipe/pipeline[52].stage/qa_reg[31]_1[24]
    SLICE_X57Y121        FDRE                                         r  miner/Lshapipe/pipeline[52].stage/qa_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.280    14.280 r  
    E3                                                0.000    14.280 r  clk (IN)
                         net (fo=0)                   0.000    14.280    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.691 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.611    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.702 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       1.477    19.179    miner/Lshapipe/pipeline[52].stage/clk_IBUF_BUFG
    SLICE_X57Y121        FDRE                                         r  miner/Lshapipe/pipeline[52].stage/qa_reg[24]/C
                         clock pessimism              0.180    19.359    
                         clock uncertainty           -0.035    19.324    
    SLICE_X57Y121        FDRE (Setup_fdre_C_D)        0.062    19.386    miner/Lshapipe/pipeline[52].stage/qa_reg[24]
  -------------------------------------------------------------------
                         required time                         19.386    
                         arrival time                         -18.064    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 miner/Lshapipe/pipeline[32].stage/qw_reg[18][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Destination:            miner/Lshapipe/pipeline[33].stage/qa_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.280ns  (sys_clk_pin rise@14.280ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.750ns  (logic 5.155ns (40.430%)  route 7.595ns (59.570%))
  Logic Levels:           17  (CARRY4=9 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 19.228 - 14.280 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       1.809     5.412    miner/Lshapipe/pipeline[32].stage/clk_IBUF_BUFG
    SLICE_X34Y37         FDRE                                         r  miner/Lshapipe/pipeline[32].stage/qw_reg[18][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.478     5.890 r  miner/Lshapipe/pipeline[32].stage/qw_reg[18][5]/Q
                         net (fo=4, routed)           1.434     7.323    miner/Lshapipe/pipeline[32].stage/w[33][18]_52[5]
    SLICE_X35Y57         LUT3 (Prop_lut3_I2_O)        0.329     7.652 r  miner/Lshapipe/pipeline[32].stage/qw[33][7]_i_21/O
                         net (fo=3, routed)           0.703     8.355    miner/Lshapipe/pipeline[32].stage/pipeline[33].stage/ls0out[2]
    SLICE_X34Y57         LUT2 (Prop_lut2_I1_O)        0.326     8.681 r  miner/Lshapipe/pipeline[32].stage/qw[33][3]_i_10/O
                         net (fo=3, routed)           0.516     9.196    miner/Lshapipe/pipeline[32].stage/qw[33][3]_i_10_n_0
    SLICE_X33Y56         LUT4 (Prop_lut4_I0_O)        0.124     9.320 r  miner/Lshapipe/pipeline[32].stage/qw[33][3]_i_2/O
                         net (fo=2, routed)           0.523     9.844    miner/Lshapipe/pipeline[32].stage/qw[33][3]_i_2_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.229 r  miner/Lshapipe/pipeline[32].stage/qw_reg[33][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.229    miner/Lshapipe/pipeline[32].stage/qw_reg[33][3]_i_1_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.343 r  miner/Lshapipe/pipeline[32].stage/qw_reg[33][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.343    miner/Lshapipe/pipeline[32].stage/qw_reg[33][7]_i_1_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.457 r  miner/Lshapipe/pipeline[32].stage/qw_reg[33][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.457    miner/Lshapipe/pipeline[32].stage/qw_reg[33][11]_i_1_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.571 r  miner/Lshapipe/pipeline[32].stage/qw_reg[33][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.571    miner/Lshapipe/pipeline[32].stage/qw_reg[33][15]_i_1_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.685 r  miner/Lshapipe/pipeline[32].stage/qw_reg[33][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.685    miner/Lshapipe/pipeline[32].stage/qw_reg[33][19]_i_1_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.941 r  miner/Lshapipe/pipeline[32].stage/qw_reg[33][23]_i_1/O[2]
                         net (fo=5, routed)           1.502    12.442    miner/Lshapipe/pipeline[32].stage/D[22]
    SLICE_X6Y65          LUT5 (Prop_lut5_I0_O)        0.328    12.770 r  miner/Lshapipe/pipeline[32].stage/qa[31]_i_62__48/O
                         net (fo=4, routed)           0.833    13.604    miner/Lshapipe/pipeline[32].stage/qa[31]_i_62__48_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.376    13.980 r  miner/Lshapipe/pipeline[32].stage/qa[27]_i_35__47/O
                         net (fo=1, routed)           0.645    14.625    miner/Lshapipe/pipeline[32].stage/qa[27]_i_35__47_n_0
    SLICE_X7Y63          LUT3 (Prop_lut3_I1_O)        0.348    14.973 r  miner/Lshapipe/pipeline[32].stage/qa[27]_i_20__48/O
                         net (fo=1, routed)           0.000    14.973    miner/Lshapipe/pipeline[32].stage/qa[27]_i_20__48_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.371 r  miner/Lshapipe/pipeline[32].stage/qa_reg[27]_i_13__13/CO[3]
                         net (fo=1, routed)           0.000    15.371    miner/Lshapipe/pipeline[32].stage/qa_reg[27]_i_13__13_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.684 r  miner/Lshapipe/pipeline[32].stage/qa_reg[31]_i_12__13/O[3]
                         net (fo=3, routed)           0.768    16.452    miner/Lshapipe/pipeline[32].stage/pipeline[33].stage/T1[27]
    SLICE_X11Y60         LUT5 (Prop_lut5_I3_O)        0.306    16.758 r  miner/Lshapipe/pipeline[32].stage/qa[31]_i_4__52/O
                         net (fo=2, routed)           0.672    17.430    miner/Lshapipe/pipeline[32].stage/qa[31]_i_4__52_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124    17.554 r  miner/Lshapipe/pipeline[32].stage/qa[31]_i_8__51/O
                         net (fo=1, routed)           0.000    17.554    miner/Lshapipe/pipeline[32].stage/qa[31]_i_8__51_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    18.162 r  miner/Lshapipe/pipeline[32].stage/qa_reg[31]_i_1__52/O[3]
                         net (fo=1, routed)           0.000    18.162    miner/Lshapipe/pipeline[33].stage/qa_reg[31]_1[31]
    SLICE_X10Y60         FDRE                                         r  miner/Lshapipe/pipeline[33].stage/qa_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.280    14.280 r  
    E3                                                0.000    14.280 r  clk (IN)
                         net (fo=0)                   0.000    14.280    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.691 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.611    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.702 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       1.525    19.228    miner/Lshapipe/pipeline[33].stage/clk_IBUF_BUFG
    SLICE_X10Y60         FDRE                                         r  miner/Lshapipe/pipeline[33].stage/qa_reg[31]/C
                         clock pessimism              0.187    19.415    
                         clock uncertainty           -0.035    19.379    
    SLICE_X10Y60         FDRE (Setup_fdre_C_D)        0.109    19.488    miner/Lshapipe/pipeline[33].stage/qa_reg[31]
  -------------------------------------------------------------------
                         required time                         19.488    
                         arrival time                         -18.162    
  -------------------------------------------------------------------
                         slack                                  1.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 miner/Lshapipe/pipeline[58].stage/qc_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Destination:            miner/Lshapipe/pipeline[59].stage/qd_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.438%)  route 0.171ns (53.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       0.570     1.489    miner/Lshapipe/pipeline[58].stage/clk_IBUF_BUFG
    SLICE_X14Y100        FDRE                                         r  miner/Lshapipe/pipeline[58].stage/qc_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.148     1.637 r  miner/Lshapipe/pipeline[58].stage/qc_reg[21]/Q
                         net (fo=3, routed)           0.171     1.808    miner/Lshapipe/pipeline[59].stage/qd_reg[31]_0[21]
    SLICE_X13Y98         FDRE                                         r  miner/Lshapipe/pipeline[59].stage/qd_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       0.847     2.012    miner/Lshapipe/pipeline[59].stage/clk_IBUF_BUFG
    SLICE_X13Y98         FDRE                                         r  miner/Lshapipe/pipeline[59].stage/qd_reg[21]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X13Y98         FDRE (Hold_fdre_C_D)         0.019     1.785    miner/Lshapipe/pipeline[59].stage/qd_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 miner/Lshapipe/pipeline[45].stage/qw_reg[45][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Destination:            miner/Lshapipe/pipeline[46].stage/qw_reg[45][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.655%)  route 0.215ns (60.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       0.556     1.475    miner/Lshapipe/pipeline[45].stage/clk_IBUF_BUFG
    SLICE_X51Y70         FDRE                                         r  miner/Lshapipe/pipeline[45].stage/qw_reg[45][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  miner/Lshapipe/pipeline[45].stage/qw_reg[45][12]/Q
                         net (fo=1, routed)           0.215     1.831    miner/Lshapipe/pipeline[46].stage/qw_reg[45][31]_1[12]
    SLICE_X52Y73         FDRE                                         r  miner/Lshapipe/pipeline[46].stage/qw_reg[45][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       0.819     1.984    miner/Lshapipe/pipeline[46].stage/clk_IBUF_BUFG
    SLICE_X52Y73         FDRE                                         r  miner/Lshapipe/pipeline[46].stage/qw_reg[45][12]/C
                         clock pessimism             -0.250     1.733    
    SLICE_X52Y73         FDRE (Hold_fdre_C_D)         0.066     1.799    miner/Lshapipe/pipeline[46].stage/qw_reg[45][12]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 miner/Lshapipe/pipeline[19].stage/qb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Destination:            miner/Lshapipe/pipeline[20].stage/qc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.236%)  route 0.228ns (61.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       0.620     1.540    miner/Lshapipe/pipeline[19].stage/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  miner/Lshapipe/pipeline[19].stage/qb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  miner/Lshapipe/pipeline[19].stage/qb_reg[7]/Q
                         net (fo=3, routed)           0.228     1.909    miner/Lshapipe/pipeline[20].stage/qc_reg[31]_1[7]
    SLICE_X48Y26         FDRE                                         r  miner/Lshapipe/pipeline[20].stage/qc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       0.892     2.057    miner/Lshapipe/pipeline[20].stage/clk_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  miner/Lshapipe/pipeline[20].stage/qc_reg[7]/C
                         clock pessimism             -0.254     1.803    
    SLICE_X48Y26         FDRE (Hold_fdre_C_D)         0.070     1.873    miner/Lshapipe/pipeline[20].stage/qc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 miner/Lshapipe/pipeline[52].stage/qb_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Destination:            miner/Lshapipe/pipeline[53].stage/qc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.936%)  route 0.241ns (63.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       0.551     1.470    miner/Lshapipe/pipeline[52].stage/clk_IBUF_BUFG
    SLICE_X52Y118        FDRE                                         r  miner/Lshapipe/pipeline[52].stage/qb_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y118        FDRE (Prop_fdre_C_Q)         0.141     1.611 r  miner/Lshapipe/pipeline[52].stage/qb_reg[16]/Q
                         net (fo=3, routed)           0.241     1.852    miner/Lshapipe/pipeline[53].stage/qc_reg[31]_1[16]
    SLICE_X49Y115        FDRE                                         r  miner/Lshapipe/pipeline[53].stage/qc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       0.825     1.990    miner/Lshapipe/pipeline[53].stage/clk_IBUF_BUFG
    SLICE_X49Y115        FDRE                                         r  miner/Lshapipe/pipeline[53].stage/qc_reg[16]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X49Y115        FDRE (Hold_fdre_C_D)         0.075     1.814    miner/Lshapipe/pipeline[53].stage/qc_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 miner/Lshapipe/pipeline[18].stage/qw_reg[18][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Destination:            miner/Lshapipe/pipeline[19].stage/qw_reg[18][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.225%)  route 0.238ns (62.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       0.624     1.544    miner/Lshapipe/pipeline[18].stage/clk_IBUF_BUFG
    SLICE_X52Y32         FDRE                                         r  miner/Lshapipe/pipeline[18].stage/qw_reg[18][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  miner/Lshapipe/pipeline[18].stage/qw_reg[18][11]/Q
                         net (fo=1, routed)           0.238     1.923    miner/Lshapipe/pipeline[19].stage/qw_reg[18][31]_1[11]
    SLICE_X49Y32         FDRE                                         r  miner/Lshapipe/pipeline[19].stage/qw_reg[18][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       0.899     2.064    miner/Lshapipe/pipeline[19].stage/clk_IBUF_BUFG
    SLICE_X49Y32         FDRE                                         r  miner/Lshapipe/pipeline[19].stage/qw_reg[18][11]/C
                         clock pessimism             -0.254     1.810    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.071     1.881    miner/Lshapipe/pipeline[19].stage/qw_reg[18][11]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 miner/Lshapipe/pipeline[44].stage/qw_reg[38][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Destination:            miner/Lshapipe/pipeline[51].stage/qw_reg[38][0]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.400%)  route 0.242ns (59.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       0.559     1.478    miner/Lshapipe/pipeline[44].stage/clk_IBUF_BUFG
    SLICE_X54Y66         FDRE                                         r  miner/Lshapipe/pipeline[44].stage/qw_reg[38][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  miner/Lshapipe/pipeline[44].stage/qw_reg[38][0]/Q
                         net (fo=3, routed)           0.242     1.884    miner/Lshapipe/pipeline[51].stage/w[45][38]_11[0]
    SLICE_X50Y69         SRL16E                                       r  miner/Lshapipe/pipeline[51].stage/qw_reg[38][0]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       0.825     1.990    miner/Lshapipe/pipeline[51].stage/clk_IBUF_BUFG
    SLICE_X50Y69         SRL16E                                       r  miner/Lshapipe/pipeline[51].stage/qw_reg[38][0]_srl7/CLK
                         clock pessimism             -0.250     1.739    
    SLICE_X50Y69         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.841    miner/Lshapipe/pipeline[51].stage/qw_reg[38][0]_srl7
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 miner/Lshapipe/pipeline[19].stage/qc_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Destination:            miner/Lshapipe/pipeline[20].stage/qd_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.169%)  route 0.238ns (62.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       0.625     1.545    miner/Lshapipe/pipeline[19].stage/clk_IBUF_BUFG
    SLICE_X53Y33         FDRE                                         r  miner/Lshapipe/pipeline[19].stage/qc_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     1.686 r  miner/Lshapipe/pipeline[19].stage/qc_reg[25]/Q
                         net (fo=3, routed)           0.238     1.924    miner/Lshapipe/pipeline[20].stage/qd_reg[31]_0[25]
    SLICE_X47Y31         FDRE                                         r  miner/Lshapipe/pipeline[20].stage/qd_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       0.898     2.063    miner/Lshapipe/pipeline[20].stage/clk_IBUF_BUFG
    SLICE_X47Y31         FDRE                                         r  miner/Lshapipe/pipeline[20].stage/qd_reg[25]/C
                         clock pessimism             -0.254     1.809    
    SLICE_X47Y31         FDRE (Hold_fdre_C_D)         0.072     1.881    miner/Lshapipe/pipeline[20].stage/qd_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 miner/Lshapipe/pipeline[35].stage/qd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Destination:            miner/Lshapipe/pipeline[36].stage/qe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.256ns (52.946%)  route 0.228ns (47.054%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       0.567     1.486    miner/Lshapipe/pipeline[35].stage/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  miner/Lshapipe/pipeline[35].stage/qd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  miner/Lshapipe/pipeline[35].stage/qd_reg[4]/Q
                         net (fo=2, routed)           0.228     1.855    miner/Lshapipe/pipeline[35].stage/d[36]_644[4]
    SLICE_X48Y43         LUT2 (Prop_lut2_I0_O)        0.045     1.900 r  miner/Lshapipe/pipeline[35].stage/qe[7]_i_5__54/O
                         net (fo=1, routed)           0.000     1.900    miner/Lshapipe/pipeline[35].stage/qe[7]_i_5__54_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.970 r  miner/Lshapipe/pipeline[35].stage/qe_reg[7]_i_1__54/O[0]
                         net (fo=1, routed)           0.000     1.970    miner/Lshapipe/pipeline[36].stage/qe_reg[31]_1[4]
    SLICE_X48Y43         FDRE                                         r  miner/Lshapipe/pipeline[36].stage/qe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       0.907     2.072    miner/Lshapipe/pipeline[36].stage/clk_IBUF_BUFG
    SLICE_X48Y43         FDRE                                         r  miner/Lshapipe/pipeline[36].stage/qe_reg[4]/C
                         clock pessimism             -0.250     1.821    
    SLICE_X48Y43         FDRE (Hold_fdre_C_D)         0.105     1.926    miner/Lshapipe/pipeline[36].stage/qe_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 miner/Lshapipe/pipeline[18].stage/qw_reg[18][23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Destination:            miner/Lshapipe/pipeline[19].stage/qw_reg[18][23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       0.626     1.546    miner/Lshapipe/pipeline[18].stage/clk_IBUF_BUFG
    SLICE_X52Y35         FDRE                                         r  miner/Lshapipe/pipeline[18].stage/qw_reg[18][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y35         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  miner/Lshapipe/pipeline[18].stage/qw_reg[18][23]/Q
                         net (fo=1, routed)           0.243     1.930    miner/Lshapipe/pipeline[19].stage/qw_reg[18][31]_1[23]
    SLICE_X48Y35         FDRE                                         r  miner/Lshapipe/pipeline[19].stage/qw_reg[18][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       0.902     2.067    miner/Lshapipe/pipeline[19].stage/clk_IBUF_BUFG
    SLICE_X48Y35         FDRE                                         r  miner/Lshapipe/pipeline[19].stage/qw_reg[18][23]/C
                         clock pessimism             -0.254     1.813    
    SLICE_X48Y35         FDRE (Hold_fdre_C_D)         0.070     1.883    miner/Lshapipe/pipeline[19].stage/qw_reg[18][23]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 miner/Lshapipe/pipeline[52].stage/qb_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Destination:            miner/Lshapipe/pipeline[53].stage/qc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.140ns period=14.280ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.664%)  route 0.244ns (63.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       0.551     1.470    miner/Lshapipe/pipeline[52].stage/clk_IBUF_BUFG
    SLICE_X55Y118        FDRE                                         r  miner/Lshapipe/pipeline[52].stage/qb_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y118        FDRE (Prop_fdre_C_Q)         0.141     1.611 r  miner/Lshapipe/pipeline[52].stage/qb_reg[14]/Q
                         net (fo=3, routed)           0.244     1.855    miner/Lshapipe/pipeline[53].stage/qc_reg[31]_1[14]
    SLICE_X47Y116        FDRE                                         r  miner/Lshapipe/pipeline[53].stage/qc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24313, routed)       0.824     1.989    miner/Lshapipe/pipeline[53].stage/clk_IBUF_BUFG
    SLICE_X47Y116        FDRE                                         r  miner/Lshapipe/pipeline[53].stage/qc_reg[14]/C
                         clock pessimism             -0.250     1.738    
    SLICE_X47Y116        FDRE (Hold_fdre_C_D)         0.070     1.808    miner/Lshapipe/pipeline[53].stage/qc_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 7.140 }
Period(ns):         14.280
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         14.280      12.125     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         14.280      13.280     SLICE_X56Y20    miner/Lshapipe/pipeline[14].stage/qe_reg[24]/C
Min Period        n/a     FDRE/C      n/a            1.000         14.280      13.280     SLICE_X56Y20    miner/Lshapipe/pipeline[14].stage/qe_reg[25]/C
Min Period        n/a     FDRE/C      n/a            1.000         14.280      13.280     SLICE_X56Y20    miner/Lshapipe/pipeline[14].stage/qe_reg[26]/C
Min Period        n/a     FDRE/C      n/a            1.000         14.280      13.280     SLICE_X56Y20    miner/Lshapipe/pipeline[14].stage/qe_reg[27]/C
Min Period        n/a     FDRE/C      n/a            1.000         14.280      13.280     SLICE_X56Y21    miner/Lshapipe/pipeline[14].stage/qe_reg[28]/C
Min Period        n/a     FDRE/C      n/a            1.000         14.280      13.280     SLICE_X56Y21    miner/Lshapipe/pipeline[14].stage/qe_reg[29]/C
Min Period        n/a     FDRE/C      n/a            1.000         14.280      13.280     SLICE_X56Y14    miner/Lshapipe/pipeline[14].stage/qe_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         14.280      13.280     SLICE_X56Y21    miner/Lshapipe/pipeline[14].stage/qe_reg[30]/C
Min Period        n/a     FDRE/C      n/a            1.000         14.280      13.280     SLICE_X56Y21    miner/Lshapipe/pipeline[14].stage/qe_reg[31]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         7.140       6.160      SLICE_X42Y83    miner/Lshapipe/pipeline[53].stage/qw_reg[48][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         7.140       6.160      SLICE_X42Y83    miner/Lshapipe/pipeline[53].stage/qw_reg[48][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         7.140       6.160      SLICE_X42Y83    miner/Lshapipe/pipeline[53].stage/qw_reg[48][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         7.140       6.160      SLICE_X42Y83    miner/Lshapipe/pipeline[53].stage/qw_reg[48][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         7.140       6.160      SLICE_X42Y83    miner/Lshapipe/pipeline[53].stage/qw_reg[48][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         7.140       6.160      SLICE_X42Y83    miner/Lshapipe/pipeline[53].stage/qw_reg[48][15]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         7.140       6.160      SLICE_X42Y82    miner/Lshapipe/pipeline[53].stage/qw_reg[48][24]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         7.140       6.160      SLICE_X42Y82    miner/Lshapipe/pipeline[53].stage/qw_reg[48][25]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         7.140       6.160      SLICE_X42Y82    miner/Lshapipe/pipeline[53].stage/qw_reg[48][26]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         7.140       6.160      SLICE_X42Y82    miner/Lshapipe/pipeline[53].stage/qw_reg[48][27]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         7.140       6.160      SLICE_X42Y41    miner/Lshapipe/pipeline[27].stage/qw_reg[22][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         7.140       6.160      SLICE_X42Y41    miner/Lshapipe/pipeline[27].stage/qw_reg[22][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         7.140       6.160      SLICE_X42Y41    miner/Lshapipe/pipeline[27].stage/qw_reg[22][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         7.140       6.160      SLICE_X42Y41    miner/Lshapipe/pipeline[27].stage/qw_reg[22][19]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         7.140       6.160      SLICE_X42Y41    miner/Lshapipe/pipeline[27].stage/qw_reg[22][20]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         7.140       6.160      SLICE_X42Y41    miner/Lshapipe/pipeline[27].stage/qw_reg[22][21]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         7.140       6.160      SLICE_X42Y41    miner/Lshapipe/pipeline[27].stage/qw_reg[22][22]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         7.140       6.160      SLICE_X42Y41    miner/Lshapipe/pipeline[27].stage/qw_reg[22][23]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         7.140       6.160      SLICE_X42Y42    miner/Lshapipe/pipeline[27].stage/qw_reg[22][24]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         7.140       6.160      SLICE_X42Y42    miner/Lshapipe/pipeline[27].stage/qw_reg[22][25]_srl4/CLK



