vendor_name = ModelSim
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/signExtenderR.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform1.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/signExtenderJ.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform2.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/registerBench.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform3.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/programCounter.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform4.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxRegDest.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform5.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform6.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxMemtoReg.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform7.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxJump.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform8.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxInSignal.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform9.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxALUScr.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform10.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/dataMemory.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform11.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform12.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/andmux.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform15.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform16.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxPCScr.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform17.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/outModule.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/display.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/binToBCD.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform18.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform19.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform20.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform21.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform22.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform23.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform24.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform25.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform26.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform27.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform28.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform29.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform30.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform31.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform32.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform33.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform34.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform35.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform36.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform37.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform38.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform39.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform40.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform41.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform42.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform43.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform44.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform45.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform46.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform47.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform48.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform49.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform50.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform51.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform52.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform53.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform54.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform55.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform56.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform57.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform58.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform59.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform60.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform61.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform62.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform63.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform64.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform65.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform66.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform67.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform68.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform69.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/bbtronenhanced.cbx.xml
design_name = bbtronenhancedCPU
instance = comp, \wire_out1[0]~output , wire_out1[0]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out1[1]~output , wire_out1[1]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out1[2]~output , wire_out1[2]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out1[3]~output , wire_out1[3]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out1[4]~output , wire_out1[4]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out1[5]~output , wire_out1[5]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out1[6]~output , wire_out1[6]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out2[0]~output , wire_out2[0]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out2[1]~output , wire_out2[1]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out2[2]~output , wire_out2[2]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out2[3]~output , wire_out2[3]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out2[4]~output , wire_out2[4]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out2[5]~output , wire_out2[5]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out2[6]~output , wire_out2[6]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out3[0]~output , wire_out3[0]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out3[1]~output , wire_out3[1]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out3[2]~output , wire_out3[2]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out3[3]~output , wire_out3[3]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out3[4]~output , wire_out3[4]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out3[5]~output , wire_out3[5]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out3[6]~output , wire_out3[6]~output, bbtronenhancedCPU, 1
instance = comp, \wire_negative~output , wire_negative~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[0]~output , wire_out_pcsrc[0]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[1]~output , wire_out_pcsrc[1]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[2]~output , wire_out_pcsrc[2]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[3]~output , wire_out_pcsrc[3]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[4]~output , wire_out_pcsrc[4]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[5]~output , wire_out_pcsrc[5]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[6]~output , wire_out_pcsrc[6]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[7]~output , wire_out_pcsrc[7]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[8]~output , wire_out_pcsrc[8]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[9]~output , wire_out_pcsrc[9]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[10]~output , wire_out_pcsrc[10]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[11]~output , wire_out_pcsrc[11]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[12]~output , wire_out_pcsrc[12]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[13]~output , wire_out_pcsrc[13]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[14]~output , wire_out_pcsrc[14]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[15]~output , wire_out_pcsrc[15]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[16]~output , wire_out_pcsrc[16]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[17]~output , wire_out_pcsrc[17]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[18]~output , wire_out_pcsrc[18]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[19]~output , wire_out_pcsrc[19]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[20]~output , wire_out_pcsrc[20]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[21]~output , wire_out_pcsrc[21]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[22]~output , wire_out_pcsrc[22]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[23]~output , wire_out_pcsrc[23]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[24]~output , wire_out_pcsrc[24]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[25]~output , wire_out_pcsrc[25]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[26]~output , wire_out_pcsrc[26]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[27]~output , wire_out_pcsrc[27]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[28]~output , wire_out_pcsrc[28]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[29]~output , wire_out_pcsrc[29]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[30]~output , wire_out_pcsrc[30]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[31]~output , wire_out_pcsrc[31]~output, bbtronenhancedCPU, 1
instance = comp, \wire_aluOut[0]~output , wire_aluOut[0]~output, bbtronenhancedCPU, 1
instance = comp, \wire_aluOut[1]~output , wire_aluOut[1]~output, bbtronenhancedCPU, 1
instance = comp, \wire_aluOut[2]~output , wire_aluOut[2]~output, bbtronenhancedCPU, 1
instance = comp, \wire_aluOut[3]~output , wire_aluOut[3]~output, bbtronenhancedCPU, 1
instance = comp, \wire_aluOut[4]~output , wire_aluOut[4]~output, bbtronenhancedCPU, 1
instance = comp, \wire_aluOut[5]~output , wire_aluOut[5]~output, bbtronenhancedCPU, 1
instance = comp, \wire_aluOut[6]~output , wire_aluOut[6]~output, bbtronenhancedCPU, 1
instance = comp, \wire_aluOut[7]~output , wire_aluOut[7]~output, bbtronenhancedCPU, 1
instance = comp, \wire_aluOut[8]~output , wire_aluOut[8]~output, bbtronenhancedCPU, 1
instance = comp, \wire_aluOut[9]~output , wire_aluOut[9]~output, bbtronenhancedCPU, 1
instance = comp, \wire_aluOut[10]~output , wire_aluOut[10]~output, bbtronenhancedCPU, 1
instance = comp, \wire_aluOut[11]~output , wire_aluOut[11]~output, bbtronenhancedCPU, 1
instance = comp, \wire_aluOut[12]~output , wire_aluOut[12]~output, bbtronenhancedCPU, 1
instance = comp, \wire_aluOut[13]~output , wire_aluOut[13]~output, bbtronenhancedCPU, 1
instance = comp, \wire_aluOut[14]~output , wire_aluOut[14]~output, bbtronenhancedCPU, 1
instance = comp, \wire_aluOut[15]~output , wire_aluOut[15]~output, bbtronenhancedCPU, 1
instance = comp, \wire_aluOut[16]~output , wire_aluOut[16]~output, bbtronenhancedCPU, 1
instance = comp, \wire_aluOut[17]~output , wire_aluOut[17]~output, bbtronenhancedCPU, 1
instance = comp, \wire_aluOut[18]~output , wire_aluOut[18]~output, bbtronenhancedCPU, 1
instance = comp, \wire_aluOut[19]~output , wire_aluOut[19]~output, bbtronenhancedCPU, 1
instance = comp, \wire_aluOut[20]~output , wire_aluOut[20]~output, bbtronenhancedCPU, 1
instance = comp, \wire_aluOut[21]~output , wire_aluOut[21]~output, bbtronenhancedCPU, 1
instance = comp, \wire_aluOut[22]~output , wire_aluOut[22]~output, bbtronenhancedCPU, 1
instance = comp, \wire_aluOut[23]~output , wire_aluOut[23]~output, bbtronenhancedCPU, 1
instance = comp, \wire_aluOut[24]~output , wire_aluOut[24]~output, bbtronenhancedCPU, 1
instance = comp, \wire_aluOut[25]~output , wire_aluOut[25]~output, bbtronenhancedCPU, 1
instance = comp, \wire_aluOut[26]~output , wire_aluOut[26]~output, bbtronenhancedCPU, 1
instance = comp, \wire_aluOut[27]~output , wire_aluOut[27]~output, bbtronenhancedCPU, 1
instance = comp, \wire_aluOut[28]~output , wire_aluOut[28]~output, bbtronenhancedCPU, 1
instance = comp, \wire_aluOut[29]~output , wire_aluOut[29]~output, bbtronenhancedCPU, 1
instance = comp, \wire_aluOut[30]~output , wire_aluOut[30]~output, bbtronenhancedCPU, 1
instance = comp, \wire_aluOut[31]~output , wire_aluOut[31]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[0]~output , wire_RAMOutput[0]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[1]~output , wire_RAMOutput[1]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[2]~output , wire_RAMOutput[2]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[3]~output , wire_RAMOutput[3]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[4]~output , wire_RAMOutput[4]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[5]~output , wire_RAMOutput[5]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[6]~output , wire_RAMOutput[6]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[7]~output , wire_RAMOutput[7]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[8]~output , wire_RAMOutput[8]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[9]~output , wire_RAMOutput[9]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[10]~output , wire_RAMOutput[10]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[11]~output , wire_RAMOutput[11]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[12]~output , wire_RAMOutput[12]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[13]~output , wire_RAMOutput[13]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[14]~output , wire_RAMOutput[14]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[15]~output , wire_RAMOutput[15]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[16]~output , wire_RAMOutput[16]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[17]~output , wire_RAMOutput[17]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[18]~output , wire_RAMOutput[18]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[19]~output , wire_RAMOutput[19]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[20]~output , wire_RAMOutput[20]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[21]~output , wire_RAMOutput[21]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[22]~output , wire_RAMOutput[22]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[23]~output , wire_RAMOutput[23]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[24]~output , wire_RAMOutput[24]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[25]~output , wire_RAMOutput[25]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[26]~output , wire_RAMOutput[26]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[27]~output , wire_RAMOutput[27]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[28]~output , wire_RAMOutput[28]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[29]~output , wire_RAMOutput[29]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[30]~output , wire_RAMOutput[30]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[31]~output , wire_RAMOutput[31]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_memtoreg[0]~output , wire_out_memtoreg[0]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_memtoreg[1]~output , wire_out_memtoreg[1]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_memtoreg[2]~output , wire_out_memtoreg[2]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_memtoreg[3]~output , wire_out_memtoreg[3]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_memtoreg[4]~output , wire_out_memtoreg[4]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_memtoreg[5]~output , wire_out_memtoreg[5]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_memtoreg[6]~output , wire_out_memtoreg[6]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_memtoreg[7]~output , wire_out_memtoreg[7]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_memtoreg[8]~output , wire_out_memtoreg[8]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_memtoreg[9]~output , wire_out_memtoreg[9]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_memtoreg[10]~output , wire_out_memtoreg[10]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_memtoreg[11]~output , wire_out_memtoreg[11]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_memtoreg[12]~output , wire_out_memtoreg[12]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_memtoreg[13]~output , wire_out_memtoreg[13]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_memtoreg[14]~output , wire_out_memtoreg[14]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_memtoreg[15]~output , wire_out_memtoreg[15]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_memtoreg[16]~output , wire_out_memtoreg[16]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_memtoreg[17]~output , wire_out_memtoreg[17]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_memtoreg[18]~output , wire_out_memtoreg[18]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_memtoreg[19]~output , wire_out_memtoreg[19]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_memtoreg[20]~output , wire_out_memtoreg[20]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_memtoreg[21]~output , wire_out_memtoreg[21]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_memtoreg[22]~output , wire_out_memtoreg[22]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_memtoreg[23]~output , wire_out_memtoreg[23]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_memtoreg[24]~output , wire_out_memtoreg[24]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_memtoreg[25]~output , wire_out_memtoreg[25]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_memtoreg[26]~output , wire_out_memtoreg[26]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_memtoreg[27]~output , wire_out_memtoreg[27]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_memtoreg[28]~output , wire_out_memtoreg[28]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_memtoreg[29]~output , wire_out_memtoreg[29]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_memtoreg[30]~output , wire_out_memtoreg[30]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_memtoreg[31]~output , wire_out_memtoreg[31]~output, bbtronenhancedCPU, 1
instance = comp, \clock~input , clock~input, bbtronenhancedCPU, 1
instance = comp, \clock~inputclkctrl , clock~inputclkctrl, bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~0 , inst_muxPCScr|Add0~0, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[0] , inst_programCounter|outAddy[0], bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~2 , inst_muxPCScr|Add0~2, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[1] , inst_programCounter|outAddy[1], bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~4 , inst_muxPCScr|Add0~4, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[2] , inst_programCounter|outAddy[2], bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~6 , inst_muxPCScr|Add0~6, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[3] , inst_programCounter|outAddy[3], bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~8 , inst_muxPCScr|Add0~8, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[4] , inst_programCounter|outAddy[4], bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~10 , inst_muxPCScr|Add0~10, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[5] , inst_programCounter|outAddy[5], bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~12 , inst_muxPCScr|Add0~12, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[6] , inst_programCounter|outAddy[6], bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~14 , inst_muxPCScr|Add0~14, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[7] , inst_programCounter|outAddy[7], bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~16 , inst_muxPCScr|Add0~16, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[8] , inst_programCounter|outAddy[8], bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~18 , inst_muxPCScr|Add0~18, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[9] , inst_programCounter|outAddy[9], bbtronenhancedCPU, 1
instance = comp, \inst_instructionMemory|Mux9~1 , inst_instructionMemory|Mux9~1, bbtronenhancedCPU, 1
instance = comp, \inst_instructionMemory|Mux9~0 , inst_instructionMemory|Mux9~0, bbtronenhancedCPU, 1
instance = comp, \inst_instructionMemory|Mux9~2 , inst_instructionMemory|Mux9~2, bbtronenhancedCPU, 1
instance = comp, \inst_instructionMemory|Mux9~3 , inst_instructionMemory|Mux9~3, bbtronenhancedCPU, 1
instance = comp, \inst_instructionMemory|Mux9~4 , inst_instructionMemory|Mux9~4, bbtronenhancedCPU, 1
instance = comp, \inst_instructionMemory|Mux14~0 , inst_instructionMemory|Mux14~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux30~0 , inst_registerBench|Mux30~0, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~0 , inst_ALU|Add0~0, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[1]~0 , inst_muxMemtoReg|out[1]~0, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[2][1] , inst_registerBench|regBench[2][1], bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|Mux30~1 , inst_registerBench|Mux30~1, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~2 , inst_ALU|Add0~2, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[2]~1 , inst_muxMemtoReg|out[2]~1, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[2][2] , inst_registerBench|regBench[2][2], bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~4 , inst_ALU|Add0~4, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~15 , inst_ALU|Add0~15, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~17 , inst_ALU|Add0~17, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|regAddy~0 , inst_dataMemory|regAddy~0, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|regAddy[1] , inst_dataMemory|regAddy[1], bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~18 , inst_ALU|Add0~18, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~21 , inst_ALU|Add0~21, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[8]~10 , inst_muxMemtoReg|out[8]~10, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[2][8] , inst_registerBench|regBench[2][8], bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~23 , inst_ALU|Add0~23, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|regAddy[8] , inst_dataMemory|regAddy[8], bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|regAddy[7] , inst_dataMemory|regAddy[7], bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~24 , inst_ALU|Add0~24, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[9]~11 , inst_muxMemtoReg|out[9]~11, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[2][9] , inst_registerBench|regBench[2][9], bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~26 , inst_ALU|Add0~26, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|regAddy[9] , inst_dataMemory|regAddy[9], bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~12 , inst_ALU|Add0~12, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|regAddy[6] , inst_dataMemory|regAddy[6], bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[3]~2 , inst_muxMemtoReg|out[3]~2, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|regAddy[4] , inst_dataMemory|regAddy[4], bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~16 , inst_ALU|Add0~16, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|regAddy[2] , inst_dataMemory|regAddy[2], bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~13 , inst_ALU|Add0~13, bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|regAddy[5] , inst_dataMemory|regAddy[5], bbtronenhancedCPU, 1
instance = comp, \inst_dataMemory|regAddy[3] , inst_dataMemory|regAddy[3], bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[3]~3 , inst_muxMemtoReg|out[3]~3, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[3]~4 , inst_muxMemtoReg|out[3]~4, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[3]~5 , inst_muxMemtoReg|out[3]~5, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[2][3] , inst_registerBench|regBench[2][3], bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~6 , inst_ALU|Add0~6, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~14 , inst_ALU|Add0~14, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[4]~6 , inst_muxMemtoReg|out[4]~6, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[2][4] , inst_registerBench|regBench[2][4], bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~8 , inst_ALU|Add0~8, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[5]~7 , inst_muxMemtoReg|out[5]~7, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[2][5] , inst_registerBench|regBench[2][5], bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~10 , inst_ALU|Add0~10, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[6]~8 , inst_muxMemtoReg|out[6]~8, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[2][6] , inst_registerBench|regBench[2][6], bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[7]~9 , inst_muxMemtoReg|out[7]~9, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[2][7] , inst_registerBench|regBench[2][7], bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~20 , inst_ALU|Add0~20, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|Add0~1 , inst_outModule|comb_3|Add0~1, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|Add0~2 , inst_outModule|comb_3|Add0~2, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|Add0~4 , inst_outModule|comb_3|Add0~4, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|Add0~6 , inst_outModule|comb_3|Add0~6, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|Add0~8 , inst_outModule|comb_3|Add0~8, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|Add0~10 , inst_outModule|comb_3|Add0~10, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|Add0~12 , inst_outModule|comb_3|Add0~12, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|LessThan0~0 , inst_outModule|comb_3|LessThan0~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|in2[5]~2 , inst_outModule|comb_3|in2[5]~2, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|Add1~0 , inst_outModule|comb_3|Add1~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|in2[6]~0 , inst_outModule|comb_3|in2[6]~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|dezena[2]~0 , inst_outModule|comb_3|dezena[2]~0, bbtronenhancedCPU, 1
instance = comp, \inst_controlUnity|Decoder0~0 , inst_controlUnity|Decoder0~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|in2[4]~1 , inst_outModule|comb_3|in2[4]~1, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|centena[1]~0 , inst_outModule|comb_3|centena[1]~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~1 , inst_outModule|comb_3|unidade~1, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~0 , inst_outModule|comb_3|unidade~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~2 , inst_outModule|comb_3|unidade~2, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|in2[3]~3 , inst_outModule|comb_3|in2[3]~3, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~3 , inst_outModule|comb_3|unidade~3, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d1|Saida[0]~0 , inst_outModule|d1|Saida[0]~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~6 , inst_outModule|comb_3|unidade~6, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~4 , inst_outModule|comb_3|unidade~4, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|in2[2]~4 , inst_outModule|comb_3|in2[2]~4, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~5 , inst_outModule|comb_3|unidade~5, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~7 , inst_outModule|comb_3|unidade~7, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d1|Decoder0~0 , inst_outModule|d1|Decoder0~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|centena[1]~1 , inst_outModule|comb_3|centena[1]~1, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d1|Saida[1]~1 , inst_outModule|d1|Saida[1]~1, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d1|Saida[2]~2 , inst_outModule|d1|Saida[2]~2, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d1|Saida[3]~3 , inst_outModule|d1|Saida[3]~3, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d1|Saida[4]~4 , inst_outModule|d1|Saida[4]~4, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|dezena[3]~4 , inst_outModule|comb_3|dezena[3]~4, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|dezena[1]~2 , inst_outModule|comb_3|dezena[1]~2, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|dezena[2]~3 , inst_outModule|comb_3|dezena[2]~3, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~9 , inst_outModule|comb_3|unidade~9, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~10 , inst_outModule|comb_3|unidade~10, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~8 , inst_outModule|comb_3|unidade~8, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|dezena[0]~1 , inst_outModule|comb_3|dezena[0]~1, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d2|WideOr6~0 , inst_outModule|d2|WideOr6~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d2|Saida[0]~0 , inst_outModule|d2|Saida[0]~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d2|WideOr5~0 , inst_outModule|d2|WideOr5~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d2|Saida[1]~1 , inst_outModule|d2|Saida[1]~1, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d2|WideOr4~0 , inst_outModule|d2|WideOr4~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d2|Saida[2]~2 , inst_outModule|d2|Saida[2]~2, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d2|WideOr3~0 , inst_outModule|d2|WideOr3~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d2|Saida[3]~3 , inst_outModule|d2|Saida[3]~3, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d2|WideOr2~0 , inst_outModule|d2|WideOr2~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d2|Saida[4]~4 , inst_outModule|d2|Saida[4]~4, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d2|WideOr1~0 , inst_outModule|d2|WideOr1~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d2|Saida[5]~5 , inst_outModule|d2|Saida[5]~5, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d2|WideOr0~0 , inst_outModule|d2|WideOr0~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d2|Saida[6]~6 , inst_outModule|d2|Saida[6]~6, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade[3]~11 , inst_outModule|comb_3|unidade[3]~11, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade[2]~12 , inst_outModule|comb_3|unidade[2]~12, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade[1]~13 , inst_outModule|comb_3|unidade[1]~13, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d3|Saida[0]~0 , inst_outModule|d3|Saida[0]~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d3|Saida[1]~1 , inst_outModule|d3|Saida[1]~1, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d3|Saida[2]~2 , inst_outModule|d3|Saida[2]~2, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d3|Saida[5]~3 , inst_outModule|d3|Saida[5]~3, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[10] , inst_programCounter|outAddy[10], bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~20 , inst_muxPCScr|Add0~20, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[11] , inst_programCounter|outAddy[11], bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~22 , inst_muxPCScr|Add0~22, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[12] , inst_programCounter|outAddy[12], bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~24 , inst_muxPCScr|Add0~24, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[13] , inst_programCounter|outAddy[13], bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~26 , inst_muxPCScr|Add0~26, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[14] , inst_programCounter|outAddy[14], bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~28 , inst_muxPCScr|Add0~28, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[15] , inst_programCounter|outAddy[15], bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~30 , inst_muxPCScr|Add0~30, bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~32 , inst_muxPCScr|Add0~32, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~27 , inst_ALU|Add0~27, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[10]~12 , inst_muxMemtoReg|out[10]~12, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[2][10] , inst_registerBench|regBench[2][10], bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~29 , inst_ALU|Add0~29, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~30 , inst_ALU|Add0~30, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[11]~13 , inst_muxMemtoReg|out[11]~13, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[2][11] , inst_registerBench|regBench[2][11], bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~32 , inst_ALU|Add0~32, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~33 , inst_ALU|Add0~33, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[12]~14 , inst_muxMemtoReg|out[12]~14, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[2][12]~feeder , inst_registerBench|regBench[2][12]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[2][12] , inst_registerBench|regBench[2][12], bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~35 , inst_ALU|Add0~35, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[13]~15 , inst_muxMemtoReg|out[13]~15, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[2][13] , inst_registerBench|regBench[2][13], bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~36 , inst_ALU|Add0~36, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~38 , inst_ALU|Add0~38, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[14]~16 , inst_muxMemtoReg|out[14]~16, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[2][14] , inst_registerBench|regBench[2][14], bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~39 , inst_ALU|Add0~39, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~41 , inst_ALU|Add0~41, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[15]~17 , inst_muxMemtoReg|out[15]~17, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[2][15] , inst_registerBench|regBench[2][15], bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~42 , inst_ALU|Add0~42, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~44 , inst_ALU|Add0~44, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[16]~18 , inst_muxMemtoReg|out[16]~18, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[2][16] , inst_registerBench|regBench[2][16], bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~45 , inst_ALU|Add0~45, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~47 , inst_ALU|Add0~47, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[17]~19 , inst_muxMemtoReg|out[17]~19, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[2][17] , inst_registerBench|regBench[2][17], bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~48 , inst_ALU|Add0~48, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~50 , inst_ALU|Add0~50, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[18]~20 , inst_muxMemtoReg|out[18]~20, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[2][18] , inst_registerBench|regBench[2][18], bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~51 , inst_ALU|Add0~51, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~53 , inst_ALU|Add0~53, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[19]~21 , inst_muxMemtoReg|out[19]~21, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[2][19] , inst_registerBench|regBench[2][19], bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~54 , inst_ALU|Add0~54, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~56 , inst_ALU|Add0~56, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~57 , inst_ALU|Add0~57, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[20]~22 , inst_muxMemtoReg|out[20]~22, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[2][20] , inst_registerBench|regBench[2][20], bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~59 , inst_ALU|Add0~59, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[21]~23 , inst_muxMemtoReg|out[21]~23, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[2][21] , inst_registerBench|regBench[2][21], bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~60 , inst_ALU|Add0~60, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~62 , inst_ALU|Add0~62, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~63 , inst_ALU|Add0~63, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[22]~24 , inst_muxMemtoReg|out[22]~24, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[2][22] , inst_registerBench|regBench[2][22], bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~65 , inst_ALU|Add0~65, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~66 , inst_ALU|Add0~66, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[23]~25 , inst_muxMemtoReg|out[23]~25, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[2][23] , inst_registerBench|regBench[2][23], bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~68 , inst_ALU|Add0~68, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~69 , inst_ALU|Add0~69, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[24]~26 , inst_muxMemtoReg|out[24]~26, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[2][24] , inst_registerBench|regBench[2][24], bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~71 , inst_ALU|Add0~71, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~72 , inst_ALU|Add0~72, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[25]~27 , inst_muxMemtoReg|out[25]~27, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[2][25] , inst_registerBench|regBench[2][25], bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~74 , inst_ALU|Add0~74, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~75 , inst_ALU|Add0~75, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[26]~28 , inst_muxMemtoReg|out[26]~28, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[2][26] , inst_registerBench|regBench[2][26], bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~77 , inst_ALU|Add0~77, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~78 , inst_ALU|Add0~78, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[27]~29 , inst_muxMemtoReg|out[27]~29, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[2][27] , inst_registerBench|regBench[2][27], bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~80 , inst_ALU|Add0~80, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~81 , inst_ALU|Add0~81, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[28]~30 , inst_muxMemtoReg|out[28]~30, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[2][28] , inst_registerBench|regBench[2][28], bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~83 , inst_ALU|Add0~83, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[29]~31 , inst_muxMemtoReg|out[29]~31, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[2][29] , inst_registerBench|regBench[2][29], bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~84 , inst_ALU|Add0~84, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~86 , inst_ALU|Add0~86, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[30]~32 , inst_muxMemtoReg|out[30]~32, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[2][30] , inst_registerBench|regBench[2][30], bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~87 , inst_ALU|Add0~87, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~89 , inst_ALU|Add0~89, bbtronenhancedCPU, 1
instance = comp, \inst_muxMemtoReg|out[31]~33 , inst_muxMemtoReg|out[31]~33, bbtronenhancedCPU, 1
instance = comp, \inst_registerBench|regBench[2][31] , inst_registerBench|regBench[2][31], bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~90 , inst_ALU|Add0~90, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Add0~92 , inst_ALU|Add0~92, bbtronenhancedCPU, 1
instance = comp, \switches[0]~input , switches[0]~input, bbtronenhancedCPU, 1
instance = comp, \switches[1]~input , switches[1]~input, bbtronenhancedCPU, 1
instance = comp, \switches[2]~input , switches[2]~input, bbtronenhancedCPU, 1
instance = comp, \switches[3]~input , switches[3]~input, bbtronenhancedCPU, 1
instance = comp, \switches[4]~input , switches[4]~input, bbtronenhancedCPU, 1
instance = comp, \switches[5]~input , switches[5]~input, bbtronenhancedCPU, 1
instance = comp, \switches[6]~input , switches[6]~input, bbtronenhancedCPU, 1
instance = comp, \switches[7]~input , switches[7]~input, bbtronenhancedCPU, 1
instance = comp, \switches[8]~input , switches[8]~input, bbtronenhancedCPU, 1
instance = comp, \switches[9]~input , switches[9]~input, bbtronenhancedCPU, 1
instance = comp, \switches[10]~input , switches[10]~input, bbtronenhancedCPU, 1
instance = comp, \switches[11]~input , switches[11]~input, bbtronenhancedCPU, 1
instance = comp, \switches[12]~input , switches[12]~input, bbtronenhancedCPU, 1
instance = comp, \switches[13]~input , switches[13]~input, bbtronenhancedCPU, 1
instance = comp, \switches[14]~input , switches[14]~input, bbtronenhancedCPU, 1
instance = comp, \switches[15]~input , switches[15]~input, bbtronenhancedCPU, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
