// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "02/28/2025 14:50:35"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module riscv (
	CLOCK_50,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	KEY,
	SW,
	VGA_BLANK_N,
	VGA_B,
	VGA_CLK,
	VGA_G,
	VGA_HS,
	VGA_R,
	VGA_SYNC_N,
	VGA_VS);
input 	CLOCK_50;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	VGA_BLANK_N;
output 	[7:0] VGA_B;
output 	VGA_CLK;
output 	[7:0] VGA_G;
output 	VGA_HS;
output 	[7:0] VGA_R;
output 	VGA_SYNC_N;
output 	VGA_VS;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \controller|controller|clock|clk_25~0_combout ;
wire \KEY[3]~input_o ;
wire \controller|controller|clock|clk_25~q ;
wire \controller|controller|driver|Add0~25_sumout ;
wire \controller|controller|driver|Add0~10 ;
wire \controller|controller|driver|Add0~17_sumout ;
wire \controller|controller|driver|hcount[6]~DUPLICATE_q ;
wire \controller|controller|driver|Add0~18 ;
wire \controller|controller|driver|Add0~33_sumout ;
wire \controller|controller|driver|Add0~34 ;
wire \controller|controller|driver|Add0~37_sumout ;
wire \controller|controller|driver|Equal0~0_combout ;
wire \controller|controller|driver|Add0~38 ;
wire \controller|controller|driver|Add0~13_sumout ;
wire \controller|controller|driver|Equal0~1_combout ;
wire \controller|controller|driver|Equal2~0_combout ;
wire \controller|controller|driver|Equal1~0_combout ;
wire \controller|controller|driver|Equal1~1_combout ;
wire \controller|controller|driver|Selector1~0_combout ;
wire \controller|controller|driver|hs.HFRONT~q ;
wire \controller|controller|driver|Selector2~0_combout ;
wire \controller|controller|driver|hs.HSYNC~q ;
wire \controller|controller|driver|Selector3~0_combout ;
wire \controller|controller|driver|hs.HBACK~q ;
wire \controller|controller|driver|hcount[6]~0_combout ;
wire \controller|controller|driver|hcount[6]~1_combout ;
wire \controller|controller|driver|Add0~26 ;
wire \controller|controller|driver|Add0~5_sumout ;
wire \controller|controller|driver|Add0~6 ;
wire \controller|controller|driver|Add0~1_sumout ;
wire \controller|controller|driver|Add0~2 ;
wire \controller|controller|driver|Add0~29_sumout ;
wire \controller|controller|driver|Add0~30 ;
wire \controller|controller|driver|Add0~21_sumout ;
wire \controller|controller|driver|Add0~22 ;
wire \controller|controller|driver|Add0~9_sumout ;
wire \controller|controller|driver|Selector0~0_combout ;
wire \controller|controller|driver|hs.HDISP~q ;
wire \controller|controller|driver|hblank~q ;
wire \controller|controller|driver|Add1~9_sumout ;
wire \controller|controller|driver|vs.VFRONT~q ;
wire \controller|controller|driver|vcount[7]~DUPLICATE_q ;
wire \controller|controller|driver|Equal4~1_combout ;
wire \controller|controller|driver|Equal4~0_combout ;
wire \controller|controller|driver|vcount[0]~1_combout ;
wire \controller|controller|driver|vs.VSYNC~DUPLICATE_q ;
wire \controller|controller|driver|Equal6~0_combout ;
wire \controller|controller|driver|Selector6~0_combout ;
wire \controller|controller|driver|vs.VSYNC~feeder_combout ;
wire \controller|controller|driver|vs.VSYNC~q ;
wire \controller|controller|driver|Equal6~1_combout ;
wire \controller|controller|driver|Equal7~0_combout ;
wire \controller|controller|driver|Selector7~0_combout ;
wire \controller|controller|driver|vs.VBACK~q ;
wire \controller|controller|driver|Selector0~1_combout ;
wire \controller|controller|driver|vcount[0]~3_combout ;
wire \controller|controller|driver|Equal5~0_combout ;
wire \controller|controller|driver|Selector5~0_combout ;
wire \controller|controller|driver|vs.VFRONT~DUPLICATE_q ;
wire \controller|controller|driver|vcount[0]~0_combout ;
wire \controller|controller|driver|vcount[0]~2_combout ;
wire \controller|controller|driver|Add1~10 ;
wire \controller|controller|driver|Add1~17_sumout ;
wire \controller|controller|driver|vcount[1]~DUPLICATE_q ;
wire \controller|controller|driver|Add1~18 ;
wire \controller|controller|driver|Add1~21_sumout ;
wire \controller|controller|driver|Add1~22 ;
wire \controller|controller|driver|Add1~5_sumout ;
wire \controller|controller|driver|vcount[3]~DUPLICATE_q ;
wire \controller|controller|driver|Add1~6 ;
wire \controller|controller|driver|Add1~25_sumout ;
wire \controller|controller|driver|vcount[4]~DUPLICATE_q ;
wire \controller|controller|driver|Add1~26 ;
wire \controller|controller|driver|Add1~13_sumout ;
wire \controller|controller|driver|Add1~14 ;
wire \controller|controller|driver|Add1~29_sumout ;
wire \controller|controller|driver|Add1~30 ;
wire \controller|controller|driver|Add1~33_sumout ;
wire \controller|controller|driver|Add1~34 ;
wire \controller|controller|driver|Add1~37_sumout ;
wire \controller|controller|driver|Add1~38 ;
wire \controller|controller|driver|Add1~1_sumout ;
wire \controller|controller|driver|Selector4~0_combout ;
wire \controller|controller|driver|vs.VDISP~q ;
wire \controller|controller|driver|vblank~q ;
wire \controller|controller|driver|vga_blank~combout ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \controller|WRITE_S.START~feeder_combout ;
wire \controller|WRITE_S.START~q ;
wire \controller|Add1~1_sumout ;
wire \controller|WRITE_S.ITERATE~DUPLICATE_q ;
wire \controller|controller|switch_buffer~q ;
wire \controller|Selector1~0_combout ;
wire \controller|WRITE_S.WAIT_SWITCH~q ;
wire \controller|WRITE_NS.WRITE_START~0_combout ;
wire \controller|WRITE_S.WRITE_START~DUPLICATE_q ;
wire \controller|WRITE_S.WRITE_START~q ;
wire \controller|WRITE_NS~0_combout ;
wire \controller|WRITE_S.CHECK~q ;
wire \controller|WideOr5~combout ;
wire \controller|WideOr4~combout ;
wire \controller|Add1~2 ;
wire \controller|Add1~5_sumout ;
wire \controller|Selector15~0_combout ;
wire \controller|Add1~6 ;
wire \controller|Add1~9_sumout ;
wire \controller|Selector14~0_combout ;
wire \controller|Add1~10 ;
wire \controller|Add1~13_sumout ;
wire \controller|Selector13~0_combout ;
wire \controller|Add1~14 ;
wire \controller|Add1~17_sumout ;
wire \controller|Selector12~0_combout ;
wire \controller|Add1~18 ;
wire \controller|Add1~21_sumout ;
wire \controller|Selector11~0_combout ;
wire \controller|Add1~22 ;
wire \controller|Add1~25_sumout ;
wire \controller|Selector10~0_combout ;
wire \controller|Equal0~1_combout ;
wire \controller|Add1~26 ;
wire \controller|Add1~29_sumout ;
wire \controller|Selector9~0_combout ;
wire \controller|Add1~30 ;
wire \controller|Add1~33_sumout ;
wire \controller|Selector8~0_combout ;
wire \controller|Add1~34 ;
wire \controller|Add1~37_sumout ;
wire \controller|Selector7~0_combout ;
wire \controller|Add1~38 ;
wire \controller|Add1~41_sumout ;
wire \controller|Selector6~0_combout ;
wire \controller|address_count[10]~DUPLICATE_q ;
wire \controller|Add1~42 ;
wire \controller|Add1~45_sumout ;
wire \controller|Selector5~0_combout ;
wire \controller|Add1~46 ;
wire \controller|Add1~49_sumout ;
wire \controller|Selector4~0_combout ;
wire \controller|Equal0~0_combout ;
wire \controller|WRITE_S.DELAY~q ;
wire \controller|Selector19~0_combout ;
wire \controller|Selector18~0_combout ;
wire \controller|Selector17~0_combout ;
wire \controller|Selector2~0_combout ;
wire \controller|Selector2~1_combout ;
wire \controller|WRITE_S.DELAY~DUPLICATE_q ;
wire \controller|Selector20~0_combout ;
wire \controller|WRITE_NS.ITERATE~0_combout ;
wire \controller|WRITE_S.ITERATE~q ;
wire \controller|Selector16~0_combout ;
wire \controller|address_count[0]~DUPLICATE_q ;
wire \controller|Selector0~0_combout ;
wire \controller|WRITE_S.WRITE_DONE~q ;
wire \controller|Selector3~0_combout ;
wire \controller|Selector3~1_combout ;
wire \controller|vga_write_done~q ;
wire \controller|controller|driver|Equal7~1_combout ;
wire \controller|controller|driver|disp_done~0_combout ;
wire \controller|controller|driver|disp_done~q ;
wire \controller|controller|SWITCH_NS.SWITCH_BUFFER~0_combout ;
wire \controller|controller|SWITCH_S.SWITCH_BUFFER~q ;
wire \controller|controller|SWITCH_S.RESET~feeder_combout ;
wire \controller|controller|SWITCH_S.RESET~q ;
wire \controller|controller|SWITCH_S.DELAY~q ;
wire \controller|controller|Selector2~0_combout ;
wire \controller|controller|Selector5~0_combout ;
wire \controller|controller|Selector3~0_combout ;
wire \controller|controller|Selector1~0_combout ;
wire \controller|controller|SWITCH_S.DELAY~DUPLICATE_q ;
wire \controller|controller|Selector4~0_combout ;
wire \controller|controller|Selector0~0_combout ;
wire \controller|controller|Selector0~1_combout ;
wire \controller|controller|SWITCH_S.WAIT_SIGNAL~q ;
wire \controller|controller|Selector6~0_combout ;
wire \controller|controller|switch_buffer~DUPLICATE_q ;
wire \controller|controller|buffer|Selector0~0_combout ;
wire \controller|controller|buffer|S.B1_DISP_B2_WRITE~q ;
wire \controller|controller|buffer|S.B2_DISP_B1_WRITE~0_combout ;
wire \controller|controller|buffer|S.B2_DISP_B1_WRITE~q ;
wire \controller|controller|buffer|Selector61~0_combout ;
wire \controller|controller|buffer|wren_2~q ;
wire \vga_write_en~feeder_combout ;
wire \vga_write_address[0]~0_combout ;
wire \Add0~1_sumout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \vga_write_address[2]~DUPLICATE_q ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \vga_write_address[3]~DUPLICATE_q ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \cycles[0]~3_combout ;
wire \cycles[1]~0_combout ;
wire \cycles[1]~DUPLICATE_q ;
wire \cycles[0]~DUPLICATE_q ;
wire \always0~2_combout ;
wire \vga_write_address[4]~DUPLICATE_q ;
wire \cycles[2]~2_combout ;
wire \vga_write_address[6]~DUPLICATE_q ;
wire \cycles[3]~1_combout ;
wire \always0~1_combout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \vga_write_address[8]~DUPLICATE_q ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \Add0~42 ;
wire \Add0~45_sumout ;
wire \always0~0_combout ;
wire \always0~3_combout ;
wire \vga_write_en~DUPLICATE_q ;
wire \vga_write_address[0]~DUPLICATE_q ;
wire \vga_write_address[1]~DUPLICATE_q ;
wire \vga_write_address[5]~DUPLICATE_q ;
wire \vga_write_address[9]~DUPLICATE_q ;
wire \controller|address_count[3]~DUPLICATE_q ;
wire \controller|address_count[12]~DUPLICATE_q ;
wire \controller|controller|buffer|data_in_2[0]~feeder_combout ;
wire \controller|controller|buffer|data_in_2[0]~0_combout ;
wire \controller|controller|driver|x[3]~2_combout ;
wire \controller|controller|buffer|address_2[0]~feeder_combout ;
wire \controller|controller|buffer|read_data[1]~0_combout ;
wire \controller|controller|driver|x[4]~3_combout ;
wire \controller|controller|buffer|address_2[1]~feeder_combout ;
wire \controller|controller|driver|x[5]~4_combout ;
wire \controller|controller|buffer|address_2[2]~feeder_combout ;
wire \controller|controller|driver|x[6]~5_combout ;
wire \controller|controller|buffer|address_2[3]~feeder_combout ;
wire \controller|controller|Add0~1_sumout ;
wire \controller|controller|Add0~2 ;
wire \controller|controller|Add0~5_sumout ;
wire \controller|address_count[5]~DUPLICATE_q ;
wire \controller|controller|Add1~1_sumout ;
wire \controller|controller|Add0~6 ;
wire \controller|controller|Add0~9_sumout ;
wire \controller|controller|Add1~2 ;
wire \controller|controller|Add1~5_sumout ;
wire \controller|controller|Add0~10 ;
wire \controller|controller|Add0~13_sumout ;
wire \controller|controller|Add1~6 ;
wire \controller|controller|Add1~9_sumout ;
wire \controller|controller|Add0~14 ;
wire \controller|controller|Add0~17_sumout ;
wire \controller|controller|Add1~10 ;
wire \controller|controller|Add1~13_sumout ;
wire \controller|controller|Add0~18 ;
wire \controller|controller|Add0~21_sumout ;
wire \controller|controller|Add1~14 ;
wire \controller|controller|Add1~17_sumout ;
wire \controller|controller|Add0~22 ;
wire \controller|controller|Add0~25_sumout ;
wire \controller|controller|Add1~18 ;
wire \controller|controller|Add1~21_sumout ;
wire \controller|controller|Add0~26 ;
wire \controller|controller|Add0~29_sumout ;
wire \controller|controller|Add0~30 ;
wire \controller|controller|Add0~33_sumout ;
wire \controller|controller|buffer|read_data[0]~feeder_combout ;
wire \controller|controller|buffer|wren_1~feeder_combout ;
wire \controller|controller|buffer|Selector47~0_combout ;
wire \controller|controller|buffer|wren_1~q ;
wire \controller|controller|buffer|data_in_1[0]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[0]~0_combout ;
wire \controller|controller|buffer|address_1[0]~feeder_combout ;
wire \controller|controller|buffer|address_1[1]~feeder_combout ;
wire \controller|controller|buffer|address_1[2]~feeder_combout ;
wire \controller|controller|buffer|address_1[3]~feeder_combout ;
wire \controller|controller|buffer|address_1[4]~feeder_combout ;
wire \controller|controller|buffer|address_1[5]~feeder_combout ;
wire \controller|controller|buffer|address_1[6]~feeder_combout ;
wire \controller|controller|buffer|address_1[7]~feeder_combout ;
wire \controller|controller|buffer|address_1[8]~feeder_combout ;
wire \controller|controller|buffer|address_1[9]~feeder_combout ;
wire \controller|controller|buffer|address_1[10]~feeder_combout ;
wire \controller|controller|buffer|address_1[11]~feeder_combout ;
wire \controller|controller|buffer|address_1[12]~feeder_combout ;
wire \controller|controller|Add2~0_combout ;
wire \controller|controller|driver|y[0]~0_combout ;
wire \controller|controller|driver|y[1]~1_combout ;
wire \controller|controller|driver|y[2]~2_combout ;
wire \vga_write_en~q ;
wire \Add1~14_cout ;
wire \Add1~1_sumout ;
wire \string_count[1]~0_combout ;
wire \Add1~2 ;
wire \Add1~5_sumout ;
wire \string_count[2]~DUPLICATE_q ;
wire \string_count[3]~DUPLICATE_q ;
wire \Add1~6 ;
wire \Add1~9_sumout ;
wire \string_count[3]~1_combout ;
wire \WideOr0~0_combout ;
wire \controller|controller|buffer|data_in_2[24]~feeder_combout ;
wire \controller|controller|buffer|read_data[24]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[24]~feeder_combout ;
wire \WideOr1~0_combout ;
wire \controller|controller|buffer|data_in_2[25]~feeder_combout ;
wire \controller|controller|buffer|read_data[25]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[25]~feeder_combout ;
wire \WideOr2~0_combout ;
wire \controller|controller|buffer|data_in_2[26]~feeder_combout ;
wire \controller|controller|buffer|read_data[26]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[26]~feeder_combout ;
wire \WideOr3~0_combout ;
wire \controller|controller|buffer|data_in_2[27]~feeder_combout ;
wire \controller|controller|buffer|read_data[27]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[27]~feeder_combout ;
wire \WideOr4~0_combout ;
wire \ascii[4]~_wirecell_combout ;
wire \controller|controller|buffer|read_data[28]~feeder_combout ;
wire \WideOr5~0_combout ;
wire \ascii[5]~_wirecell_combout ;
wire \controller|controller|buffer|data_in_2[29]~feeder_combout ;
wire \controller|controller|buffer|read_data[29]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[29]~feeder_combout ;
wire \WideOr6~0_combout ;
wire \controller|controller|buffer|data_in_2[30]~feeder_combout ;
wire \controller|controller|buffer|read_data[30]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[30]~feeder_combout ;
wire \controller|controller|driver|x[0]~1_combout ;
wire \controller|controller|driver|x[1]~0_combout ;
wire \controller|controller|ShiftRight0~4_combout ;
wire \controller|controller|ShiftRight0~0_combout ;
wire \controller|controller|blue[0]~0_combout ;
wire \vga_write_address[11]~DUPLICATE_q ;
wire \controller|controller|buffer|data_in_2[1]~feeder_combout ;
wire \controller|controller|buffer|read_data[1]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[1]~feeder_combout ;
wire \controller|controller|blue[1]~1_combout ;
wire \controller|controller|buffer|data_in_2[2]~feeder_combout ;
wire \controller|controller|buffer|read_data[2]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[2]~feeder_combout ;
wire \controller|controller|blue[2]~2_combout ;
wire \controller|controller|buffer|data_in_2[3]~feeder_combout ;
wire \controller|controller|buffer|read_data[3]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[3]~feeder_combout ;
wire \controller|controller|blue[3]~3_combout ;
wire \controller|controller|buffer|read_data[4]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[4]~feeder_combout ;
wire \controller|controller|blue[4]~4_combout ;
wire \controller|controller|buffer|read_data[5]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[5]~feeder_combout ;
wire \controller|controller|blue[5]~5_combout ;
wire \controller|controller|buffer|data_in_2[6]~feeder_combout ;
wire \controller|controller|buffer|read_data[6]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[6]~feeder_combout ;
wire \controller|controller|blue[6]~6_combout ;
wire \controller|controller|buffer|data_in_2[7]~feeder_combout ;
wire \controller|controller|buffer|read_data[7]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[7]~feeder_combout ;
wire \controller|controller|blue[7]~7_combout ;
wire \controller|controller|buffer|data_in_2[8]~feeder_combout ;
wire \controller|controller|buffer|read_data[8]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[8]~feeder_combout ;
wire \controller|controller|green[0]~0_combout ;
wire \controller|controller|buffer|data_in_2[9]~feeder_combout ;
wire \controller|controller|buffer|read_data[9]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[9]~feeder_combout ;
wire \controller|controller|green[1]~1_combout ;
wire \controller|controller|buffer|data_in_2[10]~feeder_combout ;
wire \controller|controller|buffer|read_data[10]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[10]~feeder_combout ;
wire \controller|controller|green[2]~2_combout ;
wire \controller|controller|buffer|data_in_2[11]~feeder_combout ;
wire \controller|controller|buffer|read_data[11]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[11]~feeder_combout ;
wire \controller|controller|green[3]~3_combout ;
wire \controller|controller|buffer|data_in_2[12]~feeder_combout ;
wire \controller|controller|buffer|read_data[12]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[12]~feeder_combout ;
wire \controller|controller|green[4]~4_combout ;
wire \controller|controller|buffer|data_in_2[13]~feeder_combout ;
wire \controller|controller|buffer|read_data[13]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[13]~feeder_combout ;
wire \controller|controller|green[5]~5_combout ;
wire \controller|controller|buffer|data_in_2[14]~feeder_combout ;
wire \controller|controller|buffer|read_data[14]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[14]~feeder_combout ;
wire \controller|controller|green[6]~6_combout ;
wire \controller|controller|buffer|data_in_2[15]~feeder_combout ;
wire \controller|controller|buffer|read_data[15]~feeder_combout ;
wire \controller|controller|green[7]~7_combout ;
wire \controller|controller|driver|vga_hs~feeder_combout ;
wire \controller|controller|driver|vga_hs~q ;
wire \controller|controller|buffer|data_in_2[16]~feeder_combout ;
wire \controller|controller|buffer|read_data[16]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[16]~feeder_combout ;
wire \controller|controller|red[0]~0_combout ;
wire \controller|controller|buffer|data_in_2[17]~feeder_combout ;
wire \controller|controller|buffer|read_data[17]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[17]~feeder_combout ;
wire \controller|controller|red[1]~1_combout ;
wire \controller|controller|buffer|data_in_2[18]~feeder_combout ;
wire \controller|controller|buffer|read_data[18]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[18]~feeder_combout ;
wire \controller|controller|red[2]~2_combout ;
wire \controller|controller|buffer|data_in_2[19]~feeder_combout ;
wire \controller|controller|buffer|read_data[19]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[19]~feeder_combout ;
wire \controller|controller|red[3]~3_combout ;
wire \controller|controller|buffer|data_in_2[20]~feeder_combout ;
wire \controller|controller|buffer|read_data[20]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[20]~feeder_combout ;
wire \controller|controller|red[4]~4_combout ;
wire \controller|controller|buffer|data_in_2[21]~feeder_combout ;
wire \controller|controller|buffer|read_data[21]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[21]~feeder_combout ;
wire \controller|controller|red[5]~5_combout ;
wire \controller|controller|buffer|data_in_2[22]~feeder_combout ;
wire \controller|controller|buffer|read_data[22]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[22]~feeder_combout ;
wire \controller|controller|red[6]~6_combout ;
wire \controller|controller|buffer|data_in_2[23]~feeder_combout ;
wire \controller|controller|buffer|read_data[23]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[23]~feeder_combout ;
wire \controller|controller|red[7]~7_combout ;
wire \controller|controller|driver|vga_vs~feeder_combout ;
wire \controller|controller|driver|vga_vs~q ;
wire [31:0] \controller|controller|buffer|read_data ;
wire [9:0] \controller|controller|driver|hcount ;
wire [7:0] \controller|controller|rom1|altsyncram_component|auto_generated|q_a ;
wire [31:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a ;
wire [31:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a ;
wire [12:0] \controller|controller|buffer|address_1 ;
wire [9:0] \controller|controller|driver|vcount ;
wire [12:0] \controller|controller|buffer|address_2 ;
wire [31:0] \controller|master|altsyncram_component|auto_generated|q_b ;
wire [31:0] \controller|controller|buffer|data_in_2 ;
wire [31:0] \controller|controller|buffer|data_in_1 ;
wire [12:0] \controller|address_count ;
wire [12:0] vga_write_address;
wire [3:0] \controller|controller|count ;
wire [3:0] cycles;
wire [3:0] \controller|delay_count ;
wire [7:0] ascii;
wire [7:0] string_count;

wire [9:0] \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;

assign \controller|controller|rom1|altsyncram_component|auto_generated|q_a [0] = \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \controller|controller|rom1|altsyncram_component|auto_generated|q_a [1] = \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \controller|controller|rom1|altsyncram_component|auto_generated|q_a [2] = \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \controller|controller|rom1|altsyncram_component|auto_generated|q_a [3] = \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \controller|controller|rom1|altsyncram_component|auto_generated|q_a [4] = \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \controller|controller|rom1|altsyncram_component|auto_generated|q_a [5] = \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \controller|controller|rom1|altsyncram_component|auto_generated|q_a [6] = \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \controller|controller|rom1|altsyncram_component|auto_generated|q_a [7] = \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [0] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [0] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [1] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [1] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [2] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [2] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [3] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [3] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [4] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [4] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [5] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [5] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [6] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [6] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [7] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [7] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [8] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [8] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [9] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [9] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [10] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [10] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [11] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [11] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [12] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [12] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [13] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [13] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [14] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [14] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [15] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [15] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [16] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [16] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [17] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [17] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [18] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [18] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [19] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [19] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [20] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [20] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [21] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [21] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [22] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [22] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [23] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [23] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [24] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [24] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [25] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [25] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [26] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [26] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [27] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [27] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [28] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [28] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [29] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [29] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [30] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [30] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [0] = \controller|master|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [1] = \controller|master|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [2] = \controller|master|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [3] = \controller|master|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [4] = \controller|master|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [5] = \controller|master|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [6] = \controller|master|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [7] = \controller|master|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [8] = \controller|master|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [9] = \controller|master|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [10] = \controller|master|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [11] = \controller|master|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [12] = \controller|master|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [13] = \controller|master|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [14] = \controller|master|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [15] = \controller|master|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [16] = \controller|master|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [17] = \controller|master|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [18] = \controller|master|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [19] = \controller|master|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [20] = \controller|master|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [21] = \controller|master|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [22] = \controller|master|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [23] = \controller|master|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [24] = \controller|master|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [25] = \controller|master|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [26] = \controller|master|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [27] = \controller|master|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [28] = \controller|master|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [29] = \controller|master|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [30] = \controller|master|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(!\controller|controller|driver|vga_blank~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\controller|controller|blue[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\controller|controller|blue[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\controller|controller|blue[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\controller|controller|blue[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\controller|controller|blue[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\controller|controller|blue[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\controller|controller|blue[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\controller|controller|blue[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\controller|controller|clock|clk_25~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\controller|controller|green[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\controller|controller|green[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\controller|controller|green[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\controller|controller|green[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\controller|controller|green[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\controller|controller|green[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\controller|controller|green[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\controller|controller|green[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(!\controller|controller|driver|vga_hs~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\controller|controller|red[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\controller|controller|red[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\controller|controller|red[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\controller|controller|red[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\controller|controller|red[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\controller|controller|red[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\controller|controller|red[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\controller|controller|red[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(!\controller|controller|driver|vga_vs~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N33
cyclonev_lcell_comb \controller|controller|clock|clk_25~0 (
// Equation(s):
// \controller|controller|clock|clk_25~0_combout  = !\controller|controller|clock|clk_25~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|clock|clk_25~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|clock|clk_25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|clock|clk_25~0 .extended_lut = "off";
defparam \controller|controller|clock|clk_25~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \controller|controller|clock|clk_25~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y62_N8
dffeas \controller|controller|clock|clk_25 (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\controller|controller|clock|clk_25~0_combout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|clock|clk_25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|clock|clk_25 .is_wysiwyg = "true";
defparam \controller|controller|clock|clk_25 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y62_N30
cyclonev_lcell_comb \controller|controller|driver|Add0~25 (
// Equation(s):
// \controller|controller|driver|Add0~25_sumout  = SUM(( \controller|controller|driver|hcount [0] ) + ( VCC ) + ( !VCC ))
// \controller|controller|driver|Add0~26  = CARRY(( \controller|controller|driver|hcount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|hcount [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~25_sumout ),
	.cout(\controller|controller|driver|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~25 .extended_lut = "off";
defparam \controller|controller|driver|Add0~25 .lut_mask = 64'h00000000000000FF;
defparam \controller|controller|driver|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y62_N45
cyclonev_lcell_comb \controller|controller|driver|Add0~9 (
// Equation(s):
// \controller|controller|driver|Add0~9_sumout  = SUM(( \controller|controller|driver|hcount [5] ) + ( GND ) + ( \controller|controller|driver|Add0~22  ))
// \controller|controller|driver|Add0~10  = CARRY(( \controller|controller|driver|hcount [5] ) + ( GND ) + ( \controller|controller|driver|Add0~22  ))

	.dataa(!\controller|controller|driver|hcount [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~9_sumout ),
	.cout(\controller|controller|driver|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~9 .extended_lut = "off";
defparam \controller|controller|driver|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \controller|controller|driver|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y62_N48
cyclonev_lcell_comb \controller|controller|driver|Add0~17 (
// Equation(s):
// \controller|controller|driver|Add0~17_sumout  = SUM(( \controller|controller|driver|hcount[6]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add0~10  ))
// \controller|controller|driver|Add0~18  = CARRY(( \controller|controller|driver|hcount[6]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|hcount[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~17_sumout ),
	.cout(\controller|controller|driver|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~17 .extended_lut = "off";
defparam \controller|controller|driver|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|controller|driver|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y62_N2
dffeas \controller|controller|driver|hcount[6]~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~17_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[6]~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[6]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y62_N51
cyclonev_lcell_comb \controller|controller|driver|Add0~33 (
// Equation(s):
// \controller|controller|driver|Add0~33_sumout  = SUM(( \controller|controller|driver|hcount [7] ) + ( GND ) + ( \controller|controller|driver|Add0~18  ))
// \controller|controller|driver|Add0~34  = CARRY(( \controller|controller|driver|hcount [7] ) + ( GND ) + ( \controller|controller|driver|Add0~18  ))

	.dataa(!\controller|controller|driver|hcount [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~33_sumout ),
	.cout(\controller|controller|driver|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~33 .extended_lut = "off";
defparam \controller|controller|driver|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \controller|controller|driver|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y62_N32
dffeas \controller|controller|driver|hcount[7] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~33_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[6]~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[7] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y62_N54
cyclonev_lcell_comb \controller|controller|driver|Add0~37 (
// Equation(s):
// \controller|controller|driver|Add0~37_sumout  = SUM(( \controller|controller|driver|hcount [8] ) + ( GND ) + ( \controller|controller|driver|Add0~34  ))
// \controller|controller|driver|Add0~38  = CARRY(( \controller|controller|driver|hcount [8] ) + ( GND ) + ( \controller|controller|driver|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|hcount [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~37_sumout ),
	.cout(\controller|controller|driver|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~37 .extended_lut = "off";
defparam \controller|controller|driver|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|controller|driver|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y62_N29
dffeas \controller|controller|driver|hcount[8] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~37_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[6]~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[8] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N12
cyclonev_lcell_comb \controller|controller|driver|Equal0~0 (
// Equation(s):
// \controller|controller|driver|Equal0~0_combout  = ( \controller|controller|driver|hcount [2] & ( \controller|controller|driver|hcount [1] & ( (!\controller|controller|driver|hcount [8] & (\controller|controller|driver|hcount [0] & 
// (\controller|controller|driver|hcount [3] & !\controller|controller|driver|hcount [7]))) ) ) )

	.dataa(!\controller|controller|driver|hcount [8]),
	.datab(!\controller|controller|driver|hcount [0]),
	.datac(!\controller|controller|driver|hcount [3]),
	.datad(!\controller|controller|driver|hcount [7]),
	.datae(!\controller|controller|driver|hcount [2]),
	.dataf(!\controller|controller|driver|hcount [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal0~0 .extended_lut = "off";
defparam \controller|controller|driver|Equal0~0 .lut_mask = 64'h0000000000000200;
defparam \controller|controller|driver|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y62_N57
cyclonev_lcell_comb \controller|controller|driver|Add0~13 (
// Equation(s):
// \controller|controller|driver|Add0~13_sumout  = SUM(( \controller|controller|driver|hcount [9] ) + ( GND ) + ( \controller|controller|driver|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|hcount [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~13 .extended_lut = "off";
defparam \controller|controller|driver|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|controller|driver|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y62_N56
dffeas \controller|controller|driver|hcount[9] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~13_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[6]~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[9] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N30
cyclonev_lcell_comb \controller|controller|driver|Equal0~1 (
// Equation(s):
// \controller|controller|driver|Equal0~1_combout  = ( \controller|controller|driver|hcount [5] & ( (\controller|controller|driver|hcount [4] & (\controller|controller|driver|Equal0~0_combout  & (\controller|controller|driver|hcount [9] & 
// \controller|controller|driver|hcount[6]~DUPLICATE_q ))) ) )

	.dataa(!\controller|controller|driver|hcount [4]),
	.datab(!\controller|controller|driver|Equal0~0_combout ),
	.datac(!\controller|controller|driver|hcount [9]),
	.datad(!\controller|controller|driver|hcount[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\controller|controller|driver|hcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal0~1 .extended_lut = "off";
defparam \controller|controller|driver|Equal0~1 .lut_mask = 64'h0000000000010001;
defparam \controller|controller|driver|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y62_N1
dffeas \controller|controller|driver|hcount[6] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~17_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[6]~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[6] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N9
cyclonev_lcell_comb \controller|controller|driver|Equal2~0 (
// Equation(s):
// \controller|controller|driver|Equal2~0_combout  = ( !\controller|controller|driver|hcount [5] & ( (\controller|controller|driver|hcount [4] & (\controller|controller|driver|Equal0~0_combout  & (\controller|controller|driver|hcount [6] & 
// !\controller|controller|driver|hcount [9]))) ) )

	.dataa(!\controller|controller|driver|hcount [4]),
	.datab(!\controller|controller|driver|Equal0~0_combout ),
	.datac(!\controller|controller|driver|hcount [6]),
	.datad(!\controller|controller|driver|hcount [9]),
	.datae(gnd),
	.dataf(!\controller|controller|driver|hcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal2~0 .extended_lut = "off";
defparam \controller|controller|driver|Equal2~0 .lut_mask = 64'h0100010000000000;
defparam \controller|controller|driver|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N54
cyclonev_lcell_comb \controller|controller|driver|Equal1~0 (
// Equation(s):
// \controller|controller|driver|Equal1~0_combout  = ( !\controller|controller|driver|hcount [4] & ( (!\controller|controller|driver|hcount[6]~DUPLICATE_q  & !\controller|controller|driver|hcount [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|hcount[6]~DUPLICATE_q ),
	.datad(!\controller|controller|driver|hcount [9]),
	.datae(gnd),
	.dataf(!\controller|controller|driver|hcount [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal1~0 .extended_lut = "off";
defparam \controller|controller|driver|Equal1~0 .lut_mask = 64'hF000F00000000000;
defparam \controller|controller|driver|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N48
cyclonev_lcell_comb \controller|controller|driver|Equal1~1 (
// Equation(s):
// \controller|controller|driver|Equal1~1_combout  = ( \controller|controller|driver|Equal0~0_combout  & ( \controller|controller|driver|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(!\controller|controller|driver|Equal1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal1~1 .extended_lut = "off";
defparam \controller|controller|driver|Equal1~1 .lut_mask = 64'h0000000033333333;
defparam \controller|controller|driver|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N57
cyclonev_lcell_comb \controller|controller|driver|Selector1~0 (
// Equation(s):
// \controller|controller|driver|Selector1~0_combout  = ( \controller|controller|driver|Equal0~1_combout  & ( (!\controller|controller|driver|hs.HDISP~q ) # ((\controller|controller|driver|hs.HFRONT~q  & ((!\controller|controller|driver|Equal1~1_combout ) # 
// (\controller|controller|driver|hcount [5])))) ) ) # ( !\controller|controller|driver|Equal0~1_combout  & ( (\controller|controller|driver|hs.HFRONT~q  & ((!\controller|controller|driver|Equal1~1_combout ) # (\controller|controller|driver|hcount [5]))) ) )

	.dataa(!\controller|controller|driver|hcount [5]),
	.datab(!\controller|controller|driver|hs.HFRONT~q ),
	.datac(!\controller|controller|driver|Equal1~1_combout ),
	.datad(!\controller|controller|driver|hs.HDISP~q ),
	.datae(gnd),
	.dataf(!\controller|controller|driver|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector1~0 .extended_lut = "off";
defparam \controller|controller|driver|Selector1~0 .lut_mask = 64'h31313131FF31FF31;
defparam \controller|controller|driver|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y62_N26
dffeas \controller|controller|driver|hs.HFRONT (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector1~0_combout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hs.HFRONT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hs.HFRONT .is_wysiwyg = "true";
defparam \controller|controller|driver|hs.HFRONT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N42
cyclonev_lcell_comb \controller|controller|driver|Selector2~0 (
// Equation(s):
// \controller|controller|driver|Selector2~0_combout  = ( \controller|controller|driver|Equal1~1_combout  & ( (!\controller|controller|driver|hs.HFRONT~q  & (!\controller|controller|driver|Equal2~0_combout  & ((\controller|controller|driver|hs.HSYNC~q )))) # 
// (\controller|controller|driver|hs.HFRONT~q  & ((!\controller|controller|driver|hcount [5]) # ((!\controller|controller|driver|Equal2~0_combout  & \controller|controller|driver|hs.HSYNC~q )))) ) ) # ( !\controller|controller|driver|Equal1~1_combout  & ( 
// (!\controller|controller|driver|Equal2~0_combout  & \controller|controller|driver|hs.HSYNC~q ) ) )

	.dataa(!\controller|controller|driver|hs.HFRONT~q ),
	.datab(!\controller|controller|driver|Equal2~0_combout ),
	.datac(!\controller|controller|driver|hcount [5]),
	.datad(!\controller|controller|driver|hs.HSYNC~q ),
	.datae(gnd),
	.dataf(!\controller|controller|driver|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector2~0 .extended_lut = "off";
defparam \controller|controller|driver|Selector2~0 .lut_mask = 64'h00CC00CC50DC50DC;
defparam \controller|controller|driver|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y62_N5
dffeas \controller|controller|driver|hs.HSYNC (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector2~0_combout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hs.HSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hs.HSYNC .is_wysiwyg = "true";
defparam \controller|controller|driver|hs.HSYNC .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N3
cyclonev_lcell_comb \controller|controller|driver|Selector3~0 (
// Equation(s):
// \controller|controller|driver|Selector3~0_combout  = ( \controller|controller|driver|hs.HSYNC~q  & ( \controller|controller|driver|hcount [5] & ( ((\controller|controller|driver|hs.HBACK~q  & !\controller|controller|driver|Equal1~1_combout )) # 
// (\controller|controller|driver|Equal2~0_combout ) ) ) ) # ( !\controller|controller|driver|hs.HSYNC~q  & ( \controller|controller|driver|hcount [5] & ( (\controller|controller|driver|hs.HBACK~q  & !\controller|controller|driver|Equal1~1_combout ) ) ) ) # 
// ( \controller|controller|driver|hs.HSYNC~q  & ( !\controller|controller|driver|hcount [5] & ( (\controller|controller|driver|Equal2~0_combout ) # (\controller|controller|driver|hs.HBACK~q ) ) ) ) # ( !\controller|controller|driver|hs.HSYNC~q  & ( 
// !\controller|controller|driver|hcount [5] & ( \controller|controller|driver|hs.HBACK~q  ) ) )

	.dataa(!\controller|controller|driver|hs.HBACK~q ),
	.datab(!\controller|controller|driver|Equal2~0_combout ),
	.datac(gnd),
	.datad(!\controller|controller|driver|Equal1~1_combout ),
	.datae(!\controller|controller|driver|hs.HSYNC~q ),
	.dataf(!\controller|controller|driver|hcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector3~0 .extended_lut = "off";
defparam \controller|controller|driver|Selector3~0 .lut_mask = 64'h5555777755007733;
defparam \controller|controller|driver|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y62_N53
dffeas \controller|controller|driver|hs.HBACK (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector3~0_combout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hs.HBACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hs.HBACK .is_wysiwyg = "true";
defparam \controller|controller|driver|hs.HBACK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N24
cyclonev_lcell_comb \controller|controller|driver|hcount[6]~0 (
// Equation(s):
// \controller|controller|driver|hcount[6]~0_combout  = ( !\controller|controller|driver|hs.HFRONT~q  & ( \controller|controller|driver|hcount [5] & ( (\controller|controller|driver|hs.HBACK~q  & (\controller|controller|driver|Equal0~0_combout  & 
// (\controller|controller|driver|hs.HDISP~q  & \controller|controller|driver|Equal1~0_combout ))) ) ) ) # ( \controller|controller|driver|hs.HFRONT~q  & ( !\controller|controller|driver|hcount [5] & ( (\controller|controller|driver|Equal0~0_combout  & 
// (\controller|controller|driver|hs.HDISP~q  & \controller|controller|driver|Equal1~0_combout )) ) ) )

	.dataa(!\controller|controller|driver|hs.HBACK~q ),
	.datab(!\controller|controller|driver|Equal0~0_combout ),
	.datac(!\controller|controller|driver|hs.HDISP~q ),
	.datad(!\controller|controller|driver|Equal1~0_combout ),
	.datae(!\controller|controller|driver|hs.HFRONT~q ),
	.dataf(!\controller|controller|driver|hcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|hcount[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|hcount[6]~0 .extended_lut = "off";
defparam \controller|controller|driver|hcount[6]~0 .lut_mask = 64'h0000000300010000;
defparam \controller|controller|driver|hcount[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N36
cyclonev_lcell_comb \controller|controller|driver|hcount[6]~1 (
// Equation(s):
// \controller|controller|driver|hcount[6]~1_combout  = ( \controller|controller|driver|hcount[6]~0_combout  & ( \controller|controller|driver|hs.HBACK~q  ) ) # ( !\controller|controller|driver|hcount[6]~0_combout  & ( 
// \controller|controller|driver|hs.HBACK~q  & ( (\controller|controller|driver|Equal0~1_combout  & !\controller|controller|driver|hs.HDISP~q ) ) ) ) # ( \controller|controller|driver|hcount[6]~0_combout  & ( !\controller|controller|driver|hs.HBACK~q  ) ) # 
// ( !\controller|controller|driver|hcount[6]~0_combout  & ( !\controller|controller|driver|hs.HBACK~q  & ( (!\controller|controller|driver|hs.HDISP~q  & (\controller|controller|driver|Equal0~1_combout )) # (\controller|controller|driver|hs.HDISP~q  & 
// (((\controller|controller|driver|Equal2~0_combout  & !\controller|controller|driver|hs.HFRONT~q )))) ) ) )

	.dataa(!\controller|controller|driver|Equal0~1_combout ),
	.datab(!\controller|controller|driver|Equal2~0_combout ),
	.datac(!\controller|controller|driver|hs.HFRONT~q ),
	.datad(!\controller|controller|driver|hs.HDISP~q ),
	.datae(!\controller|controller|driver|hcount[6]~0_combout ),
	.dataf(!\controller|controller|driver|hs.HBACK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|hcount[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|hcount[6]~1 .extended_lut = "off";
defparam \controller|controller|driver|hcount[6]~1 .lut_mask = 64'h5530FFFF5500FFFF;
defparam \controller|controller|driver|hcount[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y62_N17
dffeas \controller|controller|driver|hcount[0] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~25_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[6]~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[0] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y62_N33
cyclonev_lcell_comb \controller|controller|driver|Add0~5 (
// Equation(s):
// \controller|controller|driver|Add0~5_sumout  = SUM(( \controller|controller|driver|hcount [1] ) + ( GND ) + ( \controller|controller|driver|Add0~26  ))
// \controller|controller|driver|Add0~6  = CARRY(( \controller|controller|driver|hcount [1] ) + ( GND ) + ( \controller|controller|driver|Add0~26  ))

	.dataa(!\controller|controller|driver|hcount [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~5_sumout ),
	.cout(\controller|controller|driver|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~5 .extended_lut = "off";
defparam \controller|controller|driver|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \controller|controller|driver|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y62_N41
dffeas \controller|controller|driver|hcount[1] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~5_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[6]~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[1] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y62_N36
cyclonev_lcell_comb \controller|controller|driver|Add0~1 (
// Equation(s):
// \controller|controller|driver|Add0~1_sumout  = SUM(( \controller|controller|driver|hcount [2] ) + ( GND ) + ( \controller|controller|driver|Add0~6  ))
// \controller|controller|driver|Add0~2  = CARRY(( \controller|controller|driver|hcount [2] ) + ( GND ) + ( \controller|controller|driver|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|hcount [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~1_sumout ),
	.cout(\controller|controller|driver|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~1 .extended_lut = "off";
defparam \controller|controller|driver|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|controller|driver|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y62_N47
dffeas \controller|controller|driver|hcount[2] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~1_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[6]~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[2] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y62_N39
cyclonev_lcell_comb \controller|controller|driver|Add0~29 (
// Equation(s):
// \controller|controller|driver|Add0~29_sumout  = SUM(( \controller|controller|driver|hcount [3] ) + ( GND ) + ( \controller|controller|driver|Add0~2  ))
// \controller|controller|driver|Add0~30  = CARRY(( \controller|controller|driver|hcount [3] ) + ( GND ) + ( \controller|controller|driver|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|hcount [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~29_sumout ),
	.cout(\controller|controller|driver|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~29 .extended_lut = "off";
defparam \controller|controller|driver|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y62_N50
dffeas \controller|controller|driver|hcount[3] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~29_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[6]~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[3] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y62_N42
cyclonev_lcell_comb \controller|controller|driver|Add0~21 (
// Equation(s):
// \controller|controller|driver|Add0~21_sumout  = SUM(( \controller|controller|driver|hcount [4] ) + ( GND ) + ( \controller|controller|driver|Add0~30  ))
// \controller|controller|driver|Add0~22  = CARRY(( \controller|controller|driver|hcount [4] ) + ( GND ) + ( \controller|controller|driver|Add0~30  ))

	.dataa(gnd),
	.datab(!\controller|controller|driver|hcount [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~21_sumout ),
	.cout(\controller|controller|driver|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~21 .extended_lut = "off";
defparam \controller|controller|driver|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \controller|controller|driver|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y62_N20
dffeas \controller|controller|driver|hcount[4] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~21_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[6]~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[4] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y62_N35
dffeas \controller|controller|driver|hcount[5] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~9_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[6]~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[5] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N21
cyclonev_lcell_comb \controller|controller|driver|Selector0~0 (
// Equation(s):
// \controller|controller|driver|Selector0~0_combout  = ( \controller|controller|driver|Equal0~1_combout  & ( (!\controller|controller|driver|hcount [5]) # ((!\controller|controller|driver|Equal1~1_combout ) # (!\controller|controller|driver|hs.HBACK~q )) ) 
// ) # ( !\controller|controller|driver|Equal0~1_combout  & ( (\controller|controller|driver|hs.HDISP~q  & ((!\controller|controller|driver|hcount [5]) # ((!\controller|controller|driver|Equal1~1_combout ) # (!\controller|controller|driver|hs.HBACK~q )))) ) 
// )

	.dataa(!\controller|controller|driver|hcount [5]),
	.datab(!\controller|controller|driver|Equal1~1_combout ),
	.datac(!\controller|controller|driver|hs.HDISP~q ),
	.datad(!\controller|controller|driver|hs.HBACK~q ),
	.datae(gnd),
	.dataf(!\controller|controller|driver|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector0~0 .extended_lut = "off";
defparam \controller|controller|driver|Selector0~0 .lut_mask = 64'h0F0E0F0EFFEEFFEE;
defparam \controller|controller|driver|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y62_N59
dffeas \controller|controller|driver|hs.HDISP (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector0~0_combout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hs.HDISP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hs.HDISP .is_wysiwyg = "true";
defparam \controller|controller|driver|hs.HDISP .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y63_N44
dffeas \controller|controller|driver|hblank (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|hs.HDISP~q ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hblank~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hblank .is_wysiwyg = "true";
defparam \controller|controller|driver|hblank .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N0
cyclonev_lcell_comb \controller|controller|driver|Add1~9 (
// Equation(s):
// \controller|controller|driver|Add1~9_sumout  = SUM(( \controller|controller|driver|vcount [0] ) + ( VCC ) + ( !VCC ))
// \controller|controller|driver|Add1~10  = CARRY(( \controller|controller|driver|vcount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~9_sumout ),
	.cout(\controller|controller|driver|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~9 .extended_lut = "off";
defparam \controller|controller|driver|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \controller|controller|driver|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N34
dffeas \controller|controller|driver|vs.VFRONT (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector5~0_combout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vs.VFRONT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vs.VFRONT .is_wysiwyg = "true";
defparam \controller|controller|driver|vs.VFRONT .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y63_N2
dffeas \controller|controller|driver|vcount[7]~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~33_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[0]~2_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[7]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N3
cyclonev_lcell_comb \controller|controller|driver|Equal4~1 (
// Equation(s):
// \controller|controller|driver|Equal4~1_combout  = ( \controller|controller|driver|vcount [8] & ( \controller|controller|driver|vcount [6] & ( (\controller|controller|driver|vcount[4]~DUPLICATE_q  & (\controller|controller|driver|vcount [1] & 
// (\controller|controller|driver|vcount [2] & \controller|controller|driver|vcount[7]~DUPLICATE_q ))) ) ) )

	.dataa(!\controller|controller|driver|vcount[4]~DUPLICATE_q ),
	.datab(!\controller|controller|driver|vcount [1]),
	.datac(!\controller|controller|driver|vcount [2]),
	.datad(!\controller|controller|driver|vcount[7]~DUPLICATE_q ),
	.datae(!\controller|controller|driver|vcount [8]),
	.dataf(!\controller|controller|driver|vcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal4~1 .extended_lut = "off";
defparam \controller|controller|driver|Equal4~1 .lut_mask = 64'h0000000000000001;
defparam \controller|controller|driver|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N8
dffeas \controller|controller|driver|vcount[3] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~5_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[0]~2_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[3] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N24
cyclonev_lcell_comb \controller|controller|driver|Equal4~0 (
// Equation(s):
// \controller|controller|driver|Equal4~0_combout  = ( \controller|controller|driver|vcount [3] & ( (\controller|controller|driver|vcount [0] & !\controller|controller|driver|vcount [5]) ) )

	.dataa(gnd),
	.datab(!\controller|controller|driver|vcount [0]),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount [5]),
	.datae(gnd),
	.dataf(!\controller|controller|driver|vcount [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal4~0 .extended_lut = "off";
defparam \controller|controller|driver|Equal4~0 .lut_mask = 64'h0000000033003300;
defparam \controller|controller|driver|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N48
cyclonev_lcell_comb \controller|controller|driver|vcount[0]~1 (
// Equation(s):
// \controller|controller|driver|vcount[0]~1_combout  = ( \controller|controller|driver|vs.VDISP~q  & ( !\controller|controller|driver|vcount [9] & ( (\controller|controller|driver|Equal5~0_combout  & (\controller|controller|driver|vs.VFRONT~q  & 
// \controller|controller|driver|Equal4~0_combout )) ) ) ) # ( !\controller|controller|driver|vs.VDISP~q  & ( !\controller|controller|driver|vcount [9] & ( (\controller|controller|driver|Equal4~1_combout  & \controller|controller|driver|Equal4~0_combout ) ) 
// ) )

	.dataa(!\controller|controller|driver|Equal5~0_combout ),
	.datab(!\controller|controller|driver|vs.VFRONT~q ),
	.datac(!\controller|controller|driver|Equal4~1_combout ),
	.datad(!\controller|controller|driver|Equal4~0_combout ),
	.datae(!\controller|controller|driver|vs.VDISP~q ),
	.dataf(!\controller|controller|driver|vcount [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|vcount[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|vcount[0]~1 .extended_lut = "off";
defparam \controller|controller|driver|vcount[0]~1 .lut_mask = 64'h000F001100000000;
defparam \controller|controller|driver|vcount[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y63_N50
dffeas \controller|controller|driver|vs.VSYNC~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(\controller|controller|driver|vs.VSYNC~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vs.VSYNC~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vs.VSYNC~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|vs.VSYNC~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N36
cyclonev_lcell_comb \controller|controller|driver|Equal6~0 (
// Equation(s):
// \controller|controller|driver|Equal6~0_combout  = (\controller|controller|driver|vcount [0] & !\controller|controller|driver|vcount [5])

	.dataa(gnd),
	.datab(!\controller|controller|driver|vcount [0]),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal6~0 .extended_lut = "off";
defparam \controller|controller|driver|Equal6~0 .lut_mask = 64'h3300330033003300;
defparam \controller|controller|driver|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N54
cyclonev_lcell_comb \controller|controller|driver|Selector6~0 (
// Equation(s):
// \controller|controller|driver|Selector6~0_combout  = ( \controller|controller|driver|Equal6~0_combout  & ( \controller|controller|driver|vcount [9] & ( \controller|controller|driver|vs.VSYNC~DUPLICATE_q  ) ) ) # ( 
// !\controller|controller|driver|Equal6~0_combout  & ( \controller|controller|driver|vcount [9] & ( \controller|controller|driver|vs.VSYNC~DUPLICATE_q  ) ) ) # ( \controller|controller|driver|Equal6~0_combout  & ( !\controller|controller|driver|vcount [9] & 
// ( (!\controller|controller|driver|Equal5~0_combout  & (((\controller|controller|driver|vs.VSYNC~DUPLICATE_q )))) # (\controller|controller|driver|Equal5~0_combout  & (\controller|controller|driver|vcount [3] & ((\controller|controller|driver|vs.VFRONT~q ) 
// # (\controller|controller|driver|vs.VSYNC~DUPLICATE_q )))) ) ) ) # ( !\controller|controller|driver|Equal6~0_combout  & ( !\controller|controller|driver|vcount [9] & ( \controller|controller|driver|vs.VSYNC~DUPLICATE_q  ) ) )

	.dataa(!\controller|controller|driver|vcount [3]),
	.datab(!\controller|controller|driver|vs.VSYNC~DUPLICATE_q ),
	.datac(!\controller|controller|driver|vs.VFRONT~q ),
	.datad(!\controller|controller|driver|Equal5~0_combout ),
	.datae(!\controller|controller|driver|Equal6~0_combout ),
	.dataf(!\controller|controller|driver|vcount [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector6~0 .extended_lut = "off";
defparam \controller|controller|driver|Selector6~0 .lut_mask = 64'h3333331533333333;
defparam \controller|controller|driver|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N48
cyclonev_lcell_comb \controller|controller|driver|vs.VSYNC~feeder (
// Equation(s):
// \controller|controller|driver|vs.VSYNC~feeder_combout  = \controller|controller|driver|Selector6~0_combout 

	.dataa(!\controller|controller|driver|Selector6~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|vs.VSYNC~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|vs.VSYNC~feeder .extended_lut = "off";
defparam \controller|controller|driver|vs.VSYNC~feeder .lut_mask = 64'h5555555555555555;
defparam \controller|controller|driver|vs.VSYNC~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y63_N49
dffeas \controller|controller|driver|vs.VSYNC (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(\controller|controller|driver|vs.VSYNC~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vs.VSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vs.VSYNC .is_wysiwyg = "true";
defparam \controller|controller|driver|vs.VSYNC .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N27
cyclonev_lcell_comb \controller|controller|driver|Equal6~1 (
// Equation(s):
// \controller|controller|driver|Equal6~1_combout  = ( !\controller|controller|driver|vcount [9] & ( (\controller|controller|driver|Equal5~0_combout  & (!\controller|controller|driver|vcount [3] & \controller|controller|driver|Equal6~0_combout )) ) )

	.dataa(!\controller|controller|driver|Equal5~0_combout ),
	.datab(gnd),
	.datac(!\controller|controller|driver|vcount [3]),
	.datad(!\controller|controller|driver|Equal6~0_combout ),
	.datae(gnd),
	.dataf(!\controller|controller|driver|vcount [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal6~1 .extended_lut = "off";
defparam \controller|controller|driver|Equal6~1 .lut_mask = 64'h0050005000000000;
defparam \controller|controller|driver|Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N39
cyclonev_lcell_comb \controller|controller|driver|Equal7~0 (
// Equation(s):
// \controller|controller|driver|Equal7~0_combout  = ( !\controller|controller|driver|vcount [9] & ( (\controller|controller|driver|vcount [5] & (!\controller|controller|driver|vcount [0] & (!\controller|controller|driver|vcount [3] & 
// \controller|controller|driver|Equal5~0_combout ))) ) )

	.dataa(!\controller|controller|driver|vcount [5]),
	.datab(!\controller|controller|driver|vcount [0]),
	.datac(!\controller|controller|driver|vcount [3]),
	.datad(!\controller|controller|driver|Equal5~0_combout ),
	.datae(gnd),
	.dataf(!\controller|controller|driver|vcount [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal7~0 .extended_lut = "off";
defparam \controller|controller|driver|Equal7~0 .lut_mask = 64'h0040004000000000;
defparam \controller|controller|driver|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N54
cyclonev_lcell_comb \controller|controller|driver|Selector7~0 (
// Equation(s):
// \controller|controller|driver|Selector7~0_combout  = ( \controller|controller|driver|Equal7~0_combout  & ( (\controller|controller|driver|vs.VSYNC~q  & \controller|controller|driver|Equal6~1_combout ) ) ) # ( 
// !\controller|controller|driver|Equal7~0_combout  & ( ((\controller|controller|driver|vs.VSYNC~q  & \controller|controller|driver|Equal6~1_combout )) # (\controller|controller|driver|vs.VBACK~q ) ) )

	.dataa(!\controller|controller|driver|vs.VBACK~q ),
	.datab(!\controller|controller|driver|vs.VSYNC~q ),
	.datac(!\controller|controller|driver|Equal6~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector7~0 .extended_lut = "off";
defparam \controller|controller|driver|Selector7~0 .lut_mask = 64'h5757575703030303;
defparam \controller|controller|driver|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N32
dffeas \controller|controller|driver|vs.VBACK (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector7~0_combout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vs.VBACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vs.VBACK .is_wysiwyg = "true";
defparam \controller|controller|driver|vs.VBACK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N51
cyclonev_lcell_comb \controller|controller|driver|Selector0~1 (
// Equation(s):
// \controller|controller|driver|Selector0~1_combout  = ( \controller|controller|driver|hcount [5] & ( (\controller|controller|driver|Equal1~0_combout  & (\controller|controller|driver|Equal0~0_combout  & \controller|controller|driver|hs.HBACK~q )) ) )

	.dataa(gnd),
	.datab(!\controller|controller|driver|Equal1~0_combout ),
	.datac(!\controller|controller|driver|Equal0~0_combout ),
	.datad(!\controller|controller|driver|hs.HBACK~q ),
	.datae(gnd),
	.dataf(!\controller|controller|driver|hcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector0~1 .extended_lut = "off";
defparam \controller|controller|driver|Selector0~1 .lut_mask = 64'h0000000000030003;
defparam \controller|controller|driver|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N45
cyclonev_lcell_comb \controller|controller|driver|vcount[0]~3 (
// Equation(s):
// \controller|controller|driver|vcount[0]~3_combout  = ( \controller|controller|driver|vcount[0]~0_combout  & ( \controller|controller|driver|Equal7~0_combout  & ( (((\controller|controller|driver|Equal6~1_combout ) # 
// (\controller|controller|driver|Selector0~1_combout )) # (\controller|controller|driver|vs.VBACK~q )) # (\controller|controller|driver|vcount[0]~1_combout ) ) ) ) # ( !\controller|controller|driver|vcount[0]~0_combout  & ( 
// \controller|controller|driver|Equal7~0_combout  & ( (\controller|controller|driver|Selector0~1_combout ) # (\controller|controller|driver|vcount[0]~1_combout ) ) ) ) # ( \controller|controller|driver|vcount[0]~0_combout  & ( 
// !\controller|controller|driver|Equal7~0_combout  & ( (((!\controller|controller|driver|vs.VBACK~q  & \controller|controller|driver|Equal6~1_combout )) # (\controller|controller|driver|Selector0~1_combout )) # 
// (\controller|controller|driver|vcount[0]~1_combout ) ) ) ) # ( !\controller|controller|driver|vcount[0]~0_combout  & ( !\controller|controller|driver|Equal7~0_combout  & ( (\controller|controller|driver|Selector0~1_combout ) # 
// (\controller|controller|driver|vcount[0]~1_combout ) ) ) )

	.dataa(!\controller|controller|driver|vcount[0]~1_combout ),
	.datab(!\controller|controller|driver|vs.VBACK~q ),
	.datac(!\controller|controller|driver|Selector0~1_combout ),
	.datad(!\controller|controller|driver|Equal6~1_combout ),
	.datae(!\controller|controller|driver|vcount[0]~0_combout ),
	.dataf(!\controller|controller|driver|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|vcount[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|vcount[0]~3 .extended_lut = "off";
defparam \controller|controller|driver|vcount[0]~3 .lut_mask = 64'h5F5F5FDF5F5F7FFF;
defparam \controller|controller|driver|vcount[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N17
dffeas \controller|controller|driver|vcount[1] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~17_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[0]~2_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[1] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y63_N52
dffeas \controller|controller|driver|vcount[4] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~25_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[0]~2_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[4] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N30
cyclonev_lcell_comb \controller|controller|driver|Equal5~0 (
// Equation(s):
// \controller|controller|driver|Equal5~0_combout  = ( !\controller|controller|driver|vcount [4] & ( !\controller|controller|driver|vcount [2] & ( (!\controller|controller|driver|vcount [8] & (!\controller|controller|driver|vcount [1] & 
// (!\controller|controller|driver|vcount[7]~DUPLICATE_q  & !\controller|controller|driver|vcount [6]))) ) ) )

	.dataa(!\controller|controller|driver|vcount [8]),
	.datab(!\controller|controller|driver|vcount [1]),
	.datac(!\controller|controller|driver|vcount[7]~DUPLICATE_q ),
	.datad(!\controller|controller|driver|vcount [6]),
	.datae(!\controller|controller|driver|vcount [4]),
	.dataf(!\controller|controller|driver|vcount [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal5~0 .extended_lut = "off";
defparam \controller|controller|driver|Equal5~0 .lut_mask = 64'h8000000000000000;
defparam \controller|controller|driver|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N9
cyclonev_lcell_comb \controller|controller|driver|Selector5~0 (
// Equation(s):
// \controller|controller|driver|Selector5~0_combout  = ( \controller|controller|driver|Equal4~1_combout  & ( \controller|controller|driver|Equal4~0_combout  & ( (!\controller|controller|driver|vcount [9] & ((!\controller|controller|driver|vs.VDISP~q ) # 
// ((!\controller|controller|driver|Equal5~0_combout  & \controller|controller|driver|vs.VFRONT~q )))) # (\controller|controller|driver|vcount [9] & (((\controller|controller|driver|vs.VFRONT~q )))) ) ) ) # ( !\controller|controller|driver|Equal4~1_combout  
// & ( \controller|controller|driver|Equal4~0_combout  & ( (\controller|controller|driver|vs.VFRONT~q  & ((!\controller|controller|driver|Equal5~0_combout ) # (\controller|controller|driver|vcount [9]))) ) ) ) # ( 
// \controller|controller|driver|Equal4~1_combout  & ( !\controller|controller|driver|Equal4~0_combout  & ( \controller|controller|driver|vs.VFRONT~q  ) ) ) # ( !\controller|controller|driver|Equal4~1_combout  & ( 
// !\controller|controller|driver|Equal4~0_combout  & ( \controller|controller|driver|vs.VFRONT~q  ) ) )

	.dataa(!\controller|controller|driver|Equal5~0_combout ),
	.datab(!\controller|controller|driver|vs.VFRONT~q ),
	.datac(!\controller|controller|driver|vs.VDISP~q ),
	.datad(!\controller|controller|driver|vcount [9]),
	.datae(!\controller|controller|driver|Equal4~1_combout ),
	.dataf(!\controller|controller|driver|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector5~0 .extended_lut = "off";
defparam \controller|controller|driver|Selector5~0 .lut_mask = 64'h333333332233F233;
defparam \controller|controller|driver|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N35
dffeas \controller|controller|driver|vs.VFRONT~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector5~0_combout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vs.VFRONT~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vs.VFRONT~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|vs.VFRONT~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N57
cyclonev_lcell_comb \controller|controller|driver|vcount[0]~0 (
// Equation(s):
// \controller|controller|driver|vcount[0]~0_combout  = ( !\controller|controller|driver|vs.VFRONT~DUPLICATE_q  & ( \controller|controller|driver|vs.VDISP~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|vs.VDISP~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|vs.VFRONT~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|vcount[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|vcount[0]~0 .extended_lut = "off";
defparam \controller|controller|driver|vcount[0]~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \controller|controller|driver|vcount[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N18
cyclonev_lcell_comb \controller|controller|driver|vcount[0]~2 (
// Equation(s):
// \controller|controller|driver|vcount[0]~2_combout  = ( \controller|controller|driver|vcount[0]~1_combout  ) # ( !\controller|controller|driver|vcount[0]~1_combout  & ( (\controller|controller|driver|vcount[0]~0_combout  & 
// ((!\controller|controller|driver|vs.VBACK~q  & ((\controller|controller|driver|Equal6~1_combout ))) # (\controller|controller|driver|vs.VBACK~q  & (\controller|controller|driver|Equal7~0_combout )))) ) )

	.dataa(!\controller|controller|driver|vcount[0]~0_combout ),
	.datab(!\controller|controller|driver|vs.VBACK~q ),
	.datac(!\controller|controller|driver|Equal7~0_combout ),
	.datad(!\controller|controller|driver|Equal6~1_combout ),
	.datae(gnd),
	.dataf(!\controller|controller|driver|vcount[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|vcount[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|vcount[0]~2 .extended_lut = "off";
defparam \controller|controller|driver|vcount[0]~2 .lut_mask = 64'h01450145FFFFFFFF;
defparam \controller|controller|driver|vcount[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N59
dffeas \controller|controller|driver|vcount[0] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~9_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[0]~2_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[0] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N3
cyclonev_lcell_comb \controller|controller|driver|Add1~17 (
// Equation(s):
// \controller|controller|driver|Add1~17_sumout  = SUM(( \controller|controller|driver|vcount[1]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add1~10  ))
// \controller|controller|driver|Add1~18  = CARRY(( \controller|controller|driver|vcount[1]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~17_sumout ),
	.cout(\controller|controller|driver|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~17 .extended_lut = "off";
defparam \controller|controller|driver|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N16
dffeas \controller|controller|driver|vcount[1]~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~17_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[0]~2_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[1]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N6
cyclonev_lcell_comb \controller|controller|driver|Add1~21 (
// Equation(s):
// \controller|controller|driver|Add1~21_sumout  = SUM(( \controller|controller|driver|vcount [2] ) + ( GND ) + ( \controller|controller|driver|Add1~18  ))
// \controller|controller|driver|Add1~22  = CARRY(( \controller|controller|driver|vcount [2] ) + ( GND ) + ( \controller|controller|driver|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~21_sumout ),
	.cout(\controller|controller|driver|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~21 .extended_lut = "off";
defparam \controller|controller|driver|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N14
dffeas \controller|controller|driver|vcount[2] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~21_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[0]~2_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[2] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N9
cyclonev_lcell_comb \controller|controller|driver|Add1~5 (
// Equation(s):
// \controller|controller|driver|Add1~5_sumout  = SUM(( \controller|controller|driver|vcount[3]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add1~22  ))
// \controller|controller|driver|Add1~6  = CARRY(( \controller|controller|driver|vcount[3]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~5_sumout ),
	.cout(\controller|controller|driver|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~5 .extended_lut = "off";
defparam \controller|controller|driver|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N7
dffeas \controller|controller|driver|vcount[3]~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~5_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[0]~2_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[3]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N12
cyclonev_lcell_comb \controller|controller|driver|Add1~25 (
// Equation(s):
// \controller|controller|driver|Add1~25_sumout  = SUM(( \controller|controller|driver|vcount[4]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add1~6  ))
// \controller|controller|driver|Add1~26  = CARRY(( \controller|controller|driver|vcount[4]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|vcount[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~25_sumout ),
	.cout(\controller|controller|driver|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~25 .extended_lut = "off";
defparam \controller|controller|driver|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|controller|driver|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N53
dffeas \controller|controller|driver|vcount[4]~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~25_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[0]~2_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[4]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N15
cyclonev_lcell_comb \controller|controller|driver|Add1~13 (
// Equation(s):
// \controller|controller|driver|Add1~13_sumout  = SUM(( \controller|controller|driver|vcount [5] ) + ( GND ) + ( \controller|controller|driver|Add1~26  ))
// \controller|controller|driver|Add1~14  = CARRY(( \controller|controller|driver|vcount [5] ) + ( GND ) + ( \controller|controller|driver|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|vcount [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~13_sumout ),
	.cout(\controller|controller|driver|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~13 .extended_lut = "off";
defparam \controller|controller|driver|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|controller|driver|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N23
dffeas \controller|controller|driver|vcount[5] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~13_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[0]~2_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[5] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N18
cyclonev_lcell_comb \controller|controller|driver|Add1~29 (
// Equation(s):
// \controller|controller|driver|Add1~29_sumout  = SUM(( \controller|controller|driver|vcount [6] ) + ( GND ) + ( \controller|controller|driver|Add1~14  ))
// \controller|controller|driver|Add1~30  = CARRY(( \controller|controller|driver|vcount [6] ) + ( GND ) + ( \controller|controller|driver|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~29_sumout ),
	.cout(\controller|controller|driver|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~29 .extended_lut = "off";
defparam \controller|controller|driver|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N11
dffeas \controller|controller|driver|vcount[6] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~29_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[0]~2_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[6] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N21
cyclonev_lcell_comb \controller|controller|driver|Add1~33 (
// Equation(s):
// \controller|controller|driver|Add1~33_sumout  = SUM(( \controller|controller|driver|vcount [7] ) + ( GND ) + ( \controller|controller|driver|Add1~30  ))
// \controller|controller|driver|Add1~34  = CARRY(( \controller|controller|driver|vcount [7] ) + ( GND ) + ( \controller|controller|driver|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|vcount [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~33_sumout ),
	.cout(\controller|controller|driver|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~33 .extended_lut = "off";
defparam \controller|controller|driver|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|controller|driver|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N1
dffeas \controller|controller|driver|vcount[7] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~33_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[0]~2_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[7] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N24
cyclonev_lcell_comb \controller|controller|driver|Add1~37 (
// Equation(s):
// \controller|controller|driver|Add1~37_sumout  = SUM(( \controller|controller|driver|vcount [8] ) + ( GND ) + ( \controller|controller|driver|Add1~34  ))
// \controller|controller|driver|Add1~38  = CARRY(( \controller|controller|driver|vcount [8] ) + ( GND ) + ( \controller|controller|driver|Add1~34  ))

	.dataa(gnd),
	.datab(!\controller|controller|driver|vcount [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~37_sumout ),
	.cout(\controller|controller|driver|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~37 .extended_lut = "off";
defparam \controller|controller|driver|Add1~37 .lut_mask = 64'h0000FFFF00003333;
defparam \controller|controller|driver|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N56
dffeas \controller|controller|driver|vcount[8] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~37_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[0]~2_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[8] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N27
cyclonev_lcell_comb \controller|controller|driver|Add1~1 (
// Equation(s):
// \controller|controller|driver|Add1~1_sumout  = SUM(( \controller|controller|driver|vcount [9] ) + ( GND ) + ( \controller|controller|driver|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~1 .extended_lut = "off";
defparam \controller|controller|driver|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N5
dffeas \controller|controller|driver|vcount[9] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~1_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[0]~2_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[9] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N12
cyclonev_lcell_comb \controller|controller|driver|Selector4~0 (
// Equation(s):
// \controller|controller|driver|Selector4~0_combout  = ( \controller|controller|driver|Equal4~1_combout  & ( \controller|controller|driver|Equal4~0_combout  & ( (!\controller|controller|driver|vcount [9] & (((!\controller|controller|driver|Equal7~0_combout 
// ) # (!\controller|controller|driver|vs.VBACK~q )))) # (\controller|controller|driver|vcount [9] & (\controller|controller|driver|vs.VDISP~q  & ((!\controller|controller|driver|Equal7~0_combout ) # (!\controller|controller|driver|vs.VBACK~q )))) ) ) ) # ( 
// !\controller|controller|driver|Equal4~1_combout  & ( \controller|controller|driver|Equal4~0_combout  & ( (\controller|controller|driver|vs.VDISP~q  & ((!\controller|controller|driver|Equal7~0_combout ) # (!\controller|controller|driver|vs.VBACK~q ))) ) ) 
// ) # ( \controller|controller|driver|Equal4~1_combout  & ( !\controller|controller|driver|Equal4~0_combout  & ( (\controller|controller|driver|vs.VDISP~q  & ((!\controller|controller|driver|Equal7~0_combout ) # (!\controller|controller|driver|vs.VBACK~q 
// ))) ) ) ) # ( !\controller|controller|driver|Equal4~1_combout  & ( !\controller|controller|driver|Equal4~0_combout  & ( (\controller|controller|driver|vs.VDISP~q  & ((!\controller|controller|driver|Equal7~0_combout ) # 
// (!\controller|controller|driver|vs.VBACK~q ))) ) ) )

	.dataa(!\controller|controller|driver|vcount [9]),
	.datab(!\controller|controller|driver|vs.VDISP~q ),
	.datac(!\controller|controller|driver|Equal7~0_combout ),
	.datad(!\controller|controller|driver|vs.VBACK~q ),
	.datae(!\controller|controller|driver|Equal4~1_combout ),
	.dataf(!\controller|controller|driver|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector4~0 .extended_lut = "off";
defparam \controller|controller|driver|Selector4~0 .lut_mask = 64'h333033303330BBB0;
defparam \controller|controller|driver|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N47
dffeas \controller|controller|driver|vs.VDISP (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector4~0_combout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vs.VDISP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vs.VDISP .is_wysiwyg = "true";
defparam \controller|controller|driver|vs.VDISP .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y64_N32
dffeas \controller|controller|driver|vblank (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|vs.VDISP~q ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vblank~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vblank .is_wysiwyg = "true";
defparam \controller|controller|driver|vblank .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N9
cyclonev_lcell_comb \controller|controller|driver|vga_blank (
// Equation(s):
// \controller|controller|driver|vga_blank~combout  = ( \controller|controller|driver|vblank~q  ) # ( !\controller|controller|driver|vblank~q  & ( \controller|controller|driver|hblank~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|hblank~q ),
	.datad(gnd),
	.datae(!\controller|controller|driver|vblank~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|vga_blank~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|vga_blank .extended_lut = "off";
defparam \controller|controller|driver|vga_blank .lut_mask = 64'h0F0FFFFF0F0FFFFF;
defparam \controller|controller|driver|vga_blank .shared_arith = "off";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N57
cyclonev_lcell_comb \controller|WRITE_S.START~feeder (
// Equation(s):
// \controller|WRITE_S.START~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WRITE_S.START~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WRITE_S.START~feeder .extended_lut = "off";
defparam \controller|WRITE_S.START~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \controller|WRITE_S.START~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y64_N58
dffeas \controller|WRITE_S.START (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|WRITE_S.START~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.START .is_wysiwyg = "true";
defparam \controller|WRITE_S.START .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y64_N43
dffeas \controller|address_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[0] .is_wysiwyg = "true";
defparam \controller|address_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N0
cyclonev_lcell_comb \controller|Add1~1 (
// Equation(s):
// \controller|Add1~1_sumout  = SUM(( \controller|address_count [0] ) + ( VCC ) + ( !VCC ))
// \controller|Add1~2  = CARRY(( \controller|address_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~1_sumout ),
	.cout(\controller|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~1 .extended_lut = "off";
defparam \controller|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y64_N37
dffeas \controller|WRITE_S.ITERATE~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|WRITE_NS.ITERATE~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.ITERATE~DUPLICATE .is_wysiwyg = "true";
defparam \controller|WRITE_S.ITERATE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y64_N50
dffeas \controller|controller|switch_buffer (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|switch_buffer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|switch_buffer .is_wysiwyg = "true";
defparam \controller|controller|switch_buffer .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N27
cyclonev_lcell_comb \controller|Selector1~0 (
// Equation(s):
// \controller|Selector1~0_combout  = ((!\controller|controller|switch_buffer~DUPLICATE_q  & \controller|WRITE_S.WAIT_SWITCH~q )) # (\controller|WRITE_S.WRITE_DONE~q )

	.dataa(!\controller|WRITE_S.WRITE_DONE~q ),
	.datab(gnd),
	.datac(!\controller|controller|switch_buffer~DUPLICATE_q ),
	.datad(!\controller|WRITE_S.WAIT_SWITCH~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector1~0 .extended_lut = "off";
defparam \controller|Selector1~0 .lut_mask = 64'h55F555F555F555F5;
defparam \controller|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y64_N28
dffeas \controller|WRITE_S.WAIT_SWITCH (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.WAIT_SWITCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.WAIT_SWITCH .is_wysiwyg = "true";
defparam \controller|WRITE_S.WAIT_SWITCH .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N6
cyclonev_lcell_comb \controller|WRITE_NS.WRITE_START~0 (
// Equation(s):
// \controller|WRITE_NS.WRITE_START~0_combout  = ( \controller|WRITE_S.WAIT_SWITCH~q  & ( \controller|controller|switch_buffer~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|switch_buffer~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.WAIT_SWITCH~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WRITE_NS.WRITE_START~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WRITE_NS.WRITE_START~0 .extended_lut = "off";
defparam \controller|WRITE_NS.WRITE_START~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|WRITE_NS.WRITE_START~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y64_N8
dffeas \controller|WRITE_S.WRITE_START~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|WRITE_NS.WRITE_START~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.WRITE_START~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.WRITE_START~DUPLICATE .is_wysiwyg = "true";
defparam \controller|WRITE_S.WRITE_START~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y64_N7
dffeas \controller|WRITE_S.WRITE_START (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|WRITE_NS.WRITE_START~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.WRITE_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.WRITE_START .is_wysiwyg = "true";
defparam \controller|WRITE_S.WRITE_START .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N36
cyclonev_lcell_comb \controller|WRITE_NS~0 (
// Equation(s):
// \controller|WRITE_NS~0_combout  = ( \controller|WRITE_S.ITERATE~DUPLICATE_q  & ( \controller|WRITE_S.WRITE_START~q  ) ) # ( !\controller|WRITE_S.ITERATE~DUPLICATE_q  & ( \controller|WRITE_S.WRITE_START~q  ) ) # ( \controller|WRITE_S.ITERATE~DUPLICATE_q  & 
// ( !\controller|WRITE_S.WRITE_START~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.dataf(!\controller|WRITE_S.WRITE_START~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WRITE_NS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WRITE_NS~0 .extended_lut = "off";
defparam \controller|WRITE_NS~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \controller|WRITE_NS~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y63_N37
dffeas \controller|WRITE_S.CHECK (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|WRITE_NS~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.CHECK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.CHECK .is_wysiwyg = "true";
defparam \controller|WRITE_S.CHECK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N54
cyclonev_lcell_comb \controller|WideOr5 (
// Equation(s):
// \controller|WideOr5~combout  = ( \controller|WRITE_S.START~q  & ( (!\controller|WRITE_S.ITERATE~DUPLICATE_q  & (!\controller|WRITE_S.WRITE_START~DUPLICATE_q  & (!\controller|WRITE_S.WRITE_DONE~q  & !\controller|WRITE_S.CHECK~q ))) ) )

	.dataa(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.datab(!\controller|WRITE_S.WRITE_START~DUPLICATE_q ),
	.datac(!\controller|WRITE_S.WRITE_DONE~q ),
	.datad(!\controller|WRITE_S.CHECK~q ),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.START~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr5 .extended_lut = "off";
defparam \controller|WideOr5 .lut_mask = 64'h0000000080008000;
defparam \controller|WideOr5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N9
cyclonev_lcell_comb \controller|WideOr4 (
// Equation(s):
// \controller|WideOr4~combout  = ( \controller|WRITE_S.START~q  & ( (!\controller|WRITE_S.WRITE_DONE~q  & (!\controller|WRITE_S.CHECK~q  & (!\controller|WRITE_S.WRITE_START~DUPLICATE_q  & !\controller|WRITE_S.DELAY~DUPLICATE_q ))) ) )

	.dataa(!\controller|WRITE_S.WRITE_DONE~q ),
	.datab(!\controller|WRITE_S.CHECK~q ),
	.datac(!\controller|WRITE_S.WRITE_START~DUPLICATE_q ),
	.datad(!\controller|WRITE_S.DELAY~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.START~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr4 .extended_lut = "off";
defparam \controller|WideOr4 .lut_mask = 64'h0000000080008000;
defparam \controller|WideOr4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N3
cyclonev_lcell_comb \controller|Add1~5 (
// Equation(s):
// \controller|Add1~5_sumout  = SUM(( \controller|address_count [1] ) + ( GND ) + ( \controller|Add1~2  ))
// \controller|Add1~6  = CARRY(( \controller|address_count [1] ) + ( GND ) + ( \controller|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~5_sumout ),
	.cout(\controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~5 .extended_lut = "off";
defparam \controller|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N15
cyclonev_lcell_comb \controller|Selector15~0 (
// Equation(s):
// \controller|Selector15~0_combout  = ( \controller|Add1~5_sumout  & ( ((!\controller|WideOr4~combout  & \controller|address_count [1])) # (\controller|WRITE_S.ITERATE~q ) ) ) # ( !\controller|Add1~5_sumout  & ( (!\controller|WideOr4~combout  & 
// \controller|address_count [1]) ) )

	.dataa(!\controller|WRITE_S.ITERATE~q ),
	.datab(gnd),
	.datac(!\controller|WideOr4~combout ),
	.datad(!\controller|address_count [1]),
	.datae(gnd),
	.dataf(!\controller|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector15~0 .extended_lut = "off";
defparam \controller|Selector15~0 .lut_mask = 64'h00F000F055F555F5;
defparam \controller|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y64_N16
dffeas \controller|address_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[1] .is_wysiwyg = "true";
defparam \controller|address_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N6
cyclonev_lcell_comb \controller|Add1~9 (
// Equation(s):
// \controller|Add1~9_sumout  = SUM(( \controller|address_count [2] ) + ( GND ) + ( \controller|Add1~6  ))
// \controller|Add1~10  = CARRY(( \controller|address_count [2] ) + ( GND ) + ( \controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~9_sumout ),
	.cout(\controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~9 .extended_lut = "off";
defparam \controller|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N48
cyclonev_lcell_comb \controller|Selector14~0 (
// Equation(s):
// \controller|Selector14~0_combout  = ( \controller|Add1~9_sumout  & ( ((!\controller|WideOr4~combout  & \controller|address_count [2])) # (\controller|WRITE_S.ITERATE~DUPLICATE_q ) ) ) # ( !\controller|Add1~9_sumout  & ( (!\controller|WideOr4~combout  & 
// \controller|address_count [2]) ) )

	.dataa(gnd),
	.datab(!\controller|WideOr4~combout ),
	.datac(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.datad(!\controller|address_count [2]),
	.datae(gnd),
	.dataf(!\controller|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector14~0 .extended_lut = "off";
defparam \controller|Selector14~0 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \controller|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y64_N49
dffeas \controller|address_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[2] .is_wysiwyg = "true";
defparam \controller|address_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N9
cyclonev_lcell_comb \controller|Add1~13 (
// Equation(s):
// \controller|Add1~13_sumout  = SUM(( \controller|address_count [3] ) + ( GND ) + ( \controller|Add1~10  ))
// \controller|Add1~14  = CARRY(( \controller|address_count [3] ) + ( GND ) + ( \controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|address_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~13_sumout ),
	.cout(\controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~13 .extended_lut = "off";
defparam \controller|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N15
cyclonev_lcell_comb \controller|Selector13~0 (
// Equation(s):
// \controller|Selector13~0_combout  = (!\controller|WRITE_S.ITERATE~DUPLICATE_q  & (!\controller|WideOr4~combout  & ((\controller|address_count [3])))) # (\controller|WRITE_S.ITERATE~DUPLICATE_q  & (((!\controller|WideOr4~combout  & 
// \controller|address_count [3])) # (\controller|Add1~13_sumout )))

	.dataa(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.datab(!\controller|WideOr4~combout ),
	.datac(!\controller|Add1~13_sumout ),
	.datad(!\controller|address_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector13~0 .extended_lut = "off";
defparam \controller|Selector13~0 .lut_mask = 64'h05CD05CD05CD05CD;
defparam \controller|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y64_N17
dffeas \controller|address_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[3] .is_wysiwyg = "true";
defparam \controller|address_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N12
cyclonev_lcell_comb \controller|Add1~17 (
// Equation(s):
// \controller|Add1~17_sumout  = SUM(( \controller|address_count [4] ) + ( GND ) + ( \controller|Add1~14  ))
// \controller|Add1~18  = CARRY(( \controller|address_count [4] ) + ( GND ) + ( \controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~17_sumout ),
	.cout(\controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~17 .extended_lut = "off";
defparam \controller|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N54
cyclonev_lcell_comb \controller|Selector12~0 (
// Equation(s):
// \controller|Selector12~0_combout  = ( \controller|Add1~17_sumout  & ( ((!\controller|WideOr4~combout  & \controller|address_count [4])) # (\controller|WRITE_S.ITERATE~q ) ) ) # ( !\controller|Add1~17_sumout  & ( (!\controller|WideOr4~combout  & 
// \controller|address_count [4]) ) )

	.dataa(gnd),
	.datab(!\controller|WideOr4~combout ),
	.datac(!\controller|WRITE_S.ITERATE~q ),
	.datad(!\controller|address_count [4]),
	.datae(gnd),
	.dataf(!\controller|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector12~0 .extended_lut = "off";
defparam \controller|Selector12~0 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \controller|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y64_N56
dffeas \controller|address_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[4] .is_wysiwyg = "true";
defparam \controller|address_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N15
cyclonev_lcell_comb \controller|Add1~21 (
// Equation(s):
// \controller|Add1~21_sumout  = SUM(( \controller|address_count [5] ) + ( GND ) + ( \controller|Add1~18  ))
// \controller|Add1~22  = CARRY(( \controller|address_count [5] ) + ( GND ) + ( \controller|Add1~18  ))

	.dataa(!\controller|address_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~21_sumout ),
	.cout(\controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~21 .extended_lut = "off";
defparam \controller|Add1~21 .lut_mask = 64'h0000FFFF00005555;
defparam \controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N51
cyclonev_lcell_comb \controller|Selector11~0 (
// Equation(s):
// \controller|Selector11~0_combout  = ( \controller|WideOr4~combout  & ( (\controller|Add1~21_sumout  & \controller|WRITE_S.ITERATE~DUPLICATE_q ) ) ) # ( !\controller|WideOr4~combout  & ( ((\controller|Add1~21_sumout  & 
// \controller|WRITE_S.ITERATE~DUPLICATE_q )) # (\controller|address_count [5]) ) )

	.dataa(!\controller|Add1~21_sumout ),
	.datab(gnd),
	.datac(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.datad(!\controller|address_count [5]),
	.datae(gnd),
	.dataf(!\controller|WideOr4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector11~0 .extended_lut = "off";
defparam \controller|Selector11~0 .lut_mask = 64'h05FF05FF05050505;
defparam \controller|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y64_N52
dffeas \controller|address_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[5] .is_wysiwyg = "true";
defparam \controller|address_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N18
cyclonev_lcell_comb \controller|Add1~25 (
// Equation(s):
// \controller|Add1~25_sumout  = SUM(( \controller|address_count [6] ) + ( GND ) + ( \controller|Add1~22  ))
// \controller|Add1~26  = CARRY(( \controller|address_count [6] ) + ( GND ) + ( \controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|address_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~25_sumout ),
	.cout(\controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~25 .extended_lut = "off";
defparam \controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N45
cyclonev_lcell_comb \controller|Selector10~0 (
// Equation(s):
// \controller|Selector10~0_combout  = ( \controller|WRITE_S.ITERATE~DUPLICATE_q  & ( ((\controller|address_count [6] & !\controller|WideOr4~combout )) # (\controller|Add1~25_sumout ) ) ) # ( !\controller|WRITE_S.ITERATE~DUPLICATE_q  & ( 
// (\controller|address_count [6] & !\controller|WideOr4~combout ) ) )

	.dataa(gnd),
	.datab(!\controller|address_count [6]),
	.datac(!\controller|WideOr4~combout ),
	.datad(!\controller|Add1~25_sumout ),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector10~0 .extended_lut = "off";
defparam \controller|Selector10~0 .lut_mask = 64'h3030303030FF30FF;
defparam \controller|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y64_N46
dffeas \controller|address_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[6] .is_wysiwyg = "true";
defparam \controller|address_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N42
cyclonev_lcell_comb \controller|Equal0~1 (
// Equation(s):
// \controller|Equal0~1_combout  = ( \controller|address_count [3] & ( (\controller|address_count [4] & (!\controller|address_count [6] & (\controller|address_count [5] & \controller|address_count [2]))) ) )

	.dataa(!\controller|address_count [4]),
	.datab(!\controller|address_count [6]),
	.datac(!\controller|address_count [5]),
	.datad(!\controller|address_count [2]),
	.datae(gnd),
	.dataf(!\controller|address_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal0~1 .extended_lut = "off";
defparam \controller|Equal0~1 .lut_mask = 64'h0000000000040004;
defparam \controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y64_N59
dffeas \controller|address_count[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[10] .is_wysiwyg = "true";
defparam \controller|address_count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N21
cyclonev_lcell_comb \controller|Add1~29 (
// Equation(s):
// \controller|Add1~29_sumout  = SUM(( \controller|address_count [7] ) + ( GND ) + ( \controller|Add1~26  ))
// \controller|Add1~30  = CARRY(( \controller|address_count [7] ) + ( GND ) + ( \controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|address_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~29_sumout ),
	.cout(\controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~29 .extended_lut = "off";
defparam \controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N57
cyclonev_lcell_comb \controller|Selector9~0 (
// Equation(s):
// \controller|Selector9~0_combout  = (!\controller|WRITE_S.ITERATE~q  & (!\controller|WideOr4~combout  & ((\controller|address_count [7])))) # (\controller|WRITE_S.ITERATE~q  & (((!\controller|WideOr4~combout  & \controller|address_count [7])) # 
// (\controller|Add1~29_sumout )))

	.dataa(!\controller|WRITE_S.ITERATE~q ),
	.datab(!\controller|WideOr4~combout ),
	.datac(!\controller|Add1~29_sumout ),
	.datad(!\controller|address_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector9~0 .extended_lut = "off";
defparam \controller|Selector9~0 .lut_mask = 64'h05CD05CD05CD05CD;
defparam \controller|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y64_N58
dffeas \controller|address_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[7] .is_wysiwyg = "true";
defparam \controller|address_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N24
cyclonev_lcell_comb \controller|Add1~33 (
// Equation(s):
// \controller|Add1~33_sumout  = SUM(( \controller|address_count [8] ) + ( GND ) + ( \controller|Add1~30  ))
// \controller|Add1~34  = CARRY(( \controller|address_count [8] ) + ( GND ) + ( \controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|address_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~33_sumout ),
	.cout(\controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~33 .extended_lut = "off";
defparam \controller|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N36
cyclonev_lcell_comb \controller|Selector8~0 (
// Equation(s):
// \controller|Selector8~0_combout  = ( \controller|Add1~33_sumout  & ( ((!\controller|WideOr4~combout  & \controller|address_count [8])) # (\controller|WRITE_S.ITERATE~DUPLICATE_q ) ) ) # ( !\controller|Add1~33_sumout  & ( (!\controller|WideOr4~combout  & 
// \controller|address_count [8]) ) )

	.dataa(gnd),
	.datab(!\controller|WideOr4~combout ),
	.datac(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.datad(!\controller|address_count [8]),
	.datae(gnd),
	.dataf(!\controller|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector8~0 .extended_lut = "off";
defparam \controller|Selector8~0 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \controller|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y64_N37
dffeas \controller|address_count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[8] .is_wysiwyg = "true";
defparam \controller|address_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N27
cyclonev_lcell_comb \controller|Add1~37 (
// Equation(s):
// \controller|Add1~37_sumout  = SUM(( \controller|address_count [9] ) + ( GND ) + ( \controller|Add1~34  ))
// \controller|Add1~38  = CARRY(( \controller|address_count [9] ) + ( GND ) + ( \controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~37_sumout ),
	.cout(\controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~37 .extended_lut = "off";
defparam \controller|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N54
cyclonev_lcell_comb \controller|Selector7~0 (
// Equation(s):
// \controller|Selector7~0_combout  = ( \controller|WideOr4~combout  & ( (\controller|WRITE_S.ITERATE~DUPLICATE_q  & \controller|Add1~37_sumout ) ) ) # ( !\controller|WideOr4~combout  & ( ((\controller|WRITE_S.ITERATE~DUPLICATE_q  & 
// \controller|Add1~37_sumout )) # (\controller|address_count [9]) ) )

	.dataa(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\controller|Add1~37_sumout ),
	.datad(!\controller|address_count [9]),
	.datae(gnd),
	.dataf(!\controller|WideOr4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector7~0 .extended_lut = "off";
defparam \controller|Selector7~0 .lut_mask = 64'h05FF05FF05050505;
defparam \controller|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y64_N55
dffeas \controller|address_count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[9] .is_wysiwyg = "true";
defparam \controller|address_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N30
cyclonev_lcell_comb \controller|Add1~41 (
// Equation(s):
// \controller|Add1~41_sumout  = SUM(( \controller|address_count[10]~DUPLICATE_q  ) + ( GND ) + ( \controller|Add1~38  ))
// \controller|Add1~42  = CARRY(( \controller|address_count[10]~DUPLICATE_q  ) + ( GND ) + ( \controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~41_sumout ),
	.cout(\controller|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~41 .extended_lut = "off";
defparam \controller|Add1~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N57
cyclonev_lcell_comb \controller|Selector6~0 (
// Equation(s):
// \controller|Selector6~0_combout  = ( \controller|Add1~41_sumout  & ( ((!\controller|WideOr4~combout  & \controller|address_count [10])) # (\controller|WRITE_S.ITERATE~DUPLICATE_q ) ) ) # ( !\controller|Add1~41_sumout  & ( (!\controller|WideOr4~combout  & 
// \controller|address_count [10]) ) )

	.dataa(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.datab(!\controller|WideOr4~combout ),
	.datac(gnd),
	.datad(!\controller|address_count [10]),
	.datae(gnd),
	.dataf(!\controller|Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector6~0 .extended_lut = "off";
defparam \controller|Selector6~0 .lut_mask = 64'h00CC00CC55DD55DD;
defparam \controller|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y64_N58
dffeas \controller|address_count[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[10]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|address_count[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N33
cyclonev_lcell_comb \controller|Add1~45 (
// Equation(s):
// \controller|Add1~45_sumout  = SUM(( \controller|address_count [11] ) + ( GND ) + ( \controller|Add1~42  ))
// \controller|Add1~46  = CARRY(( \controller|address_count [11] ) + ( GND ) + ( \controller|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~45_sumout ),
	.cout(\controller|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~45 .extended_lut = "off";
defparam \controller|Add1~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N48
cyclonev_lcell_comb \controller|Selector5~0 (
// Equation(s):
// \controller|Selector5~0_combout  = ( \controller|Add1~45_sumout  & ( ((!\controller|WideOr4~combout  & \controller|address_count [11])) # (\controller|WRITE_S.ITERATE~DUPLICATE_q ) ) ) # ( !\controller|Add1~45_sumout  & ( (!\controller|WideOr4~combout  & 
// \controller|address_count [11]) ) )

	.dataa(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.datab(!\controller|WideOr4~combout ),
	.datac(gnd),
	.datad(!\controller|address_count [11]),
	.datae(gnd),
	.dataf(!\controller|Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector5~0 .extended_lut = "off";
defparam \controller|Selector5~0 .lut_mask = 64'h00CC00CC55DD55DD;
defparam \controller|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y64_N49
dffeas \controller|address_count[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[11] .is_wysiwyg = "true";
defparam \controller|address_count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N36
cyclonev_lcell_comb \controller|Add1~49 (
// Equation(s):
// \controller|Add1~49_sumout  = SUM(( \controller|address_count [12] ) + ( GND ) + ( \controller|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~49 .extended_lut = "off";
defparam \controller|Add1~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N51
cyclonev_lcell_comb \controller|Selector4~0 (
// Equation(s):
// \controller|Selector4~0_combout  = ( \controller|Add1~49_sumout  & ( ((!\controller|WideOr4~combout  & \controller|address_count [12])) # (\controller|WRITE_S.ITERATE~DUPLICATE_q ) ) ) # ( !\controller|Add1~49_sumout  & ( (!\controller|WideOr4~combout  & 
// \controller|address_count [12]) ) )

	.dataa(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.datab(!\controller|WideOr4~combout ),
	.datac(gnd),
	.datad(!\controller|address_count [12]),
	.datae(gnd),
	.dataf(!\controller|Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector4~0 .extended_lut = "off";
defparam \controller|Selector4~0 .lut_mask = 64'h00CC00CC55DD55DD;
defparam \controller|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y64_N53
dffeas \controller|address_count[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[12] .is_wysiwyg = "true";
defparam \controller|address_count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N42
cyclonev_lcell_comb \controller|Equal0~0 (
// Equation(s):
// \controller|Equal0~0_combout  = ( !\controller|address_count [8] & ( \controller|address_count [7] & ( (!\controller|address_count[10]~DUPLICATE_q  & (\controller|address_count [9] & (\controller|address_count [12] & !\controller|address_count [11]))) ) ) 
// )

	.dataa(!\controller|address_count[10]~DUPLICATE_q ),
	.datab(!\controller|address_count [9]),
	.datac(!\controller|address_count [12]),
	.datad(!\controller|address_count [11]),
	.datae(!\controller|address_count [8]),
	.dataf(!\controller|address_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal0~0 .extended_lut = "off";
defparam \controller|Equal0~0 .lut_mask = 64'h0000000002000000;
defparam \controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y64_N32
dffeas \controller|WRITE_S.DELAY (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.DELAY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.DELAY .is_wysiwyg = "true";
defparam \controller|WRITE_S.DELAY .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N12
cyclonev_lcell_comb \controller|Selector19~0 (
// Equation(s):
// \controller|Selector19~0_combout  = ( \controller|WRITE_S.DELAY~DUPLICATE_q  & ( (!\controller|delay_count [0] & ((\controller|delay_count [1]))) # (\controller|delay_count [0] & ((!\controller|WideOr5~combout ) # (!\controller|delay_count [1]))) ) ) # ( 
// !\controller|WRITE_S.DELAY~DUPLICATE_q  & ( (!\controller|WideOr5~combout  & \controller|delay_count [1]) ) )

	.dataa(gnd),
	.datab(!\controller|delay_count [0]),
	.datac(!\controller|WideOr5~combout ),
	.datad(!\controller|delay_count [1]),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.DELAY~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector19~0 .extended_lut = "off";
defparam \controller|Selector19~0 .lut_mask = 64'h00F000F033FC33FC;
defparam \controller|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y64_N14
dffeas \controller|delay_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|delay_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|delay_count[1] .is_wysiwyg = "true";
defparam \controller|delay_count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N39
cyclonev_lcell_comb \controller|Selector18~0 (
// Equation(s):
// \controller|Selector18~0_combout  = ( \controller|WideOr5~combout  & ( (\controller|WRITE_S.DELAY~q  & (!\controller|delay_count [2] $ (((!\controller|delay_count [0]) # (!\controller|delay_count [1]))))) ) ) # ( !\controller|WideOr5~combout  & ( 
// ((\controller|delay_count [0] & (\controller|delay_count [1] & \controller|WRITE_S.DELAY~q ))) # (\controller|delay_count [2]) ) )

	.dataa(!\controller|delay_count [0]),
	.datab(!\controller|delay_count [1]),
	.datac(!\controller|WRITE_S.DELAY~q ),
	.datad(!\controller|delay_count [2]),
	.datae(gnd),
	.dataf(!\controller|WideOr5~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector18~0 .extended_lut = "off";
defparam \controller|Selector18~0 .lut_mask = 64'h01FF01FF010E010E;
defparam \controller|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y64_N40
dffeas \controller|delay_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|delay_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|delay_count[2] .is_wysiwyg = "true";
defparam \controller|delay_count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N18
cyclonev_lcell_comb \controller|Selector17~0 (
// Equation(s):
// \controller|Selector17~0_combout  = ( \controller|delay_count [3] & ( \controller|delay_count [2] & ( (!\controller|WideOr5~combout ) # ((\controller|WRITE_S.DELAY~q  & ((!\controller|delay_count [0]) # (!\controller|delay_count [1])))) ) ) ) # ( 
// !\controller|delay_count [3] & ( \controller|delay_count [2] & ( (\controller|delay_count [0] & (\controller|WRITE_S.DELAY~q  & \controller|delay_count [1])) ) ) ) # ( \controller|delay_count [3] & ( !\controller|delay_count [2] & ( 
// (!\controller|WideOr5~combout ) # (\controller|WRITE_S.DELAY~q ) ) ) )

	.dataa(!\controller|delay_count [0]),
	.datab(!\controller|WRITE_S.DELAY~q ),
	.datac(!\controller|WideOr5~combout ),
	.datad(!\controller|delay_count [1]),
	.datae(!\controller|delay_count [3]),
	.dataf(!\controller|delay_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector17~0 .extended_lut = "off";
defparam \controller|Selector17~0 .lut_mask = 64'h0000F3F30011F3F2;
defparam \controller|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y64_N20
dffeas \controller|delay_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|delay_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|delay_count[3] .is_wysiwyg = "true";
defparam \controller|delay_count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N9
cyclonev_lcell_comb \controller|Selector2~0 (
// Equation(s):
// \controller|Selector2~0_combout  = ( \controller|WRITE_S.DELAY~DUPLICATE_q  & ( ((!\controller|delay_count [0]) # ((!\controller|delay_count [1]) # (!\controller|delay_count [2]))) # (\controller|delay_count [3]) ) )

	.dataa(!\controller|delay_count [3]),
	.datab(!\controller|delay_count [0]),
	.datac(!\controller|delay_count [1]),
	.datad(!\controller|delay_count [2]),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.DELAY~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector2~0 .extended_lut = "off";
defparam \controller|Selector2~0 .lut_mask = 64'h00000000FFFDFFFD;
defparam \controller|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N30
cyclonev_lcell_comb \controller|Selector2~1 (
// Equation(s):
// \controller|Selector2~1_combout  = ( \controller|WRITE_S.CHECK~q  & ( \controller|address_count [1] & ( (!\controller|Equal0~1_combout ) # ((!\controller|address_count[0]~DUPLICATE_q ) # ((!\controller|Equal0~0_combout ) # (\controller|Selector2~0_combout 
// ))) ) ) ) # ( !\controller|WRITE_S.CHECK~q  & ( \controller|address_count [1] & ( \controller|Selector2~0_combout  ) ) ) # ( \controller|WRITE_S.CHECK~q  & ( !\controller|address_count [1] ) ) # ( !\controller|WRITE_S.CHECK~q  & ( 
// !\controller|address_count [1] & ( \controller|Selector2~0_combout  ) ) )

	.dataa(!\controller|Equal0~1_combout ),
	.datab(!\controller|address_count[0]~DUPLICATE_q ),
	.datac(!\controller|Equal0~0_combout ),
	.datad(!\controller|Selector2~0_combout ),
	.datae(!\controller|WRITE_S.CHECK~q ),
	.dataf(!\controller|address_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector2~1 .extended_lut = "off";
defparam \controller|Selector2~1 .lut_mask = 64'h00FFFFFF00FFFEFF;
defparam \controller|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y64_N31
dffeas \controller|WRITE_S.DELAY~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.DELAY~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.DELAY~DUPLICATE .is_wysiwyg = "true";
defparam \controller|WRITE_S.DELAY~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N45
cyclonev_lcell_comb \controller|Selector20~0 (
// Equation(s):
// \controller|Selector20~0_combout  = ( \controller|WRITE_S.DELAY~DUPLICATE_q  & ( (!\controller|WideOr5~combout ) # (!\controller|delay_count [0]) ) ) # ( !\controller|WRITE_S.DELAY~DUPLICATE_q  & ( (!\controller|WideOr5~combout  & \controller|delay_count 
// [0]) ) )

	.dataa(!\controller|WideOr5~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|delay_count [0]),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.DELAY~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector20~0 .extended_lut = "off";
defparam \controller|Selector20~0 .lut_mask = 64'h00AA00AAFFAAFFAA;
defparam \controller|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y64_N47
dffeas \controller|delay_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|delay_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|delay_count[0] .is_wysiwyg = "true";
defparam \controller|delay_count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N36
cyclonev_lcell_comb \controller|WRITE_NS.ITERATE~0 (
// Equation(s):
// \controller|WRITE_NS.ITERATE~0_combout  = ( \controller|WRITE_S.DELAY~DUPLICATE_q  & ( (\controller|delay_count [0] & (\controller|delay_count [1] & (!\controller|delay_count [3] & \controller|delay_count [2]))) ) )

	.dataa(!\controller|delay_count [0]),
	.datab(!\controller|delay_count [1]),
	.datac(!\controller|delay_count [3]),
	.datad(!\controller|delay_count [2]),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.DELAY~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WRITE_NS.ITERATE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WRITE_NS.ITERATE~0 .extended_lut = "off";
defparam \controller|WRITE_NS.ITERATE~0 .lut_mask = 64'h0000000000100010;
defparam \controller|WRITE_NS.ITERATE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y64_N38
dffeas \controller|WRITE_S.ITERATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|WRITE_NS.ITERATE~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.ITERATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.ITERATE .is_wysiwyg = "true";
defparam \controller|WRITE_S.ITERATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N42
cyclonev_lcell_comb \controller|Selector16~0 (
// Equation(s):
// \controller|Selector16~0_combout  = ( \controller|WideOr4~combout  & ( (\controller|Add1~1_sumout  & \controller|WRITE_S.ITERATE~q ) ) ) # ( !\controller|WideOr4~combout  & ( ((\controller|Add1~1_sumout  & \controller|WRITE_S.ITERATE~q )) # 
// (\controller|address_count [0]) ) )

	.dataa(gnd),
	.datab(!\controller|Add1~1_sumout ),
	.datac(!\controller|WRITE_S.ITERATE~q ),
	.datad(!\controller|address_count [0]),
	.datae(gnd),
	.dataf(!\controller|WideOr4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector16~0 .extended_lut = "off";
defparam \controller|Selector16~0 .lut_mask = 64'h03FF03FF03030303;
defparam \controller|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y64_N44
dffeas \controller|address_count[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|address_count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N48
cyclonev_lcell_comb \controller|Selector0~0 (
// Equation(s):
// \controller|Selector0~0_combout  = ( \controller|WRITE_S.CHECK~q  & ( \controller|address_count [1] & ( (!\controller|WRITE_S.START~q ) # ((\controller|address_count[0]~DUPLICATE_q  & (\controller|Equal0~1_combout  & \controller|Equal0~0_combout ))) ) ) ) 
// # ( !\controller|WRITE_S.CHECK~q  & ( \controller|address_count [1] & ( !\controller|WRITE_S.START~q  ) ) ) # ( \controller|WRITE_S.CHECK~q  & ( !\controller|address_count [1] & ( !\controller|WRITE_S.START~q  ) ) ) # ( !\controller|WRITE_S.CHECK~q  & ( 
// !\controller|address_count [1] & ( !\controller|WRITE_S.START~q  ) ) )

	.dataa(!\controller|WRITE_S.START~q ),
	.datab(!\controller|address_count[0]~DUPLICATE_q ),
	.datac(!\controller|Equal0~1_combout ),
	.datad(!\controller|Equal0~0_combout ),
	.datae(!\controller|WRITE_S.CHECK~q ),
	.dataf(!\controller|address_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector0~0 .extended_lut = "off";
defparam \controller|Selector0~0 .lut_mask = 64'hAAAAAAAAAAAAAAAB;
defparam \controller|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y64_N49
dffeas \controller|WRITE_S.WRITE_DONE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.WRITE_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.WRITE_DONE .is_wysiwyg = "true";
defparam \controller|WRITE_S.WRITE_DONE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N21
cyclonev_lcell_comb \controller|Selector3~0 (
// Equation(s):
// \controller|Selector3~0_combout  = ( !\controller|WRITE_S.WAIT_SWITCH~q  & ( (!\controller|WRITE_S.ITERATE~DUPLICATE_q  & !\controller|WRITE_S.DELAY~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.datac(!\controller|WRITE_S.DELAY~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.WAIT_SWITCH~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector3~0 .extended_lut = "off";
defparam \controller|Selector3~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \controller|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N24
cyclonev_lcell_comb \controller|Selector3~1 (
// Equation(s):
// \controller|Selector3~1_combout  = ( \controller|Selector3~0_combout  & ( ((\controller|vga_write_done~q  & ((!\controller|WRITE_S.START~q ) # (\controller|WRITE_S.CHECK~q )))) # (\controller|WRITE_S.WRITE_DONE~q ) ) ) # ( !\controller|Selector3~0_combout 
//  & ( (\controller|vga_write_done~q ) # (\controller|WRITE_S.WRITE_DONE~q ) ) )

	.dataa(!\controller|WRITE_S.WRITE_DONE~q ),
	.datab(!\controller|WRITE_S.CHECK~q ),
	.datac(!\controller|WRITE_S.START~q ),
	.datad(!\controller|vga_write_done~q ),
	.datae(gnd),
	.dataf(!\controller|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector3~1 .extended_lut = "off";
defparam \controller|Selector3~1 .lut_mask = 64'h55FF55FF55F755F7;
defparam \controller|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y64_N26
dffeas \controller|vga_write_done (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|vga_write_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|vga_write_done .is_wysiwyg = "true";
defparam \controller|vga_write_done .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N18
cyclonev_lcell_comb \controller|controller|driver|Equal7~1 (
// Equation(s):
// \controller|controller|driver|Equal7~1_combout  = ( !\controller|controller|driver|vcount [3] & ( !\controller|controller|driver|vcount [9] & ( (!\controller|controller|driver|vcount [0] & \controller|controller|driver|Equal5~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\controller|controller|driver|vcount [0]),
	.datac(gnd),
	.datad(!\controller|controller|driver|Equal5~0_combout ),
	.datae(!\controller|controller|driver|vcount [3]),
	.dataf(!\controller|controller|driver|vcount [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal7~1 .extended_lut = "off";
defparam \controller|controller|driver|Equal7~1 .lut_mask = 64'h00CC000000000000;
defparam \controller|controller|driver|Equal7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N3
cyclonev_lcell_comb \controller|controller|driver|disp_done~0 (
// Equation(s):
// \controller|controller|driver|disp_done~0_combout  = ( \controller|controller|driver|vcount [5] & ( \controller|controller|driver|Equal7~1_combout  & ( (\controller|controller|driver|disp_done~q  & ((!\controller|controller|driver|vs.VFRONT~q ) # 
// (!\KEY[3]~input_o ))) ) ) ) # ( !\controller|controller|driver|vcount [5] & ( \controller|controller|driver|Equal7~1_combout  & ( ((\controller|controller|driver|vs.VFRONT~q  & \KEY[3]~input_o )) # (\controller|controller|driver|disp_done~q ) ) ) ) # ( 
// \controller|controller|driver|vcount [5] & ( !\controller|controller|driver|Equal7~1_combout  & ( (\controller|controller|driver|disp_done~q  & ((!\controller|controller|driver|vs.VFRONT~q ) # (!\KEY[3]~input_o ))) ) ) ) # ( 
// !\controller|controller|driver|vcount [5] & ( !\controller|controller|driver|Equal7~1_combout  & ( (\controller|controller|driver|disp_done~q  & ((!\controller|controller|driver|vs.VFRONT~q ) # (!\KEY[3]~input_o ))) ) ) )

	.dataa(!\controller|controller|driver|vs.VFRONT~q ),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(!\controller|controller|driver|disp_done~q ),
	.datae(!\controller|controller|driver|vcount [5]),
	.dataf(!\controller|controller|driver|Equal7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|disp_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|disp_done~0 .extended_lut = "off";
defparam \controller|controller|driver|disp_done~0 .lut_mask = 64'h00FA00FA05FF00FA;
defparam \controller|controller|driver|disp_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y63_N23
dffeas \controller|controller|driver|disp_done (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|disp_done~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|disp_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|disp_done .is_wysiwyg = "true";
defparam \controller|controller|driver|disp_done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N0
cyclonev_lcell_comb \controller|controller|SWITCH_NS.SWITCH_BUFFER~0 (
// Equation(s):
// \controller|controller|SWITCH_NS.SWITCH_BUFFER~0_combout  = ( \controller|controller|driver|disp_done~q  & ( (!\controller|controller|SWITCH_S.WAIT_SIGNAL~q  & \controller|vga_write_done~q ) ) )

	.dataa(gnd),
	.datab(!\controller|controller|SWITCH_S.WAIT_SIGNAL~q ),
	.datac(!\controller|vga_write_done~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|disp_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|SWITCH_NS.SWITCH_BUFFER~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|SWITCH_NS.SWITCH_BUFFER~0 .extended_lut = "off";
defparam \controller|controller|SWITCH_NS.SWITCH_BUFFER~0 .lut_mask = 64'h000000000C0C0C0C;
defparam \controller|controller|SWITCH_NS.SWITCH_BUFFER~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y64_N2
dffeas \controller|controller|SWITCH_S.SWITCH_BUFFER (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|SWITCH_NS.SWITCH_BUFFER~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|SWITCH_S.SWITCH_BUFFER~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|SWITCH_S.SWITCH_BUFFER .is_wysiwyg = "true";
defparam \controller|controller|SWITCH_S.SWITCH_BUFFER .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y62_N36
cyclonev_lcell_comb \controller|controller|SWITCH_S.RESET~feeder (
// Equation(s):
// \controller|controller|SWITCH_S.RESET~feeder_combout  = ( \controller|controller|SWITCH_S.SWITCH_BUFFER~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|SWITCH_S.SWITCH_BUFFER~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|SWITCH_S.RESET~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|SWITCH_S.RESET~feeder .extended_lut = "off";
defparam \controller|controller|SWITCH_S.RESET~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|SWITCH_S.RESET~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y62_N38
dffeas \controller|controller|SWITCH_S.RESET (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|SWITCH_S.RESET~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|SWITCH_S.RESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|SWITCH_S.RESET .is_wysiwyg = "true";
defparam \controller|controller|SWITCH_S.RESET .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y64_N13
dffeas \controller|controller|SWITCH_S.DELAY (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|SWITCH_S.DELAY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|SWITCH_S.DELAY .is_wysiwyg = "true";
defparam \controller|controller|SWITCH_S.DELAY .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N42
cyclonev_lcell_comb \controller|controller|Selector2~0 (
// Equation(s):
// \controller|controller|Selector2~0_combout  = ( \controller|controller|SWITCH_S.DELAY~q  & ( (!\controller|controller|Selector0~0_combout  & (((\controller|controller|count [3])))) # (\controller|controller|Selector0~0_combout  & 
// (((!\controller|controller|count [3]) # (\controller|controller|SWITCH_S.RESET~q )) # (\controller|controller|SWITCH_S.SWITCH_BUFFER~q ))) ) ) # ( !\controller|controller|SWITCH_S.DELAY~q  & ( (\controller|controller|count [3] & 
// ((\controller|controller|SWITCH_S.RESET~q ) # (\controller|controller|SWITCH_S.SWITCH_BUFFER~q ))) ) )

	.dataa(!\controller|controller|SWITCH_S.SWITCH_BUFFER~q ),
	.datab(!\controller|controller|SWITCH_S.RESET~q ),
	.datac(!\controller|controller|Selector0~0_combout ),
	.datad(!\controller|controller|count [3]),
	.datae(gnd),
	.dataf(!\controller|controller|SWITCH_S.DELAY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Selector2~0 .extended_lut = "off";
defparam \controller|controller|Selector2~0 .lut_mask = 64'h007700770FF70FF7;
defparam \controller|controller|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y64_N44
dffeas \controller|controller|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|count[3] .is_wysiwyg = "true";
defparam \controller|controller|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N18
cyclonev_lcell_comb \controller|controller|Selector5~0 (
// Equation(s):
// \controller|controller|Selector5~0_combout  = ( \controller|controller|SWITCH_S.DELAY~q  & ( ((!\controller|controller|count [0]) # (\controller|controller|SWITCH_S.SWITCH_BUFFER~q )) # (\controller|controller|SWITCH_S.RESET~q ) ) ) # ( 
// !\controller|controller|SWITCH_S.DELAY~q  & ( (\controller|controller|count [0] & ((\controller|controller|SWITCH_S.SWITCH_BUFFER~q ) # (\controller|controller|SWITCH_S.RESET~q ))) ) )

	.dataa(!\controller|controller|SWITCH_S.RESET~q ),
	.datab(gnd),
	.datac(!\controller|controller|SWITCH_S.SWITCH_BUFFER~q ),
	.datad(!\controller|controller|count [0]),
	.datae(gnd),
	.dataf(!\controller|controller|SWITCH_S.DELAY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Selector5~0 .extended_lut = "off";
defparam \controller|controller|Selector5~0 .lut_mask = 64'h005F005FFF5FFF5F;
defparam \controller|controller|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y64_N20
dffeas \controller|controller|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|count[0] .is_wysiwyg = "true";
defparam \controller|controller|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N36
cyclonev_lcell_comb \controller|controller|Selector3~0 (
// Equation(s):
// \controller|controller|Selector3~0_combout  = ( \controller|controller|count [2] & ( \controller|controller|count [0] & ( (((\controller|controller|SWITCH_S.DELAY~DUPLICATE_q  & !\controller|controller|count [1])) # 
// (\controller|controller|SWITCH_S.RESET~q )) # (\controller|controller|SWITCH_S.SWITCH_BUFFER~q ) ) ) ) # ( !\controller|controller|count [2] & ( \controller|controller|count [0] & ( (\controller|controller|SWITCH_S.DELAY~DUPLICATE_q  & 
// \controller|controller|count [1]) ) ) ) # ( \controller|controller|count [2] & ( !\controller|controller|count [0] & ( ((\controller|controller|SWITCH_S.RESET~q ) # (\controller|controller|SWITCH_S.DELAY~DUPLICATE_q )) # 
// (\controller|controller|SWITCH_S.SWITCH_BUFFER~q ) ) ) )

	.dataa(!\controller|controller|SWITCH_S.SWITCH_BUFFER~q ),
	.datab(!\controller|controller|SWITCH_S.DELAY~DUPLICATE_q ),
	.datac(!\controller|controller|SWITCH_S.RESET~q ),
	.datad(!\controller|controller|count [1]),
	.datae(!\controller|controller|count [2]),
	.dataf(!\controller|controller|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Selector3~0 .extended_lut = "off";
defparam \controller|controller|Selector3~0 .lut_mask = 64'h00007F7F00337F5F;
defparam \controller|controller|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y64_N38
dffeas \controller|controller|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|count[2] .is_wysiwyg = "true";
defparam \controller|controller|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N12
cyclonev_lcell_comb \controller|controller|Selector1~0 (
// Equation(s):
// \controller|controller|Selector1~0_combout  = ( \controller|controller|SWITCH_S.DELAY~q  & ( \controller|controller|count [0] & ( ((!\controller|controller|count [3]) # ((!\controller|controller|count [2]) # (!\controller|controller|count [1]))) # 
// (\controller|controller|SWITCH_S.RESET~q ) ) ) ) # ( !\controller|controller|SWITCH_S.DELAY~q  & ( \controller|controller|count [0] & ( \controller|controller|SWITCH_S.RESET~q  ) ) ) # ( \controller|controller|SWITCH_S.DELAY~q  & ( 
// !\controller|controller|count [0] ) ) # ( !\controller|controller|SWITCH_S.DELAY~q  & ( !\controller|controller|count [0] & ( \controller|controller|SWITCH_S.RESET~q  ) ) )

	.dataa(!\controller|controller|SWITCH_S.RESET~q ),
	.datab(!\controller|controller|count [3]),
	.datac(!\controller|controller|count [2]),
	.datad(!\controller|controller|count [1]),
	.datae(!\controller|controller|SWITCH_S.DELAY~q ),
	.dataf(!\controller|controller|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Selector1~0 .extended_lut = "off";
defparam \controller|controller|Selector1~0 .lut_mask = 64'h5555FFFF5555FFFD;
defparam \controller|controller|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y64_N14
dffeas \controller|controller|SWITCH_S.DELAY~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|SWITCH_S.DELAY~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|SWITCH_S.DELAY~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|SWITCH_S.DELAY~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N45
cyclonev_lcell_comb \controller|controller|Selector4~0 (
// Equation(s):
// \controller|controller|Selector4~0_combout  = ( \controller|controller|count [0] & ( (!\controller|controller|count [1] & (((\controller|controller|SWITCH_S.DELAY~DUPLICATE_q )))) # (\controller|controller|count [1] & 
// (((\controller|controller|SWITCH_S.RESET~q )) # (\controller|controller|SWITCH_S.SWITCH_BUFFER~q ))) ) ) # ( !\controller|controller|count [0] & ( (\controller|controller|count [1] & (((\controller|controller|SWITCH_S.DELAY~DUPLICATE_q ) # 
// (\controller|controller|SWITCH_S.RESET~q )) # (\controller|controller|SWITCH_S.SWITCH_BUFFER~q ))) ) )

	.dataa(!\controller|controller|SWITCH_S.SWITCH_BUFFER~q ),
	.datab(!\controller|controller|SWITCH_S.RESET~q ),
	.datac(!\controller|controller|SWITCH_S.DELAY~DUPLICATE_q ),
	.datad(!\controller|controller|count [1]),
	.datae(gnd),
	.dataf(!\controller|controller|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Selector4~0 .extended_lut = "off";
defparam \controller|controller|Selector4~0 .lut_mask = 64'h007F007F0F770F77;
defparam \controller|controller|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y64_N47
dffeas \controller|controller|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|count[1] .is_wysiwyg = "true";
defparam \controller|controller|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N3
cyclonev_lcell_comb \controller|controller|Selector0~0 (
// Equation(s):
// \controller|controller|Selector0~0_combout  = ( \controller|controller|count [0] & ( (\controller|controller|count [1] & \controller|controller|count [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|count [1]),
	.datad(!\controller|controller|count [2]),
	.datae(gnd),
	.dataf(!\controller|controller|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Selector0~0 .extended_lut = "off";
defparam \controller|controller|Selector0~0 .lut_mask = 64'h00000000000F000F;
defparam \controller|controller|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N30
cyclonev_lcell_comb \controller|controller|Selector0~1 (
// Equation(s):
// \controller|controller|Selector0~1_combout  = ( \controller|controller|SWITCH_S.WAIT_SIGNAL~q  & ( \controller|controller|driver|disp_done~q  & ( (!\controller|controller|Selector0~0_combout ) # ((!\controller|controller|SWITCH_S.DELAY~DUPLICATE_q ) # 
// (!\controller|controller|count [3])) ) ) ) # ( !\controller|controller|SWITCH_S.WAIT_SIGNAL~q  & ( \controller|controller|driver|disp_done~q  & ( (\controller|vga_write_done~q  & ((!\controller|controller|Selector0~0_combout ) # 
// ((!\controller|controller|SWITCH_S.DELAY~DUPLICATE_q ) # (!\controller|controller|count [3])))) ) ) ) # ( \controller|controller|SWITCH_S.WAIT_SIGNAL~q  & ( !\controller|controller|driver|disp_done~q  & ( (!\controller|controller|Selector0~0_combout ) # 
// ((!\controller|controller|SWITCH_S.DELAY~DUPLICATE_q ) # (!\controller|controller|count [3])) ) ) )

	.dataa(!\controller|controller|Selector0~0_combout ),
	.datab(!\controller|controller|SWITCH_S.DELAY~DUPLICATE_q ),
	.datac(!\controller|vga_write_done~q ),
	.datad(!\controller|controller|count [3]),
	.datae(!\controller|controller|SWITCH_S.WAIT_SIGNAL~q ),
	.dataf(!\controller|controller|driver|disp_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Selector0~1 .extended_lut = "off";
defparam \controller|controller|Selector0~1 .lut_mask = 64'h0000FFEE0F0EFFEE;
defparam \controller|controller|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y64_N32
dffeas \controller|controller|SWITCH_S.WAIT_SIGNAL (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|SWITCH_S.WAIT_SIGNAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|SWITCH_S.WAIT_SIGNAL .is_wysiwyg = "true";
defparam \controller|controller|SWITCH_S.WAIT_SIGNAL .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N48
cyclonev_lcell_comb \controller|controller|Selector6~0 (
// Equation(s):
// \controller|controller|Selector6~0_combout  = ( \controller|controller|SWITCH_S.DELAY~q  & ( (\controller|controller|switch_buffer~q ) # (\controller|controller|SWITCH_S.SWITCH_BUFFER~q ) ) ) # ( !\controller|controller|SWITCH_S.DELAY~q  & ( 
// ((!\controller|controller|SWITCH_S.WAIT_SIGNAL~q  & \controller|controller|switch_buffer~q )) # (\controller|controller|SWITCH_S.SWITCH_BUFFER~q ) ) )

	.dataa(gnd),
	.datab(!\controller|controller|SWITCH_S.WAIT_SIGNAL~q ),
	.datac(!\controller|controller|SWITCH_S.SWITCH_BUFFER~q ),
	.datad(!\controller|controller|switch_buffer~q ),
	.datae(gnd),
	.dataf(!\controller|controller|SWITCH_S.DELAY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Selector6~0 .extended_lut = "off";
defparam \controller|controller|Selector6~0 .lut_mask = 64'h0FCF0FCF0FFF0FFF;
defparam \controller|controller|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y64_N49
dffeas \controller|controller|switch_buffer~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|switch_buffer~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|switch_buffer~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|switch_buffer~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N39
cyclonev_lcell_comb \controller|controller|buffer|Selector0~0 (
// Equation(s):
// \controller|controller|buffer|Selector0~0_combout  = ( \controller|controller|buffer|S.B2_DISP_B1_WRITE~q  & ( (!\controller|WRITE_S.START~q ) # ((\controller|controller|buffer|S.B1_DISP_B2_WRITE~q ) # (\controller|controller|switch_buffer~DUPLICATE_q )) 
// ) ) # ( !\controller|controller|buffer|S.B2_DISP_B1_WRITE~q  & ( (!\controller|WRITE_S.START~q ) # ((!\controller|controller|switch_buffer~DUPLICATE_q  & \controller|controller|buffer|S.B1_DISP_B2_WRITE~q )) ) )

	.dataa(!\controller|WRITE_S.START~q ),
	.datab(gnd),
	.datac(!\controller|controller|switch_buffer~DUPLICATE_q ),
	.datad(!\controller|controller|buffer|S.B1_DISP_B2_WRITE~q ),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|Selector0~0 .extended_lut = "off";
defparam \controller|controller|buffer|Selector0~0 .lut_mask = 64'hAAFAAAFAAFFFAFFF;
defparam \controller|controller|buffer|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y64_N41
dffeas \controller|controller|buffer|S.B1_DISP_B2_WRITE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|S.B1_DISP_B2_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|S.B1_DISP_B2_WRITE .is_wysiwyg = "true";
defparam \controller|controller|buffer|S.B1_DISP_B2_WRITE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N18
cyclonev_lcell_comb \controller|controller|buffer|S.B2_DISP_B1_WRITE~0 (
// Equation(s):
// \controller|controller|buffer|S.B2_DISP_B1_WRITE~0_combout  = ( \controller|controller|buffer|S.B1_DISP_B2_WRITE~q  & ( (\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ) # (\controller|controller|switch_buffer~DUPLICATE_q ) ) ) # ( 
// !\controller|controller|buffer|S.B1_DISP_B2_WRITE~q  & ( (!\controller|controller|switch_buffer~DUPLICATE_q  & \controller|controller|buffer|S.B2_DISP_B1_WRITE~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|switch_buffer~DUPLICATE_q ),
	.datad(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|S.B1_DISP_B2_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|S.B2_DISP_B1_WRITE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|S.B2_DISP_B1_WRITE~0 .extended_lut = "off";
defparam \controller|controller|buffer|S.B2_DISP_B1_WRITE~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \controller|controller|buffer|S.B2_DISP_B1_WRITE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y64_N20
dffeas \controller|controller|buffer|S.B2_DISP_B1_WRITE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|S.B2_DISP_B1_WRITE~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|S.B2_DISP_B1_WRITE .is_wysiwyg = "true";
defparam \controller|controller|buffer|S.B2_DISP_B1_WRITE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N51
cyclonev_lcell_comb \controller|controller|buffer|Selector61~0 (
// Equation(s):
// \controller|controller|buffer|Selector61~0_combout  = ( \controller|controller|buffer|S.B1_DISP_B2_WRITE~q  ) # ( !\controller|controller|buffer|S.B1_DISP_B2_WRITE~q  & ( (!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q  & 
// \controller|controller|buffer|wren_2~q ) ) )

	.dataa(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|buffer|wren_2~q ),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|S.B1_DISP_B2_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|Selector61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|Selector61~0 .extended_lut = "off";
defparam \controller|controller|buffer|Selector61~0 .lut_mask = 64'h00AA00AAFFFFFFFF;
defparam \controller|controller|buffer|Selector61~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y64_N53
dffeas \controller|controller|buffer|wren_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|Selector61~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|wren_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|wren_2 .is_wysiwyg = "true";
defparam \controller|controller|buffer|wren_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y58_N12
cyclonev_lcell_comb \vga_write_en~feeder (
// Equation(s):
// \vga_write_en~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_write_en~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_write_en~feeder .extended_lut = "off";
defparam \vga_write_en~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \vga_write_en~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y58_N48
cyclonev_lcell_comb \vga_write_address[0]~0 (
// Equation(s):
// \vga_write_address[0]~0_combout  = !vga_write_address[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!vga_write_address[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_write_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_write_address[0]~0 .extended_lut = "off";
defparam \vga_write_address[0]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \vga_write_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y58_N50
dffeas \vga_write_address[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_write_address[0]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vga_write_address[0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_write_address[0] .is_wysiwyg = "true";
defparam \vga_write_address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y58_N0
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( vga_write_address[1] ) + ( vga_write_address[0] ) + ( !VCC ))
// \Add0~2  = CARRY(( vga_write_address[1] ) + ( vga_write_address[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!vga_write_address[0]),
	.datad(!vga_write_address[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y58_N2
dffeas \vga_write_address[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vga_write_address[1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_write_address[1] .is_wysiwyg = "true";
defparam \vga_write_address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y58_N3
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \vga_write_address[2]~DUPLICATE_q  ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( \vga_write_address[2]~DUPLICATE_q  ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_write_address[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y58_N5
dffeas \vga_write_address[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_write_address[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_write_address[2]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_write_address[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y58_N6
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \vga_write_address[3]~DUPLICATE_q  ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( \vga_write_address[3]~DUPLICATE_q  ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_write_address[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y58_N7
dffeas \vga_write_address[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_write_address[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_write_address[3]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_write_address[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y58_N9
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( vga_write_address[4] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( vga_write_address[4] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!vga_write_address[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y58_N11
dffeas \vga_write_address[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vga_write_address[4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_write_address[4] .is_wysiwyg = "true";
defparam \vga_write_address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y58_N12
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( vga_write_address[5] ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( vga_write_address[5] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(!vga_write_address[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y58_N14
dffeas \vga_write_address[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vga_write_address[5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_write_address[5] .is_wysiwyg = "true";
defparam \vga_write_address[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y58_N15
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( vga_write_address[6] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( vga_write_address[6] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!vga_write_address[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y58_N17
dffeas \vga_write_address[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vga_write_address[6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_write_address[6] .is_wysiwyg = "true";
defparam \vga_write_address[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y58_N18
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( vga_write_address[7] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( vga_write_address[7] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!vga_write_address[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y58_N20
dffeas \vga_write_address[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vga_write_address[7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_write_address[7] .is_wysiwyg = "true";
defparam \vga_write_address[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y58_N11
dffeas \cycles[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cycles[1]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cycles[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cycles[1] .is_wysiwyg = "true";
defparam \cycles[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y58_N24
cyclonev_lcell_comb \cycles[0]~3 (
// Equation(s):
// \cycles[0]~3_combout  = ( !cycles[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!cycles[0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cycles[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cycles[0]~3 .extended_lut = "off";
defparam \cycles[0]~3 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \cycles[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y58_N25
dffeas \cycles[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cycles[0]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cycles[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cycles[0] .is_wysiwyg = "true";
defparam \cycles[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y58_N9
cyclonev_lcell_comb \cycles[1]~0 (
// Equation(s):
// \cycles[1]~0_combout  = ( !cycles[1] & ( cycles[0] ) ) # ( cycles[1] & ( !cycles[0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!cycles[1]),
	.dataf(!cycles[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cycles[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cycles[1]~0 .extended_lut = "off";
defparam \cycles[1]~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \cycles[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y58_N10
dffeas \cycles[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cycles[1]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles[1]~DUPLICATE .is_wysiwyg = "true";
defparam \cycles[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y58_N8
dffeas \vga_write_address[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vga_write_address[3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_write_address[3] .is_wysiwyg = "true";
defparam \vga_write_address[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y58_N26
dffeas \cycles[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cycles[0]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles[0]~DUPLICATE .is_wysiwyg = "true";
defparam \cycles[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y58_N57
cyclonev_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = ( !\cycles[0]~DUPLICATE_q  & ( (!vga_write_address[3]) # (!\vga_write_address[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!vga_write_address[3]),
	.datad(!\vga_write_address[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cycles[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~2 .extended_lut = "off";
defparam \always0~2 .lut_mask = 64'hFFF0FFF000000000;
defparam \always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y58_N10
dffeas \vga_write_address[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_write_address[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_write_address[4]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_write_address[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y58_N45
cyclonev_lcell_comb \cycles[2]~2 (
// Equation(s):
// \cycles[2]~2_combout  = ( \cycles[0]~DUPLICATE_q  & ( !\cycles[1]~DUPLICATE_q  $ (!cycles[2]) ) ) # ( !\cycles[0]~DUPLICATE_q  & ( cycles[2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cycles[1]~DUPLICATE_q ),
	.datad(!cycles[2]),
	.datae(gnd),
	.dataf(!\cycles[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cycles[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cycles[2]~2 .extended_lut = "off";
defparam \cycles[2]~2 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \cycles[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y58_N47
dffeas \cycles[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cycles[2]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cycles[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cycles[2] .is_wysiwyg = "true";
defparam \cycles[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y58_N16
dffeas \vga_write_address[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_write_address[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_write_address[6]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_write_address[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y58_N39
cyclonev_lcell_comb \cycles[3]~1 (
// Equation(s):
// \cycles[3]~1_combout  = ( cycles[1] & ( !cycles[3] $ (((!cycles[2]) # (!\cycles[0]~DUPLICATE_q ))) ) ) # ( !cycles[1] & ( cycles[3] ) )

	.dataa(gnd),
	.datab(!cycles[2]),
	.datac(!\cycles[0]~DUPLICATE_q ),
	.datad(!cycles[3]),
	.datae(gnd),
	.dataf(!cycles[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cycles[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cycles[3]~1 .extended_lut = "off";
defparam \cycles[3]~1 .lut_mask = 64'h00FF00FF03FC03FC;
defparam \cycles[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y58_N40
dffeas \cycles[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cycles[3]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cycles[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cycles[3] .is_wysiwyg = "true";
defparam \cycles[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y58_N36
cyclonev_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = ( !vga_write_address[5] & ( (!\vga_write_address[4]~DUPLICATE_q  & (!cycles[2] & (!\vga_write_address[6]~DUPLICATE_q  & !cycles[3]))) ) )

	.dataa(!\vga_write_address[4]~DUPLICATE_q ),
	.datab(!cycles[2]),
	.datac(!\vga_write_address[6]~DUPLICATE_q ),
	.datad(!cycles[3]),
	.datae(gnd),
	.dataf(!vga_write_address[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~1 .extended_lut = "off";
defparam \always0~1 .lut_mask = 64'h8000800000000000;
defparam \always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y58_N21
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( \vga_write_address[8]~DUPLICATE_q  ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( \vga_write_address[8]~DUPLICATE_q  ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_write_address[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y58_N23
dffeas \vga_write_address[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_write_address[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_write_address[8]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_write_address[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y58_N24
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( vga_write_address[9] ) + ( GND ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( vga_write_address[9] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!vga_write_address[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y58_N26
dffeas \vga_write_address[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vga_write_address[9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_write_address[9] .is_wysiwyg = "true";
defparam \vga_write_address[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y58_N27
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( vga_write_address[10] ) + ( GND ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( vga_write_address[10] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!vga_write_address[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y58_N29
dffeas \vga_write_address[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vga_write_address[10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_write_address[10] .is_wysiwyg = "true";
defparam \vga_write_address[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y58_N30
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( vga_write_address[11] ) + ( GND ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( vga_write_address[11] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(!vga_write_address[11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y58_N32
dffeas \vga_write_address[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vga_write_address[11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_write_address[11] .is_wysiwyg = "true";
defparam \vga_write_address[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y58_N33
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( vga_write_address[12] ) + ( GND ) + ( \Add0~42  ))

	.dataa(!vga_write_address[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y58_N34
dffeas \vga_write_address[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vga_write_address[12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_write_address[12] .is_wysiwyg = "true";
defparam \vga_write_address[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y58_N42
cyclonev_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = ( !vga_write_address[12] & ( (!vga_write_address[9] & (!vga_write_address[11] & (!\vga_write_address[8]~DUPLICATE_q  & !vga_write_address[10]))) ) )

	.dataa(!vga_write_address[9]),
	.datab(!vga_write_address[11]),
	.datac(!\vga_write_address[8]~DUPLICATE_q ),
	.datad(!vga_write_address[10]),
	.datae(gnd),
	.dataf(!vga_write_address[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~0 .extended_lut = "off";
defparam \always0~0 .lut_mask = 64'h8000800000000000;
defparam \always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y58_N54
cyclonev_lcell_comb \always0~3 (
// Equation(s):
// \always0~3_combout  = ( \always0~0_combout  & ( (!vga_write_address[7] & (!\cycles[1]~DUPLICATE_q  & (\always0~2_combout  & \always0~1_combout ))) ) )

	.dataa(!vga_write_address[7]),
	.datab(!\cycles[1]~DUPLICATE_q ),
	.datac(!\always0~2_combout ),
	.datad(!\always0~1_combout ),
	.datae(gnd),
	.dataf(!\always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~3 .extended_lut = "off";
defparam \always0~3 .lut_mask = 64'h0000000000080008;
defparam \always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y58_N13
dffeas \vga_write_en~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_write_en~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_write_en~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_write_en~DUPLICATE .is_wysiwyg = "true";
defparam \vga_write_en~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y58_N49
dffeas \vga_write_address[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_write_address[0]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_write_address[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_write_address[0]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_write_address[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y58_N1
dffeas \vga_write_address[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_write_address[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_write_address[1]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_write_address[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y58_N13
dffeas \vga_write_address[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_write_address[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_write_address[5]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_write_address[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y58_N22
dffeas \vga_write_address[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vga_write_address[8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_write_address[8] .is_wysiwyg = "true";
defparam \vga_write_address[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y58_N25
dffeas \vga_write_address[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_write_address[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_write_address[9]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_write_address[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y64_N16
dffeas \controller|address_count[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|address_count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y64_N52
dffeas \controller|address_count[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[12]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|address_count[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y62_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\vga_write_en~DUPLICATE_q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\vga_write_en~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vga_write_address[12],vga_write_address[11],vga_write_address[10],\vga_write_address[9]~DUPLICATE_q ,vga_write_address[8],vga_write_address[7],\vga_write_address[6]~DUPLICATE_q ,\vga_write_address[5]~DUPLICATE_q ,\vga_write_address[4]~DUPLICATE_q ,\vga_write_address[3]~DUPLICATE_q ,
\vga_write_address[2]~DUPLICATE_q ,\vga_write_address[1]~DUPLICATE_q ,\vga_write_address[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count[12]~DUPLICATE_q ,\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count [5],\controller|address_count [4],
\controller|address_count[3]~DUPLICATE_q ,\controller|address_count [2],\controller|address_count [1],\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y62_N27
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[0]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[0]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[0]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N0
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[0]~0 (
// Equation(s):
// \controller|controller|buffer|data_in_2[0]~0_combout  = ( \controller|controller|buffer|S.B1_DISP_B2_WRITE~q  & ( \KEY[3]~input_o  ) )

	.dataa(gnd),
	.datab(!\KEY[3]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|S.B1_DISP_B2_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[0]~0 .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[0]~0 .lut_mask = 64'h0000000033333333;
defparam \controller|controller|buffer|data_in_2[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y62_N29
dffeas \controller|controller|buffer|data_in_2[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[0] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N27
cyclonev_lcell_comb \controller|controller|driver|x[3]~2 (
// Equation(s):
// \controller|controller|driver|x[3]~2_combout  = (!\controller|controller|driver|hblank~q  & \controller|controller|driver|hcount [3])

	.dataa(!\controller|controller|driver|hblank~q ),
	.datab(!\controller|controller|driver|hcount [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|x[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|x[3]~2 .extended_lut = "off";
defparam \controller|controller|driver|x[3]~2 .lut_mask = 64'h2222222222222222;
defparam \controller|controller|driver|x[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N21
cyclonev_lcell_comb \controller|controller|buffer|address_2[0]~feeder (
// Equation(s):
// \controller|controller|buffer|address_2[0]~feeder_combout  = \controller|controller|driver|x[3]~2_combout 

	.dataa(!\controller|controller|driver|x[3]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_2[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_2[0]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_2[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \controller|controller|buffer|address_2[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N57
cyclonev_lcell_comb \controller|controller|buffer|read_data[1]~0 (
// Equation(s):
// \controller|controller|buffer|read_data[1]~0_combout  = ( \KEY[3]~input_o  & ( \controller|controller|buffer|S.B2_DISP_B1_WRITE~q  ) ) # ( \KEY[3]~input_o  & ( !\controller|controller|buffer|S.B2_DISP_B1_WRITE~q  & ( 
// \controller|controller|buffer|S.B1_DISP_B2_WRITE~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|buffer|S.B1_DISP_B2_WRITE~q ),
	.datad(gnd),
	.datae(!\KEY[3]~input_o ),
	.dataf(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[1]~0 .extended_lut = "off";
defparam \controller|controller|buffer|read_data[1]~0 .lut_mask = 64'h00000F0F0000FFFF;
defparam \controller|controller|buffer|read_data[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N23
dffeas \controller|controller|buffer|address_2[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_2[0]~feeder_combout ),
	.asdata(\controller|address_count [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[0] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N51
cyclonev_lcell_comb \controller|controller|driver|x[4]~3 (
// Equation(s):
// \controller|controller|driver|x[4]~3_combout  = ( \controller|controller|driver|hcount [4] & ( !\controller|controller|driver|hblank~q  ) )

	.dataa(gnd),
	.datab(!\controller|controller|driver|hblank~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|hcount [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|x[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|x[4]~3 .extended_lut = "off";
defparam \controller|controller|driver|x[4]~3 .lut_mask = 64'h00000000CCCCCCCC;
defparam \controller|controller|driver|x[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N12
cyclonev_lcell_comb \controller|controller|buffer|address_2[1]~feeder (
// Equation(s):
// \controller|controller|buffer|address_2[1]~feeder_combout  = ( \controller|controller|driver|x[4]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|x[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_2[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_2[1]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_2[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|address_2[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y65_N14
dffeas \controller|controller|buffer|address_2[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_2[1]~feeder_combout ),
	.asdata(\controller|address_count [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[1] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N27
cyclonev_lcell_comb \controller|controller|driver|x[5]~4 (
// Equation(s):
// \controller|controller|driver|x[5]~4_combout  = (!\controller|controller|driver|hblank~q  & \controller|controller|driver|hcount [5])

	.dataa(!\controller|controller|driver|hblank~q ),
	.datab(!\controller|controller|driver|hcount [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|x[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|x[5]~4 .extended_lut = "off";
defparam \controller|controller|driver|x[5]~4 .lut_mask = 64'h2222222222222222;
defparam \controller|controller|driver|x[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N3
cyclonev_lcell_comb \controller|controller|buffer|address_2[2]~feeder (
// Equation(s):
// \controller|controller|buffer|address_2[2]~feeder_combout  = ( \controller|controller|driver|x[5]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|x[5]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_2[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_2[2]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_2[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|address_2[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y64_N5
dffeas \controller|controller|buffer|address_2[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_2[2]~feeder_combout ),
	.asdata(\controller|address_count [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[2] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y62_N15
cyclonev_lcell_comb \controller|controller|driver|x[6]~5 (
// Equation(s):
// \controller|controller|driver|x[6]~5_combout  = (\controller|controller|driver|hcount[6]~DUPLICATE_q  & !\controller|controller|driver|hblank~q )

	.dataa(!\controller|controller|driver|hcount[6]~DUPLICATE_q ),
	.datab(!\controller|controller|driver|hblank~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|x[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|x[6]~5 .extended_lut = "off";
defparam \controller|controller|driver|x[6]~5 .lut_mask = 64'h4444444444444444;
defparam \controller|controller|driver|x[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N33
cyclonev_lcell_comb \controller|controller|buffer|address_2[3]~feeder (
// Equation(s):
// \controller|controller|buffer|address_2[3]~feeder_combout  = \controller|controller|driver|x[6]~5_combout 

	.dataa(gnd),
	.datab(!\controller|controller|driver|x[6]~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_2[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_2[3]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_2[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \controller|controller|buffer|address_2[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y64_N35
dffeas \controller|controller|buffer|address_2[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_2[3]~feeder_combout ),
	.asdata(\controller|address_count [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[3] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N0
cyclonev_lcell_comb \controller|controller|Add0~1 (
// Equation(s):
// \controller|controller|Add0~1_sumout  = SUM(( (!\controller|controller|driver|hblank~q  & \controller|controller|driver|hcount [7]) ) + ( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [3]) ) + ( !VCC ))
// \controller|controller|Add0~2  = CARRY(( (!\controller|controller|driver|hblank~q  & \controller|controller|driver|hcount [7]) ) + ( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [3]) ) + ( !VCC ))

	.dataa(!\controller|controller|driver|hblank~q ),
	.datab(!\controller|controller|driver|vblank~q ),
	.datac(!\controller|controller|driver|vcount [3]),
	.datad(!\controller|controller|driver|hcount [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~1_sumout ),
	.cout(\controller|controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~1 .extended_lut = "off";
defparam \controller|controller|Add0~1 .lut_mask = 64'h0000F3F3000000AA;
defparam \controller|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y64_N2
dffeas \controller|controller|buffer|address_2[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~1_sumout ),
	.asdata(\controller|address_count [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[4] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N3
cyclonev_lcell_comb \controller|controller|Add0~5 (
// Equation(s):
// \controller|controller|Add0~5_sumout  = SUM(( (!\controller|controller|driver|hblank~q  & \controller|controller|driver|hcount [8]) ) + ( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[4]~DUPLICATE_q ) ) + ( 
// \controller|controller|Add0~2  ))
// \controller|controller|Add0~6  = CARRY(( (!\controller|controller|driver|hblank~q  & \controller|controller|driver|hcount [8]) ) + ( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[4]~DUPLICATE_q ) ) + ( 
// \controller|controller|Add0~2  ))

	.dataa(!\controller|controller|driver|hblank~q ),
	.datab(!\controller|controller|driver|vblank~q ),
	.datac(!\controller|controller|driver|vcount[4]~DUPLICATE_q ),
	.datad(!\controller|controller|driver|hcount [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~5_sumout ),
	.cout(\controller|controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~5 .extended_lut = "off";
defparam \controller|controller|Add0~5 .lut_mask = 64'h0000F3F3000000AA;
defparam \controller|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y64_N53
dffeas \controller|address_count[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[5]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|address_count[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y64_N5
dffeas \controller|controller|buffer|address_2[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~5_sumout ),
	.asdata(\controller|address_count[5]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[5] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N30
cyclonev_lcell_comb \controller|controller|Add1~1 (
// Equation(s):
// \controller|controller|Add1~1_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [5]) ) + ( (\controller|controller|driver|hcount [9] & !\controller|controller|driver|hblank~q ) ) + ( !VCC ))
// \controller|controller|Add1~2  = CARRY(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [5]) ) + ( (\controller|controller|driver|hcount [9] & !\controller|controller|driver|hblank~q ) ) + ( !VCC ))

	.dataa(!\controller|controller|driver|hcount [9]),
	.datab(!\controller|controller|driver|hblank~q ),
	.datac(!\controller|controller|driver|vblank~q ),
	.datad(!\controller|controller|driver|vcount [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add1~1_sumout ),
	.cout(\controller|controller|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add1~1 .extended_lut = "off";
defparam \controller|controller|Add1~1 .lut_mask = 64'h0000BBBB000000F0;
defparam \controller|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N6
cyclonev_lcell_comb \controller|controller|Add0~9 (
// Equation(s):
// \controller|controller|Add0~9_sumout  = SUM(( \controller|controller|Add1~1_sumout  ) + ( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [3]) ) + ( \controller|controller|Add0~6  ))
// \controller|controller|Add0~10  = CARRY(( \controller|controller|Add1~1_sumout  ) + ( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [3]) ) + ( \controller|controller|Add0~6  ))

	.dataa(gnd),
	.datab(!\controller|controller|driver|vblank~q ),
	.datac(!\controller|controller|driver|vcount [3]),
	.datad(!\controller|controller|Add1~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~9_sumout ),
	.cout(\controller|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~9 .extended_lut = "off";
defparam \controller|controller|Add0~9 .lut_mask = 64'h0000F3F3000000FF;
defparam \controller|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y64_N8
dffeas \controller|controller|buffer|address_2[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~9_sumout ),
	.asdata(\controller|address_count [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[6] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N33
cyclonev_lcell_comb \controller|controller|Add1~5 (
// Equation(s):
// \controller|controller|Add1~5_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [6]) ) + ( GND ) + ( \controller|controller|Add1~2  ))
// \controller|controller|Add1~6  = CARRY(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [6]) ) + ( GND ) + ( \controller|controller|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|vblank~q ),
	.datad(!\controller|controller|driver|vcount [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add1~5_sumout ),
	.cout(\controller|controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add1~5 .extended_lut = "off";
defparam \controller|controller|Add1~5 .lut_mask = 64'h0000FFFF000000F0;
defparam \controller|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N9
cyclonev_lcell_comb \controller|controller|Add0~13 (
// Equation(s):
// \controller|controller|Add0~13_sumout  = SUM(( \controller|controller|Add1~5_sumout  ) + ( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[4]~DUPLICATE_q ) ) + ( \controller|controller|Add0~10  ))
// \controller|controller|Add0~14  = CARRY(( \controller|controller|Add1~5_sumout  ) + ( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[4]~DUPLICATE_q ) ) + ( \controller|controller|Add0~10  ))

	.dataa(gnd),
	.datab(!\controller|controller|driver|vblank~q ),
	.datac(!\controller|controller|driver|vcount[4]~DUPLICATE_q ),
	.datad(!\controller|controller|Add1~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~13_sumout ),
	.cout(\controller|controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~13 .extended_lut = "off";
defparam \controller|controller|Add0~13 .lut_mask = 64'h0000F3F3000000FF;
defparam \controller|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y64_N11
dffeas \controller|controller|buffer|address_2[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~13_sumout ),
	.asdata(\controller|address_count [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[7] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N36
cyclonev_lcell_comb \controller|controller|Add1~9 (
// Equation(s):
// \controller|controller|Add1~9_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[7]~DUPLICATE_q ) ) + ( GND ) + ( \controller|controller|Add1~6  ))
// \controller|controller|Add1~10  = CARRY(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[7]~DUPLICATE_q ) ) + ( GND ) + ( \controller|controller|Add1~6  ))

	.dataa(!\controller|controller|driver|vblank~q ),
	.datab(gnd),
	.datac(!\controller|controller|driver|vcount[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add1~9_sumout ),
	.cout(\controller|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add1~9 .extended_lut = "off";
defparam \controller|controller|Add1~9 .lut_mask = 64'h0000FFFF00000A0A;
defparam \controller|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N12
cyclonev_lcell_comb \controller|controller|Add0~17 (
// Equation(s):
// \controller|controller|Add0~17_sumout  = SUM(( \controller|controller|Add1~9_sumout  ) + ( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [5]) ) + ( \controller|controller|Add0~14  ))
// \controller|controller|Add0~18  = CARRY(( \controller|controller|Add1~9_sumout  ) + ( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [5]) ) + ( \controller|controller|Add0~14  ))

	.dataa(gnd),
	.datab(!\controller|controller|driver|vblank~q ),
	.datac(!\controller|controller|driver|vcount [5]),
	.datad(!\controller|controller|Add1~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~17_sumout ),
	.cout(\controller|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~17 .extended_lut = "off";
defparam \controller|controller|Add0~17 .lut_mask = 64'h0000F3F3000000FF;
defparam \controller|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y64_N14
dffeas \controller|controller|buffer|address_2[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~17_sumout ),
	.asdata(\controller|address_count [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[8] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N39
cyclonev_lcell_comb \controller|controller|Add1~13 (
// Equation(s):
// \controller|controller|Add1~13_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [8]) ) + ( GND ) + ( \controller|controller|Add1~10  ))
// \controller|controller|Add1~14  = CARRY(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [8]) ) + ( GND ) + ( \controller|controller|Add1~10  ))

	.dataa(!\controller|controller|driver|vblank~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add1~13_sumout ),
	.cout(\controller|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add1~13 .extended_lut = "off";
defparam \controller|controller|Add1~13 .lut_mask = 64'h0000FFFF000000AA;
defparam \controller|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N15
cyclonev_lcell_comb \controller|controller|Add0~21 (
// Equation(s):
// \controller|controller|Add0~21_sumout  = SUM(( \controller|controller|Add1~13_sumout  ) + ( (\controller|controller|driver|vcount [6] & !\controller|controller|driver|vblank~q ) ) + ( \controller|controller|Add0~18  ))
// \controller|controller|Add0~22  = CARRY(( \controller|controller|Add1~13_sumout  ) + ( (\controller|controller|driver|vcount [6] & !\controller|controller|driver|vblank~q ) ) + ( \controller|controller|Add0~18  ))

	.dataa(!\controller|controller|driver|vcount [6]),
	.datab(!\controller|controller|driver|vblank~q ),
	.datac(gnd),
	.datad(!\controller|controller|Add1~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~21_sumout ),
	.cout(\controller|controller|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~21 .extended_lut = "off";
defparam \controller|controller|Add0~21 .lut_mask = 64'h0000BBBB000000FF;
defparam \controller|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y64_N17
dffeas \controller|controller|buffer|address_2[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~21_sumout ),
	.asdata(\controller|address_count [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[9] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N42
cyclonev_lcell_comb \controller|controller|Add1~17 (
// Equation(s):
// \controller|controller|Add1~17_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [9]) ) + ( GND ) + ( \controller|controller|Add1~14  ))
// \controller|controller|Add1~18  = CARRY(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [9]) ) + ( GND ) + ( \controller|controller|Add1~14  ))

	.dataa(!\controller|controller|driver|vblank~q ),
	.datab(!\controller|controller|driver|vcount [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add1~17_sumout ),
	.cout(\controller|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add1~17 .extended_lut = "off";
defparam \controller|controller|Add1~17 .lut_mask = 64'h0000FFFF00002222;
defparam \controller|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N18
cyclonev_lcell_comb \controller|controller|Add0~25 (
// Equation(s):
// \controller|controller|Add0~25_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[7]~DUPLICATE_q ) ) + ( \controller|controller|Add1~17_sumout  ) + ( \controller|controller|Add0~22  ))
// \controller|controller|Add0~26  = CARRY(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[7]~DUPLICATE_q ) ) + ( \controller|controller|Add1~17_sumout  ) + ( \controller|controller|Add0~22  ))

	.dataa(gnd),
	.datab(!\controller|controller|driver|vblank~q ),
	.datac(!\controller|controller|Add1~17_sumout ),
	.datad(!\controller|controller|driver|vcount[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~25_sumout ),
	.cout(\controller|controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~25 .extended_lut = "off";
defparam \controller|controller|Add0~25 .lut_mask = 64'h0000F0F0000000CC;
defparam \controller|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y64_N20
dffeas \controller|controller|buffer|address_2[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~25_sumout ),
	.asdata(\controller|address_count [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[10] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N45
cyclonev_lcell_comb \controller|controller|Add1~21 (
// Equation(s):
// \controller|controller|Add1~21_sumout  = SUM(( GND ) + ( GND ) + ( \controller|controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add1~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add1~21 .extended_lut = "off";
defparam \controller|controller|Add1~21 .lut_mask = 64'h0000FFFF00000000;
defparam \controller|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N21
cyclonev_lcell_comb \controller|controller|Add0~29 (
// Equation(s):
// \controller|controller|Add0~29_sumout  = SUM(( \controller|controller|Add1~21_sumout  ) + ( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [8]) ) + ( \controller|controller|Add0~26  ))
// \controller|controller|Add0~30  = CARRY(( \controller|controller|Add1~21_sumout  ) + ( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [8]) ) + ( \controller|controller|Add0~26  ))

	.dataa(gnd),
	.datab(!\controller|controller|driver|vblank~q ),
	.datac(!\controller|controller|driver|vcount [8]),
	.datad(!\controller|controller|Add1~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~29_sumout ),
	.cout(\controller|controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~29 .extended_lut = "off";
defparam \controller|controller|Add0~29 .lut_mask = 64'h0000F3F3000000FF;
defparam \controller|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y64_N23
dffeas \controller|controller|buffer|address_2[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~29_sumout ),
	.asdata(\controller|address_count [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[11] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N24
cyclonev_lcell_comb \controller|controller|Add0~33 (
// Equation(s):
// \controller|controller|Add0~33_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [9]) ) + ( GND ) + ( \controller|controller|Add0~30  ))

	.dataa(gnd),
	.datab(!\controller|controller|driver|vblank~q ),
	.datac(!\controller|controller|driver|vcount [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~33 .extended_lut = "off";
defparam \controller|controller|Add0~33 .lut_mask = 64'h0000FFFF00000C0C;
defparam \controller|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y64_N26
dffeas \controller|controller|buffer|address_2[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~33_sumout ),
	.asdata(\controller|address_count [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[12] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y66_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [0]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X15_Y67_N0
cyclonev_lcell_comb \controller|controller|buffer|read_data[0]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[0]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[0]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N12
cyclonev_lcell_comb \controller|controller|buffer|wren_1~feeder (
// Equation(s):
// \controller|controller|buffer|wren_1~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|wren_1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|wren_1~feeder .extended_lut = "off";
defparam \controller|controller|buffer|wren_1~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \controller|controller|buffer|wren_1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N21
cyclonev_lcell_comb \controller|controller|buffer|Selector47~0 (
// Equation(s):
// \controller|controller|buffer|Selector47~0_combout  = ( \controller|controller|buffer|wren_1~q  & ( !\controller|controller|buffer|S.B1_DISP_B2_WRITE~q  ) )

	.dataa(gnd),
	.datab(!\controller|controller|buffer|S.B1_DISP_B2_WRITE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|wren_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|Selector47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|Selector47~0 .extended_lut = "off";
defparam \controller|controller|buffer|Selector47~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \controller|controller|buffer|Selector47~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y64_N14
dffeas \controller|controller|buffer|wren_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|wren_1~feeder_combout ),
	.asdata(\controller|controller|buffer|Selector47~0_combout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|wren_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|wren_1 .is_wysiwyg = "true";
defparam \controller|controller|buffer|wren_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y63_N51
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[0]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[0]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[0]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N27
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[0]~0 (
// Equation(s):
// \controller|controller|buffer|data_in_1[0]~0_combout  = ( \controller|controller|buffer|S.B2_DISP_B1_WRITE~q  & ( \KEY[3]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[0]~0 .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[0]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|controller|buffer|data_in_1[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y63_N53
dffeas \controller|controller|buffer|data_in_1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[0] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N24
cyclonev_lcell_comb \controller|controller|buffer|address_1[0]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[0]~feeder_combout  = ( \controller|address_count [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|address_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[0]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|address_1[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N26
dffeas \controller|controller|buffer|address_1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[0]~feeder_combout ),
	.asdata(\controller|controller|driver|x[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[0] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N57
cyclonev_lcell_comb \controller|controller|buffer|address_1[1]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[1]~feeder_combout  = \controller|address_count [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[1]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \controller|controller|buffer|address_1[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N59
dffeas \controller|controller|buffer|address_1[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[1]~feeder_combout ),
	.asdata(\controller|controller|driver|x[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[1] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N30
cyclonev_lcell_comb \controller|controller|buffer|address_1[2]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[2]~feeder_combout  = \controller|address_count [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|address_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[2]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[2]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \controller|controller|buffer|address_1[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y64_N32
dffeas \controller|controller|buffer|address_1[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[2]~feeder_combout ),
	.asdata(\controller|controller|driver|x[5]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[2] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N6
cyclonev_lcell_comb \controller|controller|buffer|address_1[3]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[3]~feeder_combout  = \controller|address_count [3]

	.dataa(gnd),
	.datab(!\controller|address_count [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[3]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \controller|controller|buffer|address_1[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y64_N8
dffeas \controller|controller|buffer|address_1[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[3]~feeder_combout ),
	.asdata(\controller|controller|driver|x[6]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[3] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N0
cyclonev_lcell_comb \controller|controller|buffer|address_1[4]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[4]~feeder_combout  = \controller|address_count [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[4]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \controller|controller|buffer|address_1[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y64_N2
dffeas \controller|controller|buffer|address_1[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[4]~feeder_combout ),
	.asdata(\controller|controller|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[4] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N24
cyclonev_lcell_comb \controller|controller|buffer|address_1[5]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[5]~feeder_combout  = \controller|address_count [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[5]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \controller|controller|buffer|address_1[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y64_N26
dffeas \controller|controller|buffer|address_1[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[5]~feeder_combout ),
	.asdata(\controller|controller|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[5] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N3
cyclonev_lcell_comb \controller|controller|buffer|address_1[6]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[6]~feeder_combout  = ( \controller|address_count [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|address_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[6]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|address_1[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y64_N5
dffeas \controller|controller|buffer|address_1[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[6]~feeder_combout ),
	.asdata(\controller|controller|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[6] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N6
cyclonev_lcell_comb \controller|controller|buffer|address_1[7]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[7]~feeder_combout  = \controller|address_count [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[7]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \controller|controller|buffer|address_1[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y64_N8
dffeas \controller|controller|buffer|address_1[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[7]~feeder_combout ),
	.asdata(\controller|controller|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[7] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N48
cyclonev_lcell_comb \controller|controller|buffer|address_1[8]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[8]~feeder_combout  = ( \controller|address_count [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|address_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[8]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|address_1[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y64_N50
dffeas \controller|controller|buffer|address_1[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[8]~feeder_combout ),
	.asdata(\controller|controller|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[8] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N57
cyclonev_lcell_comb \controller|controller|buffer|address_1[9]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[9]~feeder_combout  = \controller|address_count [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[9]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \controller|controller|buffer|address_1[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y64_N59
dffeas \controller|controller|buffer|address_1[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[9]~feeder_combout ),
	.asdata(\controller|controller|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[9] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N24
cyclonev_lcell_comb \controller|controller|buffer|address_1[10]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[10]~feeder_combout  = ( \controller|address_count [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|address_count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[10]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|address_1[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y64_N26
dffeas \controller|controller|buffer|address_1[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[10]~feeder_combout ),
	.asdata(\controller|controller|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[10] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N51
cyclonev_lcell_comb \controller|controller|buffer|address_1[11]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[11]~feeder_combout  = \controller|address_count [11]

	.dataa(!\controller|address_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[11]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \controller|controller|buffer|address_1[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y64_N53
dffeas \controller|controller|buffer|address_1[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[11]~feeder_combout ),
	.asdata(\controller|controller|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[11] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N54
cyclonev_lcell_comb \controller|controller|buffer|address_1[12]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[12]~feeder_combout  = \controller|address_count [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[12]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \controller|controller|buffer|address_1[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y64_N56
dffeas \controller|controller|buffer|address_1[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[12]~feeder_combout ),
	.asdata(\controller|controller|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[12] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y67_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [0]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X15_Y67_N1
dffeas \controller|controller|buffer|read_data[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[0]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[0] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N45
cyclonev_lcell_comb \controller|controller|Add2~0 (
// Equation(s):
// \controller|controller|Add2~0_combout  = ( !\controller|controller|driver|hblank~q  & ( !\controller|controller|driver|hcount [1] $ (!\controller|controller|driver|hcount [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|hcount [1]),
	.datad(!\controller|controller|driver|hcount [2]),
	.datae(gnd),
	.dataf(!\controller|controller|driver|hblank~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add2~0 .extended_lut = "off";
defparam \controller|controller|Add2~0 .lut_mask = 64'h0FF00FF000000000;
defparam \controller|controller|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N21
cyclonev_lcell_comb \controller|controller|driver|y[0]~0 (
// Equation(s):
// \controller|controller|driver|y[0]~0_combout  = ( \controller|controller|driver|vcount [0] & ( !\controller|controller|driver|vblank~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|vblank~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|vcount [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|y[0]~0 .extended_lut = "off";
defparam \controller|controller|driver|y[0]~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \controller|controller|driver|y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N42
cyclonev_lcell_comb \controller|controller|driver|y[1]~1 (
// Equation(s):
// \controller|controller|driver|y[1]~1_combout  = ( \controller|controller|driver|vcount[1]~DUPLICATE_q  & ( !\controller|controller|driver|vblank~q  ) )

	.dataa(gnd),
	.datab(!\controller|controller|driver|vblank~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|vcount[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|y[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|y[1]~1 .extended_lut = "off";
defparam \controller|controller|driver|y[1]~1 .lut_mask = 64'h00000000CCCCCCCC;
defparam \controller|controller|driver|y[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N24
cyclonev_lcell_comb \controller|controller|driver|y[2]~2 (
// Equation(s):
// \controller|controller|driver|y[2]~2_combout  = ( \controller|controller|driver|vcount [2] & ( !\controller|controller|driver|vblank~q  ) )

	.dataa(gnd),
	.datab(!\controller|controller|driver|vblank~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|vcount [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|y[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|y[2]~2 .extended_lut = "off";
defparam \controller|controller|driver|y[2]~2 .lut_mask = 64'h00000000CCCCCCCC;
defparam \controller|controller|driver|y[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y58_N14
dffeas vga_write_en(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_write_en~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_write_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam vga_write_en.is_wysiwyg = "true";
defparam vga_write_en.power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y58_N37
dffeas \string_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(string_count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \string_count[2] .is_wysiwyg = "true";
defparam \string_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y58_N30
cyclonev_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_cout  = CARRY(( !\vga_write_address[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_write_address[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~14 .extended_lut = "off";
defparam \Add1~14 .lut_mask = 64'h000000000000F0F0;
defparam \Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y58_N33
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( !string_count[1] ) + ( VCC ) + ( \Add1~14_cout  ))
// \Add1~2  = CARRY(( !string_count[1] ) + ( VCC ) + ( \Add1~14_cout  ))

	.dataa(!string_count[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h000000000000AAAA;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y58_N18
cyclonev_lcell_comb \string_count[1]~0 (
// Equation(s):
// \string_count[1]~0_combout  = ( !\Add1~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\string_count[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \string_count[1]~0 .extended_lut = "off";
defparam \string_count[1]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \string_count[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y58_N20
dffeas \string_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\string_count[1]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(string_count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \string_count[1] .is_wysiwyg = "true";
defparam \string_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y58_N36
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( string_count[2] ) + ( VCC ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( string_count[2] ) + ( VCC ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!string_count[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h00000000000000FF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y58_N38
dffeas \string_count[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string_count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string_count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \string_count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y58_N1
dffeas \string_count[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\string_count[3]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string_count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string_count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \string_count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y58_N39
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( !\string_count[3]~DUPLICATE_q  ) + ( VCC ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\string_count[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h000000000000FF00;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y58_N0
cyclonev_lcell_comb \string_count[3]~1 (
// Equation(s):
// \string_count[3]~1_combout  = ( !\Add1~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\string_count[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \string_count[3]~1 .extended_lut = "off";
defparam \string_count[3]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \string_count[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y58_N2
dffeas \string_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\string_count[3]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(string_count[3]),
	.prn(vcc));
// synopsys translate_off
defparam \string_count[3] .is_wysiwyg = "true";
defparam \string_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y58_N42
cyclonev_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = ( \vga_write_address[0]~DUPLICATE_q  & ( (!string_count[1] & (!\string_count[2]~DUPLICATE_q  & !string_count[3])) # (string_count[1] & ((string_count[3]))) ) ) # ( !\vga_write_address[0]~DUPLICATE_q  & ( (\string_count[2]~DUPLICATE_q 
//  & string_count[3]) ) )

	.dataa(!\string_count[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!string_count[1]),
	.datad(!string_count[3]),
	.datae(gnd),
	.dataf(!\vga_write_address[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr0~0 .extended_lut = "off";
defparam \WideOr0~0 .lut_mask = 64'h00550055A00FA00F;
defparam \WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y58_N44
dffeas \ascii[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ascii[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ascii[0] .is_wysiwyg = "true";
defparam \ascii[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y60_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\vga_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\vga_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({ascii[0]}),
	.portaaddr({vga_write_address[12],vga_write_address[11],vga_write_address[10],\vga_write_address[9]~DUPLICATE_q ,\vga_write_address[8]~DUPLICATE_q ,vga_write_address[7],vga_write_address[6],\vga_write_address[5]~DUPLICATE_q ,\vga_write_address[4]~DUPLICATE_q ,\vga_write_address[3]~DUPLICATE_q ,
\vga_write_address[2]~DUPLICATE_q ,\vga_write_address[1]~DUPLICATE_q ,vga_write_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],
\controller|address_count[3]~DUPLICATE_q ,\controller|address_count [2],\controller|address_count [1],\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y60_N39
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[24]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[24]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[24]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y60_N41
dffeas \controller|controller|buffer|data_in_2[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[24] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[24] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y64_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [24]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N0
cyclonev_lcell_comb \controller|controller|buffer|read_data[24]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[24]~feeder_combout  = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[24]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[24]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \controller|controller|buffer|read_data[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y60_N18
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[24]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[24]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[24]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y60_N20
dffeas \controller|controller|buffer|data_in_1[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[24] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[24] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y65_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [24]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X25_Y65_N1
dffeas \controller|controller|buffer|read_data[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[24]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[24] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y58_N51
cyclonev_lcell_comb \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = ( string_count[1] & ( (string_count[2] & \string_count[3]~DUPLICATE_q ) ) ) # ( !string_count[1] & ( (\string_count[3]~DUPLICATE_q  & !\vga_write_address[0]~DUPLICATE_q ) ) )

	.dataa(!string_count[2]),
	.datab(gnd),
	.datac(!\string_count[3]~DUPLICATE_q ),
	.datad(!\vga_write_address[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!string_count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr1~0 .extended_lut = "off";
defparam \WideOr1~0 .lut_mask = 64'h0F000F0005050505;
defparam \WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y58_N53
dffeas \ascii[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ascii[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ascii[1] .is_wysiwyg = "true";
defparam \ascii[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y56_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\vga_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\vga_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({ascii[1]}),
	.portaaddr({vga_write_address[12],vga_write_address[11],vga_write_address[10],\vga_write_address[9]~DUPLICATE_q ,vga_write_address[8],vga_write_address[7],vga_write_address[6],\vga_write_address[5]~DUPLICATE_q ,\vga_write_address[4]~DUPLICATE_q ,\vga_write_address[3]~DUPLICATE_q ,
\vga_write_address[2]~DUPLICATE_q ,\vga_write_address[1]~DUPLICATE_q ,\vga_write_address[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],
\controller|address_count[3]~DUPLICATE_q ,\controller|address_count [2],\controller|address_count [1],\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y56_N9
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[25]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[25]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[25]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y56_N11
dffeas \controller|controller|buffer|data_in_2[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[25] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[25] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y70_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [25]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N24
cyclonev_lcell_comb \controller|controller|buffer|read_data[25]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[25]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[25]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y56_N12
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[25]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[25]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[25]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y56_N14
dffeas \controller|controller|buffer|data_in_1[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[25] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[25] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y69_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [25]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X25_Y69_N25
dffeas \controller|controller|buffer|read_data[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[25]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[25] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y58_N21
cyclonev_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = ( string_count[1] & ( (!\string_count[2]~DUPLICATE_q  & ((!vga_write_address[0]) # (!\string_count[3]~DUPLICATE_q ))) # (\string_count[2]~DUPLICATE_q  & ((\string_count[3]~DUPLICATE_q ))) ) ) # ( !string_count[1] & ( 
// (!\string_count[2]~DUPLICATE_q  & (vga_write_address[0])) # (\string_count[2]~DUPLICATE_q  & (!vga_write_address[0] & \string_count[3]~DUPLICATE_q )) ) )

	.dataa(!\string_count[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!vga_write_address[0]),
	.datad(!\string_count[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!string_count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr2~0 .extended_lut = "off";
defparam \WideOr2~0 .lut_mask = 64'h0A5A0A5AAAF5AAF5;
defparam \WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y58_N23
dffeas \ascii[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ascii[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ascii[2] .is_wysiwyg = "true";
defparam \ascii[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y60_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\vga_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\vga_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({ascii[2]}),
	.portaaddr({vga_write_address[12],vga_write_address[11],vga_write_address[10],\vga_write_address[9]~DUPLICATE_q ,vga_write_address[8],vga_write_address[7],vga_write_address[6],\vga_write_address[5]~DUPLICATE_q ,\vga_write_address[4]~DUPLICATE_q ,\vga_write_address[3]~DUPLICATE_q ,
\vga_write_address[2]~DUPLICATE_q ,\vga_write_address[1]~DUPLICATE_q ,vga_write_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],
\controller|address_count[3]~DUPLICATE_q ,\controller|address_count [2],\controller|address_count [1],\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y60_N36
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[26]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[26]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[26]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y60_N38
dffeas \controller|controller|buffer|data_in_2[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[26] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[26] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y62_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [26]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X15_Y60_N15
cyclonev_lcell_comb \controller|controller|buffer|read_data[26]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[26]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[26]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y60_N36
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[26]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[26]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[26]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y60_N38
dffeas \controller|controller|buffer|data_in_1[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[26] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[26] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y60_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [26]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X15_Y60_N16
dffeas \controller|controller|buffer|read_data[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[26]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[26] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y58_N3
cyclonev_lcell_comb \WideOr3~0 (
// Equation(s):
// \WideOr3~0_combout  = ( string_count[1] & ( (!\string_count[2]~DUPLICATE_q  & ((!\string_count[3]~DUPLICATE_q ))) # (\string_count[2]~DUPLICATE_q  & (vga_write_address[0] & \string_count[3]~DUPLICATE_q )) ) ) # ( !string_count[1] & ( 
// (!\string_count[2]~DUPLICATE_q  & (!vga_write_address[0] $ (\string_count[3]~DUPLICATE_q ))) # (\string_count[2]~DUPLICATE_q  & (!vga_write_address[0] & \string_count[3]~DUPLICATE_q )) ) )

	.dataa(!\string_count[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!vga_write_address[0]),
	.datad(!\string_count[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!string_count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr3~0 .extended_lut = "off";
defparam \WideOr3~0 .lut_mask = 64'hA05AA05AAA05AA05;
defparam \WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y58_N5
dffeas \ascii[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ascii[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ascii[3] .is_wysiwyg = "true";
defparam \ascii[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y59_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\vga_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\vga_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({ascii[3]}),
	.portaaddr({vga_write_address[12],vga_write_address[11],vga_write_address[10],\vga_write_address[9]~DUPLICATE_q ,vga_write_address[8],vga_write_address[7],vga_write_address[6],\vga_write_address[5]~DUPLICATE_q ,\vga_write_address[4]~DUPLICATE_q ,\vga_write_address[3]~DUPLICATE_q ,
\vga_write_address[2]~DUPLICATE_q ,\vga_write_address[1]~DUPLICATE_q ,vga_write_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count[12]~DUPLICATE_q ,\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,
\controller|address_count [4],\controller|address_count[3]~DUPLICATE_q ,\controller|address_count [2],\controller|address_count [1],\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y60_N15
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[27]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[27]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[27]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y60_N17
dffeas \controller|controller|buffer|data_in_2[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[27] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y72_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [27]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y74_N48
cyclonev_lcell_comb \controller|controller|buffer|read_data[27]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[27]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[27]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y60_N42
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[27]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[27]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[27]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y60_N44
dffeas \controller|controller|buffer|data_in_1[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[27] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y74_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [27]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X27_Y74_N50
dffeas \controller|controller|buffer|read_data[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[27]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[27] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y58_N54
cyclonev_lcell_comb \WideOr4~0 (
// Equation(s):
// \WideOr4~0_combout  = ( string_count[1] & ( (!\string_count[2]~DUPLICATE_q ) # ((!string_count[3]) # (vga_write_address[0])) ) ) # ( !string_count[1] & ( ((!string_count[3]) # (vga_write_address[0])) # (\string_count[2]~DUPLICATE_q ) ) )

	.dataa(!\string_count[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!string_count[3]),
	.datad(!vga_write_address[0]),
	.datae(gnd),
	.dataf(!string_count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr4~0 .extended_lut = "off";
defparam \WideOr4~0 .lut_mask = 64'hF5FFF5FFFAFFFAFF;
defparam \WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y58_N56
dffeas \ascii[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ascii[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ascii[4] .is_wysiwyg = "true";
defparam \ascii[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y58_N57
cyclonev_lcell_comb \ascii[4]~_wirecell (
// Equation(s):
// \ascii[4]~_wirecell_combout  = !ascii[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!ascii[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ascii[4]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ascii[4]~_wirecell .extended_lut = "off";
defparam \ascii[4]~_wirecell .lut_mask = 64'hFF00FF00FF00FF00;
defparam \ascii[4]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y55_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\vga_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\vga_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ascii[4]~_wirecell_combout }),
	.portaaddr({vga_write_address[12],vga_write_address[11],vga_write_address[10],\vga_write_address[9]~DUPLICATE_q ,vga_write_address[8],vga_write_address[7],vga_write_address[6],\vga_write_address[5]~DUPLICATE_q ,\vga_write_address[4]~DUPLICATE_q ,\vga_write_address[3]~DUPLICATE_q ,
\vga_write_address[2]~DUPLICATE_q ,\vga_write_address[1]~DUPLICATE_q ,\vga_write_address[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],
\controller|address_count[3]~DUPLICATE_q ,\controller|address_count [2],\controller|address_count [1],\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X27_Y57_N26
dffeas \controller|controller|buffer|data_in_2[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[28] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[28] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y61_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [28]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X15_Y60_N33
cyclonev_lcell_comb \controller|controller|buffer|read_data[28]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[28]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[28]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y57_N23
dffeas \controller|controller|buffer|data_in_1[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[28] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[28] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y59_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [28]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X15_Y60_N34
dffeas \controller|controller|buffer|read_data[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[28]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[28] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y58_N48
cyclonev_lcell_comb \WideOr5~0 (
// Equation(s):
// \WideOr5~0_combout  = ( \vga_write_address[0]~DUPLICATE_q  & ( (\string_count[2]~DUPLICATE_q  & !string_count[3]) ) ) # ( !\vga_write_address[0]~DUPLICATE_q  & ( (!string_count[1] & ((!string_count[3]))) # (string_count[1] & (\string_count[2]~DUPLICATE_q 
// )) ) )

	.dataa(!\string_count[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!string_count[1]),
	.datad(!string_count[3]),
	.datae(gnd),
	.dataf(!\vga_write_address[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr5~0 .extended_lut = "off";
defparam \WideOr5~0 .lut_mask = 64'hF505F50555005500;
defparam \WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y58_N50
dffeas \ascii[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ascii[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ascii[5] .is_wysiwyg = "true";
defparam \ascii[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y58_N51
cyclonev_lcell_comb \ascii[5]~_wirecell (
// Equation(s):
// \ascii[5]~_wirecell_combout  = ( !ascii[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ascii[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ascii[5]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ascii[5]~_wirecell .extended_lut = "off";
defparam \ascii[5]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \ascii[5]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y57_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\vga_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\vga_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ascii[5]~_wirecell_combout }),
	.portaaddr({vga_write_address[12],vga_write_address[11],vga_write_address[10],\vga_write_address[9]~DUPLICATE_q ,vga_write_address[8],vga_write_address[7],vga_write_address[6],\vga_write_address[5]~DUPLICATE_q ,\vga_write_address[4]~DUPLICATE_q ,\vga_write_address[3]~DUPLICATE_q ,
\vga_write_address[2]~DUPLICATE_q ,\vga_write_address[1]~DUPLICATE_q ,\vga_write_address[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],
\controller|address_count[3]~DUPLICATE_q ,\controller|address_count [2],\controller|address_count [1],\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y57_N12
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[29]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[29]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[29]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y57_N14
dffeas \controller|controller|buffer|data_in_2[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[29] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y67_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [29]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N0
cyclonev_lcell_comb \controller|controller|buffer|read_data[29]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[29]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[29]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y57_N9
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[29]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[29]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[29]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y57_N11
dffeas \controller|controller|buffer|data_in_1[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[29] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y66_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [29]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X25_Y66_N1
dffeas \controller|controller|buffer|read_data[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[29]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[29] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y58_N45
cyclonev_lcell_comb \WideOr6~0 (
// Equation(s):
// \WideOr6~0_combout  = ( string_count[1] & ( (!\string_count[2]~DUPLICATE_q  & ((!vga_write_address[0]) # (!\string_count[3]~DUPLICATE_q ))) # (\string_count[2]~DUPLICATE_q  & ((\string_count[3]~DUPLICATE_q ))) ) ) # ( !string_count[1] & ( 
// (!\string_count[2]~DUPLICATE_q ) # ((!vga_write_address[0] & \string_count[3]~DUPLICATE_q )) ) )

	.dataa(!\string_count[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!vga_write_address[0]),
	.datad(!\string_count[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!string_count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr6~0 .extended_lut = "off";
defparam \WideOr6~0 .lut_mask = 64'hAAFAAAFAAAF5AAF5;
defparam \WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y58_N47
dffeas \ascii[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ascii[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ascii[6] .is_wysiwyg = "true";
defparam \ascii[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y57_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\vga_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\vga_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({ascii[6]}),
	.portaaddr({vga_write_address[12],vga_write_address[11],vga_write_address[10],\vga_write_address[9]~DUPLICATE_q ,vga_write_address[8],vga_write_address[7],vga_write_address[6],\vga_write_address[5]~DUPLICATE_q ,\vga_write_address[4]~DUPLICATE_q ,\vga_write_address[3]~DUPLICATE_q ,
\vga_write_address[2]~DUPLICATE_q ,\vga_write_address[1]~DUPLICATE_q ,\vga_write_address[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],
\controller|address_count[3]~DUPLICATE_q ,\controller|address_count [2],\controller|address_count [1],\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y58_N12
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[30]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[30]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[30]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y58_N14
dffeas \controller|controller|buffer|data_in_2[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[30] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[30] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y62_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [30]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N27
cyclonev_lcell_comb \controller|controller|buffer|read_data[30]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[30]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[30]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y58_N30
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[30]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[30]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[30]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y58_N32
dffeas \controller|controller|buffer|data_in_1[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[30] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[30] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y63_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [30]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X27_Y63_N29
dffeas \controller|controller|buffer|read_data[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[30]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[30] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[30] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y63_N0
cyclonev_ram_block \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\controller|controller|buffer|read_data [30],\controller|controller|buffer|read_data [29],\controller|controller|buffer|read_data [28],\controller|controller|buffer|read_data [27],\controller|controller|buffer|read_data [26],\controller|controller|buffer|read_data [25],
\controller|controller|buffer|read_data [24],\controller|controller|driver|y[2]~2_combout ,\controller|controller|driver|y[1]~1_combout ,\controller|controller|driver|y[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ASCII_Encode.mif";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|Char_ROM:rom1|altsyncram:altsyncram_component|altsyncram_eqg1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = "000000000000000000000000000000000000EC6E000070300C0E00C0300700018060180001806018000380300C01C0C030380003F0980C0643F0000007C300F8330CC3300000000630D81C0D86300000000361FC7F1AC63000000000C078330CC33000000006E0CC330CC3300000000180B00C0303E030080001F0C01E00C3E000000000F018661B83B000001E0300F8330CC6E0000003C060F8661983B000000001E0CC330CC1E00000000330CC330CC1F00000000631AC7F1FC33000000001E0300C0300C0300E000670D81E0D86601807078330CC300C030000300001E0300C0300E0000C00067198661B8360180707C300F8330CC6E000000000F0180603";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "C060D81C0001E00C3F0CC1E000000006E0CC330F8300C0380001E0CC030CC1E000000003B198660F806018070006E0CC3E0C01E000000000000000000180300C3FC00000000000000000000000000018C36070080001E06018060180601E00040180300600C018030001E01806018060181E0007F1984C0603118C7F0001E0300C078330CC33000630D81C0703618C63000631DC7F1AC6318C630000C078330CC330CC330003F0CC330CC330CC330001E0300C0300C0B43F0001E0CC38038070CC1E00067198360F8661983F000380783B0CC330CC1E0000F018060F8661983F0001C0D86318C630D81C0006318C731EC6F19C630006318C6B1FC7F1DC630007";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "F19846018060180F000671983607836198670001E0CC330C0300C0780001E0300C0300C0301E000330CC330FC330CC330007C1987300C031983C0000F01816078161187F0007F11816078161187F0001F0D866198660D81F0003C1980300C031983C0003F198660F8661983F000330CC3F0CC330780C0001E00C7B1EC7B18C3E0000C0000C060300CC1E00006030180C01803006000000FC000003F00000000180300600C06030180180C030000000C030000000C030000000C030000000E060300F8330CC1E0001E0CC33078330CC1E0000C0300C060300CC3F0001E0CC3307C030181C0001E0CC300C01F00C3F000780C07F0CC360F0380001E0CC30070300";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "CC1E0003F0CC06070300CC1E0003F0300C0300C0380C0003E19C6F1EC7318C3E0000100C06030180C0600000C03000000000000000000000000FC00000000180C030000000000000000000300C0FC0C03000000001983C3FC3C198000000603018060180300600018030060180603018000000000000003018060006E0CC3B1B81C0D81C000631980C0603318C000000C07C30078030F80C000360D87F0D87F0D8360000000000000000D83600018000180603C0F0180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FCFF3FCFF3FCFF3FCFF00000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N6
cyclonev_lcell_comb \controller|controller|driver|x[0]~1 (
// Equation(s):
// \controller|controller|driver|x[0]~1_combout  = ( \controller|controller|driver|hcount [0] & ( !\controller|controller|driver|hblank~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|hblank~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|hcount [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|x[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|x[0]~1 .extended_lut = "off";
defparam \controller|controller|driver|x[0]~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \controller|controller|driver|x[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N18
cyclonev_lcell_comb \controller|controller|driver|x[1]~0 (
// Equation(s):
// \controller|controller|driver|x[1]~0_combout  = ( !\controller|controller|driver|hblank~q  & ( \controller|controller|driver|hcount [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|hcount [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|hblank~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|x[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|x[1]~0 .extended_lut = "off";
defparam \controller|controller|driver|x[1]~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \controller|controller|driver|x[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N36
cyclonev_lcell_comb \controller|controller|ShiftRight0~4 (
// Equation(s):
// \controller|controller|ShiftRight0~4_combout  = ( !\controller|controller|driver|x[1]~0_combout  & ( (!\controller|controller|Add2~0_combout  & ((!\controller|controller|driver|x[0]~1_combout  & 
// (\controller|controller|rom1|altsyncram_component|auto_generated|q_a [6])) # (\controller|controller|driver|x[0]~1_combout  & (((\controller|controller|rom1|altsyncram_component|auto_generated|q_a [7])))))) # (\controller|controller|Add2~0_combout  & 
// (\controller|controller|driver|x[0]~1_combout )) ) ) # ( \controller|controller|driver|x[1]~0_combout  & ( (!\controller|controller|Add2~0_combout  & ((!\controller|controller|driver|x[0]~1_combout  & 
// (\controller|controller|rom1|altsyncram_component|auto_generated|q_a [4])) # (\controller|controller|driver|x[0]~1_combout  & (((\controller|controller|rom1|altsyncram_component|auto_generated|q_a [5])))))) # (\controller|controller|Add2~0_combout  & 
// (\controller|controller|driver|x[0]~1_combout )) ) )

	.dataa(!\controller|controller|Add2~0_combout ),
	.datab(!\controller|controller|driver|x[0]~1_combout ),
	.datac(!\controller|controller|rom1|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\controller|controller|rom1|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\controller|controller|driver|x[1]~0_combout ),
	.dataf(!\controller|controller|rom1|altsyncram_component|auto_generated|q_a [5]),
	.datag(!\controller|controller|rom1|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|ShiftRight0~4 .extended_lut = "on";
defparam \controller|controller|ShiftRight0~4 .lut_mask = 64'h193B1919193B3B3B;
defparam \controller|controller|ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N42
cyclonev_lcell_comb \controller|controller|ShiftRight0~0 (
// Equation(s):
// \controller|controller|ShiftRight0~0_combout  = ( !\controller|controller|driver|x[1]~0_combout  & ( (!\controller|controller|Add2~0_combout  & ((((\controller|controller|ShiftRight0~4_combout ))))) # (\controller|controller|Add2~0_combout  & 
// ((!\controller|controller|ShiftRight0~4_combout  & (((\controller|controller|rom1|altsyncram_component|auto_generated|q_a [2])))) # (\controller|controller|ShiftRight0~4_combout  & (\controller|controller|rom1|altsyncram_component|auto_generated|q_a 
// [3])))) ) ) # ( \controller|controller|driver|x[1]~0_combout  & ( (!\controller|controller|Add2~0_combout  & ((((\controller|controller|ShiftRight0~4_combout ))))) # (\controller|controller|Add2~0_combout  & 
// (((!\controller|controller|ShiftRight0~4_combout  & (\controller|controller|rom1|altsyncram_component|auto_generated|q_a [0])) # (\controller|controller|ShiftRight0~4_combout  & ((\controller|controller|rom1|altsyncram_component|auto_generated|q_a 
// [1])))))) ) )

	.dataa(!\controller|controller|Add2~0_combout ),
	.datab(!\controller|controller|rom1|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\controller|controller|rom1|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\controller|controller|ShiftRight0~4_combout ),
	.datae(!\controller|controller|driver|x[1]~0_combout ),
	.dataf(!\controller|controller|rom1|altsyncram_component|auto_generated|q_a [1]),
	.datag(!\controller|controller|rom1|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|ShiftRight0~0 .extended_lut = "on";
defparam \controller|controller|ShiftRight0~0 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \controller|controller|ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y67_N12
cyclonev_lcell_comb \controller|controller|blue[0]~0 (
// Equation(s):
// \controller|controller|blue[0]~0_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [0] ) )

	.dataa(gnd),
	.datab(!\controller|controller|buffer|read_data [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|blue[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|blue[0]~0 .extended_lut = "off";
defparam \controller|controller|blue[0]~0 .lut_mask = 64'h0000000033333333;
defparam \controller|controller|blue[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y58_N31
dffeas \vga_write_address[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_write_address[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_write_address[11]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_write_address[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y58_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\vga_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\vga_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vga_write_address[12],\vga_write_address[11]~DUPLICATE_q ,vga_write_address[10],\vga_write_address[9]~DUPLICATE_q ,\vga_write_address[8]~DUPLICATE_q ,vga_write_address[7],vga_write_address[6],\vga_write_address[5]~DUPLICATE_q ,\vga_write_address[4]~DUPLICATE_q ,
\vga_write_address[3]~DUPLICATE_q ,\vga_write_address[2]~DUPLICATE_q ,\vga_write_address[1]~DUPLICATE_q ,vga_write_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count[12]~DUPLICATE_q ,\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,
\controller|address_count [4],\controller|address_count[3]~DUPLICATE_q ,\controller|address_count [2],\controller|address_count [1],\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y58_N12
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[1]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[1]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[1]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y58_N14
dffeas \controller|controller|buffer|data_in_2[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[1] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y72_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [1]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N12
cyclonev_lcell_comb \controller|controller|buffer|read_data[1]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[1]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[1]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y58_N33
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[1]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[1]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[1]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y58_N35
dffeas \controller|controller|buffer|data_in_1[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[1] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y70_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [1]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X39_Y72_N14
dffeas \controller|controller|buffer|read_data[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[1]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[1] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N33
cyclonev_lcell_comb \controller|controller|blue[1]~1 (
// Equation(s):
// \controller|controller|blue[1]~1_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|buffer|read_data [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|blue[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|blue[1]~1 .extended_lut = "off";
defparam \controller|controller|blue[1]~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|controller|blue[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y54_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\vga_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\vga_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vga_write_address[12],vga_write_address[11],vga_write_address[10],\vga_write_address[9]~DUPLICATE_q ,vga_write_address[8],vga_write_address[7],vga_write_address[6],\vga_write_address[5]~DUPLICATE_q ,\vga_write_address[4]~DUPLICATE_q ,\vga_write_address[3]~DUPLICATE_q ,
\vga_write_address[2]~DUPLICATE_q ,\vga_write_address[1]~DUPLICATE_q ,\vga_write_address[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],
\controller|address_count[3]~DUPLICATE_q ,\controller|address_count [2],\controller|address_count [1],\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y56_N3
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[2]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[2]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[2]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y56_N5
dffeas \controller|controller|buffer|data_in_2[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[2] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y72_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [2]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y73_N39
cyclonev_lcell_comb \controller|controller|buffer|read_data[2]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[2]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[2]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y56_N18
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[2]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[2]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[2]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y56_N20
dffeas \controller|controller|buffer|data_in_1[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[2] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y73_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [2]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X42_Y73_N40
dffeas \controller|controller|buffer|read_data[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[2]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[2] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y71_N15
cyclonev_lcell_comb \controller|controller|blue[2]~2 (
// Equation(s):
// \controller|controller|blue[2]~2_combout  = ( \controller|controller|buffer|read_data [2] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|ShiftRight0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|read_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|blue[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|blue[2]~2 .extended_lut = "off";
defparam \controller|controller|blue[2]~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|controller|blue[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y59_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\vga_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\vga_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vga_write_address[12],vga_write_address[11],vga_write_address[10],\vga_write_address[9]~DUPLICATE_q ,\vga_write_address[8]~DUPLICATE_q ,vga_write_address[7],vga_write_address[6],\vga_write_address[5]~DUPLICATE_q ,\vga_write_address[4]~DUPLICATE_q ,\vga_write_address[3]~DUPLICATE_q ,
\vga_write_address[2]~DUPLICATE_q ,\vga_write_address[1]~DUPLICATE_q ,vga_write_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count[12]~DUPLICATE_q ,\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,
\controller|address_count [4],\controller|address_count[3]~DUPLICATE_q ,\controller|address_count [2],\controller|address_count [1],\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y59_N12
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[3]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[3]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[3]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y59_N14
dffeas \controller|controller|buffer|data_in_2[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[3] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y64_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [3]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N48
cyclonev_lcell_comb \controller|controller|buffer|read_data[3]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[3]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[3]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y59_N9
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[3]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[3]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[3]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y59_N11
dffeas \controller|controller|buffer|data_in_1[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[3] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y66_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [3]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X40_Y65_N49
dffeas \controller|controller|buffer|read_data[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[3]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[3] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y77_N24
cyclonev_lcell_comb \controller|controller|blue[3]~3 (
// Equation(s):
// \controller|controller|blue[3]~3_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|ShiftRight0~0_combout ),
	.dataf(!\controller|controller|buffer|read_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|blue[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|blue[3]~3 .extended_lut = "off";
defparam \controller|controller|blue[3]~3 .lut_mask = 64'h000000000000FFFF;
defparam \controller|controller|blue[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y58_N4
dffeas \vga_write_address[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vga_write_address[2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_write_address[2] .is_wysiwyg = "true";
defparam \vga_write_address[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y54_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\vga_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\vga_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vga_write_address[12],vga_write_address[11],vga_write_address[10],\vga_write_address[9]~DUPLICATE_q ,vga_write_address[8],vga_write_address[7],vga_write_address[6],\vga_write_address[5]~DUPLICATE_q ,\vga_write_address[4]~DUPLICATE_q ,\vga_write_address[3]~DUPLICATE_q ,vga_write_address[2],
\vga_write_address[1]~DUPLICATE_q ,\vga_write_address[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],
\controller|address_count[3]~DUPLICATE_q ,\controller|address_count [2],\controller|address_count [1],\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X27_Y56_N29
dffeas \controller|controller|buffer|data_in_2[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[4] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y69_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [4]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N39
cyclonev_lcell_comb \controller|controller|buffer|read_data[4]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[4]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[4]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N24
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[4]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[4]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[4]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y54_N26
dffeas \controller|controller|buffer|data_in_1[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[4] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y69_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [4]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X39_Y69_N40
dffeas \controller|controller|buffer|read_data[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[4]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[4] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N12
cyclonev_lcell_comb \controller|controller|blue[4]~4 (
// Equation(s):
// \controller|controller|blue[4]~4_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|buffer|read_data [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|blue[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|blue[4]~4 .extended_lut = "off";
defparam \controller|controller|blue[4]~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|controller|blue[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y54_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\vga_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\vga_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vga_write_address[12],vga_write_address[11],vga_write_address[10],\vga_write_address[9]~DUPLICATE_q ,vga_write_address[8],vga_write_address[7],vga_write_address[6],\vga_write_address[5]~DUPLICATE_q ,\vga_write_address[4]~DUPLICATE_q ,\vga_write_address[3]~DUPLICATE_q ,
\vga_write_address[2]~DUPLICATE_q ,\vga_write_address[1]~DUPLICATE_q ,\vga_write_address[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],
\controller|address_count[3]~DUPLICATE_q ,\controller|address_count [2],\controller|address_count [1],\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X40_Y54_N17
dffeas \controller|controller|buffer|data_in_2[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[5] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y64_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [5]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y64_N39
cyclonev_lcell_comb \controller|controller|buffer|read_data[5]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[5]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[5]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y54_N24
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[5]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[5]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[5]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y54_N26
dffeas \controller|controller|buffer|data_in_1[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[5] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y65_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [5]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X50_Y64_N40
dffeas \controller|controller|buffer|read_data[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[5]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[5] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N36
cyclonev_lcell_comb \controller|controller|blue[5]~5 (
// Equation(s):
// \controller|controller|blue[5]~5_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [5] ) )

	.dataa(gnd),
	.datab(!\controller|controller|buffer|read_data [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|blue[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|blue[5]~5 .extended_lut = "off";
defparam \controller|controller|blue[5]~5 .lut_mask = 64'h0000000033333333;
defparam \controller|controller|blue[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y57_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\vga_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\vga_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vga_write_address[12],vga_write_address[11],vga_write_address[10],\vga_write_address[9]~DUPLICATE_q ,vga_write_address[8],vga_write_address[7],vga_write_address[6],\vga_write_address[5]~DUPLICATE_q ,\vga_write_address[4]~DUPLICATE_q ,\vga_write_address[3]~DUPLICATE_q ,
\vga_write_address[2]~DUPLICATE_q ,\vga_write_address[1]~DUPLICATE_q ,\vga_write_address[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],
\controller|address_count[3]~DUPLICATE_q ,\controller|address_count [2],\controller|address_count [1],\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y58_N36
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[6]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[6]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[6]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y58_N38
dffeas \controller|controller|buffer|data_in_2[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[6] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y66_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [6]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N12
cyclonev_lcell_comb \controller|controller|buffer|read_data[6]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[6]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[6]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y58_N42
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[6]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[6]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[6]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y58_N44
dffeas \controller|controller|buffer|data_in_1[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[6] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y65_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [6]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X37_Y65_N13
dffeas \controller|controller|buffer|read_data[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[6]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[6] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N30
cyclonev_lcell_comb \controller|controller|blue[6]~6 (
// Equation(s):
// \controller|controller|blue[6]~6_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [6] ) )

	.dataa(gnd),
	.datab(!\controller|controller|buffer|read_data [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|blue[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|blue[6]~6 .extended_lut = "off";
defparam \controller|controller|blue[6]~6 .lut_mask = 64'h0000000033333333;
defparam \controller|controller|blue[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y55_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\vga_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\vga_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vga_write_address[12],vga_write_address[11],vga_write_address[10],\vga_write_address[9]~DUPLICATE_q ,vga_write_address[8],vga_write_address[7],vga_write_address[6],\vga_write_address[5]~DUPLICATE_q ,\vga_write_address[4]~DUPLICATE_q ,\vga_write_address[3]~DUPLICATE_q ,
\vga_write_address[2]~DUPLICATE_q ,\vga_write_address[1]~DUPLICATE_q ,\vga_write_address[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],
\controller|address_count[3]~DUPLICATE_q ,\controller|address_count [2],\controller|address_count [1],\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y57_N3
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[7]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[7]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[7]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y57_N5
dffeas \controller|controller|buffer|data_in_2[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[7] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y61_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [7]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y61_N39
cyclonev_lcell_comb \controller|controller|buffer|read_data[7]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[7]~feeder_combout  = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[7]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[7]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \controller|controller|buffer|read_data[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y55_N12
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[7]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[7]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[7]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y55_N14
dffeas \controller|controller|buffer|data_in_1[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[7] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y62_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [7]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X40_Y61_N40
dffeas \controller|controller|buffer|read_data[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[7]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[7] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N0
cyclonev_lcell_comb \controller|controller|blue[7]~7 (
// Equation(s):
// \controller|controller|blue[7]~7_combout  = ( \controller|controller|buffer|read_data [7] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|buffer|read_data [7]),
	.dataf(!\controller|controller|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|blue[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|blue[7]~7 .extended_lut = "off";
defparam \controller|controller|blue[7]~7 .lut_mask = 64'h000000000000FFFF;
defparam \controller|controller|blue[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y61_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\vga_write_en~DUPLICATE_q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\vga_write_en~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vga_write_address[12],vga_write_address[11],vga_write_address[10],\vga_write_address[9]~DUPLICATE_q ,\vga_write_address[8]~DUPLICATE_q ,vga_write_address[7],vga_write_address[6],\vga_write_address[5]~DUPLICATE_q ,\vga_write_address[4]~DUPLICATE_q ,\vga_write_address[3]~DUPLICATE_q ,
\vga_write_address[2]~DUPLICATE_q ,\vga_write_address[1]~DUPLICATE_q ,vga_write_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],
\controller|address_count[3]~DUPLICATE_q ,\controller|address_count [2],\controller|address_count [1],\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y61_N36
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[8]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[8]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[8]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y61_N38
dffeas \controller|controller|buffer|data_in_2[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[8] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y73_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [8]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y73_N0
cyclonev_lcell_comb \controller|controller|buffer|read_data[8]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[8]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[8]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y61_N12
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[8]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[8]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[8]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y61_N14
dffeas \controller|controller|buffer|data_in_1[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[8] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y74_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [8]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X50_Y73_N1
dffeas \controller|controller|buffer|read_data[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[8]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[8] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N39
cyclonev_lcell_comb \controller|controller|green[0]~0 (
// Equation(s):
// \controller|controller|green[0]~0_combout  = ( \controller|controller|buffer|read_data [8] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(!\controller|controller|ShiftRight0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|buffer|read_data [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|green[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|green[0]~0 .extended_lut = "off";
defparam \controller|controller|green[0]~0 .lut_mask = 64'h0000555500005555;
defparam \controller|controller|green[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y60_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\vga_write_en~DUPLICATE_q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\vga_write_en~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vga_write_address[12],vga_write_address[11],vga_write_address[10],\vga_write_address[9]~DUPLICATE_q ,vga_write_address[8],vga_write_address[7],\vga_write_address[6]~DUPLICATE_q ,\vga_write_address[5]~DUPLICATE_q ,\vga_write_address[4]~DUPLICATE_q ,\vga_write_address[3]~DUPLICATE_q ,
\vga_write_address[2]~DUPLICATE_q ,\vga_write_address[1]~DUPLICATE_q ,\vga_write_address[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],
\controller|address_count[3]~DUPLICATE_q ,\controller|address_count [2],\controller|address_count [1],\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y60_N15
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[9]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[9]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[9]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y60_N17
dffeas \controller|controller|buffer|data_in_2[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[9] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y71_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [9]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y71_N12
cyclonev_lcell_comb \controller|controller|buffer|read_data[9]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[9]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[9]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y60_N33
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[9]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[9]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[9]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y60_N35
dffeas \controller|controller|buffer|data_in_1[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[9] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y72_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [9]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X48_Y71_N13
dffeas \controller|controller|buffer|read_data[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[9]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[9] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y71_N9
cyclonev_lcell_comb \controller|controller|green[1]~1 (
// Equation(s):
// \controller|controller|green[1]~1_combout  = ( \controller|controller|buffer|read_data [9] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|ShiftRight0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|read_data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|green[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|green[1]~1 .extended_lut = "off";
defparam \controller|controller|green[1]~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|controller|green[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y59_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\vga_write_en~DUPLICATE_q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\vga_write_en~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vga_write_address[12],vga_write_address[11],vga_write_address[10],\vga_write_address[9]~DUPLICATE_q ,vga_write_address[8],vga_write_address[7],\vga_write_address[6]~DUPLICATE_q ,\vga_write_address[5]~DUPLICATE_q ,\vga_write_address[4]~DUPLICATE_q ,\vga_write_address[3]~DUPLICATE_q ,
\vga_write_address[2]~DUPLICATE_q ,\vga_write_address[1]~DUPLICATE_q ,\vga_write_address[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count[12]~DUPLICATE_q ,\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,
\controller|address_count [4],\controller|address_count[3]~DUPLICATE_q ,\controller|address_count [2],\controller|address_count [1],\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y63_N9
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[10]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[10]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[10]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y63_N11
dffeas \controller|controller|buffer|data_in_2[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[10] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y69_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [10]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y69_N27
cyclonev_lcell_comb \controller|controller|buffer|read_data[10]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[10]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[10]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y63_N0
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[10]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[10]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[10]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y63_N2
dffeas \controller|controller|buffer|data_in_1[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[10] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y68_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [10]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X50_Y69_N28
dffeas \controller|controller|buffer|read_data[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[10]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[10] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y71_N3
cyclonev_lcell_comb \controller|controller|green[2]~2 (
// Equation(s):
// \controller|controller|green[2]~2_combout  = ( \controller|controller|buffer|read_data [10] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|ShiftRight0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|read_data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|green[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|green[2]~2 .extended_lut = "off";
defparam \controller|controller|green[2]~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|controller|green[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y58_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\vga_write_en~DUPLICATE_q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\vga_write_en~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vga_write_address[12],vga_write_address[11],vga_write_address[10],\vga_write_address[9]~DUPLICATE_q ,vga_write_address[8],vga_write_address[7],\vga_write_address[6]~DUPLICATE_q ,\vga_write_address[5]~DUPLICATE_q ,\vga_write_address[4]~DUPLICATE_q ,\vga_write_address[3]~DUPLICATE_q ,
vga_write_address[2],\vga_write_address[1]~DUPLICATE_q ,\vga_write_address[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count[12]~DUPLICATE_q ,\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,
\controller|address_count [4],\controller|address_count[3]~DUPLICATE_q ,\controller|address_count [2],\controller|address_count [1],\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y58_N15
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[11]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[11]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[11]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y58_N17
dffeas \controller|controller|buffer|data_in_2[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[11] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y71_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [11]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N15
cyclonev_lcell_comb \controller|controller|buffer|read_data[11]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[11]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[11]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y58_N12
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[11]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[11]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[11]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y58_N14
dffeas \controller|controller|buffer|data_in_1[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[11] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y71_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [11]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X39_Y71_N16
dffeas \controller|controller|buffer|read_data[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[11]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[11] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y77_N54
cyclonev_lcell_comb \controller|controller|green[3]~3 (
// Equation(s):
// \controller|controller|green[3]~3_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|ShiftRight0~0_combout ),
	.dataf(!\controller|controller|buffer|read_data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|green[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|green[3]~3 .extended_lut = "off";
defparam \controller|controller|green[3]~3 .lut_mask = 64'h000000000000FFFF;
defparam \controller|controller|green[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y54_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\vga_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\vga_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vga_write_address[12],vga_write_address[11],vga_write_address[10],\vga_write_address[9]~DUPLICATE_q ,vga_write_address[8],vga_write_address[7],vga_write_address[6],\vga_write_address[5]~DUPLICATE_q ,\vga_write_address[4]~DUPLICATE_q ,\vga_write_address[3]~DUPLICATE_q ,
\vga_write_address[2]~DUPLICATE_q ,\vga_write_address[1]~DUPLICATE_q ,\vga_write_address[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],
\controller|address_count[3]~DUPLICATE_q ,\controller|address_count [2],\controller|address_count [1],\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y57_N42
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[12]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[12]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[12]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y57_N44
dffeas \controller|controller|buffer|data_in_2[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[12] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y73_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [12]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N36
cyclonev_lcell_comb \controller|controller|buffer|read_data[12]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[12]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[12]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y54_N48
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[12]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[12]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[12]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y54_N50
dffeas \controller|controller|buffer|data_in_1[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[12] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y74_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [12]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X39_Y73_N37
dffeas \controller|controller|buffer|read_data[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[12]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[12] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y76_N36
cyclonev_lcell_comb \controller|controller|green[4]~4 (
// Equation(s):
// \controller|controller|green[4]~4_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|ShiftRight0~0_combout ),
	.dataf(!\controller|controller|buffer|read_data [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|green[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|green[4]~4 .extended_lut = "off";
defparam \controller|controller|green[4]~4 .lut_mask = 64'h000000000000FFFF;
defparam \controller|controller|green[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y63_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\vga_write_en~DUPLICATE_q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\vga_write_en~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vga_write_address[12],vga_write_address[11],vga_write_address[10],\vga_write_address[9]~DUPLICATE_q ,vga_write_address[8],vga_write_address[7],\vga_write_address[6]~DUPLICATE_q ,\vga_write_address[5]~DUPLICATE_q ,\vga_write_address[4]~DUPLICATE_q ,\vga_write_address[3]~DUPLICATE_q ,
\vga_write_address[2]~DUPLICATE_q ,\vga_write_address[1]~DUPLICATE_q ,\vga_write_address[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count[12]~DUPLICATE_q ,\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count [5],\controller|address_count [4],
\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N33
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[13]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[13]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[13]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y63_N35
dffeas \controller|controller|buffer|data_in_2[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[13] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y67_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [13]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y67_N12
cyclonev_lcell_comb \controller|controller|buffer|read_data[13]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[13]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[13]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N12
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[13]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[13]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[13]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y63_N14
dffeas \controller|controller|buffer|data_in_1[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[13] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y66_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [13]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X50_Y67_N13
dffeas \controller|controller|buffer|read_data[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[13]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[13] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y71_N33
cyclonev_lcell_comb \controller|controller|green[5]~5 (
// Equation(s):
// \controller|controller|green[5]~5_combout  = ( \controller|controller|buffer|read_data [13] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|ShiftRight0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|read_data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|green[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|green[5]~5 .extended_lut = "off";
defparam \controller|controller|green[5]~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|controller|green[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y56_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\vga_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\vga_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vga_write_address[12],vga_write_address[11],vga_write_address[10],\vga_write_address[9]~DUPLICATE_q ,\vga_write_address[8]~DUPLICATE_q ,vga_write_address[7],vga_write_address[6],\vga_write_address[5]~DUPLICATE_q ,\vga_write_address[4]~DUPLICATE_q ,\vga_write_address[3]~DUPLICATE_q ,
\vga_write_address[2]~DUPLICATE_q ,\vga_write_address[1]~DUPLICATE_q ,\vga_write_address[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],
\controller|address_count[3]~DUPLICATE_q ,\controller|address_count [2],\controller|address_count [1],\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y58_N39
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[14]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[14]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[14]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y58_N41
dffeas \controller|controller|buffer|data_in_2[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[14] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y64_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [14]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X15_Y65_N24
cyclonev_lcell_comb \controller|controller|buffer|read_data[14]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[14]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[14]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y58_N45
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[14]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[14]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[14]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y58_N47
dffeas \controller|controller|buffer|data_in_1[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[14] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y65_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [14]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X15_Y65_N25
dffeas \controller|controller|buffer|read_data[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[14]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[14] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N33
cyclonev_lcell_comb \controller|controller|green[6]~6 (
// Equation(s):
// \controller|controller|green[6]~6_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [14] ) )

	.dataa(!\controller|controller|buffer|read_data [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|green[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|green[6]~6 .extended_lut = "off";
defparam \controller|controller|green[6]~6 .lut_mask = 64'h0000000055555555;
defparam \controller|controller|green[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y55_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\vga_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\vga_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vga_write_address[12],vga_write_address[11],vga_write_address[10],\vga_write_address[9]~DUPLICATE_q ,vga_write_address[8],vga_write_address[7],vga_write_address[6],\vga_write_address[5]~DUPLICATE_q ,\vga_write_address[4]~DUPLICATE_q ,\vga_write_address[3]~DUPLICATE_q ,
\vga_write_address[2]~DUPLICATE_q ,\vga_write_address[1]~DUPLICATE_q ,\vga_write_address[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],
\controller|address_count[3]~DUPLICATE_q ,\controller|address_count [2],\controller|address_count [1],\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y55_N24
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[15]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[15]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[15]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y55_N26
dffeas \controller|controller|buffer|data_in_2[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[15] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y69_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [15]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X15_Y68_N48
cyclonev_lcell_comb \controller|controller|buffer|read_data[15]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[15]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[15]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y55_N29
dffeas \controller|controller|buffer|data_in_1[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[15] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y68_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [15]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X15_Y68_N49
dffeas \controller|controller|buffer|read_data[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[15]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[15] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N15
cyclonev_lcell_comb \controller|controller|green[7]~7 (
// Equation(s):
// \controller|controller|green[7]~7_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|buffer|read_data [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|green[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|green[7]~7 .extended_lut = "off";
defparam \controller|controller|green[7]~7 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|controller|green[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N15
cyclonev_lcell_comb \controller|controller|driver|vga_hs~feeder (
// Equation(s):
// \controller|controller|driver|vga_hs~feeder_combout  = \controller|controller|driver|hs.HSYNC~q 

	.dataa(!\controller|controller|driver|hs.HSYNC~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|vga_hs~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|vga_hs~feeder .extended_lut = "off";
defparam \controller|controller|driver|vga_hs~feeder .lut_mask = 64'h5555555555555555;
defparam \controller|controller|driver|vga_hs~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y63_N17
dffeas \controller|controller|driver|vga_hs (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(\controller|controller|driver|vga_hs~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vga_hs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vga_hs .is_wysiwyg = "true";
defparam \controller|controller|driver|vga_hs .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y57_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\vga_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\vga_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vga_write_address[12],vga_write_address[11],vga_write_address[10],\vga_write_address[9]~DUPLICATE_q ,vga_write_address[8],vga_write_address[7],vga_write_address[6],\vga_write_address[5]~DUPLICATE_q ,\vga_write_address[4]~DUPLICATE_q ,\vga_write_address[3]~DUPLICATE_q ,
\vga_write_address[2]~DUPLICATE_q ,\vga_write_address[1]~DUPLICATE_q ,\vga_write_address[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],
\controller|address_count[3]~DUPLICATE_q ,\controller|address_count [2],\controller|address_count [1],\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y57_N39
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[16]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[16]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[16]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y57_N41
dffeas \controller|controller|buffer|data_in_2[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[16] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[16] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y67_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [16]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N51
cyclonev_lcell_comb \controller|controller|buffer|read_data[16]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[16]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[16]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y57_N30
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[16]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[16]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[16]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y57_N32
dffeas \controller|controller|buffer|data_in_1[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[16] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[16] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y65_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [16]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X39_Y65_N52
dffeas \controller|controller|buffer|read_data[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[16]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[16] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N42
cyclonev_lcell_comb \controller|controller|red[0]~0 (
// Equation(s):
// \controller|controller|red[0]~0_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [16] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|buffer|read_data [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|red[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|red[0]~0 .extended_lut = "off";
defparam \controller|controller|red[0]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|controller|red[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y63_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\vga_write_en~DUPLICATE_q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\vga_write_en~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vga_write_address[12],vga_write_address[11],vga_write_address[10],\vga_write_address[9]~DUPLICATE_q ,vga_write_address[8],vga_write_address[7],\vga_write_address[6]~DUPLICATE_q ,\vga_write_address[5]~DUPLICATE_q ,\vga_write_address[4]~DUPLICATE_q ,\vga_write_address[3]~DUPLICATE_q ,
\vga_write_address[2]~DUPLICATE_q ,\vga_write_address[1]~DUPLICATE_q ,\vga_write_address[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count[12]~DUPLICATE_q ,\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count [5],\controller|address_count [4],
\controller|address_count[3]~DUPLICATE_q ,\controller|address_count [2],\controller|address_count [1],\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y63_N18
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[17]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[17]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[17]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y63_N20
dffeas \controller|controller|buffer|data_in_2[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[17] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[17] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y63_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [17]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N15
cyclonev_lcell_comb \controller|controller|buffer|read_data[17]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[17]~feeder_combout  = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[17]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[17]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \controller|controller|buffer|read_data[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y63_N24
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[17]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[17]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[17]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y63_N26
dffeas \controller|controller|buffer|data_in_1[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[17] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[17] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y64_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [17]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X37_Y63_N17
dffeas \controller|controller|buffer|read_data[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[17]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[17] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N12
cyclonev_lcell_comb \controller|controller|red[1]~1 (
// Equation(s):
// \controller|controller|red[1]~1_combout  = ( \controller|controller|buffer|read_data [17] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(!\controller|controller|ShiftRight0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|buffer|read_data [17]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|red[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|red[1]~1 .extended_lut = "off";
defparam \controller|controller|red[1]~1 .lut_mask = 64'h0000333300003333;
defparam \controller|controller|red[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y56_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\vga_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\vga_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vga_write_address[12],vga_write_address[11],vga_write_address[10],\vga_write_address[9]~DUPLICATE_q ,vga_write_address[8],vga_write_address[7],vga_write_address[6],\vga_write_address[5]~DUPLICATE_q ,\vga_write_address[4]~DUPLICATE_q ,\vga_write_address[3]~DUPLICATE_q ,
\vga_write_address[2]~DUPLICATE_q ,\vga_write_address[1]~DUPLICATE_q ,\vga_write_address[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],
\controller|address_count[3]~DUPLICATE_q ,\controller|address_count [2],\controller|address_count [1],\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y56_N12
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[18]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[18]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[18]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y56_N14
dffeas \controller|controller|buffer|data_in_2[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[18] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[18] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y60_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [18]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y60_N39
cyclonev_lcell_comb \controller|controller|buffer|read_data[18]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[18]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[18]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y56_N27
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[18]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[18]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[18]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y56_N29
dffeas \controller|controller|buffer|data_in_1[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[18] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[18] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y58_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [18]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X27_Y60_N40
dffeas \controller|controller|buffer|read_data[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[18]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[18] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N9
cyclonev_lcell_comb \controller|controller|red[2]~2 (
// Equation(s):
// \controller|controller|red[2]~2_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [18] ) )

	.dataa(!\controller|controller|buffer|read_data [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|red[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|red[2]~2 .extended_lut = "off";
defparam \controller|controller|red[2]~2 .lut_mask = 64'h0000000055555555;
defparam \controller|controller|red[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y61_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\vga_write_en~DUPLICATE_q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\vga_write_en~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vga_write_address[12],vga_write_address[11],vga_write_address[10],\vga_write_address[9]~DUPLICATE_q ,vga_write_address[8],vga_write_address[7],\vga_write_address[6]~DUPLICATE_q ,\vga_write_address[5]~DUPLICATE_q ,\vga_write_address[4]~DUPLICATE_q ,\vga_write_address[3]~DUPLICATE_q ,
\vga_write_address[2]~DUPLICATE_q ,\vga_write_address[1]~DUPLICATE_q ,\vga_write_address[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count[12]~DUPLICATE_q ,\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,
\controller|address_count [4],\controller|address_count[3]~DUPLICATE_q ,\controller|address_count [2],\controller|address_count [1],\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y63_N33
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[19]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[19]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[19]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y63_N35
dffeas \controller|controller|buffer|data_in_2[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[19] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[19] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y68_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [19]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N36
cyclonev_lcell_comb \controller|controller|buffer|read_data[19]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[19]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[19]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y63_N39
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[19]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[19]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[19]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y63_N41
dffeas \controller|controller|buffer|data_in_1[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[19] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[19] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y67_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [19]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X40_Y67_N37
dffeas \controller|controller|buffer|read_data[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[19]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[19] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y71_N12
cyclonev_lcell_comb \controller|controller|red[3]~3 (
// Equation(s):
// \controller|controller|red[3]~3_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [19] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|buffer|read_data [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|red[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|red[3]~3 .extended_lut = "off";
defparam \controller|controller|red[3]~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|controller|red[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y55_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\vga_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\vga_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vga_write_address[12],vga_write_address[11],vga_write_address[10],\vga_write_address[9]~DUPLICATE_q ,vga_write_address[8],vga_write_address[7],vga_write_address[6],\vga_write_address[5]~DUPLICATE_q ,\vga_write_address[4]~DUPLICATE_q ,\vga_write_address[3]~DUPLICATE_q ,
\vga_write_address[2]~DUPLICATE_q ,\vga_write_address[1]~DUPLICATE_q ,\vga_write_address[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],
\controller|address_count[3]~DUPLICATE_q ,\controller|address_count [2],\controller|address_count [1],\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y55_N36
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[20]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[20]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[20]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y55_N38
dffeas \controller|controller|buffer|data_in_2[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[20] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[20] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y68_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [20]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N51
cyclonev_lcell_comb \controller|controller|buffer|read_data[20]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[20]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[20]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y55_N30
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[20]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[20]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[20]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y55_N32
dffeas \controller|controller|buffer|data_in_1[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[20] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[20] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y68_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [20]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X34_Y68_N52
dffeas \controller|controller|buffer|read_data[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[20]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[20] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N6
cyclonev_lcell_comb \controller|controller|red[4]~4 (
// Equation(s):
// \controller|controller|red[4]~4_combout  = ( \controller|controller|buffer|read_data [20] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|buffer|read_data [20]),
	.dataf(!\controller|controller|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|red[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|red[4]~4 .extended_lut = "off";
defparam \controller|controller|red[4]~4 .lut_mask = 64'h000000000000FFFF;
defparam \controller|controller|red[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y62_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\vga_write_en~DUPLICATE_q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\vga_write_en~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vga_write_address[12],vga_write_address[11],vga_write_address[10],\vga_write_address[9]~DUPLICATE_q ,\vga_write_address[8]~DUPLICATE_q ,vga_write_address[7],vga_write_address[6],\vga_write_address[5]~DUPLICATE_q ,\vga_write_address[4]~DUPLICATE_q ,\vga_write_address[3]~DUPLICATE_q ,
\vga_write_address[2]~DUPLICATE_q ,\vga_write_address[1]~DUPLICATE_q ,\vga_write_address[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count[12]~DUPLICATE_q ,\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,
\controller|address_count [4],\controller|address_count[3]~DUPLICATE_q ,\controller|address_count [2],\controller|address_count [1],\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y62_N51
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[21]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[21]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[21]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y62_N53
dffeas \controller|controller|buffer|data_in_2[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[21] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[21] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y61_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [21]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y59_N12
cyclonev_lcell_comb \controller|controller|buffer|read_data[21]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[21]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[21]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y62_N54
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[21]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[21]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[21]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y62_N56
dffeas \controller|controller|buffer|data_in_1[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[21] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[21] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y59_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [21]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X25_Y59_N13
dffeas \controller|controller|buffer|read_data[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[21]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[21] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N39
cyclonev_lcell_comb \controller|controller|red[5]~5 (
// Equation(s):
// \controller|controller|red[5]~5_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [21] ) )

	.dataa(!\controller|controller|buffer|read_data [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|red[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|red[5]~5 .extended_lut = "off";
defparam \controller|controller|red[5]~5 .lut_mask = 64'h0000000055555555;
defparam \controller|controller|red[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y56_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\vga_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\vga_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vga_write_address[12],vga_write_address[11],vga_write_address[10],\vga_write_address[9]~DUPLICATE_q ,vga_write_address[8],vga_write_address[7],vga_write_address[6],\vga_write_address[5]~DUPLICATE_q ,\vga_write_address[4]~DUPLICATE_q ,\vga_write_address[3]~DUPLICATE_q ,
\vga_write_address[2]~DUPLICATE_q ,\vga_write_address[1]~DUPLICATE_q ,\vga_write_address[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],
\controller|address_count[3]~DUPLICATE_q ,\controller|address_count [2],\controller|address_count [1],\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y58_N24
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[22]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[22]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[22]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y58_N26
dffeas \controller|controller|buffer|data_in_2[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[22] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[22] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y70_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [22]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y70_N48
cyclonev_lcell_comb \controller|controller|buffer|read_data[22]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[22]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[22]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y58_N21
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[22]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[22]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[22]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y58_N23
dffeas \controller|controller|buffer|data_in_1[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[22] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[22] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y70_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [22]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X48_Y70_N49
dffeas \controller|controller|buffer|read_data[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[22]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[22] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y71_N39
cyclonev_lcell_comb \controller|controller|red[6]~6 (
// Equation(s):
// \controller|controller|red[6]~6_combout  = ( \controller|controller|buffer|read_data [22] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|ShiftRight0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|read_data [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|red[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|red[6]~6 .extended_lut = "off";
defparam \controller|controller|red[6]~6 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|controller|red[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y58_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\vga_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\vga_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vga_write_address[12],\vga_write_address[11]~DUPLICATE_q ,vga_write_address[10],\vga_write_address[9]~DUPLICATE_q ,vga_write_address[8],vga_write_address[7],\vga_write_address[6]~DUPLICATE_q ,\vga_write_address[5]~DUPLICATE_q ,\vga_write_address[4]~DUPLICATE_q ,
\vga_write_address[3]~DUPLICATE_q ,vga_write_address[2],\vga_write_address[1]~DUPLICATE_q ,\vga_write_address[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count[12]~DUPLICATE_q ,\controller|address_count [11],\controller|address_count [10],\controller|address_count [9],\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,
\controller|address_count [4],\controller|address_count[3]~DUPLICATE_q ,\controller|address_count [2],\controller|address_count [1],\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y58_N51
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[23]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[23]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[23]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y58_N53
dffeas \controller|controller|buffer|data_in_2[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[23] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y71_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [23]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N3
cyclonev_lcell_comb \controller|controller|buffer|read_data[23]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[23]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[23]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y58_N54
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[23]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[23]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[23]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y58_N56
dffeas \controller|controller|buffer|data_in_1[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[23] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y73_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [23]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X25_Y73_N4
dffeas \controller|controller|buffer|read_data[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[23]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[23] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y71_N12
cyclonev_lcell_comb \controller|controller|red[7]~7 (
// Equation(s):
// \controller|controller|red[7]~7_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [23] ) )

	.dataa(gnd),
	.datab(!\controller|controller|buffer|read_data [23]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|red[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|red[7]~7 .extended_lut = "off";
defparam \controller|controller|red[7]~7 .lut_mask = 64'h0000000033333333;
defparam \controller|controller|red[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N33
cyclonev_lcell_comb \controller|controller|driver|vga_vs~feeder (
// Equation(s):
// \controller|controller|driver|vga_vs~feeder_combout  = \controller|controller|driver|vs.VSYNC~DUPLICATE_q 

	.dataa(gnd),
	.datab(!\controller|controller|driver|vs.VSYNC~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|vga_vs~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|vga_vs~feeder .extended_lut = "off";
defparam \controller|controller|driver|vga_vs~feeder .lut_mask = 64'h3333333333333333;
defparam \controller|controller|driver|vga_vs~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y63_N35
dffeas \controller|controller|driver|vga_vs (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(\controller|controller|driver|vga_vs~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vga_vs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vga_vs .is_wysiwyg = "true";
defparam \controller|controller|driver|vga_vs .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
