# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 419.5 6.4e-05 1024 0.031 1870 221184 53.7263 16.7977 525.806 522.549 1119.11 1119.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 419.5 6.4e-05 1024 0.031 1870 221184 53.4018 16.7492 619.382 519.826 1209.58 1209.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 419.5 6.4e-05 1024 0.031 1870 220160 53.903 16.8039 641.309 522.184 1234.42 1234.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 419.5 6.4e-05 1024 0.031 1870 221184 53.2166 16.7136 600.465 519.766 1190.39 1190.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 419.5 6.4e-05 1024 0.031 1870 224000 53.678 16.8825 615.148 523.829 1209.76 1209.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 419.5 6.4e-05 1024 0.031 1870 222208 53.1799 16.7319 628.388 519.466 1217.99 1218.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 419.5 6.4e-05 1024 0.031 1870 215040 53.7367 16.6373 610.535 515.275 1196.41 1196.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 419.5 6.4e-05 1024 0.031 1870 212992 54.0683 16.7178 583.683 516.553 1171.25 1171.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 419.5 6.4e-05 1024 0.031 1870 208896 53.7548 16.4294 578.848 512.062 1161.31 1161.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 419.5 6.4e-05 1024 0.031 1870 217600 53.3355 16.6501 650.886 516.158 1237.25 1237.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 419.5 6.4e-05 1024 0.031 1870 196608 54.6588 16.2653 683.45 506.431 1261.03 1261.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 419.5 6.4e-05 1024 0.031 1875 221184 53.6731 16.8125 527.906 521.985 1120.61 1120.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 419.5 6.4e-05 1024 0.031 1875 222720 53.5451 17.5483 539.043 522.129 1132.5 1132.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 419.5 6.4e-05 1024 0.031 1875 221184 54.1227 16.8385 531.483 523.517 1126.18 1126.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 419.5 6.4e-05 1024 0.031 1875 218624 53.8401 16.7482 539.14 519.802 1129.75 1129.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 419.5 6.4e-05 1024 0.031 1875 221184 53.6839 16.7878 543.133 522.067 1135.9 1136.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 419.5 6.4e-05 1024 0.031 1875 216576 54.1292 16.7547 620.936 519.777 1211.83 1212.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 419.5 6.4e-05 1024 0.031 1875 220160 53.8811 16.8013 615.934 522.473 1209.31 1209.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 419.5 6.4e-05 1024 0.031 1875 215040 54.0983 16.873 643.515 519.252 1233.96 1234.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 419.5 6.4e-05 1024 0.031 1875 224000 53.6653 16.885 664.348 523.838 1258.96 1259.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 419.5 6.4e-05 1024 0.031 1875 215040 54.198 16.7347 641.374 519.882 1232.42 1232.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 419.5 6.4e-05 1024 0.031 1875 215040 53.7437 16.6526 628.791 515.711 1215.12 1215.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 419.5 6.4e-05 1024 0.031 1875 212992 54.0395 16.9649 596.862 517.094 1185.19 1185.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 419.5 6.4e-05 1024 0.031 1875 208896 53.7532 16.4176 687.787 511.259 1269.44 1269.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 419.5 6.4e-05 1024 0.031 1875 217600 53.3521 16.6436 721.051 520.425 1311.69 1311.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 419.5 6.4e-05 1024 0.031 1875 196608 54.6596 16.232 589.702 505.926 1166.74 1166.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 419.5 6.4e-05 1024 0.031 1880 219136 54.0794 16.7818 497.047 522.506 1090.63 1090.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 419.5 6.4e-05 1024 0.031 1880 220160 53.9807 16.82 562.074 522.057 1155.16 1155.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 419.5 6.4e-05 1024 0.031 1880 221184 54.0734 16.8448 527.034 523.489 1121.66 1121.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 419.5 6.4e-05 1024 0.031 1880 218624 53.7921 16.7453 530.268 519.751 1120.78 1120.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 419.5 6.4e-05 1024 0.031 1880 217088 54.3467 16.7837 515.645 522.573 1109.57 1109.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 419.5 6.4e-05 1024 0.031 1880 216576 54.1245 16.7532 655.754 519.826 1246.69 1246.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 419.5 6.4e-05 1024 0.031 1880 211968 54.7406 16.7383 448.423 519.925 1040.05 1040.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 419.5 6.4e-05 1024 0.031 1880 220160 53.8833 16.8137 639.159 522.76 1232.84 1233.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 419.5 6.4e-05 1024 0.031 1880 215040 54.6101 16.7864 439.454 522.179 1033.26 1033.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 419.5 6.4e-05 1024 0.031 1880 215040 54.1253 16.714 583.953 519.434 1174.45 1174.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 419.5 6.4e-05 1024 0.031 1880 208896 53.767 16.4352 410.129 511.339 991.887 992.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 419.5 6.4e-05 1024 0.031 1880 217600 54.6855 16.883 619.765 524.275 1215.83 1216.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 419.5 6.4e-05 1024 0.031 1880 204800 55.311 16.6482 412.952 515.88 1001.01 1001.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 419.5 6.4e-05 1024 0.031 1880 215040 54.1799 16.7894 782.836 519.444 1373.48 1373.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 419.5 6.4e-05 1024 0.031 1880 215040 54.1169 16.7189 510.442 519.606 1101.1 1101.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 419.5 6.4e-05 1024 0.031 1880 215040 53.7434 16.6361 748.721 515.357 1334.68 1334.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 419.5 6.4e-05 1024 0.031 1880 215040 53.7027 16.6381 507.963 515.877 1094.41 1094.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 419.5 6.4e-05 1024 0.031 1880 212992 54.0464 16.6496 717.082 516.656 1304.65 1304.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 419.5 6.4e-05 1024 0.031 1880 196608 54.6834 16.2345 447.508 510.815 1029.46 1029.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 419.5 6.4e-05 1024 0.031 1880 208896 53.7645 16.7857 613.811 511.686 1196.27 1196.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 419.5 6.4e-05 1024 0.031 1880 196608 52.7698 15.9253 409.55 494.916 973.38 973.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 419.5 6.4e-05 1024 0.031 1880 204800 55.2895 16.6523 630.675 515.869 1218.71 1218.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 419.5 6.4e-05 1024 0.031 1880 204800 55.1834 16.6405 455.977 516.136 1044.16 1044.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 419.5 6.4e-05 1024 0.031 1872 221184 53.6428 16.7774 493.792 522 1086.44 1086.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 419.5 6.4e-05 1024 0.031 1872 220160 54.029 16.8281 521.718 522.038 1114.85 1115.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 419.5 6.4e-05 1024 0.031 1872 221184 54.0502 16.8407 518.957 523.426 1113.51 1113.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 419.5 6.4e-05 1024 0.031 1872 215040 54.1358 16.7124 325.128 519.767 915.97 916.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 419.5 6.4e-05 1024 0.031 1872 218624 53.7522 16.7478 589.128 519.798 1179.66 1179.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 419.5 6.4e-05 1024 0.031 1872 215040 54.1924 16.7396 369.993 519.881 961.023 961.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 419.5 6.4e-05 1024 0.031 1872 221184 53.6531 16.7854 560.717 522.509 1153.89 1154.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 419.5 6.4e-05 1024 0.031 1872 212992 54.0751 16.6569 356.441 517.253 944.653 944.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 419.5 6.4e-05 1024 0.031 1872 216576 54.1084 16.7531 623.851 519.244 1214.19 1214.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 419.5 6.4e-05 1024 0.031 1872 211968 54.7382 16.7732 429.963 519.859 1021.56 1021.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 419.5 6.4e-05 1024 0.031 1872 220160 53.8746 17.322 600.649 522.156 1194.22 1194.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 419.5 6.4e-05 1024 0.031 1872 215040 54.5987 16.7834 423.889 522.278 1017.77 1017.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 419.5 6.4e-05 1024 0.031 1872 215040 54.1308 16.79 756.555 519.457 1347.16 1347.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 419.5 6.4e-05 1024 0.031 1872 208896 53.7671 16.7715 471.128 511.74 1053.62 1053.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 419.5 6.4e-05 1024 0.031 1872 217600 54.6798 16.8867 752.444 524.274 1348.5 1348.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 419.5 6.4e-05 1024 0.031 1872 204800 55.286 16.6491 480.413 515.384 1067.95 1068.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 419.5 6.4e-05 1024 0.031 1872 215040 54.2208 16.7375 726.238 519.822 1317.24 1317.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 419.5 6.4e-05 1024 0.031 1872 215040 54.1564 16.7199 483.132 520.015 1074.25 1074.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 419.5 6.4e-05 1024 0.031 1872 215040 53.7424 16.6396 709.88 515.768 1296.25 1296.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 419.5 6.4e-05 1024 0.031 1872 215040 53.6778 16.7773 459.474 515.874 1046.03 1046.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 419.5 6.4e-05 1024 0.031 1872 212992 54.0575 16.6481 671.129 517.155 1259.21 1259.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 419.5 6.4e-05 1024 0.031 1872 196608 54.6911 16.2355 416.998 505.845 993.989 994.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 419.5 6.4e-05 1024 0.031 1875 223232 53.3052 16.9037 565.724 522.031 1158.19 1158.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 419.5 6.4e-05 1024 0.031 1875 222720 53.541 16.8221 508.854 522.04 1101.49 1101.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 419.5 6.4e-05 1024 0.031 1875 220160 53.9213 16.8048 325.787 522.598 919.332 919.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 419.5 6.4e-05 1024 0.031 1875 224256 53.5181 16.8408 545.166 523.919 1139.67 1139.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 419.5 6.4e-05 1024 0.031 1875 221184 53.2103 16.713 346.956 519.405 936.515 936.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 419.5 6.4e-05 1024 0.031 1875 218624 53.7696 16.7449 569.11 519.304 1159.16 1159.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 419.5 6.4e-05 1024 0.031 1875 215040 54.2207 16.7409 356.426 519.396 947.003 947.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 419.5 6.4e-05 1024 0.031 1875 221184 53.6347 16.9907 588.239 522.155 1181.25 1181.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 419.5 6.4e-05 1024 0.031 1875 212992 54.0559 16.6748 369.828 517.1 957.88 958.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 419.5 6.4e-05 1024 0.031 1875 221184 53.3704 16.7512 637.435 519.785 1227.56 1227.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 419.5 6.4e-05 1024 0.031 1875 221184 53.2739 16.8035 460.917 519.447 1050.66 1050.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 419.5 6.4e-05 1024 0.031 1875 220160 53.8813 16.8399 617.413 522.532 1210.89 1211.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 419.5 6.4e-05 1024 0.031 1875 215040 54.6053 16.7836 426.587 522.283 1020.48 1020.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 419.5 6.4e-05 1024 0.031 1875 221184 53.1849 16.7199 757.676 519.739 1347.54 1347.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 419.5 6.4e-05 1024 0.031 1875 208896 53.762 16.8389 480.029 511.681 1062.54 1062.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 419.5 6.4e-05 1024 0.031 1875 224000 53.6497 16.8871 764.548 524.196 1359.5 1359.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 419.5 6.4e-05 1024 0.031 1875 217600 53.3184 16.6932 499.625 515.879 1085.74 1085.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 419.5 6.4e-05 1024 0.031 1875 215040 54.2186 17.6162 717.06 519.268 1308.39 1308.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 419.5 6.4e-05 1024 0.031 1875 215040 54.1623 16.7167 471.356 519.537 1062 1062.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 419.5 6.4e-05 1024 0.031 1875 215040 53.7428 16.6305 694.802 515.229 1280.63 1280.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 419.5 6.4e-05 1024 0.031 1875 215040 53.7229 16.6493 460.48 515.309 1046.39 1046.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 419.5 6.4e-05 1024 0.031 1875 212992 54.047 16.6506 656.646 516.745 1244.31 1244.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 419.5 6.4e-05 1024 0.031 1875 196608 54.6628 16.2427 426.158 506.339 1003.63 1003.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 419.5 6.4e-05 1024 0.031 1888 223232 53.316 16.7778 500.222 521.908 1092.45 1092.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 419.5 6.4e-05 1024 0.031 1888 221184 53.6586 16.81 320.134 521.992 912.827 913.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 419.5 6.4e-05 1024 0.031 1888 222720 53.5054 16.8243 511.13 522.115 1103.8 1103.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 419.5 6.4e-05 1024 0.031 1888 220160 53.8964 16.8038 325.642 522.047 918.612 918.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 419.5 6.4e-05 1024 0.031 1888 224256 53.4964 16.8387 558.997 523.917 1153.48 1153.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 419.5 6.4e-05 1024 0.031 1888 221184 53.1852 17.127 356.016 519.354 945.908 946.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 419.5 6.4e-05 1024 0.031 1888 222208 53.2519 16.7449 547.431 519.68 1137.33 1137.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 419.5 6.4e-05 1024 0.031 1888 222208 53.1577 16.7265 349.172 519.261 938.537 938.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 419.5 6.4e-05 1024 0.031 1888 215040 54.3193 16.7547 278.67 519.908 869.878 870.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 419.5 6.4e-05 1024 0.031 1888 221184 53.6579 16.9839 537.178 522.527 1130.57 1130.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 419.5 6.4e-05 1024 0.031 1888 212992 54.0774 16.6555 340.612 516.746 928.307 928.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 419.5 6.4e-05 1024 0.031 1888 208896 53.734 16.4322 279.786 511.26 861.434 861.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 419.5 6.4e-05 1024 0.031 1888 221184 53.345 16.7569 790.792 519.794 1380.91 1381.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 419.5 6.4e-05 1024 0.031 1888 221184 53.284 16.7418 499.281 519.863 1089.39 1089.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 419.5 6.4e-05 1024 0.031 1888 221184 53.415 16.7571 412.367 520.016 1002.78 1002.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 419.5 6.4e-05 1024 0.031 1888 220160 53.8835 16.99 729.9 521.989 1322.99 1323.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 419.5 6.4e-05 1024 0.031 1888 215040 54.6109 16.7813 478.987 522.281 1072.88 1073.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 419.5 6.4e-05 1024 0.031 1888 215040 53.7025 17.8426 402.725 515.812 990.301 990.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 419.5 6.4e-05 1024 0.031 1888 221184 53.1795 16.7359 700.01 519.861 1290.01 1290.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 419.5 6.4e-05 1024 0.031 1888 208896 53.769 16.5371 429.469 511.743 1011.74 1011.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 419.5 6.4e-05 1024 0.031 1888 221184 53.2045 16.7227 395.52 519.988 985.66 985.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 419.5 6.4e-05 1024 0.031 1888 224000 53.6594 16.8776 696.212 523.839 1290.81 1290.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 419.5 6.4e-05 1024 0.031 1888 217600 53.3531 16.6523 468.604 515.386 1054.21 1054.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 419.5 6.4e-05 1024 0.031 1888 211200 54.3634 16.6707 380.297 515.948 967.503 967.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 419.5 6.4e-05 1024 0.031 1888 222208 53.173 16.7456 667.886 519.28 1257.3 1257.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 419.5 6.4e-05 1024 0.031 1888 215040 54.1402 16.721 452.116 519.693 1042.9 1043.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 419.5 6.4e-05 1024 0.031 1888 215040 54.2894 16.7567 375.061 520.126 966.459 966.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 419.5 6.4e-05 1024 0.031 1888 215040 53.7453 16.6313 626.948 515.168 1212.72 1212.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 419.5 6.4e-05 1024 0.031 1888 215040 53.6747 16.6303 456.438 515.511 1042.48 1042.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 419.5 6.4e-05 1024 0.031 1888 184320 54.7316 15.9629 323.999 494.917 889.835 890.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 419.5 6.4e-05 1024 0.031 1888 212992 54.0508 16.6508 634.888 516.989 1222.8 1223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 419.5 6.4e-05 1024 0.031 1888 196608 54.6878 16.2392 397.989 506.08 975.22 975.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 419.5 6.4e-05 1024 0.031 1888 196608 52.7773 15.9252 356.505 495.068 920.502 920.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 419.5 6.4e-05 1024 0.031 1880 217088 54.247 16.777 492.833 522.026 1086.1 1086.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 419.5 6.4e-05 1024 0.031 1880 217088 54.2992 16.7854 316.5 522.445 910.254 910.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 419.5 6.4e-05 1024 0.031 1880 217600 54.374 16.824 554.691 521.915 1148.03 1148.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 419.5 6.4e-05 1024 0.031 1880 215040 54.6382 16.8063 356.419 522.187 950.27 950.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 419.5 6.4e-05 1024 0.031 1880 207360 54.9295 16.6359 282.355 515.181 869.319 869.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 419.5 6.4e-05 1024 0.031 1880 218112 54.4165 16.9858 519.007 523.425 1114.05 1114.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 419.5 6.4e-05 1024 0.031 1880 215040 54.1252 16.7117 337.03 519.356 927.443 927.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 419.5 6.4e-05 1024 0.031 1880 211968 54.7331 16.7423 274.513 519.37 865.576 865.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 419.5 6.4e-05 1024 0.031 1880 215040 54.268 16.7446 746.009 519.795 1337.04 1337.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 419.5 6.4e-05 1024 0.031 1880 215040 54.2228 16.7752 467.215 519.384 1057.81 1058.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 419.5 6.4e-05 1024 0.031 1880 215040 54.3059 16.7525 380.398 519.484 971.162 971.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 419.5 6.4e-05 1024 0.031 1880 217088 54.2939 16.8409 692.83 521.948 1286.13 1286.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 419.5 6.4e-05 1024 0.031 1880 212992 54.0546 16.7217 426.068 516.746 1013.82 1014.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 419.5 6.4e-05 1024 0.031 1880 208896 53.755 16.427 339.899 511.277 921.578 921.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 419.5 6.4e-05 1024 0.031 1880 216576 54.1237 16.754 713.633 519.327 1304.07 1304.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 419.5 6.4e-05 1024 0.031 1880 211968 54.7298 16.7383 453.838 519.908 1045.44 1045.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 419.5 6.4e-05 1024 0.031 1880 207360 55.4927 16.7622 389.704 520.041 982.227 982.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 419.5 6.4e-05 1024 0.031 1880 202752 55.9895 16.7258 341.46 520.055 934.449 934.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 419.5 6.4e-05 1024 0.031 1880 215040 54.6575 16.8057 661.903 522.078 1255.68 1255.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 419.5 6.4e-05 1024 0.031 1880 215040 54.5968 16.7833 450.582 522.627 1044.81 1044.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 419.5 6.4e-05 1024 0.031 1880 199680 55.9231 16.6497 352.002 515.883 940.677 940.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 419.5 6.4e-05 1024 0.031 1880 204800 56.1279 16.802 350.278 522.401 945.833 946.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 419.5 6.4e-05 1024 0.031 1880 215040 54.1106 16.7178 617.683 519.812 1208.55 1208.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 419.5 6.4e-05 1024 0.031 1880 208896 53.7552 16.4287 431.26 511.402 1013.07 1013.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 419.5 6.4e-05 1024 0.031 1880 202752 55.9844 16.7209 347.152 520.18 940.26 940.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 419.5 6.4e-05 1024 0.031 1880 196608 52.7787 15.9309 316.664 495.106 880.703 880.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 419.5 6.4e-05 1024 0.031 1880 217600 54.6554 16.8824 654.54 524.342 1250.64 1250.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 419.5 6.4e-05 1024 0.031 1880 204800 55.2789 16.6511 421.313 515.821 1009.29 1009.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 419.5 6.4e-05 1024 0.031 1880 211200 54.3816 16.6708 375.544 515.603 962.424 962.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 419.5 6.4e-05 1024 0.031 1880 204800 55.2095 16.6482 335.823 515.577 923.481 923.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 419.5 6.4e-05 1024 0.031 1872 215040 54.552 16.808 527.547 522.402 1121.53 1121.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 419.5 6.4e-05 1024 0.031 1872 212992 55.0017 16.787 338.184 522.074 932.27 932.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 419.5 6.4e-05 1024 0.031 1872 208896 55.1117 16.71 274.208 519.363 865.612 865.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 419.5 6.4e-05 1024 0.031 1872 215040 54.7349 16.822 508.858 522.035 1102.68 1102.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 419.5 6.4e-05 1024 0.031 1872 215040 54.6516 16.8078 336.136 522.095 929.912 930.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 419.5 6.4e-05 1024 0.031 1872 207360 54.9363 16.6886 266.384 515.3 853.53 853.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 419.5 6.4e-05 1024 0.031 1872 215040 54.9551 16.8418 725.097 523.411 1320.53 1320.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 419.5 6.4e-05 1024 0.031 1872 208896 55.1007 16.7117 439.694 519.812 1031.54 1031.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 419.5 6.4e-05 1024 0.031 1872 211968 54.7411 16.7368 361.768 519.865 953.336 953.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 419.5 6.4e-05 1024 0.031 1872 196608 55.5844 16.427 283.457 511.272 866.961 867.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 419.5 6.4e-05 1024 0.031 1872 211456 54.9185 16.751 658.585 519.917 1250.4 1250.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 419.5 6.4e-05 1024 0.031 1872 207872 55.2779 16.733 408.736 519.363 1000.33 1000.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 419.5 6.4e-05 1024 0.031 1872 204288 55.879 16.7594 329.653 519.456 921.976 922.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 419.5 6.4e-05 1024 0.031 1872 200704 56.2446 16.7258 291.904 519.919 885.018 885.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 419.5 6.4e-05 1024 0.031 1872 212992 54.9981 16.7839 632.888 522.555 1227.44 1227.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 419.5 6.4e-05 1024 0.031 1872 204800 55.3436 16.937 389.981 516.657 979.137 979.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 419.5 6.4e-05 1024 0.031 1872 196608 55.6164 16.9946 307.863 511.252 891.948 892.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 419.5 6.4e-05 1024 0.031 1872 196608 54.6919 16.2338 272.774 506.22 850.139 850.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 419.5 6.4e-05 1024 0.031 1872 211968 54.8097 16.8591 614.605 519.823 1206.31 1206.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 419.5 6.4e-05 1024 0.031 1872 211968 54.7331 16.7465 432.648 519.927 1024.28 1024.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 419.5 6.4e-05 1024 0.031 1872 207360 55.5023 16.7571 359.626 520.027 952.136 952.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 419.5 6.4e-05 1024 0.031 1872 202752 55.9808 16.728 350.979 519.608 943.518 943.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 419.5 6.4e-05 1024 0.031 1872 215040 54.6529 16.8077 616.798 522.577 1211.07 1211.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 419.5 6.4e-05 1024 0.031 1872 215040 54.588 16.7872 445.92 522.693 1040.21 1040.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 419.5 6.4e-05 1024 0.031 1872 199680 55.9267 16.7114 344.115 515.519 932.492 932.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 419.5 6.4e-05 1024 0.031 1872 204800 56.1323 16.8366 329.473 522.485 925.144 925.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 419.5 6.4e-05 1024 0.031 1900 221184 53.5967 16.7817 566.433 522.117 1159.15 1159.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 419.5 6.4e-05 1024 0.031 1900 221184 53.6434 16.7915 369.134 521.996 961.788 961.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 419.5 6.4e-05 1024 0.031 1900 215040 54.1277 16.7362 295.636 519.853 886.568 886.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 419.5 6.4e-05 1024 0.031 1900 222720 53.4913 16.8216 540.057 522.13 1132.73 1132.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 419.5 6.4e-05 1024 0.031 1900 220160 53.8549 17.1069 345.15 522.185 938.522 938.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 419.5 6.4e-05 1024 0.031 1900 215040 53.7255 16.6359 282.676 515.269 868.533 868.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 419.5 6.4e-05 1024 0.031 1900 215040 54.6066 16.7813 242.735 523.05 837.39 837.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 419.5 6.4e-05 1024 0.031 1900 221184 54.0184 16.8383 744.576 523.49 1339.15 1339.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 419.5 6.4e-05 1024 0.031 1900 215040 54.1058 16.7189 447.94 519.744 1038.73 1038.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 419.5 6.4e-05 1024 0.031 1900 211968 54.7424 16.7423 360.556 519.828 952.087 952.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 419.5 6.4e-05 1024 0.031 1900 208896 53.7645 16.4228 302.451 511.255 884.12 884.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 419.5 6.4e-05 1024 0.031 1900 218624 53.7876 16.7584 676.178 519.755 1266.71 1266.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 419.5 6.4e-05 1024 0.031 1900 215040 54.2158 16.7332 421.744 519.825 1012.74 1012.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 419.5 6.4e-05 1024 0.031 1900 215040 54.3134 16.7526 345.093 519.467 935.845 936.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 419.5 6.4e-05 1024 0.031 1900 215040 54.1661 16.7673 310.639 519.978 901.772 901.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 419.5 6.4e-05 1024 0.031 1900 221184 53.65 16.7871 667.169 522.567 1260.39 1260.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 419.5 6.4e-05 1024 0.031 1900 212992 54.0926 16.6646 414.97 516.528 1002.47 1002.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 419.5 6.4e-05 1024 0.031 1900 208896 53.7449 16.4251 340.877 511.686 922.957 923.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 419.5 6.4e-05 1024 0.031 1900 196608 54.6788 16.2354 281.909 505.85 858.898 859.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 419.5 6.4e-05 1024 0.031 1900 216576 54.1045 16.7493 670.664 519.229 1260.97 1261.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 419.5 6.4e-05 1024 0.031 1900 211968 54.7521 16.7388 467.456 519.514 1058.68 1058.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 419.5 6.4e-05 1024 0.031 1900 207360 55.4906 16.7606 378.729 520.018 971.213 971.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 419.5 6.4e-05 1024 0.031 1900 202752 56.0099 16.7219 351.982 519.703 944.644 944.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 419.5 6.4e-05 1024 0.031 1900 184320 54.7468 15.9638 294.174 495.012 860.119 860.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 419.5 6.4e-05 1024 0.031 1900 220160 53.8687 16.8059 662.489 522.597 1255.98 1256.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 419.5 6.4e-05 1024 0.031 1900 215040 54.5878 16.7836 447.277 522.205 1041.07 1041.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 419.5 6.4e-05 1024 0.031 1900 215040 53.7108 16.633 379.241 515.824 965.629 965.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 419.5 6.4e-05 1024 0.031 1900 204800 56.1177 16.7971 332.772 522.937 928.842 929.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 419.5 6.4e-05 1024 0.031 1900 204800 55.1719 16.6442 320.173 516.083 908.294 908.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 419.5 6.4e-05 1024 0.031 1920 217088 54.2266 16.9038 520.463 522.466 1114.28 1114.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 419.5 6.4e-05 1024 0.031 1920 217088 54.276 18.4832 344.083 522.084 939.142 939.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 419.5 6.4e-05 1024 0.031 1920 215040 54.122 16.7097 278.251 519.369 868.672 868.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 419.5 6.4e-05 1024 0.031 1920 212992 54.0776 16.6537 238.301 517.052 826.31 826.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 419.5 6.4e-05 1024 0.031 1920 215040 54.7139 16.8188 726.153 522.127 1320.03 1320.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 419.5 6.4e-05 1024 0.031 1920 215040 54.6532 16.8039 449.514 522.586 1043.78 1043.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 419.5 6.4e-05 1024 0.031 1920 207360 54.9318 16.6327 354.802 515.711 942.295 942.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 419.5 6.4e-05 1024 0.031 1920 215040 54.5867 16.7774 311.499 522.178 905.262 905.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 419.5 6.4e-05 1024 0.031 1920 218112 54.435 16.8362 677.211 523.934 1272.65 1272.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 419.5 6.4e-05 1024 0.031 1920 215040 54.1233 16.7096 419.565 519.746 1010.37 1010.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 419.5 6.4e-05 1024 0.031 1920 211968 54.7347 16.7404 338.272 519.43 929.403 929.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 419.5 6.4e-05 1024 0.031 1920 208896 53.7691 16.4306 298.954 511.733 881.116 881.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 419.5 6.4e-05 1024 0.031 1920 199680 55.9563 16.6298 249.977 520.379 843.164 843.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 419.5 6.4e-05 1024 0.031 1920 215040 54.2844 16.7509 634.344 519.249 1224.87 1225.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 419.5 6.4e-05 1024 0.031 1920 215040 54.2146 16.7376 403.443 519.825 994.436 994.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 419.5 6.4e-05 1024 0.031 1920 215040 54.3137 16.756 338.482 519.898 929.67 929.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 419.5 6.4e-05 1024 0.031 1920 215040 54.1619 17.0762 297.472 519.425 888.349 888.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 419.5 6.4e-05 1024 0.031 1920 197120 54.6256 16.2452 240.487 505.209 816.787 816.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 419.5 6.4e-05 1024 0.031 1920 217088 54.273 16.8059 600.453 522.067 1193.82 1194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 419.5 6.4e-05 1024 0.031 1920 212992 54.0806 16.642 392.909 516.658 980.512 980.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 419.5 6.4e-05 1024 0.031 1920 208896 53.7714 16.4267 319.3 511.737 901.453 901.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 419.5 6.4e-05 1024 0.031 1920 196608 54.6813 16.2343 273.286 505.924 850.345 850.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 419.5 6.4e-05 1024 0.031 1920 204800 56.1324 16.7862 262.384 522.404 857.924 858.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 419.5 6.4e-05 1024 0.031 1920 217088 54.2102 16.7849 518.605 522.525 1112.35 1112.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 419.5 6.4e-05 1024 0.031 1920 217088 54.2871 17.5043 335.639 522.065 929.716 929.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 419.5 6.4e-05 1024 0.031 1920 215040 54.1216 16.7138 276.471 519.817 867.339 867.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 419.5 6.4e-05 1024 0.031 1920 212992 54.0729 16.6502 235.75 516.745 823.44 823.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 419.5 6.4e-05 1024 0.031 1920 217600 54.3583 16.8231 710.091 522.486 1303.98 1304.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 419.5 6.4e-05 1024 0.031 1920 215040 54.6557 16.8004 430.636 522.584 1024.9 1025.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 419.5 6.4e-05 1024 0.031 1920 207360 54.9386 16.6327 342.161 515.28 929.237 929.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 419.5 6.4e-05 1024 0.031 1920 215040 54.5989 16.8307 305.146 522.696 899.499 899.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 419.5 6.4e-05 1024 0.031 1920 204800 55.2874 16.6543 265.041 515.77 852.972 853.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 419.5 6.4e-05 1024 0.031 1920 218112 54.4196 16.8361 660.781 523.425 1255.69 1255.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 419.5 6.4e-05 1024 0.031 1920 215040 54.118 16.7156 408.758 519.379 999.196 999.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 419.5 6.4e-05 1024 0.031 1920 211968 54.7211 16.7404 328.745 519.438 919.871 920.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 419.5 6.4e-05 1024 0.031 1920 208896 53.7742 16.427 286.822 511.658 868.902 869.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 419.5 6.4e-05 1024 0.031 1920 199680 55.9463 16.6359 242.242 515.45 830.503 830.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 419.5 6.4e-05 1024 0.031 1920 215040 54.2839 16.7465 607.67 519.683 1198.61 1198.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 419.5 6.4e-05 1024 0.031 1920 215040 54.2106 16.7354 385.412 519.335 975.916 976.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 419.5 6.4e-05 1024 0.031 1920 215040 54.3141 16.7639 327.433 519.423 918.149 918.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 419.5 6.4e-05 1024 0.031 1920 215040 54.1706 16.7189 287.978 520.037 879.13 879.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 419.5 6.4e-05 1024 0.031 1920 197120 54.6446 16.2478 233.455 505.265 809.832 810.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 419.5 6.4e-05 1024 0.031 1920 217088 54.2657 17.4267 598.443 522.574 1192.94 1193.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 419.5 6.4e-05 1024 0.031 1920 212992 54.079 17.6848 387.347 517.149 976.489 976.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 419.5 6.4e-05 1024 0.031 1920 208896 53.7978 16.4246 313.442 511.687 895.574 895.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 419.5 6.4e-05 1024 0.031 1920 196608 54.6908 16.2342 268.58 506.329 846.049 846.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 419.5 6.4e-05 1024 0.031 1920 204800 56.1367 16.8059 258.892 522.851 854.908 855.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 419.5 6.4e-05 1024 0.031 1920 196608 52.7915 15.9232 230.649 495.388 794.975 795.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 419.5 6.4e-05 1024 0.031 1920 210944 55.4755 17.4863 508.477 523.402 1105.06 1105.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 419.5 6.4e-05 1024 0.031 1920 208896 55.4373 16.7782 574.166 522.4 1169.01 1169.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 419.5 6.4e-05 1024 0.031 1920 208896 55.5147 16.784 372.273 522.566 967.362 967.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 419.5 6.4e-05 1024 0.031 1920 202752 55.932 16.7136 293.691 519.76 886.321 886.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 419.5 6.4e-05 1024 0.031 1920 204800 55.3507 16.8102 265.359 517.15 854.893 855.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 419.5 6.4e-05 1024 0.031 1920 204800 56.055 16.7859 244.497 522.116 839.682 839.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 419.5 6.4e-05 1024 0.031 1920 196608 55.6084 16.4287 215.891 511.742 799.897 800.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 419.5 6.4e-05 1024 0.031 1920 200704 56.2552 16.7254 207.652 519.975 800.833 801.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 419.5 6.4e-05 1024 0.031 1920 196608 54.718 16.2498 193.716 506.689 771.594 771.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 419.5 6.4e-05 1024 0.031 1920 215040 54.1848 16.7178 206.285 519.972 797.381 797.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 419.5 6.4e-05 1024 0.031 1920 215040 54.1906 16.7199 203.059 519.606 793.803 793.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 419.5 6.4e-05 1024 0.031 1900 197120 54.6628 16.2485 189.488 505.067 765.688 765.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 419.5 6.4e-05 1024 0.031 1872 197120 54.6421 16.2525 185.891 505.687 762.7 762.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 419.5 6.4e-05 1024 0.031 1888 212992 54.0889 16.6469 227.926 516.656 815.541 815.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 419.5 6.4e-05 1024 0.031 1888 184320 54.594 15.9278 295.703 495.175 861.623 861.818
