<stg><name>compute_Pipeline_VITIS_LOOP_139_3_VITIS_LOOP_141_4</name>


<trans_list>

<trans id="111" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %reg_file_0_0_load_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %reg_file_0_0_load

]]></Node>
<StgValue><ssdm name="reg_file_0_0_load_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:4 %i_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %i

]]></Node>
<StgValue><ssdm name="i_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i12 0, i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i7 0, i7 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:14 %br_ln0 = br void %for.inc33

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc33:0 %k_1 = load i7 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc33:1 %indvar_flatten_load = load i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc33:2 %lshr_ln7 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %k_1, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln7"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
for.inc33:3 %add_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %i_read, i5 %lshr_ln7

]]></Node>
<StgValue><ssdm name="add_ln1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="11">
<![CDATA[
for.inc33:4 %zext_ln140 = zext i11 %add_ln1

]]></Node>
<StgValue><ssdm name="zext_ln140"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="7">
<![CDATA[
for.inc33:5 %trunc_ln140 = trunc i7 %k_1

]]></Node>
<StgValue><ssdm name="trunc_ln140"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33:6 %reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="11">
<![CDATA[
for.inc33:7 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33:8 %reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="11">
<![CDATA[
for.inc33:9 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc33:11 %icmp_ln139 = icmp_eq  i12 %indvar_flatten_load, i12 2048

]]></Node>
<StgValue><ssdm name="icmp_ln139"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc33:12 %add_ln139 = add i12 %indvar_flatten_load, i12 1

]]></Node>
<StgValue><ssdm name="add_ln139"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc33:13 %br_ln139 = br i1 %icmp_ln139, void %for.inc36, void %for.inc39.exitStub

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc36:0 %j_load = load i7 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc36:3 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_load, i32 6

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc36:4 %select_ln139 = select i1 %tmp_1, i7 0, i7 %j_load

]]></Node>
<StgValue><ssdm name="select_ln139"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc36:5 %add_ln139_1 = add i7 %k_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln139_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc36:6 %lshr_ln140_mid1 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln139_1, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln140_mid1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
for.inc36:7 %add_ln1_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %i_read, i5 %lshr_ln140_mid1

]]></Node>
<StgValue><ssdm name="add_ln1_mid1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="11">
<![CDATA[
for.inc36:8 %zext_ln140_1 = zext i11 %add_ln1_mid1

]]></Node>
<StgValue><ssdm name="zext_ln140_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="7">
<![CDATA[
for.inc36:9 %trunc_ln140_1 = trunc i7 %add_ln139_1

]]></Node>
<StgValue><ssdm name="trunc_ln140_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc36:10 %reg_file_2_0_addr_7 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_7"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="11">
<![CDATA[
for.inc36:11 %reg_file_2_0_load_4 = load i11 %reg_file_2_0_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_4"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc36:12 %reg_file_2_1_addr_7 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_7"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="11">
<![CDATA[
for.inc36:13 %reg_file_2_1_load_4 = load i11 %reg_file_2_1_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_4"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc36:18 %select_ln139_3 = select i1 %tmp_1, i7 %add_ln139_1, i7 %k_1

]]></Node>
<StgValue><ssdm name="select_ln139_3"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc36:21 %lshr_ln8 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln139, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln8"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc36:22 %tmp_4 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln139_3, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc36:41 %add_ln141 = add i7 %select_ln139, i7 2

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc36:42 %store_ln141 = store i12 %add_ln139, i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc36:43 %store_ln141 = store i7 %select_ln139_3, i7 %k

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc36:44 %store_ln141 = store i7 %add_ln141, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="57" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="11">
<![CDATA[
for.inc33:7 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="11">
<![CDATA[
for.inc33:9 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc33:10 %tmp = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="11">
<![CDATA[
for.inc36:11 %reg_file_2_0_load_4 = load i11 %reg_file_2_0_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_4"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="11">
<![CDATA[
for.inc36:13 %reg_file_2_1_load_4 = load i11 %reg_file_2_1_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_4"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc36:14 %tmp_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_4, i16 %reg_file_2_1_load_4, i1 %trunc_ln140_1

]]></Node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc36:15 %select_ln139_1 = select i1 %tmp_1, i16 %tmp_mid1, i16 %tmp

]]></Node>
<StgValue><ssdm name="select_ln139_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc36:16 %tmp_1_mid2 = hmul i16 %reg_file_0_0_load_read, i16 %select_ln139_1

]]></Node>
<StgValue><ssdm name="tmp_1_mid2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc36:17 %select_ln139_2 = select i1 %tmp_1, i1 %trunc_ln140_1, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="select_ln139_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="66" st_id="3" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc36:16 %tmp_1_mid2 = hmul i16 %reg_file_0_0_load_read, i16 %select_ln139_1

]]></Node>
<StgValue><ssdm name="tmp_1_mid2"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="1" op_3_bw="5">
<![CDATA[
for.inc36:23 %add_ln2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i1.i5, i5 %tmp_4, i1 %select_ln139_2, i5 %lshr_ln8

]]></Node>
<StgValue><ssdm name="add_ln2"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="11">
<![CDATA[
for.inc36:24 %zext_ln145 = zext i11 %add_ln2

]]></Node>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc36:25 %reg_file_3_0_addr = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="reg_file_3_0_addr"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="11">
<![CDATA[
for.inc36:26 %reg_file_3_0_load = load i11 %reg_file_3_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_3_0_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc36:34 %reg_file_3_1_addr = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="reg_file_3_1_addr"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="11">
<![CDATA[
for.inc36:35 %reg_file_3_1_load = load i11 %reg_file_3_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_3_1_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="73" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="11">
<![CDATA[
for.inc36:26 %reg_file_3_0_load = load i11 %reg_file_3_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_3_0_load"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc36:27 %mul2 = hmul i16 %tmp_1_mid2, i16 %reg_file_3_0_load

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="11">
<![CDATA[
for.inc36:35 %reg_file_3_1_load = load i11 %reg_file_3_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_3_1_load"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc36:36 %mul28_1 = hmul i16 %tmp_1_mid2, i16 %reg_file_3_1_load

]]></Node>
<StgValue><ssdm name="mul28_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="77" st_id="5" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc36:27 %mul2 = hmul i16 %tmp_1_mid2, i16 %reg_file_3_0_load

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
for.inc36:28 %add_ln145_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %i_read, i5 %lshr_ln8

]]></Node>
<StgValue><ssdm name="add_ln145_1"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="11">
<![CDATA[
for.inc36:29 %zext_ln145_1 = zext i11 %add_ln145_1

]]></Node>
<StgValue><ssdm name="zext_ln145_1"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc36:30 %reg_file_4_0_addr = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln145_1

]]></Node>
<StgValue><ssdm name="reg_file_4_0_addr"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="11">
<![CDATA[
for.inc36:31 %reg_file_4_0_load = load i11 %reg_file_4_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_0_load"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc36:36 %mul28_1 = hmul i16 %tmp_1_mid2, i16 %reg_file_3_1_load

]]></Node>
<StgValue><ssdm name="mul28_1"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc36:37 %reg_file_4_1_addr = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln145_1

]]></Node>
<StgValue><ssdm name="reg_file_4_1_addr"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="11">
<![CDATA[
for.inc36:38 %reg_file_4_1_load = load i11 %reg_file_4_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_1_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="85" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="11">
<![CDATA[
for.inc36:31 %reg_file_4_0_load = load i11 %reg_file_4_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_0_load"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc36:32 %add = hadd i16 %reg_file_4_0_load, i16 %mul2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="11">
<![CDATA[
for.inc36:38 %reg_file_4_1_load = load i11 %reg_file_4_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_1_load"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc36:39 %add_1 = hadd i16 %reg_file_4_1_load, i16 %mul28_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0">
<![CDATA[
for.inc39.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc36:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_139_3_VITIS_LOOP_141_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc36:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc36:19 %specpipeline_ln142 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln142"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc36:20 %specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln131"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc36:32 %add = hadd i16 %reg_file_4_0_load, i16 %mul2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc36:33 %store_ln145 = store i16 %add, i11 %reg_file_4_0_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc36:39 %add_1 = hadd i16 %reg_file_4_1_load, i16 %mul28_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc36:40 %store_ln145 = store i16 %add_1, i11 %reg_file_4_1_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
for.inc36:45 %br_ln141 = br void %for.inc33

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="119" name="i" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="i"/></StgValue>
</port>
<port id="120" name="reg_file_2_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="121" name="reg_file_2_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="122" name="reg_file_0_0_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="reg_file_0_0_load"/></StgValue>
</port>
<port id="123" name="reg_file_4_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="124" name="reg_file_4_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="125" name="reg_file_3_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_3_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="126" name="reg_file_3_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_3_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="128" from="StgValue_127" to="j" fromId="127" toId="10">
</dataflow>
<dataflow id="129" from="StgValue_127" to="k" fromId="127" toId="11">
</dataflow>
<dataflow id="130" from="StgValue_127" to="indvar_flatten" fromId="127" toId="12">
</dataflow>
<dataflow id="132" from="_ssdm_op_Read.ap_auto.half" to="reg_file_0_0_load_read" fromId="131" toId="13">
</dataflow>
<dataflow id="133" from="reg_file_0_0_load" to="reg_file_0_0_load_read" fromId="122" toId="13">
</dataflow>
<dataflow id="135" from="_ssdm_op_Read.ap_auto.i6" to="i_read" fromId="134" toId="14">
</dataflow>
<dataflow id="136" from="i" to="i_read" fromId="119" toId="14">
</dataflow>
<dataflow id="138" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="137" toId="15">
</dataflow>
<dataflow id="139" from="reg_file_4_1" to="specmemcore_ln0" fromId="123" toId="15">
</dataflow>
<dataflow id="141" from="StgValue_140" to="specmemcore_ln0" fromId="140" toId="15">
</dataflow>
<dataflow id="143" from="StgValue_142" to="specmemcore_ln0" fromId="142" toId="15">
</dataflow>
<dataflow id="145" from="StgValue_144" to="specmemcore_ln0" fromId="144" toId="15">
</dataflow>
<dataflow id="146" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="137" toId="16">
</dataflow>
<dataflow id="147" from="reg_file_4_0" to="specmemcore_ln0" fromId="124" toId="16">
</dataflow>
<dataflow id="148" from="StgValue_140" to="specmemcore_ln0" fromId="140" toId="16">
</dataflow>
<dataflow id="149" from="StgValue_142" to="specmemcore_ln0" fromId="142" toId="16">
</dataflow>
<dataflow id="150" from="StgValue_144" to="specmemcore_ln0" fromId="144" toId="16">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="137" toId="17">
</dataflow>
<dataflow id="152" from="reg_file_3_1" to="specmemcore_ln0" fromId="125" toId="17">
</dataflow>
<dataflow id="153" from="StgValue_140" to="specmemcore_ln0" fromId="140" toId="17">
</dataflow>
<dataflow id="154" from="StgValue_142" to="specmemcore_ln0" fromId="142" toId="17">
</dataflow>
<dataflow id="155" from="StgValue_144" to="specmemcore_ln0" fromId="144" toId="17">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="137" toId="18">
</dataflow>
<dataflow id="157" from="reg_file_3_0" to="specmemcore_ln0" fromId="126" toId="18">
</dataflow>
<dataflow id="158" from="StgValue_140" to="specmemcore_ln0" fromId="140" toId="18">
</dataflow>
<dataflow id="159" from="StgValue_142" to="specmemcore_ln0" fromId="142" toId="18">
</dataflow>
<dataflow id="160" from="StgValue_144" to="specmemcore_ln0" fromId="144" toId="18">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="137" toId="19">
</dataflow>
<dataflow id="162" from="reg_file_2_1" to="specmemcore_ln0" fromId="121" toId="19">
</dataflow>
<dataflow id="163" from="StgValue_140" to="specmemcore_ln0" fromId="140" toId="19">
</dataflow>
<dataflow id="164" from="StgValue_142" to="specmemcore_ln0" fromId="142" toId="19">
</dataflow>
<dataflow id="165" from="StgValue_144" to="specmemcore_ln0" fromId="144" toId="19">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="137" toId="20">
</dataflow>
<dataflow id="167" from="reg_file_2_0" to="specmemcore_ln0" fromId="120" toId="20">
</dataflow>
<dataflow id="168" from="StgValue_140" to="specmemcore_ln0" fromId="140" toId="20">
</dataflow>
<dataflow id="169" from="StgValue_142" to="specmemcore_ln0" fromId="142" toId="20">
</dataflow>
<dataflow id="170" from="StgValue_144" to="specmemcore_ln0" fromId="144" toId="20">
</dataflow>
<dataflow id="172" from="StgValue_171" to="store_ln0" fromId="171" toId="21">
</dataflow>
<dataflow id="173" from="indvar_flatten" to="store_ln0" fromId="12" toId="21">
</dataflow>
<dataflow id="175" from="StgValue_174" to="store_ln0" fromId="174" toId="22">
</dataflow>
<dataflow id="176" from="k" to="store_ln0" fromId="11" toId="22">
</dataflow>
<dataflow id="177" from="StgValue_174" to="store_ln0" fromId="174" toId="23">
</dataflow>
<dataflow id="178" from="j" to="store_ln0" fromId="10" toId="23">
</dataflow>
<dataflow id="179" from="k" to="k_1" fromId="11" toId="25">
</dataflow>
<dataflow id="180" from="indvar_flatten" to="indvar_flatten_load" fromId="12" toId="26">
</dataflow>
<dataflow id="182" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln7" fromId="181" toId="27">
</dataflow>
<dataflow id="183" from="k_1" to="lshr_ln7" fromId="25" toId="27">
</dataflow>
<dataflow id="184" from="StgValue_127" to="lshr_ln7" fromId="127" toId="27">
</dataflow>
<dataflow id="186" from="StgValue_185" to="lshr_ln7" fromId="185" toId="27">
</dataflow>
<dataflow id="188" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="add_ln1" fromId="187" toId="28">
</dataflow>
<dataflow id="189" from="i_read" to="add_ln1" fromId="14" toId="28">
</dataflow>
<dataflow id="190" from="lshr_ln7" to="add_ln1" fromId="27" toId="28">
</dataflow>
<dataflow id="191" from="add_ln1" to="zext_ln140" fromId="28" toId="29">
</dataflow>
<dataflow id="192" from="k_1" to="trunc_ln140" fromId="25" toId="30">
</dataflow>
<dataflow id="193" from="reg_file_2_0" to="reg_file_2_0_addr" fromId="120" toId="31">
</dataflow>
<dataflow id="195" from="StgValue_194" to="reg_file_2_0_addr" fromId="194" toId="31">
</dataflow>
<dataflow id="196" from="zext_ln140" to="reg_file_2_0_addr" fromId="29" toId="31">
</dataflow>
<dataflow id="197" from="reg_file_2_0_addr" to="reg_file_2_0_load" fromId="31" toId="32">
</dataflow>
<dataflow id="198" from="reg_file_2_1" to="reg_file_2_1_addr" fromId="121" toId="33">
</dataflow>
<dataflow id="199" from="StgValue_194" to="reg_file_2_1_addr" fromId="194" toId="33">
</dataflow>
<dataflow id="200" from="zext_ln140" to="reg_file_2_1_addr" fromId="29" toId="33">
</dataflow>
<dataflow id="201" from="reg_file_2_1_addr" to="reg_file_2_1_load" fromId="33" toId="34">
</dataflow>
<dataflow id="202" from="indvar_flatten_load" to="icmp_ln139" fromId="26" toId="35">
</dataflow>
<dataflow id="204" from="StgValue_203" to="icmp_ln139" fromId="203" toId="35">
</dataflow>
<dataflow id="205" from="indvar_flatten_load" to="add_ln139" fromId="26" toId="36">
</dataflow>
<dataflow id="207" from="StgValue_206" to="add_ln139" fromId="206" toId="36">
</dataflow>
<dataflow id="208" from="icmp_ln139" to="br_ln139" fromId="35" toId="37">
</dataflow>
<dataflow id="209" from="j" to="j_load" fromId="10" toId="38">
</dataflow>
<dataflow id="211" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp_1" fromId="210" toId="39">
</dataflow>
<dataflow id="212" from="j_load" to="tmp_1" fromId="38" toId="39">
</dataflow>
<dataflow id="214" from="StgValue_213" to="tmp_1" fromId="213" toId="39">
</dataflow>
<dataflow id="215" from="tmp_1" to="select_ln139" fromId="39" toId="40">
</dataflow>
<dataflow id="216" from="StgValue_174" to="select_ln139" fromId="174" toId="40">
</dataflow>
<dataflow id="217" from="j_load" to="select_ln139" fromId="38" toId="40">
</dataflow>
<dataflow id="218" from="k_1" to="add_ln139_1" fromId="25" toId="41">
</dataflow>
<dataflow id="220" from="StgValue_219" to="add_ln139_1" fromId="219" toId="41">
</dataflow>
<dataflow id="221" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln140_mid1" fromId="181" toId="42">
</dataflow>
<dataflow id="222" from="add_ln139_1" to="lshr_ln140_mid1" fromId="41" toId="42">
</dataflow>
<dataflow id="223" from="StgValue_127" to="lshr_ln140_mid1" fromId="127" toId="42">
</dataflow>
<dataflow id="224" from="StgValue_185" to="lshr_ln140_mid1" fromId="185" toId="42">
</dataflow>
<dataflow id="225" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="add_ln1_mid1" fromId="187" toId="43">
</dataflow>
<dataflow id="226" from="i_read" to="add_ln1_mid1" fromId="14" toId="43">
</dataflow>
<dataflow id="227" from="lshr_ln140_mid1" to="add_ln1_mid1" fromId="42" toId="43">
</dataflow>
<dataflow id="228" from="add_ln1_mid1" to="zext_ln140_1" fromId="43" toId="44">
</dataflow>
<dataflow id="229" from="add_ln139_1" to="trunc_ln140_1" fromId="41" toId="45">
</dataflow>
<dataflow id="230" from="reg_file_2_0" to="reg_file_2_0_addr_7" fromId="120" toId="46">
</dataflow>
<dataflow id="231" from="StgValue_194" to="reg_file_2_0_addr_7" fromId="194" toId="46">
</dataflow>
<dataflow id="232" from="zext_ln140_1" to="reg_file_2_0_addr_7" fromId="44" toId="46">
</dataflow>
<dataflow id="233" from="reg_file_2_0_addr_7" to="reg_file_2_0_load_4" fromId="46" toId="47">
</dataflow>
<dataflow id="234" from="reg_file_2_1" to="reg_file_2_1_addr_7" fromId="121" toId="48">
</dataflow>
<dataflow id="235" from="StgValue_194" to="reg_file_2_1_addr_7" fromId="194" toId="48">
</dataflow>
<dataflow id="236" from="zext_ln140_1" to="reg_file_2_1_addr_7" fromId="44" toId="48">
</dataflow>
<dataflow id="237" from="reg_file_2_1_addr_7" to="reg_file_2_1_load_4" fromId="48" toId="49">
</dataflow>
<dataflow id="238" from="tmp_1" to="select_ln139_3" fromId="39" toId="50">
</dataflow>
<dataflow id="239" from="add_ln139_1" to="select_ln139_3" fromId="41" toId="50">
</dataflow>
<dataflow id="240" from="k_1" to="select_ln139_3" fromId="25" toId="50">
</dataflow>
<dataflow id="241" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln8" fromId="181" toId="51">
</dataflow>
<dataflow id="242" from="select_ln139" to="lshr_ln8" fromId="40" toId="51">
</dataflow>
<dataflow id="243" from="StgValue_127" to="lshr_ln8" fromId="127" toId="51">
</dataflow>
<dataflow id="244" from="StgValue_185" to="lshr_ln8" fromId="185" toId="51">
</dataflow>
<dataflow id="245" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="tmp_4" fromId="181" toId="52">
</dataflow>
<dataflow id="246" from="select_ln139_3" to="tmp_4" fromId="50" toId="52">
</dataflow>
<dataflow id="247" from="StgValue_127" to="tmp_4" fromId="127" toId="52">
</dataflow>
<dataflow id="248" from="StgValue_185" to="tmp_4" fromId="185" toId="52">
</dataflow>
<dataflow id="249" from="select_ln139" to="add_ln141" fromId="40" toId="53">
</dataflow>
<dataflow id="251" from="StgValue_250" to="add_ln141" fromId="250" toId="53">
</dataflow>
<dataflow id="252" from="add_ln139" to="store_ln141" fromId="36" toId="54">
</dataflow>
<dataflow id="253" from="indvar_flatten" to="store_ln141" fromId="12" toId="54">
</dataflow>
<dataflow id="254" from="select_ln139_3" to="store_ln141" fromId="50" toId="55">
</dataflow>
<dataflow id="255" from="k" to="store_ln141" fromId="11" toId="55">
</dataflow>
<dataflow id="256" from="add_ln141" to="store_ln141" fromId="53" toId="56">
</dataflow>
<dataflow id="257" from="j" to="store_ln141" fromId="10" toId="56">
</dataflow>
<dataflow id="258" from="reg_file_2_0_addr" to="reg_file_2_0_load" fromId="31" toId="57">
</dataflow>
<dataflow id="259" from="reg_file_2_1_addr" to="reg_file_2_1_load" fromId="33" toId="58">
</dataflow>
<dataflow id="261" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="tmp" fromId="260" toId="59">
</dataflow>
<dataflow id="262" from="reg_file_2_0_load" to="tmp" fromId="57" toId="59">
</dataflow>
<dataflow id="263" from="reg_file_2_1_load" to="tmp" fromId="58" toId="59">
</dataflow>
<dataflow id="264" from="trunc_ln140" to="tmp" fromId="30" toId="59">
</dataflow>
<dataflow id="265" from="reg_file_2_0_addr_7" to="reg_file_2_0_load_4" fromId="46" toId="60">
</dataflow>
<dataflow id="266" from="reg_file_2_1_addr_7" to="reg_file_2_1_load_4" fromId="48" toId="61">
</dataflow>
<dataflow id="267" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="tmp_mid1" fromId="260" toId="62">
</dataflow>
<dataflow id="268" from="reg_file_2_0_load_4" to="tmp_mid1" fromId="60" toId="62">
</dataflow>
<dataflow id="269" from="reg_file_2_1_load_4" to="tmp_mid1" fromId="61" toId="62">
</dataflow>
<dataflow id="270" from="trunc_ln140_1" to="tmp_mid1" fromId="45" toId="62">
</dataflow>
<dataflow id="271" from="tmp_1" to="select_ln139_1" fromId="39" toId="63">
</dataflow>
<dataflow id="272" from="tmp_mid1" to="select_ln139_1" fromId="62" toId="63">
</dataflow>
<dataflow id="273" from="tmp" to="select_ln139_1" fromId="59" toId="63">
</dataflow>
<dataflow id="274" from="reg_file_0_0_load_read" to="tmp_1_mid2" fromId="13" toId="64">
</dataflow>
<dataflow id="275" from="select_ln139_1" to="tmp_1_mid2" fromId="63" toId="64">
</dataflow>
<dataflow id="276" from="tmp_1" to="select_ln139_2" fromId="39" toId="65">
</dataflow>
<dataflow id="277" from="trunc_ln140_1" to="select_ln139_2" fromId="45" toId="65">
</dataflow>
<dataflow id="278" from="trunc_ln140" to="select_ln139_2" fromId="30" toId="65">
</dataflow>
<dataflow id="279" from="reg_file_0_0_load_read" to="tmp_1_mid2" fromId="13" toId="66">
</dataflow>
<dataflow id="280" from="select_ln139_1" to="tmp_1_mid2" fromId="63" toId="66">
</dataflow>
<dataflow id="282" from="_ssdm_op_BitConcatenate.i11.i5.i1.i5" to="add_ln2" fromId="281" toId="67">
</dataflow>
<dataflow id="283" from="tmp_4" to="add_ln2" fromId="52" toId="67">
</dataflow>
<dataflow id="284" from="select_ln139_2" to="add_ln2" fromId="65" toId="67">
</dataflow>
<dataflow id="285" from="lshr_ln8" to="add_ln2" fromId="51" toId="67">
</dataflow>
<dataflow id="286" from="add_ln2" to="zext_ln145" fromId="67" toId="68">
</dataflow>
<dataflow id="287" from="reg_file_3_0" to="reg_file_3_0_addr" fromId="126" toId="69">
</dataflow>
<dataflow id="288" from="StgValue_194" to="reg_file_3_0_addr" fromId="194" toId="69">
</dataflow>
<dataflow id="289" from="zext_ln145" to="reg_file_3_0_addr" fromId="68" toId="69">
</dataflow>
<dataflow id="290" from="reg_file_3_0_addr" to="reg_file_3_0_load" fromId="69" toId="70">
</dataflow>
<dataflow id="291" from="reg_file_3_1" to="reg_file_3_1_addr" fromId="125" toId="71">
</dataflow>
<dataflow id="292" from="StgValue_194" to="reg_file_3_1_addr" fromId="194" toId="71">
</dataflow>
<dataflow id="293" from="zext_ln145" to="reg_file_3_1_addr" fromId="68" toId="71">
</dataflow>
<dataflow id="294" from="reg_file_3_1_addr" to="reg_file_3_1_load" fromId="71" toId="72">
</dataflow>
<dataflow id="295" from="reg_file_3_0_addr" to="reg_file_3_0_load" fromId="69" toId="73">
</dataflow>
<dataflow id="296" from="tmp_1_mid2" to="mul2" fromId="66" toId="74">
</dataflow>
<dataflow id="297" from="reg_file_3_0_load" to="mul2" fromId="73" toId="74">
</dataflow>
<dataflow id="298" from="reg_file_3_1_addr" to="reg_file_3_1_load" fromId="71" toId="75">
</dataflow>
<dataflow id="299" from="tmp_1_mid2" to="mul28_1" fromId="66" toId="76">
</dataflow>
<dataflow id="300" from="reg_file_3_1_load" to="mul28_1" fromId="75" toId="76">
</dataflow>
<dataflow id="301" from="tmp_1_mid2" to="mul2" fromId="66" toId="77">
</dataflow>
<dataflow id="302" from="reg_file_3_0_load" to="mul2" fromId="73" toId="77">
</dataflow>
<dataflow id="303" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="add_ln145_1" fromId="187" toId="78">
</dataflow>
<dataflow id="304" from="i_read" to="add_ln145_1" fromId="14" toId="78">
</dataflow>
<dataflow id="305" from="lshr_ln8" to="add_ln145_1" fromId="51" toId="78">
</dataflow>
<dataflow id="306" from="add_ln145_1" to="zext_ln145_1" fromId="78" toId="79">
</dataflow>
<dataflow id="307" from="reg_file_4_0" to="reg_file_4_0_addr" fromId="124" toId="80">
</dataflow>
<dataflow id="308" from="StgValue_194" to="reg_file_4_0_addr" fromId="194" toId="80">
</dataflow>
<dataflow id="309" from="zext_ln145_1" to="reg_file_4_0_addr" fromId="79" toId="80">
</dataflow>
<dataflow id="310" from="reg_file_4_0_addr" to="reg_file_4_0_load" fromId="80" toId="81">
</dataflow>
<dataflow id="311" from="tmp_1_mid2" to="mul28_1" fromId="66" toId="82">
</dataflow>
<dataflow id="312" from="reg_file_3_1_load" to="mul28_1" fromId="75" toId="82">
</dataflow>
<dataflow id="313" from="reg_file_4_1" to="reg_file_4_1_addr" fromId="123" toId="83">
</dataflow>
<dataflow id="314" from="StgValue_194" to="reg_file_4_1_addr" fromId="194" toId="83">
</dataflow>
<dataflow id="315" from="zext_ln145_1" to="reg_file_4_1_addr" fromId="79" toId="83">
</dataflow>
<dataflow id="316" from="reg_file_4_1_addr" to="reg_file_4_1_load" fromId="83" toId="84">
</dataflow>
<dataflow id="317" from="reg_file_4_0_addr" to="reg_file_4_0_load" fromId="80" toId="85">
</dataflow>
<dataflow id="318" from="reg_file_4_0_load" to="add" fromId="85" toId="86">
</dataflow>
<dataflow id="319" from="mul2" to="add" fromId="77" toId="86">
</dataflow>
<dataflow id="320" from="reg_file_4_1_addr" to="reg_file_4_1_load" fromId="83" toId="87">
</dataflow>
<dataflow id="321" from="reg_file_4_1_load" to="add_1" fromId="87" toId="88">
</dataflow>
<dataflow id="322" from="mul28_1" to="add_1" fromId="82" toId="88">
</dataflow>
<dataflow id="324" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="323" toId="89">
</dataflow>
<dataflow id="326" from="VITIS_LOOP_139_3_VITIS_LOOP_141_4_str" to="specloopname_ln0" fromId="325" toId="89">
</dataflow>
<dataflow id="328" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="327" toId="90">
</dataflow>
<dataflow id="330" from="StgValue_329" to="empty" fromId="329" toId="90">
</dataflow>
<dataflow id="331" from="StgValue_329" to="empty" fromId="329" toId="90">
</dataflow>
<dataflow id="332" from="StgValue_329" to="empty" fromId="329" toId="90">
</dataflow>
<dataflow id="334" from="_ssdm_op_SpecPipeline" to="specpipeline_ln142" fromId="333" toId="91">
</dataflow>
<dataflow id="335" from="StgValue_127" to="specpipeline_ln142" fromId="127" toId="91">
</dataflow>
<dataflow id="337" from="StgValue_336" to="specpipeline_ln142" fromId="336" toId="91">
</dataflow>
<dataflow id="338" from="StgValue_336" to="specpipeline_ln142" fromId="336" toId="91">
</dataflow>
<dataflow id="339" from="StgValue_336" to="specpipeline_ln142" fromId="336" toId="91">
</dataflow>
<dataflow id="341" from="empty_1" to="specpipeline_ln142" fromId="340" toId="91">
</dataflow>
<dataflow id="342" from="_ssdm_op_SpecLoopName" to="specloopname_ln131" fromId="323" toId="92">
</dataflow>
<dataflow id="344" from="empty_13" to="specloopname_ln131" fromId="343" toId="92">
</dataflow>
<dataflow id="345" from="reg_file_4_0_load" to="add" fromId="85" toId="93">
</dataflow>
<dataflow id="346" from="mul2" to="add" fromId="77" toId="93">
</dataflow>
<dataflow id="347" from="add" to="store_ln145" fromId="93" toId="94">
</dataflow>
<dataflow id="348" from="reg_file_4_0_addr" to="store_ln145" fromId="80" toId="94">
</dataflow>
<dataflow id="349" from="reg_file_4_1_load" to="add_1" fromId="87" toId="95">
</dataflow>
<dataflow id="350" from="mul28_1" to="add_1" fromId="82" toId="95">
</dataflow>
<dataflow id="351" from="add_1" to="store_ln145" fromId="95" toId="96">
</dataflow>
<dataflow id="352" from="reg_file_4_1_addr" to="store_ln145" fromId="83" toId="96">
</dataflow>
<dataflow id="353" from="icmp_ln139" to="StgValue_2" fromId="35" toId="2">
</dataflow>
<dataflow id="354" from="tmp_1" to="StgValue_3" fromId="39" toId="3">
</dataflow>
<dataflow id="355" from="icmp_ln139" to="StgValue_3" fromId="35" toId="3">
</dataflow>
<dataflow id="356" from="icmp_ln139" to="StgValue_7" fromId="35" toId="7">
</dataflow>
</dataflows>


</stg>
