read -sv run_verilog_mid/adder_32b_9_92_4ebfa8e1d68f2705ca0bd483ce61fb32.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_92_4ebfa8e1d68f2705ca0bd483ce61fb32_yosys.v
