-orig_srs /home/sfs6562/CE495-Digital-design-and-Verification/HW1/rev_1/synwork/fibonacci_tb_comp.srs   -osyn /home/sfs6562/CE495-Digital-design-and-Verification/HW1/rev_1/synwork//distcomp/distcomp0/distcomp0.srs -realtop -distcompsynthmode -cdc /home/sfs6562/CE495-Digital-design-and-Verification/HW1/rev_1/synwork//distcomp/distcomp0/distcomp0.cdc  -prodtype synplify_premier -primux -infer_seqShift -fixsmult -sdff_counter -continue_on_error -dspmac -nram -divnmod -pqdpadd -nostructver -achronix -I /home/sfs6562/CE495-Digital-design-and-Verification/HW1/ -I /vol/synopsys/fpga/O-2018.09-SP1/lib -sysv -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/generic/speedster22i.v -encrypt -pro -realtopname work.fibonacci_tb -noobf -auto_infer_blackbox 0 -proto -ui -fid2 -ram -sharing on -ll 2000 -autosm -D_MULTIPLE_FILE_COMPILATION_UNIT_ -top work.fibonacci_tb -lib work -fsysv /home/sfs6562/CE495-Digital-design-and-Verification/HW1/sv/fibonacci.sv -lib work -fsysv /home/sfs6562/CE495-Digital-design-and-Verification/HW1/sv/fibonacci_tb.sv  -liborder -log /home/sfs6562/CE495-Digital-design-and-Verification/HW1/rev_1/synwork//distcomp/distcomp0/distcomp0.log