Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto d9bcccad87f143aeb31e6a57e87663c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder8_behav xil_defaultlib.tb_adder8 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hadder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.adder8
Compiling module xil_defaultlib.tb_adder8
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_adder8_behav
