LIBRARY ieee;
USE ieee.std_logic_1164.all;


ENTITY comparator_cl is
	generic (WIDTH: INTEGER := 16);
	
	PORT(clock, resetn, ivalid, iready: IN std_logic;
		  datain: IN std_logic_vector((WIDTH*2) - 1 downto 0);
		  oready, ovalid: OUT std_logic;
		  dataout: OUT std_logic_vector(WIDTH - 1 downto 0));
END comparator_cl;

ARCHITECTURE structure of comparator_cl is
	--Instantiate an instance of your comparator here

	BEGIN
	--Port map your component here

END structure;
		
		
		
		
		
		
		
		
		
		
		
		
		
		
		
		
		
	
	
	
