/*******************************************************************************
 * Copyright (c) 2000, 2017 IBM Corp. and others
 *
 * This program and the accompanying materials are made available under
 * the terms of the Eclipse Public License 2.0 which accompanies this
 * distribution and is available at https://www.eclipse.org/legal/epl-2.0/
 * or the Apache License, Version 2.0 which accompanies this distribution and
 * is available at https://www.apache.org/licenses/LICENSE-2.0.
 *
 * This Source Code may also be made available under the following
 * Secondary Licenses when the conditions for such availability set
 * forth in the Eclipse Public License, v. 2.0 are satisfied: GNU
 * General Public License, version 2 with the GNU Classpath
 * Exception [1] and GNU General Public License, version 2 with the
 * OpenJDK Assembly Exception [2].
 *
 * [1] https://www.gnu.org/software/classpath/license.html
 * [2] http://openjdk.java.net/legal/assembly-exception.html
 *
 * SPDX-License-Identifier: EPL-2.0 OR Apache-2.0 OR GPL-2.0 WITH Classpath-exception-2.0 OR LicenseRef-GPL-2.0 WITH Assembly-exception
 *******************************************************************************/

#include <stdint.h>
#include "codegen/BackingStore.hpp"
#include "codegen/CodeGenerator.hpp"
#include "codegen/TreeEvaluator.hpp"
#include "compile/Compilation.hpp"
#include "env/CompilerEnv.hpp"
#include "env/jittypes.h"
#include "env/VMJ9.h"
#include "il/Node.hpp"
#include "il/Node_inlines.hpp"
#include "il/TreeTop.hpp"
#include "il/TreeTop_inlines.hpp"
#include "optimizer/Simplifier.hpp"
#include "z/codegen/BinaryAnalyser.hpp"
#include "z/codegen/BinaryCommutativeAnalyser.hpp"
#include "z/codegen/CallSnippet.hpp"
#include "z/codegen/S390Evaluator.hpp"
#include "z/codegen/S390GenerateInstructions.hpp"
#include "z/codegen/S390Snippets.hpp"
#include "z/codegen/TRSystemLinkage.hpp"

/**
  Notes to use when re-opening DFP on Z work later on:
   -cleanup TreeEvaluator.hpp across p and z
   -make sure the register allocator knows that we are using all 64-bits of a register when in 32 bit mode
**/

// used when querying VM for BigDecimal dfp field
static int16_t dfpFieldOffset = -1; // initialize to an illegal val

// Rounding modes
const uint8_t rmIEEEdefault = 0x0; // round to nearest ties to even
const uint8_t rmRPSP = 0x7; //round to prepare for shorter precision

// Exception related
const uint8_t maskIEEEMask = 0x1; //IEEE mask bits only (bits 0-4 of FPC)
const uint8_t maskIEEEException = 0x2; //IEEE exception bits only (bits 8-12 of FPC)
const uint32_t excInexactFlag = 0x00080000; //mask for the inexact result exception bit

/* following used to make sure DFP is: (used for precision-based operations)
   zero with non-extreme exponent
   normal with non-extreme exponent and Leftmost zero
   normal with non-extreme exponent and Leftmost nonzero
*/
const uint32_t tdgdtLaxTest = 0x3C3;

/* following used to make sure DFP is: (used for scale-based operations)
   zero with non-extreme exponent
   normal with non-extreme exponent and Leftmost zero
*/
const uint32_t tdgdtScaledTest = 0x3CF;

// For querying the VM for DFP field
const char * fieldName = "laside";
const char * sig = "J";
const uint32_t fieldLen = 6;
const uint32_t sigLen = 1;
const char * className = "Ljava/math/BigDecimal;\0";
const int32_t len = 22;

/*
 *  No need to stopUsingRegister(FPR) because the RA does
 *  not check for liveliness of these regs on zSeries (yet).
 *  But we'll do it anways.
 */

/*
 * DFP instructions are only supported on zArch which is 64-bit.
 * If running a 32-bit JVM, we can access 64-bit GPRs!!
 */
void
genRestoreFPCMaskBits(
      TR::Node * node,
      TR::CodeGenerator * cg,
      TR::Register * restRegister)
   {
   // Extract FPC
   TR::Register * fpcRegister = cg->allocateRegister();
   generateRRInstruction(cg, TR::InstOpCode::EFPC, node, fpcRegister, fpcRegister);

   // OR FPC bits with register containing original mask bits
   generateRRInstruction(cg, TR::InstOpCode::OR, node, fpcRegister, restRegister);

   // Store the FPC
   generateRRInstruction(cg, TR::InstOpCode::SFPC, node, fpcRegister, fpcRegister);
   cg->stopUsingRegister(fpcRegister);
   }

static TR::Register *
genClearFPCBits(
      TR::Node * node,
      TR::CodeGenerator *cg,
      uint8_t mask)
   {
   // Extract FPC
   TR::Register * fpcRegister = cg->allocateRegister();
   generateRRInstruction(cg, TR::InstOpCode::EFPC, node, fpcRegister, fpcRegister);

   // Save a backup of the IEEE mask bits if we're clearing them
   TR::Register * maskRegister=NULL;
   if (mask & maskIEEEMask)
      {
      maskRegister = cg->allocateRegister();
      generateRRInstruction(cg, TR::InstOpCode::LR, node, maskRegister, fpcRegister); //make a copy
      generateRILInstruction(cg, TR::InstOpCode::NILF, node, maskRegister, 0xFF000000);
      }

   // Perform the clear
   if (mask & maskIEEEMask && !(mask & maskIEEEException)) //clear only the IEEE exception mask bits
      generateRILInstruction(cg, TR::InstOpCode::NILF, node, fpcRegister, 0x07FFFFFF);
   else if (mask & maskIEEEException && !(mask & maskIEEEMask)) //clear only the IEEE exception bits
      generateRILInstruction(cg, TR::InstOpCode::NILF, node, fpcRegister, 0xFF07FFFF);
   else if (mask & (maskIEEEMask|maskIEEEException))//maskIEEEBoth) //both types of FPC bits
      generateRILInstruction(cg, TR::InstOpCode::NILF, node, fpcRegister, 0x0707FFFF);

   generateRRInstruction(cg, TR::InstOpCode::SFPC, node, fpcRegister, fpcRegister);
   cg->stopUsingRegister(fpcRegister);
   return maskRegister;
   }

static TR::MemoryReference *
genSetDFPRoundingMode(
      TR::Node *node,
      TR::CodeGenerator *cg,
      int32_t rm)
   {
   // Generate an address to represent the rounding mode
   TR::MemoryReference * rmMR = generateS390MemoryReference(rm, cg);
   generateSInstruction(cg, TR::InstOpCode::SRNMT, node, rmMR);
   return rmMR;
   }

static TR::MemoryReference *
genSetDFPRoundingMode(
      TR::Node *node,
      TR::CodeGenerator *cg,
      TR::Register *rmRegister)
   {
   TR::MemoryReference * rmMR = generateS390MemoryReference(rmRegister, (int32_t)0x0, cg);
   generateSInstruction(cg, TR::InstOpCode::SRNMT, node, rmMR);
   return rmMR;
   }

static TR::MemoryReference *
genTestDataGroup(
      TR::Node * node,
      TR::CodeGenerator *cg,
      TR::Register *fprRegister,
      int32_t grp)
   {
   TR::MemoryReference * tdgdtMaskMR = generateS390MemoryReference(grp, cg);
   generateRXInstruction(cg, TR::InstOpCode::TDGDT, node, fprRegister, tdgdtMaskMR);
   return tdgdtMaskMR;
   }

static TR::Register *
genLoadDFP(
      TR::Node * node,
      TR::CodeGenerator *cg,
      TR::Node * fieldNode)
   {
   TR::Register * fprRegister = NULL;

   // if we have no register, and if reference count == 1
   // NOTE:  ref count == 1 iff rematerialization worked or if the code
   //        really does have no commoned node
   if (fieldNode->getOpCodeValue() == TR::lloadi &&
       !fieldNode->getRegister() && fieldNode->getReferenceCount() == 1)
      {
      // change the opcode to indirect load double
      TR::Node::recreate(fieldNode, TR::dloadi);

      // evaluate into an FPR
      fprRegister = cg->evaluate(fieldNode);
      cg->decReferenceCount(fieldNode);
      }
   else
      {
      // already evaluated, or not evaluated, but commoned
      // (or rematerialization didn't work), or TR::lload due
      // to stack-allocation
      TR::Register * newRegister = cg->evaluate(fieldNode);
      cg->decReferenceCount(fieldNode);
      fprRegister = cg->allocateRegister(TR_FPR);

      if (TR::Compiler->target.is64Bit() || cg->use64BitRegsOn32Bit())
         {
         // move it from GPR to FPR
         if (TR::Compiler->target.cpu.getS390SupportsFPE())
            {
            generateRRInstruction(cg, TR::InstOpCode::LDGR, node, fprRegister, newRegister);
            }
         else
            {
            // OSC
            TR::SymbolReference * tempSR = cg->allocateLocalTemp(TR::Int64);
            TR::MemoryReference * tempMR = generateS390MemoryReference(node, tempSR, cg);
            generateRXInstruction(cg, TR::InstOpCode::STG, node, newRegister, tempMR);
            TR::MemoryReference * tempMR2 = generateS390MemoryReference(node, tempSR, cg);
            generateRXInstruction(cg, TR::InstOpCode::LD, node, fprRegister, tempMR2);
            }
         }
      else
         {
         // otherwise, we can get rid of the GPR reg-pair and use 1 reg
         generateRSInstruction(cg, TR::InstOpCode::SLLG, node, newRegister->getHighOrder(), newRegister->getHighOrder(), 32);
         generateRRInstruction(cg, TR::InstOpCode::LR, node, newRegister->getHighOrder(), newRegister->getLowOrder());

         // move it from GPR to FPR
         if (TR::Compiler->target.cpu.getS390SupportsFPE())
            {
            generateRRInstruction(cg, TR::InstOpCode::LDGR, node, fprRegister, newRegister->getHighOrder());
            }
         else
            {
            // OSC
            TR::SymbolReference * tempSR = cg->allocateLocalTemp(TR::Int64);
            TR::MemoryReference * tempMR = generateS390MemoryReference(node, tempSR, cg);
            generateRXInstruction(cg, TR::InstOpCode::STG, node, newRegister->getHighOrder(), tempMR);
            TR::MemoryReference * tempMR2 = generateS390MemoryReference(node, tempSR, cg);
            generateRXInstruction(cg, TR::InstOpCode::LD, node, fprRegister, tempMR2);
            }
         }
      }
   return fprRegister;
   }

static void
genStoreDFP(
      TR::Node *node,
      TR::CodeGenerator *cg,
      TR::Node * objAddrNode,
      TR::SymbolReference * dfpFieldSymbolReference,
      TR::Register * fprDFPRegister)
   {

   /*
    * objAddrNode represent an aload of the result BigDecimal we
    * are storing the result to... need to query VM for offset of
    * field we wish to store to
    */
   TR::Compilation* comp = cg->comp();
   TR_J9VMBase *fej9 = (TR_J9VMBase *)(comp->fe());
   TR::Register * objRegister = cg->evaluate(objAddrNode);

   // query the VM for the field offset to wich we are going to store
   if (dfpFieldOffset == -1)
      {
      TR_OpaqueClassBlock * bigDClass = NULL;
      bigDClass = fej9->getClassFromSignature((char*)className, len,
                  node->getSymbolReference()->getOwningMethod(comp), true);

      int16_t computedDfpFieldOffset = fej9->getInstanceFieldOffset(bigDClass, (char*)fieldName,
         fieldLen, (char*)sig, sigLen);

      if(computedDfpFieldOffset == -1)
         {
         TR_ASSERT( false,"offset for 'laside' field not found\n");
         comp->failCompilation<TR::CompilationException>("offset for dfp field is unknown, abort compilation\n");
         }

      dfpFieldOffset = computedDfpFieldOffset + fej9->getObjectHeaderSizeInBytes();  // size of a J9 object header to move past it
      }

   // need a hand-crafted memref
   TR::MemoryReference * dfpMR = generateS390MemoryReference(objRegister, dfpFieldOffset, cg);

   // make sure we use correct version of store... i.e. long displacement
   generateRXInstruction(cg, TR::InstOpCode::STD, node, fprDFPRegister, dfpMR);

   // need to make sure the hand-crafted memref is aliased to the field
   /*if (TR::TreeEvaluator::dfpFieldSymbolReference) // re-use
      dfpMR->setSymbolReference(TR::TreeEvaluator::dfpFieldSymbolReference);
   else //create our own (generic long shadow)
      dfpMR->setSymbolReference(cg->comp()->getSymRefTab()->
                                   findOrCreateGenericLongShadowSymbolReference(
                                   dfpFieldOffset, node->getSymbolReference()->getSymbol()->getResolvedMethodSymbol()));
   */
   }

/*
private final bool DFPIntConstructor(int val, int rndFlag, int prec, int rm)
private final bool DFPLongExpConstructor(long val, int biasedExp, int rndFlag, int prec, int rm, bool bcd)
*/
extern TR::Register *
inlineBigDecimalConstructor(
      TR::Node *node,
      TR::CodeGenerator *cg,
      bool isLong,
      bool exp)
   {
   //printf("\t390-DFPower::inlineBDConstructor (isLong=%d)(exp=%d)\n",isLong,exp);
   TR::Register * retRegister = cg->allocateRegister();
   // no need to clear IEEE mask bits or set rounding mode

   // Load the value into a GPR and convert it to DFP
   TR::Register * dfpRegister = cg->allocateRegister(TR_FPR);
   TR::Register * valRegister = NULL;
   TR::Register * valRegister2 = NULL;

   TR::SymbolReference *temp = NULL;

   //store precision and rounding mode nodes
   TR::Node * roundNode = NULL;
   TR::Node * rmNode = NULL;
   TR::Node * precNode = NULL;
   TR::Node * bcdNode = NULL;

   // see if we need to perform rounding for longexp constructor
   bool inBCDForm = 0;
   if (exp)
      {
      roundNode = node->getChild(3);
      precNode = node->getChild(4);
      rmNode = node->getChild(5);
      bcdNode = node->getChild(6);
      TR_ASSERT( bcdNode->getOpCode().isLoadConst(), "inlineBigDecimalConstructor: Unexpected Type\n");
      inBCDForm = bcdNode->getInt();
      cg->decReferenceCount(bcdNode);
      }
   else
      {
      roundNode = node->getChild(2);
      precNode = node->getChild(3);
      rmNode = node->getChild(4);
      }

   TR::Instruction *bdInstr;

   TR::LabelSymbol * OOLlabelEND = NULL;
   if (inBCDForm)
      OOLlabelEND = TR::LabelSymbol::create(cg->trHeapMemory(),cg);

   if (TR::Compiler->target.is64Bit() || cg->use64BitRegsOn32Bit())
      {
      // need to sign-extend
      if(!isLong)
         {
         valRegister = cg->evaluate(node->getSecondChild());
         cg->decReferenceCount(node->getSecondChild());
         valRegister2 = cg->allocate64bitRegister();
         generateRRInstruction(cg, TR::InstOpCode::LGFR, node, valRegister2, valRegister);

         // don't need valRegister anymore
         valRegister = valRegister2;
         }
      else
         {
         valRegister = cg->evaluate(node->getSecondChild());
         cg->decReferenceCount(node->getSecondChild());
         }

      // convert to DFP
      if (inBCDForm)
         {
         TR::Instruction * instr = generateRRInstruction(cg, TR::InstOpCode::CDUTR, node, dfpRegister, valRegister);
         bdInstr = instr;
         TR::LabelSymbol * jump2callSymbol = TR::LabelSymbol::create(cg->trHeapMemory(),cg);

         instr->setNeedsGCMap(0x0000FFFF);
         //CDUTR only has 4byte length, so append 2bytes
         TR::Instruction * nop = new (cg->trHeapMemory()) TR::S390NOPInstruction(TR::InstOpCode::NOP, 2, node, cg);

         TR::S390RestoreGPR7Snippet * restoreSnippet = new (cg->trHeapMemory()) TR::S390RestoreGPR7Snippet(cg, node,
                                                                                                         TR::LabelSymbol::create(cg->trHeapMemory(),cg),
                                                                                                         jump2callSymbol);
         cg->addSnippet(restoreSnippet);
         TR::Instruction * cursor = generateS390BranchInstruction(cg, TR::InstOpCode::BRC, TR::InstOpCode::COND_NOP, node, restoreSnippet->getSnippetLabel());

         cursor = generateS390BranchInstruction(cg, TR::InstOpCode::BRC, TR::InstOpCode::COND_NOP, node, jump2callSymbol);

         //setting up OOL path
         TR_S390OutOfLineCodeSection* outlinedHelperCall = new (cg->trHeapMemory()) TR_S390OutOfLineCodeSection(jump2callSymbol, OOLlabelEND, cg);
         cg->getS390OutOfLineCodeSectionList().push_front(outlinedHelperCall);

         //switch to OOL generation
         outlinedHelperCall->swapInstructionListsWithCompilation();
         cursor = generateS390LabelInstruction(cg, TR::InstOpCode::LABEL, node, jump2callSymbol);

         TR_Debug * debugObj = cg->getDebug();
         if (debugObj)
            debugObj->addInstructionComment(cursor, "Denotes start of DFP inlineBigDecimalConstructor OOL BCDCHK sequence");

         generateLoad32BitConstant(cg, node, 0, retRegister, true);

         if (debugObj)
            debugObj->addInstructionComment(cursor, "Denotes end of DFP inlineBigDecimalBinaryOp OOL BCDCHK sequence");

         cursor = generateS390BranchInstruction(cg, TR::InstOpCode::BRC, TR::InstOpCode::COND_BRC, node, OOLlabelEND);
         outlinedHelperCall->swapInstructionListsWithCompilation();
         }
      else
         generateRRInstruction(cg, TR::InstOpCode::CDGTR, node, dfpRegister, valRegister); //CDGTR does not throw decimal operand exception

      if (!isLong)
         cg->stopUsingRegister(valRegister2);
      }
   else //32-bit target
      {
      if(!isLong)
         {
         // need to sign-extend
         valRegister = cg->evaluate(node->getSecondChild()); //32-bit sint
         cg->decReferenceCount(node->getSecondChild());
         valRegister2 = cg->allocateRegister();
         generateRRInstruction(cg, TR::InstOpCode::LGFR, node, valRegister2, valRegister);

         // don't need valRegister anymore
         valRegister = valRegister2;

         // convert to DFP
         if (inBCDForm)
            {
            TR::Instruction * instr = generateRRInstruction(cg, TR::InstOpCode::CDUTR, node, dfpRegister, valRegister);
            bdInstr = instr;

            TR::LabelSymbol * jump2callSymbol = TR::LabelSymbol::create(cg->trHeapMemory(),cg);

            instr->setNeedsGCMap(0x0000FFFF);
            TR::S390RestoreGPR7Snippet * restoreSnippet = new (cg->trHeapMemory()) TR::S390RestoreGPR7Snippet(cg, node,
                                                                                                            TR::LabelSymbol::create(cg->trHeapMemory(),cg),
                                                                                                            jump2callSymbol);
            cg->addSnippet(restoreSnippet);
            TR::Instruction * cursor = generateS390BranchInstruction(cg, TR::InstOpCode::BRC, TR::InstOpCode::COND_NOP, node, restoreSnippet->getSnippetLabel());

            cursor = generateS390BranchInstruction(cg, TR::InstOpCode::BRC, TR::InstOpCode::COND_NOP, node, jump2callSymbol);

            //setting up OOL path
            TR_S390OutOfLineCodeSection* outlinedHelperCall = new (cg->trHeapMemory()) TR_S390OutOfLineCodeSection(jump2callSymbol, OOLlabelEND, cg);
            cg->getS390OutOfLineCodeSectionList().push_front(outlinedHelperCall);

            //switch to OOL generation
            outlinedHelperCall->swapInstructionListsWithCompilation();
            cursor = generateS390LabelInstruction(cg, TR::InstOpCode::LABEL, node, jump2callSymbol);

            TR_Debug * debugObj = cg->getDebug();
            if (debugObj)
               debugObj->addInstructionComment(cursor, "Denotes start of DFP inlineBigDecimalConstructor OOL BCDCHK sequence");

            generateLoad32BitConstant(cg, node, 0, retRegister, true);

            if (debugObj)
               debugObj->addInstructionComment(cursor, "Denotes end of DFP inlineBigDecimalBinaryOp OOL BCDCHK sequence");

            cursor = generateS390BranchInstruction(cg, TR::InstOpCode::BRC, TR::InstOpCode::COND_BRC, node, OOLlabelEND);
            outlinedHelperCall->swapInstructionListsWithCompilation();
            }
         else
            generateRRInstruction(cg, TR::InstOpCode::CDGTR, node, dfpRegister, valRegister);
         cg->stopUsingRegister(valRegister2);
         }
      else
         {
         // get rid of GPR reg-pair, and store in high-order
         bool clobbered=false;
         if (node->getSecondChild()->getReferenceCount() > 1)
            {
            clobbered=true;
            valRegister = cg->gprClobberEvaluate(node->getSecondChild());  //64-bit slong
            }
         else
            valRegister = cg->evaluate(node->getSecondChild());
         cg->decReferenceCount(node->getSecondChild());

         generateRSInstruction(cg, TR::InstOpCode::SLLG, node, valRegister->getHighOrder(), valRegister->getHighOrder(), 32);
         generateRRInstruction(cg, TR::InstOpCode::LR, node, valRegister->getHighOrder(), valRegister->getLowOrder());

         // convert to DFP
         if (inBCDForm)
            {
            TR::Instruction * instr = generateRRInstruction(cg, TR::InstOpCode::CDUTR, node, dfpRegister, valRegister->getHighOrder());
            bdInstr = instr;

            TR::LabelSymbol * jump2callSymbol = TR::LabelSymbol::create(cg->trHeapMemory(),cg);

            instr->setNeedsGCMap(0x0000FFFF);
            TR::S390RestoreGPR7Snippet * restoreSnippet = new (cg->trHeapMemory()) TR::S390RestoreGPR7Snippet(cg, node,
                                                                                                            TR::LabelSymbol::create(cg->trHeapMemory(),cg),
                                                                                                            jump2callSymbol);
            cg->addSnippet(restoreSnippet);
            TR::Instruction * cursor = generateS390BranchInstruction(cg, TR::InstOpCode::BRC, TR::InstOpCode::COND_NOP, node, restoreSnippet->getSnippetLabel());

            cursor = generateS390BranchInstruction(cg, TR::InstOpCode::BRC, TR::InstOpCode::COND_NOP, node, jump2callSymbol);

            //setting up OOL path
            TR_S390OutOfLineCodeSection* outlinedHelperCall = new (cg->trHeapMemory()) TR_S390OutOfLineCodeSection(jump2callSymbol, OOLlabelEND, cg);
            cg->getS390OutOfLineCodeSectionList().push_front(outlinedHelperCall);

            //switch to OOL generation
            outlinedHelperCall->swapInstructionListsWithCompilation();
            cursor = generateS390LabelInstruction(cg, TR::InstOpCode::LABEL, node, jump2callSymbol);

            TR_Debug * debugObj = cg->getDebug();
            if (debugObj)
               debugObj->addInstructionComment(cursor, "Denotes start of DFP inlineBigDecimalConstructor OOL BCDCHK sequence");

            generateLoad32BitConstant(cg, node, 0, retRegister, true);

            if (debugObj)
               debugObj->addInstructionComment(cursor, "Denotes end of DFP inlineBigDecimalBinaryOp OOL BCDCHK sequence");

            cursor = generateS390BranchInstruction(cg, TR::InstOpCode::BRC, TR::InstOpCode::COND_BRC, node, OOLlabelEND);
            outlinedHelperCall->swapInstructionListsWithCompilation();
            }
         else
            generateRRInstruction(cg, TR::InstOpCode::CDGTR, node, dfpRegister, valRegister->getHighOrder());

         if (clobbered)
            cg->stopUsingRegister(valRegister);
         }
      }

   // store exponent
   if (exp)
      {
      // Load the biased 32-bit sint exponent
      bool clobbered=false;
      TR::Register * expRegister = NULL;
      if (node->getChild(2)->getReferenceCount() > 1)
         {
         clobbered=true;
         expRegister = cg->gprClobberEvaluate(node->getChild(2));
         }
      else
         expRegister = cg->evaluate(node->getChild(2));
      cg->decReferenceCount(node->getChild(2));

      // sign-extend
      generateRRInstruction(cg, TR::InstOpCode::LGFR, node, expRegister, expRegister);

      // insert exponent into DFP
      generateRRFInstruction(cg, TR::InstOpCode::IEDTR, node, dfpRegister, expRegister, dfpRegister);

      if (clobbered)
         cg->stopUsingRegister(expRegister); // since clobber eval'd
      }

   // to store the return values
   TR::Register * resRegister = dfpRegister;

   // store the unrounded value
   //genStoreDFP(node, cg, node->getFirstChild(), NULL, resRegister);
   //cg->decReferenceCount(node->getFirstChild());

   // rounding
   int32_t toRound=0;

   // check the rounding constant
   TR_ASSERT( roundNode->getOpCode().isLoadConst(), "inlineBigDecimalConstructor: Unexpected Type\n");
   toRound = roundNode->getInt();

   if (toRound == 1)
      {
      TR::Register * precRegister = cg->evaluate(precNode);
      TR::Register * rmRegister = cg->evaluate(rmNode);

      // set the rounding mode
      genSetDFPRoundingMode(node, cg, rmRegister);

      //perform the round
      generateRRFInstruction(cg, TR::InstOpCode::RRDTR, node, resRegister, precRegister, dfpRegister, USE_CURRENT_DFP_ROUNDING_MODE);
      cg->stopUsingRegister(dfpRegister);

      // reset to default IEEE rounding mode
      genSetDFPRoundingMode(node, cg, rmIEEEdefault);

      // Test the data group and branch instruction for non-extremes, and zero leading digit
      genTestDataGroup(node, cg, resRegister, tdgdtLaxTest);

      TR::LabelSymbol * labelEND = TR::LabelSymbol::create(cg->trHeapMemory(),cg);

      // did we fail? - original non rounded value loaded earlier
      generateLoad32BitConstant(cg, node, 0, retRegister, false);
      generateS390BranchInstruction(cg, TR::InstOpCode::BRC, TR::InstOpCode::COND_BLR, node, labelEND);

      // did we pass? - load the rounded value
      genStoreDFP(node, cg, node->getFirstChild(), NULL, resRegister);
      cg->decReferenceCount(node->getFirstChild());
      generateLoad32BitConstant(cg, node, 1, retRegister, true);

      // which registers should still be alive after branching sequence?
      TR::RegisterDependencyConditions * deps = generateRegisterDependencyConditions(0, 3, cg);
      deps->addPostCondition(retRegister, TR::RealRegister::AssignAny);
      deps->addPostCondition(resRegister, TR::RealRegister::AssignAny);
      deps->addPostCondition(node->getFirstChild()->getRegister(), TR::RealRegister::AssignAny);
      cg->stopUsingRegister(resRegister);

      // the end
      generateS390LabelInstruction(cg, TR::InstOpCode::LABEL, node, labelEND, deps);
      }
   else
      {
      // store the unrounded value
      genStoreDFP(node, cg, node->getFirstChild(), NULL, resRegister);
      cg->decReferenceCount(node->getFirstChild());

      generateLoad32BitConstant(cg, node, 1, retRegister, true);
      cg->stopUsingRegister(resRegister);
      }

   if (inBCDForm)
      {

      TR::Register * sourceRegister = bdInstr->getRegisterOperand(2);
      TR::Register * targetRegister = bdInstr->getRegisterOperand(1);

      TR::RegisterDependencyConditions * deps = generateRegisterDependencyConditions(0, 4, cg);
      TR::TreeEvaluator::addToRegDep(deps, sourceRegister, true);
      TR::TreeEvaluator::addToRegDep(deps, targetRegister, true);


      generateS390LabelInstruction(cg, TR::InstOpCode::LABEL, node, OOLlabelEND, deps);
      }

   cg->decReferenceCount(roundNode);
   cg->decReferenceCount(precNode);
   cg->decReferenceCount(rmNode);

   node->setRegister(retRegister);
   return retRegister;
   }

/*
private final bool DFPAdd|Subtract|Multiply(long lhsDFP,long rhsDFP, int rndFlag, int precision, int rm)
private final bool DFPScaledAdd|Subtract|Multiply(long lhsDFP,long rhsDFP,int biasedExp)
*/
extern TR::Register *
inlineBigDecimalBinaryOp(
      TR::Node * node,
      TR::CodeGenerator *cg,
      TR::InstOpCode::Mnemonic op,
      bool scaled)
   {
   //printf("\t390-DFPower::inlineBDBinaryOp - ");

   /*switch(op)
      {
      case TR::InstOpCode::ADTR:
         if (!scaled)
            printf("ADTR\n");
         else
            printf("Scaled ADTR\n"); break;
      case TR::InstOpCode::SDTR:
         if (!scaled)
            printf("SDTR\n");
         else
            printf("Scaled SDTR\n"); break;
      case TR::InstOpCode::MDTR:
         if (!scaled)
            printf("MDTR\n");
         else
            printf("Scaled MDTR\n");  break;
      default:       printf("\n");      break;
      }*/

   int32_t toRound = 0;
   if (!scaled)
      {
      TR_ASSERT( node->getChild(3)->getOpCode().isLoadConst(), "inlineBigDecimalBinaryOp: Expected Int32 toRound\n");
      toRound = node->getChild(3)->getInt();
      }

   // load both operands into FPRs
   TR::Register * lhsFPRegister = genLoadDFP(node, cg, node->getSecondChild());
   TR::Register * rhsFPRegister = genLoadDFP(node, cg, node->getChild(2));
   TR::Register * rmRegister = NULL;
   // Set the rounding mode
   // NOTE:  All unscaled operations are to unlimited precision, so we set to rmRPSP
   //        and then adjust accordingly later...

   if((toRound == 1 && node->getChild(4)->getOpCode().isLoadConst() && node->getChild(4)->getInt() == 16))
      {
      rmRegister = cg->evaluate(node->getChild(5));
      genSetDFPRoundingMode(node, cg, rmRegister);
      }
   else if(toRound == 0 || toRound == 1)
      {
      genSetDFPRoundingMode(node, cg, rmRPSP);
      }

   TR::Register * retRegister = cg->allocateRegister();
   TR::LabelSymbol * labelEND = TR::LabelSymbol::create(cg->trHeapMemory(),cg);

   // Perform the operation
   TR::Register * resFPRegister = cg->allocateRegister(TR_FPR);
   TR::Instruction * instr = generateRRFInstruction(cg, op, node, resFPRegister, rhsFPRegister, lhsFPRegister, USE_CURRENT_DFP_ROUNDING_MODE);
   cg->stopUsingRegister(lhsFPRegister); // can do this since longs end up in FPRs
   cg->stopUsingRegister(rhsFPRegister);

   // need to perform rounding?
   if (toRound == 1  && rmRegister == NULL)
      {
      //set rounding mode
      rmRegister = cg->evaluate(node->getChild(5));
      genSetDFPRoundingMode(node, cg, rmRegister);

      //load required precision
      TR::Register * precRegister = cg->evaluate(node->getChild(4));

      //perform the round
      generateRRFInstruction(cg, TR::InstOpCode::RRDTR, node, resFPRegister, precRegister, resFPRegister, USE_CURRENT_DFP_ROUNDING_MODE);
      }

   if (!scaled)
      {
      cg->decReferenceCount(node->getChild(3));
      cg->decReferenceCount(node->getChild(4));
      cg->decReferenceCount(node->getChild(5));
      }

   // Test the data group and branch instruction for non-extremes, and zero leading digit
   if (!scaled)
      genTestDataGroup(node, cg, resFPRegister, tdgdtLaxTest);
   else
      genTestDataGroup(node, cg, resFPRegister, tdgdtScaledTest);

   // did we pass?
   // According to DFP spec, we are looking for case where field1 of CR is all
   // 0010 or 1010 - both have 3rd bit on, which is same as EQUALS

   // did we fail?
   generateLoad32BitConstant(cg, node, 0, retRegister, false);

   if (toRound == 0 || toRound == 1)
      genSetDFPRoundingMode(node, cg, rmIEEEdefault);

   generateS390BranchInstruction(cg, TR::InstOpCode::BRC, TR::InstOpCode::COND_BLR, node, labelEND);

   TR::RegisterDependencyConditions * deps = NULL;

   // did we pass?
   if (!scaled)
      {

      genStoreDFP(node, cg, node->getFirstChild(), node->getSecondChild()->getSymbolReference(), resFPRegister);
      cg->decReferenceCount(node->getFirstChild());
      generateLoad32BitConstant(cg, node, 1, retRegister, true);

      // which registers should still be alive after branching sequence?
      deps = generateRegisterDependencyConditions(0, 3, cg);
      deps->addPostCondition(retRegister, TR::RealRegister::AssignAny);
      deps->addPostCondition(resFPRegister, TR::RealRegister::AssignAny);
      deps->addPostCondition(node->getFirstChild()->getRegister(), TR::RealRegister::AssignAny);
      cg->stopUsingRegister(resFPRegister);
      }
   else
      {
      // Check the desired biased exponent
      TR::Register * desiredBiasedExponent = cg->evaluate(node->getChild(3));
      cg->decReferenceCount(node->getChild(3));

      // sign extend into 64-bits
      TR::Register * desiredBiasedExponent2 = NULL;
      if (node->getChild(2)->getReferenceCount() == 0 && !cg->use64BitRegsOn32Bit())
         desiredBiasedExponent2 = desiredBiasedExponent;
      else
         desiredBiasedExponent2 = cg->allocate64bitRegister();

      generateRRInstruction(cg, TR::InstOpCode::LGFR, node, desiredBiasedExponent2, desiredBiasedExponent);
      desiredBiasedExponent = desiredBiasedExponent2;

      // The actual biased exponent
      TR::Register * actualBiasedExpRegister = cg->allocateRegister();
      generateRRInstruction(cg, TR::InstOpCode::EEDTR, node, actualBiasedExpRegister, resFPRegister);

      // Compare the two scales
      generateRRInstruction(cg, TR::InstOpCode::CR, node, desiredBiasedExponent, actualBiasedExpRegister);
      cg->stopUsingRegister(actualBiasedExpRegister);

      // assume we passed
      genStoreDFP(node, cg, node->getFirstChild(), node->getSecondChild()->getSymbolReference(), resFPRegister);
      cg->decReferenceCount(node->getFirstChild());
      generateLoad32BitConstant(cg, node, 1, retRegister, false);

      // check the condition code and branch
      generateS390BranchInstruction(cg, TR::InstOpCode::BRC, TR::InstOpCode::COND_BE, node, labelEND);

      // we didn't pass, so try to rescale the result....
      // load the DFP who we'll use as the dummy (containing the required exponent)
      TR::Register * dfpDummyFPRegister = cg->allocateRegister(TR_FPR);
      generateRRInstruction(cg, TR::InstOpCode::LDR, node, dfpDummyFPRegister, resFPRegister);

      // insert the biased exponent
      generateRRFInstruction(cg, TR::InstOpCode::IEDTR, node, dfpDummyFPRegister, desiredBiasedExponent, dfpDummyFPRegister);

      // perform the quantize
      generateRRFInstruction(cg, TR::InstOpCode::QADTR, node, resFPRegister, dfpDummyFPRegister, resFPRegister, USE_CURRENT_DFP_ROUNDING_MODE);
      cg->stopUsingRegister(dfpDummyFPRegister);

      if (toRound == 1) //since toRound ==1 taken care of above
         genSetDFPRoundingMode(node, cg, rmIEEEdefault);

      // Test data group and then branch
      genTestDataGroup(node, cg, resFPRegister, tdgdtScaledTest);

      // assume we failed
      generateLoad32BitConstant(cg, node, 0, retRegister, false);
      generateS390BranchInstruction(cg, TR::InstOpCode::BRC, TR::InstOpCode::COND_BLR, node, labelEND);

      // else we passed  - note 2nd genStoreDFP, don't want to evaluate again...
      generateLoad32BitConstant(cg, node, 1, retRegister, true);
      genStoreDFP(node, cg, node->getFirstChild(), node->getSecondChild()->getSymbolReference(), resFPRegister);

      // which regs do we need alive after branching sequence?
      deps = generateRegisterDependencyConditions(0, 3, cg);
      deps->addPostCondition(retRegister, TR::RealRegister::AssignAny);
      deps->addPostCondition(resFPRegister, TR::RealRegister::AssignAny);
      deps->addPostCondition(node->getFirstChild()->getRegister(), TR::RealRegister::AssignAny);
      cg->stopUsingRegister(resFPRegister);
   }

   // the end
   generateS390LabelInstruction(cg, TR::InstOpCode::LABEL, node, labelEND, deps);
   node->setRegister(retRegister);
   return retRegister;
   }

/*
   For both divide methods, we have the following return value semantics:
   Return 1 if JIT compiled and DFP divide is successful, (returns DFP).
   Return 0 if JIT compiled, but DFP divide caused inexact exception (returns DFP).
   Return -2, if JIT compiled, but DFP divide caused other problem (i.e. overflow)
*/

/*
private final int DFPScaledDivide(long lhsDFP, long rhsDFP, int scale, int rndFlg, int rm)
*/
extern TR::Register *
inlineBigDecimalScaledDivide(
      TR::Node * node,
      TR::CodeGenerator *cg)
   {
   //printf("\t390-DFPower::inlineBDBinaryOp - Scaled DDTR\n");

   // check the rounding constant
   TR::Register * rmRegister = NULL;
   int32_t toRound = 0;
   TR_ASSERT( node->getChild(4)->getOpCode().isLoadConst(), "inlineBigDecimalScaledDivide: Unexpected Type\n");
   toRound = node->getChild(4)->getInt();
   if (toRound == 1)
      {
      rmRegister = cg->evaluate(node->getChild(5));
      genSetDFPRoundingMode(node, cg, rmRegister);
      }
   else
      {
      // in this case however, we must set the rm if we rescale after
      genSetDFPRoundingMode(node, cg, rmRPSP);
      }

   cg->decReferenceCount(node->getChild(4));
   cg->decReferenceCount(node->getChild(5));

   // load both operands into FPRs
   TR::Register * lhsFPRegister = genLoadDFP(node, cg, node->getSecondChild());
   TR::Register * rhsFPRegister = genLoadDFP(node, cg, node->getChild(2));

   // clear FPC bits
   genClearFPCBits(node, cg, maskIEEEException);

   // Perform the operation
   TR::Register * resFPRegister = cg->allocateRegister(TR_FPR);

   //TODO: DDTR needs to have BCD fall back path
   TR::Instruction * instr = generateRRFInstruction(cg, TR::InstOpCode::DDTR, node, resFPRegister, rhsFPRegister, lhsFPRegister, USE_CURRENT_DFP_ROUNDING_MODE);

   TR::Register * retRegister = cg->allocateRegister();
   TR::LabelSymbol * labelEND = TR::LabelSymbol::create(cg->trHeapMemory(),cg);
   cg->stopUsingRegister(lhsFPRegister); // can do this since longs end up in FPRs
   cg->stopUsingRegister(rhsFPRegister);

   /* At this point:
        -check Data Group, if fails, return -1
        -compare scale with desired scale (child(3))
     -if scales equal
           -check inexact
            -if inexact, return 0, else return 1
          -if scales differ, rescale, and test the result
           -if tdgdt fails, return -1
           -if inexact, return 0
           -else return 1
   */

   // Test data group and then branch
   genTestDataGroup(node, cg, resFPRegister, tdgdtScaledTest);

   TR::LabelSymbol * labelScalesEQUAL = TR::LabelSymbol::create(cg->trHeapMemory(),cg);

   // did we TGDT fail the original divide?
   generateLoad32BitConstant(cg, node, -1, retRegister, false);

   if (toRound == 0)
      genSetDFPRoundingMode(node, cg, rmIEEEdefault);

   generateS390BranchInstruction(cg, TR::InstOpCode::BRC, TR::InstOpCode::COND_BLR, node, labelEND);

   // Check the desired biased exponent
   TR::Register * desiredBiasedExponent = cg->evaluate(node->getChild(3));
   cg->decReferenceCount(node->getChild(3));

   // sign extend into 64-bits
   TR::Register * desiredBiasedExponent2 = NULL;
   if (node->getChild(2)->getReferenceCount() == 0 && !cg->use64BitRegsOn32Bit())
      desiredBiasedExponent2 = desiredBiasedExponent;
   else
      desiredBiasedExponent2 = cg->allocate64bitRegister();

   generateRRInstruction(cg, TR::InstOpCode::LGFR, node, desiredBiasedExponent2, desiredBiasedExponent);
   desiredBiasedExponent = desiredBiasedExponent2;

   // The actual biased exponent
   TR::Register * actualBiasedExpRegister = cg->allocateRegister();
   generateRRInstruction(cg, TR::InstOpCode::EEDTR, node, actualBiasedExpRegister, resFPRegister);

   // Compare the two scales
   generateRRInstruction(cg, TR::InstOpCode::CR, node, desiredBiasedExponent, actualBiasedExpRegister);
   cg->stopUsingRegister(actualBiasedExpRegister);

   // check the condition code and branch
   generateS390BranchInstruction(cg, TR::InstOpCode::BRC, TR::InstOpCode::COND_BE, node, labelScalesEQUAL);

   /*
    *
    * PATH FOR WHEN SCALES ARE NOT EQUAL
    *
    */

   /*
     -clear inexact exception bits again,
     -rescale, and test the result
      -if tdgdt fails, return -1
      -if inexact from divide, return 0
           -else return 1
    */
   genClearFPCBits(node, cg, maskIEEEException);

   // need to rescale
   // load the DFP who we'll use as the dummy (containing the required exponent)
   TR::Register * dfpDummyFPRegister = cg->allocateRegister(TR_FPR);
   generateRRInstruction(cg, TR::InstOpCode::LDR, node, dfpDummyFPRegister, resFPRegister);

   // insert the biased exponent
   generateRRFInstruction(cg, TR::InstOpCode::IEDTR, node, dfpDummyFPRegister, desiredBiasedExponent, dfpDummyFPRegister);

   // perform the quantize
   generateRRFInstruction(cg, TR::InstOpCode::QADTR, node, resFPRegister, dfpDummyFPRegister, resFPRegister, USE_CURRENT_DFP_ROUNDING_MODE);
   cg->stopUsingRegister(dfpDummyFPRegister);

   genTestDataGroup(node, cg, resFPRegister, tdgdtScaledTest);

   // assume we failed
   generateLoad32BitConstant(cg, node, -1, retRegister, false);
   generateS390BranchInstruction(cg, TR::InstOpCode::BRC, TR::InstOpCode::COND_BLR, node, labelEND);

   // now fall through to take the inexact exception checking path...

   /*
    *
    * PATH FOR WHEN SCALES ARE EQUAL
    *
    */
   generateS390LabelInstruction(cg, TR::InstOpCode::LABEL, node, labelScalesEQUAL);

   /* store the resulting DFP, and then check:
       -inexact exception from divide happened - return 0
       -else return 1
   */
   genStoreDFP(node, cg, node->getFirstChild(), node->getSecondChild()->getSymbolReference(), resFPRegister);
   cg->decReferenceCount(node->getFirstChild());

   // check inexact exception bits for a failure
   generateRRInstruction(cg, TR::InstOpCode::EFPC, node, retRegister, retRegister);
   generateRILInstruction(cg, TR::InstOpCode::NILF, node, retRegister, excInexactFlag);
   generateRILInstruction(cg, TR::InstOpCode::CLFI, node, retRegister, 0); //compare against 0

   // assume inexact fail
   generateLoad32BitConstant(cg, node, 0, retRegister, false);
   generateS390BranchInstruction(cg, TR::InstOpCode::BRC, TR::InstOpCode::COND_BNE, node, labelEND);

   // otherwise inexact didn't fail
   generateLoad32BitConstant(cg, node, 1, retRegister, true);

   // what regs do we want alive all the way through?
   TR::RegisterDependencyConditions * deps = generateRegisterDependencyConditions(0, 3, cg);
   deps->addPostCondition(retRegister, TR::RealRegister::AssignAny);
   deps->addPostCondition(resFPRegister, TR::RealRegister::AssignAny);
   deps->addPostCondition(node->getFirstChild()->getRegister(), TR::RealRegister::AssignAny);
   cg->stopUsingRegister(resFPRegister);

   // end
   generateS390LabelInstruction(cg, TR::InstOpCode::LABEL, node, labelEND, deps);
   if (toRound == 1) //since toRound == 0 taken care of above
      genSetDFPRoundingMode(node, cg, rmIEEEdefault);

   node->setRegister(retRegister);
   return retRegister;
   }

/*
private final int DFPDivide(long lhsDFP, long rhsDFP, bool checkForInexact, int rndFlag, int prec, int rm)
*/
extern TR::Register *
inlineBigDecimalDivide(
      TR::Node * node,
      TR::CodeGenerator *cg)
   {
   //printf("\t390-DFPower::inlineBDBinaryOp - DDTR\n");

   int32_t toRound = 0;
   int32_t checkInexact = 0;

   // see if we need to check for inexact result
   TR_ASSERT( node->getChild(3)->getOpCode().isLoadConst(), "inlineBigDecimalDivide: Unexpected type\n");
   checkInexact = node->getChild(3)->getInt();
   cg->decReferenceCount(node->getChild(3));

   // see if we need to perform rounding
   TR_ASSERT( node->getChild(4)->getOpCode().isLoadConst(), "inlineBigDecimalDivide: Unexpected Type\n");
   toRound = node->getChild(4)->getInt();
   cg->decReferenceCount(node->getChild(4));

   // load both operands into FPRs
   TR::Register * lhsFPRegister = genLoadDFP(node, cg, node->getSecondChild());
   TR::Register * rhsFPRegister = genLoadDFP(node, cg, node->getChild(2));
   TR::Register * rmRegister = NULL;
   // load precision for rounding
   TR::Register * precRegister = NULL;

   // Clear exception bits since we check after division
   if (checkInexact)
     genClearFPCBits(node, cg, maskIEEEException);

   // set DFP rounding mode to round for reround (i.e. no rounding)
   if ((toRound == 1) && (node->getChild(5)->getOpCode().isLoadConst() && node->getChild(5)->getInt() == 16))
      {
      rmRegister = cg->evaluate(node->getChild(6));
      genSetDFPRoundingMode(node, cg, rmRegister);
      }
   else if (toRound == 1 || toRound == 0)
      {
      if (toRound == 1)
         precRegister = cg->evaluate(node->getChild(5));
      genSetDFPRoundingMode(node, cg, rmRPSP);
      }
   cg->decReferenceCount(node->getChild(5));

   // Perform the divide
   TR::Register * resFPRegister = cg->allocateRegister(TR_FPR);
   TR::Register * retRegister = cg->allocateRegister();
   TR::LabelSymbol * labelEND = TR::LabelSymbol::create(cg->trHeapMemory(),cg);

   TR::Instruction * instr = generateRRFInstruction(cg, TR::InstOpCode::DDTR, node, resFPRegister, rhsFPRegister, lhsFPRegister, USE_CURRENT_DFP_ROUNDING_MODE);
   cg->stopUsingRegister(lhsFPRegister); // can do this since longs end up in FPRs
   cg->stopUsingRegister(rhsFPRegister);

   /*
     -if need to check for inexact, but no rounding => no round, tdgdt, check inexact
      --will return either -1, 1, or 0
     -if need to check for inexact + rounding => round, tdgdt, check inexact
      --will return either -1, 1 or 0
     -if need to rounding but no inexact => round, tdgdt
      --will return either 1 or -1

    * JIT compiled return value:
    * Return 1 if JIT compiled and DFP divide is successful.
    * Return 0 if JIT compiled, but DFP divide was inexact
    * Return -1 if JIT compiled, but other exception (i.e. overflow)
   */

   // perform rounding
   if (toRound == 1 && rmRegister == NULL)
      {
      rmRegister = cg->evaluate(node->getChild(6));
      genSetDFPRoundingMode(node, cg, rmRegister);
      //perform the round
      generateRRFInstruction(cg, TR::InstOpCode::RRDTR, node, resFPRegister, precRegister, resFPRegister, USE_CURRENT_DFP_ROUNDING_MODE);
      }
   cg->decReferenceCount(node->getChild(6));

   // reset the rounding mode
   if (toRound == 1 || toRound == 0)
      {
      genSetDFPRoundingMode(node, cg, rmIEEEdefault);
      }

   // Test the data group and branch instruction for non-extremes, and zero leading digit
   genTestDataGroup(node, cg, resFPRegister, tdgdtLaxTest);


   // did we fail
   generateLoad32BitConstant(cg, node, -1, retRegister, false);
   generateS390BranchInstruction(cg, TR::InstOpCode::BRC, TR::InstOpCode::COND_BLR, node, labelEND);
   //generateS390BranchInstruction(cg, TR::InstOpCode::BRC, TR::InstOpCode::COND_BNE, node, labelEND);

   // store the result
   genStoreDFP(node, cg, node->getFirstChild(), node->getSecondChild()->getSymbolReference(), resFPRegister);
   cg->decReferenceCount(node->getFirstChild());

   if (checkInexact)
      {
      // did we fail?
      generateLoad32BitConstant(cg, node, 0, retRegister, true);

      // need to check for inexact exception
      generateRRInstruction(cg, TR::InstOpCode::EFPC, node, retRegister, retRegister);
      generateRILInstruction(cg, TR::InstOpCode::NILF, node, retRegister, excInexactFlag);
      generateRILInstruction(cg, TR::InstOpCode::CLFI, node, retRegister, 0); //compare against 0

      // did we fail?
      // 0 already loaded in return register
      generateS390BranchInstruction(cg, TR::InstOpCode::BRC, TR::InstOpCode::COND_BNE, node, labelEND);
      }

   // otherwise we have a good value
   generateLoad32BitConstant(cg, node, 1, retRegister, true);

   // which registers do we need alive after branch sequence?
   TR::RegisterDependencyConditions * deps = generateRegisterDependencyConditions(0, 3, cg);
   deps->addPostCondition(retRegister, TR::RealRegister::AssignAny);
   deps->addPostCondition(resFPRegister, TR::RealRegister::AssignAny);
   deps->addPostCondition(node->getFirstChild()->getRegister(), TR::RealRegister::AssignAny);
   cg->stopUsingRegister(resFPRegister);

   // end
   generateS390LabelInstruction(cg, TR::InstOpCode::LABEL, node, labelEND, deps);
   node->setRegister(retRegister);
   return retRegister;
   }

/*
private final boolean DFPRound(long dfpSrc, int precision, int rm)
*/
extern TR::Register *
inlineBigDecimalRound(
      TR::Node * node,
      TR::CodeGenerator *cg)
   {
   //printf("\t390-DFPower::inlineBDRound\n");

   // load DFP to be rounded
   TR::Register * dfpFPRegister = genLoadDFP(node, cg, node->getSecondChild());

   // load 32-bit precision to be used
   TR::Register * reqPrecRegister = cg->evaluate(node->getChild(2));
   cg->decReferenceCount(node->getChild(2));

   // Set the rounding mode
   TR::Register * rmRegister = cg->evaluate(node->getChild(3));
   cg->decReferenceCount(node->getChild(3));
   genSetDFPRoundingMode(node, cg, rmRegister);

   // perform the reround
   TR::Register * resRegister = cg->allocateRegister(TR_FPR);

   TR::Register * retRegister = cg->allocateRegister();
   TR::LabelSymbol * labelEND = TR::LabelSymbol::create(cg->trHeapMemory(),cg);

   //TODO: RRDTR will throw exception
   TR::Instruction * instr = generateRRFInstruction(cg, TR::InstOpCode::RRDTR, node, resRegister, reqPrecRegister, dfpFPRegister, USE_CURRENT_DFP_ROUNDING_MODE);
   cg->stopUsingRegister(reqPrecRegister);
   cg->stopUsingRegister(dfpFPRegister);


   // Test the data group and branch instruction for non-extremes, and zero leading digit
   genTestDataGroup(node, cg, resRegister, tdgdtLaxTest);

   // did we fail?
   generateLoad32BitConstant(cg, node, 0, retRegister, false);
   generateS390BranchInstruction(cg, TR::InstOpCode::BRC, TR::InstOpCode::COND_BLR, node, labelEND);

   // did we pass?
   genStoreDFP(node, cg, node->getFirstChild(), node->getSecondChild()->getSymbolReference(), resRegister);
   cg->decReferenceCount(node->getFirstChild());
   generateLoad32BitConstant(cg, node, 1, retRegister, true);

   // which registers should still be alive after branching sequence?
   TR::RegisterDependencyConditions * deps =
         generateRegisterDependencyConditions(0, 3, cg);
   deps->addPostCondition(retRegister, TR::RealRegister::AssignAny);
   deps->addPostCondition(resRegister, TR::RealRegister::AssignAny);
   deps->addPostCondition(node->getFirstChild()->getRegister(), TR::RealRegister::AssignAny);
   cg->stopUsingRegister(resRegister);

   // the end
   generateS390LabelInstruction(cg, TR::InstOpCode::LABEL, node, labelEND, deps);

   // move it to here so OOL can also reset rounding mode
   // reset to default IEEE rounding mode
   genSetDFPRoundingMode(node, cg, rmIEEEdefault);

   node->setRegister(retRegister);
   return retRegister;
   }


/*
private final static int DFPCompareTo(long lhsDFP, long rhsDFP)
*/
extern TR::Register *
inlineBigDecimalCompareTo(
      TR::Node * node,
      TR::CodeGenerator * cg)
   {
   //printf("\t390-DFPower::inlineBDCompareTo\n");

   // load both operands into FPRs
   TR::Register * lhsFPRegister = genLoadDFP(node, cg, node->getFirstChild());
   TR::Register * rhsFPRegister = genLoadDFP(node, cg, node->getSecondChild());

   //return value address
   TR::Register * retRegister = cg->allocateRegister();

   //return label
   TR::LabelSymbol * labelEND = TR::LabelSymbol::create(cg->trHeapMemory(),cg);

   // compare both values
   TR::Instruction * instr = generateRRInstruction(cg, TR::InstOpCode::CDTR, node, lhsFPRegister, rhsFPRegister);

   cg->stopUsingRegister(lhsFPRegister);
   cg->stopUsingRegister(rhsFPRegister);


   // Create a post-dependency for the return reg
   TR::RegisterDependencyConditions * deps =
         generateRegisterDependencyConditions(0, 1, cg);
   deps->addPostCondition(retRegister, TR::RealRegister::AssignAny);

   // was op1 < op2 ?
   generateLoad32BitConstant(cg, node, -1, retRegister, false);
   generateS390BranchInstruction(cg, TR::InstOpCode::BRC, TR::InstOpCode::COND_BLR, node, labelEND);

   // was op1 > op2 ?
   generateLoad32BitConstant(cg, node, 1, retRegister, false);
   generateS390BranchInstruction(cg, TR::InstOpCode::BRC, TR::InstOpCode::COND_BHR, node, labelEND);

   // op1 == op2
   generateLoad32BitConstant(cg, node, 0, retRegister, true);
   generateS390LabelInstruction(cg, TR::InstOpCode::LABEL, node, labelEND, deps);

   node->setRegister(retRegister);
   //cg->stopUsingRegister(retRegister);
   return retRegister;
   }

/*
private final static long DFPBCDDigits(long dfp)
private final static int DFPSignificance(long dfp)
private final static int DFPExponent(long dfp)
*/
extern TR::Register *
inlineBigDecimalUnaryOp(
      TR::Node * node,
      TR::CodeGenerator * cg,
      TR::InstOpCode::Mnemonic op)
   {
   /*
   printf("\t390-DFPower::inlineBDUnaryOp - ");

   switch(op)
      {
      case TR::InstOpCode::EEDTR:  printf("EEDTR - extract biased exponent\n");     break;
      case TR::InstOpCode::ESDTR:  printf("ESDTR - extract significance\n");        break;
      case TR::InstOpCode::CUDTR:  printf("CUDTR - convert to unsigned BCD\n");     break;
      default:        printf("\n");                                    break;
      }
   */


   // load DFP
   TR::Register * dfpFPRegister = genLoadDFP(node, cg, node->getFirstChild());

   // perform the operation
   TR::Register * resRegister = NULL;

   if (op == TR::InstOpCode::CUDTR && (TR::Compiler->target.is64Bit() || cg->use64BitRegsOn32Bit()))
      {
      resRegister = cg->allocate64bitRegister();
      }
   else
      {
      resRegister = cg->allocateRegister();
      }

   TR::Register * highRegister = NULL;
   TR::Register * lowRegister = NULL;
   TR::Register *resRegisterPair = NULL;
   if (TR::Compiler->target.is32Bit() && !cg->use64BitRegsOn32Bit() && op == TR::InstOpCode::CUDTR)
      {
      // need to split returned 64-bit reg into 2 64-bit reg pair
      highRegister = cg->allocateRegister();
      lowRegister = cg->allocateRegister();
      resRegisterPair = cg->allocateConsecutiveRegisterPair(lowRegister, highRegister);
      }

   TR::Instruction* cursor = generateRRInstruction(cg, op, node, resRegister, dfpFPRegister);
   cg->stopUsingRegister(dfpFPRegister);

   /*
      All these opcodes return 64-bit sign integers, but only API inlining
      int CUDTR actually requires a long value.
      d integer.  In 32-bit mode,
      we need to return this in a register pair
   */
   if (TR::Compiler->target.is32Bit() && !cg->use64BitRegsOn32Bit() && op == TR::InstOpCode::CUDTR)
      {
      // split the 64-bit reg into a reg-pair
      cursor = generateRRInstruction(cg, TR::InstOpCode::LR, node, resRegisterPair->getLowOrder(), resRegister);

      cursor = generateRSInstruction(cg, TR::InstOpCode::SRLG, node, resRegisterPair->getHighOrder(), resRegister, 32);

      cg->stopUsingRegister(resRegister);
      node->setRegister(resRegisterPair);
      return resRegisterPair;
      }
   else
      {
      node->setRegister(resRegister);
      return resRegister;
      }
   }

/*
private final int DFPSetScale(long srcDFP, int biasedExp, boolean round, int rm, boolean checkInexact)
*/
extern TR::Register *
inlineBigDecimalSetScale(
      TR::Node * node,
      TR::CodeGenerator * cg)
   {
   //printf("\t390-DFPower::inlineBDSetScale\n");

   // see if we need to perform rounding
   TR_ASSERT( node->getChild(3)->getOpCode().isLoadConst(), "inlineBigDecimalSetScale: Unexpected Type\n");
   int32_t toRound = node->getChild(3)->getInt();
   cg->decReferenceCount(node->getChild(3));

   // see if we need to check for inexact exceptions
   TR_ASSERT( node->getChild(5)->getOpCode().isLoadConst(), "inlineBigDecimalSetScale: Unexpected Type\n");
   int32_t inexCheck = node->getChild(5)->getInt();
   cg->decReferenceCount(node->getChild(5));

   if (toRound)
      {
      //set rounding mode
      TR::Register * rmRegister = cg->evaluate(node->getChild(4));
      genSetDFPRoundingMode(node, cg, rmRegister);
      }
   else
      {
      // set DFP rounding mode to 'round for reround' i.e. no rounding
      genSetDFPRoundingMode(node, cg, rmRPSP);
      }
   cg->decReferenceCount(node->getChild(4));

   // load DFP to be quantized
   TR::Register * dfpFPRegister = genLoadDFP(node, cg, node->getSecondChild());

   // load the DFP who we'll use as the dummy (containing the required exponent)
   TR::Register * dfpDummyFPRegister = cg->allocateRegister(TR_FPR);
   generateRRInstruction(cg, TR::InstOpCode::LDR, node, dfpDummyFPRegister, dfpFPRegister);

   // load and sign extend the 32-bit sint target exponent
   TR::Register * expRegister = cg->gprClobberEvaluate(node->getChild(2));
   cg->decReferenceCount(node->getChild(2));
   generateRRInstruction(cg, TR::InstOpCode::LGFR, node, expRegister, expRegister);

   TR::LabelSymbol * labelEND = TR::LabelSymbol::create(cg->trHeapMemory(),cg);
   TR::Register * retRegister = cg->allocateRegister();

   // insert the biased exponent
   TR::Instruction * instr = generateRRFInstruction(cg, TR::InstOpCode::IEDTR, node, dfpDummyFPRegister, expRegister, dfpDummyFPRegister);
   cg->stopUsingRegister(expRegister); // since clobber eval'd

   // Clear exception bits since we check them after scaling
   if (inexCheck)
      genClearFPCBits(node, cg, maskIEEEException);

   // perform the quantize
   TR::Register * resRegister = cg->allocateRegister(TR_FPR);
   generateRRFInstruction(cg, TR::InstOpCode::QADTR, node, resRegister, dfpDummyFPRegister, dfpFPRegister, USE_CURRENT_DFP_ROUNDING_MODE);
   cg->stopUsingRegister(dfpDummyFPRegister);
   cg->stopUsingRegister(dfpFPRegister);

   // reset to default IEEE rounding mode
   genSetDFPRoundingMode(node, cg, rmIEEEdefault);

   // assume we failed
   generateLoad32BitConstant(cg, node, 0, retRegister, true);

   // need to check for inexact exception, since scaling might change
   // the value of the DFP - we can't allow this....
   if (inexCheck)
      {
      generateRRInstruction(cg, TR::InstOpCode::EFPC, node, retRegister, retRegister);
      generateRILInstruction(cg, TR::InstOpCode::NILF, node, retRegister, excInexactFlag);
      generateRILInstruction(cg, TR::InstOpCode::CLFI, node, retRegister, 0); //compare against 0

      // did we fail?
      // 0 already loaded in return register
      generateS390BranchInstruction(cg, TR::InstOpCode::BRC, TR::InstOpCode::COND_BNE, node, labelEND);
      }

   // Test the data group and branch instruction for non-extremes, and zero leading digit
   genTestDataGroup(node, cg, resRegister, tdgdtScaledTest);

   // did we fail?
   generateLoad32BitConstant(cg, node, -1, retRegister, false);
   generateS390BranchInstruction(cg, TR::InstOpCode::BRC, TR::InstOpCode::COND_BLR, node, labelEND);

   // did we pass?
   genStoreDFP(node, cg, node->getFirstChild(), node->getSecondChild()->getSymbolReference(), resRegister);
   cg->decReferenceCount(node->getFirstChild());
   generateLoad32BitConstant(cg, node, 1, retRegister, true);

   // which registers should still be alive after branching sequence?
   TR::RegisterDependencyConditions * deps =
         generateRegisterDependencyConditions(0, 3, cg);
   deps->addPostCondition(retRegister, TR::RealRegister::AssignAny);
   deps->addPostCondition(resRegister, TR::RealRegister::AssignAny);
   deps->addPostCondition(node->getFirstChild()->getRegister(), TR::RealRegister::AssignAny);
   cg->stopUsingRegister(resRegister);

   // the end
   generateS390LabelInstruction(cg, TR::InstOpCode::LABEL, node, labelEND, deps);
   node->setRegister(retRegister);
   return retRegister;
   }

/*
private final static long DFPUnscaledValue(long srcDFP)
*/
extern TR::Register *
inlineBigDecimalUnscaledValue(
      TR::Node * node,
      TR::CodeGenerator * cg)
   {
   //printf("\t390-DFPower::inlineBDUnscaledValue\n");
   // will store the returned digits
   TR::Register * retRegister = cg->allocate64bitRegister();

   // 32-bit mode requires a register pair as return
   TR::Register * highRegister = NULL;
   TR::Register * lowRegister = NULL;
   TR::Register * retRegisterPair = NULL;

   if (TR::Compiler->target.is32Bit() && !cg->use64BitRegsOn32Bit())
      {
      // need to split returned 64-bit reg into 2 64-bit reg pair
      highRegister = cg->allocateRegister();
      lowRegister = cg->allocateRegister();
      retRegisterPair = cg->allocateConsecutiveRegisterPair(lowRegister, highRegister);
      }

   // load DFP to be quantized
   TR::Register * dfpFPRegister = genLoadDFP(node, cg, node->getFirstChild());

   // load the DFP who we'll use as the dummy (containing the required exponent)
   TR::Register * dfpDummyFPRegister = cg->allocateRegister(TR_FPR);
   generateRRInstruction(cg, TR::InstOpCode::LDR, node, dfpDummyFPRegister, dfpFPRegister);

   // load and sign extend biased exponent 0 (398)
   TR::Register * expRegister = cg->allocate64bitRegister();
   generateLoad32BitConstant(cg, node, 398, expRegister, true);
   generateRRInstruction(cg, TR::InstOpCode::LGFR, node, expRegister, expRegister);

   // insert the biased exponent
   TR::Instruction * instr = generateRRFInstruction(cg, TR::InstOpCode::IEDTR, node, dfpDummyFPRegister, expRegister, dfpDummyFPRegister);
   cg->stopUsingRegister(expRegister); // since allocated temp
   cg->stopUsingRegister(dfpDummyFPRegister);
   cg->stopUsingRegister(dfpFPRegister);


   // otherwise convert to long
   instr = generateRRInstruction(cg, TR::InstOpCode::CGDTR, node, retRegister, dfpDummyFPRegister);

   cg->stopUsingRegister(dfpDummyFPRegister);

   if (TR::Compiler->target.is32Bit() && !cg->use64BitRegsOn32Bit())
      {
      // split the 64-bit reg into a reg-pair
      generateRRInstruction(cg, TR::InstOpCode::LR, node, retRegisterPair->getLowOrder(), retRegister);
      generateRSInstruction(cg, TR::InstOpCode::SRLG, node, retRegisterPair->getHighOrder(), retRegister, 32);
      cg->stopUsingRegister(retRegister);
      }

   // 32-bit mode requires a register pair
   if (TR::Compiler->target.is32Bit() && !cg->use64BitRegsOn32Bit())
      {
      node->setRegister(retRegisterPair);
      retRegister = retRegisterPair;
      }
   else
      {
      node->setRegister(retRegister);
      }

   return retRegister;
   }

// bool DFPConvertPackedToDFP(long longPack, int scale, boolean sign)
// method signature: TR::java_math_BigDecimal_DFPConvertPackedToDFP, "DFPConvertPackedToDFP", "(JIZ)Z"
extern TR::Register *
inlineBigDecimalFromPackedConverter(
      TR::Node * node,
      TR::CodeGenerator *cg)
   {
   // see if we need to check for inexact exceptions
   TR_ASSERT( node->getChild(3)->getOpCode().isLoadConst(), "inlineBigDecimalFromPackedConverter: Unexpected Type\n");
   int32_t signedPacked = node->getChild(3)->getInt();

   // load the packed decimal
   bool clobbered = false;
   TR::Register * valRegister = NULL;
   if (TR::Compiler->target.is64Bit() || cg->use64BitRegsOn32Bit())
      {
      valRegister = cg->evaluate(node->getSecondChild());
      }
   else
      {
      if (node->getSecondChild()->getReferenceCount() > 1)
         {
         clobbered = true;
         valRegister = cg->gprClobberEvaluate(node->getSecondChild());
         }
      else
         {
         valRegister = cg->evaluate(node->getSecondChild());
         }
      generateRSInstruction(cg, TR::InstOpCode::SLLG, node, valRegister->getHighOrder(), valRegister->getHighOrder(), 32);
      generateRRInstruction(cg, TR::InstOpCode::LR, node, valRegister->getHighOrder(), valRegister->getLowOrder());
      }

   //move rv register here, so it can be accessed by both OOL path and fast path
   TR::Register * retRegister = cg->allocateRegister();

   // convert to dfp (signed or unsigned)

   TR::Register * dfpRegister = cg->allocateRegister(TR_FPR);
   TR::Instruction * instr;
   if(signedPacked == 1)
      {
      instr = generateRRInstruction(cg, TR::InstOpCode::CDSTR, node, dfpRegister, valRegister);
      }
   else
      {
      instr = generateRRInstruction(cg, TR::InstOpCode::CDUTR, node, dfpRegister, valRegister);
      }
   TR::Instruction * bdInstr = instr;

   instr->setNeedsGCMap(0x0000FFFF);

   //CDSTR/CDUTR only has 4byte length, so append 2bytes
   TR::Instruction * nop = new (cg->trHeapMemory()) TR::S390NOPInstruction(TR::InstOpCode::NOP, 2, node, cg);

   TR::LabelSymbol * passThroughLabel = TR::LabelSymbol::create(cg->trHeapMemory(),cg);
   TR::LabelSymbol * jump2callSymbol = TR::LabelSymbol::create(cg->trHeapMemory(),cg);
   TR::S390RestoreGPR7Snippet * restoreSnippet = new (cg->trHeapMemory()) TR::S390RestoreGPR7Snippet(cg, node,
                                                                                                   TR::LabelSymbol::create(cg->trHeapMemory(),cg), jump2callSymbol);
   cg->addSnippet(restoreSnippet);
   TR::Instruction * brcInstr = generateS390BranchInstruction(cg, TR::InstOpCode::BRC, TR::InstOpCode::COND_NOP, node, restoreSnippet->getSnippetLabel());

   //setting OOL path
   TR::Instruction * cursor = generateS390BranchInstruction(cg, TR::InstOpCode::BRC, TR::InstOpCode::COND_NOP, node, jump2callSymbol);

   TR_S390OutOfLineCodeSection * outlinedHelperCall = new (cg->trHeapMemory()) TR_S390OutOfLineCodeSection(jump2callSymbol, passThroughLabel, cg);
   cg->getS390OutOfLineCodeSectionList().push_front(outlinedHelperCall);

   //switch to OOL generation
   outlinedHelperCall->swapInstructionListsWithCompilation();
   cursor = generateS390LabelInstruction(cg, TR::InstOpCode::LABEL, node, jump2callSymbol);

   TR_Debug * debugObj = cg->getDebug();
   if (debugObj)
      debugObj->addInstructionComment(cursor, "Denotes start of DFP DFPConvertPackedToDFP OOL BCDCHK sequence");

   generateLoad32BitConstant(cg, node, 0, retRegister, true);

   cursor = generateS390BranchInstruction(cg, TR::InstOpCode::BRC, TR::InstOpCode::COND_BRC, node, passThroughLabel);

   if (debugObj)
      debugObj->addInstructionComment(cursor, "Denotes end of DFP DFPConvertPackedToDFP OOL BCDCHK sequence: return to mainline");

   //we will have a label so that our OOL path could be redirected to the end of inlining method.
   outlinedHelperCall->swapInstructionListsWithCompilation();

   //put dec reference here because we may need to use it to actually evalute the call node
   cg->decReferenceCount(node->getSecondChild());
   cg->decReferenceCount(node->getChild(3));

   if(clobbered)
      {
      cg->stopUsingRegister(valRegister);
      }

   // load and sign extend the the exponent
   TR::Register * expRegister = NULL;
   clobbered = false;
   if (node->getChild(2)->getReferenceCount() > 1)
      {
      clobbered=true;
      expRegister = cg->gprClobberEvaluate(node->getChild(2));
      }
   else
      {
      expRegister = cg->evaluate(node->getChild(2));
      }
   cg->decReferenceCount(node->getChild(2));
   generateRRInstruction(cg, TR::InstOpCode::LGFR, node, expRegister, expRegister);

   // TR::InstOpCode::IEDTR also potentially throws exceptions
   instr = generateRRFInstruction(cg, TR::InstOpCode::IEDTR, node, dfpRegister, expRegister, dfpRegister);

   if(clobbered)
      {
      cg->stopUsingRegister(valRegister);
      }

   // store the dfp value into the BigDecimal object
   genStoreDFP(node, cg, node->getFirstChild(), NULL, dfpRegister);
   cg->decReferenceCount(node->getFirstChild());
   cg->stopUsingRegister(dfpRegister);

   // put true in the return value
   generateLoad32BitConstant(cg, node, 1, retRegister, false);

   TR::Register * sourceRegister = bdInstr->getRegisterOperand(2);
   TR::Register * targetRegister = bdInstr->getRegisterOperand(1);
   TR::RegisterDependencyConditions * deps = generateRegisterDependencyConditions(0, 4, cg);

   TR::TreeEvaluator::addToRegDep(deps, sourceRegister, true);
   TR::TreeEvaluator::addToRegDep(deps, targetRegister, true);

   cursor = generateS390LabelInstruction(cg, TR::InstOpCode::LABEL, node, passThroughLabel, deps);

   node->setRegister(retRegister);

   //cg->stopUsingRegister(retRegister);
   return retRegister;
   }

// static long DFPConvertDFPToPacked(long dfp, boolean sign)
extern TR::Register *
inlineBigDecimalToPackedConverter(
      TR::Node * node,
      TR::CodeGenerator *cg)
   {
   // see if we need to check for inexact exceptions
   TR_ASSERT( node->getSecondChild()->getOpCode().isLoadConst(), "inlineBigDecimalToPackedConverter: Unexpected Type\n");
   int32_t signedPacked = node->getSecondChild()->getInt();
   cg->decReferenceCount(node->getSecondChild());

   // load the dfp value into register
   TR::Register * dfpRegister = genLoadDFP(node, cg, node->getFirstChild());

   // convert the dfp value into packed decimak
   TR::Register * retRegister = cg->allocateRegister();
   if(signedPacked == 1)
      {
      generateRRInstruction(cg, TR::InstOpCode::CSDTR, node, retRegister, dfpRegister);
      }
   else
      {
      generateRRInstruction(cg, TR::InstOpCode::CUDTR, node, retRegister, dfpRegister);
      }

   cg->stopUsingRegister(dfpRegister);  // FIXME: investigate whether this is needed (Ivan)
   // split into register pair if we are using 32 bit registers
   if (TR::Compiler->target.is32Bit() && !cg->use64BitRegsOn32Bit())
      {
      TR::Register * highRegister = cg->allocateRegister();
      TR::Register * lowRegister = cg->allocateRegister();
      TR::Register * resRegisterPair = cg->allocateConsecutiveRegisterPair(lowRegister, highRegister);
      generateRRInstruction(cg, TR::InstOpCode::LR, node, resRegisterPair->getLowOrder(), retRegister);
      generateRSInstruction(cg, TR::InstOpCode::SRLG, node, resRegisterPair->getHighOrder(), retRegister, 32);
      cg->stopUsingRegister(retRegister);
      node->setRegister(resRegisterPair);
      return resRegisterPair;
      }

   // return the long value in a register
   node->setRegister(retRegister);
   return retRegister;
   }

