# Verilog Courses

Repository for code developed by me during RTL Design and Verification courses.

Environment based on Taffarel's Verilog Development Template: [https://github.com/taffarel55/verilog-development](https://github.com/taffarel55/verilog-development)

## Command cheatsheet

### Run synthesis:
`iverilog -o module_tb.vvp module_tb.v module.v`

### Run simulation:
`vvp module_tb.vvp`
