Verilog code for one bit Full adder using Structural Design Style.
