<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvc1156-2-i</Part>
        <TopModelName>conv2</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.685</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>47387272</Best-caseLatency>
            <Average-caseLatency>47387272</Average-caseLatency>
            <Worst-caseLatency>47387272</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.474 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.474 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.474 sec</Worst-caseRealTimeLatency>
            <Interval-min>47387273</Interval-min>
            <Interval-max>47387273</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <L4>
                <Slack>7.30</Slack>
                <TripCount>128</TripCount>
                <Latency>23647488</Latency>
                <AbsoluteTimeLatency>236474880</AbsoluteTimeLatency>
                <IterationLatency>184746</IterationLatency>
                <InstanceList/>
                <C1_1>
                    <Slack>7.30</Slack>
                    <TripCount>48</TripCount>
                    <Latency>182784</Latency>
                    <AbsoluteTimeLatency>1827840</AbsoluteTimeLatency>
                    <IterationLatency>3808</IterationLatency>
                    <InstanceList/>
                </C1_1>
            </L4>
            <L7>
                <Slack>7.30</Slack>
                <TripCount>128</TripCount>
                <Latency>23647488</Latency>
                <AbsoluteTimeLatency>236474880</AbsoluteTimeLatency>
                <IterationLatency>184746</IterationLatency>
                <InstanceList/>
                <C2_1>
                    <Slack>7.30</Slack>
                    <TripCount>48</TripCount>
                    <Latency>182784</Latency>
                    <AbsoluteTimeLatency>1827840</AbsoluteTimeLatency>
                    <IterationLatency>3808</IterationLatency>
                    <InstanceList/>
                </C2_1>
            </L7>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76</SourceLocation>
            <SummaryOfLoopViolations>
                <L4>
                    <Name>L4</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76</SourceLocation>
                    <C1_1>
                        <Name>C1_1</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:91</SourceLocation>
                    </C1_1>
                </L4>
                <L7>
                    <Name>L7</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164</SourceLocation>
                    <C2_1>
                        <Name>C2_1</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:177</SourceLocation>
                    </C2_1>
                </L7>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>184</BRAM_18K>
            <DSP>97</DSP>
            <FF>218370</FF>
            <LUT>213552</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>conv2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>conv2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>conv2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>conv2</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_conv2_Pipeline_L1_1_fu_17043</InstName>
                    <ModuleName>conv2_Pipeline_L1_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>17043</ID>
                    <BindInstances>icmp_ln69_fu_2739_p2 add_ln69_fu_2745_p2 add_ln69_1_fu_2798_p2 add_ln69_2_fu_2755_p2 icmp_ln69_1_fu_2761_p2 select_ln69_fu_2767_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv2_Pipeline_F1_1_fu_17205</InstName>
                    <ModuleName>conv2_Pipeline_F1_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>17205</ID>
                    <BindInstances>icmp_ln79_fu_527_p2 add_ln79_fu_533_p2 add_ln79_1_fu_586_p2 add_ln79_2_fu_543_p2 icmp_ln79_1_fu_549_p2 select_ln79_fu_555_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv2_Pipeline_VITIS_LOOP_85_1_fu_17237</InstName>
                    <ModuleName>conv2_Pipeline_VITIS_LOOP_85_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>17237</ID>
                    <BindInstances>icmp_ln85_fu_557_p2 add_ln85_fu_563_p2 add_ln85_1_fu_572_p2 add_ln85_2_fu_623_p2 icmp_ln85_1_fu_629_p2 select_ln85_fu_635_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv2_Pipeline_S11_fu_17268</InstName>
                    <ModuleName>conv2_Pipeline_S11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>17268</ID>
                    <BindInstances>icmp_ln93_fu_65005_p2 add_ln93_fu_65011_p2 empty_fu_65029_p2 grp_fu_65045_p0 mul_16ns_18ns_33_1_1_U213 urem_16ns_9ns_8_20_1_U212 sparsemux_311_8_32_1_1_U244 add_ln96_fu_65238_p2 mul_16ns_18ns_33_1_1_U214 add_ln96_1_fu_65422_p2 mul_16ns_18ns_33_1_1_U215 add_ln96_2_fu_65606_p2 mul_16ns_18ns_33_1_1_U216 add_ln96_3_fu_65790_p2 mul_16ns_18ns_33_1_1_U217 add_ln96_4_fu_65974_p2 mul_16ns_18ns_33_1_1_U218 add_ln96_5_fu_66158_p2 mul_16ns_18ns_33_1_1_U219 add_ln96_6_fu_66342_p2 mul_16ns_18ns_33_1_1_U220 add_ln96_7_fu_66526_p2 mul_16ns_18ns_33_1_1_U221 add_ln96_8_fu_66710_p2 mul_16ns_18ns_33_1_1_U222 add_ln96_9_fu_66894_p2 mul_16ns_18ns_33_1_1_U223 add_ln96_10_fu_67078_p2 mul_16ns_18ns_33_1_1_U224 add_ln96_11_fu_67262_p2 mul_16ns_18ns_33_1_1_U225 add_ln96_12_fu_67446_p2 mul_16ns_18ns_33_1_1_U226 add_ln96_13_fu_67630_p2 mul_16ns_18ns_33_1_1_U227 add_ln96_14_fu_67814_p2 mul_16ns_18ns_33_1_1_U228 add_ln96_15_fu_67998_p2 mul_16ns_18ns_33_1_1_U229 add_ln96_16_fu_68182_p2 mul_16ns_18ns_33_1_1_U230 add_ln96_17_fu_68366_p2 mul_16ns_18ns_33_1_1_U231 add_ln96_18_fu_68550_p2 mul_16ns_18ns_33_1_1_U232 add_ln96_19_fu_68734_p2 mul_16ns_18ns_33_1_1_U233 add_ln96_20_fu_68918_p2 mul_16ns_18ns_33_1_1_U234 add_ln96_21_fu_69102_p2 mul_16ns_18ns_33_1_1_U235 add_ln96_22_fu_69286_p2 mul_16ns_18ns_33_1_1_U236 add_ln96_23_fu_69470_p2 mul_16ns_18ns_33_1_1_U237 add_ln96_24_fu_69654_p2 mul_16ns_18ns_33_1_1_U238 add_ln96_25_fu_69838_p2 mul_16ns_18ns_33_1_1_U239 add_ln96_26_fu_70022_p2 mul_16ns_18ns_33_1_1_U240 add_ln96_27_fu_70206_p2 mul_16ns_18ns_33_1_1_U241 add_ln96_28_fu_70390_p2 mul_16ns_18ns_33_1_1_U242 add_ln96_29_fu_70574_p2 mul_16ns_18ns_33_1_1_U243 sparsemux_311_8_32_1_1_U245 sparsemux_311_8_32_1_1_U246 sparsemux_311_8_32_1_1_U247 sparsemux_311_8_32_1_1_U248 sparsemux_311_8_32_1_1_U249 sparsemux_311_8_32_1_1_U250 sparsemux_311_8_32_1_1_U251 sparsemux_311_8_32_1_1_U252 sparsemux_311_8_32_1_1_U253 sparsemux_311_8_32_1_1_U254 sparsemux_311_8_32_1_1_U255 sparsemux_311_8_32_1_1_U256 sparsemux_311_8_32_1_1_U257 sparsemux_311_8_32_1_1_U258 sparsemux_311_8_32_1_1_U259 sparsemux_311_8_32_1_1_U260 sparsemux_311_8_32_1_1_U261 sparsemux_311_8_32_1_1_U262 sparsemux_311_8_32_1_1_U263 sparsemux_311_8_32_1_1_U264 sparsemux_311_8_32_1_1_U265 sparsemux_311_8_32_1_1_U266 sparsemux_311_8_32_1_1_U267 sparsemux_311_8_32_1_1_U268 sparsemux_311_8_32_1_1_U269 sparsemux_311_8_32_1_1_U270 sparsemux_311_8_32_1_1_U271 sparsemux_311_8_32_1_1_U272 sparsemux_311_8_32_1_1_U273 sparsemux_311_8_32_1_1_U274</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv2_Pipeline_F11_fu_19351</InstName>
                    <ModuleName>conv2_Pipeline_F11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>19351</ID>
                    <BindInstances>icmp_ln99_fu_1072_p2 add_ln99_fu_1078_p2 empty_fu_1100_p2 empty_47_fu_1110_p2 sparsemux_11_3_32_1_1_U2386 add_ln102_fu_1144_p2 mul_11ns_13ns_23_1_1_U2387 add_ln102_1_fu_1179_p2 mul_11ns_13ns_23_1_1_U2388 add_ln102_2_fu_1214_p2 mul_11ns_13ns_23_1_1_U2389 add_ln102_3_fu_1249_p2 mul_11ns_13ns_23_1_1_U2390 sparsemux_11_3_32_1_1_U2391 sparsemux_11_3_32_1_1_U2392 sparsemux_11_3_32_1_1_U2393 sparsemux_11_3_32_1_1_U2394</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv2_Pipeline_L5_L6_fu_19437</InstName>
                    <ModuleName>conv2_Pipeline_L5_L6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>19437</ID>
                    <BindInstances>icmp_ln107_fu_11220_p2 add_ln107_fu_11226_p2 icmp_ln109_fu_11238_p2 select_ln107_fu_11244_p3 add_ln107_1_fu_11252_p2 select_ln107_1_fu_11258_p3 first_iter_0_fu_32172_p2 empty_fu_32177_p2 sparsemux_55_5_32_1_1_U2484 sparsemux_55_5_32_1_1_U2485 sparsemux_55_5_32_1_1_U2486 sparsemux_55_5_32_1_1_U2487 sparsemux_55_5_32_1_1_U2488 sparsemux_55_5_32_1_1_U2489 sparsemux_55_5_32_1_1_U2490 sparsemux_55_5_32_1_1_U2491 sparsemux_55_5_32_1_1_U2492 sparsemux_55_5_32_1_1_U2493 sparsemux_55_5_32_1_1_U2494 sparsemux_55_5_32_1_1_U2495 sparsemux_55_5_32_1_1_U2496 sparsemux_55_5_32_1_1_U2497 sparsemux_55_5_32_1_1_U2498 sparsemux_55_5_32_1_1_U2499 sparsemux_55_5_32_1_1_U2500 sparsemux_55_5_32_1_1_U2501 sparsemux_55_5_32_1_1_U2502 sparsemux_55_5_32_1_1_U2503 sparsemux_55_5_32_1_1_U2504 sparsemux_55_5_32_1_1_U2505 sparsemux_55_5_32_1_1_U2506 sparsemux_55_5_32_1_1_U2507 sparsemux_55_5_32_1_1_U2508 sparsemux_55_5_32_1_1_U2509 sparsemux_55_5_32_1_1_U2510 sparsemux_55_5_32_1_1_U2511 sparsemux_55_5_32_1_1_U2512 sparsemux_55_5_32_1_1_U2513 sparsemux_55_5_32_1_1_U2514 sparsemux_55_5_32_1_1_U2515 sparsemux_55_5_32_1_1_U2516 sparsemux_55_5_32_1_1_U2517 sparsemux_55_5_32_1_1_U2518 sparsemux_55_5_32_1_1_U2519 sparsemux_55_5_32_1_1_U2520 sparsemux_55_5_32_1_1_U2521 sparsemux_55_5_32_1_1_U2522 sparsemux_55_5_32_1_1_U2523 sparsemux_55_5_32_1_1_U2524 sparsemux_55_5_32_1_1_U2525 sparsemux_55_5_32_1_1_U2526 sparsemux_55_5_32_1_1_U2527 sparsemux_55_5_32_1_1_U2528 sparsemux_55_5_32_1_1_U2529 sparsemux_55_5_32_1_1_U2530 sparsemux_55_5_32_1_1_U2531 sparsemux_55_5_32_1_1_U2532 sparsemux_55_5_32_1_1_U2533 sparsemux_55_5_32_1_1_U2534 sparsemux_55_5_32_1_1_U2535 sparsemux_55_5_32_1_1_U2536 sparsemux_55_5_32_1_1_U2537 sparsemux_55_5_32_1_1_U2538 sparsemux_55_5_32_1_1_U2539 sparsemux_55_5_32_1_1_U2540 sparsemux_55_5_32_1_1_U2541 sparsemux_55_5_32_1_1_U2542 sparsemux_55_5_32_1_1_U2543 sparsemux_55_5_32_1_1_U2544 sparsemux_55_5_32_1_1_U2545 sparsemux_55_5_32_1_1_U2546 sparsemux_55_5_32_1_1_U2547 sparsemux_55_5_32_1_1_U2548 sparsemux_55_5_32_1_1_U2549 sparsemux_55_5_32_1_1_U2550 sparsemux_55_5_32_1_1_U2551 sparsemux_55_5_32_1_1_U2552 sparsemux_55_5_32_1_1_U2553 sparsemux_55_5_32_1_1_U2554 sparsemux_55_5_32_1_1_U2555 sparsemux_55_5_32_1_1_U2556 sparsemux_55_5_32_1_1_U2557 sparsemux_55_5_32_1_1_U2558 sparsemux_55_5_32_1_1_U2559 sparsemux_55_5_32_1_1_U2560 sparsemux_55_5_32_1_1_U2561 sparsemux_55_5_32_1_1_U2562 sparsemux_55_5_32_1_1_U2563 sparsemux_55_5_32_1_1_U2564 sparsemux_55_5_32_1_1_U2565 sparsemux_55_5_32_1_1_U2566 sparsemux_55_5_32_1_1_U2567 sparsemux_55_5_32_1_1_U2568 sparsemux_55_5_32_1_1_U2569 sparsemux_55_5_32_1_1_U2570 sparsemux_55_5_32_1_1_U2571 sparsemux_55_5_32_1_1_U2572 sparsemux_55_5_32_1_1_U2573 sparsemux_55_5_32_1_1_U2574 sparsemux_55_5_32_1_1_U2575 sparsemux_55_5_32_1_1_U2576 sparsemux_55_5_32_1_1_U2577 sparsemux_55_5_32_1_1_U2578 sparsemux_55_5_32_1_1_U2579 sparsemux_55_5_32_1_1_U2580 sparsemux_55_5_32_1_1_U2581 sparsemux_55_5_32_1_1_U2582 sparsemux_55_5_32_1_1_U2583 sparsemux_55_5_32_1_1_U2584 sparsemux_55_5_32_1_1_U2585 sparsemux_55_5_32_1_1_U2586 sparsemux_55_5_32_1_1_U2587 sparsemux_55_5_32_1_1_U2588 sparsemux_55_5_32_1_1_U2589 sparsemux_55_5_32_1_1_U2590 sparsemux_55_5_32_1_1_U2591 sparsemux_55_5_32_1_1_U2592 sparsemux_55_5_32_1_1_U2593 sparsemux_55_5_32_1_1_U2594 sparsemux_55_5_32_1_1_U2595 sparsemux_55_5_32_1_1_U2596 sparsemux_55_5_32_1_1_U2597 sparsemux_55_5_32_1_1_U2598 sparsemux_55_5_32_1_1_U2599 sparsemux_55_5_32_1_1_U2600 sparsemux_55_5_32_1_1_U2601 sparsemux_55_5_32_1_1_U2602 sparsemux_55_5_32_1_1_U2603 sparsemux_55_5_32_1_1_U2604 sparsemux_55_5_32_1_1_U2605 sparsemux_55_5_32_1_1_U2606 sparsemux_55_5_32_1_1_U2607 sparsemux_55_5_32_1_1_U2608 sparsemux_55_5_32_1_1_U2609 sparsemux_55_5_32_1_1_U2610 sparsemux_55_5_32_1_1_U2611 sparsemux_55_5_32_1_1_U2612 sparsemux_55_5_32_1_1_U2613 sparsemux_55_5_32_1_1_U2614 sparsemux_55_5_32_1_1_U2615 sparsemux_55_5_32_1_1_U2616 sparsemux_55_5_32_1_1_U2617 sparsemux_55_5_32_1_1_U2618 sparsemux_55_5_32_1_1_U2619 sparsemux_55_5_32_1_1_U2620 sparsemux_55_5_32_1_1_U2621 sparsemux_55_5_32_1_1_U2622 sparsemux_55_5_32_1_1_U2623 sparsemux_55_5_32_1_1_U2624 sparsemux_55_5_32_1_1_U2625 sparsemux_55_5_32_1_1_U2626 sparsemux_55_5_32_1_1_U2627 sparsemux_55_5_32_1_1_U2628 sparsemux_55_5_32_1_1_U2629 sparsemux_55_5_32_1_1_U2630 sparsemux_55_5_32_1_1_U2631 sparsemux_55_5_32_1_1_U2632 sparsemux_55_5_32_1_1_U2633 sparsemux_55_5_32_1_1_U2634 sparsemux_55_5_32_1_1_U2635 sparsemux_55_5_32_1_1_U2636 sparsemux_55_5_32_1_1_U2637 sparsemux_55_5_32_1_1_U2638 sparsemux_55_5_32_1_1_U2639 sparsemux_55_5_32_1_1_U2640 sparsemux_55_5_32_1_1_U2641 sparsemux_55_5_32_1_1_U2642 sparsemux_55_5_32_1_1_U2643 sparsemux_55_5_32_1_1_U2644 sparsemux_55_5_32_1_1_U2645 sparsemux_55_5_32_1_1_U2646 sparsemux_55_5_32_1_1_U2647 sparsemux_55_5_32_1_1_U2648 sparsemux_55_5_32_1_1_U2649 sparsemux_55_5_32_1_1_U2650 sparsemux_55_5_32_1_1_U2651 sparsemux_55_5_32_1_1_U2652 sparsemux_55_5_32_1_1_U2653 sparsemux_55_5_32_1_1_U2654 sparsemux_55_5_32_1_1_U2655 sparsemux_55_5_32_1_1_U2656 sparsemux_55_5_32_1_1_U2657 sparsemux_55_5_32_1_1_U2658 sparsemux_55_5_32_1_1_U2659 sparsemux_55_5_32_1_1_U2660 sparsemux_55_5_32_1_1_U2661 sparsemux_55_5_32_1_1_U2662 sparsemux_55_5_32_1_1_U2663 icmp_ln129_1_fu_32321_p2 add_ln129_fu_32326_p2 tmp_180_fu_32338_p56 sparsemux_55_5_32_1_1_U2664 add_ln109_fu_32156_p2 icmp_ln109_1_fu_32161_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv2_Pipeline_M1_fu_20454</InstName>
                    <ModuleName>conv2_Pipeline_M1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>20454</ID>
                    <BindInstances>icmp_ln136_fu_733_p2 add_ln136_fu_739_p2 icmp_ln143_fu_805_p2 icmp_ln143_1_fu_811_p2 or_ln143_fu_817_p2 and_ln143_fu_823_p2 icmp_ln143_2_fu_855_p2 icmp_ln143_3_fu_861_p2 or_ln143_1_fu_867_p2 and_ln143_1_fu_873_p2 icmp_ln143_4_fu_905_p2 icmp_ln143_5_fu_911_p2 or_ln143_2_fu_917_p2 and_ln143_2_fu_923_p2 icmp_ln143_6_fu_955_p2 icmp_ln143_7_fu_961_p2 or_ln143_3_fu_967_p2 and_ln143_3_fu_973_p2 icmp_ln143_8_fu_1005_p2 icmp_ln143_9_fu_1011_p2 or_ln143_4_fu_1017_p2 and_ln143_4_fu_1023_p2 icmp_ln143_10_fu_1055_p2 icmp_ln143_11_fu_1061_p2 or_ln143_5_fu_1067_p2 and_ln143_5_fu_1073_p2 icmp_ln143_12_fu_1105_p2 icmp_ln143_13_fu_1111_p2 or_ln143_6_fu_1117_p2 and_ln143_6_fu_1123_p2 icmp_ln143_14_fu_1155_p2 icmp_ln143_15_fu_1161_p2 or_ln143_7_fu_1167_p2 and_ln143_7_fu_1173_p2 icmp_ln143_16_fu_1205_p2 icmp_ln143_17_fu_1211_p2 or_ln143_8_fu_1217_p2 and_ln143_8_fu_1223_p2 icmp_ln143_18_fu_1255_p2 icmp_ln143_19_fu_1261_p2 or_ln143_9_fu_1267_p2 and_ln143_9_fu_1273_p2 icmp_ln143_20_fu_1305_p2 icmp_ln143_21_fu_1311_p2 or_ln143_10_fu_1317_p2 and_ln143_10_fu_1323_p2 icmp_ln143_22_fu_1355_p2 icmp_ln143_23_fu_1361_p2 or_ln143_11_fu_1367_p2 and_ln143_11_fu_1373_p2 icmp_ln143_24_fu_1405_p2 icmp_ln143_25_fu_1411_p2 or_ln143_12_fu_1417_p2 and_ln143_12_fu_1423_p2 icmp_ln143_26_fu_1455_p2 icmp_ln143_27_fu_1461_p2 or_ln143_13_fu_1467_p2 and_ln143_13_fu_1473_p2 icmp_ln143_28_fu_1505_p2 icmp_ln143_29_fu_1511_p2 or_ln143_14_fu_1517_p2 and_ln143_14_fu_1523_p2 icmp_ln143_30_fu_1555_p2 icmp_ln143_31_fu_1561_p2 or_ln143_15_fu_1567_p2 and_ln143_15_fu_1573_p2 icmp_ln143_32_fu_1605_p2 icmp_ln143_33_fu_1611_p2 or_ln143_16_fu_1617_p2 and_ln143_16_fu_1623_p2 icmp_ln143_34_fu_1655_p2 icmp_ln143_35_fu_1661_p2 or_ln143_17_fu_1667_p2 and_ln143_17_fu_1673_p2 icmp_ln143_36_fu_1705_p2 icmp_ln143_37_fu_1711_p2 or_ln143_18_fu_1717_p2 and_ln143_18_fu_1723_p2 icmp_ln143_38_fu_1755_p2 icmp_ln143_39_fu_1761_p2 or_ln143_19_fu_1767_p2 and_ln143_19_fu_1773_p2 icmp_ln143_40_fu_1805_p2 icmp_ln143_41_fu_1811_p2 or_ln143_20_fu_1817_p2 and_ln143_20_fu_1823_p2 icmp_ln143_42_fu_1855_p2 icmp_ln143_43_fu_1861_p2 or_ln143_21_fu_1867_p2 and_ln143_21_fu_1873_p2 icmp_ln143_44_fu_1905_p2 icmp_ln143_45_fu_1911_p2 or_ln143_22_fu_1917_p2 and_ln143_22_fu_1923_p2 icmp_ln143_46_fu_1955_p2 icmp_ln143_47_fu_1961_p2 or_ln143_23_fu_1967_p2 and_ln143_23_fu_1973_p2 icmp_ln143_48_fu_2005_p2 icmp_ln143_49_fu_2011_p2 or_ln143_24_fu_2017_p2 and_ln143_24_fu_2023_p2 icmp_ln143_50_fu_2055_p2 icmp_ln143_51_fu_2061_p2 or_ln143_25_fu_2067_p2 and_ln143_25_fu_2073_p2 icmp_ln143_52_fu_2104_p2 icmp_ln143_53_fu_2110_p2 or_ln143_26_fu_2116_p2 and_ln143_26_fu_2122_p2 select_ln136_fu_829_p3 select_ln136_1_fu_879_p3 select_ln136_2_fu_929_p3 select_ln136_3_fu_979_p3 select_ln136_4_fu_1029_p3 select_ln136_5_fu_1079_p3 select_ln136_6_fu_1129_p3 select_ln136_7_fu_1179_p3 select_ln136_8_fu_1229_p3 select_ln136_9_fu_1279_p3 select_ln136_10_fu_1329_p3 select_ln136_11_fu_1379_p3 select_ln136_12_fu_1429_p3 select_ln136_13_fu_1479_p3 select_ln136_14_fu_1529_p3 select_ln136_15_fu_1579_p3 select_ln136_16_fu_1629_p3 select_ln136_17_fu_1679_p3 select_ln136_18_fu_1729_p3 select_ln136_19_fu_1779_p3 select_ln136_20_fu_1829_p3 select_ln136_21_fu_1879_p3 select_ln136_22_fu_1929_p3 select_ln136_23_fu_1979_p3 select_ln136_24_fu_2029_p3 select_ln136_25_fu_2079_p3 select_ln136_26_fu_2128_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv2_Pipeline_L2_1_fu_20489</InstName>
                    <ModuleName>conv2_Pipeline_L2_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>20489</ID>
                    <BindInstances>icmp_ln156_fu_2739_p2 add_ln156_fu_2745_p2 add_ln156_1_fu_2798_p2 add_ln156_2_fu_2755_p2 icmp_ln156_1_fu_2761_p2 select_ln156_fu_2767_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv2_Pipeline_F2_1_fu_20651</InstName>
                    <ModuleName>conv2_Pipeline_F2_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>20651</ID>
                    <BindInstances>icmp_ln167_fu_527_p2 add_ln167_fu_533_p2 add_ln167_1_fu_586_p2 add_ln167_2_fu_543_p2 icmp_ln167_1_fu_549_p2 select_ln167_fu_555_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv2_Pipeline_VITIS_LOOP_173_7_fu_20683</InstName>
                    <ModuleName>conv2_Pipeline_VITIS_LOOP_173_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>20683</ID>
                    <BindInstances>icmp_ln173_fu_557_p2 add_ln173_fu_563_p2 add_ln173_1_fu_572_p2 add_ln173_2_fu_623_p2 icmp_ln173_1_fu_629_p2 select_ln173_fu_635_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv2_Pipeline_S21_fu_20714</InstName>
                    <ModuleName>conv2_Pipeline_S21</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>20714</ID>
                    <BindInstances>icmp_ln179_fu_65005_p2 add_ln179_fu_65011_p2 empty_fu_65029_p2 grp_fu_65045_p0 mul_16ns_18ns_33_1_1_U3924 urem_16ns_9ns_8_20_1_U3923 sparsemux_311_8_32_1_1_U3955 add_ln182_fu_65238_p2 mul_16ns_18ns_33_1_1_U3925 add_ln182_1_fu_65422_p2 mul_16ns_18ns_33_1_1_U3926 add_ln182_2_fu_65606_p2 mul_16ns_18ns_33_1_1_U3927 add_ln182_3_fu_65790_p2 mul_16ns_18ns_33_1_1_U3928 add_ln182_4_fu_65974_p2 mul_16ns_18ns_33_1_1_U3929 add_ln182_5_fu_66158_p2 mul_16ns_18ns_33_1_1_U3930 add_ln182_6_fu_66342_p2 mul_16ns_18ns_33_1_1_U3931 add_ln182_7_fu_66526_p2 mul_16ns_18ns_33_1_1_U3932 add_ln182_8_fu_66710_p2 mul_16ns_18ns_33_1_1_U3933 add_ln182_9_fu_66894_p2 mul_16ns_18ns_33_1_1_U3934 add_ln182_10_fu_67078_p2 mul_16ns_18ns_33_1_1_U3935 add_ln182_11_fu_67262_p2 mul_16ns_18ns_33_1_1_U3936 add_ln182_12_fu_67446_p2 mul_16ns_18ns_33_1_1_U3937 add_ln182_13_fu_67630_p2 mul_16ns_18ns_33_1_1_U3938 add_ln182_14_fu_67814_p2 mul_16ns_18ns_33_1_1_U3939 add_ln182_15_fu_67998_p2 mul_16ns_18ns_33_1_1_U3940 add_ln182_16_fu_68182_p2 mul_16ns_18ns_33_1_1_U3941 add_ln182_17_fu_68366_p2 mul_16ns_18ns_33_1_1_U3942 add_ln182_18_fu_68550_p2 mul_16ns_18ns_33_1_1_U3943 add_ln182_19_fu_68734_p2 mul_16ns_18ns_33_1_1_U3944 add_ln182_20_fu_68918_p2 mul_16ns_18ns_33_1_1_U3945 add_ln182_21_fu_69102_p2 mul_16ns_18ns_33_1_1_U3946 add_ln182_22_fu_69286_p2 mul_16ns_18ns_33_1_1_U3947 add_ln182_23_fu_69470_p2 mul_16ns_18ns_33_1_1_U3948 add_ln182_24_fu_69654_p2 mul_16ns_18ns_33_1_1_U3949 add_ln182_25_fu_69838_p2 mul_16ns_18ns_33_1_1_U3950 add_ln182_26_fu_70022_p2 mul_16ns_18ns_33_1_1_U3951 add_ln182_27_fu_70206_p2 mul_16ns_18ns_33_1_1_U3952 add_ln182_28_fu_70390_p2 mul_16ns_18ns_33_1_1_U3953 add_ln182_29_fu_70574_p2 mul_16ns_18ns_33_1_1_U3954 sparsemux_311_8_32_1_1_U3956 sparsemux_311_8_32_1_1_U3957 sparsemux_311_8_32_1_1_U3958 sparsemux_311_8_32_1_1_U3959 sparsemux_311_8_32_1_1_U3960 sparsemux_311_8_32_1_1_U3961 sparsemux_311_8_32_1_1_U3962 sparsemux_311_8_32_1_1_U3963 sparsemux_311_8_32_1_1_U3964 sparsemux_311_8_32_1_1_U3965 sparsemux_311_8_32_1_1_U3966 sparsemux_311_8_32_1_1_U3967 sparsemux_311_8_32_1_1_U3968 sparsemux_311_8_32_1_1_U3969 sparsemux_311_8_32_1_1_U3970 sparsemux_311_8_32_1_1_U3971 sparsemux_311_8_32_1_1_U3972 sparsemux_311_8_32_1_1_U3973 sparsemux_311_8_32_1_1_U3974 sparsemux_311_8_32_1_1_U3975 sparsemux_311_8_32_1_1_U3976 sparsemux_311_8_32_1_1_U3977 sparsemux_311_8_32_1_1_U3978 sparsemux_311_8_32_1_1_U3979 sparsemux_311_8_32_1_1_U3980 sparsemux_311_8_32_1_1_U3981 sparsemux_311_8_32_1_1_U3982 sparsemux_311_8_32_1_1_U3983 sparsemux_311_8_32_1_1_U3984 sparsemux_311_8_32_1_1_U3985</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv2_Pipeline_F21_fu_22797</InstName>
                    <ModuleName>conv2_Pipeline_F21</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>22797</ID>
                    <BindInstances>icmp_ln186_fu_1072_p2 add_ln186_fu_1078_p2 empty_fu_1100_p2 empty_46_fu_1110_p2 sparsemux_11_3_32_1_1_U6064 add_ln189_fu_1144_p2 mul_11ns_13ns_23_1_1_U6065 add_ln189_1_fu_1179_p2 mul_11ns_13ns_23_1_1_U6066 add_ln189_2_fu_1214_p2 mul_11ns_13ns_23_1_1_U6067 add_ln189_3_fu_1249_p2 mul_11ns_13ns_23_1_1_U6068 sparsemux_11_3_32_1_1_U6069 sparsemux_11_3_32_1_1_U6070 sparsemux_11_3_32_1_1_U6071 sparsemux_11_3_32_1_1_U6072</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv2_Pipeline_L8_L9_fu_22883</InstName>
                    <ModuleName>conv2_Pipeline_L8_L9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>22883</ID>
                    <BindInstances>icmp_ln194_fu_11220_p2 add_ln194_fu_11226_p2 icmp_ln196_fu_11238_p2 select_ln194_fu_11244_p3 add_ln194_1_fu_11252_p2 select_ln194_1_fu_11258_p3 first_iter_1_fu_32172_p2 empty_fu_32177_p2 sparsemux_55_5_32_1_1_U6160 sparsemux_55_5_32_1_1_U6161 sparsemux_55_5_32_1_1_U6162 sparsemux_55_5_32_1_1_U6163 sparsemux_55_5_32_1_1_U6164 sparsemux_55_5_32_1_1_U6165 sparsemux_55_5_32_1_1_U6166 sparsemux_55_5_32_1_1_U6167 sparsemux_55_5_32_1_1_U6168 sparsemux_55_5_32_1_1_U6169 sparsemux_55_5_32_1_1_U6170 sparsemux_55_5_32_1_1_U6171 sparsemux_55_5_32_1_1_U6172 sparsemux_55_5_32_1_1_U6173 sparsemux_55_5_32_1_1_U6174 sparsemux_55_5_32_1_1_U6175 sparsemux_55_5_32_1_1_U6176 sparsemux_55_5_32_1_1_U6177 sparsemux_55_5_32_1_1_U6178 sparsemux_55_5_32_1_1_U6179 sparsemux_55_5_32_1_1_U6180 sparsemux_55_5_32_1_1_U6181 sparsemux_55_5_32_1_1_U6182 sparsemux_55_5_32_1_1_U6183 sparsemux_55_5_32_1_1_U6184 sparsemux_55_5_32_1_1_U6185 sparsemux_55_5_32_1_1_U6186 sparsemux_55_5_32_1_1_U6187 sparsemux_55_5_32_1_1_U6188 sparsemux_55_5_32_1_1_U6189 sparsemux_55_5_32_1_1_U6190 sparsemux_55_5_32_1_1_U6191 sparsemux_55_5_32_1_1_U6192 sparsemux_55_5_32_1_1_U6193 sparsemux_55_5_32_1_1_U6194 sparsemux_55_5_32_1_1_U6195 sparsemux_55_5_32_1_1_U6196 sparsemux_55_5_32_1_1_U6197 sparsemux_55_5_32_1_1_U6198 sparsemux_55_5_32_1_1_U6199 sparsemux_55_5_32_1_1_U6200 sparsemux_55_5_32_1_1_U6201 sparsemux_55_5_32_1_1_U6202 sparsemux_55_5_32_1_1_U6203 sparsemux_55_5_32_1_1_U6204 sparsemux_55_5_32_1_1_U6205 sparsemux_55_5_32_1_1_U6206 sparsemux_55_5_32_1_1_U6207 sparsemux_55_5_32_1_1_U6208 sparsemux_55_5_32_1_1_U6209 sparsemux_55_5_32_1_1_U6210 sparsemux_55_5_32_1_1_U6211 sparsemux_55_5_32_1_1_U6212 sparsemux_55_5_32_1_1_U6213 sparsemux_55_5_32_1_1_U6214 sparsemux_55_5_32_1_1_U6215 sparsemux_55_5_32_1_1_U6216 sparsemux_55_5_32_1_1_U6217 sparsemux_55_5_32_1_1_U6218 sparsemux_55_5_32_1_1_U6219 sparsemux_55_5_32_1_1_U6220 sparsemux_55_5_32_1_1_U6221 sparsemux_55_5_32_1_1_U6222 sparsemux_55_5_32_1_1_U6223 sparsemux_55_5_32_1_1_U6224 sparsemux_55_5_32_1_1_U6225 sparsemux_55_5_32_1_1_U6226 sparsemux_55_5_32_1_1_U6227 sparsemux_55_5_32_1_1_U6228 sparsemux_55_5_32_1_1_U6229 sparsemux_55_5_32_1_1_U6230 sparsemux_55_5_32_1_1_U6231 sparsemux_55_5_32_1_1_U6232 sparsemux_55_5_32_1_1_U6233 sparsemux_55_5_32_1_1_U6234 sparsemux_55_5_32_1_1_U6235 sparsemux_55_5_32_1_1_U6236 sparsemux_55_5_32_1_1_U6237 sparsemux_55_5_32_1_1_U6238 sparsemux_55_5_32_1_1_U6239 sparsemux_55_5_32_1_1_U6240 sparsemux_55_5_32_1_1_U6241 sparsemux_55_5_32_1_1_U6242 sparsemux_55_5_32_1_1_U6243 sparsemux_55_5_32_1_1_U6244 sparsemux_55_5_32_1_1_U6245 sparsemux_55_5_32_1_1_U6246 sparsemux_55_5_32_1_1_U6247 sparsemux_55_5_32_1_1_U6248 sparsemux_55_5_32_1_1_U6249 sparsemux_55_5_32_1_1_U6250 sparsemux_55_5_32_1_1_U6251 sparsemux_55_5_32_1_1_U6252 sparsemux_55_5_32_1_1_U6253 sparsemux_55_5_32_1_1_U6254 sparsemux_55_5_32_1_1_U6255 sparsemux_55_5_32_1_1_U6256 sparsemux_55_5_32_1_1_U6257 sparsemux_55_5_32_1_1_U6258 sparsemux_55_5_32_1_1_U6259 sparsemux_55_5_32_1_1_U6260 sparsemux_55_5_32_1_1_U6261 sparsemux_55_5_32_1_1_U6262 sparsemux_55_5_32_1_1_U6263 sparsemux_55_5_32_1_1_U6264 sparsemux_55_5_32_1_1_U6265 sparsemux_55_5_32_1_1_U6266 sparsemux_55_5_32_1_1_U6267 sparsemux_55_5_32_1_1_U6268 sparsemux_55_5_32_1_1_U6269 sparsemux_55_5_32_1_1_U6270 sparsemux_55_5_32_1_1_U6271 sparsemux_55_5_32_1_1_U6272 sparsemux_55_5_32_1_1_U6273 sparsemux_55_5_32_1_1_U6274 sparsemux_55_5_32_1_1_U6275 sparsemux_55_5_32_1_1_U6276 sparsemux_55_5_32_1_1_U6277 sparsemux_55_5_32_1_1_U6278 sparsemux_55_5_32_1_1_U6279 sparsemux_55_5_32_1_1_U6280 sparsemux_55_5_32_1_1_U6281 sparsemux_55_5_32_1_1_U6282 sparsemux_55_5_32_1_1_U6283 sparsemux_55_5_32_1_1_U6284 sparsemux_55_5_32_1_1_U6285 sparsemux_55_5_32_1_1_U6286 sparsemux_55_5_32_1_1_U6287 sparsemux_55_5_32_1_1_U6288 sparsemux_55_5_32_1_1_U6289 sparsemux_55_5_32_1_1_U6290 sparsemux_55_5_32_1_1_U6291 sparsemux_55_5_32_1_1_U6292 sparsemux_55_5_32_1_1_U6293 sparsemux_55_5_32_1_1_U6294 sparsemux_55_5_32_1_1_U6295 sparsemux_55_5_32_1_1_U6296 sparsemux_55_5_32_1_1_U6297 sparsemux_55_5_32_1_1_U6298 sparsemux_55_5_32_1_1_U6299 sparsemux_55_5_32_1_1_U6300 sparsemux_55_5_32_1_1_U6301 sparsemux_55_5_32_1_1_U6302 sparsemux_55_5_32_1_1_U6303 sparsemux_55_5_32_1_1_U6304 sparsemux_55_5_32_1_1_U6305 sparsemux_55_5_32_1_1_U6306 sparsemux_55_5_32_1_1_U6307 sparsemux_55_5_32_1_1_U6308 sparsemux_55_5_32_1_1_U6309 sparsemux_55_5_32_1_1_U6310 sparsemux_55_5_32_1_1_U6311 sparsemux_55_5_32_1_1_U6312 sparsemux_55_5_32_1_1_U6313 sparsemux_55_5_32_1_1_U6314 sparsemux_55_5_32_1_1_U6315 sparsemux_55_5_32_1_1_U6316 sparsemux_55_5_32_1_1_U6317 sparsemux_55_5_32_1_1_U6318 sparsemux_55_5_32_1_1_U6319 sparsemux_55_5_32_1_1_U6320 sparsemux_55_5_32_1_1_U6321 sparsemux_55_5_32_1_1_U6322 sparsemux_55_5_32_1_1_U6323 sparsemux_55_5_32_1_1_U6324 sparsemux_55_5_32_1_1_U6325 sparsemux_55_5_32_1_1_U6326 sparsemux_55_5_32_1_1_U6327 sparsemux_55_5_32_1_1_U6328 sparsemux_55_5_32_1_1_U6329 sparsemux_55_5_32_1_1_U6330 sparsemux_55_5_32_1_1_U6331 sparsemux_55_5_32_1_1_U6332 sparsemux_55_5_32_1_1_U6333 sparsemux_55_5_32_1_1_U6334 sparsemux_55_5_32_1_1_U6335 sparsemux_55_5_32_1_1_U6336 sparsemux_55_5_32_1_1_U6337 sparsemux_55_5_32_1_1_U6338 sparsemux_55_5_32_1_1_U6339 icmp_ln216_1_fu_32321_p2 add_ln216_fu_32326_p2 tmp_285_fu_32338_p56 sparsemux_55_5_32_1_1_U6340 add_ln196_fu_32156_p2 icmp_ln196_1_fu_32161_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv2_Pipeline_M2_fu_23900</InstName>
                    <ModuleName>conv2_Pipeline_M2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>23900</ID>
                    <BindInstances>icmp_ln221_fu_733_p2 add_ln221_fu_739_p2 icmp_ln228_fu_805_p2 icmp_ln228_1_fu_811_p2 or_ln228_fu_817_p2 and_ln228_fu_823_p2 icmp_ln228_2_fu_855_p2 icmp_ln228_3_fu_861_p2 or_ln228_1_fu_867_p2 and_ln228_1_fu_873_p2 icmp_ln228_4_fu_905_p2 icmp_ln228_5_fu_911_p2 or_ln228_2_fu_917_p2 and_ln228_2_fu_923_p2 icmp_ln228_6_fu_955_p2 icmp_ln228_7_fu_961_p2 or_ln228_3_fu_967_p2 and_ln228_3_fu_973_p2 icmp_ln228_8_fu_1005_p2 icmp_ln228_9_fu_1011_p2 or_ln228_4_fu_1017_p2 and_ln228_4_fu_1023_p2 icmp_ln228_10_fu_1055_p2 icmp_ln228_11_fu_1061_p2 or_ln228_5_fu_1067_p2 and_ln228_5_fu_1073_p2 icmp_ln228_12_fu_1105_p2 icmp_ln228_13_fu_1111_p2 or_ln228_6_fu_1117_p2 and_ln228_6_fu_1123_p2 icmp_ln228_14_fu_1155_p2 icmp_ln228_15_fu_1161_p2 or_ln228_7_fu_1167_p2 and_ln228_7_fu_1173_p2 icmp_ln228_16_fu_1205_p2 icmp_ln228_17_fu_1211_p2 or_ln228_8_fu_1217_p2 and_ln228_8_fu_1223_p2 icmp_ln228_18_fu_1255_p2 icmp_ln228_19_fu_1261_p2 or_ln228_9_fu_1267_p2 and_ln228_9_fu_1273_p2 icmp_ln228_20_fu_1305_p2 icmp_ln228_21_fu_1311_p2 or_ln228_10_fu_1317_p2 and_ln228_10_fu_1323_p2 icmp_ln228_22_fu_1355_p2 icmp_ln228_23_fu_1361_p2 or_ln228_11_fu_1367_p2 and_ln228_11_fu_1373_p2 icmp_ln228_24_fu_1405_p2 icmp_ln228_25_fu_1411_p2 or_ln228_12_fu_1417_p2 and_ln228_12_fu_1423_p2 icmp_ln228_26_fu_1455_p2 icmp_ln228_27_fu_1461_p2 or_ln228_13_fu_1467_p2 and_ln228_13_fu_1473_p2 icmp_ln228_28_fu_1505_p2 icmp_ln228_29_fu_1511_p2 or_ln228_14_fu_1517_p2 and_ln228_14_fu_1523_p2 icmp_ln228_30_fu_1555_p2 icmp_ln228_31_fu_1561_p2 or_ln228_15_fu_1567_p2 and_ln228_15_fu_1573_p2 icmp_ln228_32_fu_1605_p2 icmp_ln228_33_fu_1611_p2 or_ln228_16_fu_1617_p2 and_ln228_16_fu_1623_p2 icmp_ln228_34_fu_1655_p2 icmp_ln228_35_fu_1661_p2 or_ln228_17_fu_1667_p2 and_ln228_17_fu_1673_p2 icmp_ln228_36_fu_1705_p2 icmp_ln228_37_fu_1711_p2 or_ln228_18_fu_1717_p2 and_ln228_18_fu_1723_p2 icmp_ln228_38_fu_1755_p2 icmp_ln228_39_fu_1761_p2 or_ln228_19_fu_1767_p2 and_ln228_19_fu_1773_p2 icmp_ln228_40_fu_1805_p2 icmp_ln228_41_fu_1811_p2 or_ln228_20_fu_1817_p2 and_ln228_20_fu_1823_p2 icmp_ln228_42_fu_1855_p2 icmp_ln228_43_fu_1861_p2 or_ln228_21_fu_1867_p2 and_ln228_21_fu_1873_p2 icmp_ln228_44_fu_1905_p2 icmp_ln228_45_fu_1911_p2 or_ln228_22_fu_1917_p2 and_ln228_22_fu_1923_p2 icmp_ln228_46_fu_1955_p2 icmp_ln228_47_fu_1961_p2 or_ln228_23_fu_1967_p2 and_ln228_23_fu_1973_p2 icmp_ln228_48_fu_2005_p2 icmp_ln228_49_fu_2011_p2 or_ln228_24_fu_2017_p2 and_ln228_24_fu_2023_p2 icmp_ln228_50_fu_2055_p2 icmp_ln228_51_fu_2061_p2 or_ln228_25_fu_2067_p2 and_ln228_25_fu_2073_p2 icmp_ln228_52_fu_2104_p2 icmp_ln228_53_fu_2110_p2 or_ln228_26_fu_2116_p2 and_ln228_26_fu_2122_p2 select_ln221_fu_829_p3 select_ln221_1_fu_879_p3 select_ln221_2_fu_929_p3 select_ln221_3_fu_979_p3 select_ln221_4_fu_1029_p3 select_ln221_5_fu_1079_p3 select_ln221_6_fu_1129_p3 select_ln221_7_fu_1179_p3 select_ln221_8_fu_1229_p3 select_ln221_9_fu_1279_p3 select_ln221_10_fu_1329_p3 select_ln221_11_fu_1379_p3 select_ln221_12_fu_1429_p3 select_ln221_13_fu_1479_p3 select_ln221_14_fu_1529_p3 select_ln221_15_fu_1579_p3 select_ln221_16_fu_1629_p3 select_ln221_17_fu_1679_p3 select_ln221_18_fu_1729_p3 select_ln221_19_fu_1779_p3 select_ln221_20_fu_1829_p3 select_ln221_21_fu_1879_p3 select_ln221_22_fu_1929_p3 select_ln221_23_fu_1979_p3 select_ln221_24_fu_2029_p3 select_ln221_25_fu_2079_p3 select_ln221_26_fu_2128_p3</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>inp_image_local_U inp_image_local_1_U inp_image_local_2_U inp_image_local_3_U inp_image_local_4_U inp_image_local_5_U inp_image_local_6_U inp_image_local_7_U inp_image_local_8_U inp_image_local_9_U inp_image_local_10_U inp_image_local_11_U inp_image_local_12_U inp_image_local_13_U inp_image_local_14_U inp_image_local_15_U inp_image_local_16_U inp_image_local_17_U inp_image_local_18_U inp_image_local_19_U inp_image_local_20_U inp_image_local_21_U inp_image_local_22_U inp_image_local_23_U inp_image_local_24_U inp_image_local_25_U inp_image_local_26_U inp_image_local_27_U inp_image_local_28_U inp_image_local_29_U inp_image_local_30_U inp_image_local_31_U inp_image_local_32_U inp_image_local_33_U inp_image_local_34_U inp_image_local_35_U inp_image_local_36_U inp_image_local_37_U inp_image_local_38_U inp_image_local_39_U inp_image_local_40_U inp_image_local_41_U inp_image_local_42_U inp_image_local_43_U inp_image_local_44_U inp_image_local_45_U inp_image_local_46_U inp_image_local_47_U inp_image_local_48_U inp_image_local_49_U inp_image_local_50_U inp_image_local_51_U inp_image_local_52_U inp_image_local_53_U inp_image_local_54_U inp_image_local_55_U inp_image_local_56_U inp_image_local_57_U inp_image_local_58_U inp_image_local_59_U inp_image_local_60_U inp_image_local_61_U inp_image_local_62_U inp_image_local_63_U inp_image_local_64_U inp_image_local_65_U inp_image_local_66_U inp_image_local_67_U inp_image_local_68_U inp_image_local_69_U inp_image_local_70_U inp_image_local_71_U inp_image_local_72_U inp_image_local_73_U inp_image_local_74_U inp_image_local_75_U inp_image_local_76_U inp_image_local_77_U inp_image_local_78_U inp_image_local_79_U inp_image_local_80_U inp_image_local_81_U inp_image_local_82_U inp_image_local_83_U inp_image_local_84_U inp_image_local_85_U inp_image_local_86_U inp_image_local_87_U inp_image_local_88_U inp_image_local_89_U inp_image_local_90_U inp_image_local_91_U inp_image_local_92_U inp_image_local_93_U inp_image_local_94_U inp_image_local_95_U inp_image_local_96_U inp_image_local_97_U inp_image_local_98_U inp_image_local_99_U inp_image_local_100_U inp_image_local_101_U inp_image_local_102_U inp_image_local_103_U inp_image_local_104_U inp_image_local_105_U inp_image_local_106_U inp_image_local_107_U inp_image_local_108_U inp_image_local_109_U inp_image_local_110_U inp_image_local_111_U inp_image_local_112_U inp_image_local_113_U inp_image_local_114_U inp_image_local_115_U inp_image_local_116_U inp_image_local_117_U inp_image_local_118_U inp_image_local_119_U inp_image_local_120_U inp_image_local_121_U inp_image_local_122_U inp_image_local_123_U inp_image_local_124_U inp_image_local_125_U inp_image_local_126_U inp_image_local_127_U inp_image_local_128_U inp_image_local_129_U inp_image_local_130_U inp_image_local_131_U inp_image_local_132_U inp_image_local_133_U inp_image_local_134_U inp_image_local_135_U inp_image_local_136_U inp_image_local_137_U inp_image_local_138_U inp_image_local_139_U inp_image_local_140_U inp_image_local_141_U inp_image_local_142_U inp_image_local_143_U inp_image_local_144_U inp_image_local_145_U inp_image_local_146_U inp_image_local_147_U inp_image_local_148_U inp_image_local_149_U inp_image_local_150_U inp_image_local_151_U inp_image_local_152_U inp_image_local_153_U inp_image_local_154_U filter_local_U filter_local_1_U filter_local_2_U filter_local_3_U filter_local_4_U filter_local_5_U filter_local_6_U filter_local_7_U filter_local_8_U filter_local_9_U filter_local_10_U filter_local_11_U filter_local_12_U filter_local_13_U filter_local_14_U filter_local_15_U filter_local_16_U filter_local_17_U filter_local_18_U filter_local_19_U filter_local_20_U filter_local_21_U filter_local_22_U filter_local_23_U filter_local_24_U conv_out_U conv_out_1_U conv_out_2_U conv_out_3_U conv_out_4_U conv_out_5_U conv_out_6_U conv_out_7_U conv_out_8_U conv_out_9_U conv_out_10_U conv_out_11_U conv_out_12_U conv_out_13_U conv_out_14_U conv_out_15_U conv_out_16_U conv_out_17_U conv_out_18_U conv_out_19_U conv_out_20_U conv_out_21_U conv_out_22_U conv_out_23_U conv_out_24_U conv_out_25_U conv_out_26_U add_ln76_1_fu_27965_p2 icmp_ln76_fu_27971_p2 add_ln76_fu_27977_p2 empty_49_fu_27987_p2 add_ln91_1_fu_32982_p2 add_ln91_2_fu_32988_p2 icmp_ln91_fu_32994_p2 add_ln91_fu_33000_p2 empty_52_fu_33030_p2 add_ln156_fu_28002_p2 add_ln164_fu_28017_p2 add_ln164_2_fu_41972_p2 icmp_ln164_fu_41978_p2 tmp1_fu_41984_p2 empty_57_fu_41994_p2 add_ln177_1_fu_42019_p2 add_ln177_2_fu_42025_p2 icmp_ln177_fu_42031_p2 add_ln177_fu_42037_p2 empty_60_fu_42067_p2 add_ln164_1_fu_42092_p2 control_s_axi_U gmem0_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>conv2_Pipeline_L1_1</Name>
            <Loops>
                <L1_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>46131</Best-caseLatency>
                    <Average-caseLatency>46131</Average-caseLatency>
                    <Worst-caseLatency>46131</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.461 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.461 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.461 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>46129</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L1_1>
                        <Name>L1_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>46128</TripCount>
                        <Latency>46129</Latency>
                        <AbsoluteTimeLatency>0.461 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L1_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L1_1>
                            <Name>L1_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69</SourceLocation>
                        </L1_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>266</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>226</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L1_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_fu_2739_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_2745_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_1_fu_2798_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_2_fu_2755_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L1_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_1_fu_2761_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L1_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_fu_2767_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_F1_1</Name>
            <Loops>
                <F1_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1203</Best-caseLatency>
                    <Average-caseLatency>1203</Average-caseLatency>
                    <Worst-caseLatency>1203</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1201</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <F1_1>
                        <Name>F1_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1200</TripCount>
                        <Latency>1201</Latency>
                        <AbsoluteTimeLatency>12.010 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </F1_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79</SourceLocation>
                    <SummaryOfLoopViolations>
                        <F1_1>
                            <Name>F1_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79</SourceLocation>
                        </F1_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>112</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>189</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="F1_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln79_fu_527_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="F1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_533_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="F1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_1_fu_586_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="F1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_2_fu_543_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="F1_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln79_1_fu_549_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="F1_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_fu_555_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln79" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_VITIS_LOOP_85_1</Name>
            <Loops>
                <VITIS_LOOP_85_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.617</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>731</Best-caseLatency>
                    <Average-caseLatency>731</Average-caseLatency>
                    <Worst-caseLatency>731</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>730</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_85_1>
                        <Name>VITIS_LOOP_85_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>729</TripCount>
                        <Latency>729</Latency>
                        <AbsoluteTimeLatency>7.290 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_85_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:85</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_85_1>
                            <Name>VITIS_LOOP_85_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:85</SourceLocation>
                        </VITIS_LOOP_85_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>43</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>152</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_557_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_563_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_1_fu_572_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_2_fu_623_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_1_fu_629_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln85_fu_635_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln85" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_S11</Name>
            <Loops>
                <S11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.543</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>53</Best-caseLatency>
                    <Average-caseLatency>53</Average-caseLatency>
                    <Worst-caseLatency>53</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.530 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.530 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.530 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <S11>
                        <Name>S11</Name>
                        <Slack>7.30</Slack>
                        <TripCount>31</TripCount>
                        <Latency>51</Latency>
                        <AbsoluteTimeLatency>0.510 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </S11>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:93</SourceLocation>
                    <SummaryOfLoopViolations>
                        <S11>
                            <Name>S11</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:93</SourceLocation>
                        </S11>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>31</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>31696</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>58449</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>25</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="S11" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_fu_65005_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_65011_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S11" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_65029_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S11" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_65045_p0" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U213" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="19" LOOP="S11" OPTYPE="urem" PRAGMA="" RTLNAME="urem_16ns_9ns_8_20_1_U212" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U244" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_2942" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_65238_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U214" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_1_fu_65422_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U215" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_2_fu_65606_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U216" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_3_fu_65790_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U217" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_4_fu_65974_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U218" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_5_fu_66158_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U219" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_6_fu_66342_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U220" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_7_fu_66526_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U221" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_8_fu_66710_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U222" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_9_fu_66894_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U223" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_10_fu_67078_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U224" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_11_fu_67262_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U225" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_12_fu_67446_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U226" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_13_fu_67630_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U227" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_14_fu_67814_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U228" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_15_fu_67998_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U229" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_16_fu_68182_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U230" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_17_fu_68366_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U231" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_18_fu_68550_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U232" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_19_fu_68734_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U233" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_20_fu_68918_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U234" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_21_fu_69102_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U235" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_22_fu_69286_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U236" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_23_fu_69470_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U237" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_24_fu_69654_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U238" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_25_fu_69838_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U239" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_26_fu_70022_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U240" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_27_fu_70206_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U241" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_28_fu_70390_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U242" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_29_fu_70574_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U243" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U245" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_991" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U246" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_2913" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U247" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_2914" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U248" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_2915" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U249" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_2916" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U250" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_2917" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U251" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_2918" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U252" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_2919" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U253" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_2920" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U254" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_2921" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U255" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_2922" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U256" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_2923" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U257" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_2924" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U258" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_2925" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U259" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_2926" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U260" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_2927" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U261" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_2928" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U262" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_2929" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U263" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_2930" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U264" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_2931" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U265" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_2932" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U266" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_2933" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U267" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_2934" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U268" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_2935" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U269" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_2936" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U270" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_2937" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U271" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_2938" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U272" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_2939" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U273" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_2940" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U274" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_2941" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_F11</Name>
            <Loops>
                <F11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.285</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>70.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>70.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <F11>
                        <Name>F11</Name>
                        <Slack>7.30</Slack>
                        <TripCount>5</TripCount>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>50.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </F11>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99</SourceLocation>
                    <SummaryOfLoopViolations>
                        <F11>
                            <Name>F11</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99</SourceLocation>
                        </F11>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>809</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>548</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="F11" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln99_fu_1072_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="F11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_1078_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="F11" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_1100_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="F11" OPTYPE="add" PRAGMA="" RTLNAME="empty_47_fu_1110_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="F11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_U2386" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="filter_2D_82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="F11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_fu_1144_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="F11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_13ns_23_1_1_U2387" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="F11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_1_fu_1179_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln102_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="F11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_13ns_23_1_1_U2388" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln102_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="F11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_2_fu_1214_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln102_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="F11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_13ns_23_1_1_U2389" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln102_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="F11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_3_fu_1249_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln102_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="F11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_13ns_23_1_1_U2390" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln102_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="F11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_U2391" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="filter_2D_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="F11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_U2392" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="filter_2D_79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="F11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_U2393" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="filter_2D_80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="F11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_U2394" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="filter_2D_81" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_L5_L6</Name>
            <Loops>
                <L5_L6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.360</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3750</Best-caseLatency>
                    <Average-caseLatency>3750</Average-caseLatency>
                    <Worst-caseLatency>3750</Worst-caseLatency>
                    <Best-caseRealTimeLatency>37.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>37.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>37.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3650</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L5_L6>
                        <Name>L5_L6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>729</TripCount>
                        <Latency>3748</Latency>
                        <AbsoluteTimeLatency>37.480 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>109</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L5_L6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:109</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L5_L6>
                            <Name>L5_L6</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107</SourceLocation>
                        </L5_L6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24415</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>28286</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L5_L6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln107_fu_11220_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln107" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L5_L6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_11226_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L5_L6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_fu_11238_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L5_L6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln107_fu_11244_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln107" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L5_L6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_1_fu_11252_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln107_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L5_L6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln107_1_fu_11258_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln107_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L5_L6" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_32172_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L5_L6" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_32177_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2484" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2485" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2486" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2487" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2488" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2489" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2490" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2491" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2492" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2493" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2494" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2495" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2496" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2497" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2498" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2499" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2500" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2501" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2502" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2503" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2504" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2505" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2506" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2507" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2508" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2509" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2510" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2511" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2512" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2513" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2514" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2515" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2516" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2517" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2518" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2519" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2520" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2521" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2522" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2523" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2524" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2525" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2526" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2527" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2528" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2529" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2530" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2531" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2532" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2533" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2534" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2535" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2536" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2537" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2538" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2539" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2540" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2541" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2542" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2543" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2544" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2545" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2546" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2547" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2548" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2549" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2550" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2551" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2552" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2553" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2554" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2555" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2556" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_72" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2557" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2558" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2559" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2560" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2561" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2562" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2563" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2564" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2565" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2566" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2567" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2568" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2569" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2570" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2571" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2572" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2573" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2574" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2575" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2576" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2577" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2578" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_94" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2579" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2580" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2581" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_97" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2582" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_98" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2583" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2584" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2585" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2586" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2587" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2588" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2589" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2590" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2591" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_107" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2592" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_108" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2593" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2594" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2595" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2596" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2597" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2598" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_114" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2599" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2600" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_116" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2601" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_117" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2602" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2603" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2604" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2605" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_121" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2606" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_122" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2607" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_123" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2608" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_124" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2609" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_125" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2610" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_126" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2611" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_127" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2612" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_128" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2613" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_129" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2614" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_130" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2615" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2616" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2617" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2618" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_134" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2619" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_135" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2620" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_136" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2621" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_137" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2622" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_138" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2623" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_139" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2624" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_140" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2625" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_141" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2626" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2627" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2628" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_144" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2629" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2630" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_146" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2631" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_147" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2632" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_148" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2633" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_149" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2634" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_150" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2635" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_151" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2636" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_152" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2637" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_153" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2638" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_154" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2639" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_155" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2640" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_156" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2641" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_157" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2642" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_158" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2643" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_159" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2644" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_160" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2645" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_161" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2646" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_162" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2647" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_163" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2648" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_164" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2649" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_165" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2650" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_166" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2651" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_167" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2652" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2653" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_169" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2654" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2655" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_171" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2656" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_172" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2657" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_173" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2658" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_174" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2659" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_175" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2660" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_176" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2661" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_177" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2662" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_178" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2663" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L5_L6" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln129_1_fu_32321_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L5_L6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_fu_32326_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln129" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L5_L6" OPTYPE="select" PRAGMA="" RTLNAME="tmp_180_fu_32338_p56" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln129" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L5_L6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U2664" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_180" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L5_L6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_32156_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L5_L6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_1_fu_32161_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln109_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_M1</Name>
            <Loops>
                <M1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.685</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>737</Best-caseLatency>
                    <Average-caseLatency>737</Average-caseLatency>
                    <Worst-caseLatency>737</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.370 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.370 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.370 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>736</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <M1>
                        <Name>M1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>27</TripCount>
                        <Latency>735</Latency>
                        <AbsoluteTimeLatency>7.350 us</AbsoluteTimeLatency>
                        <PipelineII>27</PipelineII>
                        <PipelineDepth>34</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </M1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136</SourceLocation>
                    <SummaryOfLoopViolations>
                        <M1>
                            <Name>M1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136</SourceLocation>
                        </M1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1855</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2760</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln136_fu_733_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln136" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="M1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_739_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_fu_805_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_1_fu_811_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_fu_817_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_fu_823_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_2_fu_855_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_3_fu_861_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_1_fu_867_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_1_fu_873_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_4_fu_905_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_5_fu_911_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_2_fu_917_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_2_fu_923_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_6_fu_955_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_7_fu_961_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_3_fu_967_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_3_fu_973_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_8_fu_1005_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_9_fu_1011_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_4_fu_1017_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_4_fu_1023_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_10_fu_1055_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_11_fu_1061_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_5_fu_1067_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_5_fu_1073_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_12_fu_1105_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_13_fu_1111_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_6_fu_1117_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_6_fu_1123_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_14_fu_1155_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_15_fu_1161_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_7_fu_1167_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_7_fu_1173_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_16_fu_1205_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_17_fu_1211_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_8_fu_1217_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_8_fu_1223_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_18_fu_1255_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_19_fu_1261_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_9_fu_1267_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_9_fu_1273_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_20_fu_1305_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_21_fu_1311_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_10_fu_1317_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_10_fu_1323_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_22_fu_1355_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_23_fu_1361_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_11_fu_1367_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_11_fu_1373_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_24_fu_1405_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_25_fu_1411_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_12_fu_1417_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_12_fu_1423_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_26_fu_1455_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_27_fu_1461_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_13_fu_1467_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_13_fu_1473_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_28_fu_1505_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_29_fu_1511_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_14_fu_1517_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_14_fu_1523_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_30_fu_1555_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_31_fu_1561_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_15_fu_1567_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_15_fu_1573_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_32_fu_1605_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_33_fu_1611_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_16_fu_1617_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_16_fu_1623_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_34_fu_1655_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_35_fu_1661_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_17_fu_1667_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_17_fu_1673_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_36_fu_1705_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_37_fu_1711_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_18_fu_1717_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_18_fu_1723_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_38_fu_1755_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_39_fu_1761_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_19_fu_1767_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_19_fu_1773_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_40_fu_1805_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_41_fu_1811_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_20_fu_1817_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_20_fu_1823_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_42_fu_1855_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_43_fu_1861_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_21_fu_1867_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_21_fu_1873_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_44_fu_1905_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_45_fu_1911_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_22_fu_1917_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_22_fu_1923_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_46_fu_1955_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_47_fu_1961_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_23_fu_1967_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_23_fu_1973_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_48_fu_2005_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_49_fu_2011_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_24_fu_2017_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_24_fu_2023_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_50_fu_2055_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_51_fu_2061_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_25_fu_2067_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_25_fu_2073_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_52_fu_2104_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_53_fu_2110_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_26_fu_2116_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln143_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_26_fu_2122_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_fu_829_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_1_fu_879_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_2_fu_929_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_3_fu_979_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_4_fu_1029_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_5_fu_1079_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_6_fu_1129_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_7_fu_1179_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_8_fu_1229_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_9_fu_1279_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_10_fu_1329_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_11_fu_1379_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_12_fu_1429_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_13_fu_1479_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_14_fu_1529_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_15_fu_1579_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_16_fu_1629_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_17_fu_1679_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_18_fu_1729_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_19_fu_1779_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_20_fu_1829_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_21_fu_1879_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_22_fu_1929_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_23_fu_1979_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_24_fu_2029_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_25_fu_2079_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_26_fu_2128_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_26" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_L2_1</Name>
            <Loops>
                <L2_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>46131</Best-caseLatency>
                    <Average-caseLatency>46131</Average-caseLatency>
                    <Worst-caseLatency>46131</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.461 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.461 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.461 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>46129</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2_1>
                        <Name>L2_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>46128</TripCount>
                        <Latency>46129</Latency>
                        <AbsoluteTimeLatency>0.461 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2_1>
                            <Name>L2_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156</SourceLocation>
                        </L2_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>266</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>226</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_fu_2739_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln156" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_fu_2745_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_1_fu_2798_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_2_fu_2755_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_1_fu_2761_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln156_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L2_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln156_fu_2767_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln156" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_F2_1</Name>
            <Loops>
                <F2_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1203</Best-caseLatency>
                    <Average-caseLatency>1203</Average-caseLatency>
                    <Worst-caseLatency>1203</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1201</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <F2_1>
                        <Name>F2_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1200</TripCount>
                        <Latency>1201</Latency>
                        <AbsoluteTimeLatency>12.010 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </F2_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167</SourceLocation>
                    <SummaryOfLoopViolations>
                        <F2_1>
                            <Name>F2_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167</SourceLocation>
                        </F2_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>112</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>189</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="F2_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln167_fu_527_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln167" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="F2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_fu_533_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="F2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_1_fu_586_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="F2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_2_fu_543_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="F2_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln167_1_fu_549_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln167_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="F2_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln167_fu_555_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln167" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_VITIS_LOOP_173_7</Name>
            <Loops>
                <VITIS_LOOP_173_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.617</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>731</Best-caseLatency>
                    <Average-caseLatency>731</Average-caseLatency>
                    <Worst-caseLatency>731</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>730</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_173_7>
                        <Name>VITIS_LOOP_173_7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>729</TripCount>
                        <Latency>729</Latency>
                        <AbsoluteTimeLatency>7.290 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_173_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_173_7>
                            <Name>VITIS_LOOP_173_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173</SourceLocation>
                        </VITIS_LOOP_173_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>43</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>152</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_173_7" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln173_fu_557_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_173_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_fu_563_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln173" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_173_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_1_fu_572_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln173_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_173_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_2_fu_623_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln173_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_173_7" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln173_1_fu_629_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_173_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln173_fu_635_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln173" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_S21</Name>
            <Loops>
                <S21/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.543</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>53</Best-caseLatency>
                    <Average-caseLatency>53</Average-caseLatency>
                    <Worst-caseLatency>53</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.530 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.530 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.530 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <S21>
                        <Name>S21</Name>
                        <Slack>7.30</Slack>
                        <TripCount>31</TripCount>
                        <Latency>51</Latency>
                        <AbsoluteTimeLatency>0.510 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </S21>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:179</SourceLocation>
                    <SummaryOfLoopViolations>
                        <S21>
                            <Name>S21</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:179</SourceLocation>
                        </S21>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>31</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>31696</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>58449</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>25</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="S21" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln179_fu_65005_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_fu_65011_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S21" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_65029_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S21" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_65045_p0" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S21" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3924" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln182" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="19" LOOP="S21" OPTYPE="urem" PRAGMA="" RTLNAME="urem_16ns_9ns_8_20_1_U3923" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln182" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3955" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_991" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_fu_65238_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S21" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3925" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln182_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_1_fu_65422_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S21" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3926" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln182_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_2_fu_65606_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S21" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3927" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln182_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_3_fu_65790_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S21" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3928" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln182_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_4_fu_65974_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S21" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3929" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln182_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_5_fu_66158_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S21" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3930" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln182_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_6_fu_66342_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S21" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3931" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln182_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_7_fu_66526_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S21" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3932" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln182_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_8_fu_66710_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S21" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3933" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln182_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_9_fu_66894_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S21" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3934" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln182_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_10_fu_67078_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S21" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3935" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln182_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_11_fu_67262_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S21" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3936" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln182_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_12_fu_67446_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S21" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3937" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln182_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_13_fu_67630_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S21" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3938" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln182_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_14_fu_67814_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S21" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3939" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln182_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_15_fu_67998_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S21" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3940" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln182_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_16_fu_68182_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S21" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3941" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln182_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_17_fu_68366_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S21" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3942" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln182_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_18_fu_68550_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S21" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3943" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln182_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_19_fu_68734_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S21" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3944" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln182_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_20_fu_68918_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S21" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3945" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln182_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_21_fu_69102_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S21" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3946" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln182_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_22_fu_69286_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S21" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3947" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln182_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_23_fu_69470_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S21" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3948" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln182_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_24_fu_69654_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S21" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3949" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln182_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_25_fu_69838_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S21" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3950" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln182_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_26_fu_70022_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S21" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3951" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln182_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_27_fu_70206_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S21" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3952" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln182_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_28_fu_70390_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S21" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3953" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln182_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="S21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_29_fu_70574_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="S21" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3954" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln182_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3956" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_961" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3957" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_962" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3958" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_963" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3959" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_964" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3960" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_965" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3961" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_966" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3962" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_967" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3963" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_968" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3964" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_969" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3965" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_970" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3966" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_971" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3967" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_972" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3968" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_973" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3969" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_974" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3970" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_975" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3971" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_976" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3972" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_977" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3973" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_978" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3974" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_979" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3975" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_980" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3976" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_981" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3977" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_982" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3978" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_983" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3979" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_984" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3980" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_985" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3981" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_986" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3982" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_987" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3983" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_988" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3984" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_989" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="S21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3985" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_img_2D_990" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_F21</Name>
            <Loops>
                <F21/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.285</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>70.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>70.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <F21>
                        <Name>F21</Name>
                        <Slack>7.30</Slack>
                        <TripCount>5</TripCount>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>50.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </F21>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:186</SourceLocation>
                    <SummaryOfLoopViolations>
                        <F21>
                            <Name>F21</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:186</SourceLocation>
                        </F21>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>809</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>548</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="F21" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln186_fu_1072_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln186" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="F21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_fu_1078_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln186" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="F21" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_1100_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="F21" OPTYPE="add" PRAGMA="" RTLNAME="empty_46_fu_1110_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="F21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_U6064" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="filter_2D_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="F21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_fu_1144_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln189" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="F21" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_13ns_23_1_1_U6065" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln189" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="F21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_1_fu_1179_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln189_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="F21" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_13ns_23_1_1_U6066" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln189_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="F21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_2_fu_1214_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln189_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="F21" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_13ns_23_1_1_U6067" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln189_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="F21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_3_fu_1249_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln189_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="F21" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_13ns_23_1_1_U6068" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln189_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="F21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_U6069" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="filter_2D_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="F21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_U6070" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="filter_2D_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="F21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_U6071" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="filter_2D_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="F21" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_U6072" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="filter_2D_28" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_L8_L9</Name>
            <Loops>
                <L8_L9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.360</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3750</Best-caseLatency>
                    <Average-caseLatency>3750</Average-caseLatency>
                    <Worst-caseLatency>3750</Worst-caseLatency>
                    <Best-caseRealTimeLatency>37.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>37.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>37.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3650</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L8_L9>
                        <Name>L8_L9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>729</TripCount>
                        <Latency>3748</Latency>
                        <AbsoluteTimeLatency>37.480 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>109</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L8_L9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:196</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L8_L9>
                            <Name>L8_L9</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194</SourceLocation>
                        </L8_L9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24415</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>28286</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L8_L9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln194_fu_11220_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln194" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L8_L9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_fu_11226_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln194" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L8_L9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln196_fu_11238_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:196" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln196" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L8_L9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln194_fu_11244_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln194" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L8_L9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_1_fu_11252_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln194_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L8_L9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln194_1_fu_11258_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln194_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L8_L9" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_1_fu_32172_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L8_L9" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_32177_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6160" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6161" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6162" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_107" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6163" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_108" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6164" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6165" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6166" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6167" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6168" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6169" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_114" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6170" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6171" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_116" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6172" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_117" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6173" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6174" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6175" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6176" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_121" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6177" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_122" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6178" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_123" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6179" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_124" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6180" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_125" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6181" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_126" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6182" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_127" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6183" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_128" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6184" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_129" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6185" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_130" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6186" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6187" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6188" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6189" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_134" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6190" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_135" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6191" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_136" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6192" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_137" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6193" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_138" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6194" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_139" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6195" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_140" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6196" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_141" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6197" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6198" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6199" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_144" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6200" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6201" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_146" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6202" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_147" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6203" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_148" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6204" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_149" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6205" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_150" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6206" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_151" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6207" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_152" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6208" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_153" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6209" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_154" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6210" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_155" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6211" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_156" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6212" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_157" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6213" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_158" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6214" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_159" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6215" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_160" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6216" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_161" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6217" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_162" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6218" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_163" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6219" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_164" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6220" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_165" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6221" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_166" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6222" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_167" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6223" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6224" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_169" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6225" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6226" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_171" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6227" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_172" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6228" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_173" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6229" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_174" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6230" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_175" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6231" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_176" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6232" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_177" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6233" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_178" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6234" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6235" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_180" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6236" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_181" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6237" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_182" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6238" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_183" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6239" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_184" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6240" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_185" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6241" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_186" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6242" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6243" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_188" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6244" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_189" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6245" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_190" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6246" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_191" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6247" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_192" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6248" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6249" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_194" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6250" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_195" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6251" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_196" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6252" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_197" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6253" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_198" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6254" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_199" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6255" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_200" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6256" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_201" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6257" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_202" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6258" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_203" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6259" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_204" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6260" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_205" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6261" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_206" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6262" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_207" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6263" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_208" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6264" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_209" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6265" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_210" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6266" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_211" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6267" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_212" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6268" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_213" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6269" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_214" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6270" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_215" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6271" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_216" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6272" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_217" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6273" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_218" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6274" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_219" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6275" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_220" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6276" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_221" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6277" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_222" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6278" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_223" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6279" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_224" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6280" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_225" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6281" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_226" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6282" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_227" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6283" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_228" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6284" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_229" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6285" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_230" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6286" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_231" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6287" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_232" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6288" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_233" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6289" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_234" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6290" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_235" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6291" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_236" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6292" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_237" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6293" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_238" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6294" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_239" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6295" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_240" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6296" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_241" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6297" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_242" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6298" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_243" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6299" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_244" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6300" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_245" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6301" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_246" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6302" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_247" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6303" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_248" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6304" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_249" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6305" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_250" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6306" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_251" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6307" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_252" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6308" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_253" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6309" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_254" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6310" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_255" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6311" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_256" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6312" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_257" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6313" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_258" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6314" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_259" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6315" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_260" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6316" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_261" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6317" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_262" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6318" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_263" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6319" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_264" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6320" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_265" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6321" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_266" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6322" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_267" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6323" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_268" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6324" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_269" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6325" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_270" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6326" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_271" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6327" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_272" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6328" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_273" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6329" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_274" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6330" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_275" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6331" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_276" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6332" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_277" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6333" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_278" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6334" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_279" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6335" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_280" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6336" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_281" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6337" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_282" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6338" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_283" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6339" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_284" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L8_L9" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln216_1_fu_32321_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln216_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L8_L9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln216_fu_32326_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln216" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L8_L9" OPTYPE="select" PRAGMA="" RTLNAME="tmp_285_fu_32338_p56" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln216" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U6340" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_285" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L8_L9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln196_fu_32156_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:196" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln196" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L8_L9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln196_1_fu_32161_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:196" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln196_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_M2</Name>
            <Loops>
                <M2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.685</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>737</Best-caseLatency>
                    <Average-caseLatency>737</Average-caseLatency>
                    <Worst-caseLatency>737</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.370 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.370 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.370 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>736</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <M2>
                        <Name>M2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>27</TripCount>
                        <Latency>735</Latency>
                        <AbsoluteTimeLatency>7.350 us</AbsoluteTimeLatency>
                        <PipelineII>27</PipelineII>
                        <PipelineDepth>34</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </M2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221</SourceLocation>
                    <SummaryOfLoopViolations>
                        <M2>
                            <Name>M2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221</SourceLocation>
                        </M2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1855</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2760</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln221_fu_733_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln221" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="M2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln221_fu_739_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln221" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_fu_805_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_1_fu_811_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_fu_817_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln228" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_fu_823_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln228" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_2_fu_855_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_3_fu_861_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_1_fu_867_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln228_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_1_fu_873_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln228_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_4_fu_905_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_5_fu_911_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_2_fu_917_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln228_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_2_fu_923_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln228_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_6_fu_955_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_7_fu_961_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_3_fu_967_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln228_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_3_fu_973_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln228_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_8_fu_1005_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_9_fu_1011_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_4_fu_1017_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln228_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_4_fu_1023_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln228_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_10_fu_1055_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_11_fu_1061_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_5_fu_1067_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln228_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_5_fu_1073_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln228_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_12_fu_1105_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_13_fu_1111_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_6_fu_1117_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln228_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_6_fu_1123_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln228_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_14_fu_1155_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_15_fu_1161_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_7_fu_1167_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln228_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_7_fu_1173_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln228_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_16_fu_1205_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_17_fu_1211_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_8_fu_1217_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln228_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_8_fu_1223_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln228_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_18_fu_1255_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_19_fu_1261_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_9_fu_1267_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln228_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_9_fu_1273_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln228_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_20_fu_1305_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_21_fu_1311_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_10_fu_1317_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln228_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_10_fu_1323_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln228_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_22_fu_1355_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_23_fu_1361_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_11_fu_1367_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln228_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_11_fu_1373_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln228_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_24_fu_1405_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_25_fu_1411_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_12_fu_1417_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln228_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_12_fu_1423_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln228_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_26_fu_1455_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_27_fu_1461_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_13_fu_1467_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln228_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_13_fu_1473_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln228_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_28_fu_1505_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_29_fu_1511_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_14_fu_1517_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln228_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_14_fu_1523_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln228_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_30_fu_1555_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_31_fu_1561_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_15_fu_1567_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln228_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_15_fu_1573_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln228_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_32_fu_1605_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_33_fu_1611_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_16_fu_1617_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln228_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_16_fu_1623_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln228_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_34_fu_1655_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_35_fu_1661_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_17_fu_1667_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln228_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_17_fu_1673_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln228_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_36_fu_1705_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_37_fu_1711_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_18_fu_1717_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln228_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_18_fu_1723_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln228_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_38_fu_1755_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_39_fu_1761_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_19_fu_1767_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln228_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_19_fu_1773_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln228_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_40_fu_1805_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_41_fu_1811_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_20_fu_1817_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln228_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_20_fu_1823_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln228_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_42_fu_1855_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_43_fu_1861_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_21_fu_1867_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln228_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_21_fu_1873_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln228_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_44_fu_1905_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_45_fu_1911_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_22_fu_1917_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln228_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_22_fu_1923_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln228_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_46_fu_1955_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_47_fu_1961_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_23_fu_1967_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln228_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_23_fu_1973_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln228_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_48_fu_2005_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_49_fu_2011_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_24_fu_2017_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln228_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_24_fu_2023_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln228_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_50_fu_2055_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_51_fu_2061_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_25_fu_2067_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln228_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_25_fu_2073_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln228_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_52_fu_2104_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_53_fu_2110_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_26_fu_2116_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln228_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_26_fu_2122_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln228_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_fu_829_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln221" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_1_fu_879_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln221_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_2_fu_929_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln221_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_3_fu_979_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln221_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_4_fu_1029_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln221_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_5_fu_1079_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln221_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_6_fu_1129_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln221_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_7_fu_1179_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln221_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_8_fu_1229_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln221_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_9_fu_1279_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln221_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_10_fu_1329_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln221_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_11_fu_1379_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln221_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_12_fu_1429_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln221_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_13_fu_1479_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln221_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_14_fu_1529_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln221_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_15_fu_1579_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln221_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_16_fu_1629_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln221_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_17_fu_1679_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln221_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_18_fu_1729_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln221_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_19_fu_1779_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln221_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_20_fu_1829_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln221_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_21_fu_1879_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln221_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_22_fu_1929_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln221_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_23_fu_1979_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln221_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_24_fu_2029_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln221_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_25_fu_2079_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln221_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln221_26_fu_2128_p3" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln221_26" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2</Name>
            <Loops>
                <L4>
                    <C1_1/>
                </L4>
                <L7>
                    <C2_1/>
                </L7>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.685</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>47387272</Best-caseLatency>
                    <Average-caseLatency>47387272</Average-caseLatency>
                    <Worst-caseLatency>47387272</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.474 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.474 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.474 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>47387273</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L4>
                        <Name>L4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>23647488</Latency>
                        <AbsoluteTimeLatency>0.236 sec</AbsoluteTimeLatency>
                        <IterationLatency>184746</IterationLatency>
                        <PipelineDepth>184746</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_conv2_Pipeline_F1_1_fu_17205</Instance>
                            <Instance>grp_conv2_Pipeline_VITIS_LOOP_85_1_fu_17237</Instance>
                            <Instance>grp_conv2_Pipeline_M1_fu_20454</Instance>
                        </InstanceList>
                        <C1_1>
                            <Name>C1_1</Name>
                            <Slack>7.30</Slack>
                            <TripCount>48</TripCount>
                            <Latency>182784</Latency>
                            <AbsoluteTimeLatency>1.828 ms</AbsoluteTimeLatency>
                            <IterationLatency>3808</IterationLatency>
                            <PipelineDepth>3808</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_conv2_Pipeline_S11_fu_17268</Instance>
                                <Instance>grp_conv2_Pipeline_F11_fu_19351</Instance>
                                <Instance>grp_conv2_Pipeline_L5_L6_fu_19437</Instance>
                            </InstanceList>
                        </C1_1>
                    </L4>
                    <L7>
                        <Name>L7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>23647488</Latency>
                        <AbsoluteTimeLatency>0.236 sec</AbsoluteTimeLatency>
                        <IterationLatency>184746</IterationLatency>
                        <PipelineDepth>184746</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_conv2_Pipeline_F2_1_fu_20651</Instance>
                            <Instance>grp_conv2_Pipeline_VITIS_LOOP_173_7_fu_20683</Instance>
                            <Instance>grp_conv2_Pipeline_M2_fu_23900</Instance>
                        </InstanceList>
                        <C2_1>
                            <Name>C2_1</Name>
                            <Slack>7.30</Slack>
                            <TripCount>48</TripCount>
                            <Latency>182784</Latency>
                            <AbsoluteTimeLatency>1.828 ms</AbsoluteTimeLatency>
                            <IterationLatency>3808</IterationLatency>
                            <PipelineDepth>3808</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_conv2_Pipeline_S21_fu_20714</Instance>
                                <Instance>grp_conv2_Pipeline_F21_fu_22797</Instance>
                                <Instance>grp_conv2_Pipeline_L8_L9_fu_22883</Instance>
                            </InstanceList>
                        </C2_1>
                    </L7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L4>
                            <Name>L4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76</SourceLocation>
                            <C1_1>
                                <Name>C1_1</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:91</SourceLocation>
                            </C1_1>
                        </L4>
                        <L7>
                            <Name>L7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164</SourceLocation>
                            <C2_1>
                                <Name>C2_1</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:177</SourceLocation>
                            </C2_1>
                        </L7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>184</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>29</UTIL_BRAM>
                    <DSP>97</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>218370</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>47</UTIL_FF>
                    <LUT>213552</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>92</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_1_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_2_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_3_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_4_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_5_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_6_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_7_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_8_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_9_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_10_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_11_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_12_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_13_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_14_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_15_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_16_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_17_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_17" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_18_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_18" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_19_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_20_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_20" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_21_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_21" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_22_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_22" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_23_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_23" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_24_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_24" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_25_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_25" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_26_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_26" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_27_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_27" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_28_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_28" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_29_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_29" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_30_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_30" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_31_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_31" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_32_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_32" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_33_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_33" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_34_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_34" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_35_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_35" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_36_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_36" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_37_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_37" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_38_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_38" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_39_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_39" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_40_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_40" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_41_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_41" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_42_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_42" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_43_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_43" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_44_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_44" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_45_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_45" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_46_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_46" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_47_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_47" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_48_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_48" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_49_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_49" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_50_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_50" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_51_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_51" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_52_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_52" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_53_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_53" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_54_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_54" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_55_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_55" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_56_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_56" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_57_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_57" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_58_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_58" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_59_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_59" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_60_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_60" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_61_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_61" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_62_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_62" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_63_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_63" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_64_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_64" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_65_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_65" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_66_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_66" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_67_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_67" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_68_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_68" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_69_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_69" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_70_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_70" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_71_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_71" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_72_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_72" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_73_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_73" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_74_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_74" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_75_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_75" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_76_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_76" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_77_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_77" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_78_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_78" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_79_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_79" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_80_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_80" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_81_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_81" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_82_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_82" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_83_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_83" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_84_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_84" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_85_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_85" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_86_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_86" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_87_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_87" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_88_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_88" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_89_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_89" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_90_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_90" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_91_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_91" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_92_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_92" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_93_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_93" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_94_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_94" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_95_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_95" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_96_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_96" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_97_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_97" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_98_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_98" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_99_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_99" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_100_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_100" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_101_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_101" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_102_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_102" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_103_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_103" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_104_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_104" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_105_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_105" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_106_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_106" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_107_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_107" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_108_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_108" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_109_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_109" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_110_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_110" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_111_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_111" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_112_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_112" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_113_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_113" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_114_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_114" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_115_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_115" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_116_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_116" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_117_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_117" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_118_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_118" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_119_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_119" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_120_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_120" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_121_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_121" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_122_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_122" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_123_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_123" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_124_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_124" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_125_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_125" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_126_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_126" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_127_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_127" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_128_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_128" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_129_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_129" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_130_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_130" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_131_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_131" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_132_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_132" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_133_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_133" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_134_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_134" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_135_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_135" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_136_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_136" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_137_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_137" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_138_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_138" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_139_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_139" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_140_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_140" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_141_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_141" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_142_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_142" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_143_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_143" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_144_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_144" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_145_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_145" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_146_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_146" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_147_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_147" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_148_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_148" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_149_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_149" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_150_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_150" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_151_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_151" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_152_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_152" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_153_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_153" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_154_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" STORAGESIZE="32 298 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_local_154" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_1_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_2_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_3_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_4_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_5_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_6_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_7_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_8_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_9_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_10_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_11_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_12_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_13_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_14_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_15_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_16_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_17_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_17" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_18_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_18" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_19_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_20_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_20" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_21_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_21" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_22_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_22" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_23_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_23" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_24_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_24" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" STORAGESIZE="32 27 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="conv_out" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_1_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" STORAGESIZE="32 27 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="conv_out_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_2_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" STORAGESIZE="32 27 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="conv_out_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_3_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" STORAGESIZE="32 27 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="conv_out_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_4_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" STORAGESIZE="32 27 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="conv_out_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_5_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" STORAGESIZE="32 27 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="conv_out_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_6_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" STORAGESIZE="32 27 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="conv_out_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_7_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" STORAGESIZE="32 27 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="conv_out_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_8_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" STORAGESIZE="32 27 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="conv_out_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_9_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" STORAGESIZE="32 27 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="conv_out_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_10_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" STORAGESIZE="32 27 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="conv_out_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_11_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" STORAGESIZE="32 27 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="conv_out_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_12_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" STORAGESIZE="32 27 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="conv_out_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_13_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" STORAGESIZE="32 27 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="conv_out_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_14_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" STORAGESIZE="32 27 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="conv_out_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_15_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" STORAGESIZE="32 27 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="conv_out_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_16_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" STORAGESIZE="32 27 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="conv_out_16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_17_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" STORAGESIZE="32 27 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="conv_out_17" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_18_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" STORAGESIZE="32 27 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="conv_out_18" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_19_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" STORAGESIZE="32 27 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="conv_out_19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_20_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" STORAGESIZE="32 27 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="conv_out_20" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_21_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" STORAGESIZE="32 27 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="conv_out_21" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_22_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" STORAGESIZE="32 27 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="conv_out_22" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_23_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" STORAGESIZE="32 27 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="conv_out_23" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_24_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" STORAGESIZE="32 27 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="conv_out_24" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_25_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" STORAGESIZE="32 27 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="conv_out_25" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_26_U" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" STORAGESIZE="32 27 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="conv_out_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_27965_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln76_fu_27971_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_27977_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L4" OPTYPE="add" PRAGMA="" RTLNAME="empty_49_fu_27987_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_1_fu_32982_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_2_fu_32988_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="C1_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln91_fu_32994_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_33000_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L4" OPTYPE="add" PRAGMA="" RTLNAME="empty_52_fu_33030_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_fu_28002_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_fu_28017_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln164" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_2_fu_41972_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln164_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L7" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln164_fu_41978_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln164" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_fu_41984_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="empty_57_fu_41994_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_1_fu_42019_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:177" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln177_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_2_fu_42025_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:177" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln177_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="C2_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln177_fu_42031_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:177" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln177" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_fu_42037_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:177" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln177" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="empty_60_fu_42067_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_1_fu_42092_p2" SOURCE="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln164_1" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="gmem0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="inp_img" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="inp_img_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="inp_img_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_img" index="1" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="out_img_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="out_img_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="filter" index="2" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="filter_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="filter_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bias" index="3" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="inp_img_1" access="W" description="Data signal of inp_img" range="32">
                    <fields>
                        <field offset="0" width="32" name="inp_img" access="W" description="Bit 31 to 0 of inp_img"/>
                    </fields>
                </register>
                <register offset="0x14" name="inp_img_2" access="W" description="Data signal of inp_img" range="32">
                    <fields>
                        <field offset="0" width="32" name="inp_img" access="W" description="Bit 63 to 32 of inp_img"/>
                    </fields>
                </register>
                <register offset="0x1c" name="out_img_1" access="W" description="Data signal of out_img" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_img" access="W" description="Bit 31 to 0 of out_img"/>
                    </fields>
                </register>
                <register offset="0x20" name="out_img_2" access="W" description="Data signal of out_img" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_img" access="W" description="Bit 63 to 32 of out_img"/>
                    </fields>
                </register>
                <register offset="0x28" name="filter_1" access="W" description="Data signal of filter" range="32">
                    <fields>
                        <field offset="0" width="32" name="filter" access="W" description="Bit 31 to 0 of filter"/>
                    </fields>
                </register>
                <register offset="0x2c" name="filter_2" access="W" description="Data signal of filter" range="32">
                    <fields>
                        <field offset="0" width="32" name="filter" access="W" description="Bit 63 to 32 of filter"/>
                    </fields>
                </register>
                <register offset="0x34" name="bias_1" access="W" description="Data signal of bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="bias" access="W" description="Bit 31 to 0 of bias"/>
                    </fields>
                </register>
                <register offset="0x38" name="bias_2" access="W" description="Data signal of bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="bias" access="W" description="Bit 63 to 32 of bias"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="inp_img"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="out_img"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="filter"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="bias"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="inp_img"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="inp_img"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="out_img"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="out_img"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="filter"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="filter"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="bias"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem0">READ_WRITE, 32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">inp_img_1, 0x10, 32, W, Data signal of inp_img, </column>
                    <column name="s_axi_control">inp_img_2, 0x14, 32, W, Data signal of inp_img, </column>
                    <column name="s_axi_control">out_img_1, 0x1c, 32, W, Data signal of out_img, </column>
                    <column name="s_axi_control">out_img_2, 0x20, 32, W, Data signal of out_img, </column>
                    <column name="s_axi_control">filter_1, 0x28, 32, W, Data signal of filter, </column>
                    <column name="s_axi_control">filter_2, 0x2c, 32, W, Data signal of filter, </column>
                    <column name="s_axi_control">bias_1, 0x34, 32, W, Data signal of bias, </column>
                    <column name="s_axi_control">bias_2, 0x38, 32, W, Data signal of bias, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="inp_img">inout, float*</column>
                    <column name="out_img">inout, float*</column>
                    <column name="filter">inout, float*</column>
                    <column name="bias">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="inp_img">m_axi_gmem0, interface, , channel=0</column>
                    <column name="inp_img">s_axi_control, register, offset, name=inp_img_1 offset=0x10 range=32</column>
                    <column name="inp_img">s_axi_control, register, offset, name=inp_img_2 offset=0x14 range=32</column>
                    <column name="out_img">m_axi_gmem0, interface, , channel=0</column>
                    <column name="out_img">s_axi_control, register, offset, name=out_img_1 offset=0x1c range=32</column>
                    <column name="out_img">s_axi_control, register, offset, name=out_img_2 offset=0x20 range=32</column>
                    <column name="filter">m_axi_gmem0, interface, , channel=0</column>
                    <column name="filter">s_axi_control, register, offset, name=filter_1 offset=0x28 range=32</column>
                    <column name="filter">s_axi_control, register, offset, name=filter_2 offset=0x2c range=32</column>
                    <column name="bias">m_axi_gmem0, interface, , channel=0</column>
                    <column name="bias">s_axi_control, register, offset, name=bias_1 offset=0x34 range=32</column>
                    <column name="bias">s_axi_control, register, offset, name=bias_2 offset=0x38 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem0">read, 46128, 32, L1_1, AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69:7</column>
                    <column name="m_axi_gmem0">write, 93312, 32, L4, AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76:5</column>
                    <column name="m_axi_gmem0">read, 1200, 32, F1_1, AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79:8</column>
                    <column name="m_axi_gmem0">read, 46128, 32, L2_1, AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156:7</column>
                    <column name="m_axi_gmem0">write, 93312, 32, L7, AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164:5</column>
                    <column name="m_axi_gmem0">read, 1200, 32, F2_1, AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167:8</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem0">inp_img, AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:72:23, read, Widen Fail, , L1_1, AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69:7, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">inp_img, AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:72:23, read, Inferred, 46128, L1_1, AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69:7, , </column>
                    <column name="m_axi_gmem0">out_img, AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76:5, write, Widen Fail, , M1, AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136:5, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">out_img, AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76:5, islist write write write write write write write write write write write write write write write write write write write write write write write write write write write, Inferred, 93312, L4, AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76:5, , </column>
                    <column name="m_axi_gmem0">filter, AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81:20, read, Widen Fail, , F1_1, AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79:8, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">filter, AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81:20, read, Fail, , , , 214-231, Access is clobbered by load</column>
                    <column name="m_axi_gmem0">filter, AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81:20, read, Inferred, 1200, F1_1, AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79:8, , </column>
                    <column name="m_axi_gmem0">inp_img, AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:159:23, read, Widen Fail, , L2_1, AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156:7, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">inp_img, AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:159:23, read, Inferred, 46128, L2_1, AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156:7, , </column>
                    <column name="m_axi_gmem0">out_img, AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164:5, write, Widen Fail, , M2, AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221:5, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">out_img, AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164:5, islist write write write write write write write write write write write write write write write write write write write write write write write write write write write, Inferred, 93312, L7, AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164:5, , </column>
                    <column name="m_axi_gmem0">filter, AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169:20, read, Widen Fail, , F2_1, AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167:8, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">filter, AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169:20, read, Fail, , , , 214-231, Access is clobbered by load</column>
                    <column name="m_axi_gmem0">filter, AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169:20, read, Inferred, 1200, F2_1, AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167:8, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:37" status="valid" parentFunction="conv2" variable="inp_img" isDirective="0" options="m_axi port=inp_img offset=slave bundle=gmem0"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:38" status="valid" parentFunction="conv2" variable="out_img" isDirective="0" options="m_axi port=out_img offset=slave bundle=gmem0"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:39" status="valid" parentFunction="conv2" variable="filter" isDirective="0" options="m_axi port=filter offset=slave bundle=gmem0"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:40" status="valid" parentFunction="conv2" variable="bias" isDirective="0" options="m_axi port=bias offset=slave bundle=gmem0"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:42" status="valid" parentFunction="conv2" variable="inp_img" isDirective="0" options="s_axilite port=inp_img bundle=control"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:43" status="valid" parentFunction="conv2" variable="out_img" isDirective="0" options="s_axilite port=out_img bundle=control"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:44" status="valid" parentFunction="conv2" variable="filter" isDirective="0" options="s_axilite port=filter bundle=control"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:45" status="valid" parentFunction="conv2" variable="bias" isDirective="0" options="s_axilite port=bias bundle=control"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:47" status="valid" parentFunction="conv2" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:51" status="valid" parentFunction="conv2" variable="inp_image_local" isDirective="0" options="variable=inp_image_local cyclic factor=155 dim=1"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:53" status="valid" parentFunction="conv2" variable="inp_img_2D" isDirective="0" options="variable=inp_img_2D complete dim=0"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:55" status="valid" parentFunction="conv2" variable="filter_local" isDirective="0" options="variable=filter_local cyclic factor=25"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:57" status="valid" parentFunction="conv2" variable="filter_2D" isDirective="0" options="variable=filter_2D complete dim=0"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:59" status="valid" parentFunction="conv2" variable="window_2D" isDirective="0" options="variable=window_2D complete dim=0"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:61" status="valid" parentFunction="conv2" variable="conv_out" isDirective="0" options="variable=conv_out cyclic factor=27 dim=1"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:63" status="valid" parentFunction="conv2" variable="sh" isDirective="0" options="variable=sh complete dim=0"/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:71" status="valid" parentFunction="conv2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:80" status="valid" parentFunction="conv2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:86" status="valid" parentFunction="conv2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:94" status="valid" parentFunction="conv2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:100" status="valid" parentFunction="conv2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:110" status="valid" parentFunction="conv2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:137" status="valid" parentFunction="conv2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:158" status="valid" parentFunction="conv2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:168" status="valid" parentFunction="conv2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:174" status="valid" parentFunction="conv2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:180" status="valid" parentFunction="conv2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:187" status="valid" parentFunction="conv2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:197" status="valid" parentFunction="conv2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:222" status="valid" parentFunction="conv2" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

