//
// Generated by Bluespec Compiler, version 2017.07.A (build 4f360250d, 2017-07-21)
//
//
//
//
// Ports:
// Name                         I/O  size props
// RDY_set_verbosity              O     1 const
// RDY_server_reset_request_put   O     1 reg
// RDY_server_reset_response_get  O     1
// valid                          O     1
// addr                           O    64 reg
// word64                         O    64
// st_amo_val                     O    64
// exc                            O     1
// exc_code                       O     4 reg
// RDY_server_flush_request_put   O     1 reg
// RDY_server_flush_response_get  O     1
// RDY_tlb_flush                  O     1 const
// mem_master_awvalid             O     1 reg
// mem_master_awid                O     4 reg
// mem_master_awaddr              O    64 reg
// mem_master_awlen               O     8 reg
// mem_master_awsize              O     3 reg
// mem_master_awburst             O     2 reg
// mem_master_awlock              O     1 reg
// mem_master_awcache             O     4 reg
// mem_master_awprot              O     3 reg
// mem_master_awqos               O     4 reg
// mem_master_awregion            O     4 reg
// mem_master_wvalid              O     1 reg
// mem_master_wdata               O    64 reg
// mem_master_wstrb               O     8 reg
// mem_master_wlast               O     1 reg
// mem_master_bready              O     1 reg
// mem_master_arvalid             O     1 reg
// mem_master_arid                O     4 reg
// mem_master_araddr              O    64 reg
// mem_master_arlen               O     8 reg
// mem_master_arsize              O     3 reg
// mem_master_arburst             O     2 reg
// mem_master_arlock              O     1 reg
// mem_master_arcache             O     4 reg
// mem_master_arprot              O     3 reg
// mem_master_arqos               O     4 reg
// mem_master_arregion            O     4 reg
// mem_master_rready              O     1 reg
// CLK                            I     1 clock
// RST_N                          I     1 reset
// set_verbosity_verbosity        I     4 reg
// req_op                         I     2
// req_f3                         I     3
// req_amo_funct7                 I     7 reg
// req_addr                       I    64
// req_st_value                   I    64
// req_priv                       I     2 reg
// req_sstatus_SUM                I     1 reg
// req_mstatus_MXR                I     1 reg
// req_satp                       I    64 reg
// mem_master_awready             I     1
// mem_master_wready              I     1
// mem_master_bvalid              I     1
// mem_master_bid                 I     4 reg
// mem_master_bresp               I     2 reg
// mem_master_arready             I     1
// mem_master_rvalid              I     1
// mem_master_rid                 I     4 reg
// mem_master_rdata               I    64 reg
// mem_master_rresp               I     2 reg
// mem_master_rlast               I     1 reg
// EN_set_verbosity               I     1
// EN_server_reset_request_put    I     1
// EN_server_reset_response_get   I     1
// EN_req                         I     1
// EN_server_flush_request_put    I     1
// EN_server_flush_response_get   I     1
// EN_tlb_flush                   I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkMMU_Cache(CLK,
		   RST_N,

		   set_verbosity_verbosity,
		   EN_set_verbosity,
		   RDY_set_verbosity,

		   EN_server_reset_request_put,
		   RDY_server_reset_request_put,

		   EN_server_reset_response_get,
		   RDY_server_reset_response_get,

		   req_op,
		   req_f3,
		   req_amo_funct7,
		   req_addr,
		   req_st_value,
		   req_priv,
		   req_sstatus_SUM,
		   req_mstatus_MXR,
		   req_satp,
		   EN_req,

		   valid,

		   addr,

		   word64,

		   st_amo_val,

		   exc,

		   exc_code,

		   EN_server_flush_request_put,
		   RDY_server_flush_request_put,

		   EN_server_flush_response_get,
		   RDY_server_flush_response_get,

		   EN_tlb_flush,
		   RDY_tlb_flush,

		   mem_master_awvalid,

		   mem_master_awid,

		   mem_master_awaddr,

		   mem_master_awlen,

		   mem_master_awsize,

		   mem_master_awburst,

		   mem_master_awlock,

		   mem_master_awcache,

		   mem_master_awprot,

		   mem_master_awqos,

		   mem_master_awregion,

		   mem_master_awready,

		   mem_master_wvalid,

		   mem_master_wdata,

		   mem_master_wstrb,

		   mem_master_wlast,

		   mem_master_wready,

		   mem_master_bvalid,
		   mem_master_bid,
		   mem_master_bresp,

		   mem_master_bready,

		   mem_master_arvalid,

		   mem_master_arid,

		   mem_master_araddr,

		   mem_master_arlen,

		   mem_master_arsize,

		   mem_master_arburst,

		   mem_master_arlock,

		   mem_master_arcache,

		   mem_master_arprot,

		   mem_master_arqos,

		   mem_master_arregion,

		   mem_master_arready,

		   mem_master_rvalid,
		   mem_master_rid,
		   mem_master_rdata,
		   mem_master_rresp,
		   mem_master_rlast,

		   mem_master_rready);
  parameter [0 : 0] dmem_not_imem = 1'b0;
  input  CLK;
  input  RST_N;

  // action method set_verbosity
  input  [3 : 0] set_verbosity_verbosity;
  input  EN_set_verbosity;
  output RDY_set_verbosity;

  // action method server_reset_request_put
  input  EN_server_reset_request_put;
  output RDY_server_reset_request_put;

  // action method server_reset_response_get
  input  EN_server_reset_response_get;
  output RDY_server_reset_response_get;

  // action method req
  input  [1 : 0] req_op;
  input  [2 : 0] req_f3;
  input  [6 : 0] req_amo_funct7;
  input  [63 : 0] req_addr;
  input  [63 : 0] req_st_value;
  input  [1 : 0] req_priv;
  input  req_sstatus_SUM;
  input  req_mstatus_MXR;
  input  [63 : 0] req_satp;
  input  EN_req;

  // value method valid
  output valid;

  // value method addr
  output [63 : 0] addr;

  // value method word64
  output [63 : 0] word64;

  // value method st_amo_val
  output [63 : 0] st_amo_val;

  // value method exc
  output exc;

  // value method exc_code
  output [3 : 0] exc_code;

  // action method server_flush_request_put
  input  EN_server_flush_request_put;
  output RDY_server_flush_request_put;

  // action method server_flush_response_get
  input  EN_server_flush_response_get;
  output RDY_server_flush_response_get;

  // action method tlb_flush
  input  EN_tlb_flush;
  output RDY_tlb_flush;

  // value method mem_master_m_awvalid
  output mem_master_awvalid;

  // value method mem_master_m_awid
  output [3 : 0] mem_master_awid;

  // value method mem_master_m_awaddr
  output [63 : 0] mem_master_awaddr;

  // value method mem_master_m_awlen
  output [7 : 0] mem_master_awlen;

  // value method mem_master_m_awsize
  output [2 : 0] mem_master_awsize;

  // value method mem_master_m_awburst
  output [1 : 0] mem_master_awburst;

  // value method mem_master_m_awlock
  output mem_master_awlock;

  // value method mem_master_m_awcache
  output [3 : 0] mem_master_awcache;

  // value method mem_master_m_awprot
  output [2 : 0] mem_master_awprot;

  // value method mem_master_m_awqos
  output [3 : 0] mem_master_awqos;

  // value method mem_master_m_awregion
  output [3 : 0] mem_master_awregion;

  // value method mem_master_m_awuser

  // action method mem_master_m_awready
  input  mem_master_awready;

  // value method mem_master_m_wvalid
  output mem_master_wvalid;

  // value method mem_master_m_wdata
  output [63 : 0] mem_master_wdata;

  // value method mem_master_m_wstrb
  output [7 : 0] mem_master_wstrb;

  // value method mem_master_m_wlast
  output mem_master_wlast;

  // value method mem_master_m_wuser

  // action method mem_master_m_wready
  input  mem_master_wready;

  // action method mem_master_m_bvalid
  input  mem_master_bvalid;
  input  [3 : 0] mem_master_bid;
  input  [1 : 0] mem_master_bresp;

  // value method mem_master_m_bready
  output mem_master_bready;

  // value method mem_master_m_arvalid
  output mem_master_arvalid;

  // value method mem_master_m_arid
  output [3 : 0] mem_master_arid;

  // value method mem_master_m_araddr
  output [63 : 0] mem_master_araddr;

  // value method mem_master_m_arlen
  output [7 : 0] mem_master_arlen;

  // value method mem_master_m_arsize
  output [2 : 0] mem_master_arsize;

  // value method mem_master_m_arburst
  output [1 : 0] mem_master_arburst;

  // value method mem_master_m_arlock
  output mem_master_arlock;

  // value method mem_master_m_arcache
  output [3 : 0] mem_master_arcache;

  // value method mem_master_m_arprot
  output [2 : 0] mem_master_arprot;

  // value method mem_master_m_arqos
  output [3 : 0] mem_master_arqos;

  // value method mem_master_m_arregion
  output [3 : 0] mem_master_arregion;

  // value method mem_master_m_aruser

  // action method mem_master_m_arready
  input  mem_master_arready;

  // action method mem_master_m_rvalid
  input  mem_master_rvalid;
  input  [3 : 0] mem_master_rid;
  input  [63 : 0] mem_master_rdata;
  input  [1 : 0] mem_master_rresp;
  input  mem_master_rlast;

  // value method mem_master_m_rready
  output mem_master_rready;

  // signals for module outputs
  reg [63 : 0] word64;
  wire [63 : 0] addr,
		mem_master_araddr,
		mem_master_awaddr,
		mem_master_wdata,
		st_amo_val;
  wire [7 : 0] mem_master_arlen, mem_master_awlen, mem_master_wstrb;
  wire [3 : 0] exc_code,
	       mem_master_arcache,
	       mem_master_arid,
	       mem_master_arqos,
	       mem_master_arregion,
	       mem_master_awcache,
	       mem_master_awid,
	       mem_master_awqos,
	       mem_master_awregion;
  wire [2 : 0] mem_master_arprot,
	       mem_master_arsize,
	       mem_master_awprot,
	       mem_master_awsize;
  wire [1 : 0] mem_master_arburst, mem_master_awburst;
  wire RDY_server_flush_request_put,
       RDY_server_flush_response_get,
       RDY_server_reset_request_put,
       RDY_server_reset_response_get,
       RDY_set_verbosity,
       RDY_tlb_flush,
       exc,
       mem_master_arlock,
       mem_master_arvalid,
       mem_master_awlock,
       mem_master_awvalid,
       mem_master_bready,
       mem_master_rready,
       mem_master_wlast,
       mem_master_wvalid,
       valid;

  // inlined wires
  wire [10 : 0] crg_sb_to_load_delay$port0__write_1,
		crg_sb_to_load_delay$port2__read;
  wire [3 : 0] ctr_wr_rsps_pending_crg$port0__write_1,
	       ctr_wr_rsps_pending_crg$port1__write_1,
	       ctr_wr_rsps_pending_crg$port2__read,
	       ctr_wr_rsps_pending_crg$port3__read;
  wire crg_sb_to_load_delay$EN_port1__write,
       ctr_wr_rsps_pending_crg$EN_port2__write,
       dw_valid$whas;

  // register cfg_verbosity
  reg [3 : 0] cfg_verbosity;
  wire [3 : 0] cfg_verbosity$D_IN;
  wire cfg_verbosity$EN;

  // register crg_sb_to_load_delay
  reg [10 : 0] crg_sb_to_load_delay;
  wire [10 : 0] crg_sb_to_load_delay$D_IN;
  wire crg_sb_to_load_delay$EN;

  // register ctr_wr_rsps_pending_crg
  reg [3 : 0] ctr_wr_rsps_pending_crg;
  wire [3 : 0] ctr_wr_rsps_pending_crg$D_IN;
  wire ctr_wr_rsps_pending_crg$EN;

  // register rg_addr
  reg [63 : 0] rg_addr;
  wire [63 : 0] rg_addr$D_IN;
  wire rg_addr$EN;

  // register rg_amo_funct7
  reg [6 : 0] rg_amo_funct7;
  wire [6 : 0] rg_amo_funct7$D_IN;
  wire rg_amo_funct7$EN;

  // register rg_cset_in_cache
  reg [5 : 0] rg_cset_in_cache;
  wire [5 : 0] rg_cset_in_cache$D_IN;
  wire rg_cset_in_cache$EN;

  // register rg_error_during_refill
  reg rg_error_during_refill;
  wire rg_error_during_refill$D_IN, rg_error_during_refill$EN;

  // register rg_exc_code
  reg [3 : 0] rg_exc_code;
  reg [3 : 0] rg_exc_code$D_IN;
  wire rg_exc_code$EN;

  // register rg_f3
  reg [2 : 0] rg_f3;
  wire [2 : 0] rg_f3$D_IN;
  wire rg_f3$EN;

  // register rg_ld_val
  reg [63 : 0] rg_ld_val;
  reg [63 : 0] rg_ld_val$D_IN;
  wire rg_ld_val$EN;

  // register rg_lower_word32
  reg [31 : 0] rg_lower_word32;
  wire [31 : 0] rg_lower_word32$D_IN;
  wire rg_lower_word32$EN;

  // register rg_lower_word32_full
  reg rg_lower_word32_full;
  wire rg_lower_word32_full$D_IN, rg_lower_word32_full$EN;

  // register rg_lrsc_pa
  reg [63 : 0] rg_lrsc_pa;
  wire [63 : 0] rg_lrsc_pa$D_IN;
  wire rg_lrsc_pa$EN;

  // register rg_lrsc_valid
  reg rg_lrsc_valid;
  wire rg_lrsc_valid$D_IN, rg_lrsc_valid$EN;

  // register rg_mstatus_MXR
  reg rg_mstatus_MXR;
  wire rg_mstatus_MXR$D_IN, rg_mstatus_MXR$EN;

  // register rg_op
  reg [1 : 0] rg_op;
  wire [1 : 0] rg_op$D_IN;
  wire rg_op$EN;

  // register rg_pa
  reg [63 : 0] rg_pa;
  wire [63 : 0] rg_pa$D_IN;
  wire rg_pa$EN;

  // register rg_priv
  reg [1 : 0] rg_priv;
  wire [1 : 0] rg_priv$D_IN;
  wire rg_priv$EN;

  // register rg_pte_pa
  reg [63 : 0] rg_pte_pa;
  reg [63 : 0] rg_pte_pa$D_IN;
  wire rg_pte_pa$EN;

  // register rg_satp
  reg [63 : 0] rg_satp;
  wire [63 : 0] rg_satp$D_IN;
  wire rg_satp$EN;

  // register rg_sstatus_SUM
  reg rg_sstatus_SUM;
  wire rg_sstatus_SUM$D_IN, rg_sstatus_SUM$EN;

  // register rg_st_amo_val
  reg [63 : 0] rg_st_amo_val;
  wire [63 : 0] rg_st_amo_val$D_IN;
  wire rg_st_amo_val$EN;

  // register rg_state
  reg [4 : 0] rg_state;
  reg [4 : 0] rg_state$D_IN;
  wire rg_state$EN;

  // register rg_word64_set_in_cache
  reg [8 : 0] rg_word64_set_in_cache;
  wire [8 : 0] rg_word64_set_in_cache$D_IN;
  wire rg_word64_set_in_cache$EN;

  // ports of submodule f_fabric_write_reqs
  reg [130 : 0] f_fabric_write_reqs$D_IN;
  wire [130 : 0] f_fabric_write_reqs$D_OUT;
  wire f_fabric_write_reqs$CLR,
       f_fabric_write_reqs$DEQ,
       f_fabric_write_reqs$EMPTY_N,
       f_fabric_write_reqs$ENQ,
       f_fabric_write_reqs$FULL_N;

  // ports of submodule f_pte_writebacks
  wire [127 : 0] f_pte_writebacks$D_IN, f_pte_writebacks$D_OUT;
  wire f_pte_writebacks$CLR,
       f_pte_writebacks$DEQ,
       f_pte_writebacks$EMPTY_N,
       f_pte_writebacks$ENQ,
       f_pte_writebacks$FULL_N;

  // ports of submodule f_reset_reqs
  wire f_reset_reqs$CLR,
       f_reset_reqs$DEQ,
       f_reset_reqs$D_IN,
       f_reset_reqs$D_OUT,
       f_reset_reqs$EMPTY_N,
       f_reset_reqs$ENQ,
       f_reset_reqs$FULL_N;

  // ports of submodule f_reset_rsps
  wire f_reset_rsps$CLR,
       f_reset_rsps$DEQ,
       f_reset_rsps$D_IN,
       f_reset_rsps$D_OUT,
       f_reset_rsps$EMPTY_N,
       f_reset_rsps$ENQ,
       f_reset_rsps$FULL_N;

  // ports of submodule master_xactor_f_rd_addr
  reg [96 : 0] master_xactor_f_rd_addr$D_IN;
  wire [96 : 0] master_xactor_f_rd_addr$D_OUT;
  wire master_xactor_f_rd_addr$CLR,
       master_xactor_f_rd_addr$DEQ,
       master_xactor_f_rd_addr$EMPTY_N,
       master_xactor_f_rd_addr$ENQ,
       master_xactor_f_rd_addr$FULL_N;

  // ports of submodule master_xactor_f_rd_data
  wire [70 : 0] master_xactor_f_rd_data$D_IN, master_xactor_f_rd_data$D_OUT;
  wire master_xactor_f_rd_data$CLR,
       master_xactor_f_rd_data$DEQ,
       master_xactor_f_rd_data$EMPTY_N,
       master_xactor_f_rd_data$ENQ,
       master_xactor_f_rd_data$FULL_N;

  // ports of submodule master_xactor_f_wr_addr
  wire [96 : 0] master_xactor_f_wr_addr$D_IN, master_xactor_f_wr_addr$D_OUT;
  wire master_xactor_f_wr_addr$CLR,
       master_xactor_f_wr_addr$DEQ,
       master_xactor_f_wr_addr$EMPTY_N,
       master_xactor_f_wr_addr$ENQ,
       master_xactor_f_wr_addr$FULL_N;

  // ports of submodule master_xactor_f_wr_data
  wire [72 : 0] master_xactor_f_wr_data$D_IN, master_xactor_f_wr_data$D_OUT;
  wire master_xactor_f_wr_data$CLR,
       master_xactor_f_wr_data$DEQ,
       master_xactor_f_wr_data$EMPTY_N,
       master_xactor_f_wr_data$ENQ,
       master_xactor_f_wr_data$FULL_N;

  // ports of submodule master_xactor_f_wr_resp
  wire [5 : 0] master_xactor_f_wr_resp$D_IN, master_xactor_f_wr_resp$D_OUT;
  wire master_xactor_f_wr_resp$CLR,
       master_xactor_f_wr_resp$DEQ,
       master_xactor_f_wr_resp$EMPTY_N,
       master_xactor_f_wr_resp$ENQ,
       master_xactor_f_wr_resp$FULL_N;

  // ports of submodule ram_state_and_ctag_cset
  wire [52 : 0] ram_state_and_ctag_cset$DIA,
		ram_state_and_ctag_cset$DIB,
		ram_state_and_ctag_cset$DOB;
  wire [5 : 0] ram_state_and_ctag_cset$ADDRA, ram_state_and_ctag_cset$ADDRB;
  wire ram_state_and_ctag_cset$ENA,
       ram_state_and_ctag_cset$ENB,
       ram_state_and_ctag_cset$WEA,
       ram_state_and_ctag_cset$WEB;

  // ports of submodule ram_word64_set
  reg [63 : 0] ram_word64_set$DIB;
  reg [8 : 0] ram_word64_set$ADDRB;
  wire [63 : 0] ram_word64_set$DIA, ram_word64_set$DOB;
  wire [8 : 0] ram_word64_set$ADDRA;
  wire ram_word64_set$ENA,
       ram_word64_set$ENB,
       ram_word64_set$WEA,
       ram_word64_set$WEB;

  // ports of submodule soc_map
  wire [63 : 0] soc_map$m_is_IO_addr_addr,
		soc_map$m_is_mem_addr_addr,
		soc_map$m_is_near_mem_IO_addr_addr;
  wire soc_map$m_is_mem_addr;

  // ports of submodule tlb
  reg [1 : 0] tlb$insert_level;
  wire [130 : 0] tlb$lookup;
  wire [63 : 0] tlb$insert_pte, tlb$insert_pte_pa;
  wire [26 : 0] tlb$insert_vpn, tlb$lookup_vpn;
  wire [15 : 0] tlb$insert_asid, tlb$lookup_asid;
  wire tlb$EN_flush, tlb$EN_insert, tlb$RDY_insert, tlb$RDY_lookup;

  // rule scheduling signals
  wire CAN_FIRE_RL_rl_ST_AMO_response,
       CAN_FIRE_RL_rl_cache_refill_rsps_loop,
       CAN_FIRE_RL_rl_discard_write_rsp,
       CAN_FIRE_RL_rl_drive_exception_rsp,
       CAN_FIRE_RL_rl_fabric_send_write_req,
       CAN_FIRE_RL_rl_io_AMO_SC_req,
       CAN_FIRE_RL_rl_io_AMO_op_req,
       CAN_FIRE_RL_rl_io_AMO_read_rsp,
       CAN_FIRE_RL_rl_io_read_req,
       CAN_FIRE_RL_rl_io_read_rsp,
       CAN_FIRE_RL_rl_io_write_req,
       CAN_FIRE_RL_rl_maintain_io_read_rsp,
       CAN_FIRE_RL_rl_probe_and_immed_rsp,
       CAN_FIRE_RL_rl_ptw_level_0,
       CAN_FIRE_RL_rl_ptw_level_1,
       CAN_FIRE_RL_rl_ptw_level_2,
       CAN_FIRE_RL_rl_rereq,
       CAN_FIRE_RL_rl_reset,
       CAN_FIRE_RL_rl_shift_sb_to_load_delay,
       CAN_FIRE_RL_rl_start_cache_refill,
       CAN_FIRE_RL_rl_start_reset,
       CAN_FIRE_RL_rl_start_tlb_refill,
       CAN_FIRE_RL_rl_writeback_updated_PTE,
       CAN_FIRE_mem_master_m_arready,
       CAN_FIRE_mem_master_m_awready,
       CAN_FIRE_mem_master_m_bvalid,
       CAN_FIRE_mem_master_m_rvalid,
       CAN_FIRE_mem_master_m_wready,
       CAN_FIRE_req,
       CAN_FIRE_server_flush_request_put,
       CAN_FIRE_server_flush_response_get,
       CAN_FIRE_server_reset_request_put,
       CAN_FIRE_server_reset_response_get,
       CAN_FIRE_set_verbosity,
       CAN_FIRE_tlb_flush,
       WILL_FIRE_RL_rl_ST_AMO_response,
       WILL_FIRE_RL_rl_cache_refill_rsps_loop,
       WILL_FIRE_RL_rl_discard_write_rsp,
       WILL_FIRE_RL_rl_drive_exception_rsp,
       WILL_FIRE_RL_rl_fabric_send_write_req,
       WILL_FIRE_RL_rl_io_AMO_SC_req,
       WILL_FIRE_RL_rl_io_AMO_op_req,
       WILL_FIRE_RL_rl_io_AMO_read_rsp,
       WILL_FIRE_RL_rl_io_read_req,
       WILL_FIRE_RL_rl_io_read_rsp,
       WILL_FIRE_RL_rl_io_write_req,
       WILL_FIRE_RL_rl_maintain_io_read_rsp,
       WILL_FIRE_RL_rl_probe_and_immed_rsp,
       WILL_FIRE_RL_rl_ptw_level_0,
       WILL_FIRE_RL_rl_ptw_level_1,
       WILL_FIRE_RL_rl_ptw_level_2,
       WILL_FIRE_RL_rl_rereq,
       WILL_FIRE_RL_rl_reset,
       WILL_FIRE_RL_rl_shift_sb_to_load_delay,
       WILL_FIRE_RL_rl_start_cache_refill,
       WILL_FIRE_RL_rl_start_reset,
       WILL_FIRE_RL_rl_start_tlb_refill,
       WILL_FIRE_RL_rl_writeback_updated_PTE,
       WILL_FIRE_mem_master_m_arready,
       WILL_FIRE_mem_master_m_awready,
       WILL_FIRE_mem_master_m_bvalid,
       WILL_FIRE_mem_master_m_rvalid,
       WILL_FIRE_mem_master_m_wready,
       WILL_FIRE_req,
       WILL_FIRE_server_flush_request_put,
       WILL_FIRE_server_flush_response_get,
       WILL_FIRE_server_reset_request_put,
       WILL_FIRE_server_reset_response_get,
       WILL_FIRE_set_verbosity,
       WILL_FIRE_tlb_flush;

  // inputs to muxes for submodule ports
  wire [130 : 0] MUX_f_fabric_write_reqs$enq_1__VAL_1,
		 MUX_f_fabric_write_reqs$enq_1__VAL_2,
		 MUX_f_fabric_write_reqs$enq_1__VAL_3,
		 MUX_f_fabric_write_reqs$enq_1__VAL_4;
  wire [96 : 0] MUX_master_xactor_f_rd_addr$enq_1__VAL_1,
		MUX_master_xactor_f_rd_addr$enq_1__VAL_2,
		MUX_master_xactor_f_rd_addr$enq_1__VAL_3,
		MUX_master_xactor_f_rd_addr$enq_1__VAL_4,
		MUX_master_xactor_f_rd_addr$enq_1__VAL_5;
  wire [63 : 0] MUX_dw_output_ld_val$wset_1__VAL_3,
		MUX_ram_word64_set$a_put_3__VAL_2,
		MUX_rg_ld_val$write_1__VAL_2;
  wire [52 : 0] MUX_ram_state_and_ctag_cset$a_put_3__VAL_1;
  wire [8 : 0] MUX_ram_word64_set$b_put_2__VAL_2,
	       MUX_ram_word64_set$b_put_2__VAL_4;
  wire [5 : 0] MUX_rg_cset_in_cache$write_1__VAL_1;
  wire [4 : 0] MUX_rg_state$write_1__VAL_11,
	       MUX_rg_state$write_1__VAL_13,
	       MUX_rg_state$write_1__VAL_14,
	       MUX_rg_state$write_1__VAL_15,
	       MUX_rg_state$write_1__VAL_17,
	       MUX_rg_state$write_1__VAL_2,
	       MUX_rg_state$write_1__VAL_4;
  wire [3 : 0] MUX_rg_exc_code$write_1__VAL_1, MUX_rg_exc_code$write_1__VAL_5;
  wire MUX_dw_output_ld_val$wset_1__SEL_1,
       MUX_dw_output_ld_val$wset_1__SEL_2,
       MUX_dw_output_ld_val$wset_1__SEL_3,
       MUX_dw_output_ld_val$wset_1__SEL_4,
       MUX_f_fabric_write_reqs$enq_1__SEL_2,
       MUX_master_xactor_f_rd_addr$enq_1__SEL_1,
       MUX_master_xactor_f_rd_addr$enq_1__SEL_2,
       MUX_master_xactor_f_rd_addr$enq_1__SEL_3,
       MUX_ram_state_and_ctag_cset$b_put_1__SEL_1,
       MUX_ram_word64_set$a_put_1__SEL_1,
       MUX_ram_word64_set$b_put_1__SEL_2,
       MUX_rg_error_during_refill$write_1__SEL_1,
       MUX_rg_exc_code$write_1__SEL_1,
       MUX_rg_exc_code$write_1__SEL_2,
       MUX_rg_exc_code$write_1__SEL_3,
       MUX_rg_exc_code$write_1__SEL_5,
       MUX_rg_exc_code$write_1__SEL_6,
       MUX_rg_exc_code$write_1__SEL_7,
       MUX_rg_exc_code$write_1__SEL_8,
       MUX_rg_ld_val$write_1__SEL_2,
       MUX_rg_lrsc_valid$write_1__SEL_2,
       MUX_rg_state$write_1__SEL_11,
       MUX_rg_state$write_1__SEL_17,
       MUX_rg_state$write_1__SEL_18,
       MUX_tlb$insert_1__SEL_2,
       MUX_tlb$insert_1__SEL_3,
       MUX_tlb$insert_1__SEL_4,
       MUX_tlb$insert_2__SEL_1;

  // declarations used by system tasks
  // synopsys translate_off
  reg [31 : 0] v__h3378;
  reg [31 : 0] v__h4532;
  reg [31 : 0] v__h4633;
  reg [31 : 0] v__h5086;
  reg [31 : 0] v__h14795;
  reg [31 : 0] v__h18439;
  reg [31 : 0] v__h21864;
  reg [31 : 0] v__h22782;
  reg [31 : 0] v__h22539;
  reg [31 : 0] v__h23070;
  reg [31 : 0] v__h23182;
  reg [31 : 0] v__h22711;
  reg [31 : 0] v__h23815;
  reg [31 : 0] v__h23575;
  reg [31 : 0] v__h24215;
  reg [31 : 0] v__h24103;
  reg [31 : 0] v__h23744;
  reg [31 : 0] v__h24686;
  reg [31 : 0] v__h24757;
  reg [31 : 0] v__h24839;
  reg [31 : 0] v__h24615;
  reg [31 : 0] v__h24966;
  reg [31 : 0] v__h25724;
  reg [31 : 0] v__h25946;
  reg [31 : 0] v__h27545;
  reg [31 : 0] v__h27895;
  reg [31 : 0] v__h28995;
  reg [31 : 0] v__h29102;
  reg [31 : 0] v__h29207;
  reg [31 : 0] v__h29287;
  reg [31 : 0] v__h29497;
  reg [31 : 0] v__h29615;
  reg [31 : 0] v__h29909;
  reg [31 : 0] v__h30084;
  reg [31 : 0] v__h32343;
  reg [31 : 0] v__h30180;
  reg [31 : 0] v__h32950;
  reg [31 : 0] v__h32911;
  reg [31 : 0] v__h4163;
  reg [31 : 0] v__h33299;
  reg [31 : 0] v__h34453;
  reg [31 : 0] v__h3372;
  reg [31 : 0] v__h4157;
  reg [31 : 0] v__h4526;
  reg [31 : 0] v__h4627;
  reg [31 : 0] v__h5080;
  reg [31 : 0] v__h14789;
  reg [31 : 0] v__h18433;
  reg [31 : 0] v__h21858;
  reg [31 : 0] v__h22533;
  reg [31 : 0] v__h22705;
  reg [31 : 0] v__h22776;
  reg [31 : 0] v__h23064;
  reg [31 : 0] v__h23176;
  reg [31 : 0] v__h23569;
  reg [31 : 0] v__h23738;
  reg [31 : 0] v__h23809;
  reg [31 : 0] v__h24097;
  reg [31 : 0] v__h24209;
  reg [31 : 0] v__h24609;
  reg [31 : 0] v__h24680;
  reg [31 : 0] v__h24751;
  reg [31 : 0] v__h24833;
  reg [31 : 0] v__h24960;
  reg [31 : 0] v__h25718;
  reg [31 : 0] v__h25940;
  reg [31 : 0] v__h27539;
  reg [31 : 0] v__h27889;
  reg [31 : 0] v__h28989;
  reg [31 : 0] v__h29096;
  reg [31 : 0] v__h29201;
  reg [31 : 0] v__h29281;
  reg [31 : 0] v__h29491;
  reg [31 : 0] v__h29609;
  reg [31 : 0] v__h29903;
  reg [31 : 0] v__h30078;
  reg [31 : 0] v__h30174;
  reg [31 : 0] v__h32337;
  reg [31 : 0] v__h32905;
  reg [31 : 0] v__h32944;
  reg [31 : 0] v__h33293;
  reg [31 : 0] v__h34447;
  // synopsys translate_on

  // remaining internal signals
  reg [63 : 0] CASE_rg_addr_BITS_2_TO_0_0x0_result2051_0x4_re_ETC__q50,
	       CASE_rg_addr_BITS_2_TO_0_0x0_result4616_0x4_re_ETC__q30,
	       CASE_rg_addr_BITS_2_TO_0_0x0_result8775_0x4_re_ETC__q34,
	       CASE_rg_addr_BITS_2_TO_0_0x0_result8840_0x4_re_ETC__q35,
	       CASE_x1_avValue_pa014_BITS_2_TO_0_0x0_ram_word_ETC__q33,
	       CASE_x1_avValue_pa014_BITS_2_TO_0_0x0_ram_word_ETC__q52,
	       IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d686,
	       IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d695,
	       IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d751,
	       IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d760,
	       IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1123,
	       IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1143,
	       IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1232,
	       IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1252,
	       IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1262,
	       IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d546,
	       IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d566,
	       IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d576,
	       IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1107,
	       IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1135,
	       IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1216,
	       IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1244,
	       IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d530,
	       IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d558,
	       IF_rg_f3_07_EQ_0b0_08_THEN_IF_IF_rg_priv_5_ULE_ETC___d704,
	       IF_rg_f3_07_EQ_0b0_08_THEN_IF_IF_rg_priv_5_ULE_ETC___d769,
	       IF_rg_f3_07_EQ_0b10_38_THEN_SEXT_IF_rg_f3_07_E_ETC___d644,
	       _theResult_____2__h18937,
	       _theResult_____2__h30256,
	       _theResult___fst__h6478,
	       ld_val__h28004,
	       mem_req_wr_data_wdata__h3134,
	       new_ld_val__h30210,
	       new_value__h17530,
	       new_value__h7503,
	       w1__h18929,
	       w1__h30244,
	       w1__h30248;
  reg [7 : 0] mem_req_wr_data_wstrb__h3135;
  reg [2 : 0] value__h29796, x__h2950;
  reg CASE_rg_amo_funct7_BITS_6_TO_2_0b0_IF_rg_f3_07_ETC__q29,
      IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d301,
      IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d306,
      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_OR_rg_ad_ETC___d229,
      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_OR_rg_ad_ETC___d237,
      IF_rg_f3_07_EQ_0b0_08_OR_rg_f3_07_EQ_0b100_09__ETC___d251,
      IF_rg_f3_07_EQ_0b0_08_THEN_IF_IF_rg_priv_5_ULE_ETC___d313;
  wire [63 : 0] IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_1_E_ETC___d591,
		IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_IF__ETC___d1263,
		IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_ram_ETC___d577,
		IF_rg_f3_07_EQ_0b10_38_THEN_SEXT_rg_st_amo_val_ETC___d708,
		IF_rg_op_12_EQ_1_53_OR_rg_op_12_EQ_2_15_AND_rg_ETC___d787,
		_theResult___fst__h3070,
		_theResult___snd_fst__h6105,
		_theResult___snd_fst__h6176,
		_theResult___snd_fst__h6707,
		_theResult___snd_snd_fst__h6107,
		_theResult___snd_snd_fst__h6178,
		cline_fabric_addr__h25019,
		lev_0_pte_pa__h23847,
		lev_0_pte_pa_w64_fa__h23849,
		lev_1_PTN_pa__h22812,
		lev_1_pte_pa__h22814,
		lev_1_pte_pa_w64_fa__h22816,
		lev_2_pte_pa__h21917,
		lev_2_pte_pa_w64_fa__h21919,
		new_st_val__h18659,
		new_st_val__h18941,
		new_st_val__h19032,
		new_st_val__h20012,
		new_st_val__h20016,
		new_st_val__h20020,
		new_st_val__h20024,
		new_st_val__h20029,
		new_st_val__h20035,
		new_st_val__h20040,
		new_st_val__h30260,
		new_st_val__h30351,
		new_st_val__h32211,
		new_st_val__h32215,
		new_st_val__h32219,
		new_st_val__h32223,
		new_st_val__h32228,
		new_st_val__h32234,
		new_st_val__h32239,
		pa___1__h6484,
		pa___1__h6533,
		pa___1__h6602,
		pte___1__h6756,
		pte___1__h6784,
		pte___2__h6476,
		result__h13912,
		result__h13940,
		result__h13968,
		result__h13996,
		result__h14024,
		result__h14052,
		result__h14080,
		result__h14125,
		result__h14153,
		result__h14181,
		result__h14209,
		result__h14237,
		result__h14265,
		result__h14293,
		result__h14321,
		result__h14366,
		result__h14394,
		result__h14422,
		result__h14450,
		result__h14491,
		result__h14519,
		result__h14547,
		result__h14575,
		result__h14616,
		result__h14644,
		result__h14683,
		result__h14711,
		result__h28064,
		result__h28094,
		result__h28121,
		result__h28148,
		result__h28175,
		result__h28202,
		result__h28229,
		result__h28256,
		result__h28300,
		result__h28327,
		result__h28354,
		result__h28381,
		result__h28408,
		result__h28435,
		result__h28462,
		result__h28489,
		result__h28533,
		result__h28560,
		result__h28587,
		result__h28614,
		result__h28654,
		result__h28681,
		result__h28708,
		result__h28735,
		result__h28775,
		result__h28802,
		result__h28840,
		result__h28867,
		result__h30439,
		result__h31347,
		result__h31375,
		result__h31403,
		result__h31431,
		result__h31459,
		result__h31487,
		result__h31515,
		result__h31560,
		result__h31588,
		result__h31616,
		result__h31644,
		result__h31672,
		result__h31700,
		result__h31728,
		result__h31756,
		result__h31801,
		result__h31829,
		result__h31857,
		result__h31885,
		result__h31926,
		result__h31954,
		result__h31982,
		result__h32010,
		result__h32051,
		result__h32079,
		result__h32118,
		result__h32146,
		result__h7556,
		satp_pa__h2005,
		value__h6801,
		vpn_0_pa__h23846,
		vpn_1_pa__h22813,
		vpn_2_pa__h21916,
		w1___1__h19000,
		w1___1__h30319,
		w2___1__h30320,
		w2__h30250,
		word64__h7322,
		x1_avValue_pa__h6014,
		x__h15182,
		x__h30239,
		y__h7592;
  wire [55 : 0] x__h22893, x__h5206, x__h6487, x__h6536, x__h6605;
  wire [31 : 0] ld_val8004_BITS_31_TO_0__q38,
		ld_val8004_BITS_63_TO_32__q45,
		master_xactor_f_rd_dataD_OUT_BITS_34_TO_3__q3,
		master_xactor_f_rd_dataD_OUT_BITS_66_TO_35__q10,
		new_value503_BITS_31_TO_0__q31,
		rg_st_amo_val_BITS_31_TO_0__q32,
		w10244_BITS_31_TO_0__q51,
		word64322_BITS_31_TO_0__q17,
		word64322_BITS_63_TO_32__q24;
  wire [15 : 0] ld_val8004_BITS_15_TO_0__q37,
		ld_val8004_BITS_31_TO_16__q41,
		ld_val8004_BITS_47_TO_32__q44,
		ld_val8004_BITS_63_TO_48__q48,
		master_xactor_f_rd_dataD_OUT_BITS_18_TO_3__q2,
		master_xactor_f_rd_dataD_OUT_BITS_34_TO_19__q6,
		master_xactor_f_rd_dataD_OUT_BITS_50_TO_35__q9,
		master_xactor_f_rd_dataD_OUT_BITS_66_TO_51__q13,
		word64322_BITS_15_TO_0__q16,
		word64322_BITS_31_TO_16__q20,
		word64322_BITS_47_TO_32__q23,
		word64322_BITS_63_TO_48__q27;
  wire [7 : 0] ld_val8004_BITS_15_TO_8__q39,
	       ld_val8004_BITS_23_TO_16__q40,
	       ld_val8004_BITS_31_TO_24__q42,
	       ld_val8004_BITS_39_TO_32__q43,
	       ld_val8004_BITS_47_TO_40__q46,
	       ld_val8004_BITS_55_TO_48__q47,
	       ld_val8004_BITS_63_TO_56__q49,
	       ld_val8004_BITS_7_TO_0__q36,
	       master_xactor_f_rd_dataD_OUT_BITS_10_TO_3__q1,
	       master_xactor_f_rd_dataD_OUT_BITS_18_TO_11__q4,
	       master_xactor_f_rd_dataD_OUT_BITS_26_TO_19__q5,
	       master_xactor_f_rd_dataD_OUT_BITS_34_TO_27__q7,
	       master_xactor_f_rd_dataD_OUT_BITS_42_TO_35__q8,
	       master_xactor_f_rd_dataD_OUT_BITS_50_TO_43__q11,
	       master_xactor_f_rd_dataD_OUT_BITS_58_TO_51__q12,
	       master_xactor_f_rd_dataD_OUT_BITS_66_TO_59__q14,
	       strobe64__h3069,
	       strobe64__h3072,
	       strobe64__h3075,
	       word64322_BITS_15_TO_8__q18,
	       word64322_BITS_23_TO_16__q19,
	       word64322_BITS_31_TO_24__q21,
	       word64322_BITS_39_TO_32__q22,
	       word64322_BITS_47_TO_40__q25,
	       word64322_BITS_55_TO_48__q26,
	       word64322_BITS_63_TO_56__q28,
	       word64322_BITS_7_TO_0__q15;
  wire [5 : 0] shift_bits__h2917;
  wire [4 : 0] IF_rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_ETC___d413,
	       IF_rg_op_12_EQ_1_53_OR_rg_op_12_EQ_2_15_AND_rg_ETC___d412,
	       IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_T_ETC___d415;
  wire [3 : 0] access_exc_code__h2686,
	       b__h21818,
	       exc_code___1__h6376,
	       x1_avValue_exc_code__h6015;
  wire IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d309,
       IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_NOT_ETC___d243,
       IF_rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_ETC___d319,
       IF_rg_op_12_EQ_1_53_OR_rg_op_12_EQ_2_15_AND_rg_ETC___d318,
       IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_T_ETC___d449,
       NOT_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS__ETC___d300,
       NOT_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS__ETC___d305,
       NOT_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS__ETC___d308,
       NOT_cfg_verbosity_read__9_ULE_2_035___d1036,
       NOT_cfg_verbosity_read__9_ULT_2_19___d420,
       NOT_dmem_not_imem_27_AND_rg_op_12_EQ_0_13_OR_r_ETC___d355,
       NOT_dmem_not_imem_27_OR_NOT_rg_op_12_EQ_0_13_1_ETC___d134,
       NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d638,
       NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d651,
       NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d778,
       NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d790,
       NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d808,
       NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d839,
       NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d844,
       NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d850,
       NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d854,
       NOT_master_xactor_f_rd_data_first__72_BITS_2_T_ETC___d896,
       NOT_master_xactor_f_rd_data_first__72_BITS_2_T_ETC___d959,
       NOT_master_xactor_f_rd_data_first__72_BIT_3_76_ETC___d903,
       NOT_master_xactor_f_rd_data_first__72_BIT_3_76_ETC___d965,
       NOT_ram_state_and_ctag_cset_b_read__99_BIT_52__ETC___d225,
       NOT_ram_state_and_ctag_cset_b_read__99_BIT_52__ETC___d451,
       NOT_req_f3_BITS_1_TO_0_348_EQ_0b0_349_350_AND__ETC___d1369,
       NOT_rg_f3_07_EQ_0b11_44_45_OR_rg_amo_funct7_17_ETC___d310,
       NOT_rg_op_12_EQ_0_13_14_AND_NOT_rg_op_12_EQ_2__ETC___d406,
       NOT_rg_op_12_EQ_1_53_57_AND_NOT_rg_op_12_EQ_2__ETC___d460,
       NOT_rg_op_12_EQ_1_53_57_AND_NOT_rg_op_12_EQ_2__ETC___d648,
       NOT_rg_op_12_EQ_1_53_57_AND_NOT_rg_op_12_EQ_2__ETC___d775,
       NOT_rg_op_12_EQ_1_53_57_AND_NOT_rg_op_12_EQ_2__ETC___d837,
       NOT_rg_op_12_EQ_1_53_57_AND_NOT_rg_op_12_EQ_2__ETC___d842,
       NOT_rg_op_12_EQ_1_53_57_AND_NOT_rg_op_12_EQ_2__ETC___d848,
       NOT_rg_op_12_EQ_2_15_16_OR_NOT_rg_amo_funct7_1_ETC___d646,
       NOT_rg_op_12_EQ_2_15_16_OR_NOT_rg_amo_funct7_1_ETC___d773,
       NOT_rg_op_12_EQ_2_15_16_OR_NOT_rg_amo_funct7_1_ETC___d811,
       NOT_rg_op_12_EQ_2_15_16_OR_NOT_rg_amo_funct7_1_ETC___d817,
       NOT_rg_op_12_EQ_2_15_16_OR_NOT_rg_amo_funct7_1_ETC___d823,
       NOT_rg_priv_5_EQ_0b0_02_48_OR_tlb_lookup_rg_sa_ETC___d362,
       NOT_rg_priv_5_EQ_0b0_02_48_OR_tlb_lookup_rg_sa_ETC___d385,
       NOT_rg_priv_5_EQ_0b0_02_48_OR_tlb_lookup_rg_sa_ETC___d423,
       NOT_rg_priv_5_EQ_0b0_02_48_OR_tlb_lookup_rg_sa_ETC___d597,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d168,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d321,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d367,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d382,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d434,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d435,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d442,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d445,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d466,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d472,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d473,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d600,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d605,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d611,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d618,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d624,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d630,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d634,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d640,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d653,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d780,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d785,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d786,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d792,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d798,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d804,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d810,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d815,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d816,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d821,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d827,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d828,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d833,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d834,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d841,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d846,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d852,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d856,
       NOT_tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_ad_ETC___d149,
       NOT_tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_ad_ETC___d165,
       cfg_verbosity_read__9_ULE_1___d40,
       dmem_not_imem_AND_rg_op_12_EQ_0_13_OR_rg_op_12_ETC___d357,
       dmem_not_imem_OR_NOT_rg_op_12_EQ_0_13_14_AND_N_ETC___d126,
       lrsc_result__h15172,
       master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d1016,
       master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d912,
       master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922,
       master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d938,
       master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d946,
       master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d950,
       master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d981,
       master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d985,
       master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d991,
       ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204,
       ram_state_and_ctag_cset_b_read__99_BIT_52_00_A_ETC___d452,
       req_f3_BITS_1_TO_0_348_EQ_0b0_349_OR_req_f3_BI_ETC___d1378,
       rg_amo_funct7_17_BITS_6_TO_2_18_EQ_0b10_19_AND_ETC___d627,
       rg_lrsc_pa_59_EQ_IF_rg_priv_5_ULE_0b1_6_AND_rg_ETC___d260,
       rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d401,
       rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d438,
       rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d463,
       rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d467,
       rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d602,
       rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d621,
       rg_op_12_EQ_1_53_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d461,
       rg_op_12_EQ_1_53_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d649,
       rg_op_12_EQ_1_53_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d776,
       rg_op_12_EQ_1_53_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d781,
       rg_priv_5_EQ_0b0_02_AND_NOT_tlb_lookup_rg_satp_ETC___d143,
       rg_priv_5_EQ_0b0_02_AND_NOT_tlb_lookup_rg_satp_ETC___d156,
       rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d152,
       rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d323,
       rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d370,
       rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d392,
       rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d409,
       rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d410,
       rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d428,
       rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d431,
       rg_priv_5_ULE_0b1___d86,
       rg_state_9_EQ_13_063_AND_rg_op_12_EQ_0_13_OR_r_ETC___d1065,
       rg_state_9_EQ_3_26_AND_NOT_rg_op_12_EQ_0_13_14_ETC___d330,
       tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_addr_6_ETC___d132,
       tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_addr_6_ETC___d364,
       y__h6302;

  // action method set_verbosity
  assign RDY_set_verbosity = 1'd1 ;
  assign CAN_FIRE_set_verbosity = 1'd1 ;
  assign WILL_FIRE_set_verbosity = EN_set_verbosity ;

  // action method server_reset_request_put
  assign RDY_server_reset_request_put = f_reset_reqs$FULL_N ;
  assign CAN_FIRE_server_reset_request_put = f_reset_reqs$FULL_N ;
  assign WILL_FIRE_server_reset_request_put = EN_server_reset_request_put ;

  // action method server_reset_response_get
  assign RDY_server_reset_response_get =
	     !f_reset_rsps$D_OUT && f_reset_rsps$EMPTY_N ;
  assign CAN_FIRE_server_reset_response_get =
	     !f_reset_rsps$D_OUT && f_reset_rsps$EMPTY_N ;
  assign WILL_FIRE_server_reset_response_get = EN_server_reset_response_get ;

  // action method req
  assign CAN_FIRE_req = 1'd1 ;
  assign WILL_FIRE_req = EN_req ;

  // value method valid
  assign valid = dw_valid$whas ;

  // value method addr
  assign addr = rg_addr ;

  // value method word64
  always@(MUX_dw_output_ld_val$wset_1__SEL_1 or
	  ld_val__h28004 or
	  MUX_dw_output_ld_val$wset_1__SEL_2 or
	  new_ld_val__h30210 or
	  MUX_dw_output_ld_val$wset_1__SEL_3 or
	  MUX_dw_output_ld_val$wset_1__VAL_3 or
	  MUX_dw_output_ld_val$wset_1__SEL_4 or rg_ld_val)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_dw_output_ld_val$wset_1__SEL_1: word64 = ld_val__h28004;
      MUX_dw_output_ld_val$wset_1__SEL_2: word64 = new_ld_val__h30210;
      MUX_dw_output_ld_val$wset_1__SEL_3:
	  word64 = MUX_dw_output_ld_val$wset_1__VAL_3;
      MUX_dw_output_ld_val$wset_1__SEL_4: word64 = rg_ld_val;
      default: word64 = 64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end

  // value method st_amo_val
  assign st_amo_val =
	     MUX_dw_output_ld_val$wset_1__SEL_3 ? 64'd0 : rg_st_amo_val ;

  // value method exc
  assign exc = rg_state == 5'd4 ;

  // value method exc_code
  assign exc_code = rg_exc_code ;

  // action method server_flush_request_put
  assign RDY_server_flush_request_put = f_reset_reqs$FULL_N ;
  assign CAN_FIRE_server_flush_request_put = f_reset_reqs$FULL_N ;
  assign WILL_FIRE_server_flush_request_put = EN_server_flush_request_put ;

  // action method server_flush_response_get
  assign RDY_server_flush_response_get =
	     f_reset_rsps$D_OUT && f_reset_rsps$EMPTY_N ;
  assign CAN_FIRE_server_flush_response_get =
	     f_reset_rsps$D_OUT && f_reset_rsps$EMPTY_N ;
  assign WILL_FIRE_server_flush_response_get = EN_server_flush_response_get ;

  // action method tlb_flush
  assign RDY_tlb_flush = 1'd1 ;
  assign CAN_FIRE_tlb_flush = 1'd1 ;
  assign WILL_FIRE_tlb_flush = EN_tlb_flush ;

  // value method mem_master_m_awvalid
  assign mem_master_awvalid = master_xactor_f_wr_addr$EMPTY_N ;

  // value method mem_master_m_awid
  assign mem_master_awid = master_xactor_f_wr_addr$D_OUT[96:93] ;

  // value method mem_master_m_awaddr
  assign mem_master_awaddr = master_xactor_f_wr_addr$D_OUT[92:29] ;

  // value method mem_master_m_awlen
  assign mem_master_awlen = master_xactor_f_wr_addr$D_OUT[28:21] ;

  // value method mem_master_m_awsize
  assign mem_master_awsize = master_xactor_f_wr_addr$D_OUT[20:18] ;

  // value method mem_master_m_awburst
  assign mem_master_awburst = master_xactor_f_wr_addr$D_OUT[17:16] ;

  // value method mem_master_m_awlock
  assign mem_master_awlock = master_xactor_f_wr_addr$D_OUT[15] ;

  // value method mem_master_m_awcache
  assign mem_master_awcache = master_xactor_f_wr_addr$D_OUT[14:11] ;

  // value method mem_master_m_awprot
  assign mem_master_awprot = master_xactor_f_wr_addr$D_OUT[10:8] ;

  // value method mem_master_m_awqos
  assign mem_master_awqos = master_xactor_f_wr_addr$D_OUT[7:4] ;

  // value method mem_master_m_awregion
  assign mem_master_awregion = master_xactor_f_wr_addr$D_OUT[3:0] ;

  // action method mem_master_m_awready
  assign CAN_FIRE_mem_master_m_awready = 1'd1 ;
  assign WILL_FIRE_mem_master_m_awready = 1'd1 ;

  // value method mem_master_m_wvalid
  assign mem_master_wvalid = master_xactor_f_wr_data$EMPTY_N ;

  // value method mem_master_m_wdata
  assign mem_master_wdata = master_xactor_f_wr_data$D_OUT[72:9] ;

  // value method mem_master_m_wstrb
  assign mem_master_wstrb = master_xactor_f_wr_data$D_OUT[8:1] ;

  // value method mem_master_m_wlast
  assign mem_master_wlast = master_xactor_f_wr_data$D_OUT[0] ;

  // action method mem_master_m_wready
  assign CAN_FIRE_mem_master_m_wready = 1'd1 ;
  assign WILL_FIRE_mem_master_m_wready = 1'd1 ;

  // action method mem_master_m_bvalid
  assign CAN_FIRE_mem_master_m_bvalid = 1'd1 ;
  assign WILL_FIRE_mem_master_m_bvalid = 1'd1 ;

  // value method mem_master_m_bready
  assign mem_master_bready = master_xactor_f_wr_resp$FULL_N ;

  // value method mem_master_m_arvalid
  assign mem_master_arvalid = master_xactor_f_rd_addr$EMPTY_N ;

  // value method mem_master_m_arid
  assign mem_master_arid = master_xactor_f_rd_addr$D_OUT[96:93] ;

  // value method mem_master_m_araddr
  assign mem_master_araddr = master_xactor_f_rd_addr$D_OUT[92:29] ;

  // value method mem_master_m_arlen
  assign mem_master_arlen = master_xactor_f_rd_addr$D_OUT[28:21] ;

  // value method mem_master_m_arsize
  assign mem_master_arsize = master_xactor_f_rd_addr$D_OUT[20:18] ;

  // value method mem_master_m_arburst
  assign mem_master_arburst = master_xactor_f_rd_addr$D_OUT[17:16] ;

  // value method mem_master_m_arlock
  assign mem_master_arlock = master_xactor_f_rd_addr$D_OUT[15] ;

  // value method mem_master_m_arcache
  assign mem_master_arcache = master_xactor_f_rd_addr$D_OUT[14:11] ;

  // value method mem_master_m_arprot
  assign mem_master_arprot = master_xactor_f_rd_addr$D_OUT[10:8] ;

  // value method mem_master_m_arqos
  assign mem_master_arqos = master_xactor_f_rd_addr$D_OUT[7:4] ;

  // value method mem_master_m_arregion
  assign mem_master_arregion = master_xactor_f_rd_addr$D_OUT[3:0] ;

  // action method mem_master_m_arready
  assign CAN_FIRE_mem_master_m_arready = 1'd1 ;
  assign WILL_FIRE_mem_master_m_arready = 1'd1 ;

  // action method mem_master_m_rvalid
  assign CAN_FIRE_mem_master_m_rvalid = 1'd1 ;
  assign WILL_FIRE_mem_master_m_rvalid = 1'd1 ;

  // value method mem_master_m_rready
  assign mem_master_rready = master_xactor_f_rd_data$FULL_N ;

  // submodule f_fabric_write_reqs
  FIFO2 #(.width(32'd131), .guarded(32'd1)) f_fabric_write_reqs(.RST(RST_N),
								.CLK(CLK),
								.D_IN(f_fabric_write_reqs$D_IN),
								.ENQ(f_fabric_write_reqs$ENQ),
								.DEQ(f_fabric_write_reqs$DEQ),
								.CLR(f_fabric_write_reqs$CLR),
								.D_OUT(f_fabric_write_reqs$D_OUT),
								.FULL_N(f_fabric_write_reqs$FULL_N),
								.EMPTY_N(f_fabric_write_reqs$EMPTY_N));

  // submodule f_pte_writebacks
  FIFO2 #(.width(32'd128), .guarded(32'd1)) f_pte_writebacks(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(f_pte_writebacks$D_IN),
							     .ENQ(f_pte_writebacks$ENQ),
							     .DEQ(f_pte_writebacks$DEQ),
							     .CLR(f_pte_writebacks$CLR),
							     .D_OUT(f_pte_writebacks$D_OUT),
							     .FULL_N(f_pte_writebacks$FULL_N),
							     .EMPTY_N(f_pte_writebacks$EMPTY_N));

  // submodule f_reset_reqs
  FIFO2 #(.width(32'd1), .guarded(32'd1)) f_reset_reqs(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(f_reset_reqs$D_IN),
						       .ENQ(f_reset_reqs$ENQ),
						       .DEQ(f_reset_reqs$DEQ),
						       .CLR(f_reset_reqs$CLR),
						       .D_OUT(f_reset_reqs$D_OUT),
						       .FULL_N(f_reset_reqs$FULL_N),
						       .EMPTY_N(f_reset_reqs$EMPTY_N));

  // submodule f_reset_rsps
  FIFO2 #(.width(32'd1), .guarded(32'd1)) f_reset_rsps(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(f_reset_rsps$D_IN),
						       .ENQ(f_reset_rsps$ENQ),
						       .DEQ(f_reset_rsps$DEQ),
						       .CLR(f_reset_rsps$CLR),
						       .D_OUT(f_reset_rsps$D_OUT),
						       .FULL_N(f_reset_rsps$FULL_N),
						       .EMPTY_N(f_reset_rsps$EMPTY_N));

  // submodule master_xactor_f_rd_addr
  FIFO2 #(.width(32'd97),
	  .guarded(32'd1)) master_xactor_f_rd_addr(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(master_xactor_f_rd_addr$D_IN),
						   .ENQ(master_xactor_f_rd_addr$ENQ),
						   .DEQ(master_xactor_f_rd_addr$DEQ),
						   .CLR(master_xactor_f_rd_addr$CLR),
						   .D_OUT(master_xactor_f_rd_addr$D_OUT),
						   .FULL_N(master_xactor_f_rd_addr$FULL_N),
						   .EMPTY_N(master_xactor_f_rd_addr$EMPTY_N));

  // submodule master_xactor_f_rd_data
  FIFO2 #(.width(32'd71),
	  .guarded(32'd1)) master_xactor_f_rd_data(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(master_xactor_f_rd_data$D_IN),
						   .ENQ(master_xactor_f_rd_data$ENQ),
						   .DEQ(master_xactor_f_rd_data$DEQ),
						   .CLR(master_xactor_f_rd_data$CLR),
						   .D_OUT(master_xactor_f_rd_data$D_OUT),
						   .FULL_N(master_xactor_f_rd_data$FULL_N),
						   .EMPTY_N(master_xactor_f_rd_data$EMPTY_N));

  // submodule master_xactor_f_wr_addr
  FIFO2 #(.width(32'd97),
	  .guarded(32'd1)) master_xactor_f_wr_addr(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(master_xactor_f_wr_addr$D_IN),
						   .ENQ(master_xactor_f_wr_addr$ENQ),
						   .DEQ(master_xactor_f_wr_addr$DEQ),
						   .CLR(master_xactor_f_wr_addr$CLR),
						   .D_OUT(master_xactor_f_wr_addr$D_OUT),
						   .FULL_N(master_xactor_f_wr_addr$FULL_N),
						   .EMPTY_N(master_xactor_f_wr_addr$EMPTY_N));

  // submodule master_xactor_f_wr_data
  FIFO2 #(.width(32'd73),
	  .guarded(32'd1)) master_xactor_f_wr_data(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(master_xactor_f_wr_data$D_IN),
						   .ENQ(master_xactor_f_wr_data$ENQ),
						   .DEQ(master_xactor_f_wr_data$DEQ),
						   .CLR(master_xactor_f_wr_data$CLR),
						   .D_OUT(master_xactor_f_wr_data$D_OUT),
						   .FULL_N(master_xactor_f_wr_data$FULL_N),
						   .EMPTY_N(master_xactor_f_wr_data$EMPTY_N));

  // submodule master_xactor_f_wr_resp
  FIFO2 #(.width(32'd6), .guarded(32'd1)) master_xactor_f_wr_resp(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(master_xactor_f_wr_resp$D_IN),
								  .ENQ(master_xactor_f_wr_resp$ENQ),
								  .DEQ(master_xactor_f_wr_resp$DEQ),
								  .CLR(master_xactor_f_wr_resp$CLR),
								  .D_OUT(master_xactor_f_wr_resp$D_OUT),
								  .FULL_N(master_xactor_f_wr_resp$FULL_N),
								  .EMPTY_N(master_xactor_f_wr_resp$EMPTY_N));

  // submodule ram_state_and_ctag_cset
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd6),
	  .DATA_WIDTH(32'd53),
	  .MEMSIZE(7'd64)) ram_state_and_ctag_cset(.CLKA(CLK),
						   .CLKB(CLK),
						   .ADDRA(ram_state_and_ctag_cset$ADDRA),
						   .ADDRB(ram_state_and_ctag_cset$ADDRB),
						   .DIA(ram_state_and_ctag_cset$DIA),
						   .DIB(ram_state_and_ctag_cset$DIB),
						   .WEA(ram_state_and_ctag_cset$WEA),
						   .WEB(ram_state_and_ctag_cset$WEB),
						   .ENA(ram_state_and_ctag_cset$ENA),
						   .ENB(ram_state_and_ctag_cset$ENB),
						   .DOA(),
						   .DOB(ram_state_and_ctag_cset$DOB));

  // submodule ram_word64_set
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd9),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(10'd512)) ram_word64_set(.CLKA(CLK),
					    .CLKB(CLK),
					    .ADDRA(ram_word64_set$ADDRA),
					    .ADDRB(ram_word64_set$ADDRB),
					    .DIA(ram_word64_set$DIA),
					    .DIB(ram_word64_set$DIB),
					    .WEA(ram_word64_set$WEA),
					    .WEB(ram_word64_set$WEB),
					    .ENA(ram_word64_set$ENA),
					    .ENB(ram_word64_set$ENB),
					    .DOA(),
					    .DOB(ram_word64_set$DOB));

  // submodule soc_map
  mkSoC_Map soc_map(.CLK(CLK),
		    .RST_N(RST_N),
		    .m_is_IO_addr_addr(soc_map$m_is_IO_addr_addr),
		    .m_is_mem_addr_addr(soc_map$m_is_mem_addr_addr),
		    .m_is_near_mem_IO_addr_addr(soc_map$m_is_near_mem_IO_addr_addr),
		    .m_plic_addr_base(),
		    .m_plic_addr_size(),
		    .m_plic_addr_lim(),
		    .m_near_mem_io_addr_base(),
		    .m_near_mem_io_addr_size(),
		    .m_near_mem_io_addr_lim(),
		    .m_flash_mem_addr_base(),
		    .m_flash_mem_addr_size(),
		    .m_flash_mem_addr_lim(),
		    .m_ethernet_0_addr_base(),
		    .m_ethernet_0_addr_size(),
		    .m_ethernet_0_addr_lim(),
		    .m_dma_0_addr_base(),
		    .m_dma_0_addr_size(),
		    .m_dma_0_addr_lim(),
		    .m_uart16550_0_addr_base(),
		    .m_uart16550_0_addr_size(),
		    .m_uart16550_0_addr_lim(),
		    .m_gpio_0_addr_base(),
		    .m_gpio_0_addr_size(),
		    .m_gpio_0_addr_lim(),
		    .m_boot_rom_addr_base(),
		    .m_boot_rom_addr_size(),
		    .m_boot_rom_addr_lim(),
		    .m_ddr4_0_uncached_addr_base(),
		    .m_ddr4_0_uncached_addr_size(),
		    .m_ddr4_0_uncached_addr_lim(),
		    .m_ddr4_0_cached_addr_base(),
		    .m_ddr4_0_cached_addr_size(),
		    .m_ddr4_0_cached_addr_lim(),
		    .m_is_mem_addr(soc_map$m_is_mem_addr),
		    .m_is_IO_addr(),
		    .m_is_near_mem_IO_addr(),
		    .m_pc_reset_value(),
		    .m_mtvec_reset_value(),
		    .m_nmivec_reset_value());

  // submodule tlb
  mkTLB #(.dmem_not_imem(dmem_not_imem)) tlb(.CLK(CLK),
					     .RST_N(RST_N),
					     .insert_asid(tlb$insert_asid),
					     .insert_level(tlb$insert_level),
					     .insert_pte(tlb$insert_pte),
					     .insert_pte_pa(tlb$insert_pte_pa),
					     .insert_vpn(tlb$insert_vpn),
					     .lookup_asid(tlb$lookup_asid),
					     .lookup_vpn(tlb$lookup_vpn),
					     .EN_flush(tlb$EN_flush),
					     .EN_insert(tlb$EN_insert),
					     .RDY_flush(),
					     .lookup(tlb$lookup),
					     .RDY_lookup(tlb$RDY_lookup),
					     .RDY_insert(tlb$RDY_insert));

  // rule RL_rl_fabric_send_write_req
  assign CAN_FIRE_RL_rl_fabric_send_write_req =
	     f_fabric_write_reqs$EMPTY_N && master_xactor_f_wr_addr$FULL_N &&
	     master_xactor_f_wr_data$FULL_N ;
  assign WILL_FIRE_RL_rl_fabric_send_write_req =
	     CAN_FIRE_RL_rl_fabric_send_write_req ;

  // rule RL_rl_reset
  assign CAN_FIRE_RL_rl_reset =
	     (rg_cset_in_cache != 6'd63 ||
	      f_reset_reqs$EMPTY_N && f_reset_rsps$FULL_N) &&
	     rg_state == 5'd1 ;
  assign WILL_FIRE_RL_rl_reset = CAN_FIRE_RL_rl_reset ;

  // rule RL_rl_shift_sb_to_load_delay
  assign CAN_FIRE_RL_rl_shift_sb_to_load_delay = 1'd1 ;
  assign WILL_FIRE_RL_rl_shift_sb_to_load_delay = 1'd1 ;

  // rule RL_rl_probe_and_immed_rsp
  assign CAN_FIRE_RL_rl_probe_and_immed_rsp =
	     (cfg_verbosity_read__9_ULE_1___d40 || tlb$RDY_lookup) &&
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$RDY_lookup) &&
	     rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d323 &&
	     rg_state_9_EQ_3_26_AND_NOT_rg_op_12_EQ_0_13_14_ETC___d330 ;
  assign WILL_FIRE_RL_rl_probe_and_immed_rsp =
	     CAN_FIRE_RL_rl_probe_and_immed_rsp &&
	     !WILL_FIRE_RL_rl_start_reset ;

  // rule RL_rl_start_tlb_refill
  assign CAN_FIRE_RL_rl_start_tlb_refill =
	     master_xactor_f_rd_addr$FULL_N && rg_state == 5'd5 &&
	     b__h21818 == 4'd0 ;
  assign WILL_FIRE_RL_rl_start_tlb_refill =
	     CAN_FIRE_RL_rl_start_tlb_refill && !WILL_FIRE_RL_rl_start_reset ;

  // rule RL_rl_ptw_level_2
  assign CAN_FIRE_RL_rl_ptw_level_2 =
	     master_xactor_f_rd_data$EMPTY_N &&
	     NOT_master_xactor_f_rd_data_first__72_BITS_2_T_ETC___d896 &&
	     rg_state == 5'd6 ;
  assign WILL_FIRE_RL_rl_ptw_level_2 =
	     CAN_FIRE_RL_rl_ptw_level_2 && !WILL_FIRE_RL_rl_start_reset ;

  // rule RL_rl_ptw_level_1
  assign CAN_FIRE_RL_rl_ptw_level_1 =
	     master_xactor_f_rd_data$EMPTY_N &&
	     NOT_master_xactor_f_rd_data_first__72_BITS_2_T_ETC___d959 &&
	     rg_state == 5'd7 ;
  assign WILL_FIRE_RL_rl_ptw_level_1 =
	     CAN_FIRE_RL_rl_ptw_level_1 && !WILL_FIRE_RL_rl_start_reset ;

  // rule RL_rl_ptw_level_0
  assign CAN_FIRE_RL_rl_ptw_level_0 =
	     master_xactor_f_rd_data$EMPTY_N &&
	     (master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 ||
	      !master_xactor_f_rd_data$D_OUT[3] ||
	      !master_xactor_f_rd_data$D_OUT[4] &&
	      master_xactor_f_rd_data$D_OUT[5] ||
	      !master_xactor_f_rd_data$D_OUT[6] &&
	      !master_xactor_f_rd_data$D_OUT[4] ||
	      tlb$RDY_insert) &&
	     rg_state == 5'd8 ;
  assign WILL_FIRE_RL_rl_ptw_level_0 =
	     CAN_FIRE_RL_rl_ptw_level_0 && !WILL_FIRE_RL_rl_start_reset ;

  // rule RL_rl_start_cache_refill
  assign CAN_FIRE_RL_rl_start_cache_refill =
	     master_xactor_f_rd_addr$FULL_N && rg_state == 5'd9 &&
	     b__h21818 == 4'd0 ;
  assign WILL_FIRE_RL_rl_start_cache_refill =
	     CAN_FIRE_RL_rl_start_cache_refill &&
	     !WILL_FIRE_RL_rl_start_reset &&
	     !EN_req ;

  // rule RL_rl_cache_refill_rsps_loop
  assign CAN_FIRE_RL_rl_cache_refill_rsps_loop =
	     master_xactor_f_rd_data$EMPTY_N && rg_state == 5'd10 ;
  assign WILL_FIRE_RL_rl_cache_refill_rsps_loop =
	     CAN_FIRE_RL_rl_cache_refill_rsps_loop &&
	     !WILL_FIRE_RL_rl_start_reset &&
	     !EN_req ;

  // rule RL_rl_rereq
  assign CAN_FIRE_RL_rl_rereq = rg_state == 5'd11 ;
  assign WILL_FIRE_RL_rl_rereq =
	     CAN_FIRE_RL_rl_rereq && !WILL_FIRE_RL_rl_start_reset && !EN_req ;

  // rule RL_rl_ST_AMO_response
  assign CAN_FIRE_RL_rl_ST_AMO_response = rg_state == 5'd12 ;
  assign WILL_FIRE_RL_rl_ST_AMO_response = CAN_FIRE_RL_rl_ST_AMO_response ;

  // rule RL_rl_io_read_req
  assign CAN_FIRE_RL_rl_io_read_req =
	     master_xactor_f_rd_addr$FULL_N &&
	     rg_state_9_EQ_13_063_AND_rg_op_12_EQ_0_13_OR_r_ETC___d1065 ;
  assign WILL_FIRE_RL_rl_io_read_req =
	     CAN_FIRE_RL_rl_io_read_req && !WILL_FIRE_RL_rl_start_reset ;

  // rule RL_rl_io_read_rsp
  assign CAN_FIRE_RL_rl_io_read_rsp =
	     master_xactor_f_rd_data$EMPTY_N && rg_state == 5'd14 ;
  assign WILL_FIRE_RL_rl_io_read_rsp =
	     CAN_FIRE_RL_rl_io_read_rsp && !WILL_FIRE_RL_rl_start_reset ;

  // rule RL_rl_maintain_io_read_rsp
  assign CAN_FIRE_RL_rl_maintain_io_read_rsp = rg_state == 5'd15 ;
  assign WILL_FIRE_RL_rl_maintain_io_read_rsp =
	     CAN_FIRE_RL_rl_maintain_io_read_rsp ;

  // rule RL_rl_io_write_req
  assign CAN_FIRE_RL_rl_io_write_req =
	     f_fabric_write_reqs$FULL_N && rg_state == 5'd13 &&
	     rg_op == 2'd1 ;
  assign WILL_FIRE_RL_rl_io_write_req =
	     CAN_FIRE_RL_rl_io_write_req && !WILL_FIRE_RL_rl_start_reset ;

  // rule RL_rl_io_AMO_SC_req
  assign CAN_FIRE_RL_rl_io_AMO_SC_req =
	     rg_state == 5'd13 && rg_op == 2'd2 &&
	     rg_amo_funct7[6:2] == 5'b00011 ;
  assign WILL_FIRE_RL_rl_io_AMO_SC_req =
	     CAN_FIRE_RL_rl_io_AMO_SC_req && !WILL_FIRE_RL_rl_start_reset ;

  // rule RL_rl_io_AMO_op_req
  assign CAN_FIRE_RL_rl_io_AMO_op_req =
	     master_xactor_f_rd_addr$FULL_N && rg_state == 5'd13 &&
	     rg_op == 2'd2 &&
	     rg_amo_funct7[6:2] != 5'b00010 &&
	     rg_amo_funct7[6:2] != 5'b00011 ;
  assign WILL_FIRE_RL_rl_io_AMO_op_req =
	     CAN_FIRE_RL_rl_io_AMO_op_req && !WILL_FIRE_RL_rl_start_reset ;

  // rule RL_rl_writeback_updated_PTE
  assign CAN_FIRE_RL_rl_writeback_updated_PTE =
	     f_pte_writebacks$EMPTY_N && f_fabric_write_reqs$FULL_N ;
  assign WILL_FIRE_RL_rl_writeback_updated_PTE =
	     CAN_FIRE_RL_rl_writeback_updated_PTE &&
	     !WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	     !WILL_FIRE_RL_rl_io_write_req &&
	     !WILL_FIRE_RL_rl_probe_and_immed_rsp ;

  // rule RL_rl_io_AMO_read_rsp
  assign CAN_FIRE_RL_rl_io_AMO_read_rsp =
	     master_xactor_f_rd_data$EMPTY_N &&
	     (master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 ||
	      f_fabric_write_reqs$FULL_N) &&
	     rg_state == 5'd16 ;
  assign WILL_FIRE_RL_rl_io_AMO_read_rsp =
	     CAN_FIRE_RL_rl_io_AMO_read_rsp && !WILL_FIRE_RL_rl_start_reset ;

  // rule RL_rl_discard_write_rsp
  assign CAN_FIRE_RL_rl_discard_write_rsp =
	     b__h21818 != 4'd0 && master_xactor_f_wr_resp$EMPTY_N ;
  assign WILL_FIRE_RL_rl_discard_write_rsp =
	     CAN_FIRE_RL_rl_discard_write_rsp ;

  // rule RL_rl_drive_exception_rsp
  assign CAN_FIRE_RL_rl_drive_exception_rsp = rg_state == 5'd4 ;
  assign WILL_FIRE_RL_rl_drive_exception_rsp = rg_state == 5'd4 ;

  // rule RL_rl_start_reset
  assign CAN_FIRE_RL_rl_start_reset =
	     f_reset_reqs$EMPTY_N && rg_state != 5'd1 ;
  assign WILL_FIRE_RL_rl_start_reset = CAN_FIRE_RL_rl_start_reset ;

  // inputs to muxes for submodule ports
  assign MUX_dw_output_ld_val$wset_1__SEL_1 =
	     WILL_FIRE_RL_rl_io_read_rsp &&
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 ;
  assign MUX_dw_output_ld_val$wset_1__SEL_2 =
	     WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 ;
  assign MUX_dw_output_ld_val$wset_1__SEL_3 =
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d473 ;
  assign MUX_dw_output_ld_val$wset_1__SEL_4 =
	     WILL_FIRE_RL_rl_maintain_io_read_rsp ||
	     WILL_FIRE_RL_rl_ST_AMO_response ;
  assign MUX_f_fabric_write_reqs$enq_1__SEL_2 =
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d786 ;
  assign MUX_master_xactor_f_rd_addr$enq_1__SEL_1 =
	     WILL_FIRE_RL_rl_ptw_level_2 &&
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	     master_xactor_f_rd_data$D_OUT[3] &&
	     !master_xactor_f_rd_data$D_OUT[5] &&
	     !master_xactor_f_rd_data$D_OUT[6] &&
	     !master_xactor_f_rd_data$D_OUT[4] ;
  assign MUX_master_xactor_f_rd_addr$enq_1__SEL_2 =
	     WILL_FIRE_RL_rl_ptw_level_1 &&
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	     master_xactor_f_rd_data$D_OUT[3] &&
	     !master_xactor_f_rd_data$D_OUT[5] &&
	     !master_xactor_f_rd_data$D_OUT[6] &&
	     !master_xactor_f_rd_data$D_OUT[4] ;
  assign MUX_master_xactor_f_rd_addr$enq_1__SEL_3 =
	     WILL_FIRE_RL_rl_io_AMO_op_req || WILL_FIRE_RL_rl_io_read_req ;
  assign MUX_ram_state_and_ctag_cset$b_put_1__SEL_1 =
	     EN_req &&
	     req_f3_BITS_1_TO_0_348_EQ_0b0_349_OR_req_f3_BI_ETC___d1378 ;
  assign MUX_ram_word64_set$a_put_1__SEL_1 =
	     WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 ;
  assign MUX_ram_word64_set$b_put_1__SEL_2 =
	     WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	     rg_word64_set_in_cache[2:0] != 3'd7 ;
  assign MUX_rg_error_during_refill$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	     master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 ;
  assign MUX_rg_exc_code$write_1__SEL_1 =
	     EN_req &&
	     NOT_req_f3_BITS_1_TO_0_348_EQ_0b0_349_350_AND__ETC___d1369 ;
  assign MUX_rg_exc_code$write_1__SEL_2 =
	     WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	     master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 ;
  assign MUX_rg_exc_code$write_1__SEL_3 =
	     WILL_FIRE_RL_rl_io_read_rsp &&
	     master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 ;
  assign MUX_rg_exc_code$write_1__SEL_5 =
	     WILL_FIRE_RL_rl_ptw_level_0 &&
	     (!master_xactor_f_rd_data$D_OUT[3] ||
	      !master_xactor_f_rd_data$D_OUT[4] &&
	      master_xactor_f_rd_data$D_OUT[5] ||
	      !master_xactor_f_rd_data$D_OUT[6] &&
	      !master_xactor_f_rd_data$D_OUT[4] ||
	      master_xactor_f_rd_data$D_OUT[2:1] != 2'b0) ;
  assign MUX_rg_exc_code$write_1__SEL_6 =
	     WILL_FIRE_RL_rl_ptw_level_1 &&
	     NOT_master_xactor_f_rd_data_first__72_BIT_3_76_ETC___d965 ;
  assign MUX_rg_exc_code$write_1__SEL_7 =
	     WILL_FIRE_RL_rl_ptw_level_2 &&
	     NOT_master_xactor_f_rd_data_first__72_BIT_3_76_ETC___d903 ;
  assign MUX_rg_exc_code$write_1__SEL_8 =
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d152 ;
  assign MUX_rg_ld_val$write_1__SEL_2 =
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d640 ;
  assign MUX_rg_lrsc_valid$write_1__SEL_2 =
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d466 ;
  assign MUX_rg_state$write_1__SEL_11 =
	     WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	     rg_word64_set_in_cache[2:0] == 3'd7 ;
  assign MUX_rg_state$write_1__SEL_17 =
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d410 ;
  assign MUX_rg_state$write_1__SEL_18 =
	     WILL_FIRE_RL_rl_reset && rg_cset_in_cache == 6'd63 ;
  assign MUX_tlb$insert_1__SEL_2 =
	     WILL_FIRE_RL_rl_ptw_level_2 &&
	     master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d946 ;
  assign MUX_tlb$insert_1__SEL_3 =
	     WILL_FIRE_RL_rl_ptw_level_1 &&
	     master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d981 ;
  assign MUX_tlb$insert_1__SEL_4 =
	     WILL_FIRE_RL_rl_ptw_level_0 &&
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	     master_xactor_f_rd_data$D_OUT[3] &&
	     (master_xactor_f_rd_data$D_OUT[4] ||
	      !master_xactor_f_rd_data$D_OUT[5]) &&
	     (master_xactor_f_rd_data$D_OUT[6] ||
	      master_xactor_f_rd_data$D_OUT[4]) ;
  assign MUX_tlb$insert_2__SEL_1 =
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d392 ;
  assign MUX_dw_output_ld_val$wset_1__VAL_3 =
	     (rg_op == 2'd0 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00010) ?
	       new_value__h7503 :
	       new_value__h17530 ;
  assign MUX_f_fabric_write_reqs$enq_1__VAL_1 = { rg_f3, rg_pa, x__h30239 } ;
  assign MUX_f_fabric_write_reqs$enq_1__VAL_2 =
	     { rg_f3,
	       x1_avValue_pa__h6014,
	       IF_rg_op_12_EQ_1_53_OR_rg_op_12_EQ_2_15_AND_rg_ETC___d787 } ;
  assign MUX_f_fabric_write_reqs$enq_1__VAL_3 =
	     { 3'b011, f_pte_writebacks$D_OUT } ;
  assign MUX_f_fabric_write_reqs$enq_1__VAL_4 =
	     { rg_f3, rg_pa, rg_st_amo_val } ;
  assign MUX_master_xactor_f_rd_addr$enq_1__VAL_1 =
	     { 4'd0, lev_1_pte_pa_w64_fa__h22816, 29'd851968 } ;
  assign MUX_master_xactor_f_rd_addr$enq_1__VAL_2 =
	     { 4'd0, lev_0_pte_pa_w64_fa__h23849, 29'd851968 } ;
  assign MUX_master_xactor_f_rd_addr$enq_1__VAL_3 =
	     { 4'd0, rg_pa, 8'd0, value__h29796, 18'd65536 } ;
  assign MUX_master_xactor_f_rd_addr$enq_1__VAL_4 =
	     { 4'd0, lev_2_pte_pa_w64_fa__h21919, 29'd851968 } ;
  assign MUX_master_xactor_f_rd_addr$enq_1__VAL_5 =
	     { 4'd0, cline_fabric_addr__h25019, 29'd15532032 } ;
  assign MUX_ram_state_and_ctag_cset$a_put_3__VAL_1 = { 1'd1, rg_pa[63:12] } ;
  assign MUX_ram_word64_set$a_put_3__VAL_2 =
	     (rg_op == 2'd1 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00011) ?
	       IF_rg_f3_07_EQ_0b0_08_THEN_IF_IF_rg_priv_5_ULE_ETC___d704 :
	       IF_rg_f3_07_EQ_0b0_08_THEN_IF_IF_rg_priv_5_ULE_ETC___d769 ;
  assign MUX_ram_word64_set$b_put_2__VAL_2 = rg_word64_set_in_cache + 9'd1 ;
  assign MUX_ram_word64_set$b_put_2__VAL_4 = { rg_addr[11:6], 3'd0 } ;
  assign MUX_rg_cset_in_cache$write_1__VAL_1 = rg_cset_in_cache + 6'd1 ;
  assign MUX_rg_exc_code$write_1__VAL_1 = (req_op == 2'd0) ? 4'd4 : 4'd6 ;
  assign MUX_rg_exc_code$write_1__VAL_5 =
	     (master_xactor_f_rd_data$D_OUT[2:1] == 2'b0) ?
	       exc_code___1__h6376 :
	       access_exc_code__h2686 ;
  assign MUX_rg_ld_val$write_1__VAL_2 =
	     (rg_op == 2'd1 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00011) ?
	       x__h15182 :
	       IF_rg_f3_07_EQ_0b10_38_THEN_SEXT_IF_rg_f3_07_E_ETC___d644 ;
  assign MUX_rg_state$write_1__VAL_2 =
	     NOT_req_f3_BITS_1_TO_0_348_EQ_0b0_349_350_AND__ETC___d1369 ?
	       5'd4 :
	       5'd3 ;
  assign MUX_rg_state$write_1__VAL_4 =
	     (master_xactor_f_rd_data$D_OUT[2:1] == 2'b0) ? 5'd15 : 5'd4 ;
  assign MUX_rg_state$write_1__VAL_11 =
	     (master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 ||
	      rg_error_during_refill) ?
	       5'd4 :
	       5'd11 ;
  assign MUX_rg_state$write_1__VAL_13 =
	     (master_xactor_f_rd_data$D_OUT[2:1] == 2'b0) ?
	       ((!master_xactor_f_rd_data$D_OUT[3] ||
		 !master_xactor_f_rd_data$D_OUT[4] &&
		 master_xactor_f_rd_data$D_OUT[5] ||
		 !master_xactor_f_rd_data$D_OUT[6] &&
		 !master_xactor_f_rd_data$D_OUT[4]) ?
		  5'd4 :
		  5'd11) :
	       5'd4 ;
  assign MUX_rg_state$write_1__VAL_14 =
	     (master_xactor_f_rd_data$D_OUT[2:1] == 2'b0) ?
	       ((!master_xactor_f_rd_data$D_OUT[3] ||
		 !master_xactor_f_rd_data$D_OUT[4] &&
		 master_xactor_f_rd_data$D_OUT[5]) ?
		  5'd4 :
		  ((!master_xactor_f_rd_data$D_OUT[6] &&
		    !master_xactor_f_rd_data$D_OUT[4]) ?
		     5'd8 :
		     ((master_xactor_f_rd_data$D_OUT[21:13] == 9'd0) ?
			5'd11 :
			5'd4))) :
	       5'd4 ;
  assign MUX_rg_state$write_1__VAL_15 =
	     (master_xactor_f_rd_data$D_OUT[2:1] == 2'b0) ?
	       ((!master_xactor_f_rd_data$D_OUT[3] ||
		 !master_xactor_f_rd_data$D_OUT[4] &&
		 master_xactor_f_rd_data$D_OUT[5]) ?
		  5'd4 :
		  ((!master_xactor_f_rd_data$D_OUT[6] &&
		    !master_xactor_f_rd_data$D_OUT[4]) ?
		     5'd7 :
		     ((master_xactor_f_rd_data$D_OUT[30:22] != 9'd0 ||
		       master_xactor_f_rd_data$D_OUT[21:13] != 9'd0) ?
			5'd4 :
			5'd11))) :
	       5'd4 ;
  assign MUX_rg_state$write_1__VAL_17 =
	     (rg_priv_5_ULE_0b1___d86 && rg_satp[63:60] == 4'd8 &&
	      !tlb$lookup[130]) ?
	       5'd5 :
	       IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_T_ETC___d415 ;

  // inlined wires
  assign dw_valid$whas =
	     (WILL_FIRE_RL_rl_io_read_rsp ||
	      WILL_FIRE_RL_rl_io_AMO_read_rsp) &&
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 ||
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d473 ||
	     WILL_FIRE_RL_rl_drive_exception_rsp ||
	     WILL_FIRE_RL_rl_maintain_io_read_rsp ||
	     WILL_FIRE_RL_rl_ST_AMO_response ;
  assign ctr_wr_rsps_pending_crg$port0__write_1 =
	     ctr_wr_rsps_pending_crg + 4'd1 ;
  assign ctr_wr_rsps_pending_crg$port1__write_1 = b__h21818 - 4'd1 ;
  assign ctr_wr_rsps_pending_crg$port2__read =
	     CAN_FIRE_RL_rl_discard_write_rsp ?
	       ctr_wr_rsps_pending_crg$port1__write_1 :
	       b__h21818 ;
  assign ctr_wr_rsps_pending_crg$EN_port2__write =
	     WILL_FIRE_RL_rl_start_reset && !f_reset_reqs$D_OUT ;
  assign ctr_wr_rsps_pending_crg$port3__read =
	     ctr_wr_rsps_pending_crg$EN_port2__write ?
	       4'd0 :
	       ctr_wr_rsps_pending_crg$port2__read ;
  assign crg_sb_to_load_delay$port0__write_1 =
	     { 1'd0, crg_sb_to_load_delay[10:1] } ;
  assign crg_sb_to_load_delay$EN_port1__write =
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d780 ;
  assign crg_sb_to_load_delay$port2__read =
	     crg_sb_to_load_delay$EN_port1__write ?
	       11'd2047 :
	       crg_sb_to_load_delay$port0__write_1 ;

  // register cfg_verbosity
  assign cfg_verbosity$D_IN = set_verbosity_verbosity ;
  assign cfg_verbosity$EN = EN_set_verbosity ;

  // register crg_sb_to_load_delay
  assign crg_sb_to_load_delay$D_IN = crg_sb_to_load_delay$port2__read ;
  assign crg_sb_to_load_delay$EN = 1'b1 ;

  // register ctr_wr_rsps_pending_crg
  assign ctr_wr_rsps_pending_crg$D_IN = ctr_wr_rsps_pending_crg$port3__read ;
  assign ctr_wr_rsps_pending_crg$EN = 1'b1 ;

  // register rg_addr
  assign rg_addr$D_IN = req_addr ;
  assign rg_addr$EN = EN_req ;

  // register rg_amo_funct7
  assign rg_amo_funct7$D_IN = req_amo_funct7 ;
  assign rg_amo_funct7$EN = EN_req ;

  // register rg_cset_in_cache
  assign rg_cset_in_cache$D_IN =
	     WILL_FIRE_RL_rl_reset ?
	       MUX_rg_cset_in_cache$write_1__VAL_1 :
	       6'd0 ;
  assign rg_cset_in_cache$EN =
	     WILL_FIRE_RL_rl_reset || WILL_FIRE_RL_rl_start_reset ;

  // register rg_error_during_refill
  assign rg_error_during_refill$D_IN =
	     MUX_rg_error_during_refill$write_1__SEL_1 ;
  assign rg_error_during_refill$EN =
	     WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	     master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 ||
	     WILL_FIRE_RL_rl_start_cache_refill ;

  // register rg_exc_code
  always@(MUX_rg_exc_code$write_1__SEL_1 or
	  MUX_rg_exc_code$write_1__VAL_1 or
	  MUX_rg_exc_code$write_1__SEL_2 or
	  MUX_rg_exc_code$write_1__SEL_3 or
	  MUX_rg_error_during_refill$write_1__SEL_1 or
	  access_exc_code__h2686 or
	  MUX_rg_exc_code$write_1__SEL_5 or
	  MUX_rg_exc_code$write_1__VAL_5 or
	  MUX_rg_exc_code$write_1__SEL_6 or
	  MUX_rg_exc_code$write_1__SEL_7 or
	  MUX_rg_exc_code$write_1__SEL_8 or x1_avValue_exc_code__h6015)
  case (1'b1)
    MUX_rg_exc_code$write_1__SEL_1:
	rg_exc_code$D_IN = MUX_rg_exc_code$write_1__VAL_1;
    MUX_rg_exc_code$write_1__SEL_2: rg_exc_code$D_IN = 4'd7;
    MUX_rg_exc_code$write_1__SEL_3: rg_exc_code$D_IN = 4'd5;
    MUX_rg_error_during_refill$write_1__SEL_1:
	rg_exc_code$D_IN = access_exc_code__h2686;
    MUX_rg_exc_code$write_1__SEL_5:
	rg_exc_code$D_IN = MUX_rg_exc_code$write_1__VAL_5;
    MUX_rg_exc_code$write_1__SEL_6:
	rg_exc_code$D_IN = MUX_rg_exc_code$write_1__VAL_5;
    MUX_rg_exc_code$write_1__SEL_7:
	rg_exc_code$D_IN = MUX_rg_exc_code$write_1__VAL_5;
    MUX_rg_exc_code$write_1__SEL_8:
	rg_exc_code$D_IN = x1_avValue_exc_code__h6015;
    default: rg_exc_code$D_IN = 4'b1010 /* unspecified value */ ;
  endcase
  assign rg_exc_code$EN =
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d152 ||
	     WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	     master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 ||
	     WILL_FIRE_RL_rl_io_read_rsp &&
	     master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 ||
	     WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	     master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 ||
	     EN_req &&
	     NOT_req_f3_BITS_1_TO_0_348_EQ_0b0_349_350_AND__ETC___d1369 ||
	     WILL_FIRE_RL_rl_ptw_level_2 &&
	     NOT_master_xactor_f_rd_data_first__72_BIT_3_76_ETC___d903 ||
	     WILL_FIRE_RL_rl_ptw_level_1 &&
	     NOT_master_xactor_f_rd_data_first__72_BIT_3_76_ETC___d965 ||
	     WILL_FIRE_RL_rl_ptw_level_0 &&
	     (!master_xactor_f_rd_data$D_OUT[3] ||
	      !master_xactor_f_rd_data$D_OUT[4] &&
	      master_xactor_f_rd_data$D_OUT[5] ||
	      !master_xactor_f_rd_data$D_OUT[6] &&
	      !master_xactor_f_rd_data$D_OUT[4] ||
	      master_xactor_f_rd_data$D_OUT[2:1] != 2'b0) ;

  // register rg_f3
  assign rg_f3$D_IN = req_f3 ;
  assign rg_f3$EN = EN_req ;

  // register rg_ld_val
  always@(MUX_dw_output_ld_val$wset_1__SEL_2 or
	  new_ld_val__h30210 or
	  MUX_rg_ld_val$write_1__SEL_2 or
	  MUX_rg_ld_val$write_1__VAL_2 or
	  WILL_FIRE_RL_rl_io_read_rsp or
	  ld_val__h28004 or WILL_FIRE_RL_rl_io_AMO_SC_req)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_dw_output_ld_val$wset_1__SEL_2: rg_ld_val$D_IN = new_ld_val__h30210;
      MUX_rg_ld_val$write_1__SEL_2:
	  rg_ld_val$D_IN = MUX_rg_ld_val$write_1__VAL_2;
      WILL_FIRE_RL_rl_io_read_rsp: rg_ld_val$D_IN = ld_val__h28004;
      WILL_FIRE_RL_rl_io_AMO_SC_req: rg_ld_val$D_IN = 64'd1;
      default: rg_ld_val$D_IN = 64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign rg_ld_val$EN =
	     WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 ||
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d640 ||
	     WILL_FIRE_RL_rl_io_read_rsp ||
	     WILL_FIRE_RL_rl_io_AMO_SC_req ;

  // register rg_lower_word32
  assign rg_lower_word32$D_IN = 32'h0 ;
  assign rg_lower_word32$EN = 1'b0 ;

  // register rg_lower_word32_full
  assign rg_lower_word32_full$D_IN = 1'd0 ;
  assign rg_lower_word32_full$EN =
	     WILL_FIRE_RL_rl_start_cache_refill ||
	     WILL_FIRE_RL_rl_start_reset ;

  // register rg_lrsc_pa
  assign rg_lrsc_pa$D_IN = soc_map$m_is_mem_addr_addr ;
  assign rg_lrsc_pa$EN =
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d611 ;

  // register rg_lrsc_valid
  assign rg_lrsc_valid$D_IN =
	     MUX_rg_lrsc_valid$write_1__SEL_2 &&
	     rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d467 ;
  assign rg_lrsc_valid$EN =
	     WILL_FIRE_RL_rl_io_read_req && rg_op == 2'd2 &&
	     rg_amo_funct7[6:2] == 5'b00010 ||
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d466 ||
	     WILL_FIRE_RL_rl_start_reset ;

  // register rg_mstatus_MXR
  assign rg_mstatus_MXR$D_IN = req_mstatus_MXR ;
  assign rg_mstatus_MXR$EN = EN_req ;

  // register rg_op
  assign rg_op$D_IN = req_op ;
  assign rg_op$EN = EN_req ;

  // register rg_pa
  assign rg_pa$D_IN = EN_req ? req_addr : soc_map$m_is_mem_addr_addr ;
  assign rg_pa$EN =
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d435 ||
	     EN_req ;

  // register rg_priv
  assign rg_priv$D_IN = req_priv ;
  assign rg_priv$EN = EN_req ;

  // register rg_pte_pa
  always@(MUX_master_xactor_f_rd_addr$enq_1__SEL_1 or
	  lev_1_pte_pa__h22814 or
	  MUX_master_xactor_f_rd_addr$enq_1__SEL_2 or
	  lev_0_pte_pa__h23847 or
	  WILL_FIRE_RL_rl_start_tlb_refill or lev_2_pte_pa__h21917)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_master_xactor_f_rd_addr$enq_1__SEL_1:
	  rg_pte_pa$D_IN = lev_1_pte_pa__h22814;
      MUX_master_xactor_f_rd_addr$enq_1__SEL_2:
	  rg_pte_pa$D_IN = lev_0_pte_pa__h23847;
      WILL_FIRE_RL_rl_start_tlb_refill: rg_pte_pa$D_IN = lev_2_pte_pa__h21917;
      default: rg_pte_pa$D_IN = 64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign rg_pte_pa$EN =
	     WILL_FIRE_RL_rl_ptw_level_2 &&
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	     master_xactor_f_rd_data$D_OUT[3] &&
	     !master_xactor_f_rd_data$D_OUT[5] &&
	     !master_xactor_f_rd_data$D_OUT[6] &&
	     !master_xactor_f_rd_data$D_OUT[4] ||
	     WILL_FIRE_RL_rl_ptw_level_1 &&
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	     master_xactor_f_rd_data$D_OUT[3] &&
	     !master_xactor_f_rd_data$D_OUT[5] &&
	     !master_xactor_f_rd_data$D_OUT[6] &&
	     !master_xactor_f_rd_data$D_OUT[4] ||
	     WILL_FIRE_RL_rl_start_tlb_refill ;

  // register rg_satp
  assign rg_satp$D_IN = req_satp ;
  assign rg_satp$EN = EN_req ;

  // register rg_sstatus_SUM
  assign rg_sstatus_SUM$D_IN = req_sstatus_SUM ;
  assign rg_sstatus_SUM$EN = EN_req ;

  // register rg_st_amo_val
  assign rg_st_amo_val$D_IN = EN_req ? req_st_value : new_st_val__h18659 ;
  assign rg_st_amo_val$EN =
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d856 ||
	     EN_req ;

  // register rg_state
  always@(EN_tlb_flush or
	  EN_req or
	  MUX_rg_state$write_1__VAL_2 or
	  WILL_FIRE_RL_rl_start_reset or
	  WILL_FIRE_RL_rl_io_AMO_read_rsp or
	  MUX_rg_state$write_1__VAL_4 or
	  WILL_FIRE_RL_rl_io_AMO_op_req or
	  WILL_FIRE_RL_rl_io_AMO_SC_req or
	  WILL_FIRE_RL_rl_io_write_req or
	  WILL_FIRE_RL_rl_io_read_rsp or
	  WILL_FIRE_RL_rl_io_read_req or
	  WILL_FIRE_RL_rl_rereq or
	  MUX_rg_state$write_1__SEL_11 or
	  MUX_rg_state$write_1__VAL_11 or
	  WILL_FIRE_RL_rl_start_cache_refill or
	  WILL_FIRE_RL_rl_ptw_level_0 or
	  MUX_rg_state$write_1__VAL_13 or
	  WILL_FIRE_RL_rl_ptw_level_1 or
	  MUX_rg_state$write_1__VAL_14 or
	  WILL_FIRE_RL_rl_ptw_level_2 or
	  MUX_rg_state$write_1__VAL_15 or
	  WILL_FIRE_RL_rl_start_tlb_refill or
	  MUX_rg_state$write_1__SEL_17 or
	  MUX_rg_state$write_1__VAL_17 or MUX_rg_state$write_1__SEL_18)
  case (1'b1)
    EN_tlb_flush: rg_state$D_IN = 5'd2;
    EN_req: rg_state$D_IN = MUX_rg_state$write_1__VAL_2;
    WILL_FIRE_RL_rl_start_reset: rg_state$D_IN = 5'd1;
    WILL_FIRE_RL_rl_io_AMO_read_rsp:
	rg_state$D_IN = MUX_rg_state$write_1__VAL_4;
    WILL_FIRE_RL_rl_io_AMO_op_req: rg_state$D_IN = 5'd16;
    WILL_FIRE_RL_rl_io_AMO_SC_req || WILL_FIRE_RL_rl_io_write_req:
	rg_state$D_IN = 5'd12;
    WILL_FIRE_RL_rl_io_read_rsp: rg_state$D_IN = MUX_rg_state$write_1__VAL_4;
    WILL_FIRE_RL_rl_io_read_req: rg_state$D_IN = 5'd14;
    WILL_FIRE_RL_rl_rereq: rg_state$D_IN = 5'd3;
    MUX_rg_state$write_1__SEL_11:
	rg_state$D_IN = MUX_rg_state$write_1__VAL_11;
    WILL_FIRE_RL_rl_start_cache_refill: rg_state$D_IN = 5'd10;
    WILL_FIRE_RL_rl_ptw_level_0: rg_state$D_IN = MUX_rg_state$write_1__VAL_13;
    WILL_FIRE_RL_rl_ptw_level_1: rg_state$D_IN = MUX_rg_state$write_1__VAL_14;
    WILL_FIRE_RL_rl_ptw_level_2: rg_state$D_IN = MUX_rg_state$write_1__VAL_15;
    WILL_FIRE_RL_rl_start_tlb_refill: rg_state$D_IN = 5'd6;
    MUX_rg_state$write_1__SEL_17:
	rg_state$D_IN = MUX_rg_state$write_1__VAL_17;
    MUX_rg_state$write_1__SEL_18: rg_state$D_IN = 5'd2;
    default: rg_state$D_IN = 5'b01010 /* unspecified value */ ;
  endcase
  assign rg_state$EN =
	     WILL_FIRE_RL_rl_reset && rg_cset_in_cache == 6'd63 ||
	     WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	     rg_word64_set_in_cache[2:0] == 3'd7 ||
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d410 ||
	     WILL_FIRE_RL_rl_io_read_rsp ||
	     WILL_FIRE_RL_rl_io_AMO_read_rsp ||
	     WILL_FIRE_RL_rl_ptw_level_2 ||
	     WILL_FIRE_RL_rl_ptw_level_1 ||
	     WILL_FIRE_RL_rl_ptw_level_0 ||
	     EN_req ||
	     WILL_FIRE_RL_rl_start_reset ||
	     EN_tlb_flush ||
	     WILL_FIRE_RL_rl_rereq ||
	     WILL_FIRE_RL_rl_start_tlb_refill ||
	     WILL_FIRE_RL_rl_start_cache_refill ||
	     WILL_FIRE_RL_rl_io_AMO_SC_req ||
	     WILL_FIRE_RL_rl_io_write_req ||
	     WILL_FIRE_RL_rl_io_read_req ||
	     WILL_FIRE_RL_rl_io_AMO_op_req ;

  // register rg_word64_set_in_cache
  assign rg_word64_set_in_cache$D_IN =
	     MUX_ram_word64_set$b_put_1__SEL_2 ?
	       MUX_ram_word64_set$b_put_2__VAL_2 :
	       MUX_ram_word64_set$b_put_2__VAL_4 ;
  assign rg_word64_set_in_cache$EN =
	     WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	     rg_word64_set_in_cache[2:0] != 3'd7 ||
	     WILL_FIRE_RL_rl_start_cache_refill ;

  // submodule f_fabric_write_reqs
  always@(MUX_dw_output_ld_val$wset_1__SEL_2 or
	  MUX_f_fabric_write_reqs$enq_1__VAL_1 or
	  MUX_f_fabric_write_reqs$enq_1__SEL_2 or
	  MUX_f_fabric_write_reqs$enq_1__VAL_2 or
	  WILL_FIRE_RL_rl_writeback_updated_PTE or
	  MUX_f_fabric_write_reqs$enq_1__VAL_3 or
	  WILL_FIRE_RL_rl_io_write_req or
	  MUX_f_fabric_write_reqs$enq_1__VAL_4)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_dw_output_ld_val$wset_1__SEL_2:
	  f_fabric_write_reqs$D_IN = MUX_f_fabric_write_reqs$enq_1__VAL_1;
      MUX_f_fabric_write_reqs$enq_1__SEL_2:
	  f_fabric_write_reqs$D_IN = MUX_f_fabric_write_reqs$enq_1__VAL_2;
      WILL_FIRE_RL_rl_writeback_updated_PTE:
	  f_fabric_write_reqs$D_IN = MUX_f_fabric_write_reqs$enq_1__VAL_3;
      WILL_FIRE_RL_rl_io_write_req:
	  f_fabric_write_reqs$D_IN = MUX_f_fabric_write_reqs$enq_1__VAL_4;
      default: f_fabric_write_reqs$D_IN =
		   131'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign f_fabric_write_reqs$ENQ =
	     WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 ||
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d786 ||
	     WILL_FIRE_RL_rl_writeback_updated_PTE ||
	     WILL_FIRE_RL_rl_io_write_req ;
  assign f_fabric_write_reqs$DEQ = CAN_FIRE_RL_rl_fabric_send_write_req ;
  assign f_fabric_write_reqs$CLR = 1'b0 ;

  // submodule f_pte_writebacks
  assign f_pte_writebacks$D_IN = { tlb$lookup[63:0], value__h6801 } ;
  assign f_pte_writebacks$ENQ = MUX_tlb$insert_2__SEL_1 ;
  assign f_pte_writebacks$DEQ = WILL_FIRE_RL_rl_writeback_updated_PTE ;
  assign f_pte_writebacks$CLR = 1'b0 ;

  // submodule f_reset_reqs
  assign f_reset_reqs$D_IN = !EN_server_reset_request_put ;
  assign f_reset_reqs$ENQ =
	     EN_server_reset_request_put || EN_server_flush_request_put ;
  assign f_reset_reqs$DEQ = MUX_rg_state$write_1__SEL_18 ;
  assign f_reset_reqs$CLR = 1'b0 ;

  // submodule f_reset_rsps
  assign f_reset_rsps$D_IN = f_reset_reqs$D_OUT ;
  assign f_reset_rsps$ENQ =
	     WILL_FIRE_RL_rl_reset && rg_cset_in_cache == 6'd63 ;
  assign f_reset_rsps$DEQ =
	     EN_server_flush_response_get || EN_server_reset_response_get ;
  assign f_reset_rsps$CLR = 1'b0 ;

  // submodule master_xactor_f_rd_addr
  always@(MUX_master_xactor_f_rd_addr$enq_1__SEL_1 or
	  MUX_master_xactor_f_rd_addr$enq_1__VAL_1 or
	  MUX_master_xactor_f_rd_addr$enq_1__SEL_2 or
	  MUX_master_xactor_f_rd_addr$enq_1__VAL_2 or
	  MUX_master_xactor_f_rd_addr$enq_1__SEL_3 or
	  MUX_master_xactor_f_rd_addr$enq_1__VAL_3 or
	  WILL_FIRE_RL_rl_start_tlb_refill or
	  MUX_master_xactor_f_rd_addr$enq_1__VAL_4 or
	  WILL_FIRE_RL_rl_start_cache_refill or
	  MUX_master_xactor_f_rd_addr$enq_1__VAL_5)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_master_xactor_f_rd_addr$enq_1__SEL_1:
	  master_xactor_f_rd_addr$D_IN =
	      MUX_master_xactor_f_rd_addr$enq_1__VAL_1;
      MUX_master_xactor_f_rd_addr$enq_1__SEL_2:
	  master_xactor_f_rd_addr$D_IN =
	      MUX_master_xactor_f_rd_addr$enq_1__VAL_2;
      MUX_master_xactor_f_rd_addr$enq_1__SEL_3:
	  master_xactor_f_rd_addr$D_IN =
	      MUX_master_xactor_f_rd_addr$enq_1__VAL_3;
      WILL_FIRE_RL_rl_start_tlb_refill:
	  master_xactor_f_rd_addr$D_IN =
	      MUX_master_xactor_f_rd_addr$enq_1__VAL_4;
      WILL_FIRE_RL_rl_start_cache_refill:
	  master_xactor_f_rd_addr$D_IN =
	      MUX_master_xactor_f_rd_addr$enq_1__VAL_5;
      default: master_xactor_f_rd_addr$D_IN =
		   97'h0AAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign master_xactor_f_rd_addr$ENQ =
	     WILL_FIRE_RL_rl_ptw_level_2 &&
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	     master_xactor_f_rd_data$D_OUT[3] &&
	     !master_xactor_f_rd_data$D_OUT[5] &&
	     !master_xactor_f_rd_data$D_OUT[6] &&
	     !master_xactor_f_rd_data$D_OUT[4] ||
	     WILL_FIRE_RL_rl_ptw_level_1 &&
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	     master_xactor_f_rd_data$D_OUT[3] &&
	     !master_xactor_f_rd_data$D_OUT[5] &&
	     !master_xactor_f_rd_data$D_OUT[6] &&
	     !master_xactor_f_rd_data$D_OUT[4] ||
	     WILL_FIRE_RL_rl_io_AMO_op_req ||
	     WILL_FIRE_RL_rl_io_read_req ||
	     WILL_FIRE_RL_rl_start_tlb_refill ||
	     WILL_FIRE_RL_rl_start_cache_refill ;
  assign master_xactor_f_rd_addr$DEQ =
	     master_xactor_f_rd_addr$EMPTY_N && mem_master_arready ;
  assign master_xactor_f_rd_addr$CLR =
	     WILL_FIRE_RL_rl_start_reset && !f_reset_reqs$D_OUT ;

  // submodule master_xactor_f_rd_data
  assign master_xactor_f_rd_data$D_IN =
	     { mem_master_rid,
	       mem_master_rdata,
	       mem_master_rresp,
	       mem_master_rlast } ;
  assign master_xactor_f_rd_data$ENQ =
	     mem_master_rvalid && master_xactor_f_rd_data$FULL_N ;
  assign master_xactor_f_rd_data$DEQ =
	     WILL_FIRE_RL_rl_io_read_rsp ||
	     WILL_FIRE_RL_rl_cache_refill_rsps_loop ||
	     WILL_FIRE_RL_rl_ptw_level_0 ||
	     WILL_FIRE_RL_rl_ptw_level_1 ||
	     WILL_FIRE_RL_rl_ptw_level_2 ||
	     WILL_FIRE_RL_rl_io_AMO_read_rsp ;
  assign master_xactor_f_rd_data$CLR =
	     WILL_FIRE_RL_rl_start_reset && !f_reset_reqs$D_OUT ;

  // submodule master_xactor_f_wr_addr
  assign master_xactor_f_wr_addr$D_IN =
	     { 4'd0,
	       f_fabric_write_reqs$D_OUT[127:64],
	       8'd0,
	       x__h2950,
	       18'd65536 } ;
  assign master_xactor_f_wr_addr$ENQ = CAN_FIRE_RL_rl_fabric_send_write_req ;
  assign master_xactor_f_wr_addr$DEQ =
	     master_xactor_f_wr_addr$EMPTY_N && mem_master_awready ;
  assign master_xactor_f_wr_addr$CLR =
	     WILL_FIRE_RL_rl_start_reset && !f_reset_reqs$D_OUT ;

  // submodule master_xactor_f_wr_data
  assign master_xactor_f_wr_data$D_IN =
	     { mem_req_wr_data_wdata__h3134,
	       mem_req_wr_data_wstrb__h3135,
	       1'd1 } ;
  assign master_xactor_f_wr_data$ENQ = CAN_FIRE_RL_rl_fabric_send_write_req ;
  assign master_xactor_f_wr_data$DEQ =
	     master_xactor_f_wr_data$EMPTY_N && mem_master_wready ;
  assign master_xactor_f_wr_data$CLR =
	     WILL_FIRE_RL_rl_start_reset && !f_reset_reqs$D_OUT ;

  // submodule master_xactor_f_wr_resp
  assign master_xactor_f_wr_resp$D_IN = { mem_master_bid, mem_master_bresp } ;
  assign master_xactor_f_wr_resp$ENQ =
	     mem_master_bvalid && master_xactor_f_wr_resp$FULL_N ;
  assign master_xactor_f_wr_resp$DEQ = CAN_FIRE_RL_rl_discard_write_rsp ;
  assign master_xactor_f_wr_resp$CLR =
	     WILL_FIRE_RL_rl_start_reset && !f_reset_reqs$D_OUT ;

  // submodule ram_state_and_ctag_cset
  assign ram_state_and_ctag_cset$ADDRA =
	     WILL_FIRE_RL_rl_start_cache_refill ?
	       rg_addr[11:6] :
	       rg_cset_in_cache ;
  assign ram_state_and_ctag_cset$ADDRB =
	     MUX_ram_state_and_ctag_cset$b_put_1__SEL_1 ?
	       req_addr[11:6] :
	       rg_addr[11:6] ;
  assign ram_state_and_ctag_cset$DIA =
	     WILL_FIRE_RL_rl_start_cache_refill ?
	       MUX_ram_state_and_ctag_cset$a_put_3__VAL_1 :
	       53'h0AAAAAAAAAAAAA ;
  assign ram_state_and_ctag_cset$DIB =
	     MUX_ram_state_and_ctag_cset$b_put_1__SEL_1 ?
	       53'h0AAAAAAAAAAAAA /* unspecified value */  :
	       53'h0AAAAAAAAAAAAA /* unspecified value */  ;
  assign ram_state_and_ctag_cset$WEA = 1'd1 ;
  assign ram_state_and_ctag_cset$WEB = 1'd0 ;
  assign ram_state_and_ctag_cset$ENA =
	     WILL_FIRE_RL_rl_start_cache_refill || WILL_FIRE_RL_rl_reset ;
  assign ram_state_and_ctag_cset$ENB =
	     EN_req &&
	     req_f3_BITS_1_TO_0_348_EQ_0b0_349_OR_req_f3_BI_ETC___d1378 ||
	     WILL_FIRE_RL_rl_rereq ;

  // submodule ram_word64_set
  assign ram_word64_set$ADDRA =
	     MUX_ram_word64_set$a_put_1__SEL_1 ?
	       rg_word64_set_in_cache :
	       rg_addr[11:3] ;
  always@(MUX_ram_state_and_ctag_cset$b_put_1__SEL_1 or
	  req_addr or
	  MUX_ram_word64_set$b_put_1__SEL_2 or
	  MUX_ram_word64_set$b_put_2__VAL_2 or
	  WILL_FIRE_RL_rl_rereq or
	  rg_addr or
	  WILL_FIRE_RL_rl_start_cache_refill or
	  MUX_ram_word64_set$b_put_2__VAL_4)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_ram_state_and_ctag_cset$b_put_1__SEL_1:
	  ram_word64_set$ADDRB = req_addr[11:3];
      MUX_ram_word64_set$b_put_1__SEL_2:
	  ram_word64_set$ADDRB = MUX_ram_word64_set$b_put_2__VAL_2;
      WILL_FIRE_RL_rl_rereq: ram_word64_set$ADDRB = rg_addr[11:3];
      WILL_FIRE_RL_rl_start_cache_refill:
	  ram_word64_set$ADDRB = MUX_ram_word64_set$b_put_2__VAL_4;
      default: ram_word64_set$ADDRB = 9'b010101010 /* unspecified value */ ;
    endcase
  end
  assign ram_word64_set$DIA =
	     MUX_ram_word64_set$a_put_1__SEL_1 ?
	       master_xactor_f_rd_data$D_OUT[66:3] :
	       MUX_ram_word64_set$a_put_3__VAL_2 ;
  always@(MUX_ram_state_and_ctag_cset$b_put_1__SEL_1 or
	  MUX_ram_word64_set$b_put_1__SEL_2 or
	  WILL_FIRE_RL_rl_rereq or WILL_FIRE_RL_rl_start_cache_refill)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_ram_state_and_ctag_cset$b_put_1__SEL_1:
	  ram_word64_set$DIB = 64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
      MUX_ram_word64_set$b_put_1__SEL_2:
	  ram_word64_set$DIB = 64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_rl_rereq:
	  ram_word64_set$DIB = 64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_rl_start_cache_refill:
	  ram_word64_set$DIB = 64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
      default: ram_word64_set$DIB =
		   64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign ram_word64_set$WEA = 1'd1 ;
  assign ram_word64_set$WEB = 1'd0 ;
  assign ram_word64_set$ENA =
	     WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 ||
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d653 ;
  assign ram_word64_set$ENB =
	     EN_req &&
	     req_f3_BITS_1_TO_0_348_EQ_0b0_349_OR_req_f3_BI_ETC___d1378 ||
	     WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	     rg_word64_set_in_cache[2:0] != 3'd7 ||
	     WILL_FIRE_RL_rl_rereq ||
	     WILL_FIRE_RL_rl_start_cache_refill ;

  // submodule soc_map
  assign soc_map$m_is_IO_addr_addr = 64'h0 ;
  assign soc_map$m_is_mem_addr_addr =
	     (rg_priv_5_ULE_0b1___d86 && rg_satp[63:60] == 4'd8) ?
	       _theResult___snd_fst__h6105 :
	       rg_addr ;
  assign soc_map$m_is_near_mem_IO_addr_addr = 64'h0 ;

  // submodule tlb
  assign tlb$insert_asid = rg_satp[59:44] ;
  always@(MUX_tlb$insert_2__SEL_1 or
	  tlb$lookup or
	  MUX_tlb$insert_1__SEL_2 or
	  MUX_tlb$insert_1__SEL_3 or MUX_tlb$insert_1__SEL_4)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_tlb$insert_2__SEL_1: tlb$insert_level = tlb$lookup[65:64];
      MUX_tlb$insert_1__SEL_2: tlb$insert_level = 2'd2;
      MUX_tlb$insert_1__SEL_3: tlb$insert_level = 2'd1;
      MUX_tlb$insert_1__SEL_4: tlb$insert_level = 2'd0;
      default: tlb$insert_level = 2'b10 /* unspecified value */ ;
    endcase
  end
  assign tlb$insert_pte =
	     (MUX_tlb$insert_1__SEL_2 || MUX_tlb$insert_1__SEL_3 ||
	      MUX_tlb$insert_1__SEL_4) ?
	       master_xactor_f_rd_data$D_OUT[66:3] :
	       value__h6801 ;
  assign tlb$insert_pte_pa =
	     MUX_tlb$insert_2__SEL_1 ? tlb$lookup[63:0] : rg_pte_pa ;
  assign tlb$insert_vpn = rg_addr[38:12] ;
  assign tlb$lookup_asid = rg_satp[59:44] ;
  assign tlb$lookup_vpn = rg_addr[38:12] ;
  assign tlb$EN_flush = WILL_FIRE_RL_rl_start_reset || EN_tlb_flush ;
  assign tlb$EN_insert =
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d392 ||
	     WILL_FIRE_RL_rl_ptw_level_2 &&
	     master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d946 ||
	     WILL_FIRE_RL_rl_ptw_level_1 &&
	     master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d981 ||
	     WILL_FIRE_RL_rl_ptw_level_0 &&
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	     master_xactor_f_rd_data$D_OUT[3] &&
	     (master_xactor_f_rd_data$D_OUT[4] ||
	      !master_xactor_f_rd_data$D_OUT[5]) &&
	     (master_xactor_f_rd_data$D_OUT[6] ||
	      master_xactor_f_rd_data$D_OUT[4]) ;

  // remaining internal signals
  assign IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d309 =
	     (x1_avValue_pa__h6014[2:0] == 3'h0) ?
	       CASE_rg_amo_funct7_BITS_6_TO_2_0b0_IF_rg_f3_07_ETC__q29 :
	       NOT_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS__ETC___d308 ;
  assign IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_1_E_ETC___d591 =
	     (rg_addr[2:0] == 3'h0) ? 64'd1 : 64'd0 ;
  assign IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_IF__ETC___d1263 =
	     (rg_addr[2:0] == 3'h0) ? ld_val__h28004 : 64'd0 ;
  assign IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_NOT_ETC___d243 =
	     (rg_addr[2:0] == 3'h0) ?
	       NOT_ram_state_and_ctag_cset_b_read__99_BIT_52__ETC___d225 :
	       rg_addr[2:0] != 3'h4 ||
	       NOT_ram_state_and_ctag_cset_b_read__99_BIT_52__ETC___d225 ;
  assign IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_ram_ETC___d577 =
	     (rg_addr[2:0] == 3'h0) ? word64__h7322 : 64'd0 ;
  assign IF_rg_f3_07_EQ_0b10_38_THEN_SEXT_rg_st_amo_val_ETC___d708 =
	     (rg_f3 == 3'b010) ?
	       { {32{rg_st_amo_val_BITS_31_TO_0__q32[31]}},
		 rg_st_amo_val_BITS_31_TO_0__q32 } :
	       rg_st_amo_val ;
  assign IF_rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_ETC___d319 =
	     (rg_op == 2'd0 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00010) ?
	       !ram_state_and_ctag_cset$DOB[52] ||
	       !ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204 ||
	       IF_rg_f3_07_EQ_0b0_08_OR_rg_f3_07_EQ_0b100_09__ETC___d251 :
	       IF_rg_op_12_EQ_1_53_OR_rg_op_12_EQ_2_15_AND_rg_ETC___d318 ;
  assign IF_rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_ETC___d413 =
	     (rg_op == 2'd0 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00010) ?
	       5'd9 :
	       IF_rg_op_12_EQ_1_53_OR_rg_op_12_EQ_2_15_AND_rg_ETC___d412 ;
  assign IF_rg_op_12_EQ_1_53_OR_rg_op_12_EQ_2_15_AND_rg_ETC___d318 =
	     (rg_op == 2'd1 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00011) ?
	       rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00011 &&
	       lrsc_result__h15172 ||
	       f_fabric_write_reqs$FULL_N :
	       !ram_state_and_ctag_cset$DOB[52] ||
	       !ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204 ||
	       f_fabric_write_reqs$FULL_N &&
	       IF_rg_f3_07_EQ_0b0_08_THEN_IF_IF_rg_priv_5_ULE_ETC___d313 &&
	       IF_rg_f3_07_EQ_0b0_08_OR_rg_f3_07_EQ_0b100_09__ETC___d251 ;
  assign IF_rg_op_12_EQ_1_53_OR_rg_op_12_EQ_2_15_AND_rg_ETC___d412 =
	     (rg_op == 2'd1 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00011) ?
	       5'd12 :
	       ((!ram_state_and_ctag_cset$DOB[52] ||
		 !ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204) ?
		  5'd9 :
		  5'd12) ;
  assign IF_rg_op_12_EQ_1_53_OR_rg_op_12_EQ_2_15_AND_rg_ETC___d787 =
	     (rg_op == 2'd1 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00011) ?
	       rg_st_amo_val :
	       new_st_val__h18659 ;
  assign IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_T_ETC___d415 =
	     rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d152 ?
	       5'd4 :
	       ((dmem_not_imem && !soc_map$m_is_mem_addr) ?
		  5'd13 :
		  IF_rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_ETC___d413) ;
  assign IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_T_ETC___d449 =
	     x1_avValue_pa__h6014 == rg_lrsc_pa ;
  assign NOT_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS__ETC___d300 =
	     x1_avValue_pa__h6014[2:0] != 3'h7 ||
	     CASE_rg_amo_funct7_BITS_6_TO_2_0b0_IF_rg_f3_07_ETC__q29 ;
  assign NOT_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS__ETC___d305 =
	     x1_avValue_pa__h6014[2:0] != 3'h6 ||
	     CASE_rg_amo_funct7_BITS_6_TO_2_0b0_IF_rg_f3_07_ETC__q29 ;
  assign NOT_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS__ETC___d308 =
	     x1_avValue_pa__h6014[2:0] != 3'h4 ||
	     CASE_rg_amo_funct7_BITS_6_TO_2_0b0_IF_rg_f3_07_ETC__q29 ;
  assign NOT_cfg_verbosity_read__9_ULE_2_035___d1036 = cfg_verbosity > 4'd2 ;
  assign NOT_cfg_verbosity_read__9_ULT_2_19___d420 = cfg_verbosity >= 4'd2 ;
  assign NOT_dmem_not_imem_27_AND_rg_op_12_EQ_0_13_OR_r_ETC___d355 =
	     !dmem_not_imem &&
	     (rg_op == 2'd0 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00010) &&
	     tlb$lookup[69] ;
  assign NOT_dmem_not_imem_27_OR_NOT_rg_op_12_EQ_0_13_1_ETC___d134 =
	     !dmem_not_imem ||
	     rg_op != 2'd0 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) ||
	     !tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_addr_6_ETC___d132 ;
  assign NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d638 =
	     (!dmem_not_imem || soc_map$m_is_mem_addr) && rg_op != 2'd0 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) &&
	     (rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00011 ||
	      rg_op != 2'd1 && ram_state_and_ctag_cset$DOB[52] &&
	      ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204) ;
  assign NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d651 =
	     (!dmem_not_imem || soc_map$m_is_mem_addr) && rg_op != 2'd0 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) &&
	     rg_op_12_EQ_1_53_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d649 ;
  assign NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d778 =
	     (!dmem_not_imem || soc_map$m_is_mem_addr) && rg_op != 2'd0 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) &&
	     rg_op_12_EQ_1_53_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d776 ;
  assign NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d790 =
	     (!dmem_not_imem || soc_map$m_is_mem_addr) && rg_op == 2'd1 &&
	     IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_T_ETC___d449 &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d808 =
	     (!dmem_not_imem || soc_map$m_is_mem_addr) && rg_op == 2'd2 &&
	     rg_amo_funct7[6:2] == 5'b00011 &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d839 =
	     (!dmem_not_imem || soc_map$m_is_mem_addr) && rg_op != 2'd0 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) &&
	     NOT_rg_op_12_EQ_1_53_57_AND_NOT_rg_op_12_EQ_2__ETC___d837 ;
  assign NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d844 =
	     (!dmem_not_imem || soc_map$m_is_mem_addr) && rg_op != 2'd0 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) &&
	     NOT_rg_op_12_EQ_1_53_57_AND_NOT_rg_op_12_EQ_2__ETC___d842 ;
  assign NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d850 =
	     (!dmem_not_imem || soc_map$m_is_mem_addr) && rg_op != 2'd0 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) &&
	     NOT_rg_op_12_EQ_1_53_57_AND_NOT_rg_op_12_EQ_2__ETC___d848 ;
  assign NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d854 =
	     (!dmem_not_imem || soc_map$m_is_mem_addr) && rg_op != 2'd0 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) &&
	     NOT_rg_op_12_EQ_1_53_57_AND_NOT_rg_op_12_EQ_2__ETC___d648 ;
  assign NOT_master_xactor_f_rd_data_first__72_BITS_2_T_ETC___d896 =
	     master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 ||
	     !master_xactor_f_rd_data$D_OUT[3] ||
	     !master_xactor_f_rd_data$D_OUT[4] &&
	     master_xactor_f_rd_data$D_OUT[5] ||
	     ((!master_xactor_f_rd_data$D_OUT[6] &&
	       !master_xactor_f_rd_data$D_OUT[4]) ?
		master_xactor_f_rd_addr$FULL_N :
		master_xactor_f_rd_data$D_OUT[30:22] != 9'd0 ||
		master_xactor_f_rd_data$D_OUT[21:13] != 9'd0 ||
		tlb$RDY_insert) ;
  assign NOT_master_xactor_f_rd_data_first__72_BITS_2_T_ETC___d959 =
	     master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 ||
	     !master_xactor_f_rd_data$D_OUT[3] ||
	     !master_xactor_f_rd_data$D_OUT[4] &&
	     master_xactor_f_rd_data$D_OUT[5] ||
	     ((!master_xactor_f_rd_data$D_OUT[6] &&
	       !master_xactor_f_rd_data$D_OUT[4]) ?
		master_xactor_f_rd_addr$FULL_N :
		master_xactor_f_rd_data$D_OUT[21:13] != 9'd0 ||
		tlb$RDY_insert) ;
  assign NOT_master_xactor_f_rd_data_first__72_BIT_3_76_ETC___d903 =
	     !master_xactor_f_rd_data$D_OUT[3] ||
	     !master_xactor_f_rd_data$D_OUT[4] &&
	     master_xactor_f_rd_data$D_OUT[5] ||
	     (master_xactor_f_rd_data$D_OUT[6] ||
	      master_xactor_f_rd_data$D_OUT[4]) &&
	     (master_xactor_f_rd_data$D_OUT[30:22] != 9'd0 ||
	      master_xactor_f_rd_data$D_OUT[21:13] != 9'd0) ||
	     master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 ;
  assign NOT_master_xactor_f_rd_data_first__72_BIT_3_76_ETC___d965 =
	     !master_xactor_f_rd_data$D_OUT[3] ||
	     !master_xactor_f_rd_data$D_OUT[4] &&
	     master_xactor_f_rd_data$D_OUT[5] ||
	     (master_xactor_f_rd_data$D_OUT[6] ||
	      master_xactor_f_rd_data$D_OUT[4]) &&
	     master_xactor_f_rd_data$D_OUT[21:13] != 9'd0 ||
	     master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 ;
  assign NOT_ram_state_and_ctag_cset_b_read__99_BIT_52__ETC___d225 =
	     !ram_state_and_ctag_cset$DOB[52] || !rg_priv_5_ULE_0b1___d86 ||
	     rg_satp[63:60] != 4'd8 ||
	     tlb$RDY_lookup ;
  assign NOT_ram_state_and_ctag_cset_b_read__99_BIT_52__ETC___d451 =
	     (!ram_state_and_ctag_cset$DOB[52] ||
	      !ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204) &&
	     rg_op == 2'd2 &&
	     rg_amo_funct7[6:2] == 5'b00010 &&
	     IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_T_ETC___d449 ;
  assign NOT_req_f3_BITS_1_TO_0_348_EQ_0b0_349_350_AND__ETC___d1369 =
	     req_f3[1:0] != 2'b0 && (req_f3[1:0] != 2'b01 || req_addr[0]) &&
	     (req_f3[1:0] != 2'b10 || req_addr[1:0] != 2'b0) &&
	     (req_f3[1:0] != 2'b11 || req_addr[2:0] != 3'b0) ;
  assign NOT_rg_f3_07_EQ_0b11_44_45_OR_rg_amo_funct7_17_ETC___d310 =
	     rg_f3 != 3'b011 ||
	     CASE_rg_amo_funct7_BITS_6_TO_2_0b0_IF_rg_f3_07_ETC__q29 ;
  assign NOT_rg_op_12_EQ_0_13_14_AND_NOT_rg_op_12_EQ_2__ETC___d406 =
	     rg_op != 2'd0 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00011 ||
	      rg_lrsc_valid &&
	      rg_lrsc_pa_59_EQ_IF_rg_priv_5_ULE_0b1_6_AND_rg_ETC___d260) ;
  assign NOT_rg_op_12_EQ_1_53_57_AND_NOT_rg_op_12_EQ_2__ETC___d460 =
	     rg_op != 2'd1 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00011) &&
	     ram_state_and_ctag_cset$DOB[52] &&
	     ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204 &&
	     IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_T_ETC___d449 ;
  assign NOT_rg_op_12_EQ_1_53_57_AND_NOT_rg_op_12_EQ_2__ETC___d648 =
	     rg_op != 2'd1 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00011) &&
	     ram_state_and_ctag_cset$DOB[52] &&
	     ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204 ;
  assign NOT_rg_op_12_EQ_1_53_57_AND_NOT_rg_op_12_EQ_2__ETC___d775 =
	     rg_op != 2'd1 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00011) &&
	     ram_state_and_ctag_cset$DOB[52] &&
	     ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204 &&
	     (rg_f3 == 3'b0 || rg_f3 == 3'b001) ;
  assign NOT_rg_op_12_EQ_1_53_57_AND_NOT_rg_op_12_EQ_2__ETC___d837 =
	     rg_op != 2'd1 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00011) &&
	     (!ram_state_and_ctag_cset$DOB[52] ||
	      !ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204) &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign NOT_rg_op_12_EQ_1_53_57_AND_NOT_rg_op_12_EQ_2__ETC___d842 =
	     rg_op != 2'd1 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00011) &&
	     ram_state_and_ctag_cset$DOB[52] &&
	     ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204 &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign NOT_rg_op_12_EQ_1_53_57_AND_NOT_rg_op_12_EQ_2__ETC___d848 =
	     rg_op != 2'd1 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00011) &&
	     ram_state_and_ctag_cset$DOB[52] &&
	     ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204 &&
	     IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_T_ETC___d449 &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign NOT_rg_op_12_EQ_2_15_16_OR_NOT_rg_amo_funct7_1_ETC___d646 =
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00011 ||
	      rg_lrsc_valid &&
	      rg_lrsc_pa_59_EQ_IF_rg_priv_5_ULE_0b1_6_AND_rg_ETC___d260) &&
	     ram_state_and_ctag_cset$DOB[52] &&
	     ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204 ;
  assign NOT_rg_op_12_EQ_2_15_16_OR_NOT_rg_amo_funct7_1_ETC___d773 =
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00011 ||
	      rg_lrsc_valid &&
	      rg_lrsc_pa_59_EQ_IF_rg_priv_5_ULE_0b1_6_AND_rg_ETC___d260) &&
	     ram_state_and_ctag_cset$DOB[52] &&
	     ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204 &&
	     (rg_f3 == 3'b0 || rg_f3 == 3'b001) ;
  assign NOT_rg_op_12_EQ_2_15_16_OR_NOT_rg_amo_funct7_1_ETC___d811 =
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00011 ||
	      rg_lrsc_valid &&
	      rg_lrsc_pa_59_EQ_IF_rg_priv_5_ULE_0b1_6_AND_rg_ETC___d260) &&
	     ram_state_and_ctag_cset$DOB[52] &&
	     ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204 &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign NOT_rg_op_12_EQ_2_15_16_OR_NOT_rg_amo_funct7_1_ETC___d817 =
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00011 ||
	      rg_lrsc_valid &&
	      rg_lrsc_pa_59_EQ_IF_rg_priv_5_ULE_0b1_6_AND_rg_ETC___d260) &&
	     (!ram_state_and_ctag_cset$DOB[52] ||
	      !ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204) &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign NOT_rg_op_12_EQ_2_15_16_OR_NOT_rg_amo_funct7_1_ETC___d823 =
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00011 ||
	      rg_lrsc_valid &&
	      rg_lrsc_pa_59_EQ_IF_rg_priv_5_ULE_0b1_6_AND_rg_ETC___d260) &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign NOT_rg_priv_5_EQ_0b0_02_48_OR_tlb_lookup_rg_sa_ETC___d362 =
	     (rg_priv != 2'b0 || tlb$lookup[70]) &&
	     (rg_priv != 2'b01 || !tlb$lookup[70] || rg_sstatus_SUM) &&
	     (NOT_dmem_not_imem_27_AND_rg_op_12_EQ_0_13_OR_r_ETC___d355 ||
	      dmem_not_imem_AND_rg_op_12_EQ_0_13_OR_rg_op_12_ETC___d357 ||
	      dmem_not_imem && rg_op != 2'd0 &&
	      (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) &&
	      tlb$lookup[68]) ;
  assign NOT_rg_priv_5_EQ_0b0_02_48_OR_tlb_lookup_rg_sa_ETC___d385 =
	     (rg_priv != 2'b0 || tlb$lookup[70]) &&
	     (rg_priv != 2'b01 || !tlb$lookup[70] || rg_sstatus_SUM) &&
	     dmem_not_imem &&
	     tlb$lookup[68] ;
  assign NOT_rg_priv_5_EQ_0b0_02_48_OR_tlb_lookup_rg_sa_ETC___d423 =
	     (rg_priv != 2'b0 || tlb$lookup[70]) &&
	     (rg_priv != 2'b01 || !tlb$lookup[70] || rg_sstatus_SUM) &&
	     tlb$lookup[72] &&
	     !pte___2__h6476[7] &&
	     rg_op != 2'd0 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) ;
  assign NOT_rg_priv_5_EQ_0b0_02_48_OR_tlb_lookup_rg_sa_ETC___d597 =
	     (rg_priv != 2'b0 || tlb$lookup[70]) &&
	     (rg_priv != 2'b01 || !tlb$lookup[70] || rg_sstatus_SUM) &&
	     (!dmem_not_imem && tlb$lookup[69] ||
	      dmem_not_imem &&
	      tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_addr_6_ETC___d132) ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d168 =
	     !rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	     !tlb$lookup[130] ||
	     rg_priv_5_EQ_0b0_02_AND_NOT_tlb_lookup_rg_satp_ETC___d156 ||
	     NOT_tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_ad_ETC___d165 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d321 =
	     (NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d168 ||
	      tlb$RDY_insert && tlb$RDY_lookup && f_pte_writebacks$FULL_N) &&
	     (dmem_not_imem && !soc_map$m_is_mem_addr ||
	      IF_rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_ETC___d319) ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d367 =
	     !rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	     tlb$lookup[130] &&
	     NOT_rg_priv_5_EQ_0b0_02_48_OR_tlb_lookup_rg_sa_ETC___d362 &&
	     tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_addr_6_ETC___d364 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d382 =
	     !rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	     !tlb$lookup[130] ||
	     rg_priv_5_EQ_0b0_02_AND_NOT_tlb_lookup_rg_satp_ETC___d156 ||
	     NOT_tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_ad_ETC___d165 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d434 =
	     !rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	     !tlb$lookup[130] ||
	     NOT_rg_priv_5_EQ_0b0_02_48_OR_tlb_lookup_rg_sa_ETC___d362 &&
	     tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_addr_6_ETC___d364 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d435 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d434 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d442 =
	     !rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	     !tlb$lookup[130] ||
	     (rg_priv != 2'b0 || tlb$lookup[70]) &&
	     (rg_priv != 2'b01 || !tlb$lookup[70] || rg_sstatus_SUM) &&
	     rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d438 &&
	     tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_addr_6_ETC___d364 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d445 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d442 &&
	     dmem_not_imem &&
	     !soc_map$m_is_mem_addr &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d466 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d434 &&
	     (!dmem_not_imem || soc_map$m_is_mem_addr) &&
	     rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d463 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d472 =
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d434 &&
	     (!dmem_not_imem || soc_map$m_is_mem_addr) &&
	     (rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d467 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00011 &&
	      lrsc_result__h15172) ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d473 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d472 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d600 =
	     !rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	     !tlb$lookup[130] ||
	     NOT_rg_priv_5_EQ_0b0_02_48_OR_tlb_lookup_rg_sa_ETC___d597 &&
	     tlb$lookup[72] ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d605 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d600 &&
	     (!dmem_not_imem || soc_map$m_is_mem_addr) &&
	     rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d602 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d611 =
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d600 &&
	     (!dmem_not_imem || soc_map$m_is_mem_addr) &&
	     rg_op == 2'd2 &&
	     rg_amo_funct7[6:2] == 5'b00010 &&
	     ram_state_and_ctag_cset$DOB[52] &&
	     ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d618 =
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d600 &&
	     (!dmem_not_imem || soc_map$m_is_mem_addr) &&
	     rg_op == 2'd2 &&
	     rg_amo_funct7[6:2] == 5'b00010 &&
	     ram_state_and_ctag_cset$DOB[52] &&
	     ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204 &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d624 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d600 &&
	     (!dmem_not_imem || soc_map$m_is_mem_addr) &&
	     rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d621 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d630 =
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d600 &&
	     (!dmem_not_imem || soc_map$m_is_mem_addr) &&
	     rg_op == 2'd2 &&
	     rg_amo_funct7_17_BITS_6_TO_2_18_EQ_0b10_19_AND_ETC___d627 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d634 =
	     !rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	     !tlb$lookup[130] ||
	     NOT_rg_priv_5_EQ_0b0_02_48_OR_tlb_lookup_rg_sa_ETC___d385 &&
	     tlb$lookup[72] &&
	     tlb$lookup[73] ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d640 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d634 &&
	     NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d638 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d653 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d634 &&
	     NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d651 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d780 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d634 &&
	     NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d778 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d785 =
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d634 &&
	     (!dmem_not_imem || soc_map$m_is_mem_addr) &&
	     rg_op != 2'd0 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) &&
	     (rg_op_12_EQ_1_53_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d781 ||
	      NOT_rg_op_12_EQ_1_53_57_AND_NOT_rg_op_12_EQ_2__ETC___d648) ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d786 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d785 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d792 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d634 &&
	     NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d790 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d798 =
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d634 &&
	     (!dmem_not_imem || soc_map$m_is_mem_addr) &&
	     rg_op == 2'd2 &&
	     rg_amo_funct7[6:2] == 5'b00011 &&
	     rg_lrsc_valid &&
	     !rg_lrsc_pa_59_EQ_IF_rg_priv_5_ULE_0b1_6_AND_rg_ETC___d260 &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d804 =
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d634 &&
	     (!dmem_not_imem || soc_map$m_is_mem_addr) &&
	     rg_op == 2'd2 &&
	     rg_amo_funct7[6:2] == 5'b00011 &&
	     !rg_lrsc_valid &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d810 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d634 &&
	     NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d808 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d815 =
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d634 &&
	     (!dmem_not_imem || soc_map$m_is_mem_addr) &&
	     (rg_op == 2'd1 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00011) &&
	     NOT_rg_op_12_EQ_2_15_16_OR_NOT_rg_amo_funct7_1_ETC___d811 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d816 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d815 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d821 =
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d634 &&
	     (!dmem_not_imem || soc_map$m_is_mem_addr) &&
	     (rg_op == 2'd1 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00011) &&
	     NOT_rg_op_12_EQ_2_15_16_OR_NOT_rg_amo_funct7_1_ETC___d817 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d827 =
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d634 &&
	     (!dmem_not_imem || soc_map$m_is_mem_addr) &&
	     (rg_op == 2'd1 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00011) &&
	     NOT_rg_op_12_EQ_2_15_16_OR_NOT_rg_amo_funct7_1_ETC___d823 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d828 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d827 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d833 =
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d634 &&
	     (!dmem_not_imem || soc_map$m_is_mem_addr) &&
	     rg_op == 2'd2 &&
	     rg_amo_funct7[6:2] == 5'b00011 &&
	     lrsc_result__h15172 &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d834 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d833 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d841 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d634 &&
	     NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d839 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d846 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d634 &&
	     NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d844 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d852 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d634 &&
	     NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d850 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d856 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d634 &&
	     NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d854 ;
  assign NOT_tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_ad_ETC___d149 =
	     !tlb$lookup[72] ||
	     rg_op != 2'd0 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) &&
	     !tlb$lookup[73] ;
  assign NOT_tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_ad_ETC___d165 =
	     !tlb$lookup[72] || !tlb$lookup[73] || pte___2__h6476[7] ||
	     rg_op == 2'd0 ||
	     rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00010 ;
  assign _theResult___fst__h3070 =
	     f_fabric_write_reqs$D_OUT[63:0] << shift_bits__h2917 ;
  assign _theResult___snd_fst__h6105 =
	     tlb$lookup[130] ? _theResult___snd_fst__h6176 : rg_addr ;
  assign _theResult___snd_fst__h6176 =
	     (rg_priv_5_EQ_0b0_02_AND_NOT_tlb_lookup_rg_satp_ETC___d143 ||
	      NOT_tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_ad_ETC___d149) ?
	       rg_addr :
	       _theResult___fst__h6478 ;
  assign _theResult___snd_fst__h6707 =
	     (!pte___2__h6476[7] && rg_op != 2'd0 &&
	      (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010)) ?
	       pte___1__h6784 :
	       pte___2__h6476 ;
  assign _theResult___snd_snd_fst__h6107 =
	     tlb$lookup[130] ?
	       _theResult___snd_snd_fst__h6178 :
	       tlb$lookup[129:66] ;
  assign _theResult___snd_snd_fst__h6178 =
	     (rg_priv_5_EQ_0b0_02_AND_NOT_tlb_lookup_rg_satp_ETC___d143 ||
	      NOT_tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_ad_ETC___d149) ?
	       tlb$lookup[129:66] :
	       _theResult___snd_fst__h6707 ;
  assign access_exc_code__h2686 =
	     dmem_not_imem ?
	       ((rg_op == 2'd0 ||
		 rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00010) ?
		  4'd5 :
		  4'd7) :
	       4'd1 ;
  assign b__h21818 =
	     CAN_FIRE_RL_rl_fabric_send_write_req ?
	       ctr_wr_rsps_pending_crg$port0__write_1 :
	       ctr_wr_rsps_pending_crg ;
  assign cfg_verbosity_read__9_ULE_1___d40 = cfg_verbosity <= 4'd1 ;
  assign cline_fabric_addr__h25019 = { rg_pa[63:6], 6'd0 } ;
  assign dmem_not_imem_AND_rg_op_12_EQ_0_13_OR_rg_op_12_ETC___d357 =
	     dmem_not_imem &&
	     (rg_op == 2'd0 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00010) &&
	     tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_addr_6_ETC___d132 ;
  assign dmem_not_imem_OR_NOT_rg_op_12_EQ_0_13_14_AND_N_ETC___d126 =
	     dmem_not_imem ||
	     rg_op != 2'd0 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) ||
	     !tlb$lookup[69] ;
  assign exc_code___1__h6376 = x1_avValue_exc_code__h6015 ;
  assign ld_val8004_BITS_15_TO_0__q37 = ld_val__h28004[15:0] ;
  assign ld_val8004_BITS_15_TO_8__q39 = ld_val__h28004[15:8] ;
  assign ld_val8004_BITS_23_TO_16__q40 = ld_val__h28004[23:16] ;
  assign ld_val8004_BITS_31_TO_0__q38 = ld_val__h28004[31:0] ;
  assign ld_val8004_BITS_31_TO_16__q41 = ld_val__h28004[31:16] ;
  assign ld_val8004_BITS_31_TO_24__q42 = ld_val__h28004[31:24] ;
  assign ld_val8004_BITS_39_TO_32__q43 = ld_val__h28004[39:32] ;
  assign ld_val8004_BITS_47_TO_32__q44 = ld_val__h28004[47:32] ;
  assign ld_val8004_BITS_47_TO_40__q46 = ld_val__h28004[47:40] ;
  assign ld_val8004_BITS_55_TO_48__q47 = ld_val__h28004[55:48] ;
  assign ld_val8004_BITS_63_TO_32__q45 = ld_val__h28004[63:32] ;
  assign ld_val8004_BITS_63_TO_48__q48 = ld_val__h28004[63:48] ;
  assign ld_val8004_BITS_63_TO_56__q49 = ld_val__h28004[63:56] ;
  assign ld_val8004_BITS_7_TO_0__q36 = ld_val__h28004[7:0] ;
  assign lev_0_pte_pa__h23847 = lev_1_PTN_pa__h22812 + vpn_0_pa__h23846 ;
  assign lev_0_pte_pa_w64_fa__h23849 = { lev_0_pte_pa__h23847[63:3], 3'b0 } ;
  assign lev_1_PTN_pa__h22812 = { 8'd0, x__h22893 } ;
  assign lev_1_pte_pa__h22814 = lev_1_PTN_pa__h22812 + vpn_1_pa__h22813 ;
  assign lev_1_pte_pa_w64_fa__h22816 = { lev_1_pte_pa__h22814[63:3], 3'b0 } ;
  assign lev_2_pte_pa__h21917 = satp_pa__h2005 + vpn_2_pa__h21916 ;
  assign lev_2_pte_pa_w64_fa__h21919 = { lev_2_pte_pa__h21917[63:3], 3'b0 } ;
  assign lrsc_result__h15172 =
	     !rg_lrsc_valid ||
	     !rg_lrsc_pa_59_EQ_IF_rg_priv_5_ULE_0b1_6_AND_rg_ETC___d260 ;
  assign master_xactor_f_rd_dataD_OUT_BITS_10_TO_3__q1 =
	     master_xactor_f_rd_data$D_OUT[10:3] ;
  assign master_xactor_f_rd_dataD_OUT_BITS_18_TO_11__q4 =
	     master_xactor_f_rd_data$D_OUT[18:11] ;
  assign master_xactor_f_rd_dataD_OUT_BITS_18_TO_3__q2 =
	     master_xactor_f_rd_data$D_OUT[18:3] ;
  assign master_xactor_f_rd_dataD_OUT_BITS_26_TO_19__q5 =
	     master_xactor_f_rd_data$D_OUT[26:19] ;
  assign master_xactor_f_rd_dataD_OUT_BITS_34_TO_19__q6 =
	     master_xactor_f_rd_data$D_OUT[34:19] ;
  assign master_xactor_f_rd_dataD_OUT_BITS_34_TO_27__q7 =
	     master_xactor_f_rd_data$D_OUT[34:27] ;
  assign master_xactor_f_rd_dataD_OUT_BITS_34_TO_3__q3 =
	     master_xactor_f_rd_data$D_OUT[34:3] ;
  assign master_xactor_f_rd_dataD_OUT_BITS_42_TO_35__q8 =
	     master_xactor_f_rd_data$D_OUT[42:35] ;
  assign master_xactor_f_rd_dataD_OUT_BITS_50_TO_35__q9 =
	     master_xactor_f_rd_data$D_OUT[50:35] ;
  assign master_xactor_f_rd_dataD_OUT_BITS_50_TO_43__q11 =
	     master_xactor_f_rd_data$D_OUT[50:43] ;
  assign master_xactor_f_rd_dataD_OUT_BITS_58_TO_51__q12 =
	     master_xactor_f_rd_data$D_OUT[58:51] ;
  assign master_xactor_f_rd_dataD_OUT_BITS_66_TO_35__q10 =
	     master_xactor_f_rd_data$D_OUT[66:35] ;
  assign master_xactor_f_rd_dataD_OUT_BITS_66_TO_51__q13 =
	     master_xactor_f_rd_data$D_OUT[66:51] ;
  assign master_xactor_f_rd_dataD_OUT_BITS_66_TO_59__q14 =
	     master_xactor_f_rd_data$D_OUT[66:59] ;
  assign master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d1016 =
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	     master_xactor_f_rd_data$D_OUT[3] &&
	     (master_xactor_f_rd_data$D_OUT[4] ||
	      !master_xactor_f_rd_data$D_OUT[5]) &&
	     (master_xactor_f_rd_data$D_OUT[6] ||
	      master_xactor_f_rd_data$D_OUT[4]) &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d912 =
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	     (!master_xactor_f_rd_data$D_OUT[3] ||
	      !master_xactor_f_rd_data$D_OUT[4] &&
	      master_xactor_f_rd_data$D_OUT[5]) &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922 =
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	     master_xactor_f_rd_data$D_OUT[3] &&
	     !master_xactor_f_rd_data$D_OUT[5] &&
	     !master_xactor_f_rd_data$D_OUT[6] &&
	     !master_xactor_f_rd_data$D_OUT[4] &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d938 =
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	     master_xactor_f_rd_data$D_OUT[3] &&
	     (master_xactor_f_rd_data$D_OUT[4] ||
	      !master_xactor_f_rd_data$D_OUT[5]) &&
	     (master_xactor_f_rd_data$D_OUT[6] ||
	      master_xactor_f_rd_data$D_OUT[4]) &&
	     (master_xactor_f_rd_data$D_OUT[30:22] != 9'd0 ||
	      master_xactor_f_rd_data$D_OUT[21:13] != 9'd0) &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d946 =
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	     master_xactor_f_rd_data$D_OUT[3] &&
	     (master_xactor_f_rd_data$D_OUT[4] ||
	      !master_xactor_f_rd_data$D_OUT[5]) &&
	     (master_xactor_f_rd_data$D_OUT[6] ||
	      master_xactor_f_rd_data$D_OUT[4]) &&
	     master_xactor_f_rd_data$D_OUT[30:22] == 9'd0 &&
	     master_xactor_f_rd_data$D_OUT[21:13] == 9'd0 ;
  assign master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d950 =
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	     master_xactor_f_rd_data$D_OUT[3] &&
	     (master_xactor_f_rd_data$D_OUT[4] ||
	      !master_xactor_f_rd_data$D_OUT[5]) &&
	     (master_xactor_f_rd_data$D_OUT[6] ||
	      master_xactor_f_rd_data$D_OUT[4]) &&
	     master_xactor_f_rd_data$D_OUT[30:22] == 9'd0 &&
	     master_xactor_f_rd_data$D_OUT[21:13] == 9'd0 &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d981 =
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	     master_xactor_f_rd_data$D_OUT[3] &&
	     (master_xactor_f_rd_data$D_OUT[4] ||
	      !master_xactor_f_rd_data$D_OUT[5]) &&
	     (master_xactor_f_rd_data$D_OUT[6] ||
	      master_xactor_f_rd_data$D_OUT[4]) &&
	     master_xactor_f_rd_data$D_OUT[21:13] == 9'd0 ;
  assign master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d985 =
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	     master_xactor_f_rd_data$D_OUT[3] &&
	     (master_xactor_f_rd_data$D_OUT[4] ||
	      !master_xactor_f_rd_data$D_OUT[5]) &&
	     (master_xactor_f_rd_data$D_OUT[6] ||
	      master_xactor_f_rd_data$D_OUT[4]) &&
	     master_xactor_f_rd_data$D_OUT[21:13] == 9'd0 &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d991 =
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	     master_xactor_f_rd_data$D_OUT[3] &&
	     (master_xactor_f_rd_data$D_OUT[4] ||
	      !master_xactor_f_rd_data$D_OUT[5]) &&
	     (master_xactor_f_rd_data$D_OUT[6] ||
	      master_xactor_f_rd_data$D_OUT[4]) &&
	     master_xactor_f_rd_data$D_OUT[21:13] != 9'd0 &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign new_st_val__h18659 =
	     (rg_f3 == 3'b010) ?
	       new_st_val__h18941 :
	       _theResult_____2__h18937 ;
  assign new_st_val__h18941 = { 32'd0, _theResult_____2__h18937[31:0] } ;
  assign new_st_val__h19032 =
	     IF_rg_f3_07_EQ_0b10_38_THEN_SEXT_IF_rg_f3_07_E_ETC___d644 +
	     IF_rg_f3_07_EQ_0b10_38_THEN_SEXT_rg_st_amo_val_ETC___d708 ;
  assign new_st_val__h20012 = w1__h18929 ^ w2__h30250 ;
  assign new_st_val__h20016 = w1__h18929 & w2__h30250 ;
  assign new_st_val__h20020 = w1__h18929 | w2__h30250 ;
  assign new_st_val__h20024 =
	     (w1__h18929 < w2__h30250) ? w1__h18929 : w2__h30250 ;
  assign new_st_val__h20029 =
	     (w1__h18929 <= w2__h30250) ? w2__h30250 : w1__h18929 ;
  assign new_st_val__h20035 =
	     ((IF_rg_f3_07_EQ_0b10_38_THEN_SEXT_IF_rg_f3_07_E_ETC___d644 ^
	       64'h8000000000000000) <
	      (IF_rg_f3_07_EQ_0b10_38_THEN_SEXT_rg_st_amo_val_ETC___d708 ^
	       64'h8000000000000000)) ?
	       w1__h18929 :
	       w2__h30250 ;
  assign new_st_val__h20040 =
	     ((IF_rg_f3_07_EQ_0b10_38_THEN_SEXT_IF_rg_f3_07_E_ETC___d644 ^
	       64'h8000000000000000) <=
	      (IF_rg_f3_07_EQ_0b10_38_THEN_SEXT_rg_st_amo_val_ETC___d708 ^
	       64'h8000000000000000)) ?
	       w2__h30250 :
	       w1__h18929 ;
  assign new_st_val__h30260 = { 32'd0, _theResult_____2__h30256[31:0] } ;
  assign new_st_val__h30351 =
	     new_ld_val__h30210 +
	     IF_rg_f3_07_EQ_0b10_38_THEN_SEXT_rg_st_amo_val_ETC___d708 ;
  assign new_st_val__h32211 = w1__h30248 ^ w2__h30250 ;
  assign new_st_val__h32215 = w1__h30248 & w2__h30250 ;
  assign new_st_val__h32219 = w1__h30248 | w2__h30250 ;
  assign new_st_val__h32223 =
	     (w1__h30248 < w2__h30250) ? w1__h30248 : w2__h30250 ;
  assign new_st_val__h32228 =
	     (w1__h30248 <= w2__h30250) ? w2__h30250 : w1__h30248 ;
  assign new_st_val__h32234 =
	     ((new_ld_val__h30210 ^ 64'h8000000000000000) <
	      (IF_rg_f3_07_EQ_0b10_38_THEN_SEXT_rg_st_amo_val_ETC___d708 ^
	       64'h8000000000000000)) ?
	       w1__h30248 :
	       w2__h30250 ;
  assign new_st_val__h32239 =
	     ((new_ld_val__h30210 ^ 64'h8000000000000000) <=
	      (IF_rg_f3_07_EQ_0b10_38_THEN_SEXT_rg_st_amo_val_ETC___d708 ^
	       64'h8000000000000000)) ?
	       w2__h30250 :
	       w1__h30248 ;
  assign new_value503_BITS_31_TO_0__q31 = new_value__h7503[31:0] ;
  assign pa___1__h6484 = { 8'd0, x__h6487 } ;
  assign pa___1__h6533 = { 8'd0, x__h6536 } ;
  assign pa___1__h6602 = { 8'd0, x__h6605 } ;
  assign pte___1__h6756 = { tlb$lookup[129:73], 1'd1, tlb$lookup[71:66] } ;
  assign pte___1__h6784 =
	     { pte___2__h6476[63:8], 1'd1, pte___2__h6476[6:0] } ;
  assign pte___2__h6476 =
	     tlb$lookup[72] ? tlb$lookup[129:66] : pte___1__h6756 ;
  assign ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204 =
	     ram_state_and_ctag_cset$DOB[51:0] ==
	     x1_avValue_pa__h6014[63:12] ;
  assign ram_state_and_ctag_cset_b_read__99_BIT_52_00_A_ETC___d452 =
	     ram_state_and_ctag_cset$DOB[52] &&
	     ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204 &&
	     rg_op == 2'd2 &&
	     rg_amo_funct7[6:2] == 5'b00010 ||
	     NOT_ram_state_and_ctag_cset_b_read__99_BIT_52__ETC___d451 ;
  assign req_f3_BITS_1_TO_0_348_EQ_0b0_349_OR_req_f3_BI_ETC___d1378 =
	     req_f3[1:0] == 2'b0 || req_f3[1:0] == 2'b01 && !req_addr[0] ||
	     req_f3[1:0] == 2'b10 && req_addr[1:0] == 2'b0 ||
	     req_f3[1:0] == 2'b11 && req_addr[2:0] == 3'b0 ;
  assign result__h13912 =
	     { {56{word64322_BITS_15_TO_8__q18[7]}},
	       word64322_BITS_15_TO_8__q18 } ;
  assign result__h13940 =
	     { {56{word64322_BITS_23_TO_16__q19[7]}},
	       word64322_BITS_23_TO_16__q19 } ;
  assign result__h13968 =
	     { {56{word64322_BITS_31_TO_24__q21[7]}},
	       word64322_BITS_31_TO_24__q21 } ;
  assign result__h13996 =
	     { {56{word64322_BITS_39_TO_32__q22[7]}},
	       word64322_BITS_39_TO_32__q22 } ;
  assign result__h14024 =
	     { {56{word64322_BITS_47_TO_40__q25[7]}},
	       word64322_BITS_47_TO_40__q25 } ;
  assign result__h14052 =
	     { {56{word64322_BITS_55_TO_48__q26[7]}},
	       word64322_BITS_55_TO_48__q26 } ;
  assign result__h14080 =
	     { {56{word64322_BITS_63_TO_56__q28[7]}},
	       word64322_BITS_63_TO_56__q28 } ;
  assign result__h14125 = { 56'd0, word64__h7322[7:0] } ;
  assign result__h14153 = { 56'd0, word64__h7322[15:8] } ;
  assign result__h14181 = { 56'd0, word64__h7322[23:16] } ;
  assign result__h14209 = { 56'd0, word64__h7322[31:24] } ;
  assign result__h14237 = { 56'd0, word64__h7322[39:32] } ;
  assign result__h14265 = { 56'd0, word64__h7322[47:40] } ;
  assign result__h14293 = { 56'd0, word64__h7322[55:48] } ;
  assign result__h14321 = { 56'd0, word64__h7322[63:56] } ;
  assign result__h14366 =
	     { {48{word64322_BITS_15_TO_0__q16[15]}},
	       word64322_BITS_15_TO_0__q16 } ;
  assign result__h14394 =
	     { {48{word64322_BITS_31_TO_16__q20[15]}},
	       word64322_BITS_31_TO_16__q20 } ;
  assign result__h14422 =
	     { {48{word64322_BITS_47_TO_32__q23[15]}},
	       word64322_BITS_47_TO_32__q23 } ;
  assign result__h14450 =
	     { {48{word64322_BITS_63_TO_48__q27[15]}},
	       word64322_BITS_63_TO_48__q27 } ;
  assign result__h14491 = { 48'd0, word64__h7322[15:0] } ;
  assign result__h14519 = { 48'd0, word64__h7322[31:16] } ;
  assign result__h14547 = { 48'd0, word64__h7322[47:32] } ;
  assign result__h14575 = { 48'd0, word64__h7322[63:48] } ;
  assign result__h14616 =
	     { {32{word64322_BITS_31_TO_0__q17[31]}},
	       word64322_BITS_31_TO_0__q17 } ;
  assign result__h14644 =
	     { {32{word64322_BITS_63_TO_32__q24[31]}},
	       word64322_BITS_63_TO_32__q24 } ;
  assign result__h14683 = { 32'd0, word64__h7322[31:0] } ;
  assign result__h14711 = { 32'd0, word64__h7322[63:32] } ;
  assign result__h28064 =
	     { {56{master_xactor_f_rd_dataD_OUT_BITS_10_TO_3__q1[7]}},
	       master_xactor_f_rd_dataD_OUT_BITS_10_TO_3__q1 } ;
  assign result__h28094 =
	     { {56{master_xactor_f_rd_dataD_OUT_BITS_18_TO_11__q4[7]}},
	       master_xactor_f_rd_dataD_OUT_BITS_18_TO_11__q4 } ;
  assign result__h28121 =
	     { {56{master_xactor_f_rd_dataD_OUT_BITS_26_TO_19__q5[7]}},
	       master_xactor_f_rd_dataD_OUT_BITS_26_TO_19__q5 } ;
  assign result__h28148 =
	     { {56{master_xactor_f_rd_dataD_OUT_BITS_34_TO_27__q7[7]}},
	       master_xactor_f_rd_dataD_OUT_BITS_34_TO_27__q7 } ;
  assign result__h28175 =
	     { {56{master_xactor_f_rd_dataD_OUT_BITS_42_TO_35__q8[7]}},
	       master_xactor_f_rd_dataD_OUT_BITS_42_TO_35__q8 } ;
  assign result__h28202 =
	     { {56{master_xactor_f_rd_dataD_OUT_BITS_50_TO_43__q11[7]}},
	       master_xactor_f_rd_dataD_OUT_BITS_50_TO_43__q11 } ;
  assign result__h28229 =
	     { {56{master_xactor_f_rd_dataD_OUT_BITS_58_TO_51__q12[7]}},
	       master_xactor_f_rd_dataD_OUT_BITS_58_TO_51__q12 } ;
  assign result__h28256 =
	     { {56{master_xactor_f_rd_dataD_OUT_BITS_66_TO_59__q14[7]}},
	       master_xactor_f_rd_dataD_OUT_BITS_66_TO_59__q14 } ;
  assign result__h28300 = { 56'd0, master_xactor_f_rd_data$D_OUT[10:3] } ;
  assign result__h28327 = { 56'd0, master_xactor_f_rd_data$D_OUT[18:11] } ;
  assign result__h28354 = { 56'd0, master_xactor_f_rd_data$D_OUT[26:19] } ;
  assign result__h28381 = { 56'd0, master_xactor_f_rd_data$D_OUT[34:27] } ;
  assign result__h28408 = { 56'd0, master_xactor_f_rd_data$D_OUT[42:35] } ;
  assign result__h28435 = { 56'd0, master_xactor_f_rd_data$D_OUT[50:43] } ;
  assign result__h28462 = { 56'd0, master_xactor_f_rd_data$D_OUT[58:51] } ;
  assign result__h28489 = { 56'd0, master_xactor_f_rd_data$D_OUT[66:59] } ;
  assign result__h28533 =
	     { {48{master_xactor_f_rd_dataD_OUT_BITS_18_TO_3__q2[15]}},
	       master_xactor_f_rd_dataD_OUT_BITS_18_TO_3__q2 } ;
  assign result__h28560 =
	     { {48{master_xactor_f_rd_dataD_OUT_BITS_34_TO_19__q6[15]}},
	       master_xactor_f_rd_dataD_OUT_BITS_34_TO_19__q6 } ;
  assign result__h28587 =
	     { {48{master_xactor_f_rd_dataD_OUT_BITS_50_TO_35__q9[15]}},
	       master_xactor_f_rd_dataD_OUT_BITS_50_TO_35__q9 } ;
  assign result__h28614 =
	     { {48{master_xactor_f_rd_dataD_OUT_BITS_66_TO_51__q13[15]}},
	       master_xactor_f_rd_dataD_OUT_BITS_66_TO_51__q13 } ;
  assign result__h28654 = { 48'd0, master_xactor_f_rd_data$D_OUT[18:3] } ;
  assign result__h28681 = { 48'd0, master_xactor_f_rd_data$D_OUT[34:19] } ;
  assign result__h28708 = { 48'd0, master_xactor_f_rd_data$D_OUT[50:35] } ;
  assign result__h28735 = { 48'd0, master_xactor_f_rd_data$D_OUT[66:51] } ;
  assign result__h28775 =
	     { {32{master_xactor_f_rd_dataD_OUT_BITS_34_TO_3__q3[31]}},
	       master_xactor_f_rd_dataD_OUT_BITS_34_TO_3__q3 } ;
  assign result__h28802 =
	     { {32{master_xactor_f_rd_dataD_OUT_BITS_66_TO_35__q10[31]}},
	       master_xactor_f_rd_dataD_OUT_BITS_66_TO_35__q10 } ;
  assign result__h28840 = { 32'd0, master_xactor_f_rd_data$D_OUT[34:3] } ;
  assign result__h28867 = { 32'd0, master_xactor_f_rd_data$D_OUT[66:35] } ;
  assign result__h30439 =
	     { {56{ld_val8004_BITS_7_TO_0__q36[7]}},
	       ld_val8004_BITS_7_TO_0__q36 } ;
  assign result__h31347 =
	     { {56{ld_val8004_BITS_15_TO_8__q39[7]}},
	       ld_val8004_BITS_15_TO_8__q39 } ;
  assign result__h31375 =
	     { {56{ld_val8004_BITS_23_TO_16__q40[7]}},
	       ld_val8004_BITS_23_TO_16__q40 } ;
  assign result__h31403 =
	     { {56{ld_val8004_BITS_31_TO_24__q42[7]}},
	       ld_val8004_BITS_31_TO_24__q42 } ;
  assign result__h31431 =
	     { {56{ld_val8004_BITS_39_TO_32__q43[7]}},
	       ld_val8004_BITS_39_TO_32__q43 } ;
  assign result__h31459 =
	     { {56{ld_val8004_BITS_47_TO_40__q46[7]}},
	       ld_val8004_BITS_47_TO_40__q46 } ;
  assign result__h31487 =
	     { {56{ld_val8004_BITS_55_TO_48__q47[7]}},
	       ld_val8004_BITS_55_TO_48__q47 } ;
  assign result__h31515 =
	     { {56{ld_val8004_BITS_63_TO_56__q49[7]}},
	       ld_val8004_BITS_63_TO_56__q49 } ;
  assign result__h31560 = { 56'd0, ld_val__h28004[7:0] } ;
  assign result__h31588 = { 56'd0, ld_val__h28004[15:8] } ;
  assign result__h31616 = { 56'd0, ld_val__h28004[23:16] } ;
  assign result__h31644 = { 56'd0, ld_val__h28004[31:24] } ;
  assign result__h31672 = { 56'd0, ld_val__h28004[39:32] } ;
  assign result__h31700 = { 56'd0, ld_val__h28004[47:40] } ;
  assign result__h31728 = { 56'd0, ld_val__h28004[55:48] } ;
  assign result__h31756 = { 56'd0, ld_val__h28004[63:56] } ;
  assign result__h31801 =
	     { {48{ld_val8004_BITS_15_TO_0__q37[15]}},
	       ld_val8004_BITS_15_TO_0__q37 } ;
  assign result__h31829 =
	     { {48{ld_val8004_BITS_31_TO_16__q41[15]}},
	       ld_val8004_BITS_31_TO_16__q41 } ;
  assign result__h31857 =
	     { {48{ld_val8004_BITS_47_TO_32__q44[15]}},
	       ld_val8004_BITS_47_TO_32__q44 } ;
  assign result__h31885 =
	     { {48{ld_val8004_BITS_63_TO_48__q48[15]}},
	       ld_val8004_BITS_63_TO_48__q48 } ;
  assign result__h31926 = { 48'd0, ld_val__h28004[15:0] } ;
  assign result__h31954 = { 48'd0, ld_val__h28004[31:16] } ;
  assign result__h31982 = { 48'd0, ld_val__h28004[47:32] } ;
  assign result__h32010 = { 48'd0, ld_val__h28004[63:48] } ;
  assign result__h32051 =
	     { {32{ld_val8004_BITS_31_TO_0__q38[31]}},
	       ld_val8004_BITS_31_TO_0__q38 } ;
  assign result__h32079 =
	     { {32{ld_val8004_BITS_63_TO_32__q45[31]}},
	       ld_val8004_BITS_63_TO_32__q45 } ;
  assign result__h32118 = { 32'd0, ld_val__h28004[31:0] } ;
  assign result__h32146 = { 32'd0, ld_val__h28004[63:32] } ;
  assign result__h7556 =
	     { {56{word64322_BITS_7_TO_0__q15[7]}},
	       word64322_BITS_7_TO_0__q15 } ;
  assign rg_amo_funct7_17_BITS_6_TO_2_18_EQ_0b10_19_AND_ETC___d627 =
	     rg_amo_funct7[6:2] == 5'b00010 &&
	     (!ram_state_and_ctag_cset$DOB[52] ||
	      !ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204) &&
	     IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_T_ETC___d449 &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign rg_lrsc_pa_59_EQ_IF_rg_priv_5_ULE_0b1_6_AND_rg_ETC___d260 =
	     rg_lrsc_pa == x1_avValue_pa__h6014 ;
  assign rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d401 =
	     (rg_op == 2'd0 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00010) &&
	     (!ram_state_and_ctag_cset$DOB[52] ||
	      !ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204) ;
  assign rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d438 =
	     (rg_op == 2'd0 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00010) &&
	     tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_addr_6_ETC___d132 ||
	     rg_op != 2'd0 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) &&
	     tlb$lookup[68] ;
  assign rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d463 =
	     (rg_op == 2'd0 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00010) &&
	     ram_state_and_ctag_cset_b_read__99_BIT_52_00_A_ETC___d452 ||
	     rg_op != 2'd0 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) &&
	     rg_op_12_EQ_1_53_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d461 ;
  assign rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d467 =
	     (rg_op == 2'd0 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00010) &&
	     ram_state_and_ctag_cset$DOB[52] &&
	     ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204 ;
  assign rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d602 =
	     (rg_op == 2'd0 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00010) &&
	     ram_state_and_ctag_cset$DOB[52] &&
	     ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204 &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d621 =
	     (rg_op == 2'd0 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00010) &&
	     (!ram_state_and_ctag_cset$DOB[52] ||
	      !ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204) &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign rg_op_12_EQ_1_53_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d461 =
	     rg_op == 2'd1 &&
	     IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_T_ETC___d449 ||
	     rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00011 ||
	     NOT_rg_op_12_EQ_1_53_57_AND_NOT_rg_op_12_EQ_2__ETC___d460 ;
  assign rg_op_12_EQ_1_53_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d649 =
	     (rg_op == 2'd1 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00011) &&
	     NOT_rg_op_12_EQ_2_15_16_OR_NOT_rg_amo_funct7_1_ETC___d646 ||
	     NOT_rg_op_12_EQ_1_53_57_AND_NOT_rg_op_12_EQ_2__ETC___d648 ;
  assign rg_op_12_EQ_1_53_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d776 =
	     (rg_op == 2'd1 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00011) &&
	     NOT_rg_op_12_EQ_2_15_16_OR_NOT_rg_amo_funct7_1_ETC___d773 ||
	     NOT_rg_op_12_EQ_1_53_57_AND_NOT_rg_op_12_EQ_2__ETC___d775 ;
  assign rg_op_12_EQ_1_53_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d781 =
	     (rg_op == 2'd1 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00011) &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00011 ||
	      rg_lrsc_valid &&
	      rg_lrsc_pa_59_EQ_IF_rg_priv_5_ULE_0b1_6_AND_rg_ETC___d260) ;
  assign rg_priv_5_EQ_0b0_02_AND_NOT_tlb_lookup_rg_satp_ETC___d143 =
	     rg_priv == 2'b0 && !tlb$lookup[70] ||
	     rg_priv == 2'b01 && tlb$lookup[70] && !rg_sstatus_SUM ||
	     dmem_not_imem_OR_NOT_rg_op_12_EQ_0_13_14_AND_N_ETC___d126 &&
	     NOT_dmem_not_imem_27_OR_NOT_rg_op_12_EQ_0_13_1_ETC___d134 &&
	     (!dmem_not_imem || rg_op == 2'd0 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00010 ||
	      !tlb$lookup[68]) ;
  assign rg_priv_5_EQ_0b0_02_AND_NOT_tlb_lookup_rg_satp_ETC___d156 =
	     rg_priv == 2'b0 && !tlb$lookup[70] ||
	     rg_priv == 2'b01 && tlb$lookup[70] && !rg_sstatus_SUM ||
	     !dmem_not_imem ||
	     !tlb$lookup[68] ;
  assign rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d152 =
	     rg_priv_5_ULE_0b1___d86 && rg_satp[63:60] == 4'd8 &&
	     tlb$lookup[130] &&
	     (rg_priv_5_EQ_0b0_02_AND_NOT_tlb_lookup_rg_satp_ETC___d143 ||
	      NOT_tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_ad_ETC___d149) ;
  assign rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d323 =
	     rg_priv_5_ULE_0b1___d86 && rg_satp[63:60] == 4'd8 &&
	     !tlb$lookup[130] ||
	     (rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d152 ?
		tlb$RDY_lookup :
		NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d321) ;
  assign rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d370 =
	     rg_priv_5_ULE_0b1___d86 && rg_satp[63:60] == 4'd8 &&
	     (rg_priv_5_EQ_0b0_02_AND_NOT_tlb_lookup_rg_satp_ETC___d143 ||
	      NOT_tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_ad_ETC___d149) &&
	     tlb$lookup[130] ;
  assign rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d392 =
	     rg_priv_5_ULE_0b1___d86 && rg_satp[63:60] == 4'd8 &&
	     tlb$lookup[130] &&
	     NOT_rg_priv_5_EQ_0b0_02_48_OR_tlb_lookup_rg_sa_ETC___d385 &&
	     tlb$lookup[72] &&
	     tlb$lookup[73] &&
	     !pte___2__h6476[7] &&
	     rg_op != 2'd0 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) ;
  assign rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d409 =
	     rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d152 ||
	     dmem_not_imem && !soc_map$m_is_mem_addr ||
	     rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d401 ||
	     NOT_rg_op_12_EQ_0_13_14_AND_NOT_rg_op_12_EQ_2__ETC___d406 ;
  assign rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d410 =
	     rg_priv_5_ULE_0b1___d86 && rg_satp[63:60] == 4'd8 &&
	     !tlb$lookup[130] ||
	     rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d409 ;
  assign rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d428 =
	     rg_priv_5_ULE_0b1___d86 && rg_satp[63:60] == 4'd8 &&
	     tlb$lookup[130] &&
	     NOT_rg_priv_5_EQ_0b0_02_48_OR_tlb_lookup_rg_sa_ETC___d423 &&
	     NOT_cfg_verbosity_read__9_ULT_2_19___d420 &&
	     dmem_not_imem &&
	     tlb$lookup[68] &&
	     tlb$lookup[73] ;
  assign rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d431 =
	     rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d392 &&
	     NOT_cfg_verbosity_read__9_ULT_2_19___d420 &&
	     (!dmem_not_imem || !tlb$lookup[68] || !tlb$lookup[73]) ;
  assign rg_priv_5_ULE_0b1___d86 = rg_priv <= 2'b01 ;
  assign rg_st_amo_val_BITS_31_TO_0__q32 = rg_st_amo_val[31:0] ;
  assign rg_state_9_EQ_13_063_AND_rg_op_12_EQ_0_13_OR_r_ETC___d1065 =
	     rg_state == 5'd13 &&
	     (rg_op == 2'd0 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00010) &&
	     b__h21818 == 4'd0 ;
  assign rg_state_9_EQ_3_26_AND_NOT_rg_op_12_EQ_0_13_14_ETC___d330 =
	     rg_state == 5'd3 &&
	     (rg_op != 2'd0 &&
	      (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) ||
	      crg_sb_to_load_delay$port0__write_1 == 11'd0) ;
  assign satp_pa__h2005 = { 8'd0, x__h5206 } ;
  assign shift_bits__h2917 = { f_fabric_write_reqs$D_OUT[66:64], 3'b0 } ;
  assign strobe64__h3069 = 8'b00000001 << f_fabric_write_reqs$D_OUT[66:64] ;
  assign strobe64__h3072 = 8'b00000011 << f_fabric_write_reqs$D_OUT[66:64] ;
  assign strobe64__h3075 = 8'b00001111 << f_fabric_write_reqs$D_OUT[66:64] ;
  assign tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_addr_6_ETC___d132 =
	     tlb$lookup[67] | y__h6302 ;
  assign tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_addr_6_ETC___d364 =
	     tlb$lookup[72] &&
	     (rg_op == 2'd0 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00010 ||
	      tlb$lookup[73]) ;
  assign value__h6801 =
	     (rg_priv_5_ULE_0b1___d86 && rg_satp[63:60] == 4'd8) ?
	       _theResult___snd_snd_fst__h6107 :
	       tlb$lookup[129:66] ;
  assign vpn_0_pa__h23846 = { 52'd0, rg_addr[20:12], 3'd0 } ;
  assign vpn_1_pa__h22813 = { 52'd0, rg_addr[29:21], 3'd0 } ;
  assign vpn_2_pa__h21916 = { 52'd0, rg_addr[38:30], 3'd0 } ;
  assign w10244_BITS_31_TO_0__q51 = w1__h30244[31:0] ;
  assign w1___1__h19000 = { 32'd0, new_value__h7503[31:0] } ;
  assign w1___1__h30319 = { 32'd0, w1__h30244[31:0] } ;
  assign w2___1__h30320 = { 32'd0, rg_st_amo_val[31:0] } ;
  assign w2__h30250 = (rg_f3 == 3'b010) ? w2___1__h30320 : rg_st_amo_val ;
  assign word64322_BITS_15_TO_0__q16 = word64__h7322[15:0] ;
  assign word64322_BITS_15_TO_8__q18 = word64__h7322[15:8] ;
  assign word64322_BITS_23_TO_16__q19 = word64__h7322[23:16] ;
  assign word64322_BITS_31_TO_0__q17 = word64__h7322[31:0] ;
  assign word64322_BITS_31_TO_16__q20 = word64__h7322[31:16] ;
  assign word64322_BITS_31_TO_24__q21 = word64__h7322[31:24] ;
  assign word64322_BITS_39_TO_32__q22 = word64__h7322[39:32] ;
  assign word64322_BITS_47_TO_32__q23 = word64__h7322[47:32] ;
  assign word64322_BITS_47_TO_40__q25 = word64__h7322[47:40] ;
  assign word64322_BITS_55_TO_48__q26 = word64__h7322[55:48] ;
  assign word64322_BITS_63_TO_32__q24 = word64__h7322[63:32] ;
  assign word64322_BITS_63_TO_48__q27 = word64__h7322[63:48] ;
  assign word64322_BITS_63_TO_56__q28 = word64__h7322[63:56] ;
  assign word64322_BITS_7_TO_0__q15 = word64__h7322[7:0] ;
  assign word64__h7322 = ram_word64_set$DOB & y__h7592 ;
  assign x1_avValue_exc_code__h6015 =
	     dmem_not_imem ?
	       ((rg_op == 2'd0 ||
		 rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00010) ?
		  4'd13 :
		  4'd15) :
	       4'd12 ;
  assign x1_avValue_pa__h6014 = soc_map$m_is_mem_addr_addr ;
  assign x__h15182 = { 63'd0, lrsc_result__h15172 } ;
  assign x__h22893 = { master_xactor_f_rd_data$D_OUT[56:13], 12'b0 } ;
  assign x__h30239 =
	     (rg_f3 == 3'b010) ?
	       new_st_val__h30260 :
	       _theResult_____2__h30256 ;
  assign x__h5206 = { rg_satp[43:0], 12'b0 } ;
  assign x__h6487 = { tlb$lookup[119:76], rg_addr[11:0] } ;
  assign x__h6536 = { tlb$lookup[119:85], rg_addr[20:0] } ;
  assign x__h6605 = { tlb$lookup[119:94], rg_addr[29:0] } ;
  assign y__h6302 = rg_mstatus_MXR & tlb$lookup[69] ;
  assign y__h7592 =
	     {64{ram_state_and_ctag_cset$DOB[52] &&
		 ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204}} ;
  always@(f_fabric_write_reqs$D_OUT)
  begin
    case (f_fabric_write_reqs$D_OUT[129:128])
      2'b0: x__h2950 = 3'b0;
      2'b01: x__h2950 = 3'b001;
      2'b10: x__h2950 = 3'b010;
      2'b11: x__h2950 = 3'b011;
    endcase
  end
  always@(rg_f3)
  begin
    case (rg_f3[1:0])
      2'b0: value__h29796 = 3'b0;
      2'b01: value__h29796 = 3'b001;
      2'b10: value__h29796 = 3'b010;
      2'd3: value__h29796 = 3'b011;
    endcase
  end
  always@(tlb$lookup or
	  rg_addr or pa___1__h6484 or pa___1__h6533 or pa___1__h6602)
  begin
    case (tlb$lookup[65:64])
      2'd0: _theResult___fst__h6478 = pa___1__h6484;
      2'd1: _theResult___fst__h6478 = pa___1__h6533;
      2'd2: _theResult___fst__h6478 = pa___1__h6602;
      2'd3: _theResult___fst__h6478 = rg_addr;
    endcase
  end
  always@(f_fabric_write_reqs$D_OUT or
	  strobe64__h3069 or strobe64__h3072 or strobe64__h3075)
  begin
    case (f_fabric_write_reqs$D_OUT[129:128])
      2'b0: mem_req_wr_data_wstrb__h3135 = strobe64__h3069;
      2'b01: mem_req_wr_data_wstrb__h3135 = strobe64__h3072;
      2'b10: mem_req_wr_data_wstrb__h3135 = strobe64__h3075;
      2'b11: mem_req_wr_data_wstrb__h3135 = 8'b11111111;
    endcase
  end
  always@(f_fabric_write_reqs$D_OUT or _theResult___fst__h3070)
  begin
    case (f_fabric_write_reqs$D_OUT[129:128])
      2'b0, 2'b01, 2'b10:
	  mem_req_wr_data_wdata__h3134 = _theResult___fst__h3070;
      2'd3: mem_req_wr_data_wdata__h3134 = f_fabric_write_reqs$D_OUT[63:0];
    endcase
  end
  always@(rg_addr or
	  NOT_ram_state_and_ctag_cset_b_read__99_BIT_52__ETC___d225)
  begin
    case (rg_addr[2:0])
      3'h0, 3'h1, 3'h2, 3'h3, 3'h4, 3'h5, 3'h6:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_OR_rg_ad_ETC___d229 =
	      NOT_ram_state_and_ctag_cset_b_read__99_BIT_52__ETC___d225;
      3'd7:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_OR_rg_ad_ETC___d229 =
	      rg_addr[2:0] != 3'h7 ||
	      NOT_ram_state_and_ctag_cset_b_read__99_BIT_52__ETC___d225;
    endcase
  end
  always@(rg_addr or
	  NOT_ram_state_and_ctag_cset_b_read__99_BIT_52__ETC___d225)
  begin
    case (rg_addr[2:0])
      3'h0, 3'h2, 3'h4:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_OR_rg_ad_ETC___d237 =
	      NOT_ram_state_and_ctag_cset_b_read__99_BIT_52__ETC___d225;
      default: IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_OR_rg_ad_ETC___d237 =
		   rg_addr[2:0] != 3'h6 ||
		   NOT_ram_state_and_ctag_cset_b_read__99_BIT_52__ETC___d225;
    endcase
  end
  always@(rg_f3 or
	  rg_addr or
	  NOT_ram_state_and_ctag_cset_b_read__99_BIT_52__ETC___d225 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_OR_rg_ad_ETC___d229 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_OR_rg_ad_ETC___d237 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_NOT_ETC___d243)
  begin
    case (rg_f3)
      3'b0, 3'b100:
	  IF_rg_f3_07_EQ_0b0_08_OR_rg_f3_07_EQ_0b100_09__ETC___d251 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_OR_rg_ad_ETC___d229;
      3'b001, 3'b101:
	  IF_rg_f3_07_EQ_0b0_08_OR_rg_f3_07_EQ_0b100_09__ETC___d251 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_OR_rg_ad_ETC___d237;
      3'b010, 3'b110:
	  IF_rg_f3_07_EQ_0b0_08_OR_rg_f3_07_EQ_0b100_09__ETC___d251 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_NOT_ETC___d243;
      default: IF_rg_f3_07_EQ_0b0_08_OR_rg_f3_07_EQ_0b100_09__ETC___d251 =
		   rg_f3 != 3'b011 || rg_addr[2:0] != 3'h0 ||
		   NOT_ram_state_and_ctag_cset_b_read__99_BIT_52__ETC___d225;
    endcase
  end
  always@(rg_amo_funct7 or
	  IF_rg_f3_07_EQ_0b0_08_OR_rg_f3_07_EQ_0b100_09__ETC___d251)
  begin
    case (rg_amo_funct7[6:2])
      5'b0, 5'b00100, 5'b01000, 5'b01100, 5'b10000, 5'b11000, 5'b11100:
	  CASE_rg_amo_funct7_BITS_6_TO_2_0b0_IF_rg_f3_07_ETC__q29 =
	      IF_rg_f3_07_EQ_0b0_08_OR_rg_f3_07_EQ_0b100_09__ETC___d251;
      default: CASE_rg_amo_funct7_BITS_6_TO_2_0b0_IF_rg_f3_07_ETC__q29 =
		   rg_amo_funct7[6:2] != 5'b10100 ||
		   IF_rg_f3_07_EQ_0b0_08_OR_rg_f3_07_EQ_0b100_09__ETC___d251;
    endcase
  end
  always@(x1_avValue_pa__h6014 or
	  NOT_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS__ETC___d300 or
	  CASE_rg_amo_funct7_BITS_6_TO_2_0b0_IF_rg_f3_07_ETC__q29)
  begin
    case (x1_avValue_pa__h6014[2:0])
      3'h0, 3'h1, 3'h2, 3'h3, 3'h4, 3'h5, 3'h6:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d301 =
	      CASE_rg_amo_funct7_BITS_6_TO_2_0b0_IF_rg_f3_07_ETC__q29;
      3'd7:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d301 =
	      NOT_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS__ETC___d300;
    endcase
  end
  always@(x1_avValue_pa__h6014 or
	  NOT_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS__ETC___d305 or
	  CASE_rg_amo_funct7_BITS_6_TO_2_0b0_IF_rg_f3_07_ETC__q29)
  begin
    case (x1_avValue_pa__h6014[2:0])
      3'h0, 3'h2, 3'h4:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d306 =
	      CASE_rg_amo_funct7_BITS_6_TO_2_0b0_IF_rg_f3_07_ETC__q29;
      default: IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d306 =
		   NOT_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS__ETC___d305;
    endcase
  end
  always@(rg_f3 or
	  NOT_rg_f3_07_EQ_0b11_44_45_OR_rg_amo_funct7_17_ETC___d310 or
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d301 or
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d306 or
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d309)
  begin
    case (rg_f3)
      3'b0:
	  IF_rg_f3_07_EQ_0b0_08_THEN_IF_IF_rg_priv_5_ULE_ETC___d313 =
	      IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d301;
      3'b001:
	  IF_rg_f3_07_EQ_0b0_08_THEN_IF_IF_rg_priv_5_ULE_ETC___d313 =
	      IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d306;
      3'b010:
	  IF_rg_f3_07_EQ_0b0_08_THEN_IF_IF_rg_priv_5_ULE_ETC___d313 =
	      IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d309;
      default: IF_rg_f3_07_EQ_0b0_08_THEN_IF_IF_rg_priv_5_ULE_ETC___d313 =
		   NOT_rg_f3_07_EQ_0b11_44_45_OR_rg_amo_funct7_17_ETC___d310;
    endcase
  end
  always@(rg_addr or
	  result__h7556 or
	  result__h13912 or
	  result__h13940 or
	  result__h13968 or
	  result__h13996 or
	  result__h14024 or result__h14052 or result__h14080)
  begin
    case (rg_addr[2:0])
      3'h0:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d530 =
	      result__h7556;
      3'h1:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d530 =
	      result__h13912;
      3'h2:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d530 =
	      result__h13940;
      3'h3:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d530 =
	      result__h13968;
      3'h4:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d530 =
	      result__h13996;
      3'h5:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d530 =
	      result__h14024;
      3'h6:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d530 =
	      result__h14052;
      3'h7:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d530 =
	      result__h14080;
    endcase
  end
  always@(rg_addr or
	  result__h14125 or
	  result__h14153 or
	  result__h14181 or
	  result__h14209 or
	  result__h14237 or
	  result__h14265 or result__h14293 or result__h14321)
  begin
    case (rg_addr[2:0])
      3'h0:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d546 =
	      result__h14125;
      3'h1:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d546 =
	      result__h14153;
      3'h2:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d546 =
	      result__h14181;
      3'h3:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d546 =
	      result__h14209;
      3'h4:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d546 =
	      result__h14237;
      3'h5:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d546 =
	      result__h14265;
      3'h6:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d546 =
	      result__h14293;
      3'h7:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d546 =
	      result__h14321;
    endcase
  end
  always@(rg_addr or
	  result__h14366 or
	  result__h14394 or result__h14422 or result__h14450)
  begin
    case (rg_addr[2:0])
      3'h0:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d558 =
	      result__h14366;
      3'h2:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d558 =
	      result__h14394;
      3'h4:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d558 =
	      result__h14422;
      3'h6:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d558 =
	      result__h14450;
      default: IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d558 =
		   64'd0;
    endcase
  end
  always@(rg_addr or
	  result__h14491 or
	  result__h14519 or result__h14547 or result__h14575)
  begin
    case (rg_addr[2:0])
      3'h0:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d566 =
	      result__h14491;
      3'h2:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d566 =
	      result__h14519;
      3'h4:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d566 =
	      result__h14547;
      3'h6:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d566 =
	      result__h14575;
      default: IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d566 =
		   64'd0;
    endcase
  end
  always@(rg_addr or result__h14683 or result__h14711)
  begin
    case (rg_addr[2:0])
      3'h0:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d576 =
	      result__h14683;
      3'h4:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d576 =
	      result__h14711;
      default: IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d576 =
		   64'd0;
    endcase
  end
  always@(rg_addr or result__h14616 or result__h14644)
  begin
    case (rg_addr[2:0])
      3'h0:
	  CASE_rg_addr_BITS_2_TO_0_0x0_result4616_0x4_re_ETC__q30 =
	      result__h14616;
      3'h4:
	  CASE_rg_addr_BITS_2_TO_0_0x0_result4616_0x4_re_ETC__q30 =
	      result__h14644;
      default: CASE_rg_addr_BITS_2_TO_0_0x0_result4616_0x4_re_ETC__q30 =
		   64'd0;
    endcase
  end
  always@(rg_f3 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d530 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d558 or
	  CASE_rg_addr_BITS_2_TO_0_0x0_result4616_0x4_re_ETC__q30 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_ram_ETC___d577 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d546 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d566 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d576)
  begin
    case (rg_f3)
      3'b0:
	  new_value__h7503 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d530;
      3'b001:
	  new_value__h7503 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d558;
      3'b010:
	  new_value__h7503 =
	      CASE_rg_addr_BITS_2_TO_0_0x0_result4616_0x4_re_ETC__q30;
      3'b011:
	  new_value__h7503 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_ram_ETC___d577;
      3'b100:
	  new_value__h7503 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d546;
      3'b101:
	  new_value__h7503 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d566;
      3'b110:
	  new_value__h7503 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d576;
      3'd7: new_value__h7503 = 64'd0;
    endcase
  end
  always@(rg_f3 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d530 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d558 or
	  w1___1__h19000 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_ram_ETC___d577 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d546 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d566 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d576)
  begin
    case (rg_f3)
      3'b0:
	  w1__h18929 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d530;
      3'b001:
	  w1__h18929 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d558;
      3'b010: w1__h18929 = w1___1__h19000;
      3'b011:
	  w1__h18929 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_ram_ETC___d577;
      3'b100:
	  w1__h18929 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d546;
      3'b101:
	  w1__h18929 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d566;
      3'b110:
	  w1__h18929 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d576;
      3'd7: w1__h18929 = 64'd0;
    endcase
  end
  always@(x1_avValue_pa__h6014 or ram_word64_set$DOB or rg_st_amo_val)
  begin
    case (x1_avValue_pa__h6014[2:0])
      3'h0:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d695 =
	      { ram_word64_set$DOB[63:16], rg_st_amo_val[15:0] };
      3'h2:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d695 =
	      { ram_word64_set$DOB[63:32],
		rg_st_amo_val[15:0],
		ram_word64_set$DOB[15:0] };
      3'h4:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d695 =
	      { ram_word64_set$DOB[63:48],
		rg_st_amo_val[15:0],
		ram_word64_set$DOB[31:0] };
      3'h6:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d695 =
	      { rg_st_amo_val[15:0], ram_word64_set$DOB[47:0] };
      default: IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d695 =
		   ram_word64_set$DOB;
    endcase
  end
  always@(x1_avValue_pa__h6014 or ram_word64_set$DOB or rg_st_amo_val)
  begin
    case (x1_avValue_pa__h6014[2:0])
      3'h0:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d686 =
	      { ram_word64_set$DOB[63:8], rg_st_amo_val[7:0] };
      3'h1:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d686 =
	      { ram_word64_set$DOB[63:16],
		rg_st_amo_val[7:0],
		ram_word64_set$DOB[7:0] };
      3'h2:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d686 =
	      { ram_word64_set$DOB[63:24],
		rg_st_amo_val[7:0],
		ram_word64_set$DOB[15:0] };
      3'h3:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d686 =
	      { ram_word64_set$DOB[63:32],
		rg_st_amo_val[7:0],
		ram_word64_set$DOB[23:0] };
      3'h4:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d686 =
	      { ram_word64_set$DOB[63:40],
		rg_st_amo_val[7:0],
		ram_word64_set$DOB[31:0] };
      3'h5:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d686 =
	      { ram_word64_set$DOB[63:48],
		rg_st_amo_val[7:0],
		ram_word64_set$DOB[39:0] };
      3'h6:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d686 =
	      { ram_word64_set$DOB[63:56],
		rg_st_amo_val[7:0],
		ram_word64_set$DOB[47:0] };
      3'h7:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d686 =
	      { rg_st_amo_val[7:0], ram_word64_set$DOB[55:0] };
    endcase
  end
  always@(rg_f3 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d530 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d558 or
	  new_value503_BITS_31_TO_0__q31 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_ram_ETC___d577 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d546 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d566 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d576)
  begin
    case (rg_f3)
      3'b0:
	  IF_rg_f3_07_EQ_0b10_38_THEN_SEXT_IF_rg_f3_07_E_ETC___d644 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d530;
      3'b001:
	  IF_rg_f3_07_EQ_0b10_38_THEN_SEXT_IF_rg_f3_07_E_ETC___d644 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d558;
      3'b010:
	  IF_rg_f3_07_EQ_0b10_38_THEN_SEXT_IF_rg_f3_07_E_ETC___d644 =
	      { {32{new_value503_BITS_31_TO_0__q31[31]}},
		new_value503_BITS_31_TO_0__q31 };
      3'b011:
	  IF_rg_f3_07_EQ_0b10_38_THEN_SEXT_IF_rg_f3_07_E_ETC___d644 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_ram_ETC___d577;
      3'b100:
	  IF_rg_f3_07_EQ_0b10_38_THEN_SEXT_IF_rg_f3_07_E_ETC___d644 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d546;
      3'b101:
	  IF_rg_f3_07_EQ_0b10_38_THEN_SEXT_IF_rg_f3_07_E_ETC___d644 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d566;
      3'b110:
	  IF_rg_f3_07_EQ_0b10_38_THEN_SEXT_IF_rg_f3_07_E_ETC___d644 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d576;
      3'd7: IF_rg_f3_07_EQ_0b10_38_THEN_SEXT_IF_rg_f3_07_E_ETC___d644 = 64'd0;
    endcase
  end
  always@(rg_amo_funct7 or
	  new_st_val__h20040 or
	  new_st_val__h19032 or
	  w2__h30250 or
	  new_st_val__h20012 or
	  new_st_val__h20020 or
	  new_st_val__h20016 or
	  new_st_val__h20035 or new_st_val__h20024 or new_st_val__h20029)
  begin
    case (rg_amo_funct7[6:2])
      5'b0: _theResult_____2__h18937 = new_st_val__h19032;
      5'b00001: _theResult_____2__h18937 = w2__h30250;
      5'b00100: _theResult_____2__h18937 = new_st_val__h20012;
      5'b01000: _theResult_____2__h18937 = new_st_val__h20020;
      5'b01100: _theResult_____2__h18937 = new_st_val__h20016;
      5'b10000: _theResult_____2__h18937 = new_st_val__h20035;
      5'b11000: _theResult_____2__h18937 = new_st_val__h20024;
      5'b11100: _theResult_____2__h18937 = new_st_val__h20029;
      default: _theResult_____2__h18937 = new_st_val__h20040;
    endcase
  end
  always@(x1_avValue_pa__h6014 or ram_word64_set$DOB or new_st_val__h18659)
  begin
    case (x1_avValue_pa__h6014[2:0])
      3'h0:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d760 =
	      { ram_word64_set$DOB[63:16], new_st_val__h18659[15:0] };
      3'h2:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d760 =
	      { ram_word64_set$DOB[63:32],
		new_st_val__h18659[15:0],
		ram_word64_set$DOB[15:0] };
      3'h4:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d760 =
	      { ram_word64_set$DOB[63:48],
		new_st_val__h18659[15:0],
		ram_word64_set$DOB[31:0] };
      3'h6:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d760 =
	      { new_st_val__h18659[15:0], ram_word64_set$DOB[47:0] };
      default: IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d760 =
		   ram_word64_set$DOB;
    endcase
  end
  always@(x1_avValue_pa__h6014 or ram_word64_set$DOB or new_st_val__h18659)
  begin
    case (x1_avValue_pa__h6014[2:0])
      3'h0:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d751 =
	      { ram_word64_set$DOB[63:8], new_st_val__h18659[7:0] };
      3'h1:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d751 =
	      { ram_word64_set$DOB[63:16],
		new_st_val__h18659[7:0],
		ram_word64_set$DOB[7:0] };
      3'h2:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d751 =
	      { ram_word64_set$DOB[63:24],
		new_st_val__h18659[7:0],
		ram_word64_set$DOB[15:0] };
      3'h3:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d751 =
	      { ram_word64_set$DOB[63:32],
		new_st_val__h18659[7:0],
		ram_word64_set$DOB[23:0] };
      3'h4:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d751 =
	      { ram_word64_set$DOB[63:40],
		new_st_val__h18659[7:0],
		ram_word64_set$DOB[31:0] };
      3'h5:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d751 =
	      { ram_word64_set$DOB[63:48],
		new_st_val__h18659[7:0],
		ram_word64_set$DOB[39:0] };
      3'h6:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d751 =
	      { ram_word64_set$DOB[63:56],
		new_st_val__h18659[7:0],
		ram_word64_set$DOB[47:0] };
      3'h7:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d751 =
	      { new_st_val__h18659[7:0], ram_word64_set$DOB[55:0] };
    endcase
  end
  always@(x1_avValue_pa__h6014 or ram_word64_set$DOB or rg_st_amo_val)
  begin
    case (x1_avValue_pa__h6014[2:0])
      3'h0:
	  CASE_x1_avValue_pa014_BITS_2_TO_0_0x0_ram_word_ETC__q33 =
	      { ram_word64_set$DOB[63:32], rg_st_amo_val[31:0] };
      3'h4:
	  CASE_x1_avValue_pa014_BITS_2_TO_0_0x0_ram_word_ETC__q33 =
	      { rg_st_amo_val[31:0], ram_word64_set$DOB[31:0] };
      default: CASE_x1_avValue_pa014_BITS_2_TO_0_0x0_ram_word_ETC__q33 =
		   ram_word64_set$DOB;
    endcase
  end
  always@(rg_f3 or
	  ram_word64_set$DOB or
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d686 or
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d695 or
	  CASE_x1_avValue_pa014_BITS_2_TO_0_0x0_ram_word_ETC__q33 or
	  rg_st_amo_val)
  begin
    case (rg_f3)
      3'b0:
	  IF_rg_f3_07_EQ_0b0_08_THEN_IF_IF_rg_priv_5_ULE_ETC___d704 =
	      IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d686;
      3'b001:
	  IF_rg_f3_07_EQ_0b0_08_THEN_IF_IF_rg_priv_5_ULE_ETC___d704 =
	      IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d695;
      3'b010:
	  IF_rg_f3_07_EQ_0b0_08_THEN_IF_IF_rg_priv_5_ULE_ETC___d704 =
	      CASE_x1_avValue_pa014_BITS_2_TO_0_0x0_ram_word_ETC__q33;
      3'b011:
	  IF_rg_f3_07_EQ_0b0_08_THEN_IF_IF_rg_priv_5_ULE_ETC___d704 =
	      rg_st_amo_val;
      default: IF_rg_f3_07_EQ_0b0_08_THEN_IF_IF_rg_priv_5_ULE_ETC___d704 =
		   ram_word64_set$DOB;
    endcase
  end
  always@(rg_addr or
	  result__h28654 or
	  result__h28681 or result__h28708 or result__h28735)
  begin
    case (rg_addr[2:0])
      3'h0:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1143 =
	      result__h28654;
      3'h2:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1143 =
	      result__h28681;
      3'h4:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1143 =
	      result__h28708;
      3'h6:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1143 =
	      result__h28735;
      default: IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1143 =
		   64'd0;
    endcase
  end
  always@(rg_addr or
	  result__h28300 or
	  result__h28327 or
	  result__h28354 or
	  result__h28381 or
	  result__h28408 or
	  result__h28435 or result__h28462 or result__h28489)
  begin
    case (rg_addr[2:0])
      3'h0:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1123 =
	      result__h28300;
      3'h1:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1123 =
	      result__h28327;
      3'h2:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1123 =
	      result__h28354;
      3'h3:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1123 =
	      result__h28381;
      3'h4:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1123 =
	      result__h28408;
      3'h5:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1123 =
	      result__h28435;
      3'h6:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1123 =
	      result__h28462;
      3'h7:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1123 =
	      result__h28489;
    endcase
  end
  always@(rg_addr or
	  result__h28533 or
	  result__h28560 or result__h28587 or result__h28614)
  begin
    case (rg_addr[2:0])
      3'h0:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1135 =
	      result__h28533;
      3'h2:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1135 =
	      result__h28560;
      3'h4:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1135 =
	      result__h28587;
      3'h6:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1135 =
	      result__h28614;
      default: IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1135 =
		   64'd0;
    endcase
  end
  always@(rg_addr or
	  result__h28064 or
	  result__h28094 or
	  result__h28121 or
	  result__h28148 or
	  result__h28175 or
	  result__h28202 or result__h28229 or result__h28256)
  begin
    case (rg_addr[2:0])
      3'h0:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1107 =
	      result__h28064;
      3'h1:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1107 =
	      result__h28094;
      3'h2:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1107 =
	      result__h28121;
      3'h3:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1107 =
	      result__h28148;
      3'h4:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1107 =
	      result__h28175;
      3'h5:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1107 =
	      result__h28202;
      3'h6:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1107 =
	      result__h28229;
      3'h7:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1107 =
	      result__h28256;
    endcase
  end
  always@(rg_addr or result__h28775 or result__h28802)
  begin
    case (rg_addr[2:0])
      3'h0:
	  CASE_rg_addr_BITS_2_TO_0_0x0_result8775_0x4_re_ETC__q34 =
	      result__h28775;
      3'h4:
	  CASE_rg_addr_BITS_2_TO_0_0x0_result8775_0x4_re_ETC__q34 =
	      result__h28802;
      default: CASE_rg_addr_BITS_2_TO_0_0x0_result8775_0x4_re_ETC__q34 =
		   64'd0;
    endcase
  end
  always@(rg_addr or result__h28840 or result__h28867)
  begin
    case (rg_addr[2:0])
      3'h0:
	  CASE_rg_addr_BITS_2_TO_0_0x0_result8840_0x4_re_ETC__q35 =
	      result__h28840;
      3'h4:
	  CASE_rg_addr_BITS_2_TO_0_0x0_result8840_0x4_re_ETC__q35 =
	      result__h28867;
      default: CASE_rg_addr_BITS_2_TO_0_0x0_result8840_0x4_re_ETC__q35 =
		   64'd0;
    endcase
  end
  always@(rg_f3 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1107 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1135 or
	  CASE_rg_addr_BITS_2_TO_0_0x0_result8775_0x4_re_ETC__q34 or
	  rg_addr or
	  master_xactor_f_rd_data$D_OUT or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1123 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1143 or
	  CASE_rg_addr_BITS_2_TO_0_0x0_result8840_0x4_re_ETC__q35)
  begin
    case (rg_f3)
      3'b0:
	  ld_val__h28004 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1107;
      3'b001:
	  ld_val__h28004 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1135;
      3'b010:
	  ld_val__h28004 =
	      CASE_rg_addr_BITS_2_TO_0_0x0_result8775_0x4_re_ETC__q34;
      3'b011:
	  ld_val__h28004 =
	      (rg_addr[2:0] == 3'h0) ?
		master_xactor_f_rd_data$D_OUT[66:3] :
		64'd0;
      3'b100:
	  ld_val__h28004 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1123;
      3'b101:
	  ld_val__h28004 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1143;
      3'b110:
	  ld_val__h28004 =
	      CASE_rg_addr_BITS_2_TO_0_0x0_result8840_0x4_re_ETC__q35;
      3'd7: ld_val__h28004 = 64'd0;
    endcase
  end
  always@(rg_addr or result__h32118 or result__h32146)
  begin
    case (rg_addr[2:0])
      3'h0:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1262 =
	      result__h32118;
      3'h4:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1262 =
	      result__h32146;
      default: IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1262 =
		   64'd0;
    endcase
  end
  always@(rg_addr or
	  result__h31926 or
	  result__h31954 or result__h31982 or result__h32010)
  begin
    case (rg_addr[2:0])
      3'h0:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1252 =
	      result__h31926;
      3'h2:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1252 =
	      result__h31954;
      3'h4:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1252 =
	      result__h31982;
      3'h6:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1252 =
	      result__h32010;
      default: IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1252 =
		   64'd0;
    endcase
  end
  always@(rg_addr or
	  result__h31801 or
	  result__h31829 or result__h31857 or result__h31885)
  begin
    case (rg_addr[2:0])
      3'h0:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1244 =
	      result__h31801;
      3'h2:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1244 =
	      result__h31829;
      3'h4:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1244 =
	      result__h31857;
      3'h6:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1244 =
	      result__h31885;
      default: IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1244 =
		   64'd0;
    endcase
  end
  always@(rg_addr or
	  result__h31560 or
	  result__h31588 or
	  result__h31616 or
	  result__h31644 or
	  result__h31672 or
	  result__h31700 or result__h31728 or result__h31756)
  begin
    case (rg_addr[2:0])
      3'h0:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1232 =
	      result__h31560;
      3'h1:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1232 =
	      result__h31588;
      3'h2:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1232 =
	      result__h31616;
      3'h3:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1232 =
	      result__h31644;
      3'h4:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1232 =
	      result__h31672;
      3'h5:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1232 =
	      result__h31700;
      3'h6:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1232 =
	      result__h31728;
      3'h7:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1232 =
	      result__h31756;
    endcase
  end
  always@(rg_addr or
	  result__h30439 or
	  result__h31347 or
	  result__h31375 or
	  result__h31403 or
	  result__h31431 or
	  result__h31459 or result__h31487 or result__h31515)
  begin
    case (rg_addr[2:0])
      3'h0:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1216 =
	      result__h30439;
      3'h1:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1216 =
	      result__h31347;
      3'h2:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1216 =
	      result__h31375;
      3'h3:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1216 =
	      result__h31403;
      3'h4:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1216 =
	      result__h31431;
      3'h5:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1216 =
	      result__h31459;
      3'h6:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1216 =
	      result__h31487;
      3'h7:
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1216 =
	      result__h31515;
    endcase
  end
  always@(rg_addr or result__h32051 or result__h32079)
  begin
    case (rg_addr[2:0])
      3'h0:
	  CASE_rg_addr_BITS_2_TO_0_0x0_result2051_0x4_re_ETC__q50 =
	      result__h32051;
      3'h4:
	  CASE_rg_addr_BITS_2_TO_0_0x0_result2051_0x4_re_ETC__q50 =
	      result__h32079;
      default: CASE_rg_addr_BITS_2_TO_0_0x0_result2051_0x4_re_ETC__q50 =
		   64'd0;
    endcase
  end
  always@(rg_f3 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1216 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1244 or
	  CASE_rg_addr_BITS_2_TO_0_0x0_result2051_0x4_re_ETC__q50 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_IF__ETC___d1263 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1232 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1252 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1262)
  begin
    case (rg_f3)
      3'b0:
	  w1__h30244 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1216;
      3'b001:
	  w1__h30244 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1244;
      3'b010:
	  w1__h30244 =
	      CASE_rg_addr_BITS_2_TO_0_0x0_result2051_0x4_re_ETC__q50;
      3'b011:
	  w1__h30244 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_IF__ETC___d1263;
      3'b100:
	  w1__h30244 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1232;
      3'b101:
	  w1__h30244 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1252;
      3'b110:
	  w1__h30244 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1262;
      3'd7: w1__h30244 = 64'd0;
    endcase
  end
  always@(rg_f3 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1216 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1244 or
	  w1___1__h30319 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_IF__ETC___d1263 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1232 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1252 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1262)
  begin
    case (rg_f3)
      3'b0:
	  w1__h30248 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1216;
      3'b001:
	  w1__h30248 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1244;
      3'b010: w1__h30248 = w1___1__h30319;
      3'b011:
	  w1__h30248 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_IF__ETC___d1263;
      3'b100:
	  w1__h30248 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1232;
      3'b101:
	  w1__h30248 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1252;
      3'b110:
	  w1__h30248 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1262;
      3'd7: w1__h30248 = 64'd0;
    endcase
  end
  always@(rg_f3 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1216 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1244 or
	  w10244_BITS_31_TO_0__q51 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_IF__ETC___d1263 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1232 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1252 or
	  IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1262)
  begin
    case (rg_f3)
      3'b0:
	  new_ld_val__h30210 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1216;
      3'b001:
	  new_ld_val__h30210 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_SEX_ETC___d1244;
      3'b010:
	  new_ld_val__h30210 =
	      { {32{w10244_BITS_31_TO_0__q51[31]}},
		w10244_BITS_31_TO_0__q51 };
      3'b011:
	  new_ld_val__h30210 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_IF__ETC___d1263;
      3'b100:
	  new_ld_val__h30210 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1232;
      3'b101:
	  new_ld_val__h30210 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1252;
      3'b110:
	  new_ld_val__h30210 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_0_C_ETC___d1262;
      3'd7: new_ld_val__h30210 = 64'd0;
    endcase
  end
  always@(rg_amo_funct7 or
	  new_st_val__h32239 or
	  new_st_val__h30351 or
	  w2__h30250 or
	  new_st_val__h32211 or
	  new_st_val__h32219 or
	  new_st_val__h32215 or
	  new_st_val__h32234 or new_st_val__h32223 or new_st_val__h32228)
  begin
    case (rg_amo_funct7[6:2])
      5'b0: _theResult_____2__h30256 = new_st_val__h30351;
      5'b00001: _theResult_____2__h30256 = w2__h30250;
      5'b00100: _theResult_____2__h30256 = new_st_val__h32211;
      5'b01000: _theResult_____2__h30256 = new_st_val__h32219;
      5'b01100: _theResult_____2__h30256 = new_st_val__h32215;
      5'b10000: _theResult_____2__h30256 = new_st_val__h32234;
      5'b11000: _theResult_____2__h30256 = new_st_val__h32223;
      5'b11100: _theResult_____2__h30256 = new_st_val__h32228;
      default: _theResult_____2__h30256 = new_st_val__h32239;
    endcase
  end
  always@(x1_avValue_pa__h6014 or ram_word64_set$DOB or new_st_val__h18659)
  begin
    case (x1_avValue_pa__h6014[2:0])
      3'h0:
	  CASE_x1_avValue_pa014_BITS_2_TO_0_0x0_ram_word_ETC__q52 =
	      { ram_word64_set$DOB[63:32], new_st_val__h18659[31:0] };
      3'h4:
	  CASE_x1_avValue_pa014_BITS_2_TO_0_0x0_ram_word_ETC__q52 =
	      { new_st_val__h18659[31:0], ram_word64_set$DOB[31:0] };
      default: CASE_x1_avValue_pa014_BITS_2_TO_0_0x0_ram_word_ETC__q52 =
		   ram_word64_set$DOB;
    endcase
  end
  always@(rg_f3 or
	  ram_word64_set$DOB or
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d751 or
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d760 or
	  CASE_x1_avValue_pa014_BITS_2_TO_0_0x0_ram_word_ETC__q52 or
	  new_st_val__h18659)
  begin
    case (rg_f3)
      3'b0:
	  IF_rg_f3_07_EQ_0b0_08_THEN_IF_IF_rg_priv_5_ULE_ETC___d769 =
	      IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d751;
      3'b001:
	  IF_rg_f3_07_EQ_0b0_08_THEN_IF_IF_rg_priv_5_ULE_ETC___d769 =
	      IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d760;
      3'b010:
	  IF_rg_f3_07_EQ_0b0_08_THEN_IF_IF_rg_priv_5_ULE_ETC___d769 =
	      CASE_x1_avValue_pa014_BITS_2_TO_0_0x0_ram_word_ETC__q52;
      3'b011:
	  IF_rg_f3_07_EQ_0b0_08_THEN_IF_IF_rg_priv_5_ULE_ETC___d769 =
	      new_st_val__h18659;
      default: IF_rg_f3_07_EQ_0b0_08_THEN_IF_IF_rg_priv_5_ULE_ETC___d769 =
		   ram_word64_set$DOB;
    endcase
  end
  always@(rg_f3 or IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_1_E_ETC___d591)
  begin
    case (rg_f3)
      3'b0, 3'b001, 3'b010, 3'b011, 3'b100, 3'b101, 3'b110:
	  new_value__h17530 =
	      IF_rg_addr_6_BITS_2_TO_0_11_EQ_0x0_12_THEN_1_E_ETC___d591;
      3'd7: new_value__h17530 = 64'd0;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        cfg_verbosity <= `BSV_ASSIGNMENT_DELAY 4'd0;
	crg_sb_to_load_delay <= `BSV_ASSIGNMENT_DELAY 11'd0;
	ctr_wr_rsps_pending_crg <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_cset_in_cache <= `BSV_ASSIGNMENT_DELAY 6'd0;
	rg_lower_word32_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rg_lrsc_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rg_state <= `BSV_ASSIGNMENT_DELAY 5'd0;
      end
    else
      begin
        if (cfg_verbosity$EN)
	  cfg_verbosity <= `BSV_ASSIGNMENT_DELAY cfg_verbosity$D_IN;
	if (crg_sb_to_load_delay$EN)
	  crg_sb_to_load_delay <= `BSV_ASSIGNMENT_DELAY
	      crg_sb_to_load_delay$D_IN;
	if (ctr_wr_rsps_pending_crg$EN)
	  ctr_wr_rsps_pending_crg <= `BSV_ASSIGNMENT_DELAY
	      ctr_wr_rsps_pending_crg$D_IN;
	if (rg_cset_in_cache$EN)
	  rg_cset_in_cache <= `BSV_ASSIGNMENT_DELAY rg_cset_in_cache$D_IN;
	if (rg_lower_word32_full$EN)
	  rg_lower_word32_full <= `BSV_ASSIGNMENT_DELAY
	      rg_lower_word32_full$D_IN;
	if (rg_lrsc_valid$EN)
	  rg_lrsc_valid <= `BSV_ASSIGNMENT_DELAY rg_lrsc_valid$D_IN;
	if (rg_state$EN) rg_state <= `BSV_ASSIGNMENT_DELAY rg_state$D_IN;
      end
    if (rg_addr$EN) rg_addr <= `BSV_ASSIGNMENT_DELAY rg_addr$D_IN;
    if (rg_amo_funct7$EN)
      rg_amo_funct7 <= `BSV_ASSIGNMENT_DELAY rg_amo_funct7$D_IN;
    if (rg_error_during_refill$EN)
      rg_error_during_refill <= `BSV_ASSIGNMENT_DELAY
	  rg_error_during_refill$D_IN;
    if (rg_exc_code$EN) rg_exc_code <= `BSV_ASSIGNMENT_DELAY rg_exc_code$D_IN;
    if (rg_f3$EN) rg_f3 <= `BSV_ASSIGNMENT_DELAY rg_f3$D_IN;
    if (rg_ld_val$EN) rg_ld_val <= `BSV_ASSIGNMENT_DELAY rg_ld_val$D_IN;
    if (rg_lower_word32$EN)
      rg_lower_word32 <= `BSV_ASSIGNMENT_DELAY rg_lower_word32$D_IN;
    if (rg_lrsc_pa$EN) rg_lrsc_pa <= `BSV_ASSIGNMENT_DELAY rg_lrsc_pa$D_IN;
    if (rg_mstatus_MXR$EN)
      rg_mstatus_MXR <= `BSV_ASSIGNMENT_DELAY rg_mstatus_MXR$D_IN;
    if (rg_op$EN) rg_op <= `BSV_ASSIGNMENT_DELAY rg_op$D_IN;
    if (rg_pa$EN) rg_pa <= `BSV_ASSIGNMENT_DELAY rg_pa$D_IN;
    if (rg_priv$EN) rg_priv <= `BSV_ASSIGNMENT_DELAY rg_priv$D_IN;
    if (rg_pte_pa$EN) rg_pte_pa <= `BSV_ASSIGNMENT_DELAY rg_pte_pa$D_IN;
    if (rg_satp$EN) rg_satp <= `BSV_ASSIGNMENT_DELAY rg_satp$D_IN;
    if (rg_sstatus_SUM$EN)
      rg_sstatus_SUM <= `BSV_ASSIGNMENT_DELAY rg_sstatus_SUM$D_IN;
    if (rg_st_amo_val$EN)
      rg_st_amo_val <= `BSV_ASSIGNMENT_DELAY rg_st_amo_val$D_IN;
    if (rg_word64_set_in_cache$EN)
      rg_word64_set_in_cache <= `BSV_ASSIGNMENT_DELAY
	  rg_word64_set_in_cache$D_IN;
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    cfg_verbosity = 4'hA;
    crg_sb_to_load_delay = 11'h2AA;
    ctr_wr_rsps_pending_crg = 4'hA;
    rg_addr = 64'hAAAAAAAAAAAAAAAA;
    rg_amo_funct7 = 7'h2A;
    rg_cset_in_cache = 6'h2A;
    rg_error_during_refill = 1'h0;
    rg_exc_code = 4'hA;
    rg_f3 = 3'h2;
    rg_ld_val = 64'hAAAAAAAAAAAAAAAA;
    rg_lower_word32 = 32'hAAAAAAAA;
    rg_lower_word32_full = 1'h0;
    rg_lrsc_pa = 64'hAAAAAAAAAAAAAAAA;
    rg_lrsc_valid = 1'h0;
    rg_mstatus_MXR = 1'h0;
    rg_op = 2'h2;
    rg_pa = 64'hAAAAAAAAAAAAAAAA;
    rg_priv = 2'h2;
    rg_pte_pa = 64'hAAAAAAAAAAAAAAAA;
    rg_satp = 64'hAAAAAAAAAAAAAAAA;
    rg_sstatus_SUM = 1'h0;
    rg_st_amo_val = 64'hAAAAAAAAAAAAAAAA;
    rg_state = 5'h0A;
    rg_word64_set_in_cache = 9'h0AA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  ctr_wr_rsps_pending_crg == 4'd15)
	begin
	  v__h3378 = $stime;
	  #0;
	end
    v__h3372 = v__h3378 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  ctr_wr_rsps_pending_crg == 4'd15)
	$display("%0d: ERROR: CreditCounter: overflow", v__h3372);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  ctr_wr_rsps_pending_crg == 4'd15)
	$finish(32'd1);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("            To fabric: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("AXI4_Wr_Addr { ", "awid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "awaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", f_fabric_write_reqs$D_OUT[127:64]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "awlen: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 8'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "awsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", x__h2950);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "awburst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 2'b01);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "awlock: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 1'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "awcache: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "awprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 3'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "awqos: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "awregion: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "awuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 1'h0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("                       ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("AXI4_Wr_Data { ", "wdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", mem_req_wr_data_wdata__h3134);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "wstrb: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", mem_req_wr_data_wstrb__h3135);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "wlast: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "wuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 1'h0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset && rg_cset_in_cache == 6'd63 &&
	  cfg_verbosity != 4'd0 &&
	  !f_reset_reqs$D_OUT)
	begin
	  v__h4532 = $stime;
	  #0;
	end
    v__h4526 = v__h4532 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset && rg_cset_in_cache == 6'd63 &&
	  cfg_verbosity != 4'd0 &&
	  !f_reset_reqs$D_OUT)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_reset: %0d sets x %0d ways: all tag states reset to CTAG_EMPTY",
		   v__h4526,
		   "D_MMU_Cache",
		   $signed(32'd64),
		   $signed(32'd1));
	else
	  $display("%0d: %s.rl_reset: %0d sets x %0d ways: all tag states reset to CTAG_EMPTY",
		   v__h4526,
		   "I_MMU_Cache",
		   $signed(32'd64),
		   $signed(32'd1));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset && rg_cset_in_cache == 6'd63 &&
	  !cfg_verbosity_read__9_ULE_1___d40 &&
	  f_reset_reqs$D_OUT)
	begin
	  v__h4633 = $stime;
	  #0;
	end
    v__h4627 = v__h4633 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset && rg_cset_in_cache == 6'd63 &&
	  !cfg_verbosity_read__9_ULE_1___d40 &&
	  f_reset_reqs$D_OUT)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_reset: Flushed", v__h4627, "D_MMU_Cache");
	else
	  $display("%0d: %s.rl_reset: Flushed", v__h4627, "I_MMU_Cache");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h5086 = $stime;
	  #0;
	end
    v__h5080 = v__h5086 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s: rl_probe_and_immed_rsp; eaddr %0h",
		   v__h5080,
		   "D_MMU_Cache",
		   rg_addr);
	else
	  $display("%0d: %s: rl_probe_and_immed_rsp; eaddr %0h",
		   v__h5080,
		   "I_MMU_Cache",
		   rg_addr);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40 &&
	  rg_satp[63:60] != 4'd0)
	$display("        Priv:%0d  SATP:{mode %0d asid %0h pa %0h}  VA:%0h.%0h.%0h",
		 rg_priv,
		 rg_satp[63:60],
		 rg_satp[59:44],
		 satp_pa__h2005,
		 rg_addr[29:21],
		 rg_addr[20:12],
		 rg_addr[11:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$display("        eaddr = {CTag 0x%0h  CSet 0x%0h  Word64 0x%0h  Byte 0x%0h}",
		 rg_addr[63:12],
		 rg_addr[11:6],
		 rg_addr[5:3],
		 rg_addr[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("        CSet 0x%0x: (state, tag):", rg_addr[11:6]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(" (");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40 &&
	  ram_state_and_ctag_cset$DOB[52])
	$write("CTAG_CLEAN");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40 &&
	  !ram_state_and_ctag_cset$DOB[52])
	$write("CTAG_EMPTY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40 &&
	  ram_state_and_ctag_cset$DOB[52])
	$write(", 0x%0x", ram_state_and_ctag_cset$DOB[51:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40 &&
	  !ram_state_and_ctag_cset$DOB[52])
	$write(", --");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(")");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("        CSet 0x%0x, Word64 0x%0x: ",
	       rg_addr[11:6],
	       rg_addr[5:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(" 0x%0x", ram_word64_set$DOB);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("    TLB result: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("VM_Xlate_Result { ", "outcome: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40 &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d367)
	$write("VM_XLATE_OK");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40 &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d370)
	$write("VM_XLATE_EXCEPTION");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40 &&
	  rg_priv_5_ULE_0b1___d86 &&
	  rg_satp[63:60] == 4'd8 &&
	  !tlb$lookup[130])
	$write("VM_XLATE_TLB_MISS");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "pa: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", x1_avValue_pa__h6014);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "exc_code: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", x1_avValue_exc_code__h6015);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "pte_modified: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40 &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d382)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40 &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d392)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "pte: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", value__h6801, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d392 &&
	  NOT_cfg_verbosity_read__9_ULT_2_19___d420)
	$display("    fa_record_pte_A_D_updates:");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d392 &&
	  NOT_cfg_verbosity_read__9_ULT_2_19___d420)
	$write("      ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d392 &&
	  NOT_cfg_verbosity_read__9_ULT_2_19___d420)
	$write("TLB_Lookup_Result { ", "hit: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d392 &&
	  NOT_cfg_verbosity_read__9_ULT_2_19___d420)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d392 &&
	  NOT_cfg_verbosity_read__9_ULT_2_19___d420)
	$write(", ", "pte: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d392 &&
	  NOT_cfg_verbosity_read__9_ULT_2_19___d420)
	$write("'h%h", tlb$lookup[129:66]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d392 &&
	  NOT_cfg_verbosity_read__9_ULT_2_19___d420)
	$write(", ", "pte_level: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d392 &&
	  NOT_cfg_verbosity_read__9_ULT_2_19___d420)
	$write("'h%h", tlb$lookup[65:64]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d392 &&
	  NOT_cfg_verbosity_read__9_ULT_2_19___d420)
	$write(", ", "pte_pa: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d392 &&
	  NOT_cfg_verbosity_read__9_ULT_2_19___d420)
	$write("'h%h", tlb$lookup[63:0], " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d392 &&
	  NOT_cfg_verbosity_read__9_ULT_2_19___d420)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d392 &&
	  NOT_cfg_verbosity_read__9_ULT_2_19___d420)
	$write("      ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d392 &&
	  NOT_cfg_verbosity_read__9_ULT_2_19___d420)
	$write("VM_Xlate_Result { ", "outcome: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d428)
	$write("VM_XLATE_OK");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d431)
	$write("VM_XLATE_EXCEPTION");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d392 &&
	  NOT_cfg_verbosity_read__9_ULT_2_19___d420)
	$write(", ", "pa: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d392 &&
	  NOT_cfg_verbosity_read__9_ULT_2_19___d420)
	$write("'h%h", x1_avValue_pa__h6014);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d392 &&
	  NOT_cfg_verbosity_read__9_ULT_2_19___d420)
	$write(", ", "exc_code: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d392 &&
	  NOT_cfg_verbosity_read__9_ULT_2_19___d420)
	$write("'h%h", x1_avValue_exc_code__h6015);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d392 &&
	  NOT_cfg_verbosity_read__9_ULT_2_19___d420)
	$write(", ", "pte_modified: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d431)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d428)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d392 &&
	  NOT_cfg_verbosity_read__9_ULT_2_19___d420)
	$write(", ", "pte: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d392 &&
	  NOT_cfg_verbosity_read__9_ULT_2_19___d420)
	$write("'h%h", value__h6801, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d392 &&
	  NOT_cfg_verbosity_read__9_ULT_2_19___d420)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d445)
	$display("    => IO_REQ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d605)
	begin
	  v__h14795 = $stime;
	  #0;
	end
    v__h14789 = v__h14795 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d605)
	if (dmem_not_imem)
	  $display("%0d: %s.drive_mem_rsp: addr 0x%0h ld_val 0x%0h st_amo_val 0x%0h",
		   v__h14789,
		   "D_MMU_Cache",
		   rg_addr,
		   word64__h7322,
		   64'd0);
	else
	  $display("%0d: %s.drive_mem_rsp: addr 0x%0h ld_val 0x%0h st_amo_val 0x%0h",
		   v__h14789,
		   "I_MMU_Cache",
		   rg_addr,
		   word64__h7322,
		   64'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	   tlb$lookup[130]) &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d618)
	$display("        AMO LR: reserving PA 0x%0h", x1_avValue_pa__h6014);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d605)
	$display("        Read-hit: addr 0x%0h word64 0x%0h",
		 rg_addr,
		 word64__h7322);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d624)
	$display("        Read Miss: -> CACHE_START_REFILL.");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	   tlb$lookup[130]) &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d630)
	$display("        AMO LR: cache refill: cancelling LR/SC reservation for PA 0x%0h",
		 rg_lrsc_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d792)
	$display("        ST: cancelling LR/SC reservation for PA",
		 x1_avValue_pa__h6014);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	   tlb$lookup[130]) &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d798)
	$display("        AMO SC: fail: reserved addr 0x%0h, this address 0x%0h",
		 rg_lrsc_pa,
		 x1_avValue_pa__h6014);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	   tlb$lookup[130]) &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d804)
	$display("        AMO SC: fail due to invalid LR/SC reservation");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d810)
	$display("        AMO SC result = %0d", lrsc_result__h15172);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d816)
	$display("        Write-Cache-Hit: pa 0x%0h word64 0x%0h",
		 x1_avValue_pa__h6014,
		 rg_st_amo_val);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d816)
	$write("        New Word64_Set:");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d816)
	$write("        CSet 0x%0x, Word64 0x%0x: ",
	       rg_addr[11:6],
	       rg_addr[5:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d816)
	$write(" 0x%0x",
	       IF_rg_f3_07_EQ_0b0_08_THEN_IF_IF_rg_priv_5_ULE_ETC___d704);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d816)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	   tlb$lookup[130]) &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d821)
	$display("        Write-Cache-Miss: pa 0x%0h word64 0x%0h",
		 x1_avValue_pa__h6014,
		 rg_st_amo_val);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d828)
	$display("        Write-Cache-Hit/Miss: eaddr 0x%0h word64 0x%0h",
		 rg_addr,
		 rg_st_amo_val);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d828)
	$display("        => rl_write_response");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d834)
	begin
	  v__h18439 = $stime;
	  #0;
	end
    v__h18433 = v__h18439 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d834)
	if (dmem_not_imem)
	  $display("%0d: %s.drive_mem_rsp: addr 0x%0h ld_val 0x%0h st_amo_val 0x%0h",
		   v__h18433,
		   "D_MMU_Cache",
		   rg_addr,
		   64'd1,
		   64'd0);
	else
	  $display("%0d: %s.drive_mem_rsp: addr 0x%0h ld_val 0x%0h st_amo_val 0x%0h",
		   v__h18433,
		   "I_MMU_Cache",
		   rg_addr,
		   64'd1,
		   64'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d834)
	$display("        AMO SC: Fail response for addr 0x%0h", rg_addr);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d841)
	$display("        AMO Miss: -> CACHE_START_REFILL.");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d846)
	$display("        AMO: addr 0x%0h amo_f7 0x%0h f3 %0d rs2_val 0x%0h",
		 rg_addr,
		 rg_amo_funct7,
		 rg_f3,
		 rg_st_amo_val);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d846)
	$display("          PA 0x%0h ", x1_avValue_pa__h6014);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d846)
	$display("          Cache word64 0x%0h, load-result 0x%0h",
		 word64__h7322,
		 word64__h7322);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d846)
	$display("          0x%0h  op  0x%0h -> 0x%0h",
		 word64__h7322,
		 word64__h7322,
		 new_st_val__h18659);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d846)
	$write("          New Word64_Set:");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d846)
	$write("        CSet 0x%0x, Word64 0x%0x: ",
	       rg_addr[11:6],
	       rg_addr[5:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d846)
	$write(" 0x%0x",
	       IF_rg_f3_07_EQ_0b0_08_THEN_IF_IF_rg_priv_5_ULE_ETC___d769);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d846)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d852)
	$display("        AMO_op: cancelling LR/SC reservation for PA",
		 x1_avValue_pa__h6014);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h21864 = $stime;
	  #0;
	end
    v__h21858 = v__h21864 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_start_tlb_refill for eaddr 0x%0h; req for level 2 PTE",
		   v__h21858,
		   "D_MMU_Cache",
		   rg_addr);
	else
	  $display("%0d: %s.rl_start_tlb_refill for eaddr 0x%0h; req for level 2 PTE",
		   v__h21858,
		   "I_MMU_Cache",
		   rg_addr);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("            To fabric: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("AXI4_Rd_Addr { ", "arid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", lev_2_pte_pa_w64_fa__h21919);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arlen: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 8'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 3'b011);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arburst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 2'b01);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arlock: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 1'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arcache: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 3'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arqos: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arregion: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 1'h0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d912)
	begin
	  v__h22782 = $stime;
	  #0;
	end
    v__h22776 = v__h22782 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d912)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_ptw_level_2: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: Invalid PTE; page fault %0d",
		   v__h22776,
		   "D_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa,
		   exc_code___1__h6376);
	else
	  $display("%0d: %s.rl_ptw_level_2: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: Invalid PTE; page fault %0d",
		   v__h22776,
		   "I_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa,
		   exc_code___1__h6376);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	begin
	  v__h22539 = $stime;
	  #0;
	end
    v__h22533 = v__h22539 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_rl_ptw_level_2: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: continue to level 1",
		   v__h22533,
		   "D_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa);
	else
	  $display("%0d: %s.rl_rl_ptw_level_2: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: continue to level 1",
		   v__h22533,
		   "I_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$display("    Req for level 1 PTE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write("            To fabric: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write("AXI4_Rd_Addr { ", "arid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write(", ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write("'h%h", lev_1_pte_pa_w64_fa__h22816);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write(", ", "arlen: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write("'h%h", 8'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write(", ", "arsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write("'h%h", 3'b011);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write(", ", "arburst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write("'h%h", 2'b01);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write(", ", "arlock: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write("'h%h", 1'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write(", ", "arcache: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write("'h%h", 4'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write("'h%h", 3'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write(", ", "arqos: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write(", ", "arregion: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write("'h%h", 1'h0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d938)
	begin
	  v__h23070 = $stime;
	  #0;
	end
    v__h23064 = v__h23070 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d938)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_ptw_level_2: for eaddr 0x%0h: gigapage pte 0x%0h @ 0x%0h",
		   v__h23064,
		   "D_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa);
	else
	  $display("%0d: %s.rl_ptw_level_2: for eaddr 0x%0h: gigapage pte 0x%0h @ 0x%0h",
		   v__h23064,
		   "I_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	  master_xactor_f_rd_data$D_OUT[3] &&
	  (master_xactor_f_rd_data$D_OUT[4] ||
	   !master_xactor_f_rd_data$D_OUT[5]) &&
	  (master_xactor_f_rd_data$D_OUT[6] ||
	   master_xactor_f_rd_data$D_OUT[4]) &&
	  (master_xactor_f_rd_data$D_OUT[30:22] != 9'd0 ||
	   master_xactor_f_rd_data$D_OUT[21:13] != 9'd0))
	$display("    Invalid PTE: PPN[1] or PPN[0] is not zero; page fault %0d",
		 exc_code___1__h6376);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d950)
	begin
	  v__h23182 = $stime;
	  #0;
	end
    v__h23176 = v__h23182 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d950)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_ptw_level_2: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: leaf PTE for gigapage",
		   v__h23176,
		   "D_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa);
	else
	  $display("%0d: %s.rl_ptw_level_2: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: leaf PTE for gigapage",
		   v__h23176,
		   "I_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d950)
	$display("    Addr Space megapage pa: 0x%0h", lev_1_PTN_pa__h22812);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h22711 = $stime;
	  #0;
	end
    v__h22705 = v__h22711 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_ptw_level_2: for eaddr 0x%0h: pte_pa 0x%0h: FABRIC_RSP_ERR: access exception %0d",
		   v__h22705,
		   "D_MMU_Cache",
		   rg_addr,
		   rg_pte_pa,
		   access_exc_code__h2686);
	else
	  $display("%0d: %s.rl_ptw_level_2: for eaddr 0x%0h: pte_pa 0x%0h: FABRIC_RSP_ERR: access exception %0d",
		   v__h22705,
		   "I_MMU_Cache",
		   rg_addr,
		   rg_pte_pa,
		   access_exc_code__h2686);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d912)
	begin
	  v__h23815 = $stime;
	  #0;
	end
    v__h23809 = v__h23815 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d912)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_ptw_level_1: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: Invalid PTE; page fault %0d",
		   v__h23809,
		   "D_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa,
		   exc_code___1__h6376);
	else
	  $display("%0d: %s.rl_ptw_level_1: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: Invalid PTE; page fault %0d",
		   v__h23809,
		   "I_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa,
		   exc_code___1__h6376);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	begin
	  v__h23575 = $stime;
	  #0;
	end
    v__h23569 = v__h23575 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_rl_ptw_level_1: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: continue to level 0",
		   v__h23569,
		   "D_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa);
	else
	  $display("%0d: %s.rl_rl_ptw_level_1: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: continue to level 0",
		   v__h23569,
		   "I_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$display("    Req for level 0 PTE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write("            To fabric: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write("AXI4_Rd_Addr { ", "arid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write(", ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write("'h%h", lev_0_pte_pa_w64_fa__h23849);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write(", ", "arlen: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write("'h%h", 8'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write(", ", "arsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write("'h%h", 3'b011);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write(", ", "arburst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write("'h%h", 2'b01);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write(", ", "arlock: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write("'h%h", 1'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write(", ", "arcache: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write("'h%h", 4'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write("'h%h", 3'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write(", ", "arqos: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write(", ", "arregion: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write("'h%h", 1'h0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d985)
	begin
	  v__h24215 = $stime;
	  #0;
	end
    v__h24209 = v__h24215 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d985)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_ptw_level_1: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: leaf PTE for megapage",
		   v__h24209,
		   "D_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa);
	else
	  $display("%0d: %s.rl_ptw_level_1: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: leaf PTE for megapage",
		   v__h24209,
		   "I_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d985)
	$display("    Addr Space megapage pa: 0x%0h", lev_1_PTN_pa__h22812);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d991)
	begin
	  v__h24103 = $stime;
	  #0;
	end
    v__h24097 = v__h24103 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d991)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_ptw_level_1: for eaddr 0x%0h: megapage pte 0x%0h @ 0x%0h",
		   v__h24097,
		   "D_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa);
	else
	  $display("%0d: %s.rl_ptw_level_1: for eaddr 0x%0h: megapage pte 0x%0h @ 0x%0h",
		   v__h24097,
		   "I_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	  master_xactor_f_rd_data$D_OUT[3] &&
	  (master_xactor_f_rd_data$D_OUT[4] ||
	   !master_xactor_f_rd_data$D_OUT[5]) &&
	  (master_xactor_f_rd_data$D_OUT[6] ||
	   master_xactor_f_rd_data$D_OUT[4]) &&
	  master_xactor_f_rd_data$D_OUT[21:13] != 9'd0)
	$display("    Invalid PTE: PPN [0] is not zero; page fault %0d",
		 exc_code___1__h6376);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h23744 = $stime;
	  #0;
	end
    v__h23738 = v__h23744 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_ptw_level_1: for eaddr 0x%0h: pte_pa 0x%0h: FABRIC_RSP_ERR: access exception %0d",
		   v__h23738,
		   "D_MMU_Cache",
		   rg_addr,
		   rg_pte_pa,
		   access_exc_code__h2686);
	else
	  $display("%0d: %s.rl_ptw_level_1: for eaddr 0x%0h: pte_pa 0x%0h: FABRIC_RSP_ERR: access exception %0d",
		   v__h23738,
		   "I_MMU_Cache",
		   rg_addr,
		   rg_pte_pa,
		   access_exc_code__h2686);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_0 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d912)
	begin
	  v__h24686 = $stime;
	  #0;
	end
    v__h24680 = v__h24686 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_0 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d912)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_ptw_level_0: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: Invalid PTE; page fault %0d",
		   v__h24680,
		   "D_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa,
		   exc_code___1__h6376);
	else
	  $display("%0d: %s.rl_ptw_level_0: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: Invalid PTE; page fault %0d",
		   v__h24680,
		   "I_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa,
		   exc_code___1__h6376);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_0 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	begin
	  v__h24757 = $stime;
	  #0;
	end
    v__h24751 = v__h24757 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_0 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d922)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_ptw_level_0: for eaddr 0x%0h: pte 0x%0h @ 0x50h: Not a leaf PTE; page fault %0d",
		   v__h24751,
		   "D_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa,
		   exc_code___1__h6376);
	else
	  $display("%0d: %s.rl_ptw_level_0: for eaddr 0x%0h: pte 0x%0h @ 0x50h: Not a leaf PTE; page fault %0d",
		   v__h24751,
		   "I_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa,
		   exc_code___1__h6376);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_0 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d1016)
	begin
	  v__h24839 = $stime;
	  #0;
	end
    v__h24833 = v__h24839 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_0 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d1016)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_ptw_level_0: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: leaf PTE",
		   v__h24833,
		   "D_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa);
	else
	  $display("%0d: %s.rl_ptw_level_0: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: leaf PTE",
		   v__h24833,
		   "I_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_0 &&
	  master_xactor_f_rd_data_first__72_BITS_2_TO_1__ETC___d1016)
	$display("    Addr Space page pa: 0x%0h", lev_1_PTN_pa__h22812);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_0 &&
	  master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h24615 = $stime;
	  #0;
	end
    v__h24609 = v__h24615 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_0 &&
	  master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_ptw_level_0: for eaddr 0x%0h: pte_pa 0x%0h: FABRIC_RSP_ERR: access exception %0d",
		   v__h24609,
		   "D_MMU_Cache",
		   rg_addr,
		   rg_pte_pa,
		   access_exc_code__h2686);
	else
	  $display("%0d: %s.rl_ptw_level_0: for eaddr 0x%0h: pte_pa 0x%0h: FABRIC_RSP_ERR: access exception %0d",
		   v__h24609,
		   "I_MMU_Cache",
		   rg_addr,
		   rg_pte_pa,
		   access_exc_code__h2686);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h24966 = $stime;
	  #0;
	end
    v__h24960 = v__h24966 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_start_cache_refill: ",
		   v__h24960,
		   "D_MMU_Cache");
	else
	  $display("%0d: %s.rl_start_cache_refill: ",
		   v__h24960,
		   "I_MMU_Cache");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("    To fabric: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("AXI4_Rd_Addr { ", "arid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", cline_fabric_addr__h25019);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arlen: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 8'd7);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 3'b011);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arburst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 2'b01);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arlock: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 1'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arcache: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 3'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arqos: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arregion: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 1'h0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$display("    Victim way %0d; => CACHE_REFILL", 1'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_035___d1036)
	begin
	  v__h25724 = $stime;
	  #0;
	end
    v__h25718 = v__h25724 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_035___d1036)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_cache_refill_rsps_loop:",
		   v__h25718,
		   "D_MMU_Cache");
	else
	  $display("%0d: %s.rl_cache_refill_rsps_loop:",
		   v__h25718,
		   "I_MMU_Cache");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_035___d1036)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_035___d1036)
	$write("AXI4_Rd_Data { ", "rid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_035___d1036)
	$write("'h%h", master_xactor_f_rd_data$D_OUT[70:67]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_035___d1036)
	$write(", ", "rdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_035___d1036)
	$write("'h%h", master_xactor_f_rd_data$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_035___d1036)
	$write(", ", "rresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_035___d1036)
	$write("'h%h", master_xactor_f_rd_data$D_OUT[2:1]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_035___d1036)
	$write(", ", "rlast: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_035___d1036 &&
	  master_xactor_f_rd_data$D_OUT[0])
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_035___d1036 &&
	  !master_xactor_f_rd_data$D_OUT[0])
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_035___d1036)
	$write(", ", "ruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_035___d1036)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_035___d1036)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h25946 = $stime;
	  #0;
	end
    v__h25940 = v__h25946 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_cache_refill_rsps_loop: FABRIC_RSP_ERR: raising access exception %0d",
		   v__h25940,
		   "D_MMU_Cache",
		   access_exc_code__h2686);
	else
	  $display("%0d: %s.rl_cache_refill_rsps_loop: FABRIC_RSP_ERR: raising access exception %0d",
		   v__h25940,
		   "I_MMU_Cache",
		   access_exc_code__h2686);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  rg_word64_set_in_cache[2:0] == 3'd7 &&
	  (master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 ||
	   rg_error_during_refill) &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$display("    => MODULE_EXCEPTION_RSP");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  rg_word64_set_in_cache[2:0] == 3'd7 &&
	  master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	  !rg_error_during_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$display("    => CACHE_REREQ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_035___d1036)
	$display("        Updating Cache word64_set 0x%0h, word64_in_cline %0d) old => new",
		 rg_word64_set_in_cache,
		 rg_word64_set_in_cache[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_035___d1036)
	$write("        CSet 0x%0x, Word64 0x%0x: ",
	       rg_addr[11:6],
	       rg_word64_set_in_cache[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_035___d1036)
	$write(" 0x%0x", ram_word64_set$DOB);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_035___d1036)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_035___d1036)
	$write("        CSet 0x%0x, Word64 0x%0x: ",
	       rg_addr[11:6],
	       rg_word64_set_in_cache[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_035___d1036)
	$write(" 0x%0x", master_xactor_f_rd_data$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_035___d1036)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_rereq && !cfg_verbosity_read__9_ULE_1___d40)
	$display("    fa_req_ram_B tagCSet [0x%0x] word64_set [0x%0d]",
		 rg_addr[11:6],
		 rg_addr[11:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h27545 = $stime;
	  #0;
	end
    v__h27539 = v__h27545 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_io_read_req; f3 0x%0h vaddr %0h  paddr %0h",
		   v__h27539,
		   "D_MMU_Cache",
		   rg_f3,
		   rg_addr,
		   rg_pa);
	else
	  $display("%0d: %s.rl_io_read_req; f3 0x%0h vaddr %0h  paddr %0h",
		   v__h27539,
		   "I_MMU_Cache",
		   rg_f3,
		   rg_addr,
		   rg_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("            To fabric: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("AXI4_Rd_Addr { ", "arid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", rg_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arlen: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 8'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", value__h29796);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arburst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 2'b01);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arlock: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 1'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arcache: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 3'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arqos: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arregion: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 1'h0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp && !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h27895 = $stime;
	  #0;
	end
    v__h27889 = v__h27895 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp && !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_io_read_rsp: vaddr 0x%0h  paddr 0x%0h",
		   v__h27889,
		   "D_MMU_Cache",
		   rg_addr,
		   rg_pa);
	else
	  $display("%0d: %s.rl_io_read_rsp: vaddr 0x%0h  paddr 0x%0h",
		   v__h27889,
		   "I_MMU_Cache",
		   rg_addr,
		   rg_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp && !cfg_verbosity_read__9_ULE_1___d40)
	$write("    ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp && !cfg_verbosity_read__9_ULE_1___d40)
	$write("AXI4_Rd_Data { ", "rid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", master_xactor_f_rd_data$D_OUT[70:67]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "rdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", master_xactor_f_rd_data$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "rresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", master_xactor_f_rd_data$D_OUT[2:1]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "rlast: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp && !cfg_verbosity_read__9_ULE_1___d40 &&
	  master_xactor_f_rd_data$D_OUT[0])
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp && !cfg_verbosity_read__9_ULE_1___d40 &&
	  !master_xactor_f_rd_data$D_OUT[0])
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "ruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp && !cfg_verbosity_read__9_ULE_1___d40)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp &&
	  master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h28995 = $stime;
	  #0;
	end
    v__h28989 = v__h28995 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp &&
	  master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s.drive_IO_read_rsp: addr 0x%0h ld_val 0x%0h",
		   v__h28989,
		   "D_MMU_Cache",
		   rg_addr,
		   ld_val__h28004);
	else
	  $display("%0d: %s.drive_IO_read_rsp: addr 0x%0h ld_val 0x%0h",
		   v__h28989,
		   "I_MMU_Cache",
		   rg_addr,
		   ld_val__h28004);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp &&
	  master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h29102 = $stime;
	  #0;
	end
    v__h29096 = v__h29102 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp &&
	  master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_io_read_rsp: FABRIC_RSP_ERR: raising trap LOAD_ACCESS_FAULT",
		   v__h29096,
		   "D_MMU_Cache");
	else
	  $display("%0d: %s.rl_io_read_rsp: FABRIC_RSP_ERR: raising trap LOAD_ACCESS_FAULT",
		   v__h29096,
		   "I_MMU_Cache");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_maintain_io_read_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h29207 = $stime;
	  #0;
	end
    v__h29201 = v__h29207 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_maintain_io_read_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s.drive_IO_read_rsp: addr 0x%0h ld_val 0x%0h",
		   v__h29201,
		   "D_MMU_Cache",
		   rg_addr,
		   rg_ld_val);
	else
	  $display("%0d: %s.drive_IO_read_rsp: addr 0x%0h ld_val 0x%0h",
		   v__h29201,
		   "I_MMU_Cache",
		   rg_addr,
		   rg_ld_val);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_write_req && !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h29287 = $stime;
	  #0;
	end
    v__h29281 = v__h29287 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_write_req && !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s: rl_io_write_req; f3 0x%0h  vaddr %0h  paddr %0h  word64 0x%0h",
		   v__h29281,
		   "D_MMU_Cache",
		   rg_f3,
		   rg_addr,
		   rg_pa,
		   rg_st_amo_val);
	else
	  $display("%0d: %s: rl_io_write_req; f3 0x%0h  vaddr %0h  paddr %0h  word64 0x%0h",
		   v__h29281,
		   "I_MMU_Cache",
		   rg_f3,
		   rg_addr,
		   rg_pa,
		   rg_st_amo_val);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_write_req && !cfg_verbosity_read__9_ULE_1___d40)
	$display("    => rl_ST_AMO_response");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_SC_req && !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h29497 = $stime;
	  #0;
	end
    v__h29491 = v__h29497 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_SC_req && !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s: rl_io_AMO_SC_req; f3 0x%0h  vaddr %0h  paddr %0h  word64 0x%0h",
		   v__h29491,
		   "D_MMU_Cache",
		   rg_f3,
		   rg_addr,
		   rg_pa,
		   rg_st_amo_val);
	else
	  $display("%0d: %s: rl_io_AMO_SC_req; f3 0x%0h  vaddr %0h  paddr %0h  word64 0x%0h",
		   v__h29491,
		   "I_MMU_Cache",
		   rg_f3,
		   rg_addr,
		   rg_pa,
		   rg_st_amo_val);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_SC_req && !cfg_verbosity_read__9_ULE_1___d40)
	$display("    FAIL due to I/O address.");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_SC_req && !cfg_verbosity_read__9_ULE_1___d40)
	$display("    => rl_ST_AMO_response");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h29615 = $stime;
	  #0;
	end
    v__h29609 = v__h29615 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_io_AMO_op_req; f3 0x%0h vaddr %0h  paddr %0h",
		   v__h29609,
		   "D_MMU_Cache",
		   rg_f3,
		   rg_addr,
		   rg_pa);
	else
	  $display("%0d: %s.rl_io_AMO_op_req; f3 0x%0h vaddr %0h  paddr %0h",
		   v__h29609,
		   "I_MMU_Cache",
		   rg_f3,
		   rg_addr,
		   rg_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("            To fabric: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("AXI4_Rd_Addr { ", "arid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", rg_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arlen: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 8'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", value__h29796);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arburst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 2'b01);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arlock: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 1'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arcache: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 3'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arqos: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arregion: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 1'h0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h29909 = $stime;
	  #0;
	end
    v__h29903 = v__h29909 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_io_AMO_read_rsp: vaddr 0x%0h  paddr 0x%0h",
		   v__h29903,
		   "D_MMU_Cache",
		   rg_addr,
		   rg_pa);
	else
	  $display("%0d: %s.rl_io_AMO_read_rsp: vaddr 0x%0h  paddr 0x%0h",
		   v__h29903,
		   "I_MMU_Cache",
		   rg_addr,
		   rg_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("    ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("AXI4_Rd_Data { ", "rid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", master_xactor_f_rd_data$D_OUT[70:67]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "rdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", master_xactor_f_rd_data$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "rresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", master_xactor_f_rd_data$D_OUT[2:1]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "rlast: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40 &&
	  master_xactor_f_rd_data$D_OUT[0])
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40 &&
	  !master_xactor_f_rd_data$D_OUT[0])
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "ruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h30084 = $stime;
	  #0;
	end
    v__h30078 = v__h30084 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s: rl_io_AMO_read_rsp; f3 0x%0h  vaddr %0h  paddr %0h  word64 0x%0h",
		   v__h30078,
		   "D_MMU_Cache",
		   rg_f3,
		   rg_addr,
		   rg_pa,
		   rg_st_amo_val);
	else
	  $display("%0d: %s: rl_io_AMO_read_rsp; f3 0x%0h  vaddr %0h  paddr %0h  word64 0x%0h",
		   v__h30078,
		   "I_MMU_Cache",
		   rg_f3,
		   rg_addr,
		   rg_pa,
		   rg_st_amo_val);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h32343 = $stime;
	  #0;
	end
    v__h32337 = v__h32343 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s.drive_IO_read_rsp: addr 0x%0h ld_val 0x%0h",
		   v__h32337,
		   "D_MMU_Cache",
		   rg_addr,
		   new_ld_val__h30210);
	else
	  $display("%0d: %s.drive_IO_read_rsp: addr 0x%0h ld_val 0x%0h",
		   v__h32337,
		   "I_MMU_Cache",
		   rg_addr,
		   new_ld_val__h30210);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$display("    => rl_ST_AMO_response");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h30180 = $stime;
	  #0;
	end
    v__h30174 = v__h30180 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_io_AMO_read_rsp: FABRIC_RSP_ERR: raising trap STORE_AMO_ACCESS_FAULT",
		   v__h30174,
		   "D_MMU_Cache");
	else
	  $display("%0d: %s.rl_io_AMO_read_rsp: FABRIC_RSP_ERR: raising trap STORE_AMO_ACCESS_FAULT",
		   v__h30174,
		   "I_MMU_Cache");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] == 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h32950 = $stime;
	  #0;
	end
    v__h32944 = v__h32950 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] == 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $write("%0d: %s.rl_discard_write_rsp: pending %0d ",
		 v__h32944,
		 "D_MMU_Cache",
		 $unsigned(b__h21818));
	else
	  $write("%0d: %s.rl_discard_write_rsp: pending %0d ",
		 v__h32944,
		 "I_MMU_Cache",
		 $unsigned(b__h21818));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] == 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("AXI4_Wr_Resp { ", "bid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] == 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", master_xactor_f_wr_resp$D_OUT[5:2]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] == 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "bresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] == 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", master_xactor_f_wr_resp$D_OUT[1:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] == 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "buser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] == 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] == 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] != 2'b0)
	begin
	  v__h32911 = $stime;
	  #0;
	end
    v__h32905 = v__h32911 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] != 2'b0)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_discard_write_rsp: fabric response error: exit",
		   v__h32905,
		   "D_MMU_Cache");
	else
	  $display("%0d: %s.rl_discard_write_rsp: fabric response error: exit",
		   v__h32905,
		   "I_MMU_Cache");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] != 2'b0)
	$write("    ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] != 2'b0)
	$write("AXI4_Wr_Resp { ", "bid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] != 2'b0)
	$write("'h%h", master_xactor_f_wr_resp$D_OUT[5:2]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] != 2'b0)
	$write(", ", "bresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] != 2'b0)
	$write("'h%h", master_xactor_f_wr_resp$D_OUT[1:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] != 2'b0)
	$write(", ", "buser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] != 2'b0)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] != 2'b0)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_reset && !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h4163 = $stime;
	  #0;
	end
    v__h4157 = v__h4163 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_reset && !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_start_reset", v__h4157, "D_MMU_Cache");
	else
	  $display("%0d: %s.rl_start_reset", v__h4157, "I_MMU_Cache");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h33299 = $stime;
	  #0;
	end
    v__h33293 = v__h33299 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $write("%0d: %s.req: op:", v__h33293, "D_MMU_Cache");
	else
	  $write("%0d: %s.req: op:", v__h33293, "I_MMU_Cache");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && !cfg_verbosity_read__9_ULE_1___d40 && req_op == 2'd0)
	$write("CACHE_LD");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && !cfg_verbosity_read__9_ULE_1___d40 && req_op == 2'd1)
	$write("CACHE_ST");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && !cfg_verbosity_read__9_ULE_1___d40 && req_op != 2'd0 &&
	  req_op != 2'd1)
	$write("CACHE_AMO");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(" f3:%0d addr:0x%0h st_value:0x%0h priv:",
	       req_f3,
	       req_addr,
	       req_st_value);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && !cfg_verbosity_read__9_ULE_1___d40 && req_priv == 2'b0)
	$write("U");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && !cfg_verbosity_read__9_ULE_1___d40 && req_priv == 2'b01)
	$write("S");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && !cfg_verbosity_read__9_ULE_1___d40 && req_priv == 2'b11)
	$write("M");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && !cfg_verbosity_read__9_ULE_1___d40 && req_priv != 2'b0 &&
	  req_priv != 2'b01 &&
	  req_priv != 2'b11)
	$write("RESERVED");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(" sstatus_SUM:%0d mstatus_MXR:%0d satp:0x%0h",
	       req_sstatus_SUM,
	       req_mstatus_MXR,
	       req_satp,
	       "\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && !cfg_verbosity_read__9_ULE_1___d40)
	$display("    amo_funct7 = 0x%0h", req_amo_funct7);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req &&
	  req_f3_BITS_1_TO_0_348_EQ_0b0_349_OR_req_f3_BI_ETC___d1378 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$display("    fa_req_ram_B tagCSet [0x%0x] word64_set [0x%0d]",
		 req_addr[11:6],
		 req_addr[11:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_tlb_flush && !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h34453 = $stime;
	  #0;
	end
    v__h34447 = v__h34453 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_tlb_flush && !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s.tlb_flush", v__h34447, "D_MMU_Cache");
	else
	  $display("%0d: %s.tlb_flush", v__h34447, "I_MMU_Cache");
  end
  // synopsys translate_on
endmodule  // mkMMU_Cache

