{
  "module_name": "metrics.json",
  "hash_id": "f001379a50c680d4f300f358e19efdb0e66b3e214973d667b6b2326157ded8a5",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/powerpc/power9/metrics.json",
  "human_readable_source": "[\n    {\n        \"MetricExpr\": \"PM_BR_MPRED_CMPL / PM_BR_PRED * 100\",\n        \"MetricGroup\": \"branch_prediction\",\n        \"MetricName\": \"br_misprediction_percent\"\n    },\n    {\n        \"BriefDescription\": \"Count cache branch misprediction per instruction\",\n        \"MetricExpr\": \"PM_BR_MPRED_CCACHE / PM_RUN_INST_CMPL * 100\",\n        \"MetricGroup\": \"branch_prediction\",\n        \"MetricName\": \"ccache_mispredict_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Count cache branch misprediction\",\n        \"MetricExpr\": \"PM_BR_MPRED_CCACHE / PM_BR_PRED_CCACHE * 100\",\n        \"MetricGroup\": \"branch_prediction\",\n        \"MetricName\": \"ccache_misprediction_percent\"\n    },\n    {\n        \"BriefDescription\": \"Link stack branch misprediction\",\n        \"MetricExpr\": \"PM_BR_MPRED_LSTACK / PM_RUN_INST_CMPL * 100\",\n        \"MetricGroup\": \"branch_prediction\",\n        \"MetricName\": \"lstack_mispredict_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Link stack branch misprediction\",\n        \"MetricExpr\": \"PM_BR_MPRED_LSTACK/ PM_BR_PRED_LSTACK * 100\",\n        \"MetricGroup\": \"branch_prediction\",\n        \"MetricName\": \"lstack_misprediction_percent\"\n    },\n    {\n        \"BriefDescription\": \"% Branches Taken\",\n        \"MetricExpr\": \"PM_BR_TAKEN_CMPL * 100 / PM_BRU_FIN\",\n        \"MetricGroup\": \"branch_prediction\",\n        \"MetricName\": \"taken_branches_percent\"\n    },\n    {\n        \"BriefDescription\": \"Completion stall due to a Branch Unit\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_BRU/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"bru_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Finish stall because the NTF instruction was routed to the crypto execution pipe and was waiting to finish\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_CRYPTO/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"crypto_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Finish stall because the NTF instruction was a load that missed the L1 and was waiting for the data to return from the nest\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_DCACHE_MISS/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"dcache_miss_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Finish stall because the NTF instruction was a multi-cycle instruction issued to the Decimal Floating Point execution pipe and waiting to finish.\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_DFLONG/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"dflong_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Stalls due to short latency decimal floating ops.\",\n        \"MetricExpr\": \"dfu_stall_cpi - dflong_stall_cpi\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"dfu_other_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Finish stall because the NTF instruction was issued to the Decimal Floating Point execution pipe and waiting to finish.\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_DFU/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"dfu_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Completion stall by Dcache miss which resolved off node memory/cache\",\n        \"MetricExpr\": \"dmiss_non_local_stall_cpi - dmiss_remote_stall_cpi\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"dmiss_distant_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Completion stall by Dcache miss which resolved on chip ( excluding local L2/L3)\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_DMISS_L21_L31/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"dmiss_l21_l31_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Completion stall due to cache miss that resolves in the L2 or L3 with a conflict\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_DMISS_L2L3_CONFLICT/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"dmiss_l2l3_conflict_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Completion stall due to cache miss that resolves in the L2 or L3 without conflict\",\n        \"MetricExpr\": \"dmiss_l2l3_stall_cpi - dmiss_l2l3_conflict_stall_cpi\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"dmiss_l2l3_noconflict_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Completion stall by Dcache miss which resolved in L2/L3\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_DMISS_L2L3/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"dmiss_l2l3_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Completion stall due to cache miss resolving missed the L3\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_DMISS_L3MISS/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"dmiss_l3miss_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Completion stall due to cache miss that resolves in local memory\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_DMISS_LMEM/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"dmiss_lmem_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Completion stall by Dcache miss which resolved outside of local memory\",\n        \"MetricExpr\": \"dmiss_l3miss_stall_cpi - dmiss_l21_l31_stall_cpi - dmiss_lmem_stall_cpi\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"dmiss_non_local_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Completion stall by Dcache miss which resolved from remote chip (cache or memory)\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_DMISS_REMOTE/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"dmiss_remote_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Stalls due to short latency double precision ops.\",\n        \"MetricExpr\": \"dp_stall_cpi - dplong_stall_cpi\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"dp_other_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Finish stall because the NTF instruction was a scalar instruction issued to the Double Precision execution pipe and waiting to finish. Includes binary floating point instructions in 32 and 64 bit binary floating point format.\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_DP/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"dp_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Finish stall because the NTF instruction was a scalar multi-cycle instruction issued to the Double Precision execution pipe and waiting to finish. Includes binary floating point instructions in 32 and 64 bit binary floating point format.\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_DPLONG/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"dplong_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Finish stall because the NTF instruction is an EIEIO waiting for response from L2\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_EIEIO/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"eieio_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Finish stall because the next to finish instruction suffered an ERAT miss and the EMQ was full\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_EMQ_FULL/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"emq_full_stall_cpi\"\n    },\n    {\n        \"MetricExpr\": \"erat_miss_stall_cpi + emq_full_stall_cpi\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"emq_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Finish stall because the NTF instruction was a load or store that suffered a translation miss\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_ERAT_MISS/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"erat_miss_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles in which the NTC instruction is not allowed to complete because it was interrupted by ANY exception, which has to be serviced before the instruction can complete\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_EXCEPTION/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"exception_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Completion stall due to execution units for other reasons.\",\n        \"MetricExpr\": \"exec_unit_stall_cpi - scalar_stall_cpi - vector_stall_cpi\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"exec_unit_other_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Completion stall due to execution units (FXU/VSU/CRU)\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_EXEC_UNIT/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"exec_unit_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles in which the NTC instruction is not allowed to complete because any of the 4 threads in the same core suffered a flush, which blocks completion\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_FLUSH_ANY_THREAD/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"flush_any_thread_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Completion stall due to a long latency scalar fixed point instruction (division, square root)\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_FXLONG/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"fxlong_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Stalls due to short latency integer ops\",\n        \"MetricExpr\": \"fxu_stall_cpi - fxlong_stall_cpi\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"fxu_other_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Finish stall due to a scalar fixed point or CR instruction in the execution pipeline. These instructions get routed to the ALU, ALU2, and DIV pipes\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_FXU/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"fxu_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Instruction Completion Table empty for this thread due to branch mispred\",\n        \"MetricExpr\": \"PM_ICT_NOSLOT_BR_MPRED/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"ict_noslot_br_mpred_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Instruction Completion Table empty for this thread due to Icache Miss and branch mispred\",\n        \"MetricExpr\": \"PM_ICT_NOSLOT_BR_MPRED_ICMISS/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"ict_noslot_br_mpred_icmiss_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Instruction Completion Table other stalls\",\n        \"MetricExpr\": \"nothing_dispatched_cpi - ict_noslot_ic_miss_cpi - ict_noslot_br_mpred_icmiss_cpi - ict_noslot_br_mpred_cpi - ict_noslot_disp_held_cpi\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"ict_noslot_cyc_other_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles in which the NTC instruciton is held at dispatch for any reason\",\n        \"MetricExpr\": \"PM_ICT_NOSLOT_DISP_HELD/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"ict_noslot_disp_held_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Instruction Completion Table empty for this thread due to dispatch holds because the History Buffer was full. Could be GPR/VSR/VMR/FPR/CR/XVF\",\n        \"MetricExpr\": \"PM_ICT_NOSLOT_DISP_HELD_HB_FULL/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"ict_noslot_disp_held_hb_full_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Instruction Completion Table empty for this thread due to dispatch hold on this thread due to Issue q full, BRQ full, XVCF Full, Count cache, Link, Tar full\",\n        \"MetricExpr\": \"PM_ICT_NOSLOT_DISP_HELD_ISSQ/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"ict_noslot_disp_held_issq_cpi\"\n    },\n    {\n        \"BriefDescription\": \"ICT_NOSLOT_DISP_HELD_OTHER_CPI\",\n        \"MetricExpr\": \"ict_noslot_disp_held_cpi - ict_noslot_disp_held_hb_full_cpi - ict_noslot_disp_held_sync_cpi - ict_noslot_disp_held_tbegin_cpi - ict_noslot_disp_held_issq_cpi\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"ict_noslot_disp_held_other_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Dispatch held due to a synchronizing instruction at dispatch\",\n        \"MetricExpr\": \"PM_ICT_NOSLOT_DISP_HELD_SYNC/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"ict_noslot_disp_held_sync_cpi\"\n    },\n    {\n        \"BriefDescription\": \"the NTC instruction is being held at dispatch because it is a tbegin instruction and there is an older tbegin in the pipeline that must complete before the younger tbegin can dispatch\",\n        \"MetricExpr\": \"PM_ICT_NOSLOT_DISP_HELD_TBEGIN/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"ict_noslot_disp_held_tbegin_cpi\"\n    },\n    {\n        \"BriefDescription\": \"ICT_NOSLOT_IC_L2_CPI\",\n        \"MetricExpr\": \"ict_noslot_ic_miss_cpi - ict_noslot_ic_l3_cpi - ict_noslot_ic_l3miss_cpi\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"ict_noslot_ic_l2_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Instruction Completion Table empty for this thread due to icache misses that were sourced from the local L3\",\n        \"MetricExpr\": \"PM_ICT_NOSLOT_IC_L3/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"ict_noslot_ic_l3_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Instruction Completion Table empty for this thread due to icache misses that were sourced from beyond the local L3. The source could be local/remote/distant memory or another core's cache\",\n        \"MetricExpr\": \"PM_ICT_NOSLOT_IC_L3MISS/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"ict_noslot_ic_l3miss_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Instruction Completion Table empty for this thread due to Icache Miss\",\n        \"MetricExpr\": \"PM_ICT_NOSLOT_IC_MISS/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"ict_noslot_ic_miss_cpi\"\n    },\n    {\n        \"MetricExpr\": \"ntc_issue_held_darq_full_cpi + ntc_issue_held_arb_cpi + ntc_issue_held_other_cpi\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"issue_hold_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Finish stall because the NTF instruction was a larx waiting to be satisfied\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_LARX/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"larx_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Finish stall because the NTF instruction was a load that hit on an older store and it was waiting for store data\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_LHS/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"lhs_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Finish stall because the NTF instruction was a load that missed in the L1 and the LMQ was unable to accept this load miss request because it was full\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_LMQ_FULL/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"lmq_full_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Finish stall because the NTF instruction was a load instruction with all its dependencies satisfied just going through the LSU pipe to finish\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_LOAD_FINISH/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"load_finish_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Finish stall because the NTF instruction was a load that was held in LSAQ because the LRQ was full\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_LRQ_FULL/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"lrq_full_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Finish stall due to LRQ miscellaneous reasons, lost arbitration to LMQ slot, bank collisions, set prediction cleanup, set prediction multihit and others\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_LRQ_OTHER/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"lrq_other_stall_cpi\"\n    },\n    {\n        \"MetricExpr\": \"lmq_full_stall_cpi + st_fwd_stall_cpi + lhs_stall_cpi + lsu_mfspr_stall_cpi + larx_stall_cpi + lrq_other_stall_cpi\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"lrq_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Finish stall because the NTF instruction was a load or store that was held in LSAQ because an older instruction from SRQ or LRQ won arbitration to the LSU pipe when this instruction tried to launch\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_LSAQ_ARB/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"lsaq_arb_stall_cpi\"\n    },\n    {\n        \"MetricExpr\": \"lrq_full_stall_cpi + srq_full_stall_cpi + lsaq_arb_stall_cpi\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"lsaq_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Finish stall because the NTF instruction was an LSU op (other than a load or a store) with all its dependencies met and just going through the LSU pipe to finish\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_LSU_FIN/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"lsu_fin_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Completion stall of one cycle because the LSU requested to flush the next iop in the sequence. It takes 1 cycle for the ISU to process this request before the LSU instruction is allowed to complete\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_LSU_FLUSH_NEXT/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"lsu_flush_next_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Finish stall because the NTF instruction was a mfspr instruction targeting an LSU SPR and it was waiting for the register data to be returned\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_LSU_MFSPR/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"lsu_mfspr_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Completion LSU stall for other reasons\",\n        \"MetricExpr\": \"lsu_stall_cpi - lsu_fin_stall_cpi - store_finish_stall_cpi - srq_stall_cpi - load_finish_stall_cpi + lsu_stall_dcache_miss_cpi - lrq_stall_cpi + emq_stall_cpi - lsaq_stall_cpi\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"lsu_other_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Completion stall by LSU instruction\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_LSU/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"lsu_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Completion stall because the ISU is updating the register and notifying the Effective Address Table (EAT)\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_MTFPSCR/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"mtfpscr_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Completion stall because the ISU is updating the TEXASR to keep track of the nested tbegin. This is a short delay, and it includes ROT\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_NESTED_TBEGIN/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"nested_tbegin_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Completion stall because the ISU is updating the TEXASR to keep track of the nested tend and decrement the TEXASR nested level. This is a short delay\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_NESTED_TEND/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"nested_tend_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Number of cycles the Instruction Completion Table has no itags assigned to this thread\",\n        \"MetricExpr\": \"PM_ICT_NOSLOT_CYC/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"nothing_dispatched_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Finish stall because the NTF instruction was one that must finish at dispatch.\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_NTC_DISP_FIN/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"ntc_disp_fin_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles in which the oldest instruction in the pipeline (NTC) finishes. This event is used to account for cycles in which work is being completed in the CPI stack\",\n        \"MetricExpr\": \"PM_NTC_FIN/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"ntc_fin_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Completion stall due to ntc flush\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_NTC_FLUSH/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"ntc_flush_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"The NTC instruction is being held at dispatch because it lost arbitration onto the issue pipe to another instruction (from the same thread or a different thread)\",\n        \"MetricExpr\": \"PM_NTC_ISSUE_HELD_ARB/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"ntc_issue_held_arb_cpi\"\n    },\n    {\n        \"BriefDescription\": \"The NTC instruction is being held at dispatch because there are no slots in the DARQ for it\",\n        \"MetricExpr\": \"PM_NTC_ISSUE_HELD_DARQ_FULL/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"ntc_issue_held_darq_full_cpi\"\n    },\n    {\n        \"BriefDescription\": \"The NTC instruction is being held at dispatch during regular pipeline cycles, or because the VSU is busy with multi-cycle instructions, or because of a write-back collision with VSU\",\n        \"MetricExpr\": \"PM_NTC_ISSUE_HELD_OTHER/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"ntc_issue_held_other_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles unaccounted for.\",\n        \"MetricExpr\": \"run_cpi - completion_cpi - thread_block_stall_cpi - stall_cpi - nothing_dispatched_cpi\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"other_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Completion stall for other reasons\",\n        \"MetricExpr\": \"stall_cpi - ntc_disp_fin_stall_cpi - ntc_flush_stall_cpi - lsu_stall_cpi - exec_unit_stall_cpi - bru_stall_cpi\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"other_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Finish stall because the NTF instruction was a paste waiting for response from L2\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_PASTE/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"paste_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Finish stall because the NTF instruction was issued to the Permute execution pipe and waiting to finish.\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_PM/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"pm_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Run cycles per run instruction\",\n        \"MetricExpr\": \"PM_RUN_CYC / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"run_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Run_cycles\",\n        \"MetricExpr\": \"PM_RUN_CYC/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"run_cyc_cpi\"\n    },\n    {\n        \"MetricExpr\": \"fxu_stall_cpi + dp_stall_cpi + dfu_stall_cpi + pm_stall_cpi + crypto_stall_cpi\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"scalar_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Finish stall because the NTF instruction was awaiting L2 response for an SLB\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_SLB/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"slb_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Finish stall while waiting for the non-speculative finish of either a stcx waiting for its result or a load waiting for non-critical sectors of data and ECC\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_SPEC_FINISH/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"spec_finish_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Finish stall because the NTF instruction was a store that was held in LSAQ because the SRQ was full\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_SRQ_FULL/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"srq_full_stall_cpi\"\n    },\n    {\n        \"MetricExpr\": \"store_data_stall_cpi + eieio_stall_cpi + stcx_stall_cpi + slb_stall_cpi + tend_stall_cpi + paste_stall_cpi + tlbie_stall_cpi + store_pipe_arb_stall_cpi + store_fin_arb_stall_cpi\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"srq_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Completion stall due to store forward\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_ST_FWD/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"st_fwd_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Nothing completed and Instruction Completion Table not empty\",\n        \"MetricExpr\": \"PM_CMPLU_STALL/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Finish stall because the NTF instruction was a stcx waiting for response from L2\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_STCX/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"stcx_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Finish stall because the next to finish instruction was a store waiting on data\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_STORE_DATA/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"store_data_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Finish stall because the NTF instruction was a store waiting for a slot in the store finish pipe. This means the instruction is ready to finish but there are instructions ahead of it, using the finish pipe\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_STORE_FIN_ARB/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"store_fin_arb_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Finish stall because the NTF instruction was a store with all its dependencies met, just waiting to go through the LSU pipe to finish\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_STORE_FINISH/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"store_finish_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Finish stall because the NTF instruction was a store waiting for the next relaunch opportunity after an internal reject. This means the instruction is ready to relaunch and tried once but lost arbitration\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_STORE_PIPE_ARB/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"store_pipe_arb_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Finish stall because the NTF instruction was a tend instruction awaiting response from L2\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_TEND/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"tend_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Completion Stalled because the thread was blocked\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_THRD/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"thread_block_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Finish stall because the NTF instruction was a tlbie waiting for response from L2\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_TLBIE/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"tlbie_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Vector stalls due to small latency double precision ops\",\n        \"MetricExpr\": \"vdp_stall_cpi - vdplong_stall_cpi\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"vdp_other_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Finish stall because the NTF instruction was a vector instruction issued to the Double Precision execution pipe and waiting to finish.\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_VDP/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"vdp_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Finish stall because the NTF instruction was a scalar multi-cycle instruction issued to the Double Precision execution pipe and waiting to finish. Includes binary floating point instructions in 32 and 64 bit binary floating point format.\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_VDPLONG/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"vdplong_stall_cpi\"\n    },\n    {\n        \"MetricExpr\": \"vfxu_stall_cpi + vdp_stall_cpi\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"vector_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Completion stall due to a long latency vector fixed point instruction (division, square root)\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_VFXLONG/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"vfxlong_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Vector stalls due to small latency integer ops\",\n        \"MetricExpr\": \"vfxu_stall_cpi - vfxlong_stall_cpi\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"vfxu_other_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Finish stall due to a vector fixed point instruction in the execution pipeline. These instructions get routed to the ALU, ALU2, and DIV pipes\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_VFXU/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"vfxu_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 Reloads from Distant L2 or L3 (Modified) per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_DL2L3_MOD * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_dl2l3_mod_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 Reloads from Distant L2 or L3 (Shared) per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_DL2L3_SHR * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_dl2l3_shr_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 Reloads from Distant Memory per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_DMEM * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_dmem_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 reloads from Private L2, other core per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_L21_MOD * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_l21_mod_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 reloads from Private L2, other core per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_L21_SHR * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_l21_shr_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 reloads from L2 per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_L2MISS * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_l2_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 reloads from L2 per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_L2 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_l2_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 reloads from Private L3 M state, other core per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_L31_MOD * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_l31_mod_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 reloads from Private L3 S tate, other core per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_L31_SHR * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_l31_shr_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 Reloads that came from the L3 and were brought into the L3 by a prefetch, per instruction completed\",\n        \"MetricExpr\": \"PM_DATA_FROM_L3_MEPF * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_l3_mepf_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 reloads from L3 per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_L3MISS * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_l3_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 Reloads from L3 per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_L3 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_l3_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 Reloads from Local Memory per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_LMEM * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_lmem_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 reloads from Private L3, other core per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_RL2L3_MOD * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_rl2l3_mod_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 reloads from Private L3, other core per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_RL2L3_SHR * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_rl2l3_shr_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 Reloads from Remote Memory per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_RMEM * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_rmem_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of L1 demand load misses per run instruction\",\n        \"MetricExpr\": \"PM_LD_MISS_L1 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"l1_ld_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 misses that result in a cache reload\",\n        \"MetricExpr\": \"PM_L1_DCACHE_RELOAD_VALID * 100 / PM_LD_MISS_L1\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_miss_reloads_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 dL1_Reloads from Distant L2 or L3 (Modified)\",\n        \"MetricExpr\": \"PM_DATA_FROM_DL2L3_MOD * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_dl2l3_mod_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 dL1_Reloads from Distant L2 or L3 (Shared)\",\n        \"MetricExpr\": \"PM_DATA_FROM_DL2L3_SHR * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_dl2l3_shr_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 dL1_Reloads from Distant Memory\",\n        \"MetricExpr\": \"PM_DATA_FROM_DMEM * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_dmem_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 reloads from Private L2, other core\",\n        \"MetricExpr\": \"PM_DATA_FROM_L21_MOD * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_l21_mod_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 reloads from Private L2, other core\",\n        \"MetricExpr\": \"PM_DATA_FROM_L21_SHR * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_l21_shr_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 Reloads from sources beyond the local L2\",\n        \"MetricExpr\": \"PM_DATA_FROM_L2MISS * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_l2_miss_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 reloads from L2\",\n        \"MetricExpr\": \"PM_DATA_FROM_L2 * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_l2_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 reloads from Private L3, other core\",\n        \"MetricExpr\": \"PM_DATA_FROM_L31_MOD * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_l31_mod_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 reloads from Private L3, other core\",\n        \"MetricExpr\": \"PM_DATA_FROM_L31_SHR * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_l31_shr_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 Reloads that came from L3 and were brought into the L3 by a prefetch\",\n        \"MetricExpr\": \"PM_DATA_FROM_L3_MEPF * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_l3_mepf_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 Reloads from sources beyond the local L3\",\n        \"MetricExpr\": \"PM_DATA_FROM_L3MISS * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_l3_miss_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 Reloads from L3\",\n        \"MetricExpr\": \"PM_DATA_FROM_L3 * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_l3_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 dL1_Reloads from Local Memory\",\n        \"MetricExpr\": \"PM_DATA_FROM_LMEM * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_lmem_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 dL1_Reloads from Remote L2 or L3 (Modified)\",\n        \"MetricExpr\": \"PM_DATA_FROM_RL2L3_MOD * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_rl2l3_mod_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 dL1_Reloads from Remote L2 or L3 (Shared)\",\n        \"MetricExpr\": \"PM_DATA_FROM_RL2L3_SHR * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_rl2l3_shr_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 dL1_Reloads from Remote Memory\",\n        \"MetricExpr\": \"PM_DATA_FROM_RMEM * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_rmem_percent\"\n    },\n    {\n        \"BriefDescription\": \"estimate of dl2l3 distant MOD miss rates with measured DL2L3 MOD latency as a %of dcache miss cpi\",\n        \"MetricExpr\": \"PM_DATA_FROM_DL2L3_MOD * PM_MRK_DATA_FROM_DL2L3_MOD_CYC / PM_MRK_DATA_FROM_DL2L3_MOD / PM_CMPLU_STALL_DCACHE_MISS *100\",\n        \"MetricGroup\": \"estimated_dcache_miss_cpi\",\n        \"MetricName\": \"dl2l3_mod_cpi_percent\"\n    },\n    {\n        \"BriefDescription\": \"estimate of dl2l3 distant SHR miss rates with measured DL2L3 SHR latency as a %of dcache miss cpi\",\n        \"MetricExpr\": \"PM_DATA_FROM_DL2L3_SHR * PM_MRK_DATA_FROM_DL2L3_SHR_CYC / PM_MRK_DATA_FROM_DL2L3_SHR / PM_CMPLU_STALL_DCACHE_MISS *100\",\n        \"MetricGroup\": \"estimated_dcache_miss_cpi\",\n        \"MetricName\": \"dl2l3_shr_cpi_percent\"\n    },\n    {\n        \"BriefDescription\": \"estimate of distant L4 miss rates with measured DL4 latency as a %of dcache miss cpi\",\n        \"MetricExpr\": \"PM_DATA_FROM_DL4 * PM_MRK_DATA_FROM_DL4_CYC / PM_MRK_DATA_FROM_DL4 / PM_CMPLU_STALL_DCACHE_MISS *100\",\n        \"MetricGroup\": \"estimated_dcache_miss_cpi\",\n        \"MetricName\": \"dl4_cpi_percent\"\n    },\n    {\n        \"BriefDescription\": \"estimate of distant memory miss rates with measured DMEM latency as a %of dcache miss cpi\",\n        \"MetricExpr\": \"PM_DATA_FROM_DMEM * PM_MRK_DATA_FROM_DMEM_CYC / PM_MRK_DATA_FROM_DMEM / PM_CMPLU_STALL_DCACHE_MISS *100\",\n        \"MetricGroup\": \"estimated_dcache_miss_cpi\",\n        \"MetricName\": \"dmem_cpi_percent\"\n    },\n    {\n        \"BriefDescription\": \"estimate of dl21 MOD miss rates with measured L21 MOD latency as a %of dcache miss cpi\",\n        \"MetricExpr\": \"PM_DATA_FROM_L21_MOD * PM_MRK_DATA_FROM_L21_MOD_CYC / PM_MRK_DATA_FROM_L21_MOD / PM_CMPLU_STALL_DCACHE_MISS *100\",\n        \"MetricGroup\": \"estimated_dcache_miss_cpi\",\n        \"MetricName\": \"l21_mod_cpi_percent\"\n    },\n    {\n        \"BriefDescription\": \"estimate of dl21 SHR miss rates with measured L21 SHR latency as a %of dcache miss cpi\",\n        \"MetricExpr\": \"PM_DATA_FROM_L21_SHR * PM_MRK_DATA_FROM_L21_SHR_CYC / PM_MRK_DATA_FROM_L21_SHR / PM_CMPLU_STALL_DCACHE_MISS *100\",\n        \"MetricGroup\": \"estimated_dcache_miss_cpi\",\n        \"MetricName\": \"l21_shr_cpi_percent\"\n    },\n    {\n        \"BriefDescription\": \"estimate of dl2 miss rates with measured L2 latency as a %of dcache miss cpi\",\n        \"MetricExpr\": \"PM_DATA_FROM_L2 * PM_MRK_DATA_FROM_L2_CYC / PM_MRK_DATA_FROM_L2 / PM_CMPLU_STALL_DCACHE_MISS *100\",\n        \"MetricGroup\": \"estimated_dcache_miss_cpi\",\n        \"MetricName\": \"l2_cpi_percent\"\n    },\n    {\n        \"BriefDescription\": \"estimate of dl31 MOD miss rates with measured L31 MOD latency as a %of dcache miss cpi\",\n        \"MetricExpr\": \"PM_DATA_FROM_L31_MOD * PM_MRK_DATA_FROM_L31_MOD_CYC / PM_MRK_DATA_FROM_L31_MOD / PM_CMPLU_STALL_DCACHE_MISS *100\",\n        \"MetricGroup\": \"estimated_dcache_miss_cpi\",\n        \"MetricName\": \"l31_mod_cpi_percent\"\n    },\n    {\n        \"BriefDescription\": \"estimate of dl31 SHR miss rates with measured L31 SHR latency as a %of dcache miss cpi\",\n        \"MetricExpr\": \"PM_DATA_FROM_L31_SHR * PM_MRK_DATA_FROM_L31_SHR_CYC / PM_MRK_DATA_FROM_L31_SHR / PM_CMPLU_STALL_DCACHE_MISS *100\",\n        \"MetricGroup\": \"estimated_dcache_miss_cpi\",\n        \"MetricName\": \"l31_shr_cpi_percent\"\n    },\n    {\n        \"BriefDescription\": \"estimate of dl3 miss rates with measured L3 latency as a % of dcache miss cpi\",\n        \"MetricExpr\": \"PM_DATA_FROM_L3 * PM_MRK_DATA_FROM_L3_CYC / PM_MRK_DATA_FROM_L3 / PM_CMPLU_STALL_DCACHE_MISS * 100\",\n        \"MetricGroup\": \"estimated_dcache_miss_cpi\",\n        \"MetricName\": \"l3_cpi_percent\"\n    },\n    {\n        \"BriefDescription\": \"estimate of Local memory miss rates with measured LMEM latency as a %of dcache miss cpi\",\n        \"MetricExpr\": \"PM_DATA_FROM_LMEM * PM_MRK_DATA_FROM_LMEM_CYC / PM_MRK_DATA_FROM_LMEM / PM_CMPLU_STALL_DCACHE_MISS *100\",\n        \"MetricGroup\": \"estimated_dcache_miss_cpi\",\n        \"MetricName\": \"lmem_cpi_percent\"\n    },\n    {\n        \"BriefDescription\": \"estimate of dl2l3 remote MOD miss rates with measured RL2L3 MOD latency as a %of dcache miss cpi\",\n        \"MetricExpr\": \"PM_DATA_FROM_RL2L3_MOD * PM_MRK_DATA_FROM_RL2L3_MOD_CYC / PM_MRK_DATA_FROM_RL2L3_MOD / PM_CMPLU_STALL_DCACHE_MISS *100\",\n        \"MetricGroup\": \"estimated_dcache_miss_cpi\",\n        \"MetricName\": \"rl2l3_mod_cpi_percent\"\n    },\n    {\n        \"BriefDescription\": \"estimate of dl2l3 shared miss rates with measured RL2L3 SHR latency as a %of dcache miss cpi\",\n        \"MetricExpr\": \"PM_DATA_FROM_RL2L3_SHR * PM_MRK_DATA_FROM_RL2L3_SHR_CYC / PM_MRK_DATA_FROM_RL2L3_SHR / PM_CMPLU_STALL_DCACHE_MISS * 100\",\n        \"MetricGroup\": \"estimated_dcache_miss_cpi\",\n        \"MetricName\": \"rl2l3_shr_cpi_percent\"\n    },\n    {\n        \"BriefDescription\": \"estimate of remote L4 miss rates with measured RL4 latency as a %of dcache miss cpi\",\n        \"MetricExpr\": \"PM_DATA_FROM_RL4 * PM_MRK_DATA_FROM_RL4_CYC / PM_MRK_DATA_FROM_RL4 / PM_CMPLU_STALL_DCACHE_MISS *100\",\n        \"MetricGroup\": \"estimated_dcache_miss_cpi\",\n        \"MetricName\": \"rl4_cpi_percent\"\n    },\n    {\n        \"BriefDescription\": \"estimate of remote memory miss rates with measured RMEM latency as a %of dcache miss cpi\",\n        \"MetricExpr\": \"PM_DATA_FROM_RMEM * PM_MRK_DATA_FROM_RMEM_CYC / PM_MRK_DATA_FROM_RMEM / PM_CMPLU_STALL_DCACHE_MISS *100\",\n        \"MetricGroup\": \"estimated_dcache_miss_cpi\",\n        \"MetricName\": \"rmem_cpi_percent\"\n    },\n    {\n        \"BriefDescription\": \"Branch Mispredict flushes per instruction\",\n        \"MetricExpr\": \"PM_FLUSH_MPRED / PM_RUN_INST_CMPL * 100\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"br_mpred_flush_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Cycles per instruction\",\n        \"MetricExpr\": \"PM_CYC / PM_INST_CMPL\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"cpi\"\n    },\n    {\n        \"BriefDescription\": \"GCT empty cycles\",\n        \"MetricExpr\": \"(PM_FLUSH_DISP / PM_RUN_INST_CMPL) * 100\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"disp_flush_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% DTLB miss rate per inst\",\n        \"MetricExpr\": \"PM_DTLB_MISS / PM_RUN_INST_CMPL *100\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"dtlb_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Flush rate (%)\",\n        \"MetricExpr\": \"PM_FLUSH * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"flush_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per cycles\",\n        \"MetricExpr\": \"PM_INST_CMPL / PM_CYC\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"ipc\"\n    },\n    {\n        \"BriefDescription\": \"% ITLB miss rate per inst\",\n        \"MetricExpr\": \"PM_ITLB_MISS / PM_RUN_INST_CMPL *100\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"itlb_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of L1 load misses per L1 load ref\",\n        \"MetricExpr\": \"PM_LD_MISS_L1 / PM_LD_REF_L1 * 100\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"l1_ld_miss_ratio_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of L1 store misses per run instruction\",\n        \"MetricExpr\": \"PM_ST_MISS_L1 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"l1_st_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of L1 store misses per L1 store ref\",\n        \"MetricExpr\": \"PM_ST_MISS_L1 / PM_ST_FIN * 100\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"l1_st_miss_ratio_percent\"\n    },\n    {\n        \"BriefDescription\": \"L2 Instruction Miss Rate (per instruction)(%)\",\n        \"MetricExpr\": \"PM_INST_FROM_L2MISS * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"l2_inst_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"L2 dmand Load Miss Rate (per run instruction)(%)\",\n        \"MetricExpr\": \"PM_DATA_FROM_L2MISS * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"l2_ld_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"L2 PTEG Miss Rate (per run instruction)(%)\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_L2MISS * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"l2_pteg_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"L3 Instruction Miss Rate (per instruction)(%)\",\n        \"MetricExpr\": \"PM_INST_FROM_L3MISS * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"l3_inst_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"L3 demand Load Miss Rate (per run instruction)(%)\",\n        \"MetricExpr\": \"PM_DATA_FROM_L3MISS * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"l3_ld_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"L3 PTEG Miss Rate (per run instruction)(%)\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_L3MISS * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"l3_pteg_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Run cycles per cycle\",\n        \"MetricExpr\": \"PM_RUN_CYC / PM_CYC*100\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"run_cycles_percent\"\n    },\n    {\n        \"BriefDescription\": \"Instruction dispatch-to-completion ratio\",\n        \"MetricExpr\": \"PM_INST_DISP / PM_INST_CMPL\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"speculation\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Distant L2 or L3 (Modified) per Inst\",\n        \"MetricExpr\": \"PM_INST_FROM_DL2L3_MOD * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_misses_percent_per_inst\",\n        \"MetricName\": \"inst_from_dl2l3_mod_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Distant L2 or L3 (Shared) per Inst\",\n        \"MetricExpr\": \"PM_INST_FROM_DL2L3_SHR * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_misses_percent_per_inst\",\n        \"MetricName\": \"inst_from_dl2l3_shr_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Distant L4 per Inst\",\n        \"MetricExpr\": \"PM_INST_FROM_DL4 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_misses_percent_per_inst\",\n        \"MetricName\": \"inst_from_dl4_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Distant Memory per Inst\",\n        \"MetricExpr\": \"PM_INST_FROM_DMEM * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_misses_percent_per_inst\",\n        \"MetricName\": \"inst_from_dmem_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Private L2, other core per Inst\",\n        \"MetricExpr\": \"PM_INST_FROM_L21_MOD * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_misses_percent_per_inst\",\n        \"MetricName\": \"inst_from_l21_mod_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Private L2, other core per Inst\",\n        \"MetricExpr\": \"PM_INST_FROM_L21_SHR * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_misses_percent_per_inst\",\n        \"MetricName\": \"inst_from_l21_shr_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from L2 per Inst\",\n        \"MetricExpr\": \"PM_INST_FROM_L2 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_misses_percent_per_inst\",\n        \"MetricName\": \"inst_from_l2_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Private L3, other core per Inst\",\n        \"MetricExpr\": \"PM_INST_FROM_L31_MOD * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_misses_percent_per_inst\",\n        \"MetricName\": \"inst_from_l31_mod_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Private L3 other core per Inst\",\n        \"MetricExpr\": \"PM_INST_FROM_L31_SHR * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_misses_percent_per_inst\",\n        \"MetricName\": \"inst_from_l31_shr_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from L3 per Inst\",\n        \"MetricExpr\": \"PM_INST_FROM_L3 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_misses_percent_per_inst\",\n        \"MetricName\": \"inst_from_l3_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Local L4 per Inst\",\n        \"MetricExpr\": \"PM_INST_FROM_LL4 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_misses_percent_per_inst\",\n        \"MetricName\": \"inst_from_ll4_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Local Memory per Inst\",\n        \"MetricExpr\": \"PM_INST_FROM_LMEM * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_misses_percent_per_inst\",\n        \"MetricName\": \"inst_from_lmem_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Remote L2 or L3 (Modified) per Inst\",\n        \"MetricExpr\": \"PM_INST_FROM_RL2L3_MOD * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_misses_percent_per_inst\",\n        \"MetricName\": \"inst_from_rl2l3_mod_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Remote L2 or L3 (Shared) per Inst\",\n        \"MetricExpr\": \"PM_INST_FROM_RL2L3_SHR * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_misses_percent_per_inst\",\n        \"MetricName\": \"inst_from_rl2l3_shr_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Remote L4 per Inst\",\n        \"MetricExpr\": \"PM_INST_FROM_RL4 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_misses_percent_per_inst\",\n        \"MetricName\": \"inst_from_rl4_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Remote Memory per Inst\",\n        \"MetricExpr\": \"PM_INST_FROM_RMEM * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_misses_percent_per_inst\",\n        \"MetricName\": \"inst_from_rmem_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Instruction Cache Miss Rate (Per run Instruction)(%)\",\n        \"MetricExpr\": \"PM_L1_ICACHE_MISS * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_misses_percent_per_inst\",\n        \"MetricName\": \"l1_inst_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Icache Fetchs per Icache Miss\",\n        \"MetricExpr\": \"(PM_L1_ICACHE_MISS - PM_IC_PREF_WRITE) / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"icache_miss_reload\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads due to prefetch\",\n        \"MetricExpr\": \"PM_IC_PREF_WRITE * 100 / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"icache_pref_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Distant L2 or L3 (Modified)\",\n        \"MetricExpr\": \"PM_INST_FROM_DL2L3_MOD * 100 / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"inst_from_dl2l3_mod_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Distant L2 or L3 (Shared)\",\n        \"MetricExpr\": \"PM_INST_FROM_DL2L3_SHR * 100 / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"inst_from_dl2l3_shr_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Distant L4\",\n        \"MetricExpr\": \"PM_INST_FROM_DL4 * 100 / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"inst_from_dl4_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Distant Memory\",\n        \"MetricExpr\": \"PM_INST_FROM_DMEM * 100 / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"inst_from_dmem_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Private L2, other core\",\n        \"MetricExpr\": \"PM_INST_FROM_L21_MOD * 100 / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"inst_from_l21_mod_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Private L2, other core\",\n        \"MetricExpr\": \"PM_INST_FROM_L21_SHR * 100 / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"inst_from_l21_shr_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from L2\",\n        \"MetricExpr\": \"PM_INST_FROM_L2 * 100 / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"inst_from_l2_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Private L3, other core\",\n        \"MetricExpr\": \"PM_INST_FROM_L31_MOD * 100 / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"inst_from_l31_mod_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Private L3, other core\",\n        \"MetricExpr\": \"PM_INST_FROM_L31_SHR * 100 / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"inst_from_l31_shr_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from L3\",\n        \"MetricExpr\": \"PM_INST_FROM_L3 * 100 / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"inst_from_l3_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Local L4\",\n        \"MetricExpr\": \"PM_INST_FROM_LL4 * 100 / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"inst_from_ll4_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Local Memory\",\n        \"MetricExpr\": \"PM_INST_FROM_LMEM * 100 / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"inst_from_lmem_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Remote L2 or L3 (Modified)\",\n        \"MetricExpr\": \"PM_INST_FROM_RL2L3_MOD * 100 / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"inst_from_rl2l3_mod_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Remote L2 or L3 (Shared)\",\n        \"MetricExpr\": \"PM_INST_FROM_RL2L3_SHR * 100 / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"inst_from_rl2l3_shr_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Remote L4\",\n        \"MetricExpr\": \"PM_INST_FROM_RL4 * 100 / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"inst_from_rl4_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Remote Memory\",\n        \"MetricExpr\": \"PM_INST_FROM_RMEM * 100 / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"inst_from_rmem_percent\"\n    },\n    {\n        \"BriefDescription\": \"Demand load misses as a % of L2 LD dispatches (per thread)\",\n        \"MetricExpr\": \"PM_L1_DCACHE_RELOAD_VALID / (PM_L2_LD / 2) * 100\",\n        \"MetricGroup\": \"l2_stats\",\n        \"MetricName\": \"l2_dem_ld_disp_percent\"\n    },\n    {\n        \"BriefDescription\": \"L2 Store misses as a % of total L2 Store dispatches (per thread)\",\n        \"MetricExpr\": \"PM_L2_ST_MISS / PM_L2_ST * 100\",\n        \"MetricGroup\": \"l2_stats\",\n        \"MetricName\": \"l2_st_miss_ratio_percent\"\n    },\n    {\n        \"BriefDescription\": \"L2 stores that require a cache write (4 pclks per disp attempt) % of pclks\",\n        \"MetricExpr\": \"((PM_L2_ST_DISP/2)*4) / PM_RUN_CYC * 100\",\n        \"MetricGroup\": \"l2_stats\",\n        \"MetricName\": \"l2_st_wr_util\"\n    },\n    {\n        \"BriefDescription\": \"Average icache miss latency\",\n        \"MetricExpr\": \"PM_IC_DEMAND_CYC / PM_IC_DEMAND_REQ\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"average_il1_miss_latency\"\n    },\n    {\n        \"BriefDescription\": \"Marked L2L3 remote Load latency\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_DL2L3_MOD_CYC/ PM_MRK_DATA_FROM_DL2L3_MOD\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"dl2l3_mod_latency\"\n    },\n    {\n        \"BriefDescription\": \"Marked L2L3 distant Load latency\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_DL2L3_SHR_CYC/ PM_MRK_DATA_FROM_DL2L3_SHR\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"dl2l3_shr_latency\"\n    },\n    {\n        \"BriefDescription\": \"Distant L4 average load latency\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_DL4_CYC/ PM_MRK_DATA_FROM_DL4\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"dl4_latency\"\n    },\n    {\n        \"BriefDescription\": \"Marked Dmem Load latency\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_DMEM_CYC/ PM_MRK_DATA_FROM_DMEM\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"dmem_latency\"\n    },\n    {\n        \"BriefDescription\": \"average L1 miss latency using marked events\",\n        \"MetricExpr\": \"PM_MRK_LD_MISS_L1_CYC / PM_MRK_LD_MISS_L1\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"estimated_dl1miss_latency\"\n    },\n    {\n        \"BriefDescription\": \"Marked L21 Load latency\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_L21_MOD_CYC/ PM_MRK_DATA_FROM_L21_MOD\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"l21_mod_latency\"\n    },\n    {\n        \"BriefDescription\": \"Marked L21 Load latency\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_L21_SHR_CYC/ PM_MRK_DATA_FROM_L21_SHR\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"l21_shr_latency\"\n    },\n    {\n        \"BriefDescription\": \"Marked L2 Load latency\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_L2_CYC/ PM_MRK_DATA_FROM_L2\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"l2_latency\"\n    },\n    {\n        \"BriefDescription\": \"Marked L31 Load latency\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_L31_MOD_CYC/ PM_MRK_DATA_FROM_L31_MOD\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"l31_mod_latency\"\n    },\n    {\n        \"BriefDescription\": \"Marked L31 Load latency\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_L31_SHR_CYC/ PM_MRK_DATA_FROM_L31_SHR\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"l31_shr_latency\"\n    },\n    {\n        \"BriefDescription\": \"Marked L3 Load latency\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_L3_CYC/ PM_MRK_DATA_FROM_L3\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"l3_latency\"\n    },\n    {\n        \"BriefDescription\": \"Local L4 average load latency\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_LL4_CYC/ PM_MRK_DATA_FROM_LL4\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"ll4_latency\"\n    },\n    {\n        \"BriefDescription\": \"Marked Lmem Load latency\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_LMEM_CYC/ PM_MRK_DATA_FROM_LMEM\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"lmem_latency\"\n    },\n    {\n        \"BriefDescription\": \"Marked L2L3 remote Load latency\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_RL2L3_MOD_CYC/ PM_MRK_DATA_FROM_RL2L3_MOD\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"rl2l3_mod_latency\"\n    },\n    {\n        \"BriefDescription\": \"Marked L2L3 remote Load latency\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_RL2L3_SHR_CYC/ PM_MRK_DATA_FROM_RL2L3_SHR\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"rl2l3_shr_latency\"\n    },\n    {\n        \"BriefDescription\": \"Remote L4 average load latency\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_RL4_CYC/ PM_MRK_DATA_FROM_RL4\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"rl4_latency\"\n    },\n    {\n        \"BriefDescription\": \"Marked Rmem Load latency\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_RMEM_CYC/ PM_MRK_DATA_FROM_RMEM\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"rmem_latency\"\n    },\n    {\n        \"BriefDescription\": \"ERAT miss reject ratio\",\n        \"MetricExpr\": \"PM_LSU_REJECT_ERAT_MISS * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"lsu_rejects\",\n        \"MetricName\": \"erat_reject_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"LHS reject ratio\",\n        \"MetricExpr\": \"PM_LSU_REJECT_LHS *100/ PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"lsu_rejects\",\n        \"MetricName\": \"lhs_reject_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"ERAT miss reject ratio\",\n        \"MetricExpr\": \"PM_LSU_REJECT_LMQ_FULL * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"lsu_rejects\",\n        \"MetricName\": \"lmq_full_reject_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"ERAT miss reject ratio\",\n        \"MetricExpr\": \"PM_LSU_REJECT_LMQ_FULL * 100 / PM_LD_REF_L1\",\n        \"MetricGroup\": \"lsu_rejects\",\n        \"MetricName\": \"lmq_full_reject_ratio_percent\"\n    },\n    {\n        \"BriefDescription\": \"L4 locality(%)\",\n        \"MetricExpr\": \"PM_DATA_FROM_LL4 * 100 / (PM_DATA_FROM_LL4 + PM_DATA_FROM_RL4 + PM_DATA_FROM_DL4)\",\n        \"MetricGroup\": \"memory\",\n        \"MetricName\": \"l4_locality\"\n    },\n    {\n        \"BriefDescription\": \"Ratio of reloads from local L4 to distant L4\",\n        \"MetricExpr\": \"PM_DATA_FROM_LL4 / PM_DATA_FROM_DL4\",\n        \"MetricGroup\": \"memory\",\n        \"MetricName\": \"ld_ll4_per_ld_dmem\"\n    },\n    {\n        \"BriefDescription\": \"Ratio of reloads from local L4 to remote+distant L4\",\n        \"MetricExpr\": \"PM_DATA_FROM_LL4 / (PM_DATA_FROM_DL4 + PM_DATA_FROM_RL4)\",\n        \"MetricGroup\": \"memory\",\n        \"MetricName\": \"ld_ll4_per_ld_mem\"\n    },\n    {\n        \"BriefDescription\": \"Ratio of reloads from local L4 to remote L4\",\n        \"MetricExpr\": \"PM_DATA_FROM_LL4 / PM_DATA_FROM_RL4\",\n        \"MetricGroup\": \"memory\",\n        \"MetricName\": \"ld_ll4_per_ld_rl4\"\n    },\n    {\n        \"BriefDescription\": \"Number of loads from local memory per loads from distant memory\",\n        \"MetricExpr\": \"PM_DATA_FROM_LMEM / PM_DATA_FROM_DMEM\",\n        \"MetricGroup\": \"memory\",\n        \"MetricName\": \"ld_lmem_per_ld_dmem\"\n    },\n    {\n        \"BriefDescription\": \"Number of loads from local memory per loads from remote and distant memory\",\n        \"MetricExpr\": \"PM_DATA_FROM_LMEM / (PM_DATA_FROM_DMEM + PM_DATA_FROM_RMEM)\",\n        \"MetricGroup\": \"memory\",\n        \"MetricName\": \"ld_lmem_per_ld_mem\"\n    },\n    {\n        \"BriefDescription\": \"Number of loads from local memory per loads from remote memory\",\n        \"MetricExpr\": \"PM_DATA_FROM_LMEM / PM_DATA_FROM_RMEM\",\n        \"MetricGroup\": \"memory\",\n        \"MetricName\": \"ld_lmem_per_ld_rmem\"\n    },\n    {\n        \"BriefDescription\": \"Number of loads from remote memory per loads from distant memory\",\n        \"MetricExpr\": \"PM_DATA_FROM_RMEM / PM_DATA_FROM_DMEM\",\n        \"MetricGroup\": \"memory\",\n        \"MetricName\": \"ld_rmem_per_ld_dmem\"\n    },\n    {\n        \"BriefDescription\": \"Memory locality\",\n        \"MetricExpr\": \"PM_DATA_FROM_LMEM * 100/ (PM_DATA_FROM_LMEM + PM_DATA_FROM_RMEM + PM_DATA_FROM_DMEM)\",\n        \"MetricGroup\": \"memory\",\n        \"MetricName\": \"mem_locality_percent\"\n    },\n    {\n        \"BriefDescription\": \"L1 Prefetches issued by the prefetch machine per instruction (per thread)\",\n        \"MetricExpr\": \"PM_L1_PREF / PM_RUN_INST_CMPL * 100\",\n        \"MetricGroup\": \"prefetch\",\n        \"MetricName\": \"l1_prefetch_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"DERAT Miss Rate (per run instruction)(%)\",\n        \"MetricExpr\": \"PM_LSU_DERAT_MISS * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_inst\",\n        \"MetricName\": \"derat_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Distant L2 or L3 (Modified) per inst\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_DL2L3_MOD * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_inst\",\n        \"MetricName\": \"pteg_from_dl2l3_mod_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Distant L2 or L3 (Shared) per inst\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_DL2L3_SHR * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_inst\",\n        \"MetricName\": \"pteg_from_dl2l3_shr_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Distant L4 per inst\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_DL4 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_inst\",\n        \"MetricName\": \"pteg_from_dl4_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Distant Memory per inst\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_DMEM * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_inst\",\n        \"MetricName\": \"pteg_from_dmem_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Private L2, other core per inst\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_L21_MOD * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_inst\",\n        \"MetricName\": \"pteg_from_l21_mod_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Private L2, other core per inst\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_L21_SHR * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_inst\",\n        \"MetricName\": \"pteg_from_l21_shr_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from L2 per inst\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_L2 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_inst\",\n        \"MetricName\": \"pteg_from_l2_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Private L3, other core per inst\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_L31_MOD * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_inst\",\n        \"MetricName\": \"pteg_from_l31_mod_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Private L3, other core per inst\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_L31_SHR * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_inst\",\n        \"MetricName\": \"pteg_from_l31_shr_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from L3 per inst\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_L3 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_inst\",\n        \"MetricName\": \"pteg_from_l3_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Local L4 per inst\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_LL4 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_inst\",\n        \"MetricName\": \"pteg_from_ll4_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Local Memory per inst\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_LMEM * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_inst\",\n        \"MetricName\": \"pteg_from_lmem_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Remote L2 or L3 (Modified) per inst\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_RL2L3_MOD * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_inst\",\n        \"MetricName\": \"pteg_from_rl2l3_mod_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Remote L2 or L3 (Shared) per inst\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_RL2L3_SHR * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_inst\",\n        \"MetricName\": \"pteg_from_rl2l3_shr_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Remote L4 per inst\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_RL4 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_inst\",\n        \"MetricName\": \"pteg_from_rl4_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Remote Memory per inst\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_RMEM * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_inst\",\n        \"MetricName\": \"pteg_from_rmem_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT misses that result in an ERAT reload\",\n        \"MetricExpr\": \"PM_DTLB_MISS * 100 / PM_LSU_DERAT_MISS\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_ref\",\n        \"MetricName\": \"derat_miss_reload_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Distant L2 or L3 (Modified)\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_DL2L3_MOD * 100 / PM_DTLB_MISS\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_ref\",\n        \"MetricName\": \"pteg_from_dl2l3_mod_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Distant L2 or L3 (Shared)\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_DL2L3_SHR * 100 / PM_DTLB_MISS\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_ref\",\n        \"MetricName\": \"pteg_from_dl2l3_shr_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Distant L4\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_DL4 * 100 / PM_DTLB_MISS\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_ref\",\n        \"MetricName\": \"pteg_from_dl4_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Distant Memory\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_DMEM * 100 / PM_DTLB_MISS\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_ref\",\n        \"MetricName\": \"pteg_from_dmem_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Private L2, other core\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_L21_MOD * 100 / PM_DTLB_MISS\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_ref\",\n        \"MetricName\": \"pteg_from_l21_mod_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Private L2, other core\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_L21_SHR * 100 / PM_DTLB_MISS\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_ref\",\n        \"MetricName\": \"pteg_from_l21_shr_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from L2\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_L2 * 100 / PM_DTLB_MISS\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_ref\",\n        \"MetricName\": \"pteg_from_l2_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Private L3, other core\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_L31_MOD * 100 / PM_DTLB_MISS\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_ref\",\n        \"MetricName\": \"pteg_from_l31_mod_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Private L3, other core\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_L31_SHR * 100 / PM_DTLB_MISS\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_ref\",\n        \"MetricName\": \"pteg_from_l31_shr_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from L3\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_L3 * 100 / PM_DTLB_MISS\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_ref\",\n        \"MetricName\": \"pteg_from_l3_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Local L4\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_LL4 * 100 / PM_DTLB_MISS\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_ref\",\n        \"MetricName\": \"pteg_from_ll4_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Local Memory\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_LMEM * 100 / PM_DTLB_MISS\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_ref\",\n        \"MetricName\": \"pteg_from_lmem_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Remote L2 or L3 (Modified)\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_RL2L3_MOD * 100 / PM_DTLB_MISS\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_ref\",\n        \"MetricName\": \"pteg_from_rl2l3_mod_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Remote L2 or L3 (Shared)\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_RL2L3_SHR * 100 / PM_DTLB_MISS\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_ref\",\n        \"MetricName\": \"pteg_from_rl2l3_shr_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Remote L4\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_RL4 * 100 / PM_DTLB_MISS\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_ref\",\n        \"MetricName\": \"pteg_from_rl4_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Remote Memory\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_RMEM * 100 / PM_DTLB_MISS\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_ref\",\n        \"MetricName\": \"pteg_from_rmem_percent\"\n    },\n    {\n        \"BriefDescription\": \"% DERAT miss rate for 4K page per inst\",\n        \"MetricExpr\": \"PM_DERAT_MISS_4K * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"translation\",\n        \"MetricName\": \"derat_4k_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"DERAT miss ratio for 4K page\",\n        \"MetricExpr\": \"PM_DERAT_MISS_4K / PM_LSU_DERAT_MISS\",\n        \"MetricGroup\": \"translation\",\n        \"MetricName\": \"derat_4k_miss_ratio\"\n    },\n    {\n        \"BriefDescription\": \"% DERAT miss ratio for 64K page per inst\",\n        \"MetricExpr\": \"PM_DERAT_MISS_64K * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"translation\",\n        \"MetricName\": \"derat_64k_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"DERAT miss ratio for 64K page\",\n        \"MetricExpr\": \"PM_DERAT_MISS_64K / PM_LSU_DERAT_MISS\",\n        \"MetricGroup\": \"translation\",\n        \"MetricName\": \"derat_64k_miss_ratio\"\n    },\n    {\n        \"BriefDescription\": \"DERAT miss ratio\",\n        \"MetricExpr\": \"PM_LSU_DERAT_MISS / PM_LSU_DERAT_MISS\",\n        \"MetricGroup\": \"translation\",\n        \"MetricName\": \"derat_miss_ratio\"\n    },\n    {\n        \"BriefDescription\": \"% DSLB_Miss_Rate per inst\",\n        \"MetricExpr\": \"PM_DSLB_MISS * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"translation\",\n        \"MetricName\": \"dslb_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% ISLB miss rate per inst\",\n        \"MetricExpr\": \"PM_ISLB_MISS * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"translation\",\n        \"MetricName\": \"islb_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"ANY_SYNC_STALL_CPI\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_ANY_SYNC / PM_RUN_INST_CMPL\",\n        \"MetricName\": \"any_sync_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Avg. more than 1 instructions completed\",\n        \"MetricExpr\": \"PM_INST_CMPL / PM_1PLUS_PPC_CMPL\",\n        \"MetricName\": \"average_completed_instruction_set_size\"\n    },\n    {\n        \"BriefDescription\": \"% Branches per instruction\",\n        \"MetricExpr\": \"PM_BRU_FIN / PM_RUN_INST_CMPL\",\n        \"MetricName\": \"branches_per_inst\"\n    },\n    {\n        \"BriefDescription\": \"Cycles in which at least one instruction completes in this thread\",\n        \"MetricExpr\": \"PM_1PLUS_PPC_CMPL/PM_RUN_INST_CMPL\",\n        \"MetricName\": \"completion_cpi\"\n    },\n    {\n        \"BriefDescription\": \"cycles\",\n        \"MetricExpr\": \"PM_RUN_CYC\",\n        \"MetricName\": \"custom_secs\"\n    },\n    {\n        \"BriefDescription\": \"Percentage Cycles at least one instruction dispatched\",\n        \"MetricExpr\": \"PM_1PLUS_PPC_DISP / PM_CYC * 100\",\n        \"MetricName\": \"cycles_atleast_one_inst_dispatched_percent\"\n    },\n    {\n        \"BriefDescription\": \"Cycles per instruction group\",\n        \"MetricExpr\": \"PM_CYC / PM_1PLUS_PPC_CMPL\",\n        \"MetricName\": \"cycles_per_completed_instructions_set\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 dL1_Reloads from Distant L4\",\n        \"MetricExpr\": \"PM_DATA_FROM_DL4 * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricName\": \"dl1_reload_from_dl4_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 Reloads from Distant L4 per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_DL4 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricName\": \"dl1_reload_from_dl4_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 reloads from Private L3, other core per Inst\",\n        \"MetricExpr\": \"dl1_reload_from_l31_mod_rate_percent + dl1_reload_from_l31_shr_rate_percent\",\n        \"MetricName\": \"dl1_reload_from_l31_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 dL1_Reloads from Local L4\",\n        \"MetricExpr\": \"PM_DATA_FROM_LL4 * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricName\": \"dl1_reload_from_ll4_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 Reloads from Local L4 per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_LL4 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricName\": \"dl1_reload_from_ll4_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 dL1_Reloads from Remote L4\",\n        \"MetricExpr\": \"PM_DATA_FROM_RL4 * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricName\": \"dl1_reload_from_rl4_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 Reloads from Remote Memory per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_RL4 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricName\": \"dl1_reload_from_rl4_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Rate of DERAT reloads from L2\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_L2 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricName\": \"dpteg_from_l2_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Rate of DERAT reloads from L3\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_L3 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricName\": \"dpteg_from_l3_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Cycles in which the oldest instruction is finished and ready to complete for waiting to get through the completion pipe\",\n        \"MetricExpr\": \"PM_NTC_ALL_FIN / PM_RUN_INST_CMPL\",\n        \"MetricName\": \"finish_to_cmpl_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Total Fixed point operations\",\n        \"MetricExpr\": \"PM_FXU_FIN/PM_RUN_INST_CMPL\",\n        \"MetricName\": \"fixed_per_inst\"\n    },\n    {\n        \"BriefDescription\": \"All FXU Busy\",\n        \"MetricExpr\": \"PM_FXU_BUSY / PM_CYC\",\n        \"MetricName\": \"fxu_all_busy\"\n    },\n    {\n        \"BriefDescription\": \"All FXU Idle\",\n        \"MetricExpr\": \"PM_FXU_IDLE / PM_CYC\",\n        \"MetricName\": \"fxu_all_idle\"\n    },\n    {\n        \"BriefDescription\": \"Rate of IERAT reloads from L2\",\n        \"MetricExpr\": \"PM_IPTEG_FROM_L2 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricName\": \"ipteg_from_l2_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Rate of IERAT reloads from L3\",\n        \"MetricExpr\": \"PM_IPTEG_FROM_L3 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricName\": \"ipteg_from_l3_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Rate of IERAT reloads from local memory\",\n        \"MetricExpr\": \"PM_IPTEG_FROM_LL4 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricName\": \"ipteg_from_ll4_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Rate of IERAT reloads from local memory\",\n        \"MetricExpr\": \"PM_IPTEG_FROM_LMEM * 100 / PM_RUN_INST_CMPL\",\n        \"MetricName\": \"ipteg_from_lmem_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Average number of Castout machines used. 1 of 16 CO machines is sampled every L2 cycle\",\n        \"MetricExpr\": \"PM_CO_USAGE / PM_RUN_CYC * 16\",\n        \"MetricName\": \"l2_co_usage\"\n    },\n    {\n        \"BriefDescription\": \"Percent of instruction reads out of all L2 commands\",\n        \"MetricExpr\": \"PM_ISIDE_DISP * 100 / (PM_L2_ST + PM_L2_LD + PM_ISIDE_DISP)\",\n        \"MetricName\": \"l2_instr_commands_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percent of loads out of all L2 commands\",\n        \"MetricExpr\": \"PM_L2_LD * 100 / (PM_L2_ST + PM_L2_LD + PM_ISIDE_DISP)\",\n        \"MetricName\": \"l2_ld_commands_percent\"\n    },\n    {\n        \"BriefDescription\": \"Rate of L2 store dispatches that failed per core\",\n        \"MetricExpr\": \"100 * (PM_L2_RCST_DISP_FAIL_ADDR + PM_L2_RCST_DISP_FAIL_OTHER)/2 / PM_RUN_INST_CMPL\",\n        \"MetricName\": \"l2_rc_st_disp_fail_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Average number of Read/Claim machines used. 1 of 16 RC machines is sampled every L2 cycle\",\n        \"MetricExpr\": \"PM_RC_USAGE / PM_RUN_CYC * 16\",\n        \"MetricName\": \"l2_rc_usage\"\n    },\n    {\n        \"BriefDescription\": \"Average number of Snoop machines used. 1 of 8 SN machines is sampled every L2 cycle\",\n        \"MetricExpr\": \"PM_SN_USAGE / PM_RUN_CYC * 8\",\n        \"MetricName\": \"l2_sn_usage\"\n    },\n    {\n        \"BriefDescription\": \"Percent of stores out of all L2 commands\",\n        \"MetricExpr\": \"PM_L2_ST * 100 / (PM_L2_ST + PM_L2_LD + PM_ISIDE_DISP)\",\n        \"MetricName\": \"l2_st_commands_percent\"\n    },\n    {\n        \"BriefDescription\": \"Rate of L2 store dispatches that failed per core\",\n        \"MetricExpr\": \"100 * (PM_L2_RCST_DISP_FAIL_ADDR + PM_L2_RCST_DISP_FAIL_OTHER)/2 / PM_RUN_INST_CMPL\",\n        \"MetricName\": \"l2_st_disp_fail_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Rate of L2 dispatches per core\",\n        \"MetricExpr\": \"100 * PM_L2_RCST_DISP/2 / PM_RUN_INST_CMPL\",\n        \"MetricName\": \"l2_st_disp_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Marked L31 Load latency\",\n        \"MetricExpr\": \"(PM_MRK_DATA_FROM_L31_SHR_CYC + PM_MRK_DATA_FROM_L31_MOD_CYC) / (PM_MRK_DATA_FROM_L31_SHR + PM_MRK_DATA_FROM_L31_MOD)\",\n        \"MetricName\": \"l31_latency\"\n    },\n    {\n        \"BriefDescription\": \"PCT instruction loads\",\n        \"MetricExpr\": \"PM_LD_REF_L1 / PM_RUN_INST_CMPL\",\n        \"MetricName\": \"loads_per_inst\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by D-Cache Misses\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_DCACHE_MISS / PM_RUN_INST_CMPL\",\n        \"MetricName\": \"lsu_stall_dcache_miss_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Completion stall because a different thread was using the completion pipe\",\n        \"MetricExpr\": \"thread_block_stall_cpi - exception_stall_cpi - any_sync_stall_cpi - sync_pmu_int_stall_cpi - spec_finish_stall_cpi - flush_any_thread_stall_cpi - lsu_flush_next_stall_cpi - nested_tbegin_stall_cpi - nested_tend_stall_cpi - mtfpscr_stall_cpi\",\n        \"MetricName\": \"other_thread_cmpl_stall\"\n    },\n    {\n        \"BriefDescription\": \"PCT instruction stores\",\n        \"MetricExpr\": \"PM_ST_FIN / PM_RUN_INST_CMPL\",\n        \"MetricName\": \"stores_per_inst\"\n    },\n    {\n        \"BriefDescription\": \"ANY_SYNC_STALL_CPI\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_SYNC_PMU_INT / PM_RUN_INST_CMPL\",\n        \"MetricName\": \"sync_pmu_int_stall_cpi\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}