// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module MNIST_PointwiseConv2d_1_12_10_Pipeline_ic (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        depth3_o79_dout,
        depth3_o79_num_data_valid,
        depth3_o79_fifo_cap,
        depth3_o79_empty_n,
        depth3_o79_read,
        weights_0_address0,
        weights_0_ce0,
        weights_0_q0,
        weights_0_address1,
        weights_0_ce1,
        weights_0_q1,
        weights_1_address0,
        weights_1_ce0,
        weights_1_q0,
        weights_1_address1,
        weights_1_ce1,
        weights_1_q1,
        weights_2_address0,
        weights_2_ce0,
        weights_2_q0,
        weights_2_address1,
        weights_2_ce1,
        weights_2_q1,
        weights_3_address0,
        weights_3_ce0,
        weights_3_q0,
        weights_3_address1,
        weights_3_ce1,
        weights_3_q1,
        weights_4_address0,
        weights_4_ce0,
        weights_4_q0,
        weights_4_address1,
        weights_4_ce1,
        weights_4_q1,
        weights_5_address0,
        weights_5_ce0,
        weights_5_q0,
        weights_5_address1,
        weights_5_ce1,
        weights_5_q1,
        weights_6_address0,
        weights_6_ce0,
        weights_6_q0,
        weights_6_address1,
        weights_6_ce1,
        weights_6_q1,
        weights_7_address0,
        weights_7_ce0,
        weights_7_q0,
        weights_7_address1,
        weights_7_ce1,
        weights_7_q1,
        weights_8_address0,
        weights_8_ce0,
        weights_8_q0,
        weights_8_address1,
        weights_8_ce1,
        weights_8_q1,
        weights_9_address0,
        weights_9_ce0,
        weights_9_q0,
        weights_9_address1,
        weights_9_ce1,
        weights_9_q1,
        weights_10_address0,
        weights_10_ce0,
        weights_10_q0,
        weights_10_address1,
        weights_10_ce1,
        weights_10_q1,
        add27_916_out,
        add27_916_out_ap_vld,
        add27_815_out,
        add27_815_out_ap_vld,
        add27_714_out,
        add27_714_out_ap_vld,
        add27_613_out,
        add27_613_out_ap_vld,
        add27_512_out,
        add27_512_out_ap_vld,
        add27_411_out,
        add27_411_out_ap_vld,
        add27_310_out,
        add27_310_out_ap_vld,
        add27_29_out,
        add27_29_out_ap_vld,
        add27_18_out,
        add27_18_out_ap_vld,
        add277_out,
        add277_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] depth3_o79_dout;
input  [1:0] depth3_o79_num_data_valid;
input  [1:0] depth3_o79_fifo_cap;
input   depth3_o79_empty_n;
output   depth3_o79_read;
output  [3:0] weights_0_address0;
output   weights_0_ce0;
input  [31:0] weights_0_q0;
output  [3:0] weights_0_address1;
output   weights_0_ce1;
input  [31:0] weights_0_q1;
output  [3:0] weights_1_address0;
output   weights_1_ce0;
input  [31:0] weights_1_q0;
output  [3:0] weights_1_address1;
output   weights_1_ce1;
input  [31:0] weights_1_q1;
output  [3:0] weights_2_address0;
output   weights_2_ce0;
input  [31:0] weights_2_q0;
output  [3:0] weights_2_address1;
output   weights_2_ce1;
input  [31:0] weights_2_q1;
output  [3:0] weights_3_address0;
output   weights_3_ce0;
input  [31:0] weights_3_q0;
output  [3:0] weights_3_address1;
output   weights_3_ce1;
input  [31:0] weights_3_q1;
output  [3:0] weights_4_address0;
output   weights_4_ce0;
input  [31:0] weights_4_q0;
output  [3:0] weights_4_address1;
output   weights_4_ce1;
input  [31:0] weights_4_q1;
output  [3:0] weights_5_address0;
output   weights_5_ce0;
input  [31:0] weights_5_q0;
output  [3:0] weights_5_address1;
output   weights_5_ce1;
input  [31:0] weights_5_q1;
output  [3:0] weights_6_address0;
output   weights_6_ce0;
input  [31:0] weights_6_q0;
output  [3:0] weights_6_address1;
output   weights_6_ce1;
input  [31:0] weights_6_q1;
output  [3:0] weights_7_address0;
output   weights_7_ce0;
input  [31:0] weights_7_q0;
output  [3:0] weights_7_address1;
output   weights_7_ce1;
input  [31:0] weights_7_q1;
output  [3:0] weights_8_address0;
output   weights_8_ce0;
input  [31:0] weights_8_q0;
output  [3:0] weights_8_address1;
output   weights_8_ce1;
input  [31:0] weights_8_q1;
output  [3:0] weights_9_address0;
output   weights_9_ce0;
input  [31:0] weights_9_q0;
output  [3:0] weights_9_address1;
output   weights_9_ce1;
input  [31:0] weights_9_q1;
output  [3:0] weights_10_address0;
output   weights_10_ce0;
input  [31:0] weights_10_q0;
output  [3:0] weights_10_address1;
output   weights_10_ce1;
input  [31:0] weights_10_q1;
output  [31:0] add27_916_out;
output   add27_916_out_ap_vld;
output  [31:0] add27_815_out;
output   add27_815_out_ap_vld;
output  [31:0] add27_714_out;
output   add27_714_out_ap_vld;
output  [31:0] add27_613_out;
output   add27_613_out_ap_vld;
output  [31:0] add27_512_out;
output   add27_512_out_ap_vld;
output  [31:0] add27_411_out;
output   add27_411_out_ap_vld;
output  [31:0] add27_310_out;
output   add27_310_out_ap_vld;
output  [31:0] add27_29_out;
output   add27_29_out_ap_vld;
output  [31:0] add27_18_out;
output   add27_18_out_ap_vld;
output  [31:0] add277_out;
output   add277_out_ap_vld;

reg ap_idle;
reg depth3_o79_read;
reg[3:0] weights_0_address0;
reg weights_0_ce0;
reg[3:0] weights_0_address1;
reg weights_0_ce1;
reg[3:0] weights_1_address0;
reg weights_1_ce0;
reg[3:0] weights_1_address1;
reg weights_1_ce1;
reg[3:0] weights_2_address0;
reg weights_2_ce0;
reg[3:0] weights_2_address1;
reg weights_2_ce1;
reg[3:0] weights_3_address0;
reg weights_3_ce0;
reg[3:0] weights_3_address1;
reg weights_3_ce1;
reg[3:0] weights_4_address0;
reg weights_4_ce0;
reg[3:0] weights_4_address1;
reg weights_4_ce1;
reg[3:0] weights_5_address0;
reg weights_5_ce0;
reg[3:0] weights_5_address1;
reg weights_5_ce1;
reg[3:0] weights_6_address0;
reg weights_6_ce0;
reg[3:0] weights_6_address1;
reg weights_6_ce1;
reg[3:0] weights_7_address0;
reg weights_7_ce0;
reg[3:0] weights_7_address1;
reg weights_7_ce1;
reg[3:0] weights_8_address0;
reg weights_8_ce0;
reg[3:0] weights_8_address1;
reg weights_8_ce1;
reg[3:0] weights_9_address0;
reg weights_9_ce0;
reg[3:0] weights_9_address1;
reg weights_9_ce1;
reg[3:0] weights_10_address0;
reg weights_10_ce0;
reg[3:0] weights_10_address1;
reg weights_10_ce1;
reg add27_916_out_ap_vld;
reg add27_815_out_ap_vld;
reg add27_714_out_ap_vld;
reg add27_613_out_ap_vld;
reg add27_512_out_ap_vld;
reg add27_411_out_ap_vld;
reg add27_310_out_ap_vld;
reg add27_29_out_ap_vld;
reg add27_18_out_ap_vld;
reg add277_out_ap_vld;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
reg   [0:0] icmp_ln16_reg_2245;
reg    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state6_pp0_stage2_iter1;
wire    ap_block_state9_pp0_stage2_iter2;
wire    ap_block_state12_pp0_stage2_iter3;
wire    ap_block_state15_pp0_stage2_iter4;
reg    ap_block_pp0_stage2_subdone;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    depth3_o79_blk_n;
wire    ap_block_pp0_stage2;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state7_pp0_stage0_iter2;
wire    ap_block_state10_pp0_stage0_iter3;
wire    ap_block_state13_pp0_stage0_iter4;
wire    ap_block_pp0_stage0_11001;
reg   [3:0] ic_2_reg_2238;
wire   [0:0] icmp_ln16_fu_1321_p2;
reg   [0:0] icmp_ln16_reg_2245_pp0_iter1_reg;
reg   [0:0] icmp_ln16_reg_2245_pp0_iter2_reg;
reg   [0:0] icmp_ln16_reg_2245_pp0_iter3_reg;
wire   [5:0] zext_ln16_2_fu_1333_p1;
reg   [5:0] zext_ln16_2_reg_2249;
wire   [3:0] select_ln22_fu_1353_p3;
reg   [3:0] select_ln22_reg_2255;
reg   [3:0] select_ln22_reg_2255_pp0_iter1_reg;
reg   [2:0] tmp_31_reg_2269;
reg   [2:0] tmp_32_reg_2274;
wire   [6:0] zext_ln16_fu_1424_p1;
reg   [6:0] zext_ln16_reg_2279;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_state8_pp0_stage1_iter2;
wire    ap_block_state11_pp0_stage1_iter3;
wire    ap_block_state14_pp0_stage1_iter4;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] depth3_o79_read_reg_2559;
reg    ap_block_pp0_stage2_11001;
wire   [31:0] tmp_fu_1557_p13;
reg   [31:0] tmp_reg_2564;
wire   [31:0] tmp_13_fu_1584_p13;
reg   [31:0] tmp_13_reg_2569;
wire   [31:0] tmp_14_fu_1611_p13;
reg   [31:0] tmp_14_reg_2574;
wire   [31:0] tmp_16_fu_1638_p13;
reg   [31:0] tmp_16_reg_2579;
wire   [31:0] tmp_17_fu_1665_p13;
reg   [31:0] tmp_17_reg_2584;
wire   [31:0] tmp_38_fu_1782_p1;
reg   [31:0] tmp_38_reg_2699;
reg   [31:0] tmp_38_reg_2699_pp0_iter2_reg;
wire   [31:0] tmp_18_fu_1813_p13;
reg   [31:0] tmp_18_reg_2762;
wire   [31:0] tmp_19_fu_1840_p13;
reg   [31:0] tmp_19_reg_2767;
wire   [31:0] tmp_s_fu_1867_p13;
reg   [31:0] tmp_s_reg_2772;
wire   [31:0] grp_fu_1247_p2;
reg   [31:0] mul_reg_2832;
wire   [31:0] tmp_12_fu_1918_p13;
reg   [31:0] tmp_12_reg_2837;
wire   [31:0] grp_fu_1251_p2;
reg   [31:0] mul24_3_reg_2842;
wire   [31:0] grp_fu_1255_p2;
reg   [31:0] mul24_4_reg_2847;
wire   [31:0] grp_fu_1259_p2;
reg   [31:0] mul24_6_reg_2907;
wire   [31:0] tmp_15_fu_1985_p13;
reg   [31:0] tmp_15_reg_2932;
reg   [31:0] mul24_7_reg_2937;
reg   [31:0] mul24_8_reg_2942;
reg   [31:0] mul24_9_reg_2947;
reg   [31:0] mul24_1_reg_2967;
reg   [31:0] mul24_2_reg_2977;
reg   [31:0] mul24_5_reg_2982;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln22_fu_1432_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln22_10_fu_1447_p1;
wire   [63:0] zext_ln22_11_fu_1461_p1;
wire   [63:0] zext_ln22_13_fu_1501_p1;
wire   [63:0] zext_ln22_14_fu_1542_p1;
wire   [63:0] zext_ln22_15_fu_1723_p1;
wire   [63:0] zext_ln22_16_fu_1767_p1;
wire   [63:0] zext_ln22_8_fu_1798_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln22_9_fu_1903_p1;
wire   [63:0] zext_ln22_12_fu_1954_p1;
reg   [31:0] out_buf_29_fu_132;
wire   [31:0] grp_fu_1231_p2;
reg   [31:0] ap_sig_allocacmp_out_buf_29_load_1;
wire    ap_loop_init;
reg   [31:0] out_buf_30_fu_136;
wire   [31:0] grp_fu_1235_p2;
reg   [31:0] ap_sig_allocacmp_out_buf_30_load_1;
reg   [31:0] out_buf_31_fu_140;
wire   [31:0] grp_fu_1239_p2;
reg   [31:0] ap_sig_allocacmp_out_buf_31_load_1;
reg   [31:0] out_buf_32_fu_144;
reg   [31:0] ap_sig_allocacmp_out_buf_32_load_1;
reg   [31:0] out_buf_33_fu_148;
reg   [31:0] ap_sig_allocacmp_out_buf_33_load_1;
reg   [31:0] out_buf_34_fu_152;
wire   [31:0] grp_fu_1243_p2;
reg   [31:0] ap_sig_allocacmp_out_buf_34_load_1;
reg   [31:0] out_buf_35_fu_156;
reg   [31:0] ap_sig_allocacmp_out_buf_35_load_1;
reg   [31:0] out_buf_36_fu_160;
reg   [31:0] ap_sig_allocacmp_out_buf_36_load_1;
reg   [31:0] out_buf_37_fu_164;
reg   [31:0] ap_sig_allocacmp_out_buf_37_load_1;
reg   [31:0] out_buf_38_fu_168;
reg   [31:0] ap_sig_allocacmp_out_buf_38_load_1;
reg   [3:0] ic_fu_172;
wire   [3:0] add_ln16_fu_1327_p2;
reg   [3:0] ap_sig_allocacmp_ic_2;
reg    ap_block_pp0_stage2_01001;
reg   [31:0] grp_fu_1235_p0;
reg   [31:0] grp_fu_1235_p1;
reg   [31:0] grp_fu_1239_p0;
reg   [31:0] grp_fu_1239_p1;
reg   [31:0] grp_fu_1243_p0;
reg   [31:0] grp_fu_1243_p1;
reg   [31:0] grp_fu_1247_p0;
reg   [31:0] grp_fu_1247_p1;
reg   [31:0] grp_fu_1251_p0;
reg   [31:0] grp_fu_1251_p1;
reg   [31:0] grp_fu_1255_p0;
reg   [31:0] grp_fu_1255_p1;
reg   [31:0] grp_fu_1259_p0;
reg   [31:0] grp_fu_1259_p1;
wire   [0:0] icmp_ln22_1_fu_1341_p2;
wire   [3:0] add_ln22_9_fu_1347_p2;
wire   [5:0] add_ln22_4_fu_1361_p2;
wire   [5:0] mul_ln22_5_fu_1371_p0;
wire   [7:0] mul_ln22_5_fu_1371_p1;
wire   [12:0] mul_ln22_5_fu_1371_p2;
wire   [4:0] or_ln_fu_1387_p3;
wire  signed [5:0] sext_ln22_fu_1395_p1;
wire   [5:0] mul_ln22_6_fu_1403_p0;
wire   [7:0] mul_ln22_6_fu_1403_p1;
wire   [12:0] mul_ln22_6_fu_1403_p2;
wire   [0:0] icmp_ln22_fu_1427_p2;
wire   [6:0] add_ln22_6_fu_1475_p2;
wire   [6:0] mul_ln22_8_fu_1485_p0;
wire   [8:0] mul_ln22_8_fu_1485_p1;
wire   [14:0] mul_ln22_8_fu_1485_p2;
wire   [3:0] tmp_34_fu_1491_p4;
wire   [6:0] add_ln22_7_fu_1516_p2;
wire   [6:0] mul_ln22_9_fu_1526_p0;
wire   [8:0] mul_ln22_9_fu_1526_p1;
wire   [14:0] mul_ln22_9_fu_1526_p2;
wire   [3:0] tmp_35_fu_1532_p4;
wire   [5:0] or_ln22_4_fu_1692_p3;
wire  signed [6:0] sext_ln22_4_fu_1699_p1;
wire   [6:0] mul_ln22_10_fu_1707_p0;
wire   [8:0] mul_ln22_10_fu_1707_p1;
wire   [14:0] mul_ln22_10_fu_1707_p2;
wire   [3:0] tmp_36_fu_1713_p4;
wire   [5:0] add_ln22_8_fu_1738_p2;
wire  signed [6:0] sext_ln22_5_fu_1743_p1;
wire   [6:0] mul_ln22_11_fu_1751_p0;
wire   [8:0] mul_ln22_11_fu_1751_p1;
wire   [14:0] mul_ln22_11_fu_1751_p2;
wire   [3:0] tmp_37_fu_1757_p4;
wire   [10:0] tmp_29_fu_1789_p1;
wire  signed [10:0] grp_fu_2126_p3;
wire   [1:0] tmp_29_fu_1789_p4;
wire   [12:0] tmp_30_fu_1894_p1;
wire  signed [12:0] grp_fu_2135_p3;
wire   [2:0] tmp_30_fu_1894_p4;
wire   [14:0] tmp_33_fu_1945_p1;
wire  signed [14:0] grp_fu_2143_p3;
wire   [3:0] tmp_33_fu_1945_p4;
wire   [3:0] grp_fu_2126_p0;
wire   [3:0] grp_fu_2126_p1;
wire   [5:0] grp_fu_2126_p2;
wire   [3:0] grp_fu_2135_p0;
wire   [4:0] grp_fu_2135_p1;
wire   [6:0] grp_fu_2135_p2;
wire   [3:0] grp_fu_2143_p0;
wire   [5:0] grp_fu_2143_p1;
wire   [7:0] grp_fu_2143_p2;
reg    grp_fu_1231_ce;
reg    grp_fu_1235_ce;
reg    grp_fu_1239_ce;
reg    grp_fu_1243_ce;
reg    grp_fu_1247_ce;
reg    grp_fu_1251_ce;
reg    grp_fu_1255_ce;
reg    grp_fu_1259_ce;
reg    grp_fu_2126_ce;
reg    grp_fu_2135_ce;
reg    grp_fu_2143_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [2:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to4;
wire    ap_block_pp0_stage1_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [4:0] grp_fu_2126_p00;
wire   [14:0] mul_ln22_10_fu_1707_p00;
wire   [14:0] mul_ln22_11_fu_1751_p00;
wire   [12:0] mul_ln22_5_fu_1371_p00;
wire   [12:0] mul_ln22_6_fu_1403_p00;
wire   [14:0] mul_ln22_8_fu_1485_p00;
wire   [14:0] mul_ln22_9_fu_1526_p00;
reg    ap_condition_1357;
reg    ap_condition_1369;
reg    ap_condition_1380;
reg    ap_condition_1389;
reg    ap_condition_1397;
reg    ap_condition_1404;
reg    ap_condition_1410;
reg    ap_condition_1424;
reg    ap_condition_1429;
reg    ap_condition_1438;
reg    ap_condition_1443;
reg    ap_condition_1448;
reg    ap_condition_1453;
reg    ap_condition_1457;
reg    ap_condition_1413;
reg    ap_condition_1463;
reg    ap_condition_1475;
reg    ap_condition_1480;
reg    ap_condition_1485;
reg    ap_condition_1490;
reg    ap_condition_1495;
reg    ap_condition_1500;
reg    ap_condition_1505;
reg    ap_condition_1510;
reg    ap_condition_1515;
reg    ap_condition_1520;
reg    ap_condition_1525;
reg    ap_condition_1530;
reg    ap_condition_1498;
reg    ap_condition_1537;
reg    ap_condition_1543;
reg    ap_condition_1549;
reg    ap_condition_1554;
reg    ap_condition_1559;
reg    ap_condition_1565;
reg    ap_condition_1570;
reg    ap_condition_1575;
reg    ap_condition_1580;
reg    ap_condition_1585;
reg    ap_condition_1590;
reg    ap_condition_1595;
reg    ap_condition_1600;
reg    ap_condition_1605;
reg    ap_condition_1610;
reg    ap_condition_1614;
reg    ap_condition_1619;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

MNIST_fadd_32ns_32ns_32_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_no_dsp_1_U442(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_sig_allocacmp_out_buf_29_load_1),
    .din1(mul_reg_2832),
    .ce(grp_fu_1231_ce),
    .dout(grp_fu_1231_p2)
);

MNIST_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U443(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1235_p0),
    .din1(grp_fu_1235_p1),
    .ce(grp_fu_1235_ce),
    .dout(grp_fu_1235_p2)
);

MNIST_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U444(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1239_p0),
    .din1(grp_fu_1239_p1),
    .ce(grp_fu_1239_ce),
    .dout(grp_fu_1239_p2)
);

MNIST_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U445(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1243_p0),
    .din1(grp_fu_1243_p1),
    .ce(grp_fu_1243_ce),
    .dout(grp_fu_1243_p2)
);

MNIST_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U446(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1247_p0),
    .din1(grp_fu_1247_p1),
    .ce(grp_fu_1247_ce),
    .dout(grp_fu_1247_p2)
);

MNIST_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U447(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1251_p0),
    .din1(grp_fu_1251_p1),
    .ce(grp_fu_1251_ce),
    .dout(grp_fu_1251_p2)
);

MNIST_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U448(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1255_p0),
    .din1(grp_fu_1255_p1),
    .ce(grp_fu_1255_ce),
    .dout(grp_fu_1255_p2)
);

MNIST_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U449(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1259_p0),
    .din1(grp_fu_1259_p1),
    .ce(grp_fu_1259_ce),
    .dout(grp_fu_1259_p2)
);

MNIST_mul_6ns_8ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
mul_6ns_8ns_13_1_1_U450(
    .din0(mul_ln22_5_fu_1371_p0),
    .din1(mul_ln22_5_fu_1371_p1),
    .dout(mul_ln22_5_fu_1371_p2)
);

MNIST_mul_6ns_8ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
mul_6ns_8ns_13_1_1_U451(
    .din0(mul_ln22_6_fu_1403_p0),
    .din1(mul_ln22_6_fu_1403_p1),
    .dout(mul_ln22_6_fu_1403_p2)
);

MNIST_mul_7ns_9ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_7ns_9ns_15_1_1_U452(
    .din0(mul_ln22_8_fu_1485_p0),
    .din1(mul_ln22_8_fu_1485_p1),
    .dout(mul_ln22_8_fu_1485_p2)
);

MNIST_mul_7ns_9ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_7ns_9ns_15_1_1_U453(
    .din0(mul_ln22_9_fu_1526_p0),
    .din1(mul_ln22_9_fu_1526_p1),
    .dout(mul_ln22_9_fu_1526_p2)
);

MNIST_mux_114_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_114_32_1_1_U454(
    .din0(weights_0_q1),
    .din1(weights_1_q1),
    .din2(weights_2_q1),
    .din3(weights_3_q1),
    .din4(weights_4_q1),
    .din5(weights_5_q1),
    .din6(weights_6_q1),
    .din7(weights_7_q1),
    .din8(weights_8_q1),
    .din9(weights_9_q1),
    .din10(weights_10_q1),
    .din11(select_ln22_reg_2255),
    .dout(tmp_fu_1557_p13)
);

MNIST_mux_114_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_114_32_1_1_U455(
    .din0(weights_3_q1),
    .din1(weights_4_q1),
    .din2(weights_5_q1),
    .din3(weights_6_q1),
    .din4(weights_7_q1),
    .din5(weights_8_q1),
    .din6(weights_9_q1),
    .din7(weights_10_q1),
    .din8(weights_0_q1),
    .din9(weights_1_q1),
    .din10(weights_2_q1),
    .din11(select_ln22_reg_2255),
    .dout(tmp_13_fu_1584_p13)
);

MNIST_mux_114_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_114_32_1_1_U456(
    .din0(weights_4_q1),
    .din1(weights_5_q1),
    .din2(weights_6_q1),
    .din3(weights_7_q1),
    .din4(weights_8_q1),
    .din5(weights_9_q1),
    .din6(weights_10_q1),
    .din7(weights_0_q1),
    .din8(weights_1_q1),
    .din9(weights_2_q1),
    .din10(weights_3_q1),
    .din11(select_ln22_reg_2255),
    .dout(tmp_14_fu_1611_p13)
);

MNIST_mux_114_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_114_32_1_1_U457(
    .din0(weights_6_q1),
    .din1(weights_7_q1),
    .din2(weights_8_q1),
    .din3(weights_9_q1),
    .din4(weights_10_q1),
    .din5(weights_0_q1),
    .din6(weights_1_q1),
    .din7(weights_2_q1),
    .din8(weights_3_q1),
    .din9(weights_4_q1),
    .din10(weights_5_q1),
    .din11(select_ln22_reg_2255),
    .dout(tmp_16_fu_1638_p13)
);

MNIST_mux_114_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_114_32_1_1_U458(
    .din0(weights_7_q1),
    .din1(weights_8_q1),
    .din2(weights_9_q1),
    .din3(weights_10_q1),
    .din4(weights_0_q1),
    .din5(weights_1_q1),
    .din6(weights_2_q1),
    .din7(weights_3_q1),
    .din8(weights_4_q1),
    .din9(weights_5_q1),
    .din10(weights_6_q1),
    .din11(select_ln22_reg_2255),
    .dout(tmp_17_fu_1665_p13)
);

MNIST_mul_7ns_9ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_7ns_9ns_15_1_1_U459(
    .din0(mul_ln22_10_fu_1707_p0),
    .din1(mul_ln22_10_fu_1707_p1),
    .dout(mul_ln22_10_fu_1707_p2)
);

MNIST_mul_7ns_9ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_7ns_9ns_15_1_1_U460(
    .din0(mul_ln22_11_fu_1751_p0),
    .din1(mul_ln22_11_fu_1751_p1),
    .dout(mul_ln22_11_fu_1751_p2)
);

MNIST_mux_114_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_114_32_1_1_U461(
    .din0(weights_8_q1),
    .din1(weights_9_q1),
    .din2(weights_10_q1),
    .din3(weights_0_q1),
    .din4(weights_1_q1),
    .din5(weights_2_q1),
    .din6(weights_3_q1),
    .din7(weights_4_q1),
    .din8(weights_5_q1),
    .din9(weights_6_q1),
    .din10(weights_7_q1),
    .din11(select_ln22_reg_2255),
    .dout(tmp_18_fu_1813_p13)
);

MNIST_mux_114_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_114_32_1_1_U462(
    .din0(weights_9_q1),
    .din1(weights_10_q1),
    .din2(weights_0_q1),
    .din3(weights_1_q1),
    .din4(weights_2_q1),
    .din5(weights_3_q1),
    .din6(weights_4_q1),
    .din7(weights_5_q1),
    .din8(weights_6_q1),
    .din9(weights_7_q1),
    .din10(weights_8_q1),
    .din11(select_ln22_reg_2255),
    .dout(tmp_19_fu_1840_p13)
);

MNIST_mux_114_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_114_32_1_1_U463(
    .din0(weights_1_q0),
    .din1(weights_2_q0),
    .din2(weights_3_q0),
    .din3(weights_4_q0),
    .din4(weights_5_q0),
    .din5(weights_6_q0),
    .din6(weights_7_q0),
    .din7(weights_8_q0),
    .din8(weights_9_q0),
    .din9(weights_10_q0),
    .din10(weights_0_q0),
    .din11(select_ln22_reg_2255_pp0_iter1_reg),
    .dout(tmp_s_fu_1867_p13)
);

MNIST_mux_114_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_114_32_1_1_U464(
    .din0(weights_2_q0),
    .din1(weights_3_q0),
    .din2(weights_4_q0),
    .din3(weights_5_q0),
    .din4(weights_6_q0),
    .din5(weights_7_q0),
    .din6(weights_8_q0),
    .din7(weights_9_q0),
    .din8(weights_10_q0),
    .din9(weights_0_q0),
    .din10(weights_1_q0),
    .din11(select_ln22_reg_2255_pp0_iter1_reg),
    .dout(tmp_12_fu_1918_p13)
);

MNIST_mux_114_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_114_32_1_1_U465(
    .din0(weights_5_q0),
    .din1(weights_6_q0),
    .din2(weights_7_q0),
    .din3(weights_8_q0),
    .din4(weights_9_q0),
    .din5(weights_10_q0),
    .din6(weights_0_q0),
    .din7(weights_1_q0),
    .din8(weights_2_q0),
    .din9(weights_3_q0),
    .din10(weights_4_q0),
    .din11(select_ln22_reg_2255_pp0_iter1_reg),
    .dout(tmp_15_fu_1985_p13)
);

MNIST_am_addmul_4ns_4ns_6ns_11_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 6 ),
    .dout_WIDTH( 11 ))
am_addmul_4ns_4ns_6ns_11_4_1_U466(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2126_p0),
    .din1(grp_fu_2126_p1),
    .din2(grp_fu_2126_p2),
    .ce(grp_fu_2126_ce),
    .dout(grp_fu_2126_p3)
);

MNIST_am_addmul_4ns_5ns_7ns_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
am_addmul_4ns_5ns_7ns_13_4_1_U467(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2135_p0),
    .din1(grp_fu_2135_p1),
    .din2(grp_fu_2135_p2),
    .ce(grp_fu_2135_ce),
    .dout(grp_fu_2135_p3)
);

MNIST_am_addmul_4ns_6ns_8ns_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
am_addmul_4ns_6ns_8ns_15_4_1_U468(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2143_p0),
    .din1(grp_fu_2143_p1),
    .din2(grp_fu_2143_p2),
    .ce(grp_fu_2143_ce),
    .dout(grp_fu_2143_p3)
);

MNIST_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln16_fu_1321_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            ic_fu_172 <= add_ln16_fu_1327_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            ic_fu_172 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            out_buf_29_fu_132 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            out_buf_29_fu_132 <= grp_fu_1231_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_30_fu_136 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_buf_30_fu_136 <= grp_fu_1235_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_31_fu_140 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_buf_31_fu_140 <= grp_fu_1239_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            out_buf_32_fu_144 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            out_buf_32_fu_144 <= grp_fu_1235_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            out_buf_33_fu_148 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            out_buf_33_fu_148 <= grp_fu_1239_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_34_fu_152 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_buf_34_fu_152 <= grp_fu_1243_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            out_buf_35_fu_156 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            out_buf_35_fu_156 <= grp_fu_1243_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_36_fu_160 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_buf_36_fu_160 <= grp_fu_1235_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_37_fu_164 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_buf_37_fu_164 <= grp_fu_1239_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_38_fu_168 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_buf_38_fu_168 <= grp_fu_1243_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        tmp_12_reg_2837 <= tmp_12_fu_1918_p13;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln16_reg_2245 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        depth3_o79_read_reg_2559 <= depth3_o79_dout;
        tmp_13_reg_2569 <= tmp_13_fu_1584_p13;
        tmp_14_reg_2574 <= tmp_14_fu_1611_p13;
        tmp_16_reg_2579 <= tmp_16_fu_1638_p13;
        tmp_17_reg_2584 <= tmp_17_fu_1665_p13;
        tmp_reg_2564 <= tmp_fu_1557_p13;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ic_2_reg_2238 <= ap_sig_allocacmp_ic_2;
        icmp_ln16_reg_2245 <= icmp_ln16_fu_1321_p2;
        icmp_ln16_reg_2245_pp0_iter1_reg <= icmp_ln16_reg_2245;
        icmp_ln16_reg_2245_pp0_iter2_reg <= icmp_ln16_reg_2245_pp0_iter1_reg;
        icmp_ln16_reg_2245_pp0_iter3_reg <= icmp_ln16_reg_2245_pp0_iter2_reg;
        select_ln22_reg_2255_pp0_iter1_reg <= select_ln22_reg_2255;
        tmp_15_reg_2932 <= tmp_15_fu_1985_p13;
        tmp_18_reg_2762 <= tmp_18_fu_1813_p13;
        tmp_19_reg_2767 <= tmp_19_fu_1840_p13;
        tmp_38_reg_2699 <= tmp_38_fu_1782_p1;
        tmp_38_reg_2699_pp0_iter2_reg <= tmp_38_reg_2699;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul24_1_reg_2967 <= grp_fu_1247_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul24_2_reg_2977 <= grp_fu_1259_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul24_3_reg_2842 <= grp_fu_1251_p2;
        mul24_4_reg_2847 <= grp_fu_1255_p2;
        mul24_6_reg_2907 <= grp_fu_1259_p2;
        mul_reg_2832 <= grp_fu_1247_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul24_5_reg_2982 <= grp_fu_1251_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul24_7_reg_2937 <= grp_fu_1247_p2;
        mul24_8_reg_2942 <= grp_fu_1251_p2;
        mul24_9_reg_2947 <= grp_fu_1255_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln16_fu_1321_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln22_reg_2255 <= select_ln22_fu_1353_p3;
        tmp_31_reg_2269 <= {{mul_ln22_5_fu_1371_p2[12:10]}};
        tmp_32_reg_2274 <= {{mul_ln22_6_fu_1403_p2[12:10]}};
        zext_ln16_2_reg_2249[3 : 0] <= zext_ln16_2_fu_1333_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_s_reg_2772 <= tmp_s_fu_1867_p13;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        zext_ln16_reg_2279[3 : 0] <= zext_ln16_fu_1424_p1[3 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln16_reg_2245_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add277_out_ap_vld = 1'b1;
    end else begin
        add277_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln16_reg_2245_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add27_18_out_ap_vld = 1'b1;
    end else begin
        add27_18_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln16_reg_2245_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add27_29_out_ap_vld = 1'b1;
    end else begin
        add27_29_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln16_reg_2245_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add27_310_out_ap_vld = 1'b1;
    end else begin
        add27_310_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln16_reg_2245_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add27_411_out_ap_vld = 1'b1;
    end else begin
        add27_411_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln16_reg_2245_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add27_512_out_ap_vld = 1'b1;
    end else begin
        add27_512_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln16_reg_2245_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add27_613_out_ap_vld = 1'b1;
    end else begin
        add27_613_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln16_reg_2245_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add27_714_out_ap_vld = 1'b1;
    end else begin
        add27_714_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln16_reg_2245_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add27_815_out_ap_vld = 1'b1;
    end else begin
        add27_815_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln16_reg_2245_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add27_916_out_ap_vld = 1'b1;
    end else begin
        add27_916_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (icmp_ln16_reg_2245 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to4 = 1'b1;
    end else begin
        ap_idle_pp0_1to4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_ic_2 = 4'd0;
    end else begin
        ap_sig_allocacmp_ic_2 = ic_fu_172;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_out_buf_29_load_1 = grp_fu_1231_p2;
    end else begin
        ap_sig_allocacmp_out_buf_29_load_1 = out_buf_29_fu_132;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_out_buf_30_load_1 = grp_fu_1235_p2;
    end else begin
        ap_sig_allocacmp_out_buf_30_load_1 = out_buf_30_fu_136;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_out_buf_31_load_1 = grp_fu_1239_p2;
    end else begin
        ap_sig_allocacmp_out_buf_31_load_1 = out_buf_31_fu_140;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_out_buf_32_load_1 = grp_fu_1235_p2;
    end else begin
        ap_sig_allocacmp_out_buf_32_load_1 = out_buf_32_fu_144;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_out_buf_33_load_1 = grp_fu_1239_p2;
    end else begin
        ap_sig_allocacmp_out_buf_33_load_1 = out_buf_33_fu_148;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_out_buf_34_load_1 = grp_fu_1243_p2;
    end else begin
        ap_sig_allocacmp_out_buf_34_load_1 = out_buf_34_fu_152;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_out_buf_35_load_1 = grp_fu_1243_p2;
    end else begin
        ap_sig_allocacmp_out_buf_35_load_1 = out_buf_35_fu_156;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_out_buf_36_load_1 = grp_fu_1235_p2;
    end else begin
        ap_sig_allocacmp_out_buf_36_load_1 = out_buf_36_fu_160;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_out_buf_37_load_1 = grp_fu_1239_p2;
    end else begin
        ap_sig_allocacmp_out_buf_37_load_1 = out_buf_37_fu_164;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_out_buf_38_load_1 = grp_fu_1243_p2;
    end else begin
        ap_sig_allocacmp_out_buf_38_load_1 = out_buf_38_fu_168;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (icmp_ln16_reg_2245 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        depth3_o79_blk_n = depth3_o79_empty_n;
    end else begin
        depth3_o79_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln16_reg_2245 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        depth3_o79_read = 1'b1;
    end else begin
        depth3_o79_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1231_ce = 1'b1;
    end else begin
        grp_fu_1231_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1235_ce = 1'b1;
    end else begin
        grp_fu_1235_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1235_p0 = ap_sig_allocacmp_out_buf_30_load_1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1235_p0 = ap_sig_allocacmp_out_buf_36_load_1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1235_p0 = ap_sig_allocacmp_out_buf_32_load_1;
        end else begin
            grp_fu_1235_p0 = 'bx;
        end
    end else begin
        grp_fu_1235_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1235_p1 = mul24_1_reg_2967;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1235_p1 = mul24_7_reg_2937;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1235_p1 = mul24_3_reg_2842;
        end else begin
            grp_fu_1235_p1 = 'bx;
        end
    end else begin
        grp_fu_1235_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1239_ce = 1'b1;
    end else begin
        grp_fu_1239_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1239_p0 = ap_sig_allocacmp_out_buf_31_load_1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1239_p0 = ap_sig_allocacmp_out_buf_37_load_1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1239_p0 = ap_sig_allocacmp_out_buf_33_load_1;
    end else begin
        grp_fu_1239_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1239_p1 = mul24_2_reg_2977;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1239_p1 = mul24_8_reg_2942;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1239_p1 = mul24_4_reg_2847;
    end else begin
        grp_fu_1239_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1243_ce = 1'b1;
    end else begin
        grp_fu_1243_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1243_p0 = ap_sig_allocacmp_out_buf_34_load_1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1243_p0 = ap_sig_allocacmp_out_buf_38_load_1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1243_p0 = ap_sig_allocacmp_out_buf_35_load_1;
    end else begin
        grp_fu_1243_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1243_p1 = mul24_5_reg_2982;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1243_p1 = mul24_9_reg_2947;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1243_p1 = mul24_6_reg_2907;
    end else begin
        grp_fu_1243_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1247_ce = 1'b1;
    end else begin
        grp_fu_1247_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1247_p0 = tmp_38_reg_2699;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1247_p0 = tmp_38_fu_1782_p1;
    end else begin
        grp_fu_1247_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1247_p1 = tmp_s_reg_2772;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1247_p1 = tmp_17_reg_2584;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1247_p1 = tmp_reg_2564;
        end else begin
            grp_fu_1247_p1 = 'bx;
        end
    end else begin
        grp_fu_1247_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1251_ce = 1'b1;
    end else begin
        grp_fu_1251_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1251_p0 = tmp_38_reg_2699_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1251_p0 = tmp_38_reg_2699;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1251_p0 = tmp_38_fu_1782_p1;
    end else begin
        grp_fu_1251_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1251_p1 = tmp_15_reg_2932;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1251_p1 = tmp_18_reg_2762;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1251_p1 = tmp_13_reg_2569;
    end else begin
        grp_fu_1251_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1255_ce = 1'b1;
    end else begin
        grp_fu_1255_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1255_p0 = tmp_38_reg_2699;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1255_p0 = tmp_38_fu_1782_p1;
        end else begin
            grp_fu_1255_p0 = 'bx;
        end
    end else begin
        grp_fu_1255_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1255_p1 = tmp_19_reg_2767;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1255_p1 = tmp_14_reg_2574;
        end else begin
            grp_fu_1255_p1 = 'bx;
        end
    end else begin
        grp_fu_1255_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1259_ce = 1'b1;
    end else begin
        grp_fu_1259_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1259_p0 = tmp_38_reg_2699_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1259_p0 = tmp_38_fu_1782_p1;
    end else begin
        grp_fu_1259_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1259_p1 = tmp_12_reg_2837;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1259_p1 = tmp_16_reg_2579;
    end else begin
        grp_fu_1259_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2126_ce = 1'b1;
    end else begin
        grp_fu_2126_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2135_ce = 1'b1;
    end else begin
        grp_fu_2135_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2143_ce = 1'b1;
    end else begin
        grp_fu_2143_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weights_0_address0 = zext_ln22_12_fu_1954_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weights_0_address0 = zext_ln22_9_fu_1903_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weights_0_address0 = zext_ln22_8_fu_1798_p1;
        end else begin
            weights_0_address0 = 'bx;
        end
    end else begin
        weights_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln16_reg_2245 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_1410)) begin
            weights_0_address1 = zext_ln22_16_fu_1767_p1;
        end else if ((1'b1 == ap_condition_1404)) begin
            weights_0_address1 = zext_ln22_15_fu_1723_p1;
        end else if ((1'b1 == ap_condition_1397)) begin
            weights_0_address1 = zext_ln22_14_fu_1542_p1;
        end else if ((1'b1 == ap_condition_1389)) begin
            weights_0_address1 = zext_ln22_13_fu_1501_p1;
        end else if ((1'b1 == ap_condition_1380)) begin
            weights_0_address1 = zext_ln22_11_fu_1461_p1;
        end else if ((1'b1 == ap_condition_1369)) begin
            weights_0_address1 = zext_ln22_10_fu_1447_p1;
        end else if ((1'b1 == ap_condition_1357)) begin
            weights_0_address1 = zext_ln22_fu_1432_p1;
        end else begin
            weights_0_address1 = 'bx;
        end
    end else begin
        weights_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        weights_0_ce0 = 1'b1;
    end else begin
        weights_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(select_ln22_reg_2255 == 4'd7) & ~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        weights_0_ce1 = 1'b1;
    end else begin
        weights_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weights_10_address0 = zext_ln22_12_fu_1954_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weights_10_address0 = zext_ln22_9_fu_1903_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weights_10_address0 = zext_ln22_8_fu_1798_p1;
        end else begin
            weights_10_address0 = 'bx;
        end
    end else begin
        weights_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1413)) begin
        if ((1'b1 == ap_condition_1457)) begin
            weights_10_address1 = zext_ln22_16_fu_1767_p1;
        end else if ((1'b1 == ap_condition_1453)) begin
            weights_10_address1 = zext_ln22_15_fu_1723_p1;
        end else if ((1'b1 == ap_condition_1448)) begin
            weights_10_address1 = zext_ln22_14_fu_1542_p1;
        end else if ((1'b1 == ap_condition_1443)) begin
            weights_10_address1 = zext_ln22_13_fu_1501_p1;
        end else if ((1'b1 == ap_condition_1438)) begin
            weights_10_address1 = zext_ln22_11_fu_1461_p1;
        end else if ((1'b1 == ap_condition_1429)) begin
            weights_10_address1 = zext_ln22_10_fu_1447_p1;
        end else if ((1'b1 == ap_condition_1424)) begin
            weights_10_address1 = zext_ln22_fu_1432_p1;
        end else begin
            weights_10_address1 = 'bx;
        end
    end else begin
        weights_10_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        weights_10_ce0 = 1'b1;
    end else begin
        weights_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(select_ln22_reg_2255 == 4'd9) & ~(select_ln22_reg_2255 == 4'd8) & ~(select_ln22_reg_2255 == 4'd7) & ~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        weights_10_ce1 = 1'b1;
    end else begin
        weights_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weights_1_address0 = zext_ln22_12_fu_1954_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weights_1_address0 = zext_ln22_9_fu_1903_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weights_1_address0 = zext_ln22_8_fu_1798_p1;
        end else begin
            weights_1_address0 = 'bx;
        end
    end else begin
        weights_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1413)) begin
        if ((1'b1 == ap_condition_1495)) begin
            weights_1_address1 = zext_ln22_16_fu_1767_p1;
        end else if ((1'b1 == ap_condition_1490)) begin
            weights_1_address1 = zext_ln22_15_fu_1723_p1;
        end else if ((1'b1 == ap_condition_1485)) begin
            weights_1_address1 = zext_ln22_14_fu_1542_p1;
        end else if ((1'b1 == ap_condition_1438)) begin
            weights_1_address1 = zext_ln22_13_fu_1501_p1;
        end else if ((1'b1 == ap_condition_1480)) begin
            weights_1_address1 = zext_ln22_11_fu_1461_p1;
        end else if ((1'b1 == ap_condition_1475)) begin
            weights_1_address1 = zext_ln22_10_fu_1447_p1;
        end else if ((1'b1 == ap_condition_1463)) begin
            weights_1_address1 = zext_ln22_fu_1432_p1;
        end else begin
            weights_1_address1 = 'bx;
        end
    end else begin
        weights_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        weights_1_ce0 = 1'b1;
    end else begin
        weights_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(select_ln22_reg_2255 == 4'd8) & ~(select_ln22_reg_2255 == 4'd7) & ~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd7) & ~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        weights_1_ce1 = 1'b1;
    end else begin
        weights_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weights_2_address0 = zext_ln22_12_fu_1954_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weights_2_address0 = zext_ln22_9_fu_1903_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weights_2_address0 = zext_ln22_8_fu_1798_p1;
        end else begin
            weights_2_address0 = 'bx;
        end
    end else begin
        weights_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1498)) begin
        if ((1'b1 == ap_condition_1530)) begin
            weights_2_address1 = zext_ln22_16_fu_1767_p1;
        end else if ((1'b1 == ap_condition_1525)) begin
            weights_2_address1 = zext_ln22_15_fu_1723_p1;
        end else if ((1'b1 == ap_condition_1520)) begin
            weights_2_address1 = zext_ln22_14_fu_1542_p1;
        end else if ((1'b1 == ap_condition_1515)) begin
            weights_2_address1 = zext_ln22_13_fu_1501_p1;
        end else if ((1'b1 == ap_condition_1510)) begin
            weights_2_address1 = zext_ln22_11_fu_1461_p1;
        end else if ((1'b1 == ap_condition_1505)) begin
            weights_2_address1 = zext_ln22_10_fu_1447_p1;
        end else if ((1'b1 == ap_condition_1500)) begin
            weights_2_address1 = zext_ln22_fu_1432_p1;
        end else begin
            weights_2_address1 = 'bx;
        end
    end else begin
        weights_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        weights_2_ce0 = 1'b1;
    end else begin
        weights_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(select_ln22_reg_2255 == 4'd9) & ~(select_ln22_reg_2255 == 4'd8) & ~(select_ln22_reg_2255 == 4'd7) & ~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd8) & ~(select_ln22_reg_2255 == 4'd7) & ~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        weights_2_ce1 = 1'b1;
    end else begin
        weights_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weights_3_address0 = zext_ln22_12_fu_1954_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weights_3_address0 = zext_ln22_9_fu_1903_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weights_3_address0 = zext_ln22_8_fu_1798_p1;
        end else begin
            weights_3_address0 = 'bx;
        end
    end else begin
        weights_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln16_reg_2245 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_1554)) begin
            weights_3_address1 = zext_ln22_16_fu_1767_p1;
        end else if ((1'b1 == ap_condition_1549)) begin
            weights_3_address1 = zext_ln22_15_fu_1723_p1;
        end else if ((1'b1 == ap_condition_1380)) begin
            weights_3_address1 = zext_ln22_14_fu_1542_p1;
        end else if ((1'b1 == ap_condition_1369)) begin
            weights_3_address1 = zext_ln22_13_fu_1501_p1;
        end else if ((1'b1 == ap_condition_1543)) begin
            weights_3_address1 = zext_ln22_11_fu_1461_p1;
        end else if ((1'b1 == ap_condition_1357)) begin
            weights_3_address1 = zext_ln22_10_fu_1447_p1;
        end else if ((1'b1 == ap_condition_1537)) begin
            weights_3_address1 = zext_ln22_fu_1432_p1;
        end else begin
            weights_3_address1 = 'bx;
        end
    end else begin
        weights_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        weights_3_ce0 = 1'b1;
    end else begin
        weights_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(select_ln22_reg_2255 == 4'd9) & ~(select_ln22_reg_2255 == 4'd8) & ~(select_ln22_reg_2255 == 4'd7) & ~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd7) & ~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        weights_3_ce1 = 1'b1;
    end else begin
        weights_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weights_4_address0 = zext_ln22_12_fu_1954_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weights_4_address0 = zext_ln22_9_fu_1903_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weights_4_address0 = zext_ln22_8_fu_1798_p1;
        end else begin
            weights_4_address0 = 'bx;
        end
    end else begin
        weights_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln16_reg_2245 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_1549)) begin
            weights_4_address1 = zext_ln22_16_fu_1767_p1;
        end else if ((1'b1 == ap_condition_1570)) begin
            weights_4_address1 = zext_ln22_15_fu_1723_p1;
        end else if ((1'b1 == ap_condition_1369)) begin
            weights_4_address1 = zext_ln22_14_fu_1542_p1;
        end else if ((1'b1 == ap_condition_1565)) begin
            weights_4_address1 = zext_ln22_13_fu_1501_p1;
        end else if ((1'b1 == ap_condition_1357)) begin
            weights_4_address1 = zext_ln22_11_fu_1461_p1;
        end else if ((1'b1 == ap_condition_1559)) begin
            weights_4_address1 = zext_ln22_10_fu_1447_p1;
        end else if ((1'b1 == ap_condition_1397)) begin
            weights_4_address1 = zext_ln22_fu_1432_p1;
        end else begin
            weights_4_address1 = 'bx;
        end
    end else begin
        weights_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        weights_4_ce0 = 1'b1;
    end else begin
        weights_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(select_ln22_reg_2255 == 4'd8) & ~(select_ln22_reg_2255 == 4'd7) & ~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd7) & ~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        weights_4_ce1 = 1'b1;
    end else begin
        weights_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weights_5_address0 = zext_ln22_12_fu_1954_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weights_5_address0 = zext_ln22_9_fu_1903_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weights_5_address0 = zext_ln22_8_fu_1798_p1;
        end else begin
            weights_5_address0 = 'bx;
        end
    end else begin
        weights_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1413)) begin
        if ((1'b1 == ap_condition_1585)) begin
            weights_5_address1 = zext_ln22_16_fu_1767_p1;
        end else if ((1'b1 == ap_condition_1580)) begin
            weights_5_address1 = zext_ln22_15_fu_1723_p1;
        end else if ((1'b1 == ap_condition_1475)) begin
            weights_5_address1 = zext_ln22_14_fu_1542_p1;
        end else if ((1'b1 == ap_condition_1424)) begin
            weights_5_address1 = zext_ln22_13_fu_1501_p1;
        end else if ((1'b1 == ap_condition_1463)) begin
            weights_5_address1 = zext_ln22_11_fu_1461_p1;
        end else if ((1'b1 == ap_condition_1575)) begin
            weights_5_address1 = zext_ln22_10_fu_1447_p1;
        end else if ((1'b1 == ap_condition_1485)) begin
            weights_5_address1 = zext_ln22_fu_1432_p1;
        end else begin
            weights_5_address1 = 'bx;
        end
    end else begin
        weights_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        weights_5_ce0 = 1'b1;
    end else begin
        weights_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(select_ln22_reg_2255 == 4'd9) & ~(select_ln22_reg_2255 == 4'd8) & ~(select_ln22_reg_2255 == 4'd7) & ~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd8) & ~(select_ln22_reg_2255 == 4'd7) & ~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd7) & ~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        weights_5_ce1 = 1'b1;
    end else begin
        weights_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weights_6_address0 = zext_ln22_12_fu_1954_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weights_6_address0 = zext_ln22_9_fu_1903_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weights_6_address0 = zext_ln22_8_fu_1798_p1;
        end else begin
            weights_6_address0 = 'bx;
        end
    end else begin
        weights_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln16_reg_2245 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_1605)) begin
            weights_6_address1 = zext_ln22_16_fu_1767_p1;
        end else if ((1'b1 == ap_condition_1600)) begin
            weights_6_address1 = zext_ln22_15_fu_1723_p1;
        end else if ((1'b1 == ap_condition_1543)) begin
            weights_6_address1 = zext_ln22_14_fu_1542_p1;
        end else if ((1'b1 == ap_condition_1357)) begin
            weights_6_address1 = zext_ln22_13_fu_1501_p1;
        end else if ((1'b1 == ap_condition_1595)) begin
            weights_6_address1 = zext_ln22_11_fu_1461_p1;
        end else if ((1'b1 == ap_condition_1537)) begin
            weights_6_address1 = zext_ln22_10_fu_1447_p1;
        end else if ((1'b1 == ap_condition_1590)) begin
            weights_6_address1 = zext_ln22_fu_1432_p1;
        end else begin
            weights_6_address1 = 'bx;
        end
    end else begin
        weights_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        weights_6_ce0 = 1'b1;
    end else begin
        weights_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(select_ln22_reg_2255 == 4'd9) & ~(select_ln22_reg_2255 == 4'd8) & ~(select_ln22_reg_2255 == 4'd7) & ~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd8) & ~(select_ln22_reg_2255 == 4'd7) & ~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(select_ln22_reg_2255 == 4'd7) & ~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        weights_6_ce1 = 1'b1;
    end else begin
        weights_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weights_7_address0 = zext_ln22_12_fu_1954_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weights_7_address0 = zext_ln22_9_fu_1903_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weights_7_address0 = zext_ln22_8_fu_1798_p1;
        end else begin
            weights_7_address0 = 'bx;
        end
    end else begin
        weights_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln16_reg_2245 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_1600)) begin
            weights_7_address1 = zext_ln22_16_fu_1767_p1;
        end else if ((1'b1 == ap_condition_1610)) begin
            weights_7_address1 = zext_ln22_15_fu_1723_p1;
        end else if ((1'b1 == ap_condition_1357)) begin
            weights_7_address1 = zext_ln22_14_fu_1542_p1;
        end else if ((1'b1 == ap_condition_1559)) begin
            weights_7_address1 = zext_ln22_13_fu_1501_p1;
        end else if ((1'b1 == ap_condition_1537)) begin
            weights_7_address1 = zext_ln22_11_fu_1461_p1;
        end else if ((1'b1 == ap_condition_1397)) begin
            weights_7_address1 = zext_ln22_10_fu_1447_p1;
        end else if ((1'b1 == ap_condition_1380)) begin
            weights_7_address1 = zext_ln22_fu_1432_p1;
        end else begin
            weights_7_address1 = 'bx;
        end
    end else begin
        weights_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        weights_7_ce0 = 1'b1;
    end else begin
        weights_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(select_ln22_reg_2255 == 4'd9) & ~(select_ln22_reg_2255 == 4'd8) & ~(select_ln22_reg_2255 == 4'd7) & ~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(select_ln22_reg_2255 == 4'd8) & ~(select_ln22_reg_2255 == 4'd7) & ~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        weights_7_ce1 = 1'b1;
    end else begin
        weights_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weights_8_address0 = zext_ln22_12_fu_1954_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weights_8_address0 = zext_ln22_9_fu_1903_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weights_8_address0 = zext_ln22_8_fu_1798_p1;
        end else begin
            weights_8_address0 = 'bx;
        end
    end else begin
        weights_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln16_reg_2245 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_1610)) begin
            weights_8_address1 = zext_ln22_16_fu_1767_p1;
        end else if ((1'b1 == ap_condition_1614)) begin
            weights_8_address1 = zext_ln22_15_fu_1723_p1;
        end else if ((1'b1 == ap_condition_1559)) begin
            weights_8_address1 = zext_ln22_14_fu_1542_p1;
        end else if ((1'b1 == ap_condition_1595)) begin
            weights_8_address1 = zext_ln22_13_fu_1501_p1;
        end else if ((1'b1 == ap_condition_1397)) begin
            weights_8_address1 = zext_ln22_11_fu_1461_p1;
        end else if ((1'b1 == ap_condition_1389)) begin
            weights_8_address1 = zext_ln22_10_fu_1447_p1;
        end else if ((1'b1 == ap_condition_1369)) begin
            weights_8_address1 = zext_ln22_fu_1432_p1;
        end else begin
            weights_8_address1 = 'bx;
        end
    end else begin
        weights_8_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        weights_8_ce0 = 1'b1;
    end else begin
        weights_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(select_ln22_reg_2255 == 4'd9) & ~(select_ln22_reg_2255 == 4'd8) & ~(select_ln22_reg_2255 == 4'd7) & ~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(select_ln22_reg_2255 == 4'd7) & ~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        weights_8_ce1 = 1'b1;
    end else begin
        weights_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weights_9_address0 = zext_ln22_12_fu_1954_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weights_9_address0 = zext_ln22_9_fu_1903_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weights_9_address0 = zext_ln22_8_fu_1798_p1;
        end else begin
            weights_9_address0 = 'bx;
        end
    end else begin
        weights_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln16_reg_2245 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_1614)) begin
            weights_9_address1 = zext_ln22_16_fu_1767_p1;
        end else if ((1'b1 == ap_condition_1619)) begin
            weights_9_address1 = zext_ln22_15_fu_1723_p1;
        end else if ((1'b1 == ap_condition_1595)) begin
            weights_9_address1 = zext_ln22_14_fu_1542_p1;
        end else if ((1'b1 == ap_condition_1537)) begin
            weights_9_address1 = zext_ln22_13_fu_1501_p1;
        end else if ((1'b1 == ap_condition_1389)) begin
            weights_9_address1 = zext_ln22_11_fu_1461_p1;
        end else if ((1'b1 == ap_condition_1590)) begin
            weights_9_address1 = zext_ln22_10_fu_1447_p1;
        end else if ((1'b1 == ap_condition_1565)) begin
            weights_9_address1 = zext_ln22_fu_1432_p1;
        end else begin
            weights_9_address1 = 'bx;
        end
    end else begin
        weights_9_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        weights_9_ce0 = 1'b1;
    end else begin
        weights_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(select_ln22_reg_2255 == 4'd8) & ~(select_ln22_reg_2255 == 4'd7) & ~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln16_reg_2245 == 1'd0) & (select_ln22_reg_2255 == 4'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        weights_9_ce1 = 1'b1;
    end else begin
        weights_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to4 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add277_out = out_buf_29_fu_132;

assign add27_18_out = out_buf_30_fu_136;

assign add27_29_out = out_buf_31_fu_140;

assign add27_310_out = out_buf_32_fu_144;

assign add27_411_out = out_buf_33_fu_148;

assign add27_512_out = out_buf_34_fu_152;

assign add27_613_out = out_buf_35_fu_156;

assign add27_714_out = out_buf_36_fu_160;

assign add27_815_out = out_buf_37_fu_164;

assign add27_916_out = out_buf_38_fu_168;

assign add_ln16_fu_1327_p2 = (ap_sig_allocacmp_ic_2 + 4'd1);

assign add_ln22_4_fu_1361_p2 = ($signed(zext_ln16_2_fu_1333_p1) + $signed(6'd36));

assign add_ln22_6_fu_1475_p2 = ($signed(zext_ln16_fu_1424_p1) + $signed(7'd72));

assign add_ln22_7_fu_1516_p2 = ($signed(zext_ln16_fu_1424_p1) + $signed(7'd84));

assign add_ln22_8_fu_1738_p2 = ($signed(zext_ln16_2_reg_2249) + $signed(6'd44));

assign add_ln22_9_fu_1347_p2 = (ap_sig_allocacmp_ic_2 + 4'd5);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001 = ((icmp_ln16_reg_2245 == 1'd0) & (depth3_o79_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((icmp_ln16_reg_2245 == 1'd0) & (depth3_o79_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((icmp_ln16_reg_2245 == 1'd0) & (depth3_o79_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0 = ((icmp_ln16_reg_2245 == 1'd0) & (depth3_o79_empty_n == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1357 = ((1'b0 == ap_block_pp0_stage1) & (select_ln22_reg_2255 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1369 = (~(select_ln22_reg_2255 == 4'd7) & ~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1) & (select_ln22_reg_2255 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1380 = (~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1) & (select_ln22_reg_2255 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1389 = (~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1) & (select_ln22_reg_2255 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1397 = (~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1) & (select_ln22_reg_2255 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1404 = (~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage2) & (select_ln22_reg_2255 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_1410 = (~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage2) & (select_ln22_reg_2255 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_1413 = (~(select_ln22_reg_2255 == 4'd0) & (icmp_ln16_reg_2245 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_1424 = (~(select_ln22_reg_2255 == 4'd9) & ~(select_ln22_reg_2255 == 4'd8) & ~(select_ln22_reg_2255 == 4'd7) & ~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & (1'b0 == ap_block_pp0_stage1) & (select_ln22_reg_2255 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1429 = (~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & (1'b0 == ap_block_pp0_stage1) & (select_ln22_reg_2255 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1438 = (~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & (1'b0 == ap_block_pp0_stage1) & (select_ln22_reg_2255 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1443 = (~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & (1'b0 == ap_block_pp0_stage1) & (select_ln22_reg_2255 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1448 = (~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & (1'b0 == ap_block_pp0_stage1) & (select_ln22_reg_2255 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1453 = (~(select_ln22_reg_2255 == 4'd1) & (1'b0 == ap_block_pp0_stage2) & (select_ln22_reg_2255 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_1457 = ((1'b0 == ap_block_pp0_stage2) & (select_ln22_reg_2255 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_1463 = ((1'b0 == ap_block_pp0_stage1) & (select_ln22_reg_2255 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1475 = (~(select_ln22_reg_2255 == 4'd8) & ~(select_ln22_reg_2255 == 4'd7) & ~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & (1'b0 == ap_block_pp0_stage1) & (select_ln22_reg_2255 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1480 = (~(select_ln22_reg_2255 == 4'd7) & ~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & (1'b0 == ap_block_pp0_stage1) & (select_ln22_reg_2255 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1485 = (~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & (1'b0 == ap_block_pp0_stage1) & (select_ln22_reg_2255 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1490 = (~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & (1'b0 == ap_block_pp0_stage2) & (select_ln22_reg_2255 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_1495 = (~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & (1'b0 == ap_block_pp0_stage2) & (select_ln22_reg_2255 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_1498 = (~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (icmp_ln16_reg_2245 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_1500 = ((1'b0 == ap_block_pp0_stage1) & (select_ln22_reg_2255 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1505 = (~(select_ln22_reg_2255 == 4'd9) & ~(select_ln22_reg_2255 == 4'd8) & ~(select_ln22_reg_2255 == 4'd7) & ~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & (1'b0 == ap_block_pp0_stage1) & (select_ln22_reg_2255 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1510 = (~(select_ln22_reg_2255 == 4'd8) & ~(select_ln22_reg_2255 == 4'd7) & ~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & (1'b0 == ap_block_pp0_stage1) & (select_ln22_reg_2255 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1515 = (~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & (1'b0 == ap_block_pp0_stage1) & (select_ln22_reg_2255 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1520 = (~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & (1'b0 == ap_block_pp0_stage1) & (select_ln22_reg_2255 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1525 = (~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & (1'b0 == ap_block_pp0_stage2) & (select_ln22_reg_2255 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_1530 = (~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & (1'b0 == ap_block_pp0_stage2) & (select_ln22_reg_2255 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_1537 = (~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1) & (select_ln22_reg_2255 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1543 = (~(select_ln22_reg_2255 == 4'd9) & ~(select_ln22_reg_2255 == 4'd8) & ~(select_ln22_reg_2255 == 4'd7) & ~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1) & (select_ln22_reg_2255 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1549 = (~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage2) & (select_ln22_reg_2255 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_1554 = (~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage2) & (select_ln22_reg_2255 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_1559 = (~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1) & (select_ln22_reg_2255 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1565 = (~(select_ln22_reg_2255 == 4'd8) & ~(select_ln22_reg_2255 == 4'd7) & ~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1) & (select_ln22_reg_2255 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1570 = (~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage2) & (select_ln22_reg_2255 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_1575 = (~(select_ln22_reg_2255 == 4'd1) & (1'b0 == ap_block_pp0_stage1) & (select_ln22_reg_2255 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1580 = (~(select_ln22_reg_2255 == 4'd7) & ~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & (1'b0 == ap_block_pp0_stage2) & (select_ln22_reg_2255 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_1585 = (~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & (1'b0 == ap_block_pp0_stage2) & (select_ln22_reg_2255 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_1590 = (~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1) & (select_ln22_reg_2255 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1595 = (~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage1) & (select_ln22_reg_2255 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1600 = (~(select_ln22_reg_2255 == 4'd8) & ~(select_ln22_reg_2255 == 4'd7) & ~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage2) & (select_ln22_reg_2255 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_1605 = (~(select_ln22_reg_2255 == 4'd7) & ~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage2) & (select_ln22_reg_2255 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_1610 = (~(select_ln22_reg_2255 == 4'd9) & ~(select_ln22_reg_2255 == 4'd8) & ~(select_ln22_reg_2255 == 4'd7) & ~(select_ln22_reg_2255 == 4'd6) & ~(select_ln22_reg_2255 == 4'd5) & ~(select_ln22_reg_2255 == 4'd4) & ~(select_ln22_reg_2255 == 4'd3) & ~(select_ln22_reg_2255 == 4'd2) & ~(select_ln22_reg_2255 == 4'd1) & ~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage2) & (select_ln22_reg_2255 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_1614 = ((1'b0 == ap_block_pp0_stage2) & (select_ln22_reg_2255 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_1619 = (~(select_ln22_reg_2255 == 4'd0) & (1'b0 == ap_block_pp0_stage2) & (select_ln22_reg_2255 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign grp_fu_2126_p0 = grp_fu_2126_p00;

assign grp_fu_2126_p00 = ap_sig_allocacmp_ic_2;

assign grp_fu_2126_p1 = 5'd12;

assign grp_fu_2126_p2 = 11'd47;

assign grp_fu_2135_p0 = zext_ln16_2_reg_2249;

assign grp_fu_2135_p1 = 6'd24;

assign grp_fu_2135_p2 = 13'd94;

assign grp_fu_2143_p0 = zext_ln16_reg_2279;

assign grp_fu_2143_p1 = 7'd60;

assign grp_fu_2143_p2 = 15'd187;

assign icmp_ln16_fu_1321_p2 = ((ap_sig_allocacmp_ic_2 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln22_1_fu_1341_p2 = ((ap_sig_allocacmp_ic_2 < 4'd11) ? 1'b1 : 1'b0);

assign icmp_ln22_fu_1427_p2 = ((ic_2_reg_2238 > 4'd10) ? 1'b1 : 1'b0);

assign mul_ln22_10_fu_1707_p0 = mul_ln22_10_fu_1707_p00;

assign mul_ln22_10_fu_1707_p00 = $unsigned(sext_ln22_4_fu_1699_p1);

assign mul_ln22_10_fu_1707_p1 = 15'd187;

assign mul_ln22_11_fu_1751_p0 = mul_ln22_11_fu_1751_p00;

assign mul_ln22_11_fu_1751_p00 = $unsigned(sext_ln22_5_fu_1743_p1);

assign mul_ln22_11_fu_1751_p1 = 15'd187;

assign mul_ln22_5_fu_1371_p0 = mul_ln22_5_fu_1371_p00;

assign mul_ln22_5_fu_1371_p00 = add_ln22_4_fu_1361_p2;

assign mul_ln22_5_fu_1371_p1 = 13'd94;

assign mul_ln22_6_fu_1403_p0 = mul_ln22_6_fu_1403_p00;

assign mul_ln22_6_fu_1403_p00 = $unsigned(sext_ln22_fu_1395_p1);

assign mul_ln22_6_fu_1403_p1 = 13'd94;

assign mul_ln22_8_fu_1485_p0 = mul_ln22_8_fu_1485_p00;

assign mul_ln22_8_fu_1485_p00 = add_ln22_6_fu_1475_p2;

assign mul_ln22_8_fu_1485_p1 = 15'd187;

assign mul_ln22_9_fu_1526_p0 = mul_ln22_9_fu_1526_p00;

assign mul_ln22_9_fu_1526_p00 = add_ln22_7_fu_1516_p2;

assign mul_ln22_9_fu_1526_p1 = 15'd187;

assign or_ln22_4_fu_1692_p3 = {{2'd2}, {ic_2_reg_2238}};

assign or_ln_fu_1387_p3 = {{1'd1}, {ap_sig_allocacmp_ic_2}};

assign select_ln22_fu_1353_p3 = ((icmp_ln22_1_fu_1341_p2[0:0] == 1'b1) ? ap_sig_allocacmp_ic_2 : add_ln22_9_fu_1347_p2);

assign sext_ln22_4_fu_1699_p1 = $signed(or_ln22_4_fu_1692_p3);

assign sext_ln22_5_fu_1743_p1 = $signed(add_ln22_8_fu_1738_p2);

assign sext_ln22_fu_1395_p1 = $signed(or_ln_fu_1387_p3);

assign tmp_29_fu_1789_p1 = grp_fu_2126_p3;

assign tmp_29_fu_1789_p4 = {{tmp_29_fu_1789_p1[10:9]}};

assign tmp_30_fu_1894_p1 = grp_fu_2135_p3;

assign tmp_30_fu_1894_p4 = {{tmp_30_fu_1894_p1[12:10]}};

assign tmp_33_fu_1945_p1 = grp_fu_2143_p3;

assign tmp_33_fu_1945_p4 = {{tmp_33_fu_1945_p1[14:11]}};

assign tmp_34_fu_1491_p4 = {{mul_ln22_8_fu_1485_p2[14:11]}};

assign tmp_35_fu_1532_p4 = {{mul_ln22_9_fu_1526_p2[14:11]}};

assign tmp_36_fu_1713_p4 = {{mul_ln22_10_fu_1707_p2[14:11]}};

assign tmp_37_fu_1757_p4 = {{mul_ln22_11_fu_1751_p2[14:11]}};

assign tmp_38_fu_1782_p1 = depth3_o79_read_reg_2559;

assign zext_ln16_2_fu_1333_p1 = ap_sig_allocacmp_ic_2;

assign zext_ln16_fu_1424_p1 = ic_2_reg_2238;

assign zext_ln22_10_fu_1447_p1 = tmp_31_reg_2269;

assign zext_ln22_11_fu_1461_p1 = tmp_32_reg_2274;

assign zext_ln22_12_fu_1954_p1 = tmp_33_fu_1945_p4;

assign zext_ln22_13_fu_1501_p1 = tmp_34_fu_1491_p4;

assign zext_ln22_14_fu_1542_p1 = tmp_35_fu_1532_p4;

assign zext_ln22_15_fu_1723_p1 = tmp_36_fu_1713_p4;

assign zext_ln22_16_fu_1767_p1 = tmp_37_fu_1757_p4;

assign zext_ln22_8_fu_1798_p1 = tmp_29_fu_1789_p4;

assign zext_ln22_9_fu_1903_p1 = tmp_30_fu_1894_p4;

assign zext_ln22_fu_1432_p1 = icmp_ln22_fu_1427_p2;

always @ (posedge ap_clk) begin
    zext_ln16_2_reg_2249[5:4] <= 2'b00;
    zext_ln16_reg_2279[6:4] <= 3'b000;
end

endmodule //MNIST_PointwiseConv2d_1_12_10_Pipeline_ic
