INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_ARITH_HW/AMNS_ARITH_HW.sim/sim_1/synth/timing/xsim/poly_mem_top_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_mem
INFO: [VRFC 10-311] analyzing module poly_mem_top
INFO: [VRFC 10-311] analyzing module glbl
