Slack (VIOLATED) :        -1.010ns  (required time - arrival time)
  Source:                 boxed/inst_krnl_vadd_rtl_int/inst_rd_xpm_fifo_sync[1]/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            boxed/inst_krnl_vadd_rtl_int/inst_adder/inst_wr_xpm_fifo_sync_i_37_psbram_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (clk rise@0.500ns - clk rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.963ns (72.570%)  route 0.364ns (27.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.475ns = ( 3.975 - 0.500 ) 
    Source Clock Delay      (SCD):    4.482ns
    Clock Pessimism Removal (CPR):    0.834ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.191ns (routing 2.081ns, distribution 1.110ns)
  Clock Net Delay (Destination): 2.731ns (routing 1.890ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D2                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    clk_IBUF_inst/OUT
    D2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  clk_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=932, routed)         3.191     4.482    boxed/inst_krnl_vadd_rtl_int/inst_rd_xpm_fifo_sync[1]/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y1          RAMB36E2                                     r  boxed/inst_krnl_vadd_rtl_int/inst_rd_xpm_fifo_sync[1]/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.963     5.445 r  boxed/inst_krnl_vadd_rtl_int/inst_rd_xpm_fifo_sync[1]/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[0]
                         net (fo=1, routed)           0.364     5.809    boxed/inst_krnl_vadd_rtl_int/inst_adder/inst_wr_xpm_fifo_sync_i_37_psbram_n_1
    SLICE_X69Y5          FDRE                                         r  boxed/inst_krnl_vadd_rtl_int/inst_adder/inst_wr_xpm_fifo_sync_i_37_psbram_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.500     0.500 r  
    D2                                                0.000     0.500 r  clk (IN)
                         net (fo=0)                   0.000     0.500    clk_IBUF_inst/I
    D2                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551     1.051 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.051    clk_IBUF_inst/OUT
    D2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.051 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.220    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.244 r  clk_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=932, routed)         2.731     3.975    boxed/inst_krnl_vadd_rtl_int/inst_adder/clka
    SLICE_X69Y5          FDRE                                         r  boxed/inst_krnl_vadd_rtl_int/inst_adder/inst_wr_xpm_fifo_sync_i_37_psbram_1/C
                         clock pessimism              0.834     4.810    
                         clock uncertainty           -0.035     4.774    
    SLICE_X69Y5          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.799    boxed/inst_krnl_vadd_rtl_int/inst_adder/inst_wr_xpm_fifo_sync_i_37_psbram_1
  -------------------------------------------------------------------
                         required time                          4.799    
                         arrival time                          -5.809    
  -------------------------------------------------------------------
                         slack                                 -1.010    




