#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Mar 12 18:45:16 2015
# Process ID: 208
# Log file: C:/Xilinx/Lab2_2/planAhead_run_4/planAhead.log
# Journal file: C:/Xilinx/Lab2_2/planAhead_run_4/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Xilinx/Lab2_2/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin T1 [get_ports {d[0]}]
endgroup
startgroup
set_property package_pin P2 [get_ports {d[1]}]
endgroup
startgroup
set_property package_pin P1 [get_ports {d[2]}]
endgroup
startgroup
set_property package_pin N2 [get_ports {d[3]}]
endgroup
set_property package_pin "" [get_ports [list  {d[0]}]]
startgroup
set_property package_pin P2 [get_ports {d[1]}]
endgroup
set_property package_pin "" [get_ports [list  {d[2]}]]
set_property package_pin "" [get_ports [list  {d[3]}]]
set_property package_pin "" [get_ports [list  {d[2]}]]
set_property package_pin "" [get_ports [list  {d[1]}]]
startgroup
set_property package_pin T1 [get_ports {i[0]}]
endgroup
startgroup
set_property package_pin P2 [get_ports {i[1]}]
endgroup
startgroup
set_property package_pin P1 [get_ports {i[2]}]
endgroup
startgroup
set_property package_pin N2 [get_ports {i[3]}]
endgroup
set_property package_pin "" [get_ports [list  {D_ssd[0]}]]
startgroup
set_property package_pin P6 [get_ports {D_ssd[14]}]
endgroup
startgroup
set_property package_pin N4 [get_ports {D_ssd[13]}]
endgroup
startgroup
set_property package_pin V5 [get_ports {D_ssd[12]}]
endgroup
startgroup
set_property package_pin T5 [get_ports {D_ssd[11]}]
endgroup
startgroup
set_property package_pin U7 [get_ports {D_ssd[10]}]
endgroup
startgroup
set_property package_pin R3 [get_ports {D_ssd[9]}]
endgroup
startgroup
set_property package_pin N5 [get_ports {D_ssd[8]}]
endgroup
startgroup
set_property package_pin R5 [get_ports {D_ssd[7]}]
endgroup
startgroup
set_property package_pin T3 [get_ports {D_ssd[6]}]
endgroup
startgroup
set_property package_pin T4 [get_ports {D_ssd[5]}]
endgroup
startgroup
set_property package_pin V4 [get_ports {D_ssd[4]}]
endgroup
startgroup
set_property package_pin V7 [get_ports {D_ssd[3]}]
endgroup
startgroup
set_property package_pin R7 [get_ports {D_ssd[2]}]
endgroup
startgroup
set_property package_pin T7 [get_ports {D_ssd[1]}]
endgroup
startgroup
set_property package_pin U5 [get_ports {D_ssd[0]}]
endgroup
startgroup
set_property package_pin H5 [get_ports {d[3]}]
endgroup
startgroup
set_property package_pin H6 [get_ports {d[2]}]
endgroup
startgroup
set_property package_pin F1 [get_ports {d[1]}]
endgroup
startgroup
set_property package_pin F2 [get_ports {d[0]}]
endgroup
save_constraints
