EESchema-LIBRARY Version 2.3  13/09/2012-16:35:28
# Converted with eagle2kicad.ulp Version 0.9
# Device count = 285
#
# Dev Name: BATTERY_2032
# Package Name: BATT2032
# Dev Tech: ''
# Dev Prefix: BATT
# Gate count = 1
#
DEF BATTERY_2032 BATT 0 40 N N 1 L N
F0 "BATT" -200 225 50 H V L B
F1 "BATTERY_2032" -200 -300 50 H V L B
F2 "dp_devices-BATT2032" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 200 200 200
P 2 1 0 0 200 200 200 -200
P 2 1 0 0 200 -200 -200 -200
P 2 1 0 0 -200 -200 -200 200
X V- V- 300 0 100 L 40 40 1 1 W 
X V1 V1 -300 100 100 R 40 40 1 1 W IC
X V2 V2 -300 -100 100 R 40 40 1 1 W IC
ENDDRAW
ENDDEF

#
# Dev Name: CAPACITOR_NPOL-0402
# Package Name: C402
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CAPACITOR_NPOL-0402 C 0 40 N N 1 L N
F0 "C" 100 200 50 H V L B
F1 "CAPACITOR_NPOL-0402" 100 100 50 H V L B
F2 "dp_devices-C402" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 100 0 80
P 2 1 0 0 0 0 0 20
S -80 20 80 40 1 1 0 F
S -80 60 80 80 1 1 0 F
X 1 1 0 200 100 D 40 40 1 1 P 
X 2 2 0 -100 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CAPACITOR_NPOL-0603
# Package Name: C603
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CAPACITOR_NPOL-0603 C 0 40 N N 1 L N
F0 "C" 100 200 50 H V L B
F1 "CAPACITOR_NPOL-0603" 100 100 50 H V L B
F2 "dp_devices-C603" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 100 0 80
P 2 1 0 0 0 0 0 20
S -80 20 80 40 1 1 0 F
S -80 60 80 80 1 1 0 F
X 1 1 0 200 100 D 40 40 1 1 P 
X 2 2 0 -100 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CAPACITOR_NPOL-0805
# Package Name: C805
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CAPACITOR_NPOL-0805 C 0 40 N N 1 L N
F0 "C" 100 200 50 H V L B
F1 "CAPACITOR_NPOL-0805" 100 100 50 H V L B
F2 "dp_devices-C805" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 100 0 80
P 2 1 0 0 0 0 0 20
S -80 20 80 40 1 1 0 F
S -80 60 80 80 1 1 0 F
X 1 1 0 200 100 D 40 40 1 1 P 
X 2 2 0 -100 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CAPACITOR_NPOL-1206
# Package Name: C1206
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CAPACITOR_NPOL-1206 C 0 40 N N 1 L N
F0 "C" 100 200 50 H V L B
F1 "CAPACITOR_NPOL-1206" 100 100 50 H V L B
F2 "dp_devices-C1206" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 100 0 80
P 2 1 0 0 0 0 0 20
S -80 20 80 40 1 1 0 F
S -80 60 80 80 1 1 0 F
X 1 1 0 200 100 D 40 40 1 1 P 
X 2 2 0 -100 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CAPACITOR_NPOL-PTH_0.1"
# Package Name: C0.1PTH
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CAPACITOR_NPOL-PTH_0.1" C 0 40 N N 1 L N
F0 "C" 100 200 50 H V L B
F1 "CAPACITOR_NPOL-PTH_0.1" 100 100 50 H V L B
F2 "dp_devices-C0.1PTH" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 100 0 80
P 2 1 0 0 0 0 0 20
S -80 20 80 40 1 1 0 F
S -80 60 80 80 1 1 0 F
X 1 1 0 200 100 D 40 40 1 1 P 
X 2 2 0 -100 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CAPACITOR_POL-CASE_A
# Package Name: CASE_A
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CAPACITOR_POL-CASE_A C 0 40 N N 1 L N
F0 "C" 45 19 50 H V L B
F1 "CAPACITOR_POL-CASE_A" 45 -181 50 H V L B
F2 "dp_devices-CASE_A" 0 150 50 H I C C
DRAW
P 2 1 0 0 -60 -35 60 -35
P 2 1 0 0 60 -35 60 0
P 2 1 0 0 -60 0 -60 -35
P 2 1 0 0 -60 0 60 0
S -65 -100 65 -65 1 1 0 F
T 1 -48 41 50 0 1 0 +
X + + 0 100 100 D 40 40 1 1 P 
X - - 0 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CAPACITOR_POL-CASE_B
# Package Name: CASE_B
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CAPACITOR_POL-CASE_B C 0 40 N N 1 L N
F0 "C" 45 19 50 H V L B
F1 "CAPACITOR_POL-CASE_B" 45 -181 50 H V L B
F2 "dp_devices-CASE_B" 0 150 50 H I C C
DRAW
P 2 1 0 0 -60 -35 60 -35
P 2 1 0 0 60 -35 60 0
P 2 1 0 0 -60 0 -60 -35
P 2 1 0 0 -60 0 60 0
S -65 -100 65 -65 1 1 0 F
T 1 -48 41 50 0 1 0 +
X + + 0 100 100 D 40 40 1 1 P 
X - - 0 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CAPACITOR_POL-SMC_A
# Package Name: SMC_A
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CAPACITOR_POL-SMC_A C 0 40 N N 1 L N
F0 "C" 45 19 50 H V L B
F1 "CAPACITOR_POL-SMC_A" 45 -181 50 H V L B
F2 "dp_devices-SMC_A" 0 150 50 H I C C
DRAW
P 2 1 0 0 -60 -35 60 -35
P 2 1 0 0 60 -35 60 0
P 2 1 0 0 -60 0 -60 -35
P 2 1 0 0 -60 0 60 0
S -65 -100 65 -65 1 1 0 F
T 1 -48 41 50 0 1 0 +
X + + 0 100 100 D 40 40 1 1 P 
X - - 0 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CAPACITOR_POL-SMC_B
# Package Name: SMC_B
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CAPACITOR_POL-SMC_B C 0 40 N N 1 L N
F0 "C" 45 19 50 H V L B
F1 "CAPACITOR_POL-SMC_B" 45 -181 50 H V L B
F2 "dp_devices-SMC_B" 0 150 50 H I C C
DRAW
P 2 1 0 0 -60 -35 60 -35
P 2 1 0 0 60 -35 60 0
P 2 1 0 0 -60 0 -60 -35
P 2 1 0 0 -60 0 60 0
S -65 -100 65 -65 1 1 0 F
T 1 -48 41 50 0 1 0 +
X + + 0 100 100 D 40 40 1 1 P 
X - - 0 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CON-EDGE-F-06X2
# Package Name: EDGE_CONNECTOR_6X2
# Dev Tech: ''
# Dev Prefix: CON
# Gate count = 1
#
DEF CON-EDGE-F-06X2 CON 0 40 N N 1 L N
F0 "CON" -400 325 50 H V L B
F1 "CON-EDGE-F-06X2" 0 0 50 H V L B
F2 "dp_devices-EDGE_CONNECTOR_6X2" 0 150 50 H I C C
DRAW
P 2 1 0 0 400 300 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 300
P 2 1 0 0 -400 300 400 300
S -355 190 -245 210 1 1 0 F
S -355 90 -245 110 1 1 0 F
S -355 -10 -245 10 1 1 0 F
S -355 -110 -245 -90 1 1 0 F
S -355 -210 -245 -190 1 1 0 F
S 245 190 355 210 1 1 0 F
S 245 90 355 110 1 1 0 F
S 245 -10 355 10 1 1 0 F
S 245 -110 355 -90 1 1 0 F
S 245 -210 355 -190 1 1 0 F
S 245 -310 355 -290 1 1 0 F
S -355 -310 -245 -290 1 1 0 F
X A1 1 -600 200 300 R 40 40 1 1 P 
X A2 2 -600 100 300 R 40 40 1 1 P 
X A3 3 -600 0 300 R 40 40 1 1 P 
X A4 4 -600 -100 300 R 40 40 1 1 P 
X A5 5 -600 -200 300 R 40 40 1 1 P 
X A6 6 -600 -300 300 R 40 40 1 1 P 
X B1 7 600 200 300 L 40 40 1 1 P 
X B2 8 600 100 300 L 40 40 1 1 P 
X B3 9 600 0 300 L 40 40 1 1 P 
X B4 10 600 -100 300 L 40 40 1 1 P 
X B5 11 600 -200 300 L 40 40 1 1 P 
X B6 12 600 -300 300 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CON-EDGE-M-06X2
# Package Name: PCB_EDGE_CONNECTOR_6X2
# Dev Tech: ''
# Dev Prefix: CON
# Gate count = 1
#
DEF CON-EDGE-M-06X2 CON 0 40 N N 1 L N
F0 "CON" -400 325 50 H V L B
F1 "CON-EDGE-M-06X2" 0 0 50 H V L B
F2 "dp_devices-PCB_EDGE_CONNECTOR_6X2" 0 150 50 H I C C
DRAW
P 2 1 0 0 400 300 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 300
P 2 1 0 0 -400 300 400 300
S -355 190 -245 210 1 1 0 F
S -355 90 -245 110 1 1 0 F
S -355 -10 -245 10 1 1 0 F
S -355 -110 -245 -90 1 1 0 F
S -355 -210 -245 -190 1 1 0 F
S 245 190 355 210 1 1 0 F
S 245 90 355 110 1 1 0 F
S 245 -10 355 10 1 1 0 F
S 245 -110 355 -90 1 1 0 F
S 245 -210 355 -190 1 1 0 F
S 245 -310 355 -290 1 1 0 F
S -355 -310 -245 -290 1 1 0 F
X A1 A1 -600 200 300 R 40 40 1 1 P 
X A2 A2 -600 100 300 R 40 40 1 1 P 
X A3 A3 -600 0 300 R 40 40 1 1 P 
X A4 A4 -600 -100 300 R 40 40 1 1 P 
X A5 A5 -600 -200 300 R 40 40 1 1 P 
X A6 A6 -600 -300 300 R 40 40 1 1 P 
X B1 B1 600 200 300 L 40 40 1 1 P 
X B2 B2 600 100 300 L 40 40 1 1 P 
X B3 B3 600 0 300 L 40 40 1 1 P 
X B4 B4 600 -100 300 L 40 40 1 1 P 
X B5 B5 600 -200 300 L 40 40 1 1 P 
X B6 B6 600 -300 300 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CON-RJ45-F
# Package Name: HR911105A
# Dev Tech: ''
# Dev Prefix: ETH
# Gate count = 1
#
DEF CON-RJ45-F ETH 0 40 N N 1 L N
F0 "ETH" -600 1250 50 H V L B
F1 "CON-RJ45-F" -600 1150 50 H V L B
F2 "dp_devices-HR911105A" 0 150 50 H I C C
DRAW
P 2 1 0 0 400 900 600 900
P 2 1 0 0 600 900 600 -700
P 2 1 0 0 600 -700 400 -700
P 2 1 0 0 400 -700 400 900
P 2 1 0 0 500 800 200 800
P 2 1 0 0 200 800 200 1000
P 2 1 0 0 200 1000 -100 1000
A -100 950 50 -2699 -901 1 1 0 N -100 1000 -100 900
A -100 850 50 -2699 -901 1 1 0 N -100 900 -100 800
A -100 750 50 -2699 -901 1 1 0 N -100 800 -100 700
A -100 650 50 -2699 -901 1 1 0 N -100 700 -100 600
A -100 550 50 -2699 -901 1 1 0 N -100 600 -100 500
A -100 450 50 -2699 -901 1 1 0 N -100 500 -100 400
P 2 1 0 0 -100 400 200 400
P 2 1 0 0 200 400 200 600
P 2 1 0 0 200 600 500 600
P 2 1 0 0 -200 1000 -200 400
P 2 1 0 0 -600 400 -300 400
A -300 450 50 -899 899 1 1 0 N -300 400 -300 500
A -300 550 50 -899 899 1 1 0 N -300 500 -300 600
A -300 650 50 -899 899 1 1 0 N -300 600 -300 700
A -300 750 50 -899 899 1 1 0 N -300 700 -300 800
A -300 850 50 -899 899 1 1 0 N -300 800 -300 900
A -300 950 50 -899 899 1 1 0 N -300 900 -300 1000
P 2 1 0 0 -300 1000 -600 1000
P 2 1 0 0 -600 700 -300 700
P 2 1 0 0 500 400 300 400
P 2 1 0 0 300 400 300 0
P 2 1 0 0 300 0 -100 0
A -100 -50 50 -2699 -901 1 1 0 N -100 0 -100 -100
A -100 -150 50 -2699 -901 1 1 0 N -100 -100 -100 -200
A -100 -250 50 -2699 -901 1 1 0 N -100 -200 -100 -300
A -100 -350 50 -2699 -901 1 1 0 N -100 -300 -100 -400
A -100 -450 50 -2699 -901 1 1 0 N -100 -400 -100 -500
A -100 -550 50 -2699 -901 1 1 0 N -100 -500 -100 -600
P 2 1 0 0 -600 -600 -300 -600
A -300 -550 50 -899 899 1 1 0 N -300 -600 -300 -500
A -300 -450 50 -899 899 1 1 0 N -300 -500 -300 -400
A -300 -350 50 -899 899 1 1 0 N -300 -400 -300 -300
A -300 -250 50 -899 899 1 1 0 N -300 -300 -300 -200
A -300 -150 50 -899 899 1 1 0 N -300 -200 -300 -100
A -300 -50 50 -899 899 1 1 0 N -300 -100 -300 0
P 2 1 0 0 -300 0 -600 0
P 2 1 0 0 -200 0 -200 -600
P 2 1 0 0 500 -200 300 -200
P 2 1 0 0 300 -200 300 -600
P 2 1 0 0 -100 -600 300 -600
P 2 1 0 0 -300 -300 -600 -300
P 2 1 0 0 700 1100 700 -1100
P 2 1 0 0 700 -1100 500 -1100
P 2 1 0 0 500 -1100 200 -1100
P 2 1 0 0 200 -1100 -100 -1100
P 2 1 0 0 -100 -1100 -400 -1100
P 2 1 0 0 -400 -1100 -600 -1100
P 2 1 0 0 -600 -1100 -600 1100
P 2 1 0 0 -600 1100 100 1100
P 2 1 0 0 100 1100 700 1100
P 2 1 0 0 -200 -950 -100 -950
P 2 1 0 0 -300 -950 -400 -950
P 2 1 0 0 -400 -950 -400 -1100
P 2 1 0 0 -100 -950 -100 -1100
P 2 1 0 0 200 -950 200 -1100
P 2 1 0 0 500 -950 500 -1100
P 2 1 0 0 100 700 100 1100
P 2 1 0 0 -100 700 -50 700
P 2 1 0 0 -50 750 -50 700
P 2 1 0 0 -50 700 -50 650
P 2 1 0 0 0 750 0 700
P 2 1 0 0 0 700 0 650
P 2 1 0 0 0 700 100 700
P 2 1 0 0 -300 -850 -200 -950
P 2 1 0 0 -200 -950 -300 -1050
P 2 1 0 0 -300 -1050 -300 -950
P 2 1 0 0 -300 -950 -300 -850
P 2 1 0 0 -200 -850 -200 -950
P 2 1 0 0 -200 -950 -200 -1050
P 2 1 0 0 -237 -862 -175 -800
P 2 1 0 0 -175 -800 -175 -825
P 2 1 0 0 -175 -800 -200 -800
P 2 1 0 0 -275 -825 -212 -762
P 2 1 0 0 -212 -762 -212 -787
P 2 1 0 0 -212 -762 -237 -762
P 2 1 0 0 400 -950 500 -950
P 2 1 0 0 300 -950 200 -950
P 2 1 0 0 300 -850 400 -950
P 2 1 0 0 400 -950 300 -1050
P 2 1 0 0 300 -1050 300 -950
P 2 1 0 0 300 -950 300 -850
P 2 1 0 0 400 -850 400 -950
P 2 1 0 0 400 -950 400 -1050
P 2 1 0 0 362 -862 425 -800
P 2 1 0 0 425 -800 425 -825
P 2 1 0 0 425 -800 400 -800
P 2 1 0 0 325 -825 387 -762
P 2 1 0 0 387 -762 387 -787
P 2 1 0 0 387 -762 362 -762
C 500 800 55 1 1 0 N
C 500 600 55 1 1 0 N
C 500 400 55 1 1 0 N
C 500 200 55 1 1 0 N
C 500 0 55 1 1 0 N
C 500 -200 55 1 1 0 N
C 500 -400 55 1 1 0 N
C 500 -600 55 1 1 0 N
T 0 500 975 50 0 1 0 RJ45
X 1 1 -800 1000 200 R 40 40 1 1 B 
X 2 2 -800 400 200 R 40 40 1 1 B 
X 3 3 -800 0 200 R 40 40 1 1 B 
X 4 4 -800 700 200 R 40 40 1 1 B 
X 5 5 -800 -300 200 R 40 40 1 1 B 
X 6 6 -800 -600 200 R 40 40 1 1 B 
X 9 9 -400 -1300 200 U 40 40 1 1 B 
X 10 10 -100 -1300 200 U 40 40 1 1 B 
X 11 11 500 -1300 200 U 40 40 1 1 B 
X 12 12 200 -1300 200 U 40 40 1 1 B 
X 13 13 100 1300 200 D 40 40 1 1 B 
X 14 14 300 1300 200 D 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: CON-USB-F-MICRO-B
# Package Name: CONN_USB_MICRO-B
# Dev Tech: ''
# Dev Prefix: USB
# Gate count = 2
#
DEF CON-USB-F-MICRO-B USB 0 40 N N 2 L N
F0 "USB" 0 0 50 H V C C
F1 "CON-USB-F-MICRO-B" 0 0 50 H V C C
F2 "dp_devices-CONN_USB_MICRO-B" 0 150 50 H I C C
DRAW
X BODY@1 BODY@1 0 -500 200 U 40 40 1 1 T 
X BODY@2 BODY@2 200 -500 200 U 40 40 1 1 T 
X BODY@3 BODY@3 200 500 200 D 40 40 1 1 T 
X BODY@4 BODY@4 0 500 200 D 40 40 1 1 T 
P 2 2 0 0 -200 300 0 300
P 2 2 0 0 0 300 0 -300
P 2 2 0 0 0 -300 -200 -300
T 1 -150 30 100 0 2 0 USB
T 0 104 238 56 0 2 0 GND
T 0 132 138 56 0 2 0 VUSB
T 0 76 38 56 0 2 0 D-
T 0 76 -62 56 0 2 0 D+
T 0 160 -162 56 0 2 0 USBID
X D+ P3 200 -100 200 L 40 40 2 1 B 
X D- P2 200 0 200 L 40 40 2 1 B 
X GND P5 200 200 200 L 40 40 2 1 B 
X USBID P4 200 -200 200 L 40 40 2 1 B 
X VUSB P1 200 100 200 L 40 40 2 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: CON-USB-F-MINI-B
# Package Name: CONN_USB_MINI-B
# Dev Tech: ''
# Dev Prefix: USB
# Gate count = 2
#
DEF CON-USB-F-MINI-B USB 0 40 N N 2 L N
F0 "USB" 0 0 50 H V C C
F1 "CON-USB-F-MINI-B" 0 0 50 H V C C
F2 "dp_devices-CONN_USB_MINI-B" 0 150 50 H I C C
DRAW
X BODY@1 BODY@1 0 -500 200 U 40 40 1 1 T 
X BODY@2 BODY@2 200 -500 200 U 40 40 1 1 T 
X BODY@3 BODY@3 200 500 200 D 40 40 1 1 T 
X BODY@4 BODY@4 0 500 200 D 40 40 1 1 T 
P 2 2 0 0 -200 300 0 300
P 2 2 0 0 0 300 0 -300
P 2 2 0 0 0 -300 -200 -300
T 1 -150 30 100 0 2 0 USB
T 0 104 238 56 0 2 0 GND
T 0 132 138 56 0 2 0 VUSB
T 0 76 38 56 0 2 0 D-
T 0 76 -62 56 0 2 0 D+
T 0 160 -162 56 0 2 0 USBID
X D+ D+ 200 -100 200 L 40 40 2 1 B 
X D- D- 200 0 200 L 40 40 2 1 B 
X GND GND 200 200 200 L 40 40 2 1 B 
X USBID ID 200 -200 200 L 40 40 2 1 B 
X VUSB VUSB 200 100 200 L 40 40 2 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: CON-USB-F-2PB
# Package Name: CONN_USB_A_F
# Dev Tech: ''
# Dev Prefix: USB
# Gate count = 2
#
DEF CON-USB-F-2PB USB 0 40 N N 2 L N
F0 "USB" 0 0 50 H V C C
F1 "CON-USB-F-2PB" 0 0 50 H V C C
F2 "dp_devices-CONN_USB_A_F" 0 150 50 H I C C
DRAW
X BODY@1 B1 0 -500 200 U 40 40 1 1 T 
X BODY@2 B2 0 500 200 D 40 40 1 1 T 
P 2 2 0 0 -200 300 0 300
P 2 2 0 0 0 300 0 -200
P 2 2 0 0 0 -200 -200 -200
T 1 -150 70 100 0 2 0 USB
T 0 104 238 56 0 2 0 GND
T 0 132 138 56 0 2 0 VUSB
T 0 76 38 56 0 2 0 D-
T 0 76 -62 56 0 2 0 D+
X D+ 3 200 -100 200 L 40 40 2 1 B 
X D- 2 200 0 200 L 40 40 2 1 B 
X GND 4 200 200 200 L 40 40 2 1 B 
X VUSB 1 200 100 200 L 40 40 2 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: CON-USB-M-A
# Package Name: CONN_USB_A_MALE
# Dev Tech: ''
# Dev Prefix: USB
# Gate count = 2
#
DEF CON-USB-M-A USB 0 40 N N 2 L N
F0 "USB" 0 0 50 H V C C
F1 "CON-USB-M-A" 0 0 50 H V C C
F2 "dp_devices-CONN_USB_A_MALE" 0 150 50 H I C C
DRAW
X BODY@1 BODY@1 0 -400 200 U 40 40 1 1 T 
X BODY@2 BODY@2 200 -400 200 U 40 40 1 1 T 
X BODY@3 BODY@3 200 500 200 D 40 40 1 1 T 
X BODY@4 BODY@4 0 500 200 D 40 40 1 1 T 
P 2 2 0 0 -200 300 0 300
P 2 2 0 0 0 300 0 -200
P 2 2 0 0 0 -200 -200 -200
T 1 -150 70 100 0 2 0 USB
T 0 104 238 56 0 2 0 GND
T 0 132 138 56 0 2 0 VUSB
T 0 76 38 56 0 2 0 D-
T 0 76 -62 56 0 2 0 D+
X D+ D+ 200 -100 200 L 40 40 2 1 B 
X D- D- 200 0 200 L 40 40 2 1 B 
X GND GND 200 200 200 L 40 40 2 1 B 
X VUSB VUSB 200 100 200 L 40 40 2 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: CON_ARDUINO
# Package Name: CON_ARDUINO
# Dev Tech: ''
# Dev Prefix: ARDUINO
# Gate count = 1
#
DEF CON_ARDUINO ARDUINO 0 40 N N 1 L N
F0 "ARDUINO" -700 850 50 H V L B
F1 "CON_ARDUINO" -700 -1000 50 H V L B
F2 "dp_devices-CON_ARDUINO" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 800 600 800
P 2 1 0 0 600 800 600 -900
P 2 1 0 0 600 -900 -700 -900
P 2 1 0 0 -700 -900 -700 800
T 0 245 -665 70 0 1 0 Arduino
T 0 285 -765 70 0 1 0 Duemilanove
X 3V3 3V3 800 -400 200 L 40 40 1 1 B 
X 5V 5V 800 -300 200 L 40 40 1 1 B 
X AN0 A_0 800 200 200 L 40 40 1 1 I 
X AN1 A_1 800 300 200 L 40 40 1 1 I 
X AN2 A_2 800 400 200 L 40 40 1 1 I 
X AN3 A_3 800 500 200 L 40 40 1 1 I 
X AN4 A_4 800 600 200 L 40 40 1 1 I 
X AN5 A_5 800 700 200 L 40 40 1 1 I 
X AREF AREF -900 -800 200 R 40 40 1 1 B 
X DIG0_RX D_0 -900 700 200 R 40 40 1 1 B 
X DIG1_TX D_1 -900 600 200 R 40 40 1 1 B 
X DIG2 D_2 -900 500 200 R 40 40 1 1 B 
X DIG3_PWM D_3 -900 400 200 R 40 40 1 1 B 
X DIG4 D_4 -900 300 200 R 40 40 1 1 B 
X DIG5_PWM D_5 -900 200 200 R 40 40 1 1 B 
X DIG6_PWM D_6 -900 100 200 R 40 40 1 1 B 
X DIG7 D_7 -900 0 200 R 40 40 1 1 B 
X DIG8 D_8 -900 -100 200 R 40 40 1 1 B 
X DIG9_PWM D_9 -900 -200 200 R 40 40 1 1 B 
X DIG10_PWM D_10 -900 -300 200 R 40 40 1 1 B 
X DIG11_PWM D_11 -900 -400 200 R 40 40 1 1 B 
X DIG12 D_12 -900 -500 200 R 40 40 1 1 B 
X DIG13 D_13 -900 -600 200 R 40 40 1 1 B 
X GND0 GND0 -900 -700 200 R 40 40 1 1 w 
X GND1 GND1 800 -200 200 L 40 40 1 1 w 
X GND2 GND2 800 -100 200 L 40 40 1 1 w 
X RESET RESET 800 -500 200 L 40 40 1 1 I 
X VIN VIN 800 0 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: CON_ATX_PWR-90DEG
# Package Name: CON_ATX_PWR_90DEG
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF CON_ATX_PWR-90DEG J 0 40 N N 1 L N
F0 "J" -50 537 50 H V L B
F1 "CON_ATX_PWR-90DEG" 0 0 50 H V L B
F2 "dp_devices-CON_ATX_PWR_90DEG" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 500 350 500
P 2 1 0 0 350 500 350 -600
P 2 1 0 0 350 -600 -50 -600
P 2 1 0 0 -50 -600 -50 500
X 1 1 0 400 100 R 40 40 1 1 P I
X 2 11 300 400 100 L 40 40 1 1 P I
X 3 2 0 300 100 R 40 40 1 1 P I
X 4 12 300 300 100 L 40 40 1 1 P I
X 5 3 0 200 100 R 40 40 1 1 P I
X 6 13 300 200 100 L 40 40 1 1 P I
X 7 4 0 100 100 R 40 40 1 1 P I
X 8 14 300 100 100 L 40 40 1 1 P I
X 9 5 0 0 100 R 40 40 1 1 P I
X 10 15 300 0 100 L 40 40 1 1 P I
X 11 6 0 -100 100 R 40 40 1 1 P I
X 12 16 300 -100 100 L 40 40 1 1 P I
X 13 7 0 -200 100 R 40 40 1 1 P I
X 14 17 300 -200 100 L 40 40 1 1 P I
X 15 8 0 -300 100 R 40 40 1 1 P I
X 16 18 300 -300 100 L 40 40 1 1 P I
X 17 9 0 -400 100 R 40 40 1 1 P I
X 18 19 300 -400 100 L 40 40 1 1 P I
X 19 10 0 -500 100 R 40 40 1 1 P I
X 20 20 300 -500 100 L 40 40 1 1 P I
ENDDRAW
ENDDEF

#
# Dev Name: CON_BUSPIRATE
# Package Name: HDR-BUSPIRATE
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF CON_BUSPIRATE J 0 40 N N 1 L N
F0 "J" -150 425 50 H V L B
F1 "CON_BUSPIRATE" 0 0 50 H V L B
F2 "dp_devices-HDR-BUSPIRATE" 0 150 50 H I C C
DRAW
P 2 1 0 0 -150 -500 250 -500
P 2 1 0 0 250 -500 250 400
P 2 1 0 0 250 400 -150 400
P 2 1 0 0 -150 400 -150 -500
T 0 130 305 50 0 1 0 MOSI
T 0 105 205 50 0 1 0 CLK
T 0 130 105 50 0 1 0 MISO
T 0 80 -5 50 0 1 0 CS
T 0 105 -95 50 0 1 0 AUX
T 0 105 -195 50 0 1 0 ADC
T 0 105 -295 50 0 1 0 3V3
T 0 105 -395 50 0 1 0 GND
X 1 1 -100 300 100 R 40 40 1 1 P I
X 2 2 -100 200 100 R 40 40 1 1 P I
X 3 3 -100 100 100 R 40 40 1 1 P I
X 4 4 -100 0 100 R 40 40 1 1 P I
X 5 5 -100 -100 100 R 40 40 1 1 P I
X 6 6 -100 -200 100 R 40 40 1 1 P I
X 7 7 -100 -300 100 R 40 40 1 1 P I
X 8 8 -100 -400 100 R 40 40 1 1 P I
ENDDRAW
ENDDEF

#
# Dev Name: CON_DC_M-DC_PTH
# Package Name: DC_BARREL_JACK_PTH_2MM
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF CON_DC_M-DC_PTH J 0 40 N N 1 L N
F0 "J" -100 300 50 H V L B
F1 "CON_DC_M-DC_PTH" -100 200 50 H V L B
F2 "dp_devices-DC_BARREL_JACK_PTH_2MM" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 150 100 50
P 2 1 0 0 100 50 80 50
P 2 1 0 0 80 50 80 60
P 2 1 0 0 80 60 80 140
P 2 1 0 0 80 140 80 150
P 2 1 0 0 80 150 100 150
P 2 1 0 0 80 140 -110 140
P 2 1 0 0 80 60 -110 60
A -110 100 40 -2699 -901 1 1 0 N -110 140 -110 60
P 2 1 0 0 -100 -60 -70 -100
P 2 1 0 0 -70 -100 -10 -100
P 2 1 0 0 -10 -100 100 -100
P 2 1 0 0 -100 -60 -130 -100
P 2 1 0 0 100 0 -10 0
P 2 1 0 0 -10 0 -10 -30
P 2 1 0 0 -10 -30 10 -30
P 2 1 0 0 10 -30 -10 -100
P 2 1 0 0 -10 -100 -30 -30
P 2 1 0 0 -30 -30 -10 -30
X P1 P1 200 100 100 L 40 40 1 1 P 
X P2 P3 200 -100 100 L 40 40 1 1 P 
X P3 P2 200 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CON_DC_M-DC_SMD
# Package Name: DC_BARREL_JACK_SMD_2MM
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF CON_DC_M-DC_SMD J 0 40 N N 1 L N
F0 "J" -100 300 50 H V L B
F1 "CON_DC_M-DC_SMD" -100 200 50 H V L B
F2 "dp_devices-DC_BARREL_JACK_SMD_2MM" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 150 100 50
P 2 1 0 0 100 50 80 50
P 2 1 0 0 80 50 80 60
P 2 1 0 0 80 60 80 140
P 2 1 0 0 80 140 80 150
P 2 1 0 0 80 150 100 150
P 2 1 0 0 80 140 -110 140
P 2 1 0 0 80 60 -110 60
A -110 100 40 -2699 -901 1 1 0 N -110 140 -110 60
P 2 1 0 0 -100 -60 -70 -100
P 2 1 0 0 -70 -100 -10 -100
P 2 1 0 0 -10 -100 100 -100
P 2 1 0 0 -100 -60 -130 -100
P 2 1 0 0 100 0 -10 0
P 2 1 0 0 -10 0 -10 -30
P 2 1 0 0 -10 -30 10 -30
P 2 1 0 0 10 -30 -10 -100
P 2 1 0 0 -10 -100 -30 -30
P 2 1 0 0 -30 -30 -10 -30
X P1 P1@2 200 100 100 L 40 40 1 1 P 
X P2 P2 200 -100 100 L 40 40 1 1 P 
X P3 P3 200 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CON_HEADER_1X01-PTH
# Package Name: M1X1
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF CON_HEADER_1X01-PTH J 0 40 N N 1 L N
F0 "J" 0 0 50 H V C C
F1 "CON_HEADER_1X01-PTH" 0 0 50 H V C C
F2 "dp_devices-M1X1" 0 150 50 H I C C
DRAW
P 2 1 0 0 150 100 150 -100
P 2 1 0 0 150 -100 -50 -100
P 2 1 0 0 -50 -100 -50 100
P 2 1 0 0 -50 100 150 100
X 1 1 0 0 100 R 40 40 1 1 P I
ENDDRAW
ENDDEF

#
# Dev Name: CON_HEADER_1X01-PTH_08_17
# Package Name: M1X2_08_17
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF CON_HEADER_1X01-PTH_08_17 J 0 40 N N 1 L N
F0 "J" 0 0 50 H V C C
F1 "CON_HEADER_1X01-PTH_08_17" 0 0 50 H V C C
F2 "dp_devices-M1X2_08_17" 0 150 50 H I C C
DRAW
P 2 1 0 0 150 100 150 -100
P 2 1 0 0 150 -100 -50 -100
P 2 1 0 0 -50 -100 -50 100
P 2 1 0 0 -50 100 150 100
X 1 1 0 0 100 R 40 40 1 1 P I
ENDDRAW
ENDDEF

#
# Dev Name: CON_HEADER_1X01-PTH_10_17
# Package Name: M1X2_10_17
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF CON_HEADER_1X01-PTH_10_17 J 0 40 N N 1 L N
F0 "J" 0 0 50 H V C C
F1 "CON_HEADER_1X01-PTH_10_17" 0 0 50 H V C C
F2 "dp_devices-M1X2_10_17" 0 150 50 H I C C
DRAW
P 2 1 0 0 150 100 150 -100
P 2 1 0 0 150 -100 -50 -100
P 2 1 0 0 -50 -100 -50 100
P 2 1 0 0 -50 100 150 100
X 1 1 0 0 100 R 40 40 1 1 P I
ENDDRAW
ENDDEF

#
# Dev Name: CON_HEADER_1X01-SMD
# Package Name: SMDPAD05X05
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF CON_HEADER_1X01-SMD J 0 40 N N 1 L N
F0 "J" 0 0 50 H V C C
F1 "CON_HEADER_1X01-SMD" 0 0 50 H V C C
F2 "dp_devices-SMDPAD05X05" 0 150 50 H I C C
DRAW
P 2 1 0 0 150 100 150 -100
P 2 1 0 0 150 -100 -50 -100
P 2 1 0 0 -50 -100 -50 100
P 2 1 0 0 -50 100 150 100
X 1 1 0 0 100 R 40 40 1 1 P I
ENDDRAW
ENDDEF

#
# Dev Name: CON_HEADER_1X02-PTH
# Package Name: M1X2
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF CON_HEADER_1X02-PTH J 0 40 N N 1 L N
F0 "J" -50 150 50 H V L B
F1 "CON_HEADER_1X02-PTH" 0 0 50 H V L B
F2 "dp_devices-M1X2" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 100 150 100
P 2 1 0 0 150 100 150 -200
P 2 1 0 0 150 -200 -50 -200
P 2 1 0 0 -50 -200 -50 100
X 1 1 0 0 100 R 40 40 1 1 P I
X 2 2 0 -100 100 R 40 40 1 1 P I
ENDDRAW
ENDDEF

#
# Dev Name: CON_HEADER_1X03-PTH
# Package Name: M1X3
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF CON_HEADER_1X03-PTH J 0 40 N N 1 L N
F0 "J" -50 250 50 H V L B
F1 "CON_HEADER_1X03-PTH" 0 0 50 H V L B
F2 "dp_devices-M1X3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 200 150 200
P 2 1 0 0 150 200 150 -200
P 2 1 0 0 150 -200 -50 -200
P 2 1 0 0 -50 -200 -50 200
X 1 1 0 100 100 R 40 40 1 1 B I
X 2 2 0 0 100 R 40 40 1 1 B I
X 3 3 0 -100 100 R 40 40 1 1 B I
ENDDRAW
ENDDEF

#
# Dev Name: CON_HEADER_1X04
# Package Name: M1X4
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF CON_HEADER_1X04 J 0 40 N N 1 L N
F0 "J" -50 250 50 H V L B
F1 "CON_HEADER_1X04" 0 0 50 H V L B
F2 "dp_devices-M1X4" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 200 150 200
P 2 1 0 0 150 200 150 -300
P 2 1 0 0 150 -300 -50 -300
P 2 1 0 0 -50 -300 -50 200
X 1 1 0 100 100 R 40 40 1 1 B I
X 2 2 0 0 100 R 40 40 1 1 B I
X 3 3 0 -100 100 R 40 40 1 1 B I
X 4 4 0 -200 100 R 40 40 1 1 B I
ENDDRAW
ENDDEF

#
# Dev Name: CON_HEADER_1X05-PTH
# Package Name: M1X5
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF CON_HEADER_1X05-PTH J 0 40 N N 1 L N
F0 "J" -50 325 50 H V L B
F1 "CON_HEADER_1X05-PTH" 0 0 50 H V L B
F2 "dp_devices-M1X5" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 300 150 300
P 2 1 0 0 150 300 150 -300
P 2 1 0 0 150 -300 -50 -300
P 2 1 0 0 -50 -300 -50 300
X 1 1 0 200 100 R 40 40 1 1 B I
X 2 2 0 100 100 R 40 40 1 1 B I
X 3 3 0 0 100 R 40 40 1 1 B I
X 4 4 0 -100 100 R 40 40 1 1 B I
X 5 5 0 -200 100 R 40 40 1 1 B I
ENDDRAW
ENDDEF

#
# Dev Name: CON_HEADER_1X06-PTH
# Package Name: M1X6
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF CON_HEADER_1X06-PTH J 0 40 N N 1 L N
F0 "J" -50 350 50 H V L B
F1 "CON_HEADER_1X06-PTH" 0 0 50 H V L B
F2 "dp_devices-M1X6" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 300 -50 -400
P 2 1 0 0 -50 -400 150 -400
P 2 1 0 0 150 -400 150 300
P 2 1 0 0 150 300 -50 300
X 1 1 0 200 100 R 40 40 1 1 B I
X 2 2 0 100 100 R 40 40 1 1 B I
X 3 3 0 0 100 R 40 40 1 1 P I
X 4 4 0 -100 100 R 40 40 1 1 P I
X 5 5 0 -200 100 R 40 40 1 1 P I
X 6 6 0 -300 100 R 40 40 1 1 P I
ENDDRAW
ENDDEF

#
# Dev Name: CON_HEADER_1X08-PTH
# Package Name: M1X8
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF CON_HEADER_1X08-PTH J 0 40 N N 1 L N
F0 "J" -50 425 50 H V L B
F1 "CON_HEADER_1X08-PTH" 0 0 50 H V L B
F2 "dp_devices-M1X8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 400 150 400
P 2 1 0 0 150 400 150 -500
P 2 1 0 0 150 -500 -50 -500
P 2 1 0 0 -50 -500 -50 400
X 1 1 0 300 100 R 40 40 1 1 P I
X 2 2 0 200 100 R 40 40 1 1 P I
X 3 3 0 100 100 R 40 40 1 1 P I
X 4 4 0 0 100 R 40 40 1 1 P I
X 5 5 0 -100 100 R 40 40 1 1 P I
X 6 6 0 -200 100 R 40 40 1 1 P I
X 7 7 0 -300 100 R 40 40 1 1 P I
X 8 8 0 -400 100 R 40 40 1 1 P I
ENDDRAW
ENDDEF

#
# Dev Name: CON_HEADER_2X02-PTH
# Package Name: M2X2
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF CON_HEADER_2X02-PTH J 0 40 N N 1 L N
F0 "J" -50 137 50 H V L B
F1 "CON_HEADER_2X02-PTH" 0 0 50 H V L B
F2 "dp_devices-M2X2" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 100 350 100
P 2 1 0 0 350 100 350 -200
P 2 1 0 0 350 -200 -50 -200
P 2 1 0 0 -50 -200 -50 100
X 1 1 0 0 100 R 40 40 1 1 P I
X 2 2 300 0 100 L 40 40 1 1 P I
X 3 3 0 -100 100 R 40 40 1 1 P I
X 4 4 300 -100 100 L 40 40 1 1 P I
ENDDRAW
ENDDEF

#
# Dev Name: CON_HEADER_2X03-PTH
# Package Name: M2X3
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF CON_HEADER_2X03-PTH J 0 40 N N 1 L N
F0 "J" -50 237 50 H V L B
F1 "CON_HEADER_2X03-PTH" 0 0 50 H V L B
F2 "dp_devices-M2X3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 200 350 200
P 2 1 0 0 350 200 350 -200
P 2 1 0 0 350 -200 -50 -200
P 2 1 0 0 -50 -200 -50 200
X 1 1 0 100 100 R 40 40 1 1 P I
X 2 2 300 100 100 L 40 40 1 1 P I
X 3 3 0 0 100 R 40 40 1 1 P I
X 4 4 300 0 100 L 40 40 1 1 P I
X 5 5 0 -100 100 R 40 40 1 1 P I
X 6 6 300 -100 100 L 40 40 1 1 P I
ENDDRAW
ENDDEF

#
# Dev Name: CON_HEADER_2X04-PTH
# Package Name: M2X4
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF CON_HEADER_2X04-PTH J 0 40 N N 1 L N
F0 "J" -50 225 50 H V L B
F1 "CON_HEADER_2X04-PTH" 0 0 50 H V L B
F2 "dp_devices-M2X4" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 200 -50 -300
P 2 1 0 0 -50 -300 350 -300
P 2 1 0 0 350 -300 350 200
P 2 1 0 0 350 200 -50 200
X P$1 1 0 100 100 R 40 40 1 1 P I
X P$2 2 300 100 100 L 40 40 1 1 P I
X P$3 3 0 0 100 R 40 40 1 1 P I
X P$4 4 300 0 100 L 40 40 1 1 P I
X P$5 5 0 -100 100 R 40 40 1 1 P I
X P$6 6 300 -100 100 L 40 40 1 1 P I
X P$7 7 0 -200 100 R 40 40 1 1 P I
X P$8 8 300 -200 100 L 40 40 1 1 P I
ENDDRAW
ENDDEF

#
# Dev Name: CON_HEADER_2X05-PTH
# Package Name: M2X5
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF CON_HEADER_2X05-PTH J 0 40 N N 1 L N
F0 "J" -50 325 50 H V L B
F1 "CON_HEADER_2X05-PTH" 0 0 50 H V L B
F2 "dp_devices-M2X5" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 300 350 300
P 2 1 0 0 350 300 350 -300
P 2 1 0 0 350 -300 -50 -300
P 2 1 0 0 -50 -300 -50 300
X 1 1 0 200 100 R 40 40 1 1 P I
X 2 2 300 200 100 L 40 40 1 1 P I
X 3 3 0 100 100 R 40 40 1 1 P I
X 4 4 300 100 100 L 40 40 1 1 P I
X 5 5 0 0 100 R 40 40 1 1 P I
X 6 6 300 0 100 L 40 40 1 1 P I
X 7 7 0 -100 100 R 40 40 1 1 P I
X 8 8 300 -100 100 L 40 40 1 1 P I
X 9 9 0 -200 100 R 40 40 1 1 P I
X 10 10 300 -200 100 L 40 40 1 1 P I
ENDDRAW
ENDDEF

#
# Dev Name: CON_HEADER_2X05-PTH+SHROUDED_A
# Package Name: PINSHRD_PTH_2X05
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF CON_HEADER_2X05-PTH+SHROUDED_A J 0 40 N N 1 L N
F0 "J" -50 325 50 H V L B
F1 "CON_HEADER_2X05-PTH+SHROUDED_A" 0 0 50 H V L B
F2 "dp_devices-PINSHRD_PTH_2X05" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 300 350 300
P 2 1 0 0 350 300 350 -300
P 2 1 0 0 350 -300 -50 -300
P 2 1 0 0 -50 -300 -50 300
X 1 1 0 200 100 R 40 40 1 1 P I
X 2 2 300 200 100 L 40 40 1 1 P I
X 3 3 0 100 100 R 40 40 1 1 P I
X 4 4 300 100 100 L 40 40 1 1 P I
X 5 5 0 0 100 R 40 40 1 1 P I
X 6 6 300 0 100 L 40 40 1 1 P I
X 7 7 0 -100 100 R 40 40 1 1 P I
X 8 8 300 -100 100 L 40 40 1 1 P I
X 9 9 0 -200 100 R 40 40 1 1 P I
X 10 10 300 -200 100 L 40 40 1 1 P I
ENDDRAW
ENDDEF

#
# Dev Name: CON_HEADER_2X05-PTH+SHROUDED_B
# Package Name: PINSHRD_PTH_2X05B
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF CON_HEADER_2X05-PTH+SHROUDED_B J 0 40 N N 1 L N
F0 "J" -50 325 50 H V L B
F1 "CON_HEADER_2X05-PTH+SHROUDED_B" 0 0 50 H V L B
F2 "dp_devices-PINSHRD_PTH_2X05B" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 300 350 300
P 2 1 0 0 350 300 350 -300
P 2 1 0 0 350 -300 -50 -300
P 2 1 0 0 -50 -300 -50 300
X 1 1 0 200 100 R 40 40 1 1 P I
X 2 2 300 200 100 L 40 40 1 1 P I
X 3 3 0 100 100 R 40 40 1 1 P I
X 4 4 300 100 100 L 40 40 1 1 P I
X 5 5 0 0 100 R 40 40 1 1 P I
X 6 6 300 0 100 L 40 40 1 1 P I
X 7 7 0 -100 100 R 40 40 1 1 P I
X 8 8 300 -100 100 L 40 40 1 1 P I
X 9 9 0 -200 100 R 40 40 1 1 P I
X 10 10 300 -200 100 L 40 40 1 1 P I
ENDDRAW
ENDDEF

#
# Dev Name: CON_HEADER_2X05-SMD+SHROUDED
# Package Name: PINSHRD_SMT_2X05
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF CON_HEADER_2X05-SMD+SHROUDED J 0 40 N N 1 L N
F0 "J" -50 325 50 H V L B
F1 "CON_HEADER_2X05-SMD+SHROUDED" 0 0 50 H V L B
F2 "dp_devices-PINSHRD_SMT_2X05" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 300 350 300
P 2 1 0 0 350 300 350 -300
P 2 1 0 0 350 -300 -50 -300
P 2 1 0 0 -50 -300 -50 300
X 1 1 0 200 100 R 40 40 1 1 P I
X 2 2 300 200 100 L 40 40 1 1 P I
X 3 3 0 100 100 R 40 40 1 1 P I
X 4 4 300 100 100 L 40 40 1 1 P I
X 5 5 0 0 100 R 40 40 1 1 P I
X 6 6 300 0 100 L 40 40 1 1 P I
X 7 7 0 -100 100 R 40 40 1 1 P I
X 8 8 300 -100 100 L 40 40 1 1 P I
X 9 9 0 -200 100 R 40 40 1 1 P I
X 10 10 300 -200 100 L 40 40 1 1 P I
ENDDRAW
ENDDEF

#
# Dev Name: CON_HEADER_2X06-PTH+SHROUDED
# Package Name: PINSHRD_PTH_2X06
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF CON_HEADER_2X06-PTH+SHROUDED J 0 40 N N 1 L N
F0 "J" -50 350 50 H V L B
F1 "CON_HEADER_2X06-PTH+SHROUDED" 0 0 50 H V L B
F2 "dp_devices-PINSHRD_PTH_2X06" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 300 350 300
P 2 1 0 0 350 300 350 -400
P 2 1 0 0 350 -400 -50 -400
P 2 1 0 0 -50 -400 -50 300
X 1 1 0 200 100 R 40 40 1 1 P I
X 2 2 300 200 100 L 40 40 1 1 P I
X 3 3 0 100 100 R 40 40 1 1 P I
X 4 4 300 100 100 L 40 40 1 1 P I
X 5 5 0 0 100 R 40 40 1 1 P I
X 6 6 300 0 100 L 40 40 1 1 P I
X 7 7 0 -100 100 R 40 40 1 1 P I
X 8 8 300 -100 100 L 40 40 1 1 P I
X 9 9 0 -200 100 R 40 40 1 1 P I
X 10 10 300 -200 100 L 40 40 1 1 P I
X 11 11 0 -300 100 R 40 40 1 1 P I
X 12 12 300 -300 100 L 40 40 1 1 P I
ENDDRAW
ENDDEF

#
# Dev Name: CON_HEADER_2X06-SMD+SHROUDED
# Package Name: PINSHRD_SMT_2X06
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF CON_HEADER_2X06-SMD+SHROUDED J 0 40 N N 1 L N
F0 "J" -50 350 50 H V L B
F1 "CON_HEADER_2X06-SMD+SHROUDED" 0 0 50 H V L B
F2 "dp_devices-PINSHRD_SMT_2X06" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 300 350 300
P 2 1 0 0 350 300 350 -400
P 2 1 0 0 350 -400 -50 -400
P 2 1 0 0 -50 -400 -50 300
X 1 1 0 200 100 R 40 40 1 1 P I
X 2 2 300 200 100 L 40 40 1 1 P I
X 3 3 0 100 100 R 40 40 1 1 P I
X 4 4 300 100 100 L 40 40 1 1 P I
X 5 5 0 0 100 R 40 40 1 1 P I
X 6 6 300 0 100 L 40 40 1 1 P I
X 7 7 0 -100 100 R 40 40 1 1 P I
X 8 8 300 -100 100 L 40 40 1 1 P I
X 9 9 0 -200 100 R 40 40 1 1 P I
X 10 10 300 -200 100 L 40 40 1 1 P I
X 11 11 0 -300 100 R 40 40 1 1 P I
X 12 12 300 -300 100 L 40 40 1 1 P I
ENDDRAW
ENDDEF

#
# Dev Name: CON_HEADER_2X07-PTH-SHROUDED
# Package Name: PINSHRD_PTH_2X07
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF CON_HEADER_2X07-PTH-SHROUDED J 0 40 N N 1 L N
F0 "J" -50 350 50 H V L B
F1 "CON_HEADER_2X07-PTH-SHROUDED" 0 0 50 H V L B
F2 "dp_devices-PINSHRD_PTH_2X07" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 300 350 300
P 2 1 0 0 350 300 350 -500
P 2 1 0 0 350 -500 -50 -500
P 2 1 0 0 -50 -500 -50 300
X 1 1 0 200 100 R 40 40 1 1 P I
X 2 2 300 200 100 L 40 40 1 1 P I
X 3 3 0 100 100 R 40 40 1 1 P I
X 4 4 300 100 100 L 40 40 1 1 P I
X 5 5 0 0 100 R 40 40 1 1 P I
X 6 6 300 0 100 L 40 40 1 1 P I
X 7 7 0 -100 100 R 40 40 1 1 P I
X 8 8 300 -100 100 L 40 40 1 1 P I
X 9 9 0 -200 100 R 40 40 1 1 P I
X 10 10 300 -200 100 L 40 40 1 1 P I
X 11 11 0 -300 100 R 40 40 1 1 P I
X 12 12 300 -300 100 L 40 40 1 1 P I
X 13 13 0 -400 100 R 40 40 1 1 P I
X 14 14 300 -400 100 L 40 40 1 1 P I
ENDDRAW
ENDDEF

#
# Dev Name: CON_HEADER_2X08
# Package Name: M2X8
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF CON_HEADER_2X08 J 0 40 N N 1 L N
F0 "J" -50 437 50 H V L B
F1 "CON_HEADER_2X08" 0 0 50 H V L B
F2 "dp_devices-M2X8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 400 350 400
P 2 1 0 0 350 400 350 -500
P 2 1 0 0 350 -500 -50 -500
P 2 1 0 0 -50 -500 -50 400
X 1 1 0 300 100 R 40 40 1 1 P I
X 2 2 300 300 100 L 40 40 1 1 P I
X 3 3 0 200 100 R 40 40 1 1 P I
X 4 4 300 200 100 L 40 40 1 1 P I
X 5 5 0 100 100 R 40 40 1 1 P I
X 6 6 300 100 100 L 40 40 1 1 P I
X 7 7 0 0 100 R 40 40 1 1 P I
X 8 8 300 0 100 L 40 40 1 1 P I
X 9 9 0 -100 100 R 40 40 1 1 P I
X 10 10 300 -100 100 L 40 40 1 1 P I
X 11 11 0 -200 100 R 40 40 1 1 P I
X 12 12 300 -200 100 L 40 40 1 1 P I
X 13 13 0 -300 100 R 40 40 1 1 P I
X 14 14 300 -300 100 L 40 40 1 1 P I
X 15 15 0 -400 100 R 40 40 1 1 P I
X 16 16 300 -400 100 L 40 40 1 1 P I
ENDDRAW
ENDDEF

#
# Dev Name: CON_HEADER_2X10-PTH
# Package Name: M2X10
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF CON_HEADER_2X10-PTH J 0 40 N N 1 L N
F0 "J" -50 537 50 H V L B
F1 "CON_HEADER_2X10-PTH" 0 0 50 H V L B
F2 "dp_devices-M2X10" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 500 350 500
P 2 1 0 0 350 500 350 -600
P 2 1 0 0 350 -600 -50 -600
P 2 1 0 0 -50 -600 -50 500
X 1 1 0 400 100 R 40 40 1 1 P I
X 2 2 300 400 100 L 40 40 1 1 P I
X 3 3 0 300 100 R 40 40 1 1 P I
X 4 4 300 300 100 L 40 40 1 1 P I
X 5 5 0 200 100 R 40 40 1 1 P I
X 6 6 300 200 100 L 40 40 1 1 P I
X 7 7 0 100 100 R 40 40 1 1 P I
X 8 8 300 100 100 L 40 40 1 1 P I
X 9 9 0 0 100 R 40 40 1 1 P I
X 10 10 300 0 100 L 40 40 1 1 P I
X 11 11 0 -100 100 R 40 40 1 1 P I
X 12 12 300 -100 100 L 40 40 1 1 P I
X 13 13 0 -200 100 R 40 40 1 1 P I
X 14 14 300 -200 100 L 40 40 1 1 P I
X 15 15 0 -300 100 R 40 40 1 1 P I
X 16 16 300 -300 100 L 40 40 1 1 P I
X 17 17 0 -400 100 R 40 40 1 1 P I
X 18 18 300 -400 100 L 40 40 1 1 P I
X 19 19 0 -500 100 R 40 40 1 1 P I
X 20 20 300 -500 100 L 40 40 1 1 P I
ENDDRAW
ENDDEF

#
# Dev Name: CON_HEADER_2X10-SHROUDED
# Package Name: PINSHRD_PTH_2X10
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF CON_HEADER_2X10-SHROUDED J 0 40 N N 1 L N
F0 "J" -50 537 50 H V L B
F1 "CON_HEADER_2X10-SHROUDED" 0 0 50 H V L B
F2 "dp_devices-PINSHRD_PTH_2X10" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 500 350 500
P 2 1 0 0 350 500 350 -600
P 2 1 0 0 350 -600 -50 -600
P 2 1 0 0 -50 -600 -50 500
X 1 1 0 400 100 R 40 40 1 1 P I
X 2 2 300 400 100 L 40 40 1 1 P I
X 3 3 0 300 100 R 40 40 1 1 P I
X 4 4 300 300 100 L 40 40 1 1 P I
X 5 5 0 200 100 R 40 40 1 1 P I
X 6 6 300 200 100 L 40 40 1 1 P I
X 7 7 0 100 100 R 40 40 1 1 P I
X 8 8 300 100 100 L 40 40 1 1 P I
X 9 9 0 0 100 R 40 40 1 1 P I
X 10 10 300 0 100 L 40 40 1 1 P I
X 11 11 0 -100 100 R 40 40 1 1 P I
X 12 12 300 -100 100 L 40 40 1 1 P I
X 13 13 0 -200 100 R 40 40 1 1 P I
X 14 14 300 -200 100 L 40 40 1 1 P I
X 15 15 0 -300 100 R 40 40 1 1 P I
X 16 16 300 -300 100 L 40 40 1 1 P I
X 17 17 0 -400 100 R 40 40 1 1 P I
X 18 18 300 -400 100 L 40 40 1 1 P I
X 19 19 0 -500 100 R 40 40 1 1 P I
X 20 20 300 -500 100 L 40 40 1 1 P I
ENDDRAW
ENDDEF

#
# Dev Name: CON_HEADER_PRG_AVR_ICSP
# Package Name: HEADER_PRG_2X03
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF CON_HEADER_PRG_AVR_ICSP J 0 40 N N 1 L N
F0 "J" -350 230 50 H V L B
F1 "CON_HEADER_PRG_AVR_ICSP" 0 0 50 H V L B
F2 "dp_devices-HEADER_PRG_2X03" 0 150 50 H I C C
DRAW
P 2 1 0 0 -350 -200 -350 200
P 2 1 0 0 -350 200 350 200
P 2 1 0 0 350 200 350 -200
P 2 1 0 0 350 -200 -350 -200
T 0 -110 105 50 0 1 0 MISO
T 0 -115 5 50 0 1 0 SCK
T 0 -115 -95 50 0 1 0 RST
T 0 140 105 50 0 1 0 +V
T 0 90 5 50 0 1 0 MOSI
T 0 115 -95 50 0 1 0 GND
X +V 2 300 100 100 L 40 40 1 1 P I
X GND 6 300 -100 100 L 40 40 1 1 P I
X MISO 1 -300 100 100 R 40 40 1 1 P I
X MOSI 4 300 0 100 L 40 40 1 1 P I
X RST 5 -300 -100 100 R 40 40 1 1 P I
X SCK 3 -300 0 100 R 40 40 1 1 P I
ENDDRAW
ENDDEF

#
# Dev Name: CON_HEADER_PRG_MSP_SBW
# Package Name: HEADER_PRG_1X04
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF CON_HEADER_PRG_MSP_SBW J 0 40 N N 1 L N
F0 "J" -250 230 50 H V L B
F1 "CON_HEADER_PRG_MSP_SBW" 0 0 50 H V L B
F2 "dp_devices-HEADER_PRG_1X04" 0 150 50 H I C C
DRAW
P 2 1 0 0 -250 -300 -250 200
P 2 1 0 0 -250 200 250 200
P 2 1 0 0 250 200 250 -300
P 2 1 0 0 250 -300 -250 -300
T 0 40 105 50 0 1 0 SBWTCK
T 0 45 5 50 0 1 0 SBWTDIO
T 0 -40 -95 50 0 1 0 +V
T 0 -15 -195 50 0 1 0 GND
X +V 3 -200 -100 100 R 40 40 1 1 P I
X GND 4 -200 -200 100 R 40 40 1 1 P I
X SBWTCK 1 -200 100 100 R 40 40 1 1 P I
X SBWTDIO 2 -200 0 100 R 40 40 1 1 P I
ENDDRAW
ENDDEF

#
# Dev Name: CON_HEADER_PRG_PIC_ICSPA
# Package Name: HEADER_PRG_1X05
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF CON_HEADER_PRG_PIC_ICSPA J 0 40 N N 1 L N
F0 "J" -162 325 50 H V L B
F1 "CON_HEADER_PRG_PIC_ICSPA" 0 0 50 H V L B
F2 "dp_devices-HEADER_PRG_1X05" 0 150 50 H I C C
DRAW
P 2 1 0 0 -160 -300 -160 300
P 2 1 0 0 -160 300 250 300
P 2 1 0 0 250 300 250 -300
P 2 1 0 0 250 -300 -160 -300
T 0 145 195 50 0 1 0 !MCLR
T 0 70 105 50 0 1 0 +V
T 0 95 5 50 0 1 0 GND
T 0 95 -95 50 0 1 0 PGD
T 0 95 -195 50 0 1 0 PGC
X +V 2 -100 100 100 R 40 40 1 1 P I
X /MCLR 1 -100 200 100 R 40 40 1 1 P I
X GND 3 -100 0 100 R 40 40 1 1 P I
X PGC 5 -100 -200 100 R 40 40 1 1 P I
X PGD 4 -100 -100 100 R 40 40 1 1 P I
ENDDRAW
ENDDEF

#
# Dev Name: CON_HEADER_PRG_PIC_ICSPB
# Package Name: HEADER_PRG_1X05_ICSP_B
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF CON_HEADER_PRG_PIC_ICSPB J 0 40 N N 1 L N
F0 "J" -162 325 50 H V L B
F1 "CON_HEADER_PRG_PIC_ICSPB" 0 0 50 H V L B
F2 "dp_devices-HEADER_PRG_1X05_ICSP_B" 0 150 50 H I C C
DRAW
P 2 1 0 0 -160 -300 -160 300
P 2 1 0 0 -160 300 250 300
P 2 1 0 0 250 300 250 -300
P 2 1 0 0 250 -300 -160 -300
T 0 145 195 50 0 1 0 !MCLR
T 0 70 105 50 0 1 0 +V
T 0 95 5 50 0 1 0 GND
T 0 95 -95 50 0 1 0 PGD
T 0 95 -195 50 0 1 0 PGC
X +V 2 -100 100 100 R 40 40 1 1 P I
X /MCLR 1 -100 200 100 R 40 40 1 1 P I
X GND 3 -100 0 100 R 40 40 1 1 P I
X PGC 5 -100 -200 100 R 40 40 1 1 P I
X PGD 4 -100 -100 100 R 40 40 1 1 P I
ENDDRAW
ENDDEF

#
# Dev Name: CON_HEADER_PRG_XILINX_JTAG6
# Package Name: HEADER_PRG_1X06
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF CON_HEADER_PRG_XILINX_JTAG6 J 0 40 N N 1 L N
F0 "J" -50 350 50 H V L B
F1 "CON_HEADER_PRG_XILINX_JTAG6" 0 0 50 H V L B
F2 "dp_devices-HEADER_PRG_1X06" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 -400 -50 300
P 2 1 0 0 -50 300 300 300
P 2 1 0 0 300 300 300 -400
P 2 1 0 0 300 -400 -50 -400
T 0 195 -5 50 0 1 0 TCK
T 0 175 200 50 0 1 0 +V
T 0 200 100 50 0 1 0 GND
T 0 195 -95 50 0 1 0 TDO
T 0 195 -195 50 0 1 0 TDI
T 0 195 -295 50 0 1 0 TMS
X +V 1 0 200 100 R 40 40 1 1 P I
X GND 2 0 100 100 R 40 40 1 1 P I
X TCK 3 0 0 100 R 40 40 1 1 P I
X TDI 6 0 -200 100 R 40 40 1 1 P I
X TDO 4 0 -100 100 R 40 40 1 1 P I
X TMS 5 0 -300 100 R 40 40 1 1 P I
ENDDRAW
ENDDEF

#
# Dev Name: CON_TERMINAL_BLOCK_02-5MM
# Package Name: TERMINAL_BLOCK_2P_5
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF CON_TERMINAL_BLOCK_02-5MM J 0 40 N N 1 L N
F0 "J" -50 150 50 H V L B
F1 "CON_TERMINAL_BLOCK_02-5MM" 0 0 50 H V L B
F2 "dp_devices-TERMINAL_BLOCK_2P_5" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 100 150 100
P 2 1 0 0 150 100 150 -200
P 2 1 0 0 150 -200 -50 -200
P 2 1 0 0 -50 -200 -50 100
X 1 1 0 0 100 R 40 40 1 1 P I
X 2 2 0 -100 100 R 40 40 1 1 P I
ENDDRAW
ENDDEF

#
# Dev Name: CON_TERMINAL_BLOCK_03-5MM
# Package Name: TERMINAL_BLOCK_3P_5
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF CON_TERMINAL_BLOCK_03-5MM J 0 40 N N 1 L N
F0 "J" -50 250 50 H V L B
F1 "CON_TERMINAL_BLOCK_03-5MM" 0 0 50 H V L B
F2 "dp_devices-TERMINAL_BLOCK_3P_5" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 200 150 200
P 2 1 0 0 150 200 150 -200
P 2 1 0 0 150 -200 -50 -200
P 2 1 0 0 -50 -200 -50 200
X 1 1 0 100 100 R 40 40 1 1 B I
X 2 2 0 0 100 R 40 40 1 1 B I
X 3 3 0 -100 100 R 40 40 1 1 B I
ENDDRAW
ENDDEF

#
# Dev Name: DIODE-DO-214AC
# Package Name: DO-214AC
# Dev Tech: ''
# Dev Prefix: D
# Gate count = 1
#
DEF DIODE-DO-214AC D 0 40 N N 1 L N
F0 "D" 100 19 50 H V L B
F1 "DIODE-DO-214AC" 100 -91 50 H V L B
F2 "dp_devices-DO-214AC" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 -50 50 0
P 2 1 0 0 50 0 -50 50
P 2 1 0 0 50 50 50 0
P 2 1 0 0 -50 50 -50 -50
P 2 1 0 0 50 0 50 -50
X A 2 -100 0 100 R 40 40 1 1 P 
X C 1 100 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: DIODE-DO323
# Package Name: DO323
# Dev Tech: ''
# Dev Prefix: D
# Gate count = 1
#
DEF DIODE-DO323 D 0 40 N N 1 L N
F0 "D" 100 19 50 H V L B
F1 "DIODE-DO323" 100 -91 50 H V L B
F2 "dp_devices-DO323" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 -50 50 0
P 2 1 0 0 50 0 -50 50
P 2 1 0 0 50 50 50 0
P 2 1 0 0 -50 50 -50 -50
P 2 1 0 0 50 0 50 -50
X A A -100 0 100 R 40 40 1 1 P 
X C C 100 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: DIODE-SOD-123
# Package Name: SOD-123
# Dev Tech: ''
# Dev Prefix: D
# Gate count = 1
#
DEF DIODE-SOD-123 D 0 40 N N 1 L N
F0 "D" 100 19 50 H V L B
F1 "DIODE-SOD-123" 100 -91 50 H V L B
F2 "dp_devices-SOD-123" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 -50 50 0
P 2 1 0 0 50 0 -50 50
P 2 1 0 0 50 50 50 0
P 2 1 0 0 -50 50 -50 -50
P 2 1 0 0 50 0 50 -50
X A A -100 0 100 R 40 40 1 1 P 
X C C 100 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: DIODE-SOT23
# Package Name: SOT-23
# Dev Tech: ''
# Dev Prefix: D
# Gate count = 1
#
DEF DIODE-SOT23 D 0 40 N N 1 L N
F0 "D" 100 19 50 H V L B
F1 "DIODE-SOT23" 100 -91 50 H V L B
F2 "dp_devices-SOT-23" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 -50 50 0
P 2 1 0 0 50 0 -50 50
P 2 1 0 0 50 50 50 0
P 2 1 0 0 -50 50 -50 -50
P 2 1 0 0 50 0 50 -50
X A 1 -100 0 100 R 40 40 1 1 P 
X C 3 100 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: DIODE_PHOTO_QSE15X
# Package Name: QSE15X
# Dev Tech: ''
# Dev Prefix: D
# Gate count = 1
#
DEF DIODE_PHOTO_QSE15X D 0 40 N N 1 L N
F0 "D" -125 325 50 H V L B
F1 "DIODE_PHOTO_QSE15X" -125 -400 50 H V L B
F2 "dp_devices-QSE15X" 0 150 50 H I C C
DRAW
P 2 1 0 0 -120 300 200 300
P 2 1 0 0 200 300 200 -300
P 2 1 0 0 200 -300 -120 -300
P 2 1 0 0 -120 -300 -120 -150
P 2 1 0 0 -120 -150 -120 150
P 2 1 0 0 -120 150 -120 300
P 2 1 0 0 -300 200 -500 400
P 2 1 0 0 -400 0 -600 200
P 2 1 0 0 -400 100 -400 0
P 2 1 0 0 -400 0 -500 0
P 2 1 0 0 -500 0 -400 100
P 2 1 0 0 -300 300 -300 200
P 2 1 0 0 -300 200 -400 200
P 2 1 0 0 -400 200 -300 300
P 2 1 0 0 -120 150 -90 150
P 2 1 0 0 -90 150 -90 -150
P 2 1 0 0 -90 -150 -120 -150
X GND 3 400 -200 200 L 40 40 1 1 W 
X OUT 2 400 0 200 L 40 40 1 1 O 
X VCC 1 400 200 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: DISP_7SEG
# Package Name: DISP_7SEG
# Dev Tech: ''
# Dev Prefix: 7SEG
# Gate count = 1
#
DEF DISP_7SEG 7SEG 0 40 N N 1 L N
F0 "7SEG" -100 525 50 H V L B
F1 "DISP_7SEG" -100 -500 50 H V L B
F2 "dp_devices-DISP_7SEG" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 500 600 500
P 2 1 0 0 600 500 600 -400
P 2 1 0 0 600 -400 -100 -400
P 2 1 0 0 -100 -400 -100 500
P 2 1 0 0 150 -160 150 40
P 2 1 0 0 150 40 150 240
P 2 1 0 0 150 240 350 240
P 2 1 0 0 350 240 350 40
P 2 1 0 0 350 40 350 -160
P 2 1 0 0 350 -160 150 -160
P 2 1 0 0 150 40 350 40
X A A -300 400 200 R 40 40 1 1 B 
X B B -300 300 200 R 40 40 1 1 B 
X C C -300 200 200 R 40 40 1 1 B 
X C1 C1 800 200 200 L 40 40 1 1 B 
X C2 C2 800 0 200 L 40 40 1 1 B 
X D D -300 100 200 R 40 40 1 1 B 
X DP DP -300 -300 200 R 40 40 1 1 B 
X E E -300 0 200 R 40 40 1 1 B 
X F F -300 -100 200 R 40 40 1 1 B 
X G G -300 -200 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: DISP_IN12A
# Package Name: DISP_IN-12_SOCKET
# Dev Tech: ''
# Dev Prefix: DISP
# Gate count = 1
#
DEF DISP_IN12A DISP 0 40 N N 1 L N
F0 "DISP" -200 700 50 H V L B
F1 "DISP_IN12A" -200 600 50 H V L B
F2 "dp_devices-DISP_IN-12_SOCKET" 0 150 50 H I C C
DRAW
P 2 1 0 0 -150 -500 -150 400
P 2 1 0 0 200 400 200 -500
A 25 400 175 -3599 -1801 1 1 0 N 200 400 -150 400
A 25 -500 175 -1799 -1 1 1 0 N -150 -500 200 -500
P 2 1 0 0 100 -400 100 450
P 2 1 0 0 -100 425 -100 375
P 2 1 0 0 -100 325 -100 275
P 2 1 0 0 -100 225 -100 175
P 2 1 0 0 -100 125 -100 75
P 2 1 0 0 -100 25 -100 -25
P 2 1 0 0 -100 -75 -100 -125
P 2 1 0 0 -100 -175 -100 -225
P 2 1 0 0 -100 -275 -100 -325
P 2 1 0 0 -100 -375 -100 -425
P 2 1 0 0 -100 -475 -100 -525
T 0 -17 410 70 0 1 0 K0
T 0 -17 310 70 0 1 0 K1
T 0 -17 210 70 0 1 0 K2
T 0 -17 110 70 0 1 0 K3
T 0 -17 10 70 0 1 0 K4
T 0 -17 -90 70 0 1 0 K5
T 0 -17 -190 70 0 1 0 K6
T 0 -17 -290 70 0 1 0 K7
T 0 257 50 70 0 1 0 A
T 0 -17 -390 70 0 1 0 K8
T 0 -17 -490 70 0 1 0 K9
X ANODE 1 300 0 200 L 40 40 1 1 I 
X K0 2 -300 400 200 R 40 40 1 1 I 
X K1 11 -300 300 200 R 40 40 1 1 I 
X K2 10 -300 200 200 R 40 40 1 1 I 
X K3 9 -300 100 200 R 40 40 1 1 I 
X K4 8 -300 0 200 R 40 40 1 1 I 
X K5 7 -300 -100 200 R 40 40 1 1 I 
X K6 6 -300 -200 200 R 40 40 1 1 I 
X K7 5 -300 -300 200 R 40 40 1 1 I 
X K8 4 -300 -400 200 R 40 40 1 1 I 
X K9 3 -300 -500 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: DISP_LCD-4X20
# Package Name: DISP_LCD_4X20
# Dev Tech: ''
# Dev Prefix: LCD
# Gate count = 1
#
DEF DISP_LCD-4X20 LCD 0 40 N N 1 L N
F0 "LCD" 0 0 50 H V C C
F1 "DISP_LCD-4X20" 0 0 50 H V C C
F2 "dp_devices-DISP_LCD_4X20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -800 400 900 400
P 2 1 0 0 900 400 900 -300
P 2 1 0 0 900 -300 -800 -300
P 2 1 0 0 -800 -300 -800 400
P 2 1 0 0 -700 300 800 300
P 2 1 0 0 800 300 800 100
P 2 1 0 0 800 100 -700 100
P 2 1 0 0 -700 100 -700 300
T 0 120 200 100 0 1 0 LCD~DISPLAY
X A 15 700 -400 100 U 40 40 1 1 w 
X CONTR 3 -500 -400 100 U 40 40 1 1 I 
X D0 7 -100 -400 100 U 40 40 1 1 I 
X D1 8 0 -400 100 U 40 40 1 1 I 
X D2 9 100 -400 100 U 40 40 1 1 I 
X D3 10 200 -400 100 U 40 40 1 1 I 
X D4 11 300 -400 100 U 40 40 1 1 I 
X D5 12 400 -400 100 U 40 40 1 1 I 
X D6 13 500 -400 100 U 40 40 1 1 I 
X D7 14 600 -400 100 U 40 40 1 1 I 
X E 6 -200 -400 100 U 40 40 1 1 I 
X GND 1 -700 -400 100 U 40 40 1 1 w 
X K 16 800 -400 100 U 40 40 1 1 w 
X R/W 5 -300 -400 100 U 40 40 1 1 I 
X RS 4 -400 -400 100 U 40 40 1 1 I 
X VCC 2 -600 -400 100 U 40 40 1 1 w 
ENDDRAW
ENDDEF

#
# Dev Name: DISP_OLED_96X16
# Package Name: OLED96X16
# Dev Tech: ''
# Dev Prefix: DISP
# Gate count = 1
#
DEF DISP_OLED_96X16 DISP 0 40 N N 1 L N
F0 "DISP" -100 525 50 H V L B
F1 "DISP_OLED_96X16" -100 -500 50 H V L B
F2 "dp_devices-OLED96X16" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 500 1100 500
P 2 1 0 0 1100 500 1100 -400
P 2 1 0 0 1100 -400 -100 -400
P 2 1 0 0 -100 -400 -100 500
T 0 700 275 150 0 1 0 OLED
T 0 675 -25 150 0 1 0 96x16
X IREF 5 -300 0 200 R 40 40 1 1 B 
X RES# 2 -300 300 200 R 40 40 1 1 B 
X SCL 3 -300 200 200 R 40 40 1 1 B 
X SDA 4 -300 100 200 R 40 40 1 1 B 
X VCC 7 -300 -200 200 R 40 40 1 1 B 
X VCOMH 6 -300 -100 200 R 40 40 1 1 B 
X VDD 8 -300 -300 200 R 40 40 1 1 B 
X VSS 1 -300 400 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: DISP_TFT18
# Package Name: TFT18
# Dev Tech: ''
# Dev Prefix: 
# Gate count = 1
#
DEF DISP_TFT18 ?? 0 40 N N 1 L N
DRAW
P 2 1 0 0 -400 700 -400 -800
P 2 1 0 0 -400 -800 1200 -800
P 2 1 0 0 1200 -800 1200 700
P 2 1 0 0 1200 700 -400 700
P 2 1 0 0 0 600 1100 600
P 2 1 0 0 1100 600 1100 -700
P 2 1 0 0 1100 -700 0 -700
P 2 1 0 0 0 -700 0 600
X CS 12 -600 -500 200 R 40 40 1 1 B 
X GND1 2 -600 500 200 R 40 40 1 1 B 
X GND2 5 -600 200 200 R 40 40 1 1 B 
X GND3 13 -600 -600 200 R 40 40 1 1 B 
X LEDA 4 -600 300 200 R 40 40 1 1 B 
X LEDK 3 -600 400 200 R 40 40 1 1 B 
X NC1 1 -600 600 200 R 40 40 1 1 B 
X NC2 14 -600 -700 200 R 40 40 1 1 B 
X RS 7 -600 0 200 R 40 40 1 1 B 
X RST 6 -600 100 200 R 40 40 1 1 B 
X SCL 9 -600 -200 200 R 40 40 1 1 B 
X SDA 8 -600 -100 200 R 40 40 1 1 B 
X VCC1 10 -600 -300 200 R 40 40 1 1 B 
X VCC2 11 -600 -400 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: DISP_VFD_IV-22
# Package Name: DISP_IN-12_SOCKET
# Dev Tech: ''
# Dev Prefix: DISP
# Gate count = 1
#
DEF DISP_VFD_IV-22 DISP 0 40 N N 1 L N
F0 "DISP" -200 700 50 H V L B
F1 "DISP_VFD_IV-22" -200 600 50 H V L B
F2 "dp_devices-DISP_IN-12_SOCKET" 0 150 50 H I C C
DRAW
P 2 1 0 0 -150 -300 -150 400
P 2 1 0 0 200 400 200 -300
A 25 400 175 -3599 -1801 1 1 0 N 200 400 -150 400
A 25 -300 175 -1799 -1 1 1 0 N -150 -300 200 -300
A 100 50 50 -2699 -901 1 1 0 N 100 100 100 0
P 2 1 0 0 0 -400 0 450
P 2 1 0 0 -100 425 -100 375
P 2 1 0 0 -100 325 -100 275
P 2 1 0 0 -100 225 -100 175
P 2 1 0 0 -100 125 -100 75
P 2 1 0 0 -100 25 -100 -25
P 2 1 0 0 -100 -75 -100 -125
P 2 1 0 0 -100 -175 -100 -225
P 2 1 0 0 -100 -275 -100 -325
T 0 -52 410 70 0 1 0 A
T 0 -52 310 70 0 1 0 B
T 0 -52 210 70 0 1 0 C
T 0 -52 110 70 0 1 0 D
T 0 -52 10 70 0 1 0 E
T 0 -52 -90 70 0 1 0 F
T 0 -52 -190 70 0 1 0 G
T 0 -52 -290 70 0 1 0 H
T 1 112 325 50 0 1 0 FILAMENT
T 1 47 -238 56 0 1 0 GRID
X A 7 -300 400 200 R 40 40 1 1 I 
X B 8 -300 300 200 R 40 40 1 1 I 
X C 4 -300 200 200 R 40 40 1 1 I 
X D 3 -300 100 200 R 40 40 1 1 I 
X E 10 -300 0 200 R 40 40 1 1 I 
X F 2 -300 -100 200 R 40 40 1 1 I 
X FA 5 300 100 200 L 40 40 1 1 W 
X FB 12 300 0 200 L 40 40 1 1 W 
X G 11 -300 -200 200 R 40 40 1 1 I 
X GRID 6 0 -600 200 U 40 40 1 1 I 
X H 1 -300 -300 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: ENCODER_SW1-PEC12
# Package Name: PEC12_INCREMENTAL_ENCODER
# Dev Tech: ''
# Dev Prefix: SW
# Gate count = 2
#
DEF ENCODER_SW1-PEC12 SW 0 40 N N 2 L N
F0 "SW" -100 300 50 H V L B
F1 "ENCODER_SW1-PEC12" -100 200 50 H V L B
F2 "dp_devices-PEC12_INCREMENTAL_ENCODER" 0 150 50 H I C C
DRAW
P 2 1 0 0 75 100 100 100
P 2 1 0 0 -100 100 75 150
P 2 1 0 0 75 -100 100 -100
P 2 1 0 0 -100 -100 75 -50
P 2 1 0 0 100 100 200 100
P 2 1 0 0 200 100 200 -100
P 2 1 0 0 200 -100 100 -100
C -100 100 5 1 1 0 F
C 100 100 5 1 1 0 F
C -100 -100 5 1 1 0 F
C 100 -100 5 1 1 0 F
X A A -200 100 100 R 40 40 1 1 P 
X B B -200 -100 100 R 40 40 1 1 P 
X C C 300 0 100 L 40 40 1 1 P 
P 2 2 0 0 75 -100 100 -100
P 2 2 0 0 75 75 75 25
P 2 2 0 0 -75 75 -75 25
P 2 2 0 0 75 75 0 75
P 2 2 0 0 0 75 -75 75
P 2 2 0 0 0 0 0 -25
P 2 2 0 0 0 -50 0 -75
P 2 2 0 0 0 75 0 25
P 2 2 0 0 -100 -100 75 -50
C -100 -100 5 2 1 0 F
C 100 -100 5 2 1 0 F
X 1 P1 -200 -100 100 R 40 40 2 1 P 
X 2 P2 200 -100 100 L 40 40 2 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: FERRITE-0402
# Package Name: FB402
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF FERRITE-0402 L 0 40 N N 1 L N
F0 "L" 100 250 50 H V L B
F1 "FERRITE-0402" 100 -250 50 H V L B
F2 "dp_devices-FB402" 0 150 50 H I C C
DRAW
P 2 1 0 0 -80 -200 -80 200
S -50 -200 50 200 1 1 0 F
X 1 1 0 300 100 D 40 40 1 1 P 
X 2 2 0 -300 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: FERRITE-0603
# Package Name: FB603
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF FERRITE-0603 L 0 40 N N 1 L N
F0 "L" 100 250 50 H V L B
F1 "FERRITE-0603" 100 -250 50 H V L B
F2 "dp_devices-FB603" 0 150 50 H I C C
DRAW
P 2 1 0 0 -80 -200 -80 200
S -50 -200 50 200 1 1 0 F
X 1 1 0 300 100 D 40 40 1 1 P 
X 2 2 0 -300 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: FERRITE-0805
# Package Name: FB805
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF FERRITE-0805 L 0 40 N N 1 L N
F0 "L" 100 250 50 H V L B
F1 "FERRITE-0805" 100 -250 50 H V L B
F2 "dp_devices-FB805" 0 150 50 H I C C
DRAW
P 2 1 0 0 -80 -200 -80 200
S -50 -200 50 200 1 1 0 F
X 1 1 0 300 100 D 40 40 1 1 P 
X 2 2 0 -300 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: FERRITE-1206
# Package Name: FB1206
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF FERRITE-1206 L 0 40 N N 1 L N
F0 "L" 100 250 50 H V L B
F1 "FERRITE-1206" 100 -250 50 H V L B
F2 "dp_devices-FB1206" 0 150 50 H I C C
DRAW
P 2 1 0 0 -80 -200 -80 200
S -50 -200 50 200 1 1 0 F
X 1 1 0 300 100 D 40 40 1 1 P 
X 2 2 0 -300 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: FRAME_DINA4_L
# Package Name: DP_LOGO
# Dev Tech: ''
# Dev Prefix: 
# Gate count = 2
#
DEF FRAME_DINA4_L ?? 0 40 N N 2 L N
DRAW
P 2 1 0 0 0 7100 0 5250
P 2 1 0 0 0 3550 0 1850
P 2 1 0 0 0 1850 0 0
P 2 1 0 0 150 6950 150 5250
P 2 1 0 0 150 5250 150 3550
P 2 1 0 0 150 3550 150 1850
P 2 1 0 0 150 1850 150 150
P 2 1 0 0 0 5250 150 5250
P 2 1 0 0 0 3550 150 3550
P 2 1 0 0 0 1850 150 1850
P 2 1 0 0 0 0 2675 0
P 2 1 0 0 2675 0 5200 0
P 2 1 0 0 7725 0 10400 0
P 2 1 0 0 150 150 2675 150
P 2 1 0 0 2675 150 5200 150
P 2 1 0 0 5200 150 7725 150
P 2 1 0 0 7725 150 10250 150
P 2 1 0 0 2675 0 2675 150
P 2 1 0 0 5200 0 5200 150
P 2 1 0 0 7725 0 7725 150
P 2 1 0 0 10400 0 10400 1850
P 2 1 0 0 10400 1850 10400 3550
P 2 1 0 0 10400 5250 10400 7100
P 2 1 0 0 10250 150 10250 1850
P 2 1 0 0 10250 1850 10250 3550
P 2 1 0 0 10250 3550 10250 5250
P 2 1 0 0 10250 5250 10250 6950
P 2 1 0 0 10400 5250 10250 5250
P 2 1 0 0 10400 3550 10250 3550
P 2 1 0 0 10400 1850 10250 1850
P 2 1 0 0 10400 7100 7725 7100
P 2 1 0 0 7725 7100 5200 7100
P 2 1 0 0 5200 7100 2675 7100
P 2 1 0 0 2675 7100 0 7100
P 2 1 0 0 10250 6950 7725 6950
P 2 1 0 0 7725 6950 5200 6950
P 2 1 0 0 5200 6950 2675 6950
P 2 1 0 0 2675 6950 150 6950
P 2 1 0 0 2675 7100 2675 6950
P 2 1 0 0 5200 7100 5200 6950
P 2 1 0 0 7725 7100 7725 6950
P 2 1 0 0 0 5250 0 3550
P 2 1 0 0 5200 0 7725 0
P 2 1 0 0 10400 3550 10400 5250
P 2 1 0 0 7725 7100 2675 7100
T 0 74 6099 103 0 1 0 A
T 0 74 4399 103 0 1 0 B
T 0 74 2699 103 0 1 0 C
T 0 74 999 103 0 1 0 D
T 0 1412 74 103 0 1 0 1
T 0 3937 74 103 0 1 0 2
T 0 6462 74 103 0 1 0 3
T 0 8987 74 103 0 1 0 4
T 0 10324 6099 103 0 1 0 A
T 0 10324 4399 103 0 1 0 B
T 0 10324 2699 103 0 1 0 C
T 0 10324 999 103 0 1 0 D
T 0 1412 7024 103 0 1 0 1
T 0 3937 7024 103 0 1 0 2
T 0 6462 7024 103 0 1 0 3
T 0 8987 7024 103 0 1 0 4
T 0 74 6099 103 0 1 0 A
T 0 74 4399 103 0 1 0 B
T 0 74 2699 103 0 1 0 C
T 0 74 999 103 0 1 0 D
T 0 1412 74 103 0 1 0 1
T 0 3937 74 103 0 1 0 2
T 0 6462 74 103 0 1 0 3
T 0 8987 74 103 0 1 0 4
T 0 10324 6099 103 0 1 0 A
T 0 10324 4399 103 0 1 0 B
T 0 10324 2699 103 0 1 0 C
T 0 10324 999 103 0 1 0 D
T 0 1412 7024 103 0 1 0 1
T 0 3937 7024 103 0 1 0 2
T 0 6462 7024 103 0 1 0 3
T 0 8987 7024 103 0 1 0 4
P 6 2 1 0     350 1225 400 1225 400 1225 375 1075 375 1075 350 1225 F
P 6 2 1 0     350 1225 375 1250 375 1250 400 1225 400 1225 350 1225 F
P 8 2 1 0      375 1000 400 1025 400 1025 375 1050 375 1050 350 1025 350 1025 375 1000 F
P 2 2 0 0 0 0 2800 0
P 2 2 0 0 4000 600 3450 600
P 2 2 0 0 0 0 0 200
P 2 2 0 0 0 200 2800 200
P 2 2 0 0 0 200 0 600
P 2 2 0 0 4000 600 4000 200
P 2 2 0 0 2800 200 2800 0
P 2 2 0 0 2800 200 3450 200
P 2 2 0 0 2800 0 4000 0
P 2 2 0 0 3450 600 3450 200
P 2 2 0 0 3450 600 0 600
P 2 2 0 0 3450 200 4000 200
P 2 2 0 0 4000 200 4000 0
P 2 2 0 0 0 600 0 900
P 2 2 0 0 4000 1400 0 1400
P 2 2 0 0 4000 1400 4000 900
P 2 2 0 0 0 900 4000 900
P 2 2 0 0 0 900 0 1400
P 2 2 0 0 4000 900 4000 600
P 2 2 0 0 175 950 150 975
P 2 2 0 0 150 975 350 1350
P 2 2 0 0 350 1350 400 1350
P 2 2 0 0 400 1350 600 975
P 2 2 0 0 600 975 575 950
P 2 2 0 0 575 950 175 950
T 0 300 100 100 0 2 0 Date:
T 0 1250 100 100 0 2 0 >LAST_DATE_TIME
T 0 3150 100 100 0 2 0 Sheet:
T 0 3700 100 100 0 2 0 >SHEET
T 0 3700 500 100 0 2 0 REV:
T 0 350 800 100 0 2 0 TITLE:
T 0 450 500 100 0 2 0 Project:
T 0 1350 800 100 0 2 0 >DRAWING_NAME
T 0 1100 1300 100 0 2 0 >LICENSE
T 0 950 1150 100 0 2 0 >URL1
T 0 950 1000 100 0 2 0 >URL2
T 0 450 300 100 0 2 0 >PROJECT
ENDDRAW
ENDDEF

#
# Dev Name: FUSE_PTC-0805
# Package Name: PTC0805
# Dev Tech: ''
# Dev Prefix: F
# Gate count = 1
#
DEF FUSE_PTC-0805 F 0 40 N N 1 L N
F0 "F" -150 82 50 H V L B
F1 "FUSE_PTC-0805" -150 -157 50 H V L B
F2 "dp_devices-PTC0805" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -35 100 -35
P 2 1 0 0 100 35 -100 35
P 2 1 0 0 100 -35 100 35
P 2 1 0 0 -100 -35 -100 35
P 2 1 0 0 66 66 98 66
P 2 1 0 0 66 66 -66 -66
P 2 1 0 0 -66 -66 -98 -66
X 1 1 -200 0 100 R 40 40 1 1 P 
X 2 2 200 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: FUSE_PTC-1812
# Package Name: PTC1812L
# Dev Tech: ''
# Dev Prefix: F
# Gate count = 1
#
DEF FUSE_PTC-1812 F 0 40 N N 1 L N
F0 "F" -150 82 50 H V L B
F1 "FUSE_PTC-1812" -150 -157 50 H V L B
F2 "dp_devices-PTC1812L" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -35 100 -35
P 2 1 0 0 100 35 -100 35
P 2 1 0 0 100 -35 100 35
P 2 1 0 0 -100 -35 -100 35
P 2 1 0 0 66 66 98 66
P 2 1 0 0 66 66 -66 -66
P 2 1 0 0 -66 -66 -98 -66
X 1 1 -200 0 100 R 40 40 1 1 P 
X 2 2 200 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: IC_74AC573
# Package Name: SOIC-20
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF IC_74AC573 IC 0 40 N N 2 L N
F0 "IC" -300 625 50 H V L B
F1 "IC_74AC573" -300 -700 50 H V L B
F2 "dp_devices-SOIC-20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 600 -300 -600
P 2 1 0 0 300 -600 -300 -600
P 2 1 0 0 300 -600 300 600
P 2 1 0 0 -300 600 300 600
X !OE 1 -400 -400 100 R 40 40 1 1 I I
X 1D 2 -400 -200 100 R 40 40 1 1 B 
X 1Q 19 400 -200 100 L 40 40 1 1 B 
X 2D 3 -400 -100 100 R 40 40 1 1 B 
X 2Q 18 400 -100 100 L 40 40 1 1 B 
X 3D 4 -400 0 100 R 40 40 1 1 B 
X 3Q 17 400 0 100 L 40 40 1 1 B 
X 4D 5 -400 100 100 R 40 40 1 1 B 
X 4Q 16 400 100 100 L 40 40 1 1 B 
X 5D 6 -400 200 100 R 40 40 1 1 B 
X 5Q 15 400 200 100 L 40 40 1 1 B 
X 6D 7 -400 300 100 R 40 40 1 1 B 
X 6Q 14 400 300 100 L 40 40 1 1 B 
X 7D 8 -400 400 100 R 40 40 1 1 B 
X 7Q 13 400 400 100 L 40 40 1 1 B 
X 8D 9 -400 500 100 R 40 40 1 1 B 
X 8Q 12 400 500 100 L 40 40 1 1 B 
X LE 11 -400 -500 100 R 40 40 1 1 I 
X GND 10 0 -500 200 U 40 40 2 1 w 
X V+ 20 0 500 200 D 40 40 2 1 w 
ENDDRAW
ENDDEF

#
# Dev Name: IC_74HC595-DIP-16
# Package Name: DIL16
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF IC_74HC595-DIP-16 IC 0 40 N N 2 L N
F0 "IC" -300 537 50 H V L B
F1 "IC_74HC595-DIP-16" -300 -700 50 H V L B
F2 "dp_devices-DIL16" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 500 -300 -600
P 2 1 0 0 -300 -600 300 -600
P 2 1 0 0 300 -600 300 500
P 2 1 0 0 300 500 -300 500
X !MR 10 -500 -400 200 R 40 40 1 1 I I
X !OE 13 -500 -500 200 R 40 40 1 1 I I
X DS 14 -500 0 200 R 40 40 1 1 I 
X Q0 15 500 200 200 L 40 40 1 1 O 
X Q1 1 500 100 200 L 40 40 1 1 O 
X Q2 2 500 0 200 L 40 40 1 1 O 
X Q3 3 500 -100 200 L 40 40 1 1 O 
X Q4 4 500 -200 200 L 40 40 1 1 O 
X Q5 5 500 -300 200 L 40 40 1 1 O 
X Q6 6 500 -400 200 L 40 40 1 1 O 
X Q7 7 500 -500 200 L 40 40 1 1 O 
X Q7S 9 500 400 200 L 40 40 1 1 O 
X SHCP 11 -500 300 200 R 40 40 1 1 I 
X STCP 12 -500 200 200 R 40 40 1 1 I 
X GND 8 0 -500 200 U 40 40 2 1 w 
X V+ 16 0 500 200 D 40 40 2 1 w 
ENDDRAW
ENDDEF

#
# Dev Name: IC_74HC595-SOIC-16
# Package Name: SOIC-16
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF IC_74HC595-SOIC-16 IC 0 40 N N 2 L N
F0 "IC" -300 537 50 H V L B
F1 "IC_74HC595-SOIC-16" -300 -700 50 H V L B
F2 "dp_devices-SOIC-16" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 500 -300 -600
P 2 1 0 0 -300 -600 300 -600
P 2 1 0 0 300 -600 300 500
P 2 1 0 0 300 500 -300 500
X !MR 10 -500 -400 200 R 40 40 1 1 I I
X !OE 13 -500 -500 200 R 40 40 1 1 I I
X DS 14 -500 0 200 R 40 40 1 1 I 
X Q0 15 500 200 200 L 40 40 1 1 O 
X Q1 1 500 100 200 L 40 40 1 1 O 
X Q2 2 500 0 200 L 40 40 1 1 O 
X Q3 3 500 -100 200 L 40 40 1 1 O 
X Q4 4 500 -200 200 L 40 40 1 1 O 
X Q5 5 500 -300 200 L 40 40 1 1 O 
X Q6 6 500 -400 200 L 40 40 1 1 O 
X Q7 7 500 -500 200 L 40 40 1 1 O 
X Q7S 9 500 400 200 L 40 40 1 1 O 
X SHCP 11 -500 300 200 R 40 40 1 1 I 
X STCP 12 -500 200 200 R 40 40 1 1 I 
X GND 8 0 -500 200 U 40 40 2 1 w 
X V+ 16 0 500 200 D 40 40 2 1 w 
ENDDRAW
ENDDEF

#
# Dev Name: IC_74HC595-TSSOP-16
# Package Name: TSSOP-16
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF IC_74HC595-TSSOP-16 IC 0 40 N N 2 L N
F0 "IC" -300 537 50 H V L B
F1 "IC_74HC595-TSSOP-16" -300 -700 50 H V L B
F2 "dp_devices-TSSOP-16" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 500 -300 -600
P 2 1 0 0 -300 -600 300 -600
P 2 1 0 0 300 -600 300 500
P 2 1 0 0 300 500 -300 500
X !MR 10 -500 -400 200 R 40 40 1 1 I I
X !OE 13 -500 -500 200 R 40 40 1 1 I I
X DS 14 -500 0 200 R 40 40 1 1 I 
X Q0 15 500 200 200 L 40 40 1 1 O 
X Q1 1 500 100 200 L 40 40 1 1 O 
X Q2 2 500 0 200 L 40 40 1 1 O 
X Q3 3 500 -100 200 L 40 40 1 1 O 
X Q4 4 500 -200 200 L 40 40 1 1 O 
X Q5 5 500 -300 200 L 40 40 1 1 O 
X Q6 6 500 -400 200 L 40 40 1 1 O 
X Q7 7 500 -500 200 L 40 40 1 1 O 
X Q7S 9 500 400 200 L 40 40 1 1 O 
X SHCP 11 -500 300 200 R 40 40 1 1 I 
X STCP 12 -500 200 200 R 40 40 1 1 I 
X GND 8 0 -500 200 U 40 40 2 1 w 
X V+ 16 0 500 200 D 40 40 2 1 w 
ENDDRAW
ENDDEF

#
# Dev Name: IC_74HC4017-TSSOP-16
# Package Name: TSSOP-16
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF IC_74HC4017-TSSOP-16 IC 0 40 N N 2 L N
F0 "IC" -300 625 50 H V L B
F1 "IC_74HC4017-TSSOP-16" -300 -700 50 H V L B
F2 "dp_devices-TSSOP-16" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 600 -300 -600
P 2 1 0 0 300 -600 -300 -600
P 2 1 0 0 300 -600 300 600
P 2 1 0 0 -300 600 300 600
X !CP1 13 -500 500 200 R 40 40 1 1 I IC
X !Q5-9 12 500 -500 200 L 40 40 1 1 O I
X CP0 14 -500 400 200 R 40 40 1 1 I C
X MR 15 -500 -300 200 R 40 40 1 1 I 
X Q0 3 500 500 200 L 40 40 1 1 O 
X Q1 2 500 400 200 L 40 40 1 1 O 
X Q2 4 500 300 200 L 40 40 1 1 O 
X Q3 7 500 200 200 L 40 40 1 1 O 
X Q4 10 500 100 200 L 40 40 1 1 O 
X Q5 1 500 0 200 L 40 40 1 1 O 
X Q6 5 500 -100 200 L 40 40 1 1 O 
X Q7 6 500 -200 200 L 40 40 1 1 O 
X Q8 9 500 -300 200 L 40 40 1 1 O 
X Q9 11 500 -400 200 L 40 40 1 1 O 
X GND 8 0 -500 200 U 40 40 2 1 w 
X V+ 16 0 500 200 D 40 40 2 1 w 
ENDDRAW
ENDDEF

#
# Dev Name: IC_555-SOIC8
# Package Name: SOIC-8
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_555-SOIC8 IC 0 40 N N 1 L N
F0 "IC" -400 337 50 H V L B
F1 "IC_555-SOIC8" -400 -300 50 H V L B
F2 "dp_devices-SOIC-8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 300 -400 -200
P 2 1 0 0 400 -200 -400 -200
P 2 1 0 0 400 -200 400 300
P 2 1 0 0 -400 300 400 300
X CTRL 5 600 -100 200 L 40 40 1 1 w 
X DIS 7 600 100 200 L 40 40 1 1 I 
X GND 1 -600 200 200 R 40 40 1 1 w 
X OUT 3 -600 0 200 R 40 40 1 1 O 
X RST 4 -600 -100 200 R 40 40 1 1 I 
X THR 6 600 0 200 L 40 40 1 1 I 
X TRIG 2 -600 100 200 R 40 40 1 1 I 
X VCC 8 600 200 200 L 40 40 1 1 w 
ENDDRAW
ENDDEF

#
# Dev Name: IC_74141-DIP-16
# Package Name: DIL16
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF IC_74141-DIP-16 IC 0 40 N N 2 L N
F0 "IC" -300 537 50 H V L B
F1 "IC_74141-DIP-16" -300 -700 50 H V L B
F2 "dp_devices-DIL16" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 500 -300 -600
P 2 1 0 0 -300 -600 300 -600
P 2 1 0 0 300 -600 300 500
P 2 1 0 0 300 500 -300 500
X A 3 -500 400 200 R 40 40 1 1 I 
X B 6 -500 300 200 R 40 40 1 1 I 
X C 7 -500 200 200 R 40 40 1 1 I 
X D 4 -500 100 200 R 40 40 1 1 I 
X Q0 16 500 400 200 L 40 40 1 1 O 
X Q1 15 500 300 200 L 40 40 1 1 O 
X Q2 8 500 200 200 L 40 40 1 1 O 
X Q3 9 500 100 200 L 40 40 1 1 O 
X Q4 13 500 0 200 L 40 40 1 1 O 
X Q5 14 500 -100 200 L 40 40 1 1 O 
X Q6 11 500 -200 200 L 40 40 1 1 O 
X Q7 10 500 -300 200 L 40 40 1 1 O 
X Q8 1 500 -400 200 L 40 40 1 1 O 
X Q9 2 500 -500 200 L 40 40 1 1 O 
X GND 12 0 -500 200 U 40 40 2 1 w 
X V+ 5 0 500 200 D 40 40 2 1 w 
ENDDRAW
ENDDEF

#
# Dev Name: IC_ADC_ADS831
# Package Name: SSOP-20-DBQ
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_ADC_ADS831 IC 0 40 N N 1 L N
F0 "IC" 200 -1000 50 H V L B
F1 "IC_ADC_ADS831" 200 -1100 50 H V L B
F2 "dp_devices-SSOP-20-DBQ" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 900 500 900
P 2 1 0 0 500 900 500 -900
P 2 1 0 0 500 -900 -500 -900
P 2 1 0 0 -500 -900 -500 900
X !IN P16 -700 400 200 R 40 40 1 1 B 
X !INT!/EXT P12 700 -500 200 L 40 40 1 1 B 
X +VS P19 -100 1100 200 D 40 40 1 1 w 
X BIT1 P2 700 500 200 L 40 40 1 1 B 
X BIT2 P3 700 400 200 L 40 40 1 1 B 
X BIT3 P4 700 300 200 L 40 40 1 1 B 
X BIT4 P5 700 200 200 L 40 40 1 1 B 
X BIT5 P6 700 100 200 L 40 40 1 1 B 
X BIT6 P7 700 0 200 L 40 40 1 1 B 
X BIT7 P8 700 -100 200 L 40 40 1 1 B 
X BIT8 P9 700 -200 200 L 40 40 1 1 B 
X CLK P10 700 700 200 L 40 40 1 1 I C
X CM P15 -700 0 200 R 40 40 1 1 B 
X GND@1 P1 -100 -1100 200 U 40 40 1 1 w 
X GND@2 P18 100 -1100 200 U 40 40 1 1 w 
X IN P17 -700 200 200 R 40 40 1 1 B 
X REFB P13 -700 -300 200 R 40 40 1 1 B 
X REFT P14 -700 -500 200 R 40 40 1 1 B 
X RSEL P11 700 -400 200 L 40 40 1 1 B 
X VDRV P20 100 1100 200 D 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_ADC_MAX111*-SOT-23-6
# Package Name: SOT-23-6
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_ADC_MAX111*-SOT-23-6 IC 0 40 N N 1 L N
F0 "IC" -610 330 50 H V L B
F1 "IC_ADC_MAX111*-SOT-23-6" -600 -390 50 H V L B
F2 "dp_devices-SOT-23-6" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 300 -600 -300
P 2 1 0 0 -600 -300 600 -300
P 2 1 0 0 600 -300 600 300
P 2 1 0 0 600 300 -600 300
T 0 30 185 70 0 1 0 MAX11105
T 0 30 85 70 0 1 0 MAX11110
T 0 30 -15 70 0 1 0 MAX11115
T 0 30 -115 70 0 1 0 MAX11116
T 0 30 -215 70 0 1 0 MAX11117
X !CS 6 800 200 200 L 40 40 1 1 I 
X AIN 3 -800 -200 200 R 40 40 1 1 I 
X DOUT 5 800 0 200 L 40 40 1 1 O 
X GND 2 -800 0 200 R 40 40 1 1 W 
X SCLK 4 800 -200 200 L 40 40 1 1 I 
X VDD 1 -800 200 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_BUFF_7416245
# Package Name: SSOP-48DL
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF IC_BUFF_7416245 IC 0 40 N N 2 L N
F0 "IC" -400 1125 50 H V L B
F1 "IC_BUFF_7416245" -400 -1200 50 H V L B
F2 "dp_devices-SSOP-48DL" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 1100 -400 -1100
P 2 1 0 0 300 -1100 -400 -1100
P 2 1 0 0 300 -1100 300 1100
P 2 1 0 0 -400 1100 300 1100
X 1A1 47 -600 1000 200 R 40 40 1 1 B 
X 1A2 46 -600 900 200 R 40 40 1 1 B 
X 1A3 44 -600 800 200 R 40 40 1 1 B 
X 1A4 43 -600 700 200 R 40 40 1 1 B 
X 1A5 41 -600 600 200 R 40 40 1 1 B 
X 1A6 40 -600 500 200 R 40 40 1 1 B 
X 1A7 38 -600 400 200 R 40 40 1 1 B 
X 1A8 37 -600 300 200 R 40 40 1 1 B 
X 1B1 2 500 1000 200 L 40 40 1 1 B 
X 1B2 3 500 900 200 L 40 40 1 1 B 
X 1B3 5 500 800 200 L 40 40 1 1 B 
X 1B4 6 500 700 200 L 40 40 1 1 B 
X 1B5 8 500 600 200 L 40 40 1 1 B 
X 1B6 9 500 500 200 L 40 40 1 1 B 
X 1B7 11 500 400 200 L 40 40 1 1 B 
X 1B8 12 500 300 200 L 40 40 1 1 B 
X 1DIR 1 -600 -800 200 R 40 40 1 1 I I
X 1G 48 -600 -700 200 R 40 40 1 1 I I
X 2A1 36 -600 200 200 R 40 40 1 1 B 
X 2A2 35 -600 100 200 R 40 40 1 1 B 
X 2A3 33 -600 0 200 R 40 40 1 1 B 
X 2A4 32 -600 -100 200 R 40 40 1 1 B 
X 2A5 30 -600 -200 200 R 40 40 1 1 B 
X 2A6 29 -600 -300 200 R 40 40 1 1 B 
X 2A7 27 -600 -400 200 R 40 40 1 1 B 
X 2A8 26 -600 -500 200 R 40 40 1 1 B 
X 2B1 13 500 200 200 L 40 40 1 1 B 
X 2B2 14 500 100 200 L 40 40 1 1 B 
X 2B3 16 500 0 200 L 40 40 1 1 B 
X 2B4 17 500 -100 200 L 40 40 1 1 B 
X 2B5 19 500 -200 200 L 40 40 1 1 B 
X 2B6 20 500 -300 200 L 40 40 1 1 B 
X 2B7 22 500 -400 200 L 40 40 1 1 B 
X 2B8 23 500 -500 200 L 40 40 1 1 B 
X 2DIR 24 -600 -1000 200 R 40 40 1 1 I I
X 2G 25 -600 -900 200 R 40 40 1 1 I I
T 1 250 175 50 0 2 0 VCC
T 1 550 -155 50 0 2 0 GND
X GND@1 4 -200 -300 200 U 40 40 2 1 W 
X GND@2 10 -100 -300 200 U 40 40 2 1 W 
X GND@3 15 0 -300 200 U 40 40 2 1 W 
X GND@4 21 100 -300 200 U 40 40 2 1 W 
X GND@5 28 200 -300 200 U 40 40 2 1 W 
X GND@6 34 300 -300 200 U 40 40 2 1 W 
X GND@7 39 400 -300 200 U 40 40 2 1 W 
X GND@8 45 500 -300 200 U 40 40 2 1 W 
X VCC@1 7 -100 300 200 D 40 40 2 1 W 
X VCC@2 18 0 300 200 D 40 40 2 1 W 
X VCC@3 31 100 300 200 D 40 40 2 1 W 
X VCC@4 42 200 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_BUFF_7416245TSSOP48
# Package Name: TSSOP-48
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF IC_BUFF_7416245TSSOP48 IC 0 40 N N 2 L N
F0 "IC" -400 1125 50 H V L B
F1 "IC_BUFF_7416245TSSOP48" -400 -1200 50 H V L B
F2 "dp_devices-TSSOP-48" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 1100 -400 -1100
P 2 1 0 0 300 -1100 -400 -1100
P 2 1 0 0 300 -1100 300 1100
P 2 1 0 0 -400 1100 300 1100
X 1A1 47 -600 1000 200 R 40 40 1 1 B 
X 1A2 46 -600 900 200 R 40 40 1 1 B 
X 1A3 44 -600 800 200 R 40 40 1 1 B 
X 1A4 43 -600 700 200 R 40 40 1 1 B 
X 1A5 41 -600 600 200 R 40 40 1 1 B 
X 1A6 40 -600 500 200 R 40 40 1 1 B 
X 1A7 38 -600 400 200 R 40 40 1 1 B 
X 1A8 37 -600 300 200 R 40 40 1 1 B 
X 1B1 2 500 1000 200 L 40 40 1 1 B 
X 1B2 3 500 900 200 L 40 40 1 1 B 
X 1B3 5 500 800 200 L 40 40 1 1 B 
X 1B4 6 500 700 200 L 40 40 1 1 B 
X 1B5 8 500 600 200 L 40 40 1 1 B 
X 1B6 9 500 500 200 L 40 40 1 1 B 
X 1B7 11 500 400 200 L 40 40 1 1 B 
X 1B8 12 500 300 200 L 40 40 1 1 B 
X 1DIR 1 -600 -800 200 R 40 40 1 1 I I
X 1G 48 -600 -700 200 R 40 40 1 1 I I
X 2A1 36 -600 200 200 R 40 40 1 1 B 
X 2A2 35 -600 100 200 R 40 40 1 1 B 
X 2A3 33 -600 0 200 R 40 40 1 1 B 
X 2A4 32 -600 -100 200 R 40 40 1 1 B 
X 2A5 30 -600 -200 200 R 40 40 1 1 B 
X 2A6 29 -600 -300 200 R 40 40 1 1 B 
X 2A7 27 -600 -400 200 R 40 40 1 1 B 
X 2A8 26 -600 -500 200 R 40 40 1 1 B 
X 2B1 13 500 200 200 L 40 40 1 1 B 
X 2B2 14 500 100 200 L 40 40 1 1 B 
X 2B3 16 500 0 200 L 40 40 1 1 B 
X 2B4 17 500 -100 200 L 40 40 1 1 B 
X 2B5 19 500 -200 200 L 40 40 1 1 B 
X 2B6 20 500 -300 200 L 40 40 1 1 B 
X 2B7 22 500 -400 200 L 40 40 1 1 B 
X 2B8 23 500 -500 200 L 40 40 1 1 B 
X 2DIR 24 -600 -1000 200 R 40 40 1 1 I I
X 2G 25 -600 -900 200 R 40 40 1 1 I I
T 1 250 175 50 0 2 0 VCC
T 1 550 -155 50 0 2 0 GND
X GND@1 4 -200 -300 200 U 40 40 2 1 W 
X GND@2 10 -100 -300 200 U 40 40 2 1 W 
X GND@3 15 0 -300 200 U 40 40 2 1 W 
X GND@4 21 100 -300 200 U 40 40 2 1 W 
X GND@5 28 200 -300 200 U 40 40 2 1 W 
X GND@6 34 300 -300 200 U 40 40 2 1 W 
X GND@7 39 400 -300 200 U 40 40 2 1 W 
X GND@8 45 500 -300 200 U 40 40 2 1 W 
X VCC@1 7 -100 300 200 D 40 40 2 1 W 
X VCC@2 18 0 300 200 D 40 40 2 1 W 
X VCC@3 31 100 300 200 D 40 40 2 1 W 
X VCC@4 42 200 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_BUFF_74LVC1G125
# Package Name: SOT-23-5
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_BUFF_74LVC1G125 IC 0 40 N N 1 L N
F0 "IC" 0 425 50 H V L B
F1 "IC_BUFF_74LVC1G125" 0 -100 50 H V L B
F2 "dp_devices-SOT-23-5" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 400 0 0
P 2 1 0 0 0 0 600 0
P 2 1 0 0 600 0 600 400
P 2 1 0 0 600 400 0 400
X A 2 -200 300 200 R 40 40 1 1 I 
X GND 3 800 100 200 L 40 40 1 1 W 
X OE 1 -200 100 200 R 40 40 1 1 I 
X VCC 5 800 200 200 L 40 40 1 1 W 
X Y 4 800 300 200 L 40 40 1 1 O 
ENDDRAW
ENDDEF

#
# Dev Name: IC_BUFF_74LVC245A-SOIC20
# Package Name: SOIC-20
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF IC_BUFF_74LVC245A-SOIC20 IC 0 40 N N 2 L N
F0 "IC" -300 625 50 H V L B
F1 "IC_BUFF_74LVC245A-SOIC20" -300 -700 50 H V L B
F2 "dp_devices-SOIC-20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 600 -300 -600
P 2 1 0 0 300 -600 -300 -600
P 2 1 0 0 300 -600 300 600
P 2 1 0 0 -300 600 300 600
X !OE 19 -500 -400 200 R 40 40 1 1 I I
X A0 2 -500 500 200 R 40 40 1 1 B 
X A1 3 -500 400 200 R 40 40 1 1 B 
X A2 4 -500 300 200 R 40 40 1 1 B 
X A3 5 -500 200 200 R 40 40 1 1 B 
X A4 6 -500 100 200 R 40 40 1 1 B 
X A5 7 -500 0 200 R 40 40 1 1 B 
X A6 8 -500 -100 200 R 40 40 1 1 B 
X A7 9 -500 -200 200 R 40 40 1 1 B 
X B0 18 500 500 200 L 40 40 1 1 B 
X B1 17 500 400 200 L 40 40 1 1 B 
X B2 16 500 300 200 L 40 40 1 1 B 
X B3 15 500 200 200 L 40 40 1 1 B 
X B4 14 500 100 200 L 40 40 1 1 B 
X B5 13 500 0 200 L 40 40 1 1 B 
X B6 12 500 -100 200 L 40 40 1 1 B 
X B7 11 500 -200 200 L 40 40 1 1 B 
X DIR 1 -500 -500 200 R 40 40 1 1 I 
X GND 10 0 -500 200 U 40 40 2 1 w 
X V+ 20 0 500 200 D 40 40 2 1 w 
ENDDRAW
ENDDEF

#
# Dev Name: IC_BUFF_74LVC245A-SSOP20
# Package Name: SSOP-20
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF IC_BUFF_74LVC245A-SSOP20 IC 0 40 N N 2 L N
F0 "IC" -300 625 50 H V L B
F1 "IC_BUFF_74LVC245A-SSOP20" -300 -700 50 H V L B
F2 "dp_devices-SSOP-20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 600 -300 -600
P 2 1 0 0 300 -600 -300 -600
P 2 1 0 0 300 -600 300 600
P 2 1 0 0 -300 600 300 600
X !OE 19 -500 -400 200 R 40 40 1 1 I I
X A0 2 -500 500 200 R 40 40 1 1 B 
X A1 3 -500 400 200 R 40 40 1 1 B 
X A2 4 -500 300 200 R 40 40 1 1 B 
X A3 5 -500 200 200 R 40 40 1 1 B 
X A4 6 -500 100 200 R 40 40 1 1 B 
X A5 7 -500 0 200 R 40 40 1 1 B 
X A6 8 -500 -100 200 R 40 40 1 1 B 
X A7 9 -500 -200 200 R 40 40 1 1 B 
X B0 18 500 500 200 L 40 40 1 1 B 
X B1 17 500 400 200 L 40 40 1 1 B 
X B2 16 500 300 200 L 40 40 1 1 B 
X B3 15 500 200 200 L 40 40 1 1 B 
X B4 14 500 100 200 L 40 40 1 1 B 
X B5 13 500 0 200 L 40 40 1 1 B 
X B6 12 500 -100 200 L 40 40 1 1 B 
X B7 11 500 -200 200 L 40 40 1 1 B 
X DIR 1 -500 -500 200 R 40 40 1 1 I 
X GND 10 0 -500 200 U 40 40 2 1 w 
X V+ 20 0 500 200 D 40 40 2 1 w 
ENDDRAW
ENDDEF

#
# Dev Name: IC_BUFF_SN74AVC2T45DCT
# Package Name: DCT_R_PDSO_G8
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_BUFF_SN74AVC2T45DCT IC 0 40 N N 1 L N
F0 "IC" -300 325 50 H V L B
F1 "IC_BUFF_SN74AVC2T45DCT" -300 -300 50 H V L B
F2 "dp_devices-DCT_R_PDSO_G8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 300 -300 -200
P 2 1 0 0 -300 -200 400 -200
P 2 1 0 0 400 -200 400 300
P 2 1 0 0 400 300 -300 300
X A1 2 -500 100 200 R 40 40 1 1 B 
X A2 3 -500 0 200 R 40 40 1 1 B 
X B1 7 600 100 200 L 40 40 1 1 B 
X B2 6 600 0 200 L 40 40 1 1 B 
X DIR 5 600 -100 200 L 40 40 1 1 B 
X GND 4 -500 -100 200 R 40 40 1 1 B 
X VCCA 1 -500 200 200 R 40 40 1 1 B 
X VCCB 8 600 200 200 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_BUFF_SN74AVC2T45DCU
# Package Name: DCU_R_PDSO_G8
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_BUFF_SN74AVC2T45DCU IC 0 40 N N 1 L N
F0 "IC" -300 325 50 H V L B
F1 "IC_BUFF_SN74AVC2T45DCU" -300 -300 50 H V L B
F2 "dp_devices-DCU_R_PDSO_G8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 300 -300 -200
P 2 1 0 0 -300 -200 400 -200
P 2 1 0 0 400 -200 400 300
P 2 1 0 0 400 300 -300 300
X A1 2 -500 100 200 R 40 40 1 1 B 
X A2 3 -500 0 200 R 40 40 1 1 B 
X B1 7 600 100 200 L 40 40 1 1 B 
X B2 6 600 0 200 L 40 40 1 1 B 
X DIR 5 600 -100 200 L 40 40 1 1 B 
X GND 4 -500 -100 200 R 40 40 1 1 B 
X VCCA 1 -500 200 200 R 40 40 1 1 B 
X VCCB 8 600 200 200 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_BUFF_SN74AVC4T245
# Package Name: SOIC-16W
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_BUFF_SN74AVC4T245 IC 0 40 N N 1 L N
F0 "IC" 125 737 50 H V L B
F1 "IC_BUFF_SN74AVC4T245" 150 -600 50 H V L B
F2 "dp_devices-SOIC-16W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 700 -500 -500
P 2 1 0 0 -500 -500 500 -500
P 2 1 0 0 500 -500 500 700
P 2 1 0 0 -500 700 500 700
X 1A1 4 -700 0 200 R 40 40 1 1 B 
X 1A2 5 -700 -100 200 R 40 40 1 1 B 
X 1B1 13 700 0 200 L 40 40 1 1 B 
X 1B2 12 700 -100 200 L 40 40 1 1 B 
X 1DIR 2 -700 300 200 R 40 40 1 1 B 
X 1OE 15 -700 500 200 R 40 40 1 1 B I
X 2A1 6 -700 -200 200 R 40 40 1 1 B 
X 2A2 7 -700 -300 200 R 40 40 1 1 B 
X 2B1 11 700 -200 200 L 40 40 1 1 B 
X 2B2 10 700 -300 200 L 40 40 1 1 B 
X 2DIR 3 -700 200 200 R 40 40 1 1 B 
X 2OE 14 -700 400 200 R 40 40 1 1 B I
X GNDA 8 -100 -700 200 U 40 40 1 1 W 
X GNDB 9 100 -700 200 U 40 40 1 1 W 
X VCCA 1 -100 900 200 D 40 40 1 1 W 
X VCCB 16 100 900 200 D 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_BUFF_SN74AVC4T245PW
# Package Name: TSSOP-16
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_BUFF_SN74AVC4T245PW IC 0 40 N N 1 L N
F0 "IC" 125 737 50 H V L B
F1 "IC_BUFF_SN74AVC4T245PW" 150 -600 50 H V L B
F2 "dp_devices-TSSOP-16" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 700 -500 -500
P 2 1 0 0 -500 -500 500 -500
P 2 1 0 0 500 -500 500 700
P 2 1 0 0 -500 700 500 700
X 1A1 4 -700 0 200 R 40 40 1 1 B 
X 1A2 5 -700 -100 200 R 40 40 1 1 B 
X 1B1 13 700 0 200 L 40 40 1 1 B 
X 1B2 12 700 -100 200 L 40 40 1 1 B 
X 1DIR 2 -700 300 200 R 40 40 1 1 B 
X 1OE 15 -700 500 200 R 40 40 1 1 B I
X 2A1 6 -700 -200 200 R 40 40 1 1 B 
X 2A2 7 -700 -300 200 R 40 40 1 1 B 
X 2B1 11 700 -200 200 L 40 40 1 1 B 
X 2B2 10 700 -300 200 L 40 40 1 1 B 
X 2DIR 3 -700 200 200 R 40 40 1 1 B 
X 2OE 14 -700 400 200 R 40 40 1 1 B I
X GNDA 8 -100 -700 200 U 40 40 1 1 W 
X GNDB 9 100 -700 200 U 40 40 1 1 W 
X VCCA 1 -100 900 200 D 40 40 1 1 W 
X VCCB 16 100 900 200 D 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_BUFF_SN74LVC1T45DBV
# Package Name: DBV-R-PDSO-G6
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_BUFF_SN74LVC1T45DBV IC 0 40 N N 1 L N
F0 "IC" -400 225 50 H V L B
F1 "IC_BUFF_SN74LVC1T45DBV" -400 -300 50 H V L B
F2 "dp_devices-DBV-R-PDSO-G6" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 200 -400 -200
P 2 1 0 0 -400 -200 400 -200
P 2 1 0 0 400 -200 400 200
P 2 1 0 0 400 200 -400 200
X A 3 -600 -100 200 R 40 40 1 1 B 
X B 4 600 -100 200 L 40 40 1 1 B 
X DIR 5 600 0 200 L 40 40 1 1 I 
X GND 2 -600 0 200 R 40 40 1 1 W 
X VCCA 1 -600 100 200 R 40 40 1 1 W 
X VCCB 6 600 100 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_BUFF_SN74LVC2G17DBV
# Package Name: DBV-R-PDSO-G6
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_BUFF_SN74LVC2G17DBV IC 0 40 N N 1 L N
F0 "IC" -100 450 50 H V L B
F1 "IC_BUFF_SN74LVC2G17DBV" -100 -300 50 H V L B
F2 "dp_devices-DBV-R-PDSO-G6" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 400 500 400
P 2 1 0 0 500 400 500 -200
P 2 1 0 0 500 -200 -100 -200
P 2 1 0 0 -100 -200 -100 400
X 1A 1 -300 300 200 R 40 40 1 1 B 
X 1Y 6 700 300 200 L 40 40 1 1 B 
X 2A 3 -300 -100 200 R 40 40 1 1 B 
X 2Y 4 700 -100 200 L 40 40 1 1 B 
X GND 2 -300 100 200 R 40 40 1 1 B 
X VCC 5 700 100 200 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_BUFF_SN74LVC2G17DCK
# Package Name: DCK_R_PDSO_G6
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_BUFF_SN74LVC2G17DCK IC 0 40 N N 1 L N
F0 "IC" -100 450 50 H V L B
F1 "IC_BUFF_SN74LVC2G17DCK" -100 -300 50 H V L B
F2 "dp_devices-DCK_R_PDSO_G6" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 400 500 400
P 2 1 0 0 500 400 500 -200
P 2 1 0 0 500 -200 -100 -200
P 2 1 0 0 -100 -200 -100 400
X 1A 1 -300 300 200 R 40 40 1 1 B 
X 1Y 6 700 300 200 L 40 40 1 1 B 
X 2A 3 -300 -100 200 R 40 40 1 1 B 
X 2Y 4 700 -100 200 L 40 40 1 1 B 
X GND 2 -300 100 200 R 40 40 1 1 B 
X VCC 5 700 100 200 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_BUFF_SN74LVC2T45DCT
# Package Name: DCT_R_PDSO_G8
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_BUFF_SN74LVC2T45DCT IC 0 40 N N 1 L N
F0 "IC" -400 225 50 H V L B
F1 "IC_BUFF_SN74LVC2T45DCT" -400 -400 50 H V L B
F2 "dp_devices-DCT_R_PDSO_G8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 200 -400 -300
P 2 1 0 0 -400 -300 400 -300
P 2 1 0 0 400 -300 400 200
P 2 1 0 0 400 200 -400 200
X A1 2 -600 0 200 R 40 40 1 1 B 
X A2 3 -600 -100 200 R 40 40 1 1 B 
X B1 7 600 0 200 L 40 40 1 1 B 
X B2 6 600 -100 200 L 40 40 1 1 B 
X DIR 5 600 -200 200 L 40 40 1 1 I 
X GND 4 -600 -200 200 R 40 40 1 1 W 
X VCCA 1 -600 100 200 R 40 40 1 1 W 
X VCCB 8 600 100 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_BUFF_SN74LVC8T245
# Package Name: SOIC-24
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_BUFF_SN74LVC8T245 IC 0 40 N N 1 L N
F0 "IC" -400 725 50 H V L B
F1 "IC_BUFF_SN74LVC8T245" -400 -900 50 H V L B
F2 "dp_devices-SOIC-24" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 700 400 700
P 2 1 0 0 400 700 400 -800
P 2 1 0 0 400 -800 -400 -800
P 2 1 0 0 -400 -800 -400 700
X A1 3 -600 600 200 R 40 40 1 1 B 
X A2 4 -600 500 200 R 40 40 1 1 B 
X A3 5 -600 400 200 R 40 40 1 1 B 
X A4 6 -600 300 200 R 40 40 1 1 B 
X A5 7 -600 200 200 R 40 40 1 1 B 
X A6 8 -600 100 200 R 40 40 1 1 B 
X A7 9 -600 0 200 R 40 40 1 1 B 
X A8 10 -600 -100 200 R 40 40 1 1 B 
X B1 21 600 600 200 L 40 40 1 1 B 
X B2 20 600 500 200 L 40 40 1 1 B 
X B3 19 600 400 200 L 40 40 1 1 B 
X B4 18 600 300 200 L 40 40 1 1 B 
X B5 17 600 200 200 L 40 40 1 1 B 
X B6 16 600 100 200 L 40 40 1 1 B 
X B7 15 600 0 200 L 40 40 1 1 B 
X B8 14 600 -100 200 L 40 40 1 1 B 
X DIR 2 -600 -700 200 R 40 40 1 1 I 
X GND1 11 -600 -400 200 R 40 40 1 1 W 
X GND2 12 -600 -500 200 R 40 40 1 1 W 
X GND3 13 600 -500 200 L 40 40 1 1 W 
X OE 22 600 -700 200 L 40 40 1 1 I 
X VCCA 1 -600 -300 200 R 40 40 1 1 W 
X VCCB1 24 600 -300 200 L 40 40 1 1 W 
X VCCB2 23 600 -400 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_CPLD_EPM3064A-TQFP44
# Package Name: TQFP-44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_CPLD_EPM3064A-TQFP44 IC 0 40 N N 1 L N
F0 "IC" 600 -1300 50 H V L B
F1 "IC_CPLD_EPM3064A-TQFP44" 600 -1400 50 H V L B
F2 "dp_devices-TQFP-44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1200 1100 -1200 -1200
P 2 1 0 0 -1200 -1200 1200 -1200
P 2 1 0 0 1200 -1200 1200 1200
P 2 1 0 0 1200 1200 -1100 1200
P 2 1 0 0 -1100 1200 -1200 1100
T 0 -850 750 100 0 1 0 LAB-A
T 0 -850 -750 100 0 1 0 LAB-B
T 0 850 -750 100 0 1 0 LAB-C
T 0 850 750 100 0 1 0 LAB-D
X A-(1)I/O/TDI P1 -1400 500 200 R 40 40 1 1 B 
X A-(2)I/O P2 -1400 400 200 R 40 40 1 1 B 
X A-(3)I/O P3 -1400 300 200 R 40 40 1 1 B 
X A-(4)I/O P5 -1400 100 200 R 40 40 1 1 B 
X A-(5)I/O P6 -1400 0 200 R 40 40 1 1 B 
X A-(6)I/O P42 -300 1400 200 D 40 40 1 1 B 
X A-(7)I/O P43 -400 1400 200 D 40 40 1 1 B 
X A-(8)I/O P44 -500 1400 200 D 40 40 1 1 B 
X B-(1)I/O/TMS P7 -1400 -100 200 R 40 40 1 1 B 
X B-(2)I/O P8 -1400 -200 200 R 40 40 1 1 B 
X B-(3)I/O P10 -1400 -400 200 R 40 40 1 1 B 
X B-(4)I/O P12 -500 -1400 200 U 40 40 1 1 B 
X B-(5)I/O P13 -400 -1400 200 U 40 40 1 1 B 
X B-(6)I/O P14 -300 -1400 200 U 40 40 1 1 B 
X B-(7)I/O P15 -200 -1400 200 U 40 40 1 1 B 
X C-(1)I/O P18 100 -1400 200 U 40 40 1 1 B 
X C-(2)I/O P19 200 -1400 200 U 40 40 1 1 B 
X C-(3)I/O P20 300 -1400 200 U 40 40 1 1 B 
X C-(4)I/O P21 400 -1400 200 U 40 40 1 1 B 
X C-(5)I/O P22 500 -1400 200 U 40 40 1 1 B 
X C-(6)I/O P23 1400 -500 200 L 40 40 1 1 B 
X C-(7)I/O P25 1400 -300 200 L 40 40 1 1 B 
X C-(8)I/O/TCK P26 1400 -200 200 L 40 40 1 1 B 
X D-(1)I/O P27 1400 -100 200 L 40 40 1 1 B 
X D-(2)I/O P28 1400 0 200 L 40 40 1 1 B 
X D-(3)I/O P31 1400 300 200 L 40 40 1 1 B 
X D-(4)I/O P33 1400 500 200 L 40 40 1 1 B 
X D-(4)I/O/TDO P32 1400 400 200 L 40 40 1 1 B 
X D-(5)I/O P34 500 1400 200 D 40 40 1 1 B 
X D-(6)I/O P35 400 1400 200 D 40 40 1 1 B 
X GNDINT@1 P16 -100 -1400 200 U 40 40 1 1 w 
X GNDINT@2 P36 300 1400 200 D 40 40 1 1 w 
X GNDIO@1 P4 -1400 200 200 R 40 40 1 1 w 
X GNDIO@2 P11 -1400 -500 200 R 40 40 1 1 w 
X GNDIO@3 P24 1400 -400 200 L 40 40 1 1 w 
X GNDIO@4 P30 1400 200 200 L 40 40 1 1 w 
X I/GCLK1 P37 200 1400 200 D 40 40 1 1 B 
X I/GCLRN P39 0 1400 200 D 40 40 1 1 B 
X I/OE1 P38 100 1400 200 D 40 40 1 1 B 
X I/OE2/GCLK2 P40 -100 1400 200 D 40 40 1 1 B 
X VCCINT@1 P17 0 -1400 200 U 40 40 1 1 w 
X VCCINT@2 P41 -200 1400 200 D 40 40 1 1 w 
X VCCIO@1 P9 -1400 -300 200 R 40 40 1 1 w 
X VCCIO@2 P29 1400 100 200 L 40 40 1 1 w 
ENDDRAW
ENDDEF

#
# Dev Name: IC_CPLD_LC4032V-TQFP44
# Package Name: TQFP-44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_CPLD_LC4032V-TQFP44 IC 0 40 N N 1 L N
F0 "IC" 600 -1300 50 H V L B
F1 "IC_CPLD_LC4032V-TQFP44" 600 -1400 50 H V L B
F2 "dp_devices-TQFP-44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1200 1100 -1200 -1200
P 2 1 0 0 -1200 -1200 1200 -1200
P 2 1 0 0 1200 -1200 1200 1200
P 2 1 0 0 1200 1200 -1100 1200
P 2 1 0 0 -1100 1200 -1200 1100
P 2 1 0 0 100 600 100 50
P 2 1 0 0 100 50 0 -50
P 2 1 0 0 0 -50 0 -700
T 0 -325 175 150 0 1 0 BANK0
T 0 475 -225 150 0 1 0 BANK1
X A-A0/GOE P40 -100 1400 200 D 40 40 1 1 B 
X A-CLK/I P39 0 1400 200 D 40 40 1 1 B 
X A-GND P5 -1400 100 200 R 40 40 1 1 B 
X A-VCCO P6 -1400 0 200 R 40 40 1 1 B 
X A1 P41 -200 1400 200 D 40 40 1 1 B 
X A2 P42 -300 1400 200 D 40 40 1 1 B 
X A3 P43 -400 1400 200 D 40 40 1 1 B 
X A4 P44 -500 1400 200 D 40 40 1 1 B 
X A5 P2 -1400 400 200 R 40 40 1 1 B 
X A6 P3 -1400 300 200 R 40 40 1 1 B 
X A7 P4 -1400 200 200 R 40 40 1 1 B 
X A8 P7 -1400 -100 200 R 40 40 1 1 B 
X A9 P8 -1400 -200 200 R 40 40 1 1 B 
X A10 P9 -1400 -300 200 R 40 40 1 1 B 
X A12 P13 -400 -1400 200 U 40 40 1 1 B 
X A13 P14 -300 -1400 200 U 40 40 1 1 B 
X A14 P15 -200 -1400 200 U 40 40 1 1 B 
X A15 P16 -100 -1400 200 U 40 40 1 1 B 
X B-B15/GOE P38 100 1400 200 D 40 40 1 1 B 
X B-CLK2/I P17 0 -1400 200 U 40 40 1 1 B 
X B-GND P27 1400 -100 200 L 40 40 1 1 B 
X B-VCCO P28 1400 0 200 L 40 40 1 1 B 
X B0 P18 100 -1400 200 U 40 40 1 1 B 
X B1 P19 200 -1400 200 U 40 40 1 1 B 
X B2 P20 300 -1400 200 U 40 40 1 1 B 
X B3 P21 400 -1400 200 U 40 40 1 1 B 
X B4 P22 500 -1400 200 U 40 40 1 1 B 
X B5 P24 1400 -400 200 L 40 40 1 1 B 
X B6 P25 1400 -300 200 L 40 40 1 1 B 
X B7 P26 1400 -200 200 L 40 40 1 1 B 
X B8 P29 1400 100 200 L 40 40 1 1 B 
X B9 P30 1400 200 200 L 40 40 1 1 B 
X B10 P31 1400 300 200 L 40 40 1 1 B 
X B12 P35 400 1400 200 D 40 40 1 1 B 
X B13 P36 300 1400 200 D 40 40 1 1 B 
X B14 P37 200 1400 200 D 40 40 1 1 B 
X GND@1 P12 -500 -1400 200 U 40 40 1 1 B 
X GND@2 P34 500 1400 200 D 40 40 1 1 B 
X TCK P10 -1400 -400 200 R 40 40 1 1 I 
X TDI P1 -1400 500 200 R 40 40 1 1 I 
X TDO P32 1400 400 200 L 40 40 1 1 O 
X TMS P23 1400 -500 200 L 40 40 1 1 I 
X VCC@1 P11 -1400 -500 200 R 40 40 1 1 B 
X VCC@2 P33 1400 500 200 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_CPLD_XC2C32A
# Package Name: VQ-44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_CPLD_XC2C32A IC 0 40 N N 1 L N
F0 "IC" -200 50 50 H V L B
F1 "IC_CPLD_XC2C32A" -200 -100 50 H V L B
F2 "dp_devices-VQ-44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1200 -1200 1200 -1200
P 2 1 0 0 1200 -1200 1200 1200
P 2 1 0 0 1200 1200 -1200 1200
P 2 1 0 0 -1200 1200 -1200 -1200
P 2 1 0 0 60 800 60 700
P 2 1 0 0 60 700 700 700
P 2 1 0 0 700 700 700 -700
P 2 1 0 0 700 -700 50 -700
P 2 1 0 0 50 -700 50 -800
P 2 1 0 0 60 700 -700 700
P 2 1 0 0 -700 700 -700 -700
P 2 1 0 0 -700 -700 50 -700
T 1 -535 75 70 0 1 0 Bank1
T 1 565 75 70 0 1 0 Bank2
X GND@0 4 -1400 200 200 R 40 40 1 1 W 
X GND@1 17 0 -1400 200 U 40 40 1 1 W 
X GND@2 25 1400 -300 200 L 40 40 1 1 W 
X IN_32 18 100 -1400 200 U 40 40 1 1 I 
X IO_0 38 100 1400 200 D 40 40 1 1 B 
X IO_1 37 200 1400 200 D 40 40 1 1 B 
X IO_2 36 300 1400 200 D 40 40 1 1 B 
X IO_3 34 500 1400 200 D 40 40 1 1 B 
X IO_4 33 1400 500 200 L 40 40 1 1 B 
X IO_5 32 1400 400 200 L 40 40 1 1 B 
X IO_6 31 1400 300 200 L 40 40 1 1 B 
X IO_7 30 1400 200 200 L 40 40 1 1 B 
X IO_8 29 1400 100 200 L 40 40 1 1 B 
X IO_9 28 1400 0 200 L 40 40 1 1 B 
X IO_10 27 1400 -100 200 L 40 40 1 1 B 
X IO_11 23 1400 -500 200 L 40 40 1 1 B 
X IO_12 22 500 -1400 200 U 40 40 1 1 B 
X IO_13 21 400 -1400 200 U 40 40 1 1 B 
X IO_14 20 300 -1400 200 U 40 40 1 1 B 
X IO_15 19 200 -1400 200 U 40 40 1 1 B 
X IO_16 39 0 1400 200 D 40 40 1 1 B 
X IO_17 40 -100 1400 200 D 40 40 1 1 B 
X IO_18 41 -200 1400 200 D 40 40 1 1 B 
X IO_19 42 -300 1400 200 D 40 40 1 1 B 
X IO_20 43 -400 1400 200 D 40 40 1 1 B 
X IO_21 44 -500 1400 200 D 40 40 1 1 B 
X IO_22 1 -1400 500 200 R 40 40 1 1 B 
X IO_23 2 -1400 400 200 R 40 40 1 1 B 
X IO_24 3 -1400 300 200 R 40 40 1 1 B 
X IO_25 5 -1400 100 200 R 40 40 1 1 B 
X IO_26 6 -1400 0 200 R 40 40 1 1 B 
X IO_27 8 -1400 -200 200 R 40 40 1 1 B 
X IO_28 12 -500 -1400 200 U 40 40 1 1 B 
X IO_29 13 -400 -1400 200 U 40 40 1 1 B 
X IO_30 14 -300 -1400 200 U 40 40 1 1 B 
X IO_31 16 -100 -1400 200 U 40 40 1 1 B 
X TCK 11 -1400 -500 200 R 40 40 1 1 I 
X TDI 9 -1400 -300 200 R 40 40 1 1 I 
X TDO 24 1400 -400 200 L 40 40 1 1 O 
X TMS 10 -1400 -400 200 R 40 40 1 1 I 
X VDDAUX 35 400 1400 200 D 40 40 1 1 W 
X VDDINT 15 -200 -1400 200 U 40 40 1 1 W 
X VDDIO1 7 -1400 -100 200 R 40 40 1 1 W 
X VDDIO2 26 1400 -200 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_CPLD_XC3S250E_2
# Package Name: VQ-100
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_CPLD_XC3S250E_2 IC 0 40 N N 1 L N
F0 "IC" -200 50 50 H V L B
F1 "IC_CPLD_XC3S250E_2" -200 -100 50 H V L B
F2 "dp_devices-VQ-100" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1900 -1900 1900 -1900
P 2 1 0 0 1900 -1900 1900 1900
P 2 1 0 0 1900 1900 -1900 1900
P 2 1 0 0 -1900 1900 -1900 -1900
X DONE 51 2100 -1200 200 L 40 40 1 1 B 
X GND@1 7 -2100 600 200 R 40 40 1 1 W 
X GND@2 14 -2100 -100 200 R 40 40 1 1 W 
X GND@3 19 -2100 -600 200 R 40 40 1 1 W 
X GND@4 29 -900 -2100 200 U 40 40 1 1 W 
X GND@5 37 -100 -2100 200 U 40 40 1 1 W 
X GND@6 52 2100 -1100 200 L 40 40 1 1 W 
X GND@7 59 2100 -400 200 L 40 40 1 1 W 
X GND@8 64 2100 100 200 L 40 40 1 1 W 
X GND@9 72 2100 900 200 L 40 40 1 1 W 
X GND@10 81 700 2100 200 D 40 40 1 1 W 
X GND@11 87 100 2100 200 D 40 40 1 1 W 
X GND@12 93 -500 2100 200 D 40 40 1 1 W 
X IPAD21 89 -100 2100 200 D 40 40 1 1 I 
X IPAD22 88 0 2100 200 D 40 40 1 1 I 
X IPAD61 69 2100 600 200 L 40 40 1 1 I 
X IPAD107 39 100 -2100 200 U 40 40 1 1 I 
X IPAD108 38 0 -2100 200 U 40 40 1 1 I 
X IPAD114 30 -800 -2100 200 U 40 40 1 1 I 
X IPAD152 13 -2100 0 200 R 40 40 1 1 I 
X P2 2 -2100 1100 200 R 40 40 1 1 B 
X P3 3 -2100 1000 200 R 40 40 1 1 B 
X P4 4 -2100 900 200 R 40 40 1 1 B 
X P5 5 -2100 800 200 R 40 40 1 1 B 
X P9 9 -2100 400 200 R 40 40 1 1 B 
X P10 10 -2100 300 200 R 40 40 1 1 B 
X P11 11 -2100 200 200 R 40 40 1 1 B 
X P12 12 -2100 100 200 R 40 40 1 1 B 
X P15 15 -2100 -200 200 R 40 40 1 1 B 
X P16 16 -2100 -300 200 R 40 40 1 1 B 
X P17 17 -2100 -400 200 R 40 40 1 1 B 
X P18 18 -2100 -500 200 R 40 40 1 1 B 
X P22 22 -2100 -900 200 R 40 40 1 1 B 
X P23 23 -2100 -1000 200 R 40 40 1 1 B 
X P24 24 -2100 -1100 200 R 40 40 1 1 B 
X P25 25 -2100 -1200 200 R 40 40 1 1 B 
X P26 26 -1200 -2100 200 U 40 40 1 1 B 
X P27 27 -1100 -2100 200 U 40 40 1 1 B 
X P32 32 -600 -2100 200 U 40 40 1 1 B 
X P33 33 -500 -2100 200 U 40 40 1 1 B 
X P34 34 -400 -2100 200 U 40 40 1 1 B 
X P35 35 -300 -2100 200 U 40 40 1 1 B 
X P36 36 -200 -2100 200 U 40 40 1 1 B 
X P40 40 200 -2100 200 U 40 40 1 1 B 
X P41 41 300 -2100 200 U 40 40 1 1 B 
X P42 42 400 -2100 200 U 40 40 1 1 B 
X P43 43 500 -2100 200 U 40 40 1 1 B 
X P44 44 600 -2100 200 U 40 40 1 1 B 
X P47 47 900 -2100 200 U 40 40 1 1 B 
X P48 48 1000 -2100 200 U 40 40 1 1 B 
X P49 49 1100 -2100 200 U 40 40 1 1 B 
X P50 50 1200 -2100 200 U 40 40 1 1 B 
X P53 53 2100 -1000 200 L 40 40 1 1 B 
X P54 54 2100 -900 200 L 40 40 1 1 B 
X P57 57 2100 -600 200 L 40 40 1 1 B 
X P58 58 2100 -500 200 L 40 40 1 1 B 
X P60 60 2100 -300 200 L 40 40 1 1 B 
X P61 61 2100 -200 200 L 40 40 1 1 B 
X P62 62 2100 -100 200 L 40 40 1 1 B 
X P63 63 2100 0 200 L 40 40 1 1 B 
X P65 65 2100 200 200 L 40 40 1 1 B 
X P66 66 2100 300 200 L 40 40 1 1 B 
X P67 67 2100 400 200 L 40 40 1 1 B 
X P68 68 2100 500 200 L 40 40 1 1 B 
X P70 70 2100 700 200 L 40 40 1 1 B 
X P71 71 2100 800 200 L 40 40 1 1 B 
X P78 78 1000 2100 200 D 40 40 1 1 B 
X P79 79 900 2100 200 D 40 40 1 1 B 
X P83 83 500 2100 200 D 40 40 1 1 B 
X P84 84 400 2100 200 D 40 40 1 1 B 
X P85 85 300 2100 200 D 40 40 1 1 B 
X P86 86 200 2100 200 D 40 40 1 1 B 
X P90 90 -200 2100 200 D 40 40 1 1 B 
X P91 91 -300 2100 200 D 40 40 1 1 B 
X P92 92 -400 2100 200 D 40 40 1 1 B 
X P94 94 -600 2100 200 D 40 40 1 1 B 
X P95 95 -700 2100 200 D 40 40 1 1 B 
X P98 98 -1000 2100 200 D 40 40 1 1 B 
X PROG_B 1 -2100 1200 200 R 40 40 1 1 I 
X PUDC_B 99 -1100 2100 200 D 40 40 1 1 I 
X TCK 77 1100 2100 200 D 40 40 1 1 I 
X TDI 100 -1200 2100 200 D 40 40 1 1 I 
X TDO 76 1200 2100 200 D 40 40 1 1 O 
X TMS 75 2100 1200 200 L 40 40 1 1 I 
X VCCAUX@1 21 -2100 -800 200 R 40 40 1 1 W 
X VCCAUX@2 46 800 -2100 200 U 40 40 1 1 W 
X VCCAUX@3 74 2100 1100 200 L 40 40 1 1 W 
X VCCAUX@4 96 -800 2100 200 D 40 40 1 1 W 
X VCCINT@1 6 -2100 700 200 R 40 40 1 1 W 
X VCCINT@2 28 -1000 -2100 200 U 40 40 1 1 W 
X VCCINT@3 56 2100 -700 200 L 40 40 1 1 W 
X VCCINT@4 80 800 2100 200 D 40 40 1 1 W 
X VCCO_0@1 82 600 2100 200 D 40 40 1 1 W 
X VCCO_0@2 97 -900 2100 200 D 40 40 1 1 W 
X VCCO_1@1 55 2100 -800 200 L 40 40 1 1 W 
X VCCO_1@2 73 2100 1000 200 L 40 40 1 1 W 
X VCCO_2@1 31 -700 -2100 200 U 40 40 1 1 W 
X VCCO_2@2 45 700 -2100 200 U 40 40 1 1 W 
X VCCO_3@1 8 -2100 500 200 R 40 40 1 1 W 
X VCCO_3@2 20 -2100 -700 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_CPLD_XC9572VQ44
# Package Name: VQ-44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_CPLD_XC9572VQ44 IC 0 40 N N 1 L N
F0 "IC" -1200 1237 50 H V L B
F1 "IC_CPLD_XC9572VQ44" -1200 -1300 50 H V L B
F2 "dp_devices-VQ-44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1200 1100 -1200 -1200
P 2 1 0 0 -1200 -1200 1200 -1200
P 2 1 0 0 1200 -1200 1200 1200
P 2 1 0 0 1200 1200 -1100 1200
P 2 1 0 0 -1100 1200 -1200 1100
P 2 1 0 0 -800 150 50 150
P 2 1 0 0 50 150 150 150
P 2 1 0 0 50 150 50 800
P 2 1 0 0 150 -800 150 50
P 2 1 0 0 150 50 150 150
P 2 1 0 0 150 50 800 50
P 2 1 0 0 150 50 50 50
P 2 1 0 0 50 50 50 150
T 0 -275 375 150 0 1 0 FB1
T 0 -275 -325 150 0 1 0 FB3
T 0 525 375 150 0 1 0 FB2
T 0 525 -325 150 0 1 0 FB4
X GND1 4 -1400 200 200 R 40 40 1 1 B 
X GND2 17 0 -1400 200 U 40 40 1 1 B 
X GND3 25 1400 -300 200 L 40 40 1 1 B 
X IO1-2 39 0 1400 200 D 40 40 1 1 B 
X IO1-5 40 -100 1400 200 D 40 40 1 1 B 
X IO1-6 41 -200 1400 200 D 40 40 1 1 B 
X IO1-8 42 -300 1400 200 D 40 40 1 1 B 
X IO1-9/GCK1 43 -400 1400 200 D 40 40 1 1 B 
X IO1-11/GCK2 44 -500 1400 200 D 40 40 1 1 B 
X IO1-14/GCK3 1 -1400 500 200 R 40 40 1 1 B 
X IO1-15 2 -1400 400 200 R 40 40 1 1 B 
X IO1-17 3 -1400 300 200 R 40 40 1 1 B 
X IO2-2 29 1400 100 200 L 40 40 1 1 B 
X IO2-5 30 1400 200 200 L 40 40 1 1 B 
X IO2-6 31 1400 300 200 L 40 40 1 1 B 
X IO2-8 32 1400 400 200 L 40 40 1 1 B 
X IO2-9/GSR 33 1400 500 200 L 40 40 1 1 B 
X IO2-11/GTS2 34 500 1400 200 D 40 40 1 1 B 
X IO2-14/GTS1 36 300 1400 200 D 40 40 1 1 B 
X IO2-15 37 200 1400 200 D 40 40 1 1 B 
X IO2-17 38 100 1400 200 D 40 40 1 1 B 
X IO3-2 5 -1400 100 200 R 40 40 1 1 B 
X IO3-5 6 -1400 0 200 R 40 40 1 1 B 
X IO3-8 7 -1400 -100 200 R 40 40 1 1 B 
X IO3-9 8 -1400 -200 200 R 40 40 1 1 B 
X IO3-11 12 -500 -1400 200 U 40 40 1 1 B 
X IO3-14 13 -400 -1400 200 U 40 40 1 1 B 
X IO3-15 14 -300 -1400 200 U 40 40 1 1 B 
X IO3-16 18 100 -1400 200 U 40 40 1 1 B 
X IO3-17 16 -100 -1400 200 U 40 40 1 1 B 
X IO4-2 19 200 -1400 200 U 40 40 1 1 B 
X IO4-5 20 300 -1400 200 U 40 40 1 1 B 
X IO4-8 21 400 -1400 200 U 40 40 1 1 B 
X IO4-11 22 500 -1400 200 U 40 40 1 1 B 
X IO4-14 23 1400 -500 200 L 40 40 1 1 B 
X IO4-15 27 1400 -100 200 L 40 40 1 1 B 
X IO4-17 28 1400 0 200 L 40 40 1 1 B 
X TCK 11 -1400 -500 200 R 40 40 1 1 B 
X TDI 9 -1400 -300 200 R 40 40 1 1 B 
X TDO 24 1400 -400 200 L 40 40 1 1 B 
X TMS 10 -1400 -400 200 R 40 40 1 1 B 
X VCCINT1 15 -200 -1400 200 U 40 40 1 1 B 
X VCCINT2 35 400 1400 200 D 40 40 1 1 B 
X VCCIO 26 1400 -200 200 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_DIL8-PTH
# Package Name: DIP8
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_DIL8-PTH IC 0 40 N N 1 L N
F0 "IC" -200 237 50 H V L B
F1 "IC_DIL8-PTH" -200 -400 50 H V L B
F2 "dp_devices-DIP8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 200 -200 -300
P 2 1 0 0 -200 -300 200 -300
P 2 1 0 0 200 -300 200 200
P 2 1 0 0 200 200 100 200
P 2 1 0 0 -100 200 -200 200
A 0 200 100 -1799 -1 1 1 0 N -100 200 100 200
X 1 1 -300 100 100 R 40 40 1 1 B 
X 2 2 -300 0 100 R 40 40 1 1 B 
X 3 3 -300 -100 100 R 40 40 1 1 B 
X 4 4 -300 -200 100 R 40 40 1 1 B 
X 5 5 300 -200 100 L 40 40 1 1 B 
X 6 6 300 -100 100 L 40 40 1 1 B 
X 7 7 300 0 100 L 40 40 1 1 B 
X 8 8 300 100 100 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_DIL8-SO8
# Package Name: SO-8
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_DIL8-SO8 IC 0 40 N N 1 L N
F0 "IC" -200 237 50 H V L B
F1 "IC_DIL8-SO8" -200 -400 50 H V L B
F2 "dp_devices-SO-8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 200 -200 -300
P 2 1 0 0 -200 -300 200 -300
P 2 1 0 0 200 -300 200 200
P 2 1 0 0 200 200 100 200
P 2 1 0 0 -100 200 -200 200
A 0 200 100 -1799 -1 1 1 0 N -100 200 100 200
X 1 1 -300 100 100 R 40 40 1 1 B 
X 2 2 -300 0 100 R 40 40 1 1 B 
X 3 3 -300 -100 100 R 40 40 1 1 B 
X 4 4 -300 -200 100 R 40 40 1 1 B 
X 5 5 300 -200 100 L 40 40 1 1 B 
X 6 6 300 -100 100 L 40 40 1 1 B 
X 7 7 300 0 100 L 40 40 1 1 B 
X 8 8 300 100 100 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_DIL14-PTH
# Package Name: DIP14
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_DIL14-PTH IC 0 40 N N 1 L N
F0 "IC" -200 -500 50 H V L B
F1 "IC_DIL14-PTH" -200 425 50 H V L B
F2 "dp_devices-DIP14" 0 150 50 H I C C
DRAW
P 2 1 0 0 200 -400 -200 -400
P 2 1 0 0 -200 400 -200 -400
P 2 1 0 0 200 -400 200 400
P 2 1 0 0 200 400 100 400
P 2 1 0 0 -200 400 -100 400
A 0 400 100 -1799 -1 1 1 0 N -100 400 100 400
X 1 1 -300 300 100 R 40 40 1 1 B 
X 2 2 -300 200 100 R 40 40 1 1 B 
X 3 3 -300 100 100 R 40 40 1 1 B 
X 4 4 -300 0 100 R 40 40 1 1 B 
X 5 5 -300 -100 100 R 40 40 1 1 B 
X 6 6 -300 -200 100 R 40 40 1 1 B 
X 7 7 -300 -300 100 R 40 40 1 1 B 
X 8 8 300 -300 100 L 40 40 1 1 B 
X 9 9 300 -200 100 L 40 40 1 1 B 
X 10 10 300 -100 100 L 40 40 1 1 B 
X 11 11 300 0 100 L 40 40 1 1 B 
X 12 12 300 100 100 L 40 40 1 1 B 
X 13 13 300 200 100 L 40 40 1 1 B 
X 14 14 300 300 100 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_DIL14-PTHW
# Package Name: DIP14W
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_DIL14-PTHW IC 0 40 N N 1 L N
F0 "IC" -200 -500 50 H V L B
F1 "IC_DIL14-PTHW" -200 425 50 H V L B
F2 "dp_devices-DIP14W" 0 150 50 H I C C
DRAW
P 2 1 0 0 200 -400 -200 -400
P 2 1 0 0 -200 400 -200 -400
P 2 1 0 0 200 -400 200 400
P 2 1 0 0 200 400 100 400
P 2 1 0 0 -200 400 -100 400
A 0 400 100 -1799 -1 1 1 0 N -100 400 100 400
X 1 1 -300 300 100 R 40 40 1 1 B 
X 2 2 -300 200 100 R 40 40 1 1 B 
X 3 3 -300 100 100 R 40 40 1 1 B 
X 4 4 -300 0 100 R 40 40 1 1 B 
X 5 5 -300 -100 100 R 40 40 1 1 B 
X 6 6 -300 -200 100 R 40 40 1 1 B 
X 7 7 -300 -300 100 R 40 40 1 1 B 
X 8 8 300 -300 100 L 40 40 1 1 B 
X 9 9 300 -200 100 L 40 40 1 1 B 
X 10 10 300 -100 100 L 40 40 1 1 B 
X 11 11 300 0 100 L 40 40 1 1 B 
X 12 12 300 100 100 L 40 40 1 1 B 
X 13 13 300 200 100 L 40 40 1 1 B 
X 14 14 300 300 100 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_DIL18-EDGE
# Package Name: EGDE2X9
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_DIL18-EDGE IC 0 40 N N 1 L N
F0 "IC" -200 537 50 H V L B
F1 "IC_DIL18-EDGE" -200 -600 50 H V L B
F2 "dp_devices-EGDE2X9" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 500 -200 -500
P 2 1 0 0 -200 -500 200 -500
P 2 1 0 0 200 -500 200 500
P 2 1 0 0 200 500 100 500
P 2 1 0 0 -100 500 -200 500
A 0 500 100 -1799 -1 1 1 0 N -100 500 100 500
X 1 1 -300 400 100 R 40 40 1 1 B 
X 2 2 -300 300 100 R 40 40 1 1 B 
X 3 3 -300 200 100 R 40 40 1 1 B 
X 4 4 -300 100 100 R 40 40 1 1 B 
X 5 5 -300 0 100 R 40 40 1 1 B 
X 6 6 -300 -100 100 R 40 40 1 1 B 
X 7 7 -300 -200 100 R 40 40 1 1 B 
X 8 8 -300 -300 100 R 40 40 1 1 B 
X 9 9 -300 -400 100 R 40 40 1 1 B 
X 10 10 300 -400 100 L 40 40 1 1 B 
X 11 11 300 -300 100 L 40 40 1 1 B 
X 12 12 300 -200 100 L 40 40 1 1 B 
X 13 13 300 -100 100 L 40 40 1 1 B 
X 14 14 300 0 100 L 40 40 1 1 B 
X 15 15 300 100 100 L 40 40 1 1 B 
X 16 16 300 200 100 L 40 40 1 1 B 
X 17 17 300 300 100 L 40 40 1 1 B 
X 18 18 300 400 100 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_DIL18-PTH
# Package Name: DIP18
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_DIL18-PTH IC 0 40 N N 1 L N
F0 "IC" -200 537 50 H V L B
F1 "IC_DIL18-PTH" -200 -600 50 H V L B
F2 "dp_devices-DIP18" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 500 -200 -500
P 2 1 0 0 -200 -500 200 -500
P 2 1 0 0 200 -500 200 500
P 2 1 0 0 200 500 100 500
P 2 1 0 0 -100 500 -200 500
A 0 500 100 -1799 -1 1 1 0 N -100 500 100 500
X 1 1 -300 400 100 R 40 40 1 1 B 
X 2 2 -300 300 100 R 40 40 1 1 B 
X 3 3 -300 200 100 R 40 40 1 1 B 
X 4 4 -300 100 100 R 40 40 1 1 B 
X 5 5 -300 0 100 R 40 40 1 1 B 
X 6 6 -300 -100 100 R 40 40 1 1 B 
X 7 7 -300 -200 100 R 40 40 1 1 B 
X 8 8 -300 -300 100 R 40 40 1 1 B 
X 9 9 -300 -400 100 R 40 40 1 1 B 
X 10 10 300 -400 100 L 40 40 1 1 B 
X 11 11 300 -300 100 L 40 40 1 1 B 
X 12 12 300 -200 100 L 40 40 1 1 B 
X 13 13 300 -100 100 L 40 40 1 1 B 
X 14 14 300 0 100 L 40 40 1 1 B 
X 15 15 300 100 100 L 40 40 1 1 B 
X 16 16 300 200 100 L 40 40 1 1 B 
X 17 17 300 300 100 L 40 40 1 1 B 
X 18 18 300 400 100 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_DIL20-EDGE
# Package Name: EGDE2X10
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_DIL20-EDGE IC 0 40 N N 1 L N
F0 "IC" -200 537 50 H V L B
F1 "IC_DIL20-EDGE" -200 -700 50 H V L B
F2 "dp_devices-EGDE2X10" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 500 -200 -600
P 2 1 0 0 -200 -600 200 -600
P 2 1 0 0 200 -600 200 500
P 2 1 0 0 200 500 100 500
P 2 1 0 0 -100 500 -200 500
A 0 500 100 -1799 -1 1 1 0 N -100 500 100 500
X 1 1 -300 400 100 R 40 40 1 1 B 
X 2 2 -300 300 100 R 40 40 1 1 B 
X 3 3 -300 200 100 R 40 40 1 1 B 
X 4 4 -300 100 100 R 40 40 1 1 B 
X 5 5 -300 0 100 R 40 40 1 1 B 
X 6 6 -300 -100 100 R 40 40 1 1 B 
X 7 7 -300 -200 100 R 40 40 1 1 B 
X 8 8 -300 -300 100 R 40 40 1 1 B 
X 9 9 -300 -400 100 R 40 40 1 1 B 
X 10 10 -300 -500 100 R 40 40 1 1 B 
X 11 11 300 -500 100 L 40 40 1 1 B 
X 12 12 300 -400 100 L 40 40 1 1 B 
X 13 13 300 -300 100 L 40 40 1 1 B 
X 14 14 300 -200 100 L 40 40 1 1 B 
X 15 15 300 -100 100 L 40 40 1 1 B 
X 16 16 300 0 100 L 40 40 1 1 B 
X 17 17 300 100 100 L 40 40 1 1 B 
X 18 18 300 200 100 L 40 40 1 1 B 
X 19 19 300 300 100 L 40 40 1 1 B 
X 20 20 300 400 100 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_DIL20-PTH
# Package Name: DIP20
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_DIL20-PTH IC 0 40 N N 1 L N
F0 "IC" -200 537 50 H V L B
F1 "IC_DIL20-PTH" -200 -700 50 H V L B
F2 "dp_devices-DIP20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 500 -200 -600
P 2 1 0 0 -200 -600 200 -600
P 2 1 0 0 200 -600 200 500
P 2 1 0 0 200 500 100 500
P 2 1 0 0 -100 500 -200 500
A 0 500 100 -1799 -1 1 1 0 N -100 500 100 500
X 1 1 -300 400 100 R 40 40 1 1 B 
X 2 2 -300 300 100 R 40 40 1 1 B 
X 3 3 -300 200 100 R 40 40 1 1 B 
X 4 4 -300 100 100 R 40 40 1 1 B 
X 5 5 -300 0 100 R 40 40 1 1 B 
X 6 6 -300 -100 100 R 40 40 1 1 B 
X 7 7 -300 -200 100 R 40 40 1 1 B 
X 8 8 -300 -300 100 R 40 40 1 1 B 
X 9 9 -300 -400 100 R 40 40 1 1 B 
X 10 10 -300 -500 100 R 40 40 1 1 B 
X 11 11 300 -500 100 L 40 40 1 1 B 
X 12 12 300 -400 100 L 40 40 1 1 B 
X 13 13 300 -300 100 L 40 40 1 1 B 
X 14 14 300 -200 100 L 40 40 1 1 B 
X 15 15 300 -100 100 L 40 40 1 1 B 
X 16 16 300 0 100 L 40 40 1 1 B 
X 17 17 300 100 100 L 40 40 1 1 B 
X 18 18 300 200 100 L 40 40 1 1 B 
X 19 19 300 300 100 L 40 40 1 1 B 
X 20 20 300 400 100 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_DS1085-SO-8
# Package Name: SO-8
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_DS1085-SO-8 IC 0 40 N N 1 L N
F0 "IC" -400 220 50 H V L B
F1 "IC_DS1085-SO-8" -400 -400 50 H V L B
F2 "dp_devices-SO-8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 200 -400 -300
P 2 1 0 0 -400 -300 400 -300
P 2 1 0 0 400 -300 400 200
P 2 1 0 0 400 200 -400 200
X CTRL0 5 600 -200 200 L 40 40 1 1 I 
X CTRL1 6 600 -100 200 L 40 40 1 1 I 
X GND 4 -600 -200 200 R 40 40 1 1 W 
X OUT0 2 -600 0 200 R 40 40 1 1 O 
X OUT1 1 -600 100 200 R 40 40 1 1 O 
X SCL 8 600 100 200 L 40 40 1 1 I 
X SDA 7 600 0 200 L 40 40 1 1 B 
X VCC 3 -600 -100 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_ENC28J60-SOIC-28
# Package Name: SOIC-28W
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_ENC28J60-SOIC-28 IC 0 40 N N 1 L N
F0 "IC" 300 -700 50 H V L B
F1 "IC_ENC28J60-SOIC-28" 300 -800 50 H V L B
F2 "dp_devices-SOIC-28W" 0 150 50 H I C C
DRAW
P 2 1 0 0 700 600 700 -600
P 2 1 0 0 700 -600 -700 -600
P 2 1 0 0 -700 -600 -700 600
P 2 1 0 0 -700 600 700 600
X !CS 9 -900 100 200 R 40 40 1 1 I I
X !INT 4 -900 400 200 R 40 40 1 1 O I
X !RESET 10 -900 500 200 R 40 40 1 1 I I
X CLKOUT 3 -900 -200 200 R 40 40 1 1 O C
X LEDA 27 900 -100 200 L 40 40 1 1 O 
X LEDB 26 900 -200 200 L 40 40 1 1 O 
X OSC1 23 900 -500 200 L 40 40 1 1 I 
X OSC2 24 900 -400 200 L 40 40 1 1 O 
X RBIAS 14 -900 -500 200 R 40 40 1 1 I 
X SCK 8 -900 0 200 R 40 40 1 1 I C
X SI 7 -900 300 200 R 40 40 1 1 I 
X SO 6 -900 200 200 R 40 40 1 1 O 
X TPIN+ 13 900 100 200 L 40 40 1 1 I 
X TPIN- 12 900 200 200 L 40 40 1 1 I 
X TPOUT+ 17 900 400 200 L 40 40 1 1 O 
X TPOUT- 16 900 500 200 L 40 40 1 1 O 
X VCAP 1 -900 -400 200 R 40 40 1 1 I 
X VDD 28 200 800 200 D 40 40 1 1 w 
X VDDOSC 25 -200 800 200 D 40 40 1 1 w 
X VDDPLL 20 100 800 200 D 40 40 1 1 w 
X VDDRX 19 -100 800 200 D 40 40 1 1 w 
X VDDTX 15 0 800 200 D 40 40 1 1 w 
X VSS 2 200 -800 200 U 40 40 1 1 w 
X VSSOSC 22 -200 -800 200 U 40 40 1 1 w 
X VSSPLL 21 100 -800 200 U 40 40 1 1 w 
X VSSRX 11 -100 -800 200 U 40 40 1 1 w 
X VSSTX 18 0 -800 200 U 40 40 1 1 w 
ENDDRAW
ENDDEF

#
# Dev Name: IC_ENC424J600-TQFP44
# Package Name: TQFP-44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_ENC424J600-TQFP44 IC 0 40 N N 1 L N
F0 "IC" -500 1725 50 H V L B
F1 "IC_ENC424J600-TQFP44" -500 -1600 50 H V L B
F2 "dp_devices-TQFP-44" 0 150 50 H I C C
DRAW
P 2 1 0 0 500 1700 500 -1500
P 2 1 0 0 500 -1500 -500 -1500
P 2 1 0 0 -500 -1500 -500 1700
P 2 1 0 0 -500 1700 500 1700
X AD0 P38 700 800 200 L 40 40 1 1 B 
X AD1 P39 700 700 200 L 40 40 1 1 I 
X AD2 P40 700 600 200 L 40 40 1 1 B 
X AD3 P41 700 500 200 L 40 40 1 1 B 
X AD4 P5 700 400 200 L 40 40 1 1 B 
X AD5 P6 700 300 200 L 40 40 1 1 B 
X AD6 P7 700 200 200 L 40 40 1 1 B 
X AD7 P8 700 100 200 L 40 40 1 1 B 
X AD8 P25 700 0 200 L 40 40 1 1 B 
X AD9 P26 700 -100 200 L 40 40 1 1 B 
X AD10 P27 700 -200 200 L 40 40 1 1 B 
X AD11 P28 700 -300 200 L 40 40 1 1 B 
X AD12 P29 700 -400 200 L 40 40 1 1 B 
X AD13 P30 700 -500 200 L 40 40 1 1 B 
X AD14 P31 700 -600 200 L 40 40 1 1 B 
X CLKOUT P23 700 1000 200 L 40 40 1 1 O C
X CS P34 700 1500 200 L 40 40 1 1 I 
X INT/SPISEL P24 700 1100 200 L 40 40 1 1 B 
X LEDA P10 700 -1300 200 L 40 40 1 1 O 
X LEDB P9 700 -1400 200 L 40 40 1 1 O 
X OSC1 P3 -700 100 200 R 40 40 1 1 I 
X OSC2 P2 -700 0 200 R 40 40 1 1 O 
X PSPCFG0 P32 700 1200 200 L 40 40 1 1 I 
X RBIAS P11 -700 500 200 R 40 40 1 1 I 
X SCK/AL P37 700 1600 200 L 40 40 1 1 I 
X SI/RD/RW P36 700 1300 200 L 40 40 1 1 I 
X SO/WR/EN P35 700 1400 200 L 40 40 1 1 B 
X TPIN+ P16 700 -1100 200 L 40 40 1 1 I 
X TPIN- P17 700 -1000 200 L 40 40 1 1 I 
X TPOUT+ P20 700 -900 200 L 40 40 1 1 O 
X TPOUT- P21 700 -800 200 L 40 40 1 1 O 
X VCAP P43 -700 700 200 R 40 40 1 1 I 
X VDD P44 -700 1600 200 R 40 40 1 1 I 
X VDDOSC P4 -700 1100 200 R 40 40 1 1 I 
X VDDPLL P12 -700 1400 200 R 40 40 1 1 I 
X VDDRX P15 -700 1200 200 R 40 40 1 1 I 
X VDDTX P18 -700 1300 200 R 40 40 1 1 I 
X VSS1 P42 -700 -1300 200 R 40 40 1 1 I 
X VSS2 P33 -700 -1400 200 R 40 40 1 1 I 
X VSSOSC P1 -700 -700 200 R 40 40 1 1 I 
X VSSPLL P13 -700 -1100 200 R 40 40 1 1 I 
X VSSRX P14 -700 -800 200 R 40 40 1 1 I 
X VSSTX1 P19 -700 -900 200 R 40 40 1 1 I 
X VSSTX2 P22 -700 -1000 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: IC_FAN5331-SOT-23-5
# Package Name: SOT-23-5
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_FAN5331-SOT-23-5 IC 0 40 N N 1 L N
F0 "IC" 0 0 50 H V C C
F1 "IC_FAN5331-SOT-23-5" 0 0 50 H V C C
F2 "dp_devices-SOT-23-5" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -200 -300 200
P 2 1 0 0 -300 200 300 200
P 2 1 0 0 300 200 300 -200
P 2 1 0 0 300 -200 -300 -200
X !SHDN 4 400 -100 100 L 40 40 1 1 B 
X FB 3 -400 -100 100 R 40 40 1 1 B 
X GND 2 -400 0 100 R 40 40 1 1 B 
X SW 1 -400 100 100 R 40 40 1 1 B 
X VIN 5 400 100 100 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_FPGA_XC3S250E
# Package Name: VQ-100
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_FPGA_XC3S250E IC 0 40 N N 1 L N
F0 "IC" -200 50 50 H V L B
F1 "IC_FPGA_XC3S250E" -200 -100 50 H V L B
F2 "dp_devices-VQ-100" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1900 -1900 1900 -1900
P 2 1 0 0 1900 -1900 1900 1900
P 2 1 0 0 1900 1900 -1900 1900
P 2 1 0 0 -1900 1900 -1900 -1900
X DONE 51 -2100 1200 200 R 40 40 1 1 B 
X GND@1 7 -2100 1100 200 R 40 40 1 1 W 
X GND@2 14 -2100 1000 200 R 40 40 1 1 W 
X GND@3 19 -2100 900 200 R 40 40 1 1 W 
X GND@4 29 -2100 800 200 R 40 40 1 1 W 
X GND@5 37 -2100 700 200 R 40 40 1 1 W 
X GND@6 52 -2100 600 200 R 40 40 1 1 W 
X GND@7 59 -2100 500 200 R 40 40 1 1 W 
X GND@8 64 -2100 400 200 R 40 40 1 1 W 
X GND@9 72 -2100 300 200 R 40 40 1 1 W 
X GND@10 81 -2100 200 200 R 40 40 1 1 W 
X GND@11 87 -2100 100 200 R 40 40 1 1 W 
X GND@12 93 -2100 0 200 R 40 40 1 1 W 
X IPAD21 89 -2100 -500 200 R 40 40 1 1 I 
X IPAD22 88 -2100 -600 200 R 40 40 1 1 I 
X IPAD61 69 -2100 -700 200 R 40 40 1 1 I 
X IPAD107 39 -2100 -100 200 R 40 40 1 1 I 
X IPAD108 38 -2100 -200 200 R 40 40 1 1 I 
X IPAD114 30 -2100 -300 200 R 40 40 1 1 I 
X IPAD152 13 -2100 -400 200 R 40 40 1 1 I 
X P2 2 -1000 -2100 200 U 40 40 1 1 B 
X P3 3 -300 -2100 200 U 40 40 1 1 B 
X P4 4 300 -2100 200 U 40 40 1 1 B 
X P5 5 1200 -2100 200 U 40 40 1 1 B 
X P9 9 2100 900 200 L 40 40 1 1 B 
X P10 10 -2100 -800 200 R 40 40 1 1 B 
X P11 11 -2100 -900 200 R 40 40 1 1 B 
X P12 12 -2100 -1000 200 R 40 40 1 1 B 
X P15 15 -2100 -1100 200 R 40 40 1 1 B 
X P16 16 -2100 -1200 200 R 40 40 1 1 B 
X P17 17 -1200 -2100 200 U 40 40 1 1 B 
X P18 18 -1100 -2100 200 U 40 40 1 1 B 
X P22 22 -900 -2100 200 U 40 40 1 1 B 
X P23 23 -800 -2100 200 U 40 40 1 1 B 
X P24 24 -700 -2100 200 U 40 40 1 1 B 
X P25 25 -600 -2100 200 U 40 40 1 1 B 
X P26 26 -500 -2100 200 U 40 40 1 1 B 
X P27 27 -400 -2100 200 U 40 40 1 1 B 
X P32 32 -200 -2100 200 U 40 40 1 1 B 
X P33 33 -100 -2100 200 U 40 40 1 1 B 
X P34 34 0 -2100 200 U 40 40 1 1 B 
X P35 35 100 -2100 200 U 40 40 1 1 B 
X P36 36 200 -2100 200 U 40 40 1 1 B 
X P40 40 400 -2100 200 U 40 40 1 1 B 
X P41 41 500 -2100 200 U 40 40 1 1 B 
X P42 42 600 -2100 200 U 40 40 1 1 B 
X P43 43 700 -2100 200 U 40 40 1 1 B 
X P44 44 800 -2100 200 U 40 40 1 1 B 
X P47 47 900 -2100 200 U 40 40 1 1 B 
X P48 48 1000 -2100 200 U 40 40 1 1 B 
X P49 49 1100 -2100 200 U 40 40 1 1 B 
X P50 50 2100 -1200 200 L 40 40 1 1 B 
X P53 53 2100 -1100 200 L 40 40 1 1 B 
X P54 54 2100 -1000 200 L 40 40 1 1 B 
X P57 57 2100 -900 200 L 40 40 1 1 B 
X P58 58 2100 -800 200 L 40 40 1 1 B 
X P60 60 2100 -700 200 L 40 40 1 1 B 
X P61 61 2100 -600 200 L 40 40 1 1 B 
X P62 62 2100 -500 200 L 40 40 1 1 B 
X P63 63 2100 -400 200 L 40 40 1 1 B 
X P65 65 2100 -300 200 L 40 40 1 1 B 
X P66 66 2100 -200 200 L 40 40 1 1 B 
X P67 67 2100 -100 200 L 40 40 1 1 B 
X P68 68 2100 0 200 L 40 40 1 1 B 
X P70 70 2100 100 200 L 40 40 1 1 B 
X P71 71 2100 200 200 L 40 40 1 1 B 
X P78 78 2100 300 200 L 40 40 1 1 B 
X P79 79 2100 400 200 L 40 40 1 1 B 
X P83 83 2100 500 200 L 40 40 1 1 B 
X P84 84 2100 600 200 L 40 40 1 1 B 
X P85 85 2100 700 200 L 40 40 1 1 B 
X P86 86 2100 800 200 L 40 40 1 1 B 
X P90 90 2100 1000 200 L 40 40 1 1 B 
X P91 91 2100 1100 200 L 40 40 1 1 B 
X P92 92 2100 1200 200 L 40 40 1 1 B 
X P94 94 1200 2100 200 D 40 40 1 1 B 
X P95 95 1100 2100 200 D 40 40 1 1 B 
X P98 98 1000 2100 200 D 40 40 1 1 B 
X PROG_B 1 900 2100 200 D 40 40 1 1 I 
X PUDC_B 99 800 2100 200 D 40 40 1 1 I 
X TCK 77 700 2100 200 D 40 40 1 1 I 
X TDI 100 600 2100 200 D 40 40 1 1 I 
X TDO 76 500 2100 200 D 40 40 1 1 O 
X TMS 75 400 2100 200 D 40 40 1 1 I 
X VCCAUX@1 21 300 2100 200 D 40 40 1 1 W 
X VCCAUX@2 46 200 2100 200 D 40 40 1 1 W 
X VCCAUX@3 74 100 2100 200 D 40 40 1 1 W 
X VCCAUX@4 96 0 2100 200 D 40 40 1 1 W 
X VCCINT@1 6 -100 2100 200 D 40 40 1 1 W 
X VCCINT@2 28 -200 2100 200 D 40 40 1 1 W 
X VCCINT@3 56 -300 2100 200 D 40 40 1 1 W 
X VCCINT@4 80 -400 2100 200 D 40 40 1 1 W 
X VCCO_0@1 82 -500 2100 200 D 40 40 1 1 W 
X VCCO_0@2 97 -600 2100 200 D 40 40 1 1 W 
X VCCO_1@1 55 -700 2100 200 D 40 40 1 1 W 
X VCCO_1@2 73 -800 2100 200 D 40 40 1 1 W 
X VCCO_2@1 31 -900 2100 200 D 40 40 1 1 W 
X VCCO_2@2 45 -1000 2100 200 D 40 40 1 1 W 
X VCCO_3@1 8 -1100 2100 200 D 40 40 1 1 W 
X VCCO_3@2 20 -1200 2100 200 D 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_FPGA_XC6SLX93TQG144C
# Package Name: TQFP-144
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_FPGA_XC6SLX93TQG144C IC 0 40 N N 1 L N
F0 "IC" -2800 3400 50 H V L B
F1 "IC_FPGA_XC6SLX93TQG144C" -2800 3300 50 H V L B
F2 "dp_devices-TQFP-144" 0 150 50 H I C C
DRAW
P 2 1 0 0 -2800 2900 -2800 -2800
P 2 1 0 0 -2800 -2800 2900 -2800
P 2 1 0 0 2900 -2800 2900 2900
P 2 1 0 0 2900 2900 -2800 2900
T 0 50 1650 100 0 1 0 BANK0
T 1 1550 -50 100 0 1 0 BANK1
T 0 50 -1350 100 0 1 0 BANK2
T 1 -1450 -50 100 0 1 0 BANK3
T 0 0 200 200 0 1 0 XC6SLX9
X CMPCS_B_2 72 1800 -3000 200 U 40 40 1 1 B 
X DONE_2 71 1700 -3000 200 U 40 40 1 1 B 
X GND_A 3 -3000 1600 200 R 40 40 1 1 W 
X GND_B 13 -3000 600 200 R 40 40 1 1 W 
X GND_C 25 -3000 -600 200 R 40 40 1 1 B 
X GND_D 49 -500 -3000 200 U 40 40 1 1 W 
X GND_E 54 0 -3000 200 U 40 40 1 1 W 
X GND_F 68 1400 -3000 200 U 40 40 1 1 W 
X GND_G 77 3100 -1300 200 L 40 40 1 1 W 
X GND_H 91 3100 100 200 L 40 40 1 1 W 
X GND_I 96 3100 600 200 L 40 40 1 1 W 
X GND_J 108 3100 1800 200 L 40 40 1 1 W 
X GND_K 113 1400 3100 200 D 40 40 1 1 W 
X GND_L 130 -300 3100 200 D 40 40 1 1 W 
X GND_M 136 -900 3100 200 D 40 40 1 1 W 
X IO_L1N_M0_CMPMISO_2 69 1500 -3000 200 U 40 40 1 1 B 
X IO_L1N_VREF_0 143 -1600 3100 200 D 40 40 1 1 B 
X IO_L1N_VREF_1 104 3100 1400 200 L 40 40 1 1 B 
X IO_L1N_VREF_3 34 -3000 -1500 200 R 40 40 1 1 B 
X IO_L1P_1 105 3100 1500 200 L 40 40 1 1 B 
X IO_L1P_3 35 -3000 -1600 200 R 40 40 1 1 B 
X IO_L1P_CCLK_2 70 1600 -3000 200 U 40 40 1 1 B 
X IO_L1P_HSWAPEN_0 144 -1700 3100 200 D 40 40 1 1 B 
X IO_L2N_0 141 -1400 3100 200 D 40 40 1 1 B 
X IO_L2N_3 32 -3000 -1300 200 R 40 40 1 1 B 
X IO_L2N_CMPMOSI_2 66 1200 -3000 200 U 40 40 1 1 B 
X IO_L2P_0 142 -1500 3100 200 D 40 40 1 1 B 
X IO_L2P_3 33 -3000 -1400 200 R 40 40 1 1 B 
X IO_L2P_CMPCLK_2 67 1300 -3000 200 U 40 40 1 1 B 
X IO_L3N_0 139 -1200 3100 200 D 40 40 1 1 B 
X IO_L3N_MOSI_CSI_B_MISO0_2 64 1000 -3000 200 U 40 40 1 1 B 
X IO_L3P_0 140 -1300 3100 200 D 40 40 1 1 B 
X IO_L3P_D0_DIN_MISO_MISO1_2 65 1100 -3000 200 U 40 40 1 1 B 
X IO_L4N_0 137 -1000 3100 200 D 40 40 1 1 B 
X IO_L4P_0 138 -1100 3100 200 D 40 40 1 1 B 
X IO_L12N_D2_MISO3_2 61 700 -3000 200 U 40 40 1 1 B 
X IO_L12P_D1_MISO2_2 62 800 -3000 200 U 40 40 1 1 B 
X IO_L13N_D10_2 59 500 -3000 200 U 40 40 1 1 B 
X IO_L13P_M1_2 60 600 -3000 200 U 40 40 1 1 B 
X IO_L14N_D12_2 57 300 -3000 200 U 40 40 1 1 B 
X IO_L14P_D11_2 58 400 -3000 200 U 40 40 1 1 B 
X IO_L30N_GCLK0_USERCCLK_2 55 100 -3000 200 U 40 40 1 1 B 
X IO_L30P_GCLK1_D13_2 56 200 -3000 200 U 40 40 1 1 B 
X IO_L31N_GCLK30_D15_2 50 -400 -3000 200 U 40 40 1 1 B 
X IO_L31P_GCLK31_D14_2 51 -300 -3000 200 U 40 40 1 1 B 
X IO_L32N_1 101 3100 1100 200 L 40 40 1 1 B 
X IO_L32P_1 102 3100 1200 200 L 40 40 1 1 B 
X IO_L33N_1 99 3100 900 200 L 40 40 1 1 B 
X IO_L33P_1 100 3100 1000 200 L 40 40 1 1 B 
X IO_L34N_1 97 3100 700 200 L 40 40 1 1 B 
X IO_L34N_GCLK18_0 133 -600 3100 200 D 40 40 1 1 B 
X IO_L34P_1 98 3100 800 200 L 40 40 1 1 B 
X IO_L34P_GCLK19_0 134 -700 3100 200 D 40 40 1 1 B 
X IO_L35N_GCLK16_0 131 -400 3100 200 D 40 40 1 1 B 
X IO_L35P_GCLK17_0 132 -500 3100 200 D 40 40 1 1 B 
X IO_L36N_3 29 -3000 -1000 200 R 40 40 1 1 B 
X IO_L36N_GCLK14_0 126 100 3100 200 D 40 40 1 1 B 
X IO_L36P_3 30 -3000 -1100 200 R 40 40 1 1 B 
X IO_L36P_GCLK15_0 127 0 3100 200 D 40 40 1 1 B 
X IO_L37N_3 26 -3000 -700 200 R 40 40 1 1 B 
X IO_L37N_GCLK12_0 123 400 3100 200 D 40 40 1 1 B 
X IO_L37P_3 27 -3000 -800 200 R 40 40 1 1 B 
X IO_L37P_GCLK13_0 124 300 3100 200 D 40 40 1 1 B 
X IO_L40N_GCLK10_1 94 3100 400 200 L 40 40 1 1 B 
X IO_L40P_GCLK11_1 95 3100 500 200 L 40 40 1 1 B 
X IO_L41N_GCLK8_1 92 3100 200 200 L 40 40 1 1 B 
X IO_L41N_GCLK26_3 23 -3000 -400 200 R 40 40 1 1 B 
X IO_L41P_GCLK9_IRDY1_1 93 3100 300 200 L 40 40 1 1 B 
X IO_L41P_GCLK27_3 24 -3000 -500 200 R 40 40 1 1 B 
X IO_L42N_GCLK6_TRDY1_1 87 3100 -300 200 L 40 40 1 1 B 
X IO_L42N_GCLK24_3 21 -3000 -200 200 R 40 40 1 1 B 
X IO_L42P_GCLK7_1 88 3100 -200 200 L 40 40 1 1 B 
X IO_L42P_GCLK25_TRDY2_3 22 -3000 -300 200 R 40 40 1 1 B 
X IO_L43N_GCLK4_1 84 3100 -600 200 L 40 40 1 1 B 
X IO_L43N_GCLK22_IRDY2_3 16 -3000 300 200 R 40 40 1 1 B 
X IO_L43P_GCLK5_1 85 3100 -500 200 L 40 40 1 1 B 
X IO_L43P_GCLK23_3 17 -3000 200 200 R 40 40 1 1 B 
X IO_L44N_GCLK20_3 14 -3000 500 200 R 40 40 1 1 B 
X IO_L44P_GCLK21_3 15 -3000 400 200 R 40 40 1 1 B 
X IO_L45N_1 82 3100 -800 200 L 40 40 1 1 B 
X IO_L45P_1 83 3100 -700 200 L 40 40 1 1 B 
X IO_L46N_1 80 3100 -1000 200 L 40 40 1 1 B 
X IO_L46P_1 81 3100 -900 200 L 40 40 1 1 B 
X IO_L47N_1 78 3100 -1200 200 L 40 40 1 1 B 
X IO_L47P_1 79 3100 -1100 200 L 40 40 1 1 B 
X IO_L48N_RDWR_B_VREF_2 47 -700 -3000 200 U 40 40 1 1 B 
X IO_L48P_D7_2 48 -600 -3000 200 U 40 40 1 1 B 
X IO_L49N_3 11 -3000 800 200 R 40 40 1 1 B 
X IO_L49N_D4_2 45 -900 -3000 200 U 40 40 1 1 B 
X IO_L49P_3 12 -3000 700 200 R 40 40 1 1 B 
X IO_L49P_D3_2 46 -800 -3000 200 U 40 40 1 1 B 
X IO_L50N_3 9 -3000 1000 200 R 40 40 1 1 B 
X IO_L50P_3 10 -3000 900 200 R 40 40 1 1 B 
X IO_L51N_3 7 -3000 1200 200 R 40 40 1 1 B 
X IO_L51P_3 8 -3000 1100 200 R 40 40 1 1 B 
X IO_L52N_3 5 -3000 1400 200 R 40 40 1 1 B 
X IO_L52P_3 6 -3000 1300 200 R 40 40 1 1 B 
X IO_L62N_D6_2 43 -1100 -3000 200 U 40 40 1 1 B 
X IO_L62N_VREF_0 120 700 3100 200 D 40 40 1 1 B 
X IO_L62P_0 121 600 3100 200 D 40 40 1 1 B 
X IO_L62P_D5_2 44 -1000 -3000 200 U 40 40 1 1 B 
X IO_L63N_SCP6_0 118 900 3100 200 D 40 40 1 1 B 
X IO_L63P_SCP7_0 119 800 3100 200 D 40 40 1 1 B 
X IO_L64N_D9_2 40 -1400 -3000 200 U 40 40 1 1 B 
X IO_L64N_SCP4_0 116 1100 3100 200 D 40 40 1 1 B 
X IO_L64P_D8_2 41 -1300 -3000 200 U 40 40 1 1 B 
X IO_L64P_SCP5_0 117 1000 3100 200 D 40 40 1 1 B 
X IO_L65N_CSO_B_2 38 -1600 -3000 200 U 40 40 1 1 B 
X IO_L65N_SCP2_0 114 1300 3100 200 D 40 40 1 1 B 
X IO_L65P_INIT_B_2 39 -1500 -3000 200 U 40 40 1 1 B 
X IO_L65P_SCP3_0 115 1200 3100 200 D 40 40 1 1 B 
X IO_L66N_SCP0_0 111 1600 3100 200 D 40 40 1 1 B 
X IO_L66P_SCP1_0 112 1500 3100 200 D 40 40 1 1 B 
X IO_L74N_DOUT_BUSY_1 74 3100 -1600 200 L 40 40 1 1 B 
X IO_L74P_AWAKE_1 75 3100 -1500 200 L 40 40 1 1 B 
X IO_L83N_VREF_3 1 -3000 1800 200 R 40 40 1 1 B 
X IO_L83P_3 2 -3000 1700 200 R 40 40 1 1 B 
X PROGRAM_B_2 37 -1700 -3000 200 U 40 40 1 1 B 
X SUSPEND 73 3100 -1700 200 L 40 40 1 1 B 
X TCK 109 1800 3100 200 D 40 40 1 1 B 
X TDI 110 1700 3100 200 D 40 40 1 1 B 
X TDO 106 3100 1600 200 L 40 40 1 1 B 
X TMS 107 3100 1700 200 L 40 40 1 1 B 
X VCCAUX_A 20 -3000 -100 200 R 40 40 1 1 W 
X VCCAUX_B 36 -3000 -1700 200 R 40 40 1 1 W 
X VCCAUX_C 53 -100 -3000 200 U 40 40 1 1 W 
X VCCAUX_D 90 3100 0 200 L 40 40 1 1 W 
X VCCAUX_E 129 -200 3100 200 D 40 40 1 1 W 
X VCCINT_A 19 -3000 0 200 R 40 40 1 1 W 
X VCCINT_B 28 -3000 -900 200 R 40 40 1 1 W 
X VCCINT_C 52 -200 -3000 200 U 40 40 1 1 W 
X VCCINT_D 89 3100 -100 200 L 40 40 1 1 W 
X VCCINT_E 128 -100 3100 200 D 40 40 1 1 W 
X VCCO_BANK0_A 122 500 3100 200 D 40 40 1 1 W 
X VCCO_BANK0_B 125 200 3100 200 D 40 40 1 1 W 
X VCCO_BANK0_C 135 -800 3100 200 D 40 40 1 1 W 
X VCCO_BANK1_A 76 3100 -1400 200 L 40 40 1 1 W 
X VCCO_BANK1_B 86 3100 -400 200 L 40 40 1 1 W 
X VCCO_BANK1_C 103 3100 1300 200 L 40 40 1 1 W 
X VCCO_BANK2_A 42 -1200 -3000 200 U 40 40 1 1 W 
X VCCO_BANK2_B 63 900 -3000 200 U 40 40 1 1 W 
X VCCO_BANK3_A 4 -3000 1500 200 R 40 40 1 1 W 
X VCCO_BANK3_B 18 -3000 100 200 R 40 40 1 1 W 
X VCCO_BANK3_C 31 -3000 -1200 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_FT230X-SSOP-16
# Package Name: SSOP-16-FTDI
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_FT230X-SSOP-16 IC 0 40 N N 1 L N
F0 "IC" 200 537 50 H V L B
F1 "IC_FT230X-SSOP-16" 200 -600 50 H V L B
F2 "dp_devices-SSOP-16-FTDI" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 500 600 500
P 2 1 0 0 600 500 600 -500
P 2 1 0 0 600 -500 -500 -500
P 2 1 0 0 -500 -500 -500 500
X !CTS 6 -600 100 100 R 40 40 1 1 B 
X !RESET 11 700 -300 100 L 40 40 1 1 B 
X !RTS 2 -600 200 100 R 40 40 1 1 B 
X 3V3OUT 10 700 300 100 L 40 40 1 1 W 
X CBUS0 15 -600 -100 100 R 40 40 1 1 B 
X CBUS1 14 -600 -200 100 R 40 40 1 1 B 
X CBUS2 7 -600 -300 100 R 40 40 1 1 B 
X CBUS3 16 -600 -400 100 R 40 40 1 1 B 
X GND@1 5 0 -600 100 U 40 40 1 1 w 
X GND@2 13 100 -600 100 U 40 40 1 1 w 
X RXD 4 -600 300 100 R 40 40 1 1 I 
X TXD 1 -600 400 100 R 40 40 1 1 O 
X USB+ 8 700 0 100 L 40 40 1 1 O 
X USB- 9 700 100 100 L 40 40 1 1 I 
X VCC 12 -100 600 100 D 40 40 1 1 w 
X VCCIO 3 100 600 100 D 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_FT232RL
# Package Name: SSOP-28
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_FT232RL IC 0 40 N N 1 L N
F0 "IC" -700 900 50 H V L B
F1 "IC_FT232RL" -700 800 50 H V L B
F2 "dp_devices-SSOP-28" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 700 700 700
P 2 1 0 0 700 700 700 -800
P 2 1 0 0 700 -800 -700 -800
P 2 1 0 0 -700 -800 -700 700
X !CTS 11 900 100 200 L 40 40 1 1 B I
X !DCD 10 900 0 200 L 40 40 1 1 B I
X !DSR 9 900 300 200 L 40 40 1 1 B I
X !DTR 2 900 400 200 L 40 40 1 1 B I
X !PWREN 14 900 -600 200 L 40 40 1 1 B I
X !RESET 19 -900 100 200 R 40 40 1 1 B I
X !RI 6 900 -100 200 L 40 40 1 1 B I
X !RTS 3 900 200 200 L 40 40 1 1 B I
X !RXLED 22 900 -400 200 L 40 40 1 1 B I
X !SLEEP 12 900 -700 200 L 40 40 1 1 B I
X !TXLED 23 900 -300 200 L 40 40 1 1 B I
X 3V3OUT 17 -900 -400 200 R 40 40 1 1 B 
X AGND 25 -200 -1000 200 U 40 40 1 1 B 
X GND@1 7 0 -1000 200 U 40 40 1 1 B 
X GND@2 18 100 -1000 200 U 40 40 1 1 B 
X GND@3 21 200 -1000 200 U 40 40 1 1 B 
X OSCI 27 -900 -100 200 R 40 40 1 1 B 
X OSCO 28 -900 -200 200 R 40 40 1 1 B 
X RXD 5 900 500 200 L 40 40 1 1 B 
X TEST 26 -900 -700 200 R 40 40 1 1 B 
X TXD 1 900 600 200 L 40 40 1 1 B 
X TXDEN 13 900 -500 200 L 40 40 1 1 B 
X USBDM 16 -900 500 200 R 40 40 1 1 B 
X USBDP 15 -900 400 200 R 40 40 1 1 B 
X VCC 20 -900 600 200 R 40 40 1 1 B 
X VCCIO 4 0 900 200 D 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_FT232RL-VER2
# Package Name: SSOP-28
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_FT232RL-VER2 IC 0 40 N N 1 L N
F0 "IC" -700 912 50 H V L B
F1 "IC_FT232RL-VER2" -700 830 50 H V L B
F2 "dp_devices-SSOP-28" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 800 -700 -800
P 2 1 0 0 -700 -800 700 -800
P 2 1 0 0 700 -800 700 800
P 2 1 0 0 700 800 -700 800
X 3V3OUT 17 -900 -600 200 R 40 40 1 1 O 
X AGND 25 -200 -1000 200 U 40 40 1 1 W 
X CBUS0 23 900 -200 200 L 40 40 1 1 B 
X CBUS1 22 900 -300 200 L 40 40 1 1 B 
X CBUS2 13 900 -400 200 L 40 40 1 1 B 
X CBUS3 14 900 -500 200 L 40 40 1 1 B 
X CBUS4 12 900 -600 200 L 40 40 1 1 B 
X CTS# 11 900 300 200 L 40 40 1 1 B 
X DCD# 10 900 0 200 L 40 40 1 1 B 
X DSR# 9 900 100 200 L 40 40 1 1 B 
X DTR# 2 900 200 200 L 40 40 1 1 B 
X GND1 7 -100 -1000 200 U 40 40 1 1 W 
X GND2 18 0 -1000 200 U 40 40 1 1 W 
X GND3 21 100 -1000 200 U 40 40 1 1 W 
X NC1 8 -900 0 200 R 40 40 1 1 U 
X NC2 24 -900 -200 200 R 40 40 1 1 U 
X OSCI 27 -900 -300 200 R 40 40 1 1 I 
X OSCO 28 -900 -400 200 R 40 40 1 1 O 
X RESET# 19 -900 -100 200 R 40 40 1 1 I 
X RI# 6 900 -100 200 L 40 40 1 1 B 
X RTS# 3 900 400 200 L 40 40 1 1 B 
X RXD 5 900 500 200 L 40 40 1 1 B 
X TEST 26 200 -1000 200 U 40 40 1 1 I 
X TXD 1 900 600 200 L 40 40 1 1 B 
X USBDM 16 -900 300 200 R 40 40 1 1 B 
X USBDP 15 -900 200 200 R 40 40 1 1 B 
X VCC 20 -900 500 200 R 40 40 1 1 W 
X VCCIO 4 -900 600 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_FT311D-LQFP-32
# Package Name: LQFP-32
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_FT311D-LQFP-32 IC 0 40 N N 1 L N
F0 "IC" 700 -1100 50 H V L B
F1 "IC_FT311D-LQFP-32" 700 -1200 50 H V L B
F2 "dp_devices-LQFP-32" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 1000 600 1000
P 2 1 0 0 600 1000 600 -1200
P 2 1 0 0 600 -1200 -500 -1200
P 2 1 0 0 -500 -1200 -500 1000
X !RESET 10 -600 400 100 R 40 40 1 1 I I
X !USB_ERROR 32 -600 -600 100 R 40 40 1 1 O I
X AVCC 3 400 1100 100 D 40 40 1 1 W 
X CNFG0 12 700 -300 100 L 40 40 1 1 I 
X CNFG1 14 700 -200 100 L 40 40 1 1 I 
X CNFG2 15 700 -100 100 L 40 40 1 1 I 
X GND@1 1 200 -1300 100 U 40 40 1 1 w 
X GND@2 6 100 -1300 100 U 40 40 1 1 w 
X GND@3 16 0 -1300 100 U 40 40 1 1 w 
X GND@4 19 -100 -1300 100 U 40 40 1 1 w 
X GND@5 27 -200 -1300 100 U 40 40 1 1 w 
X IOBUS0 23 -600 200 100 R 40 40 1 1 B 
X IOBUS1 24 -600 100 100 R 40 40 1 1 B 
X IOBUS2 25 -600 0 100 R 40 40 1 1 B 
X IOBUS3 26 -600 -100 100 R 40 40 1 1 B 
X IOBUS4 29 -600 -200 100 R 40 40 1 1 B 
X IOBUS5 30 -600 -300 100 R 40 40 1 1 B 
X IOBUS6 31 -600 -400 100 R 40 40 1 1 B 
X TEST0 11 700 100 100 L 40 40 1 1 O 
X TEST1 8 400 -1300 100 U 40 40 1 1 I 
X TEST2 9 -400 1100 100 D 40 40 1 1 I 
X USB+ 17 700 300 100 L 40 40 1 1 O 
X USB- 18 700 400 100 L 40 40 1 1 I 
X VCC 2 200 1100 100 D 40 40 1 1 w 
X VCCIO@1 13 0 1100 100 D 40 40 1 1 w 
X VCCIO@2 22 -100 1100 100 D 40 40 1 1 w 
X VCCIO@3 28 -200 1100 100 D 40 40 1 1 w 
X VREGOUT 7 500 1100 100 D 40 40 1 1 W 
X XTIN 4 700 -500 100 L 40 40 1 1 I 
X XTOUT 5 700 -700 100 L 40 40 1 1 O 
ENDDRAW
ENDDEF

#
# Dev Name: IC_FT2232H
# Package Name: LQFP64
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_FT2232H IC 0 40 N N 1 L N
F0 "IC" -500 0 50 H V L B
F1 "IC_FT2232H" -500 -100 50 H V L B
F2 "dp_devices-LQFP64" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1200 2100 1500 2100
P 2 1 0 0 1500 2100 1500 -1900
P 2 1 0 0 1500 -1900 -1200 -1900
P 2 1 0 0 -1200 -1900 -1200 2100
X ACBUS0/TXDEN/GPIOH0 26 1700 1100 200 L 40 40 1 1 B 
X ACBUS1/GPIOH1 27 1700 1000 200 L 40 40 1 1 B 
X ACBUS2/GPIOH2 28 1700 900 200 L 40 40 1 1 B 
X ACBUS3/RXLED#/GPIOH3 29 1700 800 200 L 40 40 1 1 B 
X ACBUS4/TXLED#/GPIOH4 30 1700 700 200 L 40 40 1 1 B 
X ACBUS5/GPIOH5 32 1700 600 200 L 40 40 1 1 B 
X ACBUS6/GPIOH6 33 1700 500 200 L 40 40 1 1 B 
X ACBUS7/GPIOH7 34 1700 400 200 L 40 40 1 1 B 
X ADBUS0/TXD/TCK/SK 16 1700 2000 200 L 40 40 1 1 B 
X ADBUS1/RXD/TDI/DO 17 1700 1900 200 L 40 40 1 1 B 
X ADBUS2/RTS#/TDO/DI 18 1700 1800 200 L 40 40 1 1 B 
X ADBUS3/CTS#/TMS/CS 19 1700 1700 200 L 40 40 1 1 B 
X ADBUS4/DTR#/GPIOL0 21 1700 1600 200 L 40 40 1 1 B 
X ADBUS5/DSR#/GPIOL1 22 1700 1500 200 L 40 40 1 1 B 
X ADBUS6/DCD#/GPIOL2 23 1700 1400 200 L 40 40 1 1 B 
X ADBUS7/RI#/GPIOL3 24 1700 1300 200 L 40 40 1 1 B 
X AGND 10 -600 -2100 200 U 40 40 1 1 B 
X BCBUS0/GPIOH1 48 1700 -700 200 L 40 40 1 1 B 
X BCBUS1/GPIOH2 52 1700 -800 200 L 40 40 1 1 B 
X BCBUS2 53 1700 -900 200 L 40 40 1 1 B 
X BCBUS3/RXLED#/GPIOH3 54 1700 -1000 200 L 40 40 1 1 B 
X BCBUS4/TXLED#/GPIOH4 55 1700 -1100 200 L 40 40 1 1 B 
X BCBUS5/GPIOH5 57 1700 -1200 200 L 40 40 1 1 B 
X BCBUS6/GPIOH6 58 1700 -1300 200 L 40 40 1 1 B 
X BCBUS7/GPIOH7 59 1700 -1400 200 L 40 40 1 1 B 
X BDBUS0/TXD/TCK/SK 38 1700 200 200 L 40 40 1 1 B 
X BDBUS1/RXD/TDI/DO 39 1700 100 200 L 40 40 1 1 B 
X BDBUS2/RTS#/TDO/DI 40 1700 0 200 L 40 40 1 1 B 
X BDBUS3/CTS#/TMS/CS 41 1700 -100 200 L 40 40 1 1 B 
X BDBUS4/DTR#/GPIOL0 43 1700 -200 200 L 40 40 1 1 B 
X BDBUS5/DSR#/GPIOL1 44 1700 -300 200 L 40 40 1 1 B 
X BDBUS6/DCD#/GPIOL2 45 1700 -400 200 L 40 40 1 1 B 
X BDBUS7/RI#/GPIOL3 46 1700 -500 200 L 40 40 1 1 B 
X DM 7 -1400 1200 200 R 40 40 1 1 B 
X DP 8 -1400 1100 200 R 40 40 1 1 B 
X EECLK 62 -1400 -300 200 R 40 40 1 1 B 
X EECS 63 -1400 -200 200 R 40 40 1 1 B 
X EEDATA 61 -1400 -400 200 R 40 40 1 1 B 
X GND0 1 -400 -2100 200 U 40 40 1 1 B 
X GND1 5 -300 -2100 200 U 40 40 1 1 B 
X GND2 11 -200 -2100 200 U 40 40 1 1 B 
X GND3 15 -100 -2100 200 U 40 40 1 1 B 
X GND4 25 0 -2100 200 U 40 40 1 1 B 
X GND5 35 100 -2100 200 U 40 40 1 1 B 
X GND6 47 200 -2100 200 U 40 40 1 1 B 
X GND7 51 300 -2100 200 U 40 40 1 1 B 
X OSC0 3 -1400 -1400 200 R 40 40 1 1 B 
X OSCI 2 -1400 -900 200 R 40 40 1 1 B 
X PWREN# 60 1700 -1600 200 L 40 40 1 1 B 
X REF 6 -1400 700 200 R 40 40 1 1 B 
X RESET# 14 -1400 400 200 R 40 40 1 1 B 
X SUSPEND# 36 1700 -1700 200 L 40 40 1 1 B 
X TEST 13 -1400 -1700 200 R 40 40 1 1 B 
X VCCIO0 20 0 2300 200 D 40 40 1 1 B 
X VCCIO1 31 100 2300 200 D 40 40 1 1 B 
X VCCIO2 42 200 2300 200 D 40 40 1 1 B 
X VCCIO3 56 300 2300 200 D 40 40 1 1 B 
X VCORE0 12 -400 2300 200 D 40 40 1 1 B 
X VCORE1 37 -300 2300 200 D 40 40 1 1 B 
X VCORE2 64 -200 2300 200 D 40 40 1 1 B 
X VPHY 4 -700 2300 200 D 40 40 1 1 B 
X VPLL 9 -600 2300 200 D 40 40 1 1 B 
X VREGIN 50 -1400 2000 200 R 40 40 1 1 B 
X VREGOUT 49 -1400 1700 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_KSZ8851SNL
# Package Name: QFN32_5X5
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF IC_KSZ8851SNL IC 0 40 N N 2 L N
F0 "IC" 900 -600 50 H V L B
F1 "IC_KSZ8851SNL" 900 -700 50 H V L B
F2 "dp_devices-QFN32_5X5" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 800 -700 -700
P 2 1 0 0 -700 -700 800 -700
P 2 1 0 0 800 -700 800 800
P 2 1 0 0 800 800 -700 800
X !CS 26 300 1000 200 D 40 40 1 1 B 
X !INT 3 -900 200 200 R 40 40 1 1 B 
X !RST 19 1000 -100 200 L 40 40 1 1 B 
X AGND@1 8 -900 -300 200 R 40 40 1 1 B 
X AGND@2 13 100 -900 200 U 40 40 1 1 B 
X AGND@3 18 1000 -200 200 L 40 40 1 1 w 
X DGND@1 4 -900 100 200 R 40 40 1 1 w 
X DGND@2 22 1000 200 200 L 40 40 1 1 B 
X DGND@3 24 1000 400 200 L 40 40 1 1 B 
X DGND@4 29 0 1000 200 D 40 40 1 1 B 
X EDD_IO 6 -900 -100 200 R 40 40 1 1 B 
X EECS 10 -200 -900 200 U 40 40 1 1 B 
X EESK 7 -900 -200 200 R 40 40 1 1 B 
X ISET 17 1000 -300 200 L 40 40 1 1 B 
X LED0 1 -900 400 200 R 40 40 1 1 B 
X LED1 32 -300 1000 200 D 40 40 1 1 B 
X PME 2 -900 300 200 R 40 40 1 1 B 
X RXM 12 0 -900 200 U 40 40 1 1 B 
X RXP 11 -100 -900 200 U 40 40 1 1 B 
X SCLK 28 100 1000 200 D 40 40 1 1 B 
X SI 31 -200 1000 200 D 40 40 1 1 B 
X SO 27 200 1000 200 D 40 40 1 1 B 
X TXM 15 300 -900 200 U 40 40 1 1 B 
X TXP 14 200 -900 200 U 40 40 1 1 B 
X VDD_A18 9 -300 -900 200 U 40 40 1 1 B 
X VDD_A33 16 400 -900 200 U 40 40 1 1 B 
X VDD_CO18 5 -900 0 200 R 40 40 1 1 B 
X VDD_D18 23 1000 300 200 L 40 40 1 1 w 
X VDD_IO@1 25 400 1000 200 D 40 40 1 1 B 
X VDD_IO@2 30 -100 1000 200 D 40 40 1 1 B 
X X1 20 1000 0 200 L 40 40 1 1 B 
X X2 21 1000 100 200 L 40 40 1 1 B 
P 2 2 0 0 -400 300 400 300
P 2 2 0 0 400 300 400 -300
P 2 2 0 0 400 -300 -400 -300
P 2 2 0 0 -400 -300 -400 300
X GND@0 EP -500 200 100 R 40 40 2 1 w 
X GND@1 EP1 -500 100 100 R 40 40 2 1 w 
X GND@2 EP2 -500 0 100 R 40 40 2 1 w 
X GND@3 EP3 -500 -100 100 R 40 40 2 1 w 
X GND@4 EP4 -500 -200 100 R 40 40 2 1 w 
X GND@5 EP5 500 -200 100 L 40 40 2 1 w 
X GND@6 EP6 500 -100 100 L 40 40 2 1 w 
X GND@7 EP7 500 0 100 L 40 40 2 1 w 
X GND@8 PAD 500 100 100 L 40 40 2 1 w 
ENDDRAW
ENDDEF

#
# Dev Name: IC_LM4910-SO-8
# Package Name: SO-8
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_LM4910-SO-8 IC 0 40 N N 1 L N
F0 "IC" -500 230 50 H V L B
F1 "IC_LM4910-SO-8" -500 -400 50 H V L B
F2 "dp_devices-SO-8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 200 -500 -300
P 2 1 0 0 -500 -300 400 -300
P 2 1 0 0 400 -300 400 200
P 2 1 0 0 400 200 -500 200
X !SHUTDOWN 3 -700 -100 200 R 40 40 1 1 I 
X GND 4 -700 -200 200 R 40 40 1 1 W 
X IN1 1 -700 100 200 R 40 40 1 1 I 
X IN2 2 -700 0 200 R 40 40 1 1 I 
X VDD 5 600 -200 200 L 40 40 1 1 W 
X VO1 8 600 100 200 L 40 40 1 1 O 
X VO2 7 600 0 200 L 40 40 1 1 O 
X VO3 6 600 -100 200 L 40 40 1 1 O 
ENDDRAW
ENDDEF

#
# Dev Name: IC_LTC4053-MSOP-10
# Package Name: MSOP-10
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_LTC4053-MSOP-10 IC 0 40 N N 1 L N
F0 "IC" -500 415 50 H V L B
F1 "IC_LTC4053-MSOP-10" -500 320 50 H V L B
F2 "dp_devices-MSOP-10" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 300 500 300
P 2 1 0 0 500 300 500 -300
P 2 1 0 0 500 -300 -500 -300
P 2 1 0 0 -500 -300 -500 300
X !ACPR P10 600 200 100 L 40 40 1 1 P 
X !CHRG P1 -600 200 100 R 40 40 1 1 P 
X !FAULT P3 -600 0 100 R 40 40 1 1 P 
X !SHDN P8 600 0 100 L 40 40 1 1 P 
X BAT P9 600 100 100 L 40 40 1 1 P 
X GND@1 P5 -600 -200 100 R 40 40 1 1 W 
X GND@2 P11 0 -400 100 U 40 40 1 1 W 
X NTC P6 600 -200 100 L 40 40 1 1 P 
X PROG P7 600 -100 100 L 40 40 1 1 P 
X TIMER P4 -600 -100 100 R 40 40 1 1 P 
X VCC P2 -600 100 100 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_MAX1896
# Package Name: SOT-23-6
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_MAX1896 IC 0 40 N N 1 L N
F0 "IC" -300 225 50 H V L B
F1 "IC_MAX1896" -300 -300 50 H V L B
F2 "dp_devices-SOT-23-6" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 200 -300 -200
P 2 1 0 0 -300 -200 300 -200
P 2 1 0 0 300 -200 300 200
P 2 1 0 0 300 200 -300 200
X !SHDN 4 -500 0 200 R 40 40 1 1 B 
X FB 3 500 0 200 L 40 40 1 1 B 
X GND 2 500 -100 200 L 40 40 1 1 B 
X IN 6 -500 100 200 R 40 40 1 1 B 
X LX 1 500 100 200 L 40 40 1 1 B 
X SS 5 -500 -100 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_MAX6921-TSSOP28
# Package Name: TSSOP-28
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_MAX6921-TSSOP28 IC 0 40 N N 1 L N
F0 "IC" 100 -1300 50 H V L B
F1 "IC_MAX6921-TSSOP28" 100 -1400 50 H V L B
F2 "dp_devices-TSSOP-28" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 1100 300 1100
P 2 1 0 0 300 1100 300 -1200
P 2 1 0 0 300 -1200 -400 -1200
P 2 1 0 0 -400 -1200 -400 1100
T 0 -291 190 56 0 1 0 DIN
T 0 -291 90 56 0 1 0 CLK
T 0 -263 -9 56 0 1 0 LOAD
T 0 -235 -97 56 0 1 0 BLANK
T 0 -263 -897 56 0 1 0 DOUT
T 0 -3 -1159 56 0 1 0 GND
T 0 -291 1053 56 0 1 0 VCC
T 0 209 1053 56 0 1 0 VBB
X BLANK 20 -500 -100 100 R 40 40 1 1 I 
X CLK 22 -500 100 100 R 40 40 1 1 I 
X DIN 6 -500 200 100 R 40 40 1 1 I 
X DOUT 9 -500 -900 100 R 40 40 1 1 O 
X GND 21 0 -1300 100 U 40 40 1 1 W 
X LOAD 23 -500 0 100 R 40 40 1 1 I 
X OUT0 5 400 900 100 L 40 40 1 1 O 
X OUT1 4 400 800 100 L 40 40 1 1 O 
X OUT2 3 400 700 100 L 40 40 1 1 O 
X OUT3 2 400 600 100 L 40 40 1 1 O 
X OUT4 1 400 500 100 L 40 40 1 1 O 
X OUT5 28 400 400 100 L 40 40 1 1 O 
X OUT6 27 400 300 100 L 40 40 1 1 O 
X OUT7 26 400 200 100 L 40 40 1 1 O 
X OUT8 25 400 100 100 L 40 40 1 1 O 
X OUT9 24 400 0 100 L 40 40 1 1 O 
X OUT10 19 400 -100 100 L 40 40 1 1 O 
X OUT11 18 400 -200 100 L 40 40 1 1 O 
X OUT12 17 400 -300 100 L 40 40 1 1 O 
X OUT13 16 400 -400 100 L 40 40 1 1 O 
X OUT14 15 400 -500 100 L 40 40 1 1 O 
X OUT15 14 400 -600 100 L 40 40 1 1 O 
X OUT16 13 400 -700 100 L 40 40 1 1 O 
X OUT17 12 400 -800 100 L 40 40 1 1 O 
X OUT18 11 400 -900 100 L 40 40 1 1 O 
X OUT19 10 400 -1000 100 L 40 40 1 1 O 
X VBB 8 200 1200 100 D 40 40 1 1 W 
X VCC 7 -300 1200 100 D 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_MAX14500-TQFN40-5X5
# Package Name: TQFN-40-5X5
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_MAX14500-TQFN40-5X5 IC 0 40 N N 1 L N
F0 "IC" -500 1125 50 H V L B
F1 "IC_MAX14500-TQFN40-5X5" -500 -1500 50 H V L B
F2 "dp_devices-TQFN-40-5X5" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 1100 500 1100
P 2 1 0 0 500 1100 500 -1400
P 2 1 0 0 500 -1400 -500 -1400
P 2 1 0 0 -500 -1400 -500 1100
X !BERR 6 700 -300 200 L 40 40 1 1 B 
X !BUSY 7 700 -200 200 L 40 40 1 1 B 
X !RST 9 700 -800 200 L 40 40 1 1 B 
X ADD 4 700 -500 200 L 40 40 1 1 B 
X CCLK1 32 -700 900 200 R 40 40 1 1 B 
X CCMD1 34 -700 800 200 R 40 40 1 1 B 
X CCPRS 33 -700 1000 200 R 40 40 1 1 B 
X CD+ 22 -700 -1200 200 R 40 40 1 1 B 
X CD- 21 -700 -1300 200 R 40 40 1 1 B 
X CDAT1_0 13 -700 700 200 R 40 40 1 1 B 
X CDAT1_1 12 -700 600 200 R 40 40 1 1 B 
X CDAT1_2 11 -700 500 200 R 40 40 1 1 B 
X CDAT1_3 10 -700 400 200 R 40 40 1 1 B 
X CLDO 38 -700 -800 200 R 40 40 1 1 B 
X EXPAD EP -700 -400 200 R 40 40 1 1 B 
X FREF 25 700 -1000 200 L 40 40 1 1 B 
X GND1 18 -700 200 200 R 40 40 1 1 B 
X GND2 24 -700 100 200 R 40 40 1 1 B 
X GND3 26 -700 0 200 R 40 40 1 1 B 
X GND4 37 -700 -100 200 R 40 40 1 1 B 
X HCKL1 29 700 900 200 L 40 40 1 1 B 
X HCMD1 31 700 800 200 L 40 40 1 1 B 
X HCPRS 30 700 1000 200 L 40 40 1 1 B 
X HD+ 20 700 -1200 200 L 40 40 1 1 B 
X HD- 19 700 -1300 200 L 40 40 1 1 B 
X HDAT1_0 17 700 700 200 L 40 40 1 1 B 
X HDAT1_1 16 700 600 200 L 40 40 1 1 B 
X HDAT1_2 15 700 500 200 L 40 40 1 1 B 
X HDAT1_3 14 700 400 200 L 40 40 1 1 B 
X I2C_SEL 1 700 -400 200 L 40 40 1 1 B 
X KVBUS 28 -700 -1000 200 R 40 40 1 1 B 
X MODE 8 700 -100 200 L 40 40 1 1 B 
X NC1 35 -700 -200 200 R 40 40 1 1 B 
X NC2 36 -700 -300 200 R 40 40 1 1 B 
X RREF 27 -700 -900 200 R 40 40 1 1 B 
X SCL 2 700 -600 200 L 40 40 1 1 B 
X SDA 3 700 -700 200 L 40 40 1 1 B 
X VCC 39 700 200 200 L 40 40 1 1 B 
X VIO 5 700 100 200 L 40 40 1 1 B 
X VSD 40 -700 -600 200 R 40 40 1 1 B 
X VTM 23 700 -900 200 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_MAX31855-SO-8
# Package Name: SO-8
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_MAX31855-SO-8 IC 0 40 N N 1 L N
F0 "IC" -400 220 50 H V L B
F1 "IC_MAX31855-SO-8" -400 -400 50 H V L B
F2 "dp_devices-SO-8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 200 -400 -300
P 2 1 0 0 -400 -300 400 -300
P 2 1 0 0 400 -300 400 200
P 2 1 0 0 400 200 -400 200
X !CS 6 600 -100 200 L 40 40 1 1 I 
X DNC 8 600 100 200 L 40 40 1 1 U 
X GND 1 -600 100 200 R 40 40 1 1 W 
X SCK 5 600 -200 200 L 40 40 1 1 I 
X SO 7 600 0 200 L 40 40 1 1 O 
X T+ 3 -600 -100 200 R 40 40 1 1 I 
X T- 2 -600 0 200 R 40 40 1 1 I 
X VCC 4 -600 -200 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_MCP2200-QFN-25-5X5
# Package Name: QFN25_5X5
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_MCP2200-QFN-25-5X5 IC 0 40 N N 1 L N
F0 "IC" -400 625 50 H V L B
F1 "IC_MCP2200-QFN-25-5X5" -400 -600 50 H V L B
F2 "dp_devices-QFN25_5X5" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 600 300 600
P 2 1 0 0 300 600 300 -500
P 2 1 0 0 300 -500 -400 -500
P 2 1 0 0 -400 -500 -400 600
X /CTS 10 500 -200 200 L 40 40 1 1 B 
X /RST 1 -600 200 200 R 40 40 1 1 B 
X /RTS 8 500 -400 200 L 40 40 1 1 B 
X D+ 16 500 400 200 L 40 40 1 1 B 
X D- 15 500 300 200 L 40 40 1 1 B 
X GP0 13 500 100 200 L 40 40 1 1 B 
X GP1 12 500 0 200 L 40 40 1 1 B 
X GP2 11 500 -100 200 L 40 40 1 1 B 
X GP3 6 -600 -300 200 R 40 40 1 1 B 
X GP4 5 -600 -200 200 R 40 40 1 1 B 
X GP5 4 -600 -100 200 R 40 40 1 1 B 
X GP6 3 -600 0 200 R 40 40 1 1 B 
X GP7 2 -600 100 200 R 40 40 1 1 B 
X OSC1 19 -600 400 200 R 40 40 1 1 B 
X OSC2 20 -600 300 200 R 40 40 1 1 B 
X RXD 9 500 -300 200 L 40 40 1 1 B 
X TXD 7 -600 -400 200 R 40 40 1 1 B 
X VDD 18 -600 500 200 R 40 40 1 1 B 
X VSS 17 500 500 200 L 40 40 1 1 B 
X VUSB 14 500 200 200 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_MCP2200-SOIC-20
# Package Name: SOIC-20
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_MCP2200-SOIC-20 IC 0 40 N N 1 L N
F0 "IC" -400 625 50 H V L B
F1 "IC_MCP2200-SOIC-20" -400 -600 50 H V L B
F2 "dp_devices-SOIC-20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 600 300 600
P 2 1 0 0 300 600 300 -500
P 2 1 0 0 300 -500 -400 -500
P 2 1 0 0 -400 -500 -400 600
X /CTS 13 500 -200 200 L 40 40 1 1 B 
X /RST 4 -600 200 200 R 40 40 1 1 B 
X /RTS 11 500 -400 200 L 40 40 1 1 B 
X D+ 19 500 400 200 L 40 40 1 1 B 
X D- 18 500 300 200 L 40 40 1 1 B 
X GP0 16 500 100 200 L 40 40 1 1 B 
X GP1 15 500 0 200 L 40 40 1 1 B 
X GP2 14 500 -100 200 L 40 40 1 1 B 
X GP3 9 -600 -300 200 R 40 40 1 1 B 
X GP4 8 -600 -200 200 R 40 40 1 1 B 
X GP5 7 -600 -100 200 R 40 40 1 1 B 
X GP6 6 -600 0 200 R 40 40 1 1 B 
X GP7 5 -600 100 200 R 40 40 1 1 B 
X OSC1 2 -600 400 200 R 40 40 1 1 B 
X OSC2 3 -600 300 200 R 40 40 1 1 B 
X RXD 12 500 -300 200 L 40 40 1 1 B 
X TXD 10 -600 -400 200 R 40 40 1 1 B 
X VDD 1 -600 500 200 R 40 40 1 1 B 
X VSS 20 500 500 200 L 40 40 1 1 B 
X VUSB 17 500 200 200 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_MCP2200-SSOP-20
# Package Name: SSOP-20
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_MCP2200-SSOP-20 IC 0 40 N N 1 L N
F0 "IC" -400 625 50 H V L B
F1 "IC_MCP2200-SSOP-20" -400 -600 50 H V L B
F2 "dp_devices-SSOP-20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 600 300 600
P 2 1 0 0 300 600 300 -500
P 2 1 0 0 300 -500 -400 -500
P 2 1 0 0 -400 -500 -400 600
X /CTS 13 500 -200 200 L 40 40 1 1 B 
X /RST 4 -600 200 200 R 40 40 1 1 B 
X /RTS 11 500 -400 200 L 40 40 1 1 B 
X D+ 19 500 400 200 L 40 40 1 1 B 
X D- 18 500 300 200 L 40 40 1 1 B 
X GP0 16 500 100 200 L 40 40 1 1 B 
X GP1 15 500 0 200 L 40 40 1 1 B 
X GP2 14 500 -100 200 L 40 40 1 1 B 
X GP3 9 -600 -300 200 R 40 40 1 1 B 
X GP4 8 -600 -200 200 R 40 40 1 1 B 
X GP5 7 -600 -100 200 R 40 40 1 1 B 
X GP6 6 -600 0 200 R 40 40 1 1 B 
X GP7 5 -600 100 200 R 40 40 1 1 B 
X OSC1 2 -600 400 200 R 40 40 1 1 B 
X OSC2 3 -600 300 200 R 40 40 1 1 B 
X RXD 12 500 -300 200 L 40 40 1 1 B 
X TXD 10 -600 -400 200 R 40 40 1 1 B 
X VDD 1 -600 500 200 R 40 40 1 1 B 
X VSS 20 500 500 200 L 40 40 1 1 B 
X VUSB 17 500 200 200 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_MCP3021SOT-23-5
# Package Name: SOT-23-5
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_MCP3021SOT-23-5 IC 0 40 N N 1 L N
F0 "IC" -200 175 50 H V L B
F1 "IC_MCP3021SOT-23-5" -200 -237 50 H V L B
F2 "dp_devices-SOT-23-5" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 150 -200 -150
P 2 1 0 0 -200 -150 200 -150
P 2 1 0 0 200 -150 200 150
P 2 1 0 0 200 150 -200 150
T 0 -90 107 40 0 1 0 VDD
T 0 -90 8 40 0 1 0 VSS
T 0 -90 -92 40 0 1 0 AIN
T 0 110 107 40 0 1 0 SCL
T 0 110 -92 40 0 1 0 SDA
X 1 1 -300 100 100 R 40 40 1 1 P 
X 2 2 -300 0 100 R 40 40 1 1 P 
X 3 3 -300 -100 100 R 40 40 1 1 P 
X 4 4 300 -100 100 L 40 40 1 1 P 
X 5 5 300 100 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: IC_MCP4019
# Package Name: SOT-23-5LT
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_MCP4019 IC 0 40 N N 1 L N
F0 "IC" -300 325 50 H V L B
F1 "IC_MCP4019" -300 -300 50 H V L B
F2 "dp_devices-SOT-23-5LT" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 300 200 300
P 2 1 0 0 200 300 200 -200
P 2 1 0 0 200 -200 -300 -200
P 2 1 0 0 -300 -200 -300 300
P 2 1 0 0 -250 0 -200 0
P 2 1 0 0 -200 0 -150 50
P 2 1 0 0 -150 50 -100 0
P 2 1 0 0 -100 0 -50 50
P 2 1 0 0 -50 50 0 0
P 2 1 0 0 0 0 50 50
P 2 1 0 0 50 50 100 0
P 2 1 0 0 100 0 150 0
P 2 1 0 0 50 200 -50 200
P 2 1 0 0 -50 200 -50 100
P 2 1 0 0 -50 100 -25 125
P 2 1 0 0 -50 100 -75 125
C 150 0 31 1 1 0 N
T 0 -215 245 40 0 1 0 VDD
T 0 -175 82 40 0 1 0 VSS/B
T 0 -215 -155 40 0 1 0 SCL
T 0 135 -155 40 0 1 0 SDA
T 0 120 245 40 0 1 0 W
X SCL P3 -500 -100 200 R 40 40 1 1 I C
X SDA P4 400 -100 200 L 40 40 1 1 B 
X VDD P1 -500 200 200 R 40 40 1 1 w 
X VSS/B P2 -500 0 200 R 40 40 1 1 w 
X W P5 400 200 200 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_MCP4725
# Package Name: SOT-23-6
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_MCP4725 IC 0 40 N N 1 L N
F0 "IC" -200 225 50 H V L B
F1 "IC_MCP4725" -200 -300 50 H V L B
F2 "dp_devices-SOT-23-6" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 200 -200 -200
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 200
P 2 1 0 0 -200 200 200 200
T 0 -95 107 40 0 1 0 VOUT
T 0 -115 8 40 0 1 0 VSS
T 0 -115 -92 40 0 1 0 VDD
T 0 115 95 40 0 1 0 A0
T 0 135 8 40 0 1 0 SCL
T 0 135 -80 40 0 1 0 SDA
X 1 1 -300 100 100 R 40 40 1 1 P 
X 2 2 -300 0 100 R 40 40 1 1 P 
X 3 3 -300 -100 100 R 40 40 1 1 P 
X 4 4 300 -100 100 L 40 40 1 1 P 
X 5 5 300 0 100 L 40 40 1 1 P 
X 6 6 300 100 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: IC_MCP73831
# Package Name: SOT-23-5
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_MCP73831 IC 0 40 N N 1 L N
F0 "IC" -200 225 50 H V L B
F1 "IC_MCP73831" -200 -300 50 H V L B
F2 "dp_devices-SOT-23-5" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 200 -200 -200
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 200
P 2 1 0 0 200 200 -200 200
T 0 -115 107 40 0 1 0 VDD
T 0 -95 -92 40 0 1 0 STAT
T 0 135 -92 40 0 1 0 VSS
T 0 117 8 40 0 1 0 PROG
T 0 135 107 40 0 1 0 BAT
X BAT 3 400 100 200 L 40 40 1 1 B 
X PROG 5 400 0 200 L 40 40 1 1 B 
X STAT 1 -400 -100 200 R 40 40 1 1 B 
X VDD 4 -400 100 200 R 40 40 1 1 B 
X VSS 2 400 -100 200 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_MEM_23A*SO8
# Package Name: SO-8
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_MEM_23A*SO8 IC 0 40 N N 1 L N
F0 "IC" -400 225 50 H V L B
F1 "IC_MEM_23A*SO8" -400 -300 50 H V L B
F2 "dp_devices-SO-8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 200 -400 -200
P 2 1 0 0 -400 -200 400 -200
P 2 1 0 0 400 -200 400 200
P 2 1 0 0 400 200 -400 200
X + 8 0 400 200 D 40 40 1 1 W 
X /CS 1 600 -100 200 L 40 40 1 1 B 
X /HOLD 7 600 0 200 L 40 40 1 1 B 
X CLK 6 -600 -100 200 R 40 40 1 1 B 
X DI 5 -600 100 200 R 40 40 1 1 B 
X DO 2 -600 0 200 R 40 40 1 1 B 
X G 4 0 -400 200 U 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_MEM_23K256
# Package Name: SOIC-8
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_MEM_23K256 IC 0 40 N N 1 L N
F0 "IC" -500 -500 50 H V L B
F1 "IC_MEM_23K256" -500 400 50 H V L B
F2 "dp_devices-SOIC-8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -300 -300 300
P 2 1 0 0 -300 -300 300 -300
P 2 1 0 0 300 -300 300 300
P 2 1 0 0 300 300 -300 300
X !CS 1 -100 -500 200 U 40 40 1 1 I I
X !HOLD 7 0 -500 200 U 40 40 1 1 I I
X SCK 6 -500 0 200 R 40 40 1 1 I C
X SI 5 -500 200 200 R 40 40 1 1 I 
X SO 2 -500 100 200 R 40 40 1 1 O 
X VCC 8 200 500 200 D 40 40 1 1 W 
X VSS 4 200 -500 200 U 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_MEM_23LC1024
# Package Name: SOIC-8
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF IC_MEM_23LC1024 IC 0 40 N N 2 L N
F0 "IC" -500 512 50 H V L B
F1 "IC_MEM_23LC1024" -500 425 50 H V L B
F2 "dp_devices-SOIC-8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -400 -300 400
P 2 1 0 0 -300 -400 300 -400
P 2 1 0 0 300 -400 300 400
P 2 1 0 0 300 400 -300 400
X !CS 1 -500 -300 200 R 40 40 1 1 I I
X !HOLD/SIO3 7 -500 0 200 R 40 40 1 1 I I
X SCK 6 -500 -200 200 R 40 40 1 1 I C
X SI/SIO0 5 -500 300 200 R 40 40 1 1 B 
X SIO2 3 -500 100 200 R 40 40 1 1 B 
X SO/SIO1 2 -500 200 200 R 40 40 1 1 B 
X GND 4 0 -500 200 U 40 40 2 1 w 
X V+ 8 0 500 200 D 40 40 2 1 w 
ENDDRAW
ENDDEF

#
# Dev Name: IC_MEM_24AA
# Package Name: SOT-23-5
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_MEM_24AA IC 0 40 N N 1 L N
F0 "IC" -500 350 50 H V L B
F1 "IC_MEM_24AA" -500 -400 50 H V L B
F2 "dp_devices-SOT-23-5" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 300 500 300
P 2 1 0 0 500 300 500 0
P 2 1 0 0 500 0 500 -300
P 2 1 0 0 500 -300 -500 -300
P 2 1 0 0 -500 -300 -500 -100
P 2 1 0 0 -500 -100 -500 100
P 2 1 0 0 -500 100 -500 300
P 2 1 0 0 -100 250 190 250
P 2 1 0 0 190 250 190 0
P 2 1 0 0 190 0 190 -260
P 2 1 0 0 190 -260 -100 -260
P 2 1 0 0 -100 -260 -100 -160
P 2 1 0 0 -100 -160 -100 -100
P 2 1 0 0 -100 -100 -100 100
P 2 1 0 0 -100 100 -100 250
P 2 1 0 0 -500 -100 -440 -100
P 2 1 0 0 500 0 430 0
P 2 1 0 0 220 0 190 0
P 2 1 0 0 -40 240 -40 -160
P 2 1 0 0 -100 -160 -40 -160
P 2 1 0 0 -220 -100 -100 -100
P 2 1 0 0 -150 100 -100 100
P 2 1 0 0 -500 100 -440 100
T 1 115 -15 70 0 1 0 Array
T 0 365 235 70 0 1 0 VCC
T 0 375 -235 70 0 1 0 GND
T 1 25 20 70 0 1 0 EEPROM
X GND 2 300 -400 100 U 40 40 1 1 W 
X SCL 1 -600 -100 100 R 40 40 1 1 I 
X SDA 3 600 0 100 L 40 40 1 1 B 
X VCC 4 300 400 100 D 40 40 1 1 W 
X WP 5 -600 100 100 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: IC_MEM_93C46
# Package Name: SOIC-8
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_MEM_93C46 IC 0 40 N N 1 L N
F0 "IC" -200 325 50 H V L B
F1 "IC_MEM_93C46" -200 -300 50 H V L B
F2 "dp_devices-SOIC-8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 300 400 300
P 2 1 0 0 400 300 400 -200
P 2 1 0 0 400 -200 -200 -200
P 2 1 0 0 -200 -200 -200 300
X CS 1 -400 200 200 R 40 40 1 1 B 
X DC 7 600 100 200 L 40 40 1 1 B 
X DI 3 -400 0 200 R 40 40 1 1 B 
X DO 4 -400 -100 200 R 40 40 1 1 B 
X GND 5 600 -100 200 L 40 40 1 1 B 
X ORG 6 600 0 200 L 40 40 1 1 B 
X SK 2 -400 100 200 R 40 40 1 1 B 
X VCC 8 600 200 200 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_MMA7455L
# Package Name: LGA-14
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_MMA7455L IC 0 40 N N 1 L N
F0 "IC" -600 425 50 H V L B
F1 "IC_MMA7455L" -600 -500 50 H V L B
F2 "dp_devices-LGA-14" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 400 -600 -400
P 2 1 0 0 -600 -400 600 -400
P 2 1 0 0 600 -400 600 400
P 2 1 0 0 600 400 -600 400
X !CS 7 -800 -300 200 R 40 40 1 1 I 
X AVDD 6 -800 -200 200 R 40 40 1 1 W 
X DVDD_IO 1 -800 300 200 R 40 40 1 1 W 
X GND1 2 -800 200 200 R 40 40 1 1 W 
X GND2 5 -800 -100 200 R 40 40 1 1 W 
X IADDR0 4 -800 0 200 R 40 40 1 1 I 
X INT1/DRDY 8 800 -300 200 L 40 40 1 1 O 
X INT2 9 800 -200 200 L 40 40 1 1 O 
X NC1 3 -800 100 200 R 40 40 1 1 U 
X NC2 10 800 -100 200 L 40 40 1 1 U 
X NC3 11 800 0 200 L 40 40 1 1 U 
X SCL/SPC 14 800 300 200 L 40 40 1 1 I 
X SDA/SDI/SDO 13 800 200 200 L 40 40 1 1 B 
X SDO 12 800 100 200 L 40 40 1 1 O 
ENDDRAW
ENDDEF

#
# Dev Name: IC_OP-AMP_LM358-SO8
# Package Name: SO-8
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF IC_OP-AMP_LM358-SO8 IC 0 40 N N 2 L N
F0 "IC" 100 200 50 H V L B
F1 "IC_OP-AMP_LM358-SO8" 100 100 50 H V L B
F2 "dp_devices-SO-8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 -200 200
P 2 1 0 0 -200 200 200 0
P 2 1 0 0 200 0 -200 -200
P 2 1 0 0 -170 100 -130 100
P 2 1 0 0 -150 120 -150 80
P 2 1 0 0 -170 -100 -130 -100
X + 3 -400 100 200 R 40 40 1 1 I 
X - 2 -400 -100 200 R 40 40 1 1 I 
X OUT 1 400 0 200 L 40 40 1 1 O 
X V+ 8 0 300 200 D 40 40 1 1 w 
X V- 4 0 -300 200 U 40 40 1 1 w 
P 2 2 0 0 -200 -200 -200 200
P 2 2 0 0 -200 200 200 0
P 2 2 0 0 200 0 -200 -200
P 2 2 0 0 -160 120 -160 80
P 2 2 0 0 -180 100 -140 100
P 2 2 0 0 -180 -100 -140 -100
X + 5 -400 100 200 R 40 40 2 1 I 
X - 6 -400 -100 200 R 40 40 2 1 I 
X OUT 7 400 0 200 L 40 40 2 1 O 
ENDDRAW
ENDDEF

#
# Dev Name: IC_OP-AMP_LMV321-SOT-23-5
# Package Name: SOT-23-5
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_OP-AMP_LMV321-SOT-23-5 IC 0 40 N N 1 L N
F0 "IC" 200 200 50 H V L B
F1 "IC_OP-AMP_LMV321-SOT-23-5" 200 100 50 H V L B
F2 "dp_devices-SOT-23-5" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 200 -100 -200
P 2 1 0 0 -100 -200 300 0
P 2 1 0 0 300 0 -100 200
P 2 1 0 0 -70 100 -30 100
P 2 1 0 0 -50 120 -50 80
P 2 1 0 0 -70 -100 -30 -100
T 1 155 170 50 0 1 0 V+
T 1 155 -165 50 0 1 0 GND
X + 1 -300 100 200 R 40 40 1 1 I 
X - 3 -300 -100 200 R 40 40 1 1 I 
X GND 2 100 -300 200 U 40 40 1 1 w 
X OUT 4 500 0 200 L 40 40 1 1 O 
X V+ 5 100 300 200 D 40 40 1 1 w 
ENDDRAW
ENDDEF

#
# Dev Name: IC_OPA2830
# Package Name: DGK_S_PDSO_G8
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_OPA2830 IC 0 40 N N 1 L N
F0 "IC" -500 337 50 H V L B
F1 "IC_OPA2830" -500 -300 50 H V L B
F2 "dp_devices-DGK_S_PDSO_G8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 300 -500 -200
P 2 1 0 0 -500 -200 500 -200
P 2 1 0 0 500 -200 500 300
P 2 1 0 0 500 300 -500 300
X INPUT1+ 3 -700 0 200 R 40 40 1 1 B 
X INPUT1- 2 -700 100 200 R 40 40 1 1 B 
X INPUT2+ 5 700 -100 200 L 40 40 1 1 B 
X INPUT2- 6 700 0 200 L 40 40 1 1 B 
X OUT1 1 -700 200 200 R 40 40 1 1 B 
X OUT2 7 700 100 200 L 40 40 1 1 B 
X VS+ 8 700 200 200 L 40 40 1 1 B 
X VS- 4 -700 -100 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_PCF8563
# Package Name: SO-8
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_PCF8563 IC 0 40 N N 1 L N
F0 "IC" -400 225 50 H V L B
F1 "IC_PCF8563" -400 -387 50 H V L B
F2 "dp_devices-SO-8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 200 -400 -300
P 2 1 0 0 -400 -300 400 -300
P 2 1 0 0 400 -300 400 200
P 2 1 0 0 400 200 -400 200
X !INT 3 -600 -100 200 R 40 40 1 1 B 
X CLKOUT 7 600 0 200 L 40 40 1 1 B 
X OSCI 1 -600 100 200 R 40 40 1 1 B 
X OSCO 2 -600 0 200 R 40 40 1 1 B 
X SCL 6 600 -100 200 L 40 40 1 1 B 
X SDA 5 600 -200 200 L 40 40 1 1 B 
X VDD 8 600 100 200 L 40 40 1 1 B 
X VSS 4 -600 -200 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_RTC_DS1307
# Package Name: SO-8
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_RTC_DS1307 IC 0 40 N N 1 L N
F0 "IC" -400 325 50 H V L B
F1 "IC_RTC_DS1307" -400 -300 50 H V L B
F2 "dp_devices-SO-8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 300 400 300
P 2 1 0 0 400 300 400 -200
P 2 1 0 0 400 -200 -400 -200
P 2 1 0 0 -400 -200 -400 300
X GND 4 -600 -100 200 R 40 40 1 1 B 
X SCL 6 600 0 200 L 40 40 1 1 B 
X SDA 5 600 -100 200 L 40 40 1 1 B 
X SQW/OUT 7 600 100 200 L 40 40 1 1 B 
X VBAT 3 -600 0 200 R 40 40 1 1 B 
X VCC 8 600 200 200 L 40 40 1 1 B 
X X1 1 -600 200 200 R 40 40 1 1 B 
X X2 2 -600 100 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_SI4707
# Package Name: QFN-20
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_SI4707 IC 0 40 N N 1 L N
F0 "IC" 237 725 50 H V L B
F1 "IC_SI4707" 237 630 50 H V L B
F2 "dp_devices-QFN-20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 -600 600 -600
P 2 1 0 0 600 -600 600 600
P 2 1 0 0 600 600 -600 600
P 2 1 0 0 -600 600 -600 -600
X !RST 5 -800 -200 200 R 40 40 1 1 B 
X !SEN 6 -200 -800 200 U 40 40 1 1 B 
X FMI 2 -800 100 200 R 40 40 1 1 B 
X GND 12 800 -100 200 L 40 40 1 1 B 
X GPO1 19 -100 800 200 D 40 40 1 1 B 
X GPO2/!INT 18 0 800 200 D 40 40 1 1 B 
X GPO3 17 100 800 200 D 40 40 1 1 B 
X LOUT 14 800 100 200 L 40 40 1 1 B 
X NC1 1 -800 200 200 R 40 40 1 1 B 
X NC2 20 -200 800 200 D 40 40 1 1 B 
X NP1 4 -800 -100 200 R 40 40 1 1 B 
X NP2 15 800 200 200 L 40 40 1 1 B 
X NP3 16 200 800 200 D 40 40 1 1 B 
X PAD 0 800 -500 200 L 40 40 1 1 B 
X RCLK 9 100 -800 200 U 40 40 1 1 B 
X RFGND 3 -800 0 200 R 40 40 1 1 B 
X ROUT 13 800 0 200 L 40 40 1 1 B 
X SCLK 7 -100 -800 200 U 40 40 1 1 B 
X SDIO 8 0 -800 200 U 40 40 1 1 B 
X VDD 11 800 -200 200 L 40 40 1 1 B 
X VIO 10 200 -800 200 U 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_TC74
# Package Name: SOT-23-5
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_TC74 IC 0 40 N N 1 L N
F0 "IC" -300 125 50 H V L B
F1 "IC_TC74" -300 -300 50 H V L B
F2 "dp_devices-SOT-23-5" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 100 -300 -200
P 2 1 0 0 -300 -200 300 -200
P 2 1 0 0 300 -200 300 100
P 2 1 0 0 300 100 -300 100
X GND 2 -500 -100 200 R 40 40 1 1 W 
X SCL 4 500 -100 200 L 40 40 1 1 B 
X SDA 5 500 0 200 L 40 40 1 1 B 
X VDD 3 -500 0 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_TMP006
# Package Name: DSBGA-8
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_TMP006 IC 0 40 N N 1 L N
F0 "IC" -400 320 50 H V L B
F1 "IC_TMP006" -400 -400 50 H V L B
F2 "dp_devices-DSBGA-8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 300 -400 -300
P 2 1 0 0 -400 -300 400 -300
P 2 1 0 0 400 -300 400 300
P 2 1 0 0 400 300 -400 300
X !DRDY C2 600 0 200 L 40 40 1 1 O 
X ADR0 C1 600 -100 200 L 40 40 1 1 I 
X ADR1 B1 600 -200 200 L 40 40 1 1 I 
X AGND A2 -600 -200 200 R 40 40 1 1 W 
X DGND A1 -600 -100 200 R 40 40 1 1 W 
X SCL B3 600 200 200 L 40 40 1 1 I 
X SDA C3 600 100 200 L 40 40 1 1 B 
X V+ A3 -600 200 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_TPIC6B595DW
# Package Name: SOIC-20
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_TPIC6B595DW IC 0 40 N N 1 L N
F0 "IC" -400 520 50 H V L B
F1 "IC_TPIC6B595DW" -400 -700 50 H V L B
F2 "dp_devices-SOIC-20" 0 150 50 H I C C
DRAW
P 2 1 0 0 400 500 400 -600
P 2 1 0 0 400 -600 -400 -600
P 2 1 0 0 -400 -600 -400 500
P 2 1 0 0 -400 500 400 500
X !G 9 -600 0 200 R 40 40 1 1 I I
X !SCLR 8 -600 200 200 R 40 40 1 1 I I
X DRAIN0 4 600 400 200 L 40 40 1 1 O 
X DRAIN1 5 600 300 200 L 40 40 1 1 O 
X DRAIN2 6 600 200 200 L 40 40 1 1 O 
X DRAIN3 7 600 100 200 L 40 40 1 1 O 
X DRAIN4 14 600 0 200 L 40 40 1 1 O 
X DRAIN5 15 600 -100 200 L 40 40 1 1 O 
X DRAIN6 16 600 -200 200 L 40 40 1 1 O 
X DRAIN7 17 600 -300 200 L 40 40 1 1 O 
X GND 10 -600 -300 200 R 40 40 1 1 W 
X GND1 11 -600 -400 200 R 40 40 1 1 W 
X GND2 19 -600 -500 200 R 40 40 1 1 W 
X RCK 12 -600 100 200 R 40 40 1 1 I C
X SERIN 3 -600 400 200 R 40 40 1 1 I 
X SEROUT 18 600 -500 200 L 40 40 1 1 O 
X SRCK 13 -600 300 200 R 40 40 1 1 I C
X VCC 2 -600 -200 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_TPS2041B
# Package Name: SOT-23-5
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_TPS2041B IC 0 40 N N 1 L N
F0 "IC" -300 325 50 H V L B
F1 "IC_TPS2041B" -300 -400 50 H V L B
F2 "dp_devices-SOT-23-5" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 300 300 300
P 2 1 0 0 300 300 300 -300
P 2 1 0 0 300 -300 -300 -300
P 2 1 0 0 -300 -300 -300 300
X !EN 4 -500 -200 200 R 40 40 1 1 I I
X !OC 3 -500 0 200 R 40 40 1 1 O I
X GND 2 500 -200 200 L 40 40 1 1 W 
X IN 5 -500 200 200 R 40 40 1 1 I 
X OUT 1 500 200 200 L 40 40 1 1 O 
ENDDRAW
ENDDEF

#
# Dev Name: IC_TPS6120X-QFN10
# Package Name: QFN-10
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF IC_TPS6120X-QFN10 IC 0 40 N N 2 L N
F0 "IC" -400 330 50 H V L B
F1 "IC_TPS6120X-QFN10" 0 0 50 H V L B
F2 "dp_devices-QFN-10" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 300 400 300
P 2 1 0 0 400 300 400 -300
P 2 1 0 0 400 -300 -400 -300
P 2 1 0 0 -400 -300 -400 300
X GND@0 P0 -500 200 100 R 40 40 1 1 w 
X GND@1 P1 -500 100 100 R 40 40 1 1 w 
X GND@2 P2 -500 0 100 R 40 40 1 1 w 
X GND@3 P3 -500 -100 100 R 40 40 1 1 w 
X GND@4 P4 -500 -200 100 R 40 40 1 1 w 
X GND@5 V0 500 -200 100 L 40 40 1 1 w 
X GND@6 V1 500 -100 100 L 40 40 1 1 w 
P 2 2 0 0 -400 300 -400 -300
P 2 2 0 0 -400 -300 400 -300
P 2 2 0 0 400 -300 400 300
P 2 2 0 0 400 300 -400 300
X EN 6 -500 100 100 R 40 40 2 1 I 
X FB 10 500 -100 100 L 40 40 2 1 I 
X GND 9 -500 -200 100 R 40 40 2 1 w 
X L 3 500 200 100 L 40 40 2 1 I 
X PGND 4 500 -200 100 L 40 40 2 1 w 
X PS 8 -500 0 100 R 40 40 2 1 I 
X UVLO 7 -500 -100 100 R 40 40 2 1 I 
X VAUX 1 500 0 100 L 40 40 2 1 B 
X VIN 5 -500 200 100 R 40 40 2 1 I 
X VOUT 2 500 100 100 L 40 40 2 1 O 
ENDDRAW
ENDDEF

#
# Dev Name: IC_TXB0108PW
# Package Name: SSOP-20
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_TXB0108PW IC 0 40 N N 1 L N
F0 "IC" -300 525 50 H V L B
F1 "IC_TXB0108PW" -300 -700 50 H V L B
F2 "dp_devices-SSOP-20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 500 300 500
P 2 1 0 0 300 500 300 -600
P 2 1 0 0 300 -600 -300 -600
P 2 1 0 0 -300 -600 -300 500
X A1 1 -500 200 200 R 40 40 1 1 B 
X A2 3 -500 100 200 R 40 40 1 1 B 
X A3 4 -500 0 200 R 40 40 1 1 B 
X A4 5 -500 -100 200 R 40 40 1 1 B 
X A5 6 -500 -200 200 R 40 40 1 1 B 
X A6 7 -500 -300 200 R 40 40 1 1 B 
X A7 8 -500 -400 200 R 40 40 1 1 B 
X A8 9 -500 -500 200 R 40 40 1 1 B 
X B1 20 500 200 200 L 40 40 1 1 B 
X B2 18 500 100 200 L 40 40 1 1 B 
X B3 17 500 0 200 L 40 40 1 1 B 
X B4 16 500 -100 200 L 40 40 1 1 B 
X B5 15 500 -200 200 L 40 40 1 1 B 
X B6 14 500 -300 200 L 40 40 1 1 B 
X B7 13 500 -400 200 L 40 40 1 1 B 
X B8 12 500 -500 200 L 40 40 1 1 B 
X GND 11 500 300 200 L 40 40 1 1 B 
X OE 10 -500 300 200 R 40 40 1 1 B 
X VA 2 -500 400 200 R 40 40 1 1 B 
X VB 19 500 400 200 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_UC_ATMEGA32U4-TQFP44
# Package Name: TQFP-44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_UC_ATMEGA32U4-TQFP44 IC 0 40 N N 1 L N
F0 "IC" 750 1050 50 H V L B
F1 "IC_UC_ATMEGA32U4-TQFP44" 750 950 50 H V L B
F2 "dp_devices-TQFP-44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 1100 700 1100
P 2 1 0 0 700 1100 700 -1100
P 2 1 0 0 700 -1100 -700 -1100
P 2 1 0 0 -700 -1100 -700 1100
X !RESET P13 -800 100 100 R 40 40 1 1 I I
X AREF P42 -800 500 100 R 40 40 1 1 W 
X AVCC@0 P24 -800 800 100 R 40 40 1 1 W 
X AVCC@1 P44 -800 700 100 R 40 40 1 1 W 
X D+ P4 800 -500 100 L 40 40 1 1 B 
X D- P3 800 -600 100 L 40 40 1 1 B 
X GND@0 P15 -800 -700 100 R 40 40 1 1 W 
X GND@1 P23 -800 -800 100 R 40 40 1 1 W 
X GND@2 P35 -800 -900 100 R 40 40 1 1 W 
X GND@3 P43 -800 -1000 100 R 40 40 1 1 W 
X PB0 P8 500 -1200 100 U 40 40 1 1 B 
X PB1 P9 400 -1200 100 U 40 40 1 1 B 
X PB2 P10 300 -1200 100 U 40 40 1 1 B 
X PB3 P11 200 -1200 100 U 40 40 1 1 B 
X PB4 P28 100 -1200 100 U 40 40 1 1 B 
X PB5 P29 0 -1200 100 U 40 40 1 1 B 
X PB6 P30 -100 -1200 100 U 40 40 1 1 B 
X PB7 P12 -200 -1200 100 U 40 40 1 1 B 
X PC6 P31 800 800 100 L 40 40 1 1 B 
X PC7 P32 800 700 100 L 40 40 1 1 B 
X PD0 P18 -200 1200 100 D 40 40 1 1 B 
X PD1 P19 -100 1200 100 D 40 40 1 1 B 
X PD2 P20 0 1200 100 D 40 40 1 1 B 
X PD3 P21 100 1200 100 D 40 40 1 1 B 
X PD4 P25 200 1200 100 D 40 40 1 1 B 
X PD5 P22 300 1200 100 D 40 40 1 1 B 
X PD6 P26 400 1200 100 D 40 40 1 1 B 
X PD7 P27 500 1200 100 D 40 40 1 1 B 
X PE2 P33 800 500 100 L 40 40 1 1 B 
X PE6 P1 800 400 100 L 40 40 1 1 B 
X PF0 P41 800 200 100 L 40 40 1 1 B 
X PF1 P40 800 100 100 L 40 40 1 1 B 
X PF4 P39 800 0 100 L 40 40 1 1 B 
X PF5 P38 800 -100 100 L 40 40 1 1 B 
X PF6 P37 800 -200 100 L 40 40 1 1 B 
X PF7 P36 800 -300 100 L 40 40 1 1 B 
X UCAP P6 -800 -100 100 R 40 40 1 1 W 
X UGND P5 -800 -600 100 R 40 40 1 1 W 
X UVCC P2 -800 300 100 R 40 40 1 1 W 
X VBUS P7 -800 400 100 R 40 40 1 1 W 
X VCC@0 P14 -800 1000 100 R 40 40 1 1 W 
X VCC@1 P34 -800 900 100 R 40 40 1 1 W 
X XTAL1 P17 -800 -300 100 R 40 40 1 1 B 
X XTAL2 P16 -800 -400 100 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_UC_ATMEGA328PDIL
# Package Name: DIL28-N
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_UC_ATMEGA328PDIL IC 0 40 N N 1 L N
F0 "IC" -1200 750 50 H V L B
F1 "IC_UC_ATMEGA328PDIL" -1200 -900 50 H V L B
F2 "dp_devices-DIL28-N" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1200 700 1200 700
P 2 1 0 0 1200 700 1200 -800
P 2 1 0 0 1200 -800 -1200 -800
P 2 1 0 0 -1200 -800 -1200 700
X AREF 21 1400 -100 200 L 40 40 1 1 B 
X AVCC 20 1400 -200 200 L 40 40 1 1 B 
X GND 8 -1400 -100 200 R 40 40 1 1 B 
X GND2 22 1400 0 200 L 40 40 1 1 B 
X PB0/PCINT0/CLKO/ICP1 14 -1400 -700 200 R 40 40 1 1 B 
X PB1/OC1A/PCINT1 15 1400 -700 200 L 40 40 1 1 B 
X PB2/SS/OCIB/PCINT2 16 1400 -600 200 L 40 40 1 1 B 
X PB3/MOSI/OC2A/PCINT3 17 1400 -500 200 L 40 40 1 1 B 
X PB4/MISO/PCINT4 18 1400 -400 200 L 40 40 1 1 B 
X PB5/SCK/PCINT5 19 1400 -300 200 L 40 40 1 1 B 
X PB6/PCINT6/XTAL1/TOSC1 9 -1400 -200 200 R 40 40 1 1 B 
X PB7/PCINT7/XTAL2/TOSC2 10 -1400 -300 200 R 40 40 1 1 B 
X PC0/ADC0/PCINT8 23 1400 100 200 L 40 40 1 1 B 
X PC1/ADC1/PCINT9 24 1400 200 200 L 40 40 1 1 B 
X PC2/ADC2/PCINT10 25 1400 300 200 L 40 40 1 1 B 
X PC3/ADC3/PCINT11 26 1400 400 200 L 40 40 1 1 B 
X PC4/ADC4/SDA/PCINT12 27 1400 500 200 L 40 40 1 1 B 
X PC5/ADC5/SCL/PCINT13 28 1400 600 200 L 40 40 1 1 B 
X PC6/PCINT14/RESET 1 -1400 600 200 R 40 40 1 1 B 
X PD0/PCINT16/RXD 2 -1400 500 200 R 40 40 1 1 B 
X PD1/PCINT17/TXD 3 -1400 400 200 R 40 40 1 1 B 
X PD2/PCINT18/INT0 4 -1400 300 200 R 40 40 1 1 B 
X PD3/PCINT19/OC2B/INT1 5 -1400 200 200 R 40 40 1 1 B 
X PD4/PCINT20/XCK/T0 6 -1400 100 200 R 40 40 1 1 B 
X PD5/PCINT21/OCOB/T1 11 -1400 -400 200 R 40 40 1 1 B 
X PD6/PCINT22/OC0A/AIN0 12 -1400 -500 200 R 40 40 1 1 B 
X PD7/PCINT23/AIN1 13 -1400 -600 200 R 40 40 1 1 B 
X VCC 7 -1400 0 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_UC_LPC1343-LQFP48
# Package Name: LQFP48
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_UC_LPC1343-LQFP48 IC 0 40 N N 1 L N
F0 "IC" -1000 1127 50 H V L B
F1 "IC_UC_LPC1343-LQFP48" -1000 -1100 50 H V L B
F2 "dp_devices-LQFP48" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1000 1100 1100 1100
P 2 1 0 0 1100 1100 1100 -1000
P 2 1 0 0 1100 -1000 -1000 -1000
P 2 1 0 0 -1000 -1000 -1000 1100
X PIO0_1/USB_FTOGGLE 4 -1100 300 100 R 40 40 1 1 B 
X PIO0_2 10 -1100 -300 100 R 40 40 1 1 B 
X PIO0_3/USB_VBUS 14 -400 -1100 100 U 40 40 1 1 B 
X PIO0_4 15 -300 -1100 100 U 40 40 1 1 B 
X PIO0_5 16 -200 -1100 100 U 40 40 1 1 B 
X PIO0_6/USB_CONNECT 22 400 -1100 100 U 40 40 1 1 B 
X PIO0_7 23 500 -1100 100 U 40 40 1 1 B 
X PIO0_8 27 1200 -300 100 L 40 40 1 1 B 
X PIO0_9 28 1200 -200 100 L 40 40 1 1 B 
X PIO0_10 29 1200 -100 100 L 40 40 1 1 B 
X PIO0_11 32 1200 200 100 L 40 40 1 1 B 
X PIO1_0 33 1200 300 100 L 40 40 1 1 B 
X PIO1_1 34 1200 400 100 L 40 40 1 1 B 
X PIO1_2 35 1200 500 100 L 40 40 1 1 B 
X PIO1_3 39 400 1200 100 D 40 40 1 1 B 
X PIO1_4 40 300 1200 100 D 40 40 1 1 B 
X PIO1_5 45 -200 1200 100 D 40 40 1 1 B 
X PIO1_6 46 -300 1200 100 D 40 40 1 1 B 
X PIO1_7 47 -400 1200 100 D 40 40 1 1 B 
X PIO1_8 9 -1100 -200 100 R 40 40 1 1 B 
X PIO1_9 17 -100 -1100 100 U 40 40 1 1 B 
X PIO1_10 30 1200 0 100 L 40 40 1 1 B 
X PIO1_11 42 100 1200 100 D 40 40 1 1 B 
X PIO2_0 2 -1100 500 100 R 40 40 1 1 B 
X PIO2_1 13 -500 -1100 100 U 40 40 1 1 B 
X PIO2_2 26 1200 -400 100 L 40 40 1 1 B 
X PIO2_3 38 500 1200 100 D 40 40 1 1 B 
X PIO2_4 18 0 -1100 100 U 40 40 1 1 B 
X PIO2_5 21 300 -1100 100 U 40 40 1 1 B 
X PIO2_6 1 -1100 600 100 R 40 40 1 1 B 
X PIO2_7 11 -1100 -400 100 R 40 40 1 1 B 
X PIO2_8 12 -1100 -500 100 R 40 40 1 1 B 
X PIO2_9 24 600 -1100 100 U 40 40 1 1 B 
X PIO2_10 25 1200 -500 100 L 40 40 1 1 B 
X PIO2_11 31 1200 100 100 L 40 40 1 1 B 
X PIO3_0 36 1200 600 100 L 40 40 1 1 B 
X PIO3_1 37 600 1200 100 D 40 40 1 1 B 
X PIO3_2 43 0 1200 100 D 40 40 1 1 B 
X PIO3_3 48 -500 1200 100 D 40 40 1 1 B 
X RESET/PIO0_0 3 -1100 400 100 R 40 40 1 1 B 
X USB_DM 19 100 -1100 100 U 40 40 1 1 B 
X USB_DP 20 200 -1100 100 U 40 40 1 1 B 
X VDD 44 -100 1200 100 D 40 40 1 1 W 
X VDD. 8 -1100 -100 100 R 40 40 1 1 W 
X VSS 41 200 1200 100 D 40 40 1 1 W 
X VSS. 5 -1100 200 100 R 40 40 1 1 W 
X XTALIN 6 -1100 100 100 R 40 40 1 1 I 
X XTALOUT 7 -1100 0 100 R 40 40 1 1 O 
ENDDRAW
ENDDEF

#
# Dev Name: IC_UC_MSP430F2132
# Package Name: TSSOP-28
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_UC_MSP430F2132 IC 0 40 N N 1 L N
F0 "IC" -1600 850 50 H V L B
F1 "IC_UC_MSP430F2132" -1600 -800 50 H V L B
F2 "dp_devices-TSSOP-28" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1600 800 1600 800
P 2 1 0 0 1600 800 1600 -700
P 2 1 0 0 1600 -700 -1600 -700
P 2 1 0 0 -1600 -700 -1600 800
X !RST!/NMI/SBWTDIO 7 -1700 100 100 R 40 40 1 1 I 
X A6/TA1.0/P3.6 17 1700 -400 100 L 40 40 1 1 B 
X A7/TA1.1/P3.7 18 1700 -300 100 L 40 40 1 1 B 
X CA0/VEREF-/VREF-/A3/TA0.1/P2.3 19 1700 -200 100 L 40 40 1 1 W 
X CA1/VEREF+/VREF+/A4/TA0.2/P2.4 20 1700 -100 100 L 40 40 1 1 W 
X CAOUT/ADC10CLK/TACLK/P1.0 21 1700 0 100 L 40 40 1 1 B 
X DVCC 2 -1700 600 100 R 40 40 1 1 W 
X DVSS 4 -1700 400 100 R 40 40 1 1 W 
X P2.0/ACLK/A0/CA2 8 -1700 0 100 R 40 40 1 1 B 
X P2.1/TAINCLK/SMCLK/A1/CA3 9 -1700 -100 100 R 40 40 1 1 B 
X P2.2/TA0.0/A2/CA4/CAOUT 10 -1700 -200 100 R 40 40 1 1 B 
X P2.5/ROSC/CA5 3 -1700 500 100 R 40 40 1 1 B 
X P3.0/UCB0STE/UCA0CLK/A5 11 -1700 -300 100 R 40 40 1 1 B 
X P3.1/UCB0SIMO/UCB0SDA 12 -1700 -400 100 R 40 40 1 1 B 
X P3.2/UCB0SOMI/UCB0SCL 13 -1700 -500 100 R 40 40 1 1 B 
X P3.3/UCB0CLK/UCA0STE 14 -1700 -600 100 R 40 40 1 1 B 
X TA0.1/P1.2 23 1700 200 100 L 40 40 1 1 B 
X TA0.2/P1.3 24 1700 300 100 L 40 40 1 1 B 
X TA1.0/TA0.0/P1.1 22 1700 100 100 L 40 40 1 1 B 
X TCK/SMCLK/P1.4 25 1700 400 100 L 40 40 1 1 B 
X TCLK/TDI/TA0.1/P1.6 27 1700 600 100 L 40 40 1 1 B 
X TDI/TDO/TA0.2/P1.7 28 1700 700 100 L 40 40 1 1 B 
X TEST/SBWTCK 1 -1700 700 100 R 40 40 1 1 I 
X TMS/TA0.0/P1.5 26 1700 500 100 L 40 40 1 1 B 
X UCA0SIMO/UCA0TXD/P3.4 15 1700 -600 100 L 40 40 1 1 B 
X UCA0SOMI/UCA0RXD/P3.5 16 1700 -500 100 L 40 40 1 1 B 
X XIN/P2.6/CA6 6 -1700 200 100 R 40 40 1 1 B 
X XOUT/P2.7/CA7 5 -1700 300 100 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_UC_MSP430G2231
# Package Name: DIP14
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_UC_MSP430G2231 IC 0 40 N N 1 L N
F0 "IC" -1600 450 50 H V L B
F1 "IC_UC_MSP430G2231" -1600 -500 50 H V L B
F2 "dp_devices-DIP14" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1600 400 1600 400
P 2 1 0 0 1600 400 1600 -400
P 2 1 0 0 1600 -400 -1600 -400
P 2 1 0 0 -1600 -400 -1600 400
X DVCC 1 -1700 300 100 R 40 40 1 1 W 
X DVSS 14 1700 300 100 L 40 40 1 1 W 
X P1.0/TA0CLK/ACLK/A0 2 -1700 200 100 R 40 40 1 1 B 
X P1.1/TA0.0/A1 3 -1700 100 100 R 40 40 1 1 B 
X P1.2/TA0.1/A2 4 -1700 0 100 R 40 40 1 1 B 
X P1.3/ADC10CLK/A3/VREF-/VEREF- 5 -1700 -100 100 R 40 40 1 1 B 
X P1.4/SMCLK/A4/VREF+/VEREF+/TCK 6 -1700 -200 100 R 40 40 1 1 B 
X P1.5/TA0.0/A5/SCLK/TMS 7 -1700 -300 100 R 40 40 1 1 B 
X SBWTCK/TEST 11 1700 0 100 L 40 40 1 1 I 
X SBWTDIO/NMI/!RST 10 1700 -100 100 L 40 40 1 1 I 
X TA0.1/XIN/P2.6 13 1700 200 100 L 40 40 1 1 B 
X TCLK/TDI/SCL/SDO/A6/TA0.1/P1.6 8 1700 -300 100 L 40 40 1 1 B 
X TDI/TDO/SDA/SDI/A7/P1.7 9 1700 -200 100 L 40 40 1 1 B 
X XOUT/P2.7 12 1700 100 100 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_UC_PIC10F22
# Package Name: SOT-23-6
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_UC_PIC10F22 IC 0 40 N N 1 L N
F0 "IC" -300 225 50 H V L B
F1 "IC_UC_PIC10F22" -300 -300 50 H V L B
F2 "dp_devices-SOT-23-6" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 200 -300 -200
P 2 1 0 0 -300 -200 300 -200
P 2 1 0 0 300 -200 300 200
P 2 1 0 0 300 200 -300 200
X GP0 1 500 0 200 L 40 40 1 1 B 
X GP1 3 500 -100 200 L 40 40 1 1 B 
X GP2 4 -500 -100 200 R 40 40 1 1 B 
X GP3 6 -500 0 200 R 40 40 1 1 B 
X VDD 5 -500 100 200 R 40 40 1 1 W 
X VSS 2 500 100 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_UC_PIC12F508DFN
# Package Name: DFN8_3X2
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_UC_PIC12F508DFN IC 0 40 N N 1 L N
F0 "IC" -300 325 50 H V L B
F1 "IC_UC_PIC12F508DFN" -300 -300 50 H V L B
F2 "dp_devices-DFN8_3X2" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 300 -300 -200
P 2 1 0 0 -300 -200 300 -200
P 2 1 0 0 300 -200 300 300
P 2 1 0 0 300 300 -300 300
X GP0 7 500 100 200 L 40 40 1 1 B 
X GP1 6 500 0 200 L 40 40 1 1 B 
X GP2 5 500 -100 200 L 40 40 1 1 B 
X GP3 4 -500 -100 200 R 40 40 1 1 B 
X GP4 3 -500 0 200 R 40 40 1 1 B 
X GP5 2 -500 100 200 R 40 40 1 1 B 
X VDD 1 -500 200 200 R 40 40 1 1 W 
X VSS 8 500 200 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_UC_PIC12F508DIP
# Package Name: DIP8
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_UC_PIC12F508DIP IC 0 40 N N 1 L N
F0 "IC" -300 325 50 H V L B
F1 "IC_UC_PIC12F508DIP" -300 -300 50 H V L B
F2 "dp_devices-DIP8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 300 -300 -200
P 2 1 0 0 -300 -200 300 -200
P 2 1 0 0 300 -200 300 300
P 2 1 0 0 300 300 -300 300
X GP0 7 500 100 200 L 40 40 1 1 B 
X GP1 6 500 0 200 L 40 40 1 1 B 
X GP2 5 500 -100 200 L 40 40 1 1 B 
X GP3 4 -500 -100 200 R 40 40 1 1 B 
X GP4 3 -500 0 200 R 40 40 1 1 B 
X GP5 2 -500 100 200 R 40 40 1 1 B 
X VDD 1 -500 200 200 R 40 40 1 1 W 
X VSS 8 500 200 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_UC_PIC12F508MSOP
# Package Name: MSOP8
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_UC_PIC12F508MSOP IC 0 40 N N 1 L N
F0 "IC" -300 325 50 H V L B
F1 "IC_UC_PIC12F508MSOP" -300 -300 50 H V L B
F2 "dp_devices-MSOP8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 300 -300 -200
P 2 1 0 0 -300 -200 300 -200
P 2 1 0 0 300 -200 300 300
P 2 1 0 0 300 300 -300 300
X GP0 7 500 100 200 L 40 40 1 1 B 
X GP1 6 500 0 200 L 40 40 1 1 B 
X GP2 5 500 -100 200 L 40 40 1 1 B 
X GP3 4 -500 -100 200 R 40 40 1 1 B 
X GP4 3 -500 0 200 R 40 40 1 1 B 
X GP5 2 -500 100 200 R 40 40 1 1 B 
X VDD 1 -500 200 200 R 40 40 1 1 W 
X VSS 8 500 200 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_UC_PIC12F508SOIC
# Package Name: SO-8
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_UC_PIC12F508SOIC IC 0 40 N N 1 L N
F0 "IC" -300 325 50 H V L B
F1 "IC_UC_PIC12F508SOIC" -300 -300 50 H V L B
F2 "dp_devices-SO-8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 300 -300 -200
P 2 1 0 0 -300 -200 300 -200
P 2 1 0 0 300 -200 300 300
P 2 1 0 0 300 300 -300 300
X GP0 7 500 100 200 L 40 40 1 1 B 
X GP1 6 500 0 200 L 40 40 1 1 B 
X GP2 5 500 -100 200 L 40 40 1 1 B 
X GP3 4 -500 -100 200 R 40 40 1 1 B 
X GP4 3 -500 0 200 R 40 40 1 1 B 
X GP5 2 -500 100 200 R 40 40 1 1 B 
X VDD 1 -500 200 200 R 40 40 1 1 W 
X VSS 8 500 200 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_UC_PIC12F1822DFN6_3X3
# Package Name: DFN6_3X3
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_UC_PIC12F1822DFN6_3X3 IC 0 40 N N 1 L N
F0 "IC" -300 225 50 H V L B
F1 "IC_UC_PIC12F1822DFN6_3X3" -300 -400 50 H V L B
F2 "dp_devices-DFN6_3X3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 200 -300 -300
P 2 1 0 0 -300 -300 300 -300
P 2 1 0 0 300 -300 300 200
P 2 1 0 0 300 200 -300 200
X RA0 7 500 0 200 L 40 40 1 1 B 
X RA1 6 500 -100 200 L 40 40 1 1 B 
X RA2 5 500 -200 200 L 40 40 1 1 B 
X RA3 4 -500 -200 200 R 40 40 1 1 B 
X RA4 3 -500 -100 200 R 40 40 1 1 B 
X RA5 2 -500 0 200 R 40 40 1 1 B 
X VDD 1 -500 100 200 R 40 40 1 1 W 
X VSS 8 500 100 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_UC_PIC12F1822DIP8
# Package Name: DIP8
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_UC_PIC12F1822DIP8 IC 0 40 N N 1 L N
F0 "IC" -300 225 50 H V L B
F1 "IC_UC_PIC12F1822DIP8" -300 -400 50 H V L B
F2 "dp_devices-DIP8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 200 -300 -300
P 2 1 0 0 -300 -300 300 -300
P 2 1 0 0 300 -300 300 200
P 2 1 0 0 300 200 -300 200
X RA0 7 500 0 200 L 40 40 1 1 B 
X RA1 6 500 -100 200 L 40 40 1 1 B 
X RA2 5 500 -200 200 L 40 40 1 1 B 
X RA3 4 -500 -200 200 R 40 40 1 1 B 
X RA4 3 -500 -100 200 R 40 40 1 1 B 
X RA5 2 -500 0 200 R 40 40 1 1 B 
X VDD 1 -500 100 200 R 40 40 1 1 W 
X VSS 8 500 100 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_UC_PIC16F1823-DIL14
# Package Name: DIP14
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_UC_PIC16F1823-DIL14 IC 0 40 N N 1 L N
F0 "IC" -300 -500 50 H V L B
F1 "IC_UC_PIC16F1823-DIL14" -300 425 50 H V L B
F2 "dp_devices-DIP14" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 400 300 400
P 2 1 0 0 300 400 300 -400
P 2 1 0 0 300 -400 -300 -400
P 2 1 0 0 -300 -400 -300 400
X RA0 13 500 200 200 L 40 40 1 1 B 
X RA1 12 500 100 200 L 40 40 1 1 B 
X RA2 11 500 0 200 L 40 40 1 1 B 
X RA3 4 -500 0 200 R 40 40 1 1 B 
X RA4 3 -500 100 200 R 40 40 1 1 B 
X RA5 2 -500 200 200 R 40 40 1 1 B 
X RC0 10 500 -100 200 L 40 40 1 1 B 
X RC1 9 500 -200 200 L 40 40 1 1 B 
X RC2 8 500 -300 200 L 40 40 1 1 B 
X RC3 7 -500 -300 200 R 40 40 1 1 B 
X RC4 6 -500 -200 200 R 40 40 1 1 B 
X RC5 5 -500 -100 200 R 40 40 1 1 B 
X VDD 1 -500 300 200 R 40 40 1 1 W 
X VSS 14 500 300 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_UC_PIC16F1823-QFN16_4X4
# Package Name: QFN16_4X4
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_UC_PIC16F1823-QFN16_4X4 IC 0 40 N N 1 L N
F0 "IC" -300 -500 50 H V L B
F1 "IC_UC_PIC16F1823-QFN16_4X4" -300 425 50 H V L B
F2 "dp_devices-QFN16_4X4" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 400 300 400
P 2 1 0 0 300 400 300 -400
P 2 1 0 0 300 -400 -300 -400
P 2 1 0 0 -300 -400 -300 400
X RA0 12 500 200 200 L 40 40 1 1 B 
X RA1 11 500 100 200 L 40 40 1 1 B 
X RA2 10 500 0 200 L 40 40 1 1 B 
X RA3 3 -500 0 200 R 40 40 1 1 B 
X RA4 2 -500 100 200 R 40 40 1 1 B 
X RA5 1 -500 200 200 R 40 40 1 1 B 
X RC0 9 500 -100 200 L 40 40 1 1 B 
X RC1 8 500 -200 200 L 40 40 1 1 B 
X RC2 7 500 -300 200 L 40 40 1 1 B 
X RC3 6 -500 -300 200 R 40 40 1 1 B 
X RC4 5 -500 -200 200 R 40 40 1 1 B 
X RC5 4 -500 -100 200 R 40 40 1 1 B 
X VDD 16 -500 300 200 R 40 40 1 1 W 
X VSS 13 500 300 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_UC_PIC16F1823PTH-DIL14
# Package Name: DIP14
# Dev Tech: PTH
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_UC_PIC16F1823PTH-DIL14 IC 0 40 N N 1 L N
F0 "IC" -300 -500 50 H V L B
F1 "IC_UC_PIC16F1823PTH-DIL14" -300 425 50 H V L B
F2 "dp_devices-DIP14" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 400 300 400
P 2 1 0 0 300 400 300 -400
P 2 1 0 0 300 -400 -300 -400
P 2 1 0 0 -300 -400 -300 400
X RA0 13 500 200 200 L 40 40 1 1 B 
X RA1 12 500 100 200 L 40 40 1 1 B 
X RA2 11 500 0 200 L 40 40 1 1 B 
X RA3 4 -500 0 200 R 40 40 1 1 B 
X RA4 3 -500 100 200 R 40 40 1 1 B 
X RA5 2 -500 200 200 R 40 40 1 1 B 
X RC0 10 500 -100 200 L 40 40 1 1 B 
X RC1 9 500 -200 200 L 40 40 1 1 B 
X RC2 8 500 -300 200 L 40 40 1 1 B 
X RC3 7 -500 -300 200 R 40 40 1 1 B 
X RC4 6 -500 -200 200 R 40 40 1 1 B 
X RC5 5 -500 -100 200 R 40 40 1 1 B 
X VDD 1 -500 300 200 R 40 40 1 1 W 
X VSS 14 500 300 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_UC_PIC16F1829-SSOP-20
# Package Name: SSOP-20
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_UC_PIC16F1829-SSOP-20 IC 0 40 N N 1 L N
F0 "IC" -590 530 50 H V L B
F1 "IC_UC_PIC16F1829-SSOP-20" -600 -700 50 H V L B
F2 "dp_devices-SSOP-20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 500 -600 -600
P 2 1 0 0 -600 -600 600 -600
P 2 1 0 0 600 -600 600 500
P 2 1 0 0 600 500 -600 500
X RA0/PGD 19 800 300 200 L 40 40 1 1 B 
X RA1/PGC 18 800 200 200 L 40 40 1 1 B 
X RA2 17 800 100 200 L 40 40 1 1 B 
X RA3/!MCLR 4 -800 100 200 R 40 40 1 1 I 
X RA4 3 -800 200 200 R 40 40 1 1 B 
X RA5 2 -800 300 200 R 40 40 1 1 B 
X RB4 13 800 -300 200 L 40 40 1 1 B 
X RB5 12 800 -400 200 L 40 40 1 1 B 
X RB6 11 800 -500 200 L 40 40 1 1 B 
X RB7 10 -800 -500 200 R 40 40 1 1 B 
X RC0 16 800 0 200 L 40 40 1 1 B 
X RC1 15 800 -100 200 L 40 40 1 1 B 
X RC2 14 800 -200 200 L 40 40 1 1 B 
X RC3 7 -800 -200 200 R 40 40 1 1 B 
X RC4 6 -800 -100 200 R 40 40 1 1 B 
X RC5 5 -800 0 200 R 40 40 1 1 B 
X RC6 8 -800 -300 200 R 40 40 1 1 B 
X RC7 9 -800 -400 200 R 40 40 1 1 B 
X VDD 1 -800 400 200 R 40 40 1 1 W 
X VSS 20 800 400 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_UC_PIC18F44J50
# Package Name: TQFP-44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_UC_PIC18F44J50 IC 0 40 N N 1 L N
F0 "IC" -1800 1150 50 H V L B
F1 "IC_UC_PIC18F44J50" -1800 -1200 50 H V L B
F2 "dp_devices-TQFP-44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1800 1100 1900 1100
P 2 1 0 0 1900 1100 1900 -1100
P 2 1 0 0 1900 -1100 -1800 -1100
P 2 1 0 0 -1800 -1100 -1800 1100
T 0 -95 1035 70 0 1 0 VDD
T 0 5 -965 70 0 1 0 VSS
X !MCLR!/5V P18 -1900 1000 100 R 40 40 1 1 I 
X CTEDG2/PMA2/VPO/RP6/AN9/RB3 P11 2000 700 100 L 40 40 1 1 B 
X INT0/RP3/AN12/RB0 P8 2000 1000 100 L 40 40 1 1 B 
X KBI2/PGC/5V/RP9/RB6 P16 2000 400 100 L 40 40 1 1 B 
X KBI3/PGD/5V/RP10/RB7 P17 2000 300 100 L 40 40 1 1 B 
X PMA0/KBI1/SDI1/SDA1/5V/RP8/RB5 P15 2000 500 100 L 40 40 1 1 B 
X PMA1/KBI0/SCK1/SCL1/5V/RP7/RB4 P14 2000 600 100 L 40 40 1 1 B 
X PMCS/AN7/RE2 P27 2000 -1000 100 L 40 40 1 1 B 
X PMD0/SCL2/5V/RD0 P38 2000 100 100 L 40 40 1 1 B 
X PMD1/SDA2/5V/RD1 P39 2000 0 100 L 40 40 1 1 B 
X PMD2/5V/RP19/RD2 P40 2000 -100 100 L 40 40 1 1 B 
X PMD3/5V/RP20/RD3 P41 2000 -200 100 L 40 40 1 1 B 
X PMD4/5V/RP21/RD4 P2 2000 -300 100 L 40 40 1 1 B 
X PMD5/5V/RP22/RD5 P3 2000 -400 100 L 40 40 1 1 B 
X PMD6/5V/RP23/RD6 P4 2000 -500 100 L 40 40 1 1 B 
X PMD7/5V/RP24/RD7 P5 2000 -600 100 L 40 40 1 1 B 
X PMRD/AN5/RE0 P25 2000 -800 100 L 40 40 1 1 B 
X PMWR/AN6/RE1 P26 2000 -900 100 L 40 40 1 1 B 
X RA0/AN0/RP0/C1INA/ULPWU/PMA6 P19 -1900 800 100 R 40 40 1 1 B 
X RA1/AN1/RP1/C2INA/PMA7 P20 -1900 700 100 R 40 40 1 1 B 
X RA2/AN2/C2INB/VREF-/CVREF P21 -1900 600 100 R 40 40 1 1 B 
X RA3/AN3/C1INB/VREF+ P22 -1900 500 100 R 40 40 1 1 B 
X RA5/AN4//RP2/!SS1!/HLVDIN/RCV P24 -1900 400 100 R 40 40 1 1 B 
X RA6/OSC2/CLKO P31 -1900 300 100 R 40 40 1 1 B 
X RA7/OSC1/CLKI P30 -1900 200 100 R 40 40 1 1 B 
X RC0/RP11/TIOSO/T1CKI P32 -1900 0 100 R 40 40 1 1 B 
X RC1/RP12/T1OSI/!UOE! P35 -1900 -100 100 R 40 40 1 1 B 
X RC2/AN11/RP13/CTPLS P36 -1900 -200 100 R 40 40 1 1 B 
X RC4/D-/VM P42 -1900 -300 100 R 40 40 1 1 B 
X RC5/D+/VP P43 -1900 -400 100 R 40 40 1 1 B 
X RC6/RP17/5V/PMA5/TX1/CK1 P44 -1900 -500 100 R 40 40 1 1 B 
X RC7/RP18/5V/PMA4/RX1/DT1/SDO1 P1 -1900 -600 100 R 40 40 1 1 B 
X REFO/VMO/PMA3/CTEDG1/RP5/AN8/RB2 P10 2000 800 100 L 40 40 1 1 B 
X RTCC/PMBE/RP4/AN10/RB1 P9 2000 900 100 L 40 40 1 1 B 
X VDD@0 P7 -100 1200 100 D 40 40 1 1 W 
X VDD@1 P28 0 1200 100 D 40 40 1 1 W 
X VDDCORE/VCAP P23 -1900 -1000 100 R 40 40 1 1 I 
X VSS@0 P6 -100 -1200 100 U 40 40 1 1 W 
X VSS@1 P29 0 -1200 100 U 40 40 1 1 W 
X VUSB P37 -1900 -800 100 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_UC_PIC18FJ250-SOIC-28-W
# Package Name: SOIC-28W
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_UC_PIC18FJ250-SOIC-28-W IC 0 40 N N 1 L N
F0 "IC" -1300 850 50 H V L B
F1 "IC_UC_PIC18FJ250-SOIC-28-W" -1300 -800 50 H V L B
F2 "dp_devices-SOIC-28W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1300 800 1500 800
P 2 1 0 0 1500 800 1500 -700
P 2 1 0 0 1500 -700 -1300 -700
P 2 1 0 0 -1300 -700 -1300 800
X !MCLR!/VPP/RE3/5V 1 -1400 700 100 R 40 40 1 1 I 
X OSC1/CLKI 9 -1400 -100 100 R 40 40 1 1 I 
X RA0/AN0/RP0 2 -1400 600 100 R 40 40 1 1 B 
X RA1/AN1/RP1 3 -1400 500 100 R 40 40 1 1 B 
X RA2/AN2/VREF-/CVREF 4 -1400 400 100 R 40 40 1 1 B 
X RA3/AN3/VREF+ 5 -1400 300 100 R 40 40 1 1 B 
X RA5/AN4/!SS1!/HLVDIN/RP2 7 -1400 100 100 R 40 40 1 1 B 
X RA6/OSC2/CLKO 10 -1400 -200 100 R 40 40 1 1 O 
X RB0/AN12/INT0/RP3 21 1600 0 100 L 40 40 1 1 B 
X RB1/AN10/RTCC/RP4 22 1600 100 100 L 40 40 1 1 B 
X RB2/AN8/VMO/RP5 23 1600 200 100 L 40 40 1 1 B 
X RB3/AN9/VPO/RP6 24 1600 300 100 L 40 40 1 1 B 
X RB4/AN11/KBI0/SCK1/RP7/5V 25 1600 400 100 L 40 40 1 1 B 
X RB5/KBI1/PGM/SDI1/RP8/5V 26 1600 500 100 L 40 40 1 1 B 
X RB6/KBI2/PGC/PR9/5V 27 1600 600 100 L 40 40 1 1 B 
X RB7/BKI3/PGD/RP10/5V 28 1600 700 100 L 40 40 1 1 B 
X RC0/TIOSO/T1CKI/RP11 11 -1400 -300 100 R 40 40 1 1 B 
X RC1/T1OSI/!UOE!/RP12 12 -1400 -400 100 R 40 40 1 1 B 
X RC2/AN11/RP13 13 -1400 -500 100 R 40 40 1 1 B 
X RC4/D-/VM 15 1600 -600 100 L 40 40 1 1 B 
X RC5/D+/VP 16 1600 -500 100 L 40 40 1 1 B 
X RC6/TX1/CK1/RP17/5V 17 1600 -400 100 L 40 40 1 1 B 
X RC7/RX1/DT1/SDO1/RP18/5V 18 1600 -300 100 L 40 40 1 1 B 
X VDD 20 1600 -100 100 L 40 40 1 1 W 
X VDDCORE/VCAP 6 -1400 200 100 R 40 40 1 1 B 
X VSS 8 -1400 0 100 R 40 40 1 1 W 
X VSS@1 19 1600 -200 100 L 40 40 1 1 W 
X VUSB 14 -1400 -600 100 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_UC_PIC18FJ250-SSOP-28
# Package Name: SSOP-28
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_UC_PIC18FJ250-SSOP-28 IC 0 40 N N 1 L N
F0 "IC" -1300 850 50 H V L B
F1 "IC_UC_PIC18FJ250-SSOP-28" -1300 -800 50 H V L B
F2 "dp_devices-SSOP-28" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1300 800 1500 800
P 2 1 0 0 1500 800 1500 -700
P 2 1 0 0 1500 -700 -1300 -700
P 2 1 0 0 -1300 -700 -1300 800
X !MCLR!/VPP/RE3/5V 1 -1400 700 100 R 40 40 1 1 I 
X OSC1/CLKI 9 -1400 -100 100 R 40 40 1 1 I 
X RA0/AN0/RP0 2 -1400 600 100 R 40 40 1 1 B 
X RA1/AN1/RP1 3 -1400 500 100 R 40 40 1 1 B 
X RA2/AN2/VREF-/CVREF 4 -1400 400 100 R 40 40 1 1 B 
X RA3/AN3/VREF+ 5 -1400 300 100 R 40 40 1 1 B 
X RA5/AN4/!SS1!/HLVDIN/RP2 7 -1400 100 100 R 40 40 1 1 B 
X RA6/OSC2/CLKO 10 -1400 -200 100 R 40 40 1 1 O 
X RB0/AN12/INT0/RP3 21 1600 0 100 L 40 40 1 1 B 
X RB1/AN10/RTCC/RP4 22 1600 100 100 L 40 40 1 1 B 
X RB2/AN8/VMO/RP5 23 1600 200 100 L 40 40 1 1 B 
X RB3/AN9/VPO/RP6 24 1600 300 100 L 40 40 1 1 B 
X RB4/AN11/KBI0/SCK1/RP7/5V 25 1600 400 100 L 40 40 1 1 B 
X RB5/KBI1/PGM/SDI1/RP8/5V 26 1600 500 100 L 40 40 1 1 B 
X RB6/KBI2/PGC/PR9/5V 27 1600 600 100 L 40 40 1 1 B 
X RB7/BKI3/PGD/RP10/5V 28 1600 700 100 L 40 40 1 1 B 
X RC0/TIOSO/T1CKI/RP11 11 -1400 -300 100 R 40 40 1 1 B 
X RC1/T1OSI/!UOE!/RP12 12 -1400 -400 100 R 40 40 1 1 B 
X RC2/AN11/RP13 13 -1400 -500 100 R 40 40 1 1 B 
X RC4/D-/VM 15 1600 -600 100 L 40 40 1 1 B 
X RC5/D+/VP 16 1600 -500 100 L 40 40 1 1 B 
X RC6/TX1/CK1/RP17/5V 17 1600 -400 100 L 40 40 1 1 B 
X RC7/RX1/DT1/SDO1/RP18/5V 18 1600 -300 100 L 40 40 1 1 B 
X VDD 20 1600 -100 100 L 40 40 1 1 W 
X VDDCORE/VCAP 6 -1400 200 100 R 40 40 1 1 B 
X VSS 8 -1400 0 100 R 40 40 1 1 W 
X VSS@1 19 1600 -200 100 L 40 40 1 1 W 
X VUSB 14 -1400 -600 100 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_UC_PIC24FJ64GA002
# Package Name: SSOP-28
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_UC_PIC24FJ64GA002 IC 0 40 N N 1 L N
F0 "IC" -2000 737 50 H V L B
F1 "IC_UC_PIC24FJ64GA002" -2000 -900 50 H V L B
F2 "dp_devices-SSOP-28" 0 150 50 H I C C
DRAW
P 2 1 0 0 -2000 700 2100 700
P 2 1 0 0 2100 700 2100 -800
P 2 1 0 0 2100 -800 -2000 -800
P 2 1 0 0 -2000 -800 -2000 700
X DISVREG 19 2200 -300 100 L 40 40 1 1 W 
X MCLR 1 -2100 600 100 R 40 40 1 1 I 
X PMCS1/CN11/RP15/AN9/RB15 26 2200 400 100 L 40 40 1 1 B 
X PMD0/CN14/RP12/AN12/RB12 23 2200 100 100 L 40 40 1 1 B 
X PMD1/TMS/EMUC2/PGC2/CN15/RP11/RB11 22 2200 0 100 L 40 40 1 1 B 
X PMD2/TDI/EMUD2/PGD2/CN16/RP10/RB10 21 2200 -100 100 L 40 40 1 1 B 
X PMD3/SDA1/TDO/CN21/RP9/RB9 18 2200 -400 100 L 40 40 1 1 B 
X PMD4/SCL1/TCK/CN22/RP8/RB8 17 2200 -500 100 L 40 40 1 1 B 
X PMD5/INT0/CN23/RP7/RB7 16 2200 -600 100 L 40 40 1 1 B 
X PMD6/ASCL1/EMUC3/PGC3/CN24/RP6/RB6 15 2200 -700 100 L 40 40 1 1 B 
X PMRD/CN13/RP13/AN11/RB13 24 2200 200 100 L 40 40 1 1 B 
X PMWR/RTCC/CVREF/CN12/RP14/AN10/RB14 25 2200 300 100 L 40 40 1 1 B 
X RA0/AN0/CN2/VREF+ 2 -2100 500 100 R 40 40 1 1 B 
X RA1/AN1/CN3/VREF- 3 -2100 400 100 R 40 40 1 1 B 
X RA2/CN30/OSCI/CLKI 9 -2100 -200 100 R 40 40 1 1 B 
X RA3/CN29/OSCO/CLKO/PMA0 10 -2100 -300 100 R 40 40 1 1 B 
X RA4/CN0/SOSCO/T1CK/PMA1 12 -2100 -500 100 R 40 40 1 1 B 
X RB0/AN2/RP0/CN4/C2IN-/PGD1/EMUD1 4 -2100 300 100 R 40 40 1 1 B 
X RB1/AN3/RP1/CN5/C2IN+/PGC1/EMUC1 5 -2100 200 100 R 40 40 1 1 B 
X RB2/AN4/RP2/CN6/C1IN-/SDA2 6 -2100 100 100 R 40 40 1 1 B 
X RB3/AN5/RP3/CN7/C1IN+/SCL2 7 -2100 0 100 R 40 40 1 1 B 
X RB4/RP4/CN1/SOSCI/PMBE 11 -2100 -400 100 R 40 40 1 1 B 
X RB5/RP5/CN27/PGD3/EMUD3/ASDA1/PMD7 14 -2100 -700 100 R 40 40 1 1 B 
X VCAP/VDDCORE 20 2200 -200 100 L 40 40 1 1 W 
X VDD@1 13 -2100 -600 100 R 40 40 1 1 w 
X VDD@2 28 2200 600 100 L 40 40 1 1 w 
X VSS@1 8 -2100 -100 100 R 40 40 1 1 w 
X VSS@2 27 2200 500 100 L 40 40 1 1 w 
ENDDRAW
ENDDEF

#
# Dev Name: IC_UC_PIC24FJ64GB002SO
# Package Name: SOIC-28W
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_UC_PIC24FJ64GB002SO IC 0 40 N N 1 L N
F0 "IC" -1000 750 50 H V L B
F1 "IC_UC_PIC24FJ64GB002SO" -1000 -900 50 H V L B
F2 "dp_devices-SOIC-28W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1000 -800 1000 -800
P 2 1 0 0 1000 -800 1000 700
P 2 1 0 0 1000 700 -1000 700
P 2 1 0 0 -1000 700 -1000 -800
X !MCLR 1 -1200 600 200 R 40 40 1 1 B 
X DISVREG 19 1200 -300 200 L 40 40 1 1 P 
X RA0 2 -1200 500 200 R 40 40 1 1 B 
X RA1 3 -1200 400 200 R 40 40 1 1 B 
X RA2 9 -1200 -200 200 R 40 40 1 1 B 
X RA3 10 -1200 -300 200 R 40 40 1 1 B 
X RA4 12 -1200 -500 200 R 40 40 1 1 B 
X RB0 4 -1200 300 200 R 40 40 1 1 B 
X RB1 5 -1200 200 200 R 40 40 1 1 B 
X RB2 6 -1200 100 200 R 40 40 1 1 B 
X RB3 7 -1200 0 200 R 40 40 1 1 B 
X RB4 11 -1200 -400 200 R 40 40 1 1 B 
X RB5 14 -1200 -700 200 R 40 40 1 1 B 
X RB7 16 1200 -600 200 L 40 40 1 1 B 
X RB8 17 1200 -500 200 L 40 40 1 1 B 
X RB9 18 1200 -400 200 L 40 40 1 1 B 
X RB10/D+ 21 1200 -100 200 L 40 40 1 1 B 
X RB11/D- 22 1200 0 200 L 40 40 1 1 B 
X RB13 24 1200 200 200 L 40 40 1 1 B 
X RB14 25 1200 300 200 L 40 40 1 1 B 
X RB15 26 1200 400 200 L 40 40 1 1 B 
X VBUS 15 1200 -700 200 L 40 40 1 1 W 
X VCAP/VDDCORE 20 1200 -200 200 L 40 40 1 1 W 
X VDD@1 13 -1200 -600 200 R 40 40 1 1 W 
X VDD@2 28 1200 600 200 L 40 40 1 1 W 
X VSS@1 8 -1200 -100 200 R 40 40 1 1 W 
X VSS@2 27 1200 500 200 L 40 40 1 1 W 
X VUSB 23 1200 100 200 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_UC_PIC24FJ64GB002SP
# Package Name: DIL28-3
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_UC_PIC24FJ64GB002SP IC 0 40 N N 1 L N
F0 "IC" -1000 750 50 H V L B
F1 "IC_UC_PIC24FJ64GB002SP" -1000 -900 50 H V L B
F2 "dp_devices-DIL28-3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1000 -800 1000 -800
P 2 1 0 0 1000 -800 1000 700
P 2 1 0 0 1000 700 -1000 700
P 2 1 0 0 -1000 700 -1000 -800
X !MCLR 1 -1200 600 200 R 40 40 1 1 B 
X DISVREG 19 1200 -300 200 L 40 40 1 1 P 
X RA0 2 -1200 500 200 R 40 40 1 1 B 
X RA1 3 -1200 400 200 R 40 40 1 1 B 
X RA2 9 -1200 -200 200 R 40 40 1 1 B 
X RA3 10 -1200 -300 200 R 40 40 1 1 B 
X RA4 12 -1200 -500 200 R 40 40 1 1 B 
X RB0 4 -1200 300 200 R 40 40 1 1 B 
X RB1 5 -1200 200 200 R 40 40 1 1 B 
X RB2 6 -1200 100 200 R 40 40 1 1 B 
X RB3 7 -1200 0 200 R 40 40 1 1 B 
X RB4 11 -1200 -400 200 R 40 40 1 1 B 
X RB5 14 -1200 -700 200 R 40 40 1 1 B 
X RB7 16 1200 -600 200 L 40 40 1 1 B 
X RB8 17 1200 -500 200 L 40 40 1 1 B 
X RB9 18 1200 -400 200 L 40 40 1 1 B 
X RB10/D+ 21 1200 -100 200 L 40 40 1 1 B 
X RB11/D- 22 1200 0 200 L 40 40 1 1 B 
X RB13 24 1200 200 200 L 40 40 1 1 B 
X RB14 25 1200 300 200 L 40 40 1 1 B 
X RB15 26 1200 400 200 L 40 40 1 1 B 
X VBUS 15 1200 -700 200 L 40 40 1 1 W 
X VCAP/VDDCORE 20 1200 -200 200 L 40 40 1 1 W 
X VDD@1 13 -1200 -600 200 R 40 40 1 1 W 
X VDD@2 28 1200 600 200 L 40 40 1 1 W 
X VSS@1 8 -1200 -100 200 R 40 40 1 1 W 
X VSS@2 27 1200 500 200 L 40 40 1 1 W 
X VUSB 23 1200 100 200 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_UC_PIC24FJ256GB106
# Package Name: TQFP-64-10X10
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_UC_PIC24FJ256GB106 IC 0 40 N N 1 L N
F0 "IC" -1800 2137 50 H V L B
F1 "IC_UC_PIC24FJ256GB106" -1800 -2100 50 H V L B
F2 "dp_devices-TQFP-64-10X10" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1800 2100 1700 2100
P 2 1 0 0 -1800 2100 -1800 -2000
P 2 1 0 0 1700 2100 1700 -2000
P 2 1 0 0 -1800 -2000 1700 -2000
X !MCLR 7 1900 1900 200 L 40 40 1 1 I 
X AVDD 19 1900 -1700 200 L 40 40 1 1 W 
X AVSS 20 1900 -1900 200 L 40 40 1 1 W 
X ENVREG 57 1900 -1500 200 L 40 40 1 1 B 
X RB0/CN2/PMA6/RP0/VREF+/AN0/PGED1 16 -2000 1900 200 R 40 40 1 1 B 
X RB1/CN3/RP1/VREF-/AN1/PGEC1 15 -2000 1800 200 R 40 40 1 1 B 
X RB2/CN4/RP13/VMIO/C2INB/AN2 14 -2000 1700 200 R 40 40 1 1 B 
X RB3/CN5/VPIO/C2INA/AN3 13 -2000 1600 200 R 40 40 1 1 B 
X RB4/CN6/RP28/USBOEN/C1INB/AN4/PGED3 12 -2000 1500 200 R 40 40 1 1 B 
X RB5/CN7/RP18/VBUSON/C1INA/AN5/PGEC3 11 -2000 1400 200 R 40 40 1 1 B 
X RB6/CN24/RP6/AN6/PGEC2 17 -2000 1300 200 R 40 40 1 1 B 
X RB7/CN25/RCV/RP7/AN7/PGED2 18 -2000 1200 200 R 40 40 1 1 B 
X RB8/CN26/RP8/AN8 21 -2000 1100 200 R 40 40 1 1 B 
X RB9/CN27/PMA7/RP9/AN9 22 -2000 1000 200 R 40 40 1 1 B 
X RB10/CN28/PMA13/AN10/CVREF/TMS 23 -2000 900 200 R 40 40 1 1 B 
X RB11/CN29/PMA12/AN11/TDO 24 -2000 800 200 R 40 40 1 1 B 
X RB12/CN30/CTED2/PMA11/AN12/TCK 27 -2000 700 200 R 40 40 1 1 B 
X RB13/CN31/CTED1/PMA10/AN13/TDI 28 -2000 600 200 R 40 40 1 1 B 
X RB14/CN32/PMA1/RP14/CTPLS/AN14 29 -2000 500 200 R 40 40 1 1 B 
X RB15/CN12/PMA0/REFO/RP29/AN15 30 -2000 400 200 R 40 40 1 1 B 
X RC12/CN23/CLKI/OSCI 39 -2000 200 200 R 40 40 1 1 B 
X RC13/CN1/C3IND/SOSCI 47 -2000 100 200 R 40 40 1 1 B 
X RC14/CN0/RPI37/C3INC/T1CK/SOSCO 48 -2000 0 200 R 40 40 1 1 B 
X RC15/CN22/CLKO/OSCO 40 -2000 -100 200 R 40 40 1 1 B 
X RD0/CN49/INT0/RP11/DMH 46 1900 1600 200 L 40 40 1 1 B 
X RD1/CN50/RP24/VCPCON 49 1900 1500 200 L 40 40 1 1 B 
X RD2/CN51/RP23/DPH 50 1900 1400 200 L 40 40 1 1 B 
X RD3/CN52/PMBE/RP22 51 1900 1300 200 L 40 40 1 1 B 
X RD4/CN13/PMWR/RP25 52 1900 1200 200 L 40 40 1 1 B 
X RD5/CN14/PMRD/RP20 53 1900 1100 200 L 40 40 1 1 B 
X RD6/CN15/C3INB 54 1900 1000 200 L 40 40 1 1 B 
X RD7/CN16/C3INA 55 1900 900 200 L 40 40 1 1 B 
X RD8/CN53/RP2/DMLN/RTCC 42 1900 800 200 L 40 40 1 1 B 
X RD9/CN54/RP4/SDA1/DPLN 43 1900 700 200 L 40 40 1 1 B 
X RD10/CN55/PMCS2/RP3/SCL1 44 1900 600 200 L 40 40 1 1 B 
X RD11/CN56/PMCS1/RP12 45 1900 500 200 L 40 40 1 1 B 
X RE0/CN58/PMD0 60 -2000 -300 200 R 40 40 1 1 B 
X RE1/CN59/PMD1 61 -2000 -400 200 R 40 40 1 1 B 
X RE2/CN60/PMD2 62 -2000 -500 200 R 40 40 1 1 B 
X RE3/CN61/PMD3 63 -2000 -600 200 R 40 40 1 1 B 
X RE4/CN62/PMD4 64 -2000 -700 200 R 40 40 1 1 B 
X RE5/CN63/PMD5 1 -2000 -800 200 R 40 40 1 1 B 
X RE6/CN64/PMD6/SCL3 2 -2000 -900 200 R 40 40 1 1 B 
X RE7/CN65/PMD7/SDA3 3 -2000 -1000 200 R 40 40 1 1 B 
X RF0/CN68/VCMPST1/VBUSST 58 1900 300 200 L 40 40 1 1 B 
X RF1/CN69/VCMPST2 59 1900 200 200 L 40 40 1 1 B 
X RF3/CN71/USBID/RP16 33 1900 100 200 L 40 40 1 1 B 
X RF4/CN17/PMA9/RP10/SDA2 31 1900 0 200 L 40 40 1 1 B 
X RF5/CN18/PMA8/RP17/SCL2 32 1900 -100 200 L 40 40 1 1 B 
X RG2/D+ 37 1900 -700 200 L 40 40 1 1 B 
X RG3/D- 36 1900 -800 200 L 40 40 1 1 B 
X RG6/CN8/PMA5/RP21/C1IND 4 1900 -900 200 L 40 40 1 1 B 
X RG7/CN9/PMA4/RP26/C1INC 5 1900 -1000 200 L 40 40 1 1 B 
X RG8/CN10/PMA3/RP19/C2IND 6 1900 -1100 200 L 40 40 1 1 B 
X RG9/CN11/C2INC/PMA2/RP27 8 1900 -1200 200 L 40 40 1 1 B 
X VBUS 34 1900 -500 200 L 40 40 1 1 B 
X VCAP/VDDCORE 56 1900 -1400 200 L 40 40 1 1 B 
X VDD@1 10 -2000 -1200 200 R 40 40 1 1 W 
X VDD@2 26 -2000 -1300 200 R 40 40 1 1 W 
X VDD@3 38 -2000 -1400 200 R 40 40 1 1 W 
X VSS@1 9 -2000 -1600 200 R 40 40 1 1 W 
X VSS@2 25 -2000 -1700 200 R 40 40 1 1 W 
X VSS@3 41 -2000 -1800 200 R 40 40 1 1 W 
X VUSB 35 1900 -300 200 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_UC_PIC24FJ256GB110-TQFP100
# Package Name: TQFP-100
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_UC_PIC24FJ256GB110-TQFP100 IC 0 40 N N 1 L N
F0 "IC" -2100 2600 50 H V L B
F1 "IC_UC_PIC24FJ256GB110-TQFP100" -2100 2500 50 H V L B
F2 "dp_devices-TQFP-100" 0 150 50 H I C C
DRAW
P 2 1 0 0 -2100 2400 2200 2400
P 2 1 0 0 2200 2400 2200 -2600
P 2 1 0 0 2200 -2600 -2100 -2600
P 2 1 0 0 -2100 -2600 -2100 2400
T 0 221 2327 54 0 1 0 VDD
T 0 181 -2473 54 0 1 0 VSS
X !MCLR P13 -2200 2300 100 R 40 40 1 1 I 
X AVDD P30 -300 2500 100 D 40 40 1 1 W 
X AVSS P31 -300 -2700 100 U 40 40 1 1 W 
X C1INC/RP26/PMA4/CN9/RG7 P11 2300 -1700 100 L 40 40 1 1 B 
X C1IND/RP21/PMA5/CN8/RG6 P10 2300 -1600 100 L 40 40 1 1 B 
X C2INC/RP27/PMA2/CN11/RG9 P14 2300 -1900 100 L 40 40 1 1 B 
X C2IND/RP19/PMA3/CN10/RG8 P12 2300 -1800 100 L 40 40 1 1 B 
X CLKI/OSCI/CN23/RC12 P63 2300 1700 100 L 40 40 1 1 B 
X CLKO/OSCO/CN22/RC15 P64 2300 1600 100 L 40 40 1 1 B 
X CN77/5V/RG0 P90 2300 -1100 100 L 40 40 1 1 B 
X CN78/5V/RG1 P89 2300 -1200 100 L 40 40 1 1 B 
X CN79/5V/RG12 P96 2300 -2200 100 L 40 40 1 1 B 
X CN80/5V/RG13 P97 2300 -2300 100 L 40 40 1 1 B 
X CN81/5V/RG14 P95 2300 -2400 100 L 40 40 1 1 B 
X CN82/5V/RG15 P1 2300 -2500 100 L 40 40 1 1 B 
X D+/RG2 P57 2300 -1300 100 L 40 40 1 1 B 
X D-/RG3 P56 2300 -1400 100 L 40 40 1 1 B 
X ENVREG P86 -900 2500 100 D 40 40 1 1 I 
X PMD0/CN58/5V/RE0 P93 2300 1200 100 L 40 40 1 1 B 
X PMD1/CN59/5V/RE1 P94 2300 1100 100 L 40 40 1 1 B 
X PMD2/CN60/5V/RE2 P98 2300 1000 100 L 40 40 1 1 B 
X PMD3/CN61/5V/RE3 P99 2300 900 100 L 40 40 1 1 B 
X PMD4/CN62/5V/RE4 P100 2300 800 100 L 40 40 1 1 B 
X PMD5/CN63/5V/RE5 P3 2300 700 100 L 40 40 1 1 B 
X RA0/5V/CN33/TMS P17 -2200 2100 100 R 40 40 1 1 B 
X RA1/5V/CN34/TCK P38 -2200 2000 100 R 40 40 1 1 B 
X RA2/5V/CN35/SCL2 P58 -2200 1900 100 R 40 40 1 1 B 
X RA3/5V/CN36/SDA2 P59 -2200 1800 100 R 40 40 1 1 B 
X RA4/5V/CN37/TDI P60 -2200 1700 100 R 40 40 1 1 B 
X RA5/5V/CN38/TDO P61 -2200 1600 100 R 40 40 1 1 B 
X RA6/CN39 P91 -2200 1500 100 R 40 40 1 1 B 
X RA7/5V/CN40 P92 -2200 1400 100 R 40 40 1 1 B 
X RA9/CN41/PMA7/VREF- P28 -2200 1300 100 R 40 40 1 1 B 
X RA10/CN42/PMA6/VREF+ P29 -2200 1200 100 R 40 40 1 1 B 
X RA14/5V/CN43/SCL1/RPI36 P66 -2200 1100 100 R 40 40 1 1 B 
X RA15/5V/CN44/SDA1/RPI35 P67 -2200 1000 100 R 40 40 1 1 B 
X RB0/AN0/CN2/PGED1/RP0 P25 -2200 800 100 R 40 40 1 1 B 
X RB1/AN1/CN3/RP1/PGEC1 P24 -2200 700 100 R 40 40 1 1 B 
X RB2/AN2/CN4/RP13/C2INB/VMIO P23 -2200 600 100 R 40 40 1 1 B 
X RB3/AN3/CN5/C2INA/VPIO P22 -2200 500 100 R 40 40 1 1 B 
X RB4/AN4/CN6/RP28/USBOEN/C1INB/PGED3 P21 -2200 400 100 R 40 40 1 1 B 
X RB5/AN5/CN7/RP18/VBUSON/C1INA/PGEC3 P20 -2200 300 100 R 40 40 1 1 B 
X RB6/AN6/CN24/PGEC2/RP6 P26 -2200 200 100 R 40 40 1 1 B 
X RB7/AN7/CN25/PGED2/RCV/RP7 P27 -2200 100 100 R 40 40 1 1 B 
X RB8/AN8/CN26/RP8 P32 -2200 0 100 R 40 40 1 1 B 
X RB9/AN9/CN27/RP9 P33 -2200 -100 100 R 40 40 1 1 B 
X RB10/AN10/CN28/PMA13/CVREF P34 -2200 -200 100 R 40 40 1 1 B 
X RB11/AN11/CN29/PMA12 P35 -2200 -300 100 R 40 40 1 1 B 
X RB12/AN12/CN30/CTED2/PMA11 P41 -2200 -400 100 R 40 40 1 1 B 
X RB13/AN13/CN31/CTED1/PMA10 P42 -2200 -500 100 R 40 40 1 1 B 
X RB14/AN14/CN32/PMA1/CTPLS/RP14 P43 -2200 -600 100 R 40 40 1 1 B 
X RB15/AN15/CN12/PMA0/REFO/RP29 P44 -2200 -700 100 R 40 40 1 1 B 
X RD0/5V/CN49/INT0/DMH/RP11 P72 -2200 -900 100 R 40 40 1 1 B 
X RD1/5V/CN50/VCPCON/RP24 P76 -2200 -1000 100 R 40 40 1 1 B 
X RD2/5V/CN51/DPH/RP23 P77 -2200 -1100 100 R 40 40 1 1 B 
X RD3/5V/CN52/PMBE/RP22 P78 -2200 -1200 100 R 40 40 1 1 B 
X RD4/5V/CN13/PMWR/RP25 P81 -2200 -1300 100 R 40 40 1 1 B 
X RD5/5V/CN14/PMRD/RP20 P82 -2200 -1400 100 R 40 40 1 1 B 
X RD6/CN15/C3INB P83 -2200 -1500 100 R 40 40 1 1 B 
X RD7/CN16/C3INA P84 -2200 -1600 100 R 40 40 1 1 B 
X RD8/5V/CN53/DMLN/RTCC/RP2 P68 -2200 -1700 100 R 40 40 1 1 B 
X RD9/5V/CN54/DPLN/RP4 P69 -2200 -1800 100 R 40 40 1 1 B 
X RD10/5V/CN55/PMCS2/RP3 P70 -2200 -1900 100 R 40 40 1 1 B 
X RD11/5V/CN56/PMCS1/RP12 P71 -2200 -2000 100 R 40 40 1 1 B 
X RD12/5V/CN57/RPI42 P79 -2200 -2100 100 R 40 40 1 1 B 
X RD13/5V/CN19 P80 -2200 -2200 100 R 40 40 1 1 B 
X RD14/5V/CN20/RPI43 P47 -2200 -2300 100 R 40 40 1 1 B 
X RD15/5V/CN21/RP5 P48 -2200 -2400 100 R 40 40 1 1 B 
X RP10/PMA9/CN17/5V/RF4 P49 2300 -300 100 L 40 40 1 1 B 
X RP15/CN74/5V/RF8 P53 2300 -600 100 L 40 40 1 1 B 
X RP16/USBID/CN71/5V/RF3 P51 2300 -200 100 L 40 40 1 1 B 
X RP17/PMA8/CN18/5V/RF5 P50 2300 -400 100 L 40 40 1 1 B 
X RP30/CN70/5V/RF2 P52 2300 -100 100 L 40 40 1 1 B 
X RP31/CN76/5V/RF13 P39 2300 -900 100 L 40 40 1 1 B 
X RPI32/CN75/5V/RF12 P40 2300 -800 100 L 40 40 1 1 B 
X RPI33/CN66/5V/RE8 P18 2300 400 100 L 40 40 1 1 B 
X RPI34/CN67/5V/RE9 P19 2300 300 100 L 40 40 1 1 B 
X RPI37/SOSCO/C3INC/T1CK/CN0/RC14 P74 2300 1400 100 L 40 40 1 1 B 
X RPI38/CN45/5V/RC1 P6 2300 2200 100 L 40 40 1 1 B 
X RPI39/CN46/5V/RC2 P7 2300 2100 100 L 40 40 1 1 B 
X RPI40/CN47/5V/RC3 P8 2300 2000 100 L 40 40 1 1 B 
X RPI41/CN48/5V/RC4 P9 2300 1900 100 L 40 40 1 1 B 
X SCL3/PMD6/CN64/5V/RE6 P4 2300 600 100 L 40 40 1 1 B 
X SDA3/PMD7/CN65/5V/RE7 P5 2300 500 100 L 40 40 1 1 B 
X SOSCI/C3IND/CN1/RC13 P73 2300 1500 100 L 40 40 1 1 B 
X VBUS P54 900 2500 100 D 40 40 1 1 W 
X VBUSST/VCMPST1/CN68/RF0 P87 2300 100 100 L 40 40 1 1 B 
X VCAP/VDDCORE P85 800 2500 100 D 40 40 1 1 W 
X VCMPST2/CN69/5V/RF1 P88 2300 0 100 L 40 40 1 1 B 
X VDD P2 0 2500 100 D 40 40 1 1 W 
X VDD@1 P16 100 2500 100 D 40 40 1 1 W 
X VDD@2 P37 200 2500 100 D 40 40 1 1 W 
X VDD@3 P46 300 2500 100 D 40 40 1 1 W 
X VDD@4 P62 400 2500 100 D 40 40 1 1 W 
X VSS P15 200 -2700 100 U 40 40 1 1 W 
X VSS@1 P36 0 -2700 100 U 40 40 1 1 W 
X VSS@2 P45 100 -2700 100 U 40 40 1 1 W 
X VSS@3 P65 300 -2700 100 U 40 40 1 1 W 
X VSS@4 P75 400 -2700 100 U 40 40 1 1 W 
X VUSB P55 1000 2500 100 D 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_UC_PIC24J**GP106
# Package Name: TQFP-64-10X10
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_UC_PIC24J**GP106 IC 0 40 N N 1 L N
F0 "IC" -1200 1437 50 H V L B
F1 "IC_UC_PIC24J**GP106" -1200 -1900 50 H V L B
F2 "dp_devices-TQFP-64-10X10" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1200 1400 1200 1400
P 2 1 0 0 1200 1400 1200 -1800
P 2 1 0 0 1200 -1800 -1200 -1800
P 2 1 0 0 -1200 -1800 -1200 1400
T 0 715 1345 70 0 1 0 VDD
T 0 5 -1715 70 0 1 0 VSS
T 1 482 1202 56 0 1 0 VCEN
X AVDD 19 300 1500 100 D 40 40 1 1 W 
X AVSS 20 -300 -1900 100 U 40 40 1 1 W 
X CLKI/OSC1/CN23/RC12 39 1300 1000 100 L 40 40 1 1 B 
X CLKO/OSC2/CN22/RC15 40 1300 700 100 L 40 40 1 1 B 
X CN58/RE0 60 1300 500 100 L 40 40 1 1 B 
X CN59/RE1 61 1300 400 100 L 40 40 1 1 B 
X CN60/RE2 62 1300 300 100 L 40 40 1 1 B 
X CN61/RE3 63 1300 200 100 L 40 40 1 1 B 
X CN62/RE4 64 1300 100 100 L 40 40 1 1 B 
X CN63/RE5 1 1300 0 100 L 40 40 1 1 B 
X CN68/RF0 58 1300 -400 100 L 40 40 1 1 B 
X CN69/RF1 59 1300 -500 100 L 40 40 1 1 B 
X MCLR 7 1300 1200 100 L 40 40 1 1 I 
X RB0/AN0/CN2/VR+/PGD1/RP0 16 -1300 1300 100 R 40 40 1 1 B 
X RB1/AN1/CN3/VR-/PGC1/RP1 15 -1300 1200 100 R 40 40 1 1 B 
X RB2/AN2/CN4/RP13 14 -1300 1100 100 R 40 40 1 1 B 
X RB3/AN3/CN5 13 -1300 1000 100 R 40 40 1 1 B 
X RB4/AN4/CN6/RP28 12 -1300 900 100 R 40 40 1 1 B 
X RB5/AN5/CN7/RP18 11 -1300 800 100 R 40 40 1 1 B 
X RB6/AN6/CN24/PGC2/RP6 17 -1300 700 100 R 40 40 1 1 B 
X RB7/AN7/CN25/PGD2/RP7 18 -1300 600 100 R 40 40 1 1 B 
X RB8/AN8/CN26/RP8 21 -1300 500 100 R 40 40 1 1 B 
X RB9/AN9/CN27/RP9 22 -1300 400 100 R 40 40 1 1 B 
X RB10/AN10/CN28/TMS 23 -1300 300 100 R 40 40 1 1 B 
X RB11/AN11/CN29/TDO 24 -1300 200 100 R 40 40 1 1 B 
X RB12/AN12/CN30/TCK 27 -1300 100 100 R 40 40 1 1 B 
X RB13/AN13/CN31/TDI 28 -1300 0 100 R 40 40 1 1 B 
X RB14/AN14/CN32/RP14 29 -1300 -100 100 R 40 40 1 1 B 
X RB15/AN15/CN12/RP29 30 -1300 -200 100 R 40 40 1 1 B 
X RD0/CN49/RP11 46 -1300 -400 100 R 40 40 1 1 B 
X RD1/CN50/RP24 49 -1300 -500 100 R 40 40 1 1 B 
X RD2/CN51/RP23 50 -1300 -600 100 R 40 40 1 1 B 
X RD3/CN52/RP22 51 -1300 -700 100 R 40 40 1 1 B 
X RD4/CN13/RP25 52 -1300 -800 100 R 40 40 1 1 B 
X RD5/CN14/RP20 53 -1300 -900 100 R 40 40 1 1 B 
X RD6/CN15 54 -1300 -1000 100 R 40 40 1 1 B 
X RD7/CN16 55 -1300 -1100 100 R 40 40 1 1 B 
X RD8/CN53/RP2 42 -1300 -1200 100 R 40 40 1 1 B 
X RD9/CN54/RP4 43 -1300 -1300 100 R 40 40 1 1 B 
X RD10/CN55/RP3 44 -1300 -1400 100 R 40 40 1 1 B 
X RD11/CN56/RP12 45 -1300 -1500 100 R 40 40 1 1 B 
X RP10/SDA2/CN17/RF4 31 1300 -800 100 L 40 40 1 1 B 
X RP16/CN71/RF3 33 1300 -700 100 L 40 40 1 1 B 
X RP17/SCL2/CN18/RF5 32 1300 -900 100 L 40 40 1 1 B 
X RP19/CN10/RG8 6 1300 -1600 100 L 40 40 1 1 B 
X RP21/CN8/RG6 4 1300 -1400 100 L 40 40 1 1 B 
X RP26/CN9/RG7 5 1300 -1500 100 L 40 40 1 1 B 
X RP27/CN11/RG9 8 1300 -1700 100 L 40 40 1 1 B 
X RP30/CN70/RF2 34 1300 -600 100 L 40 40 1 1 B 
X RPI45/CN72/RF6 35 1300 -1000 100 L 40 40 1 1 B 
X SCL1/CN83/RG2 37 1300 -1200 100 L 40 40 1 1 B 
X SCL3/CN64/RE6 2 1300 -100 100 L 40 40 1 1 B 
X SDA1/CN84/RG3 36 1300 -1300 100 L 40 40 1 1 B 
X SDA3/CN65/RE7 3 1300 -200 100 L 40 40 1 1 B 
X SOSCI/CN1/RC13 47 1300 900 100 L 40 40 1 1 B 
X SOSCO/T1CK/CN0/RC14 48 1300 800 100 L 40 40 1 1 B 
X VCEN 57 500 1500 100 D 40 40 1 1 W 
X VDD 10 600 1500 100 D 40 40 1 1 W 
X VDD@1 26 700 1500 100 D 40 40 1 1 W 
X VDD@2 38 800 1500 100 D 40 40 1 1 W 
X VDDC 56 400 1500 100 D 40 40 1 1 W 
X VSS 9 -100 -1900 100 U 40 40 1 1 W 
X VSS@1 25 0 -1900 100 U 40 40 1 1 W 
X VSS@2 41 100 -1900 100 U 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: IC_UC_STM32
# Package Name: LQFP48
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_UC_STM32 IC 0 40 N N 1 L N
F0 "IC" 312 1337 50 H V L B
F1 "IC_UC_STM32" 300 -1600 50 H V L B
F2 "dp_devices-LQFP48" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 1300 -700 -1500
P 2 1 0 0 -700 -1500 1500 -1500
P 2 1 0 0 1500 -1500 1500 1300
P 2 1 0 0 1500 1300 -700 1300
X BOOT0 44 -900 -1000 200 R 40 40 1 1 B 
X NRST 7 -900 -800 200 R 40 40 1 1 B 
X PA0-WKUP 10 -900 1000 200 R 40 40 1 1 B 
X PA1 11 -900 900 200 R 40 40 1 1 B 
X PA2 12 -900 800 200 R 40 40 1 1 B 
X PA3 13 -900 700 200 R 40 40 1 1 B 
X PA4 14 -900 600 200 R 40 40 1 1 B 
X PA5 15 -900 500 200 R 40 40 1 1 B 
X PA6 16 -900 400 200 R 40 40 1 1 B 
X PA7 17 -900 300 200 R 40 40 1 1 B 
X PA8/USART1_CK/MCO 29 -900 200 200 R 40 40 1 1 B 
X PA9/USART1_TX 30 -900 100 200 R 40 40 1 1 B 
X PA10.USART1_RX 31 -900 0 200 R 40 40 1 1 B 
X PA11/USART1_CTS/USBDM 32 -900 -100 200 R 40 40 1 1 B 
X PA12/USART1_RTS/USBDP 33 -900 -200 200 R 40 40 1 1 B 
X PA13/JTMS-SWDIO 34 -900 -300 200 R 40 40 1 1 B 
X PA14/JTCK/SWCLK 37 -900 -400 200 R 40 40 1 1 B 
X PA15/JTDI 38 -900 -500 200 R 40 40 1 1 B 
X PB0 18 1700 1000 200 L 40 40 1 1 B 
X PB1 19 1700 900 200 L 40 40 1 1 B 
X PB2 20 1700 800 200 L 40 40 1 1 B 
X PB3/JTDO 39 1700 700 200 L 40 40 1 1 B 
X PB4/JNTRST 40 1700 600 200 L 40 40 1 1 B 
X PB5/I2C_SMBA 41 1700 500 200 L 40 40 1 1 B 
X PB6/I2C_SCL 42 1700 400 200 L 40 40 1 1 B 
X PB7/I2C_SDA 43 1700 300 200 L 40 40 1 1 B 
X PB8 45 1700 200 200 L 40 40 1 1 B 
X PB9 46 1700 100 200 L 40 40 1 1 B 
X PB10 21 1700 0 200 L 40 40 1 1 B 
X PB11 22 1700 -100 200 L 40 40 1 1 B 
X PB12 25 1700 -200 200 L 40 40 1 1 B 
X PB13 26 1700 -300 200 L 40 40 1 1 B 
X PB14 27 1700 -400 200 L 40 40 1 1 B 
X PB15 28 1700 -500 200 L 40 40 1 1 B 
X PC13-TAMPER-RTC 2 1700 -700 200 L 40 40 1 1 B 
X PC14-0SC32_IN 3 1700 -800 200 L 40 40 1 1 B 
X PC15-OSC32_OUT 4 1700 -900 200 L 40 40 1 1 B 
X PD0-OSC_IN 5 1700 -1000 200 L 40 40 1 1 B 
X PD1-OSC_OUT 6 1700 -1100 200 L 40 40 1 1 B 
X VBAT 1 -900 -900 200 R 40 40 1 1 B 
X VDDA 9 -100 1500 200 D 40 40 1 1 W 
X VDD_1 24 0 1500 200 D 40 40 1 1 W 
X VDD_2 36 100 1500 200 D 40 40 1 1 W 
X VDD_3 48 200 1500 200 D 40 40 1 1 W 
X VSSA 8 -100 -1700 200 U 40 40 1 1 w 
X VSS_1 23 0 -1700 200 U 40 40 1 1 w 
X VSS_2 35 100 -1700 200 U 40 40 1 1 w 
X VSS_3 47 200 -1700 200 U 40 40 1 1 w 
ENDDRAW
ENDDEF

#
# Dev Name: IC_UC_STM32F103RBTXX-LQFP64
# Package Name: LQFP64
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_UC_STM32F103RBTXX-LQFP64 IC 0 40 N N 1 L N
F0 "IC" -2500 1737 50 H V L B
F1 "IC_UC_STM32F103RBTXX-LQFP64" -2500 -1800 50 H V L B
F2 "dp_devices-LQFP64" 0 150 50 H I C C
DRAW
P 2 1 0 0 -2500 1700 -2500 -1700
P 2 1 0 0 -2500 -1700 2500 -1700
P 2 1 0 0 2500 -1700 2500 1700
P 2 1 0 0 2500 1700 -2500 1700
X 5V/PC6 37 2700 -700 200 L 40 40 1 1 B 
X 5V/PC7 38 2700 -800 200 L 40 40 1 1 B 
X 5V/PC8 39 2700 -900 200 L 40 40 1 1 B 
X 5V/PC9 40 2700 -1000 200 L 40 40 1 1 B 
X 5V/PC10 51 2700 -1100 200 L 40 40 1 1 B 
X 5V/PC11 52 2700 -1200 200 L 40 40 1 1 B 
X 5V/PC12 53 2700 -1300 200 L 40 40 1 1 B 
X ADC10/PC0 8 2700 -100 200 L 40 40 1 1 B 
X ADC11/PC1 9 2700 -200 200 L 40 40 1 1 B 
X ADC12/PC2 10 2700 -300 200 L 40 40 1 1 B 
X ADC13/PC3 11 2700 -400 200 L 40 40 1 1 B 
X ADC14/PC4 24 2700 -500 200 L 40 40 1 1 B 
X ADC15/PC5 25 2700 -600 200 L 40 40 1 1 B 
X BOOT0 60 -2700 -1600 200 R 40 40 1 1 I 
X BOOT1/5V/PB2 28 2700 1400 200 L 40 40 1 1 B 
X I2C1_SCL/TIM4_CH1/5V/PB6 58 2700 1000 200 L 40 40 1 1 B 
X I2C1_SDA/TIM4_CH2/5V/PB7 59 2700 900 200 L 40 40 1 1 B 
X I2C1_SMBAI/PB5 57 2700 1100 200 L 40 40 1 1 B 
X I2C2_SCL/USART3_TX/5V/PB10 29 2700 600 200 L 40 40 1 1 B 
X I2C2_SDA/USART3_RX/5V/PB11 30 2700 500 200 L 40 40 1 1 B 
X JNTRST/5V/PB4 56 2700 1200 200 L 40 40 1 1 B 
X JTDO/5V/PB3 55 2700 1300 200 L 40 40 1 1 B 
X NRST 7 -2700 -1400 200 R 40 40 1 1 B 
X OSC32_IN/PC14 3 2700 -1500 200 L 40 40 1 1 B 
X OSC32_OUT/PC15 4 2700 -1600 200 L 40 40 1 1 B 
X PA0/ADC0/USART2_CTS/TIM2_CH1_ETR/WKUP 14 -2700 1600 200 R 40 40 1 1 B 
X PA1/ADC1/USART2_RTS/TIM2_CH2 15 -2700 1500 200 R 40 40 1 1 B 
X PA2/ADC2/USART2_TX/TIM2_CH4 16 -2700 1400 200 R 40 40 1 1 B 
X PA3/ADC3/USART2_RX/TIM2_CH4 17 -2700 1300 200 R 40 40 1 1 B 
X PA4/ADC4/USART2_CK/SPI1_NSS 20 -2700 1200 200 R 40 40 1 1 B 
X PA5/ADC5/SPI1_SCK 21 -2700 1100 200 R 40 40 1 1 B 
X PA6/ADC6/SPI1_MISO/TIM3_CH1 22 -2700 1000 200 R 40 40 1 1 B 
X PA7/ADC7/SPI1_MOSI/TIM3_CH2 23 -2700 900 200 R 40 40 1 1 B 
X PA8/5V/USART1_CK/TIM1_CH1/MCO 41 -2700 800 200 R 40 40 1 1 B 
X PA9/5V/USART1_TX/TIM1_CH2 42 -2700 700 200 R 40 40 1 1 B 
X PA10/5V/USART1_RX/TIM1_CH3 43 -2700 600 200 R 40 40 1 1 B 
X PA11/5V/USART1_CTS/TIM1_CH4/CAN_RX/USB_D- 44 -2700 500 200 R 40 40 1 1 B 
X PA12/5V/USART1_RTS/TIM1_ETR/CAN_TX/USB_D+ 45 -2700 400 200 R 40 40 1 1 B 
X PA13/5V/JTMS/SWDIO 46 -2700 300 200 R 40 40 1 1 B 
X PA14/5V/JTCK/SWCLK 49 -2700 200 200 R 40 40 1 1 B 
X PA15/5V/JTDI 50 -2700 100 200 R 40 40 1 1 B 
X PD0/5V/OSC_IN 5 -2700 -500 200 R 40 40 1 1 I 
X PD1/5V/OSC_OUT 6 -2700 -600 200 R 40 40 1 1 O 
X PD2/5V/TIM3_ETR 54 -2700 -700 200 R 40 40 1 1 B 
X SPI2_MISO/USART3_RTS/TIM1_CH2N/5V/PB14 35 2700 200 200 L 40 40 1 1 B 
X SPI2_MOSI/TIM1_CH3N/5V/PB15 36 2700 100 200 L 40 40 1 1 B 
X SPI2_NSS/I2C2_SMBAI/USART3_CK/TIM1_BKIN/5V/PB12 33 2700 400 200 L 40 40 1 1 B 
X SPI2_SCK/USART3_CTS/TIM1_CH1N/5V/PB13 34 2700 300 200 L 40 40 1 1 B 
X TAMPER-RTC/PC13 2 2700 -1400 200 L 40 40 1 1 B 
X TIM3_CH3/ADC8/PB0 26 2700 1600 200 L 40 40 1 1 B 
X TIM3_CH4/ADC9/PB1 27 2700 1500 200 L 40 40 1 1 B 
X TIM4_CH3/5V/PB8 61 2700 800 200 L 40 40 1 1 B 
X TIM4_CH4/5V/PB9 62 2700 700 200 L 40 40 1 1 B 
X VBAT 1 -2700 -1500 200 R 40 40 1 1 W 
X VDDA 13 -200 1900 200 D 40 40 1 1 W 
X VDD_1 32 200 1900 200 D 40 40 1 1 W 
X VDD_2 48 300 1900 200 D 40 40 1 1 W 
X VDD_3 64 400 1900 200 D 40 40 1 1 W 
X VDD_4 19 500 1900 200 D 40 40 1 1 W 
X VSSA 12 -400 -1900 200 U 40 40 1 1 w 
X VSS_1 31 0 -1900 200 U 40 40 1 1 w 
X VSS_2 47 100 -1900 200 U 40 40 1 1 w 
X VSS_3 63 200 -1900 200 U 40 40 1 1 w 
X VSS_4 18 300 -1900 200 U 40 40 1 1 w 
ENDDRAW
ENDDEF

#
# Dev Name: IC_ULN2003-TSSOP-16
# Package Name: TSSOP-16
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_ULN2003-TSSOP-16 IC 0 40 N N 1 L N
F0 "IC" -400 737 50 H V L B
F1 "IC_ULN2003-TSSOP-16" -400 -1000 50 H V L B
F2 "dp_devices-TSSOP-16" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 700 -400 600
P 2 1 0 0 -400 600 -400 400
P 2 1 0 0 -400 400 -400 200
P 2 1 0 0 -400 200 -400 0
P 2 1 0 0 -400 0 -400 -200
P 2 1 0 0 -400 -200 -400 -400
P 2 1 0 0 -400 -400 -400 -600
P 2 1 0 0 -400 -600 -400 -800
P 2 1 0 0 -400 -800 -400 -900
P 2 1 0 0 -400 -900 500 -900
P 2 1 0 0 500 -900 500 -800
P 2 1 0 0 500 -800 500 -600
P 2 1 0 0 500 -600 500 -400
P 2 1 0 0 500 -400 500 -200
P 2 1 0 0 500 -200 500 0
P 2 1 0 0 500 0 500 200
P 2 1 0 0 500 200 500 400
P 2 1 0 0 500 400 500 600
P 2 1 0 0 500 600 500 700
P 2 1 0 0 500 700 -400 700
P 2 1 0 0 -400 600 -100 600
P 2 1 0 0 -400 400 -100 400
P 2 1 0 0 -400 200 -100 200
P 2 1 0 0 -400 0 -100 0
P 2 1 0 0 -400 -200 -100 -200
P 2 1 0 0 -400 -400 -100 -400
P 2 1 0 0 -400 -600 -100 -600
P 2 1 0 0 -400 -800 -100 -800
P 2 1 0 0 -100 650 -100 550
P 2 1 0 0 -100 250 -100 150
P 2 1 0 0 -100 50 -100 -50
P 2 1 0 0 -100 -150 -100 -250
P 2 1 0 0 -100 -350 -100 -450
P 2 1 0 0 -100 -550 -100 -650
P 2 1 0 0 -100 -650 -50 -600
P 2 1 0 0 -50 -600 -100 -550
P 2 1 0 0 -100 -450 -50 -400
P 2 1 0 0 -50 -400 -100 -350
P 2 1 0 0 -100 -150 -50 -200
P 2 1 0 0 -50 -200 -100 -250
P 2 1 0 0 -100 650 -50 600
P 2 1 0 0 -50 600 -100 550
P 2 1 0 0 -100 450 -100 350
P 2 1 0 0 -100 450 -50 400
P 2 1 0 0 -50 400 -100 350
P 2 1 0 0 -100 250 -50 200
P 2 1 0 0 -50 200 -100 150
P 2 1 0 0 -100 50 -50 0
P 2 1 0 0 -100 -50 -50 0
P 2 1 0 0 -100 -800 -100 -837
P 2 1 0 0 -100 -837 -75 -837
P 2 1 0 0 -75 -837 -50 -837
P 2 1 0 0 -100 -837 -125 -837
P 2 1 0 0 -125 -837 -150 -837
P 2 1 0 0 -150 -837 -162 -850
P 2 1 0 0 -125 -837 -137 -850
P 2 1 0 0 -100 -837 -112 -850
P 2 1 0 0 -75 -837 -87 -850
P 2 1 0 0 -50 -837 -62 -850
P 2 1 0 0 -25 600 75 600
P 2 1 0 0 75 600 500 600
P 2 1 0 0 -25 400 75 400
P 2 1 0 0 75 400 500 400
P 2 1 0 0 -25 200 75 200
P 2 1 0 0 75 200 500 200
P 2 1 0 0 500 0 75 0
P 2 1 0 0 75 0 -25 0
P 2 1 0 0 -25 -200 75 -200
P 2 1 0 0 75 -200 500 -200
P 2 1 0 0 500 -400 75 -400
P 2 1 0 0 75 -400 -25 -400
P 2 1 0 0 -25 -600 75 -600
P 2 1 0 0 75 -600 500 -600
P 2 1 0 0 75 600 75 512
P 2 1 0 0 75 512 137 512
P 2 1 0 0 137 512 137 550
P 2 1 0 0 137 512 137 475
P 2 1 0 0 137 475 175 512
P 2 1 0 0 175 512 137 550
P 2 1 0 0 175 550 175 512
P 2 1 0 0 175 512 175 475
P 2 1 0 0 75 400 75 312
P 2 1 0 0 75 200 75 112
P 2 1 0 0 75 0 75 -87
P 2 1 0 0 75 -200 75 -287
P 2 1 0 0 75 -400 75 -487
P 2 1 0 0 75 312 137 312
P 2 1 0 0 75 112 137 112
P 2 1 0 0 75 -87 137 -87
P 2 1 0 0 75 -287 137 -287
P 2 1 0 0 75 -487 137 -487
P 2 1 0 0 137 350 137 275
P 2 1 0 0 137 150 137 75
P 2 1 0 0 137 -50 137 -125
P 2 1 0 0 137 -250 137 -325
P 2 1 0 0 137 -450 137 -525
P 2 1 0 0 137 -450 175 -487
P 2 1 0 0 175 -487 137 -525
P 2 1 0 0 137 -250 175 -287
P 2 1 0 0 175 -287 137 -325
P 2 1 0 0 137 -50 175 -87
P 2 1 0 0 175 -87 137 -125
P 2 1 0 0 137 150 175 112
P 2 1 0 0 175 112 137 75
P 2 1 0 0 137 350 175 312
P 2 1 0 0 175 312 137 275
P 2 1 0 0 175 350 175 312
P 2 1 0 0 175 312 175 275
P 2 1 0 0 175 150 175 112
P 2 1 0 0 175 112 175 75
P 2 1 0 0 175 -50 175 -87
P 2 1 0 0 175 -87 175 -125
P 2 1 0 0 175 -250 175 -287
P 2 1 0 0 175 -287 175 -325
P 2 1 0 0 175 -450 175 -487
P 2 1 0 0 175 -487 175 -525
P 2 1 0 0 412 -800 500 -800
P 2 1 0 0 412 512 412 312
P 2 1 0 0 412 312 412 112
P 2 1 0 0 412 112 412 -87
P 2 1 0 0 412 -87 412 -287
P 2 1 0 0 412 -287 412 -487
P 2 1 0 0 412 -487 412 -687
P 2 1 0 0 412 -687 412 -800
P 2 1 0 0 175 -487 412 -487
P 2 1 0 0 175 -287 412 -287
P 2 1 0 0 175 -87 412 -87
P 2 1 0 0 175 312 412 312
P 2 1 0 0 175 112 412 112
P 2 1 0 0 175 512 412 512
P 2 1 0 0 75 -600 75 -687
P 2 1 0 0 75 -687 137 -687
P 2 1 0 0 137 -650 137 -725
P 2 1 0 0 137 -650 175 -687
P 2 1 0 0 175 -687 137 -725
P 2 1 0 0 175 -650 175 -687
P 2 1 0 0 175 -687 175 -725
P 2 1 0 0 175 -687 412 -687
C -37 600 12 1 1 0 N
C -37 400 12 1 1 0 N
C -37 200 12 1 1 0 N
C -37 0 12 1 1 0 N
C -37 -200 12 1 1 0 N
C -37 -400 12 1 1 0 N
C -37 -600 12 1 1 0 N
C 412 312 7 1 1 0 F
C 412 112 7 1 1 0 F
C 412 -87 7 1 1 0 F
C 412 -287 7 1 1 0 F
C 412 -487 7 1 1 0 F
C 412 -487 2 1 1 0 F
C 412 -487 10 1 1 0 N
C 412 -87 2 1 1 0 F
C 412 112 2 1 1 0 F
C 412 -687 7 1 1 0 F
C 412 -687 2 1 1 0 F
C 412 -687 10 1 1 0 N
X 1B 1 -500 600 100 R 40 40 1 1 B 
X 1C 16 600 600 100 L 40 40 1 1 B 
X 2B 2 -500 400 100 R 40 40 1 1 B 
X 2C 15 600 400 100 L 40 40 1 1 B 
X 3B 3 -500 200 100 R 40 40 1 1 B 
X 3C 14 600 200 100 L 40 40 1 1 B 
X 4B 4 -500 0 100 R 40 40 1 1 B 
X 4C 13 600 0 100 L 40 40 1 1 B 
X 5B 5 -500 -200 100 R 40 40 1 1 B 
X 5C 12 600 -200 100 L 40 40 1 1 B 
X 6B 6 -500 -400 100 R 40 40 1 1 B 
X 6C 11 600 -400 100 L 40 40 1 1 B 
X 7B 7 -500 -600 100 R 40 40 1 1 B 
X 7C 10 600 -600 100 L 40 40 1 1 B 
X COM 9 600 -800 100 L 40 40 1 1 B 
X GND 8 -500 -800 100 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_ULN2803A-SO-18
# Package Name: SO-18
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_ULN2803A-SO-18 IC 0 40 N N 1 L N
F0 "IC" -300 530 50 H V L B
F1 "IC_ULN2803A-SO-18" -300 -600 50 H V L B
F2 "dp_devices-SO-18" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 500 300 500
P 2 1 0 0 300 -500 300 500
P 2 1 0 0 300 -500 -300 -500
P 2 1 0 0 -300 500 -300 -500
X CD+ 10 500 -400 200 L 40 40 1 1 P 
X GND 9 -500 -400 200 R 40 40 1 1 W 
X I1 1 -500 400 200 R 40 40 1 1 I 
X I2 2 -500 300 200 R 40 40 1 1 I 
X I3 3 -500 200 200 R 40 40 1 1 I 
X I4 4 -500 100 200 R 40 40 1 1 I 
X I5 5 -500 0 200 R 40 40 1 1 I 
X I6 6 -500 -100 200 R 40 40 1 1 I 
X I7 7 -500 -200 200 R 40 40 1 1 I 
X I8 8 -500 -300 200 R 40 40 1 1 I 
X O1 18 500 400 200 L 40 40 1 1 C 
X O2 17 500 300 200 L 40 40 1 1 C 
X O3 16 500 200 200 L 40 40 1 1 C 
X O4 15 500 100 200 L 40 40 1 1 C 
X O5 14 500 0 200 L 40 40 1 1 C 
X O6 13 500 -100 200 L 40 40 1 1 C 
X O7 12 500 -200 200 L 40 40 1 1 C 
X O8 11 500 -300 200 L 40 40 1 1 C 
ENDDRAW
ENDDEF

#
# Dev Name: IC_ULN2803ADW
# Package Name: SO-18L
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_ULN2803ADW IC 0 40 N N 1 L N
F0 "IC" -300 530 50 H V L B
F1 "IC_ULN2803ADW" -300 -600 50 H V L B
F2 "dp_devices-SO-18L" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 500 300 500
P 2 1 0 0 300 -500 300 500
P 2 1 0 0 300 -500 -300 -500
P 2 1 0 0 -300 500 -300 -500
X CD+ 10 500 -400 200 L 40 40 1 1 P 
X GND 9 -500 -400 200 R 40 40 1 1 W 
X I1 1 -500 400 200 R 40 40 1 1 I 
X I2 2 -500 300 200 R 40 40 1 1 I 
X I3 3 -500 200 200 R 40 40 1 1 I 
X I4 4 -500 100 200 R 40 40 1 1 I 
X I5 5 -500 0 200 R 40 40 1 1 I 
X I6 6 -500 -100 200 R 40 40 1 1 I 
X I7 7 -500 -200 200 R 40 40 1 1 I 
X I8 8 -500 -300 200 R 40 40 1 1 I 
X O1 18 500 400 200 L 40 40 1 1 C 
X O2 17 500 300 200 L 40 40 1 1 C 
X O3 16 500 200 200 L 40 40 1 1 C 
X O4 15 500 100 200 L 40 40 1 1 C 
X O5 14 500 0 200 L 40 40 1 1 C 
X O6 13 500 -100 200 L 40 40 1 1 C 
X O7 12 500 -200 200 L 40 40 1 1 C 
X O8 11 500 -300 200 L 40 40 1 1 C 
ENDDRAW
ENDDEF

#
# Dev Name: IC_ULN2803AN
# Package Name: DIL18
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_ULN2803AN IC 0 40 N N 1 L N
F0 "IC" -300 530 50 H V L B
F1 "IC_ULN2803AN" -300 -600 50 H V L B
F2 "dp_devices-DIL18" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 500 300 500
P 2 1 0 0 300 -500 300 500
P 2 1 0 0 300 -500 -300 -500
P 2 1 0 0 -300 500 -300 -500
X CD+ 10 500 -400 200 L 40 40 1 1 P 
X GND 9 -500 -400 200 R 40 40 1 1 W 
X I1 1 -500 400 200 R 40 40 1 1 I 
X I2 2 -500 300 200 R 40 40 1 1 I 
X I3 3 -500 200 200 R 40 40 1 1 I 
X I4 4 -500 100 200 R 40 40 1 1 I 
X I5 5 -500 0 200 R 40 40 1 1 I 
X I6 6 -500 -100 200 R 40 40 1 1 I 
X I7 7 -500 -200 200 R 40 40 1 1 I 
X I8 8 -500 -300 200 R 40 40 1 1 I 
X O1 18 500 400 200 L 40 40 1 1 C 
X O2 17 500 300 200 L 40 40 1 1 C 
X O3 16 500 200 200 L 40 40 1 1 C 
X O4 15 500 100 200 L 40 40 1 1 C 
X O5 14 500 0 200 L 40 40 1 1 C 
X O6 13 500 -100 200 L 40 40 1 1 C 
X O7 12 500 -200 200 L 40 40 1 1 C 
X O8 11 500 -300 200 L 40 40 1 1 C 
ENDDRAW
ENDDEF

#
# Dev Name: IC_USB2514
# Package Name: QFN36_6X6
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_USB2514 IC 0 40 N N 1 L N
F0 "IC" -1100 1137 50 H V L B
F1 "IC_USB2514" -1100 -1100 50 H V L B
F2 "dp_devices-QFN36_6X6" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 1100 900 1100
P 2 1 0 0 900 1100 900 -1000
P 2 1 0 0 900 -1000 -1100 -1000
P 2 1 0 0 -1100 -1000 -1100 1100
X !RESET 26 1100 -800 200 L 40 40 1 1 B 
X HS_IND/CFG_SEL1 25 -1300 -800 200 R 40 40 1 1 B 
X OCS1 13 -1300 500 200 R 40 40 1 1 B 
X OCS2 17 -1300 200 200 R 40 40 1 1 B 
X OCS3 19 -1300 -100 200 R 40 40 1 1 B 
X OCS4 21 -1300 -400 200 R 40 40 1 1 B 
X PRTPWR1 12 -1300 600 200 R 40 40 1 1 B 
X PRTPWR2 16 -1300 300 200 R 40 40 1 1 B 
X PRTPWR3 18 -1300 0 200 R 40 40 1 1 B 
X PRTPWR4 20 -1300 -300 200 R 40 40 1 1 B 
X RBIAS 35 1100 -300 200 L 40 40 1 1 B 
X SCL/CFG_SEL0 24 -1300 -700 200 R 40 40 1 1 B 
X SDA/NON_REM1 22 -1300 -600 200 R 40 40 1 1 B 
X SUSPEND/NON_REM0 28 -1300 -900 200 R 40 40 1 1 B 
X TEST 11 1100 -900 200 L 40 40 1 1 B 
X USBDN_DM1 1 1100 900 200 L 40 40 1 1 B 
X USBDN_DM2 3 1100 600 200 L 40 40 1 1 B 
X USBDN_DM3 6 1100 300 200 L 40 40 1 1 B 
X USBDN_DM4 8 1100 0 200 L 40 40 1 1 B 
X USBDN_DP1 2 1100 1000 200 L 40 40 1 1 B 
X USBDN_DP2 4 1100 700 200 L 40 40 1 1 B 
X USBDN_DP3 7 1100 400 200 L 40 40 1 1 B 
X USBDN_DP4 9 1100 100 200 L 40 40 1 1 B 
X USBUP_DM 30 -1300 900 200 R 40 40 1 1 B 
X USBUP_DP 31 -1300 1000 200 R 40 40 1 1 B 
X VBUS 27 -1300 800 200 R 40 40 1 1 B 
X VDD18 14 -500 1300 200 D 40 40 1 1 B 
X VDD18PLL 34 -300 1300 200 D 40 40 1 1 B 
X VDD33CR_1 15 100 1300 200 D 40 40 1 1 B 
X VDD33CR_2 23 200 1300 200 D 40 40 1 1 B 
X VDD33PLL 36 -400 1300 200 D 40 40 1 1 B 
X VDDA33_1 5 -200 1300 200 D 40 40 1 1 B 
X VDDA33_2 10 -100 1300 200 D 40 40 1 1 B 
X VDDA33_3 29 0 1300 200 D 40 40 1 1 B 
X VSS P$1 300 -1200 200 U 40 40 1 1 B 
X XTAL1 33 1100 -500 200 L 40 40 1 1 B 
X XTAL2 32 1100 -600 200 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_USBLC6-2
# Package Name: SOT-23-6L
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_USBLC6-2 IC 0 40 N N 1 L N
F0 "IC" -700 625 50 H V L B
F1 "IC_USBLC6-2" -700 -100 50 H V L B
F2 "dp_devices-SOT-23-6L" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 600 -700 0
P 2 1 0 0 -700 0 0 0
P 2 1 0 0 0 0 0 600
P 2 1 0 0 0 600 -700 600
X GND 2 -900 300 200 R 40 40 1 1 B 
X I/O1 6 200 500 200 L 40 40 1 1 B 
X I/O2 4 200 100 200 L 40 40 1 1 B 
X I/O_1 1 -900 500 200 R 40 40 1 1 B 
X I/O_2 3 -900 100 200 R 40 40 1 1 B 
X VBUS 5 200 300 200 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: IC_W25X10
# Package Name: SOIC-8W
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_W25X10 IC 0 40 N N 1 L N
F0 "IC" -300 425 50 H V L B
F1 "IC_W25X10" -300 -500 50 H V L B
F2 "dp_devices-SOIC-8W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 400 300 400
P 2 1 0 0 300 400 300 -400
P 2 1 0 0 300 -400 -300 -400
P 2 1 0 0 -300 -400 -300 400
X CLK 6 500 -100 200 L 40 40 1 1 B 
X CS 1 -500 300 200 R 40 40 1 1 B 
X DIO 5 500 -300 200 L 40 40 1 1 B 
X DO 2 -500 100 200 R 40 40 1 1 B 
X GND 4 -500 -300 200 R 40 40 1 1 W 
X HOLD 7 500 100 200 L 40 40 1 1 B 
X VCC 8 500 300 200 L 40 40 1 1 W 
X WP 3 -500 -100 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: INDUCTOR-L1812
# Package Name: L1812
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF INDUCTOR-L1812 L 0 40 N N 1 L N
F0 "L" -200 100 50 H V L B
F1 "INDUCTOR-L1812" -200 -100 50 H V L B
F2 "dp_devices-L1812" 0 150 50 H I C C
DRAW
A 150 0 50 -3599 -1801 1 1 0 N 200 0 100 0
A 50 0 50 -3599 -1801 1 1 0 N 100 0 0 0
A -50 0 50 -3599 -1801 1 1 0 N 0 0 -100 0
A -150 0 50 -3599 -1801 1 1 0 N -100 0 -200 0
X 1 1 -300 0 100 R 40 40 1 1 P 
X 2 2 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: JOYSTICK
# Package Name: JOYSTICK
# Dev Tech: ''
# Dev Prefix: JOY
# Gate count = 1
#
DEF JOYSTICK JOY 0 40 N N 1 L N
F0 "JOY" -350 225 50 H V L B
F1 "JOYSTICK" 0 0 50 H V L B
F2 "dp_devices-JOYSTICK" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 200 -200 -200
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 200
P 2 1 0 0 200 200 -200 200
C 0 0 100 1 1 0 N
T 0 400 47 70 0 1 0 RIGHT
T 0 330 -152 70 0 1 0 ACT
T 0 165 -252 70 0 1 0 DOWN
T 0 -295 -152 70 0 1 0 COM
T 0 -322 47 70 0 1 0 LEFT
T 0 95 260 70 0 1 0 UP
X ACT 3 300 -100 100 L 40 40 1 1 B 
X COM 1 -300 -100 100 R 40 40 1 1 B 
X DOWN 4 0 -300 100 U 40 40 1 1 B 
X LEFT 2 -300 100 100 R 40 40 1 1 B 
X RIGHT 5 300 100 100 L 40 40 1 1 B 
X UP 6 0 300 100 D 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: JUMPER_1X30805
# Package Name: JP3_0805
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF JUMPER_1X30805 J 0 40 N N 1 L N
F0 "J" -200 225 50 H V L B
F1 "JUMPER_1X30805" 0 0 50 H V L B
F2 "dp_devices-JP3_0805" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 200 -200 -200
P 2 1 0 0 -200 -200 100 -200
P 2 1 0 0 100 -200 100 200
P 2 1 0 0 100 200 -200 200
T 0 262 75 50 0 1 0 >J12=
T 0 262 -25 50 0 1 0 >J23=
X 1 1 -100 100 100 R 40 40 1 1 P I
X 2 2 -100 0 100 R 40 40 1 1 P I
X 3 3 -100 -100 100 R 40 40 1 1 P I
ENDDRAW
ENDDEF

#
# Dev Name: JUMPER_1X3ALT
# Package Name: JUMPER_SOLDER
# Dev Tech: ''
# Dev Prefix: J
# Gate count = 1
#
DEF JUMPER_1X3ALT J 0 40 N N 1 L N
F0 "J" -200 225 50 H V L B
F1 "JUMPER_1X3ALT" 0 0 50 H V L B
F2 "dp_devices-JUMPER_SOLDER" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 200 -200 -200
P 2 1 0 0 -200 -200 100 -200
P 2 1 0 0 100 -200 100 200
P 2 1 0 0 100 200 -200 200
T 0 262 75 50 0 1 0 >J12=
T 0 262 -25 50 0 1 0 >J23=
X 1 1 -100 100 100 R 40 40 1 1 P I
X 2 2 -100 0 100 R 40 40 1 1 P I
X 3 3 -100 -100 100 R 40 40 1 1 P I
ENDDRAW
ENDDEF

#
# Dev Name: LABEL_JUMPER_1X2
# Package Name: JUMP2_DESC
# Dev Tech: ''
# Dev Prefix: 
# Gate count = 1
#
DEF LABEL_JUMPER_1X2 ?? 0 40 N N 1 L N
DRAW
T 0 100 25 50 0 1 0 (Jumper~description)
T 0 -300 -75 50 0 1 0 >ON=
T 0 -275 -175 50 0 1 0 >OFF=
ENDDRAW
ENDDEF

#
# Dev Name: LABEL_JUMPER_1X3
# Package Name: JUMP3_DESC
# Dev Tech: ''
# Dev Prefix: 
# Gate count = 1
#
DEF LABEL_JUMPER_1X3 ?? 0 40 N N 1 L N
DRAW
T 0 100 25 50 0 1 0 (Jumper~description)
T 0 -250 -75 50 0 1 0 >LEFT=
T 0 -225 -175 50 0 1 0 >RIGHT=
ENDDRAW
ENDDEF

#
# Dev Name: LABEL_JUMPER_2X2
# Package Name: JUMP2X2_DESC
# Dev Tech: ''
# Dev Prefix: 
# Gate count = 1
#
DEF LABEL_JUMPER_2X2 ?? 0 40 N N 1 L N
DRAW
T 0 50 225 50 0 1 0 (JUMP2x2~desc)
T 0 -25 125 50 0 1 0 00~=~>OPT1=
T 0 -25 25 50 0 1 0 01~=~>OPT2=
T 0 -25 -75 50 0 1 0 10~=~>OPT3=
T 0 -25 -175 50 0 1 0 11~=~>OPT4=
ENDDRAW
ENDDEF

#
# Dev Name: LED-3MM
# Package Name: LED-3MM
# Dev Tech: ''
# Dev Prefix: LED
# Gate count = 1
#
DEF LED-3MM LED 0 40 N N 1 L N
F0 "LED" 105 -180 50 V V L B
F1 "LED-3MM" 190 -180 50 V V L B
F2 "dp_devices-LED-3MM" 0 150 50 H I C C
DRAW
P 6 1 1 0     -135 -85 -120 -50 -120 -50 -100 -70 -100 -70 -135 -85 F
P 6 1 1 0     -130 -130 -115 -95 -115 -95 -95 -115 -95 -115 -130 -130 F
P 2 1 0 0 50 0 0 -100
P 2 1 0 0 0 -100 -50 0
P 2 1 0 0 50 -100 0 -100
P 2 1 0 0 0 -100 -50 -100
P 2 1 0 0 50 0 0 0
P 2 1 0 0 0 0 -50 0
P 2 1 0 0 0 0 0 -100
P 2 1 0 0 -80 -30 -135 -85
P 2 1 0 0 -75 -75 -130 -130
X A A 0 100 100 D 40 40 1 1 P 
X C K 0 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LED-5MM
# Package Name: LED-5MM
# Dev Tech: ''
# Dev Prefix: LED
# Gate count = 1
#
DEF LED-5MM LED 0 40 N N 1 L N
F0 "LED" 105 -180 50 V V L B
F1 "LED-5MM" 190 -180 50 V V L B
F2 "dp_devices-LED-5MM" 0 150 50 H I C C
DRAW
P 6 1 1 0     -135 -85 -120 -50 -120 -50 -100 -70 -100 -70 -135 -85 F
P 6 1 1 0     -130 -130 -115 -95 -115 -95 -95 -115 -95 -115 -130 -130 F
P 2 1 0 0 50 0 0 -100
P 2 1 0 0 0 -100 -50 0
P 2 1 0 0 50 -100 0 -100
P 2 1 0 0 0 -100 -50 -100
P 2 1 0 0 50 0 0 0
P 2 1 0 0 0 0 -50 0
P 2 1 0 0 0 0 0 -100
P 2 1 0 0 -80 -30 -135 -85
P 2 1 0 0 -75 -75 -130 -130
X A A 0 100 100 D 40 40 1 1 P 
X C K 0 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LED-5MM-90DEG
# Package Name: LED-5MM-90DEG
# Dev Tech: ''
# Dev Prefix: LED
# Gate count = 1
#
DEF LED-5MM-90DEG LED 0 40 N N 1 L N
F0 "LED" 105 -180 50 V V L B
F1 "LED-5MM-90DEG" 190 -180 50 V V L B
F2 "dp_devices-LED-5MM-90DEG" 0 150 50 H I C C
DRAW
P 6 1 1 0     -135 -85 -120 -50 -120 -50 -100 -70 -100 -70 -135 -85 F
P 6 1 1 0     -130 -130 -115 -95 -115 -95 -95 -115 -95 -115 -130 -130 F
P 2 1 0 0 50 0 0 -100
P 2 1 0 0 0 -100 -50 0
P 2 1 0 0 50 -100 0 -100
P 2 1 0 0 0 -100 -50 -100
P 2 1 0 0 50 0 0 0
P 2 1 0 0 0 0 -50 0
P 2 1 0 0 0 0 0 -100
P 2 1 0 0 -80 -30 -135 -85
P 2 1 0 0 -75 -75 -130 -130
X A A 0 100 100 D 40 40 1 1 P 
X C K 0 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LED-0805
# Package Name: LED-805
# Dev Tech: ''
# Dev Prefix: LED
# Gate count = 1
#
DEF LED-0805 LED 0 40 N N 1 L N
F0 "LED" 105 -180 50 V V L B
F1 "LED-0805" 190 -180 50 V V L B
F2 "dp_devices-LED-805" 0 150 50 H I C C
DRAW
P 6 1 1 0     -135 -85 -120 -50 -120 -50 -100 -70 -100 -70 -135 -85 F
P 6 1 1 0     -130 -130 -115 -95 -115 -95 -95 -115 -95 -115 -130 -130 F
P 2 1 0 0 50 0 0 -100
P 2 1 0 0 0 -100 -50 0
P 2 1 0 0 50 -100 0 -100
P 2 1 0 0 0 -100 -50 -100
P 2 1 0 0 50 0 0 0
P 2 1 0 0 0 0 -50 0
P 2 1 0 0 0 0 0 -100
P 2 1 0 0 -80 -30 -135 -85
P 2 1 0 0 -75 -75 -130 -130
X A A 0 100 100 D 40 40 1 1 P 
X C C 0 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LED_RGB
# Package Name: PLCC4
# Dev Tech: ''
# Dev Prefix: LED
# Gate count = 1
#
DEF LED_RGB LED 0 40 N N 1 L N
F0 "LED" 225 100 50 H V L B
F1 "LED_RGB" 225 0 50 H V L B
F2 "dp_devices-PLCC4" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 200 200 200
P 2 1 0 0 200 200 200 -200
P 2 1 0 0 200 -200 -200 -200
P 2 1 0 0 -200 -200 -200 200
X A 2 0 400 200 D 40 40 1 1 B 
X A1 A1 -100 400 200 D 40 40 1 1 B 
X A2 A2 100 400 200 D 40 40 1 1 B 
X B 3 100 -400 200 U 40 40 1 1 B 
X G 4 0 -400 200 U 40 40 1 1 B 
X R 1 -100 -400 200 U 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: LED_RGB21206
# Package Name: RGBLED1206
# Dev Tech: ''
# Dev Prefix: LED
# Gate count = 1
#
DEF LED_RGB21206 LED 0 40 N N 1 L N
F0 "LED" -200 225 50 H V L B
F1 "LED_RGB21206" -200 -300 50 H V L B
F2 "dp_devices-RGBLED1206" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 -200 200
P 2 1 0 0 -200 200 300 200
P 2 1 0 0 300 200 300 -200
P 2 1 0 0 300 -200 -200 -200
X A A 500 0 200 L 40 40 1 1 B 
X B B -400 -100 200 R 40 40 1 1 B 
X G G -400 0 200 R 40 40 1 1 B 
X R R -400 100 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: LED_RGB3
# Package Name: RGBLED
# Dev Tech: ''
# Dev Prefix: LED
# Gate count = 1
#
DEF LED_RGB3 LED 0 40 N N 1 L N
F0 "LED" -300 225 50 H V L B
F1 "LED_RGB3" -300 -300 50 H V L B
F2 "dp_devices-RGBLED" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 200 -300 -200
P 2 1 0 0 -300 -200 300 -200
P 2 1 0 0 300 -200 300 200
P 2 1 0 0 300 200 -300 200
X AB AB 500 100 200 L 40 40 1 1 B 
X AG AG 500 -100 200 L 40 40 1 1 B 
X AR AR 500 0 200 L 40 40 1 1 B 
X CB CB -500 100 200 R 40 40 1 1 B 
X CG CG -500 -100 200 R 40 40 1 1 B 
X CR CR -500 0 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: LOGO_CC-0
# Package Name: LOGO_CC-0
# Dev Tech: ''
# Dev Prefix: LOGO
# Gate count = 1
#
DEF LOGO_CC-0 LOGO 0 40 N N 1 L N
F0 "LOGO" 0 0 50 H V C C
F1 "LOGO_CC-0" 0 0 50 H V C C
F2 "dp_devices-LOGO_CC-0" 0 150 50 H I C C
DRAW
A -400 100 50 -2699 -1801 1 1 0 N -400 150 -450 100
P 2 1 0 0 -450 100 -450 -100
A -400 -100 50 -1799 -901 1 1 0 N -450 -100 -400 -150
P 2 1 0 0 -400 -150 400 -150
A 400 -100 50 -899 -1 1 1 0 N 400 -150 450 -100
P 2 1 0 0 450 -100 450 100
A 400 100 50 -3599 -2701 1 1 0 N 450 100 400 150
P 2 1 0 0 400 150 -400 150
C -400 100 17 1 1 0 N
C -400 -100 17 1 1 0 N
C 400 -100 17 1 1 0 N
C 400 100 17 1 1 0 N
T 0 25 10 100 0 1 0 CC-0
ENDDRAW
ENDDEF

#
# Dev Name: LOGO_CC-BY-SA
# Package Name: CC-BY-SA
# Dev Tech: ''
# Dev Prefix: LOGO
# Gate count = 1
#
DEF LOGO_CC-BY-SA LOGO 0 40 N N 1 L N
F0 "LOGO" 0 0 50 H V C C
F1 "LOGO_CC-BY-SA" 0 0 50 H V C C
F2 "dp_devices-CC-BY-SA" 0 150 50 H I C C
DRAW
A -400 100 50 -2699 -1801 1 1 0 N -400 150 -450 100
P 2 1 0 0 -450 100 -450 -100
A -400 -100 50 -1799 -901 1 1 0 N -450 -100 -400 -150
P 2 1 0 0 -400 -150 400 -150
A 400 -100 50 -899 -1 1 1 0 N 400 -150 450 -100
P 2 1 0 0 450 -100 450 100
A 400 100 50 -3599 -2701 1 1 0 N 450 100 400 150
P 2 1 0 0 400 150 -400 150
C -400 100 17 1 1 0 N
C -400 -100 17 1 1 0 N
C 400 -100 17 1 1 0 N
C 400 100 17 1 1 0 N
T 0 45 10 100 0 1 0 CC-BY-SA
ENDDRAW
ENDDEF

#
# Dev Name: LOGO_DP
# Package Name: DP_LOGO
# Dev Tech: ''
# Dev Prefix: 
# Gate count = 1
#
DEF LOGO_DP ?? 0 40 N N 1 L N
DRAW
T 0 260 120 40 0 1 0 DP~LOGO~ADDED
T 0 180 20 40 0 1 0 >PROJECT=
T 0 180 -80 40 0 1 0 >LICENSE=
ENDDRAW
ENDDEF

#
# Dev Name: LOGO_DP0.5X0.5
# Package Name: DP_LOGO_ART_0.5X0.5
# Dev Tech: ''
# Dev Prefix: 
# Gate count = 1
#
DEF LOGO_DP0.5X0.5 ?? 0 40 N N 1 L N
DRAW
T 0 260 120 40 0 1 0 DP~LOGO~ADDED
T 0 180 20 40 0 1 0 >PROJECT=
T 0 180 -80 40 0 1 0 >LICENSE=
ENDDRAW
ENDDEF

#
# Dev Name: LOGO_DP1.5X1.5
# Package Name: DP_LOGO_ART_1.5X1.5
# Dev Tech: ''
# Dev Prefix: 
# Gate count = 1
#
DEF LOGO_DP1.5X1.5 ?? 0 40 N N 1 L N
DRAW
T 0 260 120 40 0 1 0 DP~LOGO~ADDED
T 0 180 20 40 0 1 0 >PROJECT=
T 0 180 -80 40 0 1 0 >LICENSE=
ENDDRAW
ENDDEF

#
# Dev Name: LOGO_DP1X1
# Package Name: DP_LOGO_ART_1X1
# Dev Tech: ''
# Dev Prefix: 
# Gate count = 1
#
DEF LOGO_DP1X1 ?? 0 40 N N 1 L N
DRAW
T 0 260 120 40 0 1 0 DP~LOGO~ADDED
T 0 180 20 40 0 1 0 >PROJECT=
T 0 180 -80 40 0 1 0 >LICENSE=
ENDDRAW
ENDDEF

#
# Dev Name: LOGO_DP2.5X2.5
# Package Name: DP_LOGO_ART_2.5X2.5
# Dev Tech: ''
# Dev Prefix: 
# Gate count = 1
#
DEF LOGO_DP2.5X2.5 ?? 0 40 N N 1 L N
DRAW
T 0 260 120 40 0 1 0 DP~LOGO~ADDED
T 0 180 20 40 0 1 0 >PROJECT=
T 0 180 -80 40 0 1 0 >LICENSE=
ENDDRAW
ENDDEF

#
# Dev Name: LOGO_DP2X2
# Package Name: DP_LOGO_ART_2X2
# Dev Tech: ''
# Dev Prefix: 
# Gate count = 1
#
DEF LOGO_DP2X2 ?? 0 40 N N 1 L N
DRAW
T 0 260 120 40 0 1 0 DP~LOGO~ADDED
T 0 180 20 40 0 1 0 >PROJECT=
T 0 180 -80 40 0 1 0 >LICENSE=
ENDDRAW
ENDDEF

#
# Dev Name: LOGO_DP3X3
# Package Name: DP_LOGO_ART_3X3
# Dev Tech: ''
# Dev Prefix: 
# Gate count = 1
#
DEF LOGO_DP3X3 ?? 0 40 N N 1 L N
DRAW
T 0 260 120 40 0 1 0 DP~LOGO~ADDED
T 0 180 20 40 0 1 0 >PROJECT=
T 0 180 -80 40 0 1 0 >LICENSE=
ENDDRAW
ENDDEF

#
# Dev Name: MODULE_MRF24WBOMA
# Package Name: MRF24WBOMA
# Dev Tech: ''
# Dev Prefix: MOD
# Gate count = 1
#
DEF MODULE_MRF24WBOMA MOD 0 40 N N 1 L N
F0 "MOD" 600 -300 50 H V L B
F1 "MODULE_MRF24WBOMA" 600 -400 50 H V L B
F2 "dp_devices-MRF24WBOMA" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 700 -500 -400
P 2 1 0 0 -500 -400 500 -400
P 2 1 0 0 500 -400 500 700
P 2 1 0 0 500 700 -500 700
T 0 -10 -270 60 0 1 0 GND
X !CS 23 700 300 200 L 40 40 1 1 B 
X !INT 33 700 200 200 L 40 40 1 1 B 
X !RESET 7 700 -100 200 L 40 40 1 1 B 
X !WP 16 700 100 200 L 40 40 1 1 B 
X GND1 1 -300 -600 200 U 40 40 1 1 W 
X GND2 10 -200 -600 200 U 40 40 1 1 W 
X GND3 18 -100 -600 200 U 40 40 1 1 W 
X GND4 19 0 -600 200 U 40 40 1 1 W 
X GND5 25 100 -600 200 U 40 40 1 1 W 
X GND6 28 200 -600 200 U 40 40 1 1 W 
X GND7 30 300 -600 200 U 40 40 1 1 W 
X GND8 36 400 -600 200 U 40 40 1 1 W 
X HBRNT 20 700 -200 200 L 40 40 1 1 B 
X JT_EN 21 -700 100 200 R 40 40 1 1 B 
X JT_RST 9 -700 200 200 R 40 40 1 1 B 
X JT_TCK 4 -700 400 200 R 40 40 1 1 B 
X JT_TDI 6 -700 500 200 R 40 40 1 1 B 
X JT_TDO 3 -700 600 200 R 40 40 1 1 B 
X JT_TMS 5 -700 300 200 R 40 40 1 1 B 
X RXD 26 -700 -100 200 R 40 40 1 1 B 
X SCK 34 700 400 200 L 40 40 1 1 B 
X SDI 35 700 600 200 L 40 40 1 1 B 
X SDO 32 700 500 200 L 40 40 1 1 B 
X TXD 27 -700 -200 200 R 40 40 1 1 B 
X VDD1 17 0 900 200 D 40 40 1 1 B 
X VDD2 29 100 900 200 D 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: OSC-OSCILLATOR
# Package Name: OSCILLATOR_7X5_SMD
# Dev Tech: ''
# Dev Prefix: XTAL
# Gate count = 1
#
DEF OSC-OSCILLATOR XTAL 0 40 N N 1 L N
F0 "XTAL" -300 225 50 H V L B
F1 "OSC-OSCILLATOR" -300 -300 50 H V L B
F2 "dp_devices-OSCILLATOR_7X5_SMD" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -200 -300 200
P 2 1 0 0 -300 -200 300 -200
P 2 1 0 0 300 -200 300 200
P 2 1 0 0 300 200 -300 200
X EN 1 -500 -100 200 R 40 40 1 1 I 
X GND 2 500 -100 200 L 40 40 1 1 W 
X OUT 3 500 100 200 L 40 40 1 1 O 
X VCC 4 -500 100 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: OSC-XTAL-8M
# Package Name: XTAL_5X8
# Dev Tech: ''
# Dev Prefix: XTAL
# Gate count = 1
#
DEF OSC-XTAL-8M XTAL 0 40 N N 1 L N
F0 "XTAL" -100 90 50 H V L B
F1 "OSC-XTAL-8M" -100 -150 50 H V L B
F2 "dp_devices-XTAL_5X8" 0 150 50 H I C C
DRAW
P 2 1 0 0 40 0 100 0
P 2 1 0 0 -100 0 -40 0
P 2 1 0 0 -15 60 -15 -60
P 2 1 0 0 -15 -60 15 -60
P 2 1 0 0 15 -60 15 60
P 2 1 0 0 15 60 -15 60
P 2 1 0 0 40 70 40 -70
P 2 1 0 0 -40 70 -40 -70
T 0 -68 -28 34 0 1 0 1
T 0 77 -28 34 0 1 0 2
X 1 1 -200 0 100 R 40 40 1 1 P 
X 2 2 200 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: OSC-XTAL-12M
# Package Name: XTAL_4X6
# Dev Tech: ''
# Dev Prefix: XTAL
# Gate count = 1
#
DEF OSC-XTAL-12M XTAL 0 40 N N 1 L N
F0 "XTAL" -100 90 50 H V L B
F1 "OSC-XTAL-12M" -100 -150 50 H V L B
F2 "dp_devices-XTAL_4X6" 0 150 50 H I C C
DRAW
P 2 1 0 0 40 0 100 0
P 2 1 0 0 -100 0 -40 0
P 2 1 0 0 -15 60 -15 -60
P 2 1 0 0 -15 -60 15 -60
P 2 1 0 0 15 -60 15 60
P 2 1 0 0 15 60 -15 60
P 2 1 0 0 40 70 40 -70
P 2 1 0 0 -40 70 -40 -70
T 0 -68 -28 34 0 1 0 1
T 0 77 -28 34 0 1 0 2
X 1 1 -200 0 100 R 40 40 1 1 P 
X 2 2 200 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: OSC-XTAL-HC-49U-PTH
# Package Name: HC-49U-PTH
# Dev Tech: ''
# Dev Prefix: XTAL
# Gate count = 1
#
DEF OSC-XTAL-HC-49U-PTH XTAL 0 40 N N 1 L N
F0 "XTAL" -100 90 50 H V L B
F1 "OSC-XTAL-HC-49U-PTH" -100 -150 50 H V L B
F2 "dp_devices-HC-49U-PTH" 0 150 50 H I C C
DRAW
P 2 1 0 0 40 0 100 0
P 2 1 0 0 -100 0 -40 0
P 2 1 0 0 -15 60 -15 -60
P 2 1 0 0 -15 -60 15 -60
P 2 1 0 0 15 -60 15 60
P 2 1 0 0 15 60 -15 60
P 2 1 0 0 40 70 40 -70
P 2 1 0 0 -40 70 -40 -70
T 0 -68 -28 34 0 1 0 1
T 0 77 -28 34 0 1 0 2
X 1 P1 -200 0 100 R 40 40 1 1 P 
X 2 P2 200 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: OSC-XTAL-HC-49U-SMD
# Package Name: HC-49U
# Dev Tech: ''
# Dev Prefix: XTAL
# Gate count = 1
#
DEF OSC-XTAL-HC-49U-SMD XTAL 0 40 N N 1 L N
F0 "XTAL" -100 90 50 H V L B
F1 "OSC-XTAL-HC-49U-SMD" -100 -150 50 H V L B
F2 "dp_devices-HC-49U" 0 150 50 H I C C
DRAW
P 2 1 0 0 40 0 100 0
P 2 1 0 0 -100 0 -40 0
P 2 1 0 0 -15 60 -15 -60
P 2 1 0 0 -15 -60 15 -60
P 2 1 0 0 15 -60 15 60
P 2 1 0 0 15 60 -15 60
P 2 1 0 0 40 70 40 -70
P 2 1 0 0 -40 70 -40 -70
T 0 -68 -28 34 0 1 0 1
T 0 77 -28 34 0 1 0 2
X 1 1 -200 0 100 R 40 40 1 1 P 
X 2 2 200 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: OSC-XTAL-TC-38
# Package Name: TC-38
# Dev Tech: ''
# Dev Prefix: XTAL
# Gate count = 1
#
DEF OSC-XTAL-TC-38 XTAL 0 40 N N 1 L N
F0 "XTAL" -100 90 50 H V L B
F1 "OSC-XTAL-TC-38" -100 -150 50 H V L B
F2 "dp_devices-TC-38" 0 150 50 H I C C
DRAW
P 2 1 0 0 40 0 100 0
P 2 1 0 0 -100 0 -40 0
P 2 1 0 0 -15 60 -15 -60
P 2 1 0 0 -15 -60 15 -60
P 2 1 0 0 15 -60 15 60
P 2 1 0 0 15 60 -15 60
P 2 1 0 0 40 70 40 -70
P 2 1 0 0 -40 70 -40 -70
T 0 -68 -28 34 0 1 0 1
T 0 77 -28 34 0 1 0 2
X 1 P1 -200 0 100 R 40 40 1 1 P 
X 2 P2 200 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: OSC-XTALTC-26
# Package Name: TC-26
# Dev Tech: ''
# Dev Prefix: XTAL
# Gate count = 1
#
DEF OSC-XTALTC-26 XTAL 0 40 N N 1 L N
F0 "XTAL" -100 90 50 H V L B
F1 "OSC-XTALTC-26" -100 -150 50 H V L B
F2 "dp_devices-TC-26" 0 150 50 H I C C
DRAW
P 2 1 0 0 40 0 100 0
P 2 1 0 0 -100 0 -40 0
P 2 1 0 0 -15 60 -15 -60
P 2 1 0 0 -15 -60 15 -60
P 2 1 0 0 15 -60 15 60
P 2 1 0 0 15 60 -15 60
P 2 1 0 0 40 70 40 -70
P 2 1 0 0 -40 70 -40 -70
T 0 -68 -28 34 0 1 0 1
T 0 77 -28 34 0 1 0 2
X 1 P1 -200 0 100 R 40 40 1 1 P 
X 2 P2 200 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: PAD_TERMINAL-4.1MMROUND
# Package Name: PAD_ROUND_4.1MM
# Dev Tech: ''
# Dev Prefix: T
# Gate count = 1
#
DEF PAD_TERMINAL-4.1MMROUND T 0 40 N N 1 L N
F0 "T" -100 25 50 H V L B
F1 "PAD_TERMINAL-4.1MMROUND" 0 0 50 H V L B
F2 "dp_devices-PAD_ROUND_4.1MM" 0 150 50 H I C C
DRAW
X P P 0 -100 100 U 40 40 1 1 P I
ENDDRAW
ENDDEF

#
# Dev Name: PCB_DP_RECTANGLE-5X15
# Package Name: PCB5X15
# Dev Tech: ''
# Dev Prefix: PCB
# Gate count = 1
#
DEF PCB_DP_RECTANGLE-5X15 PCB 0 40 N N 1 L N
F0 "PCB" -250 200 50 H V L B
F1 "PCB_DP_RECTANGLE-5X15" -240 -240 50 H V L B
F2 "dp_devices-PCB5X15" 0 150 50 H I C C
DRAW
A -200 100 50 -2699 -1801 1 1 0 N -200 150 -250 100
P 2 1 0 0 -250 100 -250 -100
A -200 -100 50 -1799 -901 1 1 0 N -250 -100 -200 -150
P 2 1 0 0 -200 -150 200 -150
A 200 -100 50 -899 -1 1 1 0 N 200 -150 250 -100
P 2 1 0 0 250 -100 250 100
A 200 100 50 -3599 -2701 1 1 0 N 250 100 200 150
P 2 1 0 0 200 150 -200 150
C -200 100 17 1 1 0 N
C -200 -100 17 1 1 0 N
C 200 -100 17 1 1 0 N
C 200 100 17 1 1 0 N
T 0 25 0 100 0 1 0 PCB
ENDDRAW
ENDDEF

#
# Dev Name: PCB_DP_RECTANGLE-5X20
# Package Name: PCB5X20
# Dev Tech: ''
# Dev Prefix: PCB
# Gate count = 1
#
DEF PCB_DP_RECTANGLE-5X20 PCB 0 40 N N 1 L N
F0 "PCB" -250 200 50 H V L B
F1 "PCB_DP_RECTANGLE-5X20" -240 -240 50 H V L B
F2 "dp_devices-PCB5X20" 0 150 50 H I C C
DRAW
A -200 100 50 -2699 -1801 1 1 0 N -200 150 -250 100
P 2 1 0 0 -250 100 -250 -100
A -200 -100 50 -1799 -901 1 1 0 N -250 -100 -200 -150
P 2 1 0 0 -200 -150 200 -150
A 200 -100 50 -899 -1 1 1 0 N 200 -150 250 -100
P 2 1 0 0 250 -100 250 100
A 200 100 50 -3599 -2701 1 1 0 N 250 100 200 150
P 2 1 0 0 200 150 -200 150
C -200 100 17 1 1 0 N
C -200 -100 17 1 1 0 N
C 200 -100 17 1 1 0 N
C 200 100 17 1 1 0 N
T 0 25 0 100 0 1 0 PCB
ENDDRAW
ENDDEF

#
# Dev Name: PCB_DP_RECTANGLE-6.2X10
# Package Name: DP10062_V1
# Dev Tech: ''
# Dev Prefix: PCB
# Gate count = 1
#
DEF PCB_DP_RECTANGLE-6.2X10 PCB 0 40 N N 1 L N
F0 "PCB" -250 200 50 H V L B
F1 "PCB_DP_RECTANGLE-6.2X10" -240 -240 50 H V L B
F2 "dp_devices-DP10062_V1" 0 150 50 H I C C
DRAW
A -200 100 50 -2699 -1801 1 1 0 N -200 150 -250 100
P 2 1 0 0 -250 100 -250 -100
A -200 -100 50 -1799 -901 1 1 0 N -250 -100 -200 -150
P 2 1 0 0 -200 -150 200 -150
A 200 -100 50 -899 -1 1 1 0 N 200 -150 250 -100
P 2 1 0 0 250 -100 250 100
A 200 100 50 -3599 -2701 1 1 0 N 250 100 200 150
P 2 1 0 0 200 150 -200 150
C -200 100 17 1 1 0 N
C -200 -100 17 1 1 0 N
C 200 -100 17 1 1 0 N
C 200 100 17 1 1 0 N
T 0 25 0 100 0 1 0 PCB
ENDDRAW
ENDDEF

#
# Dev Name: PCB_DP_RECTANGLE-10X15
# Package Name: PCB10X15
# Dev Tech: ''
# Dev Prefix: PCB
# Gate count = 1
#
DEF PCB_DP_RECTANGLE-10X15 PCB 0 40 N N 1 L N
F0 "PCB" -250 200 50 H V L B
F1 "PCB_DP_RECTANGLE-10X15" -240 -240 50 H V L B
F2 "dp_devices-PCB10X15" 0 150 50 H I C C
DRAW
A -200 100 50 -2699 -1801 1 1 0 N -200 150 -250 100
P 2 1 0 0 -250 100 -250 -100
A -200 -100 50 -1799 -901 1 1 0 N -250 -100 -200 -150
P 2 1 0 0 -200 -150 200 -150
A 200 -100 50 -899 -1 1 1 0 N 200 -150 250 -100
P 2 1 0 0 250 -100 250 100
A 200 100 50 -3599 -2701 1 1 0 N 250 100 200 150
P 2 1 0 0 200 150 -200 150
C -200 100 17 1 1 0 N
C -200 -100 17 1 1 0 N
C 200 -100 17 1 1 0 N
C 200 100 17 1 1 0 N
T 0 25 0 100 0 1 0 PCB
ENDDRAW
ENDDEF

#
# Dev Name: PCB_DP_RECTANGLE-10X20
# Package Name: PCB10X20
# Dev Tech: ''
# Dev Prefix: PCB
# Gate count = 1
#
DEF PCB_DP_RECTANGLE-10X20 PCB 0 40 N N 1 L N
F0 "PCB" -250 200 50 H V L B
F1 "PCB_DP_RECTANGLE-10X20" -240 -240 50 H V L B
F2 "dp_devices-PCB10X20" 0 150 50 H I C C
DRAW
A -200 100 50 -2699 -1801 1 1 0 N -200 150 -250 100
P 2 1 0 0 -250 100 -250 -100
A -200 -100 50 -1799 -901 1 1 0 N -250 -100 -200 -150
P 2 1 0 0 -200 -150 200 -150
A 200 -100 50 -899 -1 1 1 0 N 200 -150 250 -100
P 2 1 0 0 250 -100 250 100
A 200 100 50 -3599 -2701 1 1 0 N 250 100 200 150
P 2 1 0 0 200 150 -200 150
C -200 100 17 1 1 0 N
C -200 -100 17 1 1 0 N
C 200 -100 17 1 1 0 N
C 200 100 17 1 1 0 N
T 0 25 0 100 0 1 0 PCB
ENDDRAW
ENDDEF

#
# Dev Name: PCB_DP_RECTANGLE-15X20
# Package Name: PCB15X20
# Dev Tech: ''
# Dev Prefix: PCB
# Gate count = 1
#
DEF PCB_DP_RECTANGLE-15X20 PCB 0 40 N N 1 L N
F0 "PCB" -250 200 50 H V L B
F1 "PCB_DP_RECTANGLE-15X20" -240 -240 50 H V L B
F2 "dp_devices-PCB15X20" 0 150 50 H I C C
DRAW
A -200 100 50 -2699 -1801 1 1 0 N -200 150 -250 100
P 2 1 0 0 -250 100 -250 -100
A -200 -100 50 -1799 -901 1 1 0 N -250 -100 -200 -150
P 2 1 0 0 -200 -150 200 -150
A 200 -100 50 -899 -1 1 1 0 N 200 -150 250 -100
P 2 1 0 0 250 -100 250 100
A 200 100 50 -3599 -2701 1 1 0 N 250 100 200 150
P 2 1 0 0 200 150 -200 150
C -200 100 17 1 1 0 N
C -200 -100 17 1 1 0 N
C 200 -100 17 1 1 0 N
C 200 100 17 1 1 0 N
T 0 25 0 100 0 1 0 PCB
ENDDRAW
ENDDEF

#
# Dev Name: PCB_DP_RECTANGLE-31X50
# Package Name: DP5031_V1
# Dev Tech: ''
# Dev Prefix: PCB
# Gate count = 1
#
DEF PCB_DP_RECTANGLE-31X50 PCB 0 40 N N 1 L N
F0 "PCB" -250 200 50 H V L B
F1 "PCB_DP_RECTANGLE-31X50" -240 -240 50 H V L B
F2 "dp_devices-DP5031_V1" 0 150 50 H I C C
DRAW
A -200 100 50 -2699 -1801 1 1 0 N -200 150 -250 100
P 2 1 0 0 -250 100 -250 -100
A -200 -100 50 -1799 -901 1 1 0 N -250 -100 -200 -150
P 2 1 0 0 -200 -150 200 -150
A 200 -100 50 -899 -1 1 1 0 N 200 -150 250 -100
P 2 1 0 0 250 -100 250 100
A 200 100 50 -3599 -2701 1 1 0 N 250 100 200 150
P 2 1 0 0 200 150 -200 150
C -200 100 17 1 1 0 N
C -200 -100 17 1 1 0 N
C 200 -100 17 1 1 0 N
C 200 100 17 1 1 0 N
T 0 25 0 100 0 1 0 PCB
ENDDRAW
ENDDEF

#
# Dev Name: PCB_DP_RECTANGLE-37X60
# Package Name: DP6037_V1
# Dev Tech: ''
# Dev Prefix: PCB
# Gate count = 1
#
DEF PCB_DP_RECTANGLE-37X60 PCB 0 40 N N 1 L N
F0 "PCB" -250 200 50 H V L B
F1 "PCB_DP_RECTANGLE-37X60" -240 -240 50 H V L B
F2 "dp_devices-DP6037_V1" 0 150 50 H I C C
DRAW
A -200 100 50 -2699 -1801 1 1 0 N -200 150 -250 100
P 2 1 0 0 -250 100 -250 -100
A -200 -100 50 -1799 -901 1 1 0 N -250 -100 -200 -150
P 2 1 0 0 -200 -150 200 -150
A 200 -100 50 -899 -1 1 1 0 N 200 -150 250 -100
P 2 1 0 0 250 -100 250 100
A 200 100 50 -3599 -2701 1 1 0 N 250 100 200 150
P 2 1 0 0 200 150 -200 150
C -200 100 17 1 1 0 N
C -200 -100 17 1 1 0 N
C 200 -100 17 1 1 0 N
C 200 100 17 1 1 0 N
T 0 25 0 100 0 1 0 PCB
ENDDRAW
ENDDEF

#
# Dev Name: PCB_DP_RECTANGLE-43X70
# Package Name: DP7043_V1
# Dev Tech: ''
# Dev Prefix: PCB
# Gate count = 1
#
DEF PCB_DP_RECTANGLE-43X70 PCB 0 40 N N 1 L N
F0 "PCB" -250 200 50 H V L B
F1 "PCB_DP_RECTANGLE-43X70" -240 -240 50 H V L B
F2 "dp_devices-DP7043_V1" 0 150 50 H I C C
DRAW
A -200 100 50 -2699 -1801 1 1 0 N -200 150 -250 100
P 2 1 0 0 -250 100 -250 -100
A -200 -100 50 -1799 -901 1 1 0 N -250 -100 -200 -150
P 2 1 0 0 -200 -150 200 -150
A 200 -100 50 -899 -1 1 1 0 N 200 -150 250 -100
P 2 1 0 0 250 -100 250 100
A 200 100 50 -3599 -2701 1 1 0 N 250 100 200 150
P 2 1 0 0 200 150 -200 150
C -200 100 17 1 1 0 N
C -200 -100 17 1 1 0 N
C 200 -100 17 1 1 0 N
C 200 100 17 1 1 0 N
T 0 25 0 100 0 1 0 PCB
ENDDRAW
ENDDEF

#
# Dev Name: PCB_DP_RECTANGLE-50X100
# Package Name: DP10050_V1
# Dev Tech: ''
# Dev Prefix: PCB
# Gate count = 1
#
DEF PCB_DP_RECTANGLE-50X100 PCB 0 40 N N 1 L N
F0 "PCB" -250 200 50 H V L B
F1 "PCB_DP_RECTANGLE-50X100" -240 -240 50 H V L B
F2 "dp_devices-DP10050_V1" 0 150 50 H I C C
DRAW
A -200 100 50 -2699 -1801 1 1 0 N -200 150 -250 100
P 2 1 0 0 -250 100 -250 -100
A -200 -100 50 -1799 -901 1 1 0 N -250 -100 -200 -150
P 2 1 0 0 -200 -150 200 -150
A 200 -100 50 -899 -1 1 1 0 N 200 -150 250 -100
P 2 1 0 0 250 -100 250 100
A 200 100 50 -3599 -2701 1 1 0 N 250 100 200 150
P 2 1 0 0 200 150 -200 150
C -200 100 17 1 1 0 N
C -200 -100 17 1 1 0 N
C 200 -100 17 1 1 0 N
C 200 100 17 1 1 0 N
T 0 25 0 100 0 1 0 PCB
ENDDRAW
ENDDEF

#
# Dev Name: PCB_DP_RECTANGLE-56X90
# Package Name: DP9056_V1
# Dev Tech: ''
# Dev Prefix: PCB
# Gate count = 1
#
DEF PCB_DP_RECTANGLE-56X90 PCB 0 40 N N 1 L N
F0 "PCB" -250 200 50 H V L B
F1 "PCB_DP_RECTANGLE-56X90" -240 -240 50 H V L B
F2 "dp_devices-DP9056_V1" 0 150 50 H I C C
DRAW
A -200 100 50 -2699 -1801 1 1 0 N -200 150 -250 100
P 2 1 0 0 -250 100 -250 -100
A -200 -100 50 -1799 -901 1 1 0 N -250 -100 -200 -150
P 2 1 0 0 -200 -150 200 -150
A 200 -100 50 -899 -1 1 1 0 N 200 -150 250 -100
P 2 1 0 0 250 -100 250 100
A 200 100 50 -3599 -2701 1 1 0 N 250 100 200 150
P 2 1 0 0 200 150 -200 150
C -200 100 17 1 1 0 N
C -200 -100 17 1 1 0 N
C 200 -100 17 1 1 0 N
C 200 100 17 1 1 0 N
T 0 25 0 100 0 1 0 PCB
ENDDRAW
ENDDEF

#
# Dev Name: PCB_DP_RECTANGLE-80X49
# Package Name: DP8049_V1
# Dev Tech: ''
# Dev Prefix: PCB
# Gate count = 1
#
DEF PCB_DP_RECTANGLE-80X49 PCB 0 40 N N 1 L N
F0 "PCB" -250 200 50 H V L B
F1 "PCB_DP_RECTANGLE-80X49" -240 -240 50 H V L B
F2 "dp_devices-DP8049_V1" 0 150 50 H I C C
DRAW
A -200 100 50 -2699 -1801 1 1 0 N -200 150 -250 100
P 2 1 0 0 -250 100 -250 -100
A -200 -100 50 -1799 -901 1 1 0 N -250 -100 -200 -150
P 2 1 0 0 -200 -150 200 -150
A 200 -100 50 -899 -1 1 1 0 N 200 -150 250 -100
P 2 1 0 0 250 -100 250 100
A 200 100 50 -3599 -2701 1 1 0 N 250 100 200 150
P 2 1 0 0 200 150 -200 150
C -200 100 17 1 1 0 N
C -200 -100 17 1 1 0 N
C 200 -100 17 1 1 0 N
C 200 100 17 1 1 0 N
T 0 25 0 100 0 1 0 PCB
ENDDRAW
ENDDEF

#
# Dev Name: PCB_DP_RECTANGLE-80X100
# Package Name: DP10080_V1
# Dev Tech: ''
# Dev Prefix: PCB
# Gate count = 1
#
DEF PCB_DP_RECTANGLE-80X100 PCB 0 40 N N 1 L N
F0 "PCB" -250 200 50 H V L B
F1 "PCB_DP_RECTANGLE-80X100" -240 -240 50 H V L B
F2 "dp_devices-DP10080_V1" 0 150 50 H I C C
DRAW
A -200 100 50 -2699 -1801 1 1 0 N -200 150 -250 100
P 2 1 0 0 -250 100 -250 -100
A -200 -100 50 -1799 -901 1 1 0 N -250 -100 -200 -150
P 2 1 0 0 -200 -150 200 -150
A 200 -100 50 -899 -1 1 1 0 N 200 -150 250 -100
P 2 1 0 0 250 -100 250 100
A 200 100 50 -3599 -2701 1 1 0 N 250 100 200 150
P 2 1 0 0 200 150 -200 150
C -200 100 17 1 1 0 N
C -200 -100 17 1 1 0 N
C 200 -100 17 1 1 0 N
C 200 100 17 1 1 0 N
T 0 25 0 100 0 1 0 PCB
ENDDRAW
ENDDEF

#
# Dev Name: PCB_DP_RECTANGLE-85X56
# Package Name: DP8654_V1
# Dev Tech: ''
# Dev Prefix: PCB
# Gate count = 1
#
DEF PCB_DP_RECTANGLE-85X56 PCB 0 40 N N 1 L N
F0 "PCB" -250 200 50 H V L B
F1 "PCB_DP_RECTANGLE-85X56" -240 -240 50 H V L B
F2 "dp_devices-DP8654_V1" 0 150 50 H I C C
DRAW
A -200 100 50 -2699 -1801 1 1 0 N -200 150 -250 100
P 2 1 0 0 -250 100 -250 -100
A -200 -100 50 -1799 -901 1 1 0 N -250 -100 -200 -150
P 2 1 0 0 -200 -150 200 -150
A 200 -100 50 -899 -1 1 1 0 N 200 -150 250 -100
P 2 1 0 0 250 -100 250 100
A 200 100 50 -3599 -2701 1 1 0 N 250 100 200 150
P 2 1 0 0 200 150 -200 150
C -200 100 17 1 1 0 N
C -200 -100 17 1 1 0 N
C 200 -100 17 1 1 0 N
C 200 100 17 1 1 0 N
T 0 25 0 100 0 1 0 PCB
ENDDRAW
ENDDEF

#
# Dev Name: PCB_DP_SQUARE-3X3
# Package Name: DP3030_V1
# Dev Tech: ''
# Dev Prefix: PCB
# Gate count = 1
#
DEF PCB_DP_SQUARE-3X3 PCB 0 40 N N 1 L N
F0 "PCB" -250 200 50 H V L B
F1 "PCB_DP_SQUARE-3X3" -240 -240 50 H V L B
F2 "dp_devices-DP3030_V1" 0 150 50 H I C C
DRAW
A -200 100 50 -2699 -1801 1 1 0 N -200 150 -250 100
P 2 1 0 0 -250 100 -250 -100
A -200 -100 50 -1799 -901 1 1 0 N -250 -100 -200 -150
P 2 1 0 0 -200 -150 200 -150
A 200 -100 50 -899 -1 1 1 0 N 200 -150 250 -100
P 2 1 0 0 250 -100 250 100
A 200 100 50 -3599 -2701 1 1 0 N 250 100 200 150
P 2 1 0 0 200 150 -200 150
C -200 100 17 1 1 0 N
C -200 -100 17 1 1 0 N
C 200 -100 17 1 1 0 N
C 200 100 17 1 1 0 N
T 0 25 0 100 0 1 0 PCB
ENDDRAW
ENDDEF

#
# Dev Name: PCB_DP_SQUARE-4X4
# Package Name: DP4040_V1
# Dev Tech: ''
# Dev Prefix: PCB
# Gate count = 1
#
DEF PCB_DP_SQUARE-4X4 PCB 0 40 N N 1 L N
F0 "PCB" -250 200 50 H V L B
F1 "PCB_DP_SQUARE-4X4" -240 -240 50 H V L B
F2 "dp_devices-DP4040_V1" 0 150 50 H I C C
DRAW
A -200 100 50 -2699 -1801 1 1 0 N -200 150 -250 100
P 2 1 0 0 -250 100 -250 -100
A -200 -100 50 -1799 -901 1 1 0 N -250 -100 -200 -150
P 2 1 0 0 -200 -150 200 -150
A 200 -100 50 -899 -1 1 1 0 N 200 -150 250 -100
P 2 1 0 0 250 -100 250 100
A 200 100 50 -3599 -2701 1 1 0 N 250 100 200 150
P 2 1 0 0 200 150 -200 150
C -200 100 17 1 1 0 N
C -200 -100 17 1 1 0 N
C 200 -100 17 1 1 0 N
C 200 100 17 1 1 0 N
T 0 25 0 100 0 1 0 PCB
ENDDRAW
ENDDEF

#
# Dev Name: PCB_DP_SQUARE-5X5
# Package Name: DP5050_V1
# Dev Tech: ''
# Dev Prefix: PCB
# Gate count = 1
#
DEF PCB_DP_SQUARE-5X5 PCB 0 40 N N 1 L N
F0 "PCB" -250 200 50 H V L B
F1 "PCB_DP_SQUARE-5X5" -240 -240 50 H V L B
F2 "dp_devices-DP5050_V1" 0 150 50 H I C C
DRAW
A -200 100 50 -2699 -1801 1 1 0 N -200 150 -250 100
P 2 1 0 0 -250 100 -250 -100
A -200 -100 50 -1799 -901 1 1 0 N -250 -100 -200 -150
P 2 1 0 0 -200 -150 200 -150
A 200 -100 50 -899 -1 1 1 0 N 200 -150 250 -100
P 2 1 0 0 250 -100 250 100
A 200 100 50 -3599 -2701 1 1 0 N 250 100 200 150
P 2 1 0 0 200 150 -200 150
C -200 100 17 1 1 0 N
C -200 -100 17 1 1 0 N
C 200 -100 17 1 1 0 N
C 200 100 17 1 1 0 N
T 0 25 0 100 0 1 0 PCB
ENDDRAW
ENDDEF

#
# Dev Name: PCB_DP_SQUARE-6X6
# Package Name: DP6060_V1
# Dev Tech: ''
# Dev Prefix: PCB
# Gate count = 1
#
DEF PCB_DP_SQUARE-6X6 PCB 0 40 N N 1 L N
F0 "PCB" -250 200 50 H V L B
F1 "PCB_DP_SQUARE-6X6" -240 -240 50 H V L B
F2 "dp_devices-DP6060_V1" 0 150 50 H I C C
DRAW
A -200 100 50 -2699 -1801 1 1 0 N -200 150 -250 100
P 2 1 0 0 -250 100 -250 -100
A -200 -100 50 -1799 -901 1 1 0 N -250 -100 -200 -150
P 2 1 0 0 -200 -150 200 -150
A 200 -100 50 -899 -1 1 1 0 N 200 -150 250 -100
P 2 1 0 0 250 -100 250 100
A 200 100 50 -3599 -2701 1 1 0 N 250 100 200 150
P 2 1 0 0 200 150 -200 150
C -200 100 17 1 1 0 N
C -200 -100 17 1 1 0 N
C 200 -100 17 1 1 0 N
C 200 100 17 1 1 0 N
T 0 25 0 100 0 1 0 PCB
ENDDRAW
ENDDEF

#
# Dev Name: PCB_DP_SQUARE-7X7
# Package Name: DP7070_V1
# Dev Tech: ''
# Dev Prefix: PCB
# Gate count = 1
#
DEF PCB_DP_SQUARE-7X7 PCB 0 40 N N 1 L N
F0 "PCB" -250 200 50 H V L B
F1 "PCB_DP_SQUARE-7X7" -240 -240 50 H V L B
F2 "dp_devices-DP7070_V1" 0 150 50 H I C C
DRAW
A -200 100 50 -2699 -1801 1 1 0 N -200 150 -250 100
P 2 1 0 0 -250 100 -250 -100
A -200 -100 50 -1799 -901 1 1 0 N -250 -100 -200 -150
P 2 1 0 0 -200 -150 200 -150
A 200 -100 50 -899 -1 1 1 0 N 200 -150 250 -100
P 2 1 0 0 250 -100 250 100
A 200 100 50 -3599 -2701 1 1 0 N 250 100 200 150
P 2 1 0 0 200 150 -200 150
C -200 100 17 1 1 0 N
C -200 -100 17 1 1 0 N
C 200 -100 17 1 1 0 N
C 200 100 17 1 1 0 N
T 0 25 0 100 0 1 0 PCB
ENDDRAW
ENDDEF

#
# Dev Name: PCB_DP_SQUARE-8X8
# Package Name: DP8080_V1
# Dev Tech: ''
# Dev Prefix: PCB
# Gate count = 1
#
DEF PCB_DP_SQUARE-8X8 PCB 0 40 N N 1 L N
F0 "PCB" -250 200 50 H V L B
F1 "PCB_DP_SQUARE-8X8" -240 -240 50 H V L B
F2 "dp_devices-DP8080_V1" 0 150 50 H I C C
DRAW
A -200 100 50 -2699 -1801 1 1 0 N -200 150 -250 100
P 2 1 0 0 -250 100 -250 -100
A -200 -100 50 -1799 -901 1 1 0 N -250 -100 -200 -150
P 2 1 0 0 -200 -150 200 -150
A 200 -100 50 -899 -1 1 1 0 N 200 -150 250 -100
P 2 1 0 0 250 -100 250 100
A 200 100 50 -3599 -2701 1 1 0 N 250 100 200 150
P 2 1 0 0 200 150 -200 150
C -200 100 17 1 1 0 N
C -200 -100 17 1 1 0 N
C 200 -100 17 1 1 0 N
C 200 100 17 1 1 0 N
T 0 25 0 100 0 1 0 PCB
ENDDRAW
ENDDEF

#
# Dev Name: PCB_DP_SQUARE-9X9
# Package Name: PCB9X9
# Dev Tech: ''
# Dev Prefix: PCB
# Gate count = 1
#
DEF PCB_DP_SQUARE-9X9 PCB 0 40 N N 1 L N
F0 "PCB" -250 200 50 H V L B
F1 "PCB_DP_SQUARE-9X9" -240 -240 50 H V L B
F2 "dp_devices-PCB9X9" 0 150 50 H I C C
DRAW
A -200 100 50 -2699 -1801 1 1 0 N -200 150 -250 100
P 2 1 0 0 -250 100 -250 -100
A -200 -100 50 -1799 -901 1 1 0 N -250 -100 -200 -150
P 2 1 0 0 -200 -150 200 -150
A 200 -100 50 -899 -1 1 1 0 N 200 -150 250 -100
P 2 1 0 0 250 -100 250 100
A 200 100 50 -3599 -2701 1 1 0 N 250 100 200 150
P 2 1 0 0 200 150 -200 150
C -200 100 17 1 1 0 N
C -200 -100 17 1 1 0 N
C 200 -100 17 1 1 0 N
C 200 100 17 1 1 0 N
T 0 25 0 100 0 1 0 PCB
ENDDRAW
ENDDEF

#
# Dev Name: PCB_DP_SQUARE-10X10
# Package Name: PCB10X10
# Dev Tech: ''
# Dev Prefix: PCB
# Gate count = 1
#
DEF PCB_DP_SQUARE-10X10 PCB 0 40 N N 1 L N
F0 "PCB" -250 200 50 H V L B
F1 "PCB_DP_SQUARE-10X10" -240 -240 50 H V L B
F2 "dp_devices-PCB10X10" 0 150 50 H I C C
DRAW
A -200 100 50 -2699 -1801 1 1 0 N -200 150 -250 100
P 2 1 0 0 -250 100 -250 -100
A -200 -100 50 -1799 -901 1 1 0 N -250 -100 -200 -150
P 2 1 0 0 -200 -150 200 -150
A 200 -100 50 -899 -1 1 1 0 N 200 -150 250 -100
P 2 1 0 0 250 -100 250 100
A 200 100 50 -3599 -2701 1 1 0 N 250 100 200 150
P 2 1 0 0 200 150 -200 150
C -200 100 17 1 1 0 N
C -200 -100 17 1 1 0 N
C 200 -100 17 1 1 0 N
C 200 100 17 1 1 0 N
T 0 25 0 100 0 1 0 PCB
ENDDRAW
ENDDEF

#
# Dev Name: PCB_DP_SQUARE-15X15
# Package Name: PCB15X15
# Dev Tech: ''
# Dev Prefix: PCB
# Gate count = 1
#
DEF PCB_DP_SQUARE-15X15 PCB 0 40 N N 1 L N
F0 "PCB" -250 200 50 H V L B
F1 "PCB_DP_SQUARE-15X15" -240 -240 50 H V L B
F2 "dp_devices-PCB15X15" 0 150 50 H I C C
DRAW
A -200 100 50 -2699 -1801 1 1 0 N -200 150 -250 100
P 2 1 0 0 -250 100 -250 -100
A -200 -100 50 -1799 -901 1 1 0 N -250 -100 -200 -150
P 2 1 0 0 -200 -150 200 -150
A 200 -100 50 -899 -1 1 1 0 N 200 -150 250 -100
P 2 1 0 0 250 -100 250 100
A 200 100 50 -3599 -2701 1 1 0 N 250 100 200 150
P 2 1 0 0 200 150 -200 150
C -200 100 17 1 1 0 N
C -200 -100 17 1 1 0 N
C 200 -100 17 1 1 0 N
C 200 100 17 1 1 0 N
T 0 25 0 100 0 1 0 PCB
ENDDRAW
ENDDEF

#
# Dev Name: PCB_DP_SQUARE-20X20
# Package Name: PCB20X20
# Dev Tech: ''
# Dev Prefix: PCB
# Gate count = 1
#
DEF PCB_DP_SQUARE-20X20 PCB 0 40 N N 1 L N
F0 "PCB" -250 200 50 H V L B
F1 "PCB_DP_SQUARE-20X20" -240 -240 50 H V L B
F2 "dp_devices-PCB20X20" 0 150 50 H I C C
DRAW
A -200 100 50 -2699 -1801 1 1 0 N -200 150 -250 100
P 2 1 0 0 -250 100 -250 -100
A -200 -100 50 -1799 -901 1 1 0 N -250 -100 -200 -150
P 2 1 0 0 -200 -150 200 -150
A 200 -100 50 -899 -1 1 1 0 N 200 -150 250 -100
P 2 1 0 0 250 -100 250 100
A 200 100 50 -3599 -2701 1 1 0 N 250 100 200 150
P 2 1 0 0 200 150 -200 150
C -200 100 17 1 1 0 N
C -200 -100 17 1 1 0 N
C 200 -100 17 1 1 0 N
C 200 100 17 1 1 0 N
T 0 25 0 100 0 1 0 PCB
ENDDRAW
ENDDEF

#
# Dev Name: PROTO_VIAS_05X05
# Package Name: PROTO_VIAS_05X05
# Dev Tech: ''
# Dev Prefix: 
# Gate count = 0
#
DEF PROTO_VIAS_05X05 ?? 0 40 N N 0 L N
ENDDRAW
ENDDEF

#
# Dev Name: RESISTOR-0402
# Package Name: R402
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF RESISTOR-0402 R 0 40 N N 1 L N
F0 "R" -150 59 50 H V L B
F1 "RESISTOR-0402" -150 -130 50 H V L B
F2 "dp_devices-R402" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -35 100 -35
P 2 1 0 0 100 35 -100 35
P 2 1 0 0 100 -35 100 35
P 2 1 0 0 -100 -35 -100 35
X 1 1 -200 0 100 R 40 40 1 1 P 
X 2 2 200 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: RESISTOR-0603
# Package Name: R603
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF RESISTOR-0603 R 0 40 N N 1 L N
F0 "R" -150 59 50 H V L B
F1 "RESISTOR-0603" -150 -130 50 H V L B
F2 "dp_devices-R603" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -35 100 -35
P 2 1 0 0 100 35 -100 35
P 2 1 0 0 100 -35 100 35
P 2 1 0 0 -100 -35 -100 35
X 1 1 -200 0 100 R 40 40 1 1 P 
X 2 2 200 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: RESISTOR-1206
# Package Name: R1206
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF RESISTOR-1206 R 0 40 N N 1 L N
F0 "R" -150 59 50 H V L B
F1 "RESISTOR-1206" -150 -130 50 H V L B
F2 "dp_devices-R1206" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -35 100 -35
P 2 1 0 0 100 35 -100 35
P 2 1 0 0 100 -35 100 35
P 2 1 0 0 -100 -35 -100 35
X 1 1 -200 0 100 R 40 40 1 1 P 
X 2 2 200 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: RESISTOR-PTH-0.4
# Package Name: RTH025W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF RESISTOR-PTH-0.4 R 0 40 N N 1 L N
F0 "R" -150 59 50 H V L B
F1 "RESISTOR-PTH-0.4" -150 -130 50 H V L B
F2 "dp_devices-RTH025W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -35 100 -35
P 2 1 0 0 100 35 -100 35
P 2 1 0 0 100 -35 100 35
P 2 1 0 0 -100 -35 -100 35
X 1 1 -200 0 100 R 40 40 1 1 P 
X 2 2 200 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: RESISTOR-TO-220-2
# Package Name: TO-220-2
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF RESISTOR-TO-220-2 R 0 40 N N 1 L N
F0 "R" -150 59 50 H V L B
F1 "RESISTOR-TO-220-2" -150 -130 50 H V L B
F2 "dp_devices-TO-220-2" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -35 100 -35
P 2 1 0 0 100 35 -100 35
P 2 1 0 0 100 -35 100 35
P 2 1 0 0 -100 -35 -100 35
X 1 1 -200 0 100 R 40 40 1 1 P 
X 2 2 200 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: RESISTORR805-0805
# Package Name: R805
# Dev Tech: R805
# Dev Prefix: R
# Gate count = 1
#
DEF RESISTORR805-0805 R 0 40 N N 1 L N
F0 "R" -150 59 50 H V L B
F1 "RESISTORR805-0805" -150 -130 50 H V L B
F2 "dp_devices-R805" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -35 100 -35
P 2 1 0 0 100 35 -100 35
P 2 1 0 0 100 -35 100 35
P 2 1 0 0 -100 -35 -100 35
X 1 1 -200 0 100 R 40 40 1 1 P 
X 2 2 200 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: RESISTOR_ARRAY_4
# Package Name: RN8P-4R-CRA06S
# Dev Tech: ''
# Dev Prefix: RN
# Gate count = 4
#
DEF RESISTOR_ARRAY_4 RN 0 40 N N 4 L N
F0 "RN" -150 59 50 H V L B
F1 "RESISTOR_ARRAY_4" -150 -130 50 H V L B
F2 "dp_devices-RN8P-4R-CRA06S" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -35 100 -35
P 2 1 0 0 100 35 -100 35
P 2 1 0 0 100 -35 100 35
P 2 1 0 0 -100 -35 -100 35
X 1 1 -200 0 100 R 40 40 1 1 P 
X 2 8 200 0 100 L 40 40 1 1 P 
P 2 2 0 0 -100 -35 100 -35
P 2 2 0 0 100 35 -100 35
P 2 2 0 0 100 -35 100 35
P 2 2 0 0 -100 -35 -100 35
X 1 2 -200 0 100 R 40 40 2 1 P 
X 2 7 200 0 100 L 40 40 2 1 P 
P 2 3 0 0 -100 -35 100 -35
P 2 3 0 0 100 35 -100 35
P 2 3 0 0 100 -35 100 35
P 2 3 0 0 -100 -35 -100 35
X 1 3 -200 0 100 R 40 40 3 1 P 
X 2 6 200 0 100 L 40 40 3 1 P 
P 2 4 0 0 -100 -35 100 -35
P 2 4 0 0 100 35 -100 35
P 2 4 0 0 100 -35 100 35
P 2 4 0 0 -100 -35 -100 35
X 1 4 -200 0 100 R 40 40 4 1 P 
X 2 5 200 0 100 L 40 40 4 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: RESISTOR_ARRAY_8
# Package Name: CAT16-F8/CAT16-J8
# Dev Tech: ''
# Dev Prefix: RN
# Gate count = 8
#
DEF RESISTOR_ARRAY_8 RN 0 40 N N 8 L N
F0 "RN" -150 59 50 H V L B
F1 "RESISTOR_ARRAY_8" -150 -130 50 H V L B
F2 "dp_devices-CAT16-F8/CAT16-J8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -35 100 -35
P 2 1 0 0 100 35 -100 35
P 2 1 0 0 100 -35 100 35
P 2 1 0 0 -100 -35 -100 35
X 1 1 -200 0 100 R 40 40 1 1 P 
X 2 16 200 0 100 L 40 40 1 1 P 
P 2 2 0 0 -100 -35 100 -35
P 2 2 0 0 100 35 -100 35
P 2 2 0 0 100 -35 100 35
P 2 2 0 0 -100 -35 -100 35
X 1 2 -200 0 100 R 40 40 2 1 P 
X 2 15 200 0 100 L 40 40 2 1 P 
P 2 3 0 0 -100 -35 100 -35
P 2 3 0 0 100 35 -100 35
P 2 3 0 0 100 -35 100 35
P 2 3 0 0 -100 -35 -100 35
X 1 3 -200 0 100 R 40 40 3 1 P 
X 2 14 200 0 100 L 40 40 3 1 P 
P 2 4 0 0 -100 -35 100 -35
P 2 4 0 0 100 35 -100 35
P 2 4 0 0 100 -35 100 35
P 2 4 0 0 -100 -35 -100 35
X 1 4 -200 0 100 R 40 40 4 1 P 
X 2 13 200 0 100 L 40 40 4 1 P 
P 2 5 0 0 -100 -35 100 -35
P 2 5 0 0 100 35 -100 35
P 2 5 0 0 100 -35 100 35
P 2 5 0 0 -100 -35 -100 35
X 1 5 -200 0 100 R 40 40 5 1 P 
X 2 12 200 0 100 L 40 40 5 1 P 
P 2 6 0 0 -100 -35 100 -35
P 2 6 0 0 100 35 -100 35
P 2 6 0 0 100 -35 100 35
P 2 6 0 0 -100 -35 -100 35
X 1 6 -200 0 100 R 40 40 6 1 P 
X 2 11 200 0 100 L 40 40 6 1 P 
P 2 7 0 0 -100 -35 100 -35
P 2 7 0 0 100 35 -100 35
P 2 7 0 0 100 -35 100 35
P 2 7 0 0 -100 -35 -100 35
X 1 7 -200 0 100 R 40 40 7 1 P 
X 2 10 200 0 100 L 40 40 7 1 P 
P 2 8 0 0 -100 -35 100 -35
P 2 8 0 0 100 35 -100 35
P 2 8 0 0 100 -35 100 35
P 2 8 0 0 -100 -35 -100 35
X 1 8 -200 0 100 R 40 40 8 1 P 
X 2 9 200 0 100 L 40 40 8 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: SUPPLY_+3V3
# Dev Tech: ''
# Dev Prefix: +3V3
# Gate count = 1
#
DEF SUPPLY_+3V3 +3V3 0 40 N N 1 L N
F0 "+3V3" 0 0 50 H V L B
F1 "SUPPLY_+3V3" 0 100 50 H V L B
DRAW
P 2 1 0 0 50 25 0 100
P 2 1 0 0 0 100 -50 25
X +3V3 ~ 0 0 100 U 40 40 1 1 w 
ENDDRAW
ENDDEF

#
# Dev Name: SUPPLY_+5V
# Dev Tech: ''
# Dev Prefix: +5V
# Gate count = 1
#
DEF SUPPLY_+5V +5V 0 40 N N 1 L N
F0 "+5V" 0 0 50 H V L B
F1 "SUPPLY_+5V" 0 100 50 H V L B
DRAW
P 2 1 0 0 50 25 0 100
P 2 1 0 0 0 100 -50 25
X +5V ~ 0 0 100 U 40 40 1 1 w 
ENDDRAW
ENDDEF

#
# Dev Name: SUPPLY_+12V
# Dev Tech: ''
# Dev Prefix: +12V
# Gate count = 1
#
DEF SUPPLY_+12V +12V 0 40 N N 1 L N
F0 "+12V" 0 0 50 H V L B
F1 "SUPPLY_+12V" 0 100 50 H V L B
DRAW
P 2 1 0 0 50 25 0 100
P 2 1 0 0 0 100 -50 25
X +12V ~ 0 0 100 U 40 40 1 1 w 
ENDDRAW
ENDDEF

#
# Dev Name: SUPPLY_-5V
# Dev Tech: ''
# Dev Prefix: -5V
# Gate count = 1
#
DEF SUPPLY_-5V -5V 0 40 N N 1 L N
F0 "-5V" 0 0 50 H V L B
F1 "SUPPLY_-5V" 0 100 50 H V L B
DRAW
P 2 1 0 0 50 25 0 100
P 2 1 0 0 0 100 -50 25
X -5V ~ 0 0 100 U 40 40 1 1 w 
ENDDRAW
ENDDEF

#
# Dev Name: SUPPLY_-12V
# Dev Tech: ''
# Dev Prefix: -12V
# Gate count = 1
#
DEF SUPPLY_-12V -12V 0 40 N N 1 L N
F0 "-12V" 0 0 50 H V L B
F1 "SUPPLY_-12V" 0 100 50 H V L B
DRAW
P 2 1 0 0 50 25 0 100
P 2 1 0 0 0 100 -50 25
X -12V ~ 0 0 100 U 40 40 1 1 w 
ENDDRAW
ENDDEF

#
# Dev Name: SUPPLY_GND
# Dev Tech: ''
# Dev Prefix: GND
# Gate count = 1
#
DEF SUPPLY_GND GND 0 40 N N 1 L N
F0 "GND" 0 0 50 H V L B
F1 "SUPPLY_GND" -60 -80 50 H V L B
DRAW
P 2 1 0 0 50 0 -50 0
X GND ~ 0 100 100 D 40 40 1 1 w 
ENDDRAW
ENDDEF

#
# Dev Name: SUPPLY_VUSB
# Dev Tech: ''
# Dev Prefix: VUSB
# Gate count = 1
#
DEF SUPPLY_VUSB VUSB 0 40 N N 1 L N
F0 "VUSB" 0 0 50 H V L B
F1 "SUPPLY_VUSB" 0 100 50 H V L B
DRAW
P 2 1 0 0 50 25 0 100
P 2 1 0 0 0 100 -50 25
X VUSB ~ 0 0 100 U 40 40 1 1 w 
ENDDRAW
ENDDEF

#
# Dev Name: SW_MEMBRANE
# Package Name: SW_MEMBRANE
# Dev Tech: ''
# Dev Prefix: SW
# Gate count = 1
#
DEF SW_MEMBRANE SW 0 40 N N 1 L N
F0 "SW" -100 200 50 H V L B
F1 "SW_MEMBRANE" -100 100 50 H V L B
F2 "dp_devices-SW_MEMBRANE" 0 150 50 H I C C
DRAW
P 2 1 0 0 75 -100 100 -100
P 2 1 0 0 75 75 75 25
P 2 1 0 0 -75 75 -75 25
P 2 1 0 0 75 75 0 75
P 2 1 0 0 0 75 -75 75
P 2 1 0 0 0 0 0 -25
P 2 1 0 0 0 -50 0 -75
P 2 1 0 0 0 75 0 25
P 2 1 0 0 -100 -100 75 -50
C -100 -100 5 1 1 0 F
C 100 -100 5 1 1 0 F
X 1 P$1 -200 -100 100 R 40 40 1 1 P 
X 2 P$2 200 -100 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: SW_PUSH_DPDT
# Package Name: SW_PUSH_BUTTON_MINI
# Dev Tech: ''
# Dev Prefix: SW
# Gate count = 1
#
DEF SW_PUSH_DPDT SW 0 40 N N 1 L N
F0 "SW" -200 300 50 H V L B
F1 "SW_PUSH_DPDT" 0 0 50 H V L B
F2 "dp_devices-SW_PUSH_BUTTON_MINI" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 100 0 150
P 2 1 0 0 0 150 100 200
P 2 1 0 0 -100 -200 0 -150
P 2 1 0 0 0 -150 100 -100
P 2 1 0 0 0 150 0 -150
X COM1 2 -200 100 100 R 40 40 1 1 P 
X COM2 5 -200 -200 100 R 40 40 1 1 P 
X NC1 1 200 200 100 L 40 40 1 1 P I
X NC2 4 200 -100 100 L 40 40 1 1 P I
X NO1 3 200 0 100 L 40 40 1 1 P I
X NO2 6 200 -300 100 L 40 40 1 1 P I
ENDDRAW
ENDDEF

#
# Dev Name: SW_SLIDE
# Package Name: SLIDE_SWITCH_SMD
# Dev Tech: ''
# Dev Prefix: SW
# Gate count = 1
#
DEF SW_SLIDE SW 0 40 N N 1 L N
F0 "SW" -300 200 50 H V L B
F1 "SW_SLIDE" 0 0 50 H V L B
F2 "dp_devices-SLIDE_SWITCH_SMD" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 0 0 100
X COM COM -300 0 100 R 40 40 1 1 P 
X NC NC 100 100 100 L 40 40 1 1 P I
X NO NO 100 -100 100 L 40 40 1 1 P I
ENDDRAW
ENDDEF

#
# Dev Name: SW_TACT_2P-3X6
# Package Name: SW_TACT_3X6
# Dev Tech: ''
# Dev Prefix: SW
# Gate count = 1
#
DEF SW_TACT_2P-3X6 SW 0 40 N N 1 L N
F0 "SW" -100 300 50 H V L B
F1 "SW_TACT_2P-3X6" -100 200 50 H V L B
F2 "dp_devices-SW_TACT_3X6" 0 150 50 H I C C
DRAW
P 2 1 0 0 75 0 100 0
P 2 1 0 0 75 175 75 125
P 2 1 0 0 -75 175 -75 125
P 2 1 0 0 75 175 0 175
P 2 1 0 0 0 175 -75 175
P 2 1 0 0 0 100 0 75
P 2 1 0 0 0 50 0 25
P 2 1 0 0 0 175 0 125
P 2 1 0 0 -100 0 75 50
C -100 0 5 1 1 0 F
C 100 0 5 1 1 0 F
X 1 1 -200 0 100 R 40 40 1 1 P 
X 3 2 200 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: SW_TACT_4P
# Package Name: SW_TACT_SMALL
# Dev Tech: ''
# Dev Prefix: SW
# Gate count = 1
#
DEF SW_TACT_4P SW 0 40 N N 1 L N
F0 "SW" -100 300 50 H V L B
F1 "SW_TACT_4P" -100 200 50 H V L B
F2 "dp_devices-SW_TACT_SMALL" 0 150 50 H I C C
DRAW
P 2 1 0 0 75 0 100 0
P 2 1 0 0 75 175 75 125
P 2 1 0 0 -75 175 -75 125
P 2 1 0 0 75 175 0 175
P 2 1 0 0 0 175 -75 175
P 2 1 0 0 0 100 0 75
P 2 1 0 0 0 50 0 25
P 2 1 0 0 0 175 0 125
P 2 1 0 0 100 -100 100 0
P 2 1 0 0 -100 -100 -100 0
P 2 1 0 0 -100 0 75 50
C -100 0 5 1 1 0 F
C 100 0 5 1 1 0 F
X 1 1 -200 0 100 R 40 40 1 1 P 
X 2 2 -200 -100 100 R 40 40 1 1 P 
X 3 3 200 0 100 L 40 40 1 1 P 
X 4 4 200 -100 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: TRANSISTOR_BJT_NPN-SOT-23-BCE
# Package Name: SOT-23
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF TRANSISTOR_BJT_NPN-SOT-23-BCE Q 0 40 N N 1 L N
F0 "Q" -400 300 50 H V L B
F1 "TRANSISTOR_BJT_NPN-SOT-23-BCE" -400 200 50 H V L B
F2 "dp_devices-SOT-23" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: TRANSISTOR_BJT_NPN-SOT-23-BEC
# Package Name: SOT-23
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF TRANSISTOR_BJT_NPN-SOT-23-BEC Q 0 40 N N 1 L N
F0 "Q" -400 300 50 H V L B
F1 "TRANSISTOR_BJT_NPN-SOT-23-BEC" -400 200 50 H V L B
F2 "dp_devices-SOT-23" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 2 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: TRANSISTOR_BJT_NPN-SOT-23-EBC
# Package Name: SOT-23
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF TRANSISTOR_BJT_NPN-SOT-23-EBC Q 0 40 N N 1 L N
F0 "Q" -400 300 50 H V L B
F1 "TRANSISTOR_BJT_NPN-SOT-23-EBC" -400 200 50 H V L B
F2 "dp_devices-SOT-23" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: TRANSISTOR_BJT_NPN-TO-92-EBC
# Package Name: TO-92
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF TRANSISTOR_BJT_NPN-TO-92-EBC Q 0 40 N N 1 L N
F0 "Q" -400 300 50 H V L B
F1 "TRANSISTOR_BJT_NPN-TO-92-EBC" -400 200 50 H V L B
F2 "dp_devices-TO-92" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: TRANSISTOR_BJT_NPN-TO-92-ECB
# Package Name: TO-92
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF TRANSISTOR_BJT_NPN-TO-92-ECB Q 0 40 N N 1 L N
F0 "Q" -400 300 50 H V L B
F1 "TRANSISTOR_BJT_NPN-TO-92-ECB" -400 200 50 H V L B
F2 "dp_devices-TO-92" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 3 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: TRANSISTOR_BJT_PNP-SOT-23-BCE
# Package Name: SOT-23
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF TRANSISTOR_BJT_PNP-SOT-23-BCE Q 0 40 N N 1 L N
F0 "Q" -400 300 50 H V L B
F1 "TRANSISTOR_BJT_PNP-SOT-23-BCE" -400 200 50 H V L B
F2 "dp_devices-SOT-23" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 -200 100 U 40 40 1 1 P 
X E 3 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: TRANSISTOR_BJT_PNP-SOT-23-BEC
# Package Name: SOT-23
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF TRANSISTOR_BJT_PNP-SOT-23-BEC Q 0 40 N N 1 L N
F0 "Q" -400 300 50 H V L B
F1 "TRANSISTOR_BJT_PNP-SOT-23-BEC" -400 200 50 H V L B
F2 "dp_devices-SOT-23" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 2 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: TRANSISTOR_BJT_PNP-SOT-23-EBC
# Package Name: SOT-23
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF TRANSISTOR_BJT_PNP-SOT-23-EBC Q 0 40 N N 1 L N
F0 "Q" -400 300 50 H V L B
F1 "TRANSISTOR_BJT_PNP-SOT-23-EBC" -400 200 50 H V L B
F2 "dp_devices-SOT-23" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: TRANSISTOR_BJT_PNP-TO-92-EBC
# Package Name: TO-92
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF TRANSISTOR_BJT_PNP-TO-92-EBC Q 0 40 N N 1 L N
F0 "Q" -400 300 50 H V L B
F1 "TRANSISTOR_BJT_PNP-TO-92-EBC" -400 200 50 H V L B
F2 "dp_devices-TO-92" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: TRANSISTOR_BJT_PNP-TO-92-ECB
# Package Name: TO-92
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF TRANSISTOR_BJT_PNP-TO-92-ECB Q 0 40 N N 1 L N
F0 "Q" -400 300 50 H V L B
F1 "TRANSISTOR_BJT_PNP-TO-92-ECB" -400 200 50 H V L B
F2 "dp_devices-TO-92" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 3 -100 0 100 R 40 40 1 1 P 
X C 2 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: TRANSISTOR_FET-N
# Package Name: SOT-23
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF TRANSISTOR_FET-N Q 0 40 N N 1 L N
F0 "Q" -400 100 50 H V L B
F1 "TRANSISTOR_FET-N" -400 0 50 H V L B
F2 "dp_devices-SOT-23" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 -200 0 200
P 2 1 0 0 -70 -100 -100 -70
P 2 1 0 0 -70 -100 -100 -130
T 0 135 235 70 0 1 0 D
T 0 135 -165 70 0 1 0 S
T 0 -165 -165 70 0 1 0 G
X D 3 200 100 200 L 40 40 1 1 B 
X G 1 -200 -100 200 R 40 40 1 1 B 
X S 2 200 -100 200 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: TRANSISTOR_FET_BS170-SOT-23
# Package Name: SOT-23
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF TRANSISTOR_FET_BS170-SOT-23 Q 0 40 N N 1 L N
F0 "Q" -450 100 50 H V L B
F1 "TRANSISTOR_FET_BS170-SOT-23" -450 0 50 H V L B
F2 "dp_devices-SOT-23" 0 150 50 H I C C
DRAW
P 6 1 1 0     150 20 130 -10 130 -10 170 -10 170 -10 150 20 F
P 6 1 1 0     40 0 80 30 80 30 80 -30 80 -30 40 0 F
P 2 1 0 0 30 30 30 0
P 2 1 0 0 30 0 30 -30
P 2 1 0 0 30 125 30 100
P 2 1 0 0 30 100 30 75
P 2 1 0 0 30 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 30 -75 30 -100
P 2 1 0 0 30 -100 30 -125
P 2 1 0 0 0 100 0 -100
P 2 1 0 0 100 -100 30 -100
P 2 1 0 0 150 100 150 20
P 2 1 0 0 150 20 150 -100
P 2 1 0 0 100 -100 150 -100
P 2 1 0 0 30 100 150 100
P 2 1 0 0 180 30 170 20
P 2 1 0 0 170 20 150 20
P 2 1 0 0 150 20 130 20
P 2 1 0 0 130 20 120 10
C 100 -100 14 1 1 0 N
C 100 100 14 1 1 0 N
X D 3 100 200 100 D 40 40 1 1 P 
X G 1 -100 -100 100 R 40 40 1 1 P 
X S 2 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: TRANSISTOR_FET_TSM2301CX
# Package Name: SOT-23
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF TRANSISTOR_FET_TSM2301CX Q 0 40 N N 1 L N
F0 "Q" -450 100 50 H V L B
F1 "TRANSISTOR_FET_TSM2301CX" -450 0 50 H V L B
F2 "dp_devices-SOT-23" 0 150 50 H I C C
DRAW
P 6 1 1 0     150 -20 170 10 170 10 130 10 130 10 150 -20 F
P 6 1 1 0     80 0 40 -30 40 -30 40 30 40 30 80 0 F
P 2 1 0 0 30 30 30 0
P 2 1 0 0 30 0 30 -30
P 2 1 0 0 30 125 30 100
P 2 1 0 0 30 100 30 75
P 2 1 0 0 30 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 30 -75 30 -100
P 2 1 0 0 30 -100 30 -125
P 2 1 0 0 0 100 0 -100
P 2 1 0 0 100 -100 30 -100
P 2 1 0 0 150 100 150 -20
P 2 1 0 0 150 -20 150 -100
P 2 1 0 0 100 -100 150 -100
P 2 1 0 0 30 100 150 100
P 2 1 0 0 120 -30 130 -20
P 2 1 0 0 130 -20 150 -20
P 2 1 0 0 150 -20 170 -20
P 2 1 0 0 170 -20 180 -10
C 100 -100 14 1 1 0 N
C 100 100 14 1 1 0 N
X D 3 100 200 100 D 40 40 1 1 P 
X G 1 -100 -100 100 R 40 40 1 1 P 
X S 2 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: TRIMMER-3306F
# Package Name: TRIMMER_3306F
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF TRIMMER-3306F R 0 40 N N 1 L N
F0 "R" -150 159 50 H V L B
F1 "TRIMMER-3306F" -150 70 50 H V L B
F2 "dp_devices-TRIMMER_3306F" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -35 100 -35
P 2 1 0 0 100 35 -100 35
P 2 1 0 0 100 -35 100 35
P 2 1 0 0 -100 -35 -100 35
P 2 1 0 0 0 -50 -40 -100
P 2 1 0 0 0 -50 40 -100
P 2 1 0 0 40 -100 -40 -100
T 0 -115 -45 50 0 1 0 1
T 0 -35 -135 50 0 1 0 2
T 0 145 -45 50 0 1 0 3
X 1 1 -200 0 100 R 40 40 1 1 P 
X 2 2 0 -200 100 U 40 40 1 1 P 
X 3 3 200 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: TRIMMER-3362P
# Package Name: TRIMMER_3362P
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF TRIMMER-3362P R 0 40 N N 1 L N
F0 "R" -150 159 50 H V L B
F1 "TRIMMER-3362P" -150 70 50 H V L B
F2 "dp_devices-TRIMMER_3362P" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -35 100 -35
P 2 1 0 0 100 35 -100 35
P 2 1 0 0 100 -35 100 35
P 2 1 0 0 -100 -35 -100 35
P 2 1 0 0 0 -50 -40 -100
P 2 1 0 0 0 -50 40 -100
P 2 1 0 0 40 -100 -40 -100
T 0 -115 -45 50 0 1 0 1
T 0 -35 -135 50 0 1 0 2
T 0 145 -45 50 0 1 0 3
X 1 1 -200 0 100 R 40 40 1 1 P 
X 2 2 0 -200 100 U 40 40 1 1 P 
X 3 3 200 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: VREG_3PINS-D2PAK
# Package Name: D2PAK
# Dev Tech: ''
# Dev Prefix: VREG
# Gate count = 1
#
DEF VREG_3PINS-D2PAK VREG 0 40 N N 1 L N
F0 "VREG" -300 230 50 H V L B
F1 "VREG_3PINS-D2PAK" -300 140 50 H V L B
F2 "dp_devices-D2PAK" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 100 300 100
P 2 1 0 0 300 100 300 -200
P 2 1 0 0 300 -200 -300 -200
P 2 1 0 0 -300 -200 -300 100
T 0 9 -137 66 0 1 0 GND
X GND 2 0 -300 100 U 40 40 1 1 B 
X VIN 1 -400 0 100 R 40 40 1 1 B 
X VOUT 3 400 0 100 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: VREG_3PINS-DPAK
# Package Name: DPAK
# Dev Tech: ''
# Dev Prefix: VREG
# Gate count = 1
#
DEF VREG_3PINS-DPAK VREG 0 40 N N 1 L N
F0 "VREG" -300 230 50 H V L B
F1 "VREG_3PINS-DPAK" -300 140 50 H V L B
F2 "dp_devices-DPAK" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 100 300 100
P 2 1 0 0 300 100 300 -200
P 2 1 0 0 300 -200 -300 -200
P 2 1 0 0 -300 -200 -300 100
T 0 9 -137 66 0 1 0 GND
X GND 1 0 -300 100 U 40 40 1 1 B 
X VIN 3 -400 0 100 R 40 40 1 1 B 
X VOUT 2 400 0 100 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: VREG_3PINS-SOT-223
# Package Name: SOT-223
# Dev Tech: ''
# Dev Prefix: VREG
# Gate count = 1
#
DEF VREG_3PINS-SOT-223 VREG 0 40 N N 1 L N
F0 "VREG" -300 230 50 H V L B
F1 "VREG_3PINS-SOT-223" -300 140 50 H V L B
F2 "dp_devices-SOT-223" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 100 300 100
P 2 1 0 0 300 100 300 -200
P 2 1 0 0 300 -200 -300 -200
P 2 1 0 0 -300 -200 -300 100
T 0 9 -137 66 0 1 0 GND
X GND 1 0 -300 100 U 40 40 1 1 B 
X VIN 3 -400 0 100 R 40 40 1 1 B 
X VOUT 2 400 0 100 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: VREG_3PINS-TO-220
# Package Name: TO-220V
# Dev Tech: ''
# Dev Prefix: VREG
# Gate count = 1
#
DEF VREG_3PINS-TO-220 VREG 0 40 N N 1 L N
F0 "VREG" -300 230 50 H V L B
F1 "VREG_3PINS-TO-220" -300 140 50 H V L B
F2 "dp_devices-TO-220V" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 100 300 100
P 2 1 0 0 300 100 300 -200
P 2 1 0 0 300 -200 -300 -200
P 2 1 0 0 -300 -200 -300 100
T 0 9 -137 66 0 1 0 GND
X GND 1 0 -300 100 U 40 40 1 1 B 
X VIN 3 -400 0 100 R 40 40 1 1 B 
X VOUT 2 400 0 100 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: VREG_3PINS_ADJ-LM317T-TO-220VA
# Package Name: TO-220V
# Dev Tech: LM317T
# Dev Prefix: VREG
# Gate count = 1
#
DEF VREG_3PINS_ADJ-LM317T-TO-220VA VREG 0 40 N N 1 L N
F0 "VREG" -300 230 50 H V L B
F1 "VREG_3PINS_ADJ-LM317T-TO-220VA" -300 140 50 H V L B
F2 "dp_devices-TO-220V" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 100 300 100
P 2 1 0 0 300 100 300 -200
P 2 1 0 0 300 -200 -300 -200
P 2 1 0 0 -300 -200 -300 100
T 0 9 -137 66 0 1 0 ADJ
X ADJ 1 0 -300 100 U 40 40 1 1 W 
X VIN 3 -400 0 100 R 40 40 1 1 W 
X VOUT 2 400 0 100 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: VREG_3PINS_ADJ-LM337T-TO-220VB
# Package Name: TO-220V
# Dev Tech: LM337T
# Dev Prefix: VREG
# Gate count = 1
#
DEF VREG_3PINS_ADJ-LM337T-TO-220VB VREG 0 40 N N 1 L N
F0 "VREG" -300 230 50 H V L B
F1 "VREG_3PINS_ADJ-LM337T-TO-220VB" -300 140 50 H V L B
F2 "dp_devices-TO-220V" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 100 300 100
P 2 1 0 0 300 100 300 -200
P 2 1 0 0 300 -200 -300 -200
P 2 1 0 0 -300 -200 -300 100
T 0 9 -137 66 0 1 0 ADJ
X ADJ 1 0 -300 100 U 40 40 1 1 W 
X VIN 2 -400 0 100 R 40 40 1 1 W 
X VOUT 3 400 0 100 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: VREG_5PINS-SOT-23-5
# Package Name: SOT-23-5
# Dev Tech: ''
# Dev Prefix: VREG
# Gate count = 1
#
DEF VREG_5PINS-SOT-23-5 VREG 0 40 N N 1 L N
F0 "VREG" -300 325 50 H V L B
F1 "VREG_5PINS-SOT-23-5" -300 -400 50 H V L B
F2 "dp_devices-SOT-23-5" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 300 300 300
P 2 1 0 0 300 300 300 -300
P 2 1 0 0 300 -300 -300 -300
P 2 1 0 0 -300 -300 -300 300
X BYP 4 500 -200 200 L 40 40 1 1 B 
X EN 3 -500 -200 200 R 40 40 1 1 B 
X GND 2 -500 0 200 R 40 40 1 1 B 
X IN 1 -500 200 200 R 40 40 1 1 B 
X OUT 5 500 200 200 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: ZENERSOD-123
# Package Name: SOD-123
# Dev Tech: ''
# Dev Prefix: ZD
# Gate count = 1
#
DEF ZENERSOD-123 ZD 0 40 N N 1 L N
F0 "ZD" -100 75 50 H V L B
F1 "ZENERSOD-123" -100 -153 50 H V L B
F2 "dp_devices-SOD-123" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 -50 50 0
P 2 1 0 0 50 0 -50 50
P 2 1 0 0 50 50 50 0
P 2 1 0 0 -50 50 -50 -50
P 2 1 0 0 50 0 50 -50
P 2 1 0 0 50 -50 20 -50
X A A -100 0 100 R 40 40 1 1 P 
X C C 100 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: ZENERSOD-323F
# Package Name: SOD-323F
# Dev Tech: ''
# Dev Prefix: ZD
# Gate count = 1
#
DEF ZENERSOD-323F ZD 0 40 N N 1 L N
F0 "ZD" -100 75 50 H V L B
F1 "ZENERSOD-323F" -100 -153 50 H V L B
F2 "dp_devices-SOD-323F" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 -50 50 0
P 2 1 0 0 50 0 -50 50
P 2 1 0 0 50 50 50 0
P 2 1 0 0 -50 50 -50 -50
P 2 1 0 0 50 0 50 -50
P 2 1 0 0 50 -50 20 -50
X A A -100 0 100 R 40 40 1 1 P 
X C C 100 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#End Library
