// Seed: 1993755827
module module_0 (
    input tri0 id_0,
    output wire id_1,
    input wire id_2,
    output supply0 id_3,
    input tri1 id_4
);
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input wor id_2,
    input wor id_3,
    input uwire id_4,
    output supply1 id_5,
    output tri1 id_6,
    input wor id_7,
    output wor id_8,
    input supply1 id_9,
    input tri0 id_10,
    output wor id_11,
    input tri0 id_12,
    input wire id_13
);
  wire id_15;
  module_0(
      id_0, id_11, id_4, id_6, id_9
  );
endmodule
