library ieee;

use ieee.std_logic_1164.all;

entity memory is 

	port(
	
		clk : in std_logic;
		
		abus : in std_logic_vector (31 downto 0);
	
		dbus : inout std_logic_vector (31 downto 0);
	);

end;

architecture memory_behave of memory is 
begin
end;