{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 23 15:18:27 2024 " "Info: Processing started: Fri Feb 23 15:18:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off minutos -c minutos --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off minutos -c minutos --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "temporizador:inst1\|inst11~latch " "Warning: Node \"temporizador:inst1\|inst11~latch\" is a latch" {  } { { "../Practica_3/temporizador.bdf" "" { Schematic "E:/Proyecto/Practica_3/temporizador.bdf" { { 88 1072 1136 168 "inst11" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "minutos.bdf" "" { Schematic "E:/Proyecto/Practica_4/minutos.bdf" { { 40 80 248 56 "CLOCK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK register temporizador:inst1\|74161:inst1\|f74161:sub\|110 register temporizador:inst1\|74160:inst6\|8 310.75 MHz 3.218 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 310.75 MHz between source register \"temporizador:inst1\|74161:inst1\|f74161:sub\|110\" and destination register \"temporizador:inst1\|74160:inst6\|8\" (period= 3.218 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.004 ns + Longest register register " "Info: + Longest register to register delay is 3.004 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temporizador:inst1\|74161:inst1\|f74161:sub\|110 1 REG LCFF_X47_Y23_N13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y23_N13; Fanout = 4; REG Node = 'temporizador:inst1\|74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { temporizador:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.410 ns) 0.747 ns temporizador:inst1\|74160:inst2\|45~0 2 COMB LCCOMB_X47_Y23_N4 1 " "Info: 2: + IC(0.337 ns) + CELL(0.410 ns) = 0.747 ns; Loc. = LCCOMB_X47_Y23_N4; Fanout = 1; COMB Node = 'temporizador:inst1\|74160:inst2\|45~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { temporizador:inst1|74161:inst1|f74161:sub|110 temporizador:inst1|74160:inst2|45~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.275 ns) 1.275 ns temporizador:inst1\|74160:inst2\|45 3 COMB LCCOMB_X47_Y23_N22 6 " "Info: 3: + IC(0.253 ns) + CELL(0.275 ns) = 1.275 ns; Loc. = LCCOMB_X47_Y23_N22; Fanout = 6; COMB Node = 'temporizador:inst1\|74160:inst2\|45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { temporizador:inst1|74160:inst2|45~0 temporizador:inst1|74160:inst2|45 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 1.681 ns temporizador:inst1\|74160:inst4\|45~0 4 COMB LCCOMB_X47_Y23_N0 6 " "Info: 4: + IC(0.256 ns) + CELL(0.150 ns) = 1.681 ns; Loc. = LCCOMB_X47_Y23_N0; Fanout = 6; COMB Node = 'temporizador:inst1\|74160:inst4\|45~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { temporizador:inst1|74160:inst2|45 temporizador:inst1|74160:inst4|45~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 2.093 ns temporizador:inst1\|74160:inst5\|45 5 COMB LCCOMB_X47_Y23_N10 5 " "Info: 5: + IC(0.262 ns) + CELL(0.150 ns) = 2.093 ns; Loc. = LCCOMB_X47_Y23_N10; Fanout = 5; COMB Node = 'temporizador:inst1\|74160:inst5\|45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { temporizador:inst1|74160:inst4|45~0 temporizador:inst1|74160:inst5|45 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.150 ns) 2.920 ns temporizador:inst1\|74160:inst6\|8~0 6 COMB LCCOMB_X49_Y23_N26 1 " "Info: 6: + IC(0.677 ns) + CELL(0.150 ns) = 2.920 ns; Loc. = LCCOMB_X49_Y23_N26; Fanout = 1; COMB Node = 'temporizador:inst1\|74160:inst6\|8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { temporizador:inst1|74160:inst5|45 temporizador:inst1|74160:inst6|8~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.004 ns temporizador:inst1\|74160:inst6\|8 7 REG LCFF_X49_Y23_N27 4 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.004 ns; Loc. = LCFF_X49_Y23_N27; Fanout = 4; REG Node = 'temporizador:inst1\|74160:inst6\|8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { temporizador:inst1|74160:inst6|8~0 temporizador:inst1|74160:inst6|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.219 ns ( 40.58 % ) " "Info: Total cell delay = 1.219 ns ( 40.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.785 ns ( 59.42 % ) " "Info: Total interconnect delay = 1.785 ns ( 59.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.004 ns" { temporizador:inst1|74161:inst1|f74161:sub|110 temporizador:inst1|74160:inst2|45~0 temporizador:inst1|74160:inst2|45 temporizador:inst1|74160:inst4|45~0 temporizador:inst1|74160:inst5|45 temporizador:inst1|74160:inst6|8~0 temporizador:inst1|74160:inst6|8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.004 ns" { temporizador:inst1|74161:inst1|f74161:sub|110 {} temporizador:inst1|74160:inst2|45~0 {} temporizador:inst1|74160:inst2|45 {} temporizador:inst1|74160:inst4|45~0 {} temporizador:inst1|74160:inst5|45 {} temporizador:inst1|74160:inst6|8~0 {} temporizador:inst1|74160:inst6|8 {} } { 0.000ns 0.337ns 0.253ns 0.256ns 0.262ns 0.677ns 0.000ns } { 0.000ns 0.410ns 0.275ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.640 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 2.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "minutos.bdf" "" { Schematic "E:/Proyecto/Practica_4/minutos.bdf" { { 40 80 248 56 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK~clkctrl 2 COMB CLKCTRL_G11 28 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 28; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "minutos.bdf" "" { Schematic "E:/Proyecto/Practica_4/minutos.bdf" { { 40 80 248 56 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 2.640 ns temporizador:inst1\|74160:inst6\|8 3 REG LCFF_X49_Y23_N27 4 " "Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X49_Y23_N27; Fanout = 4; REG Node = 'temporizador:inst1\|74160:inst6\|8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { CLOCK~clkctrl temporizador:inst1|74160:inst6|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.42 % ) " "Info: Total cell delay = 1.516 ns ( 57.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 42.58 % ) " "Info: Total interconnect delay = 1.124 ns ( 42.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { CLOCK CLOCK~clkctrl temporizador:inst1|74160:inst6|8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} temporizador:inst1|74160:inst6|8 {} } { 0.000ns 0.000ns 0.113ns 1.011ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.640 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 2.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "minutos.bdf" "" { Schematic "E:/Proyecto/Practica_4/minutos.bdf" { { 40 80 248 56 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK~clkctrl 2 COMB CLKCTRL_G11 28 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 28; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "minutos.bdf" "" { Schematic "E:/Proyecto/Practica_4/minutos.bdf" { { 40 80 248 56 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 2.640 ns temporizador:inst1\|74161:inst1\|f74161:sub\|110 3 REG LCFF_X47_Y23_N13 4 " "Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X47_Y23_N13; Fanout = 4; REG Node = 'temporizador:inst1\|74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { CLOCK~clkctrl temporizador:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.42 % ) " "Info: Total cell delay = 1.516 ns ( 57.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 42.58 % ) " "Info: Total interconnect delay = 1.124 ns ( 42.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { CLOCK CLOCK~clkctrl temporizador:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} temporizador:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.113ns 1.011ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { CLOCK CLOCK~clkctrl temporizador:inst1|74160:inst6|8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} temporizador:inst1|74160:inst6|8 {} } { 0.000ns 0.000ns 0.113ns 1.011ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { CLOCK CLOCK~clkctrl temporizador:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} temporizador:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.113ns 1.011ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.004 ns" { temporizador:inst1|74161:inst1|f74161:sub|110 temporizador:inst1|74160:inst2|45~0 temporizador:inst1|74160:inst2|45 temporizador:inst1|74160:inst4|45~0 temporizador:inst1|74160:inst5|45 temporizador:inst1|74160:inst6|8~0 temporizador:inst1|74160:inst6|8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.004 ns" { temporizador:inst1|74161:inst1|f74161:sub|110 {} temporizador:inst1|74160:inst2|45~0 {} temporizador:inst1|74160:inst2|45 {} temporizador:inst1|74160:inst4|45~0 {} temporizador:inst1|74160:inst5|45 {} temporizador:inst1|74160:inst6|8~0 {} temporizador:inst1|74160:inst6|8 {} } { 0.000ns 0.337ns 0.253ns 0.256ns 0.262ns 0.677ns 0.000ns } { 0.000ns 0.410ns 0.275ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { CLOCK CLOCK~clkctrl temporizador:inst1|74160:inst6|8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} temporizador:inst1|74160:inst6|8 {} } { 0.000ns 0.000ns 0.113ns 1.011ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { CLOCK CLOCK~clkctrl temporizador:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} temporizador:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.113ns 1.011ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK LED1S temporizador:inst1\|74160:inst6\|9 10.410 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"LED1S\" through register \"temporizador:inst1\|74160:inst6\|9\" is 10.410 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.640 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 2.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "minutos.bdf" "" { Schematic "E:/Proyecto/Practica_4/minutos.bdf" { { 40 80 248 56 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK~clkctrl 2 COMB CLKCTRL_G11 28 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 28; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "minutos.bdf" "" { Schematic "E:/Proyecto/Practica_4/minutos.bdf" { { 40 80 248 56 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 2.640 ns temporizador:inst1\|74160:inst6\|9 3 REG LCFF_X47_Y23_N25 4 " "Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X47_Y23_N25; Fanout = 4; REG Node = 'temporizador:inst1\|74160:inst6\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { CLOCK~clkctrl temporizador:inst1|74160:inst6|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.42 % ) " "Info: Total cell delay = 1.516 ns ( 57.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 42.58 % ) " "Info: Total interconnect delay = 1.124 ns ( 42.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { CLOCK CLOCK~clkctrl temporizador:inst1|74160:inst6|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} temporizador:inst1|74160:inst6|9 {} } { 0.000ns 0.000ns 0.113ns 1.011ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.520 ns + Longest register pin " "Info: + Longest register to pin delay is 7.520 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temporizador:inst1\|74160:inst6\|9 1 REG LCFF_X47_Y23_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y23_N25; Fanout = 4; REG Node = 'temporizador:inst1\|74160:inst6\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { temporizador:inst1|74160:inst6|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.436 ns) 1.185 ns temporizador:inst1\|inst8~0 2 COMB LCCOMB_X49_Y23_N2 2 " "Info: 2: + IC(0.749 ns) + CELL(0.436 ns) = 1.185 ns; Loc. = LCCOMB_X49_Y23_N2; Fanout = 2; COMB Node = 'temporizador:inst1\|inst8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { temporizador:inst1|74160:inst6|9 temporizador:inst1|inst8~0 } "NODE_NAME" } } { "../Practica_3/temporizador.bdf" "" { Schematic "E:/Proyecto/Practica_3/temporizador.bdf" { { 144 920 984 224 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.378 ns) 1.817 ns temporizador:inst1\|inst11~head_lut 3 COMB LCCOMB_X49_Y23_N16 1 " "Info: 3: + IC(0.254 ns) + CELL(0.378 ns) = 1.817 ns; Loc. = LCCOMB_X49_Y23_N16; Fanout = 1; COMB Node = 'temporizador:inst1\|inst11~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { temporizador:inst1|inst8~0 temporizador:inst1|inst11~head_lut } "NODE_NAME" } } { "../Practica_3/temporizador.bdf" "" { Schematic "E:/Proyecto/Practica_3/temporizador.bdf" { { 88 1072 1136 168 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.895 ns) + CELL(2.808 ns) 7.520 ns LED1S 4 PIN PIN_AE22 0 " "Info: 4: + IC(2.895 ns) + CELL(2.808 ns) = 7.520 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'LED1S'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.703 ns" { temporizador:inst1|inst11~head_lut LED1S } "NODE_NAME" } } { "minutos.bdf" "" { Schematic "E:/Proyecto/Practica_4/minutos.bdf" { { -192 456 632 -176 "LED1S" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.622 ns ( 48.16 % ) " "Info: Total cell delay = 3.622 ns ( 48.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.898 ns ( 51.84 % ) " "Info: Total interconnect delay = 3.898 ns ( 51.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.520 ns" { temporizador:inst1|74160:inst6|9 temporizador:inst1|inst8~0 temporizador:inst1|inst11~head_lut LED1S } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.520 ns" { temporizador:inst1|74160:inst6|9 {} temporizador:inst1|inst8~0 {} temporizador:inst1|inst11~head_lut {} LED1S {} } { 0.000ns 0.749ns 0.254ns 2.895ns } { 0.000ns 0.436ns 0.378ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { CLOCK CLOCK~clkctrl temporizador:inst1|74160:inst6|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} temporizador:inst1|74160:inst6|9 {} } { 0.000ns 0.000ns 0.113ns 1.011ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.520 ns" { temporizador:inst1|74160:inst6|9 temporizador:inst1|inst8~0 temporizador:inst1|inst11~head_lut LED1S } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.520 ns" { temporizador:inst1|74160:inst6|9 {} temporizador:inst1|inst8~0 {} temporizador:inst1|inst11~head_lut {} LED1S {} } { 0.000ns 0.749ns 0.254ns 2.895ns } { 0.000ns 0.436ns 0.378ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 23 15:18:31 2024 " "Info: Processing ended: Fri Feb 23 15:18:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
