

================================================================
== Vivado HLS Report for 'conv_layer1'
================================================================
* Date:           Mon May 14 16:04:09 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  6741|  6741|  6741|  6741|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                                             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |                          Loop Name                          |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- conv_layer1_label19_conv_layer1_label8_conv_layer1_label7  |  6739|  6739|        13|          1|          1|  6728|    yes   |
        +-------------------------------------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|     17|       -|      -|
|Expression       |        -|      -|       0|   1224|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |       16|      -|     325|     51|
|Multiplexer      |        -|      -|       -|    111|
|Register         |        0|      -|    2353|    352|
+-----------------+---------+-------+--------+-------+
|Total            |       16|     17|    2678|   1738|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|      7|       2|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |nnet_mac_muladd_5udo_U17  |nnet_mac_muladd_5udo  | i0 + i1 * i2 |
    |nnet_mul_mul_19s_tde_U1   |nnet_mul_mul_19s_tde  |    i0 * i1   |
    |nnet_mul_mul_19s_tde_U2   |nnet_mul_mul_19s_tde  |    i0 * i1   |
    |nnet_mul_mul_19s_tde_U3   |nnet_mul_mul_19s_tde  |    i0 * i1   |
    |nnet_mul_mul_19s_tde_U4   |nnet_mul_mul_19s_tde  |    i0 * i1   |
    |nnet_mul_mul_19s_tde_U5   |nnet_mul_mul_19s_tde  |    i0 * i1   |
    |nnet_mul_mul_19s_tde_U6   |nnet_mul_mul_19s_tde  |    i0 * i1   |
    |nnet_mul_mul_19s_tde_U7   |nnet_mul_mul_19s_tde  |    i0 * i1   |
    |nnet_mul_mul_19s_tde_U8   |nnet_mul_mul_19s_tde  |    i0 * i1   |
    |nnet_mul_mul_19s_tde_U9   |nnet_mul_mul_19s_tde  |    i0 * i1   |
    |nnet_mul_mul_19s_tde_U10  |nnet_mul_mul_19s_tde  |    i0 * i1   |
    |nnet_mul_mul_19s_tde_U11  |nnet_mul_mul_19s_tde  |    i0 * i1   |
    |nnet_mul_mul_19s_tde_U12  |nnet_mul_mul_19s_tde  |    i0 * i1   |
    |nnet_mul_mul_19s_tde_U13  |nnet_mul_mul_19s_tde  |    i0 * i1   |
    |nnet_mul_mul_19s_tde_U14  |nnet_mul_mul_19s_tde  |    i0 * i1   |
    |nnet_mul_mul_19s_tde_U15  |nnet_mul_mul_19s_tde  |    i0 * i1   |
    |nnet_mul_mul_19s_tde_U16  |nnet_mul_mul_19s_tde  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +--------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |          Memory          |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |conv_layer1_weights_31_U  |conv_layer1_conv_bkb  |        0|  19|   3|     8|   19|     1|          152|
    |conv_layer1_weights_29_U  |conv_layer1_conv_cud  |        0|  19|   3|     8|   19|     1|          152|
    |conv_layer1_weights_27_U  |conv_layer1_conv_dEe  |        0|  19|   3|     8|   19|     1|          152|
    |conv_layer1_weights_25_U  |conv_layer1_conv_eOg  |        0|  19|   3|     8|   19|     1|          152|
    |conv_layer1_weights_23_U  |conv_layer1_conv_fYi  |        0|  19|   3|     8|   19|     1|          152|
    |conv_layer1_weights_21_U  |conv_layer1_conv_g8j  |        0|  19|   3|     8|   19|     1|          152|
    |conv_layer1_weights_19_U  |conv_layer1_conv_hbi  |        0|  19|   3|     8|   19|     1|          152|
    |conv_layer1_weights_17_U  |conv_layer1_conv_ibs  |        0|  19|   3|     8|   19|     1|          152|
    |conv_layer1_weights_15_U  |conv_layer1_conv_jbC  |        0|  19|   3|     8|   19|     1|          152|
    |conv_layer1_weights_13_U  |conv_layer1_conv_kbM  |        0|  19|   3|     8|   19|     1|          152|
    |conv_layer1_weights_11_U  |conv_layer1_conv_lbW  |        0|  19|   3|     8|   19|     1|          152|
    |conv_layer1_weights_9_U   |conv_layer1_conv_mb6  |        0|  19|   3|     8|   19|     1|          152|
    |conv_layer1_weights_7_U   |conv_layer1_conv_ncg  |        0|  19|   3|     8|   19|     1|          152|
    |conv_layer1_weights_5_U   |conv_layer1_conv_ocq  |        0|  19|   3|     8|   19|     1|          152|
    |conv_layer1_weights_3_U   |conv_layer1_conv_pcA  |        0|  19|   3|     8|   19|     1|          152|
    |conv_layer1_weights_1_U   |conv_layer1_conv_qcK  |        0|  19|   3|     8|   19|     1|          152|
    |conv_layer1_bias_V_U      |conv_layer1_conv_rcU  |        0|  21|   3|     8|   21|     1|          168|
    |image_V_0_U               |conv_layer1_imagesc4  |       16|   0|   0|  1024|   20|     1|        20480|
    +--------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                     |                      |       16| 325|  51|  1160|  345|    18|        23080|
    +--------------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |filter_2_fu_609_p2              |     +    |      0|  0|  13|           4|           1|
    |i_8_dup_fu_653_p2               |     +    |      0|  0|  15|           5|           1|
    |i_8_mid1_fu_731_p2              |     +    |      0|  0|  15|           5|           2|
    |i_s_fu_736_p2                   |     +    |      0|  0|  15|           5|           1|
    |indvar_flatten_next2_fu_583_p2  |     +    |      0|  0|  20|          13|           1|
    |indvar_flatten_op_fu_595_p2     |     +    |      0|  0|  17|          10|           1|
    |j_3_fu_693_p2                   |     +    |      0|  0|  15|           5|           1|
    |p_Val2_25_0_1_fu_915_p2         |     +    |      0|  0|  51|          44|          44|
    |p_Val2_25_0_2_fu_942_p2         |     +    |      0|  0|  51|          44|          44|
    |p_Val2_25_0_3_fu_1013_p2        |     +    |      0|  0|  51|          44|          44|
    |p_Val2_25_1_1_fu_1100_p2        |     +    |      0|  0|  51|          44|          44|
    |p_Val2_25_1_2_fu_1127_p2        |     +    |      0|  0|  51|          44|          44|
    |p_Val2_25_1_3_fu_1187_p2        |     +    |      0|  0|  51|          44|          44|
    |p_Val2_25_1_fu_1040_p2          |     +    |      0|  0|  51|          44|          44|
    |p_Val2_25_2_1_fu_1263_p2        |     +    |      0|  0|  51|          44|          44|
    |p_Val2_25_2_2_fu_1290_p2        |     +    |      0|  0|  51|          44|          44|
    |p_Val2_25_2_3_fu_1328_p2        |     +    |      0|  0|  51|          44|          44|
    |p_Val2_25_2_fu_1214_p2          |     +    |      0|  0|  51|          44|          44|
    |p_Val2_25_3_1_fu_1390_p2        |     +    |      0|  0|  51|          44|          44|
    |p_Val2_25_3_2_fu_1417_p2        |     +    |      0|  0|  51|          44|          44|
    |p_Val2_25_3_3_fu_1458_p2        |     +    |      0|  0|  51|          44|          44|
    |p_Val2_25_3_fu_1355_p2          |     +    |      0|  0|  51|          44|          44|
    |p_Val2_cast_fu_1490_p2          |     +    |      0|  0|  30|          23|          23|
    |p_Val2_s_fu_1484_p2             |     +    |      0|  0|  31|          24|          24|
    |tmp_1827_fu_1516_p2             |     +    |      0|  0|  21|          14|          14|
    |tmp_77_1_fu_786_p2              |     +    |      0|  0|  15|           5|           2|
    |tmp_77_2_mid1_fu_756_p2         |     +    |      0|  0|  15|           5|           2|
    |tmp_77_3_mid1_fu_781_p2         |     +    |      0|  0|  15|           5|           3|
    |tmp_77_s_fu_761_p2              |     +    |      0|  0|  15|           5|           2|
    |tmp_80_0_2_fu_712_p2            |     +    |      0|  0|  15|           5|           2|
    |tmp_80_0_3_fu_818_p2            |     +    |      0|  0|  15|           5|           2|
    |exitcond5_mid_fu_647_p2         |    and   |      0|  0|   8|           1|           1|
    |exitcond_flatten2_fu_577_p2     |   icmp   |      0|  0|  13|          13|          12|
    |exitcond_flatten_fu_589_p2      |   icmp   |      0|  0|  13|          10|           9|
    |exitcond_fu_641_p2              |   icmp   |      0|  0|  11|           5|           3|
    |tmp_i_fu_1496_p2                |   icmp   |      0|  0|  18|          24|           1|
    |tmp_s_fu_659_p2                 |    or    |      0|  0|   8|           1|           1|
    |a_V_i_fu_1527_p3                |  select  |      0|  0|  23|           1|          23|
    |i_mid_fu_615_p3                 |  select  |      0|  0|   5|           1|           1|
    |indvar_flatten_next_fu_601_p3   |  select  |      0|  0|  10|           1|           1|
    |j_mid2_fu_664_p3                |  select  |      0|  0|   5|           1|           1|
    |tmp_1820_fu_742_p3              |  select  |      0|  0|   5|           1|           1|
    |tmp_1821_fu_749_p3              |  select  |      0|  0|   5|           1|           5|
    |tmp_1822_fu_767_p3              |  select  |      0|  0|   5|           1|           2|
    |tmp_1823_fu_774_p3              |  select  |      0|  0|   5|           1|           5|
    |tmp_1824_fu_792_p3              |  select  |      0|  0|   5|           1|           2|
    |tmp_1825_fu_799_p3              |  select  |      0|  0|   5|           1|           5|
    |tmp_mid2_37_fu_672_p3           |  select  |      0|  0|   5|           1|           5|
    |tmp_mid2_v_fu_622_p3            |  select  |      0|  0|   4|           1|           4|
    |ap_enable_pp0                   |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|  0|   8|           2|           1|
    |not_exitcond_flatten_fu_636_p2  |    xor   |      0|  0|   8|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|1224|         868|         829|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter12         |   9|          2|    1|          2|
    |ap_phi_mux_filter_phi_fu_534_p4  |   9|          2|    4|          8|
    |ap_phi_mux_i_phi_fu_557_p4       |   9|          2|    5|         10|
    |ap_phi_mux_j_phi_fu_569_p4       |   9|          2|    5|         10|
    |filter_reg_530                   |   9|          2|    4|          8|
    |i_reg_553                        |   9|          2|    5|         10|
    |indvar_flatten2_reg_519          |   9|          2|   13|         26|
    |indvar_flatten_reg_542           |   9|          2|   10|         20|
    |j_reg_565                        |   9|          2|    5|         10|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 111|         24|   54|        110|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                           |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond_flatten_reg_1652        |   1|   0|    1|          0|
    |ap_reg_pp0_iter3_tmp_1821_reg_1792                |   5|   0|    5|          0|
    |ap_reg_pp0_iter9_conv_layer1_weights_31_reg_2142  |  19|   0|   19|          0|
    |conv_layer1_bias_V_l_reg_2147                     |  21|   0|   21|          0|
    |conv_layer1_weights_11_reg_1902                   |  19|   0|   19|          0|
    |conv_layer1_weights_13_reg_1907                   |  19|   0|   19|          0|
    |conv_layer1_weights_15_reg_1957                   |  19|   0|   19|          0|
    |conv_layer1_weights_17_reg_1962                   |  19|   0|   19|          0|
    |conv_layer1_weights_19_reg_2012                   |  19|   0|   19|          0|
    |conv_layer1_weights_1_reg_1767                    |  19|   0|   19|          0|
    |conv_layer1_weights_21_reg_2017                   |  19|   0|   19|          0|
    |conv_layer1_weights_23_reg_2067                   |  19|   0|   19|          0|
    |conv_layer1_weights_25_reg_2072                   |  19|   0|   19|          0|
    |conv_layer1_weights_27_reg_2132                   |  19|   0|   19|          0|
    |conv_layer1_weights_29_reg_2137                   |  19|   0|   19|          0|
    |conv_layer1_weights_31_reg_2142                   |  19|   0|   19|          0|
    |conv_layer1_weights_3_reg_1772                    |  19|   0|   19|          0|
    |conv_layer1_weights_5_reg_1777                    |  19|   0|   19|          0|
    |conv_layer1_weights_7_reg_1847                    |  19|   0|   19|          0|
    |conv_layer1_weights_9_reg_1852                    |  19|   0|   19|          0|
    |exitcond5_mid_reg_1714                            |   1|   0|    1|          0|
    |exitcond_flatten2_reg_1643                        |   1|   0|    1|          0|
    |exitcond_flatten_reg_1652                         |   1|   0|    1|          0|
    |filter_reg_530                                    |   4|   0|    4|          0|
    |i_mid_reg_1668                                    |   5|   0|    5|          0|
    |i_reg_553                                         |   5|   0|    5|          0|
    |image_V_0_load_10_reg_2062                        |  20|   0|   20|          0|
    |image_V_0_load_11_reg_2122                        |  20|   0|   20|          0|
    |image_V_0_load_12_reg_2127                        |  20|   0|   20|          0|
    |image_V_0_load_13_reg_2173                        |  20|   0|   20|          0|
    |image_V_0_load_14_reg_2178                        |  20|   0|   20|          0|
    |image_V_0_load_15_reg_2198                        |  20|   0|   20|          0|
    |image_V_0_load_1_reg_1825                         |  20|   0|   20|          0|
    |image_V_0_load_2_reg_1830                         |  20|   0|   20|          0|
    |image_V_0_load_3_reg_1892                         |  20|   0|   20|          0|
    |image_V_0_load_4_reg_1897                         |  20|   0|   20|          0|
    |image_V_0_load_5_reg_1947                         |  20|   0|   20|          0|
    |image_V_0_load_6_reg_1952                         |  20|   0|   20|          0|
    |image_V_0_load_7_reg_2002                         |  20|   0|   20|          0|
    |image_V_0_load_8_reg_2007                         |  20|   0|   20|          0|
    |image_V_0_load_9_reg_2057                         |  20|   0|   20|          0|
    |image_V_0_load_reg_1820                           |  20|   0|   20|          0|
    |indvar_flatten2_reg_519                           |  13|   0|   13|          0|
    |indvar_flatten_reg_542                            |  10|   0|   10|          0|
    |j_3_reg_1742                                      |   5|   0|    5|          0|
    |j_mid2_reg_1721                                   |   5|   0|    5|          0|
    |j_reg_565                                         |   5|   0|    5|          0|
    |p_Val2_24_0_1_reg_1872                            |  43|   0|   43|          0|
    |p_Val2_24_0_2_reg_1887                            |  43|   0|   43|          0|
    |p_Val2_24_0_3_reg_1932                            |  43|   0|   43|          0|
    |p_Val2_24_1_1_reg_1987                            |  43|   0|   43|          0|
    |p_Val2_24_1_2_reg_1997                            |  43|   0|   43|          0|
    |p_Val2_24_1_3_reg_2042                            |  43|   0|   43|          0|
    |p_Val2_24_1_reg_1942                              |  43|   0|   43|          0|
    |p_Val2_24_2_1_reg_2107                            |  43|   0|   43|          0|
    |p_Val2_24_2_2_reg_2117                            |  43|   0|   43|          0|
    |p_Val2_24_2_3_reg_2158                            |  43|   0|   43|          0|
    |p_Val2_24_2_reg_2052                              |  43|   0|   43|          0|
    |p_Val2_24_3_1_reg_2183                            |  43|   0|   43|          0|
    |p_Val2_24_3_2_reg_2193                            |  43|   0|   43|          0|
    |p_Val2_24_3_3_reg_2203                            |  43|   0|   43|          0|
    |p_Val2_24_3_reg_2168                              |  43|   0|   43|          0|
    |p_Val2_cast_reg_2218                              |  23|   0|   23|          0|
    |tmp_1821_reg_1792                                 |   5|   0|    5|          0|
    |tmp_1823_reg_1799                                 |   5|   0|    5|          0|
    |tmp_1825_reg_1807                                 |   5|   0|    5|          0|
    |tmp_1826_reg_2213                                 |  10|   0|   10|          0|
    |tmp_1845_reg_1937                                 |  24|   0|   24|          0|
    |tmp_1847_reg_1992                                 |  24|   0|   24|          0|
    |tmp_1849_reg_2047                                 |  24|   0|   24|          0|
    |tmp_1851_reg_2112                                 |  24|   0|   24|          0|
    |tmp_1853_reg_2163                                 |  24|   0|   24|          0|
    |tmp_1855_reg_2188                                 |  24|   0|   24|          0|
    |tmp_1857_reg_2208                                 |  24|   0|   24|          0|
    |tmp_80_0_2_reg_1755                               |   5|   0|    5|          0|
    |tmp_80_0_3_reg_1835                               |   5|   0|    5|          0|
    |tmp_96_reg_1877                                   |  23|   0|   23|          0|
    |tmp_i_reg_2223                                    |   1|   0|    1|          0|
    |tmp_mid2_37_reg_1730                              |   5|   0|    5|          0|
    |tmp_mid2_reg_1681                                 |   4|   0|   64|         60|
    |tmp_mid2_v_reg_1675                               |   4|   0|    4|          0|
    |conv_layer1_bias_V_l_reg_2147                     |  64|  32|   21|          0|
    |exitcond_flatten2_reg_1643                        |  64|  32|    1|          0|
    |j_3_reg_1742                                      |  64|  32|    5|          0|
    |j_mid2_reg_1721                                   |  64|  32|    5|          0|
    |tmp_1823_reg_1799                                 |  64|  32|    5|          0|
    |tmp_1825_reg_1807                                 |  64|  32|    5|          0|
    |tmp_80_0_2_reg_1755                               |  64|  32|    5|          0|
    |tmp_80_0_3_reg_1835                               |  64|  32|    5|          0|
    |tmp_mid2_37_reg_1730                              |  64|  32|    5|          0|
    |tmp_mid2_reg_1681                                 |  64|  32|   64|         60|
    |tmp_mid2_v_reg_1675                               |  64|  32|    4|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |2353| 352| 1834|        120|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_done            | out |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  conv_layer1 | return value |
|output_V_address0  | out |   13|  ap_memory |   output_V   |     array    |
|output_V_ce0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_we0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_d0        | out |   24|  ap_memory |   output_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

