

================================================================
== Vivado HLS Report for 'FFT0'
================================================================
* Date:           Mon Feb 17 15:34:29 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fft32
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.779|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   81|   81|   81|   81|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- FFT_label1  |   80|   80|         5|          -|          -|    16|    no    |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      4|      -|      -|
|Expression       |        -|      -|      0|    638|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        0|      -|     19|      6|
|Multiplexer      |        -|      -|      -|    155|
|Register         |        -|      -|    475|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      4|    494|    799|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      5|      1|      4|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |FFT_mac_muladd_9sdEe_U4  |FFT_mac_muladd_9sdEe  | i0 + i1 * i2 |
    |FFT_mac_mulsub_16cud_U3  |FFT_mac_mulsub_16cud  | i0 - i1 * i2 |
    |FFT_mul_mul_16s_1bkb_U1  |FFT_mul_mul_16s_1bkb  |    i0 * i1   |
    |FFT_mul_mul_16s_1bkb_U2  |FFT_mul_mul_16s_1bkb  |    i0 * i1   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +--------------+-----------------+---------+----+----+------+-----+------+-------------+
    |    Memory    |      Module     | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-----------------+---------+----+----+------+-----+------+-------------+
    |W_M_imag_V_U  |FFT0_W_M_imag_V  |        0|   9|   3|    16|    9|     1|          144|
    |W_M_real_V_U  |FFT0_W_M_real_V  |        0|  10|   3|    16|   10|     1|          160|
    +--------------+-----------------+---------+----+----+------+-----+------+-------------+
    |Total         |                 |        0|  19|   6|    32|   19|     2|          304|
    +--------------+-----------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |Llimit_fu_339_p2                 |     +    |      0|  0|   39|          32|          32|
    |Ulimit_fu_281_p2                 |     +    |      0|  0|   39|          32|          32|
    |butterfly_pass_3_fu_309_p2       |     +    |      0|  0|   39|          32|           1|
    |butterfly_span_1_fu_298_p2       |     +    |      0|  0|   39|          32|           1|
    |complex_M_imag_V_wr_1_fu_406_p2  |     +    |      0|  0|   23|          16|          16|
    |complex_M_real_V_wr_1_fu_400_p2  |     +    |      0|  0|   23|          16|          16|
    |i_1_fu_265_p2                    |     +    |      0|  0|   15|           5|           1|
    |tmp_fu_235_p2                    |     +    |      0|  0|   15|           2|           5|
    |tmp_s_fu_249_p2                  |     +    |      0|  0|   15|           2|           5|
    |complex_M_imag_V_wr_fu_393_p2    |     -    |      0|  0|   23|          16|          16|
    |complex_M_real_V_wr_fu_386_p2    |     -    |      0|  0|   23|          16|          16|
    |exitcond_fu_259_p2               |   icmp   |      0|  0|   11|           5|           6|
    |tmp_6_fu_293_p2                  |   icmp   |      0|  0|   18|          32|          32|
    |tmp_7_fu_304_p2                  |   icmp   |      0|  0|   18|          32|          32|
    |butterfly_pass_1_fu_315_p3       |  select  |      0|  0|   32|           1|          32|
    |butterfly_pass_2_fu_331_p3       |  select  |      0|  0|   32|           1|          32|
    |butterfly_span_2_fu_323_p3       |  select  |      0|  0|   32|           1|          32|
    |index_fu_271_p2                  |    shl   |      0|  0|  101|          32|          32|
    |tmp_2_fu_276_p2                  |    shl   |      0|  0|  101|          32|          32|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |Total                            |          |      0|  0|  638|         337|         371|
    +---------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  38|          7|    1|          7|
    |butterfly_pass_reg_197      |   9|          2|   32|         64|
    |butterfly_span_reg_186      |   9|          2|   32|         64|
    |data_IN_M_imag_V_address0   |  15|          3|    5|         15|
    |data_IN_M_real_V_address0   |  15|          3|    5|         15|
    |data_OUT_M_imag_V_address0  |  15|          3|    5|         15|
    |data_OUT_M_imag_V_d0        |  15|          3|   16|         48|
    |data_OUT_M_real_V_address0  |  15|          3|    5|         15|
    |data_OUT_M_real_V_d0        |  15|          3|   16|         48|
    |i_reg_208                   |   9|          2|    5|         10|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 155|         31|  122|        301|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |FFT_stage_cast1_reg_448        |   6|   0|   32|         26|
    |Ulimit_reg_471                 |  32|   0|   32|          0|
    |ap_CS_fsm                      |   6|   0|    6|          0|
    |butterfly_pass_2_reg_492       |  32|   0|   32|          0|
    |butterfly_pass_reg_197         |  32|   0|   32|          0|
    |butterfly_span_2_reg_487       |  32|   0|   32|          0|
    |butterfly_span_reg_186         |  32|   0|   32|          0|
    |complex_M_imag_V_wr_1_reg_564  |  16|   0|   16|          0|
    |complex_M_real_V_wr_1_reg_559  |  16|   0|   16|          0|
    |i_1_reg_466                    |   5|   0|    5|          0|
    |i_reg_208                      |   5|   0|    5|          0|
    |index_shift_cast_reg_443       |   4|   0|   32|         28|
    |p_r_M_imag_V_reg_518           |   9|   0|    9|          0|
    |p_r_M_real_V_reg_513           |  10|   0|   10|          0|
    |pass_shift_cast_reg_438        |   4|   0|   32|         28|
    |tmp1_i_i_cast_reg_533          |  24|   0|   24|          0|
    |tmp_1_reg_523                  |  24|   0|   24|          0|
    |tmp_4_reg_497                  |  64|   0|   64|          0|
    |tmp_5_reg_543                  |  64|   0|   64|          0|
    |tmp_9_reg_528                  |  24|   0|   24|          0|
    |tmp_cast_11_reg_458            |   5|   0|   32|         27|
    |tmp_cast_reg_453               |   5|   0|   32|         27|
    |tmp_i_i_cast_reg_538           |  24|   0|   24|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 475|   0|  611|        136|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |        FFT0       | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |        FFT0       | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |        FFT0       | return value |
|ap_done                     | out |    1| ap_ctrl_hs |        FFT0       | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |        FFT0       | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |        FFT0       | return value |
|FFT_stage                   |  in |    6|   ap_none  |     FFT_stage     |    scalar    |
|pass_check                  |  in |    6|   ap_none  |     pass_check    |    scalar    |
|index_shift                 |  in |    4|   ap_none  |    index_shift    |    scalar    |
|pass_shift                  |  in |    4|   ap_none  |     pass_shift    |    scalar    |
|data_IN_M_real_V_address0   | out |    5|  ap_memory |  data_IN_M_real_V |     array    |
|data_IN_M_real_V_ce0        | out |    1|  ap_memory |  data_IN_M_real_V |     array    |
|data_IN_M_real_V_q0         |  in |   16|  ap_memory |  data_IN_M_real_V |     array    |
|data_IN_M_imag_V_address0   | out |    5|  ap_memory |  data_IN_M_imag_V |     array    |
|data_IN_M_imag_V_ce0        | out |    1|  ap_memory |  data_IN_M_imag_V |     array    |
|data_IN_M_imag_V_q0         |  in |   16|  ap_memory |  data_IN_M_imag_V |     array    |
|data_OUT_M_real_V_address0  | out |    5|  ap_memory | data_OUT_M_real_V |     array    |
|data_OUT_M_real_V_ce0       | out |    1|  ap_memory | data_OUT_M_real_V |     array    |
|data_OUT_M_real_V_we0       | out |    1|  ap_memory | data_OUT_M_real_V |     array    |
|data_OUT_M_real_V_d0        | out |   16|  ap_memory | data_OUT_M_real_V |     array    |
|data_OUT_M_imag_V_address0  | out |    5|  ap_memory | data_OUT_M_imag_V |     array    |
|data_OUT_M_imag_V_ce0       | out |    1|  ap_memory | data_OUT_M_imag_V |     array    |
|data_OUT_M_imag_V_we0       | out |    1|  ap_memory | data_OUT_M_imag_V |     array    |
|data_OUT_M_imag_V_d0        | out |   16|  ap_memory | data_OUT_M_imag_V |     array    |
+----------------------------+-----+-----+------------+-------------------+--------------+

