{"vcs1":{"timestamp_begin":1747299199.117843517, "rt":8.88, "ut":8.97, "st":0.63}}
{"vcselab":{"timestamp_begin":1747299208.078712543, "rt":0.40, "ut":0.28, "st":0.12}}
{"link":{"timestamp_begin":1747299208.537578660, "rt":0.48, "ut":0.21, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747299198.422852705}
{"VCS_COMP_START_TIME": 1747299198.422852705}
{"VCS_COMP_END_TIME": 1747299209.169328105}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 483824}}
{"vcselab": {"peak_mem": 183884}}
