set ::env(PROJECT_NAME) b13
set ::env(DESIGN_TOP) b13
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/itc99-poli/itc99/b13/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/itc99-poli/itc99/b13/rtl/b13.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
