
*** Running vivado
    with args -log TETRIS.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TETRIS.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source TETRIS.tcl -notrace
Command: synth_design -top TETRIS -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11543 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1723.680 ; gain = 152.715 ; free physical = 2781 ; free virtual = 5600
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TETRIS' [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/tetris.vhd:26]
INFO: [Synth 8-3491] module 'CLOCK_GENERATOR' declared at '/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/clock_generator.vhd:3' bound to instance 'U1' of component 'CLOCK_GENERATOR' [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/tetris.vhd:234]
INFO: [Synth 8-638] synthesizing module 'CLOCK_GENERATOR' [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/clock_generator.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'CLOCK_GENERATOR' (1#1) [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/clock_generator.vhd:13]
INFO: [Synth 8-638] synthesizing module 'music' [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/music.vhd:14]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/music.vhd:90]
INFO: [Synth 8-638] synthesizing module 'note_generator' [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/note_generator.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'note_generator' (2#1) [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/note_generator.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'music' (3#1) [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/music.vhd:14]
INFO: [Synth 8-3491] module 'VGA_CONTROLLER' declared at '/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/vga_controller.vhd:5' bound to instance 'U2' of component 'VGA_CONTROLLER' [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/tetris.vhd:251]
INFO: [Synth 8-638] synthesizing module 'VGA_CONTROLLER' [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/vga_controller.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'VGA_CONTROLLER' (4#1) [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/vga_controller.vhd:17]
INFO: [Synth 8-3491] module 'IMAGE_SOURCE' declared at '/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/image_source.vhd:7' bound to instance 'U3' of component 'IMAGE_SOURCE' [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/tetris.vhd:262]
INFO: [Synth 8-638] synthesizing module 'IMAGE_SOURCE' [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/image_source.vhd:30]
WARNING: [Synth 8-614] signal 'sw' is read in the process but is not in the sensitivity list [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/image_source.vhd:44]
WARNING: [Synth 8-614] signal 'tetris' is read in the process but is not in the sensitivity list [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/image_source.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'IMAGE_SOURCE' (5#1) [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/image_source.vhd:30]
INFO: [Synth 8-3491] module 'TETRIS_DATA' declared at '/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/tetris_data.vhd:4' bound to instance 'U4' of component 'TETRIS_DATA' [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/tetris.vhd:284]
INFO: [Synth 8-638] synthesizing module 'TETRIS_DATA' [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/tetris_data.vhd:35]
WARNING: [Synth 8-6014] Unused sequential element line_complete_var_reg was removed.  [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/tetris_data.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'TETRIS_DATA' (6#1) [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/tetris_data.vhd:35]
INFO: [Synth 8-3491] module 'TETRIS_CONTROLLER' declared at '/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/tetris_controller.vhd:5' bound to instance 'U5' of component 'TETRIS_CONTROLLER' [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/tetris.vhd:313]
INFO: [Synth 8-638] synthesizing module 'TETRIS_CONTROLLER' [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/tetris_controller.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element key_z_old_reg was removed.  [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/tetris_controller.vhd:90]
WARNING: [Synth 8-6014] Unused sequential element key_esc_old_reg was removed.  [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/tetris_controller.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'TETRIS_CONTROLLER' (7#1) [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/tetris_controller.vhd:47]
INFO: [Synth 8-3491] module 'RAND_NUM_GEN' declared at '/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/rand_num_gen.vhd:6' bound to instance 'U6' of component 'RAND_NUM_GEN' [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/tetris.vhd:352]
INFO: [Synth 8-638] synthesizing module 'RAND_NUM_GEN' [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/rand_num_gen.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'RAND_NUM_GEN' (8#1) [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/rand_num_gen.vhd:15]
INFO: [Synth 8-3491] module 'KEYBOARD_SOURCE' declared at '/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/keyboard_source.vhd:3' bound to instance 'U7' of component 'keyboard_source' [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/tetris.vhd:360]
INFO: [Synth 8-638] synthesizing module 'KEYBOARD_SOURCE' [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/keyboard_source.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'KEYBOARD_SOURCE' (9#1) [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/keyboard_source.vhd:22]
INFO: [Synth 8-3491] module 'KEYBOARD_CONTROLLER' declared at '/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/keyboard_controller.vhd:4' bound to instance 'U8' of component 'keyboard_controller' [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/tetris.vhd:378]
INFO: [Synth 8-638] synthesizing module 'KEYBOARD_CONTROLLER' [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/keyboard_controller.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'KEYBOARD_CONTROLLER' (10#1) [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/keyboard_controller.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'TETRIS' (11#1) [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/tetris.vhd:26]
WARNING: [Synth 8-3331] design TETRIS_CONTROLLER has unconnected port key_z
WARNING: [Synth 8-3331] design TETRIS_CONTROLLER has unconnected port key_esc
WARNING: [Synth 8-3331] design TETRIS has unconnected port key_enter1
WARNING: [Synth 8-3331] design TETRIS has unconnected port key_left1
WARNING: [Synth 8-3331] design TETRIS has unconnected port key_right1
WARNING: [Synth 8-3331] design TETRIS has unconnected port key_down1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1960.570 ; gain = 389.605 ; free physical = 2619 ; free virtual = 5443
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1978.383 ; gain = 407.418 ; free physical = 2663 ; free virtual = 5487
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1978.383 ; gain = 407.418 ; free physical = 2663 ; free virtual = 5487
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ygunarso/tetris_project/tetris_project.srcs/constrs_1/new/tetris.xdc]
Finished Parsing XDC File [/home/ygunarso/tetris_project/tetris_project.srcs/constrs_1/new/tetris.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ygunarso/tetris_project/tetris_project.srcs/constrs_1/new/tetris.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TETRIS_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TETRIS_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2131.195 ; gain = 0.000 ; free physical = 2537 ; free virtual = 5361
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2131.195 ; gain = 0.000 ; free physical = 2537 ; free virtual = 5361
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2131.195 ; gain = 560.230 ; free physical = 2648 ; free virtual = 5473
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ygunarso/tetris_project/tetris_project.srcs/sources_1/new/tetris_controller.vhd:159]
INFO: [Synth 8-5545] ROM "tetrimino[shape]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tetrimino[tiles][2][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tetrimino[tiles][3][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'KEYBOARD_CONTROLLER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                               00 |                               00
          wait_clock_low |                               01 |                               01
         wait_clock_high |                               10 |                               10
            get_key_code |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'KEYBOARD_CONTROLLER'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 2131.195 ; gain = 560.230 ; free physical = 690 ; free virtual = 3519
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |TETRIS__GB0   |           1|     30038|
|2     |TETRIS__GB1   |           1|     41284|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 11    
	   2 Input     24 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 6     
	   2 Input     17 Bit       Adders := 7     
	   2 Input     16 Bit       Adders := 12    
	   2 Input     15 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 8     
	   3 Input      7 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 19    
	   3 Input      5 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 33    
	   3 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 5     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               31 Bit    Registers := 25    
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 204   
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 265   
+---Muxes : 
	   2 Input     31 Bit        Muxes := 11    
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	  41 Input      8 Bit        Muxes := 1     
	  25 Input      8 Bit        Muxes := 1     
	  28 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 25    
	   2 Input      4 Bit        Muxes := 345   
	   8 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 5     
	   9 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1401  
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
	   4 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2107  
	  10 Input      1 Bit        Muxes := 76    
	  16 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 91    
	   7 Input      1 Bit        Muxes := 101   
	   9 Input      1 Bit        Muxes := 9     
	  15 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 2     
	  18 Input      1 Bit        Muxes := 2     
	  20 Input      1 Bit        Muxes := 4     
	  19 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CLOCK_GENERATOR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module note_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 7     
	   2 Input     16 Bit       Adders := 12    
	   2 Input     15 Bit       Adders := 5     
+---Registers : 
	               31 Bit    Registers := 24    
	                1 Bit    Registers := 24    
Module music 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 3     
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 1     
	  41 Input      8 Bit        Muxes := 1     
	  25 Input      8 Bit        Muxes := 1     
	  28 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module VGA_CONTROLLER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module IMAGE_SOURCE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 13    
	   2 Input      4 Bit       Adders := 12    
	   2 Input      2 Bit       Adders := 3     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 331   
	   8 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 4     
	   9 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 74    
	  16 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 84    
	   2 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 94    
	   9 Input      1 Bit        Muxes := 7     
	  15 Input      1 Bit        Muxes := 2     
Module KEYBOARD_CONTROLLER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module TETRIS_CONTROLLER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 1     
Module KEYBOARD_SOURCE 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 9     
Module RAND_NUM_GEN 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 5     
Module TETRIS_DATA 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 20    
+---Registers : 
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 202   
	                1 Bit    Registers := 205   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 22    
	   2 Input      4 Bit        Muxes := 14    
	   2 Input      3 Bit        Muxes := 1393  
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2070  
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 2     
	  18 Input      1 Bit        Muxes := 2     
	  20 Input      1 Bit        Muxes := 4     
	  19 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design TETRIS has unconnected port key_enter1
WARNING: [Synth 8-3331] design TETRIS has unconnected port key_left1
WARNING: [Synth 8-3331] design TETRIS has unconnected port key_right1
WARNING: [Synth 8-3331] design TETRIS has unconnected port key_down1
INFO: [Synth 8-3886] merging instance 'i_0/mm/count_reg[28]' (FDC) to 'i_0/mm/note_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/mm/count_reg[30]' (FDC) to 'i_0/mm/note_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/mm/count_reg[29]' (FDC) to 'i_0/mm/note_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/mm/count_reg[24]' (FDC) to 'i_0/mm/note_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/mm/count_reg[25]' (FDC) to 'i_0/mm/note_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/mm/count_reg[26]' (FDC) to 'i_0/mm/note_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/mm/count_reg[27]' (FDC) to 'i_0/mm/note_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/mm/note_reg[7]' (FDC) to 'i_0/mm/note_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/mm/note_reg[6]' (FDC) to 'i_0/mm/note_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\mm/note_reg[5] )
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_hold_reg[tiles][3][y][1]' (FDCE) to 'i_1/U4/tetrimino_hold_reg[tiles][3][y][2]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_hold_reg[tiles][3][y][2]' (FDCE) to 'i_1/U4/tetrimino_hold_reg[tiles][3][y][3]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_hold_reg[tiles][3][y][3]' (FDCE) to 'i_1/U4/tetrimino_hold_reg[tiles][3][y][4]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_hold_reg[tiles][3][y][4]' (FDCE) to 'i_1/U4/tetrimino_hold_reg[tiles][3][x][2]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_hold_reg[tiles][3][x][1]' (FDPE) to 'i_1/U4/tetrimino_hold_reg[tiles][0][x][0]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_hold_reg[tiles][3][x][2]' (FDCE) to 'i_1/U4/tetrimino_hold_reg[tiles][3][x][3]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_hold_reg[tiles][3][x][3]' (FDCE) to 'i_1/U4/tetrimino_hold_reg[tiles][2][y][1]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_hold_reg[tiles][2][y][1]' (FDCE) to 'i_1/U4/tetrimino_hold_reg[tiles][2][y][2]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_hold_reg[tiles][2][y][2]' (FDCE) to 'i_1/U4/tetrimino_hold_reg[tiles][2][y][3]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_hold_reg[tiles][2][y][3]' (FDCE) to 'i_1/U4/tetrimino_hold_reg[tiles][2][y][4]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_hold_reg[tiles][2][y][4]' (FDCE) to 'i_1/U4/tetrimino_hold_reg[tiles][2][x][2]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_hold_reg[tiles][2][x][2]' (FDCE) to 'i_1/U4/tetrimino_hold_reg[tiles][2][x][3]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_hold_reg[tiles][2][x][3]' (FDCE) to 'i_1/U4/tetrimino_hold_reg[tiles][1][y][1]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_hold_reg[tiles][1][y][1]' (FDCE) to 'i_1/U4/tetrimino_hold_reg[tiles][1][y][2]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_hold_reg[tiles][1][y][2]' (FDCE) to 'i_1/U4/tetrimino_hold_reg[tiles][1][y][3]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_hold_reg[tiles][1][y][3]' (FDCE) to 'i_1/U4/tetrimino_hold_reg[tiles][1][y][4]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_hold_reg[tiles][1][y][4]' (FDCE) to 'i_1/U4/tetrimino_hold_reg[tiles][1][x][1]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_hold_reg[tiles][1][x][1]' (FDCE) to 'i_1/U4/tetrimino_hold_reg[tiles][1][x][2]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_hold_reg[tiles][1][x][2]' (FDCE) to 'i_1/U4/tetrimino_hold_reg[tiles][1][x][3]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_hold_reg[tiles][1][x][3]' (FDCE) to 'i_1/U4/tetrimino_hold_reg[tiles][0][y][1]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_hold_reg[tiles][0][y][1]' (FDCE) to 'i_1/U4/tetrimino_hold_reg[tiles][0][y][2]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_hold_reg[tiles][0][y][2]' (FDCE) to 'i_1/U4/tetrimino_hold_reg[tiles][0][y][3]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_hold_reg[tiles][0][y][3]' (FDCE) to 'i_1/U4/tetrimino_hold_reg[tiles][0][y][4]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_hold_reg[tiles][0][y][4]' (FDCE) to 'i_1/U4/tetrimino_hold_reg[tiles][0][x][1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/U4/\tetrimino_hold_reg[tiles][0][x][0] )
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_hold_reg[tiles][0][x][1]' (FDCE) to 'i_1/U4/tetrimino_hold_reg[tiles][0][x][2]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_hold_reg[tiles][0][x][2]' (FDCE) to 'i_1/U4/tetrimino_hold_reg[tiles][0][x][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/U4/\tetrimino_hold_reg[tiles][0][x][3] )
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_next_reg[tiles][3][y][1]' (FDCE) to 'i_1/U4/tetrimino_next_reg[tiles][3][y][2]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_next_reg[tiles][3][y][2]' (FDCE) to 'i_1/U4/tetrimino_next_reg[tiles][3][y][3]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_next_reg[tiles][3][y][3]' (FDCE) to 'i_1/U4/tetrimino_next_reg[tiles][3][y][4]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_next_reg[tiles][3][y][4]' (FDCE) to 'i_1/U4/tetrimino_next_reg[tiles][3][x][2]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_next_reg[tiles][3][x][1]' (FDPE) to 'i_1/U4/tetrimino_next_reg[tiles][0][x][0]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_next_reg[tiles][3][x][2]' (FDCE) to 'i_1/U4/tetrimino_next_reg[tiles][3][x][3]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_next_reg[tiles][3][x][3]' (FDCE) to 'i_1/U4/tetrimino_next_reg[tiles][2][y][1]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_next_reg[tiles][2][y][1]' (FDCE) to 'i_1/U4/tetrimino_next_reg[tiles][2][y][2]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_next_reg[tiles][2][y][2]' (FDCE) to 'i_1/U4/tetrimino_next_reg[tiles][2][y][3]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_next_reg[tiles][2][y][3]' (FDCE) to 'i_1/U4/tetrimino_next_reg[tiles][2][y][4]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_next_reg[tiles][2][y][4]' (FDCE) to 'i_1/U4/tetrimino_next_reg[tiles][2][x][2]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_next_reg[tiles][2][x][2]' (FDCE) to 'i_1/U4/tetrimino_next_reg[tiles][2][x][3]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_next_reg[tiles][2][x][3]' (FDCE) to 'i_1/U4/tetrimino_next_reg[tiles][1][y][1]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_next_reg[tiles][1][y][1]' (FDCE) to 'i_1/U4/tetrimino_next_reg[tiles][1][y][2]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_next_reg[tiles][1][y][2]' (FDCE) to 'i_1/U4/tetrimino_next_reg[tiles][1][y][3]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_next_reg[tiles][1][y][3]' (FDCE) to 'i_1/U4/tetrimino_next_reg[tiles][1][y][4]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_next_reg[tiles][1][y][4]' (FDCE) to 'i_1/U4/tetrimino_next_reg[tiles][1][x][1]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_next_reg[tiles][1][x][1]' (FDCE) to 'i_1/U4/tetrimino_next_reg[tiles][1][x][2]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_next_reg[tiles][1][x][2]' (FDCE) to 'i_1/U4/tetrimino_next_reg[tiles][1][x][3]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_next_reg[tiles][1][x][3]' (FDCE) to 'i_1/U4/tetrimino_next_reg[tiles][0][y][1]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_next_reg[tiles][0][y][1]' (FDCE) to 'i_1/U4/tetrimino_next_reg[tiles][0][y][2]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_next_reg[tiles][0][y][2]' (FDCE) to 'i_1/U4/tetrimino_next_reg[tiles][0][y][3]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_next_reg[tiles][0][y][3]' (FDCE) to 'i_1/U4/tetrimino_next_reg[tiles][0][y][4]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_next_reg[tiles][0][y][4]' (FDCE) to 'i_1/U4/tetrimino_next_reg[tiles][0][x][1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/U4/\tetrimino_next_reg[tiles][0][x][0] )
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_next_reg[tiles][0][x][1]' (FDCE) to 'i_1/U4/tetrimino_next_reg[tiles][0][x][2]'
INFO: [Synth 8-3886] merging instance 'i_1/U4/tetrimino_next_reg[tiles][0][x][2]' (FDCE) to 'i_1/U4/tetrimino_next_reg[tiles][0][x][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/U4/\tetrimino_next_reg[tiles][0][x][3] )
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_s_reg[21]' (FDCE) to 'i_0/i_16/mm/ptr_s_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_s_reg[22]' (FDCE) to 'i_0/i_16/mm/ptr_s_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_s_reg[8]' (FDCE) to 'i_0/i_16/mm/ptr_s_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_s_reg[16]' (FDCE) to 'i_0/i_16/mm/ptr_s_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_s_reg[27]' (FDCE) to 'i_0/i_16/mm/ptr_s_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_s_reg[30]' (FDCE) to 'i_0/i_16/mm/ptr_s_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_s_reg[20]' (FDCE) to 'i_0/i_16/mm/ptr_s_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_s_reg[29]' (FDCE) to 'i_0/i_16/mm/ptr_s_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_s_reg[6]' (FDCE) to 'i_0/i_16/mm/ptr_s_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_s_reg[17]' (FDCE) to 'i_0/i_16/mm/ptr_s_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_s_reg[18]' (FDCE) to 'i_0/i_16/mm/ptr_s_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_s_reg[23]' (FDCE) to 'i_0/i_16/mm/ptr_s_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_s_reg[28]' (FDCE) to 'i_0/i_16/mm/ptr_s_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_s_reg[7]' (FDCE) to 'i_0/i_16/mm/ptr_s_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_s_reg[19]' (FDCE) to 'i_0/i_16/mm/ptr_s_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_s_reg[15]' (FDCE) to 'i_0/i_16/mm/ptr_s_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_s_reg[26]' (FDCE) to 'i_0/i_16/mm/ptr_s_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_s_reg[24]' (FDCE) to 'i_0/i_16/mm/ptr_s_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_s_reg[25]' (FDCE) to 'i_0/i_16/mm/ptr_s_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_s_reg[12]' (FDCE) to 'i_0/i_16/mm/ptr_s_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_s_reg[13]' (FDCE) to 'i_0/i_16/mm/ptr_s_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_s_reg[9]' (FDCE) to 'i_0/i_16/mm/ptr_s_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_s_reg[10]' (FDCE) to 'i_0/i_16/mm/ptr_s_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_s_reg[11]' (FDCE) to 'i_0/i_16/mm/ptr_s_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/i_16/\mm/ptr_s_reg[14] )
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_t_reg[12]' (FDCE) to 'i_0/i_16/mm/ptr_t_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_t_reg[16]' (FDCE) to 'i_0/i_16/mm/ptr_t_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_t_reg[13]' (FDCE) to 'i_0/i_16/mm/ptr_t_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_t_reg[14]' (FDCE) to 'i_0/i_16/mm/ptr_t_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_t_reg[8]' (FDCE) to 'i_0/i_16/mm/ptr_t_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_t_reg[9]' (FDCE) to 'i_0/i_16/mm/ptr_t_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_t_reg[10]' (FDCE) to 'i_0/i_16/mm/ptr_t_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_t_reg[19]' (FDCE) to 'i_0/i_16/mm/ptr_t_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_t_reg[29]' (FDCE) to 'i_0/i_16/mm/ptr_t_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_t_reg[20]' (FDCE) to 'i_0/i_16/mm/ptr_t_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_t_reg[21]' (FDCE) to 'i_0/i_16/mm/ptr_t_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_t_reg[6]' (FDCE) to 'i_0/i_16/mm/ptr_t_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_t_reg[7]' (FDCE) to 'i_0/i_16/mm/ptr_t_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_t_reg[22]' (FDCE) to 'i_0/i_16/mm/ptr_t_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/i_16/mm/ptr_t_reg[30]' (FDCE) to 'i_0/i_16/mm/ptr_t_reg[11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/i_16/\mm/ptr_t_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/i_16/\mm/ptr_o_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/i_16/\mm/ptr_gp_reg[24] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:01:51 . Memory (MB): peak = 2205.180 ; gain = 634.215 ; free physical = 415 ; free virtual = 3212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|music       | p_0_out    | 64x6          | LUT            | 
|music       | p_0_out    | 64x6          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |TETRIS__GB0   |           1|     11679|
|2     |TETRIS__GB1   |           1|     12337|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:40 ; elapsed = 00:01:58 . Memory (MB): peak = 2205.180 ; gain = 634.215 ; free physical = 322 ; free virtual = 3118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:42 ; elapsed = 00:01:59 . Memory (MB): peak = 2205.180 ; gain = 634.215 ; free physical = 317 ; free virtual = 3115
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |TETRIS__GB0   |           1|     11679|
|2     |TETRIS__GB1   |           1|     12337|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:49 ; elapsed = 00:02:07 . Memory (MB): peak = 2205.180 ; gain = 634.215 ; free physical = 317 ; free virtual = 3113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:51 ; elapsed = 00:02:09 . Memory (MB): peak = 2205.180 ; gain = 634.215 ; free physical = 316 ; free virtual = 3112
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:51 ; elapsed = 00:02:09 . Memory (MB): peak = 2205.180 ; gain = 634.215 ; free physical = 316 ; free virtual = 3112
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:52 ; elapsed = 00:02:10 . Memory (MB): peak = 2205.180 ; gain = 634.215 ; free physical = 317 ; free virtual = 3113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:52 ; elapsed = 00:02:10 . Memory (MB): peak = 2205.180 ; gain = 634.215 ; free physical = 317 ; free virtual = 3113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:53 ; elapsed = 00:02:10 . Memory (MB): peak = 2205.180 ; gain = 634.215 ; free physical = 317 ; free virtual = 3113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:53 ; elapsed = 00:02:11 . Memory (MB): peak = 2205.180 ; gain = 634.215 ; free physical = 317 ; free virtual = 3113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |   563|
|3     |LUT1   |   110|
|4     |LUT2   |   664|
|5     |LUT3   |  1119|
|6     |LUT4   |   980|
|7     |LUT5   |  1284|
|8     |LUT6   |  3639|
|9     |MUXF7  |   313|
|10    |MUXF8  |    45|
|11    |FDCE   |   918|
|12    |FDPE   |   237|
|13    |FDRE   |   411|
|14    |IBUF   |     7|
|15    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+-------------+--------------------+------+
|      |Instance     |Module              |Cells |
+------+-------------+--------------------+------+
|1     |top          |                    | 10308|
|2     |  U1         |CLOCK_GENERATOR     |    64|
|3     |  U2         |VGA_CONTROLLER      |   451|
|4     |  U4         |TETRIS_DATA         |  5512|
|5     |  U5         |TETRIS_CONTROLLER   |  1259|
|6     |  U6         |RAND_NUM_GEN        |    71|
|7     |  U7         |KEYBOARD_SOURCE     |    44|
|8     |  U8         |KEYBOARD_CONTROLLER |    63|
|9     |  mm         |music               |   921|
|10    |    note_gen |note_generator      |   715|
+------+-------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:53 ; elapsed = 00:02:11 . Memory (MB): peak = 2205.180 ; gain = 634.215 ; free physical = 317 ; free virtual = 3113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:49 ; elapsed = 00:02:09 . Memory (MB): peak = 2209.090 ; gain = 485.312 ; free physical = 2592 ; free virtual = 5388
Synthesis Optimization Complete : Time (s): cpu = 00:01:54 ; elapsed = 00:02:13 . Memory (MB): peak = 2209.090 ; gain = 638.125 ; free physical = 2592 ; free virtual = 5388
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 921 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2245.199 ; gain = 0.000 ; free physical = 2545 ; free virtual = 5341
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
242 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:59 ; elapsed = 00:02:18 . Memory (MB): peak = 2245.199 ; gain = 846.402 ; free physical = 2654 ; free virtual = 5450
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2245.199 ; gain = 0.000 ; free physical = 2654 ; free virtual = 5450
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ygunarso/tetris_project/tetris_project.runs/synth_1/TETRIS.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TETRIS_utilization_synth.rpt -pb TETRIS_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  5 11:12:13 2019...
