INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/T4/T4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/T4/T4.srcs/sources_1/new/regFileWithALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFileWithALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/T4/T4.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/T4/T4.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
