#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri May 24 23:39:30 2019
# Process ID: 10924
# Current directory: G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8264 G:\deverlopboard\a35t_code\hdmi1_tx_35t_1080p60hz\08_hdmi_tx.xpr
# Log file: G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/vivado.log
# Journal file: G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.xpr
INFO: [Project 1-313] Project file moved from 'G:/deverlopboard/a7_code/hdmi_tx_75t_1080p60hz' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'G:/deverlopboard/a35t_code/miz_ip_lib/HDMI_FPGA_ML_A7', nor could it be found using path 'G:/deverlopboard/a7_code/miz_ip_lib/HDMI_FPGA_ML_A7'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'g:/deverlopboard/a35t_code/miz_ip_lib/HDMI_FPGA_ML_A7'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (5.3)' for IP 'clk_wiz_0' (customized with software release 2016.4) has a newer minor version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'HDMI_FPGA_ML_A7_0' is locked:
* IP definition 'HDMI_FPGA_ML_A7 (1.0)' for IP 'HDMI_FPGA_ML_A7_0' (customized with software release 2016.4) was not found in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [Project 1-230] Project '08_hdmi_tx.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 842.234 ; gain = 68.984
report_ip_status -name ip_status 
set_property flow {Vivado Synthesis 2017} [get_runs synth_2]
create_run synth_3 -flow {Vivado Synthesis 2017} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7a75tfgg484-2
current_run [get_runs synth_3]
set_property part xc7a35tftg256-2 [current_project]
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (5.3)' for IP 'clk_wiz_0' (customized with software release 2016.4) has a newer minor version in the IP Catalog.
* Current project part 'xc7a35tftg256-2' and the part 'xc7a75tfgg484-2' used to customize the IP 'clk_wiz_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'HDMI_FPGA_ML_A7_0' is locked:
* IP definition 'HDMI_FPGA_ML_A7 (1.0)' for IP 'HDMI_FPGA_ML_A7_0' (customized with software release 2016.4) was not found in the IP Catalog.
* Current project part 'xc7a35tftg256-2' and the part 'xc7a75tfgg484-2' used to customize the IP 'HDMI_FPGA_ML_A7_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
set_property flow {Vivado Implementation 2016} [get_runs impl_3]
reset_run clk_wiz_0_synth_1
reset_run HDMI_FPGA_ML_A7_0_synth_1
launch_runs synth_3 -jobs 2
WARNING: [Project 1-576] IP 'G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' in run clk_wiz_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.srcs/sources_1/ip/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0.xci' in run HDMI_FPGA_ML_A7_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
[Fri May 24 23:44:18 2019] Launched clk_wiz_0_synth_1, HDMI_FPGA_ML_A7_0_synth_1...
Run output will be captured here:
clk_wiz_0_synth_1: G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.runs/clk_wiz_0_synth_1/runme.log
HDMI_FPGA_ML_A7_0_synth_1: G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.runs/HDMI_FPGA_ML_A7_0_synth_1/runme.log
[Fri May 24 23:44:18 2019] Launched synth_3...
Run output will be captured here: G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.runs/synth_3/runme.log
upgrade_ip -srcset clk_wiz_0 -vlnv xilinx.com:ip:clk_wiz:5.4 [get_ips  clk_wiz_0] -log ip_upgrade.log
Upgrading 'clk_wiz_0'
INFO: [Project 1-386] Moving file 'G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' from fileset 'clk_wiz_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-1972] Upgraded clk_wiz_0 from Clocking Wizard 5.3 to Clocking Wizard 5.4
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 990.789 ; gain = 105.289
export_ip_user_files -of_objects [get_ips clk_wiz_0] -no_script -sync -force -quiet
reset_run synth_3
launch_runs synth_3 -jobs 2
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
[Fri May 24 23:49:21 2019] Launched clk_wiz_0_synth_1...
Run output will be captured here: G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.runs/clk_wiz_0_synth_1/runme.log
[Fri May 24 23:49:21 2019] Launched synth_3...
Run output will be captured here: G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.runs/synth_3/runme.log
open_run synth_3 -name synth_3
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tftg256-2
INFO: [Project 1-454] Reading design checkpoint 'g:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.srcs/sources_1/ip/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0.dcp' for cell 'u_HDMI'
INFO: [Project 1-454] Reading design checkpoint 'g:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'u_clk'
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tftg256-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [g:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk/inst'
Finished Parsing XDC File [g:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk/inst'
Parsing XDC File [g:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [g:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [g:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1743.902 ; gain = 546.125
WARNING: [Vivado 12-2489] -input_jitter contains time 0.370370 which will be rounded to 0.370 to ensure it is an integer multiple of 1 picosecond [g:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [g:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk/inst'
Parsing XDC File [G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.srcs/HDMI_tx.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'AA10' is not a valid site or package pin name. [G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.srcs/HDMI_tx.xdc:16]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, the positive port (P-side) 'HDMI_D0_P' of a differential pair cannot be placed on a negative package pin 'P16' (IOBS). [G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.srcs/HDMI_tx.xdc:19]
CRITICAL WARNING: [Common 17-69] Command failed: 'C18' is not a valid site or package pin name. [G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.srcs/HDMI_tx.xdc:20]
CRITICAL WARNING: [Common 17-69] Command failed: 'AB16' is not a valid site or package pin name. [G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.srcs/HDMI_tx.xdc:21]
CRITICAL WARNING: [Common 17-69] Command failed: 'AB13' is not a valid site or package pin name. [G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.srcs/HDMI_tx.xdc:22]
CRITICAL WARNING: [Common 17-69] Command failed: 'AB15' is not a valid site or package pin name. [G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.srcs/HDMI_tx.xdc:23]
CRITICAL WARNING: [Common 17-69] Command failed: 'AA14' is not a valid site or package pin name. [G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.srcs/HDMI_tx.xdc:24]
CRITICAL WARNING: [Common 17-69] Command failed: 'V18' is not a valid site or package pin name. [G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.srcs/HDMI_tx.xdc:25]
Finished Parsing XDC File [G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.srcs/HDMI_tx.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1781.664 ; gain = 747.820
place_ports {LED[3]} P6
place_ports {LED[2]} L5
place_ports {LED[1]} N2
place_ports {LED[0]} N3
place_ports KEY K12
place_ports HDMI_CLK_P F5
place_ports clk_27M N11
place_ports HDMI_D0_P G5
place_ports HDMI_D1_P F2
place_ports HDMI_D2_P F4
save_constraints
launch_runs impl_3 -to_step write_bitstream -jobs 2
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1797.527 ; gain = 0.000
[Sat May 25 00:12:34 2019] Launched impl_3...
Run output will be captured here: G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.runs/impl_3/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 25 00:14:06 2019...
