DECL|CCM_ControlGate|function|static inline void CCM_ControlGate(CCM_Type * base, uint32_t ccmGate, uint32_t control)
DECL|CCM_GetRootDivider|function|static inline uint32_t CCM_GetRootDivider(CCM_Type * base, uint32_t ccmRootDiv)
DECL|CCM_GetRootMux|function|static inline uint32_t CCM_GetRootMux(CCM_Type * base, uint32_t ccmRootClk)
DECL|CCM_SetRootDivider|function|static inline void CCM_SetRootDivider(CCM_Type * base, uint32_t ccmRootDiv, uint32_t div)
DECL|CCM_SetRootMux|function|static inline void CCM_SetRootMux(CCM_Type * base, uint32_t ccmRootClk, uint32_t mux)
DECL|CCM_TUPLE_MASK|macro|CCM_TUPLE_MASK
DECL|CCM_TUPLE_REG|macro|CCM_TUPLE_REG
DECL|CCM_TUPLE_SHIFT|macro|CCM_TUPLE_SHIFT
DECL|CCM_TUPLE|macro|CCM_TUPLE
DECL|__CCM_IMX6SX_H__|macro|__CCM_IMX6SX_H__
DECL|_ccm_ccgr_gate|enum|enum _ccm_ccgr_gate
DECL|_ccm_gate_value|enum|enum _ccm_gate_value
DECL|_ccm_overrided_enable_signal|enum|enum _ccm_overrided_enable_signal
DECL|_ccm_root_clock_control|enum|enum _ccm_root_clock_control
DECL|_ccm_root_div_control|enum|enum _ccm_root_div_control
DECL|_ccm_rootmux_aclk_eim_slow_sel|enum|enum _ccm_rootmux_aclk_eim_slow_sel
DECL|_ccm_rootmux_audio_clk_sel|enum|enum _ccm_rootmux_audio_clk_sel
DECL|_ccm_rootmux_can_clk_sel|enum|enum _ccm_rootmux_can_clk_sel
DECL|_ccm_rootmux_csi_clk_sel|enum|enum _ccm_rootmux_csi_clk_sel
DECL|_ccm_rootmux_display_clk_sel|enum|enum _ccm_rootmux_display_clk_sel
DECL|_ccm_rootmux_ecspi_clk_sel|enum|enum _ccm_rootmux_ecspi_clk_sel
DECL|_ccm_rootmux_enet_clk_sel|enum|enum _ccm_rootmux_enet_clk_sel
DECL|_ccm_rootmux_enet_pre_clk_sel|enum|enum _ccm_rootmux_enet_pre_clk_sel
DECL|_ccm_rootmux_esai_clk_sel|enum|enum _ccm_rootmux_esai_clk_sel
DECL|_ccm_rootmux_gpu_axi_sel|enum|enum _ccm_rootmux_gpu_axi_sel
DECL|_ccm_rootmux_gpu_core_sel|enum|enum _ccm_rootmux_gpu_core_sel
DECL|_ccm_rootmux_lcdif1_clk_sel|enum|enum _ccm_rootmux_lcdif1_clk_sel
DECL|_ccm_rootmux_lcdif1_pre_clk_sel|enum|enum _ccm_rootmux_lcdif1_pre_clk_sel
DECL|_ccm_rootmux_lcdif2_clk_sel|enum|enum _ccm_rootmux_lcdif2_clk_sel
DECL|_ccm_rootmux_lcdif2_pre_clk_sel|enum|enum _ccm_rootmux_lcdif2_pre_clk_sel
DECL|_ccm_rootmux_ldb_di0_clk_sel|enum|enum _ccm_rootmux_ldb_di0_clk_sel
DECL|_ccm_rootmux_ldb_di1_clk_sel|enum|enum _ccm_rootmux_ldb_di1_clk_sel
DECL|_ccm_rootmux_m4_clk_sel|enum|enum _ccm_rootmux_m4_clk_sel
DECL|_ccm_rootmux_m4_pre_clk_sel|enum|enum _ccm_rootmux_m4_pre_clk_sel
DECL|_ccm_rootmux_ocram_alt_clk_sel|enum|enum _ccm_rootmux_ocram_alt_clk_sel
DECL|_ccm_rootmux_ocram_clk_sel|enum|enum _ccm_rootmux_ocram_clk_sel
DECL|_ccm_rootmux_pcie_axi_clk_sel|enum|enum _ccm_rootmux_pcie_axi_clk_sel
DECL|_ccm_rootmux_perclk_clk_sel|enum|enum _ccm_rootmux_perclk_clk_sel
DECL|_ccm_rootmux_periph2_clk2_sel|enum|enum _ccm_rootmux_periph2_clk2_sel
DECL|_ccm_rootmux_periph2_clk_sel|enum|enum _ccm_rootmux_periph2_clk_sel
DECL|_ccm_rootmux_periph_clk2_sel|enum|enum _ccm_rootmux_periph_clk2_sel
DECL|_ccm_rootmux_periph_clk_sel|enum|enum _ccm_rootmux_periph_clk_sel
DECL|_ccm_rootmux_pll1_sw_clk_sel|enum|enum _ccm_rootmux_pll1_sw_clk_sel
DECL|_ccm_rootmux_pll3_sw_clk_sel|enum|enum _ccm_rootmux_pll3_sw_clk_sel
DECL|_ccm_rootmux_pre_periph2_clk_sel|enum|enum _ccm_rootmux_pre_periph2_clk_sel
DECL|_ccm_rootmux_pre_periph_clk_sel|enum|enum _ccm_rootmux_pre_periph_clk_sel
DECL|_ccm_rootmux_qspi2_clk_sel|enum|enum _ccm_rootmux_qspi2_clk_sel
DECL|_ccm_rootmux_spdif0_clk_sel|enum|enum _ccm_rootmux_spdif0_clk_sel
DECL|_ccm_rootmux_ssi1_clk_sel|enum|enum _ccm_rootmux_ssi1_clk_sel
DECL|_ccm_rootmux_ssi2_clk_sel|enum|enum _ccm_rootmux_ssi2_clk_sel
DECL|_ccm_rootmux_ssi3_clk_sel|enum|enum _ccm_rootmux_ssi3_clk_sel
DECL|_ccm_rootmux_step_sel|enum|enum _ccm_rootmux_step_sel
DECL|_ccm_rootmux_uart_clk_sel|enum|enum _ccm_rootmux_uart_clk_sel
DECL|_ccm_rootmux_usdhc1_clk_sel|enum|enum _ccm_rootmux_usdhc1_clk_sel
DECL|_ccm_rootmux_usdhc2_clk_sel|enum|enum _ccm_rootmux_usdhc2_clk_sel
DECL|_ccm_rootmux_usdhc3_clk_sel|enum|enum _ccm_rootmux_usdhc3_clk_sel
DECL|_ccm_rootmux_usdhc4_clk_sel|enum|enum _ccm_rootmux_usdhc4_clk_sel
DECL|_ccm_rootmux_vid_clk_sel|enum|enum _ccm_rootmux_vid_clk_sel
DECL|ccmCcgrGateAipsTz1Clk|enumerator|ccmCcgrGateAipsTz1Clk = CCM_TUPLE(CCGR0, CCM_CCGR0_CG0_SHIFT, CCM_CCGR0_CG0_MASK), /*!< AipsTz1 Clock Gate.*/
DECL|ccmCcgrGateAipsTz2Clk|enumerator|ccmCcgrGateAipsTz2Clk = CCM_TUPLE(CCGR0, CCM_CCGR0_CG1_SHIFT, CCM_CCGR0_CG1_MASK), /*!< AipsTz2 Clock Gate.*/
DECL|ccmCcgrGateAipsTz3Clk|enumerator|ccmCcgrGateAipsTz3Clk = CCM_TUPLE(CCGR0, CCM_CCGR0_CG15_SHIFT, CCM_CCGR0_CG15_MASK), /*!< AipsTz3 Clock Gate.*/
DECL|ccmCcgrGateApbhdmaHclk|enumerator|ccmCcgrGateApbhdmaHclk = CCM_TUPLE(CCGR0, CCM_CCGR0_CG2_SHIFT, CCM_CCGR0_CG2_MASK), /*!< ApbhdmaH Clock Gate.*/
DECL|ccmCcgrGateArmDbgClk|enumerator|ccmCcgrGateArmDbgClk = CCM_TUPLE(CCGR0, CCM_CCGR0_CG11_SHIFT, CCM_CCGR0_CG11_MASK), /*!< Arm Debug Clock Gate.*/
DECL|ccmCcgrGateAsrcClk|enumerator|ccmCcgrGateAsrcClk = CCM_TUPLE(CCGR0, CCM_CCGR0_CG3_SHIFT, CCM_CCGR0_CG3_MASK), /*!< Asrc Clock Gate.*/
DECL|ccmCcgrGateCaamSecureMemClk|enumerator|ccmCcgrGateCaamSecureMemClk = CCM_TUPLE(CCGR0, CCM_CCGR0_CG4_SHIFT, CCM_CCGR0_CG4_MASK), /*!< CaamSecureMem Clock Gate.*/
DECL|ccmCcgrGateCaamWrapperAclk|enumerator|ccmCcgrGateCaamWrapperAclk = CCM_TUPLE(CCGR0, CCM_CCGR0_CG5_SHIFT, CCM_CCGR0_CG5_MASK), /*!< CaamWrapperA Clock Gate.*/
DECL|ccmCcgrGateCaamWrapperIpg|enumerator|ccmCcgrGateCaamWrapperIpg = CCM_TUPLE(CCGR0, CCM_CCGR0_CG6_SHIFT, CCM_CCGR0_CG6_MASK), /*!< CaamWrapperIpg Clock Gate.*/
DECL|ccmCcgrGateCan1Clk|enumerator|ccmCcgrGateCan1Clk = CCM_TUPLE(CCGR0, CCM_CCGR0_CG7_SHIFT, CCM_CCGR0_CG7_MASK), /*!< Can1 Clock Gate.*/
DECL|ccmCcgrGateCan1SerialClk|enumerator|ccmCcgrGateCan1SerialClk = CCM_TUPLE(CCGR0, CCM_CCGR0_CG8_SHIFT, CCM_CCGR0_CG8_MASK), /*!< Can1 Serial Clock Gate.*/
DECL|ccmCcgrGateCan2Clk|enumerator|ccmCcgrGateCan2Clk = CCM_TUPLE(CCGR0, CCM_CCGR0_CG9_SHIFT, CCM_CCGR0_CG9_MASK), /*!< Can2 Clock Gate.*/
DECL|ccmCcgrGateCan2SerialClk|enumerator|ccmCcgrGateCan2SerialClk = CCM_TUPLE(CCGR0, CCM_CCGR0_CG10_SHIFT, CCM_CCGR0_CG10_MASK), /*!< Can2 Serial Clock Gate.*/
DECL|ccmCcgrGateCanfdClk|enumerator|ccmCcgrGateCanfdClk = CCM_TUPLE(CCGR1, CCM_CCGR1_CG15_SHIFT, CCM_CCGR1_CG15_MASK), /*!< Canfd Clock Gate.*/
DECL|ccmCcgrGateCsiClk|enumerator|ccmCcgrGateCsiClk = CCM_TUPLE(CCGR2, CCM_CCGR2_CG1_SHIFT, CCM_CCGR2_CG1_MASK), /*!< Csi Clock Gate.*/
DECL|ccmCcgrGateDcic1Clk|enumerator|ccmCcgrGateDcic1Clk = CCM_TUPLE(CCGR0, CCM_CCGR0_CG12_SHIFT, CCM_CCGR0_CG12_MASK), /*!< Dcic1 Clock Gate.*/
DECL|ccmCcgrGateDcic2Clk|enumerator|ccmCcgrGateDcic2Clk = CCM_TUPLE(CCGR0, CCM_CCGR0_CG13_SHIFT, CCM_CCGR0_CG13_MASK), /*!< Dcic2 Clock Gate.*/
DECL|ccmCcgrGateDispAxiClk|enumerator|ccmCcgrGateDispAxiClk = CCM_TUPLE(CCGR3, CCM_CCGR3_CG3_SHIFT, CCM_CCGR3_CG3_MASK), /*!< DispAxi Clock Gate.*/
DECL|ccmCcgrGateEcspi1Clk|enumerator|ccmCcgrGateEcspi1Clk = CCM_TUPLE(CCGR1, CCM_CCGR1_CG0_SHIFT, CCM_CCGR1_CG0_MASK), /*!< Ecspi1 Clock Gate.*/
DECL|ccmCcgrGateEcspi2Clk|enumerator|ccmCcgrGateEcspi2Clk = CCM_TUPLE(CCGR1, CCM_CCGR1_CG1_SHIFT, CCM_CCGR1_CG1_MASK), /*!< Ecspi2 Clock Gate.*/
DECL|ccmCcgrGateEcspi3Clk|enumerator|ccmCcgrGateEcspi3Clk = CCM_TUPLE(CCGR1, CCM_CCGR1_CG2_SHIFT, CCM_CCGR1_CG2_MASK), /*!< Ecspi3 Clock Gate.*/
DECL|ccmCcgrGateEcspi4Clk|enumerator|ccmCcgrGateEcspi4Clk = CCM_TUPLE(CCGR1, CCM_CCGR1_CG3_SHIFT, CCM_CCGR1_CG3_MASK), /*!< Ecspi4 Clock Gate.*/
DECL|ccmCcgrGateEcspi5Clk|enumerator|ccmCcgrGateEcspi5Clk = CCM_TUPLE(CCGR1, CCM_CCGR1_CG4_SHIFT, CCM_CCGR1_CG4_MASK), /*!< Ecspi5 Clock Gate.*/
DECL|ccmCcgrGateEimSlowClk|enumerator|ccmCcgrGateEimSlowClk = CCM_TUPLE(CCGR6, CCM_CCGR6_CG5_SHIFT, CCM_CCGR6_CG5_MASK), /*!< EimSlow Clock Gate.*/
DECL|ccmCcgrGateEnetClk|enumerator|ccmCcgrGateEnetClk = CCM_TUPLE(CCGR3, CCM_CCGR3_CG2_SHIFT, CCM_CCGR3_CG2_MASK), /*!< Enet Clock Gate.*/
DECL|ccmCcgrGateEpit1Clk|enumerator|ccmCcgrGateEpit1Clk = CCM_TUPLE(CCGR1, CCM_CCGR1_CG6_SHIFT, CCM_CCGR1_CG6_MASK), /*!< Epit1 Clock Gate.*/
DECL|ccmCcgrGateEpit2Clk|enumerator|ccmCcgrGateEpit2Clk = CCM_TUPLE(CCGR1, CCM_CCGR1_CG7_SHIFT, CCM_CCGR1_CG7_MASK), /*!< Epit2 Clock Gate.*/
DECL|ccmCcgrGateEsaiClk|enumerator|ccmCcgrGateEsaiClk = CCM_TUPLE(CCGR1, CCM_CCGR1_CG8_SHIFT, CCM_CCGR1_CG8_MASK), /*!< Esai Clock Gate.*/
DECL|ccmCcgrGateGisClk|enumerator|ccmCcgrGateGisClk = CCM_TUPLE(CCGR6, CCM_CCGR6_CG11_SHIFT, CCM_CCGR6_CG11_MASK), /*!< Gis Clock Gate.*/
DECL|ccmCcgrGateGptClk|enumerator|ccmCcgrGateGptClk = CCM_TUPLE(CCGR1, CCM_CCGR1_CG10_SHIFT, CCM_CCGR1_CG10_MASK), /*!< Gpt Clock Gate.*/
DECL|ccmCcgrGateGptSerialClk|enumerator|ccmCcgrGateGptSerialClk = CCM_TUPLE(CCGR1, CCM_CCGR1_CG11_SHIFT, CCM_CCGR1_CG11_MASK), /*!< Gpt Serial Clock Gate.*/
DECL|ccmCcgrGateGpuClk|enumerator|ccmCcgrGateGpuClk = CCM_TUPLE(CCGR1, CCM_CCGR1_CG13_SHIFT, CCM_CCGR1_CG13_MASK), /*!< Gpu Clock Gate.*/
DECL|ccmCcgrGateI2c1Serialclk|enumerator|ccmCcgrGateI2c1Serialclk = CCM_TUPLE(CCGR2, CCM_CCGR2_CG3_SHIFT, CCM_CCGR2_CG3_MASK), /*!< I2c1 Serial Clock Gate.*/
DECL|ccmCcgrGateI2c2Serialclk|enumerator|ccmCcgrGateI2c2Serialclk = CCM_TUPLE(CCGR2, CCM_CCGR2_CG4_SHIFT, CCM_CCGR2_CG4_MASK), /*!< I2c2 Serial Clock Gate.*/
DECL|ccmCcgrGateI2c3Serialclk|enumerator|ccmCcgrGateI2c3Serialclk = CCM_TUPLE(CCGR2, CCM_CCGR2_CG5_SHIFT, CCM_CCGR2_CG5_MASK), /*!< I2c3 Serial Clock Gate.*/
DECL|ccmCcgrGateI2c4SerialClk|enumerator|ccmCcgrGateI2c4SerialClk = CCM_TUPLE(CCGR6, CCM_CCGR6_CG12_SHIFT, CCM_CCGR6_CG12_MASK), /*!< I2c4 Serial Clock Gate.*/
DECL|ccmCcgrGateIimClk|enumerator|ccmCcgrGateIimClk = CCM_TUPLE(CCGR2, CCM_CCGR2_CG6_SHIFT, CCM_CCGR2_CG6_MASK), /*!< Iim Clock Gate.*/
DECL|ccmCcgrGateIomuxIptClkIo|enumerator|ccmCcgrGateIomuxIptClkIo = CCM_TUPLE(CCGR2, CCM_CCGR2_CG7_SHIFT, CCM_CCGR2_CG7_MASK), /*!< Iomux Ipt Clock Gate.*/
DECL|ccmCcgrGateIpmux1Clk|enumerator|ccmCcgrGateIpmux1Clk = CCM_TUPLE(CCGR2, CCM_CCGR2_CG8_SHIFT, CCM_CCGR2_CG8_MASK), /*!< Ipmux1 Clock Gate.*/
DECL|ccmCcgrGateIpmux2Clk|enumerator|ccmCcgrGateIpmux2Clk = CCM_TUPLE(CCGR2, CCM_CCGR2_CG9_SHIFT, CCM_CCGR2_CG9_MASK), /*!< Ipmux2 Clock Gate.*/
DECL|ccmCcgrGateIpmux3Clk|enumerator|ccmCcgrGateIpmux3Clk = CCM_TUPLE(CCGR2, CCM_CCGR2_CG10_SHIFT, CCM_CCGR2_CG10_MASK), /*!< Ipmux3 Clock Gate.*/
DECL|ccmCcgrGateIpsyncIp2apbtTasc1|enumerator|ccmCcgrGateIpsyncIp2apbtTasc1 = CCM_TUPLE(CCGR2, CCM_CCGR2_CG11_SHIFT, CCM_CCGR2_CG11_MASK), /*!< IpsyncIp2apbtTasc1 Clock Gate.*/
DECL|ccmCcgrGateLcdClk|enumerator|ccmCcgrGateLcdClk = CCM_TUPLE(CCGR2, CCM_CCGR2_CG14_SHIFT, CCM_CCGR2_CG14_MASK), /*!< Lcd Clock Gate.*/
DECL|ccmCcgrGateLcdif1PixClk|enumerator|ccmCcgrGateLcdif1PixClk = CCM_TUPLE(CCGR3, CCM_CCGR3_CG5_SHIFT, CCM_CCGR3_CG5_MASK), /*!< Lcdif1Pix Clock Gate.*/
DECL|ccmCcgrGateLcdif2PixClk|enumerator|ccmCcgrGateLcdif2PixClk = CCM_TUPLE(CCGR3, CCM_CCGR3_CG4_SHIFT, CCM_CCGR3_CG4_MASK), /*!< Lcdif2Pix Clock Gate.*/
DECL|ccmCcgrGateLdbDi0Clk|enumerator|ccmCcgrGateLdbDi0Clk = CCM_TUPLE(CCGR3, CCM_CCGR3_CG6_SHIFT, CCM_CCGR3_CG6_MASK), /*!< LdbDi0 Clock Gate.*/
DECL|ccmCcgrGateM4Clk|enumerator|ccmCcgrGateM4Clk = CCM_TUPLE(CCGR3, CCM_CCGR3_CG1_SHIFT, CCM_CCGR3_CG1_MASK), /*!< M4 Clock Gate.*/
DECL|ccmCcgrGateMlbClk|enumerator|ccmCcgrGateMlbClk = CCM_TUPLE(CCGR3, CCM_CCGR3_CG9_SHIFT, CCM_CCGR3_CG9_MASK), /*!< Mlb Clock Gate.*/
DECL|ccmCcgrGateMmdcCoreAclkFastP0|enumerator|ccmCcgrGateMmdcCoreAclkFastP0 = CCM_TUPLE(CCGR3, CCM_CCGR3_CG10_SHIFT, CCM_CCGR3_CG10_MASK), /*!< Mmdc Core Aclk FastP0 Clock Gate.*/
DECL|ccmCcgrGateMmdcCoreIpgClkP0|enumerator|ccmCcgrGateMmdcCoreIpgClkP0 = CCM_TUPLE(CCGR3, CCM_CCGR3_CG12_SHIFT, CCM_CCGR3_CG12_MASK), /*!< Mmdc Core Ipg Clk P0 Clock Gate.*/
DECL|ccmCcgrGateMmdcCoreIpgClkP1|enumerator|ccmCcgrGateMmdcCoreIpgClkP1 = CCM_TUPLE(CCGR3, CCM_CCGR3_CG13_SHIFT, CCM_CCGR3_CG13_MASK), /*!< Mmdc Core Ipg Clk P1 Clock Gate.*/
DECL|ccmCcgrGateOcramClk|enumerator|ccmCcgrGateOcramClk = CCM_TUPLE(CCGR3, CCM_CCGR3_CG14_SHIFT, CCM_CCGR3_CG14_MASK), /*!< Ocram Clock Gate.*/
DECL|ccmCcgrGateOcramSClk|enumerator|ccmCcgrGateOcramSClk = CCM_TUPLE(CCGR1, CCM_CCGR1_CG14_SHIFT, CCM_CCGR1_CG14_MASK), /*!< OcramS Clock Gate.*/
DECL|ccmCcgrGatePcieRoot|enumerator|ccmCcgrGatePcieRoot = CCM_TUPLE(CCGR4, CCM_CCGR4_CG0_SHIFT, CCM_CCGR4_CG0_MASK), /*!< Pcie Clock Gate.*/
DECL|ccmCcgrGatePl301Mx6qper1Bch|enumerator|ccmCcgrGatePl301Mx6qper1Bch = CCM_TUPLE(CCGR4, CCM_CCGR4_CG6_SHIFT, CCM_CCGR4_CG6_MASK), /*!< Pl301Mx6qper1Bch Clock Gate.*/
DECL|ccmCcgrGatePl301Mx6qper2Main|enumerator|ccmCcgrGatePl301Mx6qper2Main = CCM_TUPLE(CCGR4, CCM_CCGR4_CG7_SHIFT, CCM_CCGR4_CG7_MASK), /*!< Pl301Mx6qper2Main Clock Gate.*/
DECL|ccmCcgrGatePwm1Clk|enumerator|ccmCcgrGatePwm1Clk = CCM_TUPLE(CCGR4, CCM_CCGR4_CG8_SHIFT, CCM_CCGR4_CG8_MASK), /*!< Pwm1 Clock Gate.*/
DECL|ccmCcgrGatePwm2Clk|enumerator|ccmCcgrGatePwm2Clk = CCM_TUPLE(CCGR4, CCM_CCGR4_CG9_SHIFT, CCM_CCGR4_CG9_MASK), /*!< Pwm2 Clock Gate.*/
DECL|ccmCcgrGatePwm3Clk|enumerator|ccmCcgrGatePwm3Clk = CCM_TUPLE(CCGR4, CCM_CCGR4_CG10_SHIFT, CCM_CCGR4_CG10_MASK), /*!< Pwm3 Clock Gate.*/
DECL|ccmCcgrGatePwm4Clk|enumerator|ccmCcgrGatePwm4Clk = CCM_TUPLE(CCGR4, CCM_CCGR4_CG11_SHIFT, CCM_CCGR4_CG11_MASK), /*!< Pwm4 Clock Gate.*/
DECL|ccmCcgrGatePwm5Clk|enumerator|ccmCcgrGatePwm5Clk = CCM_TUPLE(CCGR6, CCM_CCGR6_CG13_SHIFT, CCM_CCGR6_CG13_MASK), /*!< Pwm5 Clock Gate.*/
DECL|ccmCcgrGatePwm6Clk|enumerator|ccmCcgrGatePwm6Clk = CCM_TUPLE(CCGR6, CCM_CCGR6_CG14_SHIFT, CCM_CCGR6_CG14_MASK), /*!< Pwm6 Clock Gate.*/
DECL|ccmCcgrGatePwm7Clk|enumerator|ccmCcgrGatePwm7Clk = CCM_TUPLE(CCGR6, CCM_CCGR6_CG15_SHIFT, CCM_CCGR6_CG15_MASK), /*!< Pwm7 Clock Gate.*/
DECL|ccmCcgrGatePwm8Clk|enumerator|ccmCcgrGatePwm8Clk = CCM_TUPLE(CCGR6, CCM_CCGR6_CG8_SHIFT, CCM_CCGR6_CG8_MASK), /*!< Pwm8 Clock Gate.*/
DECL|ccmCcgrGatePxpClk|enumerator|ccmCcgrGatePxpClk = CCM_TUPLE(CCGR2, CCM_CCGR2_CG15_SHIFT, CCM_CCGR2_CG15_MASK), /*!< Pxp Clock Gate.*/
DECL|ccmCcgrGateQspi1Clk|enumerator|ccmCcgrGateQspi1Clk = CCM_TUPLE(CCGR3, CCM_CCGR3_CG7_SHIFT, CCM_CCGR3_CG7_MASK), /*!< Qspi1 Clock Gate.*/
DECL|ccmCcgrGateQspi2Clk|enumerator|ccmCcgrGateQspi2Clk = CCM_TUPLE(CCGR4, CCM_CCGR4_CG5_SHIFT, CCM_CCGR4_CG5_MASK), /*!< Qspi2 Clock Gate.*/
DECL|ccmCcgrGateRawnandUBchInptApb|enumerator|ccmCcgrGateRawnandUBchInptApb = CCM_TUPLE(CCGR4, CCM_CCGR4_CG12_SHIFT, CCM_CCGR4_CG12_MASK), /*!< RawnandUBchInptApb Clock Gate.*/
DECL|ccmCcgrGateRawnandUGpmiBch|enumerator|ccmCcgrGateRawnandUGpmiBch = CCM_TUPLE(CCGR4, CCM_CCGR4_CG13_SHIFT, CCM_CCGR4_CG13_MASK), /*!< RawnandUGpmiBch Clock Gate.*/
DECL|ccmCcgrGateRawnandUGpmiGpmiIo|enumerator|ccmCcgrGateRawnandUGpmiGpmiIo = CCM_TUPLE(CCGR4, CCM_CCGR4_CG14_SHIFT, CCM_CCGR4_CG14_MASK), /*!< RawnandUGpmiGpmiIo Clock Gate.*/
DECL|ccmCcgrGateRawnandUGpmiInpApb|enumerator|ccmCcgrGateRawnandUGpmiInpApb = CCM_TUPLE(CCGR4, CCM_CCGR4_CG15_SHIFT, CCM_CCGR4_CG15_MASK), /*!< RawnandUGpmiInpApb Clock Gate.*/
DECL|ccmCcgrGateRomClk|enumerator|ccmCcgrGateRomClk = CCM_TUPLE(CCGR5, CCM_CCGR5_CG0_SHIFT, CCM_CCGR5_CG0_MASK), /*!< Rom Clock Gate.*/
DECL|ccmCcgrGateSai1Clk|enumerator|ccmCcgrGateSai1Clk = CCM_TUPLE(CCGR5, CCM_CCGR5_CG14_SHIFT, CCM_CCGR5_CG14_MASK), /*!< Sai1 Clock Gate.*/
DECL|ccmCcgrGateSai2Clk|enumerator|ccmCcgrGateSai2Clk = CCM_TUPLE(CCGR5, CCM_CCGR5_CG15_SHIFT, CCM_CCGR5_CG15_MASK), /*!< Sai2 Clock Gate.*/
DECL|ccmCcgrGateSdmaClk|enumerator|ccmCcgrGateSdmaClk = CCM_TUPLE(CCGR5, CCM_CCGR5_CG3_SHIFT, CCM_CCGR5_CG3_MASK), /*!< Sdma Clock Gate.*/
DECL|ccmCcgrGateSpbaClk|enumerator|ccmCcgrGateSpbaClk = CCM_TUPLE(CCGR5, CCM_CCGR5_CG6_SHIFT, CCM_CCGR5_CG6_MASK), /*!< Spba Clock Gate.*/
DECL|ccmCcgrGateSpdifAudioClk|enumerator|ccmCcgrGateSpdifAudioClk = CCM_TUPLE(CCGR5, CCM_CCGR5_CG7_SHIFT, CCM_CCGR5_CG7_MASK), /*!< SpdifAudio Clock Gate.*/
DECL|ccmCcgrGateSsi1Clk|enumerator|ccmCcgrGateSsi1Clk = CCM_TUPLE(CCGR5, CCM_CCGR5_CG9_SHIFT, CCM_CCGR5_CG9_MASK), /*!< Ssi1 Clock Gate.*/
DECL|ccmCcgrGateSsi2Clk|enumerator|ccmCcgrGateSsi2Clk = CCM_TUPLE(CCGR5, CCM_CCGR5_CG10_SHIFT, CCM_CCGR5_CG10_MASK), /*!< Ssi2 Clock Gate.*/
DECL|ccmCcgrGateSsi3Clk|enumerator|ccmCcgrGateSsi3Clk = CCM_TUPLE(CCGR5, CCM_CCGR5_CG11_SHIFT, CCM_CCGR5_CG11_MASK), /*!< Ssi3 Clock Gate.*/
DECL|ccmCcgrGateUartClk|enumerator|ccmCcgrGateUartClk = CCM_TUPLE(CCGR5, CCM_CCGR5_CG12_SHIFT, CCM_CCGR5_CG12_MASK), /*!< Uart Clock Gate.*/
DECL|ccmCcgrGateUartSerialClk|enumerator|ccmCcgrGateUartSerialClk = CCM_TUPLE(CCGR5, CCM_CCGR5_CG13_SHIFT, CCM_CCGR5_CG13_MASK), /*!< Uart Serial Clock Gate.*/
DECL|ccmCcgrGateUsboh3Clk|enumerator|ccmCcgrGateUsboh3Clk = CCM_TUPLE(CCGR6, CCM_CCGR6_CG0_SHIFT, CCM_CCGR6_CG0_MASK), /*!< Usboh3 Clock Gate.*/
DECL|ccmCcgrGateUsdhc1Clk|enumerator|ccmCcgrGateUsdhc1Clk = CCM_TUPLE(CCGR6, CCM_CCGR6_CG1_SHIFT, CCM_CCGR6_CG1_MASK), /*!< Usdhc1 Clock Gate.*/
DECL|ccmCcgrGateUsdhc2Clk|enumerator|ccmCcgrGateUsdhc2Clk = CCM_TUPLE(CCGR6, CCM_CCGR6_CG2_SHIFT, CCM_CCGR6_CG2_MASK), /*!< Usdhc2 Clock Gate.*/
DECL|ccmCcgrGateUsdhc3Clk|enumerator|ccmCcgrGateUsdhc3Clk = CCM_TUPLE(CCGR6, CCM_CCGR6_CG3_SHIFT, CCM_CCGR6_CG3_MASK), /*!< Usdhc3 Clock Gate.*/
DECL|ccmCcgrGateUsdhc4Clk|enumerator|ccmCcgrGateUsdhc4Clk = CCM_TUPLE(CCGR6, CCM_CCGR6_CG4_SHIFT, CCM_CCGR6_CG4_MASK), /*!< Usdhc4 Clock Gate.*/
DECL|ccmCcgrGateVadcClk|enumerator|ccmCcgrGateVadcClk = CCM_TUPLE(CCGR6, CCM_CCGR6_CG10_SHIFT, CCM_CCGR6_CG10_MASK), /*!< Vadc Clock Gate.*/
DECL|ccmCcgrGateWakeupClk|enumerator|ccmCcgrGateWakeupClk = CCM_TUPLE(CCGR1, CCM_CCGR1_CG9_SHIFT, CCM_CCGR1_CG9_MASK), /*!< Wakeup Clock Gate.*/
DECL|ccmClockNeededAll|enumerator|ccmClockNeededAll = 3U /*!< Clock always enabled.*/
DECL|ccmClockNeededRun|enumerator|ccmClockNeededRun = 1U, /*!< Clock enabled when CPU is running.*/
DECL|ccmClockNotNeeded|enumerator|ccmClockNotNeeded = 0U, /*!< Clock always disabled.*/
DECL|ccmOverridedSignalFromCan1Cpi|enumerator|ccmOverridedSignalFromCan1Cpi = 1U << 30 /*!< Override clock enable signal from CAN1.*/
DECL|ccmOverridedSignalFromCan2Cpi|enumerator|ccmOverridedSignalFromCan2Cpi = 1U << 28, /*!< Override clock enable signal from CAN2.*/
DECL|ccmOverridedSignalFromEpit|enumerator|ccmOverridedSignalFromEpit = 1U << 6, /*!< Override clock enable signal from EPIT.*/
DECL|ccmOverridedSignalFromGpt|enumerator|ccmOverridedSignalFromGpt = 1U << 5, /*!< Override clock enable signal from GPT.*/
DECL|ccmOverridedSignalFromGpu|enumerator|ccmOverridedSignalFromGpu = 1U << 10, /*!< Override clock enable signal from GPU.*/
DECL|ccmOverridedSignalFromUsdhc|enumerator|ccmOverridedSignalFromUsdhc = 1U << 7, /*!< Override clock enable signal from USDHC.*/
DECL|ccmRootAclkEimSlowPodf|enumerator|ccmRootAclkEimSlowPodf = CCM_TUPLE(CSCMR1, CCM_CSCMR1_aclk_eim_slow_podf_SHIFT, CCM_CSCMR1_aclk_eim_slow_podf_MASK), /*!< ACLK EIM SLOW Clock post divider control names.*/
DECL|ccmRootAclkEimSlowSel|enumerator|ccmRootAclkEimSlowSel = CCM_TUPLE(CSCMR1, CCM_CSCMR1_aclk_eim_slow_sel_SHIFT, CCM_CSCMR1_aclk_eim_slow_sel_MASK), /*!< ACLK EIM SLOW Clock control name.*/
DECL|ccmRootAhbPodf|enumerator|ccmRootAhbPodf = CCM_TUPLE(CBCDR, CCM_CBCDR_ahb_podf_SHIFT, CCM_CBCDR_ahb_podf_MASK), /*!< AHB Clock post divider control names.*/
DECL|ccmRootArmPodf|enumerator|ccmRootArmPodf = CCM_TUPLE(CACRR, CCM_CACRR_arm_podf_SHIFT, CCM_CACRR_arm_podf_MASK), /*!< ARM Clock post divider control names.*/
DECL|ccmRootAudioClkPodf|enumerator|ccmRootAudioClkPodf = CCM_TUPLE(CDCDR, CCM_CDCDR_audio_clk_podf_SHIFT, CCM_CDCDR_audio_clk_podf_MASK), /*!< AUDIO Clock post divider control names.*/
DECL|ccmRootAudioClkPred|enumerator|ccmRootAudioClkPred = CCM_TUPLE(CDCDR, CCM_CDCDR_audio_clk_pred_SHIFT, CCM_CDCDR_audio_clk_pred_MASK), /*!< AUDIO Clock pre divider control names.*/
DECL|ccmRootAudioClkSel|enumerator|ccmRootAudioClkSel = CCM_TUPLE(CDCDR, CCM_CDCDR_audio_clk_sel_SHIFT, CCM_CDCDR_audio_clk_sel_MASK), /*!< AUDIO Clock control name.*/
DECL|ccmRootCanClkPodf|enumerator|ccmRootCanClkPodf = CCM_TUPLE(CSCMR2, CCM_CSCMR2_can_clk_podf_SHIFT, CCM_CSCMR2_can_clk_podf_MASK), /*!< CAN Clock post divider control names.*/
DECL|ccmRootCanClkSel|enumerator|ccmRootCanClkSel = CCM_TUPLE(CSCMR2, CCM_CSCMR2_can_clk_sel_SHIFT, CCM_CSCMR2_can_clk_sel_MASK), /*!< CAN Clock control name.*/
DECL|ccmRootCsiClkSel|enumerator|ccmRootCsiClkSel = CCM_TUPLE(CSCDR3, CCM_CSCDR3_csi_clk_sel_SHIFT, CCM_CSCDR3_csi_clk_sel_MASK), /*!< CSI Clock control name.*/
DECL|ccmRootCsiPodf|enumerator|ccmRootCsiPodf = CCM_TUPLE(CSCDR3, CCM_CSCDR3_csi_podf_SHIFT, CCM_CSCDR3_csi_podf_MASK), /*!< CSI Clock post divider control names.*/
DECL|ccmRootDisplayClkSel|enumerator|ccmRootDisplayClkSel = CCM_TUPLE(CSCDR3, CCM_CSCDR3_display_clk_sel_SHIFT, CCM_CSCDR3_display_clk_sel_MASK), /*!< Display Clock control name.*/
DECL|ccmRootDisplayPodf|enumerator|ccmRootDisplayPodf = CCM_TUPLE(CSCDR3, CCM_CSCDR3_display_podf_SHIFT, CCM_CSCDR3_display_podf_MASK), /*!< Display Clock post divider control names.*/
DECL|ccmRootEcspiClkPodf|enumerator|ccmRootEcspiClkPodf = CCM_TUPLE(CSCDR2, CCM_CSCDR2_ecspi_clk_podf_SHIFT, CCM_CSCDR2_ecspi_clk_podf_MASK), /*!< ECSPI Clock post divider control names.*/
DECL|ccmRootEcspiClkSel|enumerator|ccmRootEcspiClkSel = CCM_TUPLE(CSCDR2, CCM_CSCDR2_ecspi_clk_sel_SHIFT, CCM_CSCDR2_ecspi_clk_sel_MASK), /*!< ECSPI Clock control name.*/
DECL|ccmRootEnetClkSel|enumerator|ccmRootEnetClkSel = CCM_TUPLE(CHSCCDR, CCM_CHSCCDR_enet_clk_sel_SHIFT, CCM_CHSCCDR_enet_clk_sel_MASK), /*!< Ethernet Clock control name.*/
DECL|ccmRootEnetPodf|enumerator|ccmRootEnetPodf = CCM_TUPLE(CHSCCDR, CCM_CHSCCDR_enet_podf_SHIFT, CCM_CHSCCDR_enet_podf_MASK), /*!< Ethernet Clock post divider control names.*/
DECL|ccmRootEnetPreClkSel|enumerator|ccmRootEnetPreClkSel = CCM_TUPLE(CHSCCDR, CCM_CHSCCDR_enet_pre_clk_sel_SHIFT, CCM_CHSCCDR_enet_pre_clk_sel_MASK), /*!< Ethernet Pre Clock control name.*/
DECL|ccmRootEsaiClkPodf|enumerator|ccmRootEsaiClkPodf = CCM_TUPLE(CS1CDR, CCM_CS1CDR_esai_clk_podf_SHIFT, CCM_CS1CDR_esai_clk_podf_MASK), /*!< ESAI Clock pre divider control names.*/
DECL|ccmRootEsaiClkPred|enumerator|ccmRootEsaiClkPred = CCM_TUPLE(CS1CDR, CCM_CS1CDR_esai_clk_pred_SHIFT, CCM_CS1CDR_esai_clk_pred_MASK), /*!< ESAI Clock post divider control names.*/
DECL|ccmRootEsaiClkSel|enumerator|ccmRootEsaiClkSel = CCM_TUPLE(CSCMR2, CCM_CSCMR2_esai_clk_sel_SHIFT, CCM_CSCMR2_esai_clk_sel_MASK), /*!< ESAI Clock control name.*/
DECL|ccmRootFabricMmdcPodf|enumerator|ccmRootFabricMmdcPodf = CCM_TUPLE(CBCDR, CCM_CBCDR_fabric_mmdc_podf_SHIFT, CCM_CBCDR_fabric_mmdc_podf_MASK), /*!< Fabric MMDC Clock post divider control names.*/
DECL|ccmRootGpuAxiPodf|enumerator|ccmRootGpuAxiPodf = CCM_TUPLE(CBCMR, CCM_CBCMR_gpu_axi_podf_SHIFT, CCM_CBCMR_gpu_axi_podf_MASK), /*!< GPU AXI Clock post divider control names.*/
DECL|ccmRootGpuAxiSel|enumerator|ccmRootGpuAxiSel = CCM_TUPLE(CBCMR, CCM_CBCMR_gpu_axi_sel_SHIFT, CCM_CBCMR_gpu_axi_sel_MASK), /*!< GPU AXI Clock control name.*/
DECL|ccmRootGpuCorePodf|enumerator|ccmRootGpuCorePodf = CCM_TUPLE(CBCMR, CCM_CBCMR_gpu_core_podf_SHIFT, CCM_CBCMR_gpu_core_podf_MASK), /*!< GPU Core Clock post divider control names.*/
DECL|ccmRootGpuCoreSel|enumerator|ccmRootGpuCoreSel = CCM_TUPLE(CBCMR, CCM_CBCMR_gpu_core_sel_SHIFT, CCM_CBCMR_gpu_core_sel_MASK), /*!< GPU Core Clock control name.*/
DECL|ccmRootIpgPodf|enumerator|ccmRootIpgPodf = CCM_TUPLE(CBCDR, CCM_CBCDR_ipg_podf_SHIFT, CCM_CBCDR_ipg_podf_MASK), /*!< IPG Clock post divider control names.*/
DECL|ccmRootLcdif1ClkSel|enumerator|ccmRootLcdif1ClkSel = CCM_TUPLE(CSCDR2, CCM_CSCDR2_lcdif1_clk_sel_SHIFT, CCM_CSCDR2_lcdif1_clk_sel_MASK), /*!< LCDIF1 Clock control name.*/
DECL|ccmRootLcdif1Podf|enumerator|ccmRootLcdif1Podf = CCM_TUPLE(CBCMR, CCM_CBCMR_lcdif1_podf_SHIFT, CCM_CBCMR_lcdif1_podf_MASK), /*!< LCDIF1 Clock post divider control names.*/
DECL|ccmRootLcdif1PreClkSel|enumerator|ccmRootLcdif1PreClkSel = CCM_TUPLE(CSCDR2, CCM_CSCDR2_lcdif1_pre_clk_sel_SHIFT, CCM_CSCDR2_lcdif1_pre_clk_sel_MASK), /*!< LCDIF1 Pre Clock control name.*/
DECL|ccmRootLcdif1Pred|enumerator|ccmRootLcdif1Pred = CCM_TUPLE(CSCDR2, CCM_CSCDR2_lcdif1_pred_SHIFT, CCM_CSCDR2_lcdif1_pred_MASK), /*!< LCDIF1 Clock pre divider control names.*/
DECL|ccmRootLcdif2ClkSel|enumerator|ccmRootLcdif2ClkSel = CCM_TUPLE(CSCDR2, CCM_CSCDR2_lcdif2_clk_sel_SHIFT, CCM_CSCDR2_lcdif2_clk_sel_MASK), /*!< LCDIF2 Clock control name.*/
DECL|ccmRootLcdif2Podf|enumerator|ccmRootLcdif2Podf = CCM_TUPLE(CSCMR1, CCM_CSCMR1_lcdif2_podf_SHIFT, CCM_CSCMR1_lcdif2_podf_MASK), /*!< LCDIF2 Clock post divider control names.*/
DECL|ccmRootLcdif2PreClkSel|enumerator|ccmRootLcdif2PreClkSel = CCM_TUPLE(CSCDR2, CCM_CSCDR2_lcdif2_pre_clk_sel_SHIFT, CCM_CSCDR2_lcdif2_pre_clk_sel_MASK), /*!< LCDIF2 Pre Clock control name.*/
DECL|ccmRootLcdif2Pred|enumerator|ccmRootLcdif2Pred = CCM_TUPLE(CSCDR2, CCM_CSCDR2_lcdif2_pred_SHIFT, CCM_CSCDR2_lcdif2_pred_MASK), /*!< LCDIF2 Clock pre divider control names.*/
DECL|ccmRootLdbDi0ClkSel|enumerator|ccmRootLdbDi0ClkSel = CCM_TUPLE(CS2CDR, CCM_CS2CDR_ldb_di0_clk_sel_SHIFT, CCM_CS2CDR_ldb_di0_clk_sel_MASK), /*!< LDB DI0 Clock control name.*/
DECL|ccmRootLdbDi0Div|enumerator|ccmRootLdbDi0Div = CCM_TUPLE(CSCMR2, CCM_CSCMR2_ldb_di0_div_SHIFT, CCM_CSCMR2_ldb_di0_div_MASK), /*!< LCDIDI0 Clock divider control names.*/
DECL|ccmRootLdbDi1ClkSel|enumerator|ccmRootLdbDi1ClkSel = CCM_TUPLE(CS2CDR, CCM_CS2CDR_ldb_di1_clk_sel_SHIFT, CCM_CS2CDR_ldb_di1_clk_sel_MASK), /*!< LDB DI1 Clock control name.*/
DECL|ccmRootLdbDi1Div|enumerator|ccmRootLdbDi1Div = CCM_TUPLE(CSCMR2, CCM_CSCMR2_ldb_di1_div_SHIFT, CCM_CSCMR2_ldb_di1_div_MASK), /*!< LDB DI1 Clock divider control names.*/
DECL|ccmRootM4ClkSel|enumerator|ccmRootM4ClkSel = CCM_TUPLE(CHSCCDR, CCM_CHSCCDR_m4_clk_sel_SHIFT, CCM_CHSCCDR_m4_clk_sel_MASK), /*!< M4 Clock control name.*/
DECL|ccmRootM4Podf|enumerator|ccmRootM4Podf = CCM_TUPLE(CHSCCDR, CCM_CHSCCDR_m4_podf_SHIFT, CCM_CHSCCDR_m4_podf_MASK), /*!< M4 Clock post divider control names.*/
DECL|ccmRootM4PreClkSel|enumerator|ccmRootM4PreClkSel = CCM_TUPLE(CHSCCDR, CCM_CHSCCDR_m4_pre_clk_sel_SHIFT, CCM_CHSCCDR_m4_pre_clk_sel_MASK), /*!< M4 Pre Clock control name.*/
DECL|ccmRootOcramAltClkSel|enumerator|ccmRootOcramAltClkSel = CCM_TUPLE(CBCDR, CCM_CBCDR_ocram_alt_clk_sel_SHIFT, CCM_CBCDR_ocram_alt_clk_sel_MASK), /*!< OCRAM ALT Clock control name.*/
DECL|ccmRootOcramClkSel|enumerator|ccmRootOcramClkSel = CCM_TUPLE(CBCDR, CCM_CBCDR_ocram_clk_sel_SHIFT, CCM_CBCDR_ocram_clk_sel_MASK), /*!< OCRAM Clock control name.*/
DECL|ccmRootOcramPodf|enumerator|ccmRootOcramPodf = CCM_TUPLE(CBCDR, CCM_CBCDR_ocram_podf_SHIFT, CCM_CBCDR_ocram_podf_MASK), /*!< OCRAM Clock post divider control names.*/
DECL|ccmRootPcieAxiClkSel|enumerator|ccmRootPcieAxiClkSel = CCM_TUPLE(CBCMR, CCM_CBCMR_pcie_axi_clk_sel_SHIFT, CCM_CBCMR_pcie_axi_clk_sel_MASK), /*!< PCIE AXI Clock control name.*/
DECL|ccmRootPerclkClkSel|enumerator|ccmRootPerclkClkSel = CCM_TUPLE(CSCMR1, CCM_CSCMR1_perclk_clk_sel_SHIFT, CCM_CSCMR1_perclk_clk_sel_MASK), /*!< Pre Clock control name.*/
DECL|ccmRootPerclkPodf|enumerator|ccmRootPerclkPodf = CCM_TUPLE(CSCMR1, CCM_CSCMR1_perclk_podf_SHIFT, CCM_CSCMR1_perclk_podf_MASK), /*!< Pre Clock post divider control names.*/
DECL|ccmRootPeriph2Clk2Podf|enumerator|ccmRootPeriph2Clk2Podf = CCM_TUPLE(CBCDR, CCM_CBCDR_periph2_clk2_podf_SHIFT, CCM_CBCDR_periph2_clk2_podf_MASK), /*!< Peripheral2 Clock2 post divider control names.*/
DECL|ccmRootPeriph2Clk2Sel|enumerator|ccmRootPeriph2Clk2Sel = CCM_TUPLE(CBCMR, CCM_CBCMR_periph2_clk2_sel_SHIFT, CCM_CBCMR_periph2_clk2_sel_MASK), /*!< Peripheral2 Clock2 Clock control name.*/
DECL|ccmRootPeriph2ClkSel|enumerator|ccmRootPeriph2ClkSel = CCM_TUPLE(CBCDR, CCM_CBCDR_periph2_clk_sel_SHIFT, CCM_CBCDR_periph2_clk_sel_MASK), /*!< Peripheral2 Clock control name.*/
DECL|ccmRootPeriphClk2Podf|enumerator|ccmRootPeriphClk2Podf = CCM_TUPLE(CBCDR, CCM_CBCDR_periph_clk2_podf_SHIFT, CCM_CBCDR_periph_clk2_podf_MASK), /*!< Peripheral Clock2 post divider control names.*/
DECL|ccmRootPeriphClk2Sel|enumerator|ccmRootPeriphClk2Sel = CCM_TUPLE(CBCMR, CCM_CBCMR_periph_clk2_sel_SHIFT, CCM_CBCMR_periph_clk2_sel_MASK), /*!< Peripheral Clock2 control name.*/
DECL|ccmRootPeriphClkSel|enumerator|ccmRootPeriphClkSel = CCM_TUPLE(CBCDR, CCM_CBCDR_periph_clk_sel_SHIFT, CCM_CBCDR_periph_clk_sel_MASK), /*!< Peripheral Clock control name.*/
DECL|ccmRootPll1SwClkSel|enumerator|ccmRootPll1SwClkSel = CCM_TUPLE(CCSR, CCM_CCSR_pll1_sw_clk_sel_SHIFT, CCM_CCSR_pll1_sw_clk_sel_MASK), /*!< PLL1 SW Clock control name.*/
DECL|ccmRootPll3SwClkSel|enumerator|ccmRootPll3SwClkSel = CCM_TUPLE(CCSR, CCM_CCSR_pll3_sw_clk_sel_SHIFT, CCM_CCSR_pll3_sw_clk_sel_MASK), /*!< PLL3 SW Clock control name.*/
DECL|ccmRootPrePeriph2ClkSel|enumerator|ccmRootPrePeriph2ClkSel = CCM_TUPLE(CBCMR, CCM_CBCMR_pre_periph2_clk_sel_SHIFT, CCM_CBCMR_pre_periph2_clk_sel_MASK), /*!< Pre Peripheral2 Clock control name.*/
DECL|ccmRootPrePeriphClkSel|enumerator|ccmRootPrePeriphClkSel = CCM_TUPLE(CBCMR, CCM_CBCMR_pre_periph_clk_sel_SHIFT, CCM_CBCMR_pre_periph_clk_sel_MASK), /*!< Pre Peripheral Clock control name.*/
DECL|ccmRootQspi1Podf|enumerator|ccmRootQspi1Podf = CCM_TUPLE(CSCMR1, CCM_CSCMR1_qspi1_podf_SHIFT, CCM_CSCMR1_qspi1_podf_MASK), /*!< QSPI1 Clock post divider control names.*/
DECL|ccmRootQspi2ClkPodf|enumerator|ccmRootQspi2ClkPodf = CCM_TUPLE(CS2CDR, CCM_CS2CDR_qspi2_clk_podf_SHIFT, CCM_CS2CDR_qspi2_clk_podf_MASK), /*!< QSPI2 Clock post divider control names.*/
DECL|ccmRootQspi2ClkPred|enumerator|ccmRootQspi2ClkPred = CCM_TUPLE(CS2CDR, CCM_CS2CDR_qspi2_clk_pred_SHIFT, CCM_CS2CDR_qspi2_clk_pred_MASK), /*!< QSPI2 Clock pre divider control names.*/
DECL|ccmRootQspi2ClkSel|enumerator|ccmRootQspi2ClkSel = CCM_TUPLE(CS2CDR, CCM_CS2CDR_qspi2_clk_sel_SHIFT, CCM_CS2CDR_qspi2_clk_sel_MASK), /*!< QSPI2 Clock control name.*/
DECL|ccmRootSpdif0ClkPodf|enumerator|ccmRootSpdif0ClkPodf = CCM_TUPLE(CDCDR, CCM_CDCDR_spdif0_clk_podf_SHIFT, CCM_CDCDR_spdif0_clk_podf_MASK), /*!< SPDIF0 Clock post divider control names.*/
DECL|ccmRootSpdif0ClkPred|enumerator|ccmRootSpdif0ClkPred = CCM_TUPLE(CDCDR, CCM_CDCDR_spdif0_clk_pred_SHIFT, CCM_CDCDR_spdif0_clk_pred_MASK), /*!< SPDIF0 Clock pre divider control names.*/
DECL|ccmRootSpdif0ClkSel|enumerator|ccmRootSpdif0ClkSel = CCM_TUPLE(CDCDR, CCM_CDCDR_spdif0_clk_sel_SHIFT, CCM_CDCDR_spdif0_clk_sel_MASK), /*!< SPDIF0 Clock control name.*/
DECL|ccmRootSsi1ClkPodf|enumerator|ccmRootSsi1ClkPodf = CCM_TUPLE(CS1CDR, CCM_CS1CDR_ssi1_clk_podf_SHIFT, CCM_CS1CDR_ssi1_clk_podf_MASK), /*!< SSI1 Clock post divider control names.*/
DECL|ccmRootSsi1ClkPred|enumerator|ccmRootSsi1ClkPred = CCM_TUPLE(CS1CDR, CCM_CS1CDR_ssi1_clk_pred_SHIFT, CCM_CS1CDR_ssi1_clk_pred_MASK), /*!< SSI1 Clock pre divider control names.*/
DECL|ccmRootSsi1ClkSel|enumerator|ccmRootSsi1ClkSel = CCM_TUPLE(CSCMR1, CCM_CSCMR1_ssi1_clk_sel_SHIFT, CCM_CSCMR1_ssi1_clk_sel_MASK), /*!< SSI1 Clock control name.*/
DECL|ccmRootSsi2ClkPodf|enumerator|ccmRootSsi2ClkPodf = CCM_TUPLE(CS2CDR, CCM_CS2CDR_ssi2_clk_podf_SHIFT, CCM_CS2CDR_ssi2_clk_podf_MASK), /*!< SSI2 Clock post divider control names.*/
DECL|ccmRootSsi2ClkPred|enumerator|ccmRootSsi2ClkPred = CCM_TUPLE(CS2CDR, CCM_CS2CDR_ssi2_clk_pred_SHIFT, CCM_CS2CDR_ssi2_clk_pred_MASK), /*!< SSI2 Clock pre divider control names.*/
DECL|ccmRootSsi2ClkSel|enumerator|ccmRootSsi2ClkSel = CCM_TUPLE(CSCMR1, CCM_CSCMR1_ssi2_clk_sel_SHIFT, CCM_CSCMR1_ssi2_clk_sel_MASK), /*!< SSI2 Clock control name.*/
DECL|ccmRootSsi3ClkPodf|enumerator|ccmRootSsi3ClkPodf = CCM_TUPLE(CS1CDR, CCM_CS1CDR_ssi3_clk_podf_SHIFT, CCM_CS1CDR_ssi3_clk_podf_MASK), /*!< SSI3 Clock post divider control names.*/
DECL|ccmRootSsi3ClkPred|enumerator|ccmRootSsi3ClkPred = CCM_TUPLE(CS1CDR, CCM_CS1CDR_ssi3_clk_pred_SHIFT, CCM_CS1CDR_ssi3_clk_pred_MASK), /*!< SSI3 Clock pre divider control names.*/
DECL|ccmRootSsi3ClkSel|enumerator|ccmRootSsi3ClkSel = CCM_TUPLE(CSCMR1, CCM_CSCMR1_ssi3_clk_sel_SHIFT, CCM_CSCMR1_ssi3_clk_sel_MASK), /*!< SSI3 Clock control name.*/
DECL|ccmRootStepSel|enumerator|ccmRootStepSel = CCM_TUPLE(CCSR, CCM_CCSR_step_sel_SHIFT, CCM_CCSR_step_sel_MASK), /*!< Step SW Clock control name.*/
DECL|ccmRootUartClkPodf|enumerator|ccmRootUartClkPodf = CCM_TUPLE(CSCDR1, CCM_CSCDR1_uart_clk_podf_SHIFT, CCM_CSCDR1_uart_clk_podf_MASK) /*!< UART Clock post divider control names.*/
DECL|ccmRootUartClkSel|enumerator|ccmRootUartClkSel = CCM_TUPLE(CSCDR1, CCM_CSCDR1_uart_clk_sel_SHIFT, CCM_CSCDR1_uart_clk_sel_MASK) /*!< UART Clock control name.*/
DECL|ccmRootUsdhc1ClkSel|enumerator|ccmRootUsdhc1ClkSel = CCM_TUPLE(CSCMR1, CCM_CSCMR1_usdhc1_clk_sel_SHIFT, CCM_CSCMR1_usdhc1_clk_sel_MASK), /*!< USDHC1 Clock control name.*/
DECL|ccmRootUsdhc1Podf|enumerator|ccmRootUsdhc1Podf = CCM_TUPLE(CSCDR1, CCM_CSCDR1_usdhc1_podf_SHIFT, CCM_CSCDR1_usdhc1_podf_MASK), /*!< USDHC1 Clock post divider control names.*/
DECL|ccmRootUsdhc2ClkSel|enumerator|ccmRootUsdhc2ClkSel = CCM_TUPLE(CSCMR1, CCM_CSCMR1_usdhc2_clk_sel_SHIFT, CCM_CSCMR1_usdhc2_clk_sel_MASK), /*!< USDHC2 Clock control name.*/
DECL|ccmRootUsdhc2Podf|enumerator|ccmRootUsdhc2Podf = CCM_TUPLE(CSCDR1, CCM_CSCDR1_usdhc2_podf_SHIFT, CCM_CSCDR1_usdhc2_podf_MASK), /*!< USDHC2 Clock post divider control names.*/
DECL|ccmRootUsdhc3ClkSel|enumerator|ccmRootUsdhc3ClkSel = CCM_TUPLE(CSCMR1, CCM_CSCMR1_usdhc3_clk_sel_SHIFT, CCM_CSCMR1_usdhc3_clk_sel_MASK), /*!< USDHC3 Clock control name.*/
DECL|ccmRootUsdhc3Podf|enumerator|ccmRootUsdhc3Podf = CCM_TUPLE(CSCDR1, CCM_CSCDR1_usdhc3_podf_SHIFT, CCM_CSCDR1_usdhc3_podf_MASK), /*!< USDHC3 Clock post divider control names.*/
DECL|ccmRootUsdhc4ClkSel|enumerator|ccmRootUsdhc4ClkSel = CCM_TUPLE(CSCMR1, CCM_CSCMR1_usdhc4_clk_sel_SHIFT, CCM_CSCMR1_usdhc4_clk_sel_MASK), /*!< USDHC4 Clock control name.*/
DECL|ccmRootUsdhc4Podf|enumerator|ccmRootUsdhc4Podf = CCM_TUPLE(CSCDR1, CCM_CSCDR1_usdhc4_podf_SHIFT, CCM_CSCDR1_usdhc4_podf_MASK), /*!< USDHC4 Clock post divider control names.*/
DECL|ccmRootVidClkPodf|enumerator|ccmRootVidClkPodf = CCM_TUPLE(CSCMR2, CCM_CSCMR2_vid_clk_podf_SHIFT, CCM_CSCMR2_vid_clk_podf_MASK), /*!< VID Clock post divider control names.*/
DECL|ccmRootVidClkSel|enumerator|ccmRootVidClkSel = CCM_TUPLE(CSCMR2, CCM_CSCMR2_vid_clk_sel_SHIFT, CCM_CSCMR2_vid_clk_sel_MASK), /*!< VID Clock control name.*/
DECL|ccmRootmuxAclkEimSlowAxiClk|enumerator|ccmRootmuxAclkEimSlowAxiClk = 0U, /*!< Aclk EimSlow Clock from AXI Clock.*/
DECL|ccmRootmuxAclkEimSlowPll2Pfd2|enumerator|ccmRootmuxAclkEimSlowPll2Pfd2 = 2U, /*!< Aclk EimSlow Clock from PLL2 PFD2.*/
DECL|ccmRootmuxAclkEimSlowPll3Pfd0|enumerator|ccmRootmuxAclkEimSlowPll3Pfd0 = 3U, /*!< Aclk EimSlow Clock from PLL3 PFD0.*/
DECL|ccmRootmuxAclkEimSlowPll3SwClk|enumerator|ccmRootmuxAclkEimSlowPll3SwClk = 1U, /*!< Aclk EimSlow Clock from PLL3 SW Clock.*/
DECL|ccmRootmuxAudioClkPll3Pfd2|enumerator|ccmRootmuxAudioClkPll3Pfd2 = 1U, /*!< Audio Clock from PLL3 PFD2.*/
DECL|ccmRootmuxAudioClkPll3SwClk|enumerator|ccmRootmuxAudioClkPll3SwClk = 3U, /*!< Audio Clock from PLL3 SW Clock.*/
DECL|ccmRootmuxAudioClkPll4|enumerator|ccmRootmuxAudioClkPll4 = 0U, /*!< Audio Clock from PLL4.*/
DECL|ccmRootmuxAudioClkPll5|enumerator|ccmRootmuxAudioClkPll5 = 2U, /*!< Audio Clock from PLL5.*/
DECL|ccmRootmuxCanClkDisableFlexcanClk|enumerator|ccmRootmuxCanClkDisableFlexcanClk = 3U, /*!< Disable FlexCAN clock.*/
DECL|ccmRootmuxCanClkOsc24m|enumerator|ccmRootmuxCanClkOsc24m = 1U, /*!< CAN Clock from OSC 24M.*/
DECL|ccmRootmuxCanClkPll3SwClkDiv6|enumerator|ccmRootmuxCanClkPll3SwClkDiv6 = 2U, /*!< CAN Clock from PLL3 SW clock divided by 6.*/
DECL|ccmRootmuxCanClkPll3SwClkDiv8|enumerator|ccmRootmuxCanClkPll3SwClkDiv8 = 0U, /*!< CAN Clock from PLL3 SW clock divided by 8.*/
DECL|ccmRootmuxCsiClkOSC24m|enumerator|ccmRootmuxCsiClkOSC24m = 0U, /*!< CSI Clock from OSC 24M.*/
DECL|ccmRootmuxCsiClkPll2Pfd2|enumerator|ccmRootmuxCsiClkPll2Pfd2 = 1U, /*!< CSI Clock from PLL2 PFD2.*/
DECL|ccmRootmuxCsiClkPll3Pfd1|enumerator|ccmRootmuxCsiClkPll3Pfd1 = 3U, /*!< CSI Clock from PLL3 PFD1.*/
DECL|ccmRootmuxCsiClkPll3SwClkDiv2|enumerator|ccmRootmuxCsiClkPll3SwClkDiv2 = 2U, /*!< CSI Clock from PLL3 SW clock divided by 2.*/
DECL|ccmRootmuxDisplayClkPll2Pfd2|enumerator|ccmRootmuxDisplayClkPll2Pfd2 = 1U, /*!< Display Clock from PLL2 PFD2.*/
DECL|ccmRootmuxDisplayClkPll2|enumerator|ccmRootmuxDisplayClkPll2 = 0U, /*!< Display Clock from PLL2.*/
DECL|ccmRootmuxDisplayClkPll3Pfd1|enumerator|ccmRootmuxDisplayClkPll3Pfd1 = 3U, /*!< Display Clock from PLL3 PFD1.*/
DECL|ccmRootmuxDisplayClkPll3SwClk|enumerator|ccmRootmuxDisplayClkPll3SwClk = 2U, /*!< Display Clock from PLL3 SW Clock.*/
DECL|ccmRootmuxEcspiClkOsc24m|enumerator|ccmRootmuxEcspiClkOsc24m = 1U, /*!< ecSPI Clock from OSC 24M.*/
DECL|ccmRootmuxEcspiClkPll3SwClkDiv8|enumerator|ccmRootmuxEcspiClkPll3SwClkDiv8 = 0U, /*!< ecSPI Clock from PLL3 SW clock divided by 8.*/
DECL|ccmRootmuxEnetClkEnetPreClk|enumerator|ccmRootmuxEnetClkEnetPreClk = 0U, /*!< Ethernet clock from Ethernet Pre Clock.*/
DECL|ccmRootmuxEnetClkIppDi0Clk|enumerator|ccmRootmuxEnetClkIppDi0Clk = 1U, /*!< Ethernet clock from IPP DI0 Clock.*/
DECL|ccmRootmuxEnetClkIppDi1Clk|enumerator|ccmRootmuxEnetClkIppDi1Clk = 2U, /*!< Ethernet clock from IPP DI1 Clock.*/
DECL|ccmRootmuxEnetClkLdbDi0Clk|enumerator|ccmRootmuxEnetClkLdbDi0Clk = 3U, /*!< Ethernet clock from LDB DI0 Clock.*/
DECL|ccmRootmuxEnetClkLdbDi1Clk|enumerator|ccmRootmuxEnetClkLdbDi1Clk = 4U, /*!< Ethernet clock from LDB DI1 Clock.*/
DECL|ccmRootmuxEnetPreClkPll2Pfd0|enumerator|ccmRootmuxEnetPreClkPll2Pfd0 = 3U, /*!< Ethernet Pre clock from PLL2 PFD0.*/
DECL|ccmRootmuxEnetPreClkPll2Pfd2|enumerator|ccmRootmuxEnetPreClkPll2Pfd2 = 4U, /*!< Ethernet Pre clock from PLL2 PFD2.*/
DECL|ccmRootmuxEnetPreClkPll2|enumerator|ccmRootmuxEnetPreClkPll2 = 0U, /*!< Ethernet Pre clock from PLL2.*/
DECL|ccmRootmuxEnetPreClkPll3Pfd2|enumerator|ccmRootmuxEnetPreClkPll3Pfd2 = 5U, /*!< Ethernet Pre clock from PLL3 PFD2.*/
DECL|ccmRootmuxEnetPreClkPll3SwClk|enumerator|ccmRootmuxEnetPreClkPll3SwClk = 1U, /*!< Ethernet Pre clock from PLL3 SW Clock.*/
DECL|ccmRootmuxEnetPreClkPll5|enumerator|ccmRootmuxEnetPreClkPll5 = 2U, /*!< Ethernet Pre clock from PLL5.*/
DECL|ccmRootmuxEsaiClkPll3Pfd2|enumerator|ccmRootmuxEsaiClkPll3Pfd2 = 1U, /*!< ESAI Clock from PLL3 PFD2.*/
DECL|ccmRootmuxEsaiClkPll3SwClk|enumerator|ccmRootmuxEsaiClkPll3SwClk = 3U, /*!< ESAI Clock from PLL3 SW Clock.*/
DECL|ccmRootmuxEsaiClkPll4|enumerator|ccmRootmuxEsaiClkPll4 = 0U, /*!< ESAI Clock from PLL4.*/
DECL|ccmRootmuxEsaiClkPll5|enumerator|ccmRootmuxEsaiClkPll5 = 2U, /*!< ESAI Clock from PLL5.*/
DECL|ccmRootmuxGpuAxiPll2Pfd1|enumerator|ccmRootmuxGpuAxiPll2Pfd1 = 2U, /*!< GPU AXI Clock from PLL2 PFD1.*/
DECL|ccmRootmuxGpuAxiPll2Pfd2|enumerator|ccmRootmuxGpuAxiPll2Pfd2 = 0U, /*!< GPU AXI Clock from PLL2 PFD2.*/
DECL|ccmRootmuxGpuAxiPll2|enumerator|ccmRootmuxGpuAxiPll2 = 3U, /*!< GPU AXI Clock from PLL2.*/
DECL|ccmRootmuxGpuAxiPll3Pfd0|enumerator|ccmRootmuxGpuAxiPll3Pfd0 = 1U, /*!< GPU AXI Clock from PLL3 PFD0.*/
DECL|ccmRootmuxGpuCorePll2Pfd2|enumerator|ccmRootmuxGpuCorePll2Pfd2 = 3U, /*!< GPU Core Clock from PLL2 PFD2.*/
DECL|ccmRootmuxGpuCorePll2|enumerator|ccmRootmuxGpuCorePll2 = 2U, /*!< GPU Core Clock from PLL2.*/
DECL|ccmRootmuxGpuCorePll3Pfd0|enumerator|ccmRootmuxGpuCorePll3Pfd0 = 1U, /*!< GPU Core Clock from PLL3 PFD0.*/
DECL|ccmRootmuxGpuCorePll3Pfd1|enumerator|ccmRootmuxGpuCorePll3Pfd1 = 0U, /*!< GPU Core Clock from PLL3 PFD1.*/
DECL|ccmRootmuxLcdif1ClkIppDi0Clk|enumerator|ccmRootmuxLcdif1ClkIppDi0Clk = 1U, /*!< LCDIF1 clock from IPP DI0 Clock.*/
DECL|ccmRootmuxLcdif1ClkIppDi1Clk|enumerator|ccmRootmuxLcdif1ClkIppDi1Clk = 2U, /*!< LCDIF1 clock from IPP DI1 Clock.*/
DECL|ccmRootmuxLcdif1ClkLcdif1PreClk|enumerator|ccmRootmuxLcdif1ClkLcdif1PreClk = 0U, /*!< LCDIF1 clock from LCDIF1 Pre Clock.*/
DECL|ccmRootmuxLcdif1ClkLdbDi0Clk|enumerator|ccmRootmuxLcdif1ClkLdbDi0Clk = 3U, /*!< LCDIF1 clock from LDB DI0 Clock.*/
DECL|ccmRootmuxLcdif1ClkLdbDi1Clk|enumerator|ccmRootmuxLcdif1ClkLdbDi1Clk = 4U, /*!< LCDIF1 clock from LDB DI1 Clock.*/
DECL|ccmRootmuxLcdif1PreClkPll2Pfd0|enumerator|ccmRootmuxLcdif1PreClkPll2Pfd0 = 3U, /*!< LCDIF1 pre clock from PLL2 PFD0.*/
DECL|ccmRootmuxLcdif1PreClkPll2Pfd1|enumerator|ccmRootmuxLcdif1PreClkPll2Pfd1 = 4U, /*!< LCDIF1 pre clock from PLL2 PFD1.*/
DECL|ccmRootmuxLcdif1PreClkPll2|enumerator|ccmRootmuxLcdif1PreClkPll2 = 0U, /*!< LCDIF1 pre clock from PLL2.*/
DECL|ccmRootmuxLcdif1PreClkPll3Pfd1|enumerator|ccmRootmuxLcdif1PreClkPll3Pfd1 = 5U, /*!< LCDIF1 pre clock from PLL3 PFD1.*/
DECL|ccmRootmuxLcdif1PreClkPll3Pfd3|enumerator|ccmRootmuxLcdif1PreClkPll3Pfd3 = 1U, /*!< LCDIF1 pre clock from PLL3 PFD3.*/
DECL|ccmRootmuxLcdif1PreClkPll5|enumerator|ccmRootmuxLcdif1PreClkPll5 = 2U, /*!< LCDIF1 pre clock from PLL5.*/
DECL|ccmRootmuxLcdif2ClkIppDi0Clk|enumerator|ccmRootmuxLcdif2ClkIppDi0Clk = 1U, /*!< LCDIF2 Clock from IPP DI0 Clock.*/
DECL|ccmRootmuxLcdif2ClkIppDi1Clk|enumerator|ccmRootmuxLcdif2ClkIppDi1Clk = 2U, /*!< LCDIF2 Clock from IPP DI0 Clock.*/
DECL|ccmRootmuxLcdif2ClkLcdif2PreClk|enumerator|ccmRootmuxLcdif2ClkLcdif2PreClk = 0U, /*!< LCDIF2 Clock from LCDIF2 Pre Clock.*/
DECL|ccmRootmuxLcdif2ClkLdbDi0Clk|enumerator|ccmRootmuxLcdif2ClkLdbDi0Clk = 3U, /*!< LCDIF2 Clock from LDB DI0 Clock.*/
DECL|ccmRootmuxLcdif2ClkLdbDi1Clk|enumerator|ccmRootmuxLcdif2ClkLdbDi1Clk = 4U, /*!< LCDIF2 Clock from LDB DI0 Clock.*/
DECL|ccmRootmuxLcdif2ClkPrePll2Pfd0|enumerator|ccmRootmuxLcdif2ClkPrePll2Pfd0 = 3U, /*!< LCDIF2 Pre Clock from PLL2 PFD0.*/
DECL|ccmRootmuxLcdif2ClkPrePll2Pfd3|enumerator|ccmRootmuxLcdif2ClkPrePll2Pfd3 = 4U, /*!< LCDIF2 Pre Clock from PLL2 PFD3.*/
DECL|ccmRootmuxLcdif2ClkPrePll2|enumerator|ccmRootmuxLcdif2ClkPrePll2 = 0U, /*!< LCDIF2 Pre Clock from PLL2.*/
DECL|ccmRootmuxLcdif2ClkPrePll3Pfd1|enumerator|ccmRootmuxLcdif2ClkPrePll3Pfd1 = 5U, /*!< LCDIF2 Pre Clock from PLL3 PFD1.*/
DECL|ccmRootmuxLcdif2ClkPrePll3Pfd3|enumerator|ccmRootmuxLcdif2ClkPrePll3Pfd3 = 1U, /*!< LCDIF2 Pre Clock from PLL3 PFD3.*/
DECL|ccmRootmuxLcdif2ClkPrePll5|enumerator|ccmRootmuxLcdif2ClkPrePll5 = 2U, /*!< LCDIF2 Pre Clock from PLL3 PFD5.*/
DECL|ccmRootmuxLdbDi0ClkPll2Pfd0|enumerator|ccmRootmuxLdbDi0ClkPll2Pfd0 = 1U, /*!< lDB DI0 Clock from PLL2 PFD0.*/
DECL|ccmRootmuxLdbDi0ClkPll2Pfd2|enumerator|ccmRootmuxLdbDi0ClkPll2Pfd2 = 2U, /*!< lDB DI0 Clock from PLL2 PFD2.*/
DECL|ccmRootmuxLdbDi0ClkPll2Pfd3|enumerator|ccmRootmuxLdbDi0ClkPll2Pfd3 = 3U, /*!< lDB DI0 Clock from PLL2 PFD3.*/
DECL|ccmRootmuxLdbDi0ClkPll3Pfd1|enumerator|ccmRootmuxLdbDi0ClkPll3Pfd1 = 4U, /*!< lDB DI0 Clock from PLL3 PFD1.*/
DECL|ccmRootmuxLdbDi0ClkPll3Pfd3|enumerator|ccmRootmuxLdbDi0ClkPll3Pfd3 = 5U, /*!< lDB DI0 Clock from PLL3 PFD3.*/
DECL|ccmRootmuxLdbDi0ClkPll5|enumerator|ccmRootmuxLdbDi0ClkPll5 = 0U, /*!< lDB DI0 Clock from PLL5.*/
DECL|ccmRootmuxLdbDi1ClkPll2Pfd0|enumerator|ccmRootmuxLdbDi1ClkPll2Pfd0 = 1U, /*!< lDB DI1 Clock from PLL2 PFD0.*/
DECL|ccmRootmuxLdbDi1ClkPll2Pfd2|enumerator|ccmRootmuxLdbDi1ClkPll2Pfd2 = 2U, /*!< lDB DI1 Clock from PLL2 PFD2.*/
DECL|ccmRootmuxLdbDi1ClkPll2|enumerator|ccmRootmuxLdbDi1ClkPll2 = 3U, /*!< lDB DI1 Clock from PLL2.*/
DECL|ccmRootmuxLdbDi1ClkPll3Pfd2|enumerator|ccmRootmuxLdbDi1ClkPll3Pfd2 = 5U, /*!< lDB DI1 Clock from PLL3 PFD2.*/
DECL|ccmRootmuxLdbDi1ClkPll3Pfd3|enumerator|ccmRootmuxLdbDi1ClkPll3Pfd3 = 4U, /*!< lDB DI1 Clock from PLL3 PFD3.*/
DECL|ccmRootmuxLdbDi1ClkPll3SwClk|enumerator|ccmRootmuxLdbDi1ClkPll3SwClk = 0U, /*!< lDB DI1 Clock from PLL3 SW Clock.*/
DECL|ccmRootmuxM4ClkIppDi0Clk|enumerator|ccmRootmuxM4ClkIppDi0Clk = 2U, /*!< M4 clock from IPP DI0 Clock.*/
DECL|ccmRootmuxM4ClkIppDi1Clk|enumerator|ccmRootmuxM4ClkIppDi1Clk = 3U, /*!< M4 clock from IPP DI1 Clock.*/
DECL|ccmRootmuxM4ClkLdbDi0Clk|enumerator|ccmRootmuxM4ClkLdbDi0Clk = 4U, /*!< M4 clock from LDB DI0 Clock.*/
DECL|ccmRootmuxM4ClkLdbDi1Clk|enumerator|ccmRootmuxM4ClkLdbDi1Clk = 5U, /*!< M4 clock from LDB DI1 Clock.*/
DECL|ccmRootmuxM4ClkM4PreClk|enumerator|ccmRootmuxM4ClkM4PreClk = 0U, /*!< M4 clock from M4 Pre Clock.*/
DECL|ccmRootmuxM4ClkPll3Pfd3|enumerator|ccmRootmuxM4ClkPll3Pfd3 = 1U, /*!< M4 clock from PLL3 PFD3.*/
DECL|ccmRootmuxM4PreClkOsc24m|enumerator|ccmRootmuxM4PreClkOsc24m = 2U, /*!< M4 pre clock from OSC 24M.*/
DECL|ccmRootmuxM4PreClkPll2Pfd0|enumerator|ccmRootmuxM4PreClkPll2Pfd0 = 3U, /*!< M4 pre clock from PLL2 PFD0.*/
DECL|ccmRootmuxM4PreClkPll2Pfd2|enumerator|ccmRootmuxM4PreClkPll2Pfd2 = 4U, /*!< M4 pre clock from PLL2 PFD2.*/
DECL|ccmRootmuxM4PreClkPll2|enumerator|ccmRootmuxM4PreClkPll2 = 0U, /*!< M4 pre clock from PLL2.*/
DECL|ccmRootmuxM4PreClkPll3Pfd3|enumerator|ccmRootmuxM4PreClkPll3Pfd3 = 5U, /*!< M4 pre clock from PLL3 PFD3.*/
DECL|ccmRootmuxM4PreClkPll3SwClk|enumerator|ccmRootmuxM4PreClkPll3SwClk = 1U, /*!< M4 pre clock from PLL3 SW Clock.*/
DECL|ccmRootmuxOcramAltClkPll2Pfd2|enumerator|ccmRootmuxOcramAltClkPll2Pfd2 = 0U, /*!< OCRAM ALT Clock from PLL2 PFD2.*/
DECL|ccmRootmuxOcramAltClkPll3Pfd1|enumerator|ccmRootmuxOcramAltClkPll3Pfd1 = 1U, /*!< OCRAM ALT Clock from PLL3 PFD1.*/
DECL|ccmRootmuxOcramClkOcramAltClk|enumerator|ccmRootmuxOcramClkOcramAltClk = 1U, /*!< OCRAM Clock from OCRAM ALT Clock.*/
DECL|ccmRootmuxOcramClkPeriphClk|enumerator|ccmRootmuxOcramClkPeriphClk = 0U, /*!< OCRAM Clock from Peripheral Clock.*/
DECL|ccmRootmuxPcieAxiClkAhbClk|enumerator|ccmRootmuxPcieAxiClkAhbClk = 1U, /*!< PCIE AXI Clock from AHB Clock.*/
DECL|ccmRootmuxPcieAxiClkAxiClk|enumerator|ccmRootmuxPcieAxiClkAxiClk = 0U, /*!< PCIE AXI Clock from AXI Clock.*/
DECL|ccmRootmuxPerclkClkIpgClkRoot|enumerator|ccmRootmuxPerclkClkIpgClkRoot = 0U, /*!< Perclk from IPG Clock Root.*/
DECL|ccmRootmuxPerclkClkOsc24m|enumerator|ccmRootmuxPerclkClkOsc24m = 1U, /*!< Perclk from OSC 24M.*/
DECL|ccmRootmuxPeriph2Clk2Osc24m|enumerator|ccmRootmuxPeriph2Clk2Osc24m = 1U, /*!< Peripheral2 Clock from OSC 24M.*/
DECL|ccmRootmuxPeriph2Clk2Pll3SwClk|enumerator|ccmRootmuxPeriph2Clk2Pll3SwClk = 0U, /*!< Peripheral2 Clock from PLL3 SW Clock.*/
DECL|ccmRootmuxPeriph2ClkPeriph2Clk2|enumerator|ccmRootmuxPeriph2ClkPeriph2Clk2 = 1U, /*!< Peripheral2 Clock from Peripheral2.*/
DECL|ccmRootmuxPeriph2ClkPrePeriph2Clk|enumerator|ccmRootmuxPeriph2ClkPrePeriph2Clk = 0U, /*!< Peripheral2 Clock from Pre Peripheral2 Clock.*/
DECL|ccmRootmuxPeriphClk2OSC24m|enumerator|ccmRootmuxPeriphClk2OSC24m = 1U, /*!< Peripheral Clock2 from OSC 24M.*/
DECL|ccmRootmuxPeriphClk2Pll2|enumerator|ccmRootmuxPeriphClk2Pll2 = 2U, /*!< Peripheral Clock2 from PLL2.*/
DECL|ccmRootmuxPeriphClk2Pll3SwClk|enumerator|ccmRootmuxPeriphClk2Pll3SwClk = 0U, /*!< Peripheral Clock2 from from PLL3 SW Clock.*/
DECL|ccmRootmuxPeriphClkPeriphClk2Sel|enumerator|ccmRootmuxPeriphClkPeriphClk2Sel = 1U, /*!< Peripheral Clock from Peripheral2.*/
DECL|ccmRootmuxPeriphClkPrePeriphClkSel|enumerator|ccmRootmuxPeriphClkPrePeriphClkSel = 0U, /*!< Peripheral Clock from Pre Peripheral .*/
DECL|ccmRootmuxPll1SwClkPll1MainClk|enumerator|ccmRootmuxPll1SwClkPll1MainClk = 0U, /*!< PLL1 SW Clock from PLL1 Main Clock.*/
DECL|ccmRootmuxPll1SwClkStepClk|enumerator|ccmRootmuxPll1SwClkStepClk = 1U, /*!< PLL1 SW Clock from Step Clock.*/
DECL|ccmRootmuxPll3SwClkPll3BypassClk|enumerator|ccmRootmuxPll3SwClkPll3BypassClk = 1U, /*!< PLL3 SW Clock from PLL3 Bypass Clock.*/
DECL|ccmRootmuxPll3SwClkPll3|enumerator|ccmRootmuxPll3SwClkPll3 = 0U, /*!< PLL3 SW Clock from PLL3.*/
DECL|ccmRootmuxPrePeriph2ClkPll2Pfd0|enumerator|ccmRootmuxPrePeriph2ClkPll2Pfd0 = 2U, /*!< Pre Peripheral2 Clock from PLL2 PFD0.*/
DECL|ccmRootmuxPrePeriph2ClkPll2Pfd2|enumerator|ccmRootmuxPrePeriph2ClkPll2Pfd2 = 1U, /*!< Pre Peripheral2 Clock from PLL2 PFD2.*/
DECL|ccmRootmuxPrePeriph2ClkPll2|enumerator|ccmRootmuxPrePeriph2ClkPll2 = 0U, /*!< Pre Peripheral2 Clock from PLL2.*/
DECL|ccmRootmuxPrePeriph2ClkPll4|enumerator|ccmRootmuxPrePeriph2ClkPll4 = 3U, /*!< Pre Peripheral2 Clock from PLL4.*/
DECL|ccmRootmuxPrePeriphClkPll2Pfd0|enumerator|ccmRootmuxPrePeriphClkPll2Pfd0 = 2U, /*!< Pre Peripheral Clock from PLL2 PFD0.*/
DECL|ccmRootmuxPrePeriphClkPll2Pfd2div2|enumerator|ccmRootmuxPrePeriphClkPll2Pfd2div2 = 3U, /*!< Pre Peripheral Clock from PLL2 PFD2 divided by 2.*/
DECL|ccmRootmuxPrePeriphClkPll2Pfd2|enumerator|ccmRootmuxPrePeriphClkPll2Pfd2 = 1U, /*!< Pre Peripheral Clock from PLL2 PFD2.*/
DECL|ccmRootmuxPrePeriphClkPll2|enumerator|ccmRootmuxPrePeriphClkPll2 = 0U, /*!< Pre Peripheral Clock from PLL2.*/
DECL|ccmRootmuxQspi2ClkPll2Pfd0|enumerator|ccmRootmuxQspi2ClkPll2Pfd0 = 0U, /*!< QSPI2 Clock from PLL2 PFD0.*/
DECL|ccmRootmuxQspi2ClkPll2Pfd2|enumerator|ccmRootmuxQspi2ClkPll2Pfd2 = 3U, /*!< QSPI2 Clock from PLL2 PFD2.*/
DECL|ccmRootmuxQspi2ClkPll2|enumerator|ccmRootmuxQspi2ClkPll2 = 1U, /*!< QSPI2 Clock from PLL2.*/
DECL|ccmRootmuxQspi2ClkPll3Pfd3|enumerator|ccmRootmuxQspi2ClkPll3Pfd3 = 4U, /*!< QSPI2 Clock from PLL3 PFD3.*/
DECL|ccmRootmuxQspi2ClkPll3SwClk|enumerator|ccmRootmuxQspi2ClkPll3SwClk = 2U, /*!< QSPI2 Clock from PLL3 SW Clock.*/
DECL|ccmRootmuxSpdif0ClkPll3Pfd2|enumerator|ccmRootmuxSpdif0ClkPll3Pfd2 = 1U, /*!< SPDIF0 Clock from PLL3 PFD2.*/
DECL|ccmRootmuxSpdif0ClkPll3SwClk|enumerator|ccmRootmuxSpdif0ClkPll3SwClk = 3U, /*!< SPDIF0 Clock from PLL3 SW Clock.*/
DECL|ccmRootmuxSpdif0ClkPll4|enumerator|ccmRootmuxSpdif0ClkPll4 = 0U, /*!< SPDIF0 Clock from PLL4.*/
DECL|ccmRootmuxSpdif0ClkPll5|enumerator|ccmRootmuxSpdif0ClkPll5 = 2U, /*!< SPDIF0 Clock from PLL5.*/
DECL|ccmRootmuxSsi1ClkPll3Pfd2|enumerator|ccmRootmuxSsi1ClkPll3Pfd2 = 0U, /*!< SSI1 Clock from PLL3 PFD2.*/
DECL|ccmRootmuxSsi1ClkPll4|enumerator|ccmRootmuxSsi1ClkPll4 = 2U, /*!< SSI1 Clock from PLL4.*/
DECL|ccmRootmuxSsi1ClkPll5|enumerator|ccmRootmuxSsi1ClkPll5 = 1U, /*!< SSI1 Clock from PLL5.*/
DECL|ccmRootmuxSsi2ClkPll3Pfd2|enumerator|ccmRootmuxSsi2ClkPll3Pfd2 = 0U, /*!< SSI2 Clock from PLL3 PFD2.*/
DECL|ccmRootmuxSsi2ClkPll4|enumerator|ccmRootmuxSsi2ClkPll4 = 2U, /*!< SSI2 Clock from PLL4.*/
DECL|ccmRootmuxSsi2ClkPll5|enumerator|ccmRootmuxSsi2ClkPll5 = 1U, /*!< SSI2 Clock from PLL5.*/
DECL|ccmRootmuxSsi3ClkPll3Pfd2|enumerator|ccmRootmuxSsi3ClkPll3Pfd2 = 0U, /*!< SSI3 Clock from PLL3 PFD2.*/
DECL|ccmRootmuxSsi3ClkPll4|enumerator|ccmRootmuxSsi3ClkPll4 = 2U, /*!< SSI3 Clock from PLL4.*/
DECL|ccmRootmuxSsi3ClkPll5|enumerator|ccmRootmuxSsi3ClkPll5 = 1U, /*!< SSI3 Clock from PLL5.*/
DECL|ccmRootmuxStepOsc24m|enumerator|ccmRootmuxStepOsc24m = 0U, /*!< Step Clock from OSC 24M.*/
DECL|ccmRootmuxStepPll2Pfd2|enumerator|ccmRootmuxStepPll2Pfd2 = 1U, /*!< Step Clock from PLL2 PFD2.*/
DECL|ccmRootmuxUartClkOsc24m|enumerator|ccmRootmuxUartClkOsc24m = 1U, /*!< UART Clock from OSC 24M.*/
DECL|ccmRootmuxUartClkPll3SwClkDiv6|enumerator|ccmRootmuxUartClkPll3SwClkDiv6 = 0U, /*!< UART Clock from PLL3 SW clock divided by 6.*/
DECL|ccmRootmuxUsdhc1ClkPll2Pfd0|enumerator|ccmRootmuxUsdhc1ClkPll2Pfd0 = 1U, /*!< USDHC1 Clock from PLL2 PFD0.*/
DECL|ccmRootmuxUsdhc1ClkPll2Pfd2|enumerator|ccmRootmuxUsdhc1ClkPll2Pfd2 = 0U, /*!< USDHC1 Clock from PLL2 PFD2.*/
DECL|ccmRootmuxUsdhc2ClkPll2Pfd0|enumerator|ccmRootmuxUsdhc2ClkPll2Pfd0 = 1U, /*!< USDHC2 Clock from PLL2 PFD0.*/
DECL|ccmRootmuxUsdhc2ClkPll2Pfd2|enumerator|ccmRootmuxUsdhc2ClkPll2Pfd2 = 0U, /*!< USDHC2 Clock from PLL2 PFD2.*/
DECL|ccmRootmuxUsdhc3ClkPll2Pfd0|enumerator|ccmRootmuxUsdhc3ClkPll2Pfd0 = 1U, /*!< USDHC3 Clock from PLL2 PFD0.*/
DECL|ccmRootmuxUsdhc3ClkPll2Pfd2|enumerator|ccmRootmuxUsdhc3ClkPll2Pfd2 = 0U, /*!< USDHC3 Clock from PLL2 PFD2.*/
DECL|ccmRootmuxUsdhc4ClkPll2Pfd0|enumerator|ccmRootmuxUsdhc4ClkPll2Pfd0 = 1U, /*!< USDHC4 Clock from PLL2 PFD0.*/
DECL|ccmRootmuxUsdhc4ClkPll2Pfd2|enumerator|ccmRootmuxUsdhc4ClkPll2Pfd2 = 0U, /*!< USDHC4 Clock from PLL2 PFD2.*/
DECL|ccmRootmuxVidClkPll3Pfd1|enumerator|ccmRootmuxVidClkPll3Pfd1 = 0U, /*!< VID Clock from PLL3 PFD1.*/
DECL|ccmRootmuxVidClkPll3Pfd3|enumerator|ccmRootmuxVidClkPll3Pfd3 = 2U, /*!< VID Clock from PLL3 PFD3.*/
DECL|ccmRootmuxVidClkPll3|enumerator|ccmRootmuxVidClkPll3 = 1U, /*!< VID Clock from PLL3.*/
DECL|ccmRootmuxVidClkPll4|enumerator|ccmRootmuxVidClkPll4 = 3U, /*!< VID Clock from PLL4.*/
DECL|ccmRootmuxVidClkPll5|enumerator|ccmRootmuxVidClkPll5 = 4U, /*!< VID Clock from PLL5.*/
