
*** Running vivado
    with args -log top_level_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_wrapper.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_level_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
add_files: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 999.477 ; gain = 0.000
Command: synth_design -top top_level_wrapper -part xczu29dr-ffvf1760-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu29dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu29dr'
INFO: [Common 17-86] Your Synthesis license expires in 18 day(s)
INFO: [Device 21-403] Loading part xczu29dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28288
load diablo GTM unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1539.836 ; gain = 188.773
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level_wrapper' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/hdl/top_level_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'top_level' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:812]
INFO: [Synth 8-6157] synthesizing module 'top_level_axi_dma_0_0' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/.Xil/Vivado-9912-JAMES-LENOVO/realtime/top_level_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_axi_dma_0_0' (1#1) [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/.Xil/Vivado-9912-JAMES-LENOVO/realtime/top_level_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'top_level_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:1424]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'top_level_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:1424]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'top_level_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:1424]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'top_level_axi_dma_0_0' has 64 connections declared, but only 61 given [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:1424]
INFO: [Synth 8-6157] synthesizing module 'top_level_axi_gpio_0_0' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/.Xil/Vivado-9912-JAMES-LENOVO/realtime/top_level_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_axi_gpio_0_0' (2#1) [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/.Xil/Vivado-9912-JAMES-LENOVO/realtime/top_level_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_level_axi_smc_0' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/.Xil/Vivado-9912-JAMES-LENOVO/realtime/top_level_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_axi_smc_0' (3#1) [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/.Xil/Vivado-9912-JAMES-LENOVO/realtime/top_level_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_level_axis_data_fifo_1_1' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/.Xil/Vivado-9912-JAMES-LENOVO/realtime/top_level_axis_data_fifo_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_axis_data_fifo_1_1' (4#1) [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/.Xil/Vivado-9912-JAMES-LENOVO/realtime/top_level_axis_data_fifo_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_level_axis_data_fifo_1_0' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/.Xil/Vivado-9912-JAMES-LENOVO/realtime/top_level_axis_data_fifo_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_axis_data_fifo_1_0' (5#1) [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/.Xil/Vivado-9912-JAMES-LENOVO/realtime/top_level_axis_data_fifo_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_level_axis_data_fifo_0_0' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/.Xil/Vivado-9912-JAMES-LENOVO/realtime/top_level_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_axis_data_fifo_0_0' (6#1) [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/.Xil/Vivado-9912-JAMES-LENOVO/realtime/top_level_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_level_gpio_buffer_0_0' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/.Xil/Vivado-9912-JAMES-LENOVO/realtime/top_level_gpio_buffer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_gpio_buffer_0_0' (7#1) [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/.Xil/Vivado-9912-JAMES-LENOVO/realtime/top_level_gpio_buffer_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_level_ps8_0_axi_periph_0' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:2161]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_K308NP' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_K308NP' (8#1) [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_189BYX9' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:137]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_189BYX9' (9#1) [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:137]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_GVO0MC' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:269]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_GVO0MC' (10#1) [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:269]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1LSKJNT' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:401]
INFO: [Synth 8-6157] synthesizing module 'top_level_auto_ds_0' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/.Xil/Vivado-9912-JAMES-LENOVO/realtime/top_level_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_auto_ds_0' (11#1) [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/.Xil/Vivado-9912-JAMES-LENOVO/realtime/top_level_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_level_auto_pc_0' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/.Xil/Vivado-9912-JAMES-LENOVO/realtime/top_level_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_auto_pc_0' (12#1) [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/.Xil/Vivado-9912-JAMES-LENOVO/realtime/top_level_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1LSKJNT' (13#1) [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:401]
INFO: [Synth 8-6157] synthesizing module 'top_level_xbar_0' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/.Xil/Vivado-9912-JAMES-LENOVO/realtime/top_level_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_xbar_0' (14#1) [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/.Xil/Vivado-9912-JAMES-LENOVO/realtime/top_level_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'top_level_xbar_0' is unconnected for instance 'xbar' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:2782]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'top_level_xbar_0' is unconnected for instance 'xbar' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:2782]
WARNING: [Synth 8-7023] instance 'xbar' of module 'top_level_xbar_0' has 40 connections declared, but only 38 given [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:2782]
INFO: [Synth 8-6155] done synthesizing module 'top_level_ps8_0_axi_periph_0' (15#1) [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:2161]
INFO: [Synth 8-6157] synthesizing module 'top_level_rfsoc_pl_ctrl_verilo_0_0' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/.Xil/Vivado-9912-JAMES-LENOVO/realtime/top_level_rfsoc_pl_ctrl_verilo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_rfsoc_pl_ctrl_verilo_0_0' (16#1) [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/.Xil/Vivado-9912-JAMES-LENOVO/realtime/top_level_rfsoc_pl_ctrl_verilo_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_level_rst_ps8_0_100M_0' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/.Xil/Vivado-9912-JAMES-LENOVO/realtime/top_level_rst_ps8_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_rst_ps8_0_100M_0' (17#1) [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/.Xil/Vivado-9912-JAMES-LENOVO/realtime/top_level_rst_ps8_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'top_level_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:1824]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'top_level_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:1824]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'top_level_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:1824]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'top_level_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:1824]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_100M' of module 'top_level_rst_ps8_0_100M_0' has 10 connections declared, but only 6 given [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:1824]
INFO: [Synth 8-6157] synthesizing module 'top_level_rst_ps8_0_100M_1' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/.Xil/Vivado-9912-JAMES-LENOVO/realtime/top_level_rst_ps8_0_100M_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_rst_ps8_0_100M_1' (18#1) [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/.Xil/Vivado-9912-JAMES-LENOVO/realtime/top_level_rst_ps8_0_100M_1_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'top_level_rst_ps8_0_100M_1' is unconnected for instance 'rst_ps8_0_100M1' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:1831]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'top_level_rst_ps8_0_100M_1' is unconnected for instance 'rst_ps8_0_100M1' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:1831]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'top_level_rst_ps8_0_100M_1' is unconnected for instance 'rst_ps8_0_100M1' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:1831]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'top_level_rst_ps8_0_100M_1' is unconnected for instance 'rst_ps8_0_100M1' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:1831]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_100M1' of module 'top_level_rst_ps8_0_100M_1' has 10 connections declared, but only 6 given [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:1831]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:1838]
INFO: [Synth 8-6157] synthesizing module 'top_level_system_ila_0_0' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/.Xil/Vivado-9912-JAMES-LENOVO/realtime/top_level_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_system_ila_0_0' (19#1) [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/.Xil/Vivado-9912-JAMES-LENOVO/realtime/top_level_system_ila_0_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:1855]
INFO: [Synth 8-6157] synthesizing module 'top_level_system_ila_1_0' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/.Xil/Vivado-9912-JAMES-LENOVO/realtime/top_level_system_ila_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_system_ila_1_0' (20#1) [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/.Xil/Vivado-9912-JAMES-LENOVO/realtime/top_level_system_ila_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/.Xil/Vivado-9912-JAMES-LENOVO/realtime/top_level_usp_rf_data_converter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0' (21#1) [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/.Xil/Vivado-9912-JAMES-LENOVO/realtime/top_level_usp_rf_data_converter_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'clk_adc0' of module 'top_level_usp_rf_data_converter_0_0' is unconnected for instance 'usp_rf_data_converter_0' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:1858]
WARNING: [Synth 8-7071] port 'clk_adc1' of module 'top_level_usp_rf_data_converter_0_0' is unconnected for instance 'usp_rf_data_converter_0' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:1858]
WARNING: [Synth 8-7071] port 'clk_adc2' of module 'top_level_usp_rf_data_converter_0_0' is unconnected for instance 'usp_rf_data_converter_0' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:1858]
WARNING: [Synth 8-7071] port 'clk_adc3' of module 'top_level_usp_rf_data_converter_0_0' is unconnected for instance 'usp_rf_data_converter_0' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:1858]
WARNING: [Synth 8-7071] port 'clk_dac1' of module 'top_level_usp_rf_data_converter_0_0' is unconnected for instance 'usp_rf_data_converter_0' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:1858]
WARNING: [Synth 8-7071] port 'clk_dac2' of module 'top_level_usp_rf_data_converter_0_0' is unconnected for instance 'usp_rf_data_converter_0' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:1858]
WARNING: [Synth 8-7071] port 'clk_dac3' of module 'top_level_usp_rf_data_converter_0_0' is unconnected for instance 'usp_rf_data_converter_0' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:1858]
WARNING: [Synth 8-7071] port 'irq' of module 'top_level_usp_rf_data_converter_0_0' is unconnected for instance 'usp_rf_data_converter_0' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:1858]
WARNING: [Synth 8-7023] instance 'usp_rf_data_converter_0' of module 'top_level_usp_rf_data_converter_0_0' has 224 connections declared, but only 216 given [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:1858]
INFO: [Synth 8-6157] synthesizing module 'top_level_xlconcat_0_0' [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_xlconcat_0_0/synth/top_level_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (22#1) [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'top_level_xlconcat_0_0' (23#1) [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_xlconcat_0_0/synth/top_level_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'top_level_zynq_ultra_ps_e_0_0' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/.Xil/Vivado-9912-JAMES-LENOVO/realtime/top_level_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_zynq_ultra_ps_e_0_0' (24#1) [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/.Xil/Vivado-9912-JAMES-LENOVO/realtime/top_level_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'top_level_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:2079]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'top_level_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:2079]
WARNING: [Synth 8-7071] port 'saxigp0_bid' of module 'top_level_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:2079]
WARNING: [Synth 8-7071] port 'saxigp0_rid' of module 'top_level_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:2079]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'top_level_zynq_ultra_ps_e_0_0' has 83 connections declared, but only 79 given [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:2079]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_gpio_0'. This will prevent further optimization [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:1486]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_ps'. This will prevent further optimization [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:1855]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gpio_buffer_0'. This will prevent further optimization [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:1611]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axis_data_ps_to_pl_fifo'. This will prevent further optimization [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:1587]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_pl'. This will prevent further optimization [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:1838]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'rfsoc_pl_ctrl_verilo_0'. This will prevent further optimization [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:1718]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'usp_rf_data_converter_0'. This will prevent further optimization [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:1858]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axis_data_pl_to_ps_fifo'. This will prevent further optimization [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:1577]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (25#1) [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/synth/top_level.v:812]
INFO: [Synth 8-6155] done synthesizing module 'top_level_wrapper' (26#1) [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/hdl/top_level_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1592.926 ; gain = 241.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1610.844 ; gain = 259.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1610.844 ; gain = 259.781
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1610.844 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_zynq_ultra_ps_e_0_0/top_level_zynq_ultra_ps_e_0_0/top_level_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'top_level_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_zynq_ultra_ps_e_0_0/top_level_zynq_ultra_ps_e_0_0/top_level_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'top_level_i/zynq_ultra_ps_e_0'
Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_axi_dma_0_0/top_level_axi_dma_0_0/top_level_axi_dma_0_0_in_context.xdc] for cell 'top_level_i/axi_dma_0'
Finished Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_axi_dma_0_0/top_level_axi_dma_0_0/top_level_axi_dma_0_0_in_context.xdc] for cell 'top_level_i/axi_dma_0'
Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_rst_ps8_0_100M_0/top_level_rst_ps8_0_100M_0/top_level_rst_ps8_0_100M_0_in_context.xdc] for cell 'top_level_i/rst_ps8_0_100M'
Finished Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_rst_ps8_0_100M_0/top_level_rst_ps8_0_100M_0/top_level_rst_ps8_0_100M_0_in_context.xdc] for cell 'top_level_i/rst_ps8_0_100M'
Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_axi_smc_0/top_level_axi_smc_0/top_level_axi_smc_0_in_context.xdc] for cell 'top_level_i/axi_smc'
Finished Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_axi_smc_0/top_level_axi_smc_0/top_level_axi_smc_0_in_context.xdc] for cell 'top_level_i/axi_smc'
Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_pl_ctrl_verilo_0_0/top_level_rfsoc_pl_ctrl_verilo_0_0/top_level_rfsoc_pl_ctrl_verilo_0_0_in_context.xdc] for cell 'top_level_i/rfsoc_pl_ctrl_verilo_0'
Finished Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_pl_ctrl_verilo_0_0/top_level_rfsoc_pl_ctrl_verilo_0_0/top_level_rfsoc_pl_ctrl_verilo_0_0_in_context.xdc] for cell 'top_level_i/rfsoc_pl_ctrl_verilo_0'
Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc] for cell 'top_level_i/usp_rf_data_converter_0'
Finished Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc] for cell 'top_level_i/usp_rf_data_converter_0'
Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_axi_gpio_0_0/top_level_axi_gpio_0_0/top_level_axi_gpio_0_0_in_context.xdc] for cell 'top_level_i/axi_gpio_0'
Finished Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_axi_gpio_0_0/top_level_axi_gpio_0_0/top_level_axi_gpio_0_0_in_context.xdc] for cell 'top_level_i/axi_gpio_0'
Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_rst_ps8_0_100M_1/top_level_rst_ps8_0_100M_1/top_level_rst_ps8_0_100M_1_in_context.xdc] for cell 'top_level_i/rst_ps8_0_100M1'
Finished Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_rst_ps8_0_100M_1/top_level_rst_ps8_0_100M_1/top_level_rst_ps8_0_100M_1_in_context.xdc] for cell 'top_level_i/rst_ps8_0_100M1'
Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_gpio_buffer_0_0/top_level_gpio_buffer_0_0/top_level_gpio_buffer_0_0_in_context.xdc] for cell 'top_level_i/gpio_buffer_0'
Finished Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_gpio_buffer_0_0/top_level_gpio_buffer_0_0/top_level_gpio_buffer_0_0_in_context.xdc] for cell 'top_level_i/gpio_buffer_0'
Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_axis_data_fifo_0_0/top_level_axis_data_fifo_0_0/top_level_axis_data_fifo_0_0_in_context.xdc] for cell 'top_level_i/axis_gpio_async_fifo'
Finished Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_axis_data_fifo_0_0/top_level_axis_data_fifo_0_0/top_level_axis_data_fifo_0_0_in_context.xdc] for cell 'top_level_i/axis_gpio_async_fifo'
Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_axis_data_fifo_1_0/top_level_axis_data_fifo_1_0/top_level_axis_data_fifo_1_0_in_context.xdc] for cell 'top_level_i/axis_data_ps_to_pl_fifo'
Finished Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_axis_data_fifo_1_0/top_level_axis_data_fifo_1_0/top_level_axis_data_fifo_1_0_in_context.xdc] for cell 'top_level_i/axis_data_ps_to_pl_fifo'
Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_axis_data_fifo_1_1/top_level_axis_data_fifo_1_1/top_level_axis_data_fifo_1_1_in_context.xdc] for cell 'top_level_i/axis_data_pl_to_ps_fifo'
Finished Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_axis_data_fifo_1_1/top_level_axis_data_fifo_1_1/top_level_axis_data_fifo_1_1_in_context.xdc] for cell 'top_level_i/axis_data_pl_to_ps_fifo'
Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_system_ila_0_0/top_level_system_ila_0_0/top_level_system_ila_0_0_in_context.xdc] for cell 'top_level_i/system_ila_pl'
Finished Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_system_ila_0_0/top_level_system_ila_0_0/top_level_system_ila_0_0_in_context.xdc] for cell 'top_level_i/system_ila_pl'
Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_system_ila_1_0/top_level_system_ila_1_0/top_level_system_ila_1_0_in_context.xdc] for cell 'top_level_i/system_ila_ps'
Finished Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_system_ila_1_0/top_level_system_ila_1_0/top_level_system_ila_1_0_in_context.xdc] for cell 'top_level_i/system_ila_ps'
Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_xbar_0/top_level_xbar_0/top_level_xbar_0_in_context.xdc] for cell 'top_level_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_xbar_0/top_level_xbar_0/top_level_xbar_0_in_context.xdc] for cell 'top_level_i/ps8_0_axi_periph/xbar'
Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_auto_ds_0/top_level_auto_ds_0/top_level_auto_ds_0_in_context.xdc] for cell 'top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_auto_ds_0/top_level_auto_ds_0/top_level_auto_ds_0_in_context.xdc] for cell 'top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_auto_pc_0/top_level_auto_pc_0/top_level_auto_pc_0_in_context.xdc] for cell 'top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_auto_pc_0/top_level_auto_pc_0/top_level_auto_pc_0_in_context.xdc] for cell 'top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1668.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1668.484 ; gain = 0.000
load diablo GTM unisim library
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1668.484 ; gain = 317.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu29dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1668.484 ; gain = 317.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for adc0_clk_clk_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc0_clk_clk_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for adc0_clk_clk_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc0_clk_clk_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for adc1_clk_clk_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc1_clk_clk_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for adc1_clk_clk_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc1_clk_clk_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for adc2_clk_clk_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc2_clk_clk_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for adc2_clk_clk_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc2_clk_clk_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for adc3_clk_clk_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc3_clk_clk_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for adc3_clk_clk_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc3_clk_clk_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for dac0_clk_clk_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dac0_clk_clk_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for dac0_clk_clk_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dac0_clk_clk_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for dac1_clk_clk_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dac1_clk_clk_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for dac1_clk_clk_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dac1_clk_clk_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for dac2_clk_clk_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dac2_clk_clk_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for dac2_clk_clk_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dac2_clk_clk_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for dac3_clk_clk_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dac3_clk_clk_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for dac3_clk_clk_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dac3_clk_clk_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for sysref_in_diff_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysref_in_diff_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for sysref_in_diff_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysref_in_diff_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for vin00_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin00_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for vin00_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin00_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for vin01_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin01_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for vin01_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin01_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for vin02_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin02_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for vin02_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin02_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for vin03_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin03_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for vin03_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin03_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for vin10_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin10_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for vin10_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin10_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for vin11_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin11_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for vin11_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin11_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for vin12_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin12_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for vin12_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin12_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for vin13_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin13_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for vin13_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin13_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for vin20_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin20_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for vin20_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin20_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for vin21_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin21_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for vin21_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin21_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for vin22_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin22_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for vin22_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin22_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for vin23_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin23_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for vin23_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin23_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for vin30_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin30_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for vin30_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin30_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for vin31_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin31_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for vin31_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin31_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for vin32_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin32_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for vin32_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin32_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for vin33_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin33_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for vin33_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin33_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for vout00_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout00_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for vout00_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout00_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for vout01_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout01_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for vout01_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout01_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for vout02_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout02_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for vout02_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout02_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for vout03_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout03_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for vout03_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout03_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for vout10_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout10_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for vout10_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout10_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for vout11_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout11_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for vout11_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout11_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for vout12_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout12_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for vout12_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout12_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for vout13_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout13_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for vout13_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout13_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for vout20_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout20_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for vout20_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout20_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for vout21_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout21_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for vout21_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout21_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for vout22_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout22_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for vout22_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout22_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for vout23_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout23_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for vout23_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout23_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for vout30_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout30_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for vout30_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout30_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for vout31_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout31_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for vout31_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout31_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for vout32_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout32_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for vout32_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout32_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for vout33_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout33_v_n. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for vout33_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout33_v_p. (constraint file  d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 172).
Applied set_property KEEP_HIERARCHY = SOFT for top_level_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_level_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_level_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_level_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_level_i/rst_ps8_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_level_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_level_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_level_i/rfsoc_pl_ctrl_verilo_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_level_i/usp_rf_data_converter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_level_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_level_i/rst_ps8_0_100M1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_level_i/gpio_buffer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_level_i/axis_gpio_async_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_level_i/axis_data_ps_to_pl_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_level_i/axis_data_pl_to_ps_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_level_i/system_ila_pl. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_level_i/system_ila_ps. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_level_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1668.484 ; gain = 317.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1668.484 ; gain = 317.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1668.484 ; gain = 317.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2129.434 ; gain = 778.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2131.383 ; gain = 780.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2153.023 ; gain = 801.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2156.820 ; gain = 805.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2156.820 ; gain = 805.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2156.820 ; gain = 805.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2156.820 ; gain = 805.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2156.820 ; gain = 805.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2156.820 ; gain = 805.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |top_level_xbar_0                    |         1|
|2     |top_level_auto_ds_0                 |         1|
|3     |top_level_auto_pc_0                 |         1|
|4     |top_level_axi_dma_0_0               |         1|
|5     |top_level_axi_gpio_0_0              |         1|
|6     |top_level_axi_smc_0                 |         1|
|7     |top_level_axis_data_fifo_1_1        |         1|
|8     |top_level_axis_data_fifo_1_0        |         1|
|9     |top_level_axis_data_fifo_0_0        |         1|
|10    |top_level_gpio_buffer_0_0           |         1|
|11    |top_level_rfsoc_pl_ctrl_verilo_0_0  |         1|
|12    |top_level_rst_ps8_0_100M_0          |         1|
|13    |top_level_rst_ps8_0_100M_1          |         1|
|14    |top_level_system_ila_0_0            |         1|
|15    |top_level_system_ila_1_0            |         1|
|16    |top_level_usp_rf_data_converter_0_0 |         1|
|17    |top_level_zynq_ultra_ps_e_0_0       |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |top_level_auto_ds                 |     1|
|2     |top_level_auto_pc                 |     1|
|3     |top_level_axi_dma_0               |     1|
|4     |top_level_axi_gpio_0              |     1|
|5     |top_level_axi_smc                 |     1|
|6     |top_level_axis_data_fifo_0        |     1|
|7     |top_level_axis_data_fifo_1        |     2|
|9     |top_level_gpio_buffer_0           |     1|
|10    |top_level_rfsoc_pl_ctrl_verilo_0  |     1|
|11    |top_level_rst_ps8_0_100M          |     2|
|13    |top_level_system_ila_0            |     1|
|14    |top_level_system_ila_1            |     1|
|15    |top_level_usp_rf_data_converter_0 |     1|
|16    |top_level_xbar                    |     1|
|17    |top_level_zynq_ultra_ps_e_0       |     1|
|18    |OBUF                              |     8|
+------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2156.820 ; gain = 805.758
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2156.820 ; gain = 748.117
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2156.820 ; gain = 805.758
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 2168.879 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2216.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2216.004 ; gain = 1216.527
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/synth_1/top_level_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_wrapper_utilization_synth.rpt -pb top_level_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 18 10:16:13 2020...
