Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May 27 14:49:13 2024
| Host         : LAPTOP-HQ21H1CR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopModule_timing_summary_routed.rpt -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.298        0.000                      0                   34        0.232        0.000                      0                   34        9.600        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                17.298        0.000                      0                   34        0.232        0.000                      0                   34        9.600        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       17.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.298ns  (required time - arrival time)
  Source:                 counter/clk_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter/clk_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.510ns (19.043%)  route 2.168ns (80.957%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 24.226 - 20.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.717     0.717 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.084     2.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.921 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.721     4.642    counter/CLK
    SLICE_X171Y252       FDCE                                         r  counter/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y252       FDCE (Prop_fdce_C_Q)         0.246     4.888 f  counter/clk_count_reg[4]/Q
                         net (fo=2, routed)           0.554     5.441    counter/clk_count[4]
    SLICE_X171Y251       LUT4 (Prop_lut4_I3_O)        0.158     5.599 r  counter/clk_count[25]_i_7/O
                         net (fo=1, routed)           0.667     6.266    counter/clk_count[25]_i_7_n_0
    SLICE_X171Y252       LUT6 (Prop_lut6_I4_O)        0.053     6.319 f  counter/clk_count[25]_i_2/O
                         net (fo=29, routed)          0.948     7.267    counter/count
    SLICE_X171Y255       LUT2 (Prop_lut2_I0_O)        0.053     7.320 r  counter/clk_count[19]_i_1/O
                         net (fo=1, routed)           0.000     7.320    counter/clk_count_0[19]
    SLICE_X171Y255       FDCE                                         r  counter/clk_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    G16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.592    20.592 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966    22.558    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    22.671 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.555    24.226    counter/CLK
    SLICE_X171Y255       FDCE                                         r  counter/clk_count_reg[19]/C
                         clock pessimism              0.393    24.619    
                         clock uncertainty           -0.035    24.583    
    SLICE_X171Y255       FDCE (Setup_fdce_C_D)        0.034    24.617    counter/clk_count_reg[19]
  -------------------------------------------------------------------
                         required time                         24.617    
                         arrival time                          -7.320    
  -------------------------------------------------------------------
                         slack                                 17.298    

Slack (MET) :             17.299ns  (required time - arrival time)
  Source:                 counter/clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter/clk_count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 1.217ns (44.986%)  route 1.488ns (55.014%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 24.226 - 20.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.717     0.717 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.084     2.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.921 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.721     4.642    counter/CLK
    SLICE_X171Y251       FDCE                                         r  counter/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y251       FDCE (Prop_fdce_C_Q)         0.269     4.911 r  counter/clk_count_reg[1]/Q
                         net (fo=2, routed)           0.599     5.510    counter/clk_count[1]
    SLICE_X170Y251       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.350     5.860 r  counter/clk_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.860    counter/clk_count0_carry_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.920 r  counter/clk_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.920    counter/clk_count0_carry__0_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.980 r  counter/clk_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.980    counter/clk_count0_carry__1_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.040 r  counter/clk_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.040    counter/clk_count0_carry__2_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.100 r  counter/clk_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.100    counter/clk_count0_carry__3_n_0
    SLICE_X170Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.160 r  counter/clk_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.160    counter/clk_count0_carry__4_n_0
    SLICE_X170Y257       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     6.295 r  counter/clk_count0_carry__5/O[0]
                         net (fo=1, routed)           0.889     7.184    counter/clk_count0_carry__5_n_7
    SLICE_X171Y253       LUT2 (Prop_lut2_I1_O)        0.163     7.347 r  counter/clk_count[25]_i_1/O
                         net (fo=1, routed)           0.000     7.347    counter/clk_count_0[25]
    SLICE_X171Y253       FDCE                                         r  counter/clk_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    G16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.592    20.592 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966    22.558    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    22.671 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.555    24.226    counter/CLK
    SLICE_X171Y253       FDCE                                         r  counter/clk_count_reg[25]/C
                         clock pessimism              0.393    24.619    
                         clock uncertainty           -0.035    24.583    
    SLICE_X171Y253       FDCE (Setup_fdce_C_D)        0.063    24.646    counter/clk_count_reg[25]
  -------------------------------------------------------------------
                         required time                         24.646    
                         arrival time                          -7.347    
  -------------------------------------------------------------------
                         slack                                 17.299    

Slack (MET) :             17.312ns  (required time - arrival time)
  Source:                 counter/clk_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter/clk_count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.525ns (19.494%)  route 2.168ns (80.506%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 24.226 - 20.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.717     0.717 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.084     2.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.921 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.721     4.642    counter/CLK
    SLICE_X171Y252       FDCE                                         r  counter/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y252       FDCE (Prop_fdce_C_Q)         0.246     4.888 f  counter/clk_count_reg[4]/Q
                         net (fo=2, routed)           0.554     5.441    counter/clk_count[4]
    SLICE_X171Y251       LUT4 (Prop_lut4_I3_O)        0.158     5.599 r  counter/clk_count[25]_i_7/O
                         net (fo=1, routed)           0.667     6.266    counter/clk_count[25]_i_7_n_0
    SLICE_X171Y252       LUT6 (Prop_lut6_I4_O)        0.053     6.319 f  counter/clk_count[25]_i_2/O
                         net (fo=29, routed)          0.948     7.267    counter/count
    SLICE_X171Y255       LUT2 (Prop_lut2_I0_O)        0.068     7.335 r  counter/clk_count[20]_i_1/O
                         net (fo=1, routed)           0.000     7.335    counter/clk_count_0[20]
    SLICE_X171Y255       FDCE                                         r  counter/clk_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    G16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.592    20.592 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966    22.558    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    22.671 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.555    24.226    counter/CLK
    SLICE_X171Y255       FDCE                                         r  counter/clk_count_reg[20]/C
                         clock pessimism              0.393    24.619    
                         clock uncertainty           -0.035    24.583    
    SLICE_X171Y255       FDCE (Setup_fdce_C_D)        0.063    24.646    counter/clk_count_reg[20]
  -------------------------------------------------------------------
                         required time                         24.646    
                         arrival time                          -7.335    
  -------------------------------------------------------------------
                         slack                                 17.312    

Slack (MET) :             17.456ns  (required time - arrival time)
  Source:                 counter/clk_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.457ns (20.163%)  route 1.810ns (79.837%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 24.226 - 20.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.717     0.717 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.084     2.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.921 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.721     4.642    counter/CLK
    SLICE_X171Y252       FDCE                                         r  counter/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y252       FDCE (Prop_fdce_C_Q)         0.246     4.888 r  counter/clk_count_reg[4]/Q
                         net (fo=2, routed)           0.554     5.441    counter/clk_count[4]
    SLICE_X171Y251       LUT4 (Prop_lut4_I3_O)        0.158     5.599 f  counter/clk_count[25]_i_7/O
                         net (fo=1, routed)           0.667     6.266    counter/clk_count[25]_i_7_n_0
    SLICE_X171Y252       LUT6 (Prop_lut6_I4_O)        0.053     6.319 r  counter/clk_count[25]_i_2/O
                         net (fo=29, routed)          0.589     6.908    counter/count
    SLICE_X172Y253       FDCE                                         r  counter/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    G16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.592    20.592 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966    22.558    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    22.671 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.555    24.226    counter/CLK
    SLICE_X172Y253       FDCE                                         r  counter/count_reg[0]/C
                         clock pessimism              0.393    24.619    
                         clock uncertainty           -0.035    24.583    
    SLICE_X172Y253       FDCE (Setup_fdce_C_CE)      -0.219    24.364    counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                         24.364    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                 17.456    

Slack (MET) :             17.456ns  (required time - arrival time)
  Source:                 counter/clk_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.457ns (20.163%)  route 1.810ns (79.837%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 24.226 - 20.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.717     0.717 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.084     2.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.921 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.721     4.642    counter/CLK
    SLICE_X171Y252       FDCE                                         r  counter/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y252       FDCE (Prop_fdce_C_Q)         0.246     4.888 r  counter/clk_count_reg[4]/Q
                         net (fo=2, routed)           0.554     5.441    counter/clk_count[4]
    SLICE_X171Y251       LUT4 (Prop_lut4_I3_O)        0.158     5.599 f  counter/clk_count[25]_i_7/O
                         net (fo=1, routed)           0.667     6.266    counter/clk_count[25]_i_7_n_0
    SLICE_X171Y252       LUT6 (Prop_lut6_I4_O)        0.053     6.319 r  counter/clk_count[25]_i_2/O
                         net (fo=29, routed)          0.589     6.908    counter/count
    SLICE_X172Y253       FDCE                                         r  counter/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    G16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.592    20.592 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966    22.558    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    22.671 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.555    24.226    counter/CLK
    SLICE_X172Y253       FDCE                                         r  counter/count_reg[1]/C
                         clock pessimism              0.393    24.619    
                         clock uncertainty           -0.035    24.583    
    SLICE_X172Y253       FDCE (Setup_fdce_C_CE)      -0.219    24.364    counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                         24.364    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                 17.456    

Slack (MET) :             17.456ns  (required time - arrival time)
  Source:                 counter/clk_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.457ns (20.163%)  route 1.810ns (79.837%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 24.226 - 20.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.717     0.717 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.084     2.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.921 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.721     4.642    counter/CLK
    SLICE_X171Y252       FDCE                                         r  counter/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y252       FDCE (Prop_fdce_C_Q)         0.246     4.888 r  counter/clk_count_reg[4]/Q
                         net (fo=2, routed)           0.554     5.441    counter/clk_count[4]
    SLICE_X171Y251       LUT4 (Prop_lut4_I3_O)        0.158     5.599 f  counter/clk_count[25]_i_7/O
                         net (fo=1, routed)           0.667     6.266    counter/clk_count[25]_i_7_n_0
    SLICE_X171Y252       LUT6 (Prop_lut6_I4_O)        0.053     6.319 r  counter/clk_count[25]_i_2/O
                         net (fo=29, routed)          0.589     6.908    counter/count
    SLICE_X172Y253       FDCE                                         r  counter/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    G16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.592    20.592 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966    22.558    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    22.671 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.555    24.226    counter/CLK
    SLICE_X172Y253       FDCE                                         r  counter/count_reg[2]/C
                         clock pessimism              0.393    24.619    
                         clock uncertainty           -0.035    24.583    
    SLICE_X172Y253       FDCE (Setup_fdce_C_CE)      -0.219    24.364    counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                         24.364    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                 17.456    

Slack (MET) :             17.456ns  (required time - arrival time)
  Source:                 counter/clk_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.457ns (20.163%)  route 1.810ns (79.837%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 24.226 - 20.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.717     0.717 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.084     2.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.921 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.721     4.642    counter/CLK
    SLICE_X171Y252       FDCE                                         r  counter/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y252       FDCE (Prop_fdce_C_Q)         0.246     4.888 r  counter/clk_count_reg[4]/Q
                         net (fo=2, routed)           0.554     5.441    counter/clk_count[4]
    SLICE_X171Y251       LUT4 (Prop_lut4_I3_O)        0.158     5.599 f  counter/clk_count[25]_i_7/O
                         net (fo=1, routed)           0.667     6.266    counter/clk_count[25]_i_7_n_0
    SLICE_X171Y252       LUT6 (Prop_lut6_I4_O)        0.053     6.319 r  counter/clk_count[25]_i_2/O
                         net (fo=29, routed)          0.589     6.908    counter/count
    SLICE_X172Y253       FDCE                                         r  counter/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    G16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.592    20.592 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966    22.558    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    22.671 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.555    24.226    counter/CLK
    SLICE_X172Y253       FDCE                                         r  counter/count_reg[3]/C
                         clock pessimism              0.393    24.619    
                         clock uncertainty           -0.035    24.583    
    SLICE_X172Y253       FDCE (Setup_fdce_C_CE)      -0.219    24.364    counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                         24.364    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                 17.456    

Slack (MET) :             17.511ns  (required time - arrival time)
  Source:                 counter/clk_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter/clk_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.510ns (20.683%)  route 1.956ns (79.317%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 24.226 - 20.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.717     0.717 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.084     2.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.921 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.721     4.642    counter/CLK
    SLICE_X171Y252       FDCE                                         r  counter/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y252       FDCE (Prop_fdce_C_Q)         0.246     4.888 f  counter/clk_count_reg[4]/Q
                         net (fo=2, routed)           0.554     5.441    counter/clk_count[4]
    SLICE_X171Y251       LUT4 (Prop_lut4_I3_O)        0.158     5.599 r  counter/clk_count[25]_i_7/O
                         net (fo=1, routed)           0.667     6.266    counter/clk_count[25]_i_7_n_0
    SLICE_X171Y252       LUT6 (Prop_lut6_I4_O)        0.053     6.319 f  counter/clk_count[25]_i_2/O
                         net (fo=29, routed)          0.735     7.054    counter/count
    SLICE_X171Y254       LUT2 (Prop_lut2_I0_O)        0.053     7.107 r  counter/clk_count[16]_i_1/O
                         net (fo=1, routed)           0.000     7.107    counter/clk_count_0[16]
    SLICE_X171Y254       FDCE                                         r  counter/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    G16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.592    20.592 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966    22.558    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    22.671 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.555    24.226    counter/CLK
    SLICE_X171Y254       FDCE                                         r  counter/clk_count_reg[16]/C
                         clock pessimism              0.393    24.619    
                         clock uncertainty           -0.035    24.583    
    SLICE_X171Y254       FDCE (Setup_fdce_C_D)        0.035    24.618    counter/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         24.618    
                         arrival time                          -7.107    
  -------------------------------------------------------------------
                         slack                                 17.511    

Slack (MET) :             17.519ns  (required time - arrival time)
  Source:                 counter/clk_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter/clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.510ns (20.751%)  route 1.948ns (79.249%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 24.226 - 20.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.717     0.717 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.084     2.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.921 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.721     4.642    counter/CLK
    SLICE_X171Y252       FDCE                                         r  counter/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y252       FDCE (Prop_fdce_C_Q)         0.246     4.888 f  counter/clk_count_reg[4]/Q
                         net (fo=2, routed)           0.554     5.441    counter/clk_count[4]
    SLICE_X171Y251       LUT4 (Prop_lut4_I3_O)        0.158     5.599 r  counter/clk_count[25]_i_7/O
                         net (fo=1, routed)           0.667     6.266    counter/clk_count[25]_i_7_n_0
    SLICE_X171Y252       LUT6 (Prop_lut6_I4_O)        0.053     6.319 f  counter/clk_count[25]_i_2/O
                         net (fo=29, routed)          0.727     7.046    counter/count
    SLICE_X171Y255       LUT2 (Prop_lut2_I0_O)        0.053     7.099 r  counter/clk_count[15]_i_1/O
                         net (fo=1, routed)           0.000     7.099    counter/clk_count_0[15]
    SLICE_X171Y255       FDCE                                         r  counter/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    G16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.592    20.592 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966    22.558    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    22.671 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.555    24.226    counter/CLK
    SLICE_X171Y255       FDCE                                         r  counter/clk_count_reg[15]/C
                         clock pessimism              0.393    24.619    
                         clock uncertainty           -0.035    24.583    
    SLICE_X171Y255       FDCE (Setup_fdce_C_D)        0.035    24.618    counter/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         24.618    
                         arrival time                          -7.099    
  -------------------------------------------------------------------
                         slack                                 17.519    

Slack (MET) :             17.521ns  (required time - arrival time)
  Source:                 counter/clk_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter/clk_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.455ns  (logic 0.510ns (20.774%)  route 1.945ns (79.226%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 24.226 - 20.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.717     0.717 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.084     2.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.921 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.721     4.642    counter/CLK
    SLICE_X171Y252       FDCE                                         r  counter/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y252       FDCE (Prop_fdce_C_Q)         0.246     4.888 f  counter/clk_count_reg[4]/Q
                         net (fo=2, routed)           0.554     5.441    counter/clk_count[4]
    SLICE_X171Y251       LUT4 (Prop_lut4_I3_O)        0.158     5.599 r  counter/clk_count[25]_i_7/O
                         net (fo=1, routed)           0.667     6.266    counter/clk_count[25]_i_7_n_0
    SLICE_X171Y252       LUT6 (Prop_lut6_I4_O)        0.053     6.319 f  counter/clk_count[25]_i_2/O
                         net (fo=29, routed)          0.724     7.044    counter/count
    SLICE_X171Y254       LUT2 (Prop_lut2_I0_O)        0.053     7.097 r  counter/clk_count[14]_i_1/O
                         net (fo=1, routed)           0.000     7.097    counter/clk_count_0[14]
    SLICE_X171Y254       FDCE                                         r  counter/clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    G16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.592    20.592 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966    22.558    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    22.671 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.555    24.226    counter/CLK
    SLICE_X171Y254       FDCE                                         r  counter/clk_count_reg[14]/C
                         clock pessimism              0.393    24.619    
                         clock uncertainty           -0.035    24.583    
    SLICE_X171Y254       FDCE (Setup_fdce_C_D)        0.034    24.617    counter/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         24.617    
                         arrival time                          -7.097    
  -------------------------------------------------------------------
                         slack                                 17.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 counter/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.066%)  route 0.180ns (54.934%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.118     0.118 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.912     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.692     1.748    counter/CLK
    SLICE_X172Y253       FDCE                                         r  counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y253       FDCE (Prop_fdce_C_Q)         0.118     1.866 r  counter/count_reg[1]/Q
                         net (fo=10, routed)          0.180     2.046    counter/count_reg__0[1]
    SLICE_X172Y253       LUT5 (Prop_lut5_I0_O)        0.030     2.076 r  counter/count[3]_i_2/O
                         net (fo=1, routed)           0.000     2.076    counter/next_count[3]
    SLICE_X172Y253       FDCE                                         r  counter/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.981     1.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.295 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.919     2.214    counter/CLK
    SLICE_X172Y253       FDCE                                         r  counter/count_reg[3]/C
                         clock pessimism             -0.466     1.748    
    SLICE_X172Y253       FDCE (Hold_fdce_C_D)         0.096     1.844    counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 counter/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.146ns (44.729%)  route 0.180ns (55.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.118     0.118 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.912     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.692     1.748    counter/CLK
    SLICE_X172Y253       FDCE                                         r  counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y253       FDCE (Prop_fdce_C_Q)         0.118     1.866 r  counter/count_reg[1]/Q
                         net (fo=10, routed)          0.180     2.046    counter/count_reg__0[1]
    SLICE_X172Y253       LUT3 (Prop_lut3_I1_O)        0.028     2.074 r  counter/count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.074    counter/next_count[1]
    SLICE_X172Y253       FDCE                                         r  counter/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.981     1.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.295 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.919     2.214    counter/CLK
    SLICE_X172Y253       FDCE                                         r  counter/count_reg[1]/C
                         clock pessimism             -0.466     1.748    
    SLICE_X172Y253       FDCE (Hold_fdce_C_D)         0.087     1.835    counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 counter/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.146ns (44.729%)  route 0.180ns (55.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.118     0.118 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.912     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.692     1.748    counter/CLK
    SLICE_X172Y253       FDCE                                         r  counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y253       FDCE (Prop_fdce_C_Q)         0.118     1.866 r  counter/count_reg[1]/Q
                         net (fo=10, routed)          0.180     2.046    counter/count_reg__0[1]
    SLICE_X172Y253       LUT4 (Prop_lut4_I1_O)        0.028     2.074 r  counter/count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.074    counter/next_count[2]
    SLICE_X172Y253       FDCE                                         r  counter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.981     1.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.295 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.919     2.214    counter/CLK
    SLICE_X172Y253       FDCE                                         r  counter/count_reg[2]/C
                         clock pessimism             -0.466     1.748    
    SLICE_X172Y253       FDCE (Hold_fdce_C_D)         0.087     1.835    counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 counter/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.146ns (41.154%)  route 0.209ns (58.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.118     0.118 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.912     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.692     1.748    counter/CLK
    SLICE_X172Y253       FDCE                                         r  counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y253       FDCE (Prop_fdce_C_Q)         0.118     1.866 f  counter/count_reg[0]/Q
                         net (fo=11, routed)          0.209     2.074    counter/count_reg__0[0]
    SLICE_X172Y253       LUT2 (Prop_lut2_I0_O)        0.028     2.102 r  counter/count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.102    counter/count[0]_i_1_n_0
    SLICE_X172Y253       FDCE                                         r  counter/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.981     1.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.295 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.919     2.214    counter/CLK
    SLICE_X172Y253       FDCE                                         r  counter/count_reg[0]/C
                         clock pessimism             -0.466     1.748    
    SLICE_X172Y253       FDCE (Hold_fdce_C_D)         0.087     1.835    counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 counter/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter/clk_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.146ns (40.980%)  route 0.210ns (59.020%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.118     0.118 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.912     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.693     1.749    counter/CLK
    SLICE_X172Y252       FDCE                                         r  counter/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y252       FDCE (Prop_fdce_C_Q)         0.118     1.867 f  counter/clk_count_reg[0]/Q
                         net (fo=3, routed)           0.210     2.077    counter/clk_count[0]
    SLICE_X172Y252       LUT1 (Prop_lut1_I0_O)        0.028     2.105 r  counter/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.105    counter/clk_count_0[0]
    SLICE_X172Y252       FDCE                                         r  counter/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.981     1.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.295 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.920     2.215    counter/CLK
    SLICE_X172Y252       FDCE                                         r  counter/clk_count_reg[0]/C
                         clock pessimism             -0.466     1.749    
    SLICE_X172Y252       FDCE (Hold_fdce_C_D)         0.087     1.836    counter/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 counter/clk_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter/clk_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.246ns (55.707%)  route 0.196ns (44.293%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.118     0.118 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.912     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.692     1.748    counter/CLK
    SLICE_X171Y255       FDCE                                         r  counter/clk_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y255       FDCE (Prop_fdce_C_Q)         0.100     1.848 r  counter/clk_count_reg[19]/Q
                         net (fo=2, routed)           0.065     1.913    counter/clk_count[19]
    SLICE_X170Y255       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     1.988 r  counter/clk_count0_carry__3/O[2]
                         net (fo=1, routed)           0.130     2.118    counter/clk_count0_carry__3_n_5
    SLICE_X171Y255       LUT2 (Prop_lut2_I1_O)        0.071     2.189 r  counter/clk_count[19]_i_1/O
                         net (fo=1, routed)           0.000     2.189    counter/clk_count_0[19]
    SLICE_X171Y255       FDCE                                         r  counter/clk_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.981     1.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.295 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.919     2.214    counter/CLK
    SLICE_X171Y255       FDCE                                         r  counter/clk_count_reg[19]/C
                         clock pessimism             -0.466     1.748    
    SLICE_X171Y255       FDCE (Hold_fdce_C_D)         0.060     1.808    counter/clk_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 counter/clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter/clk_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.246ns (55.707%)  route 0.196ns (44.293%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.118     0.118 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.912     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.693     1.749    counter/CLK
    SLICE_X171Y251       FDCE                                         r  counter/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y251       FDCE (Prop_fdce_C_Q)         0.100     1.849 r  counter/clk_count_reg[3]/Q
                         net (fo=2, routed)           0.065     1.914    counter/clk_count[3]
    SLICE_X170Y251       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     1.989 r  counter/clk_count0_carry/O[2]
                         net (fo=1, routed)           0.130     2.119    counter/clk_count0_carry_n_5
    SLICE_X171Y251       LUT2 (Prop_lut2_I1_O)        0.071     2.190 r  counter/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.190    counter/clk_count_0[3]
    SLICE_X171Y251       FDCE                                         r  counter/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.981     1.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.295 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.920     2.215    counter/CLK
    SLICE_X171Y251       FDCE                                         r  counter/clk_count_reg[3]/C
                         clock pessimism             -0.466     1.749    
    SLICE_X171Y251       FDCE (Hold_fdce_C_D)         0.060     1.809    counter/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 counter/clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter/clk_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.270ns (53.084%)  route 0.239ns (46.916%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.118     0.118 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.912     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.693     1.749    counter/CLK
    SLICE_X171Y251       FDCE                                         r  counter/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y251       FDCE (Prop_fdce_C_Q)         0.100     1.849 r  counter/clk_count_reg[3]/Q
                         net (fo=2, routed)           0.065     1.914    counter/clk_count[3]
    SLICE_X170Y251       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     2.015 r  counter/clk_count0_carry/O[3]
                         net (fo=1, routed)           0.173     2.188    counter/clk_count0_carry_n_4
    SLICE_X171Y252       LUT2 (Prop_lut2_I1_O)        0.069     2.257 r  counter/clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.257    counter/clk_count_0[4]
    SLICE_X171Y252       FDCE                                         r  counter/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.981     1.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.295 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.920     2.215    counter/CLK
    SLICE_X171Y252       FDCE                                         r  counter/clk_count_reg[4]/C
                         clock pessimism             -0.452     1.763    
    SLICE_X171Y252       FDCE (Hold_fdce_C_D)         0.075     1.838    counter/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 counter/clk_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter/clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.246ns (51.265%)  route 0.234ns (48.735%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.118     0.118 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.912     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.692     1.748    counter/CLK
    SLICE_X171Y255       FDCE                                         r  counter/clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y255       FDCE (Prop_fdce_C_Q)         0.100     1.848 r  counter/clk_count_reg[15]/Q
                         net (fo=2, routed)           0.112     1.960    counter/clk_count[15]
    SLICE_X170Y254       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.035 r  counter/clk_count0_carry__2/O[2]
                         net (fo=1, routed)           0.122     2.156    counter/clk_count0_carry__2_n_5
    SLICE_X171Y255       LUT2 (Prop_lut2_I1_O)        0.071     2.227 r  counter/clk_count[15]_i_1/O
                         net (fo=1, routed)           0.000     2.227    counter/clk_count_0[15]
    SLICE_X171Y255       FDCE                                         r  counter/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.981     1.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.295 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.919     2.214    counter/CLK
    SLICE_X171Y255       FDCE                                         r  counter/clk_count_reg[15]/C
                         clock pessimism             -0.466     1.748    
    SLICE_X171Y255       FDCE (Hold_fdce_C_D)         0.060     1.808    counter/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 counter/clk_count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter/clk_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.242ns (49.647%)  route 0.245ns (50.353%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.118     0.118 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.912     1.030    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.692     1.748    counter/CLK
    SLICE_X171Y253       FDCE                                         r  counter/clk_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y253       FDCE (Prop_fdce_C_Q)         0.100     1.848 r  counter/clk_count_reg[12]/Q
                         net (fo=2, routed)           0.066     1.913    counter/clk_count[12]
    SLICE_X170Y253       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.074     1.987 r  counter/clk_count0_carry__1/O[3]
                         net (fo=1, routed)           0.180     2.167    counter/clk_count0_carry__1_n_4
    SLICE_X171Y253       LUT2 (Prop_lut2_I1_O)        0.068     2.235 r  counter/clk_count[12]_i_1/O
                         net (fo=1, routed)           0.000     2.235    counter/clk_count_0[12]
    SLICE_X171Y253       FDCE                                         r  counter/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G16                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.981     1.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.295 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.919     2.214    counter/CLK
    SLICE_X171Y253       FDCE                                         r  counter/clk_count_reg[12]/C
                         clock pessimism             -0.466     1.748    
    SLICE_X171Y253       FDCE (Hold_fdce_C_D)         0.060     1.808    counter/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.427    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.600         20.000      18.400     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.750         20.000      19.250     SLICE_X171Y254  counter/clk_count_reg[17]/C
Min Period        n/a     FDCE/C   n/a            0.750         20.000      19.250     SLICE_X171Y255  counter/clk_count_reg[18]/C
Min Period        n/a     FDCE/C   n/a            0.750         20.000      19.250     SLICE_X171Y255  counter/clk_count_reg[20]/C
Min Period        n/a     FDCE/C   n/a            0.750         20.000      19.250     SLICE_X171Y253  counter/clk_count_reg[21]/C
Min Period        n/a     FDCE/C   n/a            0.750         20.000      19.250     SLICE_X171Y254  counter/clk_count_reg[22]/C
Min Period        n/a     FDCE/C   n/a            0.750         20.000      19.250     SLICE_X171Y254  counter/clk_count_reg[24]/C
Min Period        n/a     FDCE/C   n/a            0.750         20.000      19.250     SLICE_X171Y253  counter/clk_count_reg[25]/C
Min Period        n/a     FDCE/C   n/a            0.750         20.000      19.250     SLICE_X171Y252  counter/clk_count_reg[4]/C
Min Period        n/a     FDCE/C   n/a            0.750         20.000      19.250     SLICE_X171Y251  counter/clk_count_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         10.000      9.600      SLICE_X171Y254  counter/clk_count_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         10.000      9.600      SLICE_X171Y254  counter/clk_count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         10.000      9.600      SLICE_X171Y255  counter/clk_count_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         10.000      9.600      SLICE_X171Y255  counter/clk_count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         10.000      9.600      SLICE_X171Y255  counter/clk_count_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         10.000      9.600      SLICE_X171Y255  counter/clk_count_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         10.000      9.600      SLICE_X171Y253  counter/clk_count_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         10.000      9.600      SLICE_X171Y253  counter/clk_count_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         10.000      9.600      SLICE_X171Y254  counter/clk_count_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         10.000      9.600      SLICE_X171Y254  counter/clk_count_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X172Y252  counter/clk_count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X172Y252  counter/clk_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X171Y253  counter/clk_count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X171Y253  counter/clk_count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X171Y252  counter/clk_count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X171Y252  counter/clk_count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X171Y253  counter/clk_count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X171Y253  counter/clk_count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X171Y254  counter/clk_count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X171Y254  counter/clk_count_reg[13]/C



