{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 15:09:42 2019 " "Info: Processing started: Thu May 23 15:09:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab5 -c statemachine " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab5 -c statemachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 2 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register cs\[4\] register cs\[3\] 16.58 MHz 60.3 ns Internal " "Info: Clock \"clock\" has Internal fmax of 16.58 MHz between source register \"cs\[4\]\" and destination register \"cs\[3\]\" (period= 60.3 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "58.900 ns + Longest register register " "Info: + Longest register to register delay is 58.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 0.300 ns cs\[4\] 1 REG LC7_A3 15 " "Info: 1: + IC(0.000 ns) + CELL(0.300 ns) = 0.300 ns; Loc. = LC7_A3; Fanout = 15; REG Node = 'cs\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cs[4] } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(2.400 ns) 6.200 ns always1~1628 2 COMB LC4_A7 1 " "Info: 2: + IC(3.500 ns) + CELL(2.400 ns) = 6.200 ns; Loc. = LC4_A7; Fanout = 1; COMB Node = 'always1~1628'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { cs[4] always1~1628 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.500 ns) 9.000 ns always1~1625 3 COMB LC5_A7 1 " "Info: 3: + IC(0.300 ns) + CELL(2.500 ns) = 9.000 ns; Loc. = LC5_A7; Fanout = 1; COMB Node = 'always1~1625'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { always1~1628 always1~1625 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(2.400 ns) 12.700 ns always1~15 4 COMB LC8_A2 4 " "Info: 4: + IC(1.300 ns) + CELL(2.400 ns) = 12.700 ns; Loc. = LC8_A2; Fanout = 4; COMB Node = 'always1~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { always1~1625 always1~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(2.400 ns) 15.500 ns always1~21 5 COMB LC9_A2 2 " "Info: 5: + IC(0.400 ns) + CELL(2.400 ns) = 15.500 ns; Loc. = LC9_A2; Fanout = 2; COMB Node = 'always1~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { always1~15 always1~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.700 ns) 18.500 ns always1~1645 6 COMB LC10_A2 3 " "Info: 6: + IC(0.300 ns) + CELL(2.700 ns) = 18.500 ns; Loc. = LC10_A2; Fanout = 3; COMB Node = 'always1~1645'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { always1~21 always1~1645 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(2.500 ns) 21.400 ns always1~1646 7 COMB LC7_A2 3 " "Info: 7: + IC(0.400 ns) + CELL(2.500 ns) = 21.400 ns; Loc. = LC7_A2; Fanout = 3; COMB Node = 'always1~1646'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { always1~1645 always1~1646 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(2.400 ns) 25.300 ns always1~1647 8 COMB LC5_A5 3 " "Info: 8: + IC(1.500 ns) + CELL(2.400 ns) = 25.300 ns; Loc. = LC5_A5; Fanout = 3; COMB Node = 'always1~1647'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { always1~1646 always1~1647 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 28.000 ns always1~1648 9 COMB LC10_A5 2 " "Info: 9: + IC(0.300 ns) + CELL(2.400 ns) = 28.000 ns; Loc. = LC10_A5; Fanout = 2; COMB Node = 'always1~1648'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { always1~1647 always1~1648 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.400 ns) 30.600 ns always1~1649 10 COMB LC4_A5 4 " "Info: 10: + IC(0.200 ns) + CELL(2.400 ns) = 30.600 ns; Loc. = LC4_A5; Fanout = 4; COMB Node = 'always1~1649'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { always1~1648 always1~1649 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 33.300 ns always1~1650 11 COMB LC8_A5 2 " "Info: 11: + IC(0.300 ns) + CELL(2.400 ns) = 33.300 ns; Loc. = LC8_A5; Fanout = 2; COMB Node = 'always1~1650'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { always1~1649 always1~1650 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 36.000 ns always1~1651 12 COMB LC1_A5 3 " "Info: 12: + IC(0.300 ns) + CELL(2.400 ns) = 36.000 ns; Loc. = LC1_A5; Fanout = 3; COMB Node = 'always1~1651'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { always1~1650 always1~1651 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 38.700 ns always1~63 13 COMB LC7_A5 3 " "Info: 13: + IC(0.300 ns) + CELL(2.400 ns) = 38.700 ns; Loc. = LC7_A5; Fanout = 3; COMB Node = 'always1~63'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { always1~1651 always1~63 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 41.400 ns always1~71 14 COMB LC2_A5 4 " "Info: 14: + IC(0.300 ns) + CELL(2.400 ns) = 41.400 ns; Loc. = LC2_A5; Fanout = 4; COMB Node = 'always1~71'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { always1~63 always1~71 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(2.400 ns) 45.600 ns always1~79 15 COMB LC5_A3 2 " "Info: 15: + IC(1.800 ns) + CELL(2.400 ns) = 45.600 ns; Loc. = LC5_A3; Fanout = 2; COMB Node = 'always1~79'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { always1~71 always1~79 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.400 ns) 48.200 ns Selector4~266 16 COMB LC4_A3 2 " "Info: 16: + IC(0.200 ns) + CELL(2.400 ns) = 48.200 ns; Loc. = LC4_A3; Fanout = 2; COMB Node = 'Selector4~266'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { always1~79 Selector4~266 } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 50.900 ns Selector4~268 17 COMB LC2_A3 2 " "Info: 17: + IC(0.300 ns) + CELL(2.400 ns) = 50.900 ns; Loc. = LC2_A3; Fanout = 2; COMB Node = 'Selector4~268'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { Selector4~266 Selector4~268 } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 53.600 ns Selector0~192 18 COMB LC8_A3 2 " "Info: 18: + IC(0.300 ns) + CELL(2.400 ns) = 53.600 ns; Loc. = LC8_A3; Fanout = 2; COMB Node = 'Selector0~192'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { Selector4~268 Selector0~192 } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 56.500 ns Selector2~283 19 COMB LC3_A3 2 " "Info: 19: + IC(0.500 ns) + CELL(2.400 ns) = 56.500 ns; Loc. = LC3_A3; Fanout = 2; COMB Node = 'Selector2~283'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Selector0~192 Selector2~283 } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.100 ns) 58.900 ns cs\[3\] 20 REG LC6_A3 19 " "Info: 20: + IC(0.300 ns) + CELL(2.100 ns) = 58.900 ns; Loc. = LC6_A3; Fanout = 19; REG Node = 'cs\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Selector2~283 cs[3] } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "46.100 ns ( 78.27 % ) " "Info: Total cell delay = 46.100 ns ( 78.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.800 ns ( 21.73 % ) " "Info: Total interconnect delay = 12.800 ns ( 21.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "58.900 ns" { cs[4] always1~1628 always1~1625 always1~15 always1~21 always1~1645 always1~1646 always1~1647 always1~1648 always1~1649 always1~1650 always1~1651 always1~63 always1~71 always1~79 Selector4~266 Selector4~268 Selector0~192 Selector2~283 cs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "58.900 ns" { cs[4] {} always1~1628 {} always1~1625 {} always1~15 {} always1~21 {} always1~1645 {} always1~1646 {} always1~1647 {} always1~1648 {} always1~1649 {} always1~1650 {} always1~1651 {} always1~63 {} always1~71 {} always1~79 {} Selector4~266 {} Selector4~268 {} Selector0~192 {} Selector2~283 {} cs[3] {} } { 0.000ns 3.500ns 0.300ns 1.300ns 0.400ns 0.300ns 0.400ns 1.500ns 0.300ns 0.200ns 0.300ns 0.300ns 0.300ns 0.300ns 1.800ns 0.200ns 0.300ns 0.300ns 0.500ns 0.300ns } { 0.300ns 2.400ns 2.500ns 2.400ns 2.400ns 2.700ns 2.500ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.700 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 7.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns clock 1 CLK PIN_64 6 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_64; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(0.000 ns) 7.700 ns cs\[3\] 2 REG LC6_A3 19 " "Info: 2: + IC(4.400 ns) + CELL(0.000 ns) = 7.700 ns; Loc. = LC6_A3; Fanout = 19; REG Node = 'cs\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { clock cs[3] } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 42.86 % ) " "Info: Total cell delay = 3.300 ns ( 42.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.400 ns ( 57.14 % ) " "Info: Total interconnect delay = 4.400 ns ( 57.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { clock cs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.700 ns" { clock {} clock~out {} cs[3] {} } { 0.000ns 0.000ns 4.400ns } { 0.000ns 3.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 7.700 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 7.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns clock 1 CLK PIN_64 6 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_64; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(0.000 ns) 7.700 ns cs\[4\] 2 REG LC7_A3 15 " "Info: 2: + IC(4.400 ns) + CELL(0.000 ns) = 7.700 ns; Loc. = LC7_A3; Fanout = 15; REG Node = 'cs\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { clock cs[4] } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 42.86 % ) " "Info: Total cell delay = 3.300 ns ( 42.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.400 ns ( 57.14 % ) " "Info: Total interconnect delay = 4.400 ns ( 57.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { clock cs[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.700 ns" { clock {} clock~out {} cs[4] {} } { 0.000ns 0.000ns 4.400ns } { 0.000ns 3.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { clock cs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.700 ns" { clock {} clock~out {} cs[3] {} } { 0.000ns 0.000ns 4.400ns } { 0.000ns 3.300ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { clock cs[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.700 ns" { clock {} clock~out {} cs[4] {} } { 0.000ns 0.000ns 4.400ns } { 0.000ns 3.300ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.100 ns + " "Info: + Micro setup delay of destination is 1.100 ns" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "58.900 ns" { cs[4] always1~1628 always1~1625 always1~15 always1~21 always1~1645 always1~1646 always1~1647 always1~1648 always1~1649 always1~1650 always1~1651 always1~63 always1~71 always1~79 Selector4~266 Selector4~268 Selector0~192 Selector2~283 cs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "58.900 ns" { cs[4] {} always1~1628 {} always1~1625 {} always1~15 {} always1~21 {} always1~1645 {} always1~1646 {} always1~1647 {} always1~1648 {} always1~1649 {} always1~1650 {} always1~1651 {} always1~63 {} always1~71 {} always1~79 {} Selector4~266 {} Selector4~268 {} Selector0~192 {} Selector2~283 {} cs[3] {} } { 0.000ns 3.500ns 0.300ns 1.300ns 0.400ns 0.300ns 0.400ns 1.500ns 0.300ns 0.200ns 0.300ns 0.300ns 0.300ns 0.300ns 1.800ns 0.200ns 0.300ns 0.300ns 0.500ns 0.300ns } { 0.300ns 2.400ns 2.500ns 2.400ns 2.400ns 2.700ns 2.500ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.100ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { clock cs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.700 ns" { clock {} clock~out {} cs[3] {} } { 0.000ns 0.000ns 4.400ns } { 0.000ns 3.300ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { clock cs[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.700 ns" { clock {} clock~out {} cs[4] {} } { 0.000ns 0.000ns 4.400ns } { 0.000ns 3.300ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "cs\[3\] left clock 56.800 ns register " "Info: tsu for register \"cs\[3\]\" (data pin = \"left\", clock pin = \"clock\") is 56.800 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "63.400 ns + Longest pin register " "Info: + Longest pin to register delay is 63.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns left 1 PIN PIN_60 14 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_60; Fanout = 14; PIN Node = 'left'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { left } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.000 ns) + CELL(2.400 ns) 10.700 ns always1~1628 2 COMB LC4_A7 1 " "Info: 2: + IC(5.000 ns) + CELL(2.400 ns) = 10.700 ns; Loc. = LC4_A7; Fanout = 1; COMB Node = 'always1~1628'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { left always1~1628 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.500 ns) 13.500 ns always1~1625 3 COMB LC5_A7 1 " "Info: 3: + IC(0.300 ns) + CELL(2.500 ns) = 13.500 ns; Loc. = LC5_A7; Fanout = 1; COMB Node = 'always1~1625'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { always1~1628 always1~1625 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(2.400 ns) 17.200 ns always1~15 4 COMB LC8_A2 4 " "Info: 4: + IC(1.300 ns) + CELL(2.400 ns) = 17.200 ns; Loc. = LC8_A2; Fanout = 4; COMB Node = 'always1~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { always1~1625 always1~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(2.400 ns) 20.000 ns always1~21 5 COMB LC9_A2 2 " "Info: 5: + IC(0.400 ns) + CELL(2.400 ns) = 20.000 ns; Loc. = LC9_A2; Fanout = 2; COMB Node = 'always1~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { always1~15 always1~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.700 ns) 23.000 ns always1~1645 6 COMB LC10_A2 3 " "Info: 6: + IC(0.300 ns) + CELL(2.700 ns) = 23.000 ns; Loc. = LC10_A2; Fanout = 3; COMB Node = 'always1~1645'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { always1~21 always1~1645 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(2.500 ns) 25.900 ns always1~1646 7 COMB LC7_A2 3 " "Info: 7: + IC(0.400 ns) + CELL(2.500 ns) = 25.900 ns; Loc. = LC7_A2; Fanout = 3; COMB Node = 'always1~1646'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { always1~1645 always1~1646 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(2.400 ns) 29.800 ns always1~1647 8 COMB LC5_A5 3 " "Info: 8: + IC(1.500 ns) + CELL(2.400 ns) = 29.800 ns; Loc. = LC5_A5; Fanout = 3; COMB Node = 'always1~1647'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { always1~1646 always1~1647 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 32.500 ns always1~1648 9 COMB LC10_A5 2 " "Info: 9: + IC(0.300 ns) + CELL(2.400 ns) = 32.500 ns; Loc. = LC10_A5; Fanout = 2; COMB Node = 'always1~1648'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { always1~1647 always1~1648 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.400 ns) 35.100 ns always1~1649 10 COMB LC4_A5 4 " "Info: 10: + IC(0.200 ns) + CELL(2.400 ns) = 35.100 ns; Loc. = LC4_A5; Fanout = 4; COMB Node = 'always1~1649'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { always1~1648 always1~1649 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 37.800 ns always1~1650 11 COMB LC8_A5 2 " "Info: 11: + IC(0.300 ns) + CELL(2.400 ns) = 37.800 ns; Loc. = LC8_A5; Fanout = 2; COMB Node = 'always1~1650'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { always1~1649 always1~1650 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 40.500 ns always1~1651 12 COMB LC1_A5 3 " "Info: 12: + IC(0.300 ns) + CELL(2.400 ns) = 40.500 ns; Loc. = LC1_A5; Fanout = 3; COMB Node = 'always1~1651'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { always1~1650 always1~1651 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 43.200 ns always1~63 13 COMB LC7_A5 3 " "Info: 13: + IC(0.300 ns) + CELL(2.400 ns) = 43.200 ns; Loc. = LC7_A5; Fanout = 3; COMB Node = 'always1~63'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { always1~1651 always1~63 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 45.900 ns always1~71 14 COMB LC2_A5 4 " "Info: 14: + IC(0.300 ns) + CELL(2.400 ns) = 45.900 ns; Loc. = LC2_A5; Fanout = 4; COMB Node = 'always1~71'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { always1~63 always1~71 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(2.400 ns) 50.100 ns always1~79 15 COMB LC5_A3 2 " "Info: 15: + IC(1.800 ns) + CELL(2.400 ns) = 50.100 ns; Loc. = LC5_A3; Fanout = 2; COMB Node = 'always1~79'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { always1~71 always1~79 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.400 ns) 52.700 ns Selector4~266 16 COMB LC4_A3 2 " "Info: 16: + IC(0.200 ns) + CELL(2.400 ns) = 52.700 ns; Loc. = LC4_A3; Fanout = 2; COMB Node = 'Selector4~266'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { always1~79 Selector4~266 } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 55.400 ns Selector4~268 17 COMB LC2_A3 2 " "Info: 17: + IC(0.300 ns) + CELL(2.400 ns) = 55.400 ns; Loc. = LC2_A3; Fanout = 2; COMB Node = 'Selector4~268'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { Selector4~266 Selector4~268 } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 58.100 ns Selector0~192 18 COMB LC8_A3 2 " "Info: 18: + IC(0.300 ns) + CELL(2.400 ns) = 58.100 ns; Loc. = LC8_A3; Fanout = 2; COMB Node = 'Selector0~192'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { Selector4~268 Selector0~192 } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 61.000 ns Selector2~283 19 COMB LC3_A3 2 " "Info: 19: + IC(0.500 ns) + CELL(2.400 ns) = 61.000 ns; Loc. = LC3_A3; Fanout = 2; COMB Node = 'Selector2~283'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Selector0~192 Selector2~283 } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.100 ns) 63.400 ns cs\[3\] 20 REG LC6_A3 19 " "Info: 20: + IC(0.300 ns) + CELL(2.100 ns) = 63.400 ns; Loc. = LC6_A3; Fanout = 19; REG Node = 'cs\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Selector2~283 cs[3] } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "49.100 ns ( 77.44 % ) " "Info: Total cell delay = 49.100 ns ( 77.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.300 ns ( 22.56 % ) " "Info: Total interconnect delay = 14.300 ns ( 22.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "63.400 ns" { left always1~1628 always1~1625 always1~15 always1~21 always1~1645 always1~1646 always1~1647 always1~1648 always1~1649 always1~1650 always1~1651 always1~63 always1~71 always1~79 Selector4~266 Selector4~268 Selector0~192 Selector2~283 cs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "63.400 ns" { left {} left~out {} always1~1628 {} always1~1625 {} always1~15 {} always1~21 {} always1~1645 {} always1~1646 {} always1~1647 {} always1~1648 {} always1~1649 {} always1~1650 {} always1~1651 {} always1~63 {} always1~71 {} always1~79 {} Selector4~266 {} Selector4~268 {} Selector0~192 {} Selector2~283 {} cs[3] {} } { 0.000ns 0.000ns 5.000ns 0.300ns 1.300ns 0.400ns 0.300ns 0.400ns 1.500ns 0.300ns 0.200ns 0.300ns 0.300ns 0.300ns 0.300ns 1.800ns 0.200ns 0.300ns 0.300ns 0.500ns 0.300ns } { 0.000ns 3.300ns 2.400ns 2.500ns 2.400ns 2.400ns 2.700ns 2.500ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.100 ns + " "Info: + Micro setup delay of destination is 1.100 ns" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.700 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 7.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns clock 1 CLK PIN_64 6 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_64; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(0.000 ns) 7.700 ns cs\[3\] 2 REG LC6_A3 19 " "Info: 2: + IC(4.400 ns) + CELL(0.000 ns) = 7.700 ns; Loc. = LC6_A3; Fanout = 19; REG Node = 'cs\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { clock cs[3] } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 42.86 % ) " "Info: Total cell delay = 3.300 ns ( 42.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.400 ns ( 57.14 % ) " "Info: Total interconnect delay = 4.400 ns ( 57.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { clock cs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.700 ns" { clock {} clock~out {} cs[3] {} } { 0.000ns 0.000ns 4.400ns } { 0.000ns 3.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "63.400 ns" { left always1~1628 always1~1625 always1~15 always1~21 always1~1645 always1~1646 always1~1647 always1~1648 always1~1649 always1~1650 always1~1651 always1~63 always1~71 always1~79 Selector4~266 Selector4~268 Selector0~192 Selector2~283 cs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "63.400 ns" { left {} left~out {} always1~1628 {} always1~1625 {} always1~15 {} always1~21 {} always1~1645 {} always1~1646 {} always1~1647 {} always1~1648 {} always1~1649 {} always1~1650 {} always1~1651 {} always1~63 {} always1~71 {} always1~79 {} Selector4~266 {} Selector4~268 {} Selector0~192 {} Selector2~283 {} cs[3] {} } { 0.000ns 0.000ns 5.000ns 0.300ns 1.300ns 0.400ns 0.300ns 0.400ns 1.500ns 0.300ns 0.200ns 0.300ns 0.300ns 0.300ns 0.300ns 1.800ns 0.200ns 0.300ns 0.300ns 0.500ns 0.300ns } { 0.000ns 3.300ns 2.400ns 2.500ns 2.400ns 2.400ns 2.700ns 2.500ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.100ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { clock cs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.700 ns" { clock {} clock~out {} cs[3] {} } { 0.000ns 0.000ns 4.400ns } { 0.000ns 3.300ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock out\[4\] cs\[4\] 14.300 ns register " "Info: tco from clock \"clock\" to destination pin \"out\[4\]\" through register \"cs\[4\]\" is 14.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 7.700 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 7.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns clock 1 CLK PIN_64 6 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_64; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(0.000 ns) 7.700 ns cs\[4\] 2 REG LC7_A3 15 " "Info: 2: + IC(4.400 ns) + CELL(0.000 ns) = 7.700 ns; Loc. = LC7_A3; Fanout = 15; REG Node = 'cs\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { clock cs[4] } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 42.86 % ) " "Info: Total cell delay = 3.300 ns ( 42.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.400 ns ( 57.14 % ) " "Info: Total interconnect delay = 4.400 ns ( 57.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { clock cs[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.700 ns" { clock {} clock~out {} cs[4] {} } { 0.000ns 0.000ns 4.400ns } { 0.000ns 3.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.300 ns + Longest register pin " "Info: + Longest register to pin delay is 6.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 0.300 ns cs\[4\] 1 REG LC7_A3 15 " "Info: 1: + IC(0.000 ns) + CELL(0.300 ns) = 0.300 ns; Loc. = LC7_A3; Fanout = 15; REG Node = 'cs\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cs[4] } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(2.300 ns) 6.300 ns out\[4\] 2 PIN PIN_132 0 " "Info: 2: + IC(3.700 ns) + CELL(2.300 ns) = 6.300 ns; Loc. = PIN_132; Fanout = 0; PIN Node = 'out\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { cs[4] out[4] } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.600 ns ( 41.27 % ) " "Info: Total cell delay = 2.600 ns ( 41.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.700 ns ( 58.73 % ) " "Info: Total interconnect delay = 3.700 ns ( 58.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { cs[4] out[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { cs[4] {} out[4] {} } { 0.000ns 3.700ns } { 0.300ns 2.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { clock cs[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.700 ns" { clock {} clock~out {} cs[4] {} } { 0.000ns 0.000ns 4.400ns } { 0.000ns 3.300ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { cs[4] out[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { cs[4] {} out[4] {} } { 0.000ns 3.700ns } { 0.300ns 2.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "cs\[1\] reset clock -4.000 ns register " "Info: th for register \"cs\[1\]\" (data pin = \"reset\", clock pin = \"clock\") is -4.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.600 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 7.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns clock 1 CLK PIN_64 6 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_64; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.300 ns) + CELL(0.000 ns) 7.600 ns cs\[1\] 2 REG LC6_A7 13 " "Info: 2: + IC(4.300 ns) + CELL(0.000 ns) = 7.600 ns; Loc. = LC6_A7; Fanout = 13; REG Node = 'cs\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { clock cs[1] } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 43.42 % ) " "Info: Total cell delay = 3.300 ns ( 43.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.300 ns ( 56.58 % ) " "Info: Total interconnect delay = 4.300 ns ( 56.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { clock cs[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.600 ns" { clock {} clock~out {} cs[1] {} } { 0.000ns 0.000ns 4.300ns } { 0.000ns 3.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "1.800 ns + " "Info: + Micro hold delay of destination is 1.800 ns" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.400 ns - Shortest pin register " "Info: - Shortest pin to register delay is 13.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns reset 1 PIN PIN_59 14 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_59; Fanout = 14; PIN Node = 'reset'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(2.700 ns) 10.700 ns always1~1659 2 COMB LC7_A8 6 " "Info: 2: + IC(4.700 ns) + CELL(2.700 ns) = 10.700 ns; Loc. = LC7_A8; Fanout = 6; COMB Node = 'always1~1659'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { reset always1~1659 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(2.300 ns) 13.400 ns cs\[1\] 3 REG LC6_A7 13 " "Info: 3: + IC(0.400 ns) + CELL(2.300 ns) = 13.400 ns; Loc. = LC6_A7; Fanout = 13; REG Node = 'cs\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { always1~1659 cs[1] } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.300 ns ( 61.94 % ) " "Info: Total cell delay = 8.300 ns ( 61.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.100 ns ( 38.06 % ) " "Info: Total interconnect delay = 5.100 ns ( 38.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.400 ns" { reset always1~1659 cs[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.400 ns" { reset {} reset~out {} always1~1659 {} cs[1] {} } { 0.000ns 0.000ns 4.700ns 0.400ns } { 0.000ns 3.300ns 2.700ns 2.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { clock cs[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.600 ns" { clock {} clock~out {} cs[1] {} } { 0.000ns 0.000ns 4.300ns } { 0.000ns 3.300ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.400 ns" { reset always1~1659 cs[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.400 ns" { reset {} reset~out {} always1~1659 {} cs[1] {} } { 0.000ns 0.000ns 4.700ns 0.400ns } { 0.000ns 3.300ns 2.700ns 2.300ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 15:09:42 2019 " "Info: Processing ended: Thu May 23 15:09:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
