<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">

<html><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><title>mvau_stream.sv</title><link rel="stylesheet" type="text/css" href="../../styles/main.css" /><script type="text/javascript" src="../../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.1 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');" class="NDPage NDContentPage">

<a name="Module"></a><a name="Topic433"></a><div class="CTopic TGroup LSystemVerilog first">
 <div class="CTitle">Module</div>
</div>

<a name="MVAU_Streaming_Block"></a><a name="Topic434"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle"><span class="Qualifier">MVAU Streaming Block (mvau_stream.</span>&#8203;sv)</div>
 <div class="CBody"><p>Author(s): Syed Asad Alam <a href="#" onclick="javascript:location.href='ma\u0069'+'lto\u003a'+'syed\u002eas'+'ad\u002ealam'+'\u0040'+'tcd'+'\u002eie';return false;">syed&#46;as<span style="display: none">[xxx]</span>ad&#46;alam<span>&#64;</span>tcd<span style="display: none">[xxx]</span>&#46;ie</a></p><p>This file lists an RTL implementation of the matrix-vector multiplication unit based on streaming weights. It can either be part of the Matrix-Vector-Activation Unit or run independently</p><p>This material is based upon work supported, in part, by Science Foundation Ireland, www.sfi.ie under Grant No. 13/RC/2094 and, in part, by the European Union's Horizon 2020 research and innovation programme under the Marie Sklodowska-Curie grant agreement Grant No.754489.</p><div class="CHeading">Inputs</div><table class="CDefinitionList"><tr><td class="CDLEntry">aresetn</td><td class="CDLDefinition"><p>Active low, synchronous reset</p></td></tr><tr><td class="CDLEntry">aclk</td><td class="CDLDefinition"><p>Main clock</p></td></tr><tr><td class="CDLEntry">rready</td><td class="CDLDefinition"><p>Input ready</p></td></tr><tr><td class="CDLEntry">in_v</td><td class="CDLDefinition"><p>Input valid when input activation is valid</p></td></tr><tr><td class="CDLEntry">[TI-1:0] in_act</td><td class="CDLDefinition"><p>Input activation stream, word length TI=TSrcI*SIMD</p></td></tr><tr><td class="CDLEntry">in_wgt_v</td><td class="CDLDefinition"><p>Input weight valid</p></td></tr><tr><td class="CDLEntry">[0:SIMD*TW-1:0] in_wgt [0:PE-1]</td><td class="CDLDefinition"><p>Input weight stream</p></td></tr></table><div class="CHeading">Outputs</div><table class="CDefinitionList"><tr><td class="CDLEntry">wready</td><td class="CDLDefinition"><p>Output ready</p></td></tr><tr><td class="CDLEntry">wmem_ready</td><td class="CDLDefinition"><p>Output ready for weight</p></td></tr><tr><td class="CDLEntry">out_v</td><td class="CDLDefinition"><p>Output stream valid</p></td></tr><tr><td class="CDLEntry">[TO-1:0] out</td><td class="CDLDefinition"><p>Output stream, word length TO=TDstI*PE</p></td></tr></table><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">KDim</td><td class="CDLDefinition"><p>Kernel dimensions</p></td></tr><tr><td class="CDLEntry">IFMCh</td><td class="CDLDefinition"><p>Input feature map channels</p></td></tr><tr><td class="CDLEntry">OFMCh</td><td class="CDLDefinition"><p>Output feature map channels or the number of filter banks</p></td></tr><tr><td class="CDLEntry">IFMDim</td><td class="CDLDefinition"><p>Input feature map dimensions</p></td></tr><tr><td class="CDLEntry">PAD</td><td class="CDLDefinition"><p>Padding around the input feature map</p></td></tr><tr><td class="CDLEntry">STRIDE</td><td class="CDLDefinition"><p>Number of pixels to move across when applying the filter</p></td></tr><tr><td class="CDLEntry">OFMDim</td><td class="CDLDefinition"><p>Output feature map dimensions</p></td></tr><tr><td class="CDLEntry">MatrixW</td><td class="CDLDefinition"><p>Width of the input matrix</p></td></tr><tr><td class="CDLEntry">MatrixH</td><td class="CDLDefinition"><p>Heigth of the input matrix</p></td></tr><tr><td class="CDLEntry">SIMD</td><td class="CDLDefinition"><p>Number of input columns computed in parallel</p></td></tr><tr><td class="CDLEntry">PE</td><td class="CDLDefinition"><p>Number of output rows computed in parallel</p></td></tr><tr><td class="CDLEntry">WMEM_DEPTH</td><td class="CDLDefinition"><p>Depth of each weight memory</p></td></tr><tr><td class="CDLEntry">MMV</td><td class="CDLDefinition"><p>Number of output pixels computed in parallel</p></td></tr><tr><td class="CDLEntry">TSrcI</td><td class="CDLDefinition"><p>DataType of the input activation (as used in the MAC)</p></td></tr><tr><td class="CDLEntry">TSrcI_BIN</td><td class="CDLDefinition"><p>Indicates whether the 1-bit TSrcI is to be interpreted as special +1/-1 or not</p></td></tr><tr><td class="CDLEntry">TI</td><td class="CDLDefinition"><p>SIMD times the word length of input stream</p></td></tr><tr><td class="CDLEntry">TW</td><td class="CDLDefinition"><p>Word length of individual weights</p></td></tr><tr><td class="CDLEntry">TW_BIN</td><td class="CDLDefinition"><p>Indicates whether the 1-bit TW is to be interpreted as special +1/-1 or not</p></td></tr><tr><td class="CDLEntry">TDstI</td><td class="CDLDefinition"><p>DataType of the output activation (as generated by the activation)</p></td></tr><tr><td class="CDLEntry">TO</td><td class="CDLDefinition"><p>PE times the word length of output stream</p></td></tr><tr><td class="CDLEntry">TA</td><td class="CDLDefinition"><p>PE times the word length of the activation class (e.g thresholds)</p></td></tr><tr><td class="CDLEntry">OP_SGN</td><td class="CDLDefinition"><p>Enumerated values showing signedness/unsignedness of input activation/weights</p></td></tr><tr><td class="CDLEntry">DSP_TRUE</td><td class="CDLDefinition"><p>Use DSP blocks or LUTs for MAC</p></td></tr><tr><td class="CDLEntry">MVAU_STREAM</td><td class="CDLDefinition"><p>Top module is not MVAU Stream</p></td></tr><tr><td class="CDLEntry">USE_ACT</td><td class="CDLDefinition"><p>Use activation after matrix-vector activation</p></td></tr><tr><td class="CDLEntry">SF=MatrixW/SIMD</td><td class="CDLDefinition"><p>Number of vertical weight matrix chunks and depth of the input buffer</p></td></tr><tr><td class="CDLEntry">NF=MatrixH/PE</td><td class="CDLDefinition"><p>Number of horizontal weight matrix chunks</p></td></tr><tr><td class="CDLEntry">SF_T</td><td class="CDLDefinition"><p>log_2(SF), determines the number of address bits for the input buffer</p></td></tr><tr><td class="CDLEntry">NF_T</td><td class="CDLDefinition"><p>log_2(NF), word length of the NF counter to control reading and writing from the input buffer</p></td></tr></table></div>
</div>

<a name="Parameters"></a><a name="Topic435"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Parameters</div>
</div>

<a name="SF"></a><a name="Topic436"></a><div class="CTopic TParameter LSystemVerilog">
 <div class="CTitle">SF</div>
 <div class="CBody"><p>Number of vertical matrix chunks to be processed in parallel by one PE</p></div>
</div>

<a name="NF"></a><a name="Topic437"></a><div class="CTopic TParameter LSystemVerilog">
 <div class="CTitle">NF</div>
 <div class="CBody"><p>Number of horizontal matrix chunks to be processed by PEs in parallel</p></div>
</div>

<a name="SF_T"></a><a name="Topic438"></a><div class="CTopic TParameter LSystemVerilog">
 <div class="CTitle">SF_T</div>
 <div class="CBody"><p>Address word length of the buffer</p></div>
</div>

<a name="NF_T"></a><a name="Topic439"></a><div class="CTopic TParameter LSystemVerilog">
 <div class="CTitle">NF_T</div>
 <div class="CBody"><p>Word length of the NF counter to control reading and writing from the input buffer</p></div>
</div>

<a name="Signals"></a><a name="Topic440"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Signals</div>
</div>

<a name="in_act_reg"></a><a name="Topic441"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">in_act_reg</div>
 <div class="CBody"><p>Input activation stream synchronized to clock</p></div>
</div>

<a name="in_wgt_reg"></a><a name="Topic442"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">in_wgt_reg</div>
 <div class="CBody"><p>Streaming weight tile synchronized to clock</p></div>
</div>

<a name="ib_ren"></a><a name="Topic443"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">ib_ren</div>
 <div class="CBody"><p>Read enable for the input buffer</p></div>
</div>

<a name="sf_clr"></a><a name="Topic444"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">sf_clr</div>
 <div class="CBody"><p>Resets the accumulator as well the sf_cnt</p></div>
</div>

<a name="out_pe"></a><a name="Topic445"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">out_pe</div>
 <div class="CBody"><p>Holds the output from parallel PEs</p></div>
</div>

<a name="out_pe_v"></a><a name="Topic446"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">out_pe_v</div>
 <div class="CBody"><p>Output valid signal from each PE</p></div>
</div>

<a name="do_mvau_stream"></a><a name="Topic447"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">do_mvau_stream</div>
 <div class="CBody"><p>Controls how long the MVAU operation continues Case 1: NF=1 =&gt; do_mvau_stream = in_v (input buffer not reused) Case 2: NF&gt;1 =&gt; do_mvau_stream = in_v | (~(nf_clr&amp;sf_clr)) (input buffer reused)</p></div>
</div>

<a name="in_wgt2d"></a><a name="Topic448"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">in_wgt2d</div>
 <div class="CBody"><p>Copy of input weight stream with packed and&nbsp; unpacked dimension</p></div>
</div>

<a name="wait_rready"></a><a name="Topic449"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">wait_rready</div>
 <div class="CBody"><p>Indicates that the design is waiting for ready after valid is asserted</p></div>
</div>

<a name="Sequential_Always_Blocks"></a><a name="Topic450"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Sequential Always Blocks</div>
</div>

<a name="DO_MVAU_STREAM"></a><a name="Topic451"></a><div class="CTopic TAlwaysFF LSystemVerilog">
 <div class="CTitle">DO_MVAU_STREAM</div>
 <div class="CBody"><p>Registered signal indicating when to perform the Matrix vector multiplication Dependent on valids and readys</p></div>
</div>

<a name="WGT_REG"></a><a name="Topic452"></a><div class="CTopic TAlwaysFF LSystemVerilog">
 <div class="CTitle">WGT_REG</div>
 <div class="CBody"><p>Register the input weight stream Only when the stream unit is the top level unit</p></div>
</div>

<a name="WAIT_READY"></a><a name="Topic453"></a><div class="CTopic TAlwaysFF LSystemVerilog">
 <div class="CTitle">WAIT_READY</div>
 <div class="CBody"><p>Indicates if after assertion of output valid, input ready is not asserted to read the output Helps in pausing all computations until the output is consumed</p></div>
</div>

<a name="Signals(2)"></a><a name="Topic454"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Signals</div>
</div>

<a name="sf_cnt"></a><a name="Topic455"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">sf_cnt</div>
 <div class="CBody"><p>Counter keeping track of SF and also address to input buffer One bit in case SF=1 log2(SF) bits otherwise</p></div>
</div>

<a name="Sequential_Always_Blocks(2)"></a><a name="Topic456"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Sequential Always Blocks</div>
</div>

<a name="OUT_STREAM_V_HOLD"></a><a name="Topic457"></a><div class="CTopic TAlwaysFF LSystemVerilog">
 <div class="CTitle">OUT_STREAM_V_HOLD</div>
 <div class="CBody"><p>Saving the 2nd PE valid if it comes before previous output consumed by the slave interface</p></div>
</div>

<a name="OUT_PE_HOLD"></a><a name="Topic458"></a><div class="CTopic TAlwaysFF LSystemVerilog">
 <div class="CTitle">OUT_PE_HOLD</div>
 <div class="CBody"><p>Saving the 2nd PE output if it comes before previous output consumed by the slave interface</p></div>
</div>

<a name="OUT_PE_REG"></a><a name="Topic459"></a><div class="CTopic TAlwaysFF LSystemVerilog">
 <div class="CTitle">OUT_PE_REG</div>
 <div class="CBody"><p>Registering the output activation stream Three cases a) Hold output if input ready not asserted b) Read PE output c) Read the saved PE output</p></div>
</div>

<a name="OUT_V_REG"></a><a name="Topic460"></a><div class="CTopic TAlwaysFF LSystemVerilog last">
 <div class="CTitle">OUT_V_REG</div>
 <div class="CBody"><p>Registering the output activation stream valid signal Asserted when either there is an ouptut asserted by the PEs or an output held due to non-consumption When output is consumed, as shown by an asserted ready input signal, output valid is deasserted</p></div>
</div>

</body></html>