#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Jan 10 14:00:38 2025
# Process ID: 1715
# Current directory: /home/user/project/riscv2/genProject/riscv2/riscv2.runs/simpleRisc_opLatch_0_0_synth_1
# Command line: vivado -log simpleRisc_opLatch_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source simpleRisc_opLatch_0_0.tcl
# Log file: /home/user/project/riscv2/genProject/riscv2/riscv2.runs/simpleRisc_opLatch_0_0_synth_1/simpleRisc_opLatch_0_0.vds
# Journal file: /home/user/project/riscv2/genProject/riscv2/riscv2.runs/simpleRisc_opLatch_0_0_synth_1/vivado.jou
# Running On: e9a767cbc9ba, OS: Linux, CPU Frequency: , CPU Physical cores: 1, Host memory: 14638 MB
#-----------------------------------------------------------
source simpleRisc_opLatch_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1881.309 ; gain = 18.152 ; free physical = 3864 ; free virtual = 9318
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/project/riscv2/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: simpleRisc_opLatch_0_0
Command: synth_design -top simpleRisc_opLatch_0_0 -part xc7z007sclg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1833
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2692.828 ; gain = 380.992 ; free physical = 913 ; free virtual = 1280
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'simpleRisc_opLatch_0_0' [/home/user/project/riscv2/genProject/riscv2/riscv2.gen/sources_1/bd/simpleRisc/ip/simpleRisc_opLatch_0_0/synth/simpleRisc_opLatch_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'opLatch' [/home/user/project/riscv2/src/opLatch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'opLatch' (0#1) [/home/user/project/riscv2/src/opLatch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'simpleRisc_opLatch_0_0' (0#1) [/home/user/project/riscv2/genProject/riscv2/riscv2.gen/sources_1/bd/simpleRisc/ip/simpleRisc_opLatch_0_0/synth/simpleRisc_opLatch_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 2771.957 ; gain = 460.121 ; free physical = 208 ; free virtual = 699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 2787.312 ; gain = 475.477 ; free physical = 86 ; free virtual = 418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 2787.312 ; gain = 475.477 ; free physical = 59 ; free virtual = 390
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2787.977 ; gain = 0.051 ; free physical = 43 ; free virtual = 119
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2936.191 ; gain = 0.000 ; free physical = 109 ; free virtual = 492
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2937.066 ; gain = 0.855 ; free physical = 170 ; free virtual = 501
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:40 . Memory (MB): peak = 2937.188 ; gain = 625.352 ; free physical = 1399 ; free virtual = 1843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:40 . Memory (MB): peak = 2937.188 ; gain = 625.352 ; free physical = 1398 ; free virtual = 1843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:40 . Memory (MB): peak = 2937.188 ; gain = 625.352 ; free physical = 1396 ; free virtual = 1843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 2937.188 ; gain = 625.352 ; free physical = 1363 ; free virtual = 1832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:41 . Memory (MB): peak = 2937.188 ; gain = 625.352 ; free physical = 1283 ; free virtual = 1790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:50 . Memory (MB): peak = 2939.578 ; gain = 627.742 ; free physical = 1081 ; free virtual = 1787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:50 . Memory (MB): peak = 2939.578 ; gain = 627.742 ; free physical = 1073 ; free virtual = 1779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:50 . Memory (MB): peak = 2939.578 ; gain = 627.742 ; free physical = 1072 ; free virtual = 1778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:53 . Memory (MB): peak = 2939.578 ; gain = 627.742 ; free physical = 1036 ; free virtual = 1744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:53 . Memory (MB): peak = 2939.578 ; gain = 627.742 ; free physical = 1036 ; free virtual = 1744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:53 . Memory (MB): peak = 2939.578 ; gain = 627.742 ; free physical = 1036 ; free virtual = 1744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:53 . Memory (MB): peak = 2939.578 ; gain = 627.742 ; free physical = 1036 ; free virtual = 1744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:53 . Memory (MB): peak = 2939.578 ; gain = 627.742 ; free physical = 1036 ; free virtual = 1744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:53 . Memory (MB): peak = 2939.578 ; gain = 627.742 ; free physical = 1036 ; free virtual = 1745
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |FDRE |    81|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:53 . Memory (MB): peak = 2939.578 ; gain = 627.742 ; free physical = 1036 ; free virtual = 1745
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2939.578 ; gain = 477.871 ; free physical = 1024 ; free virtual = 1742
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:53 . Memory (MB): peak = 2939.578 ; gain = 627.742 ; free physical = 1024 ; free virtual = 1742
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2939.578 ; gain = 0.000 ; free physical = 1011 ; free virtual = 1736
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2939.578 ; gain = 0.000 ; free physical = 1711 ; free virtual = 2458
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d0943e08
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:01:03 . Memory (MB): peak = 2939.578 ; gain = 1017.219 ; free physical = 1709 ; free virtual = 2460
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1648.959; main = 1246.709; forked = 402.250
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5220.336; main = 2923.230; forked = 2297.105
INFO: [Common 17-1381] The checkpoint '/home/user/project/riscv2/genProject/riscv2/riscv2.runs/simpleRisc_opLatch_0_0_synth_1/simpleRisc_opLatch_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP simpleRisc_opLatch_0_0, cache-ID = 2de4ae56ea1e2db5
INFO: [Common 17-1381] The checkpoint '/home/user/project/riscv2/genProject/riscv2/riscv2.runs/simpleRisc_opLatch_0_0_synth_1/simpleRisc_opLatch_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file simpleRisc_opLatch_0_0_utilization_synth.rpt -pb simpleRisc_opLatch_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 10 14:01:59 2025...
