verilog work "my_and3.v"
