{
  "design": {
    "design_info": {
      "boundary_crc": "0xD9BBE244A29A9CB2",
      "device": "xczu19eg-ffvc1760-2-e",
      "name": "mpsoc",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "cmac_const_0": "",
      "cmac_const_1": "",
      "cmac_const_gt_loopback_in": "",
      "cmac_usplus_0": "",
      "pl_clk_sys_reset": "",
      "rx_datapath_reset": "",
      "rx_datapath_reset_cnt_0": "",
      "cmactz_user_reset": "",
      "zynq_mpsoc": "",
      "qdma_0": "",
      "tx_fifo_reset": "",
      "xlconstant_0": ""
    },
    "interface_ports": {
      "gt_ref_clk": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "156250000"
          }
        }
      },
      "QDMA_pcie_mgt": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      },
      "QDMA_h2c": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_eqdma:m_axis_h2c_rtl:1.0"
      },
      "QDMA_c2h": {
        "mode": "Slave",
        "vlnv": "xilinx.com:display_eqdma:s_axis_c2h_rtl:1.0"
      },
      "QDMA_c2h_cmpt": {
        "mode": "Slave",
        "vlnv": "xilinx.com:display_eqdma:s_axis_c2h_cmpt_rtl:1.0"
      },
      "QDMA_axil": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "memory_map_ref": "QDMA_axil",
        "parameters": {
          "DATA_WIDTH": {
            "value": "32"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "ADDR_WIDTH": {
            "value": "32"
          },
          "AWUSER_WIDTH": {
            "value": "55",
            "value_src": "auto_prop"
          },
          "ARUSER_WIDTH": {
            "value": "55",
            "value_src": "auto_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "auto_prop"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "mpsoc_qdma_0_0_axi_aclk",
            "value_src": "default_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "rx_axis": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "64",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TREADY": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "FREQ_HZ": {
            "value": "322265625"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "tx_axis": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "64"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "FREQ_HZ": {
            "value": "322265625",
            "value_src": "const_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "mpsoc_cmac_usplus_0_0_gt_txusrclk2",
            "value_src": "default_prop"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "gt_rxn_in": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "gt_rxp_in": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "gt_txn_out": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "gt_txp_out": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "QDMA_sys_clk_gt": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "mpsoc_QDMA_sys_clk_gt",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "QDMA_sys_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "QDMA_sys_rst_n"
          },
          "CLK_DOMAIN": {
            "value": "mpsoc_QDMA_sys_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "QDMA_sys_rst_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "QDMA_axi_aresetn": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "QDMA_axi_aclk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "QDMA_axil"
          },
          "CLK_DOMAIN": {
            "value": "mpsoc_qdma_0_0_axi_aclk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "QDMA_soft_reset_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "CMAC_axi_aclk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "tx_axis"
          },
          "CLK_DOMAIN": {
            "value": "mpsoc_cmac_usplus_0_0_gt_txusrclk2",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "322265625",
            "value_src": "const_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "rx_fifo_aresetn": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "tx_fifo_aresetn": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      }
    },
    "components": {
      "cmac_const_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "mpsoc_cmac_const_0_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "cmac_const_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "mpsoc_cmac_const_1_0",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          }
        }
      },
      "cmac_const_gt_loopback_in": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "mpsoc_cmac_const_gt_loopback_in_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "12"
          }
        }
      },
      "cmac_usplus_0": {
        "vlnv": "xilinx.com:ip:cmac_usplus:3.1",
        "xci_name": "mpsoc_cmac_usplus_0_0",
        "parameters": {
          "CMAC_CAUI4_MODE": {
            "value": "1"
          },
          "CMAC_CORE_SELECT": {
            "value": "CMACE4_X0Y1"
          },
          "ENABLE_AXI_INTERFACE": {
            "value": "0"
          },
          "GT_GROUP_SELECT": {
            "value": "X0Y12~X0Y15"
          },
          "GT_REF_CLK_FREQ": {
            "value": "156.25"
          },
          "NUM_LANES": {
            "value": "4x25"
          },
          "RX_FLOW_CONTROL": {
            "value": "0"
          },
          "RX_FRAME_CRC_CHECKING": {
            "value": "Enable FCS Stripping"
          },
          "RX_MAX_PACKET_LEN": {
            "value": "2048"
          },
          "TX_FLOW_CONTROL": {
            "value": "0"
          },
          "TX_FRAME_CRC_CHECKING": {
            "value": "Enable FCS Insertion"
          },
          "USER_INTERFACE": {
            "value": "AXIS"
          }
        }
      },
      "pl_clk_sys_reset": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "mpsoc_pl_clk_sys_reset_0"
      },
      "rx_datapath_reset": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "mpsoc_rx_reset_0"
      },
      "rx_datapath_reset_cnt_0": {
        "vlnv": "user.org:user:rx_reset_cnt:1.0",
        "xci_name": "mpsoc_rx_reset_cnt_0_0"
      },
      "cmactz_user_reset": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "mpsoc_tx_reset_0"
      },
      "zynq_mpsoc": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.3",
        "xci_name": "mpsoc_zynq_mpsoc_0",
        "parameters": {
          "PSU_BANK_0_IO_STANDARD": {
            "value": "LVCMOS33"
          },
          "PSU_BANK_1_IO_STANDARD": {
            "value": "LVCMOS33"
          },
          "PSU_BANK_2_IO_STANDARD": {
            "value": "LVCMOS33"
          },
          "PSU_DDR_RAM_HIGHADDR": {
            "value": "0x3FFFFFFFF"
          },
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x800000000"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU_DYNAMIC_DDR_CONFIG_EN": {
            "value": "0"
          },
          "PSU_MIO_TREE_PERIPHERALS": {
            "value": "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash##Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#SD 0#SD 0#SD 0#SD 0#####SD 0#SD 0####Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#########UART 0#UART 0#############################MDIO 0#MDIO 0"
          },
          "PSU_MIO_TREE_SIGNALS": {
            "value": "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out##n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#sdio0_data_out[0]#sdio0_data_out[1]#sdio0_data_out[2]#sdio0_data_out[3]#####sdio0_cmd_out#sdio0_clk_out####rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#########rxd#txd#############################gem0_mdc#gem0_mdio_out"
          },
          "PSU_SD0_INTERNAL_BUS_WIDTH": {
            "value": "4"
          },
          "PSU__ACT_DDR_FREQ_MHZ": {
            "value": "800.000000"
          },
          "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
            "value": "1325.000000"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
            "value": "400.000000"
          },
          "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
            "value": "1067"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "600.000000"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "600.000000"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": {
            "value": "600.000000"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "525.000000"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "525.000000"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
            "value": "50.000000"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
            "value": "525.000000"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
            "value": "1500.000000"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ": {
            "value": "125.000000"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ": {
            "value": "125.000000"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "262.500000"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "525.000000"
          },
          "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
            "value": "187.500000"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
            "value": "96.968727"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRL_APB__PL2_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL2_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
            "value": "300.000000"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ": {
            "value": "175.000000"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
            "value": "50.000000"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__DDRC__CL": {
            "value": "11"
          },
          "PSU__DDRC__COMPONENTS": {
            "value": "UDIMM"
          },
          "PSU__DDRC__CWL": {
            "value": "11"
          },
          "PSU__DDRC__DEVICE_CAPACITY": {
            "value": "8192 MBits"
          },
          "PSU__DDRC__DIMM_ADDR_MIRROR": {
            "value": "1"
          },
          "PSU__DDRC__RANK_ADDR_COUNT": {
            "value": "1"
          },
          "PSU__DDRC__ROW_ADDR_COUNT": {
            "value": "16"
          },
          "PSU__DDRC__SPEED_BIN": {
            "value": "DDR4_2133P"
          },
          "PSU__DDRC__T_FAW": {
            "value": "21"
          },
          "PSU__DDRC__T_RAS_MIN": {
            "value": "33"
          },
          "PSU__DDRC__T_RC": {
            "value": "46.5"
          },
          "PSU__DDRC__T_RCD": {
            "value": "15"
          },
          "PSU__DDRC__T_RP": {
            "value": "15"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "1"
          },
          "PSU__DDR__INTERFACE__FREQMHZ": {
            "value": "533.500"
          },
          "PSU__DLL__ISUSED": {
            "value": "1"
          },
          "PSU__ENET0__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET0__GRP_MDIO__ENABLE": {
            "value": "1"
          },
          "PSU__ENET0__GRP_MDIO__IO": {
            "value": "MIO 76 .. 77"
          },
          "PSU__ENET0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET0__PERIPHERAL__IO": {
            "value": "MIO 26 .. 37"
          },
          "PSU__ENET0__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET0__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__ENET1__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET1__GRP_MDIO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET1__PERIPHERAL__IO": {
            "value": "GT Lane1"
          },
          "PSU__ENET1__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET1__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__EXPAND__LOWER_LPS_SLAVES": {
            "value": "1"
          },
          "PSU__FPGA_PL0_ENABLE": {
            "value": "0"
          },
          "PSU__FPGA_PL1_ENABLE": {
            "value": "0"
          },
          "PSU__FPGA_PL2_ENABLE": {
            "value": "1"
          },
          "PSU__GEM0_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM0_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM1_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM1_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM1__REF_CLK_FREQ": {
            "value": "125"
          },
          "PSU__GEM1__REF_CLK_SEL": {
            "value": "Ref Clk1"
          },
          "PSU__GEM__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__OVERRIDE__BASIC_CLOCK": {
            "value": "0"
          },
          "PSU__PL_CLK2_BUF": {
            "value": "TRUE"
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;0|USB0:NonSecure;0|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;0|SD0:NonSecure;1|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;0|GEM2:NonSecure;0|GEM1:NonSecure;1|GEM0:NonSecure;1|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;0|LPD;USB3_0;FF9D0000;FF9DFFFF;0|LPD;UART1;FF010000;FF01FFFF;0|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;0|LPD;TTC2;FF130000;FF13FFFF;0|LPD;TTC1;FF120000;FF12FFFF;0|LPD;TTC0;FF110000;FF11FFFF;0|FPD;SWDT1;FD4D0000;FD4DFFFF;0|LPD;SWDT0;FF150000;FF15FFFF;0|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;0|LPD;SD0;FF160000;FF16FFFF;1|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;0|LPD;I2C0;FF020000;FF02FFFF;0|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;0|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;1|LPD;GEM0;FF0B0000;FF0BFFFF;1|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;B7FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
          },
          "PSU__PSS_REF_CLK__FREQMHZ": {
            "value": "50"
          },
          "PSU__QSPI_COHERENCY": {
            "value": "0"
          },
          "PSU__QSPI_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__QSPI__GRP_FBCLK__ENABLE": {
            "value": "0"
          },
          "PSU__QSPI__PERIPHERAL__DATA_MODE": {
            "value": "x4"
          },
          "PSU__QSPI__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__PERIPHERAL__IO": {
            "value": "MIO 0 .. 12"
          },
          "PSU__QSPI__PERIPHERAL__MODE": {
            "value": "Dual Parallel"
          },
          "PSU__SD0_COHERENCY": {
            "value": "0"
          },
          "PSU__SD0_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__SD0__DATA_TRANSFER_MODE": {
            "value": "4Bit"
          },
          "PSU__SD0__GRP_CD__ENABLE": {
            "value": "0"
          },
          "PSU__SD0__GRP_POW__ENABLE": {
            "value": "0"
          },
          "PSU__SD0__GRP_WP__ENABLE": {
            "value": "0"
          },
          "PSU__SD0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SD0__PERIPHERAL__IO": {
            "value": "MIO 13 .. 16 21 22"
          },
          "PSU__SD0__SLOT_TYPE": {
            "value": "SD 2.0"
          },
          "PSU__TSU__BUFG_PORT_PAIR": {
            "value": "0"
          },
          "PSU__UART0__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART0__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART0__PERIPHERAL__IO": {
            "value": "MIO 46 .. 47"
          },
          "PSU__USE__IRQ0": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP0": {
            "value": "0"
          },
          "PSU__USE__M_AXI_GP1": {
            "value": "0"
          },
          "PSU__USE__M_AXI_GP2": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP2": {
            "value": "0"
          },
          "SUBPRESET1": {
            "value": "Custom"
          }
        }
      },
      "qdma_0": {
        "vlnv": "xilinx.com:ip:qdma:4.0",
        "xci_name": "mpsoc_qdma_0_0",
        "parameters": {
          "dma_intf_sel_qdma": {
            "value": "AXI_Stream_with_Completion"
          },
          "en_axi_mm_qdma": {
            "value": "false"
          },
          "en_axi_st_qdma": {
            "value": "true"
          },
          "num_queues": {
            "value": "2048"
          },
          "pcie_blk_locn": {
            "value": "X1Y0"
          },
          "pf3_subsystem_id": {
            "value": "0007"
          },
          "testname": {
            "value": "st"
          },
          "tl_pf_enable_reg": {
            "value": "1"
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI_LITE": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "M_AXI_LITE": {
              "mode": "Master",
              "address_space_ref": "M_AXI_LITE",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              }
            }
          }
        }
      },
      "tx_fifo_reset": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "mpsoc_rx_datapath_reset_0"
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "mpsoc_xlconstant_0_0"
      }
    },
    "interface_nets": {
      "qdma_0_m_axis_h2c": {
        "interface_ports": [
          "QDMA_h2c",
          "qdma_0/m_axis_h2c"
        ]
      },
      "gt_ref_clk_0_1": {
        "interface_ports": [
          "gt_ref_clk",
          "cmac_usplus_0/gt_ref_clk"
        ]
      },
      "qdma_0_M_AXI_LITE": {
        "interface_ports": [
          "QDMA_axil",
          "qdma_0/M_AXI_LITE"
        ]
      },
      "cmac_usplus_0_axis_rx": {
        "interface_ports": [
          "rx_axis",
          "cmac_usplus_0/axis_rx"
        ]
      },
      "s_axis_c2h_0_1": {
        "interface_ports": [
          "QDMA_c2h",
          "qdma_0/s_axis_c2h"
        ]
      },
      "axis_tx_0_1": {
        "interface_ports": [
          "tx_axis",
          "cmac_usplus_0/axis_tx"
        ]
      },
      "qdma_0_pcie_mgt": {
        "interface_ports": [
          "QDMA_pcie_mgt",
          "qdma_0/pcie_mgt"
        ]
      },
      "s_axis_c2h_cmpt_0_1": {
        "interface_ports": [
          "QDMA_c2h_cmpt",
          "qdma_0/s_axis_c2h_cmpt"
        ]
      }
    },
    "nets": {
      "axi_ic_if_reset": {
        "ports": [
          "pl_clk_sys_reset/peripheral_reset",
          "cmac_usplus_0/core_drp_reset",
          "cmac_usplus_0/core_rx_reset",
          "cmac_usplus_0/core_tx_reset",
          "cmac_usplus_0/gtwiz_reset_tx_datapath",
          "cmac_usplus_0/sys_reset"
        ]
      },
      "cmac_usplus_0_gt_txn_out": {
        "ports": [
          "cmac_usplus_0/gt_txn_out",
          "gt_txn_out"
        ]
      },
      "cmac_usplus_0_gt_txp_out": {
        "ports": [
          "cmac_usplus_0/gt_txp_out",
          "gt_txp_out"
        ]
      },
      "cmac_usplus_0_usr_rx_reset": {
        "ports": [
          "cmac_usplus_0/usr_rx_reset",
          "cmactz_user_reset/ext_reset_in"
        ]
      },
      "const_0_dout": {
        "ports": [
          "cmac_const_0/dout",
          "cmac_usplus_0/ctl_rx_force_resync",
          "cmac_usplus_0/ctl_rx_test_pattern",
          "cmac_usplus_0/ctl_tx_send_idle",
          "cmac_usplus_0/ctl_tx_send_lfi",
          "cmac_usplus_0/ctl_tx_send_rfi",
          "cmac_usplus_0/ctl_tx_test_pattern"
        ]
      },
      "const_1_dout": {
        "ports": [
          "cmac_const_1/dout",
          "cmac_usplus_0/ctl_rx_enable",
          "cmac_usplus_0/ctl_tx_enable"
        ]
      },
      "const_gt_loopback_in_dout": {
        "ports": [
          "cmac_const_gt_loopback_in/dout",
          "cmac_usplus_0/gt_loopback_in"
        ]
      },
      "doce_ic_reset_peripheral_reset": {
        "ports": [
          "rx_datapath_reset/peripheral_reset",
          "rx_datapath_reset_cnt_0/reset"
        ]
      },
      "gt_rxn_in_1": {
        "ports": [
          "gt_rxn_in",
          "cmac_usplus_0/gt_rxn_in"
        ]
      },
      "gt_rxp_in_1": {
        "ports": [
          "gt_rxp_in",
          "cmac_usplus_0/gt_rxp_in"
        ]
      },
      "pl_clk2_out": {
        "ports": [
          "zynq_mpsoc/pl_clk2",
          "cmac_usplus_0/drp_clk",
          "cmac_usplus_0/init_clk",
          "pl_clk_sys_reset/slowest_sync_clk"
        ]
      },
      "pl_resetn0": {
        "ports": [
          "zynq_mpsoc/pl_resetn0",
          "pl_clk_sys_reset/ext_reset_in",
          "rx_datapath_reset/ext_reset_in"
        ]
      },
      "rx_reset_cnt_0_gtwiz_rx_reset": {
        "ports": [
          "rx_datapath_reset_cnt_0/gtwiz_rx_reset",
          "cmac_usplus_0/gtwiz_reset_rx_datapath"
        ]
      },
      "sys_clk_gt_0_1": {
        "ports": [
          "QDMA_sys_clk_gt",
          "qdma_0/sys_clk_gt"
        ]
      },
      "sys_clk_0_1": {
        "ports": [
          "QDMA_sys_clk",
          "qdma_0/sys_clk"
        ]
      },
      "sys_rst_n_0_1": {
        "ports": [
          "QDMA_sys_rst_n",
          "qdma_0/sys_rst_n"
        ]
      },
      "qdma_0_axi_aresetn": {
        "ports": [
          "qdma_0/axi_aresetn",
          "QDMA_axi_aresetn",
          "tx_fifo_reset/ext_reset_in"
        ]
      },
      "qdma_0_axi_aclk": {
        "ports": [
          "qdma_0/axi_aclk",
          "QDMA_axi_aclk",
          "tx_fifo_reset/slowest_sync_clk"
        ]
      },
      "tx_reset_peripheral_aresetn": {
        "ports": [
          "cmactz_user_reset/peripheral_aresetn",
          "rx_fifo_aresetn"
        ]
      },
      "soft_reset_n_0_1": {
        "ports": [
          "QDMA_soft_reset_n",
          "qdma_0/soft_reset_n"
        ]
      },
      "cmac_usplus_0_gt_txusrclk2": {
        "ports": [
          "cmac_usplus_0/gt_txusrclk2",
          "cmac_usplus_0/rx_clk",
          "rx_datapath_reset/slowest_sync_clk",
          "cmactz_user_reset/slowest_sync_clk",
          "rx_datapath_reset_cnt_0/clk",
          "CMAC_axi_aclk"
        ]
      },
      "rx_datapath_reset1_peripheral_aresetn": {
        "ports": [
          "tx_fifo_reset/peripheral_aresetn",
          "tx_fifo_aresetn"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "qdma_0/qsts_out_rdy",
          "qdma_0/tm_dsc_sts_rdy"
        ]
      },
      "cmac_usplus_0_stat_rx_status": {
        "ports": [
          "cmac_usplus_0/stat_rx_status",
          "rx_datapath_reset_cnt_0/rx_status"
        ]
      }
    },
    "addressing": {
      "/": {
        "memory_maps": {
          "QDMA_axil": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      },
      "/qdma_0": {
        "address_spaces": {
          "M_AXI_LITE": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_QDMA_axil_Reg": {
                "address_block": "/QDMA_axil/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}