#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Sep 12 00:15:05 2015
# Process ID: 23198
# Log file: /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/vivado.log
# Journal file: /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/vivado.jou
#-----------------------------------------------------------
source scripts/impl_batch.tcl
# source scripts/project.tcl
## set project_name "zc702"
## set project_dir "project"
## set ip_dir "srcs/ip"
## set hdl_dir "srcs/hdl"
## set constrs_dir "constrs"
## set scripts_dir "scripts"
## set bd_name "system_top"
## set part "xc7z020clg484-1"
## set board "xilinx.com:zynq:zc702:1.0"
## set ip_zip "srcs/ip/xilinx_com_hls_image_filter_1_0.zip"
## create_project $project_name $project_dir -part $part -force
## set_property board $board [current_project]
WARNING: [Common 17-599] Property 'board' is deprecated for object type 'project'. Use 'board_part'.
INFO: [Board 49-70] Updating board vlnv to compatible board_part vlnv
## set_property ip_repo_paths $ip_dir [current_fileset]
## update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/srcs/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.2/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:image_filter:1.0'. The one found in IP location '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/srcs/ip/xilinx_com_hls_image_filter_1_0_3' will take precedence over the same IP in locations: 
   /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/srcs/ip/xilinx_com_hls_image_filter_1_0_1
   /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/srcs/ip/xilinx_com_hls_image_filter_1_0_2
## update_ip_catalog -add_ip $ip_zip -repo_path $ip_dir
INFO: [IP_Flow 19-949] Unzipped 'srcs/ip/xilinx_com_hls_image_filter_1_0.zip' into repository '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/srcs/ip'.
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/srcs/ip'
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:image_filter:1.0'. The one found in IP location '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/srcs/ip/xilinx_com_hls_image_filter_1_0_3' will take precedence over the same IP in locations: 
   /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/srcs/ip/xilinx_com_hls_image_filter_1_0_4
   /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/srcs/ip/xilinx_com_hls_image_filter_1_0_1
   /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/srcs/ip/xilinx_com_hls_image_filter_1_0_2
## create_bd_design $bd_name
Wrote  : </home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/system_top.bd> 
## source $scripts_dir/build_bd_design.tcl
### set scripts_vivado_version 2015.2
### set current_vivado_version [version -short]
### if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
###    puts ""
###    puts "ERROR: This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."
### 
###    return 1
### }
### set design_name system_top
### if { [get_projects -quiet] eq "" } {
###    puts "ERROR: Please open or create a project!"
###    return 1
### }
### set errMsg ""
### set nRet 0
### set cur_design [current_bd_design -quiet]
### if { ${design_name} ne "" && ${cur_design} eq ${design_name} } {
###    # Checks if design is empty or not
###    set list_cells [get_bd_cells -quiet]
### 
###    if { $list_cells ne "" } {
###       set errMsg "ERROR: Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
###       set nRet 1
###    } else {
###       puts "INFO: Constructing design in IPI design <$design_name>..."
###    }
### } else {
### 
###    if { [get_files -quiet ${design_name}.bd] eq "" } {
###       puts "INFO: Currently there is no design <$design_name> in project, so creating one..."
### 
###       create_bd_design $design_name
### 
###       puts "INFO: Making design <$design_name> as current_bd_design."
###       current_bd_design $design_name
### 
###    } else {
###       set errMsg "ERROR: Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
###       set nRet 3
###    }
### 
### }
INFO: Constructing design in IPI design <system_top>...
### puts "INFO: Currently the variable <design_name> is equal to \"$design_name\"."
INFO: Currently the variable <design_name> is equal to "system_top".
### if { $nRet != 0 } {
###    puts $errMsg
###    return $nRet
### }
### proc create_hier_cell_filter_rst_1 { parentCell nameHier } {
### 
###   if { $parentCell eq "" || $nameHier eq "" } {
###      puts "ERROR: create_hier_cell_filter_rst_1() - Empty argument(s)!"
###      return
###   }
### 
###   # Get object for parentCell
###   set parentObj [get_bd_cells $parentCell]
###   if { $parentObj == "" } {
###      puts "ERROR: Unable to find parent cell <$parentCell>!"
###      return
###   }
### 
###   # Make sure parentObj is hier blk
###   set parentType [get_property TYPE $parentObj]
###   if { $parentType ne "hier" } {
###      puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
###      return
###   }
### 
###   # Save current instance; Restore later
###   set oldCurInst [current_bd_instance .]
### 
###   # Set parent object as current
###   current_bd_instance $parentObj
### 
###   # Create cell and set as current instance
###   set hier_obj [create_bd_cell -type hier $nameHier]
###   current_bd_instance $hier_obj
### 
###   # Create interface pins
### 
###   # Create pins
###   create_bd_pin -dir I Clk
###   create_bd_pin -dir I -from 0 -to 0 In0
###   create_bd_pin -dir I -from 0 -to 0 In1
###   create_bd_pin -dir O -from 0 -to 0 Q
### 
###   # Create instance: filter_util_flipflop, and set properties
###   set filter_util_flipflop [ create_bd_cell -type ip -vlnv xilinx.com:user:util_flipflop:1.0 filter_util_flipflop ]
###   set_property -dict [ list CONFIG.C_SET_RST_HIGH {0} CONFIG.C_SIZE {1} CONFIG.C_USE_ASYNCH {0} CONFIG.C_USE_CE {0} CONFIG.C_USE_RST {0} CONFIG.C_USE_SET {0}  ] $filter_util_flipflop
### 
###   # Create instance: filter_util_reduced_logic, and set properties
###   set filter_util_reduced_logic [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:1.0 filter_util_reduced_logic ]
###   set_property -dict [ list CONFIG.C_SIZE {2}  ] $filter_util_reduced_logic
### 
###   # Create instance: filter_xlconcat, and set properties
###   set filter_xlconcat [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:1.0 filter_xlconcat ]
###   set_property -dict [ list CONFIG.NUM_PORTS {2}  ] $filter_xlconcat
### 
###   # Create instance: logic_one, and set properties
###   set logic_one [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.0 logic_one ]
### 
###   # Create port connections
###   connect_bd_net -net clk_1 [get_bd_pins Clk] [get_bd_pins filter_util_flipflop/Clk]
###   connect_bd_net -net filter_util_flipflop_q [get_bd_pins Q] [get_bd_pins filter_util_flipflop/Q]
###   connect_bd_net -net filter_util_reduced_logic_res [get_bd_pins filter_util_flipflop/D] [get_bd_pins filter_util_reduced_logic/Res]
###   connect_bd_net -net filter_xlconcat_dout [get_bd_pins filter_util_reduced_logic/Op1] [get_bd_pins filter_xlconcat/dout]
###   connect_bd_net -net in0_1 [get_bd_pins In0] [get_bd_pins filter_xlconcat/In0]
###   connect_bd_net -net in1_1 [get_bd_pins In1] [get_bd_pins filter_xlconcat/In1]
###   connect_bd_net -net logic_one_const [get_bd_pins filter_util_flipflop/CE] [get_bd_pins filter_util_flipflop/Rst] [get_bd_pins filter_util_flipflop/Set] [get_bd_pins logic_one/const]
###   
###   # Restore current instance
###   current_bd_instance $oldCurInst
### }
### proc create_hier_cell_vid_in_rst_1 { parentCell nameHier } {
### 
###   if { $parentCell eq "" || $nameHier eq "" } {
###      puts "ERROR: create_hier_cell_vid_in_rst_1() - Empty argument(s)!"
###      return
###   }
### 
###   # Get object for parentCell
###   set parentObj [get_bd_cells $parentCell]
###   if { $parentObj == "" } {
###      puts "ERROR: Unable to find parent cell <$parentCell>!"
###      return
###   }
### 
###   # Make sure parentObj is hier blk
###   set parentType [get_property TYPE $parentObj]
###   if { $parentType ne "hier" } {
###      puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
###      return
###   }
### 
###   # Save current instance; Restore later
###   set oldCurInst [current_bd_instance .]
### 
###   # Set parent object as current
###   current_bd_instance $parentObj
### 
###   # Create cell and set as current instance
###   set hier_obj [create_bd_cell -type hier $nameHier]
###   current_bd_instance $hier_obj
### 
###   # Create interface pins
### 
###   # Create pins
###   create_bd_pin -dir I Clk
###   create_bd_pin -dir I -from 0 -to 0 In0
###   create_bd_pin -dir I In1
###   create_bd_pin -dir I -from 0 -to 0 In2
###   create_bd_pin -dir O -from 0 -to 0 Q
### 
###   # Create instance: logic_one, and set properties
###   set logic_one [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.0 logic_one ]
### 
###   # Create instance: tpg_util_flipflop_1, and set properties
###   set tpg_util_flipflop_1 [ create_bd_cell -type ip -vlnv xilinx.com:user:util_flipflop:1.0 tpg_util_flipflop_1 ]
###   set_property -dict [ list CONFIG.C_SET_RST_HIGH {0} CONFIG.C_SIZE {1} CONFIG.C_USE_ASYNCH {0} CONFIG.C_USE_CE {0} CONFIG.C_USE_RST {0} CONFIG.C_USE_SET {0}  ] $tpg_util_flipflop_1
### 
###   # Create instance: util_reduced_logic_1, and set properties
###   set util_reduced_logic_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:1.0 util_reduced_logic_1 ]
###   set_property -dict [ list CONFIG.C_SIZE {3}  ] $util_reduced_logic_1
### 
###   # Create instance: xlconcat_2, and set properties
###   set xlconcat_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:1.0 xlconcat_2 ]
###   set_property -dict [ list CONFIG.NUM_PORTS {3}  ] $xlconcat_2
### 
###   # Create port connections
###   connect_bd_net -net clk_2 [get_bd_pins Clk] [get_bd_pins tpg_util_flipflop_1/Clk]
###   connect_bd_net -net in0_1 [get_bd_pins In0] [get_bd_pins xlconcat_2/In0]
###   connect_bd_net -net in2_1 [get_bd_pins In2] [get_bd_pins xlconcat_2/In2]
###   connect_bd_net -net tpg_util_flipflop_1_q [get_bd_pins Q] [get_bd_pins tpg_util_flipflop_1/Q]
###   connect_bd_net -net tpg_vdma_s2mm_prmry_reset_out_n [get_bd_pins In1] [get_bd_pins xlconcat_2/In1]
###   connect_bd_net -net util_reduced_logic_1_res [get_bd_pins tpg_util_flipflop_1/D] [get_bd_pins util_reduced_logic_1/Res]
###   connect_bd_net -net xlconcat_2_dout [get_bd_pins util_reduced_logic_1/Op1] [get_bd_pins xlconcat_2/dout]
###   connect_bd_net -net xlconstant_1_const [get_bd_pins logic_one/const] [get_bd_pins tpg_util_flipflop_1/CE] [get_bd_pins tpg_util_flipflop_1/Rst] [get_bd_pins tpg_util_flipflop_1/Set]
###   
###   # Restore current instance
###   current_bd_instance $oldCurInst
### }
### proc create_hier_cell_Video_Processing { parentCell nameHier } {
### 
###   if { $parentCell eq "" || $nameHier eq "" } {
###      puts "ERROR: create_hier_cell_Video_Processing() - Empty argument(s)!"
###      return
###   }
### 
###   # Get object for parentCell
###   set parentObj [get_bd_cells $parentCell]
###   if { $parentObj == "" } {
###      puts "ERROR: Unable to find parent cell <$parentCell>!"
###      return
###   }
### 
###   # Make sure parentObj is hier blk
###   set parentType [get_property TYPE $parentObj]
###   if { $parentType ne "hier" } {
###      puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
###      return
###   }
### 
###   # Save current instance; Restore later
###   set oldCurInst [current_bd_instance .]
### 
###   # Set parent object as current
###   current_bd_instance $parentObj
### 
###   # Create cell and set as current instance
###   set hier_obj [create_bd_cell -type hier $nameHier]
###   current_bd_instance $hier_obj
### 
###   # Create interface pins
###   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 FILTER_ENGINE_CTRL
###   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 FILTER_VDMA_CTRL
###   create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_MM2S
###   create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_S2MM
### 
###   # Create pins
###   create_bd_pin -dir I -from 0 -to 0 -type rst aresetn
###   create_bd_pin -dir I -type clk clk_150mhz
###   create_bd_pin -dir I -type clk clk_75mhz
###   create_bd_pin -dir O filter_int
###   create_bd_pin -dir I -from 0 -to 0 filter_rst
###   create_bd_pin -dir I fsync_in
###   create_bd_pin -dir I -from 5 -to 0 mm2s_frame_ptr_in
###   create_bd_pin -dir O -type intr mm2s_int
###   create_bd_pin -dir I -from 5 -to 0 s2mm_frame_ptr_in
###   create_bd_pin -dir O -type intr s2mm_int
### 
###   # Create instance: FILTER_ENGINE, and set properties
###   set FILTER_ENGINE [ create_bd_cell -type ip -vlnv xilinx.com:hls:image_filter:1.0 FILTER_ENGINE ]
### 
###   # Create instance: FILTER_VDMA, and set properties
###   set FILTER_VDMA [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.2 FILTER_VDMA ]
###   set_property -dict [ list CONFIG.c_enable_debug_info_15 {1} CONFIG.c_m_axi_s2mm_data_width {64} CONFIG.c_mm2s_genlock_mode {1} CONFIG.c_mm2s_linebuffer_depth {4096} CONFIG.c_mm2s_max_burst_length {16} CONFIG.c_s2mm_genlock_mode {1} CONFIG.c_s2mm_linebuffer_depth {4096} CONFIG.c_s2mm_max_burst_length {16} CONFIG.c_use_mm2s_fsync {1} CONFIG.c_use_s2mm_fsync {1}  ] $FILTER_VDMA
### 
###   # Create instance: filter_rst
###   create_hier_cell_filter_rst_1 $hier_obj filter_rst
### 
###   # Create instance: zero_tdest, and set properties
###   set zero_tdest [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.0 zero_tdest ]
###   set_property -dict [ list CONFIG.CONST_VAL {0} CONFIG.CONST_WIDTH {1}  ] $zero_tdest
### 
###   # Create instance: zero_tstrb, and set properties
###   set zero_tstrb [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.0 zero_tstrb ]
###   set_property -dict [ list CONFIG.CONST_VAL {0} CONFIG.CONST_WIDTH {4}  ] $zero_tstrb
### 
###   # Create interface connections
###   connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins FILTER_ENGINE_CTRL] [get_bd_intf_pins FILTER_ENGINE/S_AXI_CONTROL_BUS]
###   connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins M_AXI_S2MM] [get_bd_intf_pins FILTER_VDMA/M_AXI_S2MM]
###   connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins M_AXI_MM2S] [get_bd_intf_pins FILTER_VDMA/M_AXI_MM2S]
###   connect_bd_intf_net -intf_net axi4_lite_m07_axi [get_bd_intf_pins FILTER_VDMA_CTRL] [get_bd_intf_pins FILTER_VDMA/S_AXI_LITE]
###   connect_bd_intf_net -intf_net filter_engine_output_stream [get_bd_intf_pins FILTER_ENGINE/OUTPUT_STREAM] [get_bd_intf_pins FILTER_VDMA/S_AXIS_S2MM]
###   connect_bd_intf_net -intf_net filter_vdma_m_axis_mm2s [get_bd_intf_pins FILTER_ENGINE/INPUT_STREAM] [get_bd_intf_pins FILTER_VDMA/M_AXIS_MM2S]
### 
###   # Create port connections
###   connect_bd_net -net axi_vdma_1_s2mm_fsync_out [get_bd_pins fsync_in] [get_bd_pins FILTER_VDMA/mm2s_fsync] [get_bd_pins FILTER_VDMA/s2mm_fsync]
###   connect_bd_net -net axi_vdma_2_mm2s_introut [get_bd_pins mm2s_int] [get_bd_pins FILTER_VDMA/mm2s_introut]
###   connect_bd_net -net axi_vdma_2_s2mm_introut [get_bd_pins s2mm_int] [get_bd_pins FILTER_VDMA/s2mm_introut]
###   connect_bd_net -net binary_to_grey_1_grey [get_bd_pins s2mm_frame_ptr_in] [get_bd_pins FILTER_VDMA/s2mm_frame_ptr_in]
###   connect_bd_net -net clk_150mhz [get_bd_pins clk_150mhz] [get_bd_pins FILTER_ENGINE/aclk] [get_bd_pins FILTER_VDMA/m_axi_mm2s_aclk] [get_bd_pins FILTER_VDMA/m_axi_s2mm_aclk] [get_bd_pins FILTER_VDMA/m_axis_mm2s_aclk] [get_bd_pins FILTER_VDMA/s_axis_s2mm_aclk]
###   connect_bd_net -net clk_75mhz [get_bd_pins clk_75mhz] [get_bd_pins FILTER_VDMA/s_axi_lite_aclk] [get_bd_pins filter_rst/Clk]
###   connect_bd_net -net filter_engine_interrupt [get_bd_pins filter_int] [get_bd_pins FILTER_ENGINE/interrupt]
###   connect_bd_net -net filter_util_flipflop_q [get_bd_pins FILTER_ENGINE/aresetn] [get_bd_pins filter_rst/Q]
###   connect_bd_net -net in0_1 [get_bd_pins filter_rst] [get_bd_pins filter_rst/In0]
###   connect_bd_net -net proc_sys_reset_1_interconnect_aresetn [get_bd_pins aresetn] [get_bd_pins FILTER_VDMA/axi_resetn] [get_bd_pins filter_rst/In1]
###   connect_bd_net -net tpg_vdma_s2mm_frame_ptr_out [get_bd_pins mm2s_frame_ptr_in] [get_bd_pins FILTER_VDMA/mm2s_frame_ptr_in]
###   connect_bd_net -net zero_tdest_const [get_bd_pins FILTER_ENGINE/INPUT_STREAM_TDEST] [get_bd_pins zero_tdest/const]
###   connect_bd_net -net zero_tstrb_const [get_bd_pins FILTER_ENGINE/INPUT_STREAM_TSTRB] [get_bd_pins zero_tstrb/const]
###   
###   # Restore current instance
###   current_bd_instance $oldCurInst
### }
### proc create_hier_cell_Video_Display { parentCell nameHier } {
### 
###   if { $parentCell eq "" || $nameHier eq "" } {
###      puts "ERROR: create_hier_cell_Video_Display() - Empty argument(s)!"
###      return
###   }
### 
###   # Get object for parentCell
###   set parentObj [get_bd_cells $parentCell]
###   if { $parentObj == "" } {
###      puts "ERROR: Unable to find parent cell <$parentCell>!"
###      return
###   }
### 
###   # Make sure parentObj is hier blk
###   set parentType [get_property TYPE $parentObj]
###   if { $parentType ne "hier" } {
###      puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
###      return
###   }
### 
###   # Save current instance; Restore later
###   set oldCurInst [current_bd_instance .]
### 
###   # Set parent object as current
###   current_bd_instance $parentObj
### 
###   # Create cell and set as current instance
###   set hier_obj [create_bd_cell -type hier $nameHier]
###   current_bd_instance $hier_obj
### 
###   # Create interface pins
###   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 LOGICVC_CTRL
###   create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_MM2S
### 
###   # Create pins
###   create_bd_pin -dir I -from 0 -to 0 -type rst aresetn
###   create_bd_pin -dir I -type clk clk_150mhz
###   create_bd_pin -dir I -type clk clk_75mhz
###   create_bd_pin -dir I fsync_in
###   create_bd_pin -dir O hdmio_clk
###   create_bd_pin -dir O -from 15 -to 0 hdmio_data
###   create_bd_pin -dir O hdmio_de
###   create_bd_pin -dir O hdmio_hsync
###   create_bd_pin -dir O hdmio_vsync
###   create_bd_pin -dir O -type intr logicvc_int
###   create_bd_pin -dir I -from 0 -to 0 logicvc_rst
###   create_bd_pin -dir O -from 5 -to 0 mm2s_frame_ptr_out
###   create_bd_pin -dir I video_clk
### 
###   # Create instance: LOGICVC_0, and set properties
###   set LOGICVC_0 [ create_bd_cell -type ip -vlnv xylon:logicbricks:logicvc:3.01.a LOGICVC_0 ]
###   set_property -dict [ list CONFIG.C_BUFFER_0_OFFSET {1080} CONFIG.C_BUFFER_1_OFFSET {1080} CONFIG.C_DISPLAY_COLOR_SPACE {1} CONFIG.C_DISPLAY_INTERFACE {0} CONFIG.C_INCREASE_FIFO {4} CONFIG.C_LAYER_1_DATA_WIDTH {24} CONFIG.C_LAYER_1_OFFSET {1620} CONFIG.C_LAYER_2_DATA_WIDTH {24} CONFIG.C_M_AXI_DATA_WIDTH {64} CONFIG.C_NUM_OF_LAYERS {3} CONFIG.C_ROW_STRIDE {2048} CONFIG.C_USE_BACKGROUND {1} CONFIG.C_USE_XTREME_DSP {1} CONFIG.C_VMEM_BASEADDR {0x30000000} CONFIG.C_VMEM_HIGHADDR {0x37ffffff}  ] $LOGICVC_0
### 
###   # Create instance: binary_to_grey_1, and set properties
###   set binary_to_grey_1 [ create_bd_cell -type ip -vlnv xilinx.com:user:binary_to_grey:1.0 binary_to_grey_1 ]
### 
###   # Create instance: vbuff, and set properties
###   set vbuff [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:1.0 vbuff ]
###   set_property -dict [ list CONFIG.NUM_PORTS {3}  ] $vbuff
### 
###   # Create instance: xlslice_1, and set properties
###   set xlslice_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1 ]
###   set_property -dict [ list CONFIG.DIN_FROM {3} CONFIG.DIN_TO {2} CONFIG.DIN_WIDTH {6}  ] $xlslice_1
### 
###   # Create instance: zero_1bit, and set properties
###   set zero_1bit [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.0 zero_1bit ]
### 
###   # Create instance: zero_d_pix_i, and set properties
###   set zero_d_pix_i [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.0 zero_d_pix_i ]
###   set_property -dict [ list CONFIG.CONST_VAL {0} CONFIG.CONST_WIDTH {16}  ] $zero_d_pix_i
### 
###   # Create instance: zero_gpi, and set properties
###   set zero_gpi [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.0 zero_gpi ]
###   set_property -dict [ list CONFIG.CONST_VAL {0} CONFIG.CONST_WIDTH {5}  ] $zero_gpi
### 
###   # Create interface connections
###   connect_bd_intf_net -intf_net axi4_lite_m05_axi [get_bd_intf_pins LOGICVC_CTRL] [get_bd_intf_pins LOGICVC_0/s_axi]
###   connect_bd_intf_net -intf_net s01_axi_1 [get_bd_intf_pins M_AXI_MM2S] [get_bd_intf_pins LOGICVC_0/m_axi]
### 
###   # Create port connections
###   connect_bd_net -net axi_vdma_1_s2mm_fsync_out [get_bd_pins fsync_in] [get_bd_pins vbuff/In0] [get_bd_pins vbuff/In1] [get_bd_pins vbuff/In2]
###   connect_bd_net -net binary_to_grey_1_grey [get_bd_pins mm2s_frame_ptr_out] [get_bd_pins binary_to_grey_1/grey]
###   connect_bd_net -net clk_150mhz [get_bd_pins clk_150mhz] [get_bd_pins LOGICVC_0/M_AXI_ACLK]
###   connect_bd_net -net clk_75mhz [get_bd_pins clk_75mhz] [get_bd_pins LOGICVC_0/S_AXI_ACLK]
###   connect_bd_net -net logicvc_1_blank_o [get_bd_pins hdmio_de] [get_bd_pins LOGICVC_0/blank_o]
###   connect_bd_net -net logicvc_1_d_pix_o [get_bd_pins hdmio_data] [get_bd_pins LOGICVC_0/d_pix_o]
###   connect_bd_net -net logicvc_1_hsync_o [get_bd_pins hdmio_hsync] [get_bd_pins LOGICVC_0/hsync_o]
###   connect_bd_net -net logicvc_1_interrupt [get_bd_pins logicvc_int] [get_bd_pins LOGICVC_0/interrupt]
###   connect_bd_net -net logicvc_1_pix_clk_o [get_bd_pins hdmio_clk] [get_bd_pins LOGICVC_0/pix_clk_o]
###   connect_bd_net -net logicvc_1_vsync_o [get_bd_pins hdmio_vsync] [get_bd_pins LOGICVC_0/vsync_o]
###   connect_bd_net -net logicvc_2_e_next_vbuff [get_bd_pins LOGICVC_0/e_curr_vbuff] [get_bd_pins LOGICVC_0/e_next_vbuff] [get_bd_pins xlslice_1/Din]
###   connect_bd_net -net proc_sys_reset_1_bus_struct_reset [get_bd_pins logicvc_rst] [get_bd_pins LOGICVC_0/rst]
###   connect_bd_net -net proc_sys_reset_1_interconnect_aresetn [get_bd_pins aresetn] [get_bd_pins LOGICVC_0/M_AXI_ARESETN] [get_bd_pins LOGICVC_0/S_AXI_ARESETN]
###   connect_bd_net -net vbuff_dout [get_bd_pins LOGICVC_0/e_sw_vbuff] [get_bd_pins vbuff/dout]
###   connect_bd_net -net video_clk_1 [get_bd_pins video_clk] [get_bd_pins LOGICVC_0/vclk]
###   connect_bd_net -net xlslice_1_dout [get_bd_pins binary_to_grey_1/binary] [get_bd_pins xlslice_1/Dout]
###   connect_bd_net -net zero_1bit_const [get_bd_pins LOGICVC_0/blank_i] [get_bd_pins LOGICVC_0/hsync_i] [get_bd_pins LOGICVC_0/pix_clk_i] [get_bd_pins LOGICVC_0/pix_clk_n_i] [get_bd_pins LOGICVC_0/vsync_i] [get_bd_pins zero_1bit/const]
###   connect_bd_net -net zero_d_pix_i_const [get_bd_pins LOGICVC_0/d_pix_i] [get_bd_pins zero_d_pix_i/const]
###   connect_bd_net -net zero_gpi_const [get_bd_pins LOGICVC_0/gpi] [get_bd_pins zero_gpi/const]
###   
###   # Restore current instance
###   current_bd_instance $oldCurInst
### }
### proc create_hier_cell_Video_Capture { parentCell nameHier } {
### 
###   if { $parentCell eq "" || $nameHier eq "" } {
###      puts "ERROR: create_hier_cell_Video_Capture() - Empty argument(s)!"
###      return
###   }
### 
###   # Get object for parentCell
###   set parentObj [get_bd_cells $parentCell]
###   if { $parentObj == "" } {
###      puts "ERROR: Unable to find parent cell <$parentCell>!"
###      return
###   }
### 
###   # Make sure parentObj is hier blk
###   set parentType [get_property TYPE $parentObj]
###   if { $parentType ne "hier" } {
###      puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
###      return
###   }
### 
###   # Save current instance; Restore later
###   set oldCurInst [current_bd_instance .]
### 
###   # Set parent object as current
###   current_bd_instance $parentObj
### 
###   # Create cell and set as current instance
###   set hier_obj [create_bd_cell -type hier $nameHier]
###   current_bd_instance $hier_obj
### 
###   # Create interface pins
###   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 CRESAMPLE_CTRL
###   create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_S2MM
###   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 TPG_CTRL
###   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 TPG_VDMA_CTRL
###   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 VTC_CTRL
###   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 YUV2RGB_CTRL
### 
###   # Create pins
###   create_bd_pin -dir I -from 0 -to 0 -type rst aresetn
###   create_bd_pin -dir I -type clk clk_150mhz
###   create_bd_pin -dir I -type clk clk_75mhz
###   create_bd_pin -dir I hdmii_clk
###   create_bd_pin -dir I -from 15 -to 0 hdmii_data
###   create_bd_pin -dir I -from 5 -to 0 s2mm_frame_ptr_in
###   create_bd_pin -dir O -from 5 -to 0 s2mm_frame_ptr_out
###   create_bd_pin -dir O s2mm_fsync_out
###   create_bd_pin -dir O -type intr s2mm_int
###   create_bd_pin -dir I -from 0 -to 0 -type rst vid_in_rst
###   create_bd_pin -dir I -from 0 -to 0 vid_in_rst2
###   create_bd_pin -dir I video_clk
###   create_bd_pin -dir I -from 0 -to 0 video_sel
### 
###   # Create instance: CRESAMPLE_0, and set properties
###   set CRESAMPLE_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:v_cresample:4.0 CRESAMPLE_0 ]
###   set_property -dict [ list CONFIG.convert_type {2} CONFIG.has_axi4_lite {true}  ] $CRESAMPLE_0
### 
###   # Create instance: HDMI_IN, and set properties
###   set HDMI_IN [ create_bd_cell -type ip -vlnv avnet.com:FMC_IMAGEON:fmc_imageon_hdmi_in:2.01.a HDMI_IN ]
### 
###   # Create instance: TPG_0, and set properties
###   set TPG_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:v_tpg:6.0 TPG_0 ]
###   set_property -dict [ list CONFIG.pattern_control {10}  ] $TPG_0
### 
###   # Create instance: TPG_VDMA, and set properties
###   set TPG_VDMA [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.2 TPG_VDMA ]
###   set_property -dict [ list CONFIG.c_enable_debug_info_8 {1} CONFIG.c_enable_debug_info_11 {1} CONFIG.c_enable_debug_info_14 {0} CONFIG.c_enable_debug_info_15 {1} CONFIG.c_include_mm2s {0} CONFIG.c_include_mm2s_dre {0} CONFIG.c_include_s2mm_dre {1} CONFIG.c_include_s2mm_sf {0} CONFIG.c_m_axi_s2mm_data_width {64} CONFIG.c_s2mm_genlock_mode {3} CONFIG.c_s2mm_linebuffer_depth {4096} CONFIG.c_s2mm_max_burst_length {16} CONFIG.c_s2mm_sof_enable {1}  ] $TPG_VDMA
### 
###   # Create instance: VIDEO_MUX_0, and set properties
###   set VIDEO_MUX_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:vsrc_sel:1.0 VIDEO_MUX_0 ]
###   set_property -dict [ list CONFIG.C_NUM_CHANNELS {1}  ] $VIDEO_MUX_0
### 
###   # Create instance: VID_IN_AXI4S, and set properties
###   set VID_IN_AXI4S [ create_bd_cell -type ip -vlnv xilinx.com:ip:v_vid_in_axi4s:3.0 VID_IN_AXI4S ]
###   set_property -dict [ list CONFIG.C_M_AXIS_VIDEO_FORMAT {0}  ] $VID_IN_AXI4S
### 
###   # Create instance: VTC_0, and set properties
###   set VTC_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc:6.1 VTC_0 ]
###   set_property -dict [ list CONFIG.VIDEO_MODE {1080p} CONFIG.enable_detection {true} CONFIG.horizontal_sync_detection {false} CONFIG.vertical_blank_generation {true} CONFIG.vertical_sync_detection {false}  ] $VTC_0
### 
###   # Create instance: YUV2RGB_0, and set properties
###   set YUV2RGB_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:v_ycrcb2rgb:7.1 YUV2RGB_0 ]
###   set_property -dict [ list CONFIG.HAS_AXI4_LITE {true} CONFIG.HAS_INTC_IF {false} CONFIG.Standard_Sel {HD_ITU_709__1250_PAL}  ] $YUV2RGB_0
### 
###   # Create instance: axis_subset_converter_1, and set properties
###   set axis_subset_converter_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_subset_converter:1.1 axis_subset_converter_1 ]
###   set_property -dict [ list CONFIG.M_TDATA_NUM_BYTES {4} CONFIG.S_TDATA_NUM_BYTES {3} CONFIG.TDATA_REMAP {8'b11111111,tdata[23:16],tdata[7:0],tdata[15:8]}  ] $axis_subset_converter_1
### 
###   # Create instance: vid_in_rst
###   create_hier_cell_vid_in_rst_1 $hier_obj vid_in_rst
### 
###   # Create interface connections
###   connect_bd_intf_net -intf_net axi_interconnect_2_m00_axi [get_bd_intf_pins VTC_CTRL] [get_bd_intf_pins VTC_0/ctrl]
###   connect_bd_intf_net -intf_net axi_interconnect_2_m01_axi [get_bd_intf_pins TPG_VDMA_CTRL] [get_bd_intf_pins TPG_VDMA/S_AXI_LITE]
###   connect_bd_intf_net -intf_net axi_interconnect_2_m02_axi [get_bd_intf_pins CRESAMPLE_CTRL] [get_bd_intf_pins CRESAMPLE_0/ctrl]
###   connect_bd_intf_net -intf_net axi_interconnect_2_m03_axi [get_bd_intf_pins YUV2RGB_CTRL] [get_bd_intf_pins YUV2RGB_0/ctrl]
###   connect_bd_intf_net -intf_net axi_interconnect_2_m04_axi [get_bd_intf_pins TPG_CTRL] [get_bd_intf_pins TPG_0/ctrl]
###   connect_bd_intf_net -intf_net axi_vdma_1_m_axi_s2mm [get_bd_intf_pins M_AXI_S2MM] [get_bd_intf_pins TPG_VDMA/M_AXI_S2MM]
###   connect_bd_intf_net -intf_net axis_subset_converter_1_m_axis [get_bd_intf_pins TPG_VDMA/S_AXIS_S2MM] [get_bd_intf_pins axis_subset_converter_1/M_AXIS]
###   connect_bd_intf_net -intf_net v_cresample_1_video_out [get_bd_intf_pins CRESAMPLE_0/video_out] [get_bd_intf_pins YUV2RGB_0/video_in]
###   connect_bd_intf_net -intf_net v_tpg_1_video_out [get_bd_intf_pins CRESAMPLE_0/video_in] [get_bd_intf_pins TPG_0/video_out]
###   connect_bd_intf_net -intf_net v_vid_in_axi4s_1_video_out [get_bd_intf_pins TPG_0/video_in] [get_bd_intf_pins VID_IN_AXI4S/video_out]
###   connect_bd_intf_net -intf_net yuv2rgb_0_video_out [get_bd_intf_pins YUV2RGB_0/video_out] [get_bd_intf_pins axis_subset_converter_1/S_AXIS]
### 
###   # Create port connections
###   connect_bd_net -net axi_vdma_1_s2mm_fsync_out [get_bd_pins s2mm_fsync_out] [get_bd_pins TPG_VDMA/s2mm_fsync_out]
###   connect_bd_net -net axi_vdma_1_s2mm_introut [get_bd_pins s2mm_int] [get_bd_pins TPG_VDMA/s2mm_introut]
###   connect_bd_net -net binary_to_grey_1_grey [get_bd_pins s2mm_frame_ptr_in] [get_bd_pins TPG_VDMA/s2mm_frame_ptr_in]
###   connect_bd_net -net clk_1 [get_bd_pins hdmii_clk] [get_bd_pins VIDEO_MUX_0/video_clk_2]
###   connect_bd_net -net clk_150mhz [get_bd_pins clk_150mhz] [get_bd_pins CRESAMPLE_0/aclk] [get_bd_pins TPG_0/aclk] [get_bd_pins TPG_VDMA/m_axi_s2mm_aclk] [get_bd_pins TPG_VDMA/s_axis_s2mm_aclk] [get_bd_pins VID_IN_AXI4S/aclk] [get_bd_pins YUV2RGB_0/aclk] [get_bd_pins axis_subset_converter_1/aclk]
###   connect_bd_net -net clk_75mhz [get_bd_pins clk_75mhz] [get_bd_pins CRESAMPLE_0/s_axi_aclk] [get_bd_pins TPG_0/s_axi_aclk] [get_bd_pins TPG_VDMA/s_axi_lite_aclk] [get_bd_pins VTC_0/s_axi_aclk] [get_bd_pins YUV2RGB_0/s_axi_aclk] [get_bd_pins vid_in_rst/Clk]
###   connect_bd_net -net fmc_imageon_hdmi_in_1_xsvi_active_video_o [get_bd_pins HDMI_IN/video_de] [get_bd_pins VIDEO_MUX_0/de_2] [get_bd_pins VTC_0/active_video_in]
###   connect_bd_net -net fmc_imageon_hdmi_in_1_xsvi_hblank_o [get_bd_pins HDMI_IN/video_hblank] [get_bd_pins VIDEO_MUX_0/hsync_2] [get_bd_pins VTC_0/hblank_in]
###   connect_bd_net -net fmc_imageon_hdmi_in_1_xsvi_vblank_o [get_bd_pins HDMI_IN/video_vblank] [get_bd_pins VIDEO_MUX_0/vsync_2] [get_bd_pins VTC_0/vblank_in]
###   connect_bd_net -net fmc_imageon_hdmi_in_1_xsvi_video_data_o [get_bd_pins HDMI_IN/video_data] [get_bd_pins VID_IN_AXI4S/vid_data]
###   connect_bd_net -net in2_1 [get_bd_pins vid_in_rst2] [get_bd_pins vid_in_rst/In2]
###   connect_bd_net -net io_hdmii_video_1 [get_bd_pins hdmii_data] [get_bd_pins HDMI_IN/io_hdmii_video]
###   connect_bd_net -net proc_sys_reset_1_bus_struct_reset [get_bd_pins vid_in_rst] [get_bd_pins VID_IN_AXI4S/rst]
###   connect_bd_net -net proc_sys_reset_1_interconnect_aresetn [get_bd_pins aresetn] [get_bd_pins CRESAMPLE_0/aresetn] [get_bd_pins CRESAMPLE_0/s_axi_aresetn] [get_bd_pins TPG_0/aresetn] [get_bd_pins TPG_0/s_axi_aresetn] [get_bd_pins TPG_VDMA/axi_resetn] [get_bd_pins VTC_0/s_axi_aresetn] [get_bd_pins YUV2RGB_0/aresetn] [get_bd_pins YUV2RGB_0/s_axi_aresetn] [get_bd_pins axis_subset_converter_1/aresetn] [get_bd_pins vid_in_rst/In0]
###   connect_bd_net -net tpg_util_flipflop_1_q [get_bd_pins VID_IN_AXI4S/aresetn] [get_bd_pins vid_in_rst/Q]
###   connect_bd_net -net tpg_vdma_s2mm_frame_ptr_out [get_bd_pins s2mm_frame_ptr_out] [get_bd_pins TPG_VDMA/s2mm_frame_ptr_out]
###   connect_bd_net -net tpg_vdma_s2mm_prmry_reset_out_n [get_bd_pins TPG_VDMA/s2mm_prmry_reset_out_n] [get_bd_pins vid_in_rst/In1]
###   connect_bd_net -net v_tc_1_active_video_out [get_bd_pins VIDEO_MUX_0/de_1] [get_bd_pins VTC_0/active_video_out]
###   connect_bd_net -net v_tc_1_hsync_out [get_bd_pins VIDEO_MUX_0/hsync_1] [get_bd_pins VTC_0/hsync_out]
###   connect_bd_net -net v_tc_1_vsync_out [get_bd_pins VIDEO_MUX_0/vsync_1] [get_bd_pins VTC_0/vsync_out]
###   connect_bd_net -net video_clk_2 [get_bd_pins video_clk] [get_bd_pins VIDEO_MUX_0/video_clk_1]
###   connect_bd_net -net video_sel_1 [get_bd_pins video_sel] [get_bd_pins VIDEO_MUX_0/video_sel]
###   connect_bd_net -net vsrc_sel_1_de [get_bd_pins VIDEO_MUX_0/de] [get_bd_pins VID_IN_AXI4S/vid_active_video]
###   connect_bd_net -net vsrc_sel_1_hsync [get_bd_pins VIDEO_MUX_0/hsync] [get_bd_pins VID_IN_AXI4S/vid_hblank] [get_bd_pins VID_IN_AXI4S/vid_hsync]
###   connect_bd_net -net vsrc_sel_1_video_clk [get_bd_pins HDMI_IN/clk] [get_bd_pins VIDEO_MUX_0/video_clk] [get_bd_pins VID_IN_AXI4S/vid_io_in_clk] [get_bd_pins VTC_0/clk]
###   connect_bd_net -net vsrc_sel_1_vsync [get_bd_pins VIDEO_MUX_0/vsync] [get_bd_pins VID_IN_AXI4S/vid_vblank] [get_bd_pins VID_IN_AXI4S/vid_vsync]
###   
###   # Restore current instance
###   current_bd_instance $oldCurInst
### }
### proc create_hier_cell_PL_PS_Interrupts { parentCell nameHier } {
### 
###   if { $parentCell eq "" || $nameHier eq "" } {
###      puts "ERROR: create_hier_cell_PL_PS_Interrupts() - Empty argument(s)!"
###      return
###   }
### 
###   # Get object for parentCell
###   set parentObj [get_bd_cells $parentCell]
###   if { $parentObj == "" } {
###      puts "ERROR: Unable to find parent cell <$parentCell>!"
###      return
###   }
### 
###   # Make sure parentObj is hier blk
###   set parentType [get_property TYPE $parentObj]
###   if { $parentType ne "hier" } {
###      puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
###      return
###   }
### 
###   # Save current instance; Restore later
###   set oldCurInst [current_bd_instance .]
### 
###   # Set parent object as current
###   current_bd_instance $parentObj
### 
###   # Create cell and set as current instance
###   set hier_obj [create_bd_cell -type hier $nameHier]
###   current_bd_instance $hier_obj
### 
###   # Create interface pins
### 
###   # Create pins
###   create_bd_pin -dir I filter_int
###   create_bd_pin -dir I filter_vdma_mm2s_int
###   create_bd_pin -dir I filter_vdma_s2mm_int
###   create_bd_pin -dir I hdmio_int
###   create_bd_pin -dir O -from 5 -to 0 int_out
###   create_bd_pin -dir I logicvc_int
###   create_bd_pin -dir I tpg_vdma_s2mm_int
### 
###   # Create instance: util_vector_logic_1, and set properties
###   set util_vector_logic_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:1.0 util_vector_logic_1 ]
###   set_property -dict [ list CONFIG.C_OPERATION {not} CONFIG.C_SIZE {1}  ] $util_vector_logic_1
### 
###   # Create instance: xlconcat_INTR, and set properties
###   set xlconcat_INTR [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:1.0 xlconcat_INTR ]
###   set_property -dict [ list CONFIG.NUM_PORTS {6}  ] $xlconcat_INTR
### 
###   # Create port connections
###   connect_bd_net -net Op2 [get_bd_pins hdmio_int] [get_bd_pins util_vector_logic_1/Op1]
###   connect_bd_net -net axi_vdma_1_s2mm_introut [get_bd_pins tpg_vdma_s2mm_int] [get_bd_pins xlconcat_INTR/In1]
###   connect_bd_net -net axi_vdma_2_mm2s_introut [get_bd_pins filter_vdma_mm2s_int] [get_bd_pins xlconcat_INTR/In3]
###   connect_bd_net -net axi_vdma_2_s2mm_introut [get_bd_pins filter_vdma_s2mm_int] [get_bd_pins xlconcat_INTR/In2]
###   connect_bd_net -net filter_engine_interrupt [get_bd_pins filter_int] [get_bd_pins xlconcat_INTR/In4]
###   connect_bd_net -net logicvc_1_interrupt [get_bd_pins logicvc_int] [get_bd_pins xlconcat_INTR/In0]
###   connect_bd_net -net util_vector_logic_1_res [get_bd_pins util_vector_logic_1/Res] [get_bd_pins xlconcat_INTR/In5]
###   connect_bd_net -net xlconcat_3_dout [get_bd_pins int_out] [get_bd_pins xlconcat_INTR/dout]
###   
###   # Restore current instance
###   current_bd_instance $oldCurInst
### }
### proc create_hier_cell_EMIO_GPIO { parentCell nameHier } {
### 
###   if { $parentCell eq "" || $nameHier eq "" } {
###      puts "ERROR: create_hier_cell_EMIO_GPIO() - Empty argument(s)!"
###      return
###   }
### 
###   # Get object for parentCell
###   set parentObj [get_bd_cells $parentCell]
###   if { $parentObj == "" } {
###      puts "ERROR: Unable to find parent cell <$parentCell>!"
###      return
###   }
### 
###   # Make sure parentObj is hier blk
###   set parentType [get_property TYPE $parentObj]
###   if { $parentType ne "hier" } {
###      puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
###      return
###   }
### 
###   # Save current instance; Restore later
###   set oldCurInst [current_bd_instance .]
### 
###   # Set parent object as current
###   current_bd_instance $parentObj
### 
###   # Create cell and set as current instance
###   set hier_obj [create_bd_cell -type hier $nameHier]
###   current_bd_instance $hier_obj
### 
###   # Create interface pins
### 
###   # Create pins
###   create_bd_pin -dir O -from 0 -to 0 filter_rst
###   create_bd_pin -dir O -from 0 -to 0 iic_rst_b
###   create_bd_pin -dir I -from 7 -to 0 ps_gpio
###   create_bd_pin -dir O -from 0 -to 0 vid_in_rst
###   create_bd_pin -dir O -from 0 -to 0 video_sel
###   create_bd_pin -dir O -from 0 -to 0 ext_fsync
### 
###   # Create instance: filter_rst, and set properties
###   set filter_rst [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 filter_rst ]
###   set_property -dict [ list CONFIG.DIN_FROM {1} CONFIG.DIN_TO {1} CONFIG.DIN_WIDTH {8}  ] $filter_rst
### 
###   # Create instance: iic_rst_b, and set properties
###   set iic_rst_b [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 iic_rst_b ]
###   set_property -dict [ list CONFIG.DIN_FROM {6} CONFIG.DIN_TO {6} CONFIG.DIN_WIDTH {8}  ] $iic_rst_b
### 
###   # Create instance: vid_in_rst, and set properties
###   set vid_in_rst [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 vid_in_rst ]
###   set_property -dict [ list CONFIG.DIN_WIDTH {8}  ] $vid_in_rst
### 
###   # Create instance: video_sel, and set properties
###   set video_sel [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 video_sel ]
###   set_property -dict [ list CONFIG.DIN_FROM {3} CONFIG.DIN_TO {3} CONFIG.DIN_WIDTH {8}  ] $video_sel
### 
###   # Create instance: ext_fsync, and set properties
###   set ext_fsync [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 ext_fsync ]
###   set_property -dict [ list CONFIG.DIN_TO {5} CONFIG.DIN_FROM {5} CONFIG.DIN_WIDTH {8} ] $ext_fsync
### 
###   # Create port connections
###   connect_bd_net -net filter_rst_dout [get_bd_pins filter_rst] [get_bd_pins filter_rst/Dout]
###   connect_bd_net -net processing_system7_1_gpio_o [get_bd_pins ps_gpio] [get_bd_pins filter_rst/Din] [get_bd_pins iic_rst_b/Din] [get_bd_pins vid_in_rst/Din] [get_bd_pins video_sel/Din] [get_bd_pins ext_fsync/Din]
###   connect_bd_net -net tpg_rst1_dout [get_bd_pins iic_rst_b] [get_bd_pins iic_rst_b/Dout]
###   connect_bd_net -net vid_in_reset_dout [get_bd_pins vid_in_rst] [get_bd_pins vid_in_rst/Dout]
###   connect_bd_net -net video_sel_dout [get_bd_pins video_sel] [get_bd_pins video_sel/Dout]
###   connect_bd_net -net ext_fsync_dout [get_bd_pins ext_fsync] [get_bd_pins ext_fsync/Dout]
###   
###   # Restore current instance
###   current_bd_instance $oldCurInst
### }
### proc create_hier_cell_Fsync_Select { parentCell nameHier } {
### 
###   if { $parentCell eq "" || $nameHier eq "" } {
###      puts "ERROR: create_hier_cell_Fsync_Select() - Empty argument(s)!"
###      return
###   }
### 
###   # Get object for parentCell
###   set parentObj [get_bd_cells $parentCell]
###   if { $parentObj == "" } {
###      puts "ERROR: Unable to find parent cell <$parentCell>!"
###      return
###   }
### 
###   # Make sure parentObj is hier blk
###   set parentType [get_property TYPE $parentObj]
###   if { $parentType ne "hier" } {
###      puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
###      return
###   }
### 
###   # Save current instance; Restore later
###   set oldCurInst [current_bd_instance .]
### 
###   # Set parent object as current
###   current_bd_instance $parentObj
### 
###   # Create cell and set as current instance
###   set hier_obj [create_bd_cell -type hier $nameHier]
###   current_bd_instance $hier_obj
### 
###   # Create interface pins
### 
###   # Create pins
###   create_bd_pin -dir I fsync_in_src1
###   create_bd_pin -dir I fsync_in_src2
###   create_bd_pin -dir O fsync_out
###   create_bd_pin -dir I -type clk clk_150mhz
### 
###   # Create instance: async_util_flipflop_1, and set properties
###   set async_util_flipflop_1 [ create_bd_cell -type ip -vlnv xilinx.com:user:util_flipflop:1.0 async_util_flipflop_1 ]
###   set_property -dict [ list CONFIG.C_SIZE {1} CONFIG.C_USE_ASYNCH {0} CONFIG.C_USE_CE {0} CONFIG.C_USE_SET {0} CONFIG.C_USE_RST {0} CONFIG.C_SET_RST_HIGH {0}  ] $async_util_flipflop_1
### 
###   # Create instance: async_util_flipflop_2, and set properties
###   set async_util_flipflop_2 [ create_bd_cell -type ip -vlnv xilinx.com:user:util_flipflop:1.0 async_util_flipflop_2 ]
###   set_property -dict [ list CONFIG.C_SIZE {1} CONFIG.C_USE_ASYNCH {0} CONFIG.C_USE_CE {0} CONFIG.C_USE_SET {0} CONFIG.C_USE_RST {0} CONFIG.C_SET_RST_HIGH {0}  ] $async_util_flipflop_2
###   
###   # Create instance: fsync_util_flipflop_1, and set properties
###   set fsync_util_flipflop_1 [ create_bd_cell -type ip -vlnv xilinx.com:user:util_flipflop:1.0 fsync_util_flipflop_1 ]
###   set_property -dict [ list CONFIG.C_SIZE {1} CONFIG.C_USE_ASYNCH {0} CONFIG.C_USE_CE {0} CONFIG.C_USE_SET {0} CONFIG.C_USE_RST {0} CONFIG.C_SET_RST_HIGH {0}  ] $fsync_util_flipflop_1
### 
###   # Create instance: fsync_util_vector_logic_1, and set properties
###   set fsync_util_vector_logic_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:1.0 fsync_util_vector_logic_1 ]
###   set_property -dict [ list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {xor} ] $fsync_util_vector_logic_1
### 
###   # Create instance: fsync_util_vector_logic_2, and set properties
###   set fsync_util_vector_logic_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:1.0 fsync_util_vector_logic_2 ]
###   set_property -dict [ list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {or} ] $fsync_util_vector_logic_2
### 
###   # Create port connections
###   connect_bd_net -net clk_150mhz [get_bd_pins clk_150mhz] [get_bd_pins fsync_util_flipflop_1/Clk] [get_bd_pins async_util_flipflop_1/Clk] [get_bd_pins async_util_flipflop_2/Clk]
###   connect_bd_net -net fsync_in_src1_net [get_bd_pins fsync_in_src1] [get_bd_pins async_util_flipflop_1/D]
###   connect_bd_net -net async_util_flipflop_1_q [get_bd_pins async_util_flipflop_1/Q] [get_bd_pins async_util_flipflop_2/D]
###   connect_bd_net -net async_util_flipflop_2_q [get_bd_pins async_util_flipflop_2/Q] [get_bd_pins fsync_util_flipflop_1/D] [get_bd_pins fsync_util_vector_logic_1/Op2]
###   connect_bd_net -net fsync_util_flipflop_1_q [get_bd_pins fsync_util_flipflop_1/Q] [get_bd_pins fsync_util_vector_logic_1/Op1]
###   connect_bd_net -net fsync_util_vector_logic_1_res [get_bd_pins fsync_util_vector_logic_1/Res] [get_bd_pins fsync_util_vector_logic_2/Op2]
###   connect_bd_net -net fsync_in_src2_net [get_bd_pins fsync_in_src2] [get_bd_pins fsync_util_vector_logic_2/Op1]
###   connect_bd_net -net fsync_util_vector_logic_2_res [get_bd_pins fsync_util_vector_logic_2/Res] [get_bd_pins fsync_out]
###   
###   # Restore current instance
###   current_bd_instance $oldCurInst
### }
### proc create_root_design { parentCell } {
### 
###   if { $parentCell eq "" } {
###      set parentCell [get_bd_cells /]
###   }
### 
###   # Get object for parentCell
###   set parentObj [get_bd_cells $parentCell]
###   if { $parentObj == "" } {
###      puts "ERROR: Unable to find parent cell <$parentCell>!"
###      return
###   }
### 
###   # Make sure parentObj is hier blk
###   set parentType [get_property TYPE $parentObj]
###   if { $parentType ne "hier" } {
###      puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
###      return
###   }
### 
###   # Save current instance; Restore later
###   set oldCurInst [current_bd_instance .]
### 
###   # Set parent object as current
###   current_bd_instance $parentObj
### 
### 
###   # Create interface ports
###   set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
###   set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]
###   set fmc_imageon_iic [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 fmc_imageon_iic ]
### 
###   # Create ports
###   set fmc_imageon_hdmii_clk [ create_bd_port -dir I -type clk fmc_imageon_hdmii_clk ]
###   set_property -dict [ list CONFIG.FREQ_HZ {148500000}  ] $fmc_imageon_hdmii_clk
###   set fmc_imageon_hdmii_data [ create_bd_port -dir I -from 15 -to 0 fmc_imageon_hdmii_data ]
###   set fmc_imageon_iic_rst_b [ create_bd_port -dir O -from 0 -to 0 fmc_imageon_iic_rst_b ]
###   set hdmio_clk [ create_bd_port -dir O hdmio_clk ]
###   set hdmio_data [ create_bd_port -dir O -from 15 -to 0 hdmio_data ]
###   set hdmio_de [ create_bd_port -dir O hdmio_de ]
###   set hdmio_hsync [ create_bd_port -dir O hdmio_hsync ]
###   set hdmio_int_b [ create_bd_port -dir I -type intr hdmio_int_b ]
###   set_property -dict [ list CONFIG.SENSITIVITY {LEVEL_LOW}  ] $hdmio_int_b
###   set hdmio_vsync [ create_bd_port -dir O hdmio_vsync ]
###   set video_clk [ create_bd_port -dir I -type clk video_clk ]
###   set_property -dict [ list CONFIG.FREQ_HZ {148500000}  ] $video_clk
### 
###   # Create instance: EMIO_GPIO
###   create_hier_cell_EMIO_GPIO [current_bd_instance .] EMIO_GPIO
###   
###   # Create instance: Fsync_Select
###   create_hier_cell_Fsync_Select [current_bd_instance .] Fsync_Select
### 
###   # Create instance: PERF_MON_HP0_HP2, and set properties
###   set PERF_MON_HP0_HP2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_perf_mon:5.0 PERF_MON_HP0_HP2 ]
###   set_property -dict [ list CONFIG.C_NUM_MONITOR_SLOTS {2} CONFIG.C_NUM_OF_COUNTERS {4} CONFIG.C_SLOT_0_AXI_PROTOCOL {AXI3} CONFIG.C_SLOT_1_AXI_PROTOCOL {AXI3}  ] $PERF_MON_HP0_HP2
### 
###   # Create instance: PL_PS_Interrupts
###   create_hier_cell_PL_PS_Interrupts [current_bd_instance .] PL_PS_Interrupts
### 
###   # Create instance: Video_Capture
###   create_hier_cell_Video_Capture [current_bd_instance .] Video_Capture
### 
###   # Create instance: Video_Display
###   create_hier_cell_Video_Display [current_bd_instance .] Video_Display
### 
###   # Create instance: Video_Processing
###   create_hier_cell_Video_Processing [current_bd_instance .] Video_Processing
### 
###   # Create instance: axi4_gp0, and set properties
###   set axi4_gp0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi4_gp0 ]
###   set_property -dict [ list CONFIG.M06_HAS_REGSLICE {1} CONFIG.NUM_MI {9}  ] $axi4_gp0
### 
###   # Create instance: axi4_hp0, and set properties
###   set axi4_hp0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi4_hp0 ]
###   set_property -dict [ list CONFIG.ENABLE_ADVANCED_OPTIONS {1} CONFIG.M00_HAS_DATA_FIFO {2} CONFIG.M00_HAS_REGSLICE {1} CONFIG.NUM_MI {1} CONFIG.NUM_SI {2} CONFIG.S00_HAS_DATA_FIFO {2} CONFIG.S00_HAS_REGSLICE {1} CONFIG.S01_HAS_DATA_FIFO {2} CONFIG.S01_HAS_REGSLICE {1} CONFIG.STRATEGY {2}  ] $axi4_hp0
### 
###   # Create instance: axi4_hp2, and set properties
###   set axi4_hp2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi4_hp2 ]
###   set_property -dict [ list CONFIG.ENABLE_ADVANCED_OPTIONS {1} CONFIG.ENABLE_PROTOCOL_CHECKERS {0} CONFIG.M00_HAS_DATA_FIFO {2} CONFIG.M00_HAS_REGSLICE {1} CONFIG.NUM_MI {1} CONFIG.NUM_SI {2} CONFIG.S00_HAS_DATA_FIFO {2} CONFIG.S00_HAS_REGSLICE {1} CONFIG.S01_HAS_DATA_FIFO {2} CONFIG.S01_HAS_REGSLICE {1} CONFIG.STRATEGY {2} CONFIG.XBAR_DATA_WIDTH {64}  ] $axi4_hp2
### 
###   # Create instance: clk_wiz_1, and set properties
###   set clk_wiz_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.1 clk_wiz_1 ]
###   set_property -dict [ list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {75.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {150.000} CONFIG.CLKOUT2_USED {true} CONFIG.PRIM_SOURCE {No_buffer} CONFIG.USE_INCLK_SWITCHOVER {false} CONFIG.USE_RESET {false}  ] $clk_wiz_1
### 
###   # Create instance: proc_sys_reset_1, and set properties
###   set proc_sys_reset_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_1 ]
### 
###   # Create instance: processing_system7_1, and set properties
###   set processing_system7_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_1 ]
###   set_property -dict [ list CONFIG.PCW_CAN0_PERIPHERAL_ENABLE {0} CONFIG.PCW_EN_CLK0_PORT {1} CONFIG.PCW_EN_CLKTRIG0_PORT {0} CONFIG.PCW_EN_EMIO_GPIO {1} CONFIG.PCW_EN_RST0_PORT {1} CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1} CONFIG.PCW_GPIO_EMIO_GPIO_IO {8} CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {1} CONFIG.PCW_IRQ_F2P_INTR {1} CONFIG.PCW_NUM_F2P_INTR_INPUTS {6} CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_USE_M_AXI_GP0 {1} CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_USE_S_AXI_HP1 {0} CONFIG.PCW_USE_S_AXI_HP2 {1} CONFIG.preset {ZC702*}  ] $processing_system7_1
### 
###   # Create interface connections
###   connect_bd_intf_net -intf_net axi4_gp0_m08_axi [get_bd_intf_pins PERF_MON_HP0_HP2/S_AXI] [get_bd_intf_pins axi4_gp0/M08_AXI]
###   connect_bd_intf_net -intf_net axi4_lite_m05_axi [get_bd_intf_pins Video_Display/LOGICVC_CTRL] [get_bd_intf_pins axi4_gp0/M05_AXI]
###   connect_bd_intf_net -intf_net axi4_lite_m06_axi [get_bd_intf_pins Video_Processing/FILTER_ENGINE_CTRL] [get_bd_intf_pins axi4_gp0/M06_AXI]
###   connect_bd_intf_net -intf_net axi4_lite_m07_axi [get_bd_intf_pins Video_Processing/FILTER_VDMA_CTRL] [get_bd_intf_pins axi4_gp0/M07_AXI]
###   connect_bd_intf_net -intf_net axi_interconnect_1_m00_axi [get_bd_intf_pins axi4_hp0/M00_AXI] [get_bd_intf_pins processing_system7_1/S_AXI_HP0]
### connect_bd_intf_net -intf_net axi_interconnect_1_m00_axi [get_bd_intf_pins PERF_MON_HP0_HP2/SLOT_0_AXI] [get_bd_intf_pins axi4_hp0/M00_AXI]
###   connect_bd_intf_net -intf_net axi_interconnect_2_m00_axi [get_bd_intf_pins Video_Capture/VTC_CTRL] [get_bd_intf_pins axi4_gp0/M00_AXI]
###   connect_bd_intf_net -intf_net axi_interconnect_2_m01_axi [get_bd_intf_pins Video_Capture/TPG_VDMA_CTRL] [get_bd_intf_pins axi4_gp0/M01_AXI]
###   connect_bd_intf_net -intf_net axi_interconnect_2_m02_axi [get_bd_intf_pins Video_Capture/CRESAMPLE_CTRL] [get_bd_intf_pins axi4_gp0/M02_AXI]
###   connect_bd_intf_net -intf_net axi_interconnect_2_m03_axi [get_bd_intf_pins Video_Capture/YUV2RGB_CTRL] [get_bd_intf_pins axi4_gp0/M03_AXI]
###   connect_bd_intf_net -intf_net axi_interconnect_2_m04_axi [get_bd_intf_pins Video_Capture/TPG_CTRL] [get_bd_intf_pins axi4_gp0/M04_AXI]
###   connect_bd_intf_net -intf_net axi_interconnect_3_m00_axi [get_bd_intf_pins axi4_hp2/M00_AXI] [get_bd_intf_pins processing_system7_1/S_AXI_HP2]
### connect_bd_intf_net -intf_net axi_interconnect_3_m00_axi [get_bd_intf_pins PERF_MON_HP0_HP2/SLOT_1_AXI] [get_bd_intf_pins axi4_hp2/M00_AXI]
###   connect_bd_intf_net -intf_net axi_vdma_1_m_axi_s2mm [get_bd_intf_pins Video_Capture/M_AXI_S2MM] [get_bd_intf_pins axi4_hp0/S00_AXI]
###   connect_bd_intf_net -intf_net processing_system7_1_ddr [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_1/DDR]
###   connect_bd_intf_net -intf_net processing_system7_1_fixed_io [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_1/FIXED_IO]
###   connect_bd_intf_net -intf_net processing_system7_1_iic_1 [get_bd_intf_ports fmc_imageon_iic] [get_bd_intf_pins processing_system7_1/IIC_1]
###   connect_bd_intf_net -intf_net s00_axi_1 [get_bd_intf_pins axi4_gp0/S00_AXI] [get_bd_intf_pins processing_system7_1/M_AXI_GP0]
###   connect_bd_intf_net -intf_net s00_axi_2 [get_bd_intf_pins Video_Processing/M_AXI_MM2S] [get_bd_intf_pins axi4_hp2/S00_AXI]
###   connect_bd_intf_net -intf_net s01_axi_1 [get_bd_intf_pins Video_Display/M_AXI_MM2S] [get_bd_intf_pins axi4_hp0/S01_AXI]
###   connect_bd_intf_net -intf_net s01_axi_2 [get_bd_intf_pins Video_Processing/M_AXI_S2MM] [get_bd_intf_pins axi4_hp2/S01_AXI]
### 
###   # Create port connections
###   connect_bd_net -net Op1 [get_bd_ports hdmio_int_b] [get_bd_pins PL_PS_Interrupts/hdmio_int]
###   connect_bd_net -net ext_fsync_out_net [get_bd_pins EMIO_GPIO/ext_fsync] [get_bd_pins Fsync_Select/fsync_in_src1]
###   connect_bd_net -net axi_vdma_1_s2mm_fsync_out [get_bd_pins Video_Capture/s2mm_fsync_out] [get_bd_pins Fsync_Select/fsync_in_src2]
###   connect_bd_net -net fsync_out_net [get_bd_pins Fsync_Select/fsync_out] [get_bd_pins Video_Processing/fsync_in] [get_bd_pins Video_Display/fsync_in]
###   connect_bd_net -net axi_vdma_1_s2mm_introut [get_bd_pins PL_PS_Interrupts/tpg_vdma_s2mm_int] [get_bd_pins Video_Capture/s2mm_int]
###   connect_bd_net -net axi_vdma_2_mm2s_introut [get_bd_pins PL_PS_Interrupts/filter_vdma_mm2s_int] [get_bd_pins Video_Processing/mm2s_int]
###   connect_bd_net -net axi_vdma_2_s2mm_introut [get_bd_pins PL_PS_Interrupts/filter_vdma_s2mm_int] [get_bd_pins Video_Processing/s2mm_int]
###   connect_bd_net -net binary_to_grey_1_grey [get_bd_pins Video_Capture/s2mm_frame_ptr_in] [get_bd_pins Video_Display/mm2s_frame_ptr_out] [get_bd_pins Video_Processing/s2mm_frame_ptr_in]
###   connect_bd_net -net clk_1 [get_bd_ports fmc_imageon_hdmii_clk] [get_bd_pins Video_Capture/hdmii_clk]
###   connect_bd_net -net clk_150mhz [get_bd_pins PERF_MON_HP0_HP2/core_aclk] [get_bd_pins PERF_MON_HP0_HP2/slot_0_axi_aclk] [get_bd_pins PERF_MON_HP0_HP2/slot_1_axi_aclk] [get_bd_pins Video_Capture/clk_150mhz] [get_bd_pins Video_Display/clk_150mhz] [get_bd_pins Video_Processing/clk_150mhz] [get_bd_pins axi4_gp0/M06_ACLK] [get_bd_pins axi4_hp0/ACLK] [get_bd_pins axi4_hp0/M00_ACLK] [get_bd_pins axi4_hp0/S00_ACLK] [get_bd_pins axi4_hp0/S01_ACLK] [get_bd_pins axi4_hp2/ACLK] [get_bd_pins axi4_hp2/M00_ACLK] [get_bd_pins axi4_hp2/S00_ACLK] [get_bd_pins axi4_hp2/S01_ACLK] [get_bd_pins clk_wiz_1/clk_out2] [get_bd_pins processing_system7_1/S_AXI_HP0_ACLK] [get_bd_pins processing_system7_1/S_AXI_HP2_ACLK] [get_bd_pins Fsync_Select/clk_150mhz]
###   connect_bd_net -net clk_75mhz [get_bd_pins PERF_MON_HP0_HP2/s_axi_aclk] [get_bd_pins Video_Capture/clk_75mhz] [get_bd_pins Video_Display/clk_75mhz] [get_bd_pins Video_Processing/clk_75mhz] [get_bd_pins axi4_gp0/ACLK] [get_bd_pins axi4_gp0/M00_ACLK] [get_bd_pins axi4_gp0/M01_ACLK] [get_bd_pins axi4_gp0/M02_ACLK] [get_bd_pins axi4_gp0/M03_ACLK] [get_bd_pins axi4_gp0/M04_ACLK] [get_bd_pins axi4_gp0/M05_ACLK] [get_bd_pins axi4_gp0/M07_ACLK] [get_bd_pins axi4_gp0/M08_ACLK] [get_bd_pins axi4_gp0/S00_ACLK] [get_bd_pins clk_wiz_1/clk_out1] [get_bd_pins proc_sys_reset_1/slowest_sync_clk] [get_bd_pins processing_system7_1/M_AXI_GP0_ACLK]
###   connect_bd_net -net clk_wiz_1_locked [get_bd_pins clk_wiz_1/locked] [get_bd_pins proc_sys_reset_1/dcm_locked]
###   connect_bd_net -net filter_rst_dout [get_bd_pins EMIO_GPIO/filter_rst] [get_bd_pins Video_Processing/filter_rst]
###   connect_bd_net -net in4_1 [get_bd_pins PL_PS_Interrupts/filter_int] [get_bd_pins Video_Processing/filter_int]
###   connect_bd_net -net io_hdmii_video_1 [get_bd_ports fmc_imageon_hdmii_data] [get_bd_pins Video_Capture/hdmii_data]
###   connect_bd_net -net logicvc_1_blank_o [get_bd_ports hdmio_de] [get_bd_pins Video_Display/hdmio_de]
###   connect_bd_net -net logicvc_1_d_pix_o [get_bd_ports hdmio_data] [get_bd_pins Video_Display/hdmio_data]
###   connect_bd_net -net logicvc_1_hsync_o [get_bd_ports hdmio_hsync] [get_bd_pins Video_Display/hdmio_hsync]
###   connect_bd_net -net logicvc_1_interrupt [get_bd_pins PL_PS_Interrupts/logicvc_int] [get_bd_pins Video_Display/logicvc_int]
###   connect_bd_net -net logicvc_1_pix_clk_o [get_bd_ports hdmio_clk] [get_bd_pins Video_Display/hdmio_clk]
###   connect_bd_net -net logicvc_1_vsync_o [get_bd_ports hdmio_vsync] [get_bd_pins Video_Display/hdmio_vsync]
###   connect_bd_net -net proc_sys_reset_1_bus_struct_reset [get_bd_pins Video_Capture/vid_in_rst] [get_bd_pins Video_Display/logicvc_rst] [get_bd_pins proc_sys_reset_1/bus_struct_reset]
###   connect_bd_net -net proc_sys_reset_1_interconnect_aresetn [get_bd_pins PERF_MON_HP0_HP2/core_aresetn] [get_bd_pins PERF_MON_HP0_HP2/s_axi_aresetn] [get_bd_pins PERF_MON_HP0_HP2/slot_0_axi_aresetn] [get_bd_pins PERF_MON_HP0_HP2/slot_1_axi_aresetn] [get_bd_pins Video_Capture/aresetn] [get_bd_pins Video_Display/aresetn] [get_bd_pins Video_Processing/aresetn] [get_bd_pins axi4_gp0/ARESETN] [get_bd_pins axi4_gp0/M00_ARESETN] [get_bd_pins axi4_gp0/M01_ARESETN] [get_bd_pins axi4_gp0/M02_ARESETN] [get_bd_pins axi4_gp0/M03_ARESETN] [get_bd_pins axi4_gp0/M04_ARESETN] [get_bd_pins axi4_gp0/M05_ARESETN] [get_bd_pins axi4_gp0/M06_ARESETN] [get_bd_pins axi4_gp0/M07_ARESETN] [get_bd_pins axi4_gp0/M08_ARESETN] [get_bd_pins axi4_gp0/S00_ARESETN] [get_bd_pins axi4_hp0/ARESETN] [get_bd_pins axi4_hp0/M00_ARESETN] [get_bd_pins axi4_hp0/S00_ARESETN] [get_bd_pins axi4_hp0/S01_ARESETN] [get_bd_pins axi4_hp2/ARESETN] [get_bd_pins axi4_hp2/M00_ARESETN] [get_bd_pins axi4_hp2/S00_ARESETN] [get_bd_pins axi4_hp2/S01_ARESETN] [get_bd_pins proc_sys_reset_1/interconnect_aresetn]
###   connect_bd_net -net processing_system7_1_fclk_clk0 [get_bd_pins clk_wiz_1/clk_in1] [get_bd_pins processing_system7_1/FCLK_CLK0]
###   connect_bd_net -net processing_system7_1_fclk_reset0_n [get_bd_pins proc_sys_reset_1/ext_reset_in] [get_bd_pins processing_system7_1/FCLK_RESET0_N]
###   connect_bd_net -net processing_system7_1_gpio_o [get_bd_pins EMIO_GPIO/ps_gpio] [get_bd_pins processing_system7_1/GPIO_O]
###   connect_bd_net -net tpg_rst1_dout [get_bd_ports fmc_imageon_iic_rst_b] [get_bd_pins EMIO_GPIO/iic_rst_b]
###   connect_bd_net -net tpg_vdma_s2mm_frame_ptr_out [get_bd_pins Video_Capture/s2mm_frame_ptr_out] [get_bd_pins Video_Processing/mm2s_frame_ptr_in]
###   connect_bd_net -net vid_in_reset_dout [get_bd_pins EMIO_GPIO/vid_in_rst] [get_bd_pins Video_Capture/vid_in_rst2]
###   connect_bd_net -net video_clk_1 [get_bd_ports video_clk] [get_bd_pins Video_Capture/video_clk] [get_bd_pins Video_Display/video_clk]
###   connect_bd_net -net video_sel_dout [get_bd_pins EMIO_GPIO/video_sel] [get_bd_pins Video_Capture/video_sel]
###   connect_bd_net -net xlconcat_3_dout [get_bd_pins PL_PS_Interrupts/int_out] [get_bd_pins processing_system7_1/IRQ_F2P]
### 
###   # Create address segments
###   create_bd_addr_seg -range 0x10000 -offset 0x40080000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs Video_Capture/TPG_0/ctrl/Reg] SEG1
###   create_bd_addr_seg -range 0x10000 -offset 0x40090000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs Video_Capture/TPG_VDMA/S_AXI_LITE/Reg] SEG2
###   create_bd_addr_seg -range 0x10000 -offset 0x40040000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs Video_Capture/CRESAMPLE_0/ctrl/Reg] SEG3
###   create_bd_addr_seg -range 0x10000 -offset 0x40070000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs Video_Capture/VTC_0/ctrl/Reg] SEG4
###   create_bd_addr_seg -range 0x10000 -offset 0x400B0000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs Video_Processing/FILTER_VDMA/S_AXI_LITE/Reg] SEG5
###   create_bd_addr_seg -range 0x10000 -offset 0x40050000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs Video_Capture/YUV2RGB_0/ctrl/Reg] SEG6
###   create_bd_addr_seg -range 0x10000 -offset 0x40030000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs Video_Display/LOGICVC_0/s_axi/Reg] SEG7
###   create_bd_addr_seg -range 0x10000 -offset 0x400D0000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs Video_Processing/FILTER_ENGINE/S_AXI_CONTROL_BUS/Reg] SEG8
###   create_bd_addr_seg -range 0x10000 -offset 0x400F0000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs PERF_MON_HP0_HP2/S_AXI/Reg] SEG9
###   create_bd_addr_seg -range 0x10000000 -offset 0x30000000 [get_bd_addr_spaces Video_Capture/TPG_VDMA/Data_S2MM] [get_bd_addr_segs processing_system7_1/S_AXI_HP0/HP0_DDR_LOWOCM] SEG1
###   create_bd_addr_seg -range 0x10000000 -offset 0x30000000 [get_bd_addr_spaces Video_Display/LOGICVC_0/videoData] [get_bd_addr_segs processing_system7_1/S_AXI_HP0/HP0_DDR_LOWOCM] SEG1
###   create_bd_addr_seg -range 0x10000000 -offset 0x30000000 [get_bd_addr_spaces Video_Processing/FILTER_VDMA/Data_MM2S] [get_bd_addr_segs processing_system7_1/S_AXI_HP2/HP2_DDR_LOWOCM] SEG1
###   create_bd_addr_seg -range 0x10000000 -offset 0x30000000 [get_bd_addr_spaces Video_Processing/FILTER_VDMA/Data_S2MM] [get_bd_addr_segs processing_system7_1/S_AXI_HP2/HP2_DDR_LOWOCM] SEG2
###   
### 
###   # Restore current instance
###   current_bd_instance $oldCurInst
### 
###   save_bd_design
### }
### create_root_design ""
WARNING: [BD 41-1306] The connection to interface pin /Video_Capture/HDMI_IN/video_de is being overridden by the user. This pin will not be connected as a part of interface connection VID_IO_OUT
WARNING: [BD 41-1306] The connection to interface pin /Video_Capture/VTC_0/active_video_in is being overridden by the user. This pin will not be connected as a part of interface connection vtiming_in
WARNING: [BD 41-1306] The connection to interface pin /Video_Capture/HDMI_IN/video_hblank is being overridden by the user. This pin will not be connected as a part of interface connection VID_IO_OUT
WARNING: [BD 41-1306] The connection to interface pin /Video_Capture/VTC_0/hblank_in is being overridden by the user. This pin will not be connected as a part of interface connection vtiming_in
WARNING: [BD 41-1306] The connection to interface pin /Video_Capture/HDMI_IN/video_vblank is being overridden by the user. This pin will not be connected as a part of interface connection VID_IO_OUT
WARNING: [BD 41-1306] The connection to interface pin /Video_Capture/VTC_0/vblank_in is being overridden by the user. This pin will not be connected as a part of interface connection vtiming_in
WARNING: [BD 41-1306] The connection to interface pin /Video_Capture/HDMI_IN/video_data is being overridden by the user. This pin will not be connected as a part of interface connection VID_IO_OUT
WARNING: [BD 41-1306] The connection to interface pin /Video_Capture/VID_IN_AXI4S/vid_data is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
WARNING: [BD 41-1306] The connection to interface pin /Video_Capture/HDMI_IN/io_hdmii_video is being overridden by the user. This pin will not be connected as a part of interface connection HDMI_IN
WARNING: [BD 41-1306] The connection to interface pin /Video_Capture/VTC_0/active_video_out is being overridden by the user. This pin will not be connected as a part of interface connection vtiming_out
WARNING: [BD 41-1306] The connection to interface pin /Video_Capture/VTC_0/hsync_out is being overridden by the user. This pin will not be connected as a part of interface connection vtiming_out
WARNING: [BD 41-1306] The connection to interface pin /Video_Capture/VTC_0/vsync_out is being overridden by the user. This pin will not be connected as a part of interface connection vtiming_out
WARNING: [BD 41-1306] The connection to interface pin /Video_Capture/VID_IN_AXI4S/vid_active_video is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
WARNING: [BD 41-1306] The connection to interface pin /Video_Capture/VID_IN_AXI4S/vid_hblank is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
WARNING: [BD 41-1306] The connection to interface pin /Video_Capture/VID_IN_AXI4S/vid_hsync is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
WARNING: [BD 41-1306] The connection to interface pin /Video_Capture/VID_IN_AXI4S/vid_vblank is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
WARNING: [BD 41-1306] The connection to interface pin /Video_Capture/VID_IN_AXI4S/vid_vsync is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
INFO: [Common 17-14] Message 'IP_Flow 19-4322' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [BD 41-1306] The connection to interface pin /Video_Processing/FILTER_ENGINE/INPUT_STREAM_TDEST is being overridden by the user. This pin will not be connected as a part of interface connection INPUT_STREAM
WARNING: [BD 41-1306] The connection to interface pin /Video_Processing/FILTER_ENGINE/INPUT_STREAM_TSTRB is being overridden by the user. This pin will not be connected as a part of interface connection INPUT_STREAM
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
CRITICAL WARNING: [BD 41-737] Cannot set the parameter PCW_NUM_F2P_INTR_INPUTS on /processing_system7_1. It is read-only.
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_1/GPIO_O is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
Wrote  : </home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/system_top.bd> 
## regenerate_bd_layout
## save_bd_design
Wrote  : </home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/system_top.bd> 
## validate_bd_design
CRITICAL WARNING: [BD 41-1178] The design is using an old version of the following IPs. It is recommended that you upgrade these cells to their latest version: 
/Fsync_Select/fsync_util_vector_logic_1
/Fsync_Select/fsync_util_vector_logic_2
/PL_PS_Interrupts/util_vector_logic_1
/PL_PS_Interrupts/xlconcat_INTR
/Video_Capture/vid_in_rst/logic_one
/Video_Capture/vid_in_rst/util_reduced_logic_1
/Video_Capture/vid_in_rst/xlconcat_2
/Video_Display/vbuff
/Video_Display/zero_1bit
/Video_Display/zero_d_pix_i
/Video_Display/zero_gpi
/Video_Processing/filter_rst/filter_util_reduced_logic
/Video_Processing/filter_rst/filter_xlconcat
/Video_Processing/filter_rst/logic_one
/Video_Processing/zero_tdest
/Video_Processing/zero_tstrb

CRITICAL WARNING: [BD 41-1367] The port name 'const' of cell '/Video_Capture/vid_in_rst/logic_one' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'const' of cell '/Video_Display/zero_1bit' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'const' of cell '/Video_Display/zero_d_pix_i' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'const' of cell '/Video_Display/zero_gpi' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'const' of cell '/Video_Processing/filter_rst/logic_one' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'const' of cell '/Video_Processing/zero_tdest' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'const' of cell '/Video_Processing/zero_tstrb' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'm_video_format' of cell '/Video_Capture/TPG_0' is ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Capture/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Processing/FILTER_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'm_video_format' of cell '/Video_Capture/TPG_0' is ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Capture/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Processing/FILTER_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Capture/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Processing/FILTER_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Capture/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Processing/FILTER_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Capture/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Processing/FILTER_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Capture/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Processing/FILTER_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Capture/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Processing/FILTER_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Capture/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Processing/FILTER_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'm_video_format' of cell '/Video_Capture/TPG_0' is ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Capture/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Processing/FILTER_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Capture/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Processing/FILTER_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Capture/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'm_video_format' of cell '/Video_Capture/TPG_0' is ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Processing/FILTER_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Capture/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Processing/FILTER_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Capture/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Processing/FILTER_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Capture/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Processing/FILTER_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Capture/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/Video_Processing/FILTER_VDMA' with propgated value(32). Command ignored
INFO: [xilinx.com:ip:axi_vdma:6.2-17] /Video_Capture/TPG_VDMA 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.2-15] /Video_Processing/FILTER_VDMA 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/Fsync_Select/async_util_flipflop_1/Rst
/Fsync_Select/async_util_flipflop_1/Set
/Fsync_Select/async_util_flipflop_1/CE
/Fsync_Select/async_util_flipflop_2/Rst
/Fsync_Select/async_util_flipflop_2/Set
/Fsync_Select/async_util_flipflop_2/CE
/Fsync_Select/fsync_util_flipflop_1/Rst
/Fsync_Select/fsync_util_flipflop_1/Set
/Fsync_Select/fsync_util_flipflop_1/CE

validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1278.461 ; gain = 0.000 ; free physical = 10261 ; free virtual = 21103
## add_files -fileset sources_1 -norecurse $hdl_dir/${bd_name}_wrapper.v
## add_files -fileset constrs_1 -norecurse $constrs_dir/$bd_name.xdc
## update_compile_order -fileset sources_1
## update_compile_order -fileset sim_1
## save_bd_design
Wrote  : </home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/system_top.bd> 
# reset_run impl_1
# reset_run synth_1
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter inferDynamicSrl false"
# set_property STEPS.SYNTH_DESIGN.ARGS.NO_LC true [get_runs synth_1]
# set_property STEPS.SYNTH_DESIGN.ARGS.FSM_EXTRACTION sequential [get_runs synth_1]
# set_property STEPS.SYNTH_DESIGN.ARGS.RESOURCE_SHARING off [get_runs synth_1]
# set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# set_property strategy Performance_Explore [get_runs impl_1]
# launch_runs synth_1
INFO: [BD 41-1662] The design 'system_top.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/Fsync_Select/async_util_flipflop_1/Rst
/Fsync_Select/async_util_flipflop_1/Set
/Fsync_Select/async_util_flipflop_1/CE
/Fsync_Select/async_util_flipflop_2/Rst
/Fsync_Select/async_util_flipflop_2/Set
/Fsync_Select/async_util_flipflop_2/CE
/Fsync_Select/fsync_util_flipflop_1/Rst
/Fsync_Select/fsync_util_flipflop_1/Set
/Fsync_Select/fsync_util_flipflop_1/CE

WARNING: [BD 41-236] Width mismatch when connecting port: '/Video_Display/M_AXI_MM2S_awlock'(1) to net 's01_axi_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-236] Width mismatch when connecting port: '/Video_Display/M_AXI_MM2S_arlock'(1) to net 's01_axi_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp0/xbar/s_axi_awid'(2) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp0/s01_couplers/M_AXI_bid'(1) to net 's01_couplers_to_xbar_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp0/s01_couplers/M_AXI_rid'(1) to net 's01_couplers_to_xbar_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp0/xbar/s_axi_arid'(2) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_m00_axi_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp0/M00_AXI_bid'(2) to net 'axi_interconnect_1_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/PERF_MON_HP0_HP2/slot_0_axi_bid'(2) to net 'axi_interconnect_1_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_m00_axi_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp0/M00_AXI_rid'(2) to net 'axi_interconnect_1_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/PERF_MON_HP0_HP2/slot_0_axi_rid'(2) to net 'axi_interconnect_1_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_m00_axi_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_HP2_AWID'(6) to net 'axi_interconnect_3_m00_axi_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp2/M00_AXI_bid'(1) to net 'axi_interconnect_3_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/PERF_MON_HP0_HP2/slot_1_axi_bid'(1) to net 'axi_interconnect_3_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_HP2_WID'(6) to net 'axi_interconnect_3_m00_axi_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp2/M00_AXI_rid'(1) to net 'axi_interconnect_3_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/PERF_MON_HP0_HP2/slot_1_axi_rid'(1) to net 'axi_interconnect_3_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_HP2_ARID'(6) to net 'axi_interconnect_3_m00_axi_ARID'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v
Verilog Output written to : /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top_wrapper.v
Wrote  : </home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/system_top.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_filter_rst_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block EMIO_GPIO/filter_rst .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_iic_rst_b_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block EMIO_GPIO/iic_rst_b .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_vid_in_rst_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block EMIO_GPIO/vid_in_rst .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_video_sel_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block EMIO_GPIO/video_sel .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_ext_fsync_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block EMIO_GPIO/ext_fsync .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_async_util_flipflop_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_async_util_flipflop_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Fsync_Select/async_util_flipflop_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_async_util_flipflop_2_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_async_util_flipflop_2_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Fsync_Select/async_util_flipflop_2 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_fsync_util_flipflop_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_fsync_util_flipflop_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Fsync_Select/fsync_util_flipflop_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_fsync_util_vector_logic_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_fsync_util_vector_logic_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Fsync_Select/fsync_util_vector_logic_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_fsync_util_vector_logic_2_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_fsync_util_vector_logic_2_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Fsync_Select/fsync_util_vector_logic_2 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_PERF_MON_HP0_HP2_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block PERF_MON_HP0_HP2 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_util_vector_logic_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_util_vector_logic_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block PL_PS_Interrupts/util_vector_logic_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_xlconcat_INTR_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block PL_PS_Interrupts/xlconcat_INTR .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_CRESAMPLE_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_CRESAMPLE_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
WARNING: [IP_Flow 19-650] IP license key 'v_cresample@2013.03' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'v_cresample@2013.03' is enabled with a Design_Linking license.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/CRESAMPLE_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_HDMI_IN_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_HDMI_IN_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/HDMI_IN .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_TPG_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_TPG_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/TPG_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_TPG_VDMA_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/TPG_VDMA .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_VIDEO_MUX_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_VIDEO_MUX_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/VIDEO_MUX_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_VID_IN_AXI4S_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/VID_IN_AXI4S .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_VTC_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_VTC_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/VTC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_YUV2RGB_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_YUV2RGB_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/YUV2RGB_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_axis_subset_converter_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/axis_subset_converter_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_logic_one_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/vid_in_rst/logic_one .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_tpg_util_flipflop_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_tpg_util_flipflop_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/vid_in_rst/tpg_util_flipflop_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_util_reduced_logic_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_util_reduced_logic_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/vid_in_rst/util_reduced_logic_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_xlconcat_2_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/vid_in_rst/xlconcat_2 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_LOGICVC_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_LOGICVC_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Display/LOGICVC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_binary_to_grey_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Display/binary_to_grey_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_vbuff_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Display/vbuff .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_xlslice_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Display/xlslice_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_zero_1bit_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Display/zero_1bit .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_zero_d_pix_i_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Display/zero_d_pix_i .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_zero_gpi_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Display/zero_gpi .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_FILTER_ENGINE_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Processing/FILTER_ENGINE .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_FILTER_VDMA_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Processing/FILTER_VDMA .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_filter_util_flipflop_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_filter_util_flipflop_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Processing/filter_rst/filter_util_flipflop .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_filter_util_reduced_logic_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_filter_util_reduced_logic_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Processing/filter_rst/filter_util_reduced_logic .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_filter_xlconcat_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Processing/filter_rst/filter_xlconcat .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_logic_one_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Processing/filter_rst/logic_one .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_zero_tdest_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Processing/zero_tdest .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_zero_tstrb_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Processing/zero_tstrb .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_gp0/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_xbar_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_hp0/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_xbar_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_hp2/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_clk_wiz_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_top_clk_wiz_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_proc_sys_reset_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_proc_sys_reset_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_top_proc_sys_reset_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_processing_system7_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_m06_regslice_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_gp0/m06_couplers/m06_regslice .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_s00_regslice_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_hp0/s00_couplers/s00_regslice .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_s00_data_fifo_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_hp0/s00_couplers/s00_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_s01_regslice_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_hp0/s01_couplers/s01_regslice .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_s01_data_fifo_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_hp0/s01_couplers/s01_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_m00_data_fifo_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_hp0/m00_couplers/m00_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_m00_regslice_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_hp0/m00_couplers/m00_regslice .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_s00_regslice_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_hp2/s00_couplers/s00_regslice .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_s00_data_fifo_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_hp2/s00_couplers/s00_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_s01_regslice_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_hp2/s01_couplers/s01_regslice .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_s01_data_fifo_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_hp2/s01_couplers/s01_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_m00_data_fifo_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_hp2/m00_couplers/m00_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_m00_regslice_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_hp2/m00_couplers/m00_regslice .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_gp0/m06_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_gp0/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_hp0/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_hp2/m00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hw_handoff/system_top.hwh
Generated Block Design Tcl file /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hw_handoff/system_top_bd.tcl
Generated Hardware Definition File /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.hwdef
INFO: [BD 41-1662] The design 'system_top.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/Fsync_Select/async_util_flipflop_1/Rst
/Fsync_Select/async_util_flipflop_1/Set
/Fsync_Select/async_util_flipflop_1/CE
/Fsync_Select/async_util_flipflop_2/Rst
/Fsync_Select/async_util_flipflop_2/Set
/Fsync_Select/async_util_flipflop_2/CE
/Fsync_Select/fsync_util_flipflop_1/Rst
/Fsync_Select/fsync_util_flipflop_1/Set
/Fsync_Select/fsync_util_flipflop_1/CE

WARNING: [BD 41-236] Width mismatch when connecting port: '/Video_Display/M_AXI_MM2S_awlock'(1) to net 's01_axi_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-236] Width mismatch when connecting port: '/Video_Display/M_AXI_MM2S_arlock'(1) to net 's01_axi_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp0/xbar/s_axi_awid'(2) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp0/s01_couplers/M_AXI_bid'(1) to net 's01_couplers_to_xbar_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp0/s01_couplers/M_AXI_rid'(1) to net 's01_couplers_to_xbar_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp0/xbar/s_axi_arid'(2) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_m00_axi_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp0/M00_AXI_bid'(2) to net 'axi_interconnect_1_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/PERF_MON_HP0_HP2/slot_0_axi_bid'(2) to net 'axi_interconnect_1_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_m00_axi_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp0/M00_AXI_rid'(2) to net 'axi_interconnect_1_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/PERF_MON_HP0_HP2/slot_0_axi_rid'(2) to net 'axi_interconnect_1_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_m00_axi_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_HP2_AWID'(6) to net 'axi_interconnect_3_m00_axi_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp2/M00_AXI_bid'(1) to net 'axi_interconnect_3_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/PERF_MON_HP0_HP2/slot_1_axi_bid'(1) to net 'axi_interconnect_3_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_HP2_WID'(6) to net 'axi_interconnect_3_m00_axi_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp2/M00_AXI_rid'(1) to net 'axi_interconnect_3_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/PERF_MON_HP0_HP2/slot_1_axi_rid'(1) to net 'axi_interconnect_3_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_HP2_ARID'(6) to net 'axi_interconnect_3_m00_axi_ARID'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.v
Verilog Output written to : /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top_wrapper.v
Wrote  : </home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/system_top.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_filter_rst_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block EMIO_GPIO/filter_rst .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_iic_rst_b_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block EMIO_GPIO/iic_rst_b .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_vid_in_rst_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block EMIO_GPIO/vid_in_rst .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_video_sel_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block EMIO_GPIO/video_sel .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_ext_fsync_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block EMIO_GPIO/ext_fsync .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_async_util_flipflop_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Fsync_Select/async_util_flipflop_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_async_util_flipflop_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Fsync_Select/async_util_flipflop_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_fsync_util_flipflop_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Fsync_Select/fsync_util_flipflop_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_fsync_util_vector_logic_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Fsync_Select/fsync_util_vector_logic_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_fsync_util_vector_logic_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Fsync_Select/fsync_util_vector_logic_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_PERF_MON_HP0_HP2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block PERF_MON_HP0_HP2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_util_vector_logic_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block PL_PS_Interrupts/util_vector_logic_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_xlconcat_INTR_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block PL_PS_Interrupts/xlconcat_INTR .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_CRESAMPLE_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/CRESAMPLE_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_HDMI_IN_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/HDMI_IN .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_TPG_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/TPG_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_TPG_VDMA_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/TPG_VDMA .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_VIDEO_MUX_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/VIDEO_MUX_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_VID_IN_AXI4S_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/VID_IN_AXI4S .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_VTC_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/VTC_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_YUV2RGB_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/YUV2RGB_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_axis_subset_converter_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/axis_subset_converter_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_logic_one_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/vid_in_rst/logic_one .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_tpg_util_flipflop_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/vid_in_rst/tpg_util_flipflop_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_util_reduced_logic_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/vid_in_rst/util_reduced_logic_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_xlconcat_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Capture/vid_in_rst/xlconcat_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_LOGICVC_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Display/LOGICVC_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_binary_to_grey_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Display/binary_to_grey_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_vbuff_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Display/vbuff .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_xlslice_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Display/xlslice_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_zero_1bit_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Display/zero_1bit .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_zero_d_pix_i_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Display/zero_d_pix_i .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_zero_gpi_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Display/zero_gpi .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_FILTER_ENGINE_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Processing/FILTER_ENGINE .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_FILTER_VDMA_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Processing/FILTER_VDMA .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_filter_util_flipflop_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Video_Processing/filter_rst/filter_util_flipflop .
INFO: [Common 17-14] Message 'BD 41-1029' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_filter_util_reduced_logic_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_filter_xlconcat_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_logic_one_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_zero_tdest_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_zero_tstrb_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_xbar_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_xbar_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_xbar_2'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_clk_wiz_1_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_top_clk_wiz_1_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_top_clk_wiz_1_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_proc_sys_reset_1_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_top_proc_sys_reset_1_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_top_proc_sys_reset_1_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_processing_system7_1_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_m06_regslice_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_s00_regslice_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_s00_data_fifo_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_s01_regslice_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_s01_data_fifo_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_m00_data_fifo_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_m00_regslice_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_s00_regslice_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_s00_data_fifo_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_s01_regslice_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_s01_data_fifo_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_m00_data_fifo_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_m00_regslice_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_auto_cc_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_auto_pc_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_auto_pc_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_auto_pc_2'. Target already exists and is up to date.
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hw_handoff/system_top.hwh
Generated Block Design Tcl file /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hw_handoff/system_top_bd.tcl
Generated Hardware Definition File /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.srcs/sources_1/bd/system_top/hdl/system_top.hwdef
[Sat Sep 12 00:15:54 2015] Launched synth_1...
Run output will be captured here: /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/project/zc702.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1373.480 ; gain = 84.020 ; free physical = 10127 ; free virtual = 21005
# wait_on_run synth_1
[Sat Sep 12 00:15:55 2015] Waiting for synth_1 to finish...

*** Running vivado
    with args -log system_top_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source system_top_wrapper.tcl


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source system_top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/srcs/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.2/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:image_filter:1.0'. The one found in IP location '/home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/srcs/ip/xilinx_com_hls_image_filter_1_0_3' will take precedence over the same IP in locations: 
   /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/srcs/ip/xilinx_com_hls_image_filter_1_0_4
   /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/srcs/ip/xilinx_com_hls_image_filter_1_0_1
   /home/raph/TP_ZED/xapp1167/xapp1167_vivado/sw/acme/ipi_proj/srcs/ip/xilinx_com_hls_image_filter_1_0_2
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system_top.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_top_zero_tdest_0
system_top_logic_one_1
system_top_filter_xlconcat_0
system_top_filter_util_reduced_logic_0
system_top_zero_tstrb_0
system_top_zero_gpi_0
system_top_zero_d_pix_i_0
system_top_zero_1bit_0
system_top_fsync_util_vector_logic_2_0
system_top_fsync_util_vector_logic_1_0
system_top_xlconcat_2_0
system_top_util_vector_logic_1_0
system_top_vbuff_0
system_top_logic_one_0
system_top_util_reduced_logic_1_0
system_top_xlconcat_INTR_0

Command: synth_design -top system_top_wrapper -part xc7z020clg484-1 -fsm_extraction sequential -resource_sharing off -no_lc
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1039.238 ; gain = 236.594 ; free physical = 9850 ; free virtual = 20728
---------------------------------------------------------------------------------
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
1
INFO: [Common 17-83] Releasing license: Synthesis
6 Infos, 1 Warnings, 1 Critical Warnings and 1 Errors encountered.
synth_design failed
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-206] Exiting Vivado at Sat Sep 12 00:17:09 2015...
[Sat Sep 12 00:17:12 2015] Interrupt received
wait_on_run: Time (s): cpu = 00:00:00.07 ; elapsed = 00:01:17 . Memory (MB): peak = 1375.312 ; gain = 1.832 ; free physical = 10130 ; free virtual = 21008
INFO: [Common 17-344] 'wait_on_run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-206] Exiting Vivado at Sat Sep 12 00:17:12 2015...
