{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 07 17:28:44 2021 " "Info: Processing started: Wed Jul 07 17:28:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SP2_ACEX -c SP2_ACEX " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SP2_ACEX -c SP2_ACEX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "dcp:DECODE\|\$00055 " "Warning: Node \"dcp:DECODE\|\$00055\"" {  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 715 20 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1}  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 715 20 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "54 " "Warning: Found 54 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "\$00179 " "Info: Detected ripple clock \"\$00179\" as buffer" {  } { { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 1176 35 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\$00179" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "\$00173 " "Info: Detected ripple clock \"\$00173\" as buffer" {  } { { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 1123 26 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\$00173" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "\$00171 " "Info: Detected ripple clock \"\$00171\" as buffer" {  } { { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 1121 20 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\$00171" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "\$00172 " "Info: Detected ripple clock \"\$00172\" as buffer" {  } { { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 1122 20 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\$00172" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_GATED_CLK" "CBL_WR " "Info: Detected gated clock \"CBL_WR\" as buffer" {  } { { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 1121 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CBL_WR" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "acceler:ACC\|ACC_BLK " "Info: Detected ripple clock \"acceler:ACC\|ACC_BLK\" as buffer" {  } { { "ACCELER.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/ACCELER.TDF" 75 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "acceler:ACC\|ACC_BLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "video2:SVIDEO\|WR_MODE " "Info: Detected ripple clock \"video2:SVIDEO\|WR_MODE\" as buffer" {  } { { "VIDEO2.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/VIDEO2.TDF" 170 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "video2:SVIDEO\|WR_MODE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "kbd:KEYS\|KB_MA\[2\] " "Info: Detected ripple clock \"kbd:KEYS\|KB_MA\[2\]\" as buffer" {  } { { "KBD.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/KBD.TDF" 53 14 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kbd:KEYS\|KB_MA\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "kbd:KEYS\|K_CLK " "Info: Detected ripple clock \"kbd:KEYS\|K_CLK\" as buffer" {  } { { "KBD.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/KBD.TDF" 116 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kbd:KEYS\|K_CLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "kbd:KEYS\|RXA\[1\] " "Info: Detected ripple clock \"kbd:KEYS\|RXA\[1\]\" as buffer" {  } { { "KBD.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/KBD.TDF" 49 12 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kbd:KEYS\|RXA\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "kbd:KEYS\|RXA\[0\] " "Info: Detected ripple clock \"kbd:KEYS\|RXA\[0\]\" as buffer" {  } { { "KBD.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/KBD.TDF" 49 12 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kbd:KEYS\|RXA\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ay:AY3\|AY_CCC\[7\] " "Info: Detected ripple clock \"ay:AY3\|AY_CCC\[7\]\" as buffer" {  } { { "AY.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/AY.TDF" 62 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ay:AY3\|AY_CCC\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "\$00114 " "Info: Detected ripple clock \"\$00114\" as buffer" {  } { { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 759 27 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\$00114" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_GATED_CLK" "\$00016 " "Info: Detected gated clock \"\$00016\" as buffer" {  } { { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 368 27 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\$00016" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "kbd:KEYS\|\$00012 " "Info: Detected ripple clock \"kbd:KEYS\|\$00012\" as buffer" {  } { { "KBD.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/KBD.TDF" 114 28 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kbd:KEYS\|\$00012" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_GATED_CLK" "_~504 " "Info: Detected gated clock \"_~504\" as buffer" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "_~504" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "\$00181 " "Info: Detected ripple clock \"\$00181\" as buffer" {  } { { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 1190 28 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\$00181" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "acceler:ACC\|ACC_MODE\[2\] " "Info: Detected ripple clock \"acceler:ACC\|ACC_MODE\[2\]\" as buffer" {  } { { "ACCELER.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/ACCELER.TDF" 89 17 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "acceler:ACC\|ACC_MODE\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "acceler:ACC\|WR_C7 " "Info: Detected ripple clock \"acceler:ACC\|WR_C7\" as buffer" {  } { { "ACCELER.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/ACCELER.TDF" 220 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "acceler:ACC\|WR_C7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "kbd:KEYS\|KB_F12 " "Info: Detected ripple clock \"kbd:KEYS\|KB_F12\" as buffer" {  } { { "KBD.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/KBD.TDF" 109 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kbd:KEYS\|KB_F12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "kbd:KEYS\|\$00003 " "Info: Detected ripple clock \"kbd:KEYS\|\$00003\" as buffer" {  } { { "KBD.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/KBD.TDF" 82 27 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kbd:KEYS\|\$00003" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "kbd:KEYS\|\$00001 " "Info: Detected ripple clock \"kbd:KEYS\|\$00001\" as buffer" {  } { { "KBD.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/KBD.TDF" 71 27 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kbd:KEYS\|\$00001" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "\$00183 " "Info: Detected ripple clock \"\$00183\" as buffer" {  } { { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 1207 27 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\$00183" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "acceler:ACC\|\$00032 " "Info: Detected ripple clock \"acceler:ACC\|\$00032\" as buffer" {  } { { "ACCELER.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/ACCELER.TDF" 312 35 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "acceler:ACC\|\$00032" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dcp:DECODE\|/IOMM " "Info: Detected ripple clock \"dcp:DECODE\|/IOMM\" as buffer" {  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 48 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dcp:DECODE\|/IOMM" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_GATED_CLK" "acceler:ACC\|ACC_DIR\[6\] " "Info: Detected gated clock \"acceler:ACC\|ACC_DIR\[6\]\" as buffer" {  } { { "ACCELER.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/ACCELER.TDF" 57 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "acceler:ACC\|ACC_DIR\[6\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "kbd:KEYS\|KB_CT\[2\] " "Info: Detected ripple clock \"kbd:KEYS\|KB_CT\[2\]\" as buffer" {  } { { "KBD.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/KBD.TDF" 35 14 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kbd:KEYS\|KB_CT\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "kbd:KEYS\|INT " "Info: Detected ripple clock \"kbd:KEYS\|INT\" as buffer" {  } { { "KBD.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/KBD.TDF" 67 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kbd:KEYS\|INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "video2:SVIDEO\|INTT " "Info: Detected ripple clock \"video2:SVIDEO\|INTT\" as buffer" {  } { { "VIDEO2.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/VIDEO2.TDF" 394 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "video2:SVIDEO\|INTT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "video2:SVIDEO\|WR_PIC " "Info: Detected ripple clock \"video2:SVIDEO\|WR_PIC\" as buffer" {  } { { "VIDEO2.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/VIDEO2.TDF" 143 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "video2:SVIDEO\|WR_PIC" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "acceler:ACC\|ACC_MODE\[0\] " "Info: Detected ripple clock \"acceler:ACC\|ACC_MODE\[0\]\" as buffer" {  } { { "ACCELER.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/ACCELER.TDF" 89 17 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "acceler:ACC\|ACC_MODE\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "acceler:ACC\|ACC_MODE\[1\] " "Info: Detected ripple clock \"acceler:ACC\|ACC_MODE\[1\]\" as buffer" {  } { { "ACCELER.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/ACCELER.TDF" 89 17 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "acceler:ACC\|ACC_MODE\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_GATED_CLK" "acceler:ACC\|\$00020 " "Info: Detected gated clock \"acceler:ACC\|\$00020\" as buffer" {  } { { "ACCELER.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/ACCELER.TDF" 237 27 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "acceler:ACC\|\$00020" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dcp:DECODE\|MC_TYPE " "Info: Detected ripple clock \"dcp:DECODE\|MC_TYPE\" as buffer" {  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 26 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dcp:DECODE\|MC_TYPE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_GATED_CLK" "acceler:ACC\|ACC_DIR\[0\] " "Info: Detected gated clock \"acceler:ACC\|ACC_DIR\[0\]\" as buffer" {  } { { "ACCELER.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/ACCELER.TDF" 57 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "acceler:ACC\|ACC_DIR\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "video2:SVIDEO\|CT\[4\] " "Info: Detected ripple clock \"video2:SVIDEO\|CT\[4\]\" as buffer" {  } { { "VIDEO2.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/VIDEO2.TDF" 18 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "video2:SVIDEO\|CT\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "video2:SVIDEO\|CTV\[8\] " "Info: Detected ripple clock \"video2:SVIDEO\|CTV\[8\]\" as buffer" {  } { { "VIDEO2.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/VIDEO2.TDF" 20 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "video2:SVIDEO\|CTV\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_GATED_CLK" "acceler:ACC\|START_ACC " "Info: Detected gated clock \"acceler:ACC\|START_ACC\" as buffer" {  } { { "ACCELER.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/ACCELER.TDF" 237 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "acceler:ACC\|START_ACC" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "video2:SVIDEO\|LWR_COL " "Info: Detected ripple clock \"video2:SVIDEO\|LWR_COL\" as buffer" {  } { { "VIDEO2.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/VIDEO2.TDF" 568 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "video2:SVIDEO\|LWR_COL" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dcp:DECODE\|/IOM " "Info: Detected ripple clock \"dcp:DECODE\|/IOM\" as buffer" {  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 47 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dcp:DECODE\|/IOM" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dcp:DECODE\|WR_TM9 " "Info: Detected ripple clock \"dcp:DECODE\|WR_TM9\" as buffer" {  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 65 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dcp:DECODE\|WR_TM9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_GATED_CLK" "\$00084~0 " "Info: Detected gated clock \"\$00084~0\" as buffer" {  } { { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 562 28 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\$00084~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dcp:DECODE\|RAS " "Info: Detected ripple clock \"dcp:DECODE\|RAS\" as buffer" {  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 22 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dcp:DECODE\|RAS" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_GATED_CLK" "\$00110~0 " "Info: Detected gated clock \"\$00110~0\" as buffer" {  } { { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 744 28 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\$00110~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CBL_CNT\[6\] " "Info: Detected ripple clock \"CBL_CNT\[6\]\" as buffer" {  } { { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 196 16 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CBL_CNT\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "video2:SVIDEO\|CTH\[5\] " "Info: Detected ripple clock \"video2:SVIDEO\|CTH\[5\]\" as buffer" {  } { { "VIDEO2.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/VIDEO2.TDF" 19 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "video2:SVIDEO\|CTH\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "video2:SVIDEO\|CTH\[2\] " "Info: Detected ripple clock \"video2:SVIDEO\|CTH\[2\]\" as buffer" {  } { { "VIDEO2.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/VIDEO2.TDF" 19 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "video2:SVIDEO\|CTH\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "video2:SVIDEO\|CTH\[1\] " "Info: Detected ripple clock \"video2:SVIDEO\|CTH\[1\]\" as buffer" {  } { { "VIDEO2.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/VIDEO2.TDF" 19 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "video2:SVIDEO\|CTH\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "video2:SVIDEO\|CT\[5\] " "Info: Detected ripple clock \"video2:SVIDEO\|CT\[5\]\" as buffer" {  } { { "VIDEO2.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/VIDEO2.TDF" 18 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "video2:SVIDEO\|CT\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "video2:SVIDEO\|CT\[2\] " "Info: Detected ripple clock \"video2:SVIDEO\|CT\[2\]\" as buffer" {  } { { "VIDEO2.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/VIDEO2.TDF" 18 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "video2:SVIDEO\|CT\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_GATED_CLK" "dcp:DECODE\|/IOWR " "Info: Detected gated clock \"dcp:DECODE\|/IOWR\" as buffer" {  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 647 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dcp:DECODE\|/IOWR" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "/IORD " "Info: Detected ripple clock \"/IORD\" as buffer" {  } { { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 311 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "/IORD" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "/IOWR " "Info: Detected ripple clock \"/IOWR\" as buffer" {  } { { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 310 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "/IOWR" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dcp:DECODE\|CLK_Z80 " "Info: Detected ripple clock \"dcp:DECODE\|CLK_Z80\" as buffer" {  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 277 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dcp:DECODE\|CLK_Z80" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "TG42 register ISA_PORT\[6\] register \$00150 -1.595 ns " "Info: Slack time is -1.595 ns for clock \"TG42\" between source register \"ISA_PORT\[6\]\" and destination register \"\$00150\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "37.04 MHz 27.0 ns " "Info: Fmax is 37.04 MHz (period= 27.0 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.505 ns + Largest register register " "Info: + Largest register to register requirement is 7.505 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "11.905 ns + " "Info: + Setup relationship between source and destination is 11.905 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 23.809 ns " "Info: + Latch edge is 23.809 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination TG42 23.809 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"TG42\" is 23.809 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 11.904 ns " "Info: - Launch edge is 11.904 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source TG42 23.809 ns 11.904 ns inverted 50 " "Info: Clock period of Source clock \"TG42\" is 23.809 ns with inverted offset of 11.904 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.300 ns + Largest " "Info: + Largest clock skew is -3.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TG42 destination 2.400 ns + Shortest register " "Info: + Shortest clock path from clock \"TG42\" to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns TG42 1 CLK PIN_183 1733 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_183; Fanout = 1733; CLK Node = 'TG42'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TG42 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 26 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns \$00150 2 REG LC1_D25 1 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC1_D25; Fanout = 1; REG Node = '\$00150'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { TG42 $00150 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 873 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { TG42 $00150 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { TG42 {} TG42~out {} $00150 {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TG42 source 5.700 ns - Longest register " "Info: - Longest clock path from clock \"TG42\" to source register is 5.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns TG42 1 CLK PIN_183 1733 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_183; Fanout = 1733; CLK Node = 'TG42'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TG42 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 26 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.500 ns) 2.900 ns /IOWR 2 REG LC5_E9 39 " "Info: 2: + IC(0.400 ns) + CELL(0.500 ns) = 2.900 ns; Loc. = LC5_E9; Fanout = 39; REG Node = '/IOWR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { TG42 /IOWR } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 310 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(0.000 ns) 5.700 ns ISA_PORT\[6\] 3 REG LC1_D26 1 " "Info: 3: + IC(2.800 ns) + CELL(0.000 ns) = 5.700 ns; Loc. = LC1_D26; Fanout = 1; REG Node = 'ISA_PORT\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { /IOWR ISA_PORT[6] } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 288 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.500 ns ( 43.86 % ) " "Info: Total cell delay = 2.500 ns ( 43.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.200 ns ( 56.14 % ) " "Info: Total interconnect delay = 3.200 ns ( 56.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { TG42 /IOWR ISA_PORT[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.700 ns" { TG42 {} TG42~out {} /IOWR {} ISA_PORT[6] {} } { 0.000ns 0.000ns 0.400ns 2.800ns } { 0.000ns 2.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { TG42 $00150 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { TG42 {} TG42~out {} $00150 {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { TG42 /IOWR ISA_PORT[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.700 ns" { TG42 {} TG42~out {} /IOWR {} ISA_PORT[6] {} } { 0.000ns 0.000ns 0.400ns 2.800ns } { 0.000ns 2.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns - " "Info: - Micro clock to output delay of source is 0.500 ns" {  } { { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 288 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns - " "Info: - Micro setup delay of destination is 0.600 ns" {  } { { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 873 27 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { TG42 $00150 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { TG42 {} TG42~out {} $00150 {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { TG42 /IOWR ISA_PORT[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.700 ns" { TG42 {} TG42~out {} /IOWR {} ISA_PORT[6] {} } { 0.000ns 0.000ns 0.400ns 2.800ns } { 0.000ns 2.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.100 ns - Longest register register " "Info: - Longest register to register delay is 9.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ISA_PORT\[6\] 1 REG LC1_D26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_D26; Fanout = 1; REG Node = 'ISA_PORT\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ISA_PORT[6] } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 288 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.600 ns) 2.700 ns \$00094 2 COMB LC7_D25 1 " "Info: 2: + IC(1.100 ns) + CELL(1.600 ns) = 2.700 ns; Loc. = LC7_D25; Fanout = 1; COMB Node = '\$00094'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { ISA_PORT[6] $00094 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 581 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 4.600 ns PRE_ISA 3 COMB LC6_D25 3 " "Info: 3: + IC(0.300 ns) + CELL(1.600 ns) = 4.600 ns; Loc. = LC6_D25; Fanout = 3; COMB Node = 'PRE_ISA'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { $00094 PRE_ISA } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 581 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 6.300 ns blk_mem 4 COMB LC2_D25 3 " "Info: 4: + IC(0.300 ns) + CELL(1.400 ns) = 6.300 ns; Loc. = LC2_D25; Fanout = 3; COMB Node = 'blk_mem'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { PRE_ISA blk_mem } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 627 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 8.000 ns /WE_OUT 5 COMB LC8_D25 2 " "Info: 5: + IC(0.300 ns) + CELL(1.400 ns) = 8.000 ns; Loc. = LC8_D25; Fanout = 2; COMB Node = '/WE_OUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { blk_mem /WE_OUT } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 878 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.800 ns) 9.100 ns \$00150 6 REG LC1_D25 1 " "Info: 6: + IC(0.300 ns) + CELL(0.800 ns) = 9.100 ns; Loc. = LC1_D25; Fanout = 1; REG Node = '\$00150'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { /WE_OUT $00150 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 873 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.800 ns ( 74.73 % ) " "Info: Total cell delay = 6.800 ns ( 74.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 25.27 % ) " "Info: Total interconnect delay = 2.300 ns ( 25.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.100 ns" { ISA_PORT[6] $00094 PRE_ISA blk_mem /WE_OUT $00150 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.100 ns" { ISA_PORT[6] {} $00094 {} PRE_ISA {} blk_mem {} /WE_OUT {} $00150 {} } { 0.000ns 1.100ns 0.300ns 0.300ns 0.300ns 0.300ns } { 0.000ns 1.600ns 1.600ns 1.400ns 1.400ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { TG42 $00150 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { TG42 {} TG42~out {} $00150 {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { TG42 /IOWR ISA_PORT[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.700 ns" { TG42 {} TG42~out {} /IOWR {} ISA_PORT[6] {} } { 0.000ns 0.000ns 0.400ns 2.800ns } { 0.000ns 2.000ns 0.500ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.100 ns" { ISA_PORT[6] $00094 PRE_ISA blk_mem /WE_OUT $00150 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.100 ns" { ISA_PORT[6] {} $00094 {} PRE_ISA {} blk_mem {} /WE_OUT {} $00150 {} } { 0.000ns 1.100ns 0.300ns 0.300ns 0.300ns 0.300ns } { 0.000ns 1.600ns 1.600ns 1.400ns 1.400ns 0.800ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "Quartus II" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'TG42' 7 " "Warning: Can't achieve timing requirement Clock Setup: 'TG42' along 7 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "/mr register acceler:ACC\|PRF_CMD register acceler:ACC\|FN_ACC\[1\] 4.2 ns " "Info: Slack time is 4.2 ns for clock \"/mr\" between source register \"acceler:ACC\|PRF_CMD\" and destination register \"acceler:ACC\|FN_ACC\[1\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "172.41 MHz 5.8 ns " "Info: Fmax is 172.41 MHz (period= 5.8 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "8.900 ns + Largest register register " "Info: + Largest register to register requirement is 8.900 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination /mr 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"/mr\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source /mr 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"/mr\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "/mr destination 2.400 ns + Shortest register " "Info: + Shortest clock path from clock \"/mr\" to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns /mr 1 CLK PIN_184 36 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_184; Fanout = 36; CLK Node = '/mr'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { /mr } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 37 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns acceler:ACC\|FN_ACC\[1\] 2 REG LC8_D22 8 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC8_D22; Fanout = 8; REG Node = 'acceler:ACC\|FN_ACC\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { /mr acceler:ACC|FN_ACC[1] } "NODE_NAME" } } { "ACCELER.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/ACCELER.TDF" 88 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { /mr acceler:ACC|FN_ACC[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { /mr {} /mr~out {} acceler:ACC|FN_ACC[1] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "/mr source 2.400 ns - Longest register " "Info: - Longest clock path from clock \"/mr\" to source register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns /mr 1 CLK PIN_184 36 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_184; Fanout = 36; CLK Node = '/mr'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { /mr } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 37 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns acceler:ACC\|PRF_CMD 2 REG LC7_B21 3 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC7_B21; Fanout = 3; REG Node = 'acceler:ACC\|PRF_CMD'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { /mr acceler:ACC|PRF_CMD } "NODE_NAME" } } { "ACCELER.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/ACCELER.TDF" 67 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { /mr acceler:ACC|PRF_CMD } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { /mr {} /mr~out {} acceler:ACC|PRF_CMD {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { /mr acceler:ACC|FN_ACC[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { /mr {} /mr~out {} acceler:ACC|FN_ACC[1] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { /mr acceler:ACC|PRF_CMD } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { /mr {} /mr~out {} acceler:ACC|PRF_CMD {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns - " "Info: - Micro clock to output delay of source is 0.500 ns" {  } { { "ACCELER.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/ACCELER.TDF" 67 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns - " "Info: - Micro setup delay of destination is 0.600 ns" {  } { { "ACCELER.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/ACCELER.TDF" 88 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { /mr acceler:ACC|FN_ACC[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { /mr {} /mr~out {} acceler:ACC|FN_ACC[1] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { /mr acceler:ACC|PRF_CMD } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { /mr {} /mr~out {} acceler:ACC|PRF_CMD {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.700 ns - Longest register register " "Info: - Longest register to register delay is 4.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns acceler:ACC\|PRF_CMD 1 REG LC7_B21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_B21; Fanout = 3; REG Node = 'acceler:ACC\|PRF_CMD'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { acceler:ACC|PRF_CMD } "NODE_NAME" } } { "ACCELER.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/ACCELER.TDF" 67 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.600 ns) 3.600 ns acceler:ACC\|\$00033 2 COMB LC1_D22 2 " "Info: 2: + IC(2.000 ns) + CELL(1.600 ns) = 3.600 ns; Loc. = LC1_D22; Fanout = 2; COMB Node = 'acceler:ACC\|\$00033'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { acceler:ACC|PRF_CMD acceler:ACC|$00033 } "NODE_NAME" } } { "ACCELER.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/ACCELER.TDF" 322 35 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.800 ns) 4.700 ns acceler:ACC\|FN_ACC\[1\] 3 REG LC8_D22 8 " "Info: 3: + IC(0.300 ns) + CELL(0.800 ns) = 4.700 ns; Loc. = LC8_D22; Fanout = 8; REG Node = 'acceler:ACC\|FN_ACC\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { acceler:ACC|$00033 acceler:ACC|FN_ACC[1] } "NODE_NAME" } } { "ACCELER.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/ACCELER.TDF" 88 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.400 ns ( 51.06 % ) " "Info: Total cell delay = 2.400 ns ( 51.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 48.94 % ) " "Info: Total interconnect delay = 2.300 ns ( 48.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { acceler:ACC|PRF_CMD acceler:ACC|$00033 acceler:ACC|FN_ACC[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.700 ns" { acceler:ACC|PRF_CMD {} acceler:ACC|$00033 {} acceler:ACC|FN_ACC[1] {} } { 0.000ns 2.000ns 0.300ns } { 0.000ns 1.600ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { /mr acceler:ACC|FN_ACC[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { /mr {} /mr~out {} acceler:ACC|FN_ACC[1] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { /mr acceler:ACC|PRF_CMD } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { /mr {} /mr~out {} acceler:ACC|PRF_CMD {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { acceler:ACC|PRF_CMD acceler:ACC|$00033 acceler:ACC|FN_ACC[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.700 ns" { acceler:ACC|PRF_CMD {} acceler:ACC|$00033 {} acceler:ACC|FN_ACC[1] {} } { 0.000ns 2.000ns 0.300ns } { 0.000ns 1.600ns 0.800ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "/wr register dcp:DECODE\|AROM16 register dcp:DECODE\|AROM16 7.6 ns " "Info: Slack time is 7.6 ns for clock \"/wr\" between source register \"dcp:DECODE\|AROM16\" and destination register \"dcp:DECODE\|AROM16\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "200.0 MHz " "Info: Fmax is restricted to 200.0 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "8.900 ns + Largest register register " "Info: + Largest register to register requirement is 8.900 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination /wr 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"/wr\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source /wr 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"/wr\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "/wr destination 6.800 ns + Shortest register " "Info: + Shortest clock path from clock \"/wr\" to destination register is 6.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns /wr 1 CLK PIN_79 16 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_79; Fanout = 16; CLK Node = '/wr'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { /wr } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 34 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 3.700 ns dcp:DECODE\|/IOWR 2 COMB LC8_D32 19 " "Info: 2: + IC(0.300 ns) + CELL(1.400 ns) = 3.700 ns; Loc. = LC8_D32; Fanout = 19; COMB Node = 'dcp:DECODE\|/IOWR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { /wr dcp:DECODE|/IOWR } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 647 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(0.000 ns) 6.800 ns dcp:DECODE\|AROM16 3 REG LC7_B10 2 " "Info: 3: + IC(3.100 ns) + CELL(0.000 ns) = 6.800 ns; Loc. = LC7_B10; Fanout = 2; REG Node = 'dcp:DECODE\|AROM16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { dcp:DECODE|/IOWR dcp:DECODE|AROM16 } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 131 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 50.00 % ) " "Info: Total cell delay = 3.400 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.400 ns ( 50.00 % ) " "Info: Total interconnect delay = 3.400 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { /wr dcp:DECODE|/IOWR dcp:DECODE|AROM16 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { /wr {} /wr~out {} dcp:DECODE|/IOWR {} dcp:DECODE|AROM16 {} } { 0.000ns 0.000ns 0.300ns 3.100ns } { 0.000ns 2.000ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "/wr source 6.800 ns - Longest register " "Info: - Longest clock path from clock \"/wr\" to source register is 6.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns /wr 1 CLK PIN_79 16 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_79; Fanout = 16; CLK Node = '/wr'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { /wr } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 34 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 3.700 ns dcp:DECODE\|/IOWR 2 COMB LC8_D32 19 " "Info: 2: + IC(0.300 ns) + CELL(1.400 ns) = 3.700 ns; Loc. = LC8_D32; Fanout = 19; COMB Node = 'dcp:DECODE\|/IOWR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { /wr dcp:DECODE|/IOWR } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 647 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(0.000 ns) 6.800 ns dcp:DECODE\|AROM16 3 REG LC7_B10 2 " "Info: 3: + IC(3.100 ns) + CELL(0.000 ns) = 6.800 ns; Loc. = LC7_B10; Fanout = 2; REG Node = 'dcp:DECODE\|AROM16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { dcp:DECODE|/IOWR dcp:DECODE|AROM16 } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 131 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 50.00 % ) " "Info: Total cell delay = 3.400 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.400 ns ( 50.00 % ) " "Info: Total interconnect delay = 3.400 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { /wr dcp:DECODE|/IOWR dcp:DECODE|AROM16 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { /wr {} /wr~out {} dcp:DECODE|/IOWR {} dcp:DECODE|AROM16 {} } { 0.000ns 0.000ns 0.300ns 3.100ns } { 0.000ns 2.000ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { /wr dcp:DECODE|/IOWR dcp:DECODE|AROM16 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { /wr {} /wr~out {} dcp:DECODE|/IOWR {} dcp:DECODE|AROM16 {} } { 0.000ns 0.000ns 0.300ns 3.100ns } { 0.000ns 2.000ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns - " "Info: - Micro clock to output delay of source is 0.500 ns" {  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 131 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns - " "Info: - Micro setup delay of destination is 0.600 ns" {  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 131 9 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { /wr dcp:DECODE|/IOWR dcp:DECODE|AROM16 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { /wr {} /wr~out {} dcp:DECODE|/IOWR {} dcp:DECODE|AROM16 {} } { 0.000ns 0.000ns 0.300ns 3.100ns } { 0.000ns 2.000ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.300 ns - Longest register register " "Info: - Longest register to register delay is 1.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dcp:DECODE\|AROM16 1 REG LC7_B10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_B10; Fanout = 2; REG Node = 'dcp:DECODE\|AROM16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dcp:DECODE|AROM16 } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 131 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.000 ns) 1.300 ns dcp:DECODE\|AROM16 2 REG LC7_B10 2 " "Info: 2: + IC(0.300 ns) + CELL(1.000 ns) = 1.300 ns; Loc. = LC7_B10; Fanout = 2; REG Node = 'dcp:DECODE\|AROM16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { dcp:DECODE|AROM16 dcp:DECODE|AROM16 } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 131 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.000 ns ( 76.92 % ) " "Info: Total cell delay = 1.000 ns ( 76.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.300 ns ( 23.08 % ) " "Info: Total interconnect delay = 0.300 ns ( 23.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { dcp:DECODE|AROM16 dcp:DECODE|AROM16 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.300 ns" { dcp:DECODE|AROM16 {} dcp:DECODE|AROM16 {} } { 0.000ns 0.300ns } { 0.000ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { /wr dcp:DECODE|/IOWR dcp:DECODE|AROM16 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { /wr {} /wr~out {} dcp:DECODE|/IOWR {} dcp:DECODE|AROM16 {} } { 0.000ns 0.000ns 0.300ns 3.100ns } { 0.000ns 2.000ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { dcp:DECODE|AROM16 dcp:DECODE|AROM16 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.300 ns" { dcp:DECODE|AROM16 {} dcp:DECODE|AROM16 {} } { 0.000ns 0.300ns } { 0.000ns 1.000ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "/io register dcp:DECODE\|AROM16 register dcp:DECODE\|AROM16 7.6 ns " "Info: Slack time is 7.6 ns for clock \"/io\" between source register \"dcp:DECODE\|AROM16\" and destination register \"dcp:DECODE\|AROM16\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "200.0 MHz " "Info: Fmax is restricted to 200.0 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "8.900 ns + Largest register register " "Info: + Largest register to register requirement is 8.900 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination /io 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"/io\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source /io 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"/io\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "/io destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"/io\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns /io 1 CLK PIN_78 33 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_78; Fanout = 33; CLK Node = '/io'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { /io } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 33 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 3.900 ns dcp:DECODE\|/IOWR 2 COMB LC8_D32 19 " "Info: 2: + IC(0.300 ns) + CELL(1.600 ns) = 3.900 ns; Loc. = LC8_D32; Fanout = 19; COMB Node = 'dcp:DECODE\|/IOWR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { /io dcp:DECODE|/IOWR } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 647 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(0.000 ns) 7.000 ns dcp:DECODE\|AROM16 3 REG LC7_B10 2 " "Info: 3: + IC(3.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC7_B10; Fanout = 2; REG Node = 'dcp:DECODE\|AROM16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { dcp:DECODE|/IOWR dcp:DECODE|AROM16 } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 131 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 51.43 % ) " "Info: Total cell delay = 3.600 ns ( 51.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.400 ns ( 48.57 % ) " "Info: Total interconnect delay = 3.400 ns ( 48.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { /io dcp:DECODE|/IOWR dcp:DECODE|AROM16 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { /io {} /io~out {} dcp:DECODE|/IOWR {} dcp:DECODE|AROM16 {} } { 0.000ns 0.000ns 0.300ns 3.100ns } { 0.000ns 2.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "/io source 7.000 ns - Longest register " "Info: - Longest clock path from clock \"/io\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns /io 1 CLK PIN_78 33 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_78; Fanout = 33; CLK Node = '/io'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { /io } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 33 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 3.900 ns dcp:DECODE\|/IOWR 2 COMB LC8_D32 19 " "Info: 2: + IC(0.300 ns) + CELL(1.600 ns) = 3.900 ns; Loc. = LC8_D32; Fanout = 19; COMB Node = 'dcp:DECODE\|/IOWR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { /io dcp:DECODE|/IOWR } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 647 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(0.000 ns) 7.000 ns dcp:DECODE\|AROM16 3 REG LC7_B10 2 " "Info: 3: + IC(3.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC7_B10; Fanout = 2; REG Node = 'dcp:DECODE\|AROM16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { dcp:DECODE|/IOWR dcp:DECODE|AROM16 } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 131 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 51.43 % ) " "Info: Total cell delay = 3.600 ns ( 51.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.400 ns ( 48.57 % ) " "Info: Total interconnect delay = 3.400 ns ( 48.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { /io dcp:DECODE|/IOWR dcp:DECODE|AROM16 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { /io {} /io~out {} dcp:DECODE|/IOWR {} dcp:DECODE|AROM16 {} } { 0.000ns 0.000ns 0.300ns 3.100ns } { 0.000ns 2.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { /io dcp:DECODE|/IOWR dcp:DECODE|AROM16 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { /io {} /io~out {} dcp:DECODE|/IOWR {} dcp:DECODE|AROM16 {} } { 0.000ns 0.000ns 0.300ns 3.100ns } { 0.000ns 2.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns - " "Info: - Micro clock to output delay of source is 0.500 ns" {  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 131 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns - " "Info: - Micro setup delay of destination is 0.600 ns" {  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 131 9 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { /io dcp:DECODE|/IOWR dcp:DECODE|AROM16 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { /io {} /io~out {} dcp:DECODE|/IOWR {} dcp:DECODE|AROM16 {} } { 0.000ns 0.000ns 0.300ns 3.100ns } { 0.000ns 2.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.300 ns - Longest register register " "Info: - Longest register to register delay is 1.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dcp:DECODE\|AROM16 1 REG LC7_B10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_B10; Fanout = 2; REG Node = 'dcp:DECODE\|AROM16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dcp:DECODE|AROM16 } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 131 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.000 ns) 1.300 ns dcp:DECODE\|AROM16 2 REG LC7_B10 2 " "Info: 2: + IC(0.300 ns) + CELL(1.000 ns) = 1.300 ns; Loc. = LC7_B10; Fanout = 2; REG Node = 'dcp:DECODE\|AROM16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { dcp:DECODE|AROM16 dcp:DECODE|AROM16 } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 131 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.000 ns ( 76.92 % ) " "Info: Total cell delay = 1.000 ns ( 76.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.300 ns ( 23.08 % ) " "Info: Total interconnect delay = 0.300 ns ( 23.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { dcp:DECODE|AROM16 dcp:DECODE|AROM16 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.300 ns" { dcp:DECODE|AROM16 {} dcp:DECODE|AROM16 {} } { 0.000ns 0.300ns } { 0.000ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { /io dcp:DECODE|/IOWR dcp:DECODE|AROM16 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { /io {} /io~out {} dcp:DECODE|/IOWR {} dcp:DECODE|AROM16 {} } { 0.000ns 0.000ns 0.300ns 3.100ns } { 0.000ns 2.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { dcp:DECODE|AROM16 dcp:DECODE|AROM16 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.300 ns" { dcp:DECODE|AROM16 {} dcp:DECODE|AROM16 {} } { 0.000ns 0.300ns } { 0.000ns 1.000ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "/m1 register dcp:DECODE\|PN\[4\] register dos 1.6 ns " "Info: Slack time is 1.6 ns for clock \"/m1\" between source register \"dcp:DECODE\|PN\[4\]\" and destination register \"dos\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "119.05 MHz 8.4 ns " "Info: Fmax is 119.05 MHz (period= 8.4 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.800 ns + Largest register register " "Info: + Largest register to register requirement is 7.800 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination /m1 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"/m1\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source /m1 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"/m1\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.100 ns + Largest " "Info: + Largest clock skew is -1.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "/m1 destination 11.100 ns + Shortest register " "Info: + Shortest clock path from clock \"/m1\" to destination register is 11.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns /m1 1 CLK PIN_24 16 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_24; Fanout = 16; CLK Node = '/m1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { /m1 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 31 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(1.600 ns) 9.800 ns _~504 2 COMB LC1_E26 1 " "Info: 2: + IC(3.300 ns) + CELL(1.600 ns) = 9.800 ns; Loc. = LC1_E26; Fanout = 1; COMB Node = '_~504'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { /m1 _~504 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 11.100 ns dos 3 REG LC7_E19 5 " "Info: 3: + IC(1.300 ns) + CELL(0.000 ns) = 11.100 ns; Loc. = LC7_E19; Fanout = 5; REG Node = 'dos'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { _~504 dos } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 837 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.500 ns ( 58.56 % ) " "Info: Total cell delay = 6.500 ns ( 58.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.600 ns ( 41.44 % ) " "Info: Total interconnect delay = 4.600 ns ( 41.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { /m1 _~504 dos } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { /m1 {} /m1~out {} _~504 {} dos {} } { 0.000ns 0.000ns 3.300ns 1.300ns } { 0.000ns 4.900ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "/m1 source 12.200 ns - Longest register " "Info: - Longest clock path from clock \"/m1\" to source register is 12.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns /m1 1 CLK PIN_24 16 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_24; Fanout = 16; CLK Node = '/m1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { /m1 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 31 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(1.600 ns) 9.800 ns dcp:DECODE\|/IOWR 2 COMB LC8_D32 19 " "Info: 2: + IC(3.300 ns) + CELL(1.600 ns) = 9.800 ns; Loc. = LC8_D32; Fanout = 19; COMB Node = 'dcp:DECODE\|/IOWR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { /m1 dcp:DECODE|/IOWR } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 647 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(0.000 ns) 12.200 ns dcp:DECODE\|PN\[4\] 3 REG LC5_B19 2 " "Info: 3: + IC(2.400 ns) + CELL(0.000 ns) = 12.200 ns; Loc. = LC5_B19; Fanout = 2; REG Node = 'dcp:DECODE\|PN\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { dcp:DECODE|/IOWR dcp:DECODE|PN[4] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 127 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.500 ns ( 53.28 % ) " "Info: Total cell delay = 6.500 ns ( 53.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.700 ns ( 46.72 % ) " "Info: Total interconnect delay = 5.700 ns ( 46.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { /m1 dcp:DECODE|/IOWR dcp:DECODE|PN[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { /m1 {} /m1~out {} dcp:DECODE|/IOWR {} dcp:DECODE|PN[4] {} } { 0.000ns 0.000ns 3.300ns 2.400ns } { 0.000ns 4.900ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { /m1 _~504 dos } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { /m1 {} /m1~out {} _~504 {} dos {} } { 0.000ns 0.000ns 3.300ns 1.300ns } { 0.000ns 4.900ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { /m1 dcp:DECODE|/IOWR dcp:DECODE|PN[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { /m1 {} /m1~out {} dcp:DECODE|/IOWR {} dcp:DECODE|PN[4] {} } { 0.000ns 0.000ns 3.300ns 2.400ns } { 0.000ns 4.900ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns - " "Info: - Micro clock to output delay of source is 0.500 ns" {  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 127 11 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns - " "Info: - Micro setup delay of destination is 0.600 ns" {  } { { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 837 9 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { /m1 _~504 dos } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { /m1 {} /m1~out {} _~504 {} dos {} } { 0.000ns 0.000ns 3.300ns 1.300ns } { 0.000ns 4.900ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { /m1 dcp:DECODE|/IOWR dcp:DECODE|PN[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { /m1 {} /m1~out {} dcp:DECODE|/IOWR {} dcp:DECODE|PN[4] {} } { 0.000ns 0.000ns 3.300ns 2.400ns } { 0.000ns 4.900ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.200 ns - Longest register register " "Info: - Longest register to register delay is 6.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dcp:DECODE\|PN\[4\] 1 REG LC5_B19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_B19; Fanout = 2; REG Node = 'dcp:DECODE\|PN\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dcp:DECODE|PN[4] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 127 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.400 ns) 3.400 ns DOS_~8 2 COMB LC6_E19 1 " "Info: 2: + IC(2.000 ns) + CELL(1.400 ns) = 3.400 ns; Loc. = LC6_E19; Fanout = 1; COMB Node = 'DOS_~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { dcp:DECODE|PN[4] DOS_~8 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 836 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 5.100 ns DOS_~5 3 COMB LC1_E19 1 " "Info: 3: + IC(0.300 ns) + CELL(1.400 ns) = 5.100 ns; Loc. = LC1_E19; Fanout = 1; COMB Node = 'DOS_~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { DOS_~8 DOS_~5 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 836 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.800 ns) 6.200 ns dos 4 REG LC7_E19 5 " "Info: 4: + IC(0.300 ns) + CELL(0.800 ns) = 6.200 ns; Loc. = LC7_E19; Fanout = 5; REG Node = 'dos'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { DOS_~5 dos } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 837 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 58.06 % ) " "Info: Total cell delay = 3.600 ns ( 58.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.600 ns ( 41.94 % ) " "Info: Total interconnect delay = 2.600 ns ( 41.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { dcp:DECODE|PN[4] DOS_~8 DOS_~5 dos } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { dcp:DECODE|PN[4] {} DOS_~8 {} DOS_~5 {} dos {} } { 0.000ns 2.000ns 0.300ns 0.300ns } { 0.000ns 1.400ns 1.400ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { /m1 _~504 dos } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { /m1 {} /m1~out {} _~504 {} dos {} } { 0.000ns 0.000ns 3.300ns 1.300ns } { 0.000ns 4.900ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { /m1 dcp:DECODE|/IOWR dcp:DECODE|PN[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { /m1 {} /m1~out {} dcp:DECODE|/IOWR {} dcp:DECODE|PN[4] {} } { 0.000ns 0.000ns 3.300ns 2.400ns } { 0.000ns 4.900ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { dcp:DECODE|PN[4] DOS_~8 DOS_~5 dos } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { dcp:DECODE|PN[4] {} DOS_~8 {} DOS_~5 {} dos {} } { 0.000ns 2.000ns 0.300ns 0.300ns } { 0.000ns 1.400ns 1.400ns 0.800ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "TG42 register acceler:ACC\|MDO\[2\] register CBD\[2\] -5.8 ns " "Info: Minimum slack time is -5.8 ns for clock \"TG42\" between source register \"acceler:ACC\|MDO\[2\]\" and destination register \"CBD\[2\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.100 ns + Shortest register register " "Info: + Shortest register to register delay is 1.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns acceler:ACC\|MDO\[2\] 1 REG LC7_E21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_E21; Fanout = 4; REG Node = 'acceler:ACC\|MDO\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { acceler:ACC|MDO[2] } "NODE_NAME" } } { "ACCELER.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/ACCELER.TDF" 41 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.800 ns) 1.100 ns CBD\[2\] 2 REG LC2_E21 1 " "Info: 2: + IC(0.300 ns) + CELL(0.800 ns) = 1.100 ns; Loc. = LC2_E21; Fanout = 1; REG Node = 'CBD\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { acceler:ACC|MDO[2] CBD[2] } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 205 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.800 ns ( 72.73 % ) " "Info: Total cell delay = 0.800 ns ( 72.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.300 ns ( 27.27 % ) " "Info: Total interconnect delay = 0.300 ns ( 27.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { acceler:ACC|MDO[2] CBD[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.100 ns" { acceler:ACC|MDO[2] {} CBD[2] {} } { 0.000ns 0.300ns } { 0.000ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.900 ns - Smallest register register " "Info: - Smallest register to register requirement is 6.900 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination TG42 23.809 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"TG42\" is 23.809 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source TG42 23.809 ns 0.000 ns  50 " "Info: Clock period of Source clock \"TG42\" is 23.809 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.100 ns + Smallest " "Info: + Smallest clock skew is 6.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TG42 destination 8.500 ns + Longest register " "Info: + Longest clock path from clock \"TG42\" to destination register is 8.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns TG42 1 CLK PIN_183 1733 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_183; Fanout = 1733; CLK Node = 'TG42'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TG42 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 26 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.500 ns) 2.900 ns \$00172 2 REG LC3_B17 1 " "Info: 2: + IC(0.400 ns) + CELL(0.500 ns) = 2.900 ns; Loc. = LC3_B17; Fanout = 1; REG Node = '\$00172'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { TG42 $00172 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 1122 20 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.700 ns) 7.200 ns CBL_WR 3 COMB LC5_E27 18 " "Info: 3: + IC(2.600 ns) + CELL(1.700 ns) = 7.200 ns; Loc. = LC5_E27; Fanout = 18; COMB Node = 'CBL_WR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { $00172 CBL_WR } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 1121 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 8.500 ns CBD\[2\] 4 REG LC2_E21 1 " "Info: 4: + IC(1.300 ns) + CELL(0.000 ns) = 8.500 ns; Loc. = LC2_E21; Fanout = 1; REG Node = 'CBD\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { CBL_WR CBD[2] } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 205 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.200 ns ( 49.41 % ) " "Info: Total cell delay = 4.200 ns ( 49.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.300 ns ( 50.59 % ) " "Info: Total interconnect delay = 4.300 ns ( 50.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { TG42 $00172 CBL_WR CBD[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { TG42 {} TG42~out {} $00172 {} CBL_WR {} CBD[2] {} } { 0.000ns 0.000ns 0.400ns 2.600ns 1.300ns } { 0.000ns 2.000ns 0.500ns 1.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TG42 source 2.400 ns - Shortest register " "Info: - Shortest clock path from clock \"TG42\" to source register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns TG42 1 CLK PIN_183 1733 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_183; Fanout = 1733; CLK Node = 'TG42'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TG42 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 26 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns acceler:ACC\|MDO\[2\] 2 REG LC7_E21 4 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC7_E21; Fanout = 4; REG Node = 'acceler:ACC\|MDO\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { TG42 acceler:ACC|MDO[2] } "NODE_NAME" } } { "ACCELER.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/ACCELER.TDF" 41 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { TG42 acceler:ACC|MDO[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { TG42 {} TG42~out {} acceler:ACC|MDO[2] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { TG42 $00172 CBL_WR CBD[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { TG42 {} TG42~out {} $00172 {} CBL_WR {} CBD[2] {} } { 0.000ns 0.000ns 0.400ns 2.600ns 1.300ns } { 0.000ns 2.000ns 0.500ns 1.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { TG42 acceler:ACC|MDO[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { TG42 {} TG42~out {} acceler:ACC|MDO[2] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns - " "Info: - Micro clock to output delay of source is 0.500 ns" {  } { { "ACCELER.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/ACCELER.TDF" 41 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 205 12 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { TG42 $00172 CBL_WR CBD[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { TG42 {} TG42~out {} $00172 {} CBL_WR {} CBD[2] {} } { 0.000ns 0.000ns 0.400ns 2.600ns 1.300ns } { 0.000ns 2.000ns 0.500ns 1.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { TG42 acceler:ACC|MDO[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { TG42 {} TG42~out {} acceler:ACC|MDO[2] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { acceler:ACC|MDO[2] CBD[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.100 ns" { acceler:ACC|MDO[2] {} CBD[2] {} } { 0.000ns 0.300ns } { 0.000ns 0.800ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { TG42 $00172 CBL_WR CBD[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { TG42 {} TG42~out {} $00172 {} CBL_WR {} CBD[2] {} } { 0.000ns 0.000ns 0.400ns 2.600ns 1.300ns } { 0.000ns 2.000ns 0.500ns 1.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { TG42 acceler:ACC|MDO[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { TG42 {} TG42~out {} acceler:ACC|MDO[2] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "Quartus II" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "TG42 59 " "Warning: Can't achieve minimum setup and hold requirement TG42 along 59 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "/mr register dos register dos 500 ps " "Info: Minimum slack time is 500 ps for clock \"/mr\" between source register \"dos\" and destination register \"dos\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.300 ns + Shortest register register " "Info: + Shortest register to register delay is 1.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dos 1 REG LC7_E19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_E19; Fanout = 5; REG Node = 'dos'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dos } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 837 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.000 ns) 1.300 ns dos 2 REG LC7_E19 5 " "Info: 2: + IC(0.300 ns) + CELL(1.000 ns) = 1.300 ns; Loc. = LC7_E19; Fanout = 5; REG Node = 'dos'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { dos dos } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 837 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.000 ns ( 76.92 % ) " "Info: Total cell delay = 1.000 ns ( 76.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.300 ns ( 23.08 % ) " "Info: Total interconnect delay = 0.300 ns ( 23.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { dos dos } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.300 ns" { dos {} dos {} } { 0.000ns 0.300ns } { 0.000ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.800 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.800 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination /mr 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"/mr\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source /mr 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"/mr\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "/mr destination 5.100 ns + Longest register " "Info: + Longest clock path from clock \"/mr\" to destination register is 5.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns /mr 1 CLK PIN_184 36 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_184; Fanout = 36; CLK Node = '/mr'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { /mr } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 37 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(1.400 ns) 3.800 ns _~504 2 COMB LC1_E26 1 " "Info: 2: + IC(0.400 ns) + CELL(1.400 ns) = 3.800 ns; Loc. = LC1_E26; Fanout = 1; COMB Node = '_~504'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { /mr _~504 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 5.100 ns dos 3 REG LC7_E19 5 " "Info: 3: + IC(1.300 ns) + CELL(0.000 ns) = 5.100 ns; Loc. = LC7_E19; Fanout = 5; REG Node = 'dos'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { _~504 dos } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 837 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 66.67 % ) " "Info: Total cell delay = 3.400 ns ( 66.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.700 ns ( 33.33 % ) " "Info: Total interconnect delay = 1.700 ns ( 33.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { /mr _~504 dos } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { /mr {} /mr~out {} _~504 {} dos {} } { 0.000ns 0.000ns 0.400ns 1.300ns } { 0.000ns 2.000ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "/mr source 5.100 ns - Shortest register " "Info: - Shortest clock path from clock \"/mr\" to source register is 5.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns /mr 1 CLK PIN_184 36 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_184; Fanout = 36; CLK Node = '/mr'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { /mr } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 37 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(1.400 ns) 3.800 ns _~504 2 COMB LC1_E26 1 " "Info: 2: + IC(0.400 ns) + CELL(1.400 ns) = 3.800 ns; Loc. = LC1_E26; Fanout = 1; COMB Node = '_~504'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { /mr _~504 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 5.100 ns dos 3 REG LC7_E19 5 " "Info: 3: + IC(1.300 ns) + CELL(0.000 ns) = 5.100 ns; Loc. = LC7_E19; Fanout = 5; REG Node = 'dos'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { _~504 dos } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 837 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 66.67 % ) " "Info: Total cell delay = 3.400 ns ( 66.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.700 ns ( 33.33 % ) " "Info: Total interconnect delay = 1.700 ns ( 33.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { /mr _~504 dos } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { /mr {} /mr~out {} _~504 {} dos {} } { 0.000ns 0.000ns 0.400ns 1.300ns } { 0.000ns 2.000ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { /mr _~504 dos } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { /mr {} /mr~out {} _~504 {} dos {} } { 0.000ns 0.000ns 0.400ns 1.300ns } { 0.000ns 2.000ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns - " "Info: - Micro clock to output delay of source is 0.500 ns" {  } { { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 837 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 837 9 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { /mr _~504 dos } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { /mr {} /mr~out {} _~504 {} dos {} } { 0.000ns 0.000ns 0.400ns 1.300ns } { 0.000ns 2.000ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { dos dos } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.300 ns" { dos {} dos {} } { 0.000ns 0.300ns } { 0.000ns 1.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { /mr _~504 dos } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { /mr {} /mr~out {} _~504 {} dos {} } { 0.000ns 0.000ns 0.400ns 1.300ns } { 0.000ns 2.000ns 1.400ns 0.000ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "/wr register dcp:DECODE\|CNF\[7\] register dcp:DECODE\|CNF\[7\] 300 ps " "Info: Minimum slack time is 300 ps for clock \"/wr\" between source register \"dcp:DECODE\|CNF\[7\]\" and destination register \"dcp:DECODE\|CNF\[7\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.100 ns + Shortest register register " "Info: + Shortest register to register delay is 1.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dcp:DECODE\|CNF\[7\] 1 REG LC5_B5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_B5; Fanout = 4; REG Node = 'dcp:DECODE\|CNF\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dcp:DECODE|CNF[7] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.800 ns) 1.100 ns dcp:DECODE\|CNF\[7\] 2 REG LC5_B5 4 " "Info: 2: + IC(0.300 ns) + CELL(0.800 ns) = 1.100 ns; Loc. = LC5_B5; Fanout = 4; REG Node = 'dcp:DECODE\|CNF\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { dcp:DECODE|CNF[7] dcp:DECODE|CNF[7] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.800 ns ( 72.73 % ) " "Info: Total cell delay = 0.800 ns ( 72.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.300 ns ( 27.27 % ) " "Info: Total interconnect delay = 0.300 ns ( 27.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { dcp:DECODE|CNF[7] dcp:DECODE|CNF[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.100 ns" { dcp:DECODE|CNF[7] {} dcp:DECODE|CNF[7] {} } { 0.000ns 0.300ns } { 0.000ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.800 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.800 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination /wr 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"/wr\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source /wr 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"/wr\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "/wr destination 6.800 ns + Longest register " "Info: + Longest clock path from clock \"/wr\" to destination register is 6.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns /wr 1 CLK PIN_79 16 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_79; Fanout = 16; CLK Node = '/wr'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { /wr } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 34 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 3.700 ns dcp:DECODE\|/IOWR 2 COMB LC8_D32 19 " "Info: 2: + IC(0.300 ns) + CELL(1.400 ns) = 3.700 ns; Loc. = LC8_D32; Fanout = 19; COMB Node = 'dcp:DECODE\|/IOWR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { /wr dcp:DECODE|/IOWR } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 647 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(0.000 ns) 6.800 ns dcp:DECODE\|CNF\[7\] 3 REG LC5_B5 4 " "Info: 3: + IC(3.100 ns) + CELL(0.000 ns) = 6.800 ns; Loc. = LC5_B5; Fanout = 4; REG Node = 'dcp:DECODE\|CNF\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { dcp:DECODE|/IOWR dcp:DECODE|CNF[7] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 50.00 % ) " "Info: Total cell delay = 3.400 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.400 ns ( 50.00 % ) " "Info: Total interconnect delay = 3.400 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { /wr dcp:DECODE|/IOWR dcp:DECODE|CNF[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { /wr {} /wr~out {} dcp:DECODE|/IOWR {} dcp:DECODE|CNF[7] {} } { 0.000ns 0.000ns 0.300ns 3.100ns } { 0.000ns 2.000ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "/wr source 6.800 ns - Shortest register " "Info: - Shortest clock path from clock \"/wr\" to source register is 6.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns /wr 1 CLK PIN_79 16 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_79; Fanout = 16; CLK Node = '/wr'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { /wr } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 34 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 3.700 ns dcp:DECODE\|/IOWR 2 COMB LC8_D32 19 " "Info: 2: + IC(0.300 ns) + CELL(1.400 ns) = 3.700 ns; Loc. = LC8_D32; Fanout = 19; COMB Node = 'dcp:DECODE\|/IOWR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { /wr dcp:DECODE|/IOWR } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 647 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(0.000 ns) 6.800 ns dcp:DECODE\|CNF\[7\] 3 REG LC5_B5 4 " "Info: 3: + IC(3.100 ns) + CELL(0.000 ns) = 6.800 ns; Loc. = LC5_B5; Fanout = 4; REG Node = 'dcp:DECODE\|CNF\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { dcp:DECODE|/IOWR dcp:DECODE|CNF[7] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 50.00 % ) " "Info: Total cell delay = 3.400 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.400 ns ( 50.00 % ) " "Info: Total interconnect delay = 3.400 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { /wr dcp:DECODE|/IOWR dcp:DECODE|CNF[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { /wr {} /wr~out {} dcp:DECODE|/IOWR {} dcp:DECODE|CNF[7] {} } { 0.000ns 0.000ns 0.300ns 3.100ns } { 0.000ns 2.000ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { /wr dcp:DECODE|/IOWR dcp:DECODE|CNF[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { /wr {} /wr~out {} dcp:DECODE|/IOWR {} dcp:DECODE|CNF[7] {} } { 0.000ns 0.000ns 0.300ns 3.100ns } { 0.000ns 2.000ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns - " "Info: - Micro clock to output delay of source is 0.500 ns" {  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { /wr dcp:DECODE|/IOWR dcp:DECODE|CNF[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { /wr {} /wr~out {} dcp:DECODE|/IOWR {} dcp:DECODE|CNF[7] {} } { 0.000ns 0.000ns 0.300ns 3.100ns } { 0.000ns 2.000ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { dcp:DECODE|CNF[7] dcp:DECODE|CNF[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.100 ns" { dcp:DECODE|CNF[7] {} dcp:DECODE|CNF[7] {} } { 0.000ns 0.300ns } { 0.000ns 0.800ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { /wr dcp:DECODE|/IOWR dcp:DECODE|CNF[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { /wr {} /wr~out {} dcp:DECODE|/IOWR {} dcp:DECODE|CNF[7] {} } { 0.000ns 0.000ns 0.300ns 3.100ns } { 0.000ns 2.000ns 1.400ns 0.000ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "/io register dcp:DECODE\|CNF\[7\] register dcp:DECODE\|CNF\[7\] 300 ps " "Info: Minimum slack time is 300 ps for clock \"/io\" between source register \"dcp:DECODE\|CNF\[7\]\" and destination register \"dcp:DECODE\|CNF\[7\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.100 ns + Shortest register register " "Info: + Shortest register to register delay is 1.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dcp:DECODE\|CNF\[7\] 1 REG LC5_B5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_B5; Fanout = 4; REG Node = 'dcp:DECODE\|CNF\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dcp:DECODE|CNF[7] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.800 ns) 1.100 ns dcp:DECODE\|CNF\[7\] 2 REG LC5_B5 4 " "Info: 2: + IC(0.300 ns) + CELL(0.800 ns) = 1.100 ns; Loc. = LC5_B5; Fanout = 4; REG Node = 'dcp:DECODE\|CNF\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { dcp:DECODE|CNF[7] dcp:DECODE|CNF[7] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.800 ns ( 72.73 % ) " "Info: Total cell delay = 0.800 ns ( 72.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.300 ns ( 27.27 % ) " "Info: Total interconnect delay = 0.300 ns ( 27.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { dcp:DECODE|CNF[7] dcp:DECODE|CNF[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.100 ns" { dcp:DECODE|CNF[7] {} dcp:DECODE|CNF[7] {} } { 0.000ns 0.300ns } { 0.000ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.800 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.800 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination /io 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"/io\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source /io 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"/io\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "/io destination 7.000 ns + Longest register " "Info: + Longest clock path from clock \"/io\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns /io 1 CLK PIN_78 33 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_78; Fanout = 33; CLK Node = '/io'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { /io } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 33 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 3.900 ns dcp:DECODE\|/IOWR 2 COMB LC8_D32 19 " "Info: 2: + IC(0.300 ns) + CELL(1.600 ns) = 3.900 ns; Loc. = LC8_D32; Fanout = 19; COMB Node = 'dcp:DECODE\|/IOWR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { /io dcp:DECODE|/IOWR } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 647 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(0.000 ns) 7.000 ns dcp:DECODE\|CNF\[7\] 3 REG LC5_B5 4 " "Info: 3: + IC(3.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC5_B5; Fanout = 4; REG Node = 'dcp:DECODE\|CNF\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { dcp:DECODE|/IOWR dcp:DECODE|CNF[7] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 51.43 % ) " "Info: Total cell delay = 3.600 ns ( 51.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.400 ns ( 48.57 % ) " "Info: Total interconnect delay = 3.400 ns ( 48.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { /io dcp:DECODE|/IOWR dcp:DECODE|CNF[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { /io {} /io~out {} dcp:DECODE|/IOWR {} dcp:DECODE|CNF[7] {} } { 0.000ns 0.000ns 0.300ns 3.100ns } { 0.000ns 2.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "/io source 7.000 ns - Shortest register " "Info: - Shortest clock path from clock \"/io\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns /io 1 CLK PIN_78 33 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_78; Fanout = 33; CLK Node = '/io'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { /io } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 33 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 3.900 ns dcp:DECODE\|/IOWR 2 COMB LC8_D32 19 " "Info: 2: + IC(0.300 ns) + CELL(1.600 ns) = 3.900 ns; Loc. = LC8_D32; Fanout = 19; COMB Node = 'dcp:DECODE\|/IOWR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { /io dcp:DECODE|/IOWR } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 647 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(0.000 ns) 7.000 ns dcp:DECODE\|CNF\[7\] 3 REG LC5_B5 4 " "Info: 3: + IC(3.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC5_B5; Fanout = 4; REG Node = 'dcp:DECODE\|CNF\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { dcp:DECODE|/IOWR dcp:DECODE|CNF[7] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 51.43 % ) " "Info: Total cell delay = 3.600 ns ( 51.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.400 ns ( 48.57 % ) " "Info: Total interconnect delay = 3.400 ns ( 48.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { /io dcp:DECODE|/IOWR dcp:DECODE|CNF[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { /io {} /io~out {} dcp:DECODE|/IOWR {} dcp:DECODE|CNF[7] {} } { 0.000ns 0.000ns 0.300ns 3.100ns } { 0.000ns 2.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { /io dcp:DECODE|/IOWR dcp:DECODE|CNF[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { /io {} /io~out {} dcp:DECODE|/IOWR {} dcp:DECODE|CNF[7] {} } { 0.000ns 0.000ns 0.300ns 3.100ns } { 0.000ns 2.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns - " "Info: - Micro clock to output delay of source is 0.500 ns" {  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { /io dcp:DECODE|/IOWR dcp:DECODE|CNF[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { /io {} /io~out {} dcp:DECODE|/IOWR {} dcp:DECODE|CNF[7] {} } { 0.000ns 0.000ns 0.300ns 3.100ns } { 0.000ns 2.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { dcp:DECODE|CNF[7] dcp:DECODE|CNF[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.100 ns" { dcp:DECODE|CNF[7] {} dcp:DECODE|CNF[7] {} } { 0.000ns 0.300ns } { 0.000ns 0.800ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { /io dcp:DECODE|/IOWR dcp:DECODE|CNF[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { /io {} /io~out {} dcp:DECODE|/IOWR {} dcp:DECODE|CNF[7] {} } { 0.000ns 0.000ns 0.300ns 3.100ns } { 0.000ns 2.000ns 1.600ns 0.000ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "/m1 register dcp:DECODE\|CNF\[7\] register dcp:DECODE\|CNF\[7\] 300 ps " "Info: Minimum slack time is 300 ps for clock \"/m1\" between source register \"dcp:DECODE\|CNF\[7\]\" and destination register \"dcp:DECODE\|CNF\[7\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.100 ns + Shortest register register " "Info: + Shortest register to register delay is 1.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dcp:DECODE\|CNF\[7\] 1 REG LC5_B5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_B5; Fanout = 4; REG Node = 'dcp:DECODE\|CNF\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dcp:DECODE|CNF[7] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.800 ns) 1.100 ns dcp:DECODE\|CNF\[7\] 2 REG LC5_B5 4 " "Info: 2: + IC(0.300 ns) + CELL(0.800 ns) = 1.100 ns; Loc. = LC5_B5; Fanout = 4; REG Node = 'dcp:DECODE\|CNF\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { dcp:DECODE|CNF[7] dcp:DECODE|CNF[7] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.800 ns ( 72.73 % ) " "Info: Total cell delay = 0.800 ns ( 72.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.300 ns ( 27.27 % ) " "Info: Total interconnect delay = 0.300 ns ( 27.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { dcp:DECODE|CNF[7] dcp:DECODE|CNF[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.100 ns" { dcp:DECODE|CNF[7] {} dcp:DECODE|CNF[7] {} } { 0.000ns 0.300ns } { 0.000ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.800 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.800 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination /m1 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"/m1\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source /m1 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"/m1\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "/m1 destination 12.900 ns + Longest register " "Info: + Longest clock path from clock \"/m1\" to destination register is 12.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns /m1 1 CLK PIN_24 16 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_24; Fanout = 16; CLK Node = '/m1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { /m1 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 31 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(1.600 ns) 9.800 ns dcp:DECODE\|/IOWR 2 COMB LC8_D32 19 " "Info: 2: + IC(3.300 ns) + CELL(1.600 ns) = 9.800 ns; Loc. = LC8_D32; Fanout = 19; COMB Node = 'dcp:DECODE\|/IOWR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { /m1 dcp:DECODE|/IOWR } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 647 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(0.000 ns) 12.900 ns dcp:DECODE\|CNF\[7\] 3 REG LC5_B5 4 " "Info: 3: + IC(3.100 ns) + CELL(0.000 ns) = 12.900 ns; Loc. = LC5_B5; Fanout = 4; REG Node = 'dcp:DECODE\|CNF\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { dcp:DECODE|/IOWR dcp:DECODE|CNF[7] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.500 ns ( 50.39 % ) " "Info: Total cell delay = 6.500 ns ( 50.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.400 ns ( 49.61 % ) " "Info: Total interconnect delay = 6.400 ns ( 49.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.900 ns" { /m1 dcp:DECODE|/IOWR dcp:DECODE|CNF[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.900 ns" { /m1 {} /m1~out {} dcp:DECODE|/IOWR {} dcp:DECODE|CNF[7] {} } { 0.000ns 0.000ns 3.300ns 3.100ns } { 0.000ns 4.900ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "/m1 source 12.900 ns - Shortest register " "Info: - Shortest clock path from clock \"/m1\" to source register is 12.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns /m1 1 CLK PIN_24 16 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_24; Fanout = 16; CLK Node = '/m1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { /m1 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 31 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(1.600 ns) 9.800 ns dcp:DECODE\|/IOWR 2 COMB LC8_D32 19 " "Info: 2: + IC(3.300 ns) + CELL(1.600 ns) = 9.800 ns; Loc. = LC8_D32; Fanout = 19; COMB Node = 'dcp:DECODE\|/IOWR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { /m1 dcp:DECODE|/IOWR } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 647 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(0.000 ns) 12.900 ns dcp:DECODE\|CNF\[7\] 3 REG LC5_B5 4 " "Info: 3: + IC(3.100 ns) + CELL(0.000 ns) = 12.900 ns; Loc. = LC5_B5; Fanout = 4; REG Node = 'dcp:DECODE\|CNF\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { dcp:DECODE|/IOWR dcp:DECODE|CNF[7] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.500 ns ( 50.39 % ) " "Info: Total cell delay = 6.500 ns ( 50.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.400 ns ( 49.61 % ) " "Info: Total interconnect delay = 6.400 ns ( 49.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.900 ns" { /m1 dcp:DECODE|/IOWR dcp:DECODE|CNF[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.900 ns" { /m1 {} /m1~out {} dcp:DECODE|/IOWR {} dcp:DECODE|CNF[7] {} } { 0.000ns 0.000ns 3.300ns 3.100ns } { 0.000ns 4.900ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.900 ns" { /m1 dcp:DECODE|/IOWR dcp:DECODE|CNF[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.900 ns" { /m1 {} /m1~out {} dcp:DECODE|/IOWR {} dcp:DECODE|CNF[7] {} } { 0.000ns 0.000ns 3.300ns 3.100ns } { 0.000ns 4.900ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns - " "Info: - Micro clock to output delay of source is 0.500 ns" {  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.900 ns" { /m1 dcp:DECODE|/IOWR dcp:DECODE|CNF[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.900 ns" { /m1 {} /m1~out {} dcp:DECODE|/IOWR {} dcp:DECODE|CNF[7] {} } { 0.000ns 0.000ns 3.300ns 3.100ns } { 0.000ns 4.900ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { dcp:DECODE|CNF[7] dcp:DECODE|CNF[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.100 ns" { dcp:DECODE|CNF[7] {} dcp:DECODE|CNF[7] {} } { 0.000ns 0.300ns } { 0.000ns 0.800ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.900 ns" { /m1 dcp:DECODE|/IOWR dcp:DECODE|CNF[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.900 ns" { /m1 {} /m1~out {} dcp:DECODE|/IOWR {} dcp:DECODE|CNF[7] {} } { 0.000ns 0.000ns 3.300ns 3.100ns } { 0.000ns 4.900ns 1.600ns 0.000ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "acceler:ACC\|lpm_counter:ACC_CNT_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] /m1 TG42 19.100 ns register " "Info: tsu for register \"acceler:ACC\|lpm_counter:ACC_CNT_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" (data pin = \"/m1\", clock pin = \"TG42\") is 19.100 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.900 ns + Longest pin register " "Info: + Longest pin to register delay is 20.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns /m1 1 CLK PIN_24 16 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_24; Fanout = 16; CLK Node = '/m1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { /m1 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 31 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.300 ns) + CELL(1.700 ns) 11.900 ns acceler:ACC\|\$00020 2 COMB LC4_D28 1 " "Info: 2: + IC(5.300 ns) + CELL(1.700 ns) = 11.900 ns; Loc. = LC4_D28; Fanout = 1; COMB Node = 'acceler:ACC\|\$00020'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { /m1 acceler:ACC|$00020 } "NODE_NAME" } } { "ACCELER.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/ACCELER.TDF" 237 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 13.600 ns acceler:ACC\|START_ACC 3 COMB LC6_D28 5 " "Info: 3: + IC(0.300 ns) + CELL(1.400 ns) = 13.600 ns; Loc. = LC6_D28; Fanout = 5; COMB Node = 'acceler:ACC\|START_ACC'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { acceler:ACC|$00020 acceler:ACC|START_ACC } "NODE_NAME" } } { "ACCELER.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/ACCELER.TDF" 237 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.400 ns) 17.000 ns acceler:ACC\|\$00011 4 COMB LC7_D14 24 " "Info: 4: + IC(2.000 ns) + CELL(1.400 ns) = 17.000 ns; Loc. = LC7_D14; Fanout = 24; COMB Node = 'acceler:ACC\|\$00011'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { acceler:ACC|START_ACC acceler:ACC|$00011 } "NODE_NAME" } } { "ACCELER.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/ACCELER.TDF" 213 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 18.700 ns acceler:ACC\|lpm_counter:ACC_CNT_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]~1 5 COMB LC3_D14 8 " "Info: 5: + IC(0.300 ns) + CELL(1.400 ns) = 18.700 ns; Loc. = LC3_D14; Fanout = 8; COMB Node = 'acceler:ACC\|lpm_counter:ACC_CNT_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { acceler:ACC|$00011 acceler:ACC|lpm_counter:ACC_CNT_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[7]~1 } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.800 ns) 20.900 ns acceler:ACC\|lpm_counter:ACC_CNT_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 6 REG LC1_D13 5 " "Info: 6: + IC(1.400 ns) + CELL(0.800 ns) = 20.900 ns; Loc. = LC1_D13; Fanout = 5; REG Node = 'acceler:ACC\|lpm_counter:ACC_CNT_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { acceler:ACC|lpm_counter:ACC_CNT_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[7]~1 acceler:ACC|lpm_counter:ACC_CNT_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.600 ns ( 55.50 % ) " "Info: Total cell delay = 11.600 ns ( 55.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.300 ns ( 44.50 % ) " "Info: Total interconnect delay = 9.300 ns ( 44.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.900 ns" { /m1 acceler:ACC|$00020 acceler:ACC|START_ACC acceler:ACC|$00011 acceler:ACC|lpm_counter:ACC_CNT_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[7]~1 acceler:ACC|lpm_counter:ACC_CNT_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.900 ns" { /m1 {} /m1~out {} acceler:ACC|$00020 {} acceler:ACC|START_ACC {} acceler:ACC|$00011 {} acceler:ACC|lpm_counter:ACC_CNT_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[7]~1 {} acceler:ACC|lpm_counter:ACC_CNT_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 5.300ns 0.300ns 2.000ns 0.300ns 1.400ns } { 0.000ns 4.900ns 1.700ns 1.400ns 1.400ns 1.400ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns + " "Info: + Micro setup delay of destination is 0.600 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TG42 destination 2.400 ns - Shortest register " "Info: - Shortest clock path from clock \"TG42\" to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns TG42 1 CLK PIN_183 1733 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_183; Fanout = 1733; CLK Node = 'TG42'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TG42 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 26 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns acceler:ACC\|lpm_counter:ACC_CNT_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 2 REG LC1_D13 5 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC1_D13; Fanout = 5; REG Node = 'acceler:ACC\|lpm_counter:ACC_CNT_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { TG42 acceler:ACC|lpm_counter:ACC_CNT_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { TG42 acceler:ACC|lpm_counter:ACC_CNT_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { TG42 {} TG42~out {} acceler:ACC|lpm_counter:ACC_CNT_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.900 ns" { /m1 acceler:ACC|$00020 acceler:ACC|START_ACC acceler:ACC|$00011 acceler:ACC|lpm_counter:ACC_CNT_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[7]~1 acceler:ACC|lpm_counter:ACC_CNT_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.900 ns" { /m1 {} /m1~out {} acceler:ACC|$00020 {} acceler:ACC|START_ACC {} acceler:ACC|$00011 {} acceler:ACC|lpm_counter:ACC_CNT_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[7]~1 {} acceler:ACC|lpm_counter:ACC_CNT_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 5.300ns 0.300ns 2.000ns 0.300ns 1.400ns } { 0.000ns 4.900ns 1.700ns 1.400ns 1.400ns 1.400ns 0.800ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { TG42 acceler:ACC|lpm_counter:ACC_CNT_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { TG42 {} TG42~out {} acceler:ACC|lpm_counter:ACC_CNT_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "/m1 /wait dcp:DECODE\|PN\[2\] 38.700 ns register " "Info: tco from clock \"/m1\" to destination pin \"/wait\" through register \"dcp:DECODE\|PN\[2\]\" is 38.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "/m1 source 12.200 ns + Longest register " "Info: + Longest clock path from clock \"/m1\" to source register is 12.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns /m1 1 CLK PIN_24 16 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_24; Fanout = 16; CLK Node = '/m1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { /m1 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 31 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(1.600 ns) 9.800 ns dcp:DECODE\|/IOWR 2 COMB LC8_D32 19 " "Info: 2: + IC(3.300 ns) + CELL(1.600 ns) = 9.800 ns; Loc. = LC8_D32; Fanout = 19; COMB Node = 'dcp:DECODE\|/IOWR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { /m1 dcp:DECODE|/IOWR } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 647 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(0.000 ns) 12.200 ns dcp:DECODE\|PN\[2\] 3 REG LC4_B19 4 " "Info: 3: + IC(2.400 ns) + CELL(0.000 ns) = 12.200 ns; Loc. = LC4_B19; Fanout = 4; REG Node = 'dcp:DECODE\|PN\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { dcp:DECODE|/IOWR dcp:DECODE|PN[2] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 127 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.500 ns ( 53.28 % ) " "Info: Total cell delay = 6.500 ns ( 53.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.700 ns ( 46.72 % ) " "Info: Total interconnect delay = 5.700 ns ( 46.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { /m1 dcp:DECODE|/IOWR dcp:DECODE|PN[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { /m1 {} /m1~out {} dcp:DECODE|/IOWR {} dcp:DECODE|PN[2] {} } { 0.000ns 0.000ns 3.300ns 2.400ns } { 0.000ns 4.900ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 127 11 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.000 ns + Longest register pin " "Info: + Longest register to pin delay is 26.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dcp:DECODE\|PN\[2\] 1 REG LC4_B19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_B19; Fanout = 4; REG Node = 'dcp:DECODE\|PN\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dcp:DECODE|PN[2] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 127 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.600 ns) 3.900 ns \$00083 2 COMB LC6_F36 1 " "Info: 2: + IC(2.300 ns) + CELL(1.600 ns) = 3.900 ns; Loc. = LC6_F36; Fanout = 1; COMB Node = '\$00083'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { dcp:DECODE|PN[2] $00083 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 559 49 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(1.600 ns) 10.600 ns WAIT_ORIG 3 COMB LC7_D20 1 " "Info: 3: + IC(5.100 ns) + CELL(1.600 ns) = 10.600 ns; Loc. = LC7_D20; Fanout = 1; COMB Node = 'WAIT_ORIG'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { $00083 WAIT_ORIG } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 558 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 12.500 ns /WAIT_ALL~1 4 COMB LC6_D20 1 " "Info: 4: + IC(0.300 ns) + CELL(1.600 ns) = 12.500 ns; Loc. = LC6_D20; Fanout = 1; COMB Node = '/WAIT_ALL~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { WAIT_ORIG /WAIT_ALL~1 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 899 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.600 ns) 16.200 ns \$00153 5 COMB LC1_F28 2 " "Info: 5: + IC(2.100 ns) + CELL(1.600 ns) = 16.200 ns; Loc. = LC1_F28; Fanout = 2; COMB Node = '\$00153'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { /WAIT_ALL~1 $00153 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 903 49 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 17.900 ns /wait~1 6 COMB LC3_F28 1 " "Info: 6: + IC(0.300 ns) + CELL(1.400 ns) = 17.900 ns; Loc. = LC3_F28; Fanout = 1; COMB Node = '/wait~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { $00153 /wait~1 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 903 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(6.300 ns) 26.000 ns /wait 7 PIN PIN_18 0 " "Info: 7: + IC(1.800 ns) + CELL(6.300 ns) = 26.000 ns; Loc. = PIN_18; Fanout = 0; PIN Node = '/wait'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.100 ns" { /wait~1 /wait } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 903 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.100 ns ( 54.23 % ) " "Info: Total cell delay = 14.100 ns ( 54.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.900 ns ( 45.77 % ) " "Info: Total interconnect delay = 11.900 ns ( 45.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { dcp:DECODE|PN[2] $00083 WAIT_ORIG /WAIT_ALL~1 $00153 /wait~1 /wait } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { dcp:DECODE|PN[2] {} $00083 {} WAIT_ORIG {} /WAIT_ALL~1 {} $00153 {} /wait~1 {} /wait {} } { 0.000ns 2.300ns 5.100ns 0.300ns 2.100ns 0.300ns 1.800ns } { 0.000ns 1.600ns 1.600ns 1.600ns 1.600ns 1.400ns 6.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { /m1 dcp:DECODE|/IOWR dcp:DECODE|PN[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { /m1 {} /m1~out {} dcp:DECODE|/IOWR {} dcp:DECODE|PN[2] {} } { 0.000ns 0.000ns 3.300ns 2.400ns } { 0.000ns 4.900ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { dcp:DECODE|PN[2] $00083 WAIT_ORIG /WAIT_ALL~1 $00153 /wait~1 /wait } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { dcp:DECODE|PN[2] {} $00083 {} WAIT_ORIG {} /WAIT_ALL~1 {} $00153 {} /wait~1 {} /wait {} } { 0.000ns 2.300ns 5.100ns 0.300ns 2.100ns 0.300ns 1.800ns } { 0.000ns 1.600ns 1.600ns 1.600ns 1.600ns 1.400ns 6.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "a\[10\] d\[0\] 32.200 ns Longest " "Info: Longest tpd from source pin \"a\[10\]\" to destination pin \"d\[0\]\" is 32.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns a\[10\] 1 PIN PIN_40 13 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_40; Fanout = 13; PIN Node = 'a\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[10] } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 38 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.300 ns) + CELL(1.600 ns) 11.800 ns KEMPS\[0\]~8 2 COMB LC1_C27 1 " "Info: 2: + IC(5.300 ns) + CELL(1.600 ns) = 11.800 ns; Loc. = LC1_C27; Fanout = 1; COMB Node = 'KEMPS\[0\]~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { a[10] KEMPS[0]~8 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 256 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 13.500 ns KEMPS\[0\] 3 COMB LC2_C27 1 " "Info: 3: + IC(0.300 ns) + CELL(1.400 ns) = 13.500 ns; Loc. = LC2_C27; Fanout = 1; COMB Node = 'KEMPS\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { KEMPS[0]~8 KEMPS[0] } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 256 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 15.200 ns KEY/KEMS\[0\] 4 COMB LC7_C27 1 " "Info: 4: + IC(0.300 ns) + CELL(1.400 ns) = 15.200 ns; Loc. = LC7_C27; Fanout = 1; COMB Node = 'KEY/KEMS\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { KEMPS[0] KEY/KEMS[0] } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 258 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.600 ns) 19.600 ns PDD\[0\]~8 5 COMB LC5_B7 1 " "Info: 5: + IC(2.800 ns) + CELL(1.600 ns) = 19.600 ns; Loc. = LC5_B7; Fanout = 1; COMB Node = 'PDD\[0\]~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { KEY/KEMS[0] PDD[0]~8 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 176 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 21.300 ns PDD\[0\] 6 COMB LC3_B7 1 " "Info: 6: + IC(0.300 ns) + CELL(1.400 ns) = 21.300 ns; Loc. = LC3_B7; Fanout = 1; COMB Node = 'PDD\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { PDD[0]~8 PDD[0] } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 176 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.600 ns) 25.000 ns DD\[0\]~16 7 COMB LC6_B35 1 " "Info: 7: + IC(2.100 ns) + CELL(1.600 ns) = 25.000 ns; Loc. = LC6_B35; Fanout = 1; COMB Node = 'DD\[0\]~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { PDD[0] DD[0]~16 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 98 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(6.300 ns) 32.200 ns d\[0\] 8 PIN PIN_53 0 " "Info: 8: + IC(0.900 ns) + CELL(6.300 ns) = 32.200 ns; Loc. = PIN_53; Fanout = 0; PIN Node = 'd\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { DD[0]~16 d[0] } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 39 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "20.200 ns ( 62.73 % ) " "Info: Total cell delay = 20.200 ns ( 62.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.000 ns ( 37.27 % ) " "Info: Total interconnect delay = 12.000 ns ( 37.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.200 ns" { a[10] KEMPS[0]~8 KEMPS[0] KEY/KEMS[0] PDD[0]~8 PDD[0] DD[0]~16 d[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.200 ns" { a[10] {} a[10]~out {} KEMPS[0]~8 {} KEMPS[0] {} KEY/KEMS[0] {} PDD[0]~8 {} PDD[0] {} DD[0]~16 {} d[0] {} } { 0.000ns 0.000ns 5.300ns 0.300ns 0.300ns 2.800ns 0.300ns 2.100ns 0.900ns } { 0.000ns 4.900ns 1.600ns 1.400ns 1.400ns 1.600ns 1.400ns 1.600ns 6.300ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dcp:DECODE\|CNF\[4\] d\[4\] /m1 5.400 ns register " "Info: th for register \"dcp:DECODE\|CNF\[4\]\" (data pin = \"d\[4\]\", clock pin = \"/m1\") is 5.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "/m1 destination 11.900 ns + Longest register " "Info: + Longest clock path from clock \"/m1\" to destination register is 11.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns /m1 1 CLK PIN_24 16 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_24; Fanout = 16; CLK Node = '/m1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { /m1 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 31 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(1.600 ns) 9.800 ns dcp:DECODE\|/IOWR 2 COMB LC8_D32 19 " "Info: 2: + IC(3.300 ns) + CELL(1.600 ns) = 9.800 ns; Loc. = LC8_D32; Fanout = 19; COMB Node = 'dcp:DECODE\|/IOWR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { /m1 dcp:DECODE|/IOWR } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 647 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 11.900 ns dcp:DECODE\|CNF\[4\] 3 REG LC3_F31 3 " "Info: 3: + IC(2.100 ns) + CELL(0.000 ns) = 11.900 ns; Loc. = LC3_F31; Fanout = 3; REG Node = 'dcp:DECODE\|CNF\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { dcp:DECODE|/IOWR dcp:DECODE|CNF[4] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.500 ns ( 54.62 % ) " "Info: Total cell delay = 6.500 ns ( 54.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.400 ns ( 45.38 % ) " "Info: Total interconnect delay = 5.400 ns ( 45.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.900 ns" { /m1 dcp:DECODE|/IOWR dcp:DECODE|CNF[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.900 ns" { /m1 {} /m1~out {} dcp:DECODE|/IOWR {} dcp:DECODE|CNF[4] {} } { 0.000ns 0.000ns 3.300ns 2.100ns } { 0.000ns 4.900ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.800 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns d\[4\] 1 PIN PIN_57 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_57; Fanout = 1; PIN Node = 'd\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[4] } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 39 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns d\[4\]~4 2 COMB IOC_57 22 " "Info: 2: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = IOC_57; Fanout = 22; COMB Node = 'd\[4\]~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { d[4] d[4]~4 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 39 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.000 ns) 7.800 ns dcp:DECODE\|CNF\[4\] 3 REG LC3_F31 3 " "Info: 3: + IC(1.900 ns) + CELL(1.000 ns) = 7.800 ns; Loc. = LC3_F31; Fanout = 3; REG Node = 'dcp:DECODE\|CNF\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { d[4]~4 dcp:DECODE|CNF[4] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.900 ns ( 75.64 % ) " "Info: Total cell delay = 5.900 ns ( 75.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.900 ns ( 24.36 % ) " "Info: Total interconnect delay = 1.900 ns ( 24.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { d[4] d[4]~4 dcp:DECODE|CNF[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.800 ns" { d[4] {} d[4]~4 {} dcp:DECODE|CNF[4] {} } { 0.000ns 0.000ns 1.900ns } { 0.000ns 4.900ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.900 ns" { /m1 dcp:DECODE|/IOWR dcp:DECODE|CNF[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.900 ns" { /m1 {} /m1~out {} dcp:DECODE|/IOWR {} dcp:DECODE|CNF[4] {} } { 0.000ns 0.000ns 3.300ns 2.100ns } { 0.000ns 4.900ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { d[4] d[4]~4 dcp:DECODE|CNF[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.800 ns" { d[4] {} d[4]~4 {} dcp:DECODE|CNF[4] {} } { 0.000ns 0.000ns 1.900ns } { 0.000ns 4.900ns 1.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "TG42 register dcp:DECODE\|\$00030 register dcp:DECODE\|HDD_FLIP 2.004 ns " "Info: Slack time is 2.004 ns for clock \"TG42\" between source register \"dcp:DECODE\|\$00030\" and destination register \"dcp:DECODE\|HDD_FLIP\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "recovery " "Info: Requirement is of type recovery" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "14.500 ns - " "Info: - Data arrival time is 14.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source TG42 23.809 ns 0.000 ns  50 " "Info: Clock period of Source clock \"TG42\" is 23.809 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TG42 source 9.600 ns + Longest register " "Info: + Longest clock path from clock \"TG42\" to source register is 9.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns TG42 1 CLK PIN_183 1733 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_183; Fanout = 1733; CLK Node = 'TG42'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TG42 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 26 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.500 ns) 2.900 ns dcp:DECODE\|MC_TYPE 2 REG LC4_D29 9 " "Info: 2: + IC(0.400 ns) + CELL(0.500 ns) = 2.900 ns; Loc. = LC4_D29; Fanout = 9; REG Node = 'dcp:DECODE\|MC_TYPE'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { TG42 dcp:DECODE|MC_TYPE } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 26 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.600 ns) 5.800 ns acceler:ACC\|START_ACC 3 COMB LC6_D28 5 " "Info: 3: + IC(1.300 ns) + CELL(1.600 ns) = 5.800 ns; Loc. = LC6_D28; Fanout = 5; COMB Node = 'acceler:ACC\|START_ACC'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { dcp:DECODE|MC_TYPE acceler:ACC|START_ACC } "NODE_NAME" } } { "ACCELER.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/ACCELER.TDF" 237 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 7.700 ns acceler:ACC\|DOUBLE_CAS 4 COMB LC8_D28 4 " "Info: 4: + IC(0.300 ns) + CELL(1.600 ns) = 7.700 ns; Loc. = LC8_D28; Fanout = 4; COMB Node = 'acceler:ACC\|DOUBLE_CAS'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { acceler:ACC|START_ACC acceler:ACC|DOUBLE_CAS } "NODE_NAME" } } { "ACCELER.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/ACCELER.TDF" 239 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.000 ns) 9.600 ns dcp:DECODE\|\$00030 5 REG LC3_B27 1 " "Info: 5: + IC(1.900 ns) + CELL(0.000 ns) = 9.600 ns; Loc. = LC3_B27; Fanout = 1; REG Node = 'dcp:DECODE\|\$00030'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { acceler:ACC|DOUBLE_CAS dcp:DECODE|$00030 } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 529 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 59.38 % ) " "Info: Total cell delay = 5.700 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.900 ns ( 40.63 % ) " "Info: Total interconnect delay = 3.900 ns ( 40.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.600 ns" { TG42 dcp:DECODE|MC_TYPE acceler:ACC|START_ACC acceler:ACC|DOUBLE_CAS dcp:DECODE|$00030 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 529 36 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.400 ns + Longest register register " "Info: + Longest register to register delay is 4.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dcp:DECODE\|\$00030 1 REG LC3_B27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_B27; Fanout = 1; REG Node = 'dcp:DECODE\|\$00030'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dcp:DECODE|$00030 } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 529 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.600 ns) 2.900 ns dcp:DECODE\|HDD_FLIP~2 2 COMB LC3_B23 1 " "Info: 2: + IC(1.300 ns) + CELL(1.600 ns) = 2.900 ns; Loc. = LC3_B23; Fanout = 1; COMB Node = 'dcp:DECODE\|HDD_FLIP~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { dcp:DECODE|$00030 dcp:DECODE|HDD_FLIP~2 } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 83 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.200 ns) 4.400 ns dcp:DECODE\|HDD_FLIP 3 REG LC2_B23 19 " "Info: 3: + IC(0.300 ns) + CELL(1.200 ns) = 4.400 ns; Loc. = LC2_B23; Fanout = 19; REG Node = 'dcp:DECODE\|HDD_FLIP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { dcp:DECODE|HDD_FLIP~2 dcp:DECODE|HDD_FLIP } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 83 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 63.64 % ) " "Info: Total cell delay = 2.800 ns ( 63.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 36.36 % ) " "Info: Total interconnect delay = 1.600 ns ( 36.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { dcp:DECODE|$00030 dcp:DECODE|HDD_FLIP~2 dcp:DECODE|HDD_FLIP } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { dcp:DECODE|$00030 dcp:DECODE|HDD_FLIP~2 dcp:DECODE|HDD_FLIP } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.600 ns" { TG42 dcp:DECODE|MC_TYPE acceler:ACC|START_ACC acceler:ACC|DOUBLE_CAS dcp:DECODE|$00030 } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "16.504 ns + " "Info: + Data required time is 16.504 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 11.904 ns " "Info: + Latch edge is 11.904 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination TG42 23.809 ns 11.904 ns inverted 50 " "Info: Clock period of Destination clock \"TG42\" is 23.809 ns with inverted offset of 11.904 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TG42 destination 5.200 ns + Shortest register " "Info: + Shortest clock path from clock \"TG42\" to destination register is 5.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns TG42 1 CLK PIN_183 1733 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_183; Fanout = 1733; CLK Node = 'TG42'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TG42 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 26 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.500 ns) 2.900 ns dcp:DECODE\|/IOM 2 REG LC6_D32 15 " "Info: 2: + IC(0.400 ns) + CELL(0.500 ns) = 2.900 ns; Loc. = LC6_D32; Fanout = 15; REG Node = 'dcp:DECODE\|/IOM'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { TG42 dcp:DECODE|/IOM } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 47 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(0.000 ns) 5.200 ns dcp:DECODE\|HDD_FLIP 3 REG LC2_B23 19 " "Info: 3: + IC(2.300 ns) + CELL(0.000 ns) = 5.200 ns; Loc. = LC2_B23; Fanout = 19; REG Node = 'dcp:DECODE\|HDD_FLIP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { dcp:DECODE|/IOM dcp:DECODE|HDD_FLIP } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 83 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.500 ns ( 48.08 % ) " "Info: Total cell delay = 2.500 ns ( 48.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.700 ns ( 51.92 % ) " "Info: Total interconnect delay = 2.700 ns ( 51.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { TG42 dcp:DECODE|/IOM dcp:DECODE|HDD_FLIP } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns - " "Info: - Micro setup delay of destination is 0.600 ns" {  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 83 9 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { TG42 dcp:DECODE|/IOM dcp:DECODE|HDD_FLIP } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { dcp:DECODE|$00030 dcp:DECODE|HDD_FLIP~2 dcp:DECODE|HDD_FLIP } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { TG42 dcp:DECODE|/IOM dcp:DECODE|HDD_FLIP } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.600 ns" { TG42 dcp:DECODE|MC_TYPE acceler:ACC|START_ACC acceler:ACC|DOUBLE_CAS dcp:DECODE|$00030 } "NODE_NAME" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "/mr register CS_ROMT register CS_ROMT 5.5 ns " "Info: Slack time is 5.5 ns for clock \"/mr\" between source register \"CS_ROMT\" and destination register \"CS_ROMT\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "recovery " "Info: Requirement is of type recovery" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "11.300 ns - " "Info: - Data arrival time is 11.300 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 5.000 ns " "Info: + Launch edge is 5.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source /mr 10.000 ns 5.000 ns inverted 50 " "Info: Clock period of Source clock \"/mr\" is 10.000 ns with inverted offset of 5.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "/mr source 2.400 ns + Longest register " "Info: + Longest clock path from clock \"/mr\" to source register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns /mr 1 CLK PIN_184 36 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_184; Fanout = 36; CLK Node = '/mr'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { /mr } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 37 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns CS_ROMT 2 REG LC7_D28 3 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC7_D28; Fanout = 3; REG Node = 'CS_ROMT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { /mr CS_ROMT } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 599 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { /mr CS_ROMT } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 599 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.400 ns + Longest register register " "Info: + Longest register to register delay is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CS_ROMT 1 REG LC7_D28 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_D28; Fanout = 3; REG Node = 'CS_ROMT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS_ROMT } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 599 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 1.900 ns \$00102 2 COMB LC2_D28 1 " "Info: 2: + IC(0.300 ns) + CELL(1.600 ns) = 1.900 ns; Loc. = LC2_D28; Fanout = 1; COMB Node = '\$00102'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { CS_ROMT $00102 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 599 61 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.200 ns) 3.400 ns CS_ROMT 3 REG LC7_D28 3 " "Info: 3: + IC(0.300 ns) + CELL(1.200 ns) = 3.400 ns; Loc. = LC7_D28; Fanout = 3; REG Node = 'CS_ROMT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { $00102 CS_ROMT } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 599 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 82.35 % ) " "Info: Total cell delay = 2.800 ns ( 82.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.600 ns ( 17.65 % ) " "Info: Total interconnect delay = 0.600 ns ( 17.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { CS_ROMT $00102 CS_ROMT } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { CS_ROMT $00102 CS_ROMT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { /mr CS_ROMT } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "16.800 ns + " "Info: + Data required time is 16.800 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 15.000 ns " "Info: + Latch edge is 15.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination /mr 10.000 ns 5.000 ns inverted 50 " "Info: Clock period of Destination clock \"/mr\" is 10.000 ns with inverted offset of 5.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "/mr destination 2.400 ns + Shortest register " "Info: + Shortest clock path from clock \"/mr\" to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns /mr 1 CLK PIN_184 36 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_184; Fanout = 36; CLK Node = '/mr'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { /mr } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 37 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns CS_ROMT 2 REG LC7_D28 3 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC7_D28; Fanout = 3; REG Node = 'CS_ROMT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { /mr CS_ROMT } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 599 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { /mr CS_ROMT } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns - " "Info: - Micro setup delay of destination is 0.600 ns" {  } { { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 599 9 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { /mr CS_ROMT } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { CS_ROMT $00102 CS_ROMT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { /mr CS_ROMT } "NODE_NAME" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "/wr register dcp:DECODE\|CNF\[5\] register dcp:DECODE\|PN\[3\] 3.1 ns " "Info: Slack time is 3.1 ns for clock \"/wr\" between source register \"dcp:DECODE\|CNF\[5\]\" and destination register \"dcp:DECODE\|PN\[3\]\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "recovery " "Info: Requirement is of type recovery" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "12.400 ns - " "Info: - Data arrival time is 12.400 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source /wr 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"/wr\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "/wr source 6.800 ns + Longest register " "Info: + Longest clock path from clock \"/wr\" to source register is 6.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns /wr 1 CLK PIN_79 16 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_79; Fanout = 16; CLK Node = '/wr'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { /wr } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 34 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 3.700 ns dcp:DECODE\|/IOWR 2 COMB LC8_D32 19 " "Info: 2: + IC(0.300 ns) + CELL(1.400 ns) = 3.700 ns; Loc. = LC8_D32; Fanout = 19; COMB Node = 'dcp:DECODE\|/IOWR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { /wr dcp:DECODE|/IOWR } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 647 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(0.000 ns) 6.800 ns dcp:DECODE\|CNF\[5\] 3 REG LC3_B5 3 " "Info: 3: + IC(3.100 ns) + CELL(0.000 ns) = 6.800 ns; Loc. = LC3_B5; Fanout = 3; REG Node = 'dcp:DECODE\|CNF\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { dcp:DECODE|/IOWR dcp:DECODE|CNF[5] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 50.00 % ) " "Info: Total cell delay = 3.400 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.400 ns ( 50.00 % ) " "Info: Total interconnect delay = 3.400 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { /wr dcp:DECODE|/IOWR dcp:DECODE|CNF[5] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.100 ns + Longest register register " "Info: + Longest register to register delay is 5.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dcp:DECODE\|CNF\[5\] 1 REG LC3_B5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_B5; Fanout = 3; REG Node = 'dcp:DECODE\|CNF\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dcp:DECODE|CNF[5] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.600 ns) 3.600 ns dcp:DECODE\|PN\[4\]~0 2 COMB LC3_B19 5 " "Info: 2: + IC(2.000 ns) + CELL(1.600 ns) = 3.600 ns; Loc. = LC3_B19; Fanout = 5; COMB Node = 'dcp:DECODE\|PN\[4\]~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { dcp:DECODE|CNF[5] dcp:DECODE|PN[4]~0 } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 127 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.200 ns) 5.100 ns dcp:DECODE\|PN\[3\] 3 REG LC2_B19 1 " "Info: 3: + IC(0.300 ns) + CELL(1.200 ns) = 5.100 ns; Loc. = LC2_B19; Fanout = 1; REG Node = 'dcp:DECODE\|PN\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { dcp:DECODE|PN[4]~0 dcp:DECODE|PN[3] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 127 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 54.90 % ) " "Info: Total cell delay = 2.800 ns ( 54.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 45.10 % ) " "Info: Total interconnect delay = 2.300 ns ( 45.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { dcp:DECODE|CNF[5] dcp:DECODE|PN[4]~0 dcp:DECODE|PN[3] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { dcp:DECODE|CNF[5] dcp:DECODE|PN[4]~0 dcp:DECODE|PN[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { /wr dcp:DECODE|/IOWR dcp:DECODE|CNF[5] } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "15.500 ns + " "Info: + Data required time is 15.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination /wr 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"/wr\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "/wr destination 6.100 ns + Shortest register " "Info: + Shortest clock path from clock \"/wr\" to destination register is 6.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns /wr 1 CLK PIN_79 16 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_79; Fanout = 16; CLK Node = '/wr'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { /wr } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 34 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 3.700 ns dcp:DECODE\|/IOWR 2 COMB LC8_D32 19 " "Info: 2: + IC(0.300 ns) + CELL(1.400 ns) = 3.700 ns; Loc. = LC8_D32; Fanout = 19; COMB Node = 'dcp:DECODE\|/IOWR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { /wr dcp:DECODE|/IOWR } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 647 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(0.000 ns) 6.100 ns dcp:DECODE\|PN\[3\] 3 REG LC2_B19 1 " "Info: 3: + IC(2.400 ns) + CELL(0.000 ns) = 6.100 ns; Loc. = LC2_B19; Fanout = 1; REG Node = 'dcp:DECODE\|PN\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { dcp:DECODE|/IOWR dcp:DECODE|PN[3] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 127 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 55.74 % ) " "Info: Total cell delay = 3.400 ns ( 55.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.700 ns ( 44.26 % ) " "Info: Total interconnect delay = 2.700 ns ( 44.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { /wr dcp:DECODE|/IOWR dcp:DECODE|PN[3] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns - " "Info: - Micro setup delay of destination is 0.600 ns" {  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 127 11 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { /wr dcp:DECODE|/IOWR dcp:DECODE|PN[3] } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { dcp:DECODE|CNF[5] dcp:DECODE|PN[4]~0 dcp:DECODE|PN[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { /wr dcp:DECODE|/IOWR dcp:DECODE|PN[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { /wr dcp:DECODE|/IOWR dcp:DECODE|CNF[5] } "NODE_NAME" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "/io register dcp:DECODE\|CNF\[5\] register dcp:DECODE\|PN\[3\] 3.1 ns " "Info: Slack time is 3.1 ns for clock \"/io\" between source register \"dcp:DECODE\|CNF\[5\]\" and destination register \"dcp:DECODE\|PN\[3\]\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "recovery " "Info: Requirement is of type recovery" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "12.600 ns - " "Info: - Data arrival time is 12.600 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source /io 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"/io\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "/io source 7.000 ns + Longest register " "Info: + Longest clock path from clock \"/io\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns /io 1 CLK PIN_78 33 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_78; Fanout = 33; CLK Node = '/io'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { /io } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 33 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 3.900 ns dcp:DECODE\|/IOWR 2 COMB LC8_D32 19 " "Info: 2: + IC(0.300 ns) + CELL(1.600 ns) = 3.900 ns; Loc. = LC8_D32; Fanout = 19; COMB Node = 'dcp:DECODE\|/IOWR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { /io dcp:DECODE|/IOWR } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 647 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(0.000 ns) 7.000 ns dcp:DECODE\|CNF\[5\] 3 REG LC3_B5 3 " "Info: 3: + IC(3.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC3_B5; Fanout = 3; REG Node = 'dcp:DECODE\|CNF\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { dcp:DECODE|/IOWR dcp:DECODE|CNF[5] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 51.43 % ) " "Info: Total cell delay = 3.600 ns ( 51.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.400 ns ( 48.57 % ) " "Info: Total interconnect delay = 3.400 ns ( 48.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { /io dcp:DECODE|/IOWR dcp:DECODE|CNF[5] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.100 ns + Longest register register " "Info: + Longest register to register delay is 5.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dcp:DECODE\|CNF\[5\] 1 REG LC3_B5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_B5; Fanout = 3; REG Node = 'dcp:DECODE\|CNF\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dcp:DECODE|CNF[5] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.600 ns) 3.600 ns dcp:DECODE\|PN\[4\]~0 2 COMB LC3_B19 5 " "Info: 2: + IC(2.000 ns) + CELL(1.600 ns) = 3.600 ns; Loc. = LC3_B19; Fanout = 5; COMB Node = 'dcp:DECODE\|PN\[4\]~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { dcp:DECODE|CNF[5] dcp:DECODE|PN[4]~0 } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 127 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.200 ns) 5.100 ns dcp:DECODE\|PN\[3\] 3 REG LC2_B19 1 " "Info: 3: + IC(0.300 ns) + CELL(1.200 ns) = 5.100 ns; Loc. = LC2_B19; Fanout = 1; REG Node = 'dcp:DECODE\|PN\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { dcp:DECODE|PN[4]~0 dcp:DECODE|PN[3] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 127 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 54.90 % ) " "Info: Total cell delay = 2.800 ns ( 54.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 45.10 % ) " "Info: Total interconnect delay = 2.300 ns ( 45.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { dcp:DECODE|CNF[5] dcp:DECODE|PN[4]~0 dcp:DECODE|PN[3] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { dcp:DECODE|CNF[5] dcp:DECODE|PN[4]~0 dcp:DECODE|PN[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { /io dcp:DECODE|/IOWR dcp:DECODE|CNF[5] } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "15.700 ns + " "Info: + Data required time is 15.700 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination /io 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"/io\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "/io destination 6.300 ns + Shortest register " "Info: + Shortest clock path from clock \"/io\" to destination register is 6.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns /io 1 CLK PIN_78 33 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_78; Fanout = 33; CLK Node = '/io'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { /io } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 33 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 3.900 ns dcp:DECODE\|/IOWR 2 COMB LC8_D32 19 " "Info: 2: + IC(0.300 ns) + CELL(1.600 ns) = 3.900 ns; Loc. = LC8_D32; Fanout = 19; COMB Node = 'dcp:DECODE\|/IOWR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { /io dcp:DECODE|/IOWR } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 647 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(0.000 ns) 6.300 ns dcp:DECODE\|PN\[3\] 3 REG LC2_B19 1 " "Info: 3: + IC(2.400 ns) + CELL(0.000 ns) = 6.300 ns; Loc. = LC2_B19; Fanout = 1; REG Node = 'dcp:DECODE\|PN\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { dcp:DECODE|/IOWR dcp:DECODE|PN[3] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 127 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 57.14 % ) " "Info: Total cell delay = 3.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.700 ns ( 42.86 % ) " "Info: Total interconnect delay = 2.700 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { /io dcp:DECODE|/IOWR dcp:DECODE|PN[3] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns - " "Info: - Micro setup delay of destination is 0.600 ns" {  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 127 11 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { /io dcp:DECODE|/IOWR dcp:DECODE|PN[3] } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { dcp:DECODE|CNF[5] dcp:DECODE|PN[4]~0 dcp:DECODE|PN[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { /io dcp:DECODE|/IOWR dcp:DECODE|PN[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { /io dcp:DECODE|/IOWR dcp:DECODE|CNF[5] } "NODE_NAME" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "/m1 register dcp:DECODE\|CNF\[5\] register dcp:DECODE\|PN\[3\] 3.1 ns " "Info: Slack time is 3.1 ns for clock \"/m1\" between source register \"dcp:DECODE\|CNF\[5\]\" and destination register \"dcp:DECODE\|PN\[3\]\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "recovery " "Info: Requirement is of type recovery" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "18.500 ns - " "Info: - Data arrival time is 18.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source /m1 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"/m1\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "/m1 source 12.900 ns + Longest register " "Info: + Longest clock path from clock \"/m1\" to source register is 12.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns /m1 1 CLK PIN_24 16 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_24; Fanout = 16; CLK Node = '/m1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { /m1 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 31 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(1.600 ns) 9.800 ns dcp:DECODE\|/IOWR 2 COMB LC8_D32 19 " "Info: 2: + IC(3.300 ns) + CELL(1.600 ns) = 9.800 ns; Loc. = LC8_D32; Fanout = 19; COMB Node = 'dcp:DECODE\|/IOWR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { /m1 dcp:DECODE|/IOWR } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 647 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(0.000 ns) 12.900 ns dcp:DECODE\|CNF\[5\] 3 REG LC3_B5 3 " "Info: 3: + IC(3.100 ns) + CELL(0.000 ns) = 12.900 ns; Loc. = LC3_B5; Fanout = 3; REG Node = 'dcp:DECODE\|CNF\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { dcp:DECODE|/IOWR dcp:DECODE|CNF[5] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.500 ns ( 50.39 % ) " "Info: Total cell delay = 6.500 ns ( 50.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.400 ns ( 49.61 % ) " "Info: Total interconnect delay = 6.400 ns ( 49.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.900 ns" { /m1 dcp:DECODE|/IOWR dcp:DECODE|CNF[5] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.100 ns + Longest register register " "Info: + Longest register to register delay is 5.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dcp:DECODE\|CNF\[5\] 1 REG LC3_B5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_B5; Fanout = 3; REG Node = 'dcp:DECODE\|CNF\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dcp:DECODE|CNF[5] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.600 ns) 3.600 ns dcp:DECODE\|PN\[4\]~0 2 COMB LC3_B19 5 " "Info: 2: + IC(2.000 ns) + CELL(1.600 ns) = 3.600 ns; Loc. = LC3_B19; Fanout = 5; COMB Node = 'dcp:DECODE\|PN\[4\]~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { dcp:DECODE|CNF[5] dcp:DECODE|PN[4]~0 } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 127 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.200 ns) 5.100 ns dcp:DECODE\|PN\[3\] 3 REG LC2_B19 1 " "Info: 3: + IC(0.300 ns) + CELL(1.200 ns) = 5.100 ns; Loc. = LC2_B19; Fanout = 1; REG Node = 'dcp:DECODE\|PN\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { dcp:DECODE|PN[4]~0 dcp:DECODE|PN[3] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 127 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 54.90 % ) " "Info: Total cell delay = 2.800 ns ( 54.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 45.10 % ) " "Info: Total interconnect delay = 2.300 ns ( 45.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { dcp:DECODE|CNF[5] dcp:DECODE|PN[4]~0 dcp:DECODE|PN[3] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { dcp:DECODE|CNF[5] dcp:DECODE|PN[4]~0 dcp:DECODE|PN[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.900 ns" { /m1 dcp:DECODE|/IOWR dcp:DECODE|CNF[5] } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "21.600 ns + " "Info: + Data required time is 21.600 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination /m1 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"/m1\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "/m1 destination 12.200 ns + Shortest register " "Info: + Shortest clock path from clock \"/m1\" to destination register is 12.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns /m1 1 CLK PIN_24 16 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_24; Fanout = 16; CLK Node = '/m1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { /m1 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 31 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(1.600 ns) 9.800 ns dcp:DECODE\|/IOWR 2 COMB LC8_D32 19 " "Info: 2: + IC(3.300 ns) + CELL(1.600 ns) = 9.800 ns; Loc. = LC8_D32; Fanout = 19; COMB Node = 'dcp:DECODE\|/IOWR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { /m1 dcp:DECODE|/IOWR } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 647 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(0.000 ns) 12.200 ns dcp:DECODE\|PN\[3\] 3 REG LC2_B19 1 " "Info: 3: + IC(2.400 ns) + CELL(0.000 ns) = 12.200 ns; Loc. = LC2_B19; Fanout = 1; REG Node = 'dcp:DECODE\|PN\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { dcp:DECODE|/IOWR dcp:DECODE|PN[3] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 127 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.500 ns ( 53.28 % ) " "Info: Total cell delay = 6.500 ns ( 53.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.700 ns ( 46.72 % ) " "Info: Total interconnect delay = 5.700 ns ( 46.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { /m1 dcp:DECODE|/IOWR dcp:DECODE|PN[3] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns - " "Info: - Micro setup delay of destination is 0.600 ns" {  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 127 11 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { /m1 dcp:DECODE|/IOWR dcp:DECODE|PN[3] } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { dcp:DECODE|CNF[5] dcp:DECODE|PN[4]~0 dcp:DECODE|PN[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { /m1 dcp:DECODE|/IOWR dcp:DECODE|PN[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.900 ns" { /m1 dcp:DECODE|/IOWR dcp:DECODE|CNF[5] } "NODE_NAME" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "TG42 register kbd:KEYS\|\$00012 register kbd:KEYS\|KB_RESET -2.8 ns " "Info: Minimum slack time is -2.8 ns for clock \"TG42\" between source register \"kbd:KEYS\|\$00012\" and destination register \"kbd:KEYS\|KB_RESET\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "removal " "Info: Requirement is of type removal" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "6.100 ns + " "Info: + Data arrival time is 6.100 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source TG42 23.809 ns 0.000 ns  50 " "Info: Clock period of Source clock \"TG42\" is 23.809 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TG42 source 2.400 ns + Shortest register " "Info: + Shortest clock path from clock \"TG42\" to source register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns TG42 1 CLK PIN_183 1733 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_183; Fanout = 1733; CLK Node = 'TG42'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TG42 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 26 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns kbd:KEYS\|\$00012 2 REG LC4_F23 2 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC4_F23; Fanout = 2; REG Node = 'kbd:KEYS\|\$00012'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { TG42 kbd:KEYS|$00012 } "NODE_NAME" } } { "KBD.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/KBD.TDF" 114 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { TG42 kbd:KEYS|$00012 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "KBD.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/KBD.TDF" 114 28 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.200 ns + Shortest register register " "Info: + Shortest register to register delay is 3.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns kbd:KEYS\|\$00012 1 REG LC4_F23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_F23; Fanout = 2; REG Node = 'kbd:KEYS\|\$00012'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { kbd:KEYS|$00012 } "NODE_NAME" } } { "KBD.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/KBD.TDF" 114 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.200 ns) 3.200 ns kbd:KEYS\|KB_RESET 2 REG LC3_F3 1 " "Info: 2: + IC(2.000 ns) + CELL(1.200 ns) = 3.200 ns; Loc. = LC3_F3; Fanout = 1; REG Node = 'kbd:KEYS\|KB_RESET'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { kbd:KEYS|$00012 kbd:KEYS|KB_RESET } "NODE_NAME" } } { "KBD.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/KBD.TDF" 22 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.200 ns ( 37.50 % ) " "Info: Total cell delay = 1.200 ns ( 37.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 62.50 % ) " "Info: Total interconnect delay = 2.000 ns ( 62.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { kbd:KEYS|$00012 kbd:KEYS|KB_RESET } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { kbd:KEYS|$00012 kbd:KEYS|KB_RESET } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { TG42 kbd:KEYS|$00012 } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "8.900 ns - " "Info: - Data required time is 8.900 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination TG42 23.809 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"TG42\" is 23.809 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TG42 destination 7.600 ns + Longest register " "Info: + Longest clock path from clock \"TG42\" to destination register is 7.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns TG42 1 CLK PIN_183 1733 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_183; Fanout = 1733; CLK Node = 'TG42'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TG42 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 26 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.500 ns) 2.900 ns \$00183 2 REG LC3_F2 42 " "Info: 2: + IC(0.400 ns) + CELL(0.500 ns) = 2.900 ns; Loc. = LC3_F2; Fanout = 42; REG Node = '\$00183'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { TG42 $00183 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 1207 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.500 ns) 5.600 ns kbd:KEYS\|KB_CT\[2\] 3 REG LC7_F23 16 " "Info: 3: + IC(2.200 ns) + CELL(0.500 ns) = 5.600 ns; Loc. = LC7_F23; Fanout = 16; REG Node = 'kbd:KEYS\|KB_CT\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { $00183 kbd:KEYS|KB_CT[2] } "NODE_NAME" } } { "KBD.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/KBD.TDF" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 7.600 ns kbd:KEYS\|KB_RESET 4 REG LC3_F3 1 " "Info: 4: + IC(2.000 ns) + CELL(0.000 ns) = 7.600 ns; Loc. = LC3_F3; Fanout = 1; REG Node = 'kbd:KEYS\|KB_RESET'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { kbd:KEYS|KB_CT[2] kbd:KEYS|KB_RESET } "NODE_NAME" } } { "KBD.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/KBD.TDF" 22 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 39.47 % ) " "Info: Total cell delay = 3.000 ns ( 39.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.600 ns ( 60.53 % ) " "Info: Total interconnect delay = 4.600 ns ( 60.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { TG42 $00183 kbd:KEYS|KB_CT[2] kbd:KEYS|KB_RESET } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "KBD.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/KBD.TDF" 22 9 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { TG42 $00183 kbd:KEYS|KB_CT[2] kbd:KEYS|KB_RESET } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { kbd:KEYS|$00012 kbd:KEYS|KB_RESET } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { TG42 $00183 kbd:KEYS|KB_CT[2] kbd:KEYS|KB_RESET } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { TG42 kbd:KEYS|$00012 } "NODE_NAME" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "Quartus II" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Removal: 'TG42' 8 " "Warning: Can't achieve timing requirement Removal: 'TG42' along 8 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "/mr register CS_ROMT register CS_ROMT 2.6 ns " "Info: Minimum slack time is 2.6 ns for clock \"/mr\" between source register \"CS_ROMT\" and destination register \"CS_ROMT\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "removal " "Info: Requirement is of type removal" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "11.300 ns + " "Info: + Data arrival time is 11.300 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 5.000 ns " "Info: + Launch edge is 5.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source /mr 10.000 ns 5.000 ns inverted 50 " "Info: Clock period of Source clock \"/mr\" is 10.000 ns with inverted offset of 5.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "/mr source 2.400 ns + Shortest register " "Info: + Shortest clock path from clock \"/mr\" to source register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns /mr 1 CLK PIN_184 36 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_184; Fanout = 36; CLK Node = '/mr'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { /mr } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 37 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns CS_ROMT 2 REG LC7_D28 3 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC7_D28; Fanout = 3; REG Node = 'CS_ROMT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { /mr CS_ROMT } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 599 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { /mr CS_ROMT } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 599 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.400 ns + Shortest register register " "Info: + Shortest register to register delay is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CS_ROMT 1 REG LC7_D28 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_D28; Fanout = 3; REG Node = 'CS_ROMT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS_ROMT } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 599 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 1.900 ns \$00102 2 COMB LC2_D28 1 " "Info: 2: + IC(0.300 ns) + CELL(1.600 ns) = 1.900 ns; Loc. = LC2_D28; Fanout = 1; COMB Node = '\$00102'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { CS_ROMT $00102 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 599 61 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.200 ns) 3.400 ns CS_ROMT 3 REG LC7_D28 3 " "Info: 3: + IC(0.300 ns) + CELL(1.200 ns) = 3.400 ns; Loc. = LC7_D28; Fanout = 3; REG Node = 'CS_ROMT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { $00102 CS_ROMT } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 599 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 82.35 % ) " "Info: Total cell delay = 2.800 ns ( 82.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.600 ns ( 17.65 % ) " "Info: Total interconnect delay = 0.600 ns ( 17.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { CS_ROMT $00102 CS_ROMT } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { CS_ROMT $00102 CS_ROMT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { /mr CS_ROMT } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "8.700 ns - " "Info: - Data required time is 8.700 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 5.000 ns " "Info: + Latch edge is 5.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination /mr 10.000 ns 5.000 ns inverted 50 " "Info: Clock period of Destination clock \"/mr\" is 10.000 ns with inverted offset of 5.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "/mr destination 2.400 ns + Longest register " "Info: + Longest clock path from clock \"/mr\" to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns /mr 1 CLK PIN_184 36 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_184; Fanout = 36; CLK Node = '/mr'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { /mr } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 37 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns CS_ROMT 2 REG LC7_D28 3 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC7_D28; Fanout = 3; REG Node = 'CS_ROMT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { /mr CS_ROMT } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 599 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { /mr CS_ROMT } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 599 9 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { /mr CS_ROMT } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { CS_ROMT $00102 CS_ROMT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { /mr CS_ROMT } "NODE_NAME" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "/wr register dcp:DECODE\|CNF\[7\] register dcp:DECODE\|PN\[7\] 2.4 ns " "Info: Minimum slack time is 2.4 ns for clock \"/wr\" between source register \"dcp:DECODE\|CNF\[7\]\" and destination register \"dcp:DECODE\|PN\[7\]\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "removal " "Info: Requirement is of type removal" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "10.500 ns + " "Info: + Data arrival time is 10.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source /wr 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"/wr\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "/wr source 6.800 ns + Shortest register " "Info: + Shortest clock path from clock \"/wr\" to source register is 6.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns /wr 1 CLK PIN_79 16 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_79; Fanout = 16; CLK Node = '/wr'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { /wr } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 34 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 3.700 ns dcp:DECODE\|/IOWR 2 COMB LC8_D32 19 " "Info: 2: + IC(0.300 ns) + CELL(1.400 ns) = 3.700 ns; Loc. = LC8_D32; Fanout = 19; COMB Node = 'dcp:DECODE\|/IOWR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { /wr dcp:DECODE|/IOWR } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 647 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(0.000 ns) 6.800 ns dcp:DECODE\|CNF\[7\] 3 REG LC5_B5 4 " "Info: 3: + IC(3.100 ns) + CELL(0.000 ns) = 6.800 ns; Loc. = LC5_B5; Fanout = 4; REG Node = 'dcp:DECODE\|CNF\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { dcp:DECODE|/IOWR dcp:DECODE|CNF[7] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 50.00 % ) " "Info: Total cell delay = 3.400 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.400 ns ( 50.00 % ) " "Info: Total interconnect delay = 3.400 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { /wr dcp:DECODE|/IOWR dcp:DECODE|CNF[7] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.200 ns + Shortest register register " "Info: + Shortest register to register delay is 3.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dcp:DECODE\|CNF\[7\] 1 REG LC5_B5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_B5; Fanout = 4; REG Node = 'dcp:DECODE\|CNF\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dcp:DECODE|CNF[7] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 1.700 ns dcp:DECODE\|PN\[7\]~1 2 COMB LC6_B5 2 " "Info: 2: + IC(0.300 ns) + CELL(1.400 ns) = 1.700 ns; Loc. = LC6_B5; Fanout = 2; COMB Node = 'dcp:DECODE\|PN\[7\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { dcp:DECODE|CNF[7] dcp:DECODE|PN[7]~1 } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 127 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.200 ns) 3.200 ns dcp:DECODE\|PN\[7\] 3 REG LC7_B5 3 " "Info: 3: + IC(0.300 ns) + CELL(1.200 ns) = 3.200 ns; Loc. = LC7_B5; Fanout = 3; REG Node = 'dcp:DECODE\|PN\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { dcp:DECODE|PN[7]~1 dcp:DECODE|PN[7] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 127 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.600 ns ( 81.25 % ) " "Info: Total cell delay = 2.600 ns ( 81.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.600 ns ( 18.75 % ) " "Info: Total interconnect delay = 0.600 ns ( 18.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { dcp:DECODE|CNF[7] dcp:DECODE|PN[7]~1 dcp:DECODE|PN[7] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { dcp:DECODE|CNF[7] dcp:DECODE|PN[7]~1 dcp:DECODE|PN[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { /wr dcp:DECODE|/IOWR dcp:DECODE|CNF[7] } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "8.100 ns - " "Info: - Data required time is 8.100 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination /wr 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"/wr\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "/wr destination 6.800 ns + Longest register " "Info: + Longest clock path from clock \"/wr\" to destination register is 6.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns /wr 1 CLK PIN_79 16 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_79; Fanout = 16; CLK Node = '/wr'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { /wr } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 34 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 3.700 ns dcp:DECODE\|/IOWR 2 COMB LC8_D32 19 " "Info: 2: + IC(0.300 ns) + CELL(1.400 ns) = 3.700 ns; Loc. = LC8_D32; Fanout = 19; COMB Node = 'dcp:DECODE\|/IOWR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { /wr dcp:DECODE|/IOWR } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 647 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(0.000 ns) 6.800 ns dcp:DECODE\|PN\[7\] 3 REG LC7_B5 3 " "Info: 3: + IC(3.100 ns) + CELL(0.000 ns) = 6.800 ns; Loc. = LC7_B5; Fanout = 3; REG Node = 'dcp:DECODE\|PN\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { dcp:DECODE|/IOWR dcp:DECODE|PN[7] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 127 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 50.00 % ) " "Info: Total cell delay = 3.400 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.400 ns ( 50.00 % ) " "Info: Total interconnect delay = 3.400 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { /wr dcp:DECODE|/IOWR dcp:DECODE|PN[7] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 127 11 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { /wr dcp:DECODE|/IOWR dcp:DECODE|PN[7] } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { dcp:DECODE|CNF[7] dcp:DECODE|PN[7]~1 dcp:DECODE|PN[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { /wr dcp:DECODE|/IOWR dcp:DECODE|PN[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { /wr dcp:DECODE|/IOWR dcp:DECODE|CNF[7] } "NODE_NAME" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "/io register dcp:DECODE\|CNF\[7\] register dcp:DECODE\|PN\[7\] 2.4 ns " "Info: Minimum slack time is 2.4 ns for clock \"/io\" between source register \"dcp:DECODE\|CNF\[7\]\" and destination register \"dcp:DECODE\|PN\[7\]\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "removal " "Info: Requirement is of type removal" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "10.700 ns + " "Info: + Data arrival time is 10.700 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source /io 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"/io\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "/io source 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"/io\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns /io 1 CLK PIN_78 33 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_78; Fanout = 33; CLK Node = '/io'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { /io } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 33 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 3.900 ns dcp:DECODE\|/IOWR 2 COMB LC8_D32 19 " "Info: 2: + IC(0.300 ns) + CELL(1.600 ns) = 3.900 ns; Loc. = LC8_D32; Fanout = 19; COMB Node = 'dcp:DECODE\|/IOWR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { /io dcp:DECODE|/IOWR } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 647 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(0.000 ns) 7.000 ns dcp:DECODE\|CNF\[7\] 3 REG LC5_B5 4 " "Info: 3: + IC(3.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC5_B5; Fanout = 4; REG Node = 'dcp:DECODE\|CNF\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { dcp:DECODE|/IOWR dcp:DECODE|CNF[7] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 51.43 % ) " "Info: Total cell delay = 3.600 ns ( 51.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.400 ns ( 48.57 % ) " "Info: Total interconnect delay = 3.400 ns ( 48.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { /io dcp:DECODE|/IOWR dcp:DECODE|CNF[7] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.200 ns + Shortest register register " "Info: + Shortest register to register delay is 3.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dcp:DECODE\|CNF\[7\] 1 REG LC5_B5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_B5; Fanout = 4; REG Node = 'dcp:DECODE\|CNF\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dcp:DECODE|CNF[7] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 1.700 ns dcp:DECODE\|PN\[7\]~1 2 COMB LC6_B5 2 " "Info: 2: + IC(0.300 ns) + CELL(1.400 ns) = 1.700 ns; Loc. = LC6_B5; Fanout = 2; COMB Node = 'dcp:DECODE\|PN\[7\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { dcp:DECODE|CNF[7] dcp:DECODE|PN[7]~1 } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 127 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.200 ns) 3.200 ns dcp:DECODE\|PN\[7\] 3 REG LC7_B5 3 " "Info: 3: + IC(0.300 ns) + CELL(1.200 ns) = 3.200 ns; Loc. = LC7_B5; Fanout = 3; REG Node = 'dcp:DECODE\|PN\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { dcp:DECODE|PN[7]~1 dcp:DECODE|PN[7] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 127 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.600 ns ( 81.25 % ) " "Info: Total cell delay = 2.600 ns ( 81.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.600 ns ( 18.75 % ) " "Info: Total interconnect delay = 0.600 ns ( 18.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { dcp:DECODE|CNF[7] dcp:DECODE|PN[7]~1 dcp:DECODE|PN[7] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { dcp:DECODE|CNF[7] dcp:DECODE|PN[7]~1 dcp:DECODE|PN[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { /io dcp:DECODE|/IOWR dcp:DECODE|CNF[7] } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "8.300 ns - " "Info: - Data required time is 8.300 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination /io 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"/io\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "/io destination 7.000 ns + Longest register " "Info: + Longest clock path from clock \"/io\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns /io 1 CLK PIN_78 33 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_78; Fanout = 33; CLK Node = '/io'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { /io } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 33 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 3.900 ns dcp:DECODE\|/IOWR 2 COMB LC8_D32 19 " "Info: 2: + IC(0.300 ns) + CELL(1.600 ns) = 3.900 ns; Loc. = LC8_D32; Fanout = 19; COMB Node = 'dcp:DECODE\|/IOWR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { /io dcp:DECODE|/IOWR } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 647 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(0.000 ns) 7.000 ns dcp:DECODE\|PN\[7\] 3 REG LC7_B5 3 " "Info: 3: + IC(3.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC7_B5; Fanout = 3; REG Node = 'dcp:DECODE\|PN\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { dcp:DECODE|/IOWR dcp:DECODE|PN[7] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 127 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 51.43 % ) " "Info: Total cell delay = 3.600 ns ( 51.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.400 ns ( 48.57 % ) " "Info: Total interconnect delay = 3.400 ns ( 48.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { /io dcp:DECODE|/IOWR dcp:DECODE|PN[7] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 127 11 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { /io dcp:DECODE|/IOWR dcp:DECODE|PN[7] } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { dcp:DECODE|CNF[7] dcp:DECODE|PN[7]~1 dcp:DECODE|PN[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { /io dcp:DECODE|/IOWR dcp:DECODE|PN[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { /io dcp:DECODE|/IOWR dcp:DECODE|CNF[7] } "NODE_NAME" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "/m1 register dcp:DECODE\|CNF\[7\] register dcp:DECODE\|PN\[7\] 2.4 ns " "Info: Minimum slack time is 2.4 ns for clock \"/m1\" between source register \"dcp:DECODE\|CNF\[7\]\" and destination register \"dcp:DECODE\|PN\[7\]\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "removal " "Info: Requirement is of type removal" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "16.600 ns + " "Info: + Data arrival time is 16.600 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source /m1 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"/m1\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "/m1 source 12.900 ns + Shortest register " "Info: + Shortest clock path from clock \"/m1\" to source register is 12.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns /m1 1 CLK PIN_24 16 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_24; Fanout = 16; CLK Node = '/m1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { /m1 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 31 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(1.600 ns) 9.800 ns dcp:DECODE\|/IOWR 2 COMB LC8_D32 19 " "Info: 2: + IC(3.300 ns) + CELL(1.600 ns) = 9.800 ns; Loc. = LC8_D32; Fanout = 19; COMB Node = 'dcp:DECODE\|/IOWR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { /m1 dcp:DECODE|/IOWR } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 647 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(0.000 ns) 12.900 ns dcp:DECODE\|CNF\[7\] 3 REG LC5_B5 4 " "Info: 3: + IC(3.100 ns) + CELL(0.000 ns) = 12.900 ns; Loc. = LC5_B5; Fanout = 4; REG Node = 'dcp:DECODE\|CNF\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { dcp:DECODE|/IOWR dcp:DECODE|CNF[7] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.500 ns ( 50.39 % ) " "Info: Total cell delay = 6.500 ns ( 50.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.400 ns ( 49.61 % ) " "Info: Total interconnect delay = 6.400 ns ( 49.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.900 ns" { /m1 dcp:DECODE|/IOWR dcp:DECODE|CNF[7] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.200 ns + Shortest register register " "Info: + Shortest register to register delay is 3.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dcp:DECODE\|CNF\[7\] 1 REG LC5_B5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_B5; Fanout = 4; REG Node = 'dcp:DECODE\|CNF\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dcp:DECODE|CNF[7] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 130 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 1.700 ns dcp:DECODE\|PN\[7\]~1 2 COMB LC6_B5 2 " "Info: 2: + IC(0.300 ns) + CELL(1.400 ns) = 1.700 ns; Loc. = LC6_B5; Fanout = 2; COMB Node = 'dcp:DECODE\|PN\[7\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { dcp:DECODE|CNF[7] dcp:DECODE|PN[7]~1 } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 127 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.200 ns) 3.200 ns dcp:DECODE\|PN\[7\] 3 REG LC7_B5 3 " "Info: 3: + IC(0.300 ns) + CELL(1.200 ns) = 3.200 ns; Loc. = LC7_B5; Fanout = 3; REG Node = 'dcp:DECODE\|PN\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { dcp:DECODE|PN[7]~1 dcp:DECODE|PN[7] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 127 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.600 ns ( 81.25 % ) " "Info: Total cell delay = 2.600 ns ( 81.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.600 ns ( 18.75 % ) " "Info: Total interconnect delay = 0.600 ns ( 18.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { dcp:DECODE|CNF[7] dcp:DECODE|PN[7]~1 dcp:DECODE|PN[7] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { dcp:DECODE|CNF[7] dcp:DECODE|PN[7]~1 dcp:DECODE|PN[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.900 ns" { /m1 dcp:DECODE|/IOWR dcp:DECODE|CNF[7] } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "14.200 ns - " "Info: - Data required time is 14.200 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination /m1 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"/m1\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "/m1 destination 12.900 ns + Longest register " "Info: + Longest clock path from clock \"/m1\" to destination register is 12.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns /m1 1 CLK PIN_24 16 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_24; Fanout = 16; CLK Node = '/m1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { /m1 } "NODE_NAME" } } { "SP2_ACEX.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/SP2_ACEX.TDF" 31 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(1.600 ns) 9.800 ns dcp:DECODE\|/IOWR 2 COMB LC8_D32 19 " "Info: 2: + IC(3.300 ns) + CELL(1.600 ns) = 9.800 ns; Loc. = LC8_D32; Fanout = 19; COMB Node = 'dcp:DECODE\|/IOWR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { /m1 dcp:DECODE|/IOWR } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 647 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(0.000 ns) 12.900 ns dcp:DECODE\|PN\[7\] 3 REG LC7_B5 3 " "Info: 3: + IC(3.100 ns) + CELL(0.000 ns) = 12.900 ns; Loc. = LC7_B5; Fanout = 3; REG Node = 'dcp:DECODE\|PN\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { dcp:DECODE|/IOWR dcp:DECODE|PN[7] } "NODE_NAME" } } { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 127 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.500 ns ( 50.39 % ) " "Info: Total cell delay = 6.500 ns ( 50.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.400 ns ( 49.61 % ) " "Info: Total interconnect delay = 6.400 ns ( 49.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.900 ns" { /m1 dcp:DECODE|/IOWR dcp:DECODE|PN[7] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "DCP.TDF" "" { Text "C:/Users/Administrator/Desktop/Sputnik2k/newhard/hard/ACEX/DCP.TDF" 127 11 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.900 ns" { /m1 dcp:DECODE|/IOWR dcp:DECODE|PN[7] } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { dcp:DECODE|CNF[7] dcp:DECODE|PN[7]~1 dcp:DECODE|PN[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.900 ns" { /m1 dcp:DECODE|/IOWR dcp:DECODE|PN[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.900 ns" { /m1 dcp:DECODE|/IOWR dcp:DECODE|CNF[7] } "NODE_NAME" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "Quartus II" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "Quartus II" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 07 17:28:45 2021 " "Info: Processing ended: Wed Jul 07 17:28:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1}
