//
// Written by Synplify Pro 
// Product Version "T-2022.09M-SP2-1"
// Program "Synplify Pro", Mapper "map202209actsp2, Build 145R"
// Fri Apr 25 15:36:26 2025
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\generic\smartfusion2.v "
// file 1 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\evalsandbox_mss\ccc_0\evalsandbox_mss_ccc_0_fccc.v "
// file 6 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\actel\sgcore\osc\2.0.101\osc_comps.v "
// file 7 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v "
// file 8 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\evalsandbox_mss_mss\evalsandbox_mss_mss_syn.v "
// file 9 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\evalsandbox_mss_mss\evalsandbox_mss_mss.v "
// file 10 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v "
// file 11 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v "
// file 12 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v "
// file 13 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v "
// file 14 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3.v "
// file 15 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\evalsandbox_mss\evalsandbox_mss.v "
// file 16 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.v "
// file 17 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\fccc_c0\fccc_c0.v "
// file 18 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\io_c2\io_c2_0\io_c2_io_c2_0_io.v "
// file 19 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\io_c2\io_c2.v "
// file 20 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\evalboardsandbox\evalboardsandbox.v "
// file 21 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\std.vhd "
// file 22 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 23 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\std1164.vhd "
// file 24 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\std_textio.vhd "
// file 25 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\numeric.vhd "
// file 26 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd\umr_capim.vhd "
// file 27 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\arith.vhd "
// file 28 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\unsigned.vhd "
// file 29 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd\hyperents.vhd "
// file 30 "\c:\users\skaye\repos7\firmware\include\fpga\cgraphdmtypes.vhd "
// file 31 "\c:\users\skaye\repos7\firmware\include\fpga\ibufp1.vhd "
// file 32 "\c:\users\skaye\repos7\firmware\include\fpga\ibufp2.vhd "
// file 33 "\c:\users\skaye\repos7\firmware\include\fpga\ibufp3.vhd "
// file 34 "\c:\users\skaye\repos7\firmware\include\fpga\uartrxraw.vhd "
// file 35 "\c:\users\skaye\repos7\firmware\include\fpga\fifo_gen.vhd "
// file 36 "\c:\users\skaye\repos7\firmware\include\fpga\uarttx.vhd "
// file 37 "\c:\users\skaye\repos7\firmware\include\fpga\variableclockdivider2x.vhd "
// file 38 "\c:\users\skaye\repos7\firmware\include\fpga\clockdivider2x.vhd "
// file 39 "\c:\users\skaye\repos7\firmware\include\fpga\oneshot.vhd "
// file 40 "\c:\users\skaye\repos7\firmware\include\fpga\spimaster.vhd "
// file 41 "\c:\users\skaye\repos7\firmware\include\fpga\cgraphdmdacramflat.vhd "
// file 42 "\c:\users\skaye\repos7\firmware\include\fpga\uartrxextclk.vhd "
// file 43 "\c:\users\skaye\repos7\firmware\include\fpga\gated_fifo.vhd "
// file 44 "\c:\users\skaye\repos7\firmware\include\fpga\uartrxfifoextclk.vhd "
// file 45 "\c:\users\skaye\repos7\firmware\include\fpga\uarttxfifoextclk.vhd "
// file 46 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\hdl\registerspace.vhd "
// file 47 "\c:\users\skaye\repos7\firmware\include\fpga\spidac.vhd "
// file 48 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\hdl\dmmain.vhd "
// file 49 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\nlconst.dat "
// file 50 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\designer\evalboardsandbox\synthesis.fdc "
// file 51 "\c:/users/skaye/repos7/firmware/dminterface/ux1_ver2/designer/evalboardsandbox/synthesis.fdc "

`timescale 100 ps/100 ps
module EvalSandbox_MSS_CCC_0_FCCC (
  FCCC_C0_0_GL0,
  LOCK,
  GL0_INST_1z
)
;
input FCCC_C0_0_GL0 ;
output LOCK ;
output GL0_INST_1z ;
wire FCCC_C0_0_GL0 ;
wire LOCK ;
wire GL0_INST_1z ;
wire [7:0] PRDATA;
wire GL0_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL1 ;
wire GL2 ;
wire GL3 ;
// @5:18
  CLKINT GL0_INST (
	.Y(GL0_INST_1z),
	.A(GL0_net)
);
// @5:20
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY),
	.CLK0(FCCC_C0_0_GL0),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(GND),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=212'h0000007FC0000044D74000318C6318C1F18C61F00404040400202;
defparam CCC_INST.VCOFREQUENCY=816.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalSandbox_MSS_CCC_0_FCCC */

(* PSEL_SL16="5'b10000" , PSEL_SL15="5'b01111" , PSEL_SL14="5'b01110" , PSEL_SL13="5'b01101" , PSEL_SL12="5'b01100" , PSEL_SL11="5'b01011" , PSEL_SL10="5'b01010" , PSEL_SL9="5'b01001" , PSEL_SL8="5'b01000" , PSEL_SL7="5'b00111" , PSEL_SL6="5'b00110" , PSEL_SL5="5'b00101" , PSEL_SL4="5'b00100" , PSEL_SL3="5'b00011" , PSEL_SL2="5'b00010" , PSEL_SL1="5'b00001" , PSEL_SL0="5'b00000" *)module COREAPB3_MUXPTOB3 (
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  DMMainPorts_1_RamBusDataOut,
  iPSELS_0_a2_0,
  N_70_i_1z,
  RegisterSpaceWriteAck,
  RegisterSpaceReadAck
)
;
output [31:0] EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
input [31:0] DMMainPorts_1_RamBusDataOut ;
input iPSELS_0_a2_0 ;
output N_70_i_1z ;
input RegisterSpaceWriteAck ;
input RegisterSpaceReadAck ;
wire iPSELS_0_a2_0 ;
wire N_70_i_1z ;
wire RegisterSpaceWriteAck ;
wire RegisterSpaceReadAck ;
wire GND ;
wire VCC ;
// @12:89
  CFG2 \PRDATA_m_0_a2[20]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[20]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[20])
);
defparam \PRDATA_m_0_a2[20] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[21]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[21]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[21])
);
defparam \PRDATA_m_0_a2[21] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[22]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[22]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[22])
);
defparam \PRDATA_m_0_a2[22] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[23]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[23]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[23])
);
defparam \PRDATA_m_0_a2[23] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[24]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[24]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[24])
);
defparam \PRDATA_m_0_a2[24] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[25]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[25]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[25])
);
defparam \PRDATA_m_0_a2[25] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[26]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[26]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[26])
);
defparam \PRDATA_m_0_a2[26] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[27]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[27]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[27])
);
defparam \PRDATA_m_0_a2[27] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[28]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[28]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[28])
);
defparam \PRDATA_m_0_a2[28] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[29]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[29]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[29])
);
defparam \PRDATA_m_0_a2[29] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[30]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[30]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[30])
);
defparam \PRDATA_m_0_a2[30] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[31]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[31]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31])
);
defparam \PRDATA_m_0_a2[31] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[5]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[5]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[5])
);
defparam \PRDATA_m_0_a2[5] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[6]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[6]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[6])
);
defparam \PRDATA_m_0_a2[6] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[7]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[7]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[7])
);
defparam \PRDATA_m_0_a2[7] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[8]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[8]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[8])
);
defparam \PRDATA_m_0_a2[8] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[9]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[9]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[9])
);
defparam \PRDATA_m_0_a2[9] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[10]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[10]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[10])
);
defparam \PRDATA_m_0_a2[10] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[11]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[11]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[11])
);
defparam \PRDATA_m_0_a2[11] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[12]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[12]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[12])
);
defparam \PRDATA_m_0_a2[12] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[13]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[13]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[13])
);
defparam \PRDATA_m_0_a2[13] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[14]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[14]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[14])
);
defparam \PRDATA_m_0_a2[14] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[15]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[15]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[15])
);
defparam \PRDATA_m_0_a2[15] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[16]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[16]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[16])
);
defparam \PRDATA_m_0_a2[16] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[17]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[17]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[17])
);
defparam \PRDATA_m_0_a2[17] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[18]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[18]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[18])
);
defparam \PRDATA_m_0_a2[18] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[19]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[19]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[19])
);
defparam \PRDATA_m_0_a2[19] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[0]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[0]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[0])
);
defparam \PRDATA_m_0_a2[0] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[1]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[1]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[1])
);
defparam \PRDATA_m_0_a2[1] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[2]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[2]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[2])
);
defparam \PRDATA_m_0_a2[2] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[3]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[3]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[3])
);
defparam \PRDATA_m_0_a2[3] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[4]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[4]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[4])
);
defparam \PRDATA_m_0_a2[4] .INIT=4'h8;
// @9:222
  CFG3 N_70_i (
	.A(RegisterSpaceReadAck),
	.B(iPSELS_0_a2_0),
	.C(RegisterSpaceWriteAck),
	.Y(N_70_i_1z)
);
defparam N_70_i.INIT=8'hFB;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAPB3_MUXPTOB3 */

module CoreAPB3_Z1_layer0 (
  DMMainPorts_1_RamBusDataOut,
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  iPSELS_0_a2_0,
  AMBA_SLAVE_0_PADDRS_net_0,
  RegisterSpaceReadAck,
  RegisterSpaceWriteAck,
  N_70_i,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1,
  popfeedthru_unused_33,
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx,
  popfeedthru_unused_34
)
;
input [31:0] DMMainPorts_1_RamBusDataOut ;
output [31:0] EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
output iPSELS_0_a2_0 ;
input [15:14] AMBA_SLAVE_0_PADDRS_net_0 ;
input RegisterSpaceReadAck ;
input RegisterSpaceWriteAck ;
output N_70_i ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
input popfeedthru_unused_33 ;
input EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
input popfeedthru_unused_34 ;
wire iPSELS_0_a2_0 ;
wire RegisterSpaceReadAck ;
wire RegisterSpaceWriteAck ;
wire N_70_i ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
wire popfeedthru_unused_33 ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire popfeedthru_unused_34 ;
wire [1:1] iPSELS_0_a2_0_0_Z;
wire GND ;
wire VCC ;
// @14:265
  CFG2 \iPSELS_0_a2_0_0[1]  (
	.A(AMBA_SLAVE_0_PADDRS_net_0[15]),
	.B(AMBA_SLAVE_0_PADDRS_net_0[14]),
	.Y(iPSELS_0_a2_0_0_Z[1])
);
defparam \iPSELS_0_a2_0_0[1] .INIT=4'h1;
// @14:265
  CFG4 \iPSELS_0_a2[1]  (
	.A(popfeedthru_unused_34),
	.B(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.C(iPSELS_0_a2_0_0_Z[1]),
	.D(popfeedthru_unused_33),
	.Y(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1)
);
defparam \iPSELS_0_a2[1] .INIT=16'h0080;
// @14:265
  CFG4 \iPSELS_0_a2[0]  (
	.A(popfeedthru_unused_34),
	.B(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.C(iPSELS_0_a2_0_0_Z[1]),
	.D(popfeedthru_unused_33),
	.Y(iPSELS_0_a2_0)
);
defparam \iPSELS_0_a2[0] .INIT=16'h0040;
// @14:443
  COREAPB3_MUXPTOB3 u_mux_p_to_b3 (
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
	.DMMainPorts_1_RamBusDataOut(DMMainPorts_1_RamBusDataOut[31:0]),
	.iPSELS_0_a2_0(iPSELS_0_a2_0),
	.N_70_i_1z(N_70_i),
	.RegisterSpaceWriteAck(RegisterSpaceWriteAck),
	.RegisterSpaceReadAck(RegisterSpaceReadAck)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3_Z1_layer0 */

module EvalSandbox_MSS_MSS (
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  AMBA_SLAVE_0_PADDRS_net_0,
  GL0_INST,
  LOCK,
  N_70_i,
  popfeedthru_unused,
  popfeedthru_unused_0,
  popfeedthru_unused_1,
  popfeedthru_unused_2,
  popfeedthru_unused_3,
  popfeedthru_unused_4,
  popfeedthru_unused_5,
  popfeedthru_unused_6,
  popfeedthru_unused_7,
  popfeedthru_unused_8,
  popfeedthru_unused_9,
  popfeedthru_unused_10,
  popfeedthru_unused_11,
  popfeedthru_unused_12,
  popfeedthru_unused_13,
  popfeedthru_unused_14,
  popfeedthru_unused_15,
  popfeedthru_unused_16,
  popfeedthru_unused_17,
  popfeedthru_unused_18,
  popfeedthru_unused_19,
  popfeedthru_unused_20,
  popfeedthru_unused_21,
  popfeedthru_unused_22,
  popfeedthru_unused_23,
  popfeedthru_unused_24,
  popfeedthru_unused_25,
  popfeedthru_unused_26,
  popfeedthru_unused_27,
  popfeedthru_unused_28,
  popfeedthru_unused_29,
  popfeedthru_unused_30,
  popfeedthru_unused_31,
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx,
  popfeedthru_unused_33,
  popfeedthru_unused_34,
  popfeedthru_unused_35,
  popfeedthru_unused_36,
  popfeedthru_unused_37,
  popfeedthru_unused_38,
  popfeedthru_unused_39,
  popfeedthru_unused_40,
  popfeedthru_unused_41,
  popfeedthru_unused_42,
  popfeedthru_unused_43,
  popfeedthru_unused_44,
  popfeedthru_unused_45,
  popfeedthru_unused_46
)
;
input [31:0] EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
output [15:14] AMBA_SLAVE_0_PADDRS_net_0 ;
input GL0_INST ;
input LOCK ;
input N_70_i ;
output popfeedthru_unused ;
output popfeedthru_unused_0 ;
output popfeedthru_unused_1 ;
output popfeedthru_unused_2 ;
output popfeedthru_unused_3 ;
output popfeedthru_unused_4 ;
output popfeedthru_unused_5 ;
output popfeedthru_unused_6 ;
output popfeedthru_unused_7 ;
output popfeedthru_unused_8 ;
output popfeedthru_unused_9 ;
output popfeedthru_unused_10 ;
output popfeedthru_unused_11 ;
output popfeedthru_unused_12 ;
output popfeedthru_unused_13 ;
output popfeedthru_unused_14 ;
output popfeedthru_unused_15 ;
output popfeedthru_unused_16 ;
output popfeedthru_unused_17 ;
output popfeedthru_unused_18 ;
output popfeedthru_unused_19 ;
output popfeedthru_unused_20 ;
output popfeedthru_unused_21 ;
output popfeedthru_unused_22 ;
output popfeedthru_unused_23 ;
output popfeedthru_unused_24 ;
output popfeedthru_unused_25 ;
output popfeedthru_unused_26 ;
output popfeedthru_unused_27 ;
output popfeedthru_unused_28 ;
output popfeedthru_unused_29 ;
output popfeedthru_unused_30 ;
output popfeedthru_unused_31 ;
output EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
output popfeedthru_unused_33 ;
output popfeedthru_unused_34 ;
output popfeedthru_unused_35 ;
output popfeedthru_unused_36 ;
output popfeedthru_unused_37 ;
output popfeedthru_unused_38 ;
output popfeedthru_unused_39 ;
output popfeedthru_unused_40 ;
output popfeedthru_unused_41 ;
output popfeedthru_unused_42 ;
output popfeedthru_unused_43 ;
output popfeedthru_unused_44 ;
output popfeedthru_unused_45 ;
output popfeedthru_unused_46 ;
wire GL0_INST ;
wire LOCK ;
wire N_70_i ;
wire popfeedthru_unused ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_12 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_14 ;
wire popfeedthru_unused_15 ;
wire popfeedthru_unused_16 ;
wire popfeedthru_unused_17 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_31 ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire popfeedthru_unused_33 ;
wire popfeedthru_unused_34 ;
wire popfeedthru_unused_35 ;
wire popfeedthru_unused_36 ;
wire popfeedthru_unused_37 ;
wire popfeedthru_unused_38 ;
wire popfeedthru_unused_39 ;
wire popfeedthru_unused_40 ;
wire popfeedthru_unused_41 ;
wire popfeedthru_unused_42 ;
wire popfeedthru_unused_43 ;
wire popfeedthru_unused_44 ;
wire popfeedthru_unused_45 ;
wire popfeedthru_unused_46 ;
wire [7:0] EDAC_ERROR;
wire [31:0] F_FM0_RDATA;
wire [31:16] AMBA_SLAVE_0_PADDRS_net_0_Z;
wire [1:0] F_HM0_SIZE;
wire [1:0] FAB_OPMODE;
wire [3:0] FAB_VCONTROL;
wire [1:0] FAB_XCVRSEL;
wire [7:0] FAB_XDATAOUT;
wire [1:0] FIC32_0_MASTER;
wire [1:0] FIC32_1_MASTER;
wire [15:0] H2F_INTERRUPT;
wire [15:2] FIC_2_APB_M_PADDR;
wire [31:0] FIC_2_APB_M_PWDATA;
wire [9:0] TCGF;
wire [3:0] TRACEDATA;
wire [3:0] TXD_RIF;
wire [7:0] TXDF;
wire [3:0] F_BID;
wire [1:0] F_BRESP_HRESP0;
wire [63:0] F_RDATA_HRDATA01;
wire [3:0] F_RID;
wire [1:0] F_RRESP_HRESP1;
wire [15:0] MDDR_FABRIC_PRDATA;
wire [15:0] DRAM_ADDR;
wire [2:0] DRAM_BA;
wire [2:0] DRAM_DM_RDQS_OUT;
wire [17:0] DRAM_DQ_OUT;
wire [2:0] DRAM_DQS_OUT;
wire [1:0] DRAM_FIFO_WE_OUT;
wire [2:0] DM_OE;
wire [17:0] DRAM_DQ_OE;
wire [2:0] DRAM_DQS_OE;
wire CAN_RXBUS_MGPIO3A_H2F_A ;
wire CAN_RXBUS_MGPIO3A_H2F_B ;
wire CAN_TX_EBL_MGPIO4A_H2F_A ;
wire CAN_TX_EBL_MGPIO4A_H2F_B ;
wire CAN_TXBUS_MGPIO2A_H2F_A ;
wire CAN_TXBUS_MGPIO2A_H2F_B ;
wire FIC_2_APB_M_PCLK ;
wire COMMS_INT ;
wire FIC_2_APB_M_PRESET_N_i ;
wire F_FM0_READYOUT ;
wire F_FM0_RESP ;
wire popfeedthru_unused_32 ;
wire F_HM0_TRANS1 ;
wire FAB_CHRGVBUS ;
wire FAB_DISCHRGVBUS ;
wire FAB_DMPULLDOWN ;
wire FAB_DPPULLDOWN ;
wire FAB_DRVVBUS ;
wire FAB_IDPULLUP ;
wire FAB_SUSPENDM ;
wire FAB_TERMSEL ;
wire FAB_TXVALID ;
wire FAB_VCONTROLLOADM ;
wire FACC_GLMUX_SEL ;
wire MSS_RESET_N_M2F ;
wire GTX_CLK ;
wire H2F_NMI ;
wire H2FCALIB ;
wire I2C0_SCL_MGPIO31B_H2F_A ;
wire I2C0_SCL_MGPIO31B_H2F_B ;
wire I2C0_SDA_MGPIO30B_H2F_A ;
wire I2C0_SDA_MGPIO30B_H2F_B ;
wire I2C1_SCL_MGPIO1A_H2F_A ;
wire I2C1_SCL_MGPIO1A_H2F_B ;
wire I2C1_SDA_MGPIO0A_H2F_A ;
wire I2C1_SDA_MGPIO0A_H2F_B ;
wire MDCF ;
wire MDOENF ;
wire MDOF ;
wire MMUART0_CTS_MGPIO19B_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_B ;
wire MMUART0_DCD_MGPIO22B_H2F_A ;
wire MMUART0_DCD_MGPIO22B_H2F_B ;
wire MMUART0_DSR_MGPIO20B_H2F_A ;
wire MMUART0_DSR_MGPIO20B_H2F_B ;
wire MMUART0_DTR_MGPIO18B_H2F_A ;
wire MMUART0_DTR_MGPIO18B_H2F_B ;
wire MMUART0_RI_MGPIO21B_H2F_A ;
wire MMUART0_RI_MGPIO21B_H2F_B ;
wire MMUART0_RTS_MGPIO17B_H2F_A ;
wire MMUART0_RTS_MGPIO17B_H2F_B ;
wire MMUART0_RXD_MGPIO28B_H2F_A ;
wire MMUART0_RXD_MGPIO28B_H2F_B ;
wire MMUART0_SCK_MGPIO29B_H2F_A ;
wire MMUART0_SCK_MGPIO29B_H2F_B ;
wire MMUART0_TXD_MGPIO27B_H2F_A ;
wire MMUART0_TXD_MGPIO27B_H2F_B ;
wire MMUART1_DTR_MGPIO12B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_B ;
wire MMUART1_RXD_MGPIO26B_H2F_A ;
wire MMUART1_RXD_MGPIO26B_H2F_B ;
wire MMUART1_SCK_MGPIO25B_H2F_A ;
wire MMUART1_SCK_MGPIO25B_H2F_B ;
wire MMUART1_TXD_MGPIO24B_H2F_A ;
wire MMUART1_TXD_MGPIO24B_H2F_B ;
wire MPLL_LOCK ;
wire FIC_2_APB_M_PENABLE ;
wire FIC_2_APB_M_PSEL ;
wire FIC_2_APB_M_PWRITE ;
wire RTC_MATCH ;
wire SLEEPDEEP ;
wire SLEEPHOLDACK ;
wire SLEEPING ;
wire SMBALERT_NO0 ;
wire SMBALERT_NO1 ;
wire SMBSUS_NO0 ;
wire SMBSUS_NO1 ;
wire SPI0_CLK_OUT ;
wire SPI0_SDI_MGPIO5A_H2F_A ;
wire SPI0_SDI_MGPIO5A_H2F_B ;
wire SPI0_SDO_MGPIO6A_H2F_A ;
wire SPI0_SDO_MGPIO6A_H2F_B ;
wire SPI0_SS0_MGPIO7A_H2F_A ;
wire SPI0_SS0_MGPIO7A_H2F_B ;
wire SPI0_SS1_MGPIO8A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_B ;
wire SPI0_SS2_MGPIO9A_H2F_A ;
wire SPI0_SS2_MGPIO9A_H2F_B ;
wire SPI0_SS3_MGPIO10A_H2F_A ;
wire SPI0_SS3_MGPIO10A_H2F_B ;
wire SPI0_SS4_MGPIO19A_H2F_A ;
wire SPI0_SS5_MGPIO20A_H2F_A ;
wire SPI0_SS6_MGPIO21A_H2F_A ;
wire SPI0_SS7_MGPIO22A_H2F_A ;
wire SPI1_CLK_OUT ;
wire SPI1_SDI_MGPIO11A_H2F_A ;
wire SPI1_SDI_MGPIO11A_H2F_B ;
wire SPI1_SDO_MGPIO12A_H2F_A ;
wire SPI1_SDO_MGPIO12A_H2F_B ;
wire SPI1_SS0_MGPIO13A_H2F_A ;
wire SPI1_SS0_MGPIO13A_H2F_B ;
wire SPI1_SS1_MGPIO14A_H2F_A ;
wire SPI1_SS1_MGPIO14A_H2F_B ;
wire SPI1_SS2_MGPIO15A_H2F_A ;
wire SPI1_SS2_MGPIO15A_H2F_B ;
wire SPI1_SS3_MGPIO16A_H2F_A ;
wire SPI1_SS3_MGPIO16A_H2F_B ;
wire SPI1_SS4_MGPIO17A_H2F_A ;
wire SPI1_SS5_MGPIO18A_H2F_A ;
wire SPI1_SS6_MGPIO23A_H2F_A ;
wire SPI1_SS7_MGPIO24A_H2F_A ;
wire TRACECLK ;
wire TX_CLK ;
wire TX_ENF ;
wire TX_ERRF ;
wire TXCTL_EN_RIF ;
wire TXEV ;
wire WDOGTIMEOUT ;
wire F_ARREADY_HREADYOUT1 ;
wire F_AWREADY_HREADYOUT0 ;
wire F_BVALID ;
wire F_RLAST ;
wire F_RVALID ;
wire F_WREADY ;
wire MDDR_FABRIC_PREADY ;
wire MDDR_FABRIC_PSLVERR ;
wire VCC ;
wire GND ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT ;
wire DRAM_CASN ;
wire DRAM_CKE ;
wire DRAM_CLK ;
wire DRAM_CSN ;
wire DRAM_ODT ;
wire DRAM_RASN ;
wire DRAM_RSTN ;
wire DRAM_WEN ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OUT ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OUT ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OUT ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OUT ;
wire MGPIO25A_OUT ;
wire MGPIO26A_OUT ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT ;
wire MMUART0_DCD_MGPIO22B_OUT ;
wire MMUART0_DSR_MGPIO20B_OUT ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT ;
wire MMUART0_RI_MGPIO21B_OUT ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OUT ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OUT ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OUT ;
wire MMUART1_CTS_MGPIO13B_OUT ;
wire MMUART1_DCD_MGPIO16B_OUT ;
wire MMUART1_DSR_MGPIO14B_OUT ;
wire MMUART1_DTR_MGPIO12B_OUT ;
wire MMUART1_RI_MGPIO15B_OUT ;
wire MMUART1_RTS_MGPIO11B_OUT ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT ;
wire RGMII_MDC_RMII_MDC_OUT ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT ;
wire RGMII_RX_CLK_OUT ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT ;
wire RGMII_RXD3_USBB_DATA4_OUT ;
wire RGMII_TX_CLK_OUT ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OUT ;
wire RGMII_TXD2_USBB_DATA5_OUT ;
wire RGMII_TXD3_USBB_DATA6_OUT ;
wire SPI0_SCK_USBA_XCLK_OUT ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OUT ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OUT ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OUT ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OUT ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OUT ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OUT ;
wire SPI0_SS4_MGPIO19A_OUT ;
wire SPI0_SS5_MGPIO20A_OUT ;
wire SPI0_SS6_MGPIO21A_OUT ;
wire SPI0_SS7_MGPIO22A_OUT ;
wire SPI1_SCK_OUT ;
wire SPI1_SDI_MGPIO11A_OUT ;
wire SPI1_SDO_MGPIO12A_OUT ;
wire SPI1_SS0_MGPIO13A_OUT ;
wire SPI1_SS1_MGPIO14A_OUT ;
wire SPI1_SS2_MGPIO15A_OUT ;
wire SPI1_SS3_MGPIO16A_OUT ;
wire SPI1_SS4_MGPIO17A_OUT ;
wire SPI1_SS5_MGPIO18A_OUT ;
wire SPI1_SS6_MGPIO23A_OUT ;
wire SPI1_SS7_MGPIO24A_OUT ;
wire USBC_XCLK_OUT ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OE ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OE ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OE ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OE ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OE ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OE ;
wire MGPIO25A_OE ;
wire MGPIO26A_OE ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OE ;
wire MMUART0_DCD_MGPIO22B_OE ;
wire MMUART0_DSR_MGPIO20B_OE ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OE ;
wire MMUART0_RI_MGPIO21B_OE ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OE ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OE ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OE ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OE ;
wire MMUART1_CTS_MGPIO13B_OE ;
wire MMUART1_DCD_MGPIO16B_OE ;
wire MMUART1_DSR_MGPIO14B_OE ;
wire MMUART1_DTR_MGPIO12B_OE ;
wire MMUART1_RI_MGPIO15B_OE ;
wire MMUART1_RTS_MGPIO11B_OE ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OE ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OE ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OE ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE ;
wire RGMII_MDC_RMII_MDC_OE ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE ;
wire RGMII_RX_CLK_OE ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE ;
wire RGMII_RXD3_USBB_DATA4_OE ;
wire RGMII_TX_CLK_OE ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OE ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OE ;
wire RGMII_TXD2_USBB_DATA5_OE ;
wire RGMII_TXD3_USBB_DATA6_OE ;
wire SPI0_SCK_USBA_XCLK_OE ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OE ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OE ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OE ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OE ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OE ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OE ;
wire SPI0_SS4_MGPIO19A_OE ;
wire SPI0_SS5_MGPIO20A_OE ;
wire SPI0_SS6_MGPIO21A_OE ;
wire SPI0_SS7_MGPIO22A_OE ;
wire SPI1_SCK_OE ;
wire SPI1_SDI_MGPIO11A_OE ;
wire SPI1_SDO_MGPIO12A_OE ;
wire SPI1_SS0_MGPIO13A_OE ;
wire SPI1_SS1_MGPIO14A_OE ;
wire SPI1_SS2_MGPIO15A_OE ;
wire SPI1_SS3_MGPIO16A_OE ;
wire SPI1_SS4_MGPIO17A_OE ;
wire SPI1_SS5_MGPIO18A_OE ;
wire SPI1_SS6_MGPIO23A_OE ;
wire SPI1_SS7_MGPIO24A_OE ;
wire USBC_XCLK_OE ;
// @9:222
  MSS_025 MSS_ADLIB_INST (
	.CAN_RXBUS_MGPIO3A_H2F_A(CAN_RXBUS_MGPIO3A_H2F_A),
	.CAN_RXBUS_MGPIO3A_H2F_B(CAN_RXBUS_MGPIO3A_H2F_B),
	.CAN_TX_EBL_MGPIO4A_H2F_A(CAN_TX_EBL_MGPIO4A_H2F_A),
	.CAN_TX_EBL_MGPIO4A_H2F_B(CAN_TX_EBL_MGPIO4A_H2F_B),
	.CAN_TXBUS_MGPIO2A_H2F_A(CAN_TXBUS_MGPIO2A_H2F_A),
	.CAN_TXBUS_MGPIO2A_H2F_B(CAN_TXBUS_MGPIO2A_H2F_B),
	.CLK_CONFIG_APB(FIC_2_APB_M_PCLK),
	.COMMS_INT(COMMS_INT),
	.CONFIG_PRESET_N(FIC_2_APB_M_PRESET_N_i),
	.EDAC_ERROR(EDAC_ERROR[7:0]),
	.F_FM0_RDATA(F_FM0_RDATA[31:0]),
	.F_FM0_READYOUT(F_FM0_READYOUT),
	.F_FM0_RESP(F_FM0_RESP),
	.F_HM0_ADDR({AMBA_SLAVE_0_PADDRS_net_0_Z[31:16], AMBA_SLAVE_0_PADDRS_net_0[15:14], popfeedthru_unused_33, popfeedthru_unused_34, popfeedthru_unused_35, popfeedthru_unused_36, popfeedthru_unused_37, popfeedthru_unused_38, popfeedthru_unused_39, popfeedthru_unused_40, popfeedthru_unused_41, popfeedthru_unused_42, popfeedthru_unused_43, popfeedthru_unused_44, popfeedthru_unused_45, popfeedthru_unused_46}),
	.F_HM0_ENABLE(popfeedthru_unused_32),
	.F_HM0_SEL(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.F_HM0_SIZE(F_HM0_SIZE[1:0]),
	.F_HM0_TRANS1(F_HM0_TRANS1),
	.F_HM0_WDATA({popfeedthru_unused_0, popfeedthru_unused_1, popfeedthru_unused_2, popfeedthru_unused_3, popfeedthru_unused_4, popfeedthru_unused_5, popfeedthru_unused_6, popfeedthru_unused_7, popfeedthru_unused_8, popfeedthru_unused_9, popfeedthru_unused_10, popfeedthru_unused_11, popfeedthru_unused_12, popfeedthru_unused_13, popfeedthru_unused_14, popfeedthru_unused_15, popfeedthru_unused_16, popfeedthru_unused_17, popfeedthru_unused_18, popfeedthru_unused_19, popfeedthru_unused_20, popfeedthru_unused_21, popfeedthru_unused_22, popfeedthru_unused_23, popfeedthru_unused_24, popfeedthru_unused_25, popfeedthru_unused_26, popfeedthru_unused_27, popfeedthru_unused_28, popfeedthru_unused_29, popfeedthru_unused_30, popfeedthru_unused_31}),
	.F_HM0_WRITE(popfeedthru_unused),
	.FAB_CHRGVBUS(FAB_CHRGVBUS),
	.FAB_DISCHRGVBUS(FAB_DISCHRGVBUS),
	.FAB_DMPULLDOWN(FAB_DMPULLDOWN),
	.FAB_DPPULLDOWN(FAB_DPPULLDOWN),
	.FAB_DRVVBUS(FAB_DRVVBUS),
	.FAB_IDPULLUP(FAB_IDPULLUP),
	.FAB_OPMODE(FAB_OPMODE[1:0]),
	.FAB_SUSPENDM(FAB_SUSPENDM),
	.FAB_TERMSEL(FAB_TERMSEL),
	.FAB_TXVALID(FAB_TXVALID),
	.FAB_VCONTROL(FAB_VCONTROL[3:0]),
	.FAB_VCONTROLLOADM(FAB_VCONTROLLOADM),
	.FAB_XCVRSEL(FAB_XCVRSEL[1:0]),
	.FAB_XDATAOUT(FAB_XDATAOUT[7:0]),
	.FACC_GLMUX_SEL(FACC_GLMUX_SEL),
	.FIC32_0_MASTER(FIC32_0_MASTER[1:0]),
	.FIC32_1_MASTER(FIC32_1_MASTER[1:0]),
	.FPGA_RESET_N(MSS_RESET_N_M2F),
	.GTX_CLK(GTX_CLK),
	.H2F_INTERRUPT(H2F_INTERRUPT[15:0]),
	.H2F_NMI(H2F_NMI),
	.H2FCALIB(H2FCALIB),
	.I2C0_SCL_MGPIO31B_H2F_A(I2C0_SCL_MGPIO31B_H2F_A),
	.I2C0_SCL_MGPIO31B_H2F_B(I2C0_SCL_MGPIO31B_H2F_B),
	.I2C0_SDA_MGPIO30B_H2F_A(I2C0_SDA_MGPIO30B_H2F_A),
	.I2C0_SDA_MGPIO30B_H2F_B(I2C0_SDA_MGPIO30B_H2F_B),
	.I2C1_SCL_MGPIO1A_H2F_A(I2C1_SCL_MGPIO1A_H2F_A),
	.I2C1_SCL_MGPIO1A_H2F_B(I2C1_SCL_MGPIO1A_H2F_B),
	.I2C1_SDA_MGPIO0A_H2F_A(I2C1_SDA_MGPIO0A_H2F_A),
	.I2C1_SDA_MGPIO0A_H2F_B(I2C1_SDA_MGPIO0A_H2F_B),
	.MDCF(MDCF),
	.MDOENF(MDOENF),
	.MDOF(MDOF),
	.MMUART0_CTS_MGPIO19B_H2F_A(MMUART0_CTS_MGPIO19B_H2F_A),
	.MMUART0_CTS_MGPIO19B_H2F_B(MMUART0_CTS_MGPIO19B_H2F_B),
	.MMUART0_DCD_MGPIO22B_H2F_A(MMUART0_DCD_MGPIO22B_H2F_A),
	.MMUART0_DCD_MGPIO22B_H2F_B(MMUART0_DCD_MGPIO22B_H2F_B),
	.MMUART0_DSR_MGPIO20B_H2F_A(MMUART0_DSR_MGPIO20B_H2F_A),
	.MMUART0_DSR_MGPIO20B_H2F_B(MMUART0_DSR_MGPIO20B_H2F_B),
	.MMUART0_DTR_MGPIO18B_H2F_A(MMUART0_DTR_MGPIO18B_H2F_A),
	.MMUART0_DTR_MGPIO18B_H2F_B(MMUART0_DTR_MGPIO18B_H2F_B),
	.MMUART0_RI_MGPIO21B_H2F_A(MMUART0_RI_MGPIO21B_H2F_A),
	.MMUART0_RI_MGPIO21B_H2F_B(MMUART0_RI_MGPIO21B_H2F_B),
	.MMUART0_RTS_MGPIO17B_H2F_A(MMUART0_RTS_MGPIO17B_H2F_A),
	.MMUART0_RTS_MGPIO17B_H2F_B(MMUART0_RTS_MGPIO17B_H2F_B),
	.MMUART0_RXD_MGPIO28B_H2F_A(MMUART0_RXD_MGPIO28B_H2F_A),
	.MMUART0_RXD_MGPIO28B_H2F_B(MMUART0_RXD_MGPIO28B_H2F_B),
	.MMUART0_SCK_MGPIO29B_H2F_A(MMUART0_SCK_MGPIO29B_H2F_A),
	.MMUART0_SCK_MGPIO29B_H2F_B(MMUART0_SCK_MGPIO29B_H2F_B),
	.MMUART0_TXD_MGPIO27B_H2F_A(MMUART0_TXD_MGPIO27B_H2F_A),
	.MMUART0_TXD_MGPIO27B_H2F_B(MMUART0_TXD_MGPIO27B_H2F_B),
	.MMUART1_DTR_MGPIO12B_H2F_A(MMUART1_DTR_MGPIO12B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_A(MMUART1_RTS_MGPIO11B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_B(MMUART1_RTS_MGPIO11B_H2F_B),
	.MMUART1_RXD_MGPIO26B_H2F_A(MMUART1_RXD_MGPIO26B_H2F_A),
	.MMUART1_RXD_MGPIO26B_H2F_B(MMUART1_RXD_MGPIO26B_H2F_B),
	.MMUART1_SCK_MGPIO25B_H2F_A(MMUART1_SCK_MGPIO25B_H2F_A),
	.MMUART1_SCK_MGPIO25B_H2F_B(MMUART1_SCK_MGPIO25B_H2F_B),
	.MMUART1_TXD_MGPIO24B_H2F_A(MMUART1_TXD_MGPIO24B_H2F_A),
	.MMUART1_TXD_MGPIO24B_H2F_B(MMUART1_TXD_MGPIO24B_H2F_B),
	.MPLL_LOCK(MPLL_LOCK),
	.PER2_FABRIC_PADDR(FIC_2_APB_M_PADDR[15:2]),
	.PER2_FABRIC_PENABLE(FIC_2_APB_M_PENABLE),
	.PER2_FABRIC_PSEL(FIC_2_APB_M_PSEL),
	.PER2_FABRIC_PWDATA(FIC_2_APB_M_PWDATA[31:0]),
	.PER2_FABRIC_PWRITE(FIC_2_APB_M_PWRITE),
	.RTC_MATCH(RTC_MATCH),
	.SLEEPDEEP(SLEEPDEEP),
	.SLEEPHOLDACK(SLEEPHOLDACK),
	.SLEEPING(SLEEPING),
	.SMBALERT_NO0(SMBALERT_NO0),
	.SMBALERT_NO1(SMBALERT_NO1),
	.SMBSUS_NO0(SMBSUS_NO0),
	.SMBSUS_NO1(SMBSUS_NO1),
	.SPI0_CLK_OUT(SPI0_CLK_OUT),
	.SPI0_SDI_MGPIO5A_H2F_A(SPI0_SDI_MGPIO5A_H2F_A),
	.SPI0_SDI_MGPIO5A_H2F_B(SPI0_SDI_MGPIO5A_H2F_B),
	.SPI0_SDO_MGPIO6A_H2F_A(SPI0_SDO_MGPIO6A_H2F_A),
	.SPI0_SDO_MGPIO6A_H2F_B(SPI0_SDO_MGPIO6A_H2F_B),
	.SPI0_SS0_MGPIO7A_H2F_A(SPI0_SS0_MGPIO7A_H2F_A),
	.SPI0_SS0_MGPIO7A_H2F_B(SPI0_SS0_MGPIO7A_H2F_B),
	.SPI0_SS1_MGPIO8A_H2F_A(SPI0_SS1_MGPIO8A_H2F_A),
	.SPI0_SS1_MGPIO8A_H2F_B(SPI0_SS1_MGPIO8A_H2F_B),
	.SPI0_SS2_MGPIO9A_H2F_A(SPI0_SS2_MGPIO9A_H2F_A),
	.SPI0_SS2_MGPIO9A_H2F_B(SPI0_SS2_MGPIO9A_H2F_B),
	.SPI0_SS3_MGPIO10A_H2F_A(SPI0_SS3_MGPIO10A_H2F_A),
	.SPI0_SS3_MGPIO10A_H2F_B(SPI0_SS3_MGPIO10A_H2F_B),
	.SPI0_SS4_MGPIO19A_H2F_A(SPI0_SS4_MGPIO19A_H2F_A),
	.SPI0_SS5_MGPIO20A_H2F_A(SPI0_SS5_MGPIO20A_H2F_A),
	.SPI0_SS6_MGPIO21A_H2F_A(SPI0_SS6_MGPIO21A_H2F_A),
	.SPI0_SS7_MGPIO22A_H2F_A(SPI0_SS7_MGPIO22A_H2F_A),
	.SPI1_CLK_OUT(SPI1_CLK_OUT),
	.SPI1_SDI_MGPIO11A_H2F_A(SPI1_SDI_MGPIO11A_H2F_A),
	.SPI1_SDI_MGPIO11A_H2F_B(SPI1_SDI_MGPIO11A_H2F_B),
	.SPI1_SDO_MGPIO12A_H2F_A(SPI1_SDO_MGPIO12A_H2F_A),
	.SPI1_SDO_MGPIO12A_H2F_B(SPI1_SDO_MGPIO12A_H2F_B),
	.SPI1_SS0_MGPIO13A_H2F_A(SPI1_SS0_MGPIO13A_H2F_A),
	.SPI1_SS0_MGPIO13A_H2F_B(SPI1_SS0_MGPIO13A_H2F_B),
	.SPI1_SS1_MGPIO14A_H2F_A(SPI1_SS1_MGPIO14A_H2F_A),
	.SPI1_SS1_MGPIO14A_H2F_B(SPI1_SS1_MGPIO14A_H2F_B),
	.SPI1_SS2_MGPIO15A_H2F_A(SPI1_SS2_MGPIO15A_H2F_A),
	.SPI1_SS2_MGPIO15A_H2F_B(SPI1_SS2_MGPIO15A_H2F_B),
	.SPI1_SS3_MGPIO16A_H2F_A(SPI1_SS3_MGPIO16A_H2F_A),
	.SPI1_SS3_MGPIO16A_H2F_B(SPI1_SS3_MGPIO16A_H2F_B),
	.SPI1_SS4_MGPIO17A_H2F_A(SPI1_SS4_MGPIO17A_H2F_A),
	.SPI1_SS5_MGPIO18A_H2F_A(SPI1_SS5_MGPIO18A_H2F_A),
	.SPI1_SS6_MGPIO23A_H2F_A(SPI1_SS6_MGPIO23A_H2F_A),
	.SPI1_SS7_MGPIO24A_H2F_A(SPI1_SS7_MGPIO24A_H2F_A),
	.TCGF(TCGF[9:0]),
	.TRACECLK(TRACECLK),
	.TRACEDATA(TRACEDATA[3:0]),
	.TX_CLK(TX_CLK),
	.TX_ENF(TX_ENF),
	.TX_ERRF(TX_ERRF),
	.TXCTL_EN_RIF(TXCTL_EN_RIF),
	.TXD_RIF(TXD_RIF[3:0]),
	.TXDF(TXDF[7:0]),
	.TXEV(TXEV),
	.WDOGTIMEOUT(WDOGTIMEOUT),
	.F_ARREADY_HREADYOUT1(F_ARREADY_HREADYOUT1),
	.F_AWREADY_HREADYOUT0(F_AWREADY_HREADYOUT0),
	.F_BID(F_BID[3:0]),
	.F_BRESP_HRESP0(F_BRESP_HRESP0[1:0]),
	.F_BVALID(F_BVALID),
	.F_RDATA_HRDATA01(F_RDATA_HRDATA01[63:0]),
	.F_RID(F_RID[3:0]),
	.F_RLAST(F_RLAST),
	.F_RRESP_HRESP1(F_RRESP_HRESP1[1:0]),
	.F_RVALID(F_RVALID),
	.F_WREADY(F_WREADY),
	.MDDR_FABRIC_PRDATA(MDDR_FABRIC_PRDATA[15:0]),
	.MDDR_FABRIC_PREADY(MDDR_FABRIC_PREADY),
	.MDDR_FABRIC_PSLVERR(MDDR_FABRIC_PSLVERR),
	.CAN_RXBUS_F2H_SCP(VCC),
	.CAN_TX_EBL_F2H_SCP(VCC),
	.CAN_TXBUS_F2H_SCP(VCC),
	.COLF(VCC),
	.CRSF(VCC),
	.F2_DMAREADY({VCC, VCC}),
	.F2H_INTERRUPT({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F2HCALIB(VCC),
	.F_DMAREADY({VCC, VCC}),
	.F_FM0_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_ENABLE(GND),
	.F_FM0_MASTLOCK(GND),
	.F_FM0_READY(VCC),
	.F_FM0_SEL(GND),
	.F_FM0_SIZE({GND, GND}),
	.F_FM0_TRANS1(GND),
	.F_FM0_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_WRITE(GND),
	.F_HM0_RDATA(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
	.F_HM0_READY(N_70_i),
	.F_HM0_RESP(GND),
	.FAB_AVALID(VCC),
	.FAB_HOSTDISCON(VCC),
	.FAB_IDDIG(VCC),
	.FAB_LINESTATE({VCC, VCC}),
	.FAB_M3_RESET_N(VCC),
	.FAB_PLL_LOCK(LOCK),
	.FAB_RXACTIVE(VCC),
	.FAB_RXERROR(VCC),
	.FAB_RXVALID(VCC),
	.FAB_RXVALIDH(GND),
	.FAB_SESSEND(VCC),
	.FAB_TXREADY(VCC),
	.FAB_VBUSVALID(VCC),
	.FAB_VSTATUS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FAB_XDATAIN({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.GTX_CLKPF(VCC),
	.I2C0_BCLK(VCC),
	.I2C0_SCL_F2H_SCP(VCC),
	.I2C0_SDA_F2H_SCP(VCC),
	.I2C1_BCLK(VCC),
	.I2C1_SCL_F2H_SCP(VCC),
	.I2C1_SDA_F2H_SCP(VCC),
	.MDIF(VCC),
	.MGPIO0A_F2H_GPIN(VCC),
	.MGPIO10A_F2H_GPIN(VCC),
	.MGPIO11A_F2H_GPIN(VCC),
	.MGPIO11B_F2H_GPIN(VCC),
	.MGPIO12A_F2H_GPIN(VCC),
	.MGPIO13A_F2H_GPIN(VCC),
	.MGPIO14A_F2H_GPIN(VCC),
	.MGPIO15A_F2H_GPIN(VCC),
	.MGPIO16A_F2H_GPIN(VCC),
	.MGPIO17B_F2H_GPIN(VCC),
	.MGPIO18B_F2H_GPIN(VCC),
	.MGPIO19B_F2H_GPIN(VCC),
	.MGPIO1A_F2H_GPIN(VCC),
	.MGPIO20B_F2H_GPIN(VCC),
	.MGPIO21B_F2H_GPIN(VCC),
	.MGPIO22B_F2H_GPIN(VCC),
	.MGPIO24B_F2H_GPIN(VCC),
	.MGPIO25B_F2H_GPIN(VCC),
	.MGPIO26B_F2H_GPIN(VCC),
	.MGPIO27B_F2H_GPIN(VCC),
	.MGPIO28B_F2H_GPIN(VCC),
	.MGPIO29B_F2H_GPIN(VCC),
	.MGPIO2A_F2H_GPIN(VCC),
	.MGPIO30B_F2H_GPIN(VCC),
	.MGPIO31B_F2H_GPIN(VCC),
	.MGPIO3A_F2H_GPIN(VCC),
	.MGPIO4A_F2H_GPIN(VCC),
	.MGPIO5A_F2H_GPIN(VCC),
	.MGPIO6A_F2H_GPIN(VCC),
	.MGPIO7A_F2H_GPIN(VCC),
	.MGPIO8A_F2H_GPIN(VCC),
	.MGPIO9A_F2H_GPIN(VCC),
	.MMUART0_CTS_F2H_SCP(VCC),
	.MMUART0_DCD_F2H_SCP(VCC),
	.MMUART0_DSR_F2H_SCP(VCC),
	.MMUART0_DTR_F2H_SCP(VCC),
	.MMUART0_RI_F2H_SCP(VCC),
	.MMUART0_RTS_F2H_SCP(VCC),
	.MMUART0_RXD_F2H_SCP(VCC),
	.MMUART0_SCK_F2H_SCP(VCC),
	.MMUART0_TXD_F2H_SCP(VCC),
	.MMUART1_CTS_F2H_SCP(VCC),
	.MMUART1_DCD_F2H_SCP(VCC),
	.MMUART1_DSR_F2H_SCP(VCC),
	.MMUART1_RI_F2H_SCP(VCC),
	.MMUART1_RTS_F2H_SCP(VCC),
	.MMUART1_RXD_F2H_SCP(VCC),
	.MMUART1_SCK_F2H_SCP(VCC),
	.MMUART1_TXD_F2H_SCP(VCC),
	.PER2_FABRIC_PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.PER2_FABRIC_PREADY(VCC),
	.PER2_FABRIC_PSLVERR(GND),
	.RCGF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.RX_CLKPF(VCC),
	.RX_DVF(VCC),
	.RX_ERRF(VCC),
	.RX_EV(VCC),
	.RXDF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.SLEEPHOLDREQ(GND),
	.SMBALERT_NI0(VCC),
	.SMBALERT_NI1(VCC),
	.SMBSUS_NI0(VCC),
	.SMBSUS_NI1(VCC),
	.SPI0_CLK_IN(VCC),
	.SPI0_SDI_F2H_SCP(VCC),
	.SPI0_SDO_F2H_SCP(VCC),
	.SPI0_SS0_F2H_SCP(VCC),
	.SPI0_SS1_F2H_SCP(VCC),
	.SPI0_SS2_F2H_SCP(VCC),
	.SPI0_SS3_F2H_SCP(VCC),
	.SPI1_CLK_IN(VCC),
	.SPI1_SDI_F2H_SCP(VCC),
	.SPI1_SDO_F2H_SCP(VCC),
	.SPI1_SS0_F2H_SCP(VCC),
	.SPI1_SS1_F2H_SCP(VCC),
	.SPI1_SS2_F2H_SCP(VCC),
	.SPI1_SS3_F2H_SCP(VCC),
	.TX_CLKPF(VCC),
	.USER_MSS_GPIO_RESET_N(VCC),
	.USER_MSS_RESET_N(VCC),
	.XCLK_FAB(VCC),
	.CLK_BASE(GL0_INST),
	.CLK_MDDR_APB(VCC),
	.F_ARADDR_HADDR1({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_ARBURST_HTRANS1({GND, GND}),
	.F_ARID_HSEL1({GND, GND, GND, GND}),
	.F_ARLEN_HBURST1({GND, GND, GND, GND}),
	.F_ARLOCK_HMASTLOCK1({GND, GND}),
	.F_ARSIZE_HSIZE1({GND, GND}),
	.F_ARVALID_HWRITE1(GND),
	.F_AWADDR_HADDR0({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_AWBURST_HTRANS0({GND, GND}),
	.F_AWID_HSEL0({GND, GND, GND, GND}),
	.F_AWLEN_HBURST0({GND, GND, GND, GND}),
	.F_AWLOCK_HMASTLOCK0({GND, GND}),
	.F_AWSIZE_HSIZE0({GND, GND}),
	.F_AWVALID_HWRITE0(GND),
	.F_BREADY(GND),
	.F_RMW_AXI(GND),
	.F_RREADY(GND),
	.F_WDATA_HWDATA01({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_WID_HREADY01({GND, GND, GND, GND}),
	.F_WLAST(GND),
	.F_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_WVALID(GND),
	.FPGA_MDDR_ARESET_N(VCC),
	.MDDR_FABRIC_PADDR({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PENABLE(VCC),
	.MDDR_FABRIC_PSEL(VCC),
	.MDDR_FABRIC_PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PWRITE(VCC),
	.PRESET_N(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_IN(GND),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN(GND),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_IN(GND),
	.DM_IN({GND, GND, GND}),
	.DRAM_DQ_IN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRAM_DQS_IN({GND, GND, GND}),
	.DRAM_FIFO_WE_IN({GND, GND}),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_IN(GND),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_IN(GND),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_IN(GND),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_IN(GND),
	.MGPIO25A_IN(GND),
	.MGPIO26A_IN(GND),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_IN(GND),
	.MMUART0_DCD_MGPIO22B_IN(GND),
	.MMUART0_DSR_MGPIO20B_IN(GND),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_IN(GND),
	.MMUART0_RI_MGPIO21B_IN(GND),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_IN(GND),
	.MMUART0_RXD_USBC_STP_MGPIO28B_IN(GND),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_IN(GND),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_IN(GND),
	.MMUART1_CTS_MGPIO13B_IN(GND),
	.MMUART1_DCD_MGPIO16B_IN(GND),
	.MMUART1_DSR_MGPIO14B_IN(GND),
	.MMUART1_DTR_MGPIO12B_IN(GND),
	.MMUART1_RI_MGPIO15B_IN(GND),
	.MMUART1_RTS_MGPIO11B_IN(GND),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_IN(GND),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_IN(GND),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_IN(GND),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN(GND),
	.RGMII_MDC_RMII_MDC_IN(GND),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN(GND),
	.RGMII_RX_CLK_IN(GND),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN(GND),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN(GND),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN(GND),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN(GND),
	.RGMII_RXD3_USBB_DATA4_IN(GND),
	.RGMII_TX_CLK_IN(GND),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN(GND),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_IN(GND),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_IN(GND),
	.RGMII_TXD2_USBB_DATA5_IN(GND),
	.RGMII_TXD3_USBB_DATA6_IN(GND),
	.SPI0_SCK_USBA_XCLK_IN(GND),
	.SPI0_SDI_USBA_DIR_MGPIO5A_IN(GND),
	.SPI0_SDO_USBA_STP_MGPIO6A_IN(GND),
	.SPI0_SS0_USBA_NXT_MGPIO7A_IN(GND),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_IN(GND),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_IN(GND),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_IN(GND),
	.SPI0_SS4_MGPIO19A_IN(GND),
	.SPI0_SS5_MGPIO20A_IN(GND),
	.SPI0_SS6_MGPIO21A_IN(GND),
	.SPI0_SS7_MGPIO22A_IN(GND),
	.SPI1_SCK_IN(GND),
	.SPI1_SDI_MGPIO11A_IN(GND),
	.SPI1_SDO_MGPIO12A_IN(GND),
	.SPI1_SS0_MGPIO13A_IN(GND),
	.SPI1_SS1_MGPIO14A_IN(GND),
	.SPI1_SS2_MGPIO15A_IN(GND),
	.SPI1_SS3_MGPIO16A_IN(GND),
	.SPI1_SS4_MGPIO17A_IN(GND),
	.SPI1_SS5_MGPIO18A_IN(GND),
	.SPI1_SS6_MGPIO23A_IN(GND),
	.SPI1_SS7_MGPIO24A_IN(GND),
	.USBC_XCLK_IN(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT(CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT(CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT),
	.DRAM_ADDR(DRAM_ADDR[15:0]),
	.DRAM_BA(DRAM_BA[2:0]),
	.DRAM_CASN(DRAM_CASN),
	.DRAM_CKE(DRAM_CKE),
	.DRAM_CLK(DRAM_CLK),
	.DRAM_CSN(DRAM_CSN),
	.DRAM_DM_RDQS_OUT(DRAM_DM_RDQS_OUT[2:0]),
	.DRAM_DQ_OUT(DRAM_DQ_OUT[17:0]),
	.DRAM_DQS_OUT(DRAM_DQS_OUT[2:0]),
	.DRAM_FIFO_WE_OUT(DRAM_FIFO_WE_OUT[1:0]),
	.DRAM_ODT(DRAM_ODT),
	.DRAM_RASN(DRAM_RASN),
	.DRAM_RSTN(DRAM_RSTN),
	.DRAM_WEN(DRAM_WEN),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OUT(I2C0_SCL_USBC_DATA1_MGPIO31B_OUT),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OUT(I2C0_SDA_USBC_DATA0_MGPIO30B_OUT),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OUT(I2C1_SCL_USBA_DATA4_MGPIO1A_OUT),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OUT(I2C1_SDA_USBA_DATA3_MGPIO0A_OUT),
	.MGPIO25A_OUT(MGPIO25A_OUT),
	.MGPIO26A_OUT(MGPIO26A_OUT),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT(MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT),
	.MMUART0_DCD_MGPIO22B_OUT(MMUART0_DCD_MGPIO22B_OUT),
	.MMUART0_DSR_MGPIO20B_OUT(MMUART0_DSR_MGPIO20B_OUT),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT(MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT),
	.MMUART0_RI_MGPIO21B_OUT(MMUART0_RI_MGPIO21B_OUT),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT(MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OUT(MMUART0_RXD_USBC_STP_MGPIO28B_OUT),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OUT(MMUART0_SCK_USBC_NXT_MGPIO29B_OUT),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OUT(MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.MMUART1_CTS_MGPIO13B_OUT(MMUART1_CTS_MGPIO13B_OUT),
	.MMUART1_DCD_MGPIO16B_OUT(MMUART1_DCD_MGPIO16B_OUT),
	.MMUART1_DSR_MGPIO14B_OUT(MMUART1_DSR_MGPIO14B_OUT),
	.MMUART1_DTR_MGPIO12B_OUT(MMUART1_DTR_MGPIO12B_OUT),
	.MMUART1_RI_MGPIO15B_OUT(MMUART1_RI_MGPIO15B_OUT),
	.MMUART1_RTS_MGPIO11B_OUT(MMUART1_RTS_MGPIO11B_OUT),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT(MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT(MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT(MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT),
	.RGMII_MDC_RMII_MDC_OUT(RGMII_MDC_RMII_MDC_OUT),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT),
	.RGMII_RX_CLK_OUT(RGMII_RX_CLK_OUT),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT),
	.RGMII_RXD3_USBB_DATA4_OUT(RGMII_RXD3_USBB_DATA4_OUT),
	.RGMII_TX_CLK_OUT(RGMII_TX_CLK_OUT),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT(RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OUT(RGMII_TXD1_RMII_TXD1_USBB_STP_OUT),
	.RGMII_TXD2_USBB_DATA5_OUT(RGMII_TXD2_USBB_DATA5_OUT),
	.RGMII_TXD3_USBB_DATA6_OUT(RGMII_TXD3_USBB_DATA6_OUT),
	.SPI0_SCK_USBA_XCLK_OUT(SPI0_SCK_USBA_XCLK_OUT),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OUT(SPI0_SDI_USBA_DIR_MGPIO5A_OUT),
	.SPI0_SDO_USBA_STP_MGPIO6A_OUT(SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OUT(SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OUT(SPI0_SS1_USBA_DATA5_MGPIO8A_OUT),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OUT(SPI0_SS2_USBA_DATA6_MGPIO9A_OUT),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OUT(SPI0_SS3_USBA_DATA7_MGPIO10A_OUT),
	.SPI0_SS4_MGPIO19A_OUT(SPI0_SS4_MGPIO19A_OUT),
	.SPI0_SS5_MGPIO20A_OUT(SPI0_SS5_MGPIO20A_OUT),
	.SPI0_SS6_MGPIO21A_OUT(SPI0_SS6_MGPIO21A_OUT),
	.SPI0_SS7_MGPIO22A_OUT(SPI0_SS7_MGPIO22A_OUT),
	.SPI1_SCK_OUT(SPI1_SCK_OUT),
	.SPI1_SDI_MGPIO11A_OUT(SPI1_SDI_MGPIO11A_OUT),
	.SPI1_SDO_MGPIO12A_OUT(SPI1_SDO_MGPIO12A_OUT),
	.SPI1_SS0_MGPIO13A_OUT(SPI1_SS0_MGPIO13A_OUT),
	.SPI1_SS1_MGPIO14A_OUT(SPI1_SS1_MGPIO14A_OUT),
	.SPI1_SS2_MGPIO15A_OUT(SPI1_SS2_MGPIO15A_OUT),
	.SPI1_SS3_MGPIO16A_OUT(SPI1_SS3_MGPIO16A_OUT),
	.SPI1_SS4_MGPIO17A_OUT(SPI1_SS4_MGPIO17A_OUT),
	.SPI1_SS5_MGPIO18A_OUT(SPI1_SS5_MGPIO18A_OUT),
	.SPI1_SS6_MGPIO23A_OUT(SPI1_SS6_MGPIO23A_OUT),
	.SPI1_SS7_MGPIO24A_OUT(SPI1_SS7_MGPIO24A_OUT),
	.USBC_XCLK_OUT(USBC_XCLK_OUT),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OE(CAN_RXBUS_USBA_DATA1_MGPIO3A_OE),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OE(CAN_TXBUS_USBA_DATA0_MGPIO2A_OE),
	.DM_OE(DM_OE[2:0]),
	.DRAM_DQ_OE(DRAM_DQ_OE[17:0]),
	.DRAM_DQS_OE(DRAM_DQS_OE[2:0]),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OE(I2C0_SCL_USBC_DATA1_MGPIO31B_OE),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OE(I2C0_SDA_USBC_DATA0_MGPIO30B_OE),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OE(I2C1_SCL_USBA_DATA4_MGPIO1A_OE),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OE(I2C1_SDA_USBA_DATA3_MGPIO0A_OE),
	.MGPIO25A_OE(MGPIO25A_OE),
	.MGPIO26A_OE(MGPIO26A_OE),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OE(MMUART0_CTS_USBC_DATA7_MGPIO19B_OE),
	.MMUART0_DCD_MGPIO22B_OE(MMUART0_DCD_MGPIO22B_OE),
	.MMUART0_DSR_MGPIO20B_OE(MMUART0_DSR_MGPIO20B_OE),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OE(MMUART0_DTR_USBC_DATA6_MGPIO18B_OE),
	.MMUART0_RI_MGPIO21B_OE(MMUART0_RI_MGPIO21B_OE),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OE(MMUART0_RTS_USBC_DATA5_MGPIO17B_OE),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OE(MMUART0_RXD_USBC_STP_MGPIO28B_OE),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OE(MMUART0_SCK_USBC_NXT_MGPIO29B_OE),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OE(MMUART0_TXD_USBC_DIR_MGPIO27B_OE),
	.MMUART1_CTS_MGPIO13B_OE(MMUART1_CTS_MGPIO13B_OE),
	.MMUART1_DCD_MGPIO16B_OE(MMUART1_DCD_MGPIO16B_OE),
	.MMUART1_DSR_MGPIO14B_OE(MMUART1_DSR_MGPIO14B_OE),
	.MMUART1_DTR_MGPIO12B_OE(MMUART1_DTR_MGPIO12B_OE),
	.MMUART1_RI_MGPIO15B_OE(MMUART1_RI_MGPIO15B_OE),
	.MMUART1_RTS_MGPIO11B_OE(MMUART1_RTS_MGPIO11B_OE),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OE(MMUART1_RXD_USBC_DATA3_MGPIO26B_OE),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OE(MMUART1_SCK_USBC_DATA4_MGPIO25B_OE),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OE(MMUART1_TXD_USBC_DATA2_MGPIO24B_OE),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE),
	.RGMII_MDC_RMII_MDC_OE(RGMII_MDC_RMII_MDC_OE),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE),
	.RGMII_RX_CLK_OE(RGMII_RX_CLK_OE),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE),
	.RGMII_RXD3_USBB_DATA4_OE(RGMII_RXD3_USBB_DATA4_OE),
	.RGMII_TX_CLK_OE(RGMII_TX_CLK_OE),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OE(RGMII_TXD0_RMII_TXD0_USBB_DIR_OE),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OE(RGMII_TXD1_RMII_TXD1_USBB_STP_OE),
	.RGMII_TXD2_USBB_DATA5_OE(RGMII_TXD2_USBB_DATA5_OE),
	.RGMII_TXD3_USBB_DATA6_OE(RGMII_TXD3_USBB_DATA6_OE),
	.SPI0_SCK_USBA_XCLK_OE(SPI0_SCK_USBA_XCLK_OE),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OE(SPI0_SDI_USBA_DIR_MGPIO5A_OE),
	.SPI0_SDO_USBA_STP_MGPIO6A_OE(SPI0_SDO_USBA_STP_MGPIO6A_OE),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OE(SPI0_SS0_USBA_NXT_MGPIO7A_OE),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OE(SPI0_SS1_USBA_DATA5_MGPIO8A_OE),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OE(SPI0_SS2_USBA_DATA6_MGPIO9A_OE),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OE(SPI0_SS3_USBA_DATA7_MGPIO10A_OE),
	.SPI0_SS4_MGPIO19A_OE(SPI0_SS4_MGPIO19A_OE),
	.SPI0_SS5_MGPIO20A_OE(SPI0_SS5_MGPIO20A_OE),
	.SPI0_SS6_MGPIO21A_OE(SPI0_SS6_MGPIO21A_OE),
	.SPI0_SS7_MGPIO22A_OE(SPI0_SS7_MGPIO22A_OE),
	.SPI1_SCK_OE(SPI1_SCK_OE),
	.SPI1_SDI_MGPIO11A_OE(SPI1_SDI_MGPIO11A_OE),
	.SPI1_SDO_MGPIO12A_OE(SPI1_SDO_MGPIO12A_OE),
	.SPI1_SS0_MGPIO13A_OE(SPI1_SS0_MGPIO13A_OE),
	.SPI1_SS1_MGPIO14A_OE(SPI1_SS1_MGPIO14A_OE),
	.SPI1_SS2_MGPIO15A_OE(SPI1_SS2_MGPIO15A_OE),
	.SPI1_SS3_MGPIO16A_OE(SPI1_SS3_MGPIO16A_OE),
	.SPI1_SS4_MGPIO17A_OE(SPI1_SS4_MGPIO17A_OE),
	.SPI1_SS5_MGPIO18A_OE(SPI1_SS5_MGPIO18A_OE),
	.SPI1_SS6_MGPIO23A_OE(SPI1_SS6_MGPIO23A_OE),
	.SPI1_SS7_MGPIO24A_OE(SPI1_SS7_MGPIO24A_OE),
	.USBC_XCLK_OE(USBC_XCLK_OE)
);
defparam MSS_ADLIB_INST.INIT=1438'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E00000000F000000000000000000000000000000007FFFFFFFB000001007C33C000000006090C0208003FFFFE400F000000000100000000F0F01C000001825FE4010842108421000001FE34001FF80000004000000000200B1007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.ACT_UBITS=56'hFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.MEMORYFILE="ENVM_init.mem";
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_FREQ=0.0;
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_MODE="";
defparam MSS_ADLIB_INST.DDR_CLK_FREQ=102.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalSandbox_MSS_MSS */

module EvalSandbox_MSS (
  iPSELS_0_a2_0,
  DMMainPorts_1_RamBusDataOut,
  popfeedthru_unused_46,
  popfeedthru_unused_45,
  popfeedthru_unused_44,
  popfeedthru_unused_43,
  popfeedthru_unused_42,
  popfeedthru_unused_41,
  popfeedthru_unused_40,
  popfeedthru_unused_39,
  popfeedthru_unused_38,
  popfeedthru_unused_37,
  popfeedthru_unused_36,
  popfeedthru_unused_35,
  popfeedthru_unused_31,
  popfeedthru_unused_30,
  popfeedthru_unused_29,
  popfeedthru_unused_28,
  popfeedthru_unused_27,
  popfeedthru_unused_26,
  popfeedthru_unused_25,
  popfeedthru_unused_24,
  popfeedthru_unused_23,
  popfeedthru_unused_22,
  popfeedthru_unused_21,
  popfeedthru_unused_20,
  popfeedthru_unused_19,
  popfeedthru_unused_18,
  popfeedthru_unused_17,
  popfeedthru_unused_16,
  popfeedthru_unused_15,
  popfeedthru_unused_14,
  popfeedthru_unused_13,
  popfeedthru_unused_12,
  popfeedthru_unused_11,
  popfeedthru_unused_10,
  popfeedthru_unused_9,
  popfeedthru_unused_8,
  popfeedthru_unused_7,
  popfeedthru_unused_6,
  popfeedthru_unused_5,
  popfeedthru_unused_4,
  popfeedthru_unused_3,
  popfeedthru_unused_2,
  popfeedthru_unused_1,
  popfeedthru_unused_0,
  popfeedthru_unused,
  popfeedthru_unused_34,
  popfeedthru_unused_33,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1,
  RegisterSpaceWriteAck,
  RegisterSpaceReadAck,
  FCCC_C0_0_GL0
)
;
output iPSELS_0_a2_0 ;
input [31:0] DMMainPorts_1_RamBusDataOut ;
output popfeedthru_unused_46 ;
output popfeedthru_unused_45 ;
output popfeedthru_unused_44 ;
output popfeedthru_unused_43 ;
output popfeedthru_unused_42 ;
output popfeedthru_unused_41 ;
output popfeedthru_unused_40 ;
output popfeedthru_unused_39 ;
output popfeedthru_unused_38 ;
output popfeedthru_unused_37 ;
output popfeedthru_unused_36 ;
output popfeedthru_unused_35 ;
output popfeedthru_unused_31 ;
output popfeedthru_unused_30 ;
output popfeedthru_unused_29 ;
output popfeedthru_unused_28 ;
output popfeedthru_unused_27 ;
output popfeedthru_unused_26 ;
output popfeedthru_unused_25 ;
output popfeedthru_unused_24 ;
output popfeedthru_unused_23 ;
output popfeedthru_unused_22 ;
output popfeedthru_unused_21 ;
output popfeedthru_unused_20 ;
output popfeedthru_unused_19 ;
output popfeedthru_unused_18 ;
output popfeedthru_unused_17 ;
output popfeedthru_unused_16 ;
output popfeedthru_unused_15 ;
output popfeedthru_unused_14 ;
output popfeedthru_unused_13 ;
output popfeedthru_unused_12 ;
output popfeedthru_unused_11 ;
output popfeedthru_unused_10 ;
output popfeedthru_unused_9 ;
output popfeedthru_unused_8 ;
output popfeedthru_unused_7 ;
output popfeedthru_unused_6 ;
output popfeedthru_unused_5 ;
output popfeedthru_unused_4 ;
output popfeedthru_unused_3 ;
output popfeedthru_unused_2 ;
output popfeedthru_unused_1 ;
output popfeedthru_unused_0 ;
output popfeedthru_unused ;
output popfeedthru_unused_34 ;
output popfeedthru_unused_33 ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
input RegisterSpaceWriteAck ;
input RegisterSpaceReadAck ;
input FCCC_C0_0_GL0 ;
wire iPSELS_0_a2_0 ;
wire popfeedthru_unused_46 ;
wire popfeedthru_unused_45 ;
wire popfeedthru_unused_44 ;
wire popfeedthru_unused_43 ;
wire popfeedthru_unused_42 ;
wire popfeedthru_unused_41 ;
wire popfeedthru_unused_40 ;
wire popfeedthru_unused_39 ;
wire popfeedthru_unused_38 ;
wire popfeedthru_unused_37 ;
wire popfeedthru_unused_36 ;
wire popfeedthru_unused_35 ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_17 ;
wire popfeedthru_unused_16 ;
wire popfeedthru_unused_15 ;
wire popfeedthru_unused_14 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_12 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused ;
wire popfeedthru_unused_34 ;
wire popfeedthru_unused_33 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
wire RegisterSpaceWriteAck ;
wire RegisterSpaceReadAck ;
wire FCCC_C0_0_GL0 ;
wire [31:0] EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA;
wire [15:14] AMBA_SLAVE_0_PADDRS_net_0;
wire LOCK ;
wire GL0_INST ;
wire N_70_i ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire GND ;
wire VCC ;
// @15:217
  EvalSandbox_MSS_CCC_0_FCCC CCC_0 (
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.LOCK(LOCK),
	.GL0_INST_1z(GL0_INST)
);
// @15:264
  CoreAPB3_Z1_layer0 CoreAPB3_0 (
	.DMMainPorts_1_RamBusDataOut(DMMainPorts_1_RamBusDataOut[31:0]),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
	.iPSELS_0_a2_0(iPSELS_0_a2_0),
	.AMBA_SLAVE_0_PADDRS_net_0(AMBA_SLAVE_0_PADDRS_net_0[15:14]),
	.RegisterSpaceReadAck(RegisterSpaceReadAck),
	.RegisterSpaceWriteAck(RegisterSpaceWriteAck),
	.N_70_i(N_70_i),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.popfeedthru_unused_34(popfeedthru_unused_34)
);
// @15:448
  EvalSandbox_MSS_MSS EvalSandbox_MSS_MSS_0 (
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
	.AMBA_SLAVE_0_PADDRS_net_0(AMBA_SLAVE_0_PADDRS_net_0[15:14]),
	.GL0_INST(GL0_INST),
	.LOCK(LOCK),
	.N_70_i(N_70_i),
	.popfeedthru_unused(popfeedthru_unused),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.popfeedthru_unused_10(popfeedthru_unused_10),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.popfeedthru_unused_12(popfeedthru_unused_12),
	.popfeedthru_unused_13(popfeedthru_unused_13),
	.popfeedthru_unused_14(popfeedthru_unused_14),
	.popfeedthru_unused_15(popfeedthru_unused_15),
	.popfeedthru_unused_16(popfeedthru_unused_16),
	.popfeedthru_unused_17(popfeedthru_unused_17),
	.popfeedthru_unused_18(popfeedthru_unused_18),
	.popfeedthru_unused_19(popfeedthru_unused_19),
	.popfeedthru_unused_20(popfeedthru_unused_20),
	.popfeedthru_unused_21(popfeedthru_unused_21),
	.popfeedthru_unused_22(popfeedthru_unused_22),
	.popfeedthru_unused_23(popfeedthru_unused_23),
	.popfeedthru_unused_24(popfeedthru_unused_24),
	.popfeedthru_unused_25(popfeedthru_unused_25),
	.popfeedthru_unused_26(popfeedthru_unused_26),
	.popfeedthru_unused_27(popfeedthru_unused_27),
	.popfeedthru_unused_28(popfeedthru_unused_28),
	.popfeedthru_unused_29(popfeedthru_unused_29),
	.popfeedthru_unused_30(popfeedthru_unused_30),
	.popfeedthru_unused_31(popfeedthru_unused_31),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.popfeedthru_unused_34(popfeedthru_unused_34),
	.popfeedthru_unused_35(popfeedthru_unused_35),
	.popfeedthru_unused_36(popfeedthru_unused_36),
	.popfeedthru_unused_37(popfeedthru_unused_37),
	.popfeedthru_unused_38(popfeedthru_unused_38),
	.popfeedthru_unused_39(popfeedthru_unused_39),
	.popfeedthru_unused_40(popfeedthru_unused_40),
	.popfeedthru_unused_41(popfeedthru_unused_41),
	.popfeedthru_unused_42(popfeedthru_unused_42),
	.popfeedthru_unused_43(popfeedthru_unused_43),
	.popfeedthru_unused_44(popfeedthru_unused_44),
	.popfeedthru_unused_45(popfeedthru_unused_45),
	.popfeedthru_unused_46(popfeedthru_unused_46)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalSandbox_MSS */

module FCCC_C0_FCCC_C0_0_FCCC (
  FCCC_C0_0_GL0,
  CLK0_PAD
)
;
output FCCC_C0_0_GL0 ;
input CLK0_PAD ;
wire FCCC_C0_0_GL0 ;
wire CLK0_PAD ;
wire [7:0] PRDATA_0;
wire CLK0_PAD_net ;
wire GL0_net ;
wire Y0_0 ;
wire Y1_0 ;
wire Y2_0 ;
wire Y3_0 ;
wire LOCK ;
wire BUSY_0 ;
wire VCC ;
wire GND ;
wire GL1_net ;
wire GL2_0 ;
wire GL3_0 ;
// @16:42
  INBUF CLK0_PAD_INST (
	.Y(CLK0_PAD_net),
	.PAD(CLK0_PAD)
);
// @16:21
  CLKINT GL0_INST (
	.Y(FCCC_C0_0_GL0),
	.A(GL0_net)
);
// @16:23
  CCC CCC_INST (
	.Y0(Y0_0),
	.Y1(Y1_0),
	.Y2(Y2_0),
	.Y3(Y3_0),
	.PRDATA(PRDATA_0[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY_0),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(CLK0_PAD_net),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1_net),
	.GL2(GL2_0),
	.GL3(GL3_0),
	.RCOSC_25_50MHZ(GND),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=212'h0000007FB8000044D74000318C6307C1F18C61C00404040400301;
defparam CCC_INST.VCOFREQUENCY=816.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0_FCCC_C0_0_FCCC */

module FCCC_C0 (
  CLK0_PAD,
  FCCC_C0_0_GL0
)
;
input CLK0_PAD ;
output FCCC_C0_0_GL0 ;
wire CLK0_PAD ;
wire FCCC_C0_0_GL0 ;
wire GND ;
wire VCC ;
// @17:193
  FCCC_C0_FCCC_C0_0_FCCC FCCC_C0_0 (
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.CLK0_PAD(CLK0_PAD)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0 */

module IO_C2_IO_C2_0_IO (
  TxUsb_0
)
;
output TxUsb_0 ;
wire TxUsb_0 ;
wire GND ;
wire VCC ;
// @18:15
(* IOSTD="LVCMOS33" *)  TRIBUFF U0_0 (
	.PAD(TxUsb_0),
	.D(GND),
	.E(GND)
);
defparam U0_0.IOSTD="LVCMOS33";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IO_C2_IO_C2_0_IO */

module IO_C2 (
  TxUsb_0
)
;
output TxUsb_0 ;
wire TxUsb_0 ;
wire GND ;
wire VCC ;
// @19:68
  IO_C2_IO_C2_0_IO IO_C2_0 (
	.TxUsb_0(TxUsb_0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IO_C2 */

module OneShotPorts_work_dmmainports_dmmain_0layer1 (
  shot_i_arst_i,
  MasterReset_i,
  shot_i_1z,
  FCCC_C0_0_GL0
)
;
output shot_i_arst_i ;
output MasterReset_i ;
output shot_i_1z ;
input FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire MasterReset_i ;
wire shot_i_1z ;
wire FCCC_C0_0_GL0 ;
wire [9:0] ClkDiv_Z;
wire [8:0] ClkDiv_s;
wire [9:9] ClkDiv_s_Z;
wire [8:1] ClkDiv_cry_Z;
wire [8:1] ClkDiv_cry_Y;
wire [9:9] ClkDiv_s_FCO;
wire [9:9] ClkDiv_s_Y;
wire shot_i_rep_Z ;
wire VCC ;
wire ClkDive ;
wire GND ;
wire shot_i_arst ;
wire ClkDiv_s_361_FCO ;
wire ClkDiv_s_361_S ;
wire ClkDiv_s_361_Y ;
wire un2_clkdivlto9_2_Z ;
wire un2_clkdivlto9_3_Z ;
wire un2_clkdivlto9_5_Z ;
// @39:58
  SLE shot_i_rep (
	.Q(shot_i_rep_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDive),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT shot_i_rep_RNI2SUF (
	.Y(shot_i_arst),
	.A(shot_i_rep_Z)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_s[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 shot_i_RNISOGB (
	.A(shot_i_1z),
	.Y(MasterReset_i)
);
defparam shot_i_RNISOGB.INIT=2'h1;
  CFG1 shot_i_rep_RNI2SUF_0 (
	.A(shot_i_arst),
	.Y(shot_i_arst_i)
);
defparam shot_i_rep_RNI2SUF_0.INIT=2'h1;
// @39:58
  SLE \ClkDiv[9]  (
	.Q(ClkDiv_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[9]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:58
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[8]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:58
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[7]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:58
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:58
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:58
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:58
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:58
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:58
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:58
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:58
  SLE shot_i (
	.Q(shot_i_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDive),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:58
  ARI1 ClkDiv_s_361 (
	.FCO(ClkDiv_s_361_FCO),
	.S(ClkDiv_s_361_S),
	.Y(ClkDiv_s_361_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_361.INIT=20'h4AA00;
// @39:58
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y[1]),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_361_FCO)
);
defparam \ClkDiv_cry[1] .INIT=20'h4AA00;
// @39:58
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y[2]),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h4AA00;
// @39:58
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y[3]),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h4AA00;
// @39:58
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y[4]),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h4AA00;
// @39:58
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y[5]),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h4AA00;
// @39:58
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y[6]),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h4AA00;
// @39:58
  ARI1 \ClkDiv_cry[7]  (
	.FCO(ClkDiv_cry_Z[7]),
	.S(ClkDiv_s[7]),
	.Y(ClkDiv_cry_Y[7]),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_cry[7] .INIT=20'h4AA00;
// @39:58
  ARI1 \ClkDiv_s[9]  (
	.FCO(ClkDiv_s_FCO[9]),
	.S(ClkDiv_s_Z[9]),
	.Y(ClkDiv_s_Y[9]),
	.B(ClkDiv_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[8])
);
defparam \ClkDiv_s[9] .INIT=20'h4AA00;
// @39:58
  ARI1 \ClkDiv_cry[8]  (
	.FCO(ClkDiv_cry_Z[8]),
	.S(ClkDiv_s[8]),
	.Y(ClkDiv_cry_Y[8]),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[7])
);
defparam \ClkDiv_cry[8] .INIT=20'h4AA00;
// @39:68
  CFG2 un2_clkdivlto9_2 (
	.A(ClkDiv_Z[7]),
	.B(ClkDiv_Z[8]),
	.Y(un2_clkdivlto9_2_Z)
);
defparam un2_clkdivlto9_2.INIT=4'h7;
// @39:68
  CFG3 un2_clkdivlto9_3 (
	.A(ClkDiv_Z[9]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_Z[3]),
	.Y(un2_clkdivlto9_3_Z)
);
defparam un2_clkdivlto9_3.INIT=8'h7F;
// @39:68
  CFG4 un2_clkdivlto9_5 (
	.A(ClkDiv_Z[0]),
	.B(un2_clkdivlto9_3_Z),
	.C(ClkDiv_Z[2]),
	.D(ClkDiv_Z[1]),
	.Y(un2_clkdivlto9_5_Z)
);
defparam un2_clkdivlto9_5.INIT=16'hCDCF;
// @39:68
  CFG4 un2_clkdivlto9 (
	.A(ClkDiv_Z[5]),
	.B(ClkDiv_Z[6]),
	.C(un2_clkdivlto9_5_Z),
	.D(un2_clkdivlto9_2_Z),
	.Y(ClkDive)
);
defparam un2_clkdivlto9.INIT=16'hFFF7;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OneShotPorts_work_dmmainports_dmmain_0layer1 */

module IBufP2Ports (
  iPSELS_0_a2_0,
  RamBusCE_i,
  FCCC_C0_0_GL0
)
;
input iPSELS_0_a2_0 ;
output RamBusCE_i ;
input FCCC_C0_0_GL0 ;
wire iPSELS_0_a2_0 ;
wire RamBusCE_i ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(iPSELS_0_a2_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(RamBusCE_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports */

module IBufP2Ports_0 (
  RamBusWrnRd_i,
  popfeedthru_unused,
  FCCC_C0_0_GL0
)
;
output RamBusWrnRd_i ;
input popfeedthru_unused ;
input FCCC_C0_0_GL0 ;
wire RamBusWrnRd_i ;
wire popfeedthru_unused ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(RamBusWrnRd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0 */

module IBufP1Ports_22 (
  RamDataIn_0,
  popfeedthru_unused_7,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_7 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_7 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_22 */

module IBufP1Ports_37 (
  RamDataIn_0,
  popfeedthru_unused_1,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_1 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_1 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_37 */

module IBufP1Ports_38 (
  RamDataIn_0,
  popfeedthru_unused_2,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_2 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_2 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_38 */

module IBufP1Ports_39 (
  RamDataIn_0,
  popfeedthru_unused_3,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_3 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_3 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_39 */

module IBufP1Ports_40 (
  RamDataIn_0,
  popfeedthru_unused_0,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_0 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_40 */

module IBufP1Ports_41 (
  RamDataIn_0,
  popfeedthru_unused_5,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_5 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_5 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_41 */

module IBufP1Ports_43 (
  RamDataIn_0,
  popfeedthru_unused_6,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_6 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_6 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_43 */

module IBufP1Ports_44 (
  RamDataIn_0,
  popfeedthru_unused_4,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_4 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_4 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_44 */

module IBufP2Ports_1 (
  RamBusCE1_i,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1,
  FCCC_C0_0_GL0
)
;
output RamBusCE1_i ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
input FCCC_C0_0_GL0 ;
wire RamBusCE1_i ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(RamBusCE1_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_1 */

module IBufP1Ports_45 (
  O_RNIQ57P8_S_0,
  O_RNI5NSAA_S_0,
  O_RNI7EIE7_S_0,
  O_RNIBFUA6_S_0,
  O_RNIULF95_S_0,
  O_RNIV06A4_S_0,
  O_RNIDF1D3_S_0,
  O_RNI702I2_S_0,
  O_RNICI7P1_S_0,
  O_RNI8EGK_S_0,
  O_RNIJM1E_Y_0,
  RamAddress,
  Address,
  un19_dacsetpointwriteaddress_cry_0_cy,
  popfeedthru_unused_36,
  popfeedthru_unused_35,
  popfeedthru_unused_34,
  popfeedthru_unused_33,
  popfeedthru_unused_46,
  popfeedthru_unused_45,
  popfeedthru_unused_44,
  popfeedthru_unused_43,
  popfeedthru_unused_42,
  popfeedthru_unused_41,
  popfeedthru_unused_40,
  popfeedthru_unused_39,
  popfeedthru_unused_38,
  popfeedthru_unused_37,
  FCCC_C0_0_GL0
)
;
output O_RNIQ57P8_S_0 ;
output O_RNI5NSAA_S_0 ;
output O_RNI7EIE7_S_0 ;
output O_RNIBFUA6_S_0 ;
output O_RNIULF95_S_0 ;
output O_RNIV06A4_S_0 ;
output O_RNIDF1D3_S_0 ;
output O_RNI702I2_S_0 ;
output O_RNICI7P1_S_0 ;
output O_RNI8EGK_S_0 ;
output O_RNIJM1E_Y_0 ;
output [13:0] RamAddress ;
output [5:4] Address ;
output un19_dacsetpointwriteaddress_cry_0_cy ;
input popfeedthru_unused_36 ;
input popfeedthru_unused_35 ;
input popfeedthru_unused_34 ;
input popfeedthru_unused_33 ;
input popfeedthru_unused_46 ;
input popfeedthru_unused_45 ;
input popfeedthru_unused_44 ;
input popfeedthru_unused_43 ;
input popfeedthru_unused_42 ;
input popfeedthru_unused_41 ;
input popfeedthru_unused_40 ;
input popfeedthru_unused_39 ;
input popfeedthru_unused_38 ;
input popfeedthru_unused_37 ;
input FCCC_C0_0_GL0 ;
wire O_RNIQ57P8_S_0 ;
wire O_RNI5NSAA_S_0 ;
wire O_RNI7EIE7_S_0 ;
wire O_RNIBFUA6_S_0 ;
wire O_RNIULF95_S_0 ;
wire O_RNIV06A4_S_0 ;
wire O_RNIDF1D3_S_0 ;
wire O_RNI702I2_S_0 ;
wire O_RNICI7P1_S_0 ;
wire O_RNI8EGK_S_0 ;
wire O_RNIJM1E_Y_0 ;
wire un19_dacsetpointwriteaddress_cry_0_cy ;
wire popfeedthru_unused_36 ;
wire popfeedthru_unused_35 ;
wire popfeedthru_unused_34 ;
wire popfeedthru_unused_33 ;
wire popfeedthru_unused_46 ;
wire popfeedthru_unused_45 ;
wire popfeedthru_unused_44 ;
wire popfeedthru_unused_43 ;
wire popfeedthru_unused_42 ;
wire popfeedthru_unused_41 ;
wire popfeedthru_unused_40 ;
wire popfeedthru_unused_39 ;
wire popfeedthru_unused_38 ;
wire popfeedthru_unused_37 ;
wire FCCC_C0_0_GL0 ;
wire [12:12] O_RNIJM1E_S;
wire [12:12] O_RNIR4I21_S;
wire [12:12] O_RNIR4I21_Y;
wire [3:3] O_RNICI7P1_Y;
wire [3:3] O_RNIHDLM_S;
wire [4:4] O_RNI702I2_Y;
wire [4:4] O_RNIRDQO_S;
wire [5:5] O_RNIDF1D3_Y;
wire [5:5] O_RNI6FVQ_S;
wire [6:6] O_RNIV06A4_Y;
wire [6:6] O_RNIIH4T_S;
wire [7:7] O_RNIULF95_Y;
wire [7:7] O_RNIVK9V_S;
wire [8:8] O_RNIBFUA6_Y;
wire [8:8] O_RNIDPE11_S;
wire [9:9] O_RNI7EIE7_Y;
wire [9:9] O_RNISUJ31_S;
wire [11:11] O_RNI5NSAA_FCO;
wire [11:11] O_RNI5NSAA_Y;
wire [11:11] O_RNIBHLH1_S;
wire [10:10] O_RNIQ57P8_Y;
wire [10:10] O_RNIJNKA1_S;
wire [12:12] O_RNIJM1E_0_S;
wire [12:12] O_RNIJM1E_0_Y;
wire [0:0] O_RNIPI6G_S;
wire [0:0] O_RNIPI6G_Y;
wire [1:1] O_RNI0GBI_S;
wire [1:1] O_RNI0GBI_Y;
wire [2:2] O_RNI8EGK_Y;
wire [3:3] O_RNIHDLM_Y;
wire [4:4] O_RNIRDQO_Y;
wire [5:5] O_RNI6FVQ_Y;
wire [6:6] O_RNIIH4T_Y;
wire [7:7] O_RNIVK9V_Y;
wire [8:8] O_RNIDPE11_Y;
wire [9:9] O_RNISUJ31_Y;
wire [11:11] O_RNIBHLH1_FCO;
wire [11:11] O_RNIBHLH1_Y;
wire [10:10] O_RNIJNKA1_Y;
wire VCC ;
wire GND ;
wire un23_dacsetpointwriteaddress_cry_0_cy ;
wire un23_dacsetpointwriteaddress_cry_0 ;
wire un23_dacsetpointwriteaddress_cry_1 ;
wire un23_dacsetpointwriteaddress_cry_2 ;
wire un23_dacsetpointwriteaddress_cry_3 ;
wire un23_dacsetpointwriteaddress_cry_4 ;
wire un23_dacsetpointwriteaddress_cry_5 ;
wire un23_dacsetpointwriteaddress_cry_6 ;
wire un23_dacsetpointwriteaddress_cry_7 ;
wire un23_dacsetpointwriteaddress_cry_8 ;
wire un19_dacsetpointwriteaddress_cry_0 ;
wire un19_dacsetpointwriteaddress_cry_1 ;
wire un19_dacsetpointwriteaddress_cry_2 ;
wire un19_dacsetpointwriteaddress_cry_3 ;
wire un19_dacsetpointwriteaddress_cry_4 ;
wire un19_dacsetpointwriteaddress_cry_5 ;
wire un19_dacsetpointwriteaddress_cry_6 ;
wire un19_dacsetpointwriteaddress_cry_7 ;
wire un19_dacsetpointwriteaddress_cry_8 ;
wire un19_dacsetpointwriteaddress_cry_9 ;
wire un19_dacsetpointwriteaddress_cry_10 ;
// @31:44
  SLE \O[9]  (
	.Q(RamAddress[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_37),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[8]  (
	.Q(RamAddress[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_38),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[7]  (
	.Q(RamAddress[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_39),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[6]  (
	.Q(RamAddress[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_40),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[5]  (
	.Q(Address[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_41),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[4]  (
	.Q(Address[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_42),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[3]  (
	.Q(RamAddress[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_43),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[2]  (
	.Q(RamAddress[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_44),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[1]  (
	.Q(RamAddress[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_45),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[0]  (
	.Q(RamAddress[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_46),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[13]  (
	.Q(RamAddress[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_33),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[12]  (
	.Q(RamAddress[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_34),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[11]  (
	.Q(RamAddress[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_35),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[10]  (
	.Q(RamAddress[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_36),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:744
  ARI1 \O_RNIJM1E[12]  (
	.FCO(un23_dacsetpointwriteaddress_cry_0_cy),
	.S(O_RNIJM1E_S[12]),
	.Y(O_RNIJM1E_Y_0),
	.B(RamAddress[12]),
	.C(RamAddress[13]),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \O_RNIJM1E[12] .INIT=20'h41100;
// @48:744
  ARI1 \O_RNIR4I21[12]  (
	.FCO(un23_dacsetpointwriteaddress_cry_0),
	.S(O_RNIR4I21_S[12]),
	.Y(O_RNIR4I21_Y[12]),
	.B(O_RNI8EGK_S_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_0_cy)
);
defparam \O_RNIR4I21[12] .INIT=20'h45500;
// @48:744
  ARI1 \O_RNICI7P1[3]  (
	.FCO(un23_dacsetpointwriteaddress_cry_1),
	.S(O_RNICI7P1_S_0),
	.Y(O_RNICI7P1_Y[3]),
	.B(O_RNIHDLM_S[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_0)
);
defparam \O_RNICI7P1[3] .INIT=20'h45500;
// @48:744
  ARI1 \O_RNI702I2[4]  (
	.FCO(un23_dacsetpointwriteaddress_cry_2),
	.S(O_RNI702I2_S_0),
	.Y(O_RNI702I2_Y[4]),
	.B(O_RNIRDQO_S[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_1)
);
defparam \O_RNI702I2[4] .INIT=20'h45500;
// @48:744
  ARI1 \O_RNIDF1D3[5]  (
	.FCO(un23_dacsetpointwriteaddress_cry_3),
	.S(O_RNIDF1D3_S_0),
	.Y(O_RNIDF1D3_Y[5]),
	.B(O_RNI6FVQ_S[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_2)
);
defparam \O_RNIDF1D3[5] .INIT=20'h45500;
// @48:744
  ARI1 \O_RNIV06A4[6]  (
	.FCO(un23_dacsetpointwriteaddress_cry_4),
	.S(O_RNIV06A4_S_0),
	.Y(O_RNIV06A4_Y[6]),
	.B(O_RNIIH4T_S[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_3)
);
defparam \O_RNIV06A4[6] .INIT=20'h45500;
// @48:744
  ARI1 \O_RNIULF95[7]  (
	.FCO(un23_dacsetpointwriteaddress_cry_5),
	.S(O_RNIULF95_S_0),
	.Y(O_RNIULF95_Y[7]),
	.B(O_RNIVK9V_S[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_4)
);
defparam \O_RNIULF95[7] .INIT=20'h45500;
// @48:744
  ARI1 \O_RNIBFUA6[8]  (
	.FCO(un23_dacsetpointwriteaddress_cry_6),
	.S(O_RNIBFUA6_S_0),
	.Y(O_RNIBFUA6_Y[8]),
	.B(O_RNIDPE11_S[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_5)
);
defparam \O_RNIBFUA6[8] .INIT=20'h45500;
// @48:744
  ARI1 \O_RNI7EIE7[9]  (
	.FCO(un23_dacsetpointwriteaddress_cry_7),
	.S(O_RNI7EIE7_S_0),
	.Y(O_RNI7EIE7_Y[9]),
	.B(O_RNISUJ31_S[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_6)
);
defparam \O_RNI7EIE7[9] .INIT=20'h45500;
// @48:744
  ARI1 \O_RNI5NSAA[11]  (
	.FCO(O_RNI5NSAA_FCO[11]),
	.S(O_RNI5NSAA_S_0),
	.Y(O_RNI5NSAA_Y[11]),
	.B(O_RNIBHLH1_S[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_8)
);
defparam \O_RNI5NSAA[11] .INIT=20'h45500;
// @48:744
  ARI1 \O_RNIQ57P8[10]  (
	.FCO(un23_dacsetpointwriteaddress_cry_8),
	.S(O_RNIQ57P8_S_0),
	.Y(O_RNIQ57P8_Y[10]),
	.B(O_RNIJNKA1_S[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_7)
);
defparam \O_RNIQ57P8[10] .INIT=20'h45500;
// @48:744
  ARI1 \O_RNIJM1E_0[12]  (
	.FCO(un19_dacsetpointwriteaddress_cry_0_cy),
	.S(O_RNIJM1E_0_S[12]),
	.Y(O_RNIJM1E_0_Y[12]),
	.B(RamAddress[12]),
	.C(RamAddress[13]),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \O_RNIJM1E_0[12] .INIT=20'h41100;
// @48:744
  ARI1 \O_RNIPI6G[0]  (
	.FCO(un19_dacsetpointwriteaddress_cry_0),
	.S(O_RNIPI6G_S[0]),
	.Y(O_RNIPI6G_Y[0]),
	.B(RamAddress[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_0_cy)
);
defparam \O_RNIPI6G[0] .INIT=20'h45500;
// @48:744
  ARI1 \O_RNI0GBI[1]  (
	.FCO(un19_dacsetpointwriteaddress_cry_1),
	.S(O_RNI0GBI_S[1]),
	.Y(O_RNI0GBI_Y[1]),
	.B(RamAddress[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_0)
);
defparam \O_RNI0GBI[1] .INIT=20'h45500;
// @48:744
  ARI1 \O_RNI8EGK[2]  (
	.FCO(un19_dacsetpointwriteaddress_cry_2),
	.S(O_RNI8EGK_S_0),
	.Y(O_RNI8EGK_Y[2]),
	.B(RamAddress[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_1)
);
defparam \O_RNI8EGK[2] .INIT=20'h45500;
// @48:744
  ARI1 \O_RNIHDLM[3]  (
	.FCO(un19_dacsetpointwriteaddress_cry_3),
	.S(O_RNIHDLM_S[3]),
	.Y(O_RNIHDLM_Y[3]),
	.B(RamAddress[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_2)
);
defparam \O_RNIHDLM[3] .INIT=20'h45500;
// @48:744
  ARI1 \O_RNIRDQO[4]  (
	.FCO(un19_dacsetpointwriteaddress_cry_4),
	.S(O_RNIRDQO_S[4]),
	.Y(O_RNIRDQO_Y[4]),
	.B(Address[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_3)
);
defparam \O_RNIRDQO[4] .INIT=20'h45500;
// @48:744
  ARI1 \O_RNI6FVQ[5]  (
	.FCO(un19_dacsetpointwriteaddress_cry_5),
	.S(O_RNI6FVQ_S[5]),
	.Y(O_RNI6FVQ_Y[5]),
	.B(Address[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_4)
);
defparam \O_RNI6FVQ[5] .INIT=20'h45500;
// @48:744
  ARI1 \O_RNIIH4T[6]  (
	.FCO(un19_dacsetpointwriteaddress_cry_6),
	.S(O_RNIIH4T_S[6]),
	.Y(O_RNIIH4T_Y[6]),
	.B(RamAddress[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_5)
);
defparam \O_RNIIH4T[6] .INIT=20'h45500;
// @48:744
  ARI1 \O_RNIVK9V[7]  (
	.FCO(un19_dacsetpointwriteaddress_cry_7),
	.S(O_RNIVK9V_S[7]),
	.Y(O_RNIVK9V_Y[7]),
	.B(RamAddress[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_6)
);
defparam \O_RNIVK9V[7] .INIT=20'h45500;
// @48:744
  ARI1 \O_RNIDPE11[8]  (
	.FCO(un19_dacsetpointwriteaddress_cry_8),
	.S(O_RNIDPE11_S[8]),
	.Y(O_RNIDPE11_Y[8]),
	.B(RamAddress[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_7)
);
defparam \O_RNIDPE11[8] .INIT=20'h45500;
// @48:744
  ARI1 \O_RNISUJ31[9]  (
	.FCO(un19_dacsetpointwriteaddress_cry_9),
	.S(O_RNISUJ31_S[9]),
	.Y(O_RNISUJ31_Y[9]),
	.B(RamAddress[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_8)
);
defparam \O_RNISUJ31[9] .INIT=20'h45500;
// @48:744
  ARI1 \O_RNIBHLH1[11]  (
	.FCO(O_RNIBHLH1_FCO[11]),
	.S(O_RNIBHLH1_S[11]),
	.Y(O_RNIBHLH1_Y[11]),
	.B(RamAddress[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_10)
);
defparam \O_RNIBHLH1[11] .INIT=20'h45500;
// @48:744
  ARI1 \O_RNIJNKA1[10]  (
	.FCO(un19_dacsetpointwriteaddress_cry_10),
	.S(O_RNIJNKA1_S[10]),
	.Y(O_RNIJNKA1_Y[10]),
	.B(RamAddress[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_9)
);
defparam \O_RNIJNKA1[10] .INIT=20'h45500;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_45 */

module IBufP1Ports_60 (
  RamDataIn,
  popfeedthru_unused_19,
  popfeedthru_unused_18,
  popfeedthru_unused_17,
  popfeedthru_unused_16,
  popfeedthru_unused_15,
  popfeedthru_unused_14,
  popfeedthru_unused_13,
  popfeedthru_unused_12,
  popfeedthru_unused_11,
  popfeedthru_unused_10,
  popfeedthru_unused_9,
  popfeedthru_unused_8,
  popfeedthru_unused_31,
  popfeedthru_unused_30,
  popfeedthru_unused_29,
  popfeedthru_unused_28,
  popfeedthru_unused_27,
  popfeedthru_unused_26,
  popfeedthru_unused_25,
  popfeedthru_unused_24,
  popfeedthru_unused_23,
  popfeedthru_unused_22,
  popfeedthru_unused_21,
  popfeedthru_unused_20,
  FCCC_C0_0_GL0
)
;
output [23:0] RamDataIn ;
input popfeedthru_unused_19 ;
input popfeedthru_unused_18 ;
input popfeedthru_unused_17 ;
input popfeedthru_unused_16 ;
input popfeedthru_unused_15 ;
input popfeedthru_unused_14 ;
input popfeedthru_unused_13 ;
input popfeedthru_unused_12 ;
input popfeedthru_unused_11 ;
input popfeedthru_unused_10 ;
input popfeedthru_unused_9 ;
input popfeedthru_unused_8 ;
input popfeedthru_unused_31 ;
input popfeedthru_unused_30 ;
input popfeedthru_unused_29 ;
input popfeedthru_unused_28 ;
input popfeedthru_unused_27 ;
input popfeedthru_unused_26 ;
input popfeedthru_unused_25 ;
input popfeedthru_unused_24 ;
input popfeedthru_unused_23 ;
input popfeedthru_unused_22 ;
input popfeedthru_unused_21 ;
input popfeedthru_unused_20 ;
input FCCC_C0_0_GL0 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_17 ;
wire popfeedthru_unused_16 ;
wire popfeedthru_unused_15 ;
wire popfeedthru_unused_14 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_12 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_20 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE \O[11]  (
	.Q(RamDataIn[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_20),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[10]  (
	.Q(RamDataIn[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_21),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[9]  (
	.Q(RamDataIn[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_22),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[8]  (
	.Q(RamDataIn[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_23),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[7]  (
	.Q(RamDataIn[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_24),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[6]  (
	.Q(RamDataIn[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_25),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[5]  (
	.Q(RamDataIn[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_26),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[4]  (
	.Q(RamDataIn[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_27),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[3]  (
	.Q(RamDataIn[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_28),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[2]  (
	.Q(RamDataIn[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_29),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[1]  (
	.Q(RamDataIn[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_30),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[0]  (
	.Q(RamDataIn[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_31),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[23]  (
	.Q(RamDataIn[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[22]  (
	.Q(RamDataIn[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[21]  (
	.Q(RamDataIn[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[20]  (
	.Q(RamDataIn[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[19]  (
	.Q(RamDataIn[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[18]  (
	.Q(RamDataIn[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[17]  (
	.Q(RamDataIn[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[16]  (
	.Q(RamDataIn[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_15),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[15]  (
	.Q(RamDataIn[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_16),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[14]  (
	.Q(RamDataIn[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_17),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[13]  (
	.Q(RamDataIn[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_18),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[12]  (
	.Q(RamDataIn[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_19),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_60 */

module DmDacRamFlatPorts (
  O_RNIJM1E_Y_0,
  DacSetpointFromRead,
  RamDataIn,
  O_RNI5NSAA_S_0,
  O_RNIQ57P8_S_0,
  O_RNI7EIE7_S_0,
  O_RNIBFUA6_S_0,
  O_RNIULF95_S_0,
  O_RNIV06A4_S_0,
  O_RNIDF1D3_S_0,
  O_RNI702I2_S_0,
  O_RNICI7P1_S_0,
  DacSetpointReadAddressChannel_RNIDJ5F4_S_0,
  DacSetpointReadAddressChannel_RNIL7D74_S_0,
  DacSetpointReadAddressChannel_RNITRKV3_S_0,
  DacSetpointReadAddressChannel_RNI5GSN3_S_0,
  DacSetpointReadAddressChannel_RNID44G3_S_0,
  DacSetpointReadAddressChannel_RNI31ET2_S_0,
  DacSetpointReadAddressChannel_RNIQUNA2_S_0,
  DacSetpointReadAddressChannel_RNIIT1O1_S_0,
  DacSetpointReadAddressChannel_RNIBTB51_S_0,
  DacSetpointReadAddressChannel_RNI5ULI_Y_0,
  RamBusWrnRd_i,
  RamBusCE1_i,
  shot_i,
  un23_dacsetpointwriteaddress_s_0,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
input O_RNIJM1E_Y_0 ;
output [23:0] DacSetpointFromRead ;
input [23:0] RamDataIn ;
input O_RNI5NSAA_S_0 ;
input O_RNIQ57P8_S_0 ;
input O_RNI7EIE7_S_0 ;
input O_RNIBFUA6_S_0 ;
input O_RNIULF95_S_0 ;
input O_RNIV06A4_S_0 ;
input O_RNIDF1D3_S_0 ;
input O_RNI702I2_S_0 ;
input O_RNICI7P1_S_0 ;
input DacSetpointReadAddressChannel_RNIDJ5F4_S_0 ;
input DacSetpointReadAddressChannel_RNIL7D74_S_0 ;
input DacSetpointReadAddressChannel_RNITRKV3_S_0 ;
input DacSetpointReadAddressChannel_RNI5GSN3_S_0 ;
input DacSetpointReadAddressChannel_RNID44G3_S_0 ;
input DacSetpointReadAddressChannel_RNI31ET2_S_0 ;
input DacSetpointReadAddressChannel_RNIQUNA2_S_0 ;
input DacSetpointReadAddressChannel_RNIIT1O1_S_0 ;
input DacSetpointReadAddressChannel_RNIBTB51_S_0 ;
input DacSetpointReadAddressChannel_RNI5ULI_Y_0 ;
input RamBusWrnRd_i ;
input RamBusCE1_i ;
input shot_i ;
input un23_dacsetpointwriteaddress_s_0 ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire O_RNIJM1E_Y_0 ;
wire O_RNI5NSAA_S_0 ;
wire O_RNIQ57P8_S_0 ;
wire O_RNI7EIE7_S_0 ;
wire O_RNIBFUA6_S_0 ;
wire O_RNIULF95_S_0 ;
wire O_RNIV06A4_S_0 ;
wire O_RNIDF1D3_S_0 ;
wire O_RNI702I2_S_0 ;
wire O_RNICI7P1_S_0 ;
wire DacSetpointReadAddressChannel_RNIDJ5F4_S_0 ;
wire DacSetpointReadAddressChannel_RNIL7D74_S_0 ;
wire DacSetpointReadAddressChannel_RNITRKV3_S_0 ;
wire DacSetpointReadAddressChannel_RNI5GSN3_S_0 ;
wire DacSetpointReadAddressChannel_RNID44G3_S_0 ;
wire DacSetpointReadAddressChannel_RNI31ET2_S_0 ;
wire DacSetpointReadAddressChannel_RNIQUNA2_S_0 ;
wire DacSetpointReadAddressChannel_RNIIT1O1_S_0 ;
wire DacSetpointReadAddressChannel_RNIBTB51_S_0 ;
wire DacSetpointReadAddressChannel_RNI5ULI_Y_0 ;
wire RamBusWrnRd_i ;
wire RamBusCE1_i ;
wire shot_i ;
wire un23_dacsetpointwriteaddress_s_0 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire [17:0] dacsetpoints_dacsetpoints_0_0_A_DOUT;
wire [17:0] dacsetpoints_dacsetpoints_0_0_B_DOUT;
wire [17:0] dacsetpoints_dacsetpoints_0_1_A_DOUT;
wire [17:0] dacsetpoints_dacsetpoints_0_1_B_DOUT;
wire DacSetpointOut_rst_Z ;
wire VCC ;
wire GND ;
wire un1_writereq_Z ;
wire NC0 ;
wire NC1 ;
// @41:57
  SLE DacSetpointOut_rst (
	.Q(DacSetpointOut_rst_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:49
  RAM1K18 dacsetpoints_dacsetpoints_0_0 (
	.A_DOUT(dacsetpoints_dacsetpoints_0_0_A_DOUT[17:0]),
	.B_DOUT(dacsetpoints_dacsetpoints_0_0_B_DOUT[17:0]),
	.BUSY(NC0),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({DacSetpointReadAddressChannel_RNIDJ5F4_S_0, DacSetpointReadAddressChannel_RNIL7D74_S_0, DacSetpointReadAddressChannel_RNITRKV3_S_0, DacSetpointReadAddressChannel_RNI5GSN3_S_0, DacSetpointReadAddressChannel_RNID44G3_S_0, DacSetpointReadAddressChannel_RNI31ET2_S_0, DacSetpointReadAddressChannel_RNIQUNA2_S_0, DacSetpointReadAddressChannel_RNIIT1O1_S_0, DacSetpointReadAddressChannel_RNIBTB51_S_0, DacSetpointReadAddressChannel_RNI5ULI_Y_0, GND, GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN(RamDataIn[17:0]),
	.B_ADDR({O_RNI5NSAA_S_0, O_RNIQ57P8_S_0, O_RNI7EIE7_S_0, O_RNIBFUA6_S_0, O_RNIULF95_S_0, O_RNIV06A4_S_0, O_RNIDF1D3_S_0, O_RNI702I2_S_0, O_RNICI7P1_S_0, un23_dacsetpointwriteaddress_s_0, GND, GND, GND, GND}),
	.B_WEN({un1_writereq_Z, un1_writereq_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam dacsetpoints_dacsetpoints_0_0.RAMINDEX="dacsetpoints[23:0]%960-960%24-24%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @41:49
  RAM1K18 dacsetpoints_dacsetpoints_0_1 (
	.A_DOUT(dacsetpoints_dacsetpoints_0_1_A_DOUT[17:0]),
	.B_DOUT(dacsetpoints_dacsetpoints_0_1_B_DOUT[17:0]),
	.BUSY(NC1),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({DacSetpointReadAddressChannel_RNIDJ5F4_S_0, DacSetpointReadAddressChannel_RNIL7D74_S_0, DacSetpointReadAddressChannel_RNITRKV3_S_0, DacSetpointReadAddressChannel_RNI5GSN3_S_0, DacSetpointReadAddressChannel_RNID44G3_S_0, DacSetpointReadAddressChannel_RNI31ET2_S_0, DacSetpointReadAddressChannel_RNIQUNA2_S_0, DacSetpointReadAddressChannel_RNIIT1O1_S_0, DacSetpointReadAddressChannel_RNIBTB51_S_0, DacSetpointReadAddressChannel_RNI5ULI_Y_0, GND, GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RamDataIn[23:18]}),
	.B_ADDR({O_RNI5NSAA_S_0, O_RNIQ57P8_S_0, O_RNI7EIE7_S_0, O_RNIBFUA6_S_0, O_RNIULF95_S_0, O_RNIV06A4_S_0, O_RNIDF1D3_S_0, O_RNI702I2_S_0, O_RNICI7P1_S_0, un23_dacsetpointwriteaddress_s_0, GND, GND, GND, GND}),
	.B_WEN({un1_writereq_Z, un1_writereq_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam dacsetpoints_dacsetpoints_0_1.RAMINDEX="dacsetpoints[23:0]%960-960%24-24%SPEED%0%1%DUAL-PORT%ECC_EN-0";
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE_4 (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[5]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[23])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE_4.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE_3 (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[4]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[22])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE_3.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE_2 (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[3]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[21])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE_2.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE_1 (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[2]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[20])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE_1.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE_0 (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[1]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[19])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE_0.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[0]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[18])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_16 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[17]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[17])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_16.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_15 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[16]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[16])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_15.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_14 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[15]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[15])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_14.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_13 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[14]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[14])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_13.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_12 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[13]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[13])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_12.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_11 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[12]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[12])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_11.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_10 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[11]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[11])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_10.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_9 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[10]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[10])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_9.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_8 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[9]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[9])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_8.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_7 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[8]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[8])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_7.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_6 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[7]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[7])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_6.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_5 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[6]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[6])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_5.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_4 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[5]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[5])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_4.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_3 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[4]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[4])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_3.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_2 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[3]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[3])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_2.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_1 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[2]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[2])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_1.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_0 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[1]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[1])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_0.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[0]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[0])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE.INIT=4'h8;
// @41:57
  CFG4 un1_writereq (
	.A(shot_i),
	.B(O_RNIJM1E_Y_0),
	.C(RamBusCE1_i),
	.D(RamBusWrnRd_i),
	.Y(un1_writereq_Z)
);
defparam un1_writereq.INIT=16'h1000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DmDacRamFlatPorts */

module RegisterSpacePorts_14 (
  Uart3RxFifoData,
  Uart1RxFifoData,
  Uart0RxFifoCount,
  Uart1RxFifoCount,
  Uart3RxFifoCount,
  Uart2RxFifoCount,
  Uart2RxFifoData,
  Uart0RxFifoData,
  RamAddress,
  Address,
  Uart0TxFifoData,
  Uart2TxFifoData,
  Uart1TxFifoData,
  RamDataIn,
  Uart3ClkDivider,
  Uart2ClkDivider,
  DMMainPorts_1_RamBusDataOut,
  Uart1ClkDivider,
  Uart0ClkDivider,
  Uart1RxFifoEmpty,
  Uart1TxFifoFull,
  Uart1TxFifoEmpty,
  Uart0RxFifoFull,
  Uart0RxFifoEmpty,
  Uart0TxFifoFull,
  Uart3TxFifoFull,
  Uart0TxFifoEmpty,
  Uart3TxFifoEmpty,
  Uart2RxFifoFull,
  Uart1RxFifoFull,
  Uart2TxFifoFull,
  Uart2TxFifoEmpty,
  Uart3RxFifoFull,
  Uart3RxFifoEmpty,
  Uart2RxFifoEmpty,
  Uart0ClkDivider_i_1_sqmuxa_12_1z,
  shot_i,
  domachine_i,
  ReadUart3_1z,
  ReadUart2_1z,
  ReadUart1_1z,
  ReadUart0_1z,
  RegisterSpaceWriteAck,
  RegisterSpaceReadAck,
  Oe2_c,
  Oe1_c,
  Oe0_c,
  WriteUart3_1z,
  WriteUart2_1z,
  WriteUart1_1z,
  WriteUart0_1z,
  MasterReset_i,
  ReadReq,
  WriteReq,
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  Uart3FifoReset_i_arst_i,
  Uart2FifoReset_i_arst_i,
  Uart1FifoReset_i_arst_i,
  Uart0FifoReset_i_arst_i,
  Uart0FifoReset_i_data_i,
  Uart1FifoReset_i_data_i,
  Uart2FifoReset_i_data_i,
  Uart3FifoReset_i_data_i
)
;
input [7:0] Uart3RxFifoData ;
input [7:0] Uart1RxFifoData ;
input [9:0] Uart0RxFifoCount ;
input [9:0] Uart1RxFifoCount ;
input [9:0] Uart3RxFifoCount ;
input [9:0] Uart2RxFifoCount ;
input [7:0] Uart2RxFifoData ;
input [7:0] Uart0RxFifoData ;
input [13:0] RamAddress ;
input [5:4] Address ;
output [7:0] Uart0TxFifoData ;
output [7:0] Uart2TxFifoData ;
output [7:0] Uart1TxFifoData ;
input [31:0] RamDataIn ;
output [7:0] Uart3ClkDivider ;
output [7:0] Uart2ClkDivider ;
output [31:0] DMMainPorts_1_RamBusDataOut ;
output [7:0] Uart1ClkDivider ;
output [7:0] Uart0ClkDivider ;
input Uart1RxFifoEmpty ;
input Uart1TxFifoFull ;
input Uart1TxFifoEmpty ;
input Uart0RxFifoFull ;
input Uart0RxFifoEmpty ;
input Uart0TxFifoFull ;
input Uart3TxFifoFull ;
input Uart0TxFifoEmpty ;
input Uart3TxFifoEmpty ;
input Uart2RxFifoFull ;
input Uart1RxFifoFull ;
input Uart2TxFifoFull ;
input Uart2TxFifoEmpty ;
input Uart3RxFifoFull ;
input Uart3RxFifoEmpty ;
input Uart2RxFifoEmpty ;
output Uart0ClkDivider_i_1_sqmuxa_12_1z ;
input shot_i ;
output domachine_i ;
output ReadUart3_1z ;
output ReadUart2_1z ;
output ReadUart1_1z ;
output ReadUart0_1z ;
output RegisterSpaceWriteAck ;
output RegisterSpaceReadAck ;
output Oe2_c ;
output Oe1_c ;
output Oe0_c ;
output WriteUart3_1z ;
output WriteUart2_1z ;
output WriteUart1_1z ;
output WriteUart0_1z ;
input MasterReset_i ;
input ReadReq ;
input WriteReq ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output Uart3FifoReset_i_arst_i ;
output Uart2FifoReset_i_arst_i ;
output Uart1FifoReset_i_arst_i ;
output Uart0FifoReset_i_arst_i ;
output Uart0FifoReset_i_data_i ;
output Uart1FifoReset_i_data_i ;
output Uart2FifoReset_i_data_i ;
output Uart3FifoReset_i_data_i ;
wire Uart1RxFifoEmpty ;
wire Uart1TxFifoFull ;
wire Uart1TxFifoEmpty ;
wire Uart0RxFifoFull ;
wire Uart0RxFifoEmpty ;
wire Uart0TxFifoFull ;
wire Uart3TxFifoFull ;
wire Uart0TxFifoEmpty ;
wire Uart3TxFifoEmpty ;
wire Uart2RxFifoFull ;
wire Uart1RxFifoFull ;
wire Uart2TxFifoFull ;
wire Uart2TxFifoEmpty ;
wire Uart3RxFifoFull ;
wire Uart3RxFifoEmpty ;
wire Uart2RxFifoEmpty ;
wire Uart0ClkDivider_i_1_sqmuxa_12_1z ;
wire shot_i ;
wire domachine_i ;
wire ReadUart3_1z ;
wire ReadUart2_1z ;
wire ReadUart1_1z ;
wire ReadUart0_1z ;
wire RegisterSpaceWriteAck ;
wire RegisterSpaceReadAck ;
wire Oe2_c ;
wire Oe1_c ;
wire Oe0_c ;
wire WriteUart3_1z ;
wire WriteUart2_1z ;
wire WriteUart1_1z ;
wire WriteUart0_1z ;
wire MasterReset_i ;
wire ReadReq ;
wire WriteReq ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire Uart3FifoReset_i_arst_i ;
wire Uart2FifoReset_i_arst_i ;
wire Uart1FifoReset_i_arst_i ;
wire Uart0FifoReset_i_arst_i ;
wire Uart0FifoReset_i_data_i ;
wire Uart1FifoReset_i_data_i ;
wire Uart2FifoReset_i_data_i ;
wire Uart3FifoReset_i_data_i ;
wire [31:0] un1_serialnumber_1_iv_Z;
wire [29:4] un1_serialnumber;
wire [3:1] un1_serialnumber_1_iv_i_Z;
wire [30:9] un1_serialnumber_0_iv_Z;
wire [11:11] un1_serialnumber_1_iv_4_0_Z;
wire [11:11] un1_serialnumber_1_iv_4_1_Z;
wire [26:0] un1_serialnumber_1_iv_0_Z;
wire [20:16] un1_serialnumber_1;
wire [9:1] Uart2RxFifoCount_m;
wire [28:0] un1_serialnumber_1_iv_1_Z;
wire [7:0] Uart0RxFifoData_m;
wire [1:0] un1_serialnumber_1_iv_6_Z;
wire [14:14] DataOut_m;
wire [27:2] un1_serialnumber_1_iv_2_Z;
wire [24:4] un1_serialnumber_0_iv_1_Z;
wire [24:4] un1_serialnumber_0_iv_2_Z;
wire [8:8] un1_serialnumber_0_iv_4_1_Z;
wire [14:8] un1_serialnumber_0_iv_4_Z;
wire [18:18] un1_serialnumber_1_iv_1_a9_1_0_Z;
wire [18:18] un1_serialnumber_1_iv_1_a9_6_1_Z;
wire [7:1] Uart3RxFifoCount_m;
wire [18:18] un1_serialnumber_1_iv_1_2_Z;
wire [18:18] un1_serialnumber_1_iv_1_1_Z;
wire [18:18] un1_serialnumber_1_iv_1_0_Z;
wire [7:7] un1_serialnumber_2;
wire [7:0] Uart2RxFifoData_m;
wire [3:1] Uart0RxFifoData_i_m;
wire [1:1] Uart1RxFifoData_i_m;
wire [3:1] Uart2RxFifoData_i_m;
wire [6:6] Uart0ClkDivider_i_m;
wire [6:1] Uart0RxFifoCount_m;
wire [9:1] Uart1RxFifoCount_m;
wire [7:7] Uart3ClkDivider_i_m;
wire [7:7] Uart1ClkDivider_i_m;
wire [7:1] un1_serialnumber_1_iv_5_Z;
wire [1:1] un1_serialnumber_1_iv_2_0_Z;
wire [27:2] un1_serialnumber_1_iv_3_Z;
wire [23:0] un1_serialnumber_1_iv_4_Z;
wire [29:17] un1_serialnumber_0_iv_0_Z;
wire [20:4] un1_serialnumber_0_iv_3_Z;
wire [18:18] un1_serialnumber_1_iv_1_4_Z;
wire [18:18] un1_serialnumber_1_iv_1_3_Z;
wire [25:16] un1_serialnumber_3;
wire [1:1] un1_serialnumber_1_iv_9_Z;
wire [3:1] un1_serialnumber_1_iv_8_Z;
wire [3:0] un1_serialnumber_1_iv_7_Z;
wire [1:1] un1_serialnumber_1_iv_10_Z;
wire Uart3FifoReset_i_arst ;
wire Uart3FifoReset_i_Z ;
wire Uart0FifoReset_i_arst ;
wire Uart0FifoReset_i_Z ;
wire Uart1FifoReset_i_arst ;
wire Uart1FifoReset_i_Z ;
wire Uart2FifoReset_i_arst ;
wire Uart2FifoReset_i_Z ;
wire LastWriteReq_Z ;
wire VCC ;
wire GND ;
wire LastReadReq_Z ;
wire Uart1FifoReset_Z ;
wire Uart1FifoReset_5 ;
wire Uart2FifoReset_Z ;
wire Uart2FifoReset_5 ;
wire Uart3FifoReset_Z ;
wire Uart3FifoReset_5 ;
wire WriteUart0_5 ;
wire WriteUart1_5 ;
wire WriteUart2_5 ;
wire WriteUart3_5 ;
wire HVDis2_i_Z ;
wire HVDis2_i_1_sqmuxa_Z ;
wire PowernEnHV_i_Z ;
wire Uart3OE_i_Z ;
wire Ux1SelJmp_i_Z ;
wire nHVEn1_i_Z ;
wire ReadAck_4 ;
wire WriteAck_4 ;
wire ReadUart0_5 ;
wire ReadUart1_5 ;
wire ReadUart2_5 ;
wire ReadUart3_5 ;
wire Uart0FifoReset_Z ;
wire Uart0FifoReset_5 ;
wire Uart0ClkDivider_i_1_sqmuxa_Z ;
wire StartMachine_i_0_sqmuxa_Z ;
wire un1_rst_1_i ;
wire un1_serialnumber_1_iv_i ;
wire Uart2TxFifoData_1_sqmuxa_Z ;
wire Uart0TxFifoData_1_sqmuxa_Z ;
wire Uart1TxFifoData_1_sqmuxa_Z ;
wire un1_address_15_Z ;
wire un1_address_inv_Z ;
wire un1_address_6_Z ;
wire Uart3RxFifoEmpty_m ;
wire un1_address_2_1_Z ;
wire Uart3OE_i_m ;
wire un1_address_13_Z ;
wire un1_address_12_Z ;
wire un1_address_9_Z ;
wire un1_address_14_Z ;
wire un1_address_20_1_Z ;
wire un1_address_19_Z ;
wire un1_address_20_0_Z ;
wire HVDis2_i_0_sqmuxa_0_Z ;
wire un1_address_6_0_Z ;
wire LastReadReq_1_sqmuxa_Z ;
wire un1_rst_1_5_Z ;
wire un1_address_1_Z ;
wire un1_rst_1_4_Z ;
wire un14_readreq_1_Z ;
wire un1_address_16_2_Z ;
wire N_691 ;
wire LastWriteReq_1_sqmuxa_Z ;
wire HVDis2_i_1_sqmuxa_1_Z ;
wire Uart0ClkDivider_i_1_sqmuxa_2_Z ;
wire un1_address_17 ;
wire StartMachine_i_0_sqmuxa_2_Z ;
wire Uart2FifoReset_1_sqmuxa_1_Z ;
wire un26_readreq_2_0 ;
wire Uart3FifoReset_1_sqmuxa_1_Z ;
wire un26_readreq_1_0_Z ;
wire Uart0FifoReset_1_sqmuxa_1_Z ;
wire Uart0FifoReset_1_sqmuxa_0 ;
wire un8_readreq_0_Z ;
wire un20_readreq_0_Z ;
wire un14_readreq_0_Z ;
wire Uart1FifoReset_1_sqmuxa_0 ;
wire un8_readreq_9 ;
wire un1_address_7_Z ;
wire un1_address_18_Z ;
wire un1_address_11_Z ;
wire HVDis2_i_1_sqmuxa_10_Z ;
wire un14_readreq_9 ;
wire un8_readreq_10 ;
wire ReadUart2_1_sqmuxa_Z ;
wire ReadUart1_1_sqmuxa_Z ;
wire ReadUart0_1_sqmuxa_Z ;
wire ReadUart3_1_sqmuxa_Z ;
wire WriteUart3_1_sqmuxa_Z ;
wire WriteUart2_1_sqmuxa_Z ;
wire WriteUart1_1_sqmuxa_Z ;
wire WriteUart0_1_sqmuxa_Z ;
wire Uart3FifoReset_1_sqmuxa_Z ;
wire Uart2FifoReset_1_sqmuxa_Z ;
wire Uart1FifoReset_1_sqmuxa_Z ;
wire Uart0FifoReset_1_sqmuxa_Z ;
wire N_694 ;
wire N_707 ;
wire HVDis2_i_1_sqmuxa_2_Z ;
wire Uart0ClkDivider_i_1_sqmuxa_3_Z ;
wire un1_rst_1_5_0_Z ;
wire un1_rst_1_4_0_Z ;
wire StartMachine_i_0_sqmuxa_4_Z ;
wire un1_address_16_Z ;
wire HVDis2_i_1_sqmuxa_2_0_Z ;
wire Uart0FifoReset_1_sqmuxa_i_2_0 ;
wire un8_readreq_2_0_Z ;
wire Uart2RxFifoEmpty_m ;
wire Uart3RxFifoFull_i_m ;
wire Uart2TxFifoEmpty_i_m ;
wire Uart2TxFifoFull_i_m ;
wire un14_readreq_Z ;
wire un26_readreq_Z ;
wire un20_readreq_Z ;
wire un8_readreq_Z ;
wire N_708 ;
wire N_418 ;
wire N_417 ;
wire N_201 ;
wire N_200 ;
wire N_199 ;
wire N_198 ;
wire N_197 ;
wire N_196 ;
wire N_195 ;
wire N_194 ;
wire N_193 ;
wire N_192 ;
wire N_191 ;
wire N_190 ;
wire N_189 ;
wire N_188 ;
wire N_187 ;
wire N_186 ;
wire N_185 ;
wire N_184 ;
wire N_183 ;
wire N_182 ;
wire N_181 ;
wire N_180 ;
wire N_179 ;
wire N_178 ;
  CLKINT Uart3FifoReset_i_RNI9MI (
	.Y(Uart3FifoReset_i_arst),
	.A(Uart3FifoReset_i_Z)
);
  CLKINT Uart0FifoReset_i_RNI6LCC (
	.Y(Uart0FifoReset_i_arst),
	.A(Uart0FifoReset_i_Z)
);
  CLKINT Uart1FifoReset_i_RNI7043 (
	.Y(Uart1FifoReset_i_arst),
	.A(Uart1FifoReset_i_Z)
);
  CLKINT Uart2FifoReset_i_RNI8BR9 (
	.Y(Uart2FifoReset_i_arst),
	.A(Uart2FifoReset_i_Z)
);
  CFG1 Uart3FifoReset_i_RNI9MI_0 (
	.A(Uart3FifoReset_i_Z),
	.Y(Uart3FifoReset_i_data_i)
);
defparam Uart3FifoReset_i_RNI9MI_0.INIT=2'h1;
  CFG1 Uart2FifoReset_i_RNI8BR9_0 (
	.A(Uart2FifoReset_i_Z),
	.Y(Uart2FifoReset_i_data_i)
);
defparam Uart2FifoReset_i_RNI8BR9_0.INIT=2'h1;
  CFG1 Uart1FifoReset_i_RNI7043_0 (
	.A(Uart1FifoReset_i_Z),
	.Y(Uart1FifoReset_i_data_i)
);
defparam Uart1FifoReset_i_RNI7043_0.INIT=2'h1;
  CFG1 Uart0FifoReset_i_RNI6LCC_0 (
	.A(Uart0FifoReset_i_Z),
	.Y(Uart0FifoReset_i_data_i)
);
defparam Uart0FifoReset_i_RNI6LCC_0.INIT=2'h1;
  CFG1 Uart0FifoReset_i_RNI6LCC_1 (
	.A(Uart0FifoReset_i_arst),
	.Y(Uart0FifoReset_i_arst_i)
);
defparam Uart0FifoReset_i_RNI6LCC_1.INIT=2'h1;
  CFG1 Uart1FifoReset_i_RNI7043_1 (
	.A(Uart1FifoReset_i_arst),
	.Y(Uart1FifoReset_i_arst_i)
);
defparam Uart1FifoReset_i_RNI7043_1.INIT=2'h1;
  CFG1 Uart2FifoReset_i_RNI8BR9_1 (
	.A(Uart2FifoReset_i_arst),
	.Y(Uart2FifoReset_i_arst_i)
);
defparam Uart2FifoReset_i_RNI8BR9_1.INIT=2'h1;
  CFG1 Uart3FifoReset_i_RNI9MI_1 (
	.A(Uart3FifoReset_i_arst),
	.Y(Uart3FifoReset_i_arst_i)
);
defparam Uart3FifoReset_i_RNI9MI_1.INIT=2'h1;
// @46:293
  SLE LastWriteReq (
	.Q(LastWriteReq_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteReq),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE LastReadReq (
	.Q(LastReadReq_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadReq),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE Uart1FifoReset (
	.Q(Uart1FifoReset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1FifoReset_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE Uart2FifoReset (
	.Q(Uart2FifoReset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2FifoReset_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE Uart3FifoReset (
	.Q(Uart3FifoReset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3FifoReset_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE WriteUart0 (
	.Q(WriteUart0_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart0_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE WriteUart1 (
	.Q(WriteUart1_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart1_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE WriteUart2 (
	.Q(WriteUart2_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart2_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE WriteUart3 (
	.Q(WriteUart3_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart3_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE HVDis2_i (
	.Q(HVDis2_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[26]),
	.EN(HVDis2_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE PowernEnHV_i (
	.Q(PowernEnHV_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[24]),
	.EN(HVDis2_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE Uart0OE_i (
	.Q(Oe0_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[16]),
	.EN(HVDis2_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE Uart1OE_i (
	.Q(Oe1_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[17]),
	.EN(HVDis2_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE Uart2OE_i (
	.Q(Oe2_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[18]),
	.EN(HVDis2_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE Uart3OE_i (
	.Q(Uart3OE_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[19]),
	.EN(HVDis2_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE Ux1SelJmp_i (
	.Q(Ux1SelJmp_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[20]),
	.EN(HVDis2_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE nHVEn1_i (
	.Q(nHVEn1_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[25]),
	.EN(HVDis2_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE ReadAck (
	.Q(RegisterSpaceReadAck),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadAck_4),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE WriteAck (
	.Q(RegisterSpaceWriteAck),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteAck_4),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE ReadUart0 (
	.Q(ReadUart0_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart0_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE ReadUart1 (
	.Q(ReadUart1_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart1_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE ReadUart2 (
	.Q(ReadUart2_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart2_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE ReadUart3 (
	.Q(ReadUart3_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart3_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE Uart0FifoReset (
	.Q(Uart0FifoReset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0FifoReset_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart1ClkDivider_i[4]  (
	.Q(Uart1ClkDivider[4]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[12]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart1ClkDivider_i[3]  (
	.Q(Uart1ClkDivider[3]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[11]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart1ClkDivider_i[2]  (
	.Q(Uart1ClkDivider[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[10]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart1ClkDivider_i[1]  (
	.Q(Uart1ClkDivider[1]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[9]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart1ClkDivider_i[0]  (
	.Q(Uart1ClkDivider[0]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[8]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart0ClkDivider_i[7]  (
	.Q(Uart0ClkDivider[7]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[7]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart0ClkDivider_i[6]  (
	.Q(Uart0ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[6]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart0ClkDivider_i[5]  (
	.Q(Uart0ClkDivider[5]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[5]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart0ClkDivider_i[4]  (
	.Q(Uart0ClkDivider[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart0ClkDivider_i[3]  (
	.Q(Uart0ClkDivider[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart0ClkDivider_i[2]  (
	.Q(Uart0ClkDivider[2]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart0ClkDivider_i[1]  (
	.Q(Uart0ClkDivider[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart0ClkDivider_i[0]  (
	.Q(Uart0ClkDivider[0]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE StartMachine_i (
	.Q(domachine_i),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(StartMachine_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart1ClkDivider_i[7]  (
	.Q(Uart1ClkDivider[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[15]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart1ClkDivider_i[6]  (
	.Q(Uart1ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[14]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart1ClkDivider_i[5]  (
	.Q(Uart1ClkDivider[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[13]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \DataOut[7]  (
	.Q(DMMainPorts_1_RamBusDataOut[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[7]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \DataOut[6]  (
	.Q(DMMainPorts_1_RamBusDataOut[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[6]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \DataOut[5]  (
	.Q(DMMainPorts_1_RamBusDataOut[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[5]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \DataOut[4]  (
	.Q(DMMainPorts_1_RamBusDataOut[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[4]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \DataOut[3]  (
	.Q(DMMainPorts_1_RamBusDataOut[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i_Z[3]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \DataOut[2]  (
	.Q(DMMainPorts_1_RamBusDataOut[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i_Z[2]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \DataOut[1]  (
	.Q(DMMainPorts_1_RamBusDataOut[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i_Z[1]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \DataOut[0]  (
	.Q(DMMainPorts_1_RamBusDataOut[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[0]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \DataOut[22]  (
	.Q(DMMainPorts_1_RamBusDataOut[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[22]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \DataOut[21]  (
	.Q(DMMainPorts_1_RamBusDataOut[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[21]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \DataOut[20]  (
	.Q(DMMainPorts_1_RamBusDataOut[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[20]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \DataOut[19]  (
	.Q(DMMainPorts_1_RamBusDataOut[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[19]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \DataOut[18]  (
	.Q(DMMainPorts_1_RamBusDataOut[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \DataOut[17]  (
	.Q(DMMainPorts_1_RamBusDataOut[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[17]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \DataOut[16]  (
	.Q(DMMainPorts_1_RamBusDataOut[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[16]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \DataOut[15]  (
	.Q(DMMainPorts_1_RamBusDataOut[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[15]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \DataOut[14]  (
	.Q(DMMainPorts_1_RamBusDataOut[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[14]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \DataOut[13]  (
	.Q(DMMainPorts_1_RamBusDataOut[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[13]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \DataOut[12]  (
	.Q(DMMainPorts_1_RamBusDataOut[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[12]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \DataOut[11]  (
	.Q(DMMainPorts_1_RamBusDataOut[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[11]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \DataOut[10]  (
	.Q(DMMainPorts_1_RamBusDataOut[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[10]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \DataOut[9]  (
	.Q(DMMainPorts_1_RamBusDataOut[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[9]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \DataOut[8]  (
	.Q(DMMainPorts_1_RamBusDataOut[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[8]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \DataOut[31]  (
	.Q(DMMainPorts_1_RamBusDataOut[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[31]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \DataOut[30]  (
	.Q(DMMainPorts_1_RamBusDataOut[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[30]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \DataOut[29]  (
	.Q(DMMainPorts_1_RamBusDataOut[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[29]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \DataOut[28]  (
	.Q(DMMainPorts_1_RamBusDataOut[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[28]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \DataOut[27]  (
	.Q(DMMainPorts_1_RamBusDataOut[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[27]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \DataOut[26]  (
	.Q(DMMainPorts_1_RamBusDataOut[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[26]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \DataOut[25]  (
	.Q(DMMainPorts_1_RamBusDataOut[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[25]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \DataOut[24]  (
	.Q(DMMainPorts_1_RamBusDataOut[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[24]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \DataOut[23]  (
	.Q(DMMainPorts_1_RamBusDataOut[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[23]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart3ClkDivider_i[4]  (
	.Q(Uart3ClkDivider[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[28]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart3ClkDivider_i[3]  (
	.Q(Uart3ClkDivider[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[27]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart3ClkDivider_i[2]  (
	.Q(Uart3ClkDivider[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[26]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart3ClkDivider_i[1]  (
	.Q(Uart3ClkDivider[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[25]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart3ClkDivider_i[0]  (
	.Q(Uart3ClkDivider[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[24]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart2TxFifoData_Z[3]  (
	.Q(Uart2TxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart2TxFifoData_Z[2]  (
	.Q(Uart2TxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart2TxFifoData_Z[1]  (
	.Q(Uart2TxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart2TxFifoData_Z[0]  (
	.Q(Uart2TxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart2ClkDivider_i[7]  (
	.Q(Uart2ClkDivider[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[23]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart2ClkDivider_i[6]  (
	.Q(Uart2ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[22]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart2ClkDivider_i[5]  (
	.Q(Uart2ClkDivider[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[21]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart2ClkDivider_i[4]  (
	.Q(Uart2ClkDivider[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[20]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart2ClkDivider_i[3]  (
	.Q(Uart2ClkDivider[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[19]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart2ClkDivider_i[2]  (
	.Q(Uart2ClkDivider[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[18]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart2ClkDivider_i[1]  (
	.Q(Uart2ClkDivider[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[17]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart2ClkDivider_i[0]  (
	.Q(Uart2ClkDivider[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[16]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart3ClkDivider_i[7]  (
	.Q(Uart3ClkDivider[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[31]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart3ClkDivider_i[6]  (
	.Q(Uart3ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[30]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart3ClkDivider_i[5]  (
	.Q(Uart3ClkDivider[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[29]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart0TxFifoData_Z[2]  (
	.Q(Uart0TxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart0TxFifoData_Z[1]  (
	.Q(Uart0TxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart0TxFifoData_Z[0]  (
	.Q(Uart0TxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart1TxFifoData_Z[7]  (
	.Q(Uart1TxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[7]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart1TxFifoData_Z[6]  (
	.Q(Uart1TxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[6]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart1TxFifoData_Z[5]  (
	.Q(Uart1TxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[5]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart1TxFifoData_Z[4]  (
	.Q(Uart1TxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart1TxFifoData_Z[3]  (
	.Q(Uart1TxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart1TxFifoData_Z[2]  (
	.Q(Uart1TxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart1TxFifoData_Z[1]  (
	.Q(Uart1TxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart1TxFifoData_Z[0]  (
	.Q(Uart1TxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart2TxFifoData_Z[7]  (
	.Q(Uart2TxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[7]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart2TxFifoData_Z[6]  (
	.Q(Uart2TxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[6]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart2TxFifoData_Z[5]  (
	.Q(Uart2TxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[5]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart2TxFifoData_Z[4]  (
	.Q(Uart2TxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart0TxFifoData_Z[7]  (
	.Q(Uart0TxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[7]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart0TxFifoData_Z[6]  (
	.Q(Uart0TxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[6]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart0TxFifoData_Z[5]  (
	.Q(Uart0TxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[5]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart0TxFifoData_Z[4]  (
	.Q(Uart0TxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  SLE \Uart0TxFifoData_Z[3]  (
	.Q(Uart0TxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:293
  CFG4 \un1_serialnumber_1_iv[11]  (
	.A(un1_serialnumber_1_iv_4_0_Z[11]),
	.B(un1_serialnumber_1_iv_4_1_Z[11]),
	.C(un1_serialnumber_1_iv_0_Z[11]),
	.D(un1_serialnumber_1[16]),
	.Y(un1_serialnumber[11])
);
defparam \un1_serialnumber_1_iv[11] .INIT=16'hFFFE;
// @46:293
  CFG3 \un1_serialnumber_1_iv_1[25]  (
	.A(un1_address_15_Z),
	.B(un1_address_inv_Z),
	.C(Uart2RxFifoCount_m[7]),
	.Y(un1_serialnumber_1_iv_1_Z[25])
);
defparam \un1_serialnumber_1_iv_1[25] .INIT=8'hFE;
// @46:293
  CFG4 \un1_serialnumber_1_iv_6[0]  (
	.A(un1_address_inv_Z),
	.B(un1_address_6_Z),
	.C(Uart3RxFifoEmpty_m),
	.D(Uart0RxFifoData_m[0]),
	.Y(un1_serialnumber_1_iv_6_Z[0])
);
defparam \un1_serialnumber_1_iv_6[0] .INIT=16'hFFFE;
// @46:293
  CFG4 \un1_serialnumber_0_iv_3_RNO[14]  (
	.A(Address[5]),
	.B(DMMainPorts_1_RamBusDataOut[14]),
	.C(un1_address_2_1_Z),
	.D(Address[4]),
	.Y(DataOut_m[14])
);
defparam \un1_serialnumber_0_iv_3_RNO[14] .INIT=16'h4000;
// @46:293
  CFG4 \un1_serialnumber_1_iv_3_RNO[19]  (
	.A(Address[5]),
	.B(Uart3OE_i_Z),
	.C(un1_address_2_1_Z),
	.D(Address[4]),
	.Y(Uart3OE_i_m)
);
defparam \un1_serialnumber_1_iv_3_RNO[19] .INIT=16'h4000;
// @46:293
  CFG4 \un1_serialnumber_1_iv_2[23]  (
	.A(Uart1RxFifoCount[5]),
	.B(Uart2RxFifoCount[5]),
	.C(un1_address_13_Z),
	.D(un1_address_12_Z),
	.Y(un1_serialnumber_1_iv_2_Z[23])
);
defparam \un1_serialnumber_1_iv_2[23] .INIT=16'hEAC0;
// @46:293
  CFG4 \un1_serialnumber_0_iv_1[14]  (
	.A(Uart0RxFifoCount[6]),
	.B(Uart1ClkDivider[6]),
	.C(un1_address_9_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_0_iv_1_Z[14])
);
defparam \un1_serialnumber_0_iv_1[14] .INIT=16'hECA0;
// @46:293
  CFG4 \un1_serialnumber_0_iv_2[24]  (
	.A(Uart1RxFifoCount[6]),
	.B(Uart2RxFifoCount[6]),
	.C(un1_address_12_Z),
	.D(un1_address_13_Z),
	.Y(un1_serialnumber_0_iv_2_Z[24])
);
defparam \un1_serialnumber_0_iv_2[24] .INIT=16'hECA0;
// @46:323
  CFG4 un1_address_inv (
	.A(Address[4]),
	.B(RamAddress[7]),
	.C(RamAddress[2]),
	.D(Address[5]),
	.Y(un1_address_inv_Z)
);
defparam un1_address_inv.INIT=16'h0001;
// @46:293
  CFG4 \un1_serialnumber_1_iv[28]  (
	.A(DMMainPorts_1_RamBusDataOut[28]),
	.B(un1_address_20_1_Z),
	.C(un1_serialnumber_1_iv_1_Z[28]),
	.D(un1_address_19_Z),
	.Y(un1_serialnumber[28])
);
defparam \un1_serialnumber_1_iv[28] .INIT=16'hEFCF;
// @46:293
  CFG4 \un1_serialnumber_1_iv_1[28]  (
	.A(un1_address_inv_Z),
	.B(Uart3ClkDivider[4]),
	.C(un1_address_20_0_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_1_Z[28])
);
defparam \un1_serialnumber_1_iv_1[28] .INIT=16'h0105;
// @46:293
  CFG4 \un1_serialnumber_0_iv_4[8]  (
	.A(un1_address_9_Z),
	.B(Uart0RxFifoCount[0]),
	.C(un1_serialnumber_0_iv_4_1_Z[8]),
	.D(un1_address_6_Z),
	.Y(un1_serialnumber_0_iv_4_Z[8])
);
defparam \un1_serialnumber_0_iv_4[8] .INIT=16'hFF8F;
// @46:293
  CFG4 \un1_serialnumber_0_iv_4_1[8]  (
	.A(un1_address_15_Z),
	.B(un1_address_2_1_Z),
	.C(Uart3RxFifoCount[0]),
	.D(RamAddress[7]),
	.Y(un1_serialnumber_0_iv_4_1_Z[8])
);
defparam \un1_serialnumber_0_iv_4_1[8] .INIT=16'h1555;
// @46:293
  CFG4 \un1_serialnumber_1_iv_2[27]  (
	.A(un1_address_inv_Z),
	.B(DMMainPorts_1_RamBusDataOut[27]),
	.C(un1_address_19_Z),
	.D(Uart2RxFifoCount_m[9]),
	.Y(un1_serialnumber_1_iv_2_Z[27])
);
defparam \un1_serialnumber_1_iv_2[27] .INIT=16'hFFEA;
// @46:293
  CFG4 \un1_serialnumber_1_iv_0[25]  (
	.A(un1_address_14_Z),
	.B(un1_address_19_Z),
	.C(nHVEn1_i_Z),
	.D(Uart3ClkDivider[1]),
	.Y(un1_serialnumber_1_iv_0_Z[25])
);
defparam \un1_serialnumber_1_iv_0[25] .INIT=16'hEAC0;
// @46:526
  CFG2 HVDis2_i_0_sqmuxa_0 (
	.A(LastWriteReq_Z),
	.B(shot_i),
	.Y(HVDis2_i_0_sqmuxa_0_Z)
);
defparam HVDis2_i_0_sqmuxa_0.INIT=4'h1;
// @46:326
  CFG2 un1_address_6_0 (
	.A(Address[4]),
	.B(RamAddress[2]),
	.Y(un1_address_6_0_Z)
);
defparam un1_address_6_0.INIT=4'h4;
// @46:510
  CFG2 LastReadReq_1_sqmuxa (
	.A(ReadReq),
	.B(LastReadReq_Z),
	.Y(LastReadReq_1_sqmuxa_Z)
);
defparam LastReadReq_1_sqmuxa.INIT=4'h1;
// @46:293
  CFG2 un1_rst_1_5 (
	.A(RamAddress[12]),
	.B(RamAddress[11]),
	.Y(un1_rst_1_5_Z)
);
defparam un1_rst_1_5.INIT=4'hE;
// @46:414
  CFG2 un1_address_1 (
	.A(RamAddress[7]),
	.B(Address[4]),
	.Y(un1_address_1_Z)
);
defparam un1_address_1.INIT=4'h8;
// @46:293
  CFG2 un1_rst_1_4 (
	.A(RamAddress[9]),
	.B(RamAddress[10]),
	.Y(un1_rst_1_4_Z)
);
defparam un1_rst_1_4.INIT=4'hE;
// @48:1215
  CFG2 Uart3FifoReset_i (
	.A(shot_i),
	.B(Uart3FifoReset_Z),
	.Y(Uart3FifoReset_i_Z)
);
defparam Uart3FifoReset_i.INIT=4'hE;
// @48:1136
  CFG2 Uart2FifoReset_i (
	.A(shot_i),
	.B(Uart2FifoReset_Z),
	.Y(Uart2FifoReset_i_Z)
);
defparam Uart2FifoReset_i.INIT=4'hE;
// @48:1057
  CFG2 Uart1FifoReset_i (
	.A(shot_i),
	.B(Uart1FifoReset_Z),
	.Y(Uart1FifoReset_i_Z)
);
defparam Uart1FifoReset_i.INIT=4'hE;
// @48:986
  CFG2 Uart0FifoReset_i (
	.A(shot_i),
	.B(Uart0FifoReset_Z),
	.Y(Uart0FifoReset_i_Z)
);
defparam Uart0FifoReset_i.INIT=4'hE;
// @46:373
  CFG2 un14_readreq_1 (
	.A(Address[4]),
	.B(Address[5]),
	.Y(un14_readreq_1_Z)
);
defparam un14_readreq_1.INIT=4'h8;
// @46:417
  CFG2 un1_address_2_1 (
	.A(RamAddress[3]),
	.B(RamAddress[2]),
	.Y(un1_address_2_1_Z)
);
defparam un1_address_2_1.INIT=4'h8;
// @46:448
  CFG2 un1_address_16_2 (
	.A(RamAddress[7]),
	.B(RamAddress[2]),
	.Y(un1_address_16_2_Z)
);
defparam un1_address_16_2.INIT=4'h1;
// @46:293
  CFG2 \un1_serialnumber_1_iv_1_o9[18]  (
	.A(RamAddress[3]),
	.B(Uart3RxFifoCount[0]),
	.Y(N_691)
);
defparam \un1_serialnumber_1_iv_1_o9[18] .INIT=4'h7;
// @46:634
  CFG2 LastWriteReq_1_sqmuxa (
	.A(WriteReq),
	.B(LastWriteReq_Z),
	.Y(LastWriteReq_1_sqmuxa_Z)
);
defparam LastWriteReq_1_sqmuxa.INIT=4'h1;
// @46:526
  CFG4 HVDis2_i_1_sqmuxa_1 (
	.A(RamAddress[3]),
	.B(Address[5]),
	.C(RamAddress[7]),
	.D(Address[4]),
	.Y(HVDis2_i_1_sqmuxa_1_Z)
);
defparam HVDis2_i_1_sqmuxa_1.INIT=16'h0200;
// @46:215
  CFG4 Uart0ClkDivider_i_1_sqmuxa_2 (
	.A(Address[5]),
	.B(Address[4]),
	.C(RamAddress[6]),
	.D(LastWriteReq_Z),
	.Y(Uart0ClkDivider_i_1_sqmuxa_2_Z)
);
defparam Uart0ClkDivider_i_1_sqmuxa_2.INIT=16'h0020;
// @46:215
  CFG4 StartMachine_i_0_sqmuxa_3 (
	.A(RamAddress[3]),
	.B(Address[4]),
	.C(RamAddress[2]),
	.D(Address[5]),
	.Y(un1_address_17)
);
defparam StartMachine_i_0_sqmuxa_3.INIT=16'h0040;
// @46:215
  CFG3 StartMachine_i_0_sqmuxa_2 (
	.A(RamAddress[0]),
	.B(un1_rst_1_5_Z),
	.C(RamAddress[1]),
	.Y(StartMachine_i_0_sqmuxa_2_Z)
);
defparam StartMachine_i_0_sqmuxa_2.INIT=8'h01;
// @46:215
  CFG4 Uart2FifoReset_1_sqmuxa_1 (
	.A(Address[5]),
	.B(LastWriteReq_Z),
	.C(RamAddress[7]),
	.D(Address[4]),
	.Y(Uart2FifoReset_1_sqmuxa_1_Z)
);
defparam Uart2FifoReset_1_sqmuxa_1.INIT=16'h0010;
// @46:215
  CFG4 Uart3FifoReset_1_sqmuxa_2 (
	.A(RamAddress[3]),
	.B(Address[5]),
	.C(RamAddress[7]),
	.D(Address[4]),
	.Y(un26_readreq_2_0)
);
defparam Uart3FifoReset_1_sqmuxa_2.INIT=16'h0020;
// @46:215
  CFG4 Uart3FifoReset_1_sqmuxa_1 (
	.A(RamAddress[1]),
	.B(RamAddress[0]),
	.C(LastWriteReq_Z),
	.D(RamAddress[2]),
	.Y(Uart3FifoReset_1_sqmuxa_1_Z)
);
defparam Uart3FifoReset_1_sqmuxa_1.INIT=16'h0100;
// @46:411
  CFG4 un26_readreq_1_0 (
	.A(RamAddress[0]),
	.B(RamAddress[2]),
	.C(RamAddress[6]),
	.D(RamAddress[1]),
	.Y(un26_readreq_1_0_Z)
);
defparam un26_readreq_1_0.INIT=16'h0001;
// @46:215
  CFG3 Uart0FifoReset_1_sqmuxa_1 (
	.A(RamAddress[3]),
	.B(un1_address_16_2_Z),
	.C(Address[5]),
	.Y(Uart0FifoReset_1_sqmuxa_1_Z)
);
defparam Uart0FifoReset_1_sqmuxa_1.INIT=8'h80;
// @46:215
  CFG4 Uart0FifoReset_1_sqmuxa_0_0 (
	.A(RamAddress[0]),
	.B(Address[4]),
	.C(RamAddress[6]),
	.D(RamAddress[1]),
	.Y(Uart0FifoReset_1_sqmuxa_0)
);
defparam Uart0FifoReset_1_sqmuxa_0_0.INIT=16'h0010;
// @46:354
  CFG4 un8_readreq_0 (
	.A(RamAddress[2]),
	.B(RamAddress[6]),
	.C(Address[4]),
	.D(Address[5]),
	.Y(un8_readreq_0_Z)
);
defparam un8_readreq_0.INIT=16'h0800;
// @46:392
  CFG4 un20_readreq_0 (
	.A(RamAddress[0]),
	.B(RamAddress[7]),
	.C(RamAddress[6]),
	.D(RamAddress[1]),
	.Y(un20_readreq_0_Z)
);
defparam un20_readreq_0.INIT=16'h0010;
// @46:373
  CFG3 un14_readreq_0 (
	.A(RamAddress[6]),
	.B(RamAddress[7]),
	.C(un14_readreq_1_Z),
	.Y(un14_readreq_0_Z)
);
defparam un14_readreq_0.INIT=8'h20;
// @46:215
  CFG4 Uart1FifoReset_1_sqmuxa_0_0 (
	.A(RamAddress[2]),
	.B(RamAddress[6]),
	.C(Address[4]),
	.D(Address[5]),
	.Y(Uart1FifoReset_1_sqmuxa_0)
);
defparam Uart1FifoReset_1_sqmuxa_0_0.INIT=16'h8000;
// @46:293
  CFG3 \un1_serialnumber_1_iv_1_a9_1_0[18]  (
	.A(Address[4]),
	.B(Uart0RxFifoCount[0]),
	.C(RamAddress[2]),
	.Y(un1_serialnumber_1_iv_1_a9_1_0_Z[18])
);
defparam \un1_serialnumber_1_iv_1_a9_1_0[18] .INIT=8'h51;
// @46:293
  CFG3 \un1_serialnumber_1_iv_1_a9_6_1[18]  (
	.A(RamAddress[3]),
	.B(Uart2ClkDivider[2]),
	.C(RamAddress[2]),
	.Y(un1_serialnumber_1_iv_1_a9_6_1_Z[18])
);
defparam \un1_serialnumber_1_iv_1_a9_6_1[18] .INIT=8'h01;
// @46:215
  CFG4 Uart1FifoReset_1_sqmuxa_9 (
	.A(RamAddress[0]),
	.B(RamAddress[1]),
	.C(RamAddress[7]),
	.D(RamAddress[3]),
	.Y(un8_readreq_9)
);
defparam Uart1FifoReset_1_sqmuxa_9.INIT=16'h0001;
// @46:354
  CFG4 un1_address_7 (
	.A(RamAddress[3]),
	.B(Address[4]),
	.C(RamAddress[2]),
	.D(Address[5]),
	.Y(un1_address_7_Z)
);
defparam un1_address_7.INIT=16'h1000;
// @46:456
  CFG4 un1_address_18 (
	.A(RamAddress[3]),
	.B(Address[4]),
	.C(RamAddress[2]),
	.D(Address[5]),
	.Y(un1_address_18_Z)
);
defparam un1_address_18.INIT=16'h0008;
// @46:444
  CFG4 un1_address_15 (
	.A(RamAddress[3]),
	.B(Address[5]),
	.C(RamAddress[7]),
	.D(Address[4]),
	.Y(un1_address_15_Z)
);
defparam un1_address_15.INIT=16'h0002;
// @46:398
  CFG4 un1_address_13 (
	.A(RamAddress[2]),
	.B(RamAddress[3]),
	.C(Address[4]),
	.D(RamAddress[7]),
	.Y(un1_address_13_Z)
);
defparam un1_address_13.INIT=16'h0100;
// @46:379
  CFG4 un1_address_12 (
	.A(RamAddress[3]),
	.B(Address[4]),
	.C(RamAddress[2]),
	.D(Address[5]),
	.Y(un1_address_12_Z)
);
defparam un1_address_12.INIT=16'h4000;
// @46:376
  CFG4 un1_address_11 (
	.A(RamAddress[3]),
	.B(Address[4]),
	.C(RamAddress[2]),
	.D(Address[5]),
	.Y(un1_address_11_Z)
);
defparam un1_address_11.INIT=16'h0800;
// @46:360
  CFG4 un1_address_9 (
	.A(RamAddress[3]),
	.B(Address[4]),
	.C(RamAddress[2]),
	.D(Address[5]),
	.Y(un1_address_9_Z)
);
defparam un1_address_9.INIT=16'h0200;
// @46:526
  CFG3 HVDis2_i_1_sqmuxa_10 (
	.A(RamAddress[6]),
	.B(un1_rst_1_4_Z),
	.C(RamAddress[8]),
	.Y(HVDis2_i_1_sqmuxa_10_Z)
);
defparam HVDis2_i_1_sqmuxa_10.INIT=8'h01;
// @46:215
  CFG4 Uart0ClkDivider_i_1_sqmuxa_3 (
	.A(RamAddress[0]),
	.B(RamAddress[1]),
	.C(RamAddress[3]),
	.D(RamAddress[2]),
	.Y(un14_readreq_9)
);
defparam Uart0ClkDivider_i_1_sqmuxa_3.INIT=16'h0001;
// @46:215
  CFG4 Uart0FifoReset_1_sqmuxa_10 (
	.A(RamAddress[11]),
	.B(RamAddress[10]),
	.C(RamAddress[9]),
	.D(RamAddress[8]),
	.Y(un8_readreq_10)
);
defparam Uart0FifoReset_1_sqmuxa_10.INIT=16'h0001;
// @46:215
  CFG4 Uart0ClkDivider_i_1_sqmuxa_12 (
	.A(RamAddress[10]),
	.B(RamAddress[11]),
	.C(RamAddress[13]),
	.D(RamAddress[12]),
	.Y(Uart0ClkDivider_i_1_sqmuxa_12_1z)
);
defparam Uart0ClkDivider_i_1_sqmuxa_12.INIT=16'h0001;
// @46:508
  CFG3 ReadUart2_5_f0 (
	.A(ReadUart2_1z),
	.B(LastReadReq_1_sqmuxa_Z),
	.C(ReadUart2_1_sqmuxa_Z),
	.Y(ReadUart2_5)
);
defparam ReadUart2_5_f0.INIT=8'h32;
// @46:508
  CFG3 ReadUart1_5_f0 (
	.A(ReadUart1_1z),
	.B(LastReadReq_1_sqmuxa_Z),
	.C(ReadUart1_1_sqmuxa_Z),
	.Y(ReadUart1_5)
);
defparam ReadUart1_5_f0.INIT=8'h32;
// @46:508
  CFG3 ReadUart0_5_f0 (
	.A(LastReadReq_1_sqmuxa_Z),
	.B(ReadUart0_1z),
	.C(ReadUart0_1_sqmuxa_Z),
	.Y(ReadUart0_5)
);
defparam ReadUart0_5_f0.INIT=8'h54;
// @46:508
  CFG3 ReadUart3_5_f0 (
	.A(LastReadReq_1_sqmuxa_Z),
	.B(ReadUart3_1z),
	.C(ReadUart3_1_sqmuxa_Z),
	.Y(ReadUart3_5)
);
defparam ReadUart3_5_f0.INIT=8'h54;
// @46:632
  CFG3 WriteUart3_5_f0 (
	.A(WriteUart3_1z),
	.B(WriteUart3_1_sqmuxa_Z),
	.C(LastWriteReq_1_sqmuxa_Z),
	.Y(WriteUart3_5)
);
defparam WriteUart3_5_f0.INIT=8'h0E;
// @46:632
  CFG3 WriteUart2_5_f0 (
	.A(WriteUart2_1z),
	.B(WriteUart2_1_sqmuxa_Z),
	.C(LastWriteReq_1_sqmuxa_Z),
	.Y(WriteUart2_5)
);
defparam WriteUart2_5_f0.INIT=8'h0E;
// @46:632
  CFG3 WriteUart1_5_f0 (
	.A(WriteUart1_1z),
	.B(WriteUart1_1_sqmuxa_Z),
	.C(LastWriteReq_1_sqmuxa_Z),
	.Y(WriteUart1_5)
);
defparam WriteUart1_5_f0.INIT=8'h0E;
// @46:632
  CFG3 WriteUart0_5_f0 (
	.A(WriteUart0_1z),
	.B(WriteUart0_1_sqmuxa_Z),
	.C(LastWriteReq_1_sqmuxa_Z),
	.Y(WriteUart0_5)
);
defparam WriteUart0_5_f0.INIT=8'h0E;
// @46:632
  CFG3 Uart3FifoReset_5_f0 (
	.A(Uart3FifoReset_Z),
	.B(Uart3FifoReset_1_sqmuxa_Z),
	.C(LastWriteReq_1_sqmuxa_Z),
	.Y(Uart3FifoReset_5)
);
defparam Uart3FifoReset_5_f0.INIT=8'h0E;
// @46:632
  CFG3 Uart2FifoReset_5_f0 (
	.A(Uart2FifoReset_Z),
	.B(Uart2FifoReset_1_sqmuxa_Z),
	.C(LastWriteReq_1_sqmuxa_Z),
	.Y(Uart2FifoReset_5)
);
defparam Uart2FifoReset_5_f0.INIT=8'h0E;
// @46:632
  CFG3 Uart1FifoReset_5_f0 (
	.A(Uart1FifoReset_Z),
	.B(Uart1FifoReset_1_sqmuxa_Z),
	.C(LastWriteReq_1_sqmuxa_Z),
	.Y(Uart1FifoReset_5)
);
defparam Uart1FifoReset_5_f0.INIT=8'h0E;
// @46:632
  CFG3 Uart0FifoReset_5_f0 (
	.A(Uart0FifoReset_Z),
	.B(Uart0FifoReset_1_sqmuxa_Z),
	.C(LastWriteReq_1_sqmuxa_Z),
	.Y(Uart0FifoReset_5)
);
defparam Uart0FifoReset_5_f0.INIT=8'h0E;
// @46:293
  CFG3 \un1_serialnumber_1_iv_3_RNO[25]  (
	.A(RamAddress[7]),
	.B(Uart3RxFifoCount[7]),
	.C(RamAddress[3]),
	.Y(Uart3RxFifoCount_m[7])
);
defparam \un1_serialnumber_1_iv_3_RNO[25] .INIT=8'h80;
// @46:461
  CFG3 un1_address_19 (
	.A(Address[4]),
	.B(un1_address_2_1_Z),
	.C(Address[5]),
	.Y(un1_address_19_Z)
);
defparam un1_address_19.INIT=8'h08;
// @46:431
  CFG4 un1_address_14 (
	.A(RamAddress[3]),
	.B(Address[4]),
	.C(RamAddress[2]),
	.D(Address[5]),
	.Y(un1_address_14_Z)
);
defparam un1_address_14.INIT=16'h0100;
// @46:293
  CFG4 \un1_serialnumber_1_iv_1_a9[18]  (
	.A(Address[5]),
	.B(Oe2_c),
	.C(Address[4]),
	.D(RamAddress[3]),
	.Y(N_694)
);
defparam \un1_serialnumber_1_iv_1_a9[18] .INIT=16'h1050;
// @46:321
  CFG4 un43_readreq_1_o3 (
	.A(RamAddress[2]),
	.B(RamAddress[3]),
	.C(Address[4]),
	.D(RamAddress[7]),
	.Y(N_707)
);
defparam un43_readreq_1_o3.INIT=16'h1FFB;
// @46:632
  CFG4 WriteAck_4_u (
	.A(WriteReq),
	.B(LastWriteReq_1_sqmuxa_Z),
	.C(RegisterSpaceWriteAck),
	.D(LastWriteReq_Z),
	.Y(WriteAck_4)
);
defparam WriteAck_4_u.INIT=16'h3210;
// @46:508
  CFG4 ReadAck_4_u (
	.A(ReadReq),
	.B(LastReadReq_1_sqmuxa_Z),
	.C(RegisterSpaceReadAck),
	.D(LastReadReq_Z),
	.Y(ReadAck_4)
);
defparam ReadAck_4_u.INIT=16'h3210;
// @46:526
  CFG4 HVDis2_i_1_sqmuxa_2 (
	.A(RamAddress[0]),
	.B(RamAddress[1]),
	.C(HVDis2_i_1_sqmuxa_1_Z),
	.D(RamAddress[2]),
	.Y(HVDis2_i_1_sqmuxa_2_Z)
);
defparam HVDis2_i_1_sqmuxa_2.INIT=16'h1000;
// @46:215
  CFG4 Uart0ClkDivider_i_1_sqmuxa_3_0 (
	.A(RamAddress[8]),
	.B(RamAddress[9]),
	.C(Uart0ClkDivider_i_1_sqmuxa_2_Z),
	.D(RamAddress[7]),
	.Y(Uart0ClkDivider_i_1_sqmuxa_3_Z)
);
defparam Uart0ClkDivider_i_1_sqmuxa_3_0.INIT=16'h0010;
// @46:293
  CFG4 un1_rst_1_5_0 (
	.A(shot_i),
	.B(un1_rst_1_4_Z),
	.C(LastReadReq_Z),
	.D(RamAddress[0]),
	.Y(un1_rst_1_5_0_Z)
);
defparam un1_rst_1_5_0.INIT=16'hFFFE;
// @46:293
  CFG4 un1_rst_1_4_0 (
	.A(RamAddress[1]),
	.B(un1_rst_1_5_Z),
	.C(RamAddress[8]),
	.D(RamAddress[13]),
	.Y(un1_rst_1_4_0_Z)
);
defparam un1_rst_1_4_0.INIT=16'hFFFE;
// @46:215
  CFG4 StartMachine_i_0_sqmuxa_4 (
	.A(RamAddress[13]),
	.B(LastWriteReq_Z),
	.C(RamAddress[7]),
	.D(StartMachine_i_0_sqmuxa_2_Z),
	.Y(StartMachine_i_0_sqmuxa_4_Z)
);
defparam StartMachine_i_0_sqmuxa_4.INIT=16'h1000;
// @46:293
  CFG4 \un1_serialnumber_1_iv_1_2[18]  (
	.A(RamAddress[3]),
	.B(Address[4]),
	.C(Uart1RxFifoCount[0]),
	.D(RamAddress[2]),
	.Y(un1_serialnumber_1_iv_1_2_Z[18])
);
defparam \un1_serialnumber_1_iv_1_2[18] .INIT=16'h0488;
// @46:293
  CFG4 \un1_serialnumber_1_iv_1_1[18]  (
	.A(RamAddress[2]),
	.B(RamAddress[7]),
	.C(N_691),
	.D(N_694),
	.Y(un1_serialnumber_1_iv_1_1_Z[18])
);
defparam \un1_serialnumber_1_iv_1_1[18] .INIT=16'hFF80;
// @46:293
  CFG4 \un1_serialnumber_1_iv_1_0[18]  (
	.A(RamAddress[7]),
	.B(un1_address_1_Z),
	.C(Uart2RxFifoCount[0]),
	.D(RamAddress[3]),
	.Y(un1_serialnumber_1_iv_1_0_Z[18])
);
defparam \un1_serialnumber_1_iv_1_0[18] .INIT=16'hCCCE;
// @46:293
  CFG3 un1_address_20_1 (
	.A(RamAddress[2]),
	.B(RamAddress[3]),
	.C(un14_readreq_1_Z),
	.Y(un1_address_20_1_Z)
);
defparam un1_address_20_1.INIT=8'h90;
// @46:293
  CFG4 un1_address_20_0 (
	.A(RamAddress[2]),
	.B(RamAddress[3]),
	.C(RamAddress[7]),
	.D(un1_address_7_Z),
	.Y(un1_address_20_0_Z)
);
defparam un1_address_20_0.INIT=16'hFF40;
// @46:448
  CFG4 un1_address_16 (
	.A(RamAddress[3]),
	.B(Address[5]),
	.C(un1_address_16_2_Z),
	.D(Address[4]),
	.Y(un1_address_16_Z)
);
defparam un1_address_16.INIT=16'h1000;
// @46:326
  CFG4 un1_address_6 (
	.A(RamAddress[3]),
	.B(Address[5]),
	.C(un1_address_6_0_Z),
	.D(RamAddress[7]),
	.Y(un1_address_6_Z)
);
defparam un1_address_6.INIT=16'h0010;
// @46:526
  CFG3 HVDis2_i_1_sqmuxa_2_0 (
	.A(HVDis2_i_1_sqmuxa_10_Z),
	.B(RamAddress[13]),
	.C(un1_rst_1_5_Z),
	.Y(HVDis2_i_1_sqmuxa_2_0_Z)
);
defparam HVDis2_i_1_sqmuxa_2_0.INIT=8'h02;
// @46:215
  CFG4 Uart0FifoReset_1_sqmuxa_2_0 (
	.A(RamAddress[12]),
	.B(RamAddress[13]),
	.C(LastWriteReq_Z),
	.D(un8_readreq_10),
	.Y(Uart0FifoReset_1_sqmuxa_i_2_0)
);
defparam Uart0FifoReset_1_sqmuxa_2_0.INIT=16'h0100;
// @48:776
  CFG2 un1_address_15_RNIPNUF (
	.A(un1_address_inv_Z),
	.B(un1_address_15_Z),
	.Y(un1_serialnumber_2[7])
);
defparam un1_address_15_RNIPNUF.INIT=4'hE;
// @46:354
  CFG3 un8_readreq_2_0 (
	.A(RamAddress[12]),
	.B(RamAddress[13]),
	.C(un8_readreq_10),
	.Y(un8_readreq_2_0_Z)
);
defparam un8_readreq_2_0.INIT=8'h10;
// @46:293
  CFG4 \un1_serialnumber_1_iv_6_RNO_0[0]  (
	.A(Address[4]),
	.B(Address[5]),
	.C(Uart0RxFifoData[0]),
	.D(un1_address_2_1_Z),
	.Y(Uart0RxFifoData_m[0])
);
defparam \un1_serialnumber_1_iv_6_RNO_0[0] .INIT=16'h4000;
// @46:293
  CFG4 \un1_serialnumber_1_iv_0_RNO[0]  (
	.A(RamAddress[2]),
	.B(RamAddress[3]),
	.C(RamAddress[7]),
	.D(Uart2RxFifoData[0]),
	.Y(Uart2RxFifoData_m[0])
);
defparam \un1_serialnumber_1_iv_0_RNO[0] .INIT=16'h2000;
// @46:293
  CFG2 \un1_serialnumber_1_iv_7_RNO[0]  (
	.A(un1_address_13_Z),
	.B(Uart2RxFifoEmpty),
	.Y(Uart2RxFifoEmpty_m)
);
defparam \un1_serialnumber_1_iv_7_RNO[0] .INIT=4'h8;
// @46:293
  CFG3 \un1_serialnumber_1_iv_6_RNO[0]  (
	.A(un1_address_2_1_Z),
	.B(Uart3RxFifoEmpty),
	.C(RamAddress[7]),
	.Y(Uart3RxFifoEmpty_m)
);
defparam \un1_serialnumber_1_iv_6_RNO[0] .INIT=8'h80;
// @46:293
  CFG4 \un1_serialnumber_1_iv_9_RNO[1]  (
	.A(Address[4]),
	.B(Address[5]),
	.C(Uart0RxFifoData[1]),
	.D(un1_address_2_1_Z),
	.Y(Uart0RxFifoData_i_m[1])
);
defparam \un1_serialnumber_1_iv_9_RNO[1] .INIT=16'h0400;
// @46:293
  CFG2 \un1_serialnumber_1_iv_8_RNO[1]  (
	.A(Uart1RxFifoData[1]),
	.B(un1_address_11_Z),
	.Y(Uart1RxFifoData_i_m[1])
);
defparam \un1_serialnumber_1_iv_8_RNO[1] .INIT=4'h4;
// @46:293
  CFG4 \un1_serialnumber_1_iv_2_0_RNO[1]  (
	.A(RamAddress[2]),
	.B(RamAddress[3]),
	.C(RamAddress[7]),
	.D(Uart2RxFifoData[1]),
	.Y(Uart2RxFifoData_i_m[1])
);
defparam \un1_serialnumber_1_iv_2_0_RNO[1] .INIT=16'h0020;
// @46:293
  CFG3 \un1_serialnumber_1_iv_9_RNO_0[1]  (
	.A(un1_address_2_1_Z),
	.B(Uart3RxFifoFull),
	.C(RamAddress[7]),
	.Y(Uart3RxFifoFull_i_m)
);
defparam \un1_serialnumber_1_iv_9_RNO_0[1] .INIT=8'h20;
// @46:293
  CFG4 \un1_serialnumber_1_iv_3_RNO[2]  (
	.A(Address[4]),
	.B(Address[5]),
	.C(Uart0RxFifoData[2]),
	.D(un1_address_2_1_Z),
	.Y(Uart0RxFifoData_i_m[2])
);
defparam \un1_serialnumber_1_iv_3_RNO[2] .INIT=16'h0400;
// @46:293
  CFG4 \un1_serialnumber_1_iv_1_RNO[2]  (
	.A(RamAddress[2]),
	.B(RamAddress[3]),
	.C(RamAddress[7]),
	.D(Uart2RxFifoData[2]),
	.Y(Uart2RxFifoData_i_m[2])
);
defparam \un1_serialnumber_1_iv_1_RNO[2] .INIT=16'h0020;
// @46:293
  CFG2 \un1_serialnumber_1_iv_7_RNO[2]  (
	.A(un1_address_13_Z),
	.B(Uart2TxFifoEmpty),
	.Y(Uart2TxFifoEmpty_i_m)
);
defparam \un1_serialnumber_1_iv_7_RNO[2] .INIT=4'h2;
// @46:293
  CFG4 \un1_serialnumber_1_iv_3_RNO[3]  (
	.A(Address[4]),
	.B(Address[5]),
	.C(Uart0RxFifoData[3]),
	.D(un1_address_2_1_Z),
	.Y(Uart0RxFifoData_i_m[3])
);
defparam \un1_serialnumber_1_iv_3_RNO[3] .INIT=16'h0400;
// @46:293
  CFG4 \un1_serialnumber_1_iv_1_RNO[3]  (
	.A(RamAddress[2]),
	.B(RamAddress[3]),
	.C(RamAddress[7]),
	.D(Uart2RxFifoData[3]),
	.Y(Uart2RxFifoData_i_m[3])
);
defparam \un1_serialnumber_1_iv_1_RNO[3] .INIT=16'h0020;
// @46:293
  CFG2 \un1_serialnumber_1_iv_7_RNO[3]  (
	.A(un1_address_13_Z),
	.B(Uart2TxFifoFull),
	.Y(Uart2TxFifoFull_i_m)
);
defparam \un1_serialnumber_1_iv_7_RNO[3] .INIT=4'h2;
// @46:293
  CFG4 \un1_serialnumber_1_iv_1_RNO[5]  (
	.A(Address[4]),
	.B(Address[5]),
	.C(Uart0RxFifoData[5]),
	.D(un1_address_2_1_Z),
	.Y(Uart0RxFifoData_m[5])
);
defparam \un1_serialnumber_1_iv_1_RNO[5] .INIT=16'h4000;
// @46:293
  CFG4 \un1_serialnumber_1_iv_3_RNO[5]  (
	.A(RamAddress[2]),
	.B(RamAddress[3]),
	.C(RamAddress[7]),
	.D(Uart2RxFifoData[5]),
	.Y(Uart2RxFifoData_m[5])
);
defparam \un1_serialnumber_1_iv_3_RNO[5] .INIT=16'h2000;
// @46:293
  CFG4 \un1_serialnumber_1_iv_3_RNO[6]  (
	.A(Address[4]),
	.B(Address[5]),
	.C(Uart0RxFifoData[6]),
	.D(un1_address_2_1_Z),
	.Y(Uart0RxFifoData_m[6])
);
defparam \un1_serialnumber_1_iv_3_RNO[6] .INIT=16'h4000;
// @46:293
  CFG4 \un1_serialnumber_1_iv_0_RNO[6]  (
	.A(RamAddress[2]),
	.B(RamAddress[3]),
	.C(RamAddress[7]),
	.D(Uart2RxFifoData[6]),
	.Y(Uart2RxFifoData_m[6])
);
defparam \un1_serialnumber_1_iv_0_RNO[6] .INIT=16'h2000;
// @46:293
  CFG2 \un1_serialnumber_1_iv_4_RNO[6]  (
	.A(un1_address_14_Z),
	.B(Uart0ClkDivider[6]),
	.Y(Uart0ClkDivider_i_m[6])
);
defparam \un1_serialnumber_1_iv_4_RNO[6] .INIT=4'h8;
// @46:293
  CFG4 \un1_serialnumber_1_iv_2_RNO[7]  (
	.A(Address[4]),
	.B(Address[5]),
	.C(Uart0RxFifoData[7]),
	.D(un1_address_2_1_Z),
	.Y(Uart0RxFifoData_m[7])
);
defparam \un1_serialnumber_1_iv_2_RNO[7] .INIT=16'h4000;
// @46:293
  CFG2 un1_address_9_RNIKRGP (
	.A(un1_address_9_Z),
	.B(Uart0RxFifoCount[1]),
	.Y(Uart0RxFifoCount_m[1])
);
defparam un1_address_9_RNIKRGP.INIT=4'h8;
// @46:293
  CFG2 un1_address_12_RNIVBQ8 (
	.A(un1_address_12_Z),
	.B(Uart1RxFifoCount[1]),
	.Y(Uart1RxFifoCount_m[1])
);
defparam un1_address_12_RNIVBQ8.INIT=4'h8;
// @46:293
  CFG2 un1_address_13_RNI17QG (
	.A(un1_address_13_Z),
	.B(Uart2RxFifoCount[1]),
	.Y(Uart2RxFifoCount_m[1])
);
defparam un1_address_13_RNI17QG.INIT=4'h8;
// @46:293
  CFG3 un1_address_2_1_RNIFS3P (
	.A(un1_address_2_1_Z),
	.B(Uart3RxFifoCount[1]),
	.C(RamAddress[7]),
	.Y(Uart3RxFifoCount_m[1])
);
defparam un1_address_2_1_RNIFS3P.INIT=8'h80;
// @46:293
  CFG2 un1_address_13_RNI28QG (
	.A(un1_address_13_Z),
	.B(Uart2RxFifoCount[2]),
	.Y(Uart2RxFifoCount_m[2])
);
defparam un1_address_13_RNI28QG.INIT=4'h8;
// @46:293
  CFG3 un1_address_2_1_RNIGT3P (
	.A(un1_address_2_1_Z),
	.B(Uart3RxFifoCount[2]),
	.C(RamAddress[7]),
	.Y(Uart3RxFifoCount_m[2])
);
defparam un1_address_2_1_RNIGT3P.INIT=8'h80;
// @46:293
  CFG2 un1_address_12_RNI2FQ8 (
	.A(un1_address_12_Z),
	.B(Uart1RxFifoCount[4]),
	.Y(Uart1RxFifoCount_m[4])
);
defparam un1_address_12_RNI2FQ8.INIT=4'h8;
// @46:293
  CFG2 un1_address_13_RNI4AQG (
	.A(un1_address_13_Z),
	.B(Uart2RxFifoCount[4]),
	.Y(Uart2RxFifoCount_m[4])
);
defparam un1_address_13_RNI4AQG.INIT=4'h8;
// @46:293
  CFG2 \un1_serialnumber_1_iv_RNO[13]  (
	.A(un1_address_13_Z),
	.B(Uart2RxFifoCount[5]),
	.Y(Uart2RxFifoCount_m[5])
);
defparam \un1_serialnumber_1_iv_RNO[13] .INIT=4'h8;
// @46:293
  CFG3 un1_address_2_1_RNIJ04P (
	.A(un1_address_2_1_Z),
	.B(Uart3RxFifoCount[5]),
	.C(RamAddress[7]),
	.Y(Uart3RxFifoCount_m[5])
);
defparam un1_address_2_1_RNIJ04P.INIT=8'h80;
// @46:293
  CFG2 \un1_serialnumber_0_iv_1_RNO[24]  (
	.A(un1_address_9_Z),
	.B(Uart0RxFifoCount[6]),
	.Y(Uart0RxFifoCount_m[6])
);
defparam \un1_serialnumber_0_iv_1_RNO[24] .INIT=4'h8;
// @46:293
  CFG2 \un1_serialnumber_0_iv_2_RNO[14]  (
	.A(un1_address_12_Z),
	.B(Uart1RxFifoCount[6]),
	.Y(Uart1RxFifoCount_m[6])
);
defparam \un1_serialnumber_0_iv_2_RNO[14] .INIT=4'h8;
// @46:293
  CFG2 \un1_serialnumber_1_iv_RNO[31]  (
	.A(un1_address_14_Z),
	.B(Uart3ClkDivider[7]),
	.Y(Uart3ClkDivider_i_m[7])
);
defparam \un1_serialnumber_1_iv_RNO[31] .INIT=4'h8;
// @46:293
  CFG2 un1_address_13_RNI9FQG (
	.A(un1_address_13_Z),
	.B(Uart2RxFifoCount[9]),
	.Y(Uart2RxFifoCount_m[9])
);
defparam un1_address_13_RNI9FQG.INIT=4'h8;
// @46:293
  CFG2 \un1_serialnumber_0_iv_2_RNO[17]  (
	.A(un1_address_12_Z),
	.B(Uart1RxFifoCount[9]),
	.Y(Uart1RxFifoCount_m[9])
);
defparam \un1_serialnumber_0_iv_2_RNO[17] .INIT=4'h8;
// @46:293
  CFG3 un1_address_2_1_RNIIV3P (
	.A(un1_address_2_1_Z),
	.B(Uart3RxFifoCount[4]),
	.C(RamAddress[7]),
	.Y(Uart3RxFifoCount_m[4])
);
defparam un1_address_2_1_RNIIV3P.INIT=8'h80;
// @46:293
  CFG4 \un1_serialnumber_0_iv_3_RNO[4]  (
	.A(RamAddress[2]),
	.B(RamAddress[3]),
	.C(RamAddress[7]),
	.D(Uart2RxFifoData[4]),
	.Y(Uart2RxFifoData_m[4])
);
defparam \un1_serialnumber_0_iv_3_RNO[4] .INIT=16'h2000;
// @46:293
  CFG4 \un1_serialnumber_0_iv_1_RNO[4]  (
	.A(Address[4]),
	.B(Address[5]),
	.C(Uart0RxFifoData[4]),
	.D(un1_address_2_1_Z),
	.Y(Uart0RxFifoData_m[4])
);
defparam \un1_serialnumber_0_iv_1_RNO[4] .INIT=16'h4000;
// @46:293
  CFG2 \un1_serialnumber_1_iv_1_RNO[16]  (
	.A(un1_address_13_Z),
	.B(Uart2RxFifoCount[8]),
	.Y(Uart2RxFifoCount_m[8])
);
defparam \un1_serialnumber_1_iv_1_RNO[16] .INIT=4'h8;
// @46:293
  CFG2 \un1_serialnumber_1_iv_2_RNO[15]  (
	.A(un1_address_14_Z),
	.B(Uart1ClkDivider[7]),
	.Y(Uart1ClkDivider_i_m[7])
);
defparam \un1_serialnumber_1_iv_2_RNO[15] .INIT=4'h8;
// @46:293
  CFG2 un1_address_13_RNI7DQG (
	.A(un1_address_13_Z),
	.B(Uart2RxFifoCount[7]),
	.Y(Uart2RxFifoCount_m[7])
);
defparam un1_address_13_RNI7DQG.INIT=4'h8;
// @46:293
  CFG4 \un1_serialnumber_1_iv_4_RNO[7]  (
	.A(RamAddress[2]),
	.B(RamAddress[3]),
	.C(RamAddress[7]),
	.D(Uart2RxFifoData[7]),
	.Y(Uart2RxFifoData_m[7])
);
defparam \un1_serialnumber_1_iv_4_RNO[7] .INIT=16'h2000;
// @46:293
  CFG2 \un1_serialnumber_1_iv_4_0_RNO[11]  (
	.A(un1_address_9_Z),
	.B(Uart0RxFifoCount[3]),
	.Y(Uart0RxFifoCount_m[3])
);
defparam \un1_serialnumber_1_iv_4_0_RNO[11] .INIT=4'h8;
// @46:293
  CFG4 \un1_serialnumber_1_iv_6[1]  (
	.A(Uart0ClkDivider[1]),
	.B(DMMainPorts_1_RamBusDataOut[1]),
	.C(un1_address_19_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_6_Z[1])
);
defparam \un1_serialnumber_1_iv_6[1] .INIT=16'h7530;
// @46:293
  CFG4 \un1_serialnumber_1_iv_5[1]  (
	.A(Uart1RxFifoFull),
	.B(Uart2RxFifoFull),
	.C(un1_address_13_Z),
	.D(un1_address_12_Z),
	.Y(un1_serialnumber_1_iv_5_Z[1])
);
defparam \un1_serialnumber_1_iv_5[1] .INIT=16'h7530;
// @46:293
  CFG4 \un1_serialnumber_1_iv_2_0[1]  (
	.A(Uart3RxFifoData[1]),
	.B(Uart2RxFifoData_i_m[1]),
	.C(un1_address_17),
	.D(un1_address_1_Z),
	.Y(un1_serialnumber_1_iv_2_0_Z[1])
);
defparam \un1_serialnumber_1_iv_2_0[1] .INIT=16'hFDFC;
// @46:293
  CFG2 \un1_serialnumber_1_iv_1[1]  (
	.A(un1_address_16_Z),
	.B(un1_address_6_Z),
	.Y(un1_serialnumber_1_iv_1_Z[1])
);
defparam \un1_serialnumber_1_iv_1[1] .INIT=4'hE;
// @46:293
  CFG3 \un1_serialnumber_1_iv_1[10]  (
	.A(Uart1ClkDivider[2]),
	.B(un1_address_14_Z),
	.C(Uart3RxFifoCount_m[2]),
	.Y(un1_serialnumber_1_iv_1_Z[10])
);
defparam \un1_serialnumber_1_iv_1[10] .INIT=8'hF8;
// @46:293
  CFG4 \un1_serialnumber_1_iv_1[27]  (
	.A(Uart0RxFifoCount[9]),
	.B(Uart3ClkDivider[3]),
	.C(un1_address_9_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_1_Z[27])
);
defparam \un1_serialnumber_1_iv_1[27] .INIT=16'hECA0;
// @46:293
  CFG4 \un1_serialnumber_0_iv_2[14]  (
	.A(un1_address_2_1_Z),
	.B(Uart1RxFifoCount_m[6]),
	.C(Uart3RxFifoCount[6]),
	.D(RamAddress[7]),
	.Y(un1_serialnumber_0_iv_2_Z[14])
);
defparam \un1_serialnumber_0_iv_2[14] .INIT=16'hECCC;
// @46:293
  CFG3 \un1_serialnumber_1_iv_2[13]  (
	.A(Uart1RxFifoCount[5]),
	.B(un1_address_12_Z),
	.C(Uart3RxFifoCount_m[5]),
	.Y(un1_serialnumber_1_iv_2_Z[13])
);
defparam \un1_serialnumber_1_iv_2[13] .INIT=8'hF8;
// @46:293
  CFG4 \un1_serialnumber_1_iv_1[13]  (
	.A(Uart0RxFifoCount[5]),
	.B(Uart1ClkDivider[5]),
	.C(un1_address_9_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_1_Z[13])
);
defparam \un1_serialnumber_1_iv_1[13] .INIT=16'hECA0;
// @46:293
  CFG4 \un1_serialnumber_1_iv_5[2]  (
	.A(Uart0ClkDivider[2]),
	.B(DMMainPorts_1_RamBusDataOut[2]),
	.C(un1_address_19_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_5_Z[2])
);
defparam \un1_serialnumber_1_iv_5[2] .INIT=16'h7530;
// @46:293
  CFG4 \un1_serialnumber_1_iv_3[2]  (
	.A(un1_address_2_1_Z),
	.B(Uart0RxFifoData_i_m[2]),
	.C(Uart3TxFifoEmpty),
	.D(RamAddress[7]),
	.Y(un1_serialnumber_1_iv_3_Z[2])
);
defparam \un1_serialnumber_1_iv_3[2] .INIT=16'hCECC;
// @46:293
  CFG4 \un1_serialnumber_1_iv_2[2]  (
	.A(un1_address_9_Z),
	.B(Uart1RxFifoData[2]),
	.C(Uart0TxFifoEmpty),
	.D(un1_address_11_Z),
	.Y(un1_serialnumber_1_iv_2_Z[2])
);
defparam \un1_serialnumber_1_iv_2[2] .INIT=16'h3B0A;
// @46:293
  CFG4 \un1_serialnumber_1_iv_1[2]  (
	.A(Uart3RxFifoData[2]),
	.B(Uart2RxFifoData_i_m[2]),
	.C(un1_address_17),
	.D(un1_address_1_Z),
	.Y(un1_serialnumber_1_iv_1_Z[2])
);
defparam \un1_serialnumber_1_iv_1[2] .INIT=16'hFDFC;
// @46:293
  CFG4 \un1_serialnumber_1_iv_5[3]  (
	.A(Uart0ClkDivider[3]),
	.B(DMMainPorts_1_RamBusDataOut[3]),
	.C(un1_address_19_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_5_Z[3])
);
defparam \un1_serialnumber_1_iv_5[3] .INIT=16'h7530;
// @46:293
  CFG4 \un1_serialnumber_1_iv_3[3]  (
	.A(un1_address_2_1_Z),
	.B(Uart0RxFifoData_i_m[3]),
	.C(Uart3TxFifoFull),
	.D(RamAddress[7]),
	.Y(un1_serialnumber_1_iv_3_Z[3])
);
defparam \un1_serialnumber_1_iv_3[3] .INIT=16'hCECC;
// @46:293
  CFG4 \un1_serialnumber_1_iv_2[3]  (
	.A(un1_address_9_Z),
	.B(Uart1RxFifoData[3]),
	.C(Uart0TxFifoFull),
	.D(un1_address_11_Z),
	.Y(un1_serialnumber_1_iv_2_Z[3])
);
defparam \un1_serialnumber_1_iv_2[3] .INIT=16'h3B0A;
// @46:293
  CFG4 \un1_serialnumber_1_iv_1[3]  (
	.A(Uart3RxFifoData[3]),
	.B(Uart2RxFifoData_i_m[3]),
	.C(un1_address_17),
	.D(un1_address_1_Z),
	.Y(un1_serialnumber_1_iv_1_Z[3])
);
defparam \un1_serialnumber_1_iv_1[3] .INIT=16'hFDFC;
// @46:293
  CFG3 \un1_serialnumber_1_iv_2[7]  (
	.A(un1_address_19_Z),
	.B(DMMainPorts_1_RamBusDataOut[7]),
	.C(Uart0RxFifoData_m[7]),
	.Y(un1_serialnumber_1_iv_2_Z[7])
);
defparam \un1_serialnumber_1_iv_2[7] .INIT=8'hF8;
// @46:293
  CFG3 \un1_serialnumber_1_iv_0[7]  (
	.A(un1_address_1_Z),
	.B(un1_address_6_Z),
	.C(Uart3RxFifoData[7]),
	.Y(un1_serialnumber_1_iv_0_Z[7])
);
defparam \un1_serialnumber_1_iv_0[7] .INIT=8'hEC;
// @46:293
  CFG3 \un1_serialnumber_1_iv_0[6]  (
	.A(Uart3RxFifoData[6]),
	.B(Uart2RxFifoData_m[6]),
	.C(un1_address_1_Z),
	.Y(un1_serialnumber_1_iv_0_Z[6])
);
defparam \un1_serialnumber_1_iv_0[6] .INIT=8'hEC;
// @46:293
  CFG4 \un1_serialnumber_1_iv_4[0]  (
	.A(Uart0ClkDivider[0]),
	.B(DMMainPorts_1_RamBusDataOut[0]),
	.C(un1_address_19_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_4_Z[0])
);
defparam \un1_serialnumber_1_iv_4[0] .INIT=16'hEAC0;
// @46:293
  CFG4 \un1_serialnumber_1_iv_1[0]  (
	.A(un1_address_9_Z),
	.B(Uart1RxFifoData[0]),
	.C(Uart0RxFifoEmpty),
	.D(un1_address_11_Z),
	.Y(un1_serialnumber_1_iv_1_Z[0])
);
defparam \un1_serialnumber_1_iv_1[0] .INIT=16'hECA0;
// @46:293
  CFG3 \un1_serialnumber_1_iv_0[0]  (
	.A(Uart3RxFifoData[0]),
	.B(Uart2RxFifoData_m[0]),
	.C(un1_address_1_Z),
	.Y(un1_serialnumber_1_iv_0_Z[0])
);
defparam \un1_serialnumber_1_iv_0[0] .INIT=8'hEC;
// @46:293
  CFG3 \un1_serialnumber_1_iv_0[23]  (
	.A(Uart2ClkDivider[7]),
	.B(un1_address_inv_Z),
	.C(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_0_Z[23])
);
defparam \un1_serialnumber_1_iv_0[23] .INIT=8'hEC;
// @46:293
  CFG3 \un1_serialnumber_0_iv_0[20]  (
	.A(Ux1SelJmp_i_Z),
	.B(un1_address_15_Z),
	.C(un1_address_19_Z),
	.Y(un1_serialnumber_0_iv_0_Z[20])
);
defparam \un1_serialnumber_0_iv_0[20] .INIT=8'hEC;
// @46:293
  CFG3 \un1_serialnumber_0_iv_1[9]  (
	.A(Uart1ClkDivider[1]),
	.B(un1_address_14_Z),
	.C(Uart0RxFifoCount_m[1]),
	.Y(un1_serialnumber_0_iv_1_Z[9])
);
defparam \un1_serialnumber_0_iv_1[9] .INIT=8'hF8;
// @46:293
  CFG4 \un1_serialnumber_0_iv_1[17]  (
	.A(Uart0RxFifoCount[9]),
	.B(Uart2ClkDivider[1]),
	.C(un1_address_9_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_0_iv_1_Z[17])
);
defparam \un1_serialnumber_0_iv_1[17] .INIT=16'hECA0;
// @46:293
  CFG3 \un1_serialnumber_0_iv_0[17]  (
	.A(un1_address_19_Z),
	.B(Oe1_c),
	.C(un1_address_6_Z),
	.Y(un1_serialnumber_0_iv_0_Z[17])
);
defparam \un1_serialnumber_0_iv_0[17] .INIT=8'hF8;
// @46:293
  CFG4 \un1_serialnumber_0_iv_1[12]  (
	.A(Uart0RxFifoCount[4]),
	.B(Uart1ClkDivider[4]),
	.C(un1_address_9_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_0_iv_1_Z[12])
);
defparam \un1_serialnumber_0_iv_1[12] .INIT=16'hECA0;
// @46:293
  CFG4 \un1_serialnumber_1_iv_0[16]  (
	.A(Uart2ClkDivider[0]),
	.B(Oe0_c),
	.C(un1_address_14_Z),
	.D(un1_address_19_Z),
	.Y(un1_serialnumber_1_iv_0_Z[16])
);
defparam \un1_serialnumber_1_iv_0[16] .INIT=16'hECA0;
// @46:293
  CFG4 \un1_serialnumber_1_iv_0[26]  (
	.A(un1_address_14_Z),
	.B(un1_address_19_Z),
	.C(HVDis2_i_Z),
	.D(Uart3ClkDivider[2]),
	.Y(un1_serialnumber_1_iv_0_Z[26])
);
defparam \un1_serialnumber_1_iv_0[26] .INIT=16'hEAC0;
// @46:293
  CFG3 \un1_serialnumber_1_iv_0[21]  (
	.A(Uart2ClkDivider[5]),
	.B(un1_address_inv_Z),
	.C(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_0_Z[21])
);
defparam \un1_serialnumber_1_iv_0[21] .INIT=8'hEC;
// @46:293
  CFG4 \un1_serialnumber_1_iv_0[11]  (
	.A(Uart1ClkDivider[3]),
	.B(DMMainPorts_1_RamBusDataOut[11]),
	.C(un1_address_19_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_0_Z[11])
);
defparam \un1_serialnumber_1_iv_0[11] .INIT=16'hEAC0;
// @46:293
  CFG4 \un1_serialnumber_1_iv_2[5]  (
	.A(Uart0ClkDivider[5]),
	.B(DMMainPorts_1_RamBusDataOut[5]),
	.C(un1_address_19_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_2_Z[5])
);
defparam \un1_serialnumber_1_iv_2[5] .INIT=16'hEAC0;
// @46:293
  CFG3 \un1_serialnumber_1_iv_1[5]  (
	.A(Uart1RxFifoData[5]),
	.B(Uart0RxFifoData_m[5]),
	.C(un1_address_11_Z),
	.Y(un1_serialnumber_1_iv_1_Z[5])
);
defparam \un1_serialnumber_1_iv_1[5] .INIT=8'hEC;
// @46:293
  CFG4 \un1_serialnumber_0_iv_2[4]  (
	.A(Uart0ClkDivider[4]),
	.B(DMMainPorts_1_RamBusDataOut[4]),
	.C(un1_address_19_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_0_iv_2_Z[4])
);
defparam \un1_serialnumber_0_iv_2[4] .INIT=16'hEAC0;
// @46:293
  CFG3 \un1_serialnumber_0_iv_1[4]  (
	.A(Uart1RxFifoData[4]),
	.B(Uart0RxFifoData_m[4]),
	.C(un1_address_11_Z),
	.Y(un1_serialnumber_0_iv_1_Z[4])
);
defparam \un1_serialnumber_0_iv_1[4] .INIT=8'hEC;
// @46:293
  CFG4 \un1_serialnumber_0_iv_1[24]  (
	.A(un1_address_2_1_Z),
	.B(Uart0RxFifoCount_m[6]),
	.C(Uart3RxFifoCount[6]),
	.D(RamAddress[7]),
	.Y(un1_serialnumber_0_iv_1_Z[24])
);
defparam \un1_serialnumber_0_iv_1[24] .INIT=16'hECCC;
// @46:293
  CFG4 \un1_serialnumber_0_iv_0[24]  (
	.A(un1_address_14_Z),
	.B(un1_address_19_Z),
	.C(PowernEnHV_i_Z),
	.D(Uart3ClkDivider[0]),
	.Y(un1_serialnumber_0_iv_0_Z[24])
);
defparam \un1_serialnumber_0_iv_0[24] .INIT=16'hEAC0;
// @46:293
  CFG4 \un1_serialnumber_0_iv_3[8]  (
	.A(Uart1ClkDivider[0]),
	.B(DMMainPorts_1_RamBusDataOut[8]),
	.C(un1_address_19_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_0_iv_3_Z[8])
);
defparam \un1_serialnumber_0_iv_3[8] .INIT=16'hEAC0;
// @46:293
  CFG4 \un1_serialnumber_0_iv_2[8]  (
	.A(Uart1RxFifoCount[0]),
	.B(Uart2RxFifoCount[0]),
	.C(un1_address_13_Z),
	.D(un1_address_12_Z),
	.Y(un1_serialnumber_0_iv_2_Z[8])
);
defparam \un1_serialnumber_0_iv_2[8] .INIT=16'hEAC0;
// @46:293
  CFG4 \un1_serialnumber_0_iv_0[29]  (
	.A(Uart3ClkDivider[5]),
	.B(DMMainPorts_1_RamBusDataOut[29]),
	.C(un1_address_19_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_0_iv_0_Z[29])
);
defparam \un1_serialnumber_0_iv_0[29] .INIT=16'hEAC0;
// @46:293
  CFG4 \un1_serialnumber_1_iv_4_1[11]  (
	.A(Uart1RxFifoCount[3]),
	.B(Uart2RxFifoCount[3]),
	.C(un1_address_13_Z),
	.D(un1_address_12_Z),
	.Y(un1_serialnumber_1_iv_4_1_Z[11])
);
defparam \un1_serialnumber_1_iv_4_1[11] .INIT=16'hEAC0;
// @46:293
  CFG4 \un1_serialnumber_1_iv_4_0[11]  (
	.A(un1_address_2_1_Z),
	.B(Uart0RxFifoCount_m[3]),
	.C(Uart3RxFifoCount[3]),
	.D(RamAddress[7]),
	.Y(un1_serialnumber_1_iv_4_0_Z[11])
);
defparam \un1_serialnumber_1_iv_4_0[11] .INIT=16'hECCC;
// @46:293
  CFG4 \un1_serialnumber_1_iv_1_4[18]  (
	.A(Address[5]),
	.B(RamAddress[3]),
	.C(un1_serialnumber_1_iv_1_a9_1_0_Z[18]),
	.D(un1_serialnumber_1_iv_1_1_Z[18]),
	.Y(un1_serialnumber_1_iv_1_4_Z[18])
);
defparam \un1_serialnumber_1_iv_1_4[18] .INIT=16'hFF80;
// @46:293
  CFG4 \un1_serialnumber_1_iv_1_3[18]  (
	.A(Address[5]),
	.B(Address[4]),
	.C(un1_serialnumber_1_iv_1_a9_6_1_Z[18]),
	.D(un1_serialnumber_1_iv_1_0_Z[18]),
	.Y(un1_serialnumber_1_iv_1_3_Z[18])
);
defparam \un1_serialnumber_1_iv_1_3[18] .INIT=16'hFF20;
// @46:215
  CFG3 Uart1FifoReset_1_sqmuxa (
	.A(un8_readreq_9),
	.B(Uart0FifoReset_1_sqmuxa_i_2_0),
	.C(Uart1FifoReset_1_sqmuxa_0),
	.Y(Uart1FifoReset_1_sqmuxa_Z)
);
defparam Uart1FifoReset_1_sqmuxa.INIT=8'h80;
// @46:215
  CFG3 Uart0FifoReset_1_sqmuxa (
	.A(Uart0FifoReset_1_sqmuxa_0),
	.B(Uart0FifoReset_1_sqmuxa_1_Z),
	.C(Uart0FifoReset_1_sqmuxa_i_2_0),
	.Y(Uart0FifoReset_1_sqmuxa_Z)
);
defparam Uart0FifoReset_1_sqmuxa.INIT=8'h80;
// @46:373
  CFG3 un14_readreq (
	.A(un14_readreq_9),
	.B(un14_readreq_0_Z),
	.C(un8_readreq_2_0_Z),
	.Y(un14_readreq_Z)
);
defparam un14_readreq.INIT=8'h80;
// @46:215
  CFG3 Uart3FifoReset_1_sqmuxa (
	.A(un26_readreq_2_0),
	.B(HVDis2_i_1_sqmuxa_2_0_Z),
	.C(Uart3FifoReset_1_sqmuxa_1_Z),
	.Y(Uart3FifoReset_1_sqmuxa_Z)
);
defparam Uart3FifoReset_1_sqmuxa.INIT=8'h80;
// @46:215
  CFG3 Uart2FifoReset_1_sqmuxa (
	.A(un14_readreq_9),
	.B(HVDis2_i_1_sqmuxa_2_0_Z),
	.C(Uart2FifoReset_1_sqmuxa_1_Z),
	.Y(Uart2FifoReset_1_sqmuxa_Z)
);
defparam Uart2FifoReset_1_sqmuxa.INIT=8'h80;
// @46:411
  CFG3 un26_readreq (
	.A(un26_readreq_2_0),
	.B(un8_readreq_2_0_Z),
	.C(un26_readreq_1_0_Z),
	.Y(un26_readreq_Z)
);
defparam un26_readreq.INIT=8'h80;
// @46:392
  CFG4 un20_readreq (
	.A(un20_readreq_0_Z),
	.B(un14_readreq_1_Z),
	.C(un8_readreq_2_0_Z),
	.D(un1_address_2_1_Z),
	.Y(un20_readreq_Z)
);
defparam un20_readreq.INIT=16'h8000;
// @46:354
  CFG3 un8_readreq (
	.A(un8_readreq_2_0_Z),
	.B(un8_readreq_0_Z),
	.C(un8_readreq_9),
	.Y(un8_readreq_Z)
);
defparam un8_readreq.INIT=8'h80;
// @46:293
  CFG4 \un1_serialnumber_1_iv_1[16]  (
	.A(un1_address_2_1_Z),
	.B(Uart2RxFifoCount_m[8]),
	.C(Uart3RxFifoCount[8]),
	.D(RamAddress[7]),
	.Y(un1_serialnumber_1_iv_1_Z[16])
);
defparam \un1_serialnumber_1_iv_1[16] .INIT=16'hECCC;
// @46:293
  CFG4 \un1_serialnumber_1_iv_1[15]  (
	.A(Uart1RxFifoCount[7]),
	.B(Uart0RxFifoCount[7]),
	.C(un1_address_12_Z),
	.D(un1_address_9_Z),
	.Y(un1_serialnumber_1_iv_1_Z[15])
);
defparam \un1_serialnumber_1_iv_1[15] .INIT=16'hECA0;
// @46:293
  CFG4 \un1_serialnumber_0_iv_2[17]  (
	.A(un1_address_2_1_Z),
	.B(Uart1RxFifoCount_m[9]),
	.C(Uart3RxFifoCount[9]),
	.D(RamAddress[7]),
	.Y(un1_serialnumber_0_iv_2_Z[17])
);
defparam \un1_serialnumber_0_iv_2[17] .INIT=16'hECCC;
// @48:776
  CFG2 un1_address_6_RNI92LO (
	.A(un1_address_6_Z),
	.B(un1_address_inv_Z),
	.Y(un1_serialnumber_1[16])
);
defparam un1_address_6_RNI92LO.INIT=4'hE;
// @46:293
  CFG3 \un1_serialnumber_0_iv[30]  (
	.A(Uart3ClkDivider[6]),
	.B(un1_address_inv_Z),
	.C(un1_address_14_Z),
	.Y(un1_serialnumber_0_iv_Z[30])
);
defparam \un1_serialnumber_0_iv[30] .INIT=8'hEC;
// @46:293
  CFG4 \un1_serialnumber_1_iv_3[16]  (
	.A(Uart1RxFifoCount[8]),
	.B(Uart0RxFifoCount[8]),
	.C(un1_address_12_Z),
	.D(un1_address_9_Z),
	.Y(un1_serialnumber_3[16])
);
defparam \un1_serialnumber_1_iv_3[16] .INIT=16'hECA0;
// @46:293
  CFG4 \un1_serialnumber_0_iv_1[20]  (
	.A(Uart1RxFifoCount[2]),
	.B(Uart0RxFifoCount[2]),
	.C(un1_address_12_Z),
	.D(un1_address_9_Z),
	.Y(un1_serialnumber_1[20])
);
defparam \un1_serialnumber_0_iv_1[20] .INIT=16'hECA0;
// @46:321
  CFG4 un43_readreq_1_o2 (
	.A(RamAddress[6]),
	.B(Address[5]),
	.C(RamAddress[7]),
	.D(N_707),
	.Y(N_708)
);
defparam un43_readreq_1_o2.INIT=16'h1908;
// @46:293
  CFG3 \un1_serialnumber_1_iv_9[1]  (
	.A(un1_serialnumber_1_iv_5_Z[1]),
	.B(Uart0RxFifoData_i_m[1]),
	.C(Uart3RxFifoFull_i_m),
	.Y(un1_serialnumber_1_iv_9_Z[1])
);
defparam \un1_serialnumber_1_iv_9[1] .INIT=8'hFE;
// @46:293
  CFG4 \un1_serialnumber_1_iv_8[1]  (
	.A(un1_address_9_Z),
	.B(Uart0RxFifoFull),
	.C(un1_serialnumber_1_iv_2_0_Z[1]),
	.D(Uart1RxFifoData_i_m[1]),
	.Y(un1_serialnumber_1_iv_8_Z[1])
);
defparam \un1_serialnumber_1_iv_8[1] .INIT=16'hFFF2;
// @46:293
  CFG4 \un1_serialnumber_1_iv_4[19]  (
	.A(Uart0RxFifoCount_m[1]),
	.B(un1_address_20_1_Z),
	.C(un1_address_20_0_Z),
	.D(Uart3RxFifoCount_m[1]),
	.Y(un1_serialnumber_1_iv_4_Z[19])
);
defparam \un1_serialnumber_1_iv_4[19] .INIT=16'hFFFE;
// @46:293
  CFG4 \un1_serialnumber_1_iv_3[19]  (
	.A(un1_address_14_Z),
	.B(Uart2ClkDivider[3]),
	.C(un1_serialnumber_1[16]),
	.D(Uart3OE_i_m),
	.Y(un1_serialnumber_1_iv_3_Z[19])
);
defparam \un1_serialnumber_1_iv_3[19] .INIT=16'hFFF8;
// @46:293
  CFG4 \un1_serialnumber_1_iv_3[10]  (
	.A(un1_serialnumber_1_iv_1_Z[10]),
	.B(un1_address_19_Z),
	.C(DMMainPorts_1_RamBusDataOut[10]),
	.D(un1_address_6_Z),
	.Y(un1_serialnumber_1_iv_3_Z[10])
);
defparam \un1_serialnumber_1_iv_3[10] .INIT=16'hFFEA;
// @46:293
  CFG3 \un1_serialnumber_1_iv_3[27]  (
	.A(un1_address_20_1_Z),
	.B(un1_address_20_0_Z),
	.C(un1_serialnumber_1_iv_1_Z[27]),
	.Y(un1_serialnumber_1_iv_3_Z[27])
);
defparam \un1_serialnumber_1_iv_3[27] .INIT=8'hFE;
// @46:293
  CFG3 \un1_serialnumber_0_iv_4[14]  (
	.A(un1_address_20_1_Z),
	.B(un1_address_20_0_Z),
	.C(un1_serialnumber_0_iv_1_Z[14]),
	.Y(un1_serialnumber_0_iv_4_Z[14])
);
defparam \un1_serialnumber_0_iv_4[14] .INIT=8'hFE;
// @46:293
  CFG4 \un1_serialnumber_0_iv_3[14]  (
	.A(Uart2RxFifoCount[6]),
	.B(un1_address_15_Z),
	.C(un1_address_13_Z),
	.D(DataOut_m[14]),
	.Y(un1_serialnumber_0_iv_3_Z[14])
);
defparam \un1_serialnumber_0_iv_3[14] .INIT=16'hFFEC;
// @46:293
  CFG4 \un1_serialnumber_1_iv_4[13]  (
	.A(un1_serialnumber_1_iv_1_Z[13]),
	.B(un1_address_19_Z),
	.C(DMMainPorts_1_RamBusDataOut[13]),
	.D(un1_address_6_Z),
	.Y(un1_serialnumber_1_iv_4_Z[13])
);
defparam \un1_serialnumber_1_iv_4[13] .INIT=16'hFFEA;
// @46:293
  CFG4 \un1_serialnumber_1_iv_8[2]  (
	.A(un1_address_15_Z),
	.B(un1_address_18_Z),
	.C(un1_serialnumber_1_iv_5_Z[2]),
	.D(un1_address_16_Z),
	.Y(un1_serialnumber_1_iv_8_Z[2])
);
defparam \un1_serialnumber_1_iv_8[2] .INIT=16'hFFFE;
// @46:293
  CFG4 \un1_serialnumber_1_iv_7[2]  (
	.A(un1_address_12_Z),
	.B(Uart1TxFifoEmpty),
	.C(un1_serialnumber_1_iv_3_Z[2]),
	.D(Uart2TxFifoEmpty_i_m),
	.Y(un1_serialnumber_1_iv_7_Z[2])
);
defparam \un1_serialnumber_1_iv_7[2] .INIT=16'hFFF2;
// @46:293
  CFG4 \un1_serialnumber_1_iv_8[3]  (
	.A(un1_address_15_Z),
	.B(un1_address_18_Z),
	.C(un1_serialnumber_1_iv_5_Z[3]),
	.D(un1_address_16_Z),
	.Y(un1_serialnumber_1_iv_8_Z[3])
);
defparam \un1_serialnumber_1_iv_8[3] .INIT=16'hFFFE;
// @46:293
  CFG4 \un1_serialnumber_1_iv_7[3]  (
	.A(un1_address_12_Z),
	.B(Uart1TxFifoFull),
	.C(un1_serialnumber_1_iv_3_Z[3]),
	.D(Uart2TxFifoFull_i_m),
	.Y(un1_serialnumber_1_iv_7_Z[3])
);
defparam \un1_serialnumber_1_iv_7[3] .INIT=16'hFFF2;
// @46:293
  CFG4 \un1_serialnumber_1_iv_2[15]  (
	.A(un1_serialnumber_1_iv_1_Z[15]),
	.B(un1_address_19_Z),
	.C(DMMainPorts_1_RamBusDataOut[15]),
	.D(Uart1ClkDivider_i_m[7]),
	.Y(un1_serialnumber_1_iv_2_Z[15])
);
defparam \un1_serialnumber_1_iv_2[15] .INIT=16'hFFEA;
// @46:293
  CFG4 \un1_serialnumber_1_iv_4[7]  (
	.A(un1_address_11_Z),
	.B(Uart1RxFifoData[7]),
	.C(Uart2RxFifoData_m[7]),
	.D(un1_serialnumber_2[7]),
	.Y(un1_serialnumber_1_iv_4_Z[7])
);
defparam \un1_serialnumber_1_iv_4[7] .INIT=16'hFFF8;
// @46:293
  CFG4 \un1_serialnumber_1_iv_4[6]  (
	.A(un1_serialnumber_1[16]),
	.B(un1_address_19_Z),
	.C(DMMainPorts_1_RamBusDataOut[6]),
	.D(Uart0ClkDivider_i_m[6]),
	.Y(un1_serialnumber_1_iv_4_Z[6])
);
defparam \un1_serialnumber_1_iv_4[6] .INIT=16'hFFEA;
// @46:293
  CFG4 \un1_serialnumber_1_iv_3[6]  (
	.A(un1_address_11_Z),
	.B(Uart1RxFifoData[6]),
	.C(Uart0RxFifoData_m[6]),
	.D(un1_serialnumber_1_iv_0_Z[6]),
	.Y(un1_serialnumber_1_iv_3_Z[6])
);
defparam \un1_serialnumber_1_iv_3[6] .INIT=16'hFFF8;
// @46:293
  CFG4 \un1_serialnumber_1_iv_7[0]  (
	.A(un1_address_12_Z),
	.B(Uart1RxFifoEmpty),
	.C(un1_serialnumber_1_iv_4_Z[0]),
	.D(Uart2RxFifoEmpty_m),
	.Y(un1_serialnumber_1_iv_7_Z[0])
);
defparam \un1_serialnumber_1_iv_7[0] .INIT=16'hFFF8;
// @46:293
  CFG4 \un1_serialnumber_1_iv_4[23]  (
	.A(Uart0RxFifoCount[5]),
	.B(un1_address_9_Z),
	.C(un1_serialnumber_1_iv_2_Z[23]),
	.D(Uart3RxFifoCount_m[5]),
	.Y(un1_serialnumber_1_iv_4_Z[23])
);
defparam \un1_serialnumber_1_iv_4[23] .INIT=16'hFFF8;
// @46:293
  CFG4 \un1_serialnumber_0_iv_3[20]  (
	.A(un1_address_14_Z),
	.B(Uart2ClkDivider[4]),
	.C(un1_serialnumber_1[20]),
	.D(Uart3RxFifoCount_m[2]),
	.Y(un1_serialnumber_0_iv_3_Z[20])
);
defparam \un1_serialnumber_0_iv_3[20] .INIT=16'hFFF8;
// @46:293
  CFG4 \un1_serialnumber_0_iv_3[9]  (
	.A(un1_address_inv_Z),
	.B(DMMainPorts_1_RamBusDataOut[9]),
	.C(un1_address_19_Z),
	.D(Uart2RxFifoCount_m[1]),
	.Y(un1_serialnumber_0_iv_3_Z[9])
);
defparam \un1_serialnumber_0_iv_3[9] .INIT=16'hFFEA;
// @46:293
  CFG4 \un1_serialnumber_0_iv_3[12]  (
	.A(un1_address_inv_Z),
	.B(DMMainPorts_1_RamBusDataOut[12]),
	.C(un1_address_19_Z),
	.D(Uart2RxFifoCount_m[4]),
	.Y(un1_serialnumber_0_iv_3_Z[12])
);
defparam \un1_serialnumber_0_iv_3[12] .INIT=16'hFFEA;
// @46:293
  CFG3 \un1_serialnumber_1_iv_2[16]  (
	.A(un1_address_20_1_Z),
	.B(un1_address_20_0_Z),
	.C(un1_serialnumber_3[16]),
	.Y(un1_serialnumber_1_iv_2_Z[16])
);
defparam \un1_serialnumber_1_iv_2[16] .INIT=8'hFE;
// @46:293
  CFG4 \un1_serialnumber_1_iv_3[5]  (
	.A(un1_address_1_Z),
	.B(Uart3RxFifoData[5]),
	.C(Uart2RxFifoData_m[5]),
	.D(un1_serialnumber_1_iv_1_Z[5]),
	.Y(un1_serialnumber_1_iv_3_Z[5])
);
defparam \un1_serialnumber_1_iv_3[5] .INIT=16'hFFF8;
// @46:293
  CFG4 \un1_serialnumber_0_iv_3[4]  (
	.A(un1_address_1_Z),
	.B(Uart3RxFifoData[4]),
	.C(Uart2RxFifoData_m[4]),
	.D(un1_serialnumber_0_iv_1_Z[4]),
	.Y(un1_serialnumber_0_iv_3_Z[4])
);
defparam \un1_serialnumber_0_iv_3[4] .INIT=16'hFFF8;
// @46:293
  CFG4 \un1_serialnumber_0_iv_2[22]  (
	.A(Uart2ClkDivider[6]),
	.B(un1_address_14_Z),
	.C(Uart3RxFifoCount_m[4]),
	.D(Uart2RxFifoCount_m[4]),
	.Y(un1_serialnumber_0_iv_2_Z[22])
);
defparam \un1_serialnumber_0_iv_2[22] .INIT=16'hFFF8;
// @46:215
  CFG4 StartMachine_i_0_sqmuxa (
	.A(StartMachine_i_0_sqmuxa_4_Z),
	.B(WriteReq),
	.C(HVDis2_i_1_sqmuxa_10_Z),
	.D(un1_address_17),
	.Y(StartMachine_i_0_sqmuxa_Z)
);
defparam StartMachine_i_0_sqmuxa.INIT=16'h8000;
// @46:293
  CFG3 \un1_serialnumber_0_iv[29]  (
	.A(un1_address_20_0_Z),
	.B(un1_address_20_1_Z),
	.C(un1_serialnumber_0_iv_0_Z[29]),
	.Y(un1_serialnumber[29])
);
defparam \un1_serialnumber_0_iv[29] .INIT=8'hFE;
// @46:293
  CFG4 \un1_serialnumber_1_iv[31]  (
	.A(un1_address_20_0_Z),
	.B(un1_address_20_1_Z),
	.C(un1_address_inv_Z),
	.D(Uart3ClkDivider_i_m[7]),
	.Y(un1_serialnumber_1_iv_Z[31])
);
defparam \un1_serialnumber_1_iv[31] .INIT=16'hFFFE;
// @46:526
  CFG4 HVDis2_i_1_sqmuxa (
	.A(HVDis2_i_0_sqmuxa_0_Z),
	.B(HVDis2_i_1_sqmuxa_2_Z),
	.C(HVDis2_i_1_sqmuxa_2_0_Z),
	.D(WriteReq),
	.Y(HVDis2_i_1_sqmuxa_Z)
);
defparam HVDis2_i_1_sqmuxa.INIT=16'h8000;
// @46:215
  CFG4 Uart0ClkDivider_i_1_sqmuxa (
	.A(Uart0ClkDivider_i_1_sqmuxa_12_1z),
	.B(Uart0ClkDivider_i_1_sqmuxa_3_Z),
	.C(un14_readreq_9),
	.D(WriteReq),
	.Y(Uart0ClkDivider_i_1_sqmuxa_Z)
);
defparam Uart0ClkDivider_i_1_sqmuxa.INIT=16'h8000;
// @46:293
  CFG2 \un1_serialnumber_1_iv_4[11]  (
	.A(un1_serialnumber_1_iv_4_0_Z[11]),
	.B(un1_serialnumber_1_iv_4_1_Z[11]),
	.Y(un1_serialnumber_1_iv_4_Z[11])
);
defparam \un1_serialnumber_1_iv_4[11] .INIT=4'hE;
// @46:214
  CFG2 ReadUart0_1_sqmuxa (
	.A(un8_readreq_Z),
	.B(LastReadReq_Z),
	.Y(ReadUart0_1_sqmuxa_Z)
);
defparam ReadUart0_1_sqmuxa.INIT=4'h2;
// @46:214
  CFG2 ReadUart1_1_sqmuxa (
	.A(un14_readreq_Z),
	.B(LastReadReq_Z),
	.Y(ReadUart1_1_sqmuxa_Z)
);
defparam ReadUart1_1_sqmuxa.INIT=4'h2;
// @46:214
  CFG2 ReadUart2_1_sqmuxa (
	.A(un20_readreq_Z),
	.B(LastReadReq_Z),
	.Y(ReadUart2_1_sqmuxa_Z)
);
defparam ReadUart2_1_sqmuxa.INIT=4'h2;
// @46:214
  CFG2 ReadUart3_1_sqmuxa (
	.A(un26_readreq_Z),
	.B(LastReadReq_Z),
	.Y(ReadUart3_1_sqmuxa_Z)
);
defparam ReadUart3_1_sqmuxa.INIT=4'h2;
// @46:215
  CFG2 WriteUart0_1_sqmuxa (
	.A(un8_readreq_Z),
	.B(LastWriteReq_Z),
	.Y(WriteUart0_1_sqmuxa_Z)
);
defparam WriteUart0_1_sqmuxa.INIT=4'h2;
// @46:215
  CFG2 WriteUart1_1_sqmuxa (
	.A(un14_readreq_Z),
	.B(LastWriteReq_Z),
	.Y(WriteUart1_1_sqmuxa_Z)
);
defparam WriteUart1_1_sqmuxa.INIT=4'h2;
// @46:215
  CFG2 WriteUart2_1_sqmuxa (
	.A(un20_readreq_Z),
	.B(LastWriteReq_Z),
	.Y(WriteUart2_1_sqmuxa_Z)
);
defparam WriteUart2_1_sqmuxa.INIT=4'h2;
// @46:215
  CFG2 WriteUart3_1_sqmuxa (
	.A(un26_readreq_Z),
	.B(LastWriteReq_Z),
	.Y(WriteUart3_1_sqmuxa_Z)
);
defparam WriteUart3_1_sqmuxa.INIT=4'h2;
// @46:526
  CFG3 Uart0TxFifoData_1_sqmuxa (
	.A(HVDis2_i_0_sqmuxa_0_Z),
	.B(WriteReq),
	.C(un8_readreq_Z),
	.Y(Uart0TxFifoData_1_sqmuxa_Z)
);
defparam Uart0TxFifoData_1_sqmuxa.INIT=8'h80;
// @46:526
  CFG3 Uart1TxFifoData_1_sqmuxa (
	.A(HVDis2_i_0_sqmuxa_0_Z),
	.B(WriteReq),
	.C(un14_readreq_Z),
	.Y(Uart1TxFifoData_1_sqmuxa_Z)
);
defparam Uart1TxFifoData_1_sqmuxa.INIT=8'h80;
// @46:526
  CFG3 Uart2TxFifoData_1_sqmuxa (
	.A(HVDis2_i_0_sqmuxa_0_Z),
	.B(WriteReq),
	.C(un20_readreq_Z),
	.Y(Uart2TxFifoData_1_sqmuxa_Z)
);
defparam Uart2TxFifoData_1_sqmuxa.INIT=8'h80;
// @46:293
  CFG3 \un1_serialnumber_1_iv_3[25]  (
	.A(Uart3RxFifoCount_m[7]),
	.B(un1_address_20_0_Z),
	.C(un1_address_20_1_Z),
	.Y(un1_serialnumber_3[25])
);
defparam \un1_serialnumber_1_iv_3[25] .INIT=8'hFE;
// @46:293
  CFG4 \un1_serialnumber_1_iv_10[1]  (
	.A(un1_address_15_Z),
	.B(un1_address_18_Z),
	.C(un1_serialnumber_1_iv_6_Z[1]),
	.D(un1_serialnumber_1_iv_1_Z[1]),
	.Y(un1_serialnumber_1_iv_10_Z[1])
);
defparam \un1_serialnumber_1_iv_10[1] .INIT=16'hFFFE;
// @46:293
  CFG4 \un1_serialnumber_1_iv_5[7]  (
	.A(un1_serialnumber_1_iv_0_Z[7]),
	.B(un1_serialnumber_1_iv_2_Z[7]),
	.C(Uart0ClkDivider[7]),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_5_Z[7])
);
defparam \un1_serialnumber_1_iv_5[7] .INIT=16'hFEEE;
// @46:293
  CFG4 \un1_serialnumber_1_iv[23]  (
	.A(un1_address_20_0_Z),
	.B(un1_serialnumber_1_iv_0_Z[23]),
	.C(un1_address_20_1_Z),
	.D(un1_serialnumber_1_iv_4_Z[23]),
	.Y(un1_serialnumber[23])
);
defparam \un1_serialnumber_1_iv[23] .INIT=16'hFFFE;
// @46:293
  CFG4 \un1_serialnumber_1_iv[21]  (
	.A(un1_address_20_0_Z),
	.B(un1_serialnumber_1_iv_0_Z[21]),
	.C(un1_address_20_1_Z),
	.D(un1_serialnumber_1_iv_4_Z[11]),
	.Y(un1_serialnumber[21])
);
defparam \un1_serialnumber_1_iv[21] .INIT=16'hFFFE;
// @46:293
  CFG3 \un1_serialnumber_0_iv[8]  (
	.A(un1_serialnumber_0_iv_3_Z[8]),
	.B(un1_serialnumber_0_iv_2_Z[8]),
	.C(un1_serialnumber_0_iv_4_Z[8]),
	.Y(un1_serialnumber[8])
);
defparam \un1_serialnumber_0_iv[8] .INIT=8'hFE;
// @46:293
  CFG4 \un1_serialnumber_0_iv[17]  (
	.A(un1_serialnumber_0_iv_1_Z[17]),
	.B(Uart2RxFifoCount_m[9]),
	.C(un1_serialnumber_0_iv_0_Z[17]),
	.D(un1_serialnumber_0_iv_2_Z[17]),
	.Y(un1_serialnumber[17])
);
defparam \un1_serialnumber_0_iv[17] .INIT=16'hFFFE;
// @46:293
  CFG4 \un1_serialnumber_0_iv[4]  (
	.A(un1_address_20_1_Z),
	.B(un1_address_20_0_Z),
	.C(un1_serialnumber_0_iv_2_Z[4]),
	.D(un1_serialnumber_0_iv_3_Z[4]),
	.Y(un1_serialnumber[4])
);
defparam \un1_serialnumber_0_iv[4] .INIT=16'hFFFE;
// @46:293
  CFG4 \un1_serialnumber_0_iv[22]  (
	.A(un1_address_9_Z),
	.B(Uart0RxFifoCount[4]),
	.C(un1_serialnumber_0_iv_2_Z[22]),
	.D(Uart1RxFifoCount_m[4]),
	.Y(un1_serialnumber[22])
);
defparam \un1_serialnumber_0_iv[22] .INIT=16'hFFF8;
// @46:293
  CFG3 \un1_serialnumber_0_iv[24]  (
	.A(un1_serialnumber_0_iv_2_Z[24]),
	.B(un1_serialnumber_0_iv_1_Z[24]),
	.C(un1_serialnumber_0_iv_0_Z[24]),
	.Y(un1_serialnumber_0_iv_Z[24])
);
defparam \un1_serialnumber_0_iv[24] .INIT=8'hFE;
// @46:293
  CFG4 \un1_serialnumber_0_iv[9]  (
	.A(Uart1RxFifoCount_m[1]),
	.B(Uart3RxFifoCount_m[1]),
	.C(un1_serialnumber_0_iv_3_Z[9]),
	.D(un1_serialnumber_0_iv_1_Z[9]),
	.Y(un1_serialnumber_0_iv_Z[9])
);
defparam \un1_serialnumber_0_iv[9] .INIT=16'hFFFE;
// @46:293
  CFG4 \un1_serialnumber_1_iv[10]  (
	.A(un1_serialnumber_1[20]),
	.B(Uart2RxFifoCount_m[2]),
	.C(un1_serialnumber_1_iv_3_Z[10]),
	.D(un1_serialnumber_2[7]),
	.Y(un1_serialnumber_1_iv_Z[10])
);
defparam \un1_serialnumber_1_iv[10] .INIT=16'hFFFE;
// @46:293
  CFG4 \un1_serialnumber_1_iv[13]  (
	.A(un1_serialnumber_1_iv_2_Z[13]),
	.B(un1_serialnumber_1_iv_4_Z[13]),
	.C(Uart2RxFifoCount_m[5]),
	.D(un1_serialnumber_2[7]),
	.Y(un1_serialnumber_1_iv_Z[13])
);
defparam \un1_serialnumber_1_iv[13] .INIT=16'hFFFE;
// @46:293
  CFG4 \un1_serialnumber_1_iv[26]  (
	.A(un1_serialnumber_3[16]),
	.B(un1_serialnumber_2[7]),
	.C(un1_serialnumber_1_iv_1_Z[16]),
	.D(un1_serialnumber_1_iv_0_Z[26]),
	.Y(un1_serialnumber_1_iv_Z[26])
);
defparam \un1_serialnumber_1_iv[26] .INIT=16'hFFFE;
// @46:293
  CFG3 \un1_serialnumber_0_iv[20]  (
	.A(un1_serialnumber_0_iv_0_Z[20]),
	.B(Uart2RxFifoCount_m[2]),
	.C(un1_serialnumber_0_iv_3_Z[20]),
	.Y(un1_serialnumber_0_iv_Z[20])
);
defparam \un1_serialnumber_0_iv[20] .INIT=8'hFE;
// @46:293
  CFG4 \un1_serialnumber_0_iv[12]  (
	.A(Uart1RxFifoCount_m[4]),
	.B(Uart3RxFifoCount_m[4]),
	.C(un1_serialnumber_0_iv_3_Z[12]),
	.D(un1_serialnumber_0_iv_1_Z[12]),
	.Y(un1_serialnumber_0_iv_Z[12])
);
defparam \un1_serialnumber_0_iv[12] .INIT=16'hFFFE;
// @46:293
  CFG3 \un1_serialnumber_1_iv[5]  (
	.A(un1_serialnumber_1_iv_2_Z[5]),
	.B(un1_serialnumber_1[16]),
	.C(un1_serialnumber_1_iv_3_Z[5]),
	.Y(un1_serialnumber_1_iv_Z[5])
);
defparam \un1_serialnumber_1_iv[5] .INIT=8'hFE;
// @46:293
  CFG4 \un1_serialnumber_1_iv[25]  (
	.A(un1_serialnumber_3[25]),
	.B(un1_serialnumber_1_iv_0_Z[25]),
	.C(un1_serialnumber_1_iv_1_Z[15]),
	.D(un1_serialnumber_1_iv_1_Z[25]),
	.Y(un1_serialnumber[25])
);
defparam \un1_serialnumber_1_iv[25] .INIT=16'hFFFE;
// @46:293
  CFG4 \un1_serialnumber_1_iv[16]  (
	.A(un1_serialnumber_1_iv_1_Z[16]),
	.B(un1_serialnumber_1[16]),
	.C(un1_serialnumber_1_iv_2_Z[16]),
	.D(un1_serialnumber_1_iv_0_Z[16]),
	.Y(un1_serialnumber[16])
);
defparam \un1_serialnumber_1_iv[16] .INIT=16'hFFFE;
// @46:293
  CFG4 \un1_serialnumber_1_iv[15]  (
	.A(un1_serialnumber_1[16]),
	.B(Uart2RxFifoCount_m[7]),
	.C(un1_serialnumber_1_iv_2_Z[15]),
	.D(un1_serialnumber_3[25]),
	.Y(un1_serialnumber[15])
);
defparam \un1_serialnumber_1_iv[15] .INIT=16'hFFFE;
// @46:293
  CFG3 \un1_serialnumber_1_iv[27]  (
	.A(un1_serialnumber_1_iv_2_Z[27]),
	.B(un1_serialnumber_0_iv_2_Z[17]),
	.C(un1_serialnumber_1_iv_3_Z[27]),
	.Y(un1_serialnumber[27])
);
defparam \un1_serialnumber_1_iv[27] .INIT=8'hFE;
// @46:293
  CFG4 \un1_serialnumber_1_iv[19]  (
	.A(Uart2RxFifoCount_m[1]),
	.B(Uart1RxFifoCount_m[1]),
	.C(un1_serialnumber_1_iv_3_Z[19]),
	.D(un1_serialnumber_1_iv_4_Z[19]),
	.Y(un1_serialnumber_1_iv_Z[19])
);
defparam \un1_serialnumber_1_iv[19] .INIT=16'hFFFE;
// @46:293
  CFG3 \un1_serialnumber_0_iv[14]  (
	.A(un1_serialnumber_0_iv_2_Z[14]),
	.B(un1_serialnumber_0_iv_3_Z[14]),
	.C(un1_serialnumber_0_iv_4_Z[14]),
	.Y(un1_serialnumber_0_iv_Z[14])
);
defparam \un1_serialnumber_0_iv[14] .INIT=8'hFE;
// @46:293
  CFG4 \un1_serialnumber_1_iv[0]  (
	.A(un1_serialnumber_1_iv_0_Z[0]),
	.B(un1_serialnumber_1_iv_1_Z[0]),
	.C(un1_serialnumber_1_iv_7_Z[0]),
	.D(un1_serialnumber_1_iv_6_Z[0]),
	.Y(un1_serialnumber_1_iv_Z[0])
);
defparam \un1_serialnumber_1_iv[0] .INIT=16'hFFFE;
// @46:293
  CFG4 \un1_serialnumber_1_iv[6]  (
	.A(un1_address_20_1_Z),
	.B(un1_address_20_0_Z),
	.C(un1_serialnumber_1_iv_3_Z[6]),
	.D(un1_serialnumber_1_iv_4_Z[6]),
	.Y(un1_serialnumber_1_iv_Z[6])
);
defparam \un1_serialnumber_1_iv[6] .INIT=16'hFFFE;
// @46:293
  CFG4 \un1_serialnumber_1_iv[7]  (
	.A(un1_address_20_0_Z),
	.B(un1_address_20_1_Z),
	.C(un1_serialnumber_1_iv_4_Z[7]),
	.D(un1_serialnumber_1_iv_5_Z[7]),
	.Y(un1_serialnumber_1_iv_Z[7])
);
defparam \un1_serialnumber_1_iv[7] .INIT=16'hFFFE;
// @46:293
  CFG4 un43_readreq_1_o2_RNI2LBA1 (
	.A(un1_rst_1_4_0_Z),
	.B(un1_rst_1_5_0_Z),
	.C(ReadReq),
	.D(N_708),
	.Y(un1_rst_1_i)
);
defparam un43_readreq_1_o2_RNI2LBA1.INIT=16'h1000;
// @46:293
  CFG3 \DataOut_RNO[18]  (
	.A(un1_serialnumber_1_iv_1_3_Z[18]),
	.B(un1_serialnumber_1_iv_1_2_Z[18]),
	.C(un1_serialnumber_1_iv_1_4_Z[18]),
	.Y(un1_serialnumber_1_iv_i)
);
defparam \DataOut_RNO[18] .INIT=8'h01;
// @46:293
  CFG4 \DataOut_RNO[3]  (
	.A(un1_serialnumber_1_iv_1_Z[3]),
	.B(un1_serialnumber_1_iv_2_Z[3]),
	.C(un1_serialnumber_1_iv_8_Z[3]),
	.D(un1_serialnumber_1_iv_7_Z[3]),
	.Y(un1_serialnumber_1_iv_i_Z[3])
);
defparam \DataOut_RNO[3] .INIT=16'h0001;
// @46:293
  CFG4 \DataOut_RNO[2]  (
	.A(un1_serialnumber_1_iv_1_Z[2]),
	.B(un1_serialnumber_1_iv_2_Z[2]),
	.C(un1_serialnumber_1_iv_8_Z[2]),
	.D(un1_serialnumber_1_iv_7_Z[2]),
	.Y(un1_serialnumber_1_iv_i_Z[2])
);
defparam \DataOut_RNO[2] .INIT=16'h0001;
// @46:293
  CFG3 \DataOut_RNO[1]  (
	.A(un1_serialnumber_1_iv_8_Z[1]),
	.B(un1_serialnumber_1_iv_10_Z[1]),
	.C(un1_serialnumber_1_iv_9_Z[1]),
	.Y(un1_serialnumber_1_iv_i_Z[1])
);
defparam \DataOut_RNO[1] .INIT=8'h01;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* RegisterSpacePorts_14 */

module VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3 (
  Uart0ClkDivider,
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  UartClk0
)
;
input [7:0] Uart0ClkDivider ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output UartClk0 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire UartClk0 ;
wire [7:0] ClkDiv_Z;
wire [7:0] ClkDiv_i;
wire [7:7] ClkDiv_s_Z;
wire [6:0] ClkDiv_s;
wire [6:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y_2;
wire [6:1] ClkDiv_cry_Y_3;
wire [7:7] ClkDiv_s_FCO_2;
wire [7:7] ClkDiv_s_Y_2;
wire clko_i_2 ;
wire clko_i3 ;
wire clko_i3_i ;
wire VCC ;
wire GND ;
wire un1_terminal_count_cry_0_Z ;
wire un1_terminal_count_cry_0_S ;
wire un1_terminal_count_cry_0_Y ;
wire un1_terminal_count_cry_1_Z ;
wire clko_i3_1 ;
wire un1_terminal_count_cry_1_Y ;
wire un1_terminal_count_cry_2_Z ;
wire clko_i3_2 ;
wire un1_terminal_count_cry_2_Y ;
wire un1_terminal_count_cry_3_Z ;
wire clko_i3_3 ;
wire un1_terminal_count_cry_3_Y ;
wire un1_terminal_count_cry_4_Z ;
wire clko_i3_4 ;
wire un1_terminal_count_cry_4_Y ;
wire un1_terminal_count_cry_5_Z ;
wire clko_i3_5 ;
wire un1_terminal_count_cry_5_Y ;
wire un1_terminal_count_cry_6_Z ;
wire clko_i3_6 ;
wire un1_terminal_count_cry_6_Y ;
wire clkdiv15_cry_0 ;
wire clkdiv15_cry_0_S ;
wire clkdiv15_cry_0_Y ;
wire clkdiv15_cry_1 ;
wire clkdiv15_cry_1_S ;
wire clkdiv15_cry_1_Y ;
wire clkdiv15_cry_2 ;
wire clkdiv15_cry_2_S ;
wire clkdiv15_cry_2_Y ;
wire clkdiv15_cry_3 ;
wire clkdiv15_cry_3_S ;
wire clkdiv15_cry_3_Y ;
wire clkdiv15_cry_4 ;
wire clkdiv15_cry_4_S ;
wire clkdiv15_cry_4_Y ;
wire clkdiv15_cry_5 ;
wire clkdiv15_cry_5_S ;
wire clkdiv15_cry_5_Y ;
wire clkdiv15_cry_6 ;
wire clkdiv15_cry_6_S ;
wire clkdiv15_cry_6_Y ;
wire ClkDiv_lcry ;
wire clkdiv15_cry_7_S ;
wire clkdiv15_cry_7_Y ;
wire clko_i3_cry_0 ;
wire clko_i3_cry_0_S_2 ;
wire clko_i3_cry_0_Y_2 ;
wire clko_i3_cry_1 ;
wire clko_i3_cry_1_S_2 ;
wire clko_i3_cry_1_Y_2 ;
wire clko_i3_cry_2 ;
wire clko_i3_cry_2_S_2 ;
wire clko_i3_cry_2_Y_2 ;
wire clko_i3_cry_3 ;
wire clko_i3_cry_3_S_2 ;
wire clko_i3_cry_3_Y_2 ;
wire clko_i3_cry_4 ;
wire clko_i3_cry_4_S_2 ;
wire clko_i3_cry_4_Y_2 ;
wire clko_i3_cry_5 ;
wire clko_i3_cry_5_S_2 ;
wire clko_i3_cry_5_Y_2 ;
wire clko_i3_cry_6 ;
wire clko_i3_cry_6_S_2 ;
wire clko_i3_cry_6_Y_2 ;
wire clko_i3_cry_7_S_2 ;
wire clko_i3_cry_7_Y_2 ;
wire ClkDiv_s_366_FCO ;
wire ClkDiv_s_366_S ;
wire ClkDiv_s_366_Y ;
  CLKINT clko_i_RNI5BT7 (
	.Y(UartClk0),
	.A(clko_i_2)
);
  CFG1 \op_lt.clko_i3_cry_0_RNO  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \op_lt.clko_i3_cry_0_RNO .INIT=2'h1;
  CFG1 \op_lt.clko_i3_cry_7_RNO  (
	.A(ClkDiv_Z[7]),
	.Y(ClkDiv_i[7])
);
defparam \op_lt.clko_i3_cry_7_RNO .INIT=2'h1;
  CFG1 clko_i_RNO (
	.A(clko_i3),
	.Y(clko_i3_i)
);
defparam clko_i_RNO.INIT=2'h1;
// @37:57
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE clko_i (
	.Q(clko_i_2),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(clko_i3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:77
  ARI1 un1_terminal_count_cry_0 (
	.FCO(un1_terminal_count_cry_0_Z),
	.S(un1_terminal_count_cry_0_S),
	.Y(un1_terminal_count_cry_0_Y),
	.B(Uart0ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_terminal_count_cry_0.INIT=20'h65500;
// @37:77
  ARI1 un1_terminal_count_cry_1 (
	.FCO(un1_terminal_count_cry_1_Z),
	.S(clko_i3_1),
	.Y(un1_terminal_count_cry_1_Y),
	.B(Uart0ClkDivider[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_0_Z)
);
defparam un1_terminal_count_cry_1.INIT=20'h65500;
// @37:77
  ARI1 un1_terminal_count_cry_2 (
	.FCO(un1_terminal_count_cry_2_Z),
	.S(clko_i3_2),
	.Y(un1_terminal_count_cry_2_Y),
	.B(Uart0ClkDivider[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_1_Z)
);
defparam un1_terminal_count_cry_2.INIT=20'h65500;
// @37:77
  ARI1 un1_terminal_count_cry_3 (
	.FCO(un1_terminal_count_cry_3_Z),
	.S(clko_i3_3),
	.Y(un1_terminal_count_cry_3_Y),
	.B(Uart0ClkDivider[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_2_Z)
);
defparam un1_terminal_count_cry_3.INIT=20'h65500;
// @37:77
  ARI1 un1_terminal_count_cry_4 (
	.FCO(un1_terminal_count_cry_4_Z),
	.S(clko_i3_4),
	.Y(un1_terminal_count_cry_4_Y),
	.B(Uart0ClkDivider[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_3_Z)
);
defparam un1_terminal_count_cry_4.INIT=20'h65500;
// @37:77
  ARI1 un1_terminal_count_cry_5 (
	.FCO(un1_terminal_count_cry_5_Z),
	.S(clko_i3_5),
	.Y(un1_terminal_count_cry_5_Y),
	.B(Uart0ClkDivider[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_4_Z)
);
defparam un1_terminal_count_cry_5.INIT=20'h65500;
// @37:77
  ARI1 un1_terminal_count_cry_6 (
	.FCO(un1_terminal_count_cry_6_Z),
	.S(clko_i3_6),
	.Y(un1_terminal_count_cry_6_Y),
	.B(Uart0ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_5_Z)
);
defparam un1_terminal_count_cry_6.INIT=20'h65500;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_0  (
	.FCO(clkdiv15_cry_0),
	.S(clkdiv15_cry_0_S),
	.Y(clkdiv15_cry_0_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv15_cry_0 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_1  (
	.FCO(clkdiv15_cry_1),
	.S(clkdiv15_cry_1_S),
	.Y(clkdiv15_cry_1_Y),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[1]),
	.FCI(clkdiv15_cry_0)
);
defparam \op_lt.op_lt.clkdiv15_cry_1 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_2  (
	.FCO(clkdiv15_cry_2),
	.S(clkdiv15_cry_2_S),
	.Y(clkdiv15_cry_2_Y),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[2]),
	.FCI(clkdiv15_cry_1)
);
defparam \op_lt.op_lt.clkdiv15_cry_2 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_3  (
	.FCO(clkdiv15_cry_3),
	.S(clkdiv15_cry_3_S),
	.Y(clkdiv15_cry_3_Y),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[3]),
	.FCI(clkdiv15_cry_2)
);
defparam \op_lt.op_lt.clkdiv15_cry_3 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_4  (
	.FCO(clkdiv15_cry_4),
	.S(clkdiv15_cry_4_S),
	.Y(clkdiv15_cry_4_Y),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[4]),
	.FCI(clkdiv15_cry_3)
);
defparam \op_lt.op_lt.clkdiv15_cry_4 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_5  (
	.FCO(clkdiv15_cry_5),
	.S(clkdiv15_cry_5_S),
	.Y(clkdiv15_cry_5_Y),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[5]),
	.FCI(clkdiv15_cry_4)
);
defparam \op_lt.op_lt.clkdiv15_cry_5 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_6  (
	.FCO(clkdiv15_cry_6),
	.S(clkdiv15_cry_6_S),
	.Y(clkdiv15_cry_6_Y),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[6]),
	.FCI(clkdiv15_cry_5)
);
defparam \op_lt.op_lt.clkdiv15_cry_6 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv15_cry_7_S),
	.Y(clkdiv15_cry_7_Y),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[7]),
	.FCI(clkdiv15_cry_6)
);
defparam \op_lt.op_lt.clkdiv15_cry_7 .INIT=20'h5AA55;
// @37:77
  ARI1 \op_lt.clko_i3_cry_0  (
	.FCO(clko_i3_cry_0),
	.S(clko_i3_cry_0_S_2),
	.Y(clko_i3_cry_0_Y_2),
	.B(Uart0ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[0]),
	.FCI(GND)
);
defparam \op_lt.clko_i3_cry_0 .INIT=20'h5AA55;
// @37:77
  ARI1 \op_lt.clko_i3_cry_1  (
	.FCO(clko_i3_cry_1),
	.S(clko_i3_cry_1_S_2),
	.Y(clko_i3_cry_1_Y_2),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(clko_i3_1),
	.FCI(clko_i3_cry_0)
);
defparam \op_lt.clko_i3_cry_1 .INIT=20'h5AA55;
// @37:77
  ARI1 \op_lt.clko_i3_cry_2  (
	.FCO(clko_i3_cry_2),
	.S(clko_i3_cry_2_S_2),
	.Y(clko_i3_cry_2_Y_2),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(clko_i3_2),
	.FCI(clko_i3_cry_1)
);
defparam \op_lt.clko_i3_cry_2 .INIT=20'h5AA55;
// @37:77
  ARI1 \op_lt.clko_i3_cry_3  (
	.FCO(clko_i3_cry_3),
	.S(clko_i3_cry_3_S_2),
	.Y(clko_i3_cry_3_Y_2),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(clko_i3_3),
	.FCI(clko_i3_cry_2)
);
defparam \op_lt.clko_i3_cry_3 .INIT=20'h5AA55;
// @37:77
  ARI1 \op_lt.clko_i3_cry_4  (
	.FCO(clko_i3_cry_4),
	.S(clko_i3_cry_4_S_2),
	.Y(clko_i3_cry_4_Y_2),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(clko_i3_4),
	.FCI(clko_i3_cry_3)
);
defparam \op_lt.clko_i3_cry_4 .INIT=20'h5AA55;
// @37:77
  ARI1 \op_lt.clko_i3_cry_5  (
	.FCO(clko_i3_cry_5),
	.S(clko_i3_cry_5_S_2),
	.Y(clko_i3_cry_5_Y_2),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(clko_i3_5),
	.FCI(clko_i3_cry_4)
);
defparam \op_lt.clko_i3_cry_5 .INIT=20'h5AA55;
// @37:77
  ARI1 \op_lt.clko_i3_cry_6  (
	.FCO(clko_i3_cry_6),
	.S(clko_i3_cry_6_S_2),
	.Y(clko_i3_cry_6_Y_2),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(clko_i3_6),
	.FCI(clko_i3_cry_5)
);
defparam \op_lt.clko_i3_cry_6 .INIT=20'h5AA55;
// @37:77
  ARI1 \op_lt.clko_i3_cry_7  (
	.FCO(clko_i3),
	.S(clko_i3_cry_7_S_2),
	.Y(clko_i3_cry_7_Y_2),
	.B(un1_terminal_count_cry_6_Z),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[7]),
	.FCI(clko_i3_cry_6)
);
defparam \op_lt.clko_i3_cry_7 .INIT=20'h5AA55;
// @37:57
  ARI1 ClkDiv_s_366 (
	.FCO(ClkDiv_s_366_FCO),
	.S(ClkDiv_s_366_S),
	.Y(ClkDiv_s_366_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_366.INIT=20'h4AA00;
// @37:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_2[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_366_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_3[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_3[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_3[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_3[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_3[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_s[7]  (
	.FCO(ClkDiv_s_FCO_2[7]),
	.S(ClkDiv_s_Z[7]),
	.Y(ClkDiv_s_Y_2[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_s[7] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_3[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3 */

module ClockDividerPorts_work_dmmainports_dmmain_0layer1_3 (
  SUM_5_0,
  ClkDiv,
  SUM_4_0,
  UartClk0,
  shot_i_arst_i,
  CO0_5,
  UartTxClk0
)
;
input SUM_5_0 ;
output [2:1] ClkDiv ;
input SUM_4_0 ;
input UartClk0 ;
input shot_i_arst_i ;
output CO0_5 ;
output UartTxClk0 ;
wire SUM_5_0 ;
wire SUM_4_0 ;
wire UartClk0 ;
wire shot_i_arst_i ;
wire CO0_5 ;
wire UartTxClk0 ;
wire [3:3] ClkDiv_Z;
wire [3:3] SUM_3;
wire div_i_2 ;
wire CO0_5_i ;
wire VCC ;
wire N_2690_i ;
wire GND ;
  CLKINT div_i_RNIB3I7 (
	.Y(UartTxClk0),
	.A(div_i_2)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_5),
	.Y(CO0_5_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @38:55
  SLE div_i (
	.Q(div_i_2),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(N_2690_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(SUM_3[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(SUM_4_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(SUM_5_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv[0]  (
	.Q(CO0_5),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(CO0_5_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:67
  CFG4 \un17_clkdiv_1.SUM_3[3]  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_5),
	.Y(SUM_3[3])
);
defparam \un17_clkdiv_1.SUM_3[3] .INIT=16'h6AAA;
// @38:55
  CFG4 \un17_clkdiv_1.N_2690_i  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_5),
	.Y(N_2690_i)
);
defparam \un17_clkdiv_1.N_2690_i .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_dmmainports_dmmain_0layer1_3 */

module IBufP3Ports (
  Rx0_c,
  FCCC_C0_0_GL0,
  Rxd0_i
)
;
input Rx0_c ;
input FCCC_C0_0_GL0 ;
output Rxd0_i ;
wire Rx0_c ;
wire FCCC_C0_0_GL0 ;
wire Rxd0_i ;
wire VCC ;
wire Temp2_Z ;
wire GND ;
wire Temp1_Z ;
// @33:48
  SLE O (
	.Q(Rxd0_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:48
  SLE Temp2 (
	.Q(Temp2_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:48
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Rx0_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports */

module IBufP2Ports_0_0 (
  Rxd_i,
  Rxd0_i,
  UartClk0
)
;
output Rxd_i ;
input Rxd0_i ;
input UartClk0 ;
wire Rxd_i ;
wire Rxd0_i ;
wire UartClk0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Rxd0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_0 */

module UartRxRaw_0 (
  RxData,
  Rxd_i,
  UartClk0,
  Uart0FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Rxd_i ;
input UartClk0 ;
input Uart0FifoReset_i_arst_i ;
output RxComplete ;
wire Rxd_i ;
wire UartClk0 ;
wire Uart0FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] bitpos_Z;
wire [3:1] bitpos_10;
wire [2:2] SUM;
wire [0:0] bitpos_10_Z;
wire [3:0] samplecnt_Z;
wire [3:1] samplecnt_RNO_Z;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_1 ;
wire DataO_0_sqmuxa_Z ;
wire CO0_i ;
wire RReg_8 ;
wire RReg_7 ;
wire RReg_6 ;
wire RReg_5 ;
wire RReg_4 ;
wire RReg_3 ;
wire RReg_2 ;
wire bitpos_0_sqmuxa ;
wire un18_enable ;
wire N_110 ;
wire bitpos_3_sqmuxa_Z ;
wire CO2 ;
wire bitpos_4_sqmuxa_2_Z ;
wire RReg_1_sqmuxa_1_Z ;
wire bitpos_1_sqmuxa ;
wire un21_enable ;
wire bitpos_4_sqmuxa_Z ;
wire RReg_1_sqmuxa_Z ;
wire N_60 ;
wire un1_bitpos_1_sqmuxa_Z ;
wire N_61 ;
wire CO1 ;
wire CO2_0 ;
// @34:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(SUM[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(samplecnt_RNO_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(samplecnt_RNO_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(samplecnt_RNO_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:114
  CFG4 \samplecnt_RNO[2]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[2]),
	.C(bitpos_0_sqmuxa),
	.D(samplecnt_Z[0]),
	.Y(samplecnt_RNO_Z[2])
);
defparam \samplecnt_RNO[2] .INIT=16'h060C;
// @34:69
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(N_110),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @34:100
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @34:69
  CFG2 bitpos_4_sqmuxa_2 (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[2]),
	.Y(bitpos_4_sqmuxa_2_Z)
);
defparam bitpos_4_sqmuxa_2.INIT=4'h8;
// @34:69
  CFG4 RReg_1_sqmuxa_1 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(RReg_1_sqmuxa_1_Z)
);
defparam RReg_1_sqmuxa_1.INIT=16'h4000;
// @34:92
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h777F;
// @34:85
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(N_110)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0111;
// @34:84
  CFG4 \bitpos_RNIQ5VE[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNIQ5VE[3] .INIT=16'h0020;
// @34:70
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @34:69
  CFG4 bitpos_4_sqmuxa (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[0]),
	.C(bitpos_4_sqmuxa_2_Z),
	.D(un21_enable),
	.Y(bitpos_4_sqmuxa_Z)
);
defparam bitpos_4_sqmuxa.INIT=16'h0080;
// @34:71
  CFG2 samplecnt_0_sqmuxa (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam samplecnt_0_sqmuxa.INIT=4'h2;
// @34:69
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @34:69
  CFG4 RReg_1_sqmuxa (
	.A(CO2),
	.B(un21_enable),
	.C(bitpos_Z[3]),
	.D(RReg_1_sqmuxa_1_Z),
	.Y(RReg_1_sqmuxa_Z)
);
defparam RReg_1_sqmuxa.INIT=16'h3100;
// @34:107
  CFG2 \un1_bitpos_1_1.SUM[0]  (
	.A(bitpos_4_sqmuxa_Z),
	.B(bitpos_Z[0]),
	.Y(N_60)
);
defparam \un1_bitpos_1_1.SUM[0] .INIT=4'h6;
// @34:85
  CFG3 DataO_0_sqmuxa (
	.A(RxAv_5),
	.B(Rxd_i),
	.C(N_110),
	.Y(DataO_0_sqmuxa_Z)
);
defparam DataO_0_sqmuxa.INIT=8'h08;
// @34:69
  CFG3 un1_bitpos_1_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(N_110),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hF4;
// @34:61
  CFG3 RReg_7_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_7)
);
defparam RReg_7_0.INIT=8'h40;
// @34:61
  CFG4 RReg_3_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_3)
);
defparam RReg_3_0.INIT=16'h0200;
// @34:107
  CFG3 \un1_bitpos_1_1.SUM[1]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[1]),
	.Y(N_61)
);
defparam \un1_bitpos_1_1.SUM[1] .INIT=8'h78;
// @34:114
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_Z[1])
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @34:114
  CFG3 \samplecnt_RNO_0[3]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(CO1)
);
defparam \samplecnt_RNO_0[3] .INIT=8'h08;
// @34:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @34:61
  CFG4 RReg_6_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_6)
);
defparam RReg_6_0.INIT=16'h8000;
// @34:61
  CFG4 RReg_4_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_4)
);
defparam RReg_4_0.INIT=16'h2000;
// @34:61
  CFG4 RReg_2_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_2)
);
defparam RReg_2_0.INIT=16'h4000;
// @34:61
  CFG4 RReg_5_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_5)
);
defparam RReg_5_0.INIT=16'h0800;
// @34:61
  CFG3 RReg_8_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_8)
);
defparam RReg_8_0.INIT=8'h80;
// @34:61
  CFG4 RReg_1_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_1)
);
defparam RReg_1_0.INIT=16'h0400;
// @34:107
  CFG4 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(SUM[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=16'h78F0;
// @34:107
  CFG4 \un1_bitpos_1_1.CO2  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(CO2_0)
);
defparam \un1_bitpos_1_1.CO2 .INIT=16'h8000;
// @34:68
  CFG4 \bitpos_10[0]  (
	.A(bitpos_1_sqmuxa),
	.B(bitpos_0_sqmuxa),
	.C(un21_enable),
	.D(N_60),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hCDCC;
// @34:61
  CFG4 RxAv_RNO (
	.A(bitpos_1_sqmuxa),
	.B(RxAv_5),
	.C(Rxd_i),
	.D(N_110),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h1151;
// @34:68
  CFG4 \bitpos_10_m2[1]  (
	.A(un1_bitpos_1_sqmuxa_Z),
	.B(bitpos_1_sqmuxa),
	.C(N_61),
	.D(un21_enable),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'hE2F0;
// @34:114
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[3]),
	.B(bitpos_4_sqmuxa_2_Z),
	.C(bitpos_0_sqmuxa),
	.D(CO1),
	.Y(samplecnt_RNO_Z[3])
);
defparam \samplecnt_RNO[3] .INIT=16'hC60A;
// @34:68
  CFG4 \bitpos_10_iv[3]  (
	.A(un21_enable),
	.B(CO2_0),
	.C(bitpos_Z[3]),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF14;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_0 */

module UartRxExtClk_0 (
  RxData,
  RxComplete,
  Uart0FifoReset_i_arst_i,
  UartClk0,
  Rxd0_i
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart0FifoReset_i_arst_i ;
input UartClk0 ;
input Rxd0_i ;
wire RxComplete ;
wire Uart0FifoReset_i_arst_i ;
wire UartClk0 ;
wire Rxd0_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @42:79
  IBufP2Ports_0_0 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.Rxd0_i(Rxd0_i),
	.UartClk0(UartClk0)
);
// @42:88
  UartRxRaw_0 Uart (
	.RxData(RxData[7:0]),
	.Rxd_i(Rxd_i),
	.UartClk0(UartClk0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_0 */

module IBufP2Ports_3 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL0
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL0 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_3 */

module fifo_8_10_0 (
  RxData,
  Uart0RxFifoCount,
  Uart0RxFifoData,
  we_i,
  re_i,
  Uart0FifoReset_i_data_i,
  Uart0RxFifoEmpty,
  Uart0FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart0RxFifoFull
)
;
input [7:0] RxData ;
output [9:0] Uart0RxFifoCount ;
output [7:0] Uart0RxFifoData ;
input we_i ;
input re_i ;
input Uart0FifoReset_i_data_i ;
output Uart0RxFifoEmpty ;
input Uart0FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart0RxFifoFull ;
wire we_i ;
wire re_i ;
wire Uart0FifoReset_i_data_i ;
wire Uart0RxFifoEmpty ;
wire Uart0FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart0RxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] count_o_3;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNIR5541_Y;
wire [1:1] counter_r_RNI2NNM1_Y;
wire [2:2] counter_r_RNIA9A92_Y;
wire [3:3] counter_r_RNIJSSR2_Y;
wire [4:4] counter_r_RNITGFE3_Y;
wire [5:5] counter_r_RNI86214_Y;
wire [6:6] counter_r_RNIKSKJ4_Y;
wire [7:7] counter_r_RNI1K765_Y;
wire [8:8] counter_r_RNIFCQO5_Y;
wire [10:10] counter_r_RNO_FCO;
wire [10:10] counter_r_RNO_Y;
wire [9:9] counter_r_RNIU5DB6_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_5;
wire [9:9] raddr_r_s_FCO_5;
wire [9:9] raddr_r_s_Y_5;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y_5;
wire [9:9] waddr_r_s_FCO_5;
wire [9:9] waddr_r_s_Y_5;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT;
wire [8:0] ram_ram_0_0_B_DOUT;
wire Uart0RxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire N_8_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNILLIH_S ;
wire empty_r_RNILLIH_Y ;
wire raddr_r_s_379_FCO ;
wire raddr_r_s_379_S ;
wire raddr_r_s_379_Y ;
wire waddr_r_s_380_FCO ;
wire waddr_r_s_380_S ;
wire waddr_r_s_380_Y ;
wire do_write_Z ;
wire un7_counter_r_0_a2_6 ;
wire un7_counter_r_0_a2_5 ;
wire un16_counter_r_0_a2_0_7 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_5 ;
wire un16_counter_r_0_a2_0_8 ;
wire un7_counter_r_0_a2_8 ;
wire N_3965 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNIS58B (
	.A(Uart0RxFifoFull),
	.Y(Uart0RxFifoFull_i)
);
defparam full_r_RNIS58B.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[9]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE empty_r (
	.Q(Uart0RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE full_r (
	.Q(Uart0RxFifoFull),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[0]  (
	.Q(Uart0RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[0]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[9]  (
	.Q(Uart0RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[9]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[8]  (
	.Q(Uart0RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[8]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[7]  (
	.Q(Uart0RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[7]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[6]  (
	.Q(Uart0RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[6]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[5]  (
	.Q(Uart0RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[5]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[4]  (
	.Q(Uart0RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[4]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[3]  (
	.Q(Uart0RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[3]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[2]  (
	.Q(Uart0RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[2]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[1]  (
	.Q(Uart0RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[1]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  ARI1 empty_r_RNILLIH (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNILLIH_S),
	.Y(empty_r_RNILLIH_Y),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNILLIH.INIT=20'h4DD00;
// @35:59
  ARI1 \counter_r_RNIR5541[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIR5541_Y[0]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIR5541[0] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI2NNM1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNI2NNM1_Y[1]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNI2NNM1[1] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIA9A92[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIA9A92_Y[2]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIA9A92[2] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIJSSR2[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIJSSR2_Y[3]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIJSSR2[3] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNITGFE3[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNITGFE3_Y[4]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNITGFE3[4] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI86214[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI86214_Y[5]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI86214[5] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIKSKJ4[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIKSKJ4_Y[6]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIKSKJ4[6] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI1K765[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI1K765_Y[7]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI1K765[7] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIFCQO5[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIFCQO5_Y[8]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIFCQO5[8] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @35:59
  ARI1 \counter_r_RNIU5DB6[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIU5DB6_Y[9]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIU5DB6[9] .INIT=20'h5DD22;
// @35:68
  ARI1 raddr_r_s_379 (
	.FCO(raddr_r_s_379_FCO),
	.S(raddr_r_s_379_S),
	.Y(raddr_r_s_379_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_379.INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_5[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_379_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_5[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_5[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_5[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_5[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_5[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_5[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_5[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_5[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_5[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @35:68
  ARI1 waddr_r_s_380 (
	.FCO(waddr_r_s_380_FCO),
	.S(waddr_r_s_380_S),
	.Y(waddr_r_s_380_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_380.INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_5[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_380_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_5[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_5[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_5[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_5[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_5[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_5[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_5[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_5[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_5[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_5[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @35:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNIV8N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(Uart0RxFifoData[7])
);
defparam ram_ram_0_0_RNIV8N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIU7N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(Uart0RxFifoData[6])
);
defparam ram_ram_0_0_RNIU7N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIT6N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(Uart0RxFifoData[5])
);
defparam ram_ram_0_0_RNIT6N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIS5N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(Uart0RxFifoData[4])
);
defparam ram_ram_0_0_RNIS5N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIR4N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(Uart0RxFifoData[3])
);
defparam ram_ram_0_0_RNIR4N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIQ3N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(Uart0RxFifoData[2])
);
defparam ram_ram_0_0_RNIQ3N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIP2N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart0RxFifoData[1])
);
defparam ram_ram_0_0_RNIP2N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIO1N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart0RxFifoData[0])
);
defparam ram_ram_0_0_RNIO1N9.INIT=8'hD8;
// @35:61
  CFG3 do_count_0_x2 (
	.A(we_i),
	.B(Uart0RxFifoFull),
	.C(do_read_Z),
	.Y(N_8_i)
);
defparam do_count_0_x2.INIT=8'hD2;
// @35:76
  CFG2 \update.count_o_3[9]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(count_o_3[9])
);
defparam \update.count_o_3[9] .INIT=4'hE;
// @35:76
  CFG2 \update.count_o_3[8]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(count_o_3[8])
);
defparam \update.count_o_3[8] .INIT=4'hE;
// @35:76
  CFG2 \update.count_o_3[7]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(count_o_3[7])
);
defparam \update.count_o_3[7] .INIT=4'hE;
// @35:76
  CFG2 \update.count_o_3[6]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(count_o_3[6])
);
defparam \update.count_o_3[6] .INIT=4'hE;
// @35:76
  CFG2 \update.count_o_3[5]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(count_o_3[5])
);
defparam \update.count_o_3[5] .INIT=4'hE;
// @35:76
  CFG2 \update.count_o_3[4]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(count_o_3[4])
);
defparam \update.count_o_3[4] .INIT=4'hE;
// @35:76
  CFG2 \update.count_o_3[3]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(count_o_3[3])
);
defparam \update.count_o_3[3] .INIT=4'hE;
// @35:76
  CFG2 \update.count_o_3[2]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(count_o_3[2])
);
defparam \update.count_o_3[2] .INIT=4'hE;
// @35:76
  CFG2 \update.count_o_3[1]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(count_o_3[1])
);
defparam \update.count_o_3[1] .INIT=4'hE;
// @35:76
  CFG2 \update.count_o_3[0]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(count_o_3[0])
);
defparam \update.count_o_3[0] .INIT=4'hE;
// @35:60
  CFG2 do_write (
	.A(Uart0RxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @35:59
  CFG2 do_read (
	.A(Uart0RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @35:82
  CFG4 \update.un7_counter_r_0_a2_6  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_6)
);
defparam \update.un7_counter_r_0_a2_6 .INIT=16'h0001;
// @35:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[5]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_0_7  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_7)
);
defparam \update.un16_counter_r_0_a2_0_7 .INIT=16'h8000;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h8000;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h0001;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[5]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[2]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h0001;
// @35:89
  CFG3 \update.un16_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.Y(un16_counter_r_0_a2_5)
);
defparam \update.un16_counter_r_0_a2_5 .INIT=8'h02;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_0_8  (
	.A(counter_r_Z[5]),
	.B(do_read_Z),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[9]),
	.Y(un16_counter_r_0_a2_0_8)
);
defparam \update.un16_counter_r_0_a2_0_8 .INIT=16'h0200;
// @35:82
  CFG4 \update.un7_counter_r_0_a2_8  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(un7_counter_r_0_a2_6),
	.D(un7_counter_r_0_a2_5),
	.Y(un7_counter_r_0_a2_8)
);
defparam \update.un7_counter_r_0_a2_8 .INIT=16'h1000;
// @35:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(do_write_Z),
	.B(counter_r_Z[0]),
	.C(do_read_Z),
	.D(un7_counter_r_0_a2_8),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h7300;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_0  (
	.A(do_write_Z),
	.B(un16_counter_r_0_a2_0_8),
	.C(un16_counter_r_0_a2_0_7),
	.D(un16_counter_r_0_a2_0_6),
	.Y(N_3965)
);
defparam \update.un16_counter_r_0_a2_0 .INIT=16'h8000;
// @35:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_7),
	.B(un16_counter_r_0_a2_5),
	.C(N_3965),
	.D(un16_counter_r_0_a2_6),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_0 */

module gated_fifo_8_10_0 (
  Uart0RxFifoData,
  Uart0RxFifoCount,
  RxData,
  Uart0RxFifoFull,
  Uart0RxFifoEmpty,
  Uart0FifoReset_i_data_i,
  ReadUart0,
  Dbg1,
  FCCC_C0_0_GL0,
  Uart0FifoReset_i_arst_i
)
;
output [7:0] Uart0RxFifoData ;
output [9:0] Uart0RxFifoCount ;
input [7:0] RxData ;
output Uart0RxFifoFull ;
output Uart0RxFifoEmpty ;
input Uart0FifoReset_i_data_i ;
input ReadUart0 ;
input Dbg1 ;
input FCCC_C0_0_GL0 ;
input Uart0FifoReset_i_arst_i ;
wire Uart0RxFifoFull ;
wire Uart0RxFifoEmpty ;
wire Uart0FifoReset_i_data_i ;
wire ReadUart0 ;
wire Dbg1 ;
wire FCCC_C0_0_GL0 ;
wire Uart0FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @43:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart0),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @43:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
  fifo_8_10_0 fifo_i (
	.RxData(RxData[7:0]),
	.Uart0RxFifoCount(Uart0RxFifoCount[9:0]),
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart0RxFifoFull(Uart0RxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_0 */

module UartRxFifoExtClk_10_3 (
  Uart0RxFifoCount,
  Uart0RxFifoData,
  ReadUart0,
  Uart0FifoReset_i_data_i,
  Uart0RxFifoEmpty,
  Uart0RxFifoFull,
  FCCC_C0_0_GL0,
  Rxd0_i,
  UartClk0,
  Uart0FifoReset_i_arst_i
)
;
output [9:0] Uart0RxFifoCount ;
output [7:0] Uart0RxFifoData ;
input ReadUart0 ;
input Uart0FifoReset_i_data_i ;
output Uart0RxFifoEmpty ;
output Uart0RxFifoFull ;
input FCCC_C0_0_GL0 ;
input Rxd0_i ;
input UartClk0 ;
input Uart0FifoReset_i_arst_i ;
wire ReadUart0 ;
wire Uart0FifoReset_i_data_i ;
wire Uart0RxFifoEmpty ;
wire Uart0RxFifoFull ;
wire FCCC_C0_0_GL0 ;
wire Rxd0_i ;
wire UartClk0 ;
wire Uart0FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @44:133
  UartRxExtClk_0 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.UartClk0(UartClk0),
	.Rxd0_i(Rxd0_i)
);
// @44:147
  IBufP2Ports_3 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_0 UartFifo (
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.Uart0RxFifoCount(Uart0RxFifoCount[9:0]),
	.RxData(RxData[7:0]),
	.Uart0RxFifoFull(Uart0RxFifoFull),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.ReadUart0(ReadUart0),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_10_3 */

module IBufP2Ports_4 (
  StartTx_i,
  StartTx,
  UartTxClk0
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk0 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk0),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_4 */

module UartTx_0 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk0,
  Uart0FifoReset_i_arst_i,
  Tx0_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk0 ;
input Uart0FifoReset_i_arst_i ;
output Tx0_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk0 ;
wire Uart0FifoReset_i_arst_i ;
wire Tx0_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_Z ;
wire TxD_2_7_2_wmux_3_FCO ;
wire TxD_2_7_2_wmux_3_S ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_0_wmux_S ;
wire txd20_Z ;
wire CO1 ;
wire CO0 ;
wire un1_txd19 ;
wire txd18_Z ;
wire BitCnt_0_sqmuxa_Z ;
wire BitCnt_0_sqmuxa_1_Z ;
// @36:59
  SLE TxD (
	.Q(Tx0_c),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(StartTx_i),
	.EN(un1_busy_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO),
	.S(TxD_2_7_2_wmux_3_S),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_0_wmux_S),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @36:97
  CFG4 txd20_RNIAKG21 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[0]),
	.C(txd20_Z),
	.D(BitCnt_Z[1]),
	.Y(CO1)
);
defparam txd20_RNIAKG21.INIT=16'hC400;
// @36:97
  CFG3 \BitCnt_7_f0_RNO[1]  (
	.A(txd20_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.Y(CO0)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=8'h8C;
// @36:79
  CFG2 Busy_i_1_0 (
	.A(txd20_Z),
	.B(BitCnt_Z[3]),
	.Y(un1_txd19)
);
defparam Busy_i_1_0.INIT=4'hB;
// @36:101
  CFG4 txd20 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd20_Z)
);
defparam txd20.INIT=16'h0010;
// @36:82
  CFG4 txd18 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd18_Z)
);
defparam txd18.INIT=16'h8000;
// @36:79
  CFG2 Busy_i_1 (
	.A(un1_txd19),
	.B(txd18_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=4'hE;
// @36:108
  CFG2 BitCnt_0_sqmuxa_1 (
	.A(un1_txd19),
	.B(BitCnt_0_sqmuxa_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=4'h4;
// @36:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_Z)
);
defparam un1_busy_i.INIT=8'h12;
// @36:75
  CFG2 BitCnt_0_sqmuxa (
	.A(un1_busy_i_Z),
	.B(StartTx_i),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=4'h8;
// @36:59
  CFG3 TxD_3_iv_i (
	.A(TxD_2),
	.B(BitCnt_Z[3]),
	.C(txd18_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @36:79
  CFG4 \BitCnt_7_f0[0]  (
	.A(txd18_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_0_sqmuxa_1_Z),
	.D(un1_txd19),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=16'h5154;
// @36:79
  CFG4 \BitCnt_7_f0[1]  (
	.A(CO0),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[1]),
	.D(txd18_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=16'h00DE;
// @36:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd18_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
// @36:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd18_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_0 */

module IBufP2Ports_5 (
  TxInProgress,
  TxInProgress_i_i,
  FCCC_C0_0_GL0
)
;
output TxInProgress ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL0 ;
wire TxInProgress ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_5 */

module fifo_8_10_1_0 (
  Uart0TxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  Uart0TxFifoEmpty,
  Uart0FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart0TxFifoFull
)
;
input [7:0] Uart0TxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
output Uart0TxFifoEmpty ;
input Uart0FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart0TxFifoFull ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart0TxFifoEmpty ;
wire Uart0FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart0TxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNI1SMB_Y;
wire [1:1] counter_r_RNIIIOI_Y;
wire [2:2] counter_r_RNI4AQP_Y;
wire [3:3] counter_r_RNIN2S01_Y;
wire [4:4] counter_r_RNIBST71_Y;
wire [5:5] counter_r_RNI0NVE1_Y;
wire [6:6] counter_r_RNIMI1M1_Y;
wire [7:7] counter_r_RNIDF3T1_Y;
wire [8:8] counter_r_RNI5D542_Y;
wire [10:10] counter_r_RNO_FCO_0;
wire [10:10] counter_r_RNO_Y_0;
wire [9:9] counter_r_RNIUB7B2_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_4;
wire [9:9] raddr_r_s_FCO_4;
wire [9:9] raddr_r_s_Y_4;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y_4;
wire [9:9] waddr_r_s_FCO_4;
wire [9:9] waddr_r_s_Y_4;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_0;
wire [8:0] ram_ram_0_0_B_DOUT_0;
wire Uart0TxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire counter_r_0 ;
wire GND ;
wire N_22_i_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNIH6L4_S ;
wire empty_r_RNIH6L4_Y ;
wire raddr_r_s_377_FCO ;
wire raddr_r_s_377_S ;
wire raddr_r_s_377_Y ;
wire waddr_r_s_378_FCO ;
wire waddr_r_s_378_S ;
wire waddr_r_s_378_Y ;
wire do_write_Z ;
wire un7_counter_r_0_a2_5 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_0_7 ;
wire un7_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_0_5 ;
wire un16_counter_r_0_a2_8 ;
wire un7_counter_r_0_a2_8 ;
wire N_3975 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNIA60E (
	.A(Uart0TxFifoFull),
	.Y(Uart0TxFifoFull_i)
);
defparam full_r_RNIA60E.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[9]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[9]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE empty_r (
	.Q(Uart0TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE full_r (
	.Q(Uart0TxFifoFull),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  ARI1 empty_r_RNIH6L4 (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIH6L4_S),
	.Y(empty_r_RNIH6L4_Y),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIH6L4.INIT=20'h4DD00;
// @35:59
  ARI1 \counter_r_RNI1SMB[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI1SMB_Y[0]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI1SMB[0] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIIIOI[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIIIOI_Y[1]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIIIOI[1] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI4AQP[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNI4AQP_Y[2]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNI4AQP[2] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIN2S01[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIN2S01_Y[3]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIN2S01[3] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIBST71[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIBST71_Y[4]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIBST71[4] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI0NVE1[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI0NVE1_Y[5]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI0NVE1[5] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIMI1M1[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIMI1M1_Y[6]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIMI1M1[6] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIDF3T1[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIDF3T1_Y[7]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIDF3T1[7] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI5D542[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI5D542_Y[8]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI5D542[8] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_0[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_0[10]),
	.B(counter_r_Z[10]),
	.C(counter_r_0),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @35:59
  ARI1 \counter_r_RNIUB7B2[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUB7B2_Y[9]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUB7B2[9] .INIT=20'h5DD22;
// @35:68
  ARI1 raddr_r_s_377 (
	.FCO(raddr_r_s_377_FCO),
	.S(raddr_r_s_377_S),
	.Y(raddr_r_s_377_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_377.INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_4[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_377_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_4[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_4[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_4[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_4[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_4[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_4[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_4[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_4[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_4[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @35:68
  ARI1 waddr_r_s_378 (
	.FCO(waddr_r_s_378_FCO),
	.S(waddr_r_s_378_S),
	.Y(waddr_r_s_378_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_378.INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_4[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_378_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_4[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_4[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_4[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_4[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_4[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_4[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_4[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_4[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_4[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_4[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @35:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_0[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_0[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart0TxFifoData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 \ram_ram_0_0_OLDA_RNI9M2L[7]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(OutgoingTxByte[7])
);
defparam \ram_ram_0_0_OLDA_RNI9M2L[7] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI8L2L[6]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(OutgoingTxByte[6])
);
defparam \ram_ram_0_0_OLDA_RNI8L2L[6] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI7K2L[5]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(OutgoingTxByte[5])
);
defparam \ram_ram_0_0_OLDA_RNI7K2L[5] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI6J2L[4]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(OutgoingTxByte[4])
);
defparam \ram_ram_0_0_OLDA_RNI6J2L[4] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI5I2L[3]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(OutgoingTxByte[3])
);
defparam \ram_ram_0_0_OLDA_RNI5I2L[3] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI4H2L[2]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(OutgoingTxByte[2])
);
defparam \ram_ram_0_0_OLDA_RNI4H2L[2] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI3G2L[1]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam \ram_ram_0_0_OLDA_RNI3G2L[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI2F2L[0]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam \ram_ram_0_0_OLDA_RNI2F2L[0] .INIT=8'hD8;
// @35:68
  CFG3 full_r_RNIBJ7R (
	.A(we_i),
	.B(Uart0TxFifoFull),
	.C(empty_r_RNIH6L4_Y),
	.Y(N_22_i_i)
);
defparam full_r_RNIBJ7R.INIT=8'h2D;
// @35:59
  CFG2 do_read_i_0_o2_i (
	.A(Uart0TxFifoEmpty),
	.B(re_i),
	.Y(counter_r_0)
);
defparam do_read_i_0_o2_i.INIT=4'h4;
// @35:60
  CFG2 do_write (
	.A(Uart0TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @35:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[5]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[1]),
	.C(counter_r_Z[0]),
	.D(counter_r_Z[2]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h8000;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[3]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h8000;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_0_7  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_7)
);
defparam \update.un16_counter_r_0_a2_0_7 .INIT=16'h0001;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h0001;
// @35:89
  CFG3 \update.un16_counter_r_0_a2_0_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[5]),
	.Y(un16_counter_r_0_a2_0_5)
);
defparam \update.un16_counter_r_0_a2_0_5 .INIT=8'h02;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_8  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(empty_r_RNIH6L4_Y),
	.Y(un16_counter_r_0_a2_8)
);
defparam \update.un16_counter_r_0_a2_8 .INIT=16'h4000;
// @35:82
  CFG4 \update.un7_counter_r_0_a2_8  (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[9]),
	.C(un7_counter_r_0_a2_6),
	.D(un7_counter_r_0_a2_5),
	.Y(un7_counter_r_0_a2_8)
);
defparam \update.un7_counter_r_0_a2_8 .INIT=16'h1000;
// @35:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(un7_counter_r_0_a2_8),
	.B(empty_r_RNIH6L4_Y),
	.C(counter_r_Z[0]),
	.D(do_write_Z),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h0A2A;
// @35:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(do_write_Z),
	.B(un16_counter_r_0_a2_8),
	.C(un16_counter_r_0_a2_6),
	.D(un16_counter_r_0_a2_7),
	.Y(N_3975)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @35:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_0_7),
	.B(un16_counter_r_0_a2_0_5),
	.C(N_3975),
	.D(un7_counter_r_0_a2_6),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_0 */

module gated_fifo_8_10_1_0 (
  OutgoingTxByte,
  Uart0TxFifoData,
  Uart0TxFifoFull,
  Uart0TxFifoEmpty,
  FifoReadAck,
  ReadStrobe,
  WriteUart0,
  FCCC_C0_0_GL0,
  Uart0FifoReset_i_arst_i
)
;
output [7:0] OutgoingTxByte ;
input [7:0] Uart0TxFifoData ;
output Uart0TxFifoFull ;
output Uart0TxFifoEmpty ;
output FifoReadAck ;
input ReadStrobe ;
input WriteUart0 ;
input FCCC_C0_0_GL0 ;
input Uart0FifoReset_i_arst_i ;
wire Uart0TxFifoFull ;
wire Uart0TxFifoEmpty ;
wire FifoReadAck ;
wire ReadStrobe ;
wire WriteUart0 ;
wire FCCC_C0_0_GL0 ;
wire Uart0FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire r_ack_i ;
// @43:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart0),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @43:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @43:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
  fifo_8_10_1_0 fifo_i (
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart0TxFifoFull(Uart0TxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_0 */

module UartTxFifoExtClk_10_3 (
  Uart0TxFifoData,
  WriteUart0,
  Uart0TxFifoFull,
  Tx0_c,
  UartTxClk0,
  Uart0TxFifoEmpty,
  FCCC_C0_0_GL0,
  Uart0FifoReset_i_arst_i
)
;
input [7:0] Uart0TxFifoData ;
input WriteUart0 ;
output Uart0TxFifoFull ;
output Tx0_c ;
input UartTxClk0 ;
output Uart0TxFifoEmpty ;
input FCCC_C0_0_GL0 ;
input Uart0FifoReset_i_arst_i ;
wire WriteUart0 ;
wire Uart0TxFifoFull ;
wire Tx0_c ;
wire UartTxClk0 ;
wire Uart0TxFifoEmpty ;
wire FCCC_C0_0_GL0 ;
wire Uart0FifoReset_i_arst_i ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire N_20_i ;
wire un1_NextState_1_sqmuxa_i_0_1_Z ;
wire StartTx_Z ;
wire un1_readstrobe12_i_0_0 ;
wire ReadStrobe_Z ;
wire N_3971_i ;
wire FifoReadAck ;
wire un1_NextState_1_sqmuxa_i_0_1_0 ;
wire TxInProgress ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @45:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_20_i),
	.EN(un1_NextState_1_sqmuxa_i_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_20_i),
	.EN(un1_readstrobe12_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_Z[0]),
	.EN(N_3971_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:218
  CFG3 un1_readstrobe12_i_0 (
	.A(CurrentState_Z[0]),
	.B(FifoReadAck),
	.C(CurrentState_Z[1]),
	.Y(un1_readstrobe12_i_0_0)
);
defparam un1_readstrobe12_i_0.INIT=8'hE5;
// @45:218
  CFG3 un1_NextState_1_sqmuxa_i_0 (
	.A(CurrentState_Z[1]),
	.B(un1_NextState_1_sqmuxa_i_0_1_0),
	.C(TxInProgress),
	.Y(un1_NextState_1_sqmuxa_i_0_1_Z)
);
defparam un1_NextState_1_sqmuxa_i_0.INIT=8'h86;
// @45:218
  CFG4 un1_NextState_1_sqmuxa_i_0_1 (
	.A(CurrentState_Z[0]),
	.B(Uart0TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState_Z[1]),
	.Y(un1_NextState_1_sqmuxa_i_0_1_0)
);
defparam un1_NextState_1_sqmuxa_i_0_1.INIT=16'h551B;
// @45:218
  CFG2 un1_readstrobe12_i_x2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(N_20_i)
);
defparam un1_readstrobe12_i_x2.INIT=4'h6;
// @45:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(N_3971_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @45:162
  IBufP2Ports_4 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk0(UartTxClk0)
);
// @45:170
  UartTx_0 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk0(UartTxClk0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.Tx0_c(Tx0_c)
);
// @45:182
  IBufP2Ports_5 IBufTxInProgress_i (
	.TxInProgress(TxInProgress),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_1_0 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.WriteUart0(WriteUart0),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_3 */

module VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2 (
  Uart1ClkDivider,
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  UartClk1
)
;
input [7:0] Uart1ClkDivider ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output UartClk1 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire UartClk1 ;
wire [7:0] ClkDiv_Z;
wire [7:0] ClkDiv_i;
wire [7:7] ClkDiv_s_Z;
wire [6:0] ClkDiv_s;
wire [6:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y_1;
wire [6:1] ClkDiv_cry_Y_2;
wire [7:7] ClkDiv_s_FCO_1;
wire [7:7] ClkDiv_s_Y_1;
wire clko_i_0 ;
wire clko_i3 ;
wire clko_i3_i ;
wire VCC ;
wire GND ;
wire un1_terminal_count_cry_0_Z ;
wire un1_terminal_count_cry_0_S_0 ;
wire un1_terminal_count_cry_0_Y_0 ;
wire un1_terminal_count_cry_1_Z ;
wire clko_i3_1 ;
wire un1_terminal_count_cry_1_Y_0 ;
wire un1_terminal_count_cry_2_Z ;
wire clko_i3_2 ;
wire un1_terminal_count_cry_2_Y_0 ;
wire un1_terminal_count_cry_3_Z ;
wire clko_i3_3 ;
wire un1_terminal_count_cry_3_Y_0 ;
wire un1_terminal_count_cry_4_Z ;
wire clko_i3_4 ;
wire un1_terminal_count_cry_4_Y_0 ;
wire un1_terminal_count_cry_5_Z ;
wire clko_i3_5 ;
wire un1_terminal_count_cry_5_Y_0 ;
wire un1_terminal_count_cry_6_Z ;
wire clko_i3_6 ;
wire un1_terminal_count_cry_6_Y_0 ;
wire clkdiv15_cry_0 ;
wire clkdiv15_cry_0_S_1 ;
wire clkdiv15_cry_0_Y_1 ;
wire clkdiv15_cry_1 ;
wire clkdiv15_cry_1_S_1 ;
wire clkdiv15_cry_1_Y_1 ;
wire clkdiv15_cry_2 ;
wire clkdiv15_cry_2_S_1 ;
wire clkdiv15_cry_2_Y_1 ;
wire clkdiv15_cry_3 ;
wire clkdiv15_cry_3_S_1 ;
wire clkdiv15_cry_3_Y_1 ;
wire clkdiv15_cry_4 ;
wire clkdiv15_cry_4_S_1 ;
wire clkdiv15_cry_4_Y_1 ;
wire clkdiv15_cry_5 ;
wire clkdiv15_cry_5_S_1 ;
wire clkdiv15_cry_5_Y_1 ;
wire clkdiv15_cry_6 ;
wire clkdiv15_cry_6_S_1 ;
wire clkdiv15_cry_6_Y_1 ;
wire ClkDiv_lcry ;
wire clkdiv15_cry_7_S_1 ;
wire clkdiv15_cry_7_Y_1 ;
wire clko_i3_cry_0 ;
wire clko_i3_cry_0_S_1 ;
wire clko_i3_cry_0_Y_1 ;
wire clko_i3_cry_1 ;
wire clko_i3_cry_1_S_1 ;
wire clko_i3_cry_1_Y_1 ;
wire clko_i3_cry_2 ;
wire clko_i3_cry_2_S_1 ;
wire clko_i3_cry_2_Y_1 ;
wire clko_i3_cry_3 ;
wire clko_i3_cry_3_S_1 ;
wire clko_i3_cry_3_Y_1 ;
wire clko_i3_cry_4 ;
wire clko_i3_cry_4_S_1 ;
wire clko_i3_cry_4_Y_1 ;
wire clko_i3_cry_5 ;
wire clko_i3_cry_5_S_1 ;
wire clko_i3_cry_5_Y_1 ;
wire clko_i3_cry_6 ;
wire clko_i3_cry_6_S_1 ;
wire clko_i3_cry_6_Y_1 ;
wire clko_i3_cry_7_S_1 ;
wire clko_i3_cry_7_Y_1 ;
wire ClkDiv_s_365_FCO ;
wire ClkDiv_s_365_S ;
wire ClkDiv_s_365_Y ;
  CLKINT clko_i_RNI6TMC (
	.Y(UartClk1),
	.A(clko_i_0)
);
  CFG1 \op_lt.clko_i3_cry_0_RNO  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \op_lt.clko_i3_cry_0_RNO .INIT=2'h1;
  CFG1 \op_lt.clko_i3_cry_7_RNO  (
	.A(ClkDiv_Z[7]),
	.Y(ClkDiv_i[7])
);
defparam \op_lt.clko_i3_cry_7_RNO .INIT=2'h1;
  CFG1 clko_i_RNO (
	.A(clko_i3),
	.Y(clko_i3_i)
);
defparam clko_i_RNO.INIT=2'h1;
// @37:57
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE clko_i (
	.Q(clko_i_0),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(clko_i3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:77
  ARI1 un1_terminal_count_cry_0 (
	.FCO(un1_terminal_count_cry_0_Z),
	.S(un1_terminal_count_cry_0_S_0),
	.Y(un1_terminal_count_cry_0_Y_0),
	.B(Uart1ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_terminal_count_cry_0.INIT=20'h65500;
// @37:77
  ARI1 un1_terminal_count_cry_1 (
	.FCO(un1_terminal_count_cry_1_Z),
	.S(clko_i3_1),
	.Y(un1_terminal_count_cry_1_Y_0),
	.B(Uart1ClkDivider[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_0_Z)
);
defparam un1_terminal_count_cry_1.INIT=20'h65500;
// @37:77
  ARI1 un1_terminal_count_cry_2 (
	.FCO(un1_terminal_count_cry_2_Z),
	.S(clko_i3_2),
	.Y(un1_terminal_count_cry_2_Y_0),
	.B(Uart1ClkDivider[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_1_Z)
);
defparam un1_terminal_count_cry_2.INIT=20'h65500;
// @37:77
  ARI1 un1_terminal_count_cry_3 (
	.FCO(un1_terminal_count_cry_3_Z),
	.S(clko_i3_3),
	.Y(un1_terminal_count_cry_3_Y_0),
	.B(Uart1ClkDivider[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_2_Z)
);
defparam un1_terminal_count_cry_3.INIT=20'h65500;
// @37:77
  ARI1 un1_terminal_count_cry_4 (
	.FCO(un1_terminal_count_cry_4_Z),
	.S(clko_i3_4),
	.Y(un1_terminal_count_cry_4_Y_0),
	.B(Uart1ClkDivider[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_3_Z)
);
defparam un1_terminal_count_cry_4.INIT=20'h65500;
// @37:77
  ARI1 un1_terminal_count_cry_5 (
	.FCO(un1_terminal_count_cry_5_Z),
	.S(clko_i3_5),
	.Y(un1_terminal_count_cry_5_Y_0),
	.B(Uart1ClkDivider[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_4_Z)
);
defparam un1_terminal_count_cry_5.INIT=20'h65500;
// @37:77
  ARI1 un1_terminal_count_cry_6 (
	.FCO(un1_terminal_count_cry_6_Z),
	.S(clko_i3_6),
	.Y(un1_terminal_count_cry_6_Y_0),
	.B(Uart1ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_5_Z)
);
defparam un1_terminal_count_cry_6.INIT=20'h65500;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_0  (
	.FCO(clkdiv15_cry_0),
	.S(clkdiv15_cry_0_S_1),
	.Y(clkdiv15_cry_0_Y_1),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv15_cry_0 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_1  (
	.FCO(clkdiv15_cry_1),
	.S(clkdiv15_cry_1_S_1),
	.Y(clkdiv15_cry_1_Y_1),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[1]),
	.FCI(clkdiv15_cry_0)
);
defparam \op_lt.op_lt.clkdiv15_cry_1 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_2  (
	.FCO(clkdiv15_cry_2),
	.S(clkdiv15_cry_2_S_1),
	.Y(clkdiv15_cry_2_Y_1),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[2]),
	.FCI(clkdiv15_cry_1)
);
defparam \op_lt.op_lt.clkdiv15_cry_2 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_3  (
	.FCO(clkdiv15_cry_3),
	.S(clkdiv15_cry_3_S_1),
	.Y(clkdiv15_cry_3_Y_1),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[3]),
	.FCI(clkdiv15_cry_2)
);
defparam \op_lt.op_lt.clkdiv15_cry_3 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_4  (
	.FCO(clkdiv15_cry_4),
	.S(clkdiv15_cry_4_S_1),
	.Y(clkdiv15_cry_4_Y_1),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[4]),
	.FCI(clkdiv15_cry_3)
);
defparam \op_lt.op_lt.clkdiv15_cry_4 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_5  (
	.FCO(clkdiv15_cry_5),
	.S(clkdiv15_cry_5_S_1),
	.Y(clkdiv15_cry_5_Y_1),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[5]),
	.FCI(clkdiv15_cry_4)
);
defparam \op_lt.op_lt.clkdiv15_cry_5 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_6  (
	.FCO(clkdiv15_cry_6),
	.S(clkdiv15_cry_6_S_1),
	.Y(clkdiv15_cry_6_Y_1),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[6]),
	.FCI(clkdiv15_cry_5)
);
defparam \op_lt.op_lt.clkdiv15_cry_6 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv15_cry_7_S_1),
	.Y(clkdiv15_cry_7_Y_1),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[7]),
	.FCI(clkdiv15_cry_6)
);
defparam \op_lt.op_lt.clkdiv15_cry_7 .INIT=20'h5AA55;
// @37:77
  ARI1 \op_lt.clko_i3_cry_0  (
	.FCO(clko_i3_cry_0),
	.S(clko_i3_cry_0_S_1),
	.Y(clko_i3_cry_0_Y_1),
	.B(Uart1ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[0]),
	.FCI(GND)
);
defparam \op_lt.clko_i3_cry_0 .INIT=20'h5AA55;
// @37:77
  ARI1 \op_lt.clko_i3_cry_1  (
	.FCO(clko_i3_cry_1),
	.S(clko_i3_cry_1_S_1),
	.Y(clko_i3_cry_1_Y_1),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(clko_i3_1),
	.FCI(clko_i3_cry_0)
);
defparam \op_lt.clko_i3_cry_1 .INIT=20'h5AA55;
// @37:77
  ARI1 \op_lt.clko_i3_cry_2  (
	.FCO(clko_i3_cry_2),
	.S(clko_i3_cry_2_S_1),
	.Y(clko_i3_cry_2_Y_1),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(clko_i3_2),
	.FCI(clko_i3_cry_1)
);
defparam \op_lt.clko_i3_cry_2 .INIT=20'h5AA55;
// @37:77
  ARI1 \op_lt.clko_i3_cry_3  (
	.FCO(clko_i3_cry_3),
	.S(clko_i3_cry_3_S_1),
	.Y(clko_i3_cry_3_Y_1),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(clko_i3_3),
	.FCI(clko_i3_cry_2)
);
defparam \op_lt.clko_i3_cry_3 .INIT=20'h5AA55;
// @37:77
  ARI1 \op_lt.clko_i3_cry_4  (
	.FCO(clko_i3_cry_4),
	.S(clko_i3_cry_4_S_1),
	.Y(clko_i3_cry_4_Y_1),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(clko_i3_4),
	.FCI(clko_i3_cry_3)
);
defparam \op_lt.clko_i3_cry_4 .INIT=20'h5AA55;
// @37:77
  ARI1 \op_lt.clko_i3_cry_5  (
	.FCO(clko_i3_cry_5),
	.S(clko_i3_cry_5_S_1),
	.Y(clko_i3_cry_5_Y_1),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(clko_i3_5),
	.FCI(clko_i3_cry_4)
);
defparam \op_lt.clko_i3_cry_5 .INIT=20'h5AA55;
// @37:77
  ARI1 \op_lt.clko_i3_cry_6  (
	.FCO(clko_i3_cry_6),
	.S(clko_i3_cry_6_S_1),
	.Y(clko_i3_cry_6_Y_1),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(clko_i3_6),
	.FCI(clko_i3_cry_5)
);
defparam \op_lt.clko_i3_cry_6 .INIT=20'h5AA55;
// @37:77
  ARI1 \op_lt.clko_i3_cry_7  (
	.FCO(clko_i3),
	.S(clko_i3_cry_7_S_1),
	.Y(clko_i3_cry_7_Y_1),
	.B(un1_terminal_count_cry_6_Z),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[7]),
	.FCI(clko_i3_cry_6)
);
defparam \op_lt.clko_i3_cry_7 .INIT=20'h5AA55;
// @37:57
  ARI1 ClkDiv_s_365 (
	.FCO(ClkDiv_s_365_FCO),
	.S(ClkDiv_s_365_S),
	.Y(ClkDiv_s_365_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_365.INIT=20'h4AA00;
// @37:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_1[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_365_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_2[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_2[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_2[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_2[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_2[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_s[7]  (
	.FCO(ClkDiv_s_FCO_1[7]),
	.S(ClkDiv_s_Z[7]),
	.Y(ClkDiv_s_Y_1[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_s[7] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_2[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2 */

module ClockDividerPorts_work_dmmainports_dmmain_0layer1_2 (
  SUM_4_0,
  ClkDiv,
  SUM_3_0,
  UartClk1,
  shot_i_arst_i,
  CO0_4,
  UartTxClk1
)
;
input SUM_4_0 ;
output [2:1] ClkDiv ;
input SUM_3_0 ;
input UartClk1 ;
input shot_i_arst_i ;
output CO0_4 ;
output UartTxClk1 ;
wire SUM_4_0 ;
wire SUM_3_0 ;
wire UartClk1 ;
wire shot_i_arst_i ;
wire CO0_4 ;
wire UartTxClk1 ;
wire [3:3] ClkDiv_Z;
wire [3:3] SUM_2;
wire div_i_0 ;
wire CO0_4_i ;
wire VCC ;
wire N_2685_i ;
wire GND ;
  CLKINT div_i_RNICMT5 (
	.Y(UartTxClk1),
	.A(div_i_0)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_4),
	.Y(CO0_4_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @38:55
  SLE div_i (
	.Q(div_i_0),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(N_2685_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_2[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_3_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_4_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv[0]  (
	.Q(CO0_4),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(CO0_4_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:67
  CFG4 \un17_clkdiv_1.SUM_2[3]  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_4),
	.Y(SUM_2[3])
);
defparam \un17_clkdiv_1.SUM_2[3] .INIT=16'h6AAA;
// @38:55
  CFG4 \un17_clkdiv_1.N_2685_i  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_4),
	.Y(N_2685_i)
);
defparam \un17_clkdiv_1.N_2685_i .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_dmmainports_dmmain_0layer1_2 */

module IBufP3Ports_0 (
  Rx1_c,
  FCCC_C0_0_GL0,
  Rxd1_i
)
;
input Rx1_c ;
input FCCC_C0_0_GL0 ;
output Rxd1_i ;
wire Rx1_c ;
wire FCCC_C0_0_GL0 ;
wire Rxd1_i ;
wire VCC ;
wire Temp2_0 ;
wire GND ;
wire Temp1_0 ;
// @33:48
  SLE O (
	.Q(Rxd1_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp2_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:48
  SLE Temp2 (
	.Q(Temp2_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:48
  SLE Temp1 (
	.Q(Temp1_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Rx1_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_0 */

module IBufP2Ports_0_1 (
  Rxd_i,
  Rxd1_i,
  UartClk1
)
;
output Rxd_i ;
input Rxd1_i ;
input UartClk1 ;
wire Rxd_i ;
wire Rxd1_i ;
wire UartClk1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Rxd1_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_1 */

module UartRxRaw_1 (
  RxData,
  Rxd_i,
  UartClk1,
  Uart1FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Rxd_i ;
input UartClk1 ;
input Uart1FifoReset_i_arst_i ;
output RxComplete ;
wire Rxd_i ;
wire UartClk1 ;
wire Uart1FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] bitpos_Z;
wire [3:1] bitpos_10;
wire [2:2] SUM_0;
wire [0:0] bitpos_10_Z;
wire [3:0] samplecnt_Z;
wire [3:3] samplecnt_RNO_0_Z;
wire [2:1] samplecnt_RNO_0;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_1 ;
wire DataO_0_sqmuxa_Z ;
wire CO0_i ;
wire RReg_8 ;
wire RReg_7 ;
wire RReg_6 ;
wire RReg_5 ;
wire RReg_4 ;
wire RReg_3 ;
wire RReg_2 ;
wire bitpos_0_sqmuxa ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire bitpos_4_sqmuxa_2_Z ;
wire CO2 ;
wire RReg_1_sqmuxa_1_Z ;
wire bitpos_1_sqmuxa ;
wire un21_enable ;
wire bitpos_4_sqmuxa_Z ;
wire RReg_1_sqmuxa_Z ;
wire un1_bitpos_1_sqmuxa_Z ;
wire N_60 ;
wire N_61 ;
wire CO1 ;
wire CO2_0 ;
// @34:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(samplecnt_RNO_0_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(samplecnt_RNO_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(samplecnt_RNO_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:114
  CFG4 \samplecnt_RNO[2]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[2]),
	.C(bitpos_0_sqmuxa),
	.D(samplecnt_Z[0]),
	.Y(samplecnt_RNO_0[2])
);
defparam \samplecnt_RNO[2] .INIT=16'h060C;
// @34:69
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @34:69
  CFG2 bitpos_4_sqmuxa_2 (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[2]),
	.Y(bitpos_4_sqmuxa_2_Z)
);
defparam bitpos_4_sqmuxa_2.INIT=4'h8;
// @34:100
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @34:69
  CFG4 RReg_1_sqmuxa_1 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(RReg_1_sqmuxa_1_Z)
);
defparam RReg_1_sqmuxa_1.INIT=16'h4000;
// @34:70
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @34:85
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0111;
// @34:92
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h777F;
// @34:84
  CFG4 \bitpos_RNIULPM1[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNIULPM1[3] .INIT=16'h0020;
// @34:69
  CFG4 bitpos_4_sqmuxa (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[0]),
	.C(bitpos_4_sqmuxa_2_Z),
	.D(un21_enable),
	.Y(bitpos_4_sqmuxa_Z)
);
defparam bitpos_4_sqmuxa.INIT=16'h0080;
// @34:71
  CFG2 samplecnt_0_sqmuxa (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam samplecnt_0_sqmuxa.INIT=4'h2;
// @34:69
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @34:69
  CFG4 RReg_1_sqmuxa (
	.A(CO2),
	.B(un21_enable),
	.C(bitpos_Z[3]),
	.D(RReg_1_sqmuxa_1_Z),
	.Y(RReg_1_sqmuxa_Z)
);
defparam RReg_1_sqmuxa.INIT=16'h3100;
// @34:85
  CFG3 DataO_0_sqmuxa (
	.A(RxAv_5),
	.B(Rxd_i),
	.C(un11_enable),
	.Y(DataO_0_sqmuxa_Z)
);
defparam DataO_0_sqmuxa.INIT=8'h08;
// @34:69
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @34:107
  CFG2 \un1_bitpos_1_1.SUM[0]  (
	.A(bitpos_4_sqmuxa_Z),
	.B(bitpos_Z[0]),
	.Y(N_60)
);
defparam \un1_bitpos_1_1.SUM[0] .INIT=4'h6;
// @34:61
  CFG3 RReg_7_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_7)
);
defparam RReg_7_0.INIT=8'h40;
// @34:61
  CFG4 RReg_3_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_3)
);
defparam RReg_3_0.INIT=16'h0200;
// @34:107
  CFG3 \un1_bitpos_1_1.SUM[1]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[1]),
	.Y(N_61)
);
defparam \un1_bitpos_1_1.SUM[1] .INIT=8'h78;
// @34:114
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_0[1])
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @34:114
  CFG3 \samplecnt_RNO_0[3]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(CO1)
);
defparam \samplecnt_RNO_0[3] .INIT=8'h08;
// @34:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @34:61
  CFG4 RReg_6_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_6)
);
defparam RReg_6_0.INIT=16'h8000;
// @34:61
  CFG4 RReg_4_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_4)
);
defparam RReg_4_0.INIT=16'h2000;
// @34:61
  CFG4 RReg_2_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_2)
);
defparam RReg_2_0.INIT=16'h4000;
// @34:61
  CFG4 RReg_5_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_5)
);
defparam RReg_5_0.INIT=16'h0800;
// @34:61
  CFG4 RReg_1_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_1)
);
defparam RReg_1_0.INIT=16'h0400;
// @34:61
  CFG3 RReg_8_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_8)
);
defparam RReg_8_0.INIT=8'h80;
// @34:107
  CFG4 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(SUM_0[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=16'h78F0;
// @34:107
  CFG4 \un1_bitpos_1_1.CO2  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(CO2_0)
);
defparam \un1_bitpos_1_1.CO2 .INIT=16'h8000;
// @34:68
  CFG4 \bitpos_10[0]  (
	.A(bitpos_1_sqmuxa),
	.B(bitpos_0_sqmuxa),
	.C(un21_enable),
	.D(N_60),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hCDCC;
// @34:61
  CFG4 RxAv_RNO (
	.A(un11_enable),
	.B(Rxd_i),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h004F;
// @34:68
  CFG4 \bitpos_10_m2[1]  (
	.A(un1_bitpos_1_sqmuxa_Z),
	.B(bitpos_1_sqmuxa),
	.C(N_61),
	.D(un21_enable),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'hE2F0;
// @34:114
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[3]),
	.B(bitpos_4_sqmuxa_2_Z),
	.C(bitpos_0_sqmuxa),
	.D(CO1),
	.Y(samplecnt_RNO_0_Z[3])
);
defparam \samplecnt_RNO[3] .INIT=16'hC60A;
// @34:68
  CFG4 \bitpos_10_iv[3]  (
	.A(un21_enable),
	.B(CO2_0),
	.C(bitpos_Z[3]),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF14;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_1 */

module UartRxExtClk_1 (
  RxData,
  RxComplete,
  Uart1FifoReset_i_arst_i,
  UartClk1,
  Rxd1_i
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart1FifoReset_i_arst_i ;
input UartClk1 ;
input Rxd1_i ;
wire RxComplete ;
wire Uart1FifoReset_i_arst_i ;
wire UartClk1 ;
wire Rxd1_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @42:79
  IBufP2Ports_0_1 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.Rxd1_i(Rxd1_i),
	.UartClk1(UartClk1)
);
// @42:88
  UartRxRaw_1 Uart (
	.RxData(RxData[7:0]),
	.Rxd_i(Rxd_i),
	.UartClk1(UartClk1),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_1 */

module IBufP2Ports_6 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL0
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL0 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_6 */

module fifo_8_10_1_1 (
  RxData,
  Uart1RxFifoCount,
  Uart1RxFifoData,
  we_i,
  re_i,
  Uart1FifoReset_i_data_i,
  Uart1RxFifoEmpty,
  Uart1FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart1RxFifoFull
)
;
input [7:0] RxData ;
output [9:0] Uart1RxFifoCount ;
output [7:0] Uart1RxFifoData ;
input we_i ;
input re_i ;
input Uart1FifoReset_i_data_i ;
output Uart1RxFifoEmpty ;
input Uart1FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart1RxFifoFull ;
wire we_i ;
wire re_i ;
wire Uart1FifoReset_i_data_i ;
wire Uart1RxFifoEmpty ;
wire Uart1FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart1RxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] count_o_3;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNI0FS51_Y;
wire [1:1] counter_r_RNIA3MQ1_Y;
wire [2:2] counter_r_RNILOFF2_Y;
wire [3:3] counter_r_RNI1F943_Y;
wire [4:4] counter_r_RNIE63P3_Y;
wire [5:5] counter_r_RNISUSD4_Y;
wire [6:6] counter_r_RNIBOM25_Y;
wire [7:7] counter_r_RNIRIGN5_Y;
wire [8:8] counter_r_RNICEAC6_Y;
wire [10:10] counter_r_RNO_FCO_1;
wire [10:10] counter_r_RNO_Y_1;
wire [9:9] counter_r_RNIUA417_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_3;
wire [9:9] raddr_r_s_FCO_3;
wire [9:9] raddr_r_s_Y_3;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y_3;
wire [9:9] waddr_r_s_FCO_3;
wire [9:9] waddr_r_s_Y_3;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_1;
wire [8:0] ram_ram_0_0_B_DOUT_1;
wire Uart1RxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire do_count_0_x2_Z ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNINR2H_S ;
wire empty_r_RNINR2H_Y ;
wire raddr_r_s_375_FCO ;
wire raddr_r_s_375_S ;
wire raddr_r_s_375_Y ;
wire waddr_r_s_376_FCO ;
wire waddr_r_s_376_S ;
wire waddr_r_s_376_Y ;
wire do_write_Z ;
wire un7_counter_r_0_a2_6 ;
wire un7_counter_r_0_a2_5 ;
wire un16_counter_r_0_a2_0_7 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_5 ;
wire un16_counter_r_0_a2_0_8 ;
wire un7_counter_r_0_a2_8 ;
wire N_3984 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNITS5E (
	.A(Uart1RxFifoFull),
	.Y(Uart1RxFifoFull_i)
);
defparam full_r_RNITS5E.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[9]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE empty_r (
	.Q(Uart1RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE full_r (
	.Q(Uart1RxFifoFull),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[0]  (
	.Q(Uart1RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[0]),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[9]  (
	.Q(Uart1RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[9]),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[8]  (
	.Q(Uart1RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[8]),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[7]  (
	.Q(Uart1RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[7]),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[6]  (
	.Q(Uart1RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[6]),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[5]  (
	.Q(Uart1RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[5]),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[4]  (
	.Q(Uart1RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[4]),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[3]  (
	.Q(Uart1RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[3]),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[2]  (
	.Q(Uart1RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[2]),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[1]  (
	.Q(Uart1RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[1]),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  ARI1 empty_r_RNINR2H (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNINR2H_S),
	.Y(empty_r_RNINR2H_Y),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNINR2H.INIT=20'h4DD00;
// @35:59
  ARI1 \counter_r_RNI0FS51[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI0FS51_Y[0]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI0FS51[0] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIA3MQ1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIA3MQ1_Y[1]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIA3MQ1[1] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNILOFF2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNILOFF2_Y[2]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNILOFF2[2] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI1F943[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNI1F943_Y[3]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNI1F943[3] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIE63P3[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIE63P3_Y[4]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIE63P3[4] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNISUSD4[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNISUSD4_Y[5]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNISUSD4[5] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIBOM25[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIBOM25_Y[6]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIBOM25[6] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIRIGN5[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIRIGN5_Y[7]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIRIGN5[7] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNICEAC6[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNICEAC6_Y[8]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNICEAC6[8] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_1[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_1[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @35:59
  ARI1 \counter_r_RNIUA417[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUA417_Y[9]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUA417[9] .INIT=20'h5DD22;
// @35:68
  ARI1 raddr_r_s_375 (
	.FCO(raddr_r_s_375_FCO),
	.S(raddr_r_s_375_S),
	.Y(raddr_r_s_375_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_375.INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_3[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_375_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_3[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_3[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_3[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_3[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_3[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_3[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_3[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_3[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_3[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @35:68
  ARI1 waddr_r_s_376 (
	.FCO(waddr_r_s_376_FCO),
	.S(waddr_r_s_376_S),
	.Y(waddr_r_s_376_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_376.INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_3[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_376_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_3[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_3[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_3[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_3[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_3[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_3[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_3[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_3[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_3[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_3[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @35:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_1[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_1[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNI28R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(Uart1RxFifoData[7])
);
defparam ram_ram_0_0_RNI28R61.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI17R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(Uart1RxFifoData[6])
);
defparam ram_ram_0_0_RNI17R61.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI06R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(Uart1RxFifoData[5])
);
defparam ram_ram_0_0_RNI06R61.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIV4R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(Uart1RxFifoData[4])
);
defparam ram_ram_0_0_RNIV4R61.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIU3R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(Uart1RxFifoData[3])
);
defparam ram_ram_0_0_RNIU3R61.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIT2R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(Uart1RxFifoData[2])
);
defparam ram_ram_0_0_RNIT2R61.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIS1R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart1RxFifoData[1])
);
defparam ram_ram_0_0_RNIS1R61.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIR0R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart1RxFifoData[0])
);
defparam ram_ram_0_0_RNIR0R61.INIT=8'hD8;
// @35:61
  CFG3 do_count_0_x2 (
	.A(we_i),
	.B(Uart1RxFifoFull),
	.C(do_read_Z),
	.Y(do_count_0_x2_Z)
);
defparam do_count_0_x2.INIT=8'hD2;
// @35:76
  CFG2 \update.count_o_3[9]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(count_o_3[9])
);
defparam \update.count_o_3[9] .INIT=4'hE;
// @35:76
  CFG2 \update.count_o_3[8]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(count_o_3[8])
);
defparam \update.count_o_3[8] .INIT=4'hE;
// @35:76
  CFG2 \update.count_o_3[7]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(count_o_3[7])
);
defparam \update.count_o_3[7] .INIT=4'hE;
// @35:76
  CFG2 \update.count_o_3[6]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(count_o_3[6])
);
defparam \update.count_o_3[6] .INIT=4'hE;
// @35:76
  CFG2 \update.count_o_3[5]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(count_o_3[5])
);
defparam \update.count_o_3[5] .INIT=4'hE;
// @35:76
  CFG2 \update.count_o_3[4]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(count_o_3[4])
);
defparam \update.count_o_3[4] .INIT=4'hE;
// @35:76
  CFG2 \update.count_o_3[3]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(count_o_3[3])
);
defparam \update.count_o_3[3] .INIT=4'hE;
// @35:76
  CFG2 \update.count_o_3[2]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(count_o_3[2])
);
defparam \update.count_o_3[2] .INIT=4'hE;
// @35:76
  CFG2 \update.count_o_3[1]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(count_o_3[1])
);
defparam \update.count_o_3[1] .INIT=4'hE;
// @35:76
  CFG2 \update.count_o_3[0]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(count_o_3[0])
);
defparam \update.count_o_3[0] .INIT=4'hE;
// @35:60
  CFG2 do_write (
	.A(Uart1RxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @35:59
  CFG2 do_read (
	.A(Uart1RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @35:82
  CFG4 \update.un7_counter_r_0_a2_6  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_6)
);
defparam \update.un7_counter_r_0_a2_6 .INIT=16'h0001;
// @35:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[5]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_0_7  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_7)
);
defparam \update.un16_counter_r_0_a2_0_7 .INIT=16'h8000;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h8000;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h0001;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[5]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[2]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h0001;
// @35:89
  CFG3 \update.un16_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.Y(un16_counter_r_0_a2_5)
);
defparam \update.un16_counter_r_0_a2_5 .INIT=8'h02;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_0_8  (
	.A(counter_r_Z[5]),
	.B(do_read_Z),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[9]),
	.Y(un16_counter_r_0_a2_0_8)
);
defparam \update.un16_counter_r_0_a2_0_8 .INIT=16'h0200;
// @35:82
  CFG4 \update.un7_counter_r_0_a2_8  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(un7_counter_r_0_a2_6),
	.D(un7_counter_r_0_a2_5),
	.Y(un7_counter_r_0_a2_8)
);
defparam \update.un7_counter_r_0_a2_8 .INIT=16'h1000;
// @35:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(do_write_Z),
	.B(counter_r_Z[0]),
	.C(do_read_Z),
	.D(un7_counter_r_0_a2_8),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h7300;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_0  (
	.A(do_write_Z),
	.B(un16_counter_r_0_a2_0_8),
	.C(un16_counter_r_0_a2_0_7),
	.D(un16_counter_r_0_a2_0_6),
	.Y(N_3984)
);
defparam \update.un16_counter_r_0_a2_0 .INIT=16'h8000;
// @35:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_7),
	.B(un16_counter_r_0_a2_5),
	.C(N_3984),
	.D(un16_counter_r_0_a2_6),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_1 */

module gated_fifo_8_10_1_1 (
  Uart1RxFifoData,
  Uart1RxFifoCount,
  RxData,
  Uart1RxFifoFull,
  Uart1RxFifoEmpty,
  Uart1FifoReset_i_data_i,
  ReadUart1,
  Dbg1,
  FCCC_C0_0_GL0,
  Uart1FifoReset_i_arst_i
)
;
output [7:0] Uart1RxFifoData ;
output [9:0] Uart1RxFifoCount ;
input [7:0] RxData ;
output Uart1RxFifoFull ;
output Uart1RxFifoEmpty ;
input Uart1FifoReset_i_data_i ;
input ReadUart1 ;
input Dbg1 ;
input FCCC_C0_0_GL0 ;
input Uart1FifoReset_i_arst_i ;
wire Uart1RxFifoFull ;
wire Uart1RxFifoEmpty ;
wire Uart1FifoReset_i_data_i ;
wire ReadUart1 ;
wire Dbg1 ;
wire FCCC_C0_0_GL0 ;
wire Uart1FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @43:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart1),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @43:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
  fifo_8_10_1_1 fifo_i (
	.RxData(RxData[7:0]),
	.Uart1RxFifoCount(Uart1RxFifoCount[9:0]),
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart1RxFifoFull(Uart1RxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_1 */

module UartRxFifoExtClk_10_2 (
  Uart1RxFifoCount,
  Uart1RxFifoData,
  ReadUart1,
  Uart1FifoReset_i_data_i,
  Uart1RxFifoEmpty,
  Uart1RxFifoFull,
  FCCC_C0_0_GL0,
  Rxd1_i,
  UartClk1,
  Uart1FifoReset_i_arst_i
)
;
output [9:0] Uart1RxFifoCount ;
output [7:0] Uart1RxFifoData ;
input ReadUart1 ;
input Uart1FifoReset_i_data_i ;
output Uart1RxFifoEmpty ;
output Uart1RxFifoFull ;
input FCCC_C0_0_GL0 ;
input Rxd1_i ;
input UartClk1 ;
input Uart1FifoReset_i_arst_i ;
wire ReadUart1 ;
wire Uart1FifoReset_i_data_i ;
wire Uart1RxFifoEmpty ;
wire Uart1RxFifoFull ;
wire FCCC_C0_0_GL0 ;
wire Rxd1_i ;
wire UartClk1 ;
wire Uart1FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @44:133
  UartRxExtClk_1 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.UartClk1(UartClk1),
	.Rxd1_i(Rxd1_i)
);
// @44:147
  IBufP2Ports_6 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_1_1 UartFifo (
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.Uart1RxFifoCount(Uart1RxFifoCount[9:0]),
	.RxData(RxData[7:0]),
	.Uart1RxFifoFull(Uart1RxFifoFull),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.ReadUart1(ReadUart1),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_10_2 */

module IBufP2Ports_14_3 (
  StartTx_i,
  StartTx,
  UartTxClk1
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk1 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk1),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_14_3 */

module UartTx_1 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk1,
  Uart1FifoReset_i_arst_i,
  Tx1_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk1 ;
input Uart1FifoReset_i_arst_i ;
output Tx1_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk1 ;
wire Uart1FifoReset_i_arst_i ;
wire Tx1_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_0 ;
wire TxD_2_7_2_wmux_3_FCO_0 ;
wire TxD_2_7_2_wmux_3_S_0 ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S_0 ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S_0 ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S_0 ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_wmux_S_0 ;
wire txd20_Z ;
wire CO1 ;
wire CO0 ;
wire un1_txd19 ;
wire txd18_Z ;
wire BitCnt_0_sqmuxa_Z ;
wire BitCnt_0_sqmuxa_1_Z ;
// @36:59
  SLE TxD (
	.Q(Tx1_c),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(StartTx_i),
	.EN(un1_busy_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO_0),
	.S(TxD_2_7_2_wmux_3_S_0),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S_0),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S_0),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S_0),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_wmux_S_0),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @36:97
  CFG4 txd20_RNIE4H8 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[0]),
	.C(txd20_Z),
	.D(BitCnt_Z[1]),
	.Y(CO1)
);
defparam txd20_RNIE4H8.INIT=16'hC400;
// @36:97
  CFG3 \BitCnt_7_f0_RNO[1]  (
	.A(txd20_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.Y(CO0)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=8'h8C;
// @36:79
  CFG2 Busy_i_1_0 (
	.A(txd20_Z),
	.B(BitCnt_Z[3]),
	.Y(un1_txd19)
);
defparam Busy_i_1_0.INIT=4'hB;
// @36:101
  CFG4 txd20 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd20_Z)
);
defparam txd20.INIT=16'h0010;
// @36:82
  CFG4 txd18 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd18_Z)
);
defparam txd18.INIT=16'h8000;
// @36:79
  CFG2 Busy_i_1 (
	.A(un1_txd19),
	.B(txd18_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=4'hE;
// @36:108
  CFG2 BitCnt_0_sqmuxa_1 (
	.A(un1_txd19),
	.B(BitCnt_0_sqmuxa_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=4'h4;
// @36:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_0)
);
defparam un1_busy_i.INIT=8'h12;
// @36:75
  CFG2 BitCnt_0_sqmuxa (
	.A(un1_busy_i_0),
	.B(StartTx_i),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=4'h8;
// @36:59
  CFG3 TxD_3_iv_i (
	.A(TxD_2),
	.B(BitCnt_Z[3]),
	.C(txd18_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @36:79
  CFG4 \BitCnt_7_f0[0]  (
	.A(txd18_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_0_sqmuxa_1_Z),
	.D(un1_txd19),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=16'h5154;
// @36:79
  CFG4 \BitCnt_7_f0[1]  (
	.A(CO0),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[1]),
	.D(txd18_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=16'h00DE;
// @36:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd18_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
// @36:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd18_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_1 */

module IBufP2Ports_7 (
  TxInProgress,
  TxInProgress_i_i,
  FCCC_C0_0_GL0
)
;
output TxInProgress ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL0 ;
wire TxInProgress ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_7 */

module fifo_8_10_1_2 (
  Uart1TxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  Uart1TxFifoEmpty,
  Uart1FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart1TxFifoFull
)
;
input [7:0] Uart1TxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
output Uart1TxFifoEmpty ;
input Uart1FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart1TxFifoFull ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart1TxFifoEmpty ;
wire Uart1FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart1TxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNI6F551_Y;
wire [1:1] counter_r_RNIQENV1_Y;
wire [2:2] counter_r_RNIFF9Q2_Y;
wire [3:3] counter_r_RNI5HRK3_Y;
wire [4:4] counter_r_RNISJDF4_Y;
wire [5:5] counter_r_RNIKNV95_Y;
wire [6:6] counter_r_RNIDSH46_Y;
wire [7:7] counter_r_RNI724V6_Y;
wire [8:8] counter_r_RNI29MP7_Y;
wire [10:10] counter_r_RNO_FCO_2;
wire [10:10] counter_r_RNO_Y_2;
wire [9:9] counter_r_RNIUG8K8_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_2;
wire [9:9] raddr_r_s_FCO_2;
wire [9:9] raddr_r_s_Y_2;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y_2;
wire [9:9] waddr_r_s_FCO_2;
wire [9:9] waddr_r_s_Y_2;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_2;
wire [8:0] ram_ram_0_0_B_DOUT_2;
wire Uart1TxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire counter_r_0 ;
wire GND ;
wire N_4006_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNIJGJA_S ;
wire empty_r_RNIJGJA_Y ;
wire raddr_r_s_373_FCO ;
wire raddr_r_s_373_S ;
wire raddr_r_s_373_Y ;
wire waddr_r_s_374_FCO ;
wire waddr_r_s_374_S ;
wire waddr_r_s_374_Y ;
wire do_write_Z ;
wire un7_counter_r_0_a2_5 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_0_7 ;
wire un7_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_0_5 ;
wire un16_counter_r_0_a2_8 ;
wire un7_counter_r_0_a2_8 ;
wire N_3997 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNIBVC3 (
	.A(Uart1TxFifoFull),
	.Y(Uart1TxFifoFull_i)
);
defparam full_r_RNIBVC3.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[9]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[9]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(N_4006_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(N_4006_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(N_4006_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(N_4006_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(N_4006_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(N_4006_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(N_4006_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(N_4006_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(N_4006_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(N_4006_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(N_4006_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE empty_r (
	.Q(Uart1TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE full_r (
	.Q(Uart1TxFifoFull),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  ARI1 empty_r_RNIJGJA (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIJGJA_S),
	.Y(empty_r_RNIJGJA_Y),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIJGJA.INIT=20'h4DD00;
// @35:59
  ARI1 \counter_r_RNI6F551[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI6F551_Y[0]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI6F551[0] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIQENV1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIQENV1_Y[1]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIQENV1[1] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIFF9Q2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIFF9Q2_Y[2]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIFF9Q2[2] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI5HRK3[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNI5HRK3_Y[3]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNI5HRK3[3] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNISJDF4[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNISJDF4_Y[4]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNISJDF4[4] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIKNV95[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNIKNV95_Y[5]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNIKNV95[5] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIDSH46[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIDSH46_Y[6]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIDSH46[6] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI724V6[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI724V6_Y[7]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI724V6[7] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI29MP7[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI29MP7_Y[8]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI29MP7[8] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_2[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_2[10]),
	.B(counter_r_Z[10]),
	.C(counter_r_0),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @35:59
  ARI1 \counter_r_RNIUG8K8[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUG8K8_Y[9]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUG8K8[9] .INIT=20'h5DD22;
// @35:68
  ARI1 raddr_r_s_373 (
	.FCO(raddr_r_s_373_FCO),
	.S(raddr_r_s_373_S),
	.Y(raddr_r_s_373_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_373.INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_2[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_373_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_2[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_2[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_2[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_2[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_2[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_2[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_2[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_2[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_2[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @35:68
  ARI1 waddr_r_s_374 (
	.FCO(waddr_r_s_374_FCO),
	.S(waddr_r_s_374_S),
	.Y(waddr_r_s_374_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_374.INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_2[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_374_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_2[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_2[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_2[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_2[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_2[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_2[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_2[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_2[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_2[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_2[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @35:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_2[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_2[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart1TxFifoData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 \ram_ram_0_0_OLDA_RNICR79[7]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(OutgoingTxByte[7])
);
defparam \ram_ram_0_0_OLDA_RNICR79[7] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIBQ79[6]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(OutgoingTxByte[6])
);
defparam \ram_ram_0_0_OLDA_RNIBQ79[6] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIAP79[5]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(OutgoingTxByte[5])
);
defparam \ram_ram_0_0_OLDA_RNIAP79[5] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI9O79[4]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(OutgoingTxByte[4])
);
defparam \ram_ram_0_0_OLDA_RNI9O79[4] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI8N79[3]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(OutgoingTxByte[3])
);
defparam \ram_ram_0_0_OLDA_RNI8N79[3] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI7M79[2]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(OutgoingTxByte[2])
);
defparam \ram_ram_0_0_OLDA_RNI7M79[2] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI6L79[1]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam \ram_ram_0_0_OLDA_RNI6L79[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI5K79[0]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam \ram_ram_0_0_OLDA_RNI5K79[0] .INIT=8'hD8;
// @35:68
  CFG3 full_r_RNIF6BQ (
	.A(we_i),
	.B(Uart1TxFifoFull),
	.C(empty_r_RNIJGJA_Y),
	.Y(N_4006_i)
);
defparam full_r_RNIF6BQ.INIT=8'h2D;
// @35:59
  CFG2 do_read_i_0_o2_i (
	.A(Uart1TxFifoEmpty),
	.B(re_i),
	.Y(counter_r_0)
);
defparam do_read_i_0_o2_i.INIT=4'h4;
// @35:60
  CFG2 do_write (
	.A(Uart1TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @35:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[5]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[1]),
	.C(counter_r_Z[0]),
	.D(counter_r_Z[2]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h8000;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[3]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h8000;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_0_7  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_7)
);
defparam \update.un16_counter_r_0_a2_0_7 .INIT=16'h0001;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h0001;
// @35:89
  CFG3 \update.un16_counter_r_0_a2_0_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[5]),
	.Y(un16_counter_r_0_a2_0_5)
);
defparam \update.un16_counter_r_0_a2_0_5 .INIT=8'h02;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_8  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(empty_r_RNIJGJA_Y),
	.Y(un16_counter_r_0_a2_8)
);
defparam \update.un16_counter_r_0_a2_8 .INIT=16'h4000;
// @35:82
  CFG4 \update.un7_counter_r_0_a2_8  (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[9]),
	.C(un7_counter_r_0_a2_6),
	.D(un7_counter_r_0_a2_5),
	.Y(un7_counter_r_0_a2_8)
);
defparam \update.un7_counter_r_0_a2_8 .INIT=16'h1000;
// @35:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(un7_counter_r_0_a2_8),
	.B(empty_r_RNIJGJA_Y),
	.C(counter_r_Z[0]),
	.D(do_write_Z),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h0A2A;
// @35:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(do_write_Z),
	.B(un16_counter_r_0_a2_8),
	.C(un16_counter_r_0_a2_6),
	.D(un16_counter_r_0_a2_7),
	.Y(N_3997)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @35:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_0_7),
	.B(un16_counter_r_0_a2_0_5),
	.C(N_3997),
	.D(un7_counter_r_0_a2_6),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_2 */

module gated_fifo_8_10_1_2 (
  OutgoingTxByte,
  Uart1TxFifoData,
  Uart1TxFifoFull,
  Uart1TxFifoEmpty,
  FifoReadAck,
  ReadStrobe,
  WriteUart1,
  FCCC_C0_0_GL0,
  Uart1FifoReset_i_arst_i
)
;
output [7:0] OutgoingTxByte ;
input [7:0] Uart1TxFifoData ;
output Uart1TxFifoFull ;
output Uart1TxFifoEmpty ;
output FifoReadAck ;
input ReadStrobe ;
input WriteUart1 ;
input FCCC_C0_0_GL0 ;
input Uart1FifoReset_i_arst_i ;
wire Uart1TxFifoFull ;
wire Uart1TxFifoEmpty ;
wire FifoReadAck ;
wire ReadStrobe ;
wire WriteUart1 ;
wire FCCC_C0_0_GL0 ;
wire Uart1FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire r_ack_i ;
// @43:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @43:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @43:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
  fifo_8_10_1_2 fifo_i (
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart1TxFifoFull(Uart1TxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_2 */

module UartTxFifoExtClk_10_2 (
  Uart1TxFifoData,
  WriteUart1,
  Uart1TxFifoFull,
  Tx1_c,
  UartTxClk1,
  Uart1TxFifoEmpty,
  FCCC_C0_0_GL0,
  Uart1FifoReset_i_arst_i
)
;
input [7:0] Uart1TxFifoData ;
input WriteUart1 ;
output Uart1TxFifoFull ;
output Tx1_c ;
input UartTxClk1 ;
output Uart1TxFifoEmpty ;
input FCCC_C0_0_GL0 ;
input Uart1FifoReset_i_arst_i ;
wire WriteUart1 ;
wire Uart1TxFifoFull ;
wire Tx1_c ;
wire UartTxClk1 ;
wire Uart1TxFifoEmpty ;
wire FCCC_C0_0_GL0 ;
wire Uart1FifoReset_i_arst_i ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire N_4004 ;
wire un1_NextState_1_sqmuxa_i_0_0 ;
wire StartTx_Z ;
wire un1_readstrobe12_i_0_Z ;
wire ReadStrobe_Z ;
wire N_3991_i ;
wire FifoReadAck ;
wire un1_NextState_1_sqmuxa_i_0_1_Z ;
wire TxInProgress ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @45:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4004),
	.EN(un1_NextState_1_sqmuxa_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4004),
	.EN(un1_readstrobe12_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_Z[0]),
	.EN(N_3991_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:218
  CFG3 un1_readstrobe12_i_0 (
	.A(CurrentState_Z[0]),
	.B(FifoReadAck),
	.C(CurrentState_Z[1]),
	.Y(un1_readstrobe12_i_0_Z)
);
defparam un1_readstrobe12_i_0.INIT=8'hE5;
// @45:218
  CFG3 un1_NextState_1_sqmuxa_i_0 (
	.A(CurrentState_Z[1]),
	.B(un1_NextState_1_sqmuxa_i_0_1_Z),
	.C(TxInProgress),
	.Y(un1_NextState_1_sqmuxa_i_0_0)
);
defparam un1_NextState_1_sqmuxa_i_0.INIT=8'h86;
// @45:218
  CFG4 un1_NextState_1_sqmuxa_i_0_1 (
	.A(CurrentState_Z[0]),
	.B(Uart1TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState_Z[1]),
	.Y(un1_NextState_1_sqmuxa_i_0_1_Z)
);
defparam un1_NextState_1_sqmuxa_i_0_1.INIT=16'h551B;
// @45:218
  CFG2 un1_readstrobe12_i_x2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(N_4004)
);
defparam un1_readstrobe12_i_x2.INIT=4'h6;
// @45:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(N_3991_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @45:162
  IBufP2Ports_14_3 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk1(UartTxClk1)
);
// @45:170
  UartTx_1 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk1(UartTxClk1),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.Tx1_c(Tx1_c)
);
// @45:182
  IBufP2Ports_7 IBufTxInProgress_i (
	.TxInProgress(TxInProgress),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_1_2 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.Uart1TxFifoFull(Uart1TxFifoFull),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.WriteUart1(WriteUart1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_2 */

module VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1 (
  Uart2ClkDivider,
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  UartClk2
)
;
input [7:0] Uart2ClkDivider ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output UartClk2 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire UartClk2 ;
wire [7:0] ClkDiv_Z;
wire [7:0] ClkDiv_i;
wire [7:7] ClkDiv_s_Z;
wire [6:0] ClkDiv_s;
wire [6:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y_0;
wire [6:1] ClkDiv_cry_Y_1;
wire [7:7] ClkDiv_s_FCO_0;
wire [7:7] ClkDiv_s_Y_0;
wire clko_i_1 ;
wire clko_i3 ;
wire clko_i3_i ;
wire VCC ;
wire GND ;
wire un1_terminal_count_cry_0_Z ;
wire un1_terminal_count_cry_0_S_1 ;
wire un1_terminal_count_cry_0_Y_1 ;
wire un1_terminal_count_cry_1_Z ;
wire clko_i3_1 ;
wire un1_terminal_count_cry_1_Y_1 ;
wire un1_terminal_count_cry_2_Z ;
wire clko_i3_2 ;
wire un1_terminal_count_cry_2_Y_1 ;
wire un1_terminal_count_cry_3_Z ;
wire clko_i3_3 ;
wire un1_terminal_count_cry_3_Y_1 ;
wire un1_terminal_count_cry_4_Z ;
wire clko_i3_4 ;
wire un1_terminal_count_cry_4_Y_1 ;
wire un1_terminal_count_cry_5_Z ;
wire clko_i3_5 ;
wire un1_terminal_count_cry_5_Y_1 ;
wire un1_terminal_count_cry_6_Z ;
wire clko_i3_6 ;
wire un1_terminal_count_cry_6_Y_1 ;
wire clkdiv15_cry_0 ;
wire clkdiv15_cry_0_S_0 ;
wire clkdiv15_cry_0_Y_0 ;
wire clkdiv15_cry_1 ;
wire clkdiv15_cry_1_S_0 ;
wire clkdiv15_cry_1_Y_0 ;
wire clkdiv15_cry_2 ;
wire clkdiv15_cry_2_S_0 ;
wire clkdiv15_cry_2_Y_0 ;
wire clkdiv15_cry_3 ;
wire clkdiv15_cry_3_S_0 ;
wire clkdiv15_cry_3_Y_0 ;
wire clkdiv15_cry_4 ;
wire clkdiv15_cry_4_S_0 ;
wire clkdiv15_cry_4_Y_0 ;
wire clkdiv15_cry_5 ;
wire clkdiv15_cry_5_S_0 ;
wire clkdiv15_cry_5_Y_0 ;
wire clkdiv15_cry_6 ;
wire clkdiv15_cry_6_S_0 ;
wire clkdiv15_cry_6_Y_0 ;
wire ClkDiv_lcry ;
wire clkdiv15_cry_7_S_0 ;
wire clkdiv15_cry_7_Y_0 ;
wire clko_i3_cry_0 ;
wire clko_i3_cry_0_S_0 ;
wire clko_i3_cry_0_Y_0 ;
wire clko_i3_cry_1 ;
wire clko_i3_cry_1_S_0 ;
wire clko_i3_cry_1_Y_0 ;
wire clko_i3_cry_2 ;
wire clko_i3_cry_2_S_0 ;
wire clko_i3_cry_2_Y_0 ;
wire clko_i3_cry_3 ;
wire clko_i3_cry_3_S_0 ;
wire clko_i3_cry_3_Y_0 ;
wire clko_i3_cry_4 ;
wire clko_i3_cry_4_S_0 ;
wire clko_i3_cry_4_Y_0 ;
wire clko_i3_cry_5 ;
wire clko_i3_cry_5_S_0 ;
wire clko_i3_cry_5_Y_0 ;
wire clko_i3_cry_6 ;
wire clko_i3_cry_6_S_0 ;
wire clko_i3_cry_6_Y_0 ;
wire clko_i3_cry_7_S_0 ;
wire clko_i3_cry_7_Y_0 ;
wire ClkDiv_s_364_FCO ;
wire ClkDiv_s_364_S ;
wire ClkDiv_s_364_Y ;
  CLKINT clko_i_RNI7FG1 (
	.Y(UartClk2),
	.A(clko_i_1)
);
  CFG1 \op_lt.clko_i3_cry_0_RNO  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \op_lt.clko_i3_cry_0_RNO .INIT=2'h1;
  CFG1 \op_lt.clko_i3_cry_7_RNO  (
	.A(ClkDiv_Z[7]),
	.Y(ClkDiv_i[7])
);
defparam \op_lt.clko_i3_cry_7_RNO .INIT=2'h1;
  CFG1 clko_i_RNO (
	.A(clko_i3),
	.Y(clko_i3_i)
);
defparam clko_i_RNO.INIT=2'h1;
// @37:57
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE clko_i (
	.Q(clko_i_1),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(clko_i3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:77
  ARI1 un1_terminal_count_cry_0 (
	.FCO(un1_terminal_count_cry_0_Z),
	.S(un1_terminal_count_cry_0_S_1),
	.Y(un1_terminal_count_cry_0_Y_1),
	.B(Uart2ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_terminal_count_cry_0.INIT=20'h65500;
// @37:77
  ARI1 un1_terminal_count_cry_1 (
	.FCO(un1_terminal_count_cry_1_Z),
	.S(clko_i3_1),
	.Y(un1_terminal_count_cry_1_Y_1),
	.B(Uart2ClkDivider[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_0_Z)
);
defparam un1_terminal_count_cry_1.INIT=20'h65500;
// @37:77
  ARI1 un1_terminal_count_cry_2 (
	.FCO(un1_terminal_count_cry_2_Z),
	.S(clko_i3_2),
	.Y(un1_terminal_count_cry_2_Y_1),
	.B(Uart2ClkDivider[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_1_Z)
);
defparam un1_terminal_count_cry_2.INIT=20'h65500;
// @37:77
  ARI1 un1_terminal_count_cry_3 (
	.FCO(un1_terminal_count_cry_3_Z),
	.S(clko_i3_3),
	.Y(un1_terminal_count_cry_3_Y_1),
	.B(Uart2ClkDivider[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_2_Z)
);
defparam un1_terminal_count_cry_3.INIT=20'h65500;
// @37:77
  ARI1 un1_terminal_count_cry_4 (
	.FCO(un1_terminal_count_cry_4_Z),
	.S(clko_i3_4),
	.Y(un1_terminal_count_cry_4_Y_1),
	.B(Uart2ClkDivider[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_3_Z)
);
defparam un1_terminal_count_cry_4.INIT=20'h65500;
// @37:77
  ARI1 un1_terminal_count_cry_5 (
	.FCO(un1_terminal_count_cry_5_Z),
	.S(clko_i3_5),
	.Y(un1_terminal_count_cry_5_Y_1),
	.B(Uart2ClkDivider[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_4_Z)
);
defparam un1_terminal_count_cry_5.INIT=20'h65500;
// @37:77
  ARI1 un1_terminal_count_cry_6 (
	.FCO(un1_terminal_count_cry_6_Z),
	.S(clko_i3_6),
	.Y(un1_terminal_count_cry_6_Y_1),
	.B(Uart2ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_5_Z)
);
defparam un1_terminal_count_cry_6.INIT=20'h65500;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_0  (
	.FCO(clkdiv15_cry_0),
	.S(clkdiv15_cry_0_S_0),
	.Y(clkdiv15_cry_0_Y_0),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv15_cry_0 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_1  (
	.FCO(clkdiv15_cry_1),
	.S(clkdiv15_cry_1_S_0),
	.Y(clkdiv15_cry_1_Y_0),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[1]),
	.FCI(clkdiv15_cry_0)
);
defparam \op_lt.op_lt.clkdiv15_cry_1 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_2  (
	.FCO(clkdiv15_cry_2),
	.S(clkdiv15_cry_2_S_0),
	.Y(clkdiv15_cry_2_Y_0),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[2]),
	.FCI(clkdiv15_cry_1)
);
defparam \op_lt.op_lt.clkdiv15_cry_2 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_3  (
	.FCO(clkdiv15_cry_3),
	.S(clkdiv15_cry_3_S_0),
	.Y(clkdiv15_cry_3_Y_0),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[3]),
	.FCI(clkdiv15_cry_2)
);
defparam \op_lt.op_lt.clkdiv15_cry_3 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_4  (
	.FCO(clkdiv15_cry_4),
	.S(clkdiv15_cry_4_S_0),
	.Y(clkdiv15_cry_4_Y_0),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[4]),
	.FCI(clkdiv15_cry_3)
);
defparam \op_lt.op_lt.clkdiv15_cry_4 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_5  (
	.FCO(clkdiv15_cry_5),
	.S(clkdiv15_cry_5_S_0),
	.Y(clkdiv15_cry_5_Y_0),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[5]),
	.FCI(clkdiv15_cry_4)
);
defparam \op_lt.op_lt.clkdiv15_cry_5 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_6  (
	.FCO(clkdiv15_cry_6),
	.S(clkdiv15_cry_6_S_0),
	.Y(clkdiv15_cry_6_Y_0),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[6]),
	.FCI(clkdiv15_cry_5)
);
defparam \op_lt.op_lt.clkdiv15_cry_6 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv15_cry_7_S_0),
	.Y(clkdiv15_cry_7_Y_0),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[7]),
	.FCI(clkdiv15_cry_6)
);
defparam \op_lt.op_lt.clkdiv15_cry_7 .INIT=20'h5AA55;
// @37:77
  ARI1 \op_lt.clko_i3_cry_0  (
	.FCO(clko_i3_cry_0),
	.S(clko_i3_cry_0_S_0),
	.Y(clko_i3_cry_0_Y_0),
	.B(Uart2ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[0]),
	.FCI(GND)
);
defparam \op_lt.clko_i3_cry_0 .INIT=20'h5AA55;
// @37:77
  ARI1 \op_lt.clko_i3_cry_1  (
	.FCO(clko_i3_cry_1),
	.S(clko_i3_cry_1_S_0),
	.Y(clko_i3_cry_1_Y_0),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(clko_i3_1),
	.FCI(clko_i3_cry_0)
);
defparam \op_lt.clko_i3_cry_1 .INIT=20'h5AA55;
// @37:77
  ARI1 \op_lt.clko_i3_cry_2  (
	.FCO(clko_i3_cry_2),
	.S(clko_i3_cry_2_S_0),
	.Y(clko_i3_cry_2_Y_0),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(clko_i3_2),
	.FCI(clko_i3_cry_1)
);
defparam \op_lt.clko_i3_cry_2 .INIT=20'h5AA55;
// @37:77
  ARI1 \op_lt.clko_i3_cry_3  (
	.FCO(clko_i3_cry_3),
	.S(clko_i3_cry_3_S_0),
	.Y(clko_i3_cry_3_Y_0),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(clko_i3_3),
	.FCI(clko_i3_cry_2)
);
defparam \op_lt.clko_i3_cry_3 .INIT=20'h5AA55;
// @37:77
  ARI1 \op_lt.clko_i3_cry_4  (
	.FCO(clko_i3_cry_4),
	.S(clko_i3_cry_4_S_0),
	.Y(clko_i3_cry_4_Y_0),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(clko_i3_4),
	.FCI(clko_i3_cry_3)
);
defparam \op_lt.clko_i3_cry_4 .INIT=20'h5AA55;
// @37:77
  ARI1 \op_lt.clko_i3_cry_5  (
	.FCO(clko_i3_cry_5),
	.S(clko_i3_cry_5_S_0),
	.Y(clko_i3_cry_5_Y_0),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(clko_i3_5),
	.FCI(clko_i3_cry_4)
);
defparam \op_lt.clko_i3_cry_5 .INIT=20'h5AA55;
// @37:77
  ARI1 \op_lt.clko_i3_cry_6  (
	.FCO(clko_i3_cry_6),
	.S(clko_i3_cry_6_S_0),
	.Y(clko_i3_cry_6_Y_0),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(clko_i3_6),
	.FCI(clko_i3_cry_5)
);
defparam \op_lt.clko_i3_cry_6 .INIT=20'h5AA55;
// @37:77
  ARI1 \op_lt.clko_i3_cry_7  (
	.FCO(clko_i3),
	.S(clko_i3_cry_7_S_0),
	.Y(clko_i3_cry_7_Y_0),
	.B(un1_terminal_count_cry_6_Z),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[7]),
	.FCI(clko_i3_cry_6)
);
defparam \op_lt.clko_i3_cry_7 .INIT=20'h5AA55;
// @37:57
  ARI1 ClkDiv_s_364 (
	.FCO(ClkDiv_s_364_FCO),
	.S(ClkDiv_s_364_S),
	.Y(ClkDiv_s_364_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_364.INIT=20'h4AA00;
// @37:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_0[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_364_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_1[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_1[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_1[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_1[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_1[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_s[7]  (
	.FCO(ClkDiv_s_FCO_0[7]),
	.S(ClkDiv_s_Z[7]),
	.Y(ClkDiv_s_Y_0[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_s[7] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_1[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1 */

module ClockDividerPorts_work_dmmainports_dmmain_0layer1_1 (
  SUM_3_0,
  ClkDiv,
  SUM_2_0,
  UartClk2,
  shot_i_arst_i,
  CO0_3,
  UartTxClk2
)
;
input SUM_3_0 ;
output [2:1] ClkDiv ;
input SUM_2_0 ;
input UartClk2 ;
input shot_i_arst_i ;
output CO0_3 ;
output UartTxClk2 ;
wire SUM_3_0 ;
wire SUM_2_0 ;
wire UartClk2 ;
wire shot_i_arst_i ;
wire CO0_3 ;
wire UartTxClk2 ;
wire [3:3] ClkDiv_Z;
wire [3:3] SUM_1;
wire div_i_1 ;
wire CO0_3_i ;
wire VCC ;
wire N_2680_i ;
wire GND ;
  CLKINT div_i_RNID994 (
	.Y(UartTxClk2),
	.A(div_i_1)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_3),
	.Y(CO0_3_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @38:55
  SLE div_i (
	.Q(div_i_1),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(N_2680_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_2_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_3_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv[0]  (
	.Q(CO0_3),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(CO0_3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:67
  CFG4 \un17_clkdiv_1.SUM_1[3]  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_3),
	.Y(SUM_1[3])
);
defparam \un17_clkdiv_1.SUM_1[3] .INIT=16'h6AAA;
// @38:55
  CFG4 \un17_clkdiv_1.N_2680_i  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_3),
	.Y(N_2680_i)
);
defparam \un17_clkdiv_1.N_2680_i .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_dmmainports_dmmain_0layer1_1 */

module IBufP3Ports_1 (
  Rxd2_i,
  Rx2_c,
  FCCC_C0_0_GL0
)
;
output Rxd2_i ;
input Rx2_c ;
input FCCC_C0_0_GL0 ;
wire Rxd2_i ;
wire Rx2_c ;
wire FCCC_C0_0_GL0 ;
wire Temp2_1 ;
wire VCC ;
wire Temp1_1 ;
wire GND ;
// @33:48
  SLE Temp2 (
	.Q(Temp2_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:48
  SLE Temp1 (
	.Q(Temp1_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Rx2_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:48
  SLE O (
	.Q(Rxd2_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp2_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_1 */

module IBufP2Ports_0_2 (
  Rxd_i,
  Rxd2_i,
  UartClk2
)
;
output Rxd_i ;
input Rxd2_i ;
input UartClk2 ;
wire Rxd_i ;
wire Rxd2_i ;
wire UartClk2 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(Rxd2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_2 */

module UartRxRaw_2 (
  RxData,
  Rxd_i,
  UartClk2,
  Uart2FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Rxd_i ;
input UartClk2 ;
input Uart2FifoReset_i_arst_i ;
output RxComplete ;
wire Rxd_i ;
wire UartClk2 ;
wire Uart2FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] bitpos_Z;
wire [3:1] bitpos_10;
wire [2:2] SUM_1;
wire [0:0] bitpos_10_Z;
wire [3:0] samplecnt_Z;
wire [3:1] samplecnt_RNO_1;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_1 ;
wire DataO_0_sqmuxa_Z ;
wire CO0_i ;
wire RReg_8 ;
wire RReg_7 ;
wire RReg_6 ;
wire RReg_5 ;
wire RReg_4 ;
wire RReg_3 ;
wire RReg_2 ;
wire bitpos_0_sqmuxa ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire bitpos_4_sqmuxa_2_Z ;
wire CO2 ;
wire RReg_1_sqmuxa_1_Z ;
wire bitpos_1_sqmuxa ;
wire un21_enable ;
wire bitpos_4_sqmuxa_Z ;
wire RReg_1_sqmuxa_Z ;
wire un1_bitpos_1_sqmuxa_Z ;
wire N_60 ;
wire N_61 ;
wire CO1 ;
wire CO2_0 ;
// @34:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(samplecnt_RNO_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(samplecnt_RNO_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(samplecnt_RNO_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:114
  CFG4 \samplecnt_RNO[2]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[2]),
	.C(bitpos_0_sqmuxa),
	.D(samplecnt_Z[0]),
	.Y(samplecnt_RNO_1[2])
);
defparam \samplecnt_RNO[2] .INIT=16'h060C;
// @34:69
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @34:69
  CFG2 bitpos_4_sqmuxa_2 (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[2]),
	.Y(bitpos_4_sqmuxa_2_Z)
);
defparam bitpos_4_sqmuxa_2.INIT=4'h8;
// @34:100
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @34:69
  CFG4 RReg_1_sqmuxa_1 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(RReg_1_sqmuxa_1_Z)
);
defparam RReg_1_sqmuxa_1.INIT=16'h4000;
// @34:70
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @34:85
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0111;
// @34:92
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h777F;
// @34:84
  CFG4 \bitpos_RNI26KU[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNI26KU[3] .INIT=16'h0020;
// @34:69
  CFG4 bitpos_4_sqmuxa (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[0]),
	.C(bitpos_4_sqmuxa_2_Z),
	.D(un21_enable),
	.Y(bitpos_4_sqmuxa_Z)
);
defparam bitpos_4_sqmuxa.INIT=16'h0080;
// @34:71
  CFG2 samplecnt_0_sqmuxa (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam samplecnt_0_sqmuxa.INIT=4'h2;
// @34:69
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @34:69
  CFG4 RReg_1_sqmuxa (
	.A(CO2),
	.B(un21_enable),
	.C(bitpos_Z[3]),
	.D(RReg_1_sqmuxa_1_Z),
	.Y(RReg_1_sqmuxa_Z)
);
defparam RReg_1_sqmuxa.INIT=16'h3100;
// @34:85
  CFG3 DataO_0_sqmuxa (
	.A(RxAv_5),
	.B(Rxd_i),
	.C(un11_enable),
	.Y(DataO_0_sqmuxa_Z)
);
defparam DataO_0_sqmuxa.INIT=8'h08;
// @34:69
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @34:107
  CFG2 \un1_bitpos_1_1.SUM[0]  (
	.A(bitpos_4_sqmuxa_Z),
	.B(bitpos_Z[0]),
	.Y(N_60)
);
defparam \un1_bitpos_1_1.SUM[0] .INIT=4'h6;
// @34:61
  CFG3 RReg_7_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_7)
);
defparam RReg_7_0.INIT=8'h40;
// @34:61
  CFG4 RReg_3_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_3)
);
defparam RReg_3_0.INIT=16'h0200;
// @34:107
  CFG3 \un1_bitpos_1_1.SUM[1]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[1]),
	.Y(N_61)
);
defparam \un1_bitpos_1_1.SUM[1] .INIT=8'h78;
// @34:114
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_1[1])
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @34:114
  CFG3 \samplecnt_RNO_0[3]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(CO1)
);
defparam \samplecnt_RNO_0[3] .INIT=8'h08;
// @34:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @34:61
  CFG4 RReg_6_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_6)
);
defparam RReg_6_0.INIT=16'h8000;
// @34:61
  CFG4 RReg_4_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_4)
);
defparam RReg_4_0.INIT=16'h2000;
// @34:61
  CFG4 RReg_2_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_2)
);
defparam RReg_2_0.INIT=16'h4000;
// @34:61
  CFG4 RReg_5_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_5)
);
defparam RReg_5_0.INIT=16'h0800;
// @34:61
  CFG4 RReg_1_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_1)
);
defparam RReg_1_0.INIT=16'h0400;
// @34:61
  CFG3 RReg_8_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_8)
);
defparam RReg_8_0.INIT=8'h80;
// @34:107
  CFG4 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(SUM_1[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=16'h78F0;
// @34:107
  CFG4 \un1_bitpos_1_1.CO2  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(CO2_0)
);
defparam \un1_bitpos_1_1.CO2 .INIT=16'h8000;
// @34:68
  CFG4 \bitpos_10[0]  (
	.A(bitpos_1_sqmuxa),
	.B(bitpos_0_sqmuxa),
	.C(un21_enable),
	.D(N_60),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hCDCC;
// @34:61
  CFG4 RxAv_RNO (
	.A(un11_enable),
	.B(Rxd_i),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h004F;
// @34:68
  CFG4 \bitpos_10_m2[1]  (
	.A(un1_bitpos_1_sqmuxa_Z),
	.B(bitpos_1_sqmuxa),
	.C(N_61),
	.D(un21_enable),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'hE2F0;
// @34:114
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[3]),
	.B(bitpos_4_sqmuxa_2_Z),
	.C(bitpos_0_sqmuxa),
	.D(CO1),
	.Y(samplecnt_RNO_1[3])
);
defparam \samplecnt_RNO[3] .INIT=16'hC60A;
// @34:68
  CFG4 \bitpos_10_iv[3]  (
	.A(un21_enable),
	.B(CO2_0),
	.C(bitpos_Z[3]),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF14;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_2 */

module UartRxExtClk_2 (
  RxData,
  RxComplete,
  Uart2FifoReset_i_arst_i,
  UartClk2,
  Rxd2_i
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart2FifoReset_i_arst_i ;
input UartClk2 ;
input Rxd2_i ;
wire RxComplete ;
wire Uart2FifoReset_i_arst_i ;
wire UartClk2 ;
wire Rxd2_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @42:79
  IBufP2Ports_0_2 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.Rxd2_i(Rxd2_i),
	.UartClk2(UartClk2)
);
// @42:88
  UartRxRaw_2 Uart (
	.RxData(RxData[7:0]),
	.Rxd_i(Rxd_i),
	.UartClk2(UartClk2),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_2 */

module IBufP2Ports_8 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL0
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL0 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_8 */

module fifo_8_10_1_3 (
  RxData,
  Uart2RxFifoCount,
  Uart2RxFifoData,
  we_i,
  re_i,
  Uart2FifoReset_i_data_i,
  Uart2RxFifoEmpty,
  Uart2FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart2RxFifoFull
)
;
input [7:0] RxData ;
output [9:0] Uart2RxFifoCount ;
output [7:0] Uart2RxFifoData ;
input we_i ;
input re_i ;
input Uart2FifoReset_i_data_i ;
output Uart2RxFifoEmpty ;
input Uart2FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart2RxFifoFull ;
wire we_i ;
wire re_i ;
wire Uart2FifoReset_i_data_i ;
wire Uart2RxFifoEmpty ;
wire Uart2FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart2RxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] count_o_3;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNI5OJ71_Y;
wire [1:1] counter_r_RNIIFKU1_Y;
wire [2:2] counter_r_RNI08LL2_Y;
wire [3:3] counter_r_RNIF1MC3_Y;
wire [4:4] counter_r_RNIVRM34_Y;
wire [5:5] counter_r_RNIGNNQ4_Y;
wire [6:6] counter_r_RNI2KOH5_Y;
wire [7:7] counter_r_RNILHP86_Y;
wire [8:8] counter_r_RNI9GQV6_Y;
wire [10:10] counter_r_RNO_FCO_3;
wire [10:10] counter_r_RNO_Y_3;
wire [9:9] counter_r_RNIUFRM7_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_1;
wire [9:9] raddr_r_s_FCO_1;
wire [9:9] raddr_r_s_Y_1;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y_1;
wire [9:9] waddr_r_s_FCO_1;
wire [9:9] waddr_r_s_Y_1;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_3;
wire [8:0] ram_ram_0_0_B_DOUT_3;
wire Uart2RxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire do_count_Z ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNIP1JG_S ;
wire empty_r_RNIP1JG_Y ;
wire raddr_r_s_371_FCO ;
wire raddr_r_s_371_S ;
wire raddr_r_s_371_Y ;
wire waddr_r_s_372_FCO ;
wire waddr_r_s_372_S ;
wire waddr_r_s_372_Y ;
wire do_write_Z ;
wire un5_counter_r_1 ;
wire un5_counter_r_2 ;
wire un9_counter_r_1 ;
wire un5_counter_r_3 ;
wire un5_counter_r_6 ;
wire un14_counter_r_7 ;
wire un14_counter_r_6 ;
wire un5_counter_r_3_0 ;
wire un14_counter_r_8 ;
wire un19_counter_r_2 ;
wire un5_counter_r ;
wire un14_counter_r ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNIUJ31 (
	.A(Uart2RxFifoFull),
	.Y(Uart2RxFifoFull_i)
);
defparam full_r_RNIUJ31.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[9]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE empty_r (
	.Q(Uart2RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE full_r (
	.Q(Uart2RxFifoFull),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[0]  (
	.Q(Uart2RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[0]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[9]  (
	.Q(Uart2RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[9]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[8]  (
	.Q(Uart2RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[8]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[7]  (
	.Q(Uart2RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[7]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[6]  (
	.Q(Uart2RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[6]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[5]  (
	.Q(Uart2RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[5]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[4]  (
	.Q(Uart2RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[4]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[3]  (
	.Q(Uart2RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[3]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[2]  (
	.Q(Uart2RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[2]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[1]  (
	.Q(Uart2RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[1]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  ARI1 empty_r_RNIP1JG (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIP1JG_S),
	.Y(empty_r_RNIP1JG_Y),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIP1JG.INIT=20'h4DD00;
// @35:59
  ARI1 \counter_r_RNI5OJ71[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI5OJ71_Y[0]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI5OJ71[0] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIIFKU1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIIFKU1_Y[1]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIIFKU1[1] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI08LL2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNI08LL2_Y[2]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNI08LL2[2] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIF1MC3[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIF1MC3_Y[3]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIF1MC3[3] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIVRM34[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIVRM34_Y[4]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIVRM34[4] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIGNNQ4[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNIGNNQ4_Y[5]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNIGNNQ4[5] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI2KOH5[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI2KOH5_Y[6]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI2KOH5[6] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNILHP86[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNILHP86_Y[7]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNILHP86[7] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI9GQV6[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI9GQV6_Y[8]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI9GQV6[8] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_3[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_3[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @35:59
  ARI1 \counter_r_RNIUFRM7[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUFRM7_Y[9]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUFRM7[9] .INIT=20'h5DD22;
// @35:68
  ARI1 raddr_r_s_371 (
	.FCO(raddr_r_s_371_FCO),
	.S(raddr_r_s_371_S),
	.Y(raddr_r_s_371_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_371.INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_1[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_371_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_1[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_1[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_1[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_1[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_1[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_1[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_1[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_1[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_1[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @35:68
  ARI1 waddr_r_s_372 (
	.FCO(waddr_r_s_372_FCO),
	.S(waddr_r_s_372_S),
	.Y(waddr_r_s_372_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_372.INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_1[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_372_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_1[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_1[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_1[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_1[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_1[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_1[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_1[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_1[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_1[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_1[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @35:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_3[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_3[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNI57VJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(Uart2RxFifoData[7])
);
defparam ram_ram_0_0_RNI57VJ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI46VJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(Uart2RxFifoData[6])
);
defparam ram_ram_0_0_RNI46VJ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI35VJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(Uart2RxFifoData[5])
);
defparam ram_ram_0_0_RNI35VJ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI24VJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(Uart2RxFifoData[4])
);
defparam ram_ram_0_0_RNI24VJ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI13VJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(Uart2RxFifoData[3])
);
defparam ram_ram_0_0_RNI13VJ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI02VJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(Uart2RxFifoData[2])
);
defparam ram_ram_0_0_RNI02VJ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIV0VJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart2RxFifoData[1])
);
defparam ram_ram_0_0_RNIV0VJ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIUVUJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart2RxFifoData[0])
);
defparam ram_ram_0_0_RNIUVUJ.INIT=8'hD8;
// @35:61
  CFG3 do_count (
	.A(we_i),
	.B(Uart2RxFifoFull),
	.C(do_read_Z),
	.Y(do_count_Z)
);
defparam do_count.INIT=8'hD2;
// @35:82
  CFG4 \update.un9_counter_r_1  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(un5_counter_r_1),
	.D(un5_counter_r_2),
	.Y(un9_counter_r_1)
);
defparam \update.un9_counter_r_1 .INIT=16'h1000;
// @35:59
  CFG2 do_read (
	.A(Uart2RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @35:60
  CFG2 do_write (
	.A(Uart2RxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @35:76
  CFG2 \update.count_o_3[0]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(count_o_3[0])
);
defparam \update.count_o_3[0] .INIT=4'hE;
// @35:76
  CFG2 \update.count_o_3[1]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(count_o_3[1])
);
defparam \update.count_o_3[1] .INIT=4'hE;
// @35:76
  CFG2 \update.count_o_3[2]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(count_o_3[2])
);
defparam \update.count_o_3[2] .INIT=4'hE;
// @35:76
  CFG2 \update.count_o_3[3]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(count_o_3[3])
);
defparam \update.count_o_3[3] .INIT=4'hE;
// @35:76
  CFG2 \update.count_o_3[4]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(count_o_3[4])
);
defparam \update.count_o_3[4] .INIT=4'hE;
// @35:76
  CFG2 \update.count_o_3[5]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(count_o_3[5])
);
defparam \update.count_o_3[5] .INIT=4'hE;
// @35:76
  CFG2 \update.count_o_3[6]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(count_o_3[6])
);
defparam \update.count_o_3[6] .INIT=4'hE;
// @35:76
  CFG2 \update.count_o_3[7]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(count_o_3[7])
);
defparam \update.count_o_3[7] .INIT=4'hE;
// @35:76
  CFG2 \update.count_o_3[8]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(count_o_3[8])
);
defparam \update.count_o_3[8] .INIT=4'hE;
// @35:76
  CFG2 \update.count_o_3[9]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(count_o_3[9])
);
defparam \update.count_o_3[9] .INIT=4'hE;
// @35:82
  CFG2 \update.un5_counter_r_2  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[10]),
	.Y(un5_counter_r_2)
);
defparam \update.un5_counter_r_2 .INIT=4'h1;
// @35:82
  CFG2 \update.un5_counter_r_3  (
	.A(counter_r_Z[7]),
	.B(counter_r_Z[8]),
	.Y(un5_counter_r_3)
);
defparam \update.un5_counter_r_3 .INIT=4'h1;
// @35:82
  CFG2 \update.un5_counter_r_6  (
	.A(counter_r_Z[1]),
	.B(counter_r_Z[2]),
	.Y(un5_counter_r_6)
);
defparam \update.un5_counter_r_6 .INIT=4'h1;
// @35:89
  CFG4 \update.un14_counter_r_7  (
	.A(counter_r_Z[3]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[4]),
	.Y(un14_counter_r_7)
);
defparam \update.un14_counter_r_7 .INIT=16'h8000;
// @35:89
  CFG4 \update.un14_counter_r_6  (
	.A(counter_r_Z[1]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[2]),
	.Y(un14_counter_r_6)
);
defparam \update.un14_counter_r_6 .INIT=16'h8000;
// @35:82
  CFG4 \update.un5_counter_r_1  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un5_counter_r_1)
);
defparam \update.un5_counter_r_1 .INIT=16'h0001;
// @35:82
  CFG4 \update.un5_counter_r_3_0  (
	.A(un5_counter_r_2),
	.B(counter_r_Z[0]),
	.C(do_read_Z),
	.D(un5_counter_r_6),
	.Y(un5_counter_r_3_0)
);
defparam \update.un5_counter_r_3_0 .INIT=16'h8000;
// @35:89
  CFG4 \update.un14_counter_r_8  (
	.A(counter_r_Z[0]),
	.B(do_read_Z),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[8]),
	.Y(un14_counter_r_8)
);
defparam \update.un14_counter_r_8 .INIT=16'h0200;
// @35:89
  CFG4 \update.un19_counter_r_2  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(un5_counter_r_3),
	.D(un5_counter_r_1),
	.Y(un19_counter_r_2)
);
defparam \update.un19_counter_r_2 .INIT=16'h2000;
// @35:82
  CFG4 \update.un5_counter_r  (
	.A(do_write_Z),
	.B(un5_counter_r_3),
	.C(un5_counter_r_3_0),
	.D(un5_counter_r_1),
	.Y(un5_counter_r)
);
defparam \update.un5_counter_r .INIT=16'h4000;
// @35:89
  CFG4 \update.un14_counter_r  (
	.A(do_write_Z),
	.B(un14_counter_r_8),
	.C(un14_counter_r_7),
	.D(un14_counter_r_6),
	.Y(un14_counter_r)
);
defparam \update.un14_counter_r .INIT=16'h8000;
// @35:82
  CFG4 \update.un7_counter_r  (
	.A(un5_counter_r_6),
	.B(counter_r_Z[0]),
	.C(un5_counter_r),
	.D(un9_counter_r_1),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r .INIT=16'hF2F0;
// @35:89
  CFG4 \update.un16_counter_r  (
	.A(un5_counter_r_6),
	.B(counter_r_Z[0]),
	.C(un14_counter_r),
	.D(un19_counter_r_2),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r .INIT=16'hF2F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_3 */

module gated_fifo_8_10_1_3 (
  Uart2RxFifoData,
  Uart2RxFifoCount,
  RxData,
  Uart2RxFifoFull,
  Uart2RxFifoEmpty,
  Uart2FifoReset_i_data_i,
  ReadUart2,
  Dbg1,
  FCCC_C0_0_GL0,
  Uart2FifoReset_i_arst_i
)
;
output [7:0] Uart2RxFifoData ;
output [9:0] Uart2RxFifoCount ;
input [7:0] RxData ;
output Uart2RxFifoFull ;
output Uart2RxFifoEmpty ;
input Uart2FifoReset_i_data_i ;
input ReadUart2 ;
input Dbg1 ;
input FCCC_C0_0_GL0 ;
input Uart2FifoReset_i_arst_i ;
wire Uart2RxFifoFull ;
wire Uart2RxFifoEmpty ;
wire Uart2FifoReset_i_data_i ;
wire ReadUart2 ;
wire Dbg1 ;
wire FCCC_C0_0_GL0 ;
wire Uart2FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @43:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart2),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @43:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
  fifo_8_10_1_3 fifo_i (
	.RxData(RxData[7:0]),
	.Uart2RxFifoCount(Uart2RxFifoCount[9:0]),
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart2RxFifoFull(Uart2RxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_3 */

module UartRxFifoExtClk_10_1 (
  Uart2RxFifoCount,
  Uart2RxFifoData,
  ReadUart2,
  Uart2FifoReset_i_data_i,
  Uart2RxFifoEmpty,
  Uart2RxFifoFull,
  FCCC_C0_0_GL0,
  Rxd2_i,
  UartClk2,
  Uart2FifoReset_i_arst_i
)
;
output [9:0] Uart2RxFifoCount ;
output [7:0] Uart2RxFifoData ;
input ReadUart2 ;
input Uart2FifoReset_i_data_i ;
output Uart2RxFifoEmpty ;
output Uart2RxFifoFull ;
input FCCC_C0_0_GL0 ;
input Rxd2_i ;
input UartClk2 ;
input Uart2FifoReset_i_arst_i ;
wire ReadUart2 ;
wire Uart2FifoReset_i_data_i ;
wire Uart2RxFifoEmpty ;
wire Uart2RxFifoFull ;
wire FCCC_C0_0_GL0 ;
wire Rxd2_i ;
wire UartClk2 ;
wire Uart2FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @44:133
  UartRxExtClk_2 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.UartClk2(UartClk2),
	.Rxd2_i(Rxd2_i)
);
// @44:147
  IBufP2Ports_8 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_1_3 UartFifo (
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.Uart2RxFifoCount(Uart2RxFifoCount[9:0]),
	.RxData(RxData[7:0]),
	.Uart2RxFifoFull(Uart2RxFifoFull),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.ReadUart2(ReadUart2),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_10_1 */

module IBufP2Ports_14_7 (
  StartTx_i,
  StartTx,
  UartTxClk2
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk2 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk2 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk2),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk2),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_14_7 */

module UartTx_2 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk2,
  Uart2FifoReset_i_arst_i,
  Tx2_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk2 ;
input Uart2FifoReset_i_arst_i ;
output Tx2_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk2 ;
wire Uart2FifoReset_i_arst_i ;
wire Tx2_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_1 ;
wire TxD_2_7_2_wmux_3_FCO_1 ;
wire TxD_2_7_2_wmux_3_S_1 ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S_1 ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S_1 ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S_1 ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_wmux_S_1 ;
wire txd20_Z ;
wire CO1 ;
wire CO0 ;
wire un1_txd19 ;
wire txd18_Z ;
wire BitCnt_0_sqmuxa_Z ;
wire BitCnt_0_sqmuxa_1_Z ;
// @36:59
  SLE TxD (
	.Q(Tx2_c),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(StartTx_i),
	.EN(un1_busy_i_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO_1),
	.S(TxD_2_7_2_wmux_3_S_1),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S_1),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S_1),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S_1),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_wmux_S_1),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @36:97
  CFG4 txd20_RNIIKHU (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[0]),
	.C(txd20_Z),
	.D(BitCnt_Z[1]),
	.Y(CO1)
);
defparam txd20_RNIIKHU.INIT=16'hC400;
// @36:97
  CFG3 \BitCnt_7_f0_RNO[1]  (
	.A(txd20_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.Y(CO0)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=8'h8C;
// @36:79
  CFG2 Busy_i_1_0 (
	.A(txd20_Z),
	.B(BitCnt_Z[3]),
	.Y(un1_txd19)
);
defparam Busy_i_1_0.INIT=4'hB;
// @36:101
  CFG4 txd20 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd20_Z)
);
defparam txd20.INIT=16'h0010;
// @36:82
  CFG4 txd18 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd18_Z)
);
defparam txd18.INIT=16'h8000;
// @36:79
  CFG2 Busy_i_1 (
	.A(un1_txd19),
	.B(txd18_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=4'hE;
// @36:108
  CFG2 BitCnt_0_sqmuxa_1 (
	.A(un1_txd19),
	.B(BitCnt_0_sqmuxa_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=4'h4;
// @36:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_1)
);
defparam un1_busy_i.INIT=8'h12;
// @36:75
  CFG2 BitCnt_0_sqmuxa (
	.A(un1_busy_i_1),
	.B(StartTx_i),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=4'h8;
// @36:59
  CFG3 TxD_3_iv_i (
	.A(TxD_2),
	.B(BitCnt_Z[3]),
	.C(txd18_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @36:79
  CFG4 \BitCnt_7_f0[0]  (
	.A(txd18_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_0_sqmuxa_1_Z),
	.D(un1_txd19),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=16'h5154;
// @36:79
  CFG4 \BitCnt_7_f0[1]  (
	.A(CO0),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[1]),
	.D(txd18_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=16'h00DE;
// @36:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd18_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
// @36:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd18_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_2 */

module IBufP2Ports_9 (
  CurrentState,
  un1_NextState_1_sqmuxa_i,
  un1_NextState_1_sqmuxa_i_1,
  TxInProgress_i_i,
  FCCC_C0_0_GL0
)
;
input [1:0] CurrentState ;
output un1_NextState_1_sqmuxa_i ;
input un1_NextState_1_sqmuxa_i_1 ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL0 ;
wire un1_NextState_1_sqmuxa_i ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
wire TxInProgress ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  CFG4 O_RNIFA531 (
	.A(CurrentState[0]),
	.B(un1_NextState_1_sqmuxa_i_1),
	.C(TxInProgress),
	.D(CurrentState[1]),
	.Y(un1_NextState_1_sqmuxa_i)
);
defparam O_RNIFA531.INIT=16'hCA0C;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_9 */

module fifo_8_10_1_4 (
  Uart2TxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  Uart2FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart2TxFifoFull,
  Uart2TxFifoEmpty
)
;
input [7:0] Uart2TxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
input Uart2FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart2TxFifoFull ;
output Uart2TxFifoEmpty ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart2FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart2TxFifoFull ;
wire Uart2TxFifoEmpty ;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:0] raddr_r_Z;
wire [9:9] raddr_r_s_Z;
wire [8:0] raddr_r_s;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNIB2KE1_Y;
wire [1:1] counter_r_RNI2BMC2_Y;
wire [2:2] counter_r_RNIQKOA3_Y;
wire [3:3] counter_r_RNIJVQ84_Y;
wire [4:4] counter_r_RNIDBT65_Y;
wire [5:5] counter_r_RNI8OV46_Y;
wire [6:6] counter_r_RNI46237_Y;
wire [7:7] counter_r_RNI1L418_Y;
wire [8:8] counter_r_RNIV47V8_Y;
wire [10:10] counter_r_RNO_FCO_4;
wire [10:10] counter_r_RNO_Y_4;
wire [9:9] counter_r_RNIUL9T9_Y;
wire [8:0] raddr_r_cry_Z;
wire [0:0] raddr_r_cry_Y;
wire [8:1] raddr_r_cry_Y_0;
wire [9:9] raddr_r_s_FCO_0;
wire [9:9] raddr_r_s_Y_0;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y_0;
wire [9:9] waddr_r_s_FCO_0;
wire [9:9] waddr_r_s_Y_0;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_4;
wire [8:0] ram_ram_0_0_B_DOUT_4;
wire Uart2TxFifoEmpty_i ;
wire Uart2TxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire do_count_Z ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNILQHG_S ;
wire empty_r_RNILQHG_Y ;
wire raddr_r_s_369_FCO ;
wire raddr_r_s_369_S ;
wire raddr_r_s_369_Y ;
wire waddr_r_s_370_FCO ;
wire waddr_r_s_370_S ;
wire waddr_r_s_370_Y ;
wire do_write_Z ;
wire un9_counter_r_0 ;
wire un14_counter_r_7 ;
wire un14_counter_r_6 ;
wire un19_counter_r_1 ;
wire un5_counter_r_1 ;
wire un9_counter_r_3_0 ;
wire un5_counter_r_3_0 ;
wire un14_counter_r_8 ;
wire un5_counter_r ;
wire un14_counter_r ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 empty_r_RNI83U5 (
	.A(Uart2TxFifoEmpty),
	.Y(Uart2TxFifoEmpty_i)
);
defparam empty_r_RNI83U5.INIT=2'h1;
  CFG1 full_r_RNICOP8 (
	.A(Uart2TxFifoFull),
	.Y(Uart2TxFifoFull_i)
);
defparam full_r_RNICOP8.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[9]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[9]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE empty_r (
	.Q(Uart2TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE full_r (
	.Q(Uart2TxFifoFull),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  ARI1 empty_r_RNILQHG (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNILQHG_S),
	.Y(empty_r_RNILQHG_Y),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNILQHG.INIT=20'h4DD00;
// @35:59
  ARI1 \counter_r_RNIB2KE1[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIB2KE1_Y[0]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIB2KE1[0] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI2BMC2[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNI2BMC2_Y[1]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNI2BMC2[1] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIQKOA3[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIQKOA3_Y[2]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIQKOA3[2] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIJVQ84[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIJVQ84_Y[3]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIJVQ84[3] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIDBT65[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIDBT65_Y[4]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIDBT65[4] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI8OV46[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI8OV46_Y[5]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI8OV46[5] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI46237[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI46237_Y[6]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI46237[6] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI1L418[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI1L418_Y[7]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI1L418[7] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIV47V8[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIV47V8_Y[8]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIV47V8[8] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_4[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_4[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @35:59
  ARI1 \counter_r_RNIUL9T9[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUL9T9_Y[9]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUL9T9[9] .INIT=20'h5DD22;
// @35:68
  ARI1 raddr_r_s_369 (
	.FCO(raddr_r_s_369_FCO),
	.S(raddr_r_s_369_S),
	.Y(raddr_r_s_369_Y),
	.B(re_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_369.INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[0]  (
	.FCO(raddr_r_cry_Z[0]),
	.S(raddr_r_s[0]),
	.Y(raddr_r_cry_Y[0]),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_369_FCO)
);
defparam \raddr_r_cry[0] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_0[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[0])
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_0[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_0[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_0[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_0[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_0[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_0[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_0[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_0[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_0[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @35:68
  ARI1 waddr_r_s_370 (
	.FCO(waddr_r_s_370_FCO),
	.S(waddr_r_s_370_S),
	.Y(waddr_r_s_370_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_370.INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_0[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_370_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_0[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_0[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_0[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_0[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_0[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_0[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_0[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_0[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_0[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_0[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @35:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_4[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_4[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart2TxFifoData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNIF0DD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(OutgoingTxByte[7])
);
defparam ram_ram_0_0_RNIF0DD.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIEVCD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(OutgoingTxByte[6])
);
defparam ram_ram_0_0_RNIEVCD.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIDUCD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(OutgoingTxByte[5])
);
defparam ram_ram_0_0_RNIDUCD.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNICTCD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(OutgoingTxByte[4])
);
defparam ram_ram_0_0_RNICTCD.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIBSCD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(OutgoingTxByte[3])
);
defparam ram_ram_0_0_RNIBSCD.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIARCD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(OutgoingTxByte[2])
);
defparam ram_ram_0_0_RNIARCD.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI9QCD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam ram_ram_0_0_RNI9QCD.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI8PCD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam ram_ram_0_0_RNI8PCD.INIT=8'hD8;
// @35:61
  CFG3 do_count (
	.A(re_i),
	.B(Uart2TxFifoEmpty),
	.C(do_write_Z),
	.Y(do_count_Z)
);
defparam do_count.INIT=8'hD2;
// @35:60
  CFG2 do_write (
	.A(Uart2TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @35:59
  CFG2 do_read (
	.A(Uart2TxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @35:82
  CFG4 \update.un5_counter_r_1_2  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[8]),
	.D(counter_r_Z[7]),
	.Y(un9_counter_r_0)
);
defparam \update.un5_counter_r_1_2 .INIT=16'h0001;
// @35:89
  CFG4 \update.un14_counter_r_7  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[8]),
	.D(counter_r_Z[7]),
	.Y(un14_counter_r_7)
);
defparam \update.un14_counter_r_7 .INIT=16'h4000;
// @35:89
  CFG4 \update.un14_counter_r_6  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un14_counter_r_6)
);
defparam \update.un14_counter_r_6 .INIT=16'h8000;
// @35:89
  CFG4 \update.un19_counter_r_1  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[8]),
	.D(counter_r_Z[7]),
	.Y(un19_counter_r_1)
);
defparam \update.un19_counter_r_1 .INIT=16'h0002;
// @35:82
  CFG4 \update.un5_counter_r_1  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un5_counter_r_1)
);
defparam \update.un5_counter_r_1 .INIT=16'h0001;
// @35:89
  CFG3 \update.un19_counter_r_3_0  (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[1]),
	.C(counter_r_Z[0]),
	.Y(un9_counter_r_3_0)
);
defparam \update.un19_counter_r_3_0 .INIT=8'h01;
// @35:82
  CFG4 \update.un5_counter_r_3_0  (
	.A(counter_r_Z[0]),
	.B(un5_counter_r_1),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un5_counter_r_3_0)
);
defparam \update.un5_counter_r_3_0 .INIT=16'h0008;
// @35:89
  CFG4 \update.un14_counter_r_8  (
	.A(counter_r_Z[0]),
	.B(un14_counter_r_6),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un14_counter_r_8)
);
defparam \update.un14_counter_r_8 .INIT=16'h8000;
// @35:82
  CFG4 \update.un5_counter_r  (
	.A(do_write_Z),
	.B(un9_counter_r_0),
	.C(do_read_Z),
	.D(un5_counter_r_3_0),
	.Y(un5_counter_r)
);
defparam \update.un5_counter_r .INIT=16'h4000;
// @35:89
  CFG4 \update.un14_counter_r  (
	.A(un14_counter_r_8),
	.B(do_read_Z),
	.C(un14_counter_r_7),
	.D(do_write_Z),
	.Y(un14_counter_r)
);
defparam \update.un14_counter_r .INIT=16'h2000;
// @35:82
  CFG4 \update.un7_counter_r  (
	.A(un9_counter_r_3_0),
	.B(un9_counter_r_0),
	.C(un5_counter_r_1),
	.D(un5_counter_r),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r .INIT=16'hFF80;
// @35:89
  CFG4 \update.un16_counter_r  (
	.A(un9_counter_r_3_0),
	.B(un19_counter_r_1),
	.C(un14_counter_r),
	.D(un5_counter_r_1),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_4 */

module gated_fifo_8_10_1_4 (
  OutgoingTxByte,
  Uart2TxFifoData,
  CurrentState,
  Uart2TxFifoFull,
  un1_NextState_1_sqmuxa_i_1,
  Uart2TxFifoEmpty,
  FifoReadAck,
  ReadStrobe,
  WriteUart2,
  FCCC_C0_0_GL0,
  Uart2FifoReset_i_arst_i
)
;
output [7:0] OutgoingTxByte ;
input [7:0] Uart2TxFifoData ;
input [1:0] CurrentState ;
output Uart2TxFifoFull ;
output un1_NextState_1_sqmuxa_i_1 ;
output Uart2TxFifoEmpty ;
output FifoReadAck ;
input ReadStrobe ;
input WriteUart2 ;
input FCCC_C0_0_GL0 ;
input Uart2FifoReset_i_arst_i ;
wire Uart2TxFifoFull ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire Uart2TxFifoEmpty ;
wire FifoReadAck ;
wire ReadStrobe ;
wire WriteUart2 ;
wire FCCC_C0_0_GL0 ;
wire Uart2FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire r_ack_i ;
// @43:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  CFG4 r_ack_RNINFLM (
	.A(CurrentState[0]),
	.B(Uart2TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState[1]),
	.Y(un1_NextState_1_sqmuxa_i_1)
);
defparam r_ack_RNINFLM.INIT=16'h551B;
// @43:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart2),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @43:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @43:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
  fifo_8_10_1_4 fifo_i (
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_4 */

module UartTxFifoExtClk_10_1 (
  Uart2TxFifoData,
  WriteUart2,
  Uart2TxFifoEmpty,
  Uart2TxFifoFull,
  Tx2_c,
  UartTxClk2,
  FCCC_C0_0_GL0,
  Uart2FifoReset_i_arst_i
)
;
input [7:0] Uart2TxFifoData ;
input WriteUart2 ;
output Uart2TxFifoEmpty ;
output Uart2TxFifoFull ;
output Tx2_c ;
input UartTxClk2 ;
input FCCC_C0_0_GL0 ;
input Uart2FifoReset_i_arst_i ;
wire WriteUart2 ;
wire Uart2TxFifoEmpty ;
wire Uart2TxFifoFull ;
wire Tx2_c ;
wire UartTxClk2 ;
wire FCCC_C0_0_GL0 ;
wire Uart2FifoReset_i_arst_i ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire un1_readstrobe11_1_i ;
wire un1_NextState_1_sqmuxa_i ;
wire StartTx_Z ;
wire readstrobe13_Z ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire un1_ReadStrobe_0_sqmuxa_2_i ;
wire FifoReadAck ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire un1_NextState_1_sqmuxa_i_1 ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @45:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_readstrobe11_1_i),
	.EN(un1_NextState_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(readstrobe13_Z),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_Z[0]),
	.EN(un1_ReadStrobe_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:248
  CFG2 readstrobe13 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(readstrobe13_Z)
);
defparam readstrobe13.INIT=4'h4;
// @45:205
  CFG2 \NextState_RNO[1]  (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(un1_readstrobe11_1_i)
);
defparam \NextState_RNO[1] .INIT=4'h6;
// @45:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_ReadStrobe_0_sqmuxa_2_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @45:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @45:162
  IBufP2Ports_14_7 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk2(UartTxClk2)
);
// @45:170
  UartTx_2 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk2(UartTxClk2),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.Tx2_c(Tx2_c)
);
// @45:182
  IBufP2Ports_9 IBufTxInProgress_i (
	.CurrentState(CurrentState_Z[1:0]),
	.un1_NextState_1_sqmuxa_i(un1_NextState_1_sqmuxa_i),
	.un1_NextState_1_sqmuxa_i_1(un1_NextState_1_sqmuxa_i_1),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_1_4 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.CurrentState(CurrentState_Z[1:0]),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.un1_NextState_1_sqmuxa_i_1(un1_NextState_1_sqmuxa_i_1),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.WriteUart2(WriteUart2),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_1 */

module VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0 (
  Uart3ClkDivider,
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  UartClk3
)
;
input [7:0] Uart3ClkDivider ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output UartClk3 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire UartClk3 ;
wire [7:0] ClkDiv_Z;
wire [7:0] ClkDiv_i;
wire [7:7] ClkDiv_s_Z;
wire [6:0] ClkDiv_s;
wire [6:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y;
wire [6:1] ClkDiv_cry_Y_0;
wire [7:7] ClkDiv_s_FCO;
wire [7:7] ClkDiv_s_Y;
wire clko_i_Z ;
wire clko_i3 ;
wire clko_i3_i ;
wire VCC ;
wire GND ;
wire un1_terminal_count_cry_0_Z ;
wire un1_terminal_count_cry_0_S_2 ;
wire un1_terminal_count_cry_0_Y_2 ;
wire un1_terminal_count_cry_1_Z ;
wire clko_i3_1 ;
wire un1_terminal_count_cry_1_Y_2 ;
wire un1_terminal_count_cry_2_Z ;
wire clko_i3_2 ;
wire un1_terminal_count_cry_2_Y_2 ;
wire un1_terminal_count_cry_3_Z ;
wire clko_i3_3 ;
wire un1_terminal_count_cry_3_Y_2 ;
wire un1_terminal_count_cry_4_Z ;
wire clko_i3_4 ;
wire un1_terminal_count_cry_4_Y_2 ;
wire un1_terminal_count_cry_5_Z ;
wire clko_i3_5 ;
wire un1_terminal_count_cry_5_Y_2 ;
wire un1_terminal_count_cry_6_Z ;
wire clko_i3_6 ;
wire un1_terminal_count_cry_6_Y_2 ;
wire clkdiv15_cry_0 ;
wire clkdiv15_cry_0_S_2 ;
wire clkdiv15_cry_0_Y_2 ;
wire clkdiv15_cry_1 ;
wire clkdiv15_cry_1_S_2 ;
wire clkdiv15_cry_1_Y_2 ;
wire clkdiv15_cry_2 ;
wire clkdiv15_cry_2_S_2 ;
wire clkdiv15_cry_2_Y_2 ;
wire clkdiv15_cry_3 ;
wire clkdiv15_cry_3_S_2 ;
wire clkdiv15_cry_3_Y_2 ;
wire clkdiv15_cry_4 ;
wire clkdiv15_cry_4_S_2 ;
wire clkdiv15_cry_4_Y_2 ;
wire clkdiv15_cry_5 ;
wire clkdiv15_cry_5_S_2 ;
wire clkdiv15_cry_5_Y_2 ;
wire clkdiv15_cry_6 ;
wire clkdiv15_cry_6_S_2 ;
wire clkdiv15_cry_6_Y_2 ;
wire ClkDiv_lcry ;
wire clkdiv15_cry_7_S_2 ;
wire clkdiv15_cry_7_Y_2 ;
wire clko_i3_cry_0 ;
wire clko_i3_cry_0_S ;
wire clko_i3_cry_0_Y ;
wire clko_i3_cry_1 ;
wire clko_i3_cry_1_S ;
wire clko_i3_cry_1_Y ;
wire clko_i3_cry_2 ;
wire clko_i3_cry_2_S ;
wire clko_i3_cry_2_Y ;
wire clko_i3_cry_3 ;
wire clko_i3_cry_3_S ;
wire clko_i3_cry_3_Y ;
wire clko_i3_cry_4 ;
wire clko_i3_cry_4_S ;
wire clko_i3_cry_4_Y ;
wire clko_i3_cry_5 ;
wire clko_i3_cry_5_S ;
wire clko_i3_cry_5_Y ;
wire clko_i3_cry_6 ;
wire clko_i3_cry_6_S ;
wire clko_i3_cry_6_Y ;
wire clko_i3_cry_7_S ;
wire clko_i3_cry_7_Y ;
wire ClkDiv_s_363_FCO ;
wire ClkDiv_s_363_S ;
wire ClkDiv_s_363_Y ;
  CLKINT clko_i_RNI81A6 (
	.Y(UartClk3),
	.A(clko_i_Z)
);
  CFG1 \op_lt.clko_i3_cry_0_RNO  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \op_lt.clko_i3_cry_0_RNO .INIT=2'h1;
  CFG1 \op_lt.clko_i3_cry_7_RNO  (
	.A(ClkDiv_Z[7]),
	.Y(ClkDiv_i[7])
);
defparam \op_lt.clko_i3_cry_7_RNO .INIT=2'h1;
  CFG1 clko_i_RNO (
	.A(clko_i3),
	.Y(clko_i3_i)
);
defparam clko_i_RNO.INIT=2'h1;
// @37:57
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:57
  SLE clko_i (
	.Q(clko_i_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(clko_i3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:77
  ARI1 un1_terminal_count_cry_0 (
	.FCO(un1_terminal_count_cry_0_Z),
	.S(un1_terminal_count_cry_0_S_2),
	.Y(un1_terminal_count_cry_0_Y_2),
	.B(Uart3ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_terminal_count_cry_0.INIT=20'h65500;
// @37:77
  ARI1 un1_terminal_count_cry_1 (
	.FCO(un1_terminal_count_cry_1_Z),
	.S(clko_i3_1),
	.Y(un1_terminal_count_cry_1_Y_2),
	.B(Uart3ClkDivider[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_0_Z)
);
defparam un1_terminal_count_cry_1.INIT=20'h65500;
// @37:77
  ARI1 un1_terminal_count_cry_2 (
	.FCO(un1_terminal_count_cry_2_Z),
	.S(clko_i3_2),
	.Y(un1_terminal_count_cry_2_Y_2),
	.B(Uart3ClkDivider[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_1_Z)
);
defparam un1_terminal_count_cry_2.INIT=20'h65500;
// @37:77
  ARI1 un1_terminal_count_cry_3 (
	.FCO(un1_terminal_count_cry_3_Z),
	.S(clko_i3_3),
	.Y(un1_terminal_count_cry_3_Y_2),
	.B(Uart3ClkDivider[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_2_Z)
);
defparam un1_terminal_count_cry_3.INIT=20'h65500;
// @37:77
  ARI1 un1_terminal_count_cry_4 (
	.FCO(un1_terminal_count_cry_4_Z),
	.S(clko_i3_4),
	.Y(un1_terminal_count_cry_4_Y_2),
	.B(Uart3ClkDivider[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_3_Z)
);
defparam un1_terminal_count_cry_4.INIT=20'h65500;
// @37:77
  ARI1 un1_terminal_count_cry_5 (
	.FCO(un1_terminal_count_cry_5_Z),
	.S(clko_i3_5),
	.Y(un1_terminal_count_cry_5_Y_2),
	.B(Uart3ClkDivider[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_4_Z)
);
defparam un1_terminal_count_cry_5.INIT=20'h65500;
// @37:77
  ARI1 un1_terminal_count_cry_6 (
	.FCO(un1_terminal_count_cry_6_Z),
	.S(clko_i3_6),
	.Y(un1_terminal_count_cry_6_Y_2),
	.B(Uart3ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_5_Z)
);
defparam un1_terminal_count_cry_6.INIT=20'h65500;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_0  (
	.FCO(clkdiv15_cry_0),
	.S(clkdiv15_cry_0_S_2),
	.Y(clkdiv15_cry_0_Y_2),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv15_cry_0 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_1  (
	.FCO(clkdiv15_cry_1),
	.S(clkdiv15_cry_1_S_2),
	.Y(clkdiv15_cry_1_Y_2),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[1]),
	.FCI(clkdiv15_cry_0)
);
defparam \op_lt.op_lt.clkdiv15_cry_1 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_2  (
	.FCO(clkdiv15_cry_2),
	.S(clkdiv15_cry_2_S_2),
	.Y(clkdiv15_cry_2_Y_2),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[2]),
	.FCI(clkdiv15_cry_1)
);
defparam \op_lt.op_lt.clkdiv15_cry_2 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_3  (
	.FCO(clkdiv15_cry_3),
	.S(clkdiv15_cry_3_S_2),
	.Y(clkdiv15_cry_3_Y_2),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[3]),
	.FCI(clkdiv15_cry_2)
);
defparam \op_lt.op_lt.clkdiv15_cry_3 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_4  (
	.FCO(clkdiv15_cry_4),
	.S(clkdiv15_cry_4_S_2),
	.Y(clkdiv15_cry_4_Y_2),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[4]),
	.FCI(clkdiv15_cry_3)
);
defparam \op_lt.op_lt.clkdiv15_cry_4 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_5  (
	.FCO(clkdiv15_cry_5),
	.S(clkdiv15_cry_5_S_2),
	.Y(clkdiv15_cry_5_Y_2),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[5]),
	.FCI(clkdiv15_cry_4)
);
defparam \op_lt.op_lt.clkdiv15_cry_5 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_6  (
	.FCO(clkdiv15_cry_6),
	.S(clkdiv15_cry_6_S_2),
	.Y(clkdiv15_cry_6_Y_2),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[6]),
	.FCI(clkdiv15_cry_5)
);
defparam \op_lt.op_lt.clkdiv15_cry_6 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv15_cry_7_S_2),
	.Y(clkdiv15_cry_7_Y_2),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[7]),
	.FCI(clkdiv15_cry_6)
);
defparam \op_lt.op_lt.clkdiv15_cry_7 .INIT=20'h5AA55;
// @37:77
  ARI1 \op_lt.clko_i3_cry_0  (
	.FCO(clko_i3_cry_0),
	.S(clko_i3_cry_0_S),
	.Y(clko_i3_cry_0_Y),
	.B(Uart3ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[0]),
	.FCI(GND)
);
defparam \op_lt.clko_i3_cry_0 .INIT=20'h5AA55;
// @37:77
  ARI1 \op_lt.clko_i3_cry_1  (
	.FCO(clko_i3_cry_1),
	.S(clko_i3_cry_1_S),
	.Y(clko_i3_cry_1_Y),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(clko_i3_1),
	.FCI(clko_i3_cry_0)
);
defparam \op_lt.clko_i3_cry_1 .INIT=20'h5AA55;
// @37:77
  ARI1 \op_lt.clko_i3_cry_2  (
	.FCO(clko_i3_cry_2),
	.S(clko_i3_cry_2_S),
	.Y(clko_i3_cry_2_Y),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(clko_i3_2),
	.FCI(clko_i3_cry_1)
);
defparam \op_lt.clko_i3_cry_2 .INIT=20'h5AA55;
// @37:77
  ARI1 \op_lt.clko_i3_cry_3  (
	.FCO(clko_i3_cry_3),
	.S(clko_i3_cry_3_S),
	.Y(clko_i3_cry_3_Y),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(clko_i3_3),
	.FCI(clko_i3_cry_2)
);
defparam \op_lt.clko_i3_cry_3 .INIT=20'h5AA55;
// @37:77
  ARI1 \op_lt.clko_i3_cry_4  (
	.FCO(clko_i3_cry_4),
	.S(clko_i3_cry_4_S),
	.Y(clko_i3_cry_4_Y),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(clko_i3_4),
	.FCI(clko_i3_cry_3)
);
defparam \op_lt.clko_i3_cry_4 .INIT=20'h5AA55;
// @37:77
  ARI1 \op_lt.clko_i3_cry_5  (
	.FCO(clko_i3_cry_5),
	.S(clko_i3_cry_5_S),
	.Y(clko_i3_cry_5_Y),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(clko_i3_5),
	.FCI(clko_i3_cry_4)
);
defparam \op_lt.clko_i3_cry_5 .INIT=20'h5AA55;
// @37:77
  ARI1 \op_lt.clko_i3_cry_6  (
	.FCO(clko_i3_cry_6),
	.S(clko_i3_cry_6_S),
	.Y(clko_i3_cry_6_Y),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(clko_i3_6),
	.FCI(clko_i3_cry_5)
);
defparam \op_lt.clko_i3_cry_6 .INIT=20'h5AA55;
// @37:77
  ARI1 \op_lt.clko_i3_cry_7  (
	.FCO(clko_i3),
	.S(clko_i3_cry_7_S),
	.Y(clko_i3_cry_7_Y),
	.B(un1_terminal_count_cry_6_Z),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[7]),
	.FCI(clko_i3_cry_6)
);
defparam \op_lt.clko_i3_cry_7 .INIT=20'h5AA55;
// @37:57
  ARI1 ClkDiv_s_363 (
	.FCO(ClkDiv_s_363_FCO),
	.S(ClkDiv_s_363_S),
	.Y(ClkDiv_s_363_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_363.INIT=20'h4AA00;
// @37:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_363_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_0[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_0[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_0[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_0[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_0[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_s[7]  (
	.FCO(ClkDiv_s_FCO[7]),
	.S(ClkDiv_s_Z[7]),
	.Y(ClkDiv_s_Y[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_s[7] .INIT=20'h48800;
// @37:57
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_0[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0 */

module ClockDividerPorts_work_dmmainports_dmmain_0layer1_0 (
  SUM_4,
  ClkDiv_2,
  SUM_3,
  ClkDiv_1,
  SUM_2_0,
  ClkDiv_0,
  SUM_5_0,
  CO0_5,
  CO0_4,
  CO0_3,
  UartClk3,
  shot_i_arst_i,
  UartTxClk3
)
;
output [2:1] SUM_4 ;
input [2:1] ClkDiv_2 ;
output [2:1] SUM_3 ;
input [2:1] ClkDiv_1 ;
output SUM_2_0 ;
input [2:1] ClkDiv_0 ;
output SUM_5_0 ;
input CO0_5 ;
input CO0_4 ;
input CO0_3 ;
input UartClk3 ;
input shot_i_arst_i ;
output UartTxClk3 ;
wire SUM_2_0 ;
wire SUM_5_0 ;
wire CO0_5 ;
wire CO0_4 ;
wire CO0_3 ;
wire UartClk3 ;
wire shot_i_arst_i ;
wire UartTxClk3 ;
wire [3:1] ClkDiv_Z;
wire [3:3] SUM_0;
wire [2:2] SUM_1_0;
wire [1:1] SUM_2;
wire div_i_Z ;
wire CO0_2 ;
wire CO0_2_i ;
wire VCC ;
wire N_2699_i ;
wire GND ;
  CLKINT div_i_RNIESK2 (
	.Y(UartTxClk3),
	.A(div_i_Z)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_2),
	.Y(CO0_2_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @38:55
  SLE div_i (
	.Q(div_i_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(N_2699_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(SUM_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(SUM_1_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(SUM_2[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:55
  SLE \ClkDiv[0]  (
	.Q(CO0_2),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(CO0_2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:67
  CFG2 \un17_clkdiv_1.SUM_2[1]  (
	.A(CO0_2),
	.B(ClkDiv_Z[1]),
	.Y(SUM_2[1])
);
defparam \un17_clkdiv_1.SUM_2[1] .INIT=4'h6;
// @38:67
  CFG2 \un17_clkdiv_1.SUM_3[1]  (
	.A(CO0_3),
	.B(ClkDiv_0[1]),
	.Y(SUM_3[1])
);
defparam \un17_clkdiv_1.SUM_3[1] .INIT=4'h6;
// @38:67
  CFG2 \un17_clkdiv_1.SUM_4[1]  (
	.A(CO0_4),
	.B(ClkDiv_1[1]),
	.Y(SUM_4[1])
);
defparam \un17_clkdiv_1.SUM_4[1] .INIT=4'h6;
// @38:67
  CFG2 \un17_clkdiv_1.SUM_5[1]  (
	.A(CO0_5),
	.B(ClkDiv_2[1]),
	.Y(SUM_5_0)
);
defparam \un17_clkdiv_1.SUM_5[1] .INIT=4'h6;
// @38:67
  CFG3 \un17_clkdiv_1.SUM_1[2]  (
	.A(ClkDiv_Z[2]),
	.B(ClkDiv_Z[1]),
	.C(CO0_2),
	.Y(SUM_1_0[2])
);
defparam \un17_clkdiv_1.SUM_1[2] .INIT=8'h6A;
// @38:67
  CFG3 \un17_clkdiv_1.SUM_2[2]  (
	.A(ClkDiv_0[2]),
	.B(ClkDiv_0[1]),
	.C(CO0_3),
	.Y(SUM_2_0)
);
defparam \un17_clkdiv_1.SUM_2[2] .INIT=8'h6A;
// @38:67
  CFG3 \un17_clkdiv_1.SUM_3[2]  (
	.A(ClkDiv_1[2]),
	.B(ClkDiv_1[1]),
	.C(CO0_4),
	.Y(SUM_3[2])
);
defparam \un17_clkdiv_1.SUM_3[2] .INIT=8'h6A;
// @38:67
  CFG3 \un17_clkdiv_1.SUM_4[2]  (
	.A(ClkDiv_2[2]),
	.B(ClkDiv_2[1]),
	.C(CO0_5),
	.Y(SUM_4[2])
);
defparam \un17_clkdiv_1.SUM_4[2] .INIT=8'h6A;
// @38:67
  CFG4 \un17_clkdiv_1.SUM_0[3]  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(CO0_2),
	.Y(SUM_0[3])
);
defparam \un17_clkdiv_1.SUM_0[3] .INIT=16'h6AAA;
// @38:55
  CFG4 \un17_clkdiv_1.N_2699_i  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(CO0_2),
	.Y(N_2699_i)
);
defparam \un17_clkdiv_1.N_2699_i .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_dmmainports_dmmain_0layer1_0 */

module UartRxRaw_3 (
  RxData,
  UartClk3,
  Uart3FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input UartClk3 ;
input Uart3FifoReset_i_arst_i ;
output RxComplete ;
wire UartClk3 ;
wire Uart3FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [7:0] RRegce_Z;
wire [3:1] samplecnt_Z;
wire [3:0] bitpos_Z;
wire [3:3] bitpos_10;
wire [1:1] bitpos_10_Z;
wire [0:0] bitpos_10_i_0_Z;
wire CO0 ;
wire CO0_i ;
wire VCC ;
wire N_4028_i ;
wire un1_enable_i ;
wire GND ;
wire N_4015_i ;
wire N_45_i_i ;
wire N_44_i_i ;
wire N_4009_i ;
wire N_52_i_i ;
wire N_4010_i ;
wire un21_enable ;
wire N_4023 ;
wire N_4022 ;
wire N_4017 ;
wire N_55 ;
wire bitpos_10_sm0 ;
wire RReg_1_sqmuxa_i_Z ;
wire N_4019 ;
wire N_4014_i ;
wire N_4025 ;
  CFG1 \samplecnt_RNO[0]  (
	.A(CO0),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=2'h1;
// @34:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_4028_i),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[7]),
	.EN(N_4015_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[6]),
	.EN(N_4015_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[5]),
	.EN(N_4015_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[4]),
	.EN(N_4015_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[3]),
	.EN(N_4015_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[2]),
	.EN(N_4015_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[1]),
	.EN(N_4015_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[0]),
	.EN(N_4015_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_45_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_44_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_4009_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_52_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(bitpos_10_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_4010_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:69
  CFG4 \RxProc.un21_enable_0_a2  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[3]),
	.D(bitpos_Z[0]),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable_0_a2 .INIT=16'h0041;
// @34:101
  CFG2 _decfrac0_i_o2_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.Y(N_4023)
);
defparam _decfrac0_i_o2_0.INIT=4'hE;
// @34:85
  CFG4 DataO_1_sqmuxa_i_o2 (
	.A(samplecnt_Z[3]),
	.B(CO0),
	.C(samplecnt_Z[2]),
	.D(samplecnt_Z[1]),
	.Y(N_4022)
);
defparam DataO_1_sqmuxa_i_o2.INIT=16'hFEFA;
// @34:69
  CFG3 RReg_1_sqmuxa_i_o2 (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[1]),
	.C(CO0),
	.Y(N_4017)
);
defparam RReg_1_sqmuxa_i_o2.INIT=8'h7F;
// @34:69
  CFG3 RReg_1_sqmuxa_i_a2 (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.Y(N_55)
);
defparam RReg_1_sqmuxa_i_a2.INIT=8'h01;
// @34:68
  CFG4 \bitpos_10_i_0[0]  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(N_4023),
	.Y(bitpos_10_i_0_Z[0])
);
defparam \bitpos_10_i_0[0] .INIT=16'hF0F1;
// @34:68
  CFG4 bitpos_10s2_0 (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(N_4023),
	.Y(bitpos_10_sm0)
);
defparam bitpos_10s2_0.INIT=16'h0F1F;
// @34:61
  CFG3 \samplecnt_RNO[2]  (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[1]),
	.C(CO0),
	.Y(N_44_i_i)
);
defparam \samplecnt_RNO[2] .INIT=8'h6A;
// @34:61
  CFG2 \samplecnt_RNO[1]  (
	.A(CO0),
	.B(samplecnt_Z[1]),
	.Y(N_4009_i)
);
defparam \samplecnt_RNO[1] .INIT=4'h6;
// @34:69
  CFG4 RReg_1_sqmuxa_i (
	.A(N_4017),
	.B(un21_enable),
	.C(samplecnt_Z[3]),
	.D(N_55),
	.Y(RReg_1_sqmuxa_i_Z)
);
defparam RReg_1_sqmuxa_i.INIT=16'hFFFE;
// @34:68
  CFG3 \bitpos_10_i_o2_0[0]  (
	.A(samplecnt_Z[3]),
	.B(bitpos_Z[0]),
	.C(N_4017),
	.Y(N_4019)
);
defparam \bitpos_10_i_o2_0[0] .INIT=8'hF7;
// @34:61
  CFG4 RxAv_RNO_0 (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[3]),
	.C(N_4014_i),
	.D(N_4023),
	.Y(un1_enable_i)
);
defparam RxAv_RNO_0.INIT=16'h0F0E;
// @34:61
  CFG3 RxAv_RNO (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[1]),
	.C(N_4023),
	.Y(N_4028_i)
);
defparam RxAv_RNO.INIT=8'h08;
// @34:61
  CFG2 \samplecnt_RNO[3]  (
	.A(N_4017),
	.B(samplecnt_Z[3]),
	.Y(N_45_i_i)
);
defparam \samplecnt_RNO[3] .INIT=4'h9;
// @34:61
  CFG4 \RRegce[4]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[4])
);
defparam \RRegce[4] .INIT=16'h0200;
// @34:61
  CFG4 \RRegce[5]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[5])
);
defparam \RRegce[5] .INIT=16'h0800;
// @34:61
  CFG3 \RRegce[6]  (
	.A(bitpos_Z[1]),
	.B(N_4023),
	.C(RReg_1_sqmuxa_i_Z),
	.Y(RRegce_Z[6])
);
defparam \RRegce[6] .INIT=8'h01;
// @34:61
  CFG4 \RRegce[7]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[7])
);
defparam \RRegce[7] .INIT=16'h0004;
// @34:61
  CFG4 \RRegce[1]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[1])
);
defparam \RRegce[1] .INIT=16'h0400;
// @34:61
  CFG4 \RRegce[2]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[2])
);
defparam \RRegce[2] .INIT=16'h0002;
// @34:61
  CFG4 \RRegce[3]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[3])
);
defparam \RRegce[3] .INIT=16'h0008;
// @34:61
  CFG3 \RRegce[0]  (
	.A(bitpos_Z[1]),
	.B(N_4023),
	.C(RReg_1_sqmuxa_i_Z),
	.Y(RRegce_Z[0])
);
defparam \RRegce[0] .INIT=8'h02;
// @34:61
  CFG4 DataO_1_sqmuxa_i_o2_RNI7T951 (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[3]),
	.C(N_4023),
	.D(N_4022),
	.Y(N_4015_i)
);
defparam DataO_1_sqmuxa_i_o2_RNI7T951.INIT=16'h0800;
// @34:68
  CFG4 DataO_1_sqmuxa_i_o2_RNI7T951_0 (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[3]),
	.C(N_4023),
	.D(N_4022),
	.Y(N_4014_i)
);
defparam DataO_1_sqmuxa_i_o2_RNI7T951_0.INIT=16'h0008;
// @34:68
  CFG3 \bitpos_10_iv_0_o2[3]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(N_4019),
	.Y(N_4025)
);
defparam \bitpos_10_iv_0_o2[3] .INIT=8'hF7;
// @34:61
  CFG4 \bitpos_RNO[0]  (
	.A(bitpos_Z[0]),
	.B(samplecnt_Z[3]),
	.C(bitpos_10_i_0_Z[0]),
	.D(N_4017),
	.Y(N_4010_i)
);
defparam \bitpos_RNO[0] .INIT=16'h0A06;
// @34:68
  CFG4 \bitpos_10[1]  (
	.A(bitpos_10_sm0),
	.B(N_4019),
	.C(bitpos_Z[1]),
	.D(N_4022),
	.Y(bitpos_10_Z[1])
);
defparam \bitpos_10[1] .INIT=16'h82D7;
// @34:61
  CFG4 \un1_bitpos_1_1.N_52_i_i  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(un21_enable),
	.D(N_4019),
	.Y(N_52_i_i)
);
defparam \un1_bitpos_1_1.N_52_i_i .INIT=16'hAAA6;
// @34:68
  CFG4 \bitpos_10_iv_0[3]  (
	.A(bitpos_Z[3]),
	.B(un21_enable),
	.C(N_4014_i),
	.D(N_4025),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv_0[3] .INIT=16'hF2F1;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_3 */

module UartRxExtClk_3 (
  RxData,
  RxComplete,
  Uart3FifoReset_i_arst_i,
  UartClk3
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart3FifoReset_i_arst_i ;
input UartClk3 ;
wire RxComplete ;
wire Uart3FifoReset_i_arst_i ;
wire UartClk3 ;
wire GND ;
wire VCC ;
// @42:88
  UartRxRaw_3 Uart (
	.RxData(RxData[7:0]),
	.UartClk3(UartClk3),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_3 */

module IBufP2Ports_10 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL0
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL0 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_10 */

module fifo_8_10_1_5 (
  RxData,
  Uart3RxFifoCount,
  Uart3RxFifoData,
  WriteReq,
  ReadReq,
  Uart0ClkDivider_i_1_sqmuxa_12,
  RamBusWrnRd_i,
  RamBusCE_i,
  we_i,
  re_i,
  Uart3FifoReset_i_data_i,
  Uart3RxFifoEmpty,
  Uart3FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart3RxFifoFull
)
;
input [7:0] RxData ;
output [9:0] Uart3RxFifoCount ;
output [7:0] Uart3RxFifoData ;
output WriteReq ;
output ReadReq ;
input Uart0ClkDivider_i_1_sqmuxa_12 ;
input RamBusWrnRd_i ;
input RamBusCE_i ;
input we_i ;
input re_i ;
input Uart3FifoReset_i_data_i ;
output Uart3RxFifoEmpty ;
input Uart3FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart3RxFifoFull ;
wire WriteReq ;
wire ReadReq ;
wire Uart0ClkDivider_i_1_sqmuxa_12 ;
wire RamBusWrnRd_i ;
wire RamBusCE_i ;
wire we_i ;
wire re_i ;
wire Uart3FifoReset_i_data_i ;
wire Uart3RxFifoEmpty ;
wire Uart3FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart3RxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:6] count_o_3;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNIK0S61_Y;
wire [1:1] counter_r_RNIASTV1_Y;
wire [2:2] counter_r_RNI1PVO2_Y;
wire [3:3] counter_r_RNIPM1I3_Y;
wire [4:4] counter_r_RNIIL3B4_Y;
wire [5:5] counter_r_RNICL545_Y;
wire [6:6] counter_r_RNI7M7T5_Y;
wire [7:7] counter_r_RNI3O9M6_Y;
wire [8:8] counter_r_RNI0RBF7_Y;
wire [10:10] counter_r_RNO_FCO_5;
wire [10:10] counter_r_RNO_Y_5;
wire [9:9] counter_r_RNIUUD88_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y;
wire [9:9] raddr_r_s_FCO;
wire [9:9] raddr_r_s_Y;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y;
wire [9:9] waddr_r_s_FCO;
wire [9:9] waddr_r_s_Y;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_5;
wire [8:0] ram_ram_0_0_B_DOUT_5;
wire Uart3RxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire do_count ;
wire un7_counter_r ;
wire un16_counter_r ;
wire N_10_0_i ;
wire N_5_0_i ;
wire N_6_0_i ;
wire N_7_0_i ;
wire N_8_0_i ;
wire N_9_0_i ;
wire counter_r_cry_cy ;
wire empty_r_RNIV5QD_S ;
wire empty_r_RNIV5QD_Y ;
wire raddr_r_s_367_FCO ;
wire raddr_r_s_367_S ;
wire raddr_r_s_367_Y ;
wire waddr_r_s_368_FCO ;
wire waddr_r_s_368_S ;
wire waddr_r_s_368_Y ;
wire do_write ;
wire m30_5 ;
wire m29_e_5 ;
wire m29_e_4 ;
wire N_11_0 ;
wire m30_7 ;
wire m42_1 ;
wire m30_8 ;
wire i13_mux ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNI12S3 (
	.A(Uart3RxFifoFull),
	.Y(Uart3RxFifoFull_i)
);
defparam full_r_RNI12S3.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[9]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE empty_r (
	.Q(Uart3RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE full_r (
	.Q(Uart3RxFifoFull),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[0]  (
	.Q(Uart3RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_10_0_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[9]  (
	.Q(Uart3RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[9]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[8]  (
	.Q(Uart3RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[8]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[7]  (
	.Q(Uart3RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[7]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[6]  (
	.Q(Uart3RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[6]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[5]  (
	.Q(Uart3RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_5_0_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[4]  (
	.Q(Uart3RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_6_0_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[3]  (
	.Q(Uart3RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_7_0_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[2]  (
	.Q(Uart3RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_8_0_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \count_o[1]  (
	.Q(Uart3RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_9_0_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:59
  ARI1 empty_r_RNIV5QD (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIV5QD_S),
	.Y(empty_r_RNIV5QD_Y),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIV5QD.INIT=20'h4DD00;
// @35:59
  ARI1 \counter_r_RNIK0S61[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIK0S61_Y[0]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIK0S61[0] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIASTV1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIASTV1_Y[1]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIASTV1[1] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI1PVO2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNI1PVO2_Y[2]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNI1PVO2[2] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIPM1I3[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIPM1I3_Y[3]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIPM1I3[3] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNIIL3B4[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIIL3B4_Y[4]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIIL3B4[4] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNICL545[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNICL545_Y[5]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNICL545[5] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI7M7T5[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI7M7T5_Y[6]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI7M7T5[6] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI3O9M6[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI3O9M6_Y[7]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI3O9M6[7] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNI0RBF7[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI0RBF7_Y[8]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI0RBF7[8] .INIT=20'h5DD22;
// @35:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_5[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_5[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @35:59
  ARI1 \counter_r_RNIUUD88[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUUD88_Y[9]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUUD88[9] .INIT=20'h5DD22;
// @35:68
  ARI1 raddr_r_s_367 (
	.FCO(raddr_r_s_367_FCO),
	.S(raddr_r_s_367_S),
	.Y(raddr_r_s_367_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_367.INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_367_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @35:68
  ARI1 waddr_r_s_368 (
	.FCO(waddr_r_s_368_FCO),
	.S(waddr_r_s_368_S),
	.Y(waddr_r_s_368_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_368.INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_368_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @35:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @35:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_5[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_5[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 \ram_ram_0_0_OLDA_RNIEVIQ[7]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(Uart3RxFifoData[7])
);
defparam \ram_ram_0_0_OLDA_RNIEVIQ[7] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIDUIQ[6]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(Uart3RxFifoData[6])
);
defparam \ram_ram_0_0_OLDA_RNIDUIQ[6] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNICTIQ[5]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(Uart3RxFifoData[5])
);
defparam \ram_ram_0_0_OLDA_RNICTIQ[5] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIBSIQ[4]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(Uart3RxFifoData[4])
);
defparam \ram_ram_0_0_OLDA_RNIBSIQ[4] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIARIQ[3]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(Uart3RxFifoData[3])
);
defparam \ram_ram_0_0_OLDA_RNIARIQ[3] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI9QIQ[2]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(Uart3RxFifoData[2])
);
defparam \ram_ram_0_0_OLDA_RNI9QIQ[2] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI8PIQ[1]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart3RxFifoData[1])
);
defparam \ram_ram_0_0_OLDA_RNI8PIQ[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI7OIQ[0]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart3RxFifoData[0])
);
defparam \ram_ram_0_0_OLDA_RNI7OIQ[0] .INIT=8'hD8;
// @48:776
  CFG3 empty_r_RNI7RL11 (
	.A(re_i),
	.B(Uart3RxFifoEmpty),
	.C(do_write),
	.Y(do_count)
);
defparam empty_r_RNI7RL11.INIT=8'hD2;
// @48:776
  CFG2 full_r_RNI8LRJ (
	.A(Uart3RxFifoFull),
	.B(we_i),
	.Y(do_write)
);
defparam full_r_RNI8LRJ.INIT=4'h4;
// @35:76
  CFG2 \update.count_o_3[9]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(count_o_3[9])
);
defparam \update.count_o_3[9] .INIT=4'hE;
// @35:76
  CFG2 \update.count_o_3[8]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(count_o_3[8])
);
defparam \update.count_o_3[8] .INIT=4'hE;
// @35:76
  CFG2 \update.count_o_3[7]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(count_o_3[7])
);
defparam \update.count_o_3[7] .INIT=4'hE;
// @35:76
  CFG2 \update.count_o_3[6]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(count_o_3[6])
);
defparam \update.count_o_3[6] .INIT=4'hE;
// @35:59
  CFG2 do_read (
	.A(Uart3RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @48:776
  CFG4 full_r_RNO_3 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(m30_5)
);
defparam full_r_RNO_3.INIT=16'h4000;
// @48:776
  CFG4 \counter_r_RNIHCVC1[2]  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[2]),
	.Y(m29_e_5)
);
defparam \counter_r_RNIHCVC1[2] .INIT=16'h0001;
// @48:776
  CFG4 \counter_r_RNI50VC1[1]  (
	.A(counter_r_Z[5]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(m29_e_4)
);
defparam \counter_r_RNI50VC1[1] .INIT=16'h0001;
// @48:776
  CFG2 \counter_r_RNIU93V[0]  (
	.A(do_write),
	.B(counter_r_Z[0]),
	.Y(N_11_0)
);
defparam \counter_r_RNIU93V[0] .INIT=4'h8;
// @35:68
  CFG2 \count_o_RNO[0]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(N_10_0_i)
);
defparam \count_o_RNO[0] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[5]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(N_5_0_i)
);
defparam \count_o_RNO[5] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[4]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(N_6_0_i)
);
defparam \count_o_RNO[4] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[3]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(N_7_0_i)
);
defparam \count_o_RNO[3] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[2]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(N_8_0_i)
);
defparam \count_o_RNO[2] .INIT=4'hE;
// @35:68
  CFG2 \count_o_RNO[1]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(N_9_0_i)
);
defparam \count_o_RNO[1] .INIT=4'hE;
// @48:776
  CFG4 full_r_RNO_2 (
	.A(counter_r_Z[3]),
	.B(m30_5),
	.C(counter_r_Z[9]),
	.D(counter_r_Z[5]),
	.Y(m30_7)
);
defparam full_r_RNO_2.INIT=16'h8000;
// @48:782
  CFG3 un3_registerspacereadreq (
	.A(RamBusCE_i),
	.B(RamBusWrnRd_i),
	.C(Uart0ClkDivider_i_1_sqmuxa_12),
	.Y(ReadReq)
);
defparam un3_registerspacereadreq.INIT=8'h20;
// @48:780
  CFG3 un3_registerspacewritereq (
	.A(RamBusCE_i),
	.B(RamBusWrnRd_i),
	.C(Uart0ClkDivider_i_1_sqmuxa_12),
	.Y(WriteReq)
);
defparam un3_registerspacewritereq.INIT=8'h80;
// @48:776
  CFG4 empty_r_RNO_0 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[7]),
	.C(m29_e_5),
	.D(m29_e_4),
	.Y(m42_1)
);
defparam empty_r_RNO_0.INIT=16'h1000;
// @48:776
  CFG4 full_r_RNO_1 (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[6]),
	.C(m30_7),
	.D(do_read_Z),
	.Y(m30_8)
);
defparam full_r_RNO_1.INIT=16'h0080;
// @48:776
  CFG4 full_r_RNO_0 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[0]),
	.C(m29_e_5),
	.D(m29_e_4),
	.Y(i13_mux)
);
defparam full_r_RNO_0.INIT=16'h2000;
// @48:776
  CFG4 empty_r_RNO (
	.A(counter_r_Z[0]),
	.B(m42_1),
	.C(N_11_0),
	.D(do_read_Z),
	.Y(un7_counter_r)
);
defparam empty_r_RNO.INIT=16'h0C44;
// @48:776
  CFG4 full_r_RNO (
	.A(counter_r_Z[7]),
	.B(i13_mux),
	.C(N_11_0),
	.D(m30_8),
	.Y(un16_counter_r)
);
defparam full_r_RNO.INIT=16'hE444;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_5 */

module gated_fifo_8_10_1_5 (
  Uart3RxFifoData,
  Uart3RxFifoCount,
  RxData,
  Uart3RxFifoFull,
  Uart3RxFifoEmpty,
  Uart3FifoReset_i_data_i,
  RamBusCE_i,
  RamBusWrnRd_i,
  Uart0ClkDivider_i_1_sqmuxa_12,
  ReadReq,
  WriteReq,
  ReadUart3,
  Dbg1,
  FCCC_C0_0_GL0,
  Uart3FifoReset_i_arst_i
)
;
output [7:0] Uart3RxFifoData ;
output [9:0] Uart3RxFifoCount ;
input [7:0] RxData ;
output Uart3RxFifoFull ;
output Uart3RxFifoEmpty ;
input Uart3FifoReset_i_data_i ;
input RamBusCE_i ;
input RamBusWrnRd_i ;
input Uart0ClkDivider_i_1_sqmuxa_12 ;
output ReadReq ;
output WriteReq ;
input ReadUart3 ;
input Dbg1 ;
input FCCC_C0_0_GL0 ;
input Uart3FifoReset_i_arst_i ;
wire Uart3RxFifoFull ;
wire Uart3RxFifoEmpty ;
wire Uart3FifoReset_i_data_i ;
wire RamBusCE_i ;
wire RamBusWrnRd_i ;
wire Uart0ClkDivider_i_1_sqmuxa_12 ;
wire ReadReq ;
wire WriteReq ;
wire ReadUart3 ;
wire Dbg1 ;
wire FCCC_C0_0_GL0 ;
wire Uart3FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @43:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart3),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @43:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
  fifo_8_10_1_5 fifo_i (
	.RxData(RxData[7:0]),
	.Uart3RxFifoCount(Uart3RxFifoCount[9:0]),
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.WriteReq(WriteReq),
	.ReadReq(ReadReq),
	.Uart0ClkDivider_i_1_sqmuxa_12(Uart0ClkDivider_i_1_sqmuxa_12),
	.RamBusWrnRd_i(RamBusWrnRd_i),
	.RamBusCE_i(RamBusCE_i),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3RxFifoFull(Uart3RxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_5 */

module UartRxFifoExtClk_10_0 (
  Uart3RxFifoCount,
  Uart3RxFifoData,
  ReadUart3,
  WriteReq,
  ReadReq,
  Uart0ClkDivider_i_1_sqmuxa_12,
  RamBusWrnRd_i,
  RamBusCE_i,
  Uart3FifoReset_i_data_i,
  Uart3RxFifoEmpty,
  Uart3RxFifoFull,
  FCCC_C0_0_GL0,
  UartClk3,
  Uart3FifoReset_i_arst_i
)
;
output [9:0] Uart3RxFifoCount ;
output [7:0] Uart3RxFifoData ;
input ReadUart3 ;
output WriteReq ;
output ReadReq ;
input Uart0ClkDivider_i_1_sqmuxa_12 ;
input RamBusWrnRd_i ;
input RamBusCE_i ;
input Uart3FifoReset_i_data_i ;
output Uart3RxFifoEmpty ;
output Uart3RxFifoFull ;
input FCCC_C0_0_GL0 ;
input UartClk3 ;
input Uart3FifoReset_i_arst_i ;
wire ReadUart3 ;
wire WriteReq ;
wire ReadReq ;
wire Uart0ClkDivider_i_1_sqmuxa_12 ;
wire RamBusWrnRd_i ;
wire RamBusCE_i ;
wire Uart3FifoReset_i_data_i ;
wire Uart3RxFifoEmpty ;
wire Uart3RxFifoFull ;
wire FCCC_C0_0_GL0 ;
wire UartClk3 ;
wire Uart3FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @44:133
  UartRxExtClk_3 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.UartClk3(UartClk3)
);
// @44:147
  IBufP2Ports_10 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_1_5 UartFifo (
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.Uart3RxFifoCount(Uart3RxFifoCount[9:0]),
	.RxData(RxData[7:0]),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i),
	.RamBusCE_i(RamBusCE_i),
	.RamBusWrnRd_i(RamBusWrnRd_i),
	.Uart0ClkDivider_i_1_sqmuxa_12(Uart0ClkDivider_i_1_sqmuxa_12),
	.ReadReq(ReadReq),
	.WriteReq(WriteReq),
	.ReadUart3(ReadUart3),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_10_0 */

module IBufP2Ports_14_11 (
  StartTx_i,
  StartTx,
  UartTxClk3
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk3 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk3 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk3),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk3),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_14_11 */

module UartTx_3 (
  StartTx_i,
  UartTxClk3,
  Uart3FifoReset_i_arst_i,
  TxInProgress_i_i
)
;
input StartTx_i ;
input UartTxClk3 ;
input Uart3FifoReset_i_arst_i ;
output TxInProgress_i_i ;
wire StartTx_i ;
wire UartTxClk3 ;
wire Uart3FifoReset_i_arst_i ;
wire TxInProgress_i_i ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire VCC ;
wire Busy_i_1_Z ;
wire GND ;
wire LastGo_Z ;
wire un1_busy_i_2 ;
wire txd20_Z ;
wire CO1 ;
wire CO0 ;
wire un1_txd19 ;
wire txd18_Z ;
wire BitCnt_0_sqmuxa_Z ;
wire BitCnt_0_sqmuxa_1_Z ;
wire N_1 ;
// @36:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(StartTx_i),
	.EN(un1_busy_i_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:97
  CFG4 txd20_RNIU84V (
	.A(BitCnt_Z[3]),
	.B(txd20_Z),
	.C(BitCnt_Z[1]),
	.D(BitCnt_Z[0]),
	.Y(CO1)
);
defparam txd20_RNIU84V.INIT=16'hD000;
// @36:97
  CFG3 \BitCnt_7_f0_RNO[1]  (
	.A(txd20_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.Y(CO0)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=8'h8C;
// @36:79
  CFG2 Busy_i_1_0 (
	.A(txd20_Z),
	.B(BitCnt_Z[3]),
	.Y(un1_txd19)
);
defparam Busy_i_1_0.INIT=4'hB;
// @36:101
  CFG4 txd20 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(BitCnt_Z[2]),
	.D(BitCnt_Z[1]),
	.Y(txd20_Z)
);
defparam txd20.INIT=16'h0004;
// @36:82
  CFG4 txd18 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(BitCnt_Z[2]),
	.D(BitCnt_Z[1]),
	.Y(txd18_Z)
);
defparam txd18.INIT=16'h8000;
// @36:79
  CFG2 Busy_i_1 (
	.A(un1_txd19),
	.B(txd18_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=4'hE;
// @36:108
  CFG2 BitCnt_0_sqmuxa_1 (
	.A(un1_txd19),
	.B(BitCnt_0_sqmuxa_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=4'h4;
// @36:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_2)
);
defparam un1_busy_i.INIT=8'h12;
// @36:75
  CFG2 BitCnt_0_sqmuxa (
	.A(un1_busy_i_2),
	.B(StartTx_i),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=4'h8;
// @36:79
  CFG4 \BitCnt_7_f0[0]  (
	.A(txd18_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_0_sqmuxa_1_Z),
	.D(un1_txd19),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=16'h5154;
// @36:79
  CFG4 \BitCnt_7_f0[1]  (
	.A(CO0),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[1]),
	.D(txd18_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=16'h00DE;
// @36:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd18_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
// @36:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd18_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_3 */

module IBufP2Ports_11 (
  TxInProgress,
  TxInProgress_i_i,
  FCCC_C0_0_GL0
)
;
output TxInProgress ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL0 ;
wire TxInProgress ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_11 */

module fifo_8_10_1_6 (
  we_i,
  re_i,
  r_ack_i,
  Uart3TxFifoFull,
  Uart3TxFifoEmpty,
  FCCC_C0_0_GL0,
  Uart3FifoReset_i_arst_i
)
;
input we_i ;
input re_i ;
output r_ack_i ;
output Uart3TxFifoFull ;
output Uart3TxFifoEmpty ;
input FCCC_C0_0_GL0 ;
input Uart3FifoReset_i_arst_i ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart3TxFifoFull ;
wire Uart3TxFifoEmpty ;
wire FCCC_C0_0_GL0 ;
wire Uart3FifoReset_i_arst_i ;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNIQ8S61_Y;
wire [1:1] counter_r_RNIQ7HT1_Y;
wire [2:2] counter_r_RNIR76K2_Y;
wire [3:3] counter_r_RNIT8RA3_Y;
wire [4:4] counter_r_RNI0BG14_Y;
wire [5:5] counter_r_RNI4E5O4_Y;
wire [6:6] counter_r_RNI9IQE5_Y;
wire [7:7] counter_r_RNIFNF56_Y;
wire [8:8] counter_r_RNIMT4S6_Y;
wire [10:10] counter_r_RNO_FCO_6;
wire [10:10] counter_r_RNO_Y_6;
wire [9:9] counter_r_RNIU4QI7_Y;
wire VCC ;
wire N_4068_i ;
wire GND ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_0 ;
wire counter_r_cry_cy ;
wire empty_r_RNIRA7G_S ;
wire empty_r_RNIRA7G_Y ;
wire do_write_Z ;
wire un7_counter_r_0_a2_5 ;
wire un7_counter_r_0_a2_4 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_0_5 ;
wire un16_counter_r_0_a2_0_4 ;
wire un16_counter_r_0_a2_9 ;
wire un7_counter_r_0_a2_7 ;
wire N_4055 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_26_0 ;
wire N_25_0 ;
wire N_24_0 ;
wire N_23_0 ;
wire N_22_0 ;
wire N_21_0 ;
wire N_20_0 ;
wire N_19_0 ;
wire N_18_0 ;
wire N_17_0 ;
wire N_16_0 ;
wire N_15_0 ;
wire N_14_0 ;
wire N_13_0 ;
wire N_12_0 ;
wire N_11_0 ;
wire N_10_0 ;
wire N_9_0 ;
wire N_8_0 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @35:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(N_4068_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(N_4068_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(N_4068_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(N_4068_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(N_4068_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(N_4068_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(N_4068_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(N_4068_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(N_4068_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(N_4068_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(N_4068_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE empty_r (
	.Q(Uart3TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:68
  SLE full_r (
	.Q(Uart3TxFifoFull),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:89
  ARI1 empty_r_RNIRA7G (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIRA7G_S),
	.Y(empty_r_RNIRA7G_Y),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIRA7G.INIT=20'h4DD00;
// @35:89
  ARI1 \counter_r_RNIQ8S61[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIQ8S61_Y[0]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIQ8S61[0] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNIQ7HT1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIQ7HT1_Y[1]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIQ7HT1[1] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNIR76K2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIR76K2_Y[2]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIR76K2[2] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNIT8RA3[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIT8RA3_Y[3]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIT8RA3[3] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNI0BG14[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNI0BG14_Y[4]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNI0BG14[4] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNI4E5O4[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI4E5O4_Y[5]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI4E5O4[5] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNI9IQE5[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI9IQE5_Y[6]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI9IQE5[6] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNIFNF56[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIFNF56_Y[7]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIFNF56[7] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNIMT4S6[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIMT4S6_Y[8]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIMT4S6[8] .INIT=20'h5DD22;
// @35:89
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_6[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_6[10]),
	.B(counter_r_Z[10]),
	.C(counter_r_0),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @35:89
  ARI1 \counter_r_RNIU4QI7[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIU4QI7_Y[9]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIU4QI7[9] .INIT=20'h5DD22;
// @35:68
  CFG3 full_r_RNIVM511 (
	.A(we_i),
	.B(Uart3TxFifoFull),
	.C(empty_r_RNIRA7G_Y),
	.Y(N_4068_i)
);
defparam full_r_RNIVM511.INIT=8'h2D;
// @35:89
  CFG2 empty_r_RNIRA7G_0 (
	.A(Uart3TxFifoEmpty),
	.B(re_i),
	.Y(counter_r_0)
);
defparam empty_r_RNIRA7G_0.INIT=4'h4;
// @35:60
  CFG2 do_write (
	.A(Uart3TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @35:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @35:82
  CFG4 \update.un7_counter_r_0_a2_4  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un7_counter_r_0_a2_4)
);
defparam \update.un7_counter_r_0_a2_4 .INIT=16'h0001;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h8000;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h8000;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h0001;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_0_5  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_5)
);
defparam \update.un16_counter_r_0_a2_0_5 .INIT=16'h0001;
// @35:89
  CFG3 \update.un16_counter_r_0_a2_0_4  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.Y(un16_counter_r_0_a2_0_4)
);
defparam \update.un16_counter_r_0_a2_0_4 .INIT=8'h02;
// @35:89
  CFG4 \update.un16_counter_r_0_a2_9  (
	.A(counter_r_Z[7]),
	.B(un16_counter_r_0_a2_6),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[8]),
	.Y(un16_counter_r_0_a2_9)
);
defparam \update.un16_counter_r_0_a2_9 .INIT=16'h0800;
// @35:82
  CFG4 \update.un7_counter_r_0_a2_7  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(un7_counter_r_0_a2_5),
	.D(un7_counter_r_0_a2_4),
	.Y(un7_counter_r_0_a2_7)
);
defparam \update.un7_counter_r_0_a2_7 .INIT=16'h1000;
// @35:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(un16_counter_r_0_a2_9),
	.B(empty_r_RNIRA7G_Y),
	.C(do_write_Z),
	.D(un16_counter_r_0_a2_7),
	.Y(N_4055)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @35:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(un7_counter_r_0_a2_7),
	.B(empty_r_RNIRA7G_Y),
	.C(counter_r_Z[0]),
	.D(do_write_Z),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h0A2A;
// @35:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_0_6),
	.B(un16_counter_r_0_a2_0_4),
	.C(N_4055),
	.D(un16_counter_r_0_a2_0_5),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_6 */

module gated_fifo_8_10_1_6 (
  Uart3TxFifoEmpty,
  Uart3TxFifoFull,
  FifoReadAck,
  ReadStrobe,
  WriteUart3,
  FCCC_C0_0_GL0,
  Uart3FifoReset_i_arst_i
)
;
output Uart3TxFifoEmpty ;
output Uart3TxFifoFull ;
output FifoReadAck ;
input ReadStrobe ;
input WriteUart3 ;
input FCCC_C0_0_GL0 ;
input Uart3FifoReset_i_arst_i ;
wire Uart3TxFifoEmpty ;
wire Uart3TxFifoFull ;
wire FifoReadAck ;
wire ReadStrobe ;
wire WriteUart3 ;
wire FCCC_C0_0_GL0 ;
wire Uart3FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire r_ack_i ;
// @43:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart3),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @43:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @43:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
  fifo_8_10_1_6 fifo_i (
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_6 */

module UartTxFifoExtClk_10_0 (
  WriteUart3,
  Uart3TxFifoFull,
  UartTxClk3,
  Uart3TxFifoEmpty,
  FCCC_C0_0_GL0,
  Uart3FifoReset_i_arst_i
)
;
input WriteUart3 ;
output Uart3TxFifoFull ;
input UartTxClk3 ;
output Uart3TxFifoEmpty ;
input FCCC_C0_0_GL0 ;
input Uart3FifoReset_i_arst_i ;
wire WriteUart3 ;
wire Uart3TxFifoFull ;
wire UartTxClk3 ;
wire Uart3TxFifoEmpty ;
wire FCCC_C0_0_GL0 ;
wire Uart3FifoReset_i_arst_i ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire VCC ;
wire GND ;
wire N_4067 ;
wire un1_NextState_1_sqmuxa_i_0_Z ;
wire StartTx_Z ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire N_4050_i ;
wire un1_NextState_1_sqmuxa_i_0_1_Z ;
wire TxInProgress ;
wire FifoReadAck ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @45:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4067),
	.EN(un1_NextState_1_sqmuxa_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4067),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_Z[0]),
	.EN(N_4050_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:218
  CFG3 un1_NextState_1_sqmuxa_i_0 (
	.A(CurrentState_Z[1]),
	.B(un1_NextState_1_sqmuxa_i_0_1_Z),
	.C(TxInProgress),
	.Y(un1_NextState_1_sqmuxa_i_0_Z)
);
defparam un1_NextState_1_sqmuxa_i_0.INIT=8'h86;
// @45:218
  CFG4 un1_NextState_1_sqmuxa_i_0_1 (
	.A(CurrentState_Z[0]),
	.B(Uart3TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState_Z[1]),
	.Y(un1_NextState_1_sqmuxa_i_0_1_Z)
);
defparam un1_NextState_1_sqmuxa_i_0_1.INIT=16'h551B;
// @45:218
  CFG2 un1_readstrobe11_1_i_x2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(N_4067)
);
defparam un1_readstrobe11_1_i_x2.INIT=4'h6;
// @45:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(N_4050_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @45:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @45:162
  IBufP2Ports_14_11 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk3(UartTxClk3)
);
// @45:170
  UartTx_3 UartTxUart (
	.StartTx_i(StartTx_i),
	.UartTxClk3(UartTxClk3),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.TxInProgress_i_i(TxInProgress_i_i)
);
// @45:182
  IBufP2Ports_11 IBufTxInProgress_i (
	.TxInProgress(TxInProgress),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_1_6 UartTxFifo (
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.WriteUart3(WriteUart3),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_0 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5 (
  DacASetpointToWrite,
  SpiRst,
  SpiXferCompleteOut,
  SckA_c,
  SpiRst_arst_i,
  FCCC_C0_0_GL0,
  un1_rst_3_i,
  TP7_c
)
;
input [23:0] DacASetpointToWrite ;
input SpiRst ;
output SpiXferCompleteOut ;
output SckA_c ;
input SpiRst_arst_i ;
input FCCC_C0_0_GL0 ;
input un1_rst_3_i ;
output TP7_c ;
wire SpiRst ;
wire SpiXferCompleteOut ;
wire SckA_c ;
wire SpiRst_arst_i ;
wire FCCC_C0_0_GL0 ;
wire un1_rst_3_i ;
wire TP7_c ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i;
wire [4:0] SpiBitPos_Z;
wire [3:1] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_0_1_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire un1_rst_1_Z ;
wire un1_rst_1_i ;
wire TP7_crs ;
wire un1_rst_1_set_Z ;
wire un1_rst_3_rs_Z ;
wire VCC ;
wire Mosi_i_7_Z ;
wire GND ;
wire N_76_i ;
wire N_4833_i ;
wire XferComplete_ice_Z ;
wire N_70_i ;
wire N_73_i_0 ;
wire un6_clkdiv_cry_3_S ;
wire un6_clkdiv_cry_1_S ;
wire un6_clkdiv_s_1_381_FCO ;
wire un6_clkdiv_s_1_381_S ;
wire un6_clkdiv_s_1_381_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S ;
wire un6_clkdiv_cry_2_Y ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S ;
wire un6_clkdiv_cry_4_Y ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S ;
wire un6_clkdiv_cry_5_Y ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S ;
wire un6_clkdiv_cry_6_Y ;
wire un6_clkdiv_s_8_FCO ;
wire un6_clkdiv_s_8_S ;
wire un6_clkdiv_s_8_Y ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S ;
wire un6_clkdiv_cry_7_Y ;
wire Mosi_i_3_23_i_m2_1_0_co1 ;
wire Mosi_i_3_23_i_m2_1_wmux_0_S_1 ;
wire Mosi_i_3_23_i_m2_1_wmux_0_Y_1 ;
wire N_5041 ;
wire N_5042 ;
wire Mosi_i_3_23_i_m2_1_0_y0 ;
wire Mosi_i_3_23_i_m2_1_0_co0 ;
wire Mosi_i_3_23_i_m2_1_wmux_S_1 ;
wire N_222 ;
wire N_5038 ;
wire Mosi_i_3_5_i_m2_1_0_co1 ;
wire Mosi_i_3_5_i_m2_1_wmux_0_S_1 ;
wire Mosi_i_3_5_i_m2_1_0_y0 ;
wire Mosi_i_3_5_i_m2_1_0_co0 ;
wire Mosi_i_3_5_i_m2_1_wmux_S_1 ;
wire Mosi_i_3_18_i_m2_2_wmux_3_FCO_1 ;
wire Mosi_i_3_18_i_m2_2_wmux_3_S_1 ;
wire N_5051 ;
wire Mosi_i_3_18_i_m2_2_0_y1 ;
wire Mosi_i_3_18_i_m2_2_0_y3 ;
wire Mosi_i_3_18_i_m2_2_co1_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_2_S_1 ;
wire Mosi_i_3_18_i_m2_2_y0_0 ;
wire Mosi_i_3_18_i_m2_2_co0_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_1_S_1 ;
wire Mosi_i_3_18_i_m2_2_0_co1 ;
wire Mosi_i_3_18_i_m2_2_wmux_0_S_1 ;
wire Mosi_i_3_18_i_m2_2_0_y0 ;
wire Mosi_i_3_18_i_m2_2_0_co0 ;
wire Mosi_i_3_18_i_m2_2_wmux_S_1 ;
wire N_4838 ;
wire Mosi_i_3_23_i_m2_2_0_1_Z ;
wire Mosi_i_3_23_i_m2_2_2 ;
wire Mosi_i_3_21_i_m2_1_3 ;
wire N_5056 ;
wire N_176 ;
wire Sck_i_0_i_o2_1_Z ;
wire un3_clkdivlt8 ;
wire N_4843 ;
wire N_5041_1 ;
wire N_222_2 ;
wire un3_clkdivlto8_3_Z ;
wire N_4845 ;
wire un3_clkdivlto8_Z ;
wire N_4835 ;
wire N_4857 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNIJCQF (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNIJCQF.INIT=2'h1;
  CFG1 un1_rst_1_set_RNO (
	.A(un1_rst_1_Z),
	.Y(un1_rst_1_i)
);
defparam un1_rst_1_set_RNO.INIT=2'h1;
  CFG3 Mosi_i_RNI4O8I (
	.A(TP7_crs),
	.B(un1_rst_1_set_Z),
	.C(un1_rst_3_rs_Z),
	.Y(TP7_c)
);
defparam Mosi_i_RNI4O8I.INIT=8'hEA;
// @40:89
  SLE Mosi_i (
	.Q(TP7_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Mosi_i_7_Z),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_1_set (
	.Q(un1_rst_1_set_Z),
	.ADn(GND),
	.ALn(un1_rst_1_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_Z),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(un1_rst_1_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_76_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE Sck_i (
	.Q(SckA_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4833_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(XferComplete_ice_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_70_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_73_i_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:116
  ARI1 un6_clkdiv_s_1_381 (
	.FCO(un6_clkdiv_s_1_381_FCO),
	.S(un6_clkdiv_s_1_381_S),
	.Y(un6_clkdiv_s_1_381_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_381.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S),
	.Y(un6_clkdiv_cry_1_Y),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_381_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S),
	.Y(un6_clkdiv_cry_2_Y),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S),
	.Y(un6_clkdiv_cry_3_Y),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S),
	.Y(un6_clkdiv_cry_4_Y),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S),
	.Y(un6_clkdiv_cry_5_Y),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S),
	.Y(un6_clkdiv_cry_6_Y),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO),
	.S(un6_clkdiv_s_8_S),
	.Y(un6_clkdiv_s_8_Y),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S),
	.Y(un6_clkdiv_cry_7_Y),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @40:133
  ARI1 Mosi_i_3_23_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_23_i_m2_1_0_co1),
	.S(Mosi_i_3_23_i_m2_1_wmux_0_S_1),
	.Y(Mosi_i_3_23_i_m2_1_wmux_0_Y_1),
	.B(SpiBitPos_Z[3]),
	.C(N_5041),
	.D(N_5042),
	.A(Mosi_i_3_23_i_m2_1_0_y0),
	.FCI(Mosi_i_3_23_i_m2_1_0_co0)
);
defparam Mosi_i_3_23_i_m2_1_wmux_0.INIT=20'h0F588;
// @40:133
  ARI1 Mosi_i_3_23_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_23_i_m2_1_0_co0),
	.S(Mosi_i_3_23_i_m2_1_wmux_S_1),
	.Y(Mosi_i_3_23_i_m2_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_222),
	.D(N_5038),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_i_m2_1_0_wmux.INIT=20'h0FA44;
// @40:133
  ARI1 Mosi_i_3_5_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_5_i_m2_1_0_co1),
	.S(Mosi_i_3_5_i_m2_1_wmux_0_S_1),
	.Y(N_5038),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_i_m2_1_0_y0),
	.FCI(Mosi_i_3_5_i_m2_1_0_co0)
);
defparam Mosi_i_3_5_i_m2_1_wmux_0.INIT=20'h0F588;
// @40:133
  ARI1 Mosi_i_3_5_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_5_i_m2_1_0_co0),
	.S(Mosi_i_3_5_i_m2_1_wmux_S_1),
	.Y(Mosi_i_3_5_i_m2_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_i_m2_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_3 (
	.FCO(Mosi_i_3_18_i_m2_2_wmux_3_FCO_1),
	.S(Mosi_i_3_18_i_m2_2_wmux_3_S_1),
	.Y(N_5051),
	.B(Mosi_i_3_18_i_m2_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_i_m2_2_0_y3),
	.FCI(Mosi_i_3_18_i_m2_2_co1_0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_2 (
	.FCO(Mosi_i_3_18_i_m2_2_co1_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_2_S_1),
	.Y(Mosi_i_3_18_i_m2_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_i_m2_2_y0_0),
	.FCI(Mosi_i_3_18_i_m2_2_co0_0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_1 (
	.FCO(Mosi_i_3_18_i_m2_2_co0_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_1_S_1),
	.Y(Mosi_i_3_18_i_m2_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_i_m2_2_0_co1)
);
defparam Mosi_i_3_18_i_m2_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_0 (
	.FCO(Mosi_i_3_18_i_m2_2_0_co1),
	.S(Mosi_i_3_18_i_m2_2_wmux_0_S_1),
	.Y(Mosi_i_3_18_i_m2_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_i_m2_2_0_y0),
	.FCI(Mosi_i_3_18_i_m2_2_0_co0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_2_0_wmux (
	.FCO(Mosi_i_3_18_i_m2_2_0_co0),
	.S(Mosi_i_3_18_i_m2_2_wmux_S_1),
	.Y(Mosi_i_3_18_i_m2_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_i_m2_2_0_wmux.INIT=20'h0FA44;
// @32:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_0_o2[0]  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_Z[2]),
	.Y(N_4838)
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_o2[0] .INIT=8'hFE;
// @40:133
  CFG3 Mosi_i_3_23_i_m2_2_0 (
	.A(Mosi_i_3_23_i_m2_2_0_1_Z),
	.B(N_5051),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_i_m2_2_2)
);
defparam Mosi_i_3_23_i_m2_2_0.INIT=8'h5C;
// @40:133
  CFG4 Mosi_i_3_23_i_m2_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_i_m2_1_3),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_i_m2_2_0_1_Z)
);
defparam Mosi_i_3_23_i_m2_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_RNO (
	.A(Mosi_i_3_23_i_m2_1_wmux_0_Y_1),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_i_m2_2_2),
	.Y(N_5056)
);
defparam Mosi_i_7_RNO.INIT=8'hE2;
// @40:133
  CFG4 Mosi_i_3_21_i_m2_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_i_m2_1_3)
);
defparam Mosi_i_3_21_i_m2_1.INIT=16'hF0CA;
// @40:89
  CFG2 un1_rst_1 (
	.A(DacASetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_1_Z)
);
defparam un1_rst_1.INIT=4'h8;
// @32:47
  CFG2 \un1_Mosi_i_0_sqmuxa_1_0_o2_1[0]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(N_176)
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_o2_1[0] .INIT=4'hE;
// @40:133
  CFG3 Mosi_i_3_9_i_m2 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_5042)
);
defparam Mosi_i_3_9_i_m2.INIT=8'hE2;
// @40:89
  CFG4 Sck_i_0_i_o2_1 (
	.A(ClkDiv_Z[4]),
	.B(SpiXferCompleteOut),
	.C(ClkDiv_Z[6]),
	.D(ClkDiv_Z[5]),
	.Y(Sck_i_0_i_o2_1_Z)
);
defparam Sck_i_0_i_o2_1.INIT=16'hDFFF;
// @40:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @40:114
  CFG3 \SpiBitPos_6_1.SUM_0_o2[1]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[3]),
	.Y(N_4843)
);
defparam \SpiBitPos_6_1.SUM_0_o2[1] .INIT=8'hFE;
// @40:133
  CFG4 Mosi_i_3_8_i_m2_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_5041_1)
);
defparam Mosi_i_3_8_i_m2_1_0.INIT=16'h00AC;
// @40:133
  CFG4 Mosi_i_3_2_i_m2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_222_2)
);
defparam Mosi_i_3_2_i_m2_2_0.INIT=16'hAC00;
// @40:114
  CFG3 un3_clkdivlto8_3 (
	.A(ClkDiv_Z[7]),
	.B(un3_clkdivlt8),
	.C(ClkDiv_Z[8]),
	.Y(un3_clkdivlto8_3_Z)
);
defparam un3_clkdivlto8_3.INIT=8'hDF;
// @32:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_0_o2_0[0]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[4]),
	.C(N_4838),
	.Y(N_4845)
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_o2_0[0] .INIT=8'hFE;
// @40:133
  CFG3 Mosi_i_3_8_i_m2 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_5041_1),
	.Y(N_5041)
);
defparam Mosi_i_3_8_i_m2.INIT=8'hF8;
// @40:133
  CFG3 Mosi_i_3_2_i_m2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_222_2),
	.Y(N_222)
);
defparam Mosi_i_3_2_i_m2.INIT=8'hF2;
// @40:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[4]),
	.B(un3_clkdivlto8_3_Z),
	.C(ClkDiv_Z[6]),
	.D(ClkDiv_Z[5]),
	.Y(un3_clkdivlto8_Z)
);
defparam un3_clkdivlto8.INIT=16'hDFFF;
// @40:89
  CFG3 XferComplete_ice (
	.A(SckA_c),
	.B(N_4845),
	.C(un3_clkdivlto8_Z),
	.Y(XferComplete_ice_Z)
);
defparam XferComplete_ice.INIT=8'h01;
// @40:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdivlto8_Z),
	.B(un6_clkdiv_cry_2_S),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h8;
// @40:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdivlto8_Z),
	.B(un6_clkdiv_cry_4_S),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h8;
// @40:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdivlto8_Z),
	.B(un6_clkdiv_cry_5_S),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h8;
// @40:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdivlto8_Z),
	.B(un6_clkdiv_cry_6_S),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h8;
// @40:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdivlto8_Z),
	.B(un6_clkdiv_cry_7_S),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h8;
// @40:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdivlto8_Z),
	.B(un6_clkdiv_s_8_S),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h8;
// @40:114
  CFG3 \SpiBitPos_6_1.SUM_0_o2_0[3]  (
	.A(un3_clkdivlto8_3_Z),
	.B(SckA_c),
	.C(Sck_i_0_i_o2_1_Z),
	.Y(N_4835)
);
defparam \SpiBitPos_6_1.SUM_0_o2_0[3] .INIT=8'hFB;
// @32:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_0_m2_0[0]  (
	.A(un3_clkdivlto8_Z),
	.B(SpiXferCompleteOut),
	.C(SpiBitPos_Z[4]),
	.Y(N_4857)
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_m2_0[0] .INIT=8'hB1;
// @40:114
  CFG3 Mosi_i_7 (
	.A(N_5056),
	.B(un3_clkdivlto8_Z),
	.C(DacASetpointToWrite[23]),
	.Y(Mosi_i_7_Z)
);
defparam Mosi_i_7.INIT=8'hE2;
// @32:47
  CFG4 \un1_Mosi_i_0_sqmuxa_1_0_1[0]  (
	.A(un3_clkdivlto8_Z),
	.B(N_4857),
	.C(N_4838),
	.D(N_4845),
	.Y(un1_Mosi_i_0_sqmuxa_1_0_1_Z[0])
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_1[0] .INIT=16'hB3FF;
// @40:114
  CFG4 \SpiBitPos_6_1.SUM_0[1]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.C(N_4835),
	.D(N_4843),
	.Y(SpiBitPos_6[1])
);
defparam \SpiBitPos_6_1.SUM_0[1] .INIT=16'hA9A8;
// @40:114
  CFG4 \SpiBitPos_6_1.SUM_0[3]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.C(N_4835),
	.D(N_4838),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM_0[3] .INIT=16'hCCC2;
// @40:89
  CFG3 \SpiBitPos_6_1.N_76_i  (
	.A(SpiBitPos_Z[0]),
	.B(N_4835),
	.C(N_4845),
	.Y(N_76_i)
);
defparam \SpiBitPos_6_1.N_76_i .INIT=8'h90;
// @40:89
  CFG4 Sck_i_RNO (
	.A(un3_clkdivlto8_3_Z),
	.B(N_4845),
	.C(SckA_c),
	.D(Sck_i_0_i_o2_1_Z),
	.Y(N_4833_i)
);
defparam Sck_i_RNO.INIT=16'hF0B4;
// @40:89
  CFG4 \un1_Mosi_i_0_sqmuxa_1_0_1_RNI5RP81[0]  (
	.A(un3_clkdivlto8_Z),
	.B(un1_Mosi_i_0_sqmuxa_1_0_1_Z[0]),
	.C(SpiBitPos_Z[3]),
	.D(SckA_c),
	.Y(un1_Mosi_i_0_sqmuxa_1_i[0])
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_1_RNI5RP81[0] .INIT=16'h2031;
// @40:89
  CFG4 \SpiBitPos_6_1.N_70_i  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.C(N_4835),
	.D(N_4838),
	.Y(N_70_i)
);
defparam \SpiBitPos_6_1.N_70_i .INIT=16'hAAA8;
// @40:89
  CFG4 \SpiBitPos_6_1.N_73_i  (
	.A(N_176),
	.B(SpiBitPos_Z[2]),
	.C(N_4835),
	.D(N_4843),
	.Y(N_73_i_0)
);
defparam \SpiBitPos_6_1.N_73_i .INIT=16'hC900;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1 (
  DacASetpointToWrite,
  nCsD_c_0,
  nCsD_c_3,
  nCsD_c_1,
  nCsC_c_3,
  nCsC_c_2,
  nCsC_c_0,
  nCsB_c_3,
  nCsB_c_2,
  nCsB_c_0,
  nCsA_c,
  nCsF_c_3,
  nCsF_c_0,
  nCsE_c_3,
  nCsE_c_2,
  nCsE_c_0,
  DacWriteNextState_ns_i_i_0,
  DacWriteNextState_rep_0,
  DacWriteNextState_ns_0,
  DacWriteNextState_6,
  DacWriteNextState_0,
  DacWriteNextState_2,
  DacWriteNextState_4,
  DacWriteNextState_3,
  TP7_c,
  un1_rst_3_i,
  SckA_c,
  N_4085_i,
  N_4084_i,
  N_4083_i,
  N_4082_i,
  N_4081_i,
  SpiRst_4,
  N_4091_i,
  N_4090_i,
  N_4089_i,
  SpiRst_3,
  N_4077_i,
  N_4076_i,
  N_4088_i,
  N_4087_i,
  SpiRst_2,
  N_4080_i,
  N_4079_i,
  N_4078_i,
  SpiRst_1,
  N_4086_i,
  N_4133,
  N_775,
  un9_dacasetpointwritten,
  un1_DacWriteNextState_273_1,
  SpiRst_0,
  N_1153,
  DacASetpointWritten,
  SpiRst_1z,
  TP8_c,
  LastWriteDac_1z,
  N_67_i_i,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
input [23:0] DacASetpointToWrite ;
input nCsD_c_0 ;
input nCsD_c_3 ;
input nCsD_c_1 ;
input nCsC_c_3 ;
input nCsC_c_2 ;
input nCsC_c_0 ;
input nCsB_c_3 ;
input nCsB_c_2 ;
input nCsB_c_0 ;
input [3:2] nCsA_c ;
input nCsF_c_3 ;
input nCsF_c_0 ;
input nCsE_c_3 ;
input nCsE_c_2 ;
input nCsE_c_0 ;
output DacWriteNextState_ns_i_i_0 ;
input DacWriteNextState_rep_0 ;
output DacWriteNextState_ns_0 ;
input DacWriteNextState_6 ;
input DacWriteNextState_0 ;
input DacWriteNextState_2 ;
input DacWriteNextState_4 ;
input DacWriteNextState_3 ;
output TP7_c ;
input un1_rst_3_i ;
output SckA_c ;
output N_4085_i ;
output N_4084_i ;
output N_4083_i ;
output N_4082_i ;
output N_4081_i ;
input SpiRst_4 ;
output N_4091_i ;
output N_4090_i ;
output N_4089_i ;
input SpiRst_3 ;
output N_4077_i ;
output N_4076_i ;
output N_4088_i ;
output N_4087_i ;
input SpiRst_2 ;
output N_4080_i ;
output N_4079_i ;
output N_4078_i ;
input SpiRst_1 ;
output N_4086_i ;
input N_4133 ;
input N_775 ;
input un9_dacasetpointwritten ;
input un1_DacWriteNextState_273_1 ;
input SpiRst_0 ;
input N_1153 ;
output DacASetpointWritten ;
output SpiRst_1z ;
input TP8_c ;
output LastWriteDac_1z ;
output N_67_i_i ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire nCsD_c_0 ;
wire nCsD_c_3 ;
wire nCsD_c_1 ;
wire nCsC_c_3 ;
wire nCsC_c_2 ;
wire nCsC_c_0 ;
wire nCsB_c_3 ;
wire nCsB_c_2 ;
wire nCsB_c_0 ;
wire nCsF_c_3 ;
wire nCsF_c_0 ;
wire nCsE_c_3 ;
wire nCsE_c_2 ;
wire nCsE_c_0 ;
wire DacWriteNextState_ns_i_i_0 ;
wire DacWriteNextState_rep_0 ;
wire DacWriteNextState_ns_0 ;
wire DacWriteNextState_6 ;
wire DacWriteNextState_0 ;
wire DacWriteNextState_2 ;
wire DacWriteNextState_4 ;
wire DacWriteNextState_3 ;
wire TP7_c ;
wire un1_rst_3_i ;
wire SckA_c ;
wire N_4085_i ;
wire N_4084_i ;
wire N_4083_i ;
wire N_4082_i ;
wire N_4081_i ;
wire SpiRst_4 ;
wire N_4091_i ;
wire N_4090_i ;
wire N_4089_i ;
wire SpiRst_3 ;
wire N_4077_i ;
wire N_4076_i ;
wire N_4088_i ;
wire N_4087_i ;
wire SpiRst_2 ;
wire N_4080_i ;
wire N_4079_i ;
wire N_4078_i ;
wire SpiRst_1 ;
wire N_4086_i ;
wire N_4133 ;
wire N_775 ;
wire un9_dacasetpointwritten ;
wire un1_DacWriteNextState_273_1 ;
wire SpiRst_0 ;
wire N_1153 ;
wire DacASetpointWritten ;
wire SpiRst_1z ;
wire TP8_c ;
wire LastWriteDac_1z ;
wire N_67_i_i ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire [0:0] un1_spirst2_i;
wire [0:0] un1_nCsDacs4_i_i_a2_0_Z;
wire [1:1] un1_nCsDacs3_i_i_0_Z;
wire SpiRst_rep_Z ;
wire GND ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastSpiXferComplete_Z ;
wire SpiXferCompleteOut ;
wire LastSpiXferComplete_0_sqmuxa_Z ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire N_4099 ;
wire N_4100 ;
wire N_4102 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @47:145
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_67_i_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNIQJT9 (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNIQJT9_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNIQJT9_0.INIT=2'h1;
// @47:145
  SLE LastWriteDac (
	.Q(LastWriteDac_1z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(TP8_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:145
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(LastSpiXferComplete_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:145
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_67_i_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:145
  SLE TransferComplete (
	.Q(DacASetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_spirst2_i[0]),
	.EN(un1_SpiRst_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  CFG2 \un1_nCsDacs4_i_i_a2_0[0]  (
	.A(DacWriteNextState_6),
	.B(DacWriteNextState_0),
	.Y(un1_nCsDacs4_i_i_a2_0_Z[0])
);
defparam \un1_nCsDacs4_i_i_a2_0[0] .INIT=4'h2;
// @47:182
  CFG2 LastWriteDac_RNI8HMQ (
	.A(TP8_c),
	.B(LastWriteDac_1z),
	.Y(N_67_i_i)
);
defparam LastWriteDac_RNI8HMQ.INIT=4'h9;
// @47:182
  CFG4 LastSpiXferComplete_0_sqmuxa (
	.A(LastSpiXferComplete_Z),
	.B(SpiXferCompleteOut),
	.C(LastWriteDac_1z),
	.D(TP8_c),
	.Y(LastSpiXferComplete_0_sqmuxa_Z)
);
defparam LastSpiXferComplete_0_sqmuxa.INIT=16'h6006;
// @47:145
  CFG4 LastSpiXferComplete_RNI4F0U (
	.A(LastSpiXferComplete_Z),
	.B(SpiXferCompleteOut),
	.C(LastWriteDac_1z),
	.D(TP8_c),
	.Y(un1_spirst2_i[0])
);
defparam LastSpiXferComplete_RNI4F0U.INIT=16'h4F04;
// @48:1453
  CFG2 \un1_nCsDacs0_i_i_o2[3]  (
	.A(N_1153),
	.B(DacWriteNextState_0),
	.Y(N_4099)
);
defparam \un1_nCsDacs0_i_i_o2[3] .INIT=4'hD;
// @48:1453
  CFG4 \un1_nCsDacs4_i_i_o2[0]  (
	.A(un1_nCsDacs4_i_i_a2_0_Z[0]),
	.B(N_1153),
	.C(DacWriteNextState_2),
	.D(DacWriteNextState_4),
	.Y(N_4100)
);
defparam \un1_nCsDacs4_i_i_o2[0] .INIT=16'h333B;
// @48:1453
  CFG3 \un1_nCsDacs0_i_i_o2[2]  (
	.A(DacWriteNextState_0),
	.B(N_1153),
	.C(DacWriteNextState_2),
	.Y(N_4102)
);
defparam \un1_nCsDacs0_i_i_o2[2] .INIT=8'h73;
// @47:145
  CFG4 TransferComplete_RNO (
	.A(LastSpiXferComplete_Z),
	.B(SpiXferCompleteOut),
	.C(LastWriteDac_1z),
	.D(TP8_c),
	.Y(un1_SpiRst_0_sqmuxa_1_i)
);
defparam TransferComplete_RNO.INIT=16'h40FF;
// @48:1453
  CFG4 \un1_nCsDacs3_i_i_0[1]  (
	.A(SpiRst_0),
	.B(DacWriteNextState_4),
	.C(un1_DacWriteNextState_273_1),
	.D(N_1153),
	.Y(un1_nCsDacs3_i_i_0_Z[1])
);
defparam \un1_nCsDacs3_i_i_0[1] .INIT=16'h0455;
// @48:1453
  CFG4 \DacWriteNextState_ns_0[17]  (
	.A(DacWriteNextState_3),
	.B(DacWriteNextState_4),
	.C(un9_dacasetpointwritten),
	.D(N_775),
	.Y(DacWriteNextState_ns_0)
);
defparam \DacWriteNextState_ns_0[17] .INIT=16'hCE0A;
// @48:1453
  CFG4 \DacWriteNextState_ns_i_i[15]  (
	.A(N_775),
	.B(un9_dacasetpointwritten),
	.C(DacWriteNextState_6),
	.D(DacWriteNextState_rep_0),
	.Y(DacWriteNextState_ns_i_i_0)
);
defparam \DacWriteNextState_ns_i_i[15] .INIT=16'hA3A0;
// @48:1453
  CFG4 \un1_nCsDacs4_i_i_o2_RNI5F7T2[0]  (
	.A(nCsD_c_0),
	.B(SpiRst_0),
	.C(N_4100),
	.D(N_4133),
	.Y(N_4086_i)
);
defparam \un1_nCsDacs4_i_i_o2_RNI5F7T2[0] .INIT=16'h8ACF;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_o2_RNI9R0N2[3]  (
	.A(nCsE_c_3),
	.B(SpiRst_1),
	.C(N_4099),
	.D(N_4133),
	.Y(N_4078_i)
);
defparam \un1_nCsDacs0_i_i_o2_RNI9R0N2[3] .INIT=16'h8ACF;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_o2_RNI7P0N2[2]  (
	.A(nCsE_c_2),
	.B(SpiRst_1),
	.C(N_4102),
	.D(N_4133),
	.Y(N_4079_i)
);
defparam \un1_nCsDacs0_i_i_o2_RNI7P0N2[2] .INIT=16'h8ACF;
// @48:1453
  CFG4 \un1_nCsDacs4_i_i_o2_RNI7TLS2[0]  (
	.A(nCsE_c_0),
	.B(SpiRst_1),
	.C(N_4100),
	.D(N_4133),
	.Y(N_4080_i)
);
defparam \un1_nCsDacs4_i_i_o2_RNI7TLS2[0] .INIT=16'h8ACF;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_o2_RNIB9FM2[3]  (
	.A(nCsF_c_3),
	.B(SpiRst_2),
	.C(N_4099),
	.D(N_4133),
	.Y(N_4087_i)
);
defparam \un1_nCsDacs0_i_i_o2_RNIB9FM2[3] .INIT=16'h8ACF;
// @48:1453
  CFG4 \un1_nCsDacs4_i_i_o2_RNI9B4S2[0]  (
	.A(nCsF_c_0),
	.B(SpiRst_2),
	.C(N_4100),
	.D(N_4133),
	.Y(N_4088_i)
);
defparam \un1_nCsDacs4_i_i_o2_RNI9B4S2[0] .INIT=16'h8ACF;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_o2_RNI137P2[3]  (
	.A(nCsA_c[3]),
	.B(SpiRst_1z),
	.C(N_4099),
	.D(N_4133),
	.Y(N_4076_i)
);
defparam \un1_nCsDacs0_i_i_o2_RNI137P2[3] .INIT=16'h8ACF;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_o2_RNIV07P2[2]  (
	.A(nCsA_c[2]),
	.B(SpiRst_1z),
	.C(N_4102),
	.D(N_4133),
	.Y(N_4077_i)
);
defparam \un1_nCsDacs0_i_i_o2_RNIV07P2[2] .INIT=16'h8ACF;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_o2_RNI3HLO2[3]  (
	.A(nCsB_c_3),
	.B(SpiRst_3),
	.C(N_4099),
	.D(N_4133),
	.Y(N_4089_i)
);
defparam \un1_nCsDacs0_i_i_o2_RNI3HLO2[3] .INIT=16'h8ACF;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_o2_RNI1FLO2[2]  (
	.A(nCsB_c_2),
	.B(SpiRst_3),
	.C(N_4102),
	.D(N_4133),
	.Y(N_4090_i)
);
defparam \un1_nCsDacs0_i_i_o2_RNI1FLO2[2] .INIT=16'h8ACF;
// @48:1453
  CFG4 \un1_nCsDacs4_i_i_o2_RNI1JAU2[0]  (
	.A(nCsB_c_0),
	.B(SpiRst_3),
	.C(N_4100),
	.D(N_4133),
	.Y(N_4091_i)
);
defparam \un1_nCsDacs4_i_i_o2_RNI1JAU2[0] .INIT=16'h8ACF;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_o2_RNI5V382[3]  (
	.A(nCsC_c_3),
	.B(SpiRst_4),
	.C(N_4099),
	.D(N_4133),
	.Y(N_4081_i)
);
defparam \un1_nCsDacs0_i_i_o2_RNI5V382[3] .INIT=16'h8ACF;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_o2_RNI3T382[2]  (
	.A(nCsC_c_2),
	.B(SpiRst_4),
	.C(N_4102),
	.D(N_4133),
	.Y(N_4082_i)
);
defparam \un1_nCsDacs0_i_i_o2_RNI3T382[2] .INIT=16'h8ACF;
// @48:1453
  CFG4 \un1_nCsDacs4_i_i_o2_RNI31PD2[0]  (
	.A(nCsC_c_0),
	.B(SpiRst_4),
	.C(N_4100),
	.D(N_4133),
	.Y(N_4083_i)
);
defparam \un1_nCsDacs4_i_i_o2_RNI31PD2[0] .INIT=16'h8ACF;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_o2_RNI7DIN2[3]  (
	.A(nCsD_c_3),
	.B(SpiRst_0),
	.C(N_4099),
	.D(N_4133),
	.Y(N_4084_i)
);
defparam \un1_nCsDacs0_i_i_o2_RNI7DIN2[3] .INIT=16'h8ACF;
// @48:1453
  CFG3 \un1_nCsDacs3_i_i_0_RNIUILM2[1]  (
	.A(N_4133),
	.B(nCsD_c_1),
	.C(un1_nCsDacs3_i_i_0_Z[1]),
	.Y(N_4085_i)
);
defparam \un1_nCsDacs3_i_i_0_RNIUILM2[1] .INIT=8'h0D;
// @47:115
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5 Spi (
	.DacASetpointToWrite(DacASetpointToWrite[23:0]),
	.SpiRst(SpiRst_1z),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.SckA_c(SckA_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.un1_rst_3_i(un1_rst_3_i),
	.TP7_c(TP7_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_0 (
  StateOut_23_i_a2_RNIIDFK3_0,
  StateOut_23_i_a2_RNID8FK3_0,
  StateOut_23_i_a2_RNI83FK3_0,
  StateOut_23_i_a2_RNI3UEK3_0,
  StateOut_23_i_a2_RNIUOEK3_0,
  StateOut_23_i_a2_RNIMBDF3_0,
  un1_DacWriteNextState_297_0,
  un1_DacWriteNextState_297_8,
  un1_DacWriteNextState_296_4,
  un1_DacWriteNextState_296_6,
  un1_DacWriteNextState_296_0,
  un1_DacWriteNextState_296_2,
  un1_DacWriteNextState_296_12,
  un1_DacWriteNextState_294_6,
  un1_DacWriteNextState_294_5,
  un1_DacWriteNextState_294_10,
  un1_DacWriteNextState_294_0,
  un1_DacWriteNextState_294_2,
  un1_DacWriteNextState_293_8,
  un1_DacWriteNextState_293_0,
  un1_DacWriteNextState_293_2,
  un1_DacWriteNextState_293_4,
  un1_DacWriteNextState_292_13,
  un1_DacWriteNextState_292_8,
  un1_DacWriteNextState_292_0,
  un1_DacWriteNextState_292_2,
  un1_DacWriteNextState_292_17,
  un1_DacWriteNextState_292_10,
  un1_DacWriteNextState_292_1_RNIE1PR3_0,
  un1_DacWriteNextState_292_1_RNIM9PR3_0,
  StateOut_23_i_a2_RNISRNS3_0,
  StateOut_23_i_a2_RNI11OS3_0,
  un1_DacWriteNextState_292_1_RNI6QPR3_0,
  un1_DacWriteNextState_292_1_RNIAUPR3_0,
  un1_DacWriteNextState_292_1_RNIMUPI2_0,
  un1_DacWriteNextState_292_1_RNIQ2QI2_0,
  un1_DacWriteNextState_293_1_RNICALS2_0,
  un1_DacWriteNextState_293_1_RNIGELS2_0,
  un1_DacWriteNextState_293_1_RNIKILS2_0,
  un1_DacWriteNextState_293_1_RNIOMLS2_0,
  un1_DacWriteNextState_293_1_RNISQLS2_0,
  un1_DacWriteNextState_293_1_RNI0VLS2_0,
  un1_DacWriteNextState_293_1_RNI43MS2_0,
  un1_DacWriteNextState_293_1_RNI87MS2_0,
  un1_DacWriteNextState_293_1_RNIGURV2_0,
  un1_DacWriteNextState_293_1_RNIK5VV2_0,
  un1_DacWriteNextState_293_1_RNIO9VV2_0,
  un1_DacWriteNextState_294_1_RNIAJHD3_0,
  un1_DacWriteNextState_294_1_RNIENHD3_0,
  un1_DacWriteNextState_294_1_RNIIRHD3_0,
  un1_DacWriteNextState_294_1_RNIMVHD3_0,
  un1_DacWriteNextState_294_1_RNIQ3ID3_0,
  un1_DacWriteNextState_294_1_RNIU7ID3_0,
  un1_DacWriteNextState_294_1_RNI6GID3_0,
  StateOut_23_i_a2_RNIRMLF3_0,
  StateOut_23_i_a2_RNIPKGI3_0,
  StateOut_23_i_a2_RNI3VGI3_0,
  StateOut_23_i_a2_RNID9HI3_0,
  un1_DacWriteNextState_295_1_RNIGJ9A3_0,
  un1_DacWriteNextState_296_1_RNIA9AV2_0,
  un1_DacWriteNextState_296_1_RNI22BV2_0,
  un1_DacWriteNextState_297_1_RNICM6G3_0,
  StateOut_23_i_a2_RNIONPF3_0,
  StateOut_23_i_a2_RNITSPF3_0,
  StateOut_23_i_a2_RNIUPGI3_0,
  StateOut_23_i_a2_RNI84HI3_0,
  StateOut_23_i_a2_RNIIEHI3_0,
  StateOut_23_i_a2_RNINJHI3_0,
  StateOut_23_i_a2_RNISOHI3_0,
  un1_DacWriteNextState_295_1_RNIKN9A3_0,
  un1_DacWriteNextState_296_1_RNI65AV2_0,
  StateOut_23_i_a2_RNIH05V3_0,
  StateOut_23_i_a2_RNIE19V3_0,
  StateOut_23_i_a2_RNIJ69V3_0,
  StateOut_23_i_a2_RNIF8C64_0,
  StateOut_23_i_a2_RNIKDC64_0,
  StateOut_23_i_a2_RNI3TC64_0,
  StateOut_23_i_a2_RNID7D64_0,
  StateOut_23_i_a2_RNIICD64_0,
  StateOut_23_i_a2_RNICLSU3_0,
  StateOut_23_i_a2_RNI9M0V3_0,
  StateOut_23_i_a2_RNIER0V3_0,
  un1_DacWriteNextState_295_0,
  un1_nCsDacs5_i,
  DacASetpointToWrite,
  DacCSetpointToWrite,
  DacDSetpointToWrite,
  DacESetpointToWrite,
  DacFSetpointToWrite,
  StateOut_23_0,
  DacSetpointReadedAddressDac,
  DacSetpointReadAddressChannel_0,
  nCsF_c,
  nCsD_c_0,
  DacSetpoints_3_1,
  DacSetpoints_3_0,
  DacSetpoints_5_1,
  DacSetpoints_5_0,
  DacSetpoints_0_1,
  DacSetpoints_0_0,
  DacSetpoints_2_1,
  DacSetpoints_2_0,
  DacSetpoints_4_1,
  DacSetpoints_4_0,
  DacSetpoints_1_1,
  DacSetpoints_1_0,
  DacSetpoints_0_3,
  DacSetpoints_0_2,
  nCsC_c_0,
  DacSetpoints_1_3,
  DacSetpoints_1_2,
  DacSetpoints_2_3,
  DacSetpoints_2_2,
  DacSetpoints_3_3,
  DacSetpoints_3_2,
  DacSetpoints_5_3,
  DacSetpoints_5_2,
  nCsB_c_0,
  nCsE_c_0,
  nCsA_c_0,
  DacSetpointReadedAddressController,
  DacSetpoints_4_3,
  DacSetpoints_4_2,
  DacWriteNextState,
  DacSetpointReadAddressController,
  DacWriteNextState_rep_0,
  un1_DacWriteNextState_297_0_RNIKK8F3_0,
  un1_DacWriteNextState_296_0_RNIEFU44_0,
  un1_DacWriteNextState_296_0_RNI0MED4_0,
  un1_DacWriteNextState_296_1_RNIG1AA3_0,
  un1_DacWriteNextState_295_1_RNIACHI3_0,
  un1_DacWriteNextState_295_1_RNINE2R3_0,
  un1_DacWriteNextState_295_0_RNIO6UK3_0,
  un1_DacWriteNextState_294_0_RNII1KA3_0,
  un1_DacWriteNextState_294_0_RNI484J3_0,
  un1_DacWriteNextState_294_0_RNIQVO73_0,
  un1_DacWriteNextState_293_1_RNI8QBT2_0,
  un1_DacWriteNextState_293_1_RNILSS53_0,
  un1_DacWriteNextState_293_1_RNIDMHQ2_0,
  un1_DacWriteNextState_292_1_RNI9I7C3_0,
  un1_DacWriteNextState_292_1_RNIV9S03_0,
  un1_DacWriteNextState_297_0_RNICM3I3_0,
  un1_DacWriteNextState_297_0_RNIUSJQ3_0,
  DacSetpointReadAddressDac,
  DacBSetpointToWrite,
  un1_Mosi_i_0_sqmuxa_1_i_0,
  N_2657,
  N_2655,
  N_782_i_1z,
  N_785_i_1z,
  m699_1z,
  m705_1z,
  m703_1z,
  N_1163_mux_i,
  N_695_i,
  TP8_c,
  N_804_i_1z,
  N_822_i_1z,
  N_825_i_1z,
  N_777_i_1z,
  N_338_i_1z,
  N_1162_mux_i,
  N_1164_mux_i,
  N_1160_mux_i,
  N_1161_mux_i,
  N_1100_mux_i_1z,
  N_1103_mux_i_1z,
  N_1105_mux_i_1z,
  N_801_i_1z,
  N_1087_mux_i_1z,
  i18_mux,
  N_1106_mux,
  N_1104_mux,
  i16_mux,
  N_368_i_1z,
  N_369_i,
  N_370_i,
  N_371_i_1z,
  N_1114_mux_i_1z,
  N_773,
  N_775,
  un1_MasterReset_inv_20_1z,
  un1_MasterReset_inv_21_1z,
  un1_MasterReset_inv_22_1z,
  un1_MasterReset_inv_23_1z,
  un1_MasterReset_inv_5_1z,
  un1_MasterReset_inv_6_1z,
  un1_MasterReset_inv_7_1z,
  un1_MasterReset_inv_8_1z,
  un1_MasterReset_inv_9_1z,
  un1_MasterReset_inv_10_1z,
  un1_MasterReset_inv_11_1z,
  un1_MasterReset_inv_12_1z,
  un1_MasterReset_inv_13_1z,
  un1_MasterReset_inv_14_1z,
  un1_MasterReset_inv_15_1z,
  un1_MasterReset_inv_16_1z,
  un1_MasterReset_inv_17_1z,
  un1_MasterReset_inv_18_1z,
  un1_MasterReset_inv_19_1z,
  un1_MasterReset_inv_1z,
  un1_MasterReset_inv_1_1z,
  un1_MasterReset_inv_2_1z,
  un1_MasterReset_inv_3_1z,
  un1_MasterReset_inv_4_1z,
  DacSetpointReadAddressChannel_lcry,
  un3_dacsetpointreadaddresschannellt5,
  N_4133,
  m709_1z,
  SpiRst_4,
  SpiRst_3,
  SpiRst_2,
  un1_MasterReset_i_1z,
  shot_i,
  un1_rst_3_i_1,
  m831_1z,
  m830_1z,
  m829_1z,
  m828_1z,
  m795_1z,
  SpiRst_1,
  un1_rst_3_i_0,
  SpiRst_0,
  un1_DacWriteNextState_273_1_1z,
  TP6_c,
  N_1153_mux_i,
  SpiRst,
  N_1148_mux_i_1z,
  un9_dacasetpointwritten,
  N_1153,
  N_235_0_i,
  N_626_i,
  N_220_0_i,
  N_2155,
  N_140_0_i,
  N_125_0_i,
  N_631_i,
  N_636_i,
  N_641_i,
  N_114_0_i,
  N_646_i,
  N_651_i,
  N_350_0_i,
  N_335_0_i,
  N_320_0_i,
  N_240_0_i,
  N_225_0_i,
  N_145_0_i,
  N_130_0_i,
  N_290_0_i,
  N_355_0_i,
  N_435_i,
  N_340_0_i,
  N_405_0_i,
  N_500_i,
  N_325_0_i,
  N_440_i,
  N_445_i,
  N_230_0_i,
  N_450_i,
  N_455_i,
  N_135_0_i,
  N_120_0_i,
  N_530_i,
  N_109_0_i,
  N_535_i,
  N_600_i,
  N_540_i,
  N_545_i,
  N_345_0_i,
  N_550_i,
  N_330_0_i,
  N_47_0,
  domachine_i,
  SpiXferCompleteOut,
  SckB_c,
  SpiRst_arst_i,
  FCCC_C0_0_GL0,
  MosiB_c,
  N_4098_i_set,
  N_4098_i_i,
  un1_rst_1_i,
  un1_rst_1
)
;
output StateOut_23_i_a2_RNIIDFK3_0 ;
output StateOut_23_i_a2_RNID8FK3_0 ;
output StateOut_23_i_a2_RNI83FK3_0 ;
output StateOut_23_i_a2_RNI3UEK3_0 ;
output StateOut_23_i_a2_RNIUOEK3_0 ;
output StateOut_23_i_a2_RNIMBDF3_0 ;
output un1_DacWriteNextState_297_0 ;
output un1_DacWriteNextState_297_8 ;
output un1_DacWriteNextState_296_4 ;
output un1_DacWriteNextState_296_6 ;
output un1_DacWriteNextState_296_0 ;
output un1_DacWriteNextState_296_2 ;
output un1_DacWriteNextState_296_12 ;
output un1_DacWriteNextState_294_6 ;
output un1_DacWriteNextState_294_5 ;
output un1_DacWriteNextState_294_10 ;
output un1_DacWriteNextState_294_0 ;
output un1_DacWriteNextState_294_2 ;
output un1_DacWriteNextState_293_8 ;
output un1_DacWriteNextState_293_0 ;
output un1_DacWriteNextState_293_2 ;
output un1_DacWriteNextState_293_4 ;
output un1_DacWriteNextState_292_13 ;
output un1_DacWriteNextState_292_8 ;
output un1_DacWriteNextState_292_0 ;
output un1_DacWriteNextState_292_2 ;
output un1_DacWriteNextState_292_17 ;
output un1_DacWriteNextState_292_10 ;
output un1_DacWriteNextState_292_1_RNIE1PR3_0 ;
output un1_DacWriteNextState_292_1_RNIM9PR3_0 ;
output StateOut_23_i_a2_RNISRNS3_0 ;
output StateOut_23_i_a2_RNI11OS3_0 ;
output un1_DacWriteNextState_292_1_RNI6QPR3_0 ;
output un1_DacWriteNextState_292_1_RNIAUPR3_0 ;
output un1_DacWriteNextState_292_1_RNIMUPI2_0 ;
output un1_DacWriteNextState_292_1_RNIQ2QI2_0 ;
output un1_DacWriteNextState_293_1_RNICALS2_0 ;
output un1_DacWriteNextState_293_1_RNIGELS2_0 ;
output un1_DacWriteNextState_293_1_RNIKILS2_0 ;
output un1_DacWriteNextState_293_1_RNIOMLS2_0 ;
output un1_DacWriteNextState_293_1_RNISQLS2_0 ;
output un1_DacWriteNextState_293_1_RNI0VLS2_0 ;
output un1_DacWriteNextState_293_1_RNI43MS2_0 ;
output un1_DacWriteNextState_293_1_RNI87MS2_0 ;
output un1_DacWriteNextState_293_1_RNIGURV2_0 ;
output un1_DacWriteNextState_293_1_RNIK5VV2_0 ;
output un1_DacWriteNextState_293_1_RNIO9VV2_0 ;
output un1_DacWriteNextState_294_1_RNIAJHD3_0 ;
output un1_DacWriteNextState_294_1_RNIENHD3_0 ;
output un1_DacWriteNextState_294_1_RNIIRHD3_0 ;
output un1_DacWriteNextState_294_1_RNIMVHD3_0 ;
output un1_DacWriteNextState_294_1_RNIQ3ID3_0 ;
output un1_DacWriteNextState_294_1_RNIU7ID3_0 ;
output un1_DacWriteNextState_294_1_RNI6GID3_0 ;
output StateOut_23_i_a2_RNIRMLF3_0 ;
output StateOut_23_i_a2_RNIPKGI3_0 ;
output StateOut_23_i_a2_RNI3VGI3_0 ;
output StateOut_23_i_a2_RNID9HI3_0 ;
output un1_DacWriteNextState_295_1_RNIGJ9A3_0 ;
output un1_DacWriteNextState_296_1_RNIA9AV2_0 ;
output un1_DacWriteNextState_296_1_RNI22BV2_0 ;
output un1_DacWriteNextState_297_1_RNICM6G3_0 ;
output StateOut_23_i_a2_RNIONPF3_0 ;
output StateOut_23_i_a2_RNITSPF3_0 ;
output StateOut_23_i_a2_RNIUPGI3_0 ;
output StateOut_23_i_a2_RNI84HI3_0 ;
output StateOut_23_i_a2_RNIIEHI3_0 ;
output StateOut_23_i_a2_RNINJHI3_0 ;
output StateOut_23_i_a2_RNISOHI3_0 ;
output un1_DacWriteNextState_295_1_RNIKN9A3_0 ;
output un1_DacWriteNextState_296_1_RNI65AV2_0 ;
output StateOut_23_i_a2_RNIH05V3_0 ;
output StateOut_23_i_a2_RNIE19V3_0 ;
output StateOut_23_i_a2_RNIJ69V3_0 ;
output StateOut_23_i_a2_RNIF8C64_0 ;
output StateOut_23_i_a2_RNIKDC64_0 ;
output StateOut_23_i_a2_RNI3TC64_0 ;
output StateOut_23_i_a2_RNID7D64_0 ;
output StateOut_23_i_a2_RNIICD64_0 ;
output StateOut_23_i_a2_RNICLSU3_0 ;
output StateOut_23_i_a2_RNI9M0V3_0 ;
output StateOut_23_i_a2_RNIER0V3_0 ;
output un1_DacWriteNextState_295_0 ;
output [2:1] un1_nCsDacs5_i ;
input [23:0] DacASetpointToWrite ;
input [23:0] DacCSetpointToWrite ;
input [23:0] DacDSetpointToWrite ;
input [23:0] DacESetpointToWrite ;
input [23:0] DacFSetpointToWrite ;
output StateOut_23_0 ;
input [1:0] DacSetpointReadedAddressDac ;
input DacSetpointReadAddressChannel_0 ;
input [2:1] nCsF_c ;
input nCsD_c_0 ;
input [23:0] DacSetpoints_3_1 ;
input [23:0] DacSetpoints_3_0 ;
input [23:0] DacSetpoints_5_1 ;
input [23:0] DacSetpoints_5_0 ;
input [23:0] DacSetpoints_0_1 ;
input [23:0] DacSetpoints_0_0 ;
input [23:0] DacSetpoints_2_1 ;
input [23:0] DacSetpoints_2_0 ;
input [23:0] DacSetpoints_4_1 ;
input [23:0] DacSetpoints_4_0 ;
input [23:0] DacSetpoints_1_1 ;
input [23:0] DacSetpoints_1_0 ;
input [23:0] DacSetpoints_0_3 ;
input [23:0] DacSetpoints_0_2 ;
input nCsC_c_0 ;
input [23:0] DacSetpoints_1_3 ;
input [23:0] DacSetpoints_1_2 ;
input [23:0] DacSetpoints_2_3 ;
input [23:0] DacSetpoints_2_2 ;
input [23:0] DacSetpoints_3_3 ;
input [23:0] DacSetpoints_3_2 ;
input [23:0] DacSetpoints_5_3 ;
input [23:0] DacSetpoints_5_2 ;
input nCsB_c_0 ;
input nCsE_c_0 ;
input nCsA_c_0 ;
input [2:0] DacSetpointReadedAddressController ;
input [23:0] DacSetpoints_4_3 ;
input [23:0] DacSetpoints_4_2 ;
input [21:0] DacWriteNextState ;
input [2:0] DacSetpointReadAddressController ;
input DacWriteNextState_rep_0 ;
output un1_DacWriteNextState_297_0_RNIKK8F3_0 ;
output un1_DacWriteNextState_296_0_RNIEFU44_0 ;
output un1_DacWriteNextState_296_0_RNI0MED4_0 ;
output un1_DacWriteNextState_296_1_RNIG1AA3_0 ;
output un1_DacWriteNextState_295_1_RNIACHI3_0 ;
output un1_DacWriteNextState_295_1_RNINE2R3_0 ;
output un1_DacWriteNextState_295_0_RNIO6UK3_0 ;
output un1_DacWriteNextState_294_0_RNII1KA3_0 ;
output un1_DacWriteNextState_294_0_RNI484J3_0 ;
output un1_DacWriteNextState_294_0_RNIQVO73_0 ;
output un1_DacWriteNextState_293_1_RNI8QBT2_0 ;
output un1_DacWriteNextState_293_1_RNILSS53_0 ;
output un1_DacWriteNextState_293_1_RNIDMHQ2_0 ;
output un1_DacWriteNextState_292_1_RNI9I7C3_0 ;
output un1_DacWriteNextState_292_1_RNIV9S03_0 ;
output un1_DacWriteNextState_297_0_RNICM3I3_0 ;
output un1_DacWriteNextState_297_0_RNIUSJQ3_0 ;
input [1:0] DacSetpointReadAddressDac ;
input [23:0] DacBSetpointToWrite ;
output un1_Mosi_i_0_sqmuxa_1_i_0 ;
output N_2657 ;
output N_2655 ;
output N_782_i_1z ;
output N_785_i_1z ;
output m699_1z ;
output m705_1z ;
output m703_1z ;
output N_1163_mux_i ;
output N_695_i ;
input TP8_c ;
output N_804_i_1z ;
output N_822_i_1z ;
output N_825_i_1z ;
output N_777_i_1z ;
output N_338_i_1z ;
output N_1162_mux_i ;
output N_1164_mux_i ;
output N_1160_mux_i ;
output N_1161_mux_i ;
output N_1100_mux_i_1z ;
output N_1103_mux_i_1z ;
output N_1105_mux_i_1z ;
output N_801_i_1z ;
output N_1087_mux_i_1z ;
output i18_mux ;
output N_1106_mux ;
output N_1104_mux ;
output i16_mux ;
output N_368_i_1z ;
output N_369_i ;
output N_370_i ;
output N_371_i_1z ;
output N_1114_mux_i_1z ;
output N_773 ;
input N_775 ;
output un1_MasterReset_inv_20_1z ;
output un1_MasterReset_inv_21_1z ;
output un1_MasterReset_inv_22_1z ;
output un1_MasterReset_inv_23_1z ;
output un1_MasterReset_inv_5_1z ;
output un1_MasterReset_inv_6_1z ;
output un1_MasterReset_inv_7_1z ;
output un1_MasterReset_inv_8_1z ;
output un1_MasterReset_inv_9_1z ;
output un1_MasterReset_inv_10_1z ;
output un1_MasterReset_inv_11_1z ;
output un1_MasterReset_inv_12_1z ;
output un1_MasterReset_inv_13_1z ;
output un1_MasterReset_inv_14_1z ;
output un1_MasterReset_inv_15_1z ;
output un1_MasterReset_inv_16_1z ;
output un1_MasterReset_inv_17_1z ;
output un1_MasterReset_inv_18_1z ;
output un1_MasterReset_inv_19_1z ;
output un1_MasterReset_inv_1z ;
output un1_MasterReset_inv_1_1z ;
output un1_MasterReset_inv_2_1z ;
output un1_MasterReset_inv_3_1z ;
output un1_MasterReset_inv_4_1z ;
output DacSetpointReadAddressChannel_lcry ;
input un3_dacsetpointreadaddresschannellt5 ;
output N_4133 ;
output m709_1z ;
input SpiRst_4 ;
input SpiRst_3 ;
input SpiRst_2 ;
output un1_MasterReset_i_1z ;
input shot_i ;
output un1_rst_3_i_1 ;
output m831_1z ;
output m830_1z ;
output m829_1z ;
output m828_1z ;
output m795_1z ;
input SpiRst_1 ;
output un1_rst_3_i_0 ;
input SpiRst_0 ;
output un1_DacWriteNextState_273_1_1z ;
input TP6_c ;
output N_1153_mux_i ;
input SpiRst ;
output N_1148_mux_i_1z ;
input un9_dacasetpointwritten ;
output N_1153 ;
output N_235_0_i ;
output N_626_i ;
output N_220_0_i ;
output N_2155 ;
output N_140_0_i ;
output N_125_0_i ;
output N_631_i ;
output N_636_i ;
output N_641_i ;
output N_114_0_i ;
output N_646_i ;
output N_651_i ;
output N_350_0_i ;
output N_335_0_i ;
output N_320_0_i ;
output N_240_0_i ;
output N_225_0_i ;
output N_145_0_i ;
output N_130_0_i ;
output N_290_0_i ;
output N_355_0_i ;
output N_435_i ;
output N_340_0_i ;
output N_405_0_i ;
output N_500_i ;
output N_325_0_i ;
output N_440_i ;
output N_445_i ;
output N_230_0_i ;
output N_450_i ;
output N_455_i ;
output N_135_0_i ;
output N_120_0_i ;
output N_530_i ;
output N_109_0_i ;
output N_535_i ;
output N_600_i ;
output N_540_i ;
output N_545_i ;
output N_345_0_i ;
output N_550_i ;
output N_330_0_i ;
output N_47_0 ;
input domachine_i ;
output SpiXferCompleteOut ;
output SckB_c ;
input SpiRst_arst_i ;
input FCCC_C0_0_GL0 ;
output MosiB_c ;
input N_4098_i_set ;
output N_4098_i_i ;
output un1_rst_1_i ;
output un1_rst_1 ;
wire StateOut_23_i_a2_RNIIDFK3_0 ;
wire StateOut_23_i_a2_RNID8FK3_0 ;
wire StateOut_23_i_a2_RNI83FK3_0 ;
wire StateOut_23_i_a2_RNI3UEK3_0 ;
wire StateOut_23_i_a2_RNIUOEK3_0 ;
wire StateOut_23_i_a2_RNIMBDF3_0 ;
wire un1_DacWriteNextState_297_0 ;
wire un1_DacWriteNextState_297_8 ;
wire un1_DacWriteNextState_296_4 ;
wire un1_DacWriteNextState_296_6 ;
wire un1_DacWriteNextState_296_0 ;
wire un1_DacWriteNextState_296_2 ;
wire un1_DacWriteNextState_296_12 ;
wire un1_DacWriteNextState_294_6 ;
wire un1_DacWriteNextState_294_5 ;
wire un1_DacWriteNextState_294_10 ;
wire un1_DacWriteNextState_294_0 ;
wire un1_DacWriteNextState_294_2 ;
wire un1_DacWriteNextState_293_8 ;
wire un1_DacWriteNextState_293_0 ;
wire un1_DacWriteNextState_293_2 ;
wire un1_DacWriteNextState_293_4 ;
wire un1_DacWriteNextState_292_13 ;
wire un1_DacWriteNextState_292_8 ;
wire un1_DacWriteNextState_292_0 ;
wire un1_DacWriteNextState_292_2 ;
wire un1_DacWriteNextState_292_17 ;
wire un1_DacWriteNextState_292_10 ;
wire un1_DacWriteNextState_292_1_RNIE1PR3_0 ;
wire un1_DacWriteNextState_292_1_RNIM9PR3_0 ;
wire StateOut_23_i_a2_RNISRNS3_0 ;
wire StateOut_23_i_a2_RNI11OS3_0 ;
wire un1_DacWriteNextState_292_1_RNI6QPR3_0 ;
wire un1_DacWriteNextState_292_1_RNIAUPR3_0 ;
wire un1_DacWriteNextState_292_1_RNIMUPI2_0 ;
wire un1_DacWriteNextState_292_1_RNIQ2QI2_0 ;
wire un1_DacWriteNextState_293_1_RNICALS2_0 ;
wire un1_DacWriteNextState_293_1_RNIGELS2_0 ;
wire un1_DacWriteNextState_293_1_RNIKILS2_0 ;
wire un1_DacWriteNextState_293_1_RNIOMLS2_0 ;
wire un1_DacWriteNextState_293_1_RNISQLS2_0 ;
wire un1_DacWriteNextState_293_1_RNI0VLS2_0 ;
wire un1_DacWriteNextState_293_1_RNI43MS2_0 ;
wire un1_DacWriteNextState_293_1_RNI87MS2_0 ;
wire un1_DacWriteNextState_293_1_RNIGURV2_0 ;
wire un1_DacWriteNextState_293_1_RNIK5VV2_0 ;
wire un1_DacWriteNextState_293_1_RNIO9VV2_0 ;
wire un1_DacWriteNextState_294_1_RNIAJHD3_0 ;
wire un1_DacWriteNextState_294_1_RNIENHD3_0 ;
wire un1_DacWriteNextState_294_1_RNIIRHD3_0 ;
wire un1_DacWriteNextState_294_1_RNIMVHD3_0 ;
wire un1_DacWriteNextState_294_1_RNIQ3ID3_0 ;
wire un1_DacWriteNextState_294_1_RNIU7ID3_0 ;
wire un1_DacWriteNextState_294_1_RNI6GID3_0 ;
wire StateOut_23_i_a2_RNIRMLF3_0 ;
wire StateOut_23_i_a2_RNIPKGI3_0 ;
wire StateOut_23_i_a2_RNI3VGI3_0 ;
wire StateOut_23_i_a2_RNID9HI3_0 ;
wire un1_DacWriteNextState_295_1_RNIGJ9A3_0 ;
wire un1_DacWriteNextState_296_1_RNIA9AV2_0 ;
wire un1_DacWriteNextState_296_1_RNI22BV2_0 ;
wire un1_DacWriteNextState_297_1_RNICM6G3_0 ;
wire StateOut_23_i_a2_RNIONPF3_0 ;
wire StateOut_23_i_a2_RNITSPF3_0 ;
wire StateOut_23_i_a2_RNIUPGI3_0 ;
wire StateOut_23_i_a2_RNI84HI3_0 ;
wire StateOut_23_i_a2_RNIIEHI3_0 ;
wire StateOut_23_i_a2_RNINJHI3_0 ;
wire StateOut_23_i_a2_RNISOHI3_0 ;
wire un1_DacWriteNextState_295_1_RNIKN9A3_0 ;
wire un1_DacWriteNextState_296_1_RNI65AV2_0 ;
wire StateOut_23_i_a2_RNIH05V3_0 ;
wire StateOut_23_i_a2_RNIE19V3_0 ;
wire StateOut_23_i_a2_RNIJ69V3_0 ;
wire StateOut_23_i_a2_RNIF8C64_0 ;
wire StateOut_23_i_a2_RNIKDC64_0 ;
wire StateOut_23_i_a2_RNI3TC64_0 ;
wire StateOut_23_i_a2_RNID7D64_0 ;
wire StateOut_23_i_a2_RNIICD64_0 ;
wire StateOut_23_i_a2_RNICLSU3_0 ;
wire StateOut_23_i_a2_RNI9M0V3_0 ;
wire StateOut_23_i_a2_RNIER0V3_0 ;
wire un1_DacWriteNextState_295_0 ;
wire StateOut_23_0 ;
wire DacSetpointReadAddressChannel_0 ;
wire nCsD_c_0 ;
wire nCsC_c_0 ;
wire nCsB_c_0 ;
wire nCsE_c_0 ;
wire nCsA_c_0 ;
wire DacWriteNextState_rep_0 ;
wire un1_DacWriteNextState_297_0_RNIKK8F3_0 ;
wire un1_DacWriteNextState_296_0_RNIEFU44_0 ;
wire un1_DacWriteNextState_296_0_RNI0MED4_0 ;
wire un1_DacWriteNextState_296_1_RNIG1AA3_0 ;
wire un1_DacWriteNextState_295_1_RNIACHI3_0 ;
wire un1_DacWriteNextState_295_1_RNINE2R3_0 ;
wire un1_DacWriteNextState_295_0_RNIO6UK3_0 ;
wire un1_DacWriteNextState_294_0_RNII1KA3_0 ;
wire un1_DacWriteNextState_294_0_RNI484J3_0 ;
wire un1_DacWriteNextState_294_0_RNIQVO73_0 ;
wire un1_DacWriteNextState_293_1_RNI8QBT2_0 ;
wire un1_DacWriteNextState_293_1_RNILSS53_0 ;
wire un1_DacWriteNextState_293_1_RNIDMHQ2_0 ;
wire un1_DacWriteNextState_292_1_RNI9I7C3_0 ;
wire un1_DacWriteNextState_292_1_RNIV9S03_0 ;
wire un1_DacWriteNextState_297_0_RNICM3I3_0 ;
wire un1_DacWriteNextState_297_0_RNIUSJQ3_0 ;
wire un1_Mosi_i_0_sqmuxa_1_i_0 ;
wire N_2657 ;
wire N_2655 ;
wire N_782_i_1z ;
wire N_785_i_1z ;
wire m699_1z ;
wire m705_1z ;
wire m703_1z ;
wire N_1163_mux_i ;
wire N_695_i ;
wire TP8_c ;
wire N_804_i_1z ;
wire N_822_i_1z ;
wire N_825_i_1z ;
wire N_777_i_1z ;
wire N_338_i_1z ;
wire N_1162_mux_i ;
wire N_1164_mux_i ;
wire N_1160_mux_i ;
wire N_1161_mux_i ;
wire N_1100_mux_i_1z ;
wire N_1103_mux_i_1z ;
wire N_1105_mux_i_1z ;
wire N_801_i_1z ;
wire N_1087_mux_i_1z ;
wire i18_mux ;
wire N_1106_mux ;
wire N_1104_mux ;
wire i16_mux ;
wire N_368_i_1z ;
wire N_369_i ;
wire N_370_i ;
wire N_371_i_1z ;
wire N_1114_mux_i_1z ;
wire N_773 ;
wire N_775 ;
wire un1_MasterReset_inv_20_1z ;
wire un1_MasterReset_inv_21_1z ;
wire un1_MasterReset_inv_22_1z ;
wire un1_MasterReset_inv_23_1z ;
wire un1_MasterReset_inv_5_1z ;
wire un1_MasterReset_inv_6_1z ;
wire un1_MasterReset_inv_7_1z ;
wire un1_MasterReset_inv_8_1z ;
wire un1_MasterReset_inv_9_1z ;
wire un1_MasterReset_inv_10_1z ;
wire un1_MasterReset_inv_11_1z ;
wire un1_MasterReset_inv_12_1z ;
wire un1_MasterReset_inv_13_1z ;
wire un1_MasterReset_inv_14_1z ;
wire un1_MasterReset_inv_15_1z ;
wire un1_MasterReset_inv_16_1z ;
wire un1_MasterReset_inv_17_1z ;
wire un1_MasterReset_inv_18_1z ;
wire un1_MasterReset_inv_19_1z ;
wire un1_MasterReset_inv_1z ;
wire un1_MasterReset_inv_1_1z ;
wire un1_MasterReset_inv_2_1z ;
wire un1_MasterReset_inv_3_1z ;
wire un1_MasterReset_inv_4_1z ;
wire DacSetpointReadAddressChannel_lcry ;
wire un3_dacsetpointreadaddresschannellt5 ;
wire N_4133 ;
wire m709_1z ;
wire SpiRst_4 ;
wire SpiRst_3 ;
wire SpiRst_2 ;
wire un1_MasterReset_i_1z ;
wire shot_i ;
wire un1_rst_3_i_1 ;
wire m831_1z ;
wire m830_1z ;
wire m829_1z ;
wire m828_1z ;
wire m795_1z ;
wire SpiRst_1 ;
wire un1_rst_3_i_0 ;
wire SpiRst_0 ;
wire un1_DacWriteNextState_273_1_1z ;
wire TP6_c ;
wire N_1153_mux_i ;
wire SpiRst ;
wire N_1148_mux_i_1z ;
wire un9_dacasetpointwritten ;
wire N_1153 ;
wire N_235_0_i ;
wire N_626_i ;
wire N_220_0_i ;
wire N_2155 ;
wire N_140_0_i ;
wire N_125_0_i ;
wire N_631_i ;
wire N_636_i ;
wire N_641_i ;
wire N_114_0_i ;
wire N_646_i ;
wire N_651_i ;
wire N_350_0_i ;
wire N_335_0_i ;
wire N_320_0_i ;
wire N_240_0_i ;
wire N_225_0_i ;
wire N_145_0_i ;
wire N_130_0_i ;
wire N_290_0_i ;
wire N_355_0_i ;
wire N_435_i ;
wire N_340_0_i ;
wire N_405_0_i ;
wire N_500_i ;
wire N_325_0_i ;
wire N_440_i ;
wire N_445_i ;
wire N_230_0_i ;
wire N_450_i ;
wire N_455_i ;
wire N_135_0_i ;
wire N_120_0_i ;
wire N_530_i ;
wire N_109_0_i ;
wire N_535_i ;
wire N_600_i ;
wire N_540_i ;
wire N_545_i ;
wire N_345_0_i ;
wire N_550_i ;
wire N_330_0_i ;
wire N_47_0 ;
wire domachine_i ;
wire SpiXferCompleteOut ;
wire SckB_c ;
wire SpiRst_arst_i ;
wire FCCC_C0_0_GL0 ;
wire MosiB_c ;
wire N_4098_i_set ;
wire N_4098_i_i ;
wire un1_rst_1_i ;
wire un1_rst_1 ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [4:0] SpiBitPos_Z;
wire [3:3] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire [0:0] SUM_i_o2_0;
wire [0:0] StateOut_23_a3_2_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire N_4098_i_Z ;
wire un1_rst_3_rs_0 ;
wire MosiB_crs ;
wire VCC ;
wire un1_rst_3_i ;
wire Mosi_i_7_Z ;
wire GND ;
wire N_4820_i ;
wire N_4822_i ;
wire Sck_i_0_Z ;
wire XferComplete_ice_0 ;
wire N_4819_i ;
wire N_4821_i ;
wire un6_clkdiv_cry_3_S_0 ;
wire un6_clkdiv_cry_1_S_0 ;
wire un6_clkdiv_s_1_382_FCO ;
wire un6_clkdiv_s_1_382_S ;
wire un6_clkdiv_s_1_382_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y_0 ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S_0 ;
wire un6_clkdiv_cry_2_Y_0 ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y_0 ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S_0 ;
wire un6_clkdiv_cry_4_Y_0 ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S_0 ;
wire un6_clkdiv_cry_5_Y_0 ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S_0 ;
wire un6_clkdiv_cry_6_Y_0 ;
wire un6_clkdiv_s_8_FCO_0 ;
wire un6_clkdiv_s_8_S_0 ;
wire un6_clkdiv_s_8_Y_0 ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S_0 ;
wire un6_clkdiv_cry_7_Y_0 ;
wire Mosi_i_3_23_i_m2_1_0_co1 ;
wire Mosi_i_3_23_i_m2_1_wmux_0_S_0 ;
wire Mosi_i_3_23_i_m2_1_wmux_0_Y_0 ;
wire N_256 ;
wire N_257 ;
wire Mosi_i_3_23_i_m2_1_0_y0 ;
wire Mosi_i_3_23_i_m2_1_0_co0 ;
wire Mosi_i_3_23_i_m2_1_wmux_S_0 ;
wire N_250 ;
wire N_253 ;
wire Mosi_i_3_5_i_m2_1_0_co1 ;
wire Mosi_i_3_5_i_m2_1_wmux_0_S ;
wire Mosi_i_3_5_i_m2_1_0_y0 ;
wire Mosi_i_3_5_i_m2_1_0_co0 ;
wire Mosi_i_3_5_i_m2_1_0_wmux_S ;
wire Mosi_i_3_18_i_m2_2_wmux_3_FCO ;
wire Mosi_i_3_18_i_m2_2_wmux_3_S ;
wire N_266 ;
wire Mosi_i_3_18_i_m2_2_0_y1 ;
wire Mosi_i_3_18_i_m2_2_0_y3 ;
wire Mosi_i_3_18_i_m2_2_co1_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_2_S ;
wire Mosi_i_3_18_i_m2_2_y0_0 ;
wire Mosi_i_3_18_i_m2_2_co0_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_1_S ;
wire Mosi_i_3_18_i_m2_2_0_co1 ;
wire Mosi_i_3_18_i_m2_2_wmux_0_S ;
wire Mosi_i_3_18_i_m2_2_0_y0 ;
wire Mosi_i_3_18_i_m2_2_0_co0 ;
wire Mosi_i_3_18_i_m2_2_0_wmux_S ;
wire un3_clkdivlto8_0 ;
wire N_209 ;
wire N_212 ;
wire m1_Z ;
wire N_1111_mux ;
wire un1_DacWriteNextState_207_2_Z ;
wire un1_DacWriteNextState_207_3_Z ;
wire N_1089 ;
wire N_117_0 ;
wire i501_mux ;
wire N_329_0 ;
wire N_4476 ;
wire N_549 ;
wire i495_mux ;
wire N_344_0 ;
wire N_4478 ;
wire N_544 ;
wire N_4480 ;
wire N_539 ;
wire N_4450 ;
wire N_599 ;
wire N_4481 ;
wire N_534 ;
wire i557_mux ;
wire N_108_0 ;
wire N_4482 ;
wire N_529 ;
wire N_4591 ;
wire N_2536 ;
wire i553_mux ;
wire N_119_0 ;
wire N_4442 ;
wire N_684 ;
wire N_4622 ;
wire N_134_0 ;
wire N_4524 ;
wire N_454 ;
wire N_4525 ;
wire N_449 ;
wire N_4589 ;
wire N_229_0 ;
wire i455_mux ;
wire N_444 ;
wire i457_mux ;
wire N_439 ;
wire i503_mux ;
wire N_324_0 ;
wire i563_mux ;
wire N_91_0 ;
wire i569_mux ;
wire N_72_0 ;
wire N_4489 ;
wire N_499 ;
wire i471_mux ;
wire N_404_0 ;
wire i497_mux ;
wire N_339_0 ;
wire i459_mux ;
wire N_434 ;
wire i491_mux ;
wire N_354_0 ;
wire N_4557 ;
wire N_289_0 ;
wire i549_mux ;
wire N_129_0 ;
wire i547_mux ;
wire N_144_0 ;
wire i521_mux ;
wire N_224_0 ;
wire N_4586 ;
wire N_239_0 ;
wire i505_mux ;
wire N_319_0 ;
wire i499_mux ;
wire N_334_0 ;
wire i493_mux ;
wire N_349_0 ;
wire N_4527 ;
wire N_2326 ;
wire N_4526 ;
wire N_2325 ;
wire N_4436 ;
wire N_650 ;
wire N_4438 ;
wire N_645 ;
wire i555_mux ;
wire N_113_0 ;
wire N_4440 ;
wire N_640 ;
wire N_4437 ;
wire N_2115 ;
wire N_4441 ;
wire N_635 ;
wire N_4443 ;
wire N_630 ;
wire i551_mux ;
wire N_124_0 ;
wire N_4621 ;
wire N_139_0 ;
wire N_4445 ;
wire N_619 ;
wire N_4447 ;
wire N_614 ;
wire N_4451 ;
wire N_594 ;
wire N_4484 ;
wire N_524 ;
wire N_4486 ;
wire N_514 ;
wire N_4490 ;
wire N_494 ;
wire i461_mux ;
wire N_429 ;
wire i465_mux ;
wire N_4136 ;
wire i473_mux ;
wire N_399_0 ;
wire i507_mux ;
wire N_314_0 ;
wire N_4554 ;
wire N_304_0 ;
wire N_4592 ;
wire N_219_0 ;
wire N_4558 ;
wire N_284_0 ;
wire N_4594 ;
wire N_214_0 ;
wire i525_mux ;
wire N_204_0 ;
wire i531_mux ;
wire N_189_0 ;
wire i559_mux ;
wire N_102_0 ;
wire N_4444 ;
wire N_625 ;
wire N_4587 ;
wire N_234_0 ;
wire un1_DacWriteNextState_137_Z ;
wire N_2648_2 ;
wire N_17_0 ;
wire N_154_0_2 ;
wire N_77_0_2 ;
wire N_169_0_2 ;
wire un1_DacWriteNextState_132_Z ;
wire N_2640_2 ;
wire N_249_0_2 ;
wire N_660_2 ;
wire N_833 ;
wire N_4502 ;
wire N_675_2 ;
wire N_409_2 ;
wire N_264_0_2 ;
wire N_4138_2 ;
wire N_504_2 ;
wire N_199_0_2 ;
wire N_279_0_2 ;
wire N_359_0_2 ;
wire N_294_0_2 ;
wire N_519_2 ;
wire N_374_0_2 ;
wire N_835 ;
wire N_4503 ;
wire N_469_2 ;
wire N_184_0_2 ;
wire un1_DacWriteNextState_130_Z ;
wire N_2220_2 ;
wire un1_DacWriteNextState_133_Z ;
wire N_2322_2 ;
wire N_2320_2 ;
wire N_484_2 ;
wire N_564_2 ;
wire N_579_2 ;
wire N_149_0_2 ;
wire N_655_2 ;
wire N_90_0 ;
wire N_4615 ;
wire N_71_0 ;
wire N_4619 ;
wire N_309_0_2 ;
wire N_164_0_2 ;
wire N_244_0_2 ;
wire N_670_2 ;
wire N_179_0_2 ;
wire N_259_0_2 ;
wire N_194_0_2 ;
wire N_836 ;
wire N_4425 ;
wire N_274_0_2 ;
wire un1_DacWriteNextState_128_Z ;
wire N_2218_2 ;
wire N_369_0_2 ;
wire N_834 ;
wire N_4573 ;
wire N_384_0_2 ;
wire N_609_2 ;
wire N_464_2 ;
wire un1_DacWriteNextState_141_Z ;
wire N_2544_2 ;
wire un1_DacWriteNextState_113_Z ;
wire N_2534_2 ;
wire un1_DacWriteNextState_151_Z ;
wire N_2532_2 ;
wire N_479_2 ;
wire N_559_2 ;
wire N_574_2 ;
wire N_209_0_2 ;
wire N_589_2 ;
wire N_82_0_2 ;
wire un1_DacWriteNextState_64_1_Z ;
wire N_2109_2 ;
wire un1_DacWriteNextState_105_1_Z ;
wire N_2107_2 ;
wire N_159_0_2 ;
wire N_389_0_2 ;
wire N_174_0_2 ;
wire un1_DacWriteNextState_140_Z ;
wire N_2222_2 ;
wire N_680_2 ;
wire N_414_0_2 ;
wire N_269_0_2 ;
wire un1_DacWriteNextState_56_1_Z ;
wire N_2124_2 ;
wire un1_DacWriteNextState_136_Z ;
wire N_2117_2 ;
wire N_509_2 ;
wire N_364_0_2 ;
wire N_604_2 ;
wire N_299_0_2 ;
wire N_379_0_2 ;
wire N_459_2 ;
wire N_394_0_2 ;
wire N_474_2 ;
wire N_554_2 ;
wire N_489_2 ;
wire N_569_2 ;
wire N_683 ;
wire N_1070 ;
wire N_649 ;
wire N_4424 ;
wire N_644 ;
wire N_4426 ;
wire N_639 ;
wire N_1076 ;
wire N_634 ;
wire N_1073 ;
wire N_629 ;
wire N_1067 ;
wire N_1064 ;
wire N_1086_mux ;
wire N_618 ;
wire N_1061 ;
wire N_613 ;
wire N_1058 ;
wire N_598 ;
wire N_1052 ;
wire N_593 ;
wire N_1049 ;
wire N_548 ;
wire N_1016 ;
wire N_543 ;
wire N_4454 ;
wire N_538 ;
wire N_4456 ;
wire N_533 ;
wire N_4457 ;
wire N_528 ;
wire N_4458 ;
wire N_523 ;
wire N_4460 ;
wire N_513 ;
wire N_4462 ;
wire N_498 ;
wire N_4465 ;
wire N_493 ;
wire N_4466 ;
wire N_453 ;
wire N_4500 ;
wire N_665_2 ;
wire N_443 ;
wire N_4504 ;
wire N_254_0_2 ;
wire N_433 ;
wire N_4506 ;
wire N_428 ;
wire N_4508 ;
wire N_418 ;
wire N_4510 ;
wire N_403_0 ;
wire N_4513 ;
wire N_398 ;
wire N_4514 ;
wire N_353_0 ;
wire N_4537 ;
wire N_348_0 ;
wire N_4538 ;
wire N_343_0 ;
wire N_4539 ;
wire N_338_0 ;
wire N_4540 ;
wire N_333_0 ;
wire N_4541 ;
wire N_328_0 ;
wire N_4542 ;
wire N_323_0 ;
wire N_4543 ;
wire N_318_0 ;
wire N_4544 ;
wire N_313_0 ;
wire N_4546 ;
wire N_303_0 ;
wire N_4548 ;
wire N_288_0 ;
wire N_4551 ;
wire N_283_0 ;
wire N_4552 ;
wire N_238_0 ;
wire N_4567 ;
wire N_233_0 ;
wire N_4568 ;
wire N_228_0 ;
wire N_4570 ;
wire N_223_0 ;
wire N_4572 ;
wire N_218_0 ;
wire N_4574 ;
wire N_213_0 ;
wire N_4576 ;
wire N_203_0 ;
wire N_4578 ;
wire N_188_0 ;
wire N_4582 ;
wire N_143_0 ;
wire N_4604 ;
wire N_138_0 ;
wire N_4605 ;
wire N_133_0 ;
wire N_4606 ;
wire N_128_0 ;
wire N_4607 ;
wire N_123_0 ;
wire N_4608 ;
wire N_118_0 ;
wire N_4609 ;
wire N_112_0 ;
wire N_4611 ;
wire N_1085_mux ;
wire N_4612 ;
wire N_101_0 ;
wire N_4613 ;
wire N_584_2 ;
wire N_96_0_2 ;
wire N_448 ;
wire N_4501 ;
wire N_438 ;
wire N_4505 ;
wire m692_1_Z ;
wire N_1148_mux_i_1_Z ;
wire N_1101 ;
wire N_1153_mux_i_1 ;
wire Mosi_i_3_23_i_m2_2_0_1_Z ;
wire Mosi_i_3_23_i_m2_2_1 ;
wire Mosi_i_3_21_i_m2_1_0 ;
wire N_271 ;
wire N_70_0 ;
wire N_67_0 ;
wire N_89_0 ;
wire N_416 ;
wire N_2226_2 ;
wire N_2330_2 ;
wire N_2434_2 ;
wire N_2538_2 ;
wire N_50_0 ;
wire Mosi_i_0_sqmuxa_0_Z ;
wire m27_0_Z ;
wire N_707 ;
wire N_1141 ;
wire un1_DacWriteNextState_207_1_Z ;
wire un1_DacWriteNextState_40_2 ;
wire N_417 ;
wire un1_DacWriteNextState_7_1_Z ;
wire N_4624 ;
wire N_4623 ;
wire N_4620 ;
wire N_4595 ;
wire N_4593 ;
wire N_4590 ;
wire N_4588 ;
wire N_4585 ;
wire N_4584 ;
wire N_4583 ;
wire N_4556 ;
wire N_4555 ;
wire N_4553 ;
wire N_4528 ;
wire N_4523 ;
wire N_4522 ;
wire N_4521 ;
wire N_4520 ;
wire N_4519 ;
wire N_4518 ;
wire N_4517 ;
wire N_4516 ;
wire N_4515 ;
wire N_4488 ;
wire N_4487 ;
wire N_4485 ;
wire N_4483 ;
wire N_4479 ;
wire N_4477 ;
wire N_4475 ;
wire N_4474 ;
wire N_4473 ;
wire N_4472 ;
wire N_4471 ;
wire N_4470 ;
wire N_4469 ;
wire N_4468 ;
wire N_4467 ;
wire N_4449 ;
wire N_4448 ;
wire N_4446 ;
wire N_4439 ;
wire N_4435 ;
wire N_4434 ;
wire N_4433 ;
wire N_4432 ;
wire N_4431 ;
wire N_4430 ;
wire un3_clkdivlto8_2_Z ;
wire m33_1_Z ;
wire m42_5_Z ;
wire m799_1_Z ;
wire un3_clkdivlt8 ;
wire un41_dacsetpoints_Z ;
wire un29_dacsetpoints_Z ;
wire un17_dacsetpoints_Z ;
wire un5_dacsetpoints_Z ;
wire un65_dacsetpoints_Z ;
wire un53_dacsetpoints_Z ;
wire un1_MasterReset_inv_1_0_Z ;
wire m692_2 ;
wire i567_mux ;
wire i565_mux ;
wire i561_mux ;
wire i545_mux ;
wire i543_mux ;
wire i539_mux ;
wire i535_mux ;
wire i533_mux ;
wire i529_mux ;
wire i527_mux ;
wire i523_mux ;
wire i489_mux ;
wire i487_mux ;
wire i485_mux ;
wire i481_mux ;
wire i477_mux ;
wire i469_mux ;
wire i467_mux ;
wire N_717 ;
wire N_736 ;
wire N_765 ;
wire i483_mux ;
wire i475_mux ;
wire i463_mux ;
wire i451_mux ;
wire un1_DacWriteNextState_174_Z ;
wire i453_mux ;
wire i479_mux ;
wire i509_mux ;
wire i511_mux ;
wire i513_mux ;
wire i515_mux ;
wire i517_mux ;
wire i519_mux ;
wire N_746 ;
wire i537_mux ;
wire i541_mux ;
wire N_2220_1 ;
wire N_2532_1 ;
wire N_479_1 ;
wire N_469_1 ;
wire N_2538_1 ;
wire N_509_1 ;
wire N_604_1 ;
wire N_394_0_1 ;
wire N_194_0_1 ;
wire N_2648_1 ;
wire N_484_1 ;
wire N_249_0_1 ;
wire N_519_1 ;
wire N_464_1 ;
wire N_244_0_1 ;
wire N_159_0_1 ;
wire N_569_1 ;
wire N_414_0_1 ;
wire N_2222_1 ;
wire N_554_1 ;
wire N_4138_1 ;
wire N_359_0_1 ;
wire N_309_0_1 ;
wire N_2320_1 ;
wire N_665_1 ;
wire N_489_1 ;
wire N_2117_1 ;
wire N_384_0_1 ;
wire N_564_1 ;
wire N_184_0_1 ;
wire N_169_0_1 ;
wire N_504_1 ;
wire N_149_0_1 ;
wire N_579_1 ;
wire N_680_1 ;
wire N_2434_1 ;
wire N_77_0_1 ;
wire N_574_1 ;
wire N_2330_1 ;
wire N_474_1 ;
wire N_655_1 ;
wire N_256_1 ;
wire N_209_0_1 ;
wire N_2107_1 ;
wire N_199_0_1 ;
wire N_264_0_1 ;
wire N_259_0_1 ;
wire N_254_0_1 ;
wire N_364_0_1 ;
wire N_269_0_1 ;
wire N_274_0_1 ;
wire N_82_0_1 ;
wire N_154_0_1 ;
wire N_96_0_1 ;
wire N_2534_1 ;
wire N_609_1 ;
wire N_2544_1 ;
wire N_584_1 ;
wire N_374_0_1 ;
wire N_379_0_1 ;
wire N_279_0_1 ;
wire N_299_0_1 ;
wire N_164_0_1 ;
wire N_2218_1 ;
wire N_2124_1 ;
wire N_174_0_1 ;
wire N_2226_1 ;
wire N_250_2 ;
wire N_369_0_1 ;
wire N_389_0_1 ;
wire N_459_1 ;
wire N_2640_1 ;
wire N_660_1 ;
wire N_559_1 ;
wire N_589_1 ;
wire N_675_1 ;
wire N_294_0_1 ;
wire N_2109_1 ;
wire N_179_0_1 ;
wire N_670_1 ;
wire N_2322_1 ;
wire N_409_1 ;
wire m42_7_Z ;
wire _decfrac23_Z ;
wire N_4825 ;
wire N_4826 ;
wire m51_Z ;
wire N_100_0 ;
wire N_756 ;
wire un1_DacWriteNextState_166_Z ;
wire N_272 ;
wire N_1141_mux_2 ;
wire N_705 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNIK4F (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNIK4F.INIT=2'h1;
  CFG1 un1_rst_1_i_0 (
	.A(un1_rst_1),
	.Y(un1_rst_1_i)
);
defparam un1_rst_1_i_0.INIT=2'h1;
  CFG1 N_4098_i_i_0 (
	.A(N_4098_i_Z),
	.Y(N_4098_i_i)
);
defparam N_4098_i_i_0.INIT=2'h1;
  CFG3 Mosi_i_RNINRE9 (
	.A(N_4098_i_set),
	.B(un1_rst_3_rs_0),
	.C(MosiB_crs),
	.Y(MosiB_c)
);
defparam Mosi_i_RNINRE9.INIT=8'hF8;
// @40:89
  SLE Mosi_i (
	.Q(MosiB_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Mosi_i_7_Z),
	.EN(un1_Mosi_i_0_sqmuxa_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_0),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(N_4098_i_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4820_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4822_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE Sck_i (
	.Q(SckB_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Sck_i_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(XferComplete_ice_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4819_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4821_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:116
  ARI1 un6_clkdiv_s_1_382 (
	.FCO(un6_clkdiv_s_1_382_FCO),
	.S(un6_clkdiv_s_1_382_S),
	.Y(un6_clkdiv_s_1_382_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_382.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S_0),
	.Y(un6_clkdiv_cry_1_Y_0),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_382_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S_0),
	.Y(un6_clkdiv_cry_2_Y_0),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S_0),
	.Y(un6_clkdiv_cry_3_Y_0),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S_0),
	.Y(un6_clkdiv_cry_4_Y_0),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S_0),
	.Y(un6_clkdiv_cry_5_Y_0),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S_0),
	.Y(un6_clkdiv_cry_6_Y_0),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO_0),
	.S(un6_clkdiv_s_8_S_0),
	.Y(un6_clkdiv_s_8_Y_0),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S_0),
	.Y(un6_clkdiv_cry_7_Y_0),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @40:133
  ARI1 Mosi_i_3_23_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_23_i_m2_1_0_co1),
	.S(Mosi_i_3_23_i_m2_1_wmux_0_S_0),
	.Y(Mosi_i_3_23_i_m2_1_wmux_0_Y_0),
	.B(SpiBitPos_Z[3]),
	.C(N_256),
	.D(N_257),
	.A(Mosi_i_3_23_i_m2_1_0_y0),
	.FCI(Mosi_i_3_23_i_m2_1_0_co0)
);
defparam Mosi_i_3_23_i_m2_1_wmux_0.INIT=20'h0F588;
// @40:133
  ARI1 Mosi_i_3_23_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_23_i_m2_1_0_co0),
	.S(Mosi_i_3_23_i_m2_1_wmux_S_0),
	.Y(Mosi_i_3_23_i_m2_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_250),
	.D(N_253),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_i_m2_1_0_wmux.INIT=20'h0FA44;
// @40:133
  ARI1 Mosi_i_3_5_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_5_i_m2_1_0_co1),
	.S(Mosi_i_3_5_i_m2_1_wmux_0_S),
	.Y(N_253),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_i_m2_1_0_y0),
	.FCI(Mosi_i_3_5_i_m2_1_0_co0)
);
defparam Mosi_i_3_5_i_m2_1_wmux_0.INIT=20'h0F588;
// @40:133
  ARI1 Mosi_i_3_5_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_5_i_m2_1_0_co0),
	.S(Mosi_i_3_5_i_m2_1_0_wmux_S),
	.Y(Mosi_i_3_5_i_m2_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_i_m2_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_3 (
	.FCO(Mosi_i_3_18_i_m2_2_wmux_3_FCO),
	.S(Mosi_i_3_18_i_m2_2_wmux_3_S),
	.Y(N_266),
	.B(Mosi_i_3_18_i_m2_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_i_m2_2_0_y3),
	.FCI(Mosi_i_3_18_i_m2_2_co1_0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_2 (
	.FCO(Mosi_i_3_18_i_m2_2_co1_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_2_S),
	.Y(Mosi_i_3_18_i_m2_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_i_m2_2_y0_0),
	.FCI(Mosi_i_3_18_i_m2_2_co0_0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_1 (
	.FCO(Mosi_i_3_18_i_m2_2_co0_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_1_S),
	.Y(Mosi_i_3_18_i_m2_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_i_m2_2_0_co1)
);
defparam Mosi_i_3_18_i_m2_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_0 (
	.FCO(Mosi_i_3_18_i_m2_2_0_co1),
	.S(Mosi_i_3_18_i_m2_2_wmux_0_S),
	.Y(Mosi_i_3_18_i_m2_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_i_m2_2_0_y0),
	.FCI(Mosi_i_3_18_i_m2_2_0_co0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_2_0_wmux (
	.FCO(Mosi_i_3_18_i_m2_2_0_co0),
	.S(Mosi_i_3_18_i_m2_2_0_wmux_S),
	.Y(Mosi_i_3_18_i_m2_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_i_m2_2_0_wmux.INIT=20'h0FA44;
// @40:114
  CFG4 \SpiBitPos_6_1.SUM_i_o2[2]  (
	.A(SckB_c),
	.B(SpiXferCompleteOut),
	.C(un3_clkdivlto8_0),
	.D(N_209),
	.Y(N_212)
);
defparam \SpiBitPos_6_1.SUM_i_o2[2] .INIT=16'hFFFD;
// @48:776
  CFG3 m46 (
	.A(DacWriteNextState[21]),
	.B(domachine_i),
	.C(DacWriteNextState[10]),
	.Y(N_47_0)
);
defparam m46.INIT=8'hC8;
// @48:776
  CFG4 m48 (
	.A(DacSetpointReadAddressDac[1]),
	.B(DacSetpointReadAddressDac[0]),
	.C(N_47_0),
	.D(m1_Z),
	.Y(N_1111_mux)
);
defparam m48.INIT=16'hF780;
// @48:1453
  CFG3 un1_DacWriteNextState_207_3 (
	.A(DacWriteNextState[12]),
	.B(un1_DacWriteNextState_207_2_Z),
	.C(DacWriteNextState[14]),
	.Y(un1_DacWriteNextState_207_3_Z)
);
defparam un1_DacWriteNextState_207_3.INIT=8'hFE;
// @48:776
  CFG4 m116 (
	.A(DacWriteNextState[14]),
	.B(DacWriteNextState[16]),
	.C(N_1089),
	.D(DacWriteNextState[12]),
	.Y(N_117_0)
);
defparam m116.INIT=16'h00EF;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_0_RNIEA1F3[13]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(i501_mux),
	.D(N_329_0),
	.Y(N_330_0_i)
);
defparam \un1_DacWriteNextState_295_0_RNIEA1F3[13] .INIT=16'h0E1F;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_1_RNI7QV43[9]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4476),
	.D(N_549),
	.Y(N_550_i)
);
defparam \un1_DacWriteNextState_293_1_RNI7QV43[9] .INIT=16'hE0F1;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_0_RNI2U0F3[10]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(i495_mux),
	.D(N_344_0),
	.Y(N_345_0_i)
);
defparam \un1_DacWriteNextState_295_0_RNI2U0F3[10] .INIT=16'h0E1F;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_1_RNI1OKK2[11]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4478),
	.D(N_544),
	.Y(N_545_i)
);
defparam \un1_DacWriteNextState_293_1_RNI1OKK2[11] .INIT=16'hE0F1;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_1_RNI7UKK2[13]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4480),
	.D(N_539),
	.Y(N_540_i)
);
defparam \un1_DacWriteNextState_293_1_RNI7UKK2[13] .INIT=16'hE0F1;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_1_RNILH3R2[22]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4450),
	.D(N_599),
	.Y(N_600_i)
);
defparam \un1_DacWriteNextState_292_1_RNILH3R2[22] .INIT=16'hE0F1;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_1_RNIA1LK2[14]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4481),
	.D(N_534),
	.Y(N_535_i)
);
defparam \un1_DacWriteNextState_293_1_RNIA1LK2[14] .INIT=16'hE0F1;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_0_RNI29642[16]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(i557_mux),
	.D(N_108_0),
	.Y(N_109_0_i)
);
defparam \un1_DacWriteNextState_297_0_RNI29642[16] .INIT=16'h0E1F;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_1_RNI7GHQ2[15]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4482),
	.D(N_529),
	.Y(N_530_i)
);
defparam \un1_DacWriteNextState_293_1_RNI7GHQ2[15] .INIT=16'hE0F1;
// @48:1453
  CFG4 \un1_DacWriteNextState_296[14]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4591),
	.D(N_2536),
	.Y(un1_DacWriteNextState_296_4)
);
defparam \un1_DacWriteNextState_296[14] .INIT=16'hF1E0;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_0_RNIAOB93[13]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(i553_mux),
	.D(N_119_0),
	.Y(N_120_0_i)
);
defparam \un1_DacWriteNextState_297_0_RNIAOB93[13] .INIT=16'h0E1F;
// @48:1453
  CFG4 \un1_DacWriteNextState_292[14]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4442),
	.D(N_684),
	.Y(un1_DacWriteNextState_292_13)
);
defparam \un1_DacWriteNextState_292[14] .INIT=16'hE0F1;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_1_RNI2PVU2[10]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4622),
	.D(N_134_0),
	.Y(N_135_0_i)
);
defparam \un1_DacWriteNextState_297_1_RNI2PVU2[10] .INIT=16'hE0F1;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_1_RNI7N363[9]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4524),
	.D(N_454),
	.Y(N_455_i)
);
defparam \un1_DacWriteNextState_294_1_RNI7N363[9] .INIT=16'hE0F1;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_1_RNIVD7V2[10]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4525),
	.D(N_449),
	.Y(N_450_i)
);
defparam \un1_DacWriteNextState_294_1_RNIVD7V2[10] .INIT=16'hE0F1;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_1_RNI43D43[11]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4589),
	.D(N_229_0),
	.Y(N_230_0_i)
);
defparam \un1_DacWriteNextState_296_1_RNI43D43[11] .INIT=16'hE0F1;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_RNIG3S13[13]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(i455_mux),
	.D(N_444),
	.Y(N_445_i)
);
defparam \un1_DacWriteNextState_294_0_RNIG3S13[13] .INIT=16'h0E1F;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_RNIK7S13[14]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(i457_mux),
	.D(N_439),
	.Y(N_440_i)
);
defparam \un1_DacWriteNextState_294_0_RNIK7S13[14] .INIT=16'h0E1F;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_0_RNIIE1F3[14]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(i503_mux),
	.D(N_324_0),
	.Y(N_325_0_i)
);
defparam \un1_DacWriteNextState_295_0_RNIIE1F3[14] .INIT=16'h0E1F;
// @48:776
  CFG4 \un1_DacWriteNextState_297_0_RNIUSJQ3[19]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(i563_mux),
	.D(N_91_0),
	.Y(un1_DacWriteNextState_297_0_RNIUSJQ3_0)
);
defparam \un1_DacWriteNextState_297_0_RNIUSJQ3[19] .INIT=16'h1F0E;
// @48:776
  CFG4 \un1_DacWriteNextState_297_0_RNICM3I3[23]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(i569_mux),
	.D(N_72_0),
	.Y(un1_DacWriteNextState_297_0_RNICM3I3_0)
);
defparam \un1_DacWriteNextState_297_0_RNICM3I3[23] .INIT=16'h1F0E;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_1_RNI71OK2[22]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4489),
	.D(N_499),
	.Y(N_500_i)
);
defparam \un1_DacWriteNextState_293_1_RNI71OK2[22] .INIT=16'hE0F1;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_RNIG7023[22]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(i471_mux),
	.D(N_404_0),
	.Y(N_405_0_i)
);
defparam \un1_DacWriteNextState_294_0_RNIG7023[22] .INIT=16'h0E1F;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_0_RNI621F3[11]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(i497_mux),
	.D(N_339_0),
	.Y(N_340_0_i)
);
defparam \un1_DacWriteNextState_295_0_RNI621F3[11] .INIT=16'h0E1F;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_RNIINO73[15]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(i459_mux),
	.D(N_434),
	.Y(N_435_i)
);
defparam \un1_DacWriteNextState_294_0_RNIINO73[15] .INIT=16'h0E1F;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_0_RNIUC1A3[8]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(i491_mux),
	.D(N_354_0),
	.Y(N_355_0_i)
);
defparam \un1_DacWriteNextState_295_0_RNIUC1A3[8] .INIT=16'h0E1F;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_1_RNI9JT93[22]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4557),
	.D(N_289_0),
	.Y(N_290_0_i)
);
defparam \un1_DacWriteNextState_295_1_RNI9JT93[22] .INIT=16'hE0F1;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_0_RNI2GB93[11]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(i549_mux),
	.D(N_129_0),
	.Y(N_130_0_i)
);
defparam \un1_DacWriteNextState_297_0_RNI2GB93[11] .INIT=16'h0E1F;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_0_RNIQUPR3[8]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(i547_mux),
	.D(N_144_0),
	.Y(N_145_0_i)
);
defparam \un1_DacWriteNextState_297_0_RNIQUPR3[8] .INIT=16'h0E1F;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_0_RNICH6S3[13]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(i521_mux),
	.D(N_224_0),
	.Y(N_225_0_i)
);
defparam \un1_DacWriteNextState_296_0_RNICH6S3[13] .INIT=16'h0E1F;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_1_RNI64P53[8]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4586),
	.D(N_239_0),
	.Y(N_240_0_i)
);
defparam \un1_DacWriteNextState_296_1_RNI64P53[8] .INIT=16'hE0F1;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_0_RNIGUTK3[15]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(i505_mux),
	.D(N_319_0),
	.Y(N_320_0_i)
);
defparam \un1_DacWriteNextState_295_0_RNIGUTK3[15] .INIT=16'h0E1F;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_0_RNIA61F3[12]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(i499_mux),
	.D(N_334_0),
	.Y(N_335_0_i)
);
defparam \un1_DacWriteNextState_295_0_RNIA61F3[12] .INIT=16'h0E1F;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_0_RNI2H1A3[9]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(i493_mux),
	.D(N_349_0),
	.Y(N_350_0_i)
);
defparam \un1_DacWriteNextState_295_0_RNI2H1A3[9] .INIT=16'h0E1F;
// @48:1453
  CFG4 \un1_DacWriteNextState_294[12]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4527),
	.D(N_2326),
	.Y(un1_DacWriteNextState_294_6)
);
defparam \un1_DacWriteNextState_294[12] .INIT=16'hF1E0;
// @48:1453
  CFG4 \un1_DacWriteNextState_294[11]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4526),
	.D(N_2325),
	.Y(un1_DacWriteNextState_294_5)
);
defparam \un1_DacWriteNextState_294[11] .INIT=16'hF1E0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_1_RNI24E63[8]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4436),
	.D(N_650),
	.Y(N_651_i)
);
defparam \un1_DacWriteNextState_292_1_RNI24E63[8] .INIT=16'hE0F1;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_1_RNITR1Q2[10]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4438),
	.D(N_645),
	.Y(N_646_i)
);
defparam \un1_DacWriteNextState_292_1_RNITR1Q2[10] .INIT=16'hE0F1;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_0_RNICC8F3[15]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(i555_mux),
	.D(N_113_0),
	.Y(N_114_0_i)
);
defparam \un1_DacWriteNextState_297_0_RNICC8F3[15] .INIT=16'h0E1F;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_1_RNIH9VQ2[12]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4440),
	.D(N_640),
	.Y(N_641_i)
);
defparam \un1_DacWriteNextState_292_1_RNIH9VQ2[12] .INIT=16'hE0F1;
// @48:1453
  CFG4 \un1_DacWriteNextState_292[9]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4437),
	.D(N_2115),
	.Y(un1_DacWriteNextState_292_8)
);
defparam \un1_DacWriteNextState_292[9] .INIT=16'hF1E0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_1_RNILDVQ2[13]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4441),
	.D(N_635),
	.Y(N_636_i)
);
defparam \un1_DacWriteNextState_292_1_RNILDVQ2[13] .INIT=16'hE0F1;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_1_RNIN1S03[15]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4443),
	.D(N_630),
	.Y(N_631_i)
);
defparam \un1_DacWriteNextState_292_1_RNIN1S03[15] .INIT=16'hE0F1;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_0_RNI6KB93[12]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(i551_mux),
	.D(N_124_0),
	.Y(N_125_0_i)
);
defparam \un1_DacWriteNextState_297_0_RNI6KB93[12] .INIT=16'h0E1F;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_1_RNIAVJ53[9]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4621),
	.D(N_139_0),
	.Y(N_140_0_i)
);
defparam \un1_DacWriteNextState_297_1_RNIAVJ53[9] .INIT=16'hE0F1;
// @48:776
  CFG4 \un1_DacWriteNextState_292_1_RNIV9S03[17]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4445),
	.D(N_619),
	.Y(un1_DacWriteNextState_292_1_RNIV9S03_0)
);
defparam \un1_DacWriteNextState_292_1_RNIV9S03[17] .INIT=16'hF1E0;
// @48:776
  CFG4 \un1_DacWriteNextState_292_1_RNI9I7C3[19]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4447),
	.D(N_614),
	.Y(un1_DacWriteNextState_292_1_RNI9I7C3_0)
);
defparam \un1_DacWriteNextState_292_1_RNI9I7C3[19] .INIT=16'hF1E0;
// @48:776
  CFG4 \un1_DacWriteNextState_292_1_RNINBN33[23]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4451),
	.D(N_594),
	.Y(N_2155)
);
defparam \un1_DacWriteNextState_292_1_RNINBN33[23] .INIT=16'hF1E0;
// @48:776
  CFG4 \un1_DacWriteNextState_293_1_RNIDMHQ2[17]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4484),
	.D(N_524),
	.Y(un1_DacWriteNextState_293_1_RNIDMHQ2_0)
);
defparam \un1_DacWriteNextState_293_1_RNIDMHQ2[17] .INIT=16'hF1E0;
// @48:776
  CFG4 \un1_DacWriteNextState_293_1_RNILSS53[19]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4486),
	.D(N_514),
	.Y(un1_DacWriteNextState_293_1_RNILSS53_0)
);
defparam \un1_DacWriteNextState_293_1_RNILSS53[19] .INIT=16'hF1E0;
// @48:776
  CFG4 \un1_DacWriteNextState_293_1_RNI8QBT2[23]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4490),
	.D(N_494),
	.Y(un1_DacWriteNextState_293_1_RNI8QBT2_0)
);
defparam \un1_DacWriteNextState_293_1_RNI8QBT2[23] .INIT=16'hF1E0;
// @48:776
  CFG4 \un1_DacWriteNextState_294_0_RNIQVO73[17]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(i461_mux),
	.D(N_429),
	.Y(un1_DacWriteNextState_294_0_RNIQVO73_0)
);
defparam \un1_DacWriteNextState_294_0_RNIQVO73[17] .INIT=16'h1F0E;
// @48:776
  CFG4 \un1_DacWriteNextState_294_0_RNI484J3[19]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(i465_mux),
	.D(N_4136),
	.Y(un1_DacWriteNextState_294_0_RNI484J3_0)
);
defparam \un1_DacWriteNextState_294_0_RNI484J3[19] .INIT=16'h1F0E;
// @48:776
  CFG4 \un1_DacWriteNextState_294_0_RNII1KA3[23]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(i473_mux),
	.D(N_399_0),
	.Y(un1_DacWriteNextState_294_0_RNII1KA3_0)
);
defparam \un1_DacWriteNextState_294_0_RNII1KA3[23] .INIT=16'h1F0E;
// @48:776
  CFG4 \un1_DacWriteNextState_295_0_RNIO6UK3[17]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(i507_mux),
	.D(N_314_0),
	.Y(un1_DacWriteNextState_295_0_RNIO6UK3_0)
);
defparam \un1_DacWriteNextState_295_0_RNIO6UK3[17] .INIT=16'h1F0E;
// @48:776
  CFG4 \un1_DacWriteNextState_295_1_RNINE2R3[19]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4554),
	.D(N_304_0),
	.Y(un1_DacWriteNextState_295_1_RNINE2R3_0)
);
defparam \un1_DacWriteNextState_295_1_RNINE2R3[19] .INIT=16'hF1E0;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_1_RNIAR9A3[15]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4592),
	.D(N_219_0),
	.Y(N_220_0_i)
);
defparam \un1_DacWriteNextState_296_1_RNIAR9A3[15] .INIT=16'hE0F1;
// @48:776
  CFG4 \un1_DacWriteNextState_295_1_RNIACHI3[23]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4558),
	.D(N_284_0),
	.Y(un1_DacWriteNextState_295_1_RNIACHI3_0)
);
defparam \un1_DacWriteNextState_295_1_RNIACHI3[23] .INIT=16'hF1E0;
// @48:776
  CFG4 \un1_DacWriteNextState_296_1_RNIG1AA3[17]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4594),
	.D(N_214_0),
	.Y(un1_DacWriteNextState_296_1_RNIG1AA3_0)
);
defparam \un1_DacWriteNextState_296_1_RNIG1AA3[17] .INIT=16'hF1E0;
// @48:776
  CFG4 \un1_DacWriteNextState_296_0_RNI0MED4[19]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(i525_mux),
	.D(N_204_0),
	.Y(un1_DacWriteNextState_296_0_RNI0MED4_0)
);
defparam \un1_DacWriteNextState_296_0_RNI0MED4[19] .INIT=16'h1F0E;
// @48:776
  CFG4 \un1_DacWriteNextState_296_0_RNIEFU44[23]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(i531_mux),
	.D(N_189_0),
	.Y(un1_DacWriteNextState_296_0_RNIEFU44_0)
);
defparam \un1_DacWriteNextState_296_0_RNIEFU44[23] .INIT=16'h1F0E;
// @48:776
  CFG4 \un1_DacWriteNextState_297_0_RNIKK8F3[17]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(i559_mux),
	.D(N_102_0),
	.Y(un1_DacWriteNextState_297_0_RNIKK8F3_0)
);
defparam \un1_DacWriteNextState_297_0_RNIKK8F3[17] .INIT=16'h1F0E;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_1_RNIDUPL1[16]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4444),
	.D(N_625),
	.Y(N_626_i)
);
defparam \un1_DacWriteNextState_292_1_RNIDUPL1[16] .INIT=16'hE0F1;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_1_RNI97P53[9]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[2]),
	.C(N_4587),
	.D(N_234_0),
	.Y(N_235_0_i)
);
defparam \un1_DacWriteNextState_296_1_RNI97P53[9] .INIT=16'hE0F1;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_2_2[22]  (
	.A(DacWriteNextState[8]),
	.B(DacWriteNextState[12]),
	.C(un1_DacWriteNextState_137_Z),
	.D(DacWriteNextState_rep_0),
	.Y(N_2648_2)
);
defparam \un1_DacWriteNextState_297_2_2[22] .INIT=16'h0054;
// @48:776
  CFG4 m153_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacASetpointToWrite[6]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_154_0_2)
);
defparam m153_2_0.INIT=16'h0040;
// @48:776
  CFG4 m76_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacASetpointToWrite[21]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_77_0_2)
);
defparam m76_2_0.INIT=16'h0040;
// @48:776
  CFG4 m168_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacASetpointToWrite[3]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_169_0_2)
);
defparam m168_2_0.INIT=16'h0040;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_2_2[14]  (
	.A(DacWriteNextState[8]),
	.B(DacWriteNextState[12]),
	.C(un1_DacWriteNextState_132_Z),
	.D(DacWriteNextState_rep_0),
	.Y(N_2640_2)
);
defparam \un1_DacWriteNextState_297_2_2[14] .INIT=16'h0054;
// @48:776
  CFG4 m248_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacBSetpointToWrite[6]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_249_0_2)
);
defparam m248_2_0.INIT=16'h0040;
// @48:776
  CFG4 m659_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacFSetpointToWrite[6]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_660_2)
);
defparam m659_2_0.INIT=16'h0040;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_2[11]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_833),
	.D(N_4502),
	.Y(N_2325)
);
defparam \un1_DacWriteNextState_294_2[11] .INIT=16'hEF01;
// @48:776
  CFG4 m674_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacFSetpointToWrite[2]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_675_2)
);
defparam m674_2_0.INIT=16'h0040;
// @48:776
  CFG4 m408_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacDSetpointToWrite[21]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_409_2)
);
defparam m408_2_0.INIT=16'h0040;
// @48:776
  CFG4 m263_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacBSetpointToWrite[3]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_264_0_2)
);
defparam m263_2_0.INIT=16'h0040;
// @48:776
  CFG4 m423_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacDSetpointToWrite[18]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_4138_2)
);
defparam m423_2_0.INIT=16'h0040;
// @48:776
  CFG4 m503_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacESetpointToWrite[21]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_504_2)
);
defparam m503_2_0.INIT=16'h0040;
// @48:776
  CFG4 m198_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacBSetpointToWrite[20]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_199_0_2)
);
defparam m198_2_0.INIT=16'h0040;
// @48:776
  CFG4 m278_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacBSetpointToWrite[0]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_279_0_2)
);
defparam m278_2_0.INIT=16'h0040;
// @48:776
  CFG4 m358_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacCSetpointToWrite[7]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_359_0_2)
);
defparam m358_2_0.INIT=16'h0040;
// @48:776
  CFG4 m293_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacCSetpointToWrite[21]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_294_0_2)
);
defparam m293_2_0.INIT=16'h0040;
// @48:776
  CFG4 m518_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacESetpointToWrite[18]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_519_2)
);
defparam m518_2_0.INIT=16'h0040;
// @48:776
  CFG4 m373_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacCSetpointToWrite[4]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_374_0_2)
);
defparam m373_2_0.INIT=16'h0040;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_2[12]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_835),
	.D(N_4503),
	.Y(N_2326)
);
defparam \un1_DacWriteNextState_294_2[12] .INIT=16'hEF01;
// @48:776
  CFG4 m468_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacDSetpointToWrite[4]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_469_2)
);
defparam m468_2_0.INIT=16'h0040;
// @48:776
  CFG4 m183_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacASetpointToWrite[0]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_184_0_2)
);
defparam m183_2_0.INIT=16'h0040;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_2_2[10]  (
	.A(DacWriteNextState[8]),
	.B(DacWriteNextState[12]),
	.C(un1_DacWriteNextState_130_Z),
	.D(DacWriteNextState_rep_0),
	.Y(N_2220_2)
);
defparam \un1_DacWriteNextState_293_2_2[10] .INIT=16'h0054;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_2_2[8]  (
	.A(DacWriteNextState[8]),
	.B(DacWriteNextState[12]),
	.C(un1_DacWriteNextState_133_Z),
	.D(DacWriteNextState_rep_0),
	.Y(N_2322_2)
);
defparam \un1_DacWriteNextState_294_2_2[8] .INIT=16'h0054;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_2_2[6]  (
	.A(DacWriteNextState[8]),
	.B(DacDSetpointToWrite[6]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_2320_2)
);
defparam \un1_DacWriteNextState_294_2_2[6] .INIT=16'h0040;
// @48:776
  CFG4 m483_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacDSetpointToWrite[1]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_484_2)
);
defparam m483_2_0.INIT=16'h0040;
// @48:776
  CFG4 m563_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacESetpointToWrite[5]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_564_2)
);
defparam m563_2_0.INIT=16'h0040;
// @48:776
  CFG4 m578_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacESetpointToWrite[2]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_579_2)
);
defparam m578_2_0.INIT=16'h0040;
// @48:776
  CFG4 m148_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacASetpointToWrite[7]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_149_0_2)
);
defparam m148_2_0.INIT=16'h0040;
// @48:776
  CFG4 m654_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacFSetpointToWrite[7]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_655_2)
);
defparam m654_2_0.INIT=16'h0040;
// @48:776
  CFG4 \un1_DacWriteNextState_297_0_RNI2O2Q2[19]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_90_0),
	.D(N_4615),
	.Y(N_91_0)
);
defparam \un1_DacWriteNextState_297_0_RNI2O2Q2[19] .INIT=16'hFE10;
// @48:776
  CFG4 \un1_DacWriteNextState_297_0_RNIQPGH2[23]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_71_0),
	.D(N_4619),
	.Y(N_72_0)
);
defparam \un1_DacWriteNextState_297_0_RNIQPGH2[23] .INIT=16'hFE10;
// @48:776
  CFG4 m308_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacCSetpointToWrite[18]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_309_0_2)
);
defparam m308_2_0.INIT=16'h0040;
// @48:776
  CFG4 m163_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacASetpointToWrite[4]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_164_0_2)
);
defparam m163_2_0.INIT=16'h0040;
// @48:776
  CFG4 m243_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacBSetpointToWrite[7]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_244_0_2)
);
defparam m243_2_0.INIT=16'h0040;
// @48:776
  CFG4 m669_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacFSetpointToWrite[4]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_670_2)
);
defparam m669_2_0.INIT=16'h0040;
// @48:776
  CFG4 m178_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacASetpointToWrite[1]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_179_0_2)
);
defparam m178_2_0.INIT=16'h0040;
// @48:776
  CFG4 m258_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacBSetpointToWrite[4]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_259_0_2)
);
defparam m258_2_0.INIT=16'h0040;
// @48:776
  CFG4 m193_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacBSetpointToWrite[21]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_194_0_2)
);
defparam m193_2_0.INIT=16'h0040;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_2[9]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_836),
	.D(N_4425),
	.Y(N_2115)
);
defparam \un1_DacWriteNextState_292_2[9] .INIT=16'hEF01;
// @48:776
  CFG4 m273_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacBSetpointToWrite[1]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_274_0_2)
);
defparam m273_2_0.INIT=16'h0040;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_2_2[8]  (
	.A(DacWriteNextState[8]),
	.B(DacWriteNextState[12]),
	.C(un1_DacWriteNextState_128_Z),
	.D(DacWriteNextState_rep_0),
	.Y(N_2218_2)
);
defparam \un1_DacWriteNextState_293_2_2[8] .INIT=16'h0054;
// @48:776
  CFG4 m368_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacCSetpointToWrite[5]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_369_0_2)
);
defparam m368_2_0.INIT=16'h0040;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_2[14]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_834),
	.D(N_4573),
	.Y(N_2536)
);
defparam \un1_DacWriteNextState_296_2[14] .INIT=16'hEF01;
// @48:776
  CFG4 m383_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacCSetpointToWrite[2]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_384_0_2)
);
defparam m383_2_0.INIT=16'h0040;
// @48:776
  CFG4 m608_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacFSetpointToWrite[20]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_609_2)
);
defparam m608_2_0.INIT=16'h0040;
// @48:776
  CFG4 m463_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacDSetpointToWrite[5]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_464_2)
);
defparam m463_2_0.INIT=16'h0040;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_2_2[22]  (
	.A(DacWriteNextState[8]),
	.B(DacWriteNextState[12]),
	.C(un1_DacWriteNextState_141_Z),
	.D(DacWriteNextState_rep_0),
	.Y(N_2544_2)
);
defparam \un1_DacWriteNextState_296_2_2[22] .INIT=16'h0054;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_2_2[12]  (
	.A(DacWriteNextState[8]),
	.B(DacWriteNextState[12]),
	.C(un1_DacWriteNextState_113_Z),
	.D(DacWriteNextState_rep_0),
	.Y(N_2534_2)
);
defparam \un1_DacWriteNextState_296_2_2[12] .INIT=16'h0054;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_2_2[10]  (
	.A(DacWriteNextState[8]),
	.B(DacWriteNextState[12]),
	.C(un1_DacWriteNextState_151_Z),
	.D(DacWriteNextState_rep_0),
	.Y(N_2532_2)
);
defparam \un1_DacWriteNextState_296_2_2[10] .INIT=16'h0054;
// @48:776
  CFG4 m478_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacDSetpointToWrite[2]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_479_2)
);
defparam m478_2_0.INIT=16'h0040;
// @48:776
  CFG4 m558_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacESetpointToWrite[6]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_559_2)
);
defparam m558_2_0.INIT=16'h0040;
// @48:776
  CFG4 m573_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacESetpointToWrite[3]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_574_2)
);
defparam m573_2_0.INIT=16'h0040;
// @48:776
  CFG4 m208_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacBSetpointToWrite[18]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_209_0_2)
);
defparam m208_2_0.INIT=16'h0040;
// @48:776
  CFG4 m588_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacESetpointToWrite[0]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_589_2)
);
defparam m588_2_0.INIT=16'h0040;
// @48:776
  CFG4 m81_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacASetpointToWrite[20]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_82_0_2)
);
defparam m81_2_0.INIT=16'h0040;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_2_2[3]  (
	.A(DacWriteNextState_rep_0),
	.B(un1_DacWriteNextState_64_1_Z),
	.C(N_1089),
	.D(DacWriteNextState[8]),
	.Y(N_2109_2)
);
defparam \un1_DacWriteNextState_292_2_2[3] .INIT=16'h0040;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_2_2[1]  (
	.A(DacWriteNextState_rep_0),
	.B(un1_DacWriteNextState_105_1_Z),
	.C(N_1089),
	.D(DacWriteNextState[8]),
	.Y(N_2107_2)
);
defparam \un1_DacWriteNextState_292_2_2[1] .INIT=16'h0040;
// @48:776
  CFG4 m158_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacASetpointToWrite[5]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_159_0_2)
);
defparam m158_2_0.INIT=16'h0040;
// @48:776
  CFG4 m388_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacCSetpointToWrite[1]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_389_0_2)
);
defparam m388_2_0.INIT=16'h0040;
// @48:776
  CFG4 m173_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacASetpointToWrite[2]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_174_0_2)
);
defparam m173_2_0.INIT=16'h0040;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_2_2[12]  (
	.A(DacWriteNextState[8]),
	.B(DacWriteNextState[12]),
	.C(un1_DacWriteNextState_140_Z),
	.D(DacWriteNextState_rep_0),
	.Y(N_2222_2)
);
defparam \un1_DacWriteNextState_293_2_2[12] .INIT=16'h0054;
// @48:776
  CFG4 m679_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacFSetpointToWrite[0]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_680_2)
);
defparam m679_2_0.INIT=16'h0040;
// @48:776
  CFG4 m413_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacDSetpointToWrite[20]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_414_0_2)
);
defparam m413_2_0.INIT=16'h0040;
// @48:776
  CFG4 m268_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacBSetpointToWrite[2]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_269_0_2)
);
defparam m268_2_0.INIT=16'h0040;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_2_2[18]  (
	.A(DacWriteNextState_rep_0),
	.B(un1_DacWriteNextState_56_1_Z),
	.C(N_1089),
	.D(DacWriteNextState[8]),
	.Y(N_2124_2)
);
defparam \un1_DacWriteNextState_292_2_2[18] .INIT=16'h0040;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_2_2[11]  (
	.A(DacWriteNextState[8]),
	.B(DacWriteNextState[12]),
	.C(un1_DacWriteNextState_136_Z),
	.D(DacWriteNextState_rep_0),
	.Y(N_2117_2)
);
defparam \un1_DacWriteNextState_292_2_2[11] .INIT=16'h0054;
// @48:776
  CFG4 m508_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacESetpointToWrite[20]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_509_2)
);
defparam m508_2_0.INIT=16'h0040;
// @48:776
  CFG4 m363_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacCSetpointToWrite[6]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_364_0_2)
);
defparam m363_2_0.INIT=16'h0040;
// @48:776
  CFG4 m603_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacFSetpointToWrite[21]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_604_2)
);
defparam m603_2_0.INIT=16'h0040;
// @48:776
  CFG4 m298_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacCSetpointToWrite[20]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_299_0_2)
);
defparam m298_2_0.INIT=16'h0040;
// @48:776
  CFG4 m378_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacCSetpointToWrite[3]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_379_0_2)
);
defparam m378_2_0.INIT=16'h0040;
// @48:776
  CFG4 m458_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacDSetpointToWrite[7]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_459_2)
);
defparam m458_2_0.INIT=16'h0040;
// @48:776
  CFG4 m393_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacCSetpointToWrite[0]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_394_0_2)
);
defparam m393_2_0.INIT=16'h0040;
// @48:776
  CFG4 m473_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacDSetpointToWrite[3]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_474_2)
);
defparam m473_2_0.INIT=16'h0040;
// @48:776
  CFG4 m553_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacESetpointToWrite[7]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_554_2)
);
defparam m553_2_0.INIT=16'h0040;
// @48:776
  CFG4 m488_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacDSetpointToWrite[0]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_489_2)
);
defparam m488_2_0.INIT=16'h0040;
// @48:776
  CFG4 m568_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacESetpointToWrite[4]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_569_2)
);
defparam m568_2_0.INIT=16'h0040;
// @48:776
  CFG4 \un1_DacWriteNextState_292_RNO[14]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_683),
	.D(N_1070),
	.Y(N_684)
);
defparam \un1_DacWriteNextState_292_RNO[14] .INIT=16'hFE10;
// @48:776
  CFG4 \un1_DacWriteNextState_292_0_RNI2LGG2[8]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_649),
	.D(N_4424),
	.Y(N_650)
);
defparam \un1_DacWriteNextState_292_0_RNI2LGG2[8] .INIT=16'h10FE;
// @48:776
  CFG4 \un1_DacWriteNextState_292_0_RNIKQ8A2[10]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_644),
	.D(N_4426),
	.Y(N_645)
);
defparam \un1_DacWriteNextState_292_0_RNIKQ8A2[10] .INIT=16'h10FE;
// @48:776
  CFG4 m639 (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_639),
	.D(N_1076),
	.Y(N_640)
);
defparam m639.INIT=16'hFE10;
// @48:776
  CFG4 m634 (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_634),
	.D(N_1073),
	.Y(N_635)
);
defparam m634.INIT=16'hFE10;
// @48:776
  CFG4 un1_DacWriteNextState_207_1_RNI9R2H2 (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_629),
	.D(N_1067),
	.Y(N_630)
);
defparam un1_DacWriteNextState_207_1_RNI9R2H2.INIT=16'hFE10;
// @48:776
  CFG4 un1_DacWriteNextState_207_3_RNIUM061 (
	.A(DacWriteNextState[8]),
	.B(DacWriteNextState_rep_0),
	.C(N_1064),
	.D(N_1086_mux),
	.Y(N_625)
);
defparam un1_DacWriteNextState_207_3_RNIUM061.INIT=16'hF1E0;
// @48:776
  CFG4 un1_DacWriteNextState_207_1_RNIF13H2 (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_618),
	.D(N_1061),
	.Y(N_619)
);
defparam un1_DacWriteNextState_207_1_RNIF13H2.INIT=16'h10FE;
// @48:776
  CFG4 m613 (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_613),
	.D(N_1058),
	.Y(N_614)
);
defparam m613.INIT=16'h10FE;
// @48:776
  CFG4 m598 (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_598),
	.D(N_1052),
	.Y(N_599)
);
defparam m598.INIT=16'hFE10;
// @48:776
  CFG4 m593 (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_593),
	.D(N_1049),
	.Y(N_594)
);
defparam m593.INIT=16'h10FE;
// @48:776
  CFG4 m548 (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_548),
	.D(N_1016),
	.Y(N_549)
);
defparam m548.INIT=16'hFE10;
// @48:776
  CFG4 \un1_DacWriteNextState_293_0_RNIMFC02[11]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_543),
	.D(N_4454),
	.Y(N_544)
);
defparam \un1_DacWriteNextState_293_0_RNIMFC02[11] .INIT=16'h10FE;
// @48:776
  CFG4 \un1_DacWriteNextState_293_0_RNIQJC02[13]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_538),
	.D(N_4456),
	.Y(N_539)
);
defparam \un1_DacWriteNextState_293_0_RNIQJC02[13] .INIT=16'h10FE;
// @48:776
  CFG4 \un1_DacWriteNextState_293_0_RNISLC02[14]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_533),
	.D(N_4457),
	.Y(N_534)
);
defparam \un1_DacWriteNextState_293_0_RNISLC02[14] .INIT=16'h10FE;
// @48:776
  CFG4 \un1_DacWriteNextState_293_0_RNIO3962[15]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_528),
	.D(N_4458),
	.Y(N_529)
);
defparam \un1_DacWriteNextState_293_0_RNIO3962[15] .INIT=16'h10FE;
// @48:776
  CFG4 \un1_DacWriteNextState_293_0_RNIS7962[17]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_523),
	.D(N_4460),
	.Y(N_524)
);
defparam \un1_DacWriteNextState_293_0_RNIS7962[17] .INIT=16'hFE10;
// @48:776
  CFG4 \un1_DacWriteNextState_293_0_RNI2CKH2[19]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_513),
	.D(N_4462),
	.Y(N_514)
);
defparam \un1_DacWriteNextState_293_0_RNI2CKH2[19] .INIT=16'hFE10;
// @48:776
  CFG4 \un1_DacWriteNextState_293_0_RNIQLE02[22]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_498),
	.D(N_4465),
	.Y(N_499)
);
defparam \un1_DacWriteNextState_293_0_RNIQLE02[22] .INIT=16'h10FE;
// @48:776
  CFG4 \un1_DacWriteNextState_293_0_RNIQD292[23]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_493),
	.D(N_4466),
	.Y(N_494)
);
defparam \un1_DacWriteNextState_293_0_RNIQD292[23] .INIT=16'hFE10;
// @48:776
  CFG4 \un1_DacWriteNextState_294_0_RNI4THB2[9]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_453),
	.D(N_4500),
	.Y(N_454)
);
defparam \un1_DacWriteNextState_294_0_RNI4THB2[9] .INIT=16'h10FE;
// @48:776
  CFG4 m664_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacFSetpointToWrite[5]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_665_2)
);
defparam m664_2_0.INIT=16'h0040;
// @48:776
  CFG4 \un1_DacWriteNextState_294_0_RNIQ6G62[13]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_443),
	.D(N_4504),
	.Y(N_444)
);
defparam \un1_DacWriteNextState_294_0_RNIQ6G62[13] .INIT=16'h10FE;
// @48:776
  CFG4 m253_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacBSetpointToWrite[5]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_254_0_2)
);
defparam m253_2_0.INIT=16'h0040;
// @48:776
  CFG4 \un1_DacWriteNextState_294_0_RNIOMCC2[15]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_433),
	.D(N_4506),
	.Y(N_434)
);
defparam \un1_DacWriteNextState_294_0_RNIOMCC2[15] .INIT=16'h10FE;
// @48:776
  CFG4 \un1_DacWriteNextState_294_0_RNISQCC2[17]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_428),
	.D(N_4508),
	.Y(N_429)
);
defparam \un1_DacWriteNextState_294_0_RNISQCC2[17] .INIT=16'hFE10;
// @48:776
  CFG4 \un1_DacWriteNextState_294_0_RNI2VNN2[19]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_418),
	.D(N_4510),
	.Y(N_4136)
);
defparam \un1_DacWriteNextState_294_0_RNI2VNN2[19] .INIT=16'hFE10;
// @48:776
  CFG4 \un1_DacWriteNextState_294_0_RNIQ8I62[22]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_403_0),
	.D(N_4513),
	.Y(N_404_0)
);
defparam \un1_DacWriteNextState_294_0_RNIQ8I62[22] .INIT=16'h10FE;
// @48:776
  CFG4 \un1_DacWriteNextState_294_0_RNIQ06F2[23]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_398),
	.D(N_4514),
	.Y(N_399_0)
);
defparam \un1_DacWriteNextState_294_0_RNIQ06F2[23] .INIT=16'hFE10;
// @48:776
  CFG4 \un1_DacWriteNextState_295_0_RNI2E2H2[8]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_353_0),
	.D(N_4537),
	.Y(N_354_0)
);
defparam \un1_DacWriteNextState_295_0_RNI2E2H2[8] .INIT=16'h10FE;
// @48:776
  CFG4 \un1_DacWriteNextState_295_0_RNI4G2H2[9]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_348_0),
	.D(N_4538),
	.Y(N_349_0)
);
defparam \un1_DacWriteNextState_295_0_RNI4G2H2[9] .INIT=16'h10FE;
// @48:776
  CFG4 \un1_DacWriteNextState_295_0_RNIKJJC2[10]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_343_0),
	.D(N_4539),
	.Y(N_344_0)
);
defparam \un1_DacWriteNextState_295_0_RNIKJJC2[10] .INIT=16'h10FE;
// @48:776
  CFG4 \un1_DacWriteNextState_295_0_RNIMLJC2[11]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_338_0),
	.D(N_4540),
	.Y(N_339_0)
);
defparam \un1_DacWriteNextState_295_0_RNIMLJC2[11] .INIT=16'h10FE;
// @48:776
  CFG4 \un1_DacWriteNextState_295_0_RNIONJC2[12]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_333_0),
	.D(N_4541),
	.Y(N_334_0)
);
defparam \un1_DacWriteNextState_295_0_RNIONJC2[12] .INIT=16'h10FE;
// @48:776
  CFG4 \un1_DacWriteNextState_295_0_RNIQPJC2[13]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_328_0),
	.D(N_4542),
	.Y(N_329_0)
);
defparam \un1_DacWriteNextState_295_0_RNIQPJC2[13] .INIT=16'h10FE;
// @48:776
  CFG4 \un1_DacWriteNextState_295_0_RNISRJC2[14]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_323_0),
	.D(N_4543),
	.Y(N_324_0)
);
defparam \un1_DacWriteNextState_295_0_RNISRJC2[14] .INIT=16'h10FE;
// @48:776
  CFG4 \un1_DacWriteNextState_295_0_RNIO9GI2[15]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_318_0),
	.D(N_4544),
	.Y(N_319_0)
);
defparam \un1_DacWriteNextState_295_0_RNIO9GI2[15] .INIT=16'h10FE;
// @48:776
  CFG4 \un1_DacWriteNextState_295_0_RNISDGI2[17]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_313_0),
	.D(N_4546),
	.Y(N_314_0)
);
defparam \un1_DacWriteNextState_295_0_RNISDGI2[17] .INIT=16'hFE10;
// @48:776
  CFG4 \un1_DacWriteNextState_295_0_RNI2IRT2[19]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_303_0),
	.D(N_4548),
	.Y(N_304_0)
);
defparam \un1_DacWriteNextState_295_0_RNI2IRT2[19] .INIT=16'hFE10;
// @48:776
  CFG4 \un1_DacWriteNextState_295_0_RNIQRLC2[22]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_288_0),
	.D(N_4551),
	.Y(N_289_0)
);
defparam \un1_DacWriteNextState_295_0_RNIQRLC2[22] .INIT=16'h10FE;
// @48:776
  CFG4 \un1_DacWriteNextState_295_0_RNIQJ9L2[23]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_283_0),
	.D(N_4552),
	.Y(N_284_0)
);
defparam \un1_DacWriteNextState_295_0_RNIQJ9L2[23] .INIT=16'hFE10;
// @48:776
  CFG4 \un1_DacWriteNextState_296_0_RNI21JM2[8]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_238_0),
	.D(N_4567),
	.Y(N_239_0)
);
defparam \un1_DacWriteNextState_296_0_RNI21JM2[8] .INIT=16'h10FE;
// @48:776
  CFG4 \un1_DacWriteNextState_296_0_RNI43JM2[9]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_233_0),
	.D(N_4568),
	.Y(N_234_0)
);
defparam \un1_DacWriteNextState_296_0_RNI43JM2[9] .INIT=16'h10FE;
// @48:776
  CFG4 \un1_DacWriteNextState_296_0_RNIM8NI2[11]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_228_0),
	.D(N_4570),
	.Y(N_229_0)
);
defparam \un1_DacWriteNextState_296_0_RNIM8NI2[11] .INIT=16'h10FE;
// @48:776
  CFG4 \un1_DacWriteNextState_296_0_RNIQCNI2[13]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_223_0),
	.D(N_4572),
	.Y(N_224_0)
);
defparam \un1_DacWriteNextState_296_0_RNIQCNI2[13] .INIT=16'h10FE;
// @48:776
  CFG4 \un1_DacWriteNextState_296_0_RNIOSJO2[15]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_218_0),
	.D(N_4574),
	.Y(N_219_0)
);
defparam \un1_DacWriteNextState_296_0_RNIOSJO2[15] .INIT=16'h10FE;
// @48:776
  CFG4 \un1_DacWriteNextState_296_0_RNIS0KO2[17]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_213_0),
	.D(N_4576),
	.Y(N_214_0)
);
defparam \un1_DacWriteNextState_296_0_RNIS0KO2[17] .INIT=16'hFE10;
// @48:776
  CFG4 \un1_DacWriteNextState_296_0_RNI25V33[19]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_203_0),
	.D(N_4578),
	.Y(N_204_0)
);
defparam \un1_DacWriteNextState_296_0_RNI25V33[19] .INIT=16'hFE10;
// @48:776
  CFG4 \un1_DacWriteNextState_296_0_RNIQ6DR2[23]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_188_0),
	.D(N_4582),
	.Y(N_189_0)
);
defparam \un1_DacWriteNextState_296_0_RNIQ6DR2[23] .INIT=16'hFE10;
// @48:776
  CFG4 \un1_DacWriteNextState_297_0_RNI2K3C2[8]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_143_0),
	.D(N_4604),
	.Y(N_144_0)
);
defparam \un1_DacWriteNextState_297_0_RNI2K3C2[8] .INIT=16'h10FE;
// @48:776
  CFG4 \un1_DacWriteNextState_297_0_RNI4M3C2[9]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_138_0),
	.D(N_4605),
	.Y(N_139_0)
);
defparam \un1_DacWriteNextState_297_0_RNI4M3C2[9] .INIT=16'h10FE;
// @48:776
  CFG4 \un1_DacWriteNextState_297_0_RNIKPQ82[10]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_133_0),
	.D(N_4606),
	.Y(N_134_0)
);
defparam \un1_DacWriteNextState_297_0_RNIKPQ82[10] .INIT=16'h10FE;
// @48:776
  CFG4 \un1_DacWriteNextState_297_0_RNIMRQ82[11]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_128_0),
	.D(N_4607),
	.Y(N_129_0)
);
defparam \un1_DacWriteNextState_297_0_RNIMRQ82[11] .INIT=16'h10FE;
// @48:776
  CFG4 \un1_DacWriteNextState_297_0_RNIOTQ82[12]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_123_0),
	.D(N_4608),
	.Y(N_124_0)
);
defparam \un1_DacWriteNextState_297_0_RNIOTQ82[12] .INIT=16'h10FE;
// @48:776
  CFG4 \un1_DacWriteNextState_297_0_RNIQVQ82[13]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_118_0),
	.D(N_4609),
	.Y(N_119_0)
);
defparam \un1_DacWriteNextState_297_0_RNIQVQ82[13] .INIT=16'h10FE;
// @48:776
  CFG4 \un1_DacWriteNextState_297_0_RNIOFNE2[15]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_112_0),
	.D(N_4611),
	.Y(N_113_0)
);
defparam \un1_DacWriteNextState_297_0_RNIOFNE2[15] .INIT=16'h10FE;
// @48:776
  CFG4 \un1_DacWriteNextState_297_0_RNICAL31[16]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_1085_mux),
	.D(N_4612),
	.Y(N_108_0)
);
defparam \un1_DacWriteNextState_297_0_RNICAL31[16] .INIT=16'h10FE;
// @48:776
  CFG4 \un1_DacWriteNextState_297_0_RNISJNE2[17]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_101_0),
	.D(N_4613),
	.Y(N_102_0)
);
defparam \un1_DacWriteNextState_297_0_RNISJNE2[17] .INIT=16'hFE10;
// @48:776
  CFG4 m583_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacESetpointToWrite[1]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_584_2)
);
defparam m583_2_0.INIT=16'h0040;
// @48:776
  CFG4 m95_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacASetpointToWrite[18]),
	.C(N_17_0),
	.D(DacWriteNextState_rep_0),
	.Y(N_96_0_2)
);
defparam m95_2_0.INIT=16'h0040;
// @48:776
  CFG4 \un1_DacWriteNextState_294_0_RNIK0G62[10]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_448),
	.D(N_4501),
	.Y(N_449)
);
defparam \un1_DacWriteNextState_294_0_RNIK0G62[10] .INIT=16'h10FE;
// @48:776
  CFG4 \un1_DacWriteNextState_294_0_RNIS8G62[14]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[8]),
	.C(N_438),
	.D(N_4505),
	.Y(N_439)
);
defparam \un1_DacWriteNextState_294_0_RNIS8G62[14] .INIT=16'h10FE;
// @48:776
  CFG4 m22_e (
	.A(DacWriteNextState[11]),
	.B(DacWriteNextState[19]),
	.C(m692_1_Z),
	.D(DacWriteNextState[13]),
	.Y(N_1153)
);
defparam m22_e.INIT=16'h0010;
// @48:1453
  CFG4 N_1148_mux_i (
	.A(N_1148_mux_i_1_Z),
	.B(N_1101),
	.C(DacWriteNextState[8]),
	.D(un9_dacasetpointwritten),
	.Y(N_1148_mux_i_1z)
);
defparam N_1148_mux_i.INIT=16'h44F4;
// @48:1453
  CFG4 N_1148_mux_i_1 (
	.A(DacWriteNextState[9]),
	.B(DacSetpointReadAddressController[2]),
	.C(DacSetpointReadAddressController[1]),
	.D(DacSetpointReadAddressController[0]),
	.Y(N_1148_mux_i_1_Z)
);
defparam N_1148_mux_i_1.INIT=16'h777F;
// @48:1453
  CFG4 un1_DacWriteNextState_273_1_RNI44O13 (
	.A(DacWriteNextState[7]),
	.B(SpiRst),
	.C(N_1153),
	.D(N_1153_mux_i_1),
	.Y(N_1153_mux_i)
);
defparam un1_DacWriteNextState_273_1_RNI44O13.INIT=16'h8CFC;
// @48:1453
  CFG4 un1_DacWriteNextState_273_1_RNIHHJ71 (
	.A(DacWriteNextState[7]),
	.B(DacWriteNextState[5]),
	.C(TP6_c),
	.D(un1_DacWriteNextState_273_1_1z),
	.Y(N_1153_mux_i_1)
);
defparam un1_DacWriteNextState_273_1_RNIHHJ71.INIT=16'h0023;
// @40:133
  CFG3 Mosi_i_3_23_i_m2_2_0 (
	.A(Mosi_i_3_23_i_m2_2_0_1_Z),
	.B(N_266),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_i_m2_2_1)
);
defparam Mosi_i_3_23_i_m2_2_0.INIT=8'h5C;
// @40:133
  CFG4 Mosi_i_3_23_i_m2_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_i_m2_1_0),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_i_m2_2_0_1_Z)
);
defparam Mosi_i_3_23_i_m2_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_RNO (
	.A(Mosi_i_3_23_i_m2_1_wmux_0_Y_0),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_i_m2_2_1),
	.Y(N_271)
);
defparam Mosi_i_7_RNO.INIT=8'hE2;
// @40:133
  CFG4 Mosi_i_3_21_i_m2_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_i_m2_1_0)
);
defparam Mosi_i_3_21_i_m2_1.INIT=16'hF0CA;
// @48:776
  CFG3 m70 (
	.A(DacASetpointToWrite[23]),
	.B(DacWriteNextState[14]),
	.C(N_70_0),
	.Y(N_71_0)
);
defparam m70.INIT=8'hE0;
// @48:776
  CFG3 m187 (
	.A(DacBSetpointToWrite[23]),
	.B(DacWriteNextState[14]),
	.C(N_70_0),
	.Y(N_188_0)
);
defparam m187.INIT=8'hE0;
// @48:776
  CFG3 m282 (
	.A(DacCSetpointToWrite[23]),
	.B(DacWriteNextState[14]),
	.C(N_70_0),
	.Y(N_283_0)
);
defparam m282.INIT=8'hE0;
// @48:776
  CFG3 m397 (
	.A(DacDSetpointToWrite[23]),
	.B(DacWriteNextState[14]),
	.C(N_70_0),
	.Y(N_398)
);
defparam m397.INIT=8'hE0;
// @48:776
  CFG3 m417 (
	.A(DacDSetpointToWrite[19]),
	.B(N_67_0),
	.C(N_89_0),
	.Y(N_418)
);
defparam m417.INIT=8'hE0;
// @48:776
  CFG3 m492 (
	.A(DacESetpointToWrite[23]),
	.B(DacWriteNextState[14]),
	.C(N_70_0),
	.Y(N_493)
);
defparam m492.INIT=8'hE0;
// @48:776
  CFG3 m592 (
	.A(DacFSetpointToWrite[23]),
	.B(DacWriteNextState[14]),
	.C(N_70_0),
	.Y(N_593)
);
defparam m592.INIT=8'hE0;
// @48:776
  CFG3 m89 (
	.A(DacASetpointToWrite[19]),
	.B(N_67_0),
	.C(N_89_0),
	.Y(N_90_0)
);
defparam m89.INIT=8'hE0;
// @48:776
  CFG3 m202 (
	.A(DacBSetpointToWrite[19]),
	.B(N_67_0),
	.C(N_89_0),
	.Y(N_203_0)
);
defparam m202.INIT=8'hE0;
// @48:776
  CFG3 m302 (
	.A(DacCSetpointToWrite[19]),
	.B(N_67_0),
	.C(N_89_0),
	.Y(N_303_0)
);
defparam m302.INIT=8'hE0;
// @48:776
  CFG3 m512 (
	.A(DacESetpointToWrite[19]),
	.B(N_67_0),
	.C(N_89_0),
	.Y(N_513)
);
defparam m512.INIT=8'hE0;
// @48:776
  CFG3 m612 (
	.A(DacFSetpointToWrite[19]),
	.B(N_67_0),
	.C(N_89_0),
	.Y(N_613)
);
defparam m612.INIT=8'hE0;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_2_2[16]  (
	.A(DacWriteNextState[20]),
	.B(DacESetpointToWrite[16]),
	.C(N_416),
	.D(un1_DacWriteNextState_207_3_Z),
	.Y(N_2226_2)
);
defparam \un1_DacWriteNextState_293_2_2[16] .INIT=16'hF040;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_2_2[16]  (
	.A(DacWriteNextState[20]),
	.B(DacDSetpointToWrite[16]),
	.C(N_416),
	.D(un1_DacWriteNextState_207_3_Z),
	.Y(N_2330_2)
);
defparam \un1_DacWriteNextState_294_2_2[16] .INIT=16'hF040;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_2_2[16]  (
	.A(DacWriteNextState[20]),
	.B(DacCSetpointToWrite[16]),
	.C(N_416),
	.D(un1_DacWriteNextState_207_3_Z),
	.Y(N_2434_2)
);
defparam \un1_DacWriteNextState_295_2_2[16] .INIT=16'hF040;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_2_2[16]  (
	.A(DacWriteNextState[20]),
	.B(DacBSetpointToWrite[16]),
	.C(N_416),
	.D(un1_DacWriteNextState_207_3_Z),
	.Y(N_2538_2)
);
defparam \un1_DacWriteNextState_296_2_2[16] .INIT=16'hF040;
// @48:776
  CFG4 m49 (
	.A(m1_Z),
	.B(N_47_0),
	.C(DacSetpointReadAddressController[2]),
	.D(N_1101),
	.Y(N_50_0)
);
defparam m49.INIT=16'hACAA;
// @40:114
  CFG2 \SpiBitPos_6_1.SUM_i_o2_0[0]  (
	.A(SckB_c),
	.B(SpiXferCompleteOut),
	.Y(SUM_i_o2_0[0])
);
defparam \SpiBitPos_6_1.SUM_i_o2_0[0] .INIT=4'hD;
// @40:129
  CFG2 Mosi_i_0_sqmuxa_0 (
	.A(SckB_c),
	.B(SpiXferCompleteOut),
	.Y(Mosi_i_0_sqmuxa_0_Z)
);
defparam Mosi_i_0_sqmuxa_0.INIT=4'h1;
// @48:776
  CFG2 m27_0 (
	.A(DacWriteNextState[0]),
	.B(DacWriteNextState[11]),
	.Y(m27_0_Z)
);
defparam m27_0.INIT=4'h1;
// @48:776
  CFG2 m692_1 (
	.A(DacWriteNextState[15]),
	.B(DacWriteNextState[17]),
	.Y(m692_1_Z)
);
defparam m692_1.INIT=4'h1;
// @48:776
  CFG2 m1 (
	.A(domachine_i),
	.B(DacWriteNextState[21]),
	.Y(m1_Z)
);
defparam m1.INIT=4'h8;
// @48:776
  CFG2 m66 (
	.A(DacWriteNextState[14]),
	.B(DacWriteNextState[16]),
	.Y(N_67_0)
);
defparam m66.INIT=4'h4;
// @48:776
  CFG2 m706 (
	.A(domachine_i),
	.B(DacWriteNextState[10]),
	.Y(N_707)
);
defparam m706.INIT=4'h8;
// @48:776
  CFG2 m836 (
	.A(DacDSetpointToWrite[23]),
	.B(SpiRst_0),
	.Y(un1_rst_3_i_0)
);
defparam m836.INIT=4'hB;
// @48:776
  CFG2 m837 (
	.A(DacDSetpointToWrite[23]),
	.B(SpiRst_0),
	.Y(un1_rst_1)
);
defparam m837.INIT=4'h8;
// @48:776
  CFG2 m15_e (
	.A(DacWriteNextState[20]),
	.B(DacWriteNextState[18]),
	.Y(N_1089)
);
defparam m15_e.INIT=4'h1;
// @48:776
  CFG2 m48_e (
	.A(DacSetpointReadAddressDac[0]),
	.B(DacSetpointReadAddressDac[1]),
	.Y(N_1101)
);
defparam m48_e.INIT=4'h8;
// @48:776
  CFG2 m698_e (
	.A(DacSetpointReadAddressController[0]),
	.B(DacSetpointReadAddressController[1]),
	.Y(N_1141)
);
defparam m698_e.INIT=4'h8;
// @48:1453
  CFG2 un1_DacWriteNextState_207_1 (
	.A(DacWriteNextState[12]),
	.B(DacWriteNextState[14]),
	.Y(un1_DacWriteNextState_207_1_Z)
);
defparam un1_DacWriteNextState_207_1.INIT=4'hE;
// @48:776
  CFG2 m9 (
	.A(DacWriteNextState[14]),
	.B(DacWriteNextState[16]),
	.Y(un1_DacWriteNextState_40_2)
);
defparam m9.INIT=4'h1;
// @48:1472
  CFG2 \StateOut_23_i_a2[3]  (
	.A(DacWriteNextState[2]),
	.B(DacWriteNextState[4]),
	.Y(N_417)
);
defparam \StateOut_23_i_a2[3] .INIT=4'h1;
// @48:1472
  CFG2 \StateOut_23_i_a2[2]  (
	.A(DacWriteNextState[8]),
	.B(DacWriteNextState_rep_0),
	.Y(N_416)
);
defparam \StateOut_23_i_a2[2] .INIT=4'h1;
// @40:89
  CFG2 un1_rst_3_0_a3 (
	.A(DacBSetpointToWrite[23]),
	.B(SpiRst_1),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3_0_a3.INIT=4'hB;
// @48:776
  CFG2 m795 (
	.A(DacWriteNextState[21]),
	.B(DacSetpointReadAddressDac[0]),
	.Y(m795_1z)
);
defparam m795.INIT=4'h4;
// @48:776
  CFG2 m828 (
	.A(DacWriteNextState[21]),
	.B(DacSetpointReadAddressController[2]),
	.Y(m828_1z)
);
defparam m828.INIT=4'h4;
// @48:776
  CFG2 m829 (
	.A(DacWriteNextState[21]),
	.B(DacSetpointReadAddressController[1]),
	.Y(m829_1z)
);
defparam m829.INIT=4'h4;
// @48:776
  CFG2 m830 (
	.A(DacWriteNextState[21]),
	.B(DacSetpointReadAddressController[0]),
	.Y(m830_1z)
);
defparam m830.INIT=4'h4;
// @48:776
  CFG2 m831 (
	.A(DacWriteNextState[21]),
	.B(DacSetpointReadAddressDac[1]),
	.Y(m831_1z)
);
defparam m831.INIT=4'h4;
// @48:776
  CFG2 m838 (
	.A(DacASetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_3_i_1)
);
defparam m838.INIT=4'hB;
// @48:1453
  CFG2 un1_DacWriteNextState_207_2 (
	.A(DacWriteNextState[16]),
	.B(DacWriteNextState[18]),
	.Y(un1_DacWriteNextState_207_2_Z)
);
defparam un1_DacWriteNextState_207_2.INIT=4'hE;
// @48:1453
  CFG2 un1_DacWriteNextState_273_1 (
	.A(DacWriteNextState[1]),
	.B(DacWriteNextState[3]),
	.Y(un1_DacWriteNextState_273_1_1z)
);
defparam un1_DacWriteNextState_273_1.INIT=4'hE;
// @40:131
  CFG2 un5_xfercomplete_ilto4_1_i_o2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(N_209)
);
defparam un5_xfercomplete_ilto4_1_i_o2.INIT=4'hE;
// @48:1453
  CFG2 un1_DacWriteNextState_7_1 (
	.A(DacWriteNextState[5]),
	.B(DacWriteNextState[7]),
	.Y(un1_DacWriteNextState_7_1_Z)
);
defparam un1_DacWriteNextState_7_1.INIT=4'hE;
// @48:776
  CFG3 m1015 (
	.A(DacSetpoints_4_0[9]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_4_1[9]),
	.Y(N_1016)
);
defparam m1015.INIT=8'h1D;
// @48:776
  CFG3 m1051 (
	.A(DacSetpoints_5_0[22]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_5_1[22]),
	.Y(N_1052)
);
defparam m1051.INIT=8'h1D;
// @48:776
  CFG3 m1057 (
	.A(DacSetpoints_5_0[19]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_5_1[19]),
	.Y(N_1058)
);
defparam m1057.INIT=8'h1D;
// @48:776
  CFG3 m1060 (
	.A(DacSetpoints_5_0[17]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_5_1[17]),
	.Y(N_1061)
);
defparam m1060.INIT=8'h1D;
// @48:776
  CFG3 m1063 (
	.A(DacSetpoints_5_0[16]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_5_1[16]),
	.Y(N_1064)
);
defparam m1063.INIT=8'h1D;
// @48:776
  CFG3 m1066 (
	.A(DacSetpoints_5_0[15]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_5_1[15]),
	.Y(N_1067)
);
defparam m1066.INIT=8'h1D;
// @48:776
  CFG3 m1072 (
	.A(DacSetpoints_5_0[13]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_5_1[13]),
	.Y(N_1073)
);
defparam m1072.INIT=8'h1D;
// @48:776
  CFG3 m1075 (
	.A(DacSetpoints_5_0[12]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_5_1[12]),
	.Y(N_1076)
);
defparam m1075.INIT=8'h1D;
// @48:776
  CFG3 \un1_DacWriteNextState_292_RNO_1[14]  (
	.A(DacSetpoints_5_0[14]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_5_1[14]),
	.Y(N_1070)
);
defparam \un1_DacWriteNextState_292_RNO_1[14] .INIT=8'h1D;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_1[22]  (
	.A(DacSetpoints_0_2[22]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_0_3[22]),
	.Y(N_4624)
);
defparam \un1_DacWriteNextState_297_1[22] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_1[14]  (
	.A(DacSetpoints_0_2[14]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_0_3[14]),
	.Y(N_4623)
);
defparam \un1_DacWriteNextState_297_1[14] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_1[10]  (
	.A(DacSetpoints_0_2[10]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_0_3[10]),
	.Y(N_4622)
);
defparam \un1_DacWriteNextState_297_1[10] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_1[9]  (
	.A(DacSetpoints_0_2[9]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_0_3[9]),
	.Y(N_4621)
);
defparam \un1_DacWriteNextState_297_1[9] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_1[2]  (
	.A(DacSetpoints_0_2[2]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_0_3[2]),
	.Y(N_4620)
);
defparam \un1_DacWriteNextState_297_1[2] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0[23]  (
	.A(DacSetpoints_0_0[23]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_0_1[23]),
	.Y(N_4619)
);
defparam \un1_DacWriteNextState_297_0[23] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0[19]  (
	.A(DacSetpoints_0_0[19]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_0_1[19]),
	.Y(N_4615)
);
defparam \un1_DacWriteNextState_297_0[19] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0[17]  (
	.A(DacSetpoints_0_0[17]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_0_1[17]),
	.Y(N_4613)
);
defparam \un1_DacWriteNextState_297_0[17] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0[15]  (
	.A(DacSetpoints_0_0[15]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_0_1[15]),
	.Y(N_4611)
);
defparam \un1_DacWriteNextState_297_0[15] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0[13]  (
	.A(DacSetpoints_0_0[13]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_0_1[13]),
	.Y(N_4609)
);
defparam \un1_DacWriteNextState_297_0[13] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0[12]  (
	.A(DacSetpoints_0_0[12]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_0_1[12]),
	.Y(N_4608)
);
defparam \un1_DacWriteNextState_297_0[12] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0[10]  (
	.A(DacSetpoints_0_0[10]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_0_1[10]),
	.Y(N_4606)
);
defparam \un1_DacWriteNextState_297_0[10] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0[9]  (
	.A(DacSetpoints_0_0[9]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_0_1[9]),
	.Y(N_4605)
);
defparam \un1_DacWriteNextState_297_0[9] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0[8]  (
	.A(DacSetpoints_0_0[8]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_0_1[8]),
	.Y(N_4604)
);
defparam \un1_DacWriteNextState_297_0[8] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1[22]  (
	.A(DacSetpoints_1_2[22]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_1_3[22]),
	.Y(N_4595)
);
defparam \un1_DacWriteNextState_296_1[22] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1[17]  (
	.A(DacSetpoints_1_2[17]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_1_3[17]),
	.Y(N_4594)
);
defparam \un1_DacWriteNextState_296_1[17] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1[16]  (
	.A(DacSetpoints_1_2[16]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_1_3[16]),
	.Y(N_4593)
);
defparam \un1_DacWriteNextState_296_1[16] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1[15]  (
	.A(DacSetpoints_1_2[15]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_1_3[15]),
	.Y(N_4592)
);
defparam \un1_DacWriteNextState_296_1[15] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1[14]  (
	.A(DacSetpoints_1_2[14]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_1_3[14]),
	.Y(N_4591)
);
defparam \un1_DacWriteNextState_296_1[14] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1[12]  (
	.A(DacSetpoints_1_2[12]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_1_3[12]),
	.Y(N_4590)
);
defparam \un1_DacWriteNextState_296_1[12] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1[11]  (
	.A(DacSetpoints_1_2[11]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_1_3[11]),
	.Y(N_4589)
);
defparam \un1_DacWriteNextState_296_1[11] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1[10]  (
	.A(DacSetpoints_1_2[10]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_1_3[10]),
	.Y(N_4588)
);
defparam \un1_DacWriteNextState_296_1[10] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1[9]  (
	.A(DacSetpoints_1_2[9]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_1_3[9]),
	.Y(N_4587)
);
defparam \un1_DacWriteNextState_296_1[9] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1[8]  (
	.A(DacSetpoints_1_2[8]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_1_3[8]),
	.Y(N_4586)
);
defparam \un1_DacWriteNextState_296_1[8] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1[7]  (
	.A(DacSetpoints_1_2[7]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_1_3[7]),
	.Y(N_4585)
);
defparam \un1_DacWriteNextState_296_1[7] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1[1]  (
	.A(DacSetpoints_1_2[1]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_1_3[1]),
	.Y(N_4584)
);
defparam \un1_DacWriteNextState_296_1[1] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1[0]  (
	.A(DacSetpoints_1_2[0]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_1_3[0]),
	.Y(N_4583)
);
defparam \un1_DacWriteNextState_296_1[0] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0[23]  (
	.A(DacSetpoints_1_0[23]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_1_1[23]),
	.Y(N_4582)
);
defparam \un1_DacWriteNextState_296_0[23] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0[19]  (
	.A(DacSetpoints_1_0[19]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_1_1[19]),
	.Y(N_4578)
);
defparam \un1_DacWriteNextState_296_0[19] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0[17]  (
	.A(DacSetpoints_1_0[17]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_1_1[17]),
	.Y(N_4576)
);
defparam \un1_DacWriteNextState_296_0[17] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0[15]  (
	.A(DacSetpoints_1_0[15]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_1_1[15]),
	.Y(N_4574)
);
defparam \un1_DacWriteNextState_296_0[15] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0[14]  (
	.A(DacSetpoints_1_0[14]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_1_1[14]),
	.Y(N_4573)
);
defparam \un1_DacWriteNextState_296_0[14] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0[13]  (
	.A(DacSetpoints_1_0[13]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_1_1[13]),
	.Y(N_4572)
);
defparam \un1_DacWriteNextState_296_0[13] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0[11]  (
	.A(DacSetpoints_1_0[11]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_1_1[11]),
	.Y(N_4570)
);
defparam \un1_DacWriteNextState_296_0[11] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0[9]  (
	.A(DacSetpoints_1_0[9]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_1_1[9]),
	.Y(N_4568)
);
defparam \un1_DacWriteNextState_296_0[9] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0[8]  (
	.A(DacSetpoints_1_0[8]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_1_1[8]),
	.Y(N_4567)
);
defparam \un1_DacWriteNextState_296_0[8] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_1[23]  (
	.A(DacSetpoints_2_2[23]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3[23]),
	.Y(N_4558)
);
defparam \un1_DacWriteNextState_295_1[23] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_1[22]  (
	.A(DacSetpoints_2_2[22]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3[22]),
	.Y(N_4557)
);
defparam \un1_DacWriteNextState_295_1[22] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_1[21]  (
	.A(DacSetpoints_2_2[21]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3[21]),
	.Y(N_4556)
);
defparam \un1_DacWriteNextState_295_1[21] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_1[20]  (
	.A(DacSetpoints_2_2[20]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3[20]),
	.Y(N_4555)
);
defparam \un1_DacWriteNextState_295_1[20] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_1[19]  (
	.A(DacSetpoints_2_2[19]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3[19]),
	.Y(N_4554)
);
defparam \un1_DacWriteNextState_295_1[19] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_1[16]  (
	.A(DacSetpoints_2_2[16]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3[16]),
	.Y(N_4553)
);
defparam \un1_DacWriteNextState_295_1[16] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0[23]  (
	.A(DacSetpoints_2_0[23]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_2_1[23]),
	.Y(N_4552)
);
defparam \un1_DacWriteNextState_295_0[23] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0[22]  (
	.A(DacSetpoints_2_0[22]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_2_1[22]),
	.Y(N_4551)
);
defparam \un1_DacWriteNextState_295_0[22] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0[19]  (
	.A(DacSetpoints_2_0[19]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_2_1[19]),
	.Y(N_4548)
);
defparam \un1_DacWriteNextState_295_0[19] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0[17]  (
	.A(DacSetpoints_2_0[17]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_2_1[17]),
	.Y(N_4546)
);
defparam \un1_DacWriteNextState_295_0[17] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0[15]  (
	.A(DacSetpoints_2_0[15]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_2_1[15]),
	.Y(N_4544)
);
defparam \un1_DacWriteNextState_295_0[15] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0[14]  (
	.A(DacSetpoints_2_0[14]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_2_1[14]),
	.Y(N_4543)
);
defparam \un1_DacWriteNextState_295_0[14] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0[13]  (
	.A(DacSetpoints_2_0[13]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_2_1[13]),
	.Y(N_4542)
);
defparam \un1_DacWriteNextState_295_0[13] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0[12]  (
	.A(DacSetpoints_2_0[12]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_2_1[12]),
	.Y(N_4541)
);
defparam \un1_DacWriteNextState_295_0[12] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0[11]  (
	.A(DacSetpoints_2_0[11]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_2_1[11]),
	.Y(N_4540)
);
defparam \un1_DacWriteNextState_295_0[11] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0[10]  (
	.A(DacSetpoints_2_0[10]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_2_1[10]),
	.Y(N_4539)
);
defparam \un1_DacWriteNextState_295_0[10] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0[9]  (
	.A(DacSetpoints_2_0[9]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_2_1[9]),
	.Y(N_4538)
);
defparam \un1_DacWriteNextState_295_0[9] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0[8]  (
	.A(DacSetpoints_2_0[8]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_2_1[8]),
	.Y(N_4537)
);
defparam \un1_DacWriteNextState_295_0[8] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1[16]  (
	.A(DacSetpoints_3_2[16]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[16]),
	.Y(N_4528)
);
defparam \un1_DacWriteNextState_294_1[16] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1[12]  (
	.A(DacSetpoints_3_2[12]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[12]),
	.Y(N_4527)
);
defparam \un1_DacWriteNextState_294_1[12] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1[11]  (
	.A(DacSetpoints_3_2[11]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[11]),
	.Y(N_4526)
);
defparam \un1_DacWriteNextState_294_1[11] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1[10]  (
	.A(DacSetpoints_3_2[10]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[10]),
	.Y(N_4525)
);
defparam \un1_DacWriteNextState_294_1[10] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1[9]  (
	.A(DacSetpoints_3_2[9]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[9]),
	.Y(N_4524)
);
defparam \un1_DacWriteNextState_294_1[9] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1[8]  (
	.A(DacSetpoints_3_2[8]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[8]),
	.Y(N_4523)
);
defparam \un1_DacWriteNextState_294_1[8] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1[7]  (
	.A(DacSetpoints_3_2[7]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[7]),
	.Y(N_4522)
);
defparam \un1_DacWriteNextState_294_1[7] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1[6]  (
	.A(DacSetpoints_3_2[6]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[6]),
	.Y(N_4521)
);
defparam \un1_DacWriteNextState_294_1[6] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1[5]  (
	.A(DacSetpoints_3_2[5]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[5]),
	.Y(N_4520)
);
defparam \un1_DacWriteNextState_294_1[5] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1[4]  (
	.A(DacSetpoints_3_2[4]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[4]),
	.Y(N_4519)
);
defparam \un1_DacWriteNextState_294_1[4] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1[3]  (
	.A(DacSetpoints_3_2[3]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[3]),
	.Y(N_4518)
);
defparam \un1_DacWriteNextState_294_1[3] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1[2]  (
	.A(DacSetpoints_3_2[2]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[2]),
	.Y(N_4517)
);
defparam \un1_DacWriteNextState_294_1[2] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1[1]  (
	.A(DacSetpoints_3_2[1]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[1]),
	.Y(N_4516)
);
defparam \un1_DacWriteNextState_294_1[1] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1[0]  (
	.A(DacSetpoints_3_2[0]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[0]),
	.Y(N_4515)
);
defparam \un1_DacWriteNextState_294_1[0] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0[23]  (
	.A(DacSetpoints_3_0[23]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_3_1[23]),
	.Y(N_4514)
);
defparam \un1_DacWriteNextState_294_0[23] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0[22]  (
	.A(DacSetpoints_3_0[22]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_3_1[22]),
	.Y(N_4513)
);
defparam \un1_DacWriteNextState_294_0[22] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0[19]  (
	.A(DacSetpoints_3_0[19]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_3_1[19]),
	.Y(N_4510)
);
defparam \un1_DacWriteNextState_294_0[19] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0[17]  (
	.A(DacSetpoints_3_0[17]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_3_1[17]),
	.Y(N_4508)
);
defparam \un1_DacWriteNextState_294_0[17] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0[15]  (
	.A(DacSetpoints_3_0[15]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_3_1[15]),
	.Y(N_4506)
);
defparam \un1_DacWriteNextState_294_0[15] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0[14]  (
	.A(DacSetpoints_3_0[14]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_3_1[14]),
	.Y(N_4505)
);
defparam \un1_DacWriteNextState_294_0[14] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0[13]  (
	.A(DacSetpoints_3_0[13]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_3_1[13]),
	.Y(N_4504)
);
defparam \un1_DacWriteNextState_294_0[13] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0[12]  (
	.A(DacSetpoints_3_0[12]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_3_1[12]),
	.Y(N_4503)
);
defparam \un1_DacWriteNextState_294_0[12] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0[11]  (
	.A(DacSetpoints_3_0[11]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_3_1[11]),
	.Y(N_4502)
);
defparam \un1_DacWriteNextState_294_0[11] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0[10]  (
	.A(DacSetpoints_3_0[10]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_3_1[10]),
	.Y(N_4501)
);
defparam \un1_DacWriteNextState_294_0[10] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0[9]  (
	.A(DacSetpoints_3_0[9]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_3_1[9]),
	.Y(N_4500)
);
defparam \un1_DacWriteNextState_294_0[9] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1[23]  (
	.A(DacSetpoints_4_2[23]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[23]),
	.Y(N_4490)
);
defparam \un1_DacWriteNextState_293_1[23] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1[22]  (
	.A(DacSetpoints_4_2[22]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[22]),
	.Y(N_4489)
);
defparam \un1_DacWriteNextState_293_1[22] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1[21]  (
	.A(DacSetpoints_4_2[21]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[21]),
	.Y(N_4488)
);
defparam \un1_DacWriteNextState_293_1[21] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1[20]  (
	.A(DacSetpoints_4_2[20]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[20]),
	.Y(N_4487)
);
defparam \un1_DacWriteNextState_293_1[20] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1[19]  (
	.A(DacSetpoints_4_2[19]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[19]),
	.Y(N_4486)
);
defparam \un1_DacWriteNextState_293_1[19] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1[18]  (
	.A(DacSetpoints_4_2[18]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[18]),
	.Y(N_4485)
);
defparam \un1_DacWriteNextState_293_1[18] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1[17]  (
	.A(DacSetpoints_4_2[17]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[17]),
	.Y(N_4484)
);
defparam \un1_DacWriteNextState_293_1[17] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1[16]  (
	.A(DacSetpoints_4_2[16]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[16]),
	.Y(N_4483)
);
defparam \un1_DacWriteNextState_293_1[16] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1[15]  (
	.A(DacSetpoints_4_2[15]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[15]),
	.Y(N_4482)
);
defparam \un1_DacWriteNextState_293_1[15] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1[14]  (
	.A(DacSetpoints_4_2[14]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[14]),
	.Y(N_4481)
);
defparam \un1_DacWriteNextState_293_1[14] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1[13]  (
	.A(DacSetpoints_4_2[13]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[13]),
	.Y(N_4480)
);
defparam \un1_DacWriteNextState_293_1[13] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1[12]  (
	.A(DacSetpoints_4_2[12]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[12]),
	.Y(N_4479)
);
defparam \un1_DacWriteNextState_293_1[12] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1[11]  (
	.A(DacSetpoints_4_2[11]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[11]),
	.Y(N_4478)
);
defparam \un1_DacWriteNextState_293_1[11] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1[10]  (
	.A(DacSetpoints_4_2[10]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[10]),
	.Y(N_4477)
);
defparam \un1_DacWriteNextState_293_1[10] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1[9]  (
	.A(DacSetpoints_4_2[9]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[9]),
	.Y(N_4476)
);
defparam \un1_DacWriteNextState_293_1[9] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1[8]  (
	.A(DacSetpoints_4_2[8]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[8]),
	.Y(N_4475)
);
defparam \un1_DacWriteNextState_293_1[8] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1[7]  (
	.A(DacSetpoints_4_2[7]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[7]),
	.Y(N_4474)
);
defparam \un1_DacWriteNextState_293_1[7] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1[6]  (
	.A(DacSetpoints_4_2[6]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[6]),
	.Y(N_4473)
);
defparam \un1_DacWriteNextState_293_1[6] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1[5]  (
	.A(DacSetpoints_4_2[5]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[5]),
	.Y(N_4472)
);
defparam \un1_DacWriteNextState_293_1[5] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1[4]  (
	.A(DacSetpoints_4_2[4]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[4]),
	.Y(N_4471)
);
defparam \un1_DacWriteNextState_293_1[4] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1[3]  (
	.A(DacSetpoints_4_2[3]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[3]),
	.Y(N_4470)
);
defparam \un1_DacWriteNextState_293_1[3] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1[2]  (
	.A(DacSetpoints_4_2[2]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[2]),
	.Y(N_4469)
);
defparam \un1_DacWriteNextState_293_1[2] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1[1]  (
	.A(DacSetpoints_4_2[1]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[1]),
	.Y(N_4468)
);
defparam \un1_DacWriteNextState_293_1[1] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1[0]  (
	.A(DacSetpoints_4_2[0]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3[0]),
	.Y(N_4467)
);
defparam \un1_DacWriteNextState_293_1[0] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_0[23]  (
	.A(DacSetpoints_4_0[23]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_4_1[23]),
	.Y(N_4466)
);
defparam \un1_DacWriteNextState_293_0[23] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_0[22]  (
	.A(DacSetpoints_4_0[22]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_4_1[22]),
	.Y(N_4465)
);
defparam \un1_DacWriteNextState_293_0[22] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_0[19]  (
	.A(DacSetpoints_4_0[19]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_4_1[19]),
	.Y(N_4462)
);
defparam \un1_DacWriteNextState_293_0[19] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_0[17]  (
	.A(DacSetpoints_4_0[17]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_4_1[17]),
	.Y(N_4460)
);
defparam \un1_DacWriteNextState_293_0[17] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_0[15]  (
	.A(DacSetpoints_4_0[15]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_4_1[15]),
	.Y(N_4458)
);
defparam \un1_DacWriteNextState_293_0[15] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_0[14]  (
	.A(DacSetpoints_4_0[14]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_4_1[14]),
	.Y(N_4457)
);
defparam \un1_DacWriteNextState_293_0[14] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_0[13]  (
	.A(DacSetpoints_4_0[13]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_4_1[13]),
	.Y(N_4456)
);
defparam \un1_DacWriteNextState_293_0[13] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_0[11]  (
	.A(DacSetpoints_4_0[11]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_4_1[11]),
	.Y(N_4454)
);
defparam \un1_DacWriteNextState_293_0[11] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1[22]  (
	.A(DacSetpoints_5_2[22]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[22]),
	.Y(N_4450)
);
defparam \un1_DacWriteNextState_292_1[22] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1[21]  (
	.A(DacSetpoints_5_2[21]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[21]),
	.Y(N_4449)
);
defparam \un1_DacWriteNextState_292_1[21] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1[20]  (
	.A(DacSetpoints_5_2[20]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[20]),
	.Y(N_4448)
);
defparam \un1_DacWriteNextState_292_1[20] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1[19]  (
	.A(DacSetpoints_5_2[19]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[19]),
	.Y(N_4447)
);
defparam \un1_DacWriteNextState_292_1[19] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1[18]  (
	.A(DacSetpoints_5_2[18]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[18]),
	.Y(N_4446)
);
defparam \un1_DacWriteNextState_292_1[18] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1[17]  (
	.A(DacSetpoints_5_2[17]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[17]),
	.Y(N_4445)
);
defparam \un1_DacWriteNextState_292_1[17] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1[16]  (
	.A(DacSetpoints_5_2[16]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[16]),
	.Y(N_4444)
);
defparam \un1_DacWriteNextState_292_1[16] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1[15]  (
	.A(DacSetpoints_5_2[15]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[15]),
	.Y(N_4443)
);
defparam \un1_DacWriteNextState_292_1[15] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1[14]  (
	.A(DacSetpoints_5_2[14]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[14]),
	.Y(N_4442)
);
defparam \un1_DacWriteNextState_292_1[14] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1[13]  (
	.A(DacSetpoints_5_2[13]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[13]),
	.Y(N_4441)
);
defparam \un1_DacWriteNextState_292_1[13] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1[12]  (
	.A(DacSetpoints_5_2[12]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[12]),
	.Y(N_4440)
);
defparam \un1_DacWriteNextState_292_1[12] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1[11]  (
	.A(DacSetpoints_5_2[11]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[11]),
	.Y(N_4439)
);
defparam \un1_DacWriteNextState_292_1[11] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1[10]  (
	.A(DacSetpoints_5_2[10]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[10]),
	.Y(N_4438)
);
defparam \un1_DacWriteNextState_292_1[10] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1[9]  (
	.A(DacSetpoints_5_2[9]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[9]),
	.Y(N_4437)
);
defparam \un1_DacWriteNextState_292_1[9] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1[8]  (
	.A(DacSetpoints_5_2[8]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[8]),
	.Y(N_4436)
);
defparam \un1_DacWriteNextState_292_1[8] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1[7]  (
	.A(DacSetpoints_5_2[7]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[7]),
	.Y(N_4435)
);
defparam \un1_DacWriteNextState_292_1[7] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1[6]  (
	.A(DacSetpoints_5_2[6]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[6]),
	.Y(N_4434)
);
defparam \un1_DacWriteNextState_292_1[6] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1[3]  (
	.A(DacSetpoints_5_2[3]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[3]),
	.Y(N_4433)
);
defparam \un1_DacWriteNextState_292_1[3] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1[2]  (
	.A(DacSetpoints_5_2[2]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[2]),
	.Y(N_4432)
);
defparam \un1_DacWriteNextState_292_1[2] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1[1]  (
	.A(DacSetpoints_5_2[1]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[1]),
	.Y(N_4431)
);
defparam \un1_DacWriteNextState_292_1[1] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1[0]  (
	.A(DacSetpoints_5_2[0]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[0]),
	.Y(N_4430)
);
defparam \un1_DacWriteNextState_292_1[0] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_0[10]  (
	.A(DacSetpoints_5_0[10]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_5_1[10]),
	.Y(N_4426)
);
defparam \un1_DacWriteNextState_292_0[10] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_0[9]  (
	.A(DacSetpoints_5_0[9]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_5_1[9]),
	.Y(N_4425)
);
defparam \un1_DacWriteNextState_292_0[9] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_0[8]  (
	.A(DacSetpoints_5_0[8]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_5_1[8]),
	.Y(N_4424)
);
defparam \un1_DacWriteNextState_292_0[8] .INIT=8'hE2;
// @40:133
  CFG3 Mosi_i_3_9_i_m2 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_257)
);
defparam Mosi_i_3_9_i_m2.INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1[23]  (
	.A(DacSetpoints_5_2[23]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[23]),
	.Y(N_4451)
);
defparam \un1_DacWriteNextState_292_1[23] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0[11]  (
	.A(DacSetpoints_0_0[11]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_0_1[11]),
	.Y(N_4607)
);
defparam \un1_DacWriteNextState_297_0[11] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0[16]  (
	.A(DacSetpoints_0_0[16]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_0_1[16]),
	.Y(N_4612)
);
defparam \un1_DacWriteNextState_297_0[16] .INIT=8'hE2;
// @48:776
  CFG3 m1048 (
	.A(DacSetpoints_5_0[23]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_5_1[23]),
	.Y(N_1049)
);
defparam m1048.INIT=8'h1D;
// @40:114
  CFG3 un3_clkdivlto8_2 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_2_Z)
);
defparam un3_clkdivlto8_2.INIT=8'h7F;
// @48:776
  CFG3 m33_1 (
	.A(DacWriteNextState[15]),
	.B(DacWriteNextState[13]),
	.C(DacWriteNextState[0]),
	.Y(m33_1_Z)
);
defparam m33_1.INIT=8'h01;
// @48:776
  CFG4 m42_5 (
	.A(DacWriteNextState[10]),
	.B(DacWriteNextState[9]),
	.C(DacWriteNextState[13]),
	.D(DacWriteNextState[18]),
	.Y(m42_5_Z)
);
defparam m42_5.INIT=16'h0001;
// @48:1453
  CFG3 un1_DacWriteNextState_64_1 (
	.A(DacFSetpointToWrite[3]),
	.B(DacWriteNextState[12]),
	.C(un1_DacWriteNextState_40_2),
	.Y(un1_DacWriteNextState_64_1_Z)
);
defparam un1_DacWriteNextState_64_1.INIT=8'h20;
// @48:1453
  CFG3 un1_DacWriteNextState_56_1 (
	.A(DacFSetpointToWrite[18]),
	.B(DacWriteNextState[12]),
	.C(un1_DacWriteNextState_40_2),
	.Y(un1_DacWriteNextState_56_1_Z)
);
defparam un1_DacWriteNextState_56_1.INIT=8'h20;
// @48:1453
  CFG3 un1_DacWriteNextState_105_1 (
	.A(DacFSetpointToWrite[1]),
	.B(DacWriteNextState[12]),
	.C(un1_DacWriteNextState_40_2),
	.Y(un1_DacWriteNextState_105_1_Z)
);
defparam un1_DacWriteNextState_105_1.INIT=8'h20;
// @48:776
  CFG4 m799_1 (
	.A(DacSetpointReadAddressDac[1]),
	.B(DacSetpointReadAddressController[2]),
	.C(DacSetpointReadAddressController[1]),
	.D(DacSetpointReadAddressController[0]),
	.Y(m799_1_Z)
);
defparam m799_1.INIT=16'h8880;
// @40:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @48:1751
  CFG3 un41_dacsetpoints (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[1]),
	.C(DacSetpointReadedAddressController[0]),
	.Y(un41_dacsetpoints_Z)
);
defparam un41_dacsetpoints.INIT=8'h04;
// @48:1751
  CFG3 un29_dacsetpoints (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[1]),
	.C(DacSetpointReadedAddressController[0]),
	.Y(un29_dacsetpoints_Z)
);
defparam un29_dacsetpoints.INIT=8'h40;
// @48:1751
  CFG3 un17_dacsetpoints (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[1]),
	.C(DacSetpointReadedAddressController[0]),
	.Y(un17_dacsetpoints_Z)
);
defparam un17_dacsetpoints.INIT=8'h02;
// @48:1751
  CFG3 un5_dacsetpoints (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[1]),
	.C(DacSetpointReadedAddressController[0]),
	.Y(un5_dacsetpoints_Z)
);
defparam un5_dacsetpoints.INIT=8'h20;
// @48:1751
  CFG3 un65_dacsetpoints (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[1]),
	.C(DacSetpointReadedAddressController[0]),
	.Y(un65_dacsetpoints_Z)
);
defparam un65_dacsetpoints.INIT=8'h01;
// @48:1751
  CFG3 un53_dacsetpoints (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[1]),
	.C(DacSetpointReadedAddressController[0]),
	.Y(un53_dacsetpoints_Z)
);
defparam un53_dacsetpoints.INIT=8'h10;
// @48:1453
  CFG3 un1_MasterReset_inv_1_0 (
	.A(DacWriteNextState[9]),
	.B(shot_i),
	.C(domachine_i),
	.Y(un1_MasterReset_inv_1_0_Z)
);
defparam un1_MasterReset_inv_1_0.INIT=8'h20;
// @48:776
  CFG3 m22_e_2 (
	.A(DacWriteNextState[13]),
	.B(DacWriteNextState[19]),
	.C(DacWriteNextState[11]),
	.Y(m692_2)
);
defparam m22_e_2.INIT=8'h01;
// @48:1453
  CFG2 un1_MasterReset_i (
	.A(domachine_i),
	.B(shot_i),
	.Y(un1_MasterReset_i_1z)
);
defparam un1_MasterReset_i.INIT=4'h2;
// @47:115
  CFG2 N_4098_i (
	.A(DacBSetpointToWrite[23]),
	.B(SpiRst_1),
	.Y(N_4098_i_Z)
);
defparam N_4098_i.INIT=4'h8;
// @48:776
  CFG3 m841 (
	.A(DacSetpoints_0_2[23]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_0_3[23]),
	.Y(i569_mux)
);
defparam m841.INIT=8'h1D;
// @48:776
  CFG3 m844 (
	.A(DacSetpoints_0_2[21]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_0_3[21]),
	.Y(i567_mux)
);
defparam m844.INIT=8'h1D;
// @48:776
  CFG3 m847 (
	.A(DacSetpoints_0_2[20]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_0_3[20]),
	.Y(i565_mux)
);
defparam m847.INIT=8'h1D;
// @48:776
  CFG3 m853 (
	.A(DacSetpoints_0_2[18]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_0_3[18]),
	.Y(i561_mux)
);
defparam m853.INIT=8'h1D;
// @48:776
  CFG3 m865 (
	.A(DacSetpoints_0_2[13]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_0_3[13]),
	.Y(i553_mux)
);
defparam m865.INIT=8'h1D;
// @48:776
  CFG3 m868 (
	.A(DacSetpoints_0_2[12]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_0_3[12]),
	.Y(i551_mux)
);
defparam m868.INIT=8'h1D;
// @48:776
  CFG3 m874 (
	.A(DacSetpoints_0_2[8]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_0_3[8]),
	.Y(i547_mux)
);
defparam m874.INIT=8'h1D;
// @48:776
  CFG3 m877 (
	.A(DacSetpoints_0_2[7]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_0_3[7]),
	.Y(i545_mux)
);
defparam m877.INIT=8'h1D;
// @48:776
  CFG3 m880 (
	.A(DacSetpoints_0_2[6]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_0_3[6]),
	.Y(i543_mux)
);
defparam m880.INIT=8'h1D;
// @48:776
  CFG3 m886 (
	.A(DacSetpoints_0_2[4]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_0_3[4]),
	.Y(i539_mux)
);
defparam m886.INIT=8'h1D;
// @48:776
  CFG3 m892 (
	.A(DacSetpoints_0_2[1]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_0_3[1]),
	.Y(i535_mux)
);
defparam m892.INIT=8'h1D;
// @48:776
  CFG3 m895 (
	.A(DacSetpoints_0_2[0]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_0_3[0]),
	.Y(i533_mux)
);
defparam m895.INIT=8'h1D;
// @48:776
  CFG3 m898 (
	.A(DacSetpoints_1_2[23]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_1_3[23]),
	.Y(i531_mux)
);
defparam m898.INIT=8'h1D;
// @48:776
  CFG3 m901 (
	.A(DacSetpoints_1_2[21]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_1_3[21]),
	.Y(i529_mux)
);
defparam m901.INIT=8'h1D;
// @48:776
  CFG3 m904 (
	.A(DacSetpoints_1_2[20]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_1_3[20]),
	.Y(i527_mux)
);
defparam m904.INIT=8'h1D;
// @48:776
  CFG3 m907 (
	.A(DacSetpoints_1_2[19]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_1_3[19]),
	.Y(i525_mux)
);
defparam m907.INIT=8'h1D;
// @48:776
  CFG3 m910 (
	.A(DacSetpoints_1_2[18]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_1_3[18]),
	.Y(i523_mux)
);
defparam m910.INIT=8'h1D;
// @48:776
  CFG3 m913 (
	.A(DacSetpoints_1_2[13]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_1_3[13]),
	.Y(i521_mux)
);
defparam m913.INIT=8'h1D;
// @48:776
  CFG3 m949 (
	.A(DacSetpoints_2_2[11]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3[11]),
	.Y(i497_mux)
);
defparam m949.INIT=8'h1D;
// @48:776
  CFG3 m952 (
	.A(DacSetpoints_2_2[10]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3[10]),
	.Y(i495_mux)
);
defparam m952.INIT=8'h1D;
// @48:776
  CFG3 m955 (
	.A(DacSetpoints_2_2[9]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3[9]),
	.Y(i493_mux)
);
defparam m955.INIT=8'h1D;
// @48:776
  CFG3 m958 (
	.A(DacSetpoints_2_2[8]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3[8]),
	.Y(i491_mux)
);
defparam m958.INIT=8'h1D;
// @48:776
  CFG3 m961 (
	.A(DacSetpoints_2_2[7]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3[7]),
	.Y(i489_mux)
);
defparam m961.INIT=8'h1D;
// @48:776
  CFG3 m964 (
	.A(DacSetpoints_2_2[6]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3[6]),
	.Y(i487_mux)
);
defparam m964.INIT=8'h1D;
// @48:776
  CFG3 m967 (
	.A(DacSetpoints_2_2[5]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3[5]),
	.Y(i485_mux)
);
defparam m967.INIT=8'h1D;
// @48:776
  CFG3 m973 (
	.A(DacSetpoints_2_2[3]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3[3]),
	.Y(i481_mux)
);
defparam m973.INIT=8'h1D;
// @48:776
  CFG3 m979 (
	.A(DacSetpoints_2_2[1]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3[1]),
	.Y(i477_mux)
);
defparam m979.INIT=8'h1D;
// @48:776
  CFG3 m985 (
	.A(DacSetpoints_3_2[23]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[23]),
	.Y(i473_mux)
);
defparam m985.INIT=8'h1D;
// @48:776
  CFG3 m991 (
	.A(DacSetpoints_3_2[21]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[21]),
	.Y(i469_mux)
);
defparam m991.INIT=8'h1D;
// @48:776
  CFG3 m994 (
	.A(DacSetpoints_3_2[20]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[20]),
	.Y(i467_mux)
);
defparam m994.INIT=8'h1D;
// @48:776
  CFG3 m997 (
	.A(DacSetpoints_3_2[19]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[19]),
	.Y(i465_mux)
);
defparam m997.INIT=8'h1D;
// @48:776
  CFG3 m1003 (
	.A(DacSetpoints_3_2[17]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[17]),
	.Y(i461_mux)
);
defparam m1003.INIT=8'h1D;
// @48:776
  CFG4 m716 (
	.A(DacWriteNextState[5]),
	.B(nCsA_c_0),
	.C(SpiRst),
	.D(DacWriteNextState[7]),
	.Y(N_717)
);
defparam m716.INIT=16'h0A1B;
// @48:776
  CFG4 m735 (
	.A(DacWriteNextState[5]),
	.B(nCsE_c_0),
	.C(SpiRst_2),
	.D(DacWriteNextState[7]),
	.Y(N_736)
);
defparam m735.INIT=16'h0A1B;
// @48:776
  CFG4 m764 (
	.A(DacWriteNextState[5]),
	.B(nCsB_c_0),
	.C(SpiRst_1),
	.D(DacWriteNextState[7]),
	.Y(N_765)
);
defparam m764.INIT=16'h0A1B;
// @48:776
  CFG3 m850 (
	.A(DacSetpoints_0_2[19]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_0_3[19]),
	.Y(i563_mux)
);
defparam m850.INIT=8'h1D;
// @48:776
  CFG3 m970 (
	.A(DacSetpoints_2_2[4]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3[4]),
	.Y(i483_mux)
);
defparam m970.INIT=8'h1D;
// @48:776
  CFG3 m982 (
	.A(DacSetpoints_2_2[0]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3[0]),
	.Y(i475_mux)
);
defparam m982.INIT=8'h1D;
// @48:776
  CFG3 m1000 (
	.A(DacSetpoints_3_2[18]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[18]),
	.Y(i463_mux)
);
defparam m1000.INIT=8'h1D;
// @48:776
  CFG3 m1006 (
	.A(DacSetpoints_3_2[15]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[15]),
	.Y(i459_mux)
);
defparam m1006.INIT=8'h1D;
// @48:776
  CFG3 m1012 (
	.A(DacSetpoints_3_2[13]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[13]),
	.Y(i455_mux)
);
defparam m1012.INIT=8'h1D;
// @48:776
  CFG3 m1045 (
	.A(DacSetpoints_5_2[4]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[4]),
	.Y(i451_mux)
);
defparam m1045.INIT=8'h1D;
// @48:1453
  CFG4 un1_DacWriteNextState_174 (
	.A(DacWriteNextState[5]),
	.B(nCsF_c[1]),
	.C(SpiRst_3),
	.D(DacWriteNextState[7]),
	.Y(un1_DacWriteNextState_174_Z)
);
defparam un1_DacWriteNextState_174.INIT=16'hF5E4;
// @48:776
  CFG3 m1042 (
	.A(DacSetpoints_5_2[5]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[5]),
	.Y(i453_mux)
);
defparam m1042.INIT=8'h1D;
// @48:776
  CFG3 m1009 (
	.A(DacSetpoints_3_2[14]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[14]),
	.Y(i457_mux)
);
defparam m1009.INIT=8'h1D;
// @48:776
  CFG3 m988 (
	.A(DacSetpoints_3_2[22]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3[22]),
	.Y(i471_mux)
);
defparam m988.INIT=8'h1D;
// @48:776
  CFG3 m976 (
	.A(DacSetpoints_2_2[2]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3[2]),
	.Y(i479_mux)
);
defparam m976.INIT=8'h1D;
// @48:776
  CFG3 m946 (
	.A(DacSetpoints_2_2[12]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3[12]),
	.Y(i499_mux)
);
defparam m946.INIT=8'h1D;
// @48:776
  CFG3 m943 (
	.A(DacSetpoints_2_2[13]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3[13]),
	.Y(i501_mux)
);
defparam m943.INIT=8'h1D;
// @48:776
  CFG3 m940 (
	.A(DacSetpoints_2_2[14]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3[14]),
	.Y(i503_mux)
);
defparam m940.INIT=8'h1D;
// @48:776
  CFG3 m937 (
	.A(DacSetpoints_2_2[15]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3[15]),
	.Y(i505_mux)
);
defparam m937.INIT=8'h1D;
// @48:776
  CFG3 m934 (
	.A(DacSetpoints_2_2[17]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3[17]),
	.Y(i507_mux)
);
defparam m934.INIT=8'h1D;
// @48:776
  CFG3 m931 (
	.A(DacSetpoints_2_2[18]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_2_3[18]),
	.Y(i509_mux)
);
defparam m931.INIT=8'h1D;
// @48:776
  CFG3 m928 (
	.A(DacSetpoints_1_2[2]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_1_3[2]),
	.Y(i511_mux)
);
defparam m928.INIT=8'h1D;
// @48:776
  CFG3 m925 (
	.A(DacSetpoints_1_2[3]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_1_3[3]),
	.Y(i513_mux)
);
defparam m925.INIT=8'h1D;
// @48:776
  CFG3 m922 (
	.A(DacSetpoints_1_2[4]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_1_3[4]),
	.Y(i515_mux)
);
defparam m922.INIT=8'h1D;
// @48:776
  CFG3 m919 (
	.A(DacSetpoints_1_2[5]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_1_3[5]),
	.Y(i517_mux)
);
defparam m919.INIT=8'h1D;
// @48:776
  CFG3 m916 (
	.A(DacSetpoints_1_2[6]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_1_3[6]),
	.Y(i519_mux)
);
defparam m916.INIT=8'h1D;
// @48:776
  CFG3 m862 (
	.A(DacSetpoints_0_2[15]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_0_3[15]),
	.Y(i555_mux)
);
defparam m862.INIT=8'h1D;
// @48:776
  CFG3 m856 (
	.A(DacSetpoints_0_2[17]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_0_3[17]),
	.Y(i559_mux)
);
defparam m856.INIT=8'h1D;
// @48:776
  CFG4 m745 (
	.A(DacWriteNextState[5]),
	.B(nCsC_c_0),
	.C(SpiRst_4),
	.D(DacWriteNextState[7]),
	.Y(N_746)
);
defparam m745.INIT=16'h0A1B;
// @48:776
  CFG3 m889 (
	.A(DacSetpoints_0_2[3]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_0_3[3]),
	.Y(i537_mux)
);
defparam m889.INIT=8'h1D;
// @48:776
  CFG3 m883 (
	.A(DacSetpoints_0_2[5]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_0_3[5]),
	.Y(i541_mux)
);
defparam m883.INIT=8'h1D;
// @48:776
  CFG3 m871 (
	.A(DacSetpoints_0_2[11]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_0_3[11]),
	.Y(i549_mux)
);
defparam m871.INIT=8'h1D;
// @48:776
  CFG3 m859 (
	.A(DacSetpoints_0_2[16]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_0_3[16]),
	.Y(i557_mux)
);
defparam m859.INIT=8'h1D;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_2_1[10]  (
	.A(DacSetpoints_4_0[10]),
	.B(DacSetpoints_4_1[10]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_2220_1)
);
defparam \un1_DacWriteNextState_293_2_1[10] .INIT=16'h0C0A;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_2_1[10]  (
	.A(DacSetpoints_1_0[10]),
	.B(DacSetpoints_1_1[10]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_2532_1)
);
defparam \un1_DacWriteNextState_296_2_1[10] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNI92A21[2]  (
	.A(DacSetpoints_3_0[2]),
	.B(DacSetpoints_3_1[2]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_479_1)
);
defparam \StateOut_23_i_a2_RNI92A21[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNID6A21[2]  (
	.A(DacSetpoints_3_0[4]),
	.B(DacSetpoints_3_1[4]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_469_1)
);
defparam \StateOut_23_i_a2_RNID6A21[2] .INIT=16'h0C0A;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_2_1[16]  (
	.A(DacSetpoints_1_0[16]),
	.B(DacSetpoints_1_1[16]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_2538_1)
);
defparam \un1_DacWriteNextState_296_2_1[16] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIB8NS[2]  (
	.A(DacSetpoints_4_0[20]),
	.B(DacSetpoints_4_1[20]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_509_1)
);
defparam \StateOut_23_i_a2_RNIB8NS[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIFMLL[2]  (
	.A(DacSetpoints_5_0[21]),
	.B(DacSetpoints_5_1[21]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_604_1)
);
defparam \StateOut_23_i_a2_RNIFMLL[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNI3KLT[2]  (
	.A(DacSetpoints_2_0[0]),
	.B(DacSetpoints_2_1[0]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_394_0_1)
);
defparam \StateOut_23_i_a2_RNI3KLT[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNI76S11[2]  (
	.A(DacSetpoints_1_0[21]),
	.B(DacSetpoints_1_1[21]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_194_0_1)
);
defparam \StateOut_23_i_a2_RNI76S11[2] .INIT=16'h0C0A;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_2_1[22]  (
	.A(DacSetpoints_0_0[22]),
	.B(DacSetpoints_0_1[22]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_2648_1)
);
defparam \un1_DacWriteNextState_297_2_1[22] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNI70A21[2]  (
	.A(DacSetpoints_3_0[1]),
	.B(DacSetpoints_3_1[1]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_484_1)
);
defparam \StateOut_23_i_a2_RNI70A21[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIDM1P[2]  (
	.A(DacSetpoints_1_0[6]),
	.B(DacSetpoints_1_1[6]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_249_0_1)
);
defparam \StateOut_23_i_a2_RNIDM1P[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIPKLS[2]  (
	.A(DacSetpoints_4_0[18]),
	.B(DacSetpoints_4_1[18]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_519_1)
);
defparam \StateOut_23_i_a2_RNIPKLS[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIF8A21[2]  (
	.A(DacSetpoints_3_0[5]),
	.B(DacSetpoints_3_1[5]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_464_1)
);
defparam \StateOut_23_i_a2_RNIF8A21[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIFO1P[2]  (
	.A(DacSetpoints_1_0[7]),
	.B(DacSetpoints_1_1[7]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_244_0_1)
);
defparam \StateOut_23_i_a2_RNIFO1P[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNI9AD41[2]  (
	.A(DacSetpoints_0_0[5]),
	.B(DacSetpoints_0_1[5]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_159_0_1)
);
defparam \StateOut_23_i_a2_RNI9AD41[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIFGUM[2]  (
	.A(DacSetpoints_4_0[4]),
	.B(DacSetpoints_4_1[4]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_569_1)
);
defparam \StateOut_23_i_a2_RNIFGUM[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNI9SO31[2]  (
	.A(DacSetpoints_3_0[20]),
	.B(DacSetpoints_3_1[20]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_414_0_1)
);
defparam \StateOut_23_i_a2_RNI9SO31[2] .INIT=16'h0C0A;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_2_1[12]  (
	.A(DacSetpoints_4_0[12]),
	.B(DacSetpoints_4_1[12]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_2222_1)
);
defparam \un1_DacWriteNextState_293_2_1[12] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNILMUM[2]  (
	.A(DacSetpoints_4_0[7]),
	.B(DacSetpoints_4_1[7]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_554_1)
);
defparam \StateOut_23_i_a2_RNILMUM[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIN8N31[2]  (
	.A(DacSetpoints_3_0[18]),
	.B(DacSetpoints_3_1[18]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_4138_1)
);
defparam \StateOut_23_i_a2_RNIN8N31[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIH2MT[2]  (
	.A(DacSetpoints_2_0[7]),
	.B(DacSetpoints_2_1[7]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_359_0_1)
);
defparam \StateOut_23_i_a2_RNIH2MT[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNILSOQ[2]  (
	.A(DacSetpoints_2_0[18]),
	.B(DacSetpoints_2_1[18]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_309_0_1)
);
defparam \StateOut_23_i_a2_RNILSOQ[2] .INIT=16'h0C0A;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_2_1[6]  (
	.A(DacSetpoints_3_0[6]),
	.B(DacSetpoints_3_1[6]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_2320_1)
);
defparam \un1_DacWriteNextState_294_2_1[6] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIJSIB1[2]  (
	.A(DacSetpoints_5_0[5]),
	.B(DacSetpoints_5_1[5]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_665_1)
);
defparam \StateOut_23_i_a2_RNIJSIB1[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNI5U921[2]  (
	.A(DacSetpoints_3_0[0]),
	.B(DacSetpoints_3_1[0]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_489_1)
);
defparam \StateOut_23_i_a2_RNI5U921[2] .INIT=16'h0C0A;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_2_1[11]  (
	.A(DacSetpoints_5_0[11]),
	.B(DacSetpoints_5_1[11]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_2117_1)
);
defparam \un1_DacWriteNextState_292_2_1[11] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNI7OLT[2]  (
	.A(DacSetpoints_2_0[2]),
	.B(DacSetpoints_2_1[2]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_384_0_1)
);
defparam \StateOut_23_i_a2_RNI7OLT[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIHIUM[2]  (
	.A(DacSetpoints_4_0[5]),
	.B(DacSetpoints_4_1[5]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_564_1)
);
defparam \StateOut_23_i_a2_RNIHIUM[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIVVC41[2]  (
	.A(DacSetpoints_0_0[0]),
	.B(DacSetpoints_0_1[0]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_184_0_1)
);
defparam \StateOut_23_i_a2_RNIVVC41[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNI56D41[2]  (
	.A(DacSetpoints_0_0[3]),
	.B(DacSetpoints_0_1[3]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_169_0_1)
);
defparam \StateOut_23_i_a2_RNI56D41[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIDANS[2]  (
	.A(DacSetpoints_4_0[21]),
	.B(DacSetpoints_4_1[21]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_504_1)
);
defparam \StateOut_23_i_a2_RNIDANS[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIDED41[2]  (
	.A(DacSetpoints_0_0[7]),
	.B(DacSetpoints_0_1[7]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_149_0_1)
);
defparam \StateOut_23_i_a2_RNIDED41[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIBCUM[2]  (
	.A(DacSetpoints_4_0[2]),
	.B(DacSetpoints_4_1[2]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_579_1)
);
defparam \StateOut_23_i_a2_RNIBCUM[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNI9IIB1[2]  (
	.A(DacSetpoints_5_0[0]),
	.B(DacSetpoints_5_1[0]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_680_1)
);
defparam \StateOut_23_i_a2_RNI9IIB1[2] .INIT=16'h0C0A;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_2_1[16]  (
	.A(DacSetpoints_2_0[16]),
	.B(DacSetpoints_2_1[16]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_2434_1)
);
defparam \un1_DacWriteNextState_295_2_1[16] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNI5QT81[2]  (
	.A(DacSetpoints_0_0[21]),
	.B(DacSetpoints_0_1[21]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_77_0_1)
);
defparam \StateOut_23_i_a2_RNI5QT81[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIDEUM[2]  (
	.A(DacSetpoints_4_0[3]),
	.B(DacSetpoints_4_1[3]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_574_1)
);
defparam \StateOut_23_i_a2_RNIDEUM[2] .INIT=16'h0C0A;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_2_1[16]  (
	.A(DacSetpoints_3_0[16]),
	.B(DacSetpoints_3_1[16]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_2330_1)
);
defparam \un1_DacWriteNextState_294_2_1[16] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIB4A21[2]  (
	.A(DacSetpoints_3_0[3]),
	.B(DacSetpoints_3_1[3]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_474_1)
);
defparam \StateOut_23_i_a2_RNIB4A21[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIN0JB1[2]  (
	.A(DacSetpoints_5_0[7]),
	.B(DacSetpoints_5_1[7]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_655_1)
);
defparam \StateOut_23_i_a2_RNIN0JB1[2] .INIT=16'h0C0A;
// @40:133
  CFG4 Mosi_i_3_8_i_m2_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_256_1)
);
defparam Mosi_i_3_8_i_m2_1_0.INIT=16'h00AC;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIJGQ11[2]  (
	.A(DacSetpoints_1_0[18]),
	.B(DacSetpoints_1_1[18]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_209_0_1)
);
defparam \StateOut_23_i_a2_RNIJGQ11[2] .INIT=16'h0C0A;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_2_1[1]  (
	.A(DacSetpoints_5_0[1]),
	.B(DacSetpoints_5_1[1]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_2107_1)
);
defparam \un1_DacWriteNextState_292_2_1[1] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNI54S11[2]  (
	.A(DacSetpoints_1_0[20]),
	.B(DacSetpoints_1_1[20]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_199_0_1)
);
defparam \StateOut_23_i_a2_RNI54S11[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNI7G1P[2]  (
	.A(DacSetpoints_1_0[3]),
	.B(DacSetpoints_1_1[3]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_264_0_1)
);
defparam \StateOut_23_i_a2_RNI7G1P[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNI9I1P[2]  (
	.A(DacSetpoints_1_0[4]),
	.B(DacSetpoints_1_1[4]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_259_0_1)
);
defparam \StateOut_23_i_a2_RNI9I1P[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIBK1P[2]  (
	.A(DacSetpoints_1_0[5]),
	.B(DacSetpoints_1_1[5]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_254_0_1)
);
defparam \StateOut_23_i_a2_RNIBK1P[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIF0MT[2]  (
	.A(DacSetpoints_2_0[6]),
	.B(DacSetpoints_2_1[6]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_364_0_1)
);
defparam \StateOut_23_i_a2_RNIF0MT[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNI5E1P[2]  (
	.A(DacSetpoints_1_0[2]),
	.B(DacSetpoints_1_1[2]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_269_0_1)
);
defparam \StateOut_23_i_a2_RNI5E1P[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNI3C1P[2]  (
	.A(DacSetpoints_1_0[1]),
	.B(DacSetpoints_1_1[1]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_274_0_1)
);
defparam \StateOut_23_i_a2_RNI3C1P[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNI3OT81[2]  (
	.A(DacSetpoints_0_0[20]),
	.B(DacSetpoints_0_1[20]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_82_0_1)
);
defparam \StateOut_23_i_a2_RNI3OT81[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIBCD41[2]  (
	.A(DacSetpoints_0_0[6]),
	.B(DacSetpoints_0_1[6]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_154_0_1)
);
defparam \StateOut_23_i_a2_RNIBCD41[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIH4S81[2]  (
	.A(DacSetpoints_0_0[18]),
	.B(DacSetpoints_0_1[18]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_96_0_1)
);
defparam \StateOut_23_i_a2_RNIH4S81[2] .INIT=16'h0C0A;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_2_1[12]  (
	.A(DacSetpoints_1_0[12]),
	.B(DacSetpoints_1_1[12]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_2534_1)
);
defparam \un1_DacWriteNextState_296_2_1[12] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIDKLL[2]  (
	.A(DacSetpoints_5_0[20]),
	.B(DacSetpoints_5_1[20]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_609_1)
);
defparam \StateOut_23_i_a2_RNIDKLL[2] .INIT=16'h0C0A;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_2_1[22]  (
	.A(DacSetpoints_1_0[22]),
	.B(DacSetpoints_1_1[22]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_2544_1)
);
defparam \un1_DacWriteNextState_296_2_1[22] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNI9AUM[2]  (
	.A(DacSetpoints_4_0[1]),
	.B(DacSetpoints_4_1[1]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_584_1)
);
defparam \StateOut_23_i_a2_RNI9AUM[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIBSLT[2]  (
	.A(DacSetpoints_2_0[4]),
	.B(DacSetpoints_2_1[4]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_374_0_1)
);
defparam \StateOut_23_i_a2_RNIBSLT[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNI9QLT[2]  (
	.A(DacSetpoints_2_0[3]),
	.B(DacSetpoints_2_1[3]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_379_0_1)
);
defparam \StateOut_23_i_a2_RNI9QLT[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNI1A1P[2]  (
	.A(DacSetpoints_1_0[0]),
	.B(DacSetpoints_1_1[0]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_279_0_1)
);
defparam \StateOut_23_i_a2_RNI1A1P[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNI7GQQ[2]  (
	.A(DacSetpoints_2_0[20]),
	.B(DacSetpoints_2_1[20]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_299_0_1)
);
defparam \StateOut_23_i_a2_RNI7GQQ[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNI78D41[2]  (
	.A(DacSetpoints_0_0[4]),
	.B(DacSetpoints_0_1[4]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_164_0_1)
);
defparam \StateOut_23_i_a2_RNI78D41[2] .INIT=16'h0C0A;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_2_1[8]  (
	.A(DacSetpoints_4_0[8]),
	.B(DacSetpoints_4_1[8]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_2218_1)
);
defparam \un1_DacWriteNextState_293_2_1[8] .INIT=16'h0C0A;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_2_1[18]  (
	.A(DacSetpoints_5_0[18]),
	.B(DacSetpoints_5_1[18]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_2124_1)
);
defparam \un1_DacWriteNextState_292_2_1[18] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNI34D41[2]  (
	.A(DacSetpoints_0_0[2]),
	.B(DacSetpoints_0_1[2]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_174_0_1)
);
defparam \StateOut_23_i_a2_RNI34D41[2] .INIT=16'h0C0A;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_2_1[16]  (
	.A(DacSetpoints_4_0[16]),
	.B(DacSetpoints_4_1[16]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_2226_1)
);
defparam \un1_DacWriteNextState_293_2_1[16] .INIT=16'h0C0A;
// @40:133
  CFG4 Mosi_i_3_2_i_m2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_250_2)
);
defparam Mosi_i_3_2_i_m2_2_0.INIT=16'hAC00;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIDULT[2]  (
	.A(DacSetpoints_2_0[5]),
	.B(DacSetpoints_2_1[5]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_369_0_1)
);
defparam \StateOut_23_i_a2_RNIDULT[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNI5MLT[2]  (
	.A(DacSetpoints_2_0[1]),
	.B(DacSetpoints_2_1[1]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_389_0_1)
);
defparam \StateOut_23_i_a2_RNI5MLT[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIJCA21[2]  (
	.A(DacSetpoints_3_0[7]),
	.B(DacSetpoints_3_1[7]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_459_1)
);
defparam \StateOut_23_i_a2_RNIJCA21[2] .INIT=16'h0C0A;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_2_1[14]  (
	.A(DacSetpoints_0_0[14]),
	.B(DacSetpoints_0_1[14]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_2640_1)
);
defparam \un1_DacWriteNextState_297_2_1[14] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNILUIB1[2]  (
	.A(DacSetpoints_5_0[6]),
	.B(DacSetpoints_5_1[6]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_660_1)
);
defparam \StateOut_23_i_a2_RNILUIB1[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIJKUM[2]  (
	.A(DacSetpoints_4_0[6]),
	.B(DacSetpoints_4_1[6]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_559_1)
);
defparam \StateOut_23_i_a2_RNIJKUM[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNI78UM[2]  (
	.A(DacSetpoints_4_0[0]),
	.B(DacSetpoints_4_1[0]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_589_1)
);
defparam \StateOut_23_i_a2_RNI78UM[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIDMIB1[2]  (
	.A(DacSetpoints_5_0[2]),
	.B(DacSetpoints_5_1[2]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_675_1)
);
defparam \StateOut_23_i_a2_RNIDMIB1[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNI9IQQ[2]  (
	.A(DacSetpoints_2_0[21]),
	.B(DacSetpoints_2_1[21]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_294_0_1)
);
defparam \StateOut_23_i_a2_RNI9IQQ[2] .INIT=16'h0C0A;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_2_1[3]  (
	.A(DacSetpoints_5_0[3]),
	.B(DacSetpoints_5_1[3]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_2109_1)
);
defparam \un1_DacWriteNextState_292_2_1[3] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNI12D41[2]  (
	.A(DacSetpoints_0_0[1]),
	.B(DacSetpoints_0_1[1]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_179_0_1)
);
defparam \StateOut_23_i_a2_RNI12D41[2] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIHQIB1[2]  (
	.A(DacSetpoints_5_0[4]),
	.B(DacSetpoints_5_1[4]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_670_1)
);
defparam \StateOut_23_i_a2_RNIHQIB1[2] .INIT=16'h0C0A;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_2_1[8]  (
	.A(DacSetpoints_3_0[8]),
	.B(DacSetpoints_3_1[8]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_2322_1)
);
defparam \un1_DacWriteNextState_294_2_1[8] .INIT=16'h0C0A;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIBUO31[2]  (
	.A(DacSetpoints_3_0[21]),
	.B(DacSetpoints_3_1[21]),
	.C(N_416),
	.D(DacWriteNextState[6]),
	.Y(N_409_1)
);
defparam \StateOut_23_i_a2_RNIBUO31[2] .INIT=16'h0C0A;
// @48:1472
  CFG4 \StateOut_23_a3_2[0]  (
	.A(DacWriteNextState[0]),
	.B(DacWriteNextState[10]),
	.C(un1_DacWriteNextState_207_2_Z),
	.D(DacWriteNextState[20]),
	.Y(StateOut_23_a3_2_Z[0])
);
defparam \StateOut_23_a3_2[0] .INIT=16'h0001;
// @48:776
  CFG4 m42_7 (
	.A(m42_5_Z),
	.B(DacWriteNextState_rep_0),
	.C(DacWriteNextState[17]),
	.D(DacWriteNextState[5]),
	.Y(m42_7_Z)
);
defparam m42_7.INIT=16'h0002;
// @40:133
  CFG4 _decfrac23 (
	.A(SpiBitPos_Z[2]),
	.B(N_209),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(_decfrac23_Z)
);
defparam _decfrac23.INIT=16'h1000;
// @48:1453
  CFG4 un1_DacWriteNextState_113 (
	.A(DacBSetpointToWrite[12]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[14]),
	.D(un1_DacWriteNextState_207_2_Z),
	.Y(un1_DacWriteNextState_113_Z)
);
defparam un1_DacWriteNextState_113.INIT=16'h0002;
// @48:1453
  CFG4 un1_DacWriteNextState_128 (
	.A(DacESetpointToWrite[8]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[14]),
	.D(un1_DacWriteNextState_207_2_Z),
	.Y(un1_DacWriteNextState_128_Z)
);
defparam un1_DacWriteNextState_128.INIT=16'h0002;
// @48:1453
  CFG4 un1_DacWriteNextState_141 (
	.A(DacBSetpointToWrite[22]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[14]),
	.D(un1_DacWriteNextState_207_2_Z),
	.Y(un1_DacWriteNextState_141_Z)
);
defparam un1_DacWriteNextState_141.INIT=16'h0002;
// @48:1453
  CFG4 un1_DacWriteNextState_140 (
	.A(DacESetpointToWrite[12]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[14]),
	.D(un1_DacWriteNextState_207_2_Z),
	.Y(un1_DacWriteNextState_140_Z)
);
defparam un1_DacWriteNextState_140.INIT=16'h0002;
// @48:1453
  CFG4 un1_DacWriteNextState_137 (
	.A(DacASetpointToWrite[22]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[14]),
	.D(un1_DacWriteNextState_207_2_Z),
	.Y(un1_DacWriteNextState_137_Z)
);
defparam un1_DacWriteNextState_137.INIT=16'h0002;
// @48:1453
  CFG4 un1_DacWriteNextState_136 (
	.A(DacFSetpointToWrite[11]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[14]),
	.D(un1_DacWriteNextState_207_2_Z),
	.Y(un1_DacWriteNextState_136_Z)
);
defparam un1_DacWriteNextState_136.INIT=16'h0002;
// @48:1453
  CFG4 un1_DacWriteNextState_133 (
	.A(DacDSetpointToWrite[8]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[14]),
	.D(un1_DacWriteNextState_207_2_Z),
	.Y(un1_DacWriteNextState_133_Z)
);
defparam un1_DacWriteNextState_133.INIT=16'h0002;
// @48:1453
  CFG4 un1_DacWriteNextState_132 (
	.A(DacASetpointToWrite[14]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[14]),
	.D(un1_DacWriteNextState_207_2_Z),
	.Y(un1_DacWriteNextState_132_Z)
);
defparam un1_DacWriteNextState_132.INIT=16'h0002;
// @48:1453
  CFG4 un1_DacWriteNextState_130 (
	.A(DacESetpointToWrite[10]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[14]),
	.D(un1_DacWriteNextState_207_2_Z),
	.Y(un1_DacWriteNextState_130_Z)
);
defparam un1_DacWriteNextState_130.INIT=16'h0002;
// @48:1453
  CFG4 un1_DacWriteNextState_151 (
	.A(DacBSetpointToWrite[10]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[14]),
	.D(un1_DacWriteNextState_207_2_Z),
	.Y(un1_DacWriteNextState_151_Z)
);
defparam un1_DacWriteNextState_151.INIT=16'h0002;
// @48:776
  CFG4 m16 (
	.A(DacWriteNextState[12]),
	.B(un1_DacWriteNextState_40_2),
	.C(DacWriteNextState[18]),
	.D(DacWriteNextState[20]),
	.Y(N_17_0)
);
defparam m16.INIT=16'h0004;
// @40:114
  CFG4 \SpiBitPos_6_1.SUM_i_a2[1]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[4]),
	.Y(N_4825)
);
defparam \SpiBitPos_6_1.SUM_i_a2[1] .INIT=16'h0001;
// @40:131
  CFG4 un5_xfercomplete_ilto4_i_a2 (
	.A(SpiBitPos_Z[2]),
	.B(N_209),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(N_4826)
);
defparam un5_xfercomplete_ilto4_i_a2.INIT=16'h0001;
// @48:776
  CFG4 m69 (
	.A(DacWriteNextState[14]),
	.B(DacWriteNextState[12]),
	.C(N_1089),
	.D(N_67_0),
	.Y(N_70_0)
);
defparam m69.INIT=16'h0232;
// @48:776
  CFG4 m709 (
	.A(DacSetpointReadAddressDac[1]),
	.B(DacSetpointReadAddressDac[0]),
	.C(N_707),
	.D(m51_Z),
	.Y(m709_1z)
);
defparam m709.INIT=16'h00EA;
// @48:776
  CFG4 m99 (
	.A(DacWriteNextState[14]),
	.B(DacWriteNextState[12]),
	.C(N_1089),
	.D(N_67_0),
	.Y(N_100_0)
);
defparam m99.INIT=16'h3101;
// @48:776
  CFG4 m88 (
	.A(DacWriteNextState[14]),
	.B(DacWriteNextState[12]),
	.C(N_1089),
	.D(N_67_0),
	.Y(N_89_0)
);
defparam m88.INIT=16'h1310;
// @48:776
  CFG4 un1_DacWriteNextState_7_1_RNIOCRV (
	.A(SpiRst_0),
	.B(DacWriteNextState[3]),
	.C(un1_DacWriteNextState_7_1_Z),
	.D(nCsD_c_0),
	.Y(N_756)
);
defparam un1_DacWriteNextState_7_1_RNIOCRV.INIT=16'h4447;
// @48:1453
  CFG4 un1_DacWriteNextState_166 (
	.A(SpiRst_3),
	.B(DacWriteNextState[3]),
	.C(un1_DacWriteNextState_7_1_Z),
	.D(nCsF_c[2]),
	.Y(un1_DacWriteNextState_166_Z)
);
defparam un1_DacWriteNextState_166.INIT=16'hBBB8;
// @40:133
  CFG3 Mosi_i_3_8_i_m2 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_256_1),
	.Y(N_256)
);
defparam Mosi_i_3_8_i_m2.INIT=8'hF8;
// @40:133
  CFG3 Mosi_i_3_2_i_m2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_250_2),
	.Y(N_250)
);
defparam Mosi_i_3_2_i_m2.INIT=8'hF2;
// @40:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[7]),
	.B(ClkDiv_Z[6]),
	.C(un3_clkdivlto8_2_Z),
	.D(un3_clkdivlt8),
	.Y(un3_clkdivlto8_0)
);
defparam un3_clkdivlto8.INIT=16'hFFF7;
// @48:776
  CFG4 un1_DacWriteNextState_7_1_RNI2GRU1 (
	.A(m692_1_Z),
	.B(m692_2),
	.C(un1_DacWriteNextState_273_1_1z),
	.D(un1_DacWriteNextState_7_1_Z),
	.Y(N_4133)
);
defparam un1_DacWriteNextState_7_1_RNI2GRU1.INIT=16'h0008;
// @48:1453
  CFG4 un1_DacSetpointReadAddressChannel_0_sqmuxa (
	.A(DacSetpointReadAddressChannel_0),
	.B(DacWriteNextState[0]),
	.C(domachine_i),
	.D(un3_dacsetpointreadaddresschannellt5),
	.Y(DacSetpointReadAddressChannel_lcry)
);
defparam un1_DacSetpointReadAddressChannel_0_sqmuxa.INIT=16'hFF7F;
// @48:1453
  CFG4 un1_MasterReset_inv_4 (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(un41_dacsetpoints_Z),
	.D(un1_MasterReset_inv_1_0_Z),
	.Y(un1_MasterReset_inv_4_1z)
);
defparam un1_MasterReset_inv_4.INIT=16'h4000;
// @48:1453
  CFG4 un1_MasterReset_inv_3 (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(un17_dacsetpoints_Z),
	.D(un1_MasterReset_inv_1_0_Z),
	.Y(un1_MasterReset_inv_3_1z)
);
defparam un1_MasterReset_inv_3.INIT=16'h2000;
// @48:1453
  CFG4 un1_MasterReset_inv_2 (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(un65_dacsetpoints_Z),
	.D(un1_MasterReset_inv_1_0_Z),
	.Y(un1_MasterReset_inv_2_1z)
);
defparam un1_MasterReset_inv_2.INIT=16'h2000;
// @48:1453
  CFG4 un1_MasterReset_inv_1 (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(un53_dacsetpoints_Z),
	.D(un1_MasterReset_inv_1_0_Z),
	.Y(un1_MasterReset_inv_1_1z)
);
defparam un1_MasterReset_inv_1.INIT=16'h1000;
// @48:1453
  CFG4 un1_MasterReset_inv (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(un65_dacsetpoints_Z),
	.D(un1_MasterReset_inv_1_0_Z),
	.Y(un1_MasterReset_inv_1z)
);
defparam un1_MasterReset_inv.INIT=16'h4000;
// @48:1453
  CFG4 un1_MasterReset_inv_19 (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(un53_dacsetpoints_Z),
	.D(un1_MasterReset_inv_1_0_Z),
	.Y(un1_MasterReset_inv_19_1z)
);
defparam un1_MasterReset_inv_19.INIT=16'h8000;
// @48:1453
  CFG4 un1_MasterReset_inv_18 (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(un17_dacsetpoints_Z),
	.D(un1_MasterReset_inv_1_0_Z),
	.Y(un1_MasterReset_inv_18_1z)
);
defparam un1_MasterReset_inv_18.INIT=16'h8000;
// @48:1453
  CFG4 un1_MasterReset_inv_17 (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(un29_dacsetpoints_Z),
	.D(un1_MasterReset_inv_1_0_Z),
	.Y(un1_MasterReset_inv_17_1z)
);
defparam un1_MasterReset_inv_17.INIT=16'h2000;
// @48:1453
  CFG4 un1_MasterReset_inv_16 (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(un65_dacsetpoints_Z),
	.D(un1_MasterReset_inv_1_0_Z),
	.Y(un1_MasterReset_inv_16_1z)
);
defparam un1_MasterReset_inv_16.INIT=16'h8000;
// @48:1453
  CFG4 un1_MasterReset_inv_15 (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(un5_dacsetpoints_Z),
	.D(un1_MasterReset_inv_1_0_Z),
	.Y(un1_MasterReset_inv_15_1z)
);
defparam un1_MasterReset_inv_15.INIT=16'h2000;
// @48:1453
  CFG4 un1_MasterReset_inv_14 (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(un65_dacsetpoints_Z),
	.D(un1_MasterReset_inv_1_0_Z),
	.Y(un1_MasterReset_inv_14_1z)
);
defparam un1_MasterReset_inv_14.INIT=16'h1000;
// @48:1453
  CFG4 un1_MasterReset_inv_13 (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(un41_dacsetpoints_Z),
	.D(un1_MasterReset_inv_1_0_Z),
	.Y(un1_MasterReset_inv_13_1z)
);
defparam un1_MasterReset_inv_13.INIT=16'h1000;
// @48:1453
  CFG4 un1_MasterReset_inv_12 (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(un17_dacsetpoints_Z),
	.D(un1_MasterReset_inv_1_0_Z),
	.Y(un1_MasterReset_inv_12_1z)
);
defparam un1_MasterReset_inv_12.INIT=16'h4000;
// @48:1453
  CFG4 un1_MasterReset_inv_11 (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(un53_dacsetpoints_Z),
	.D(un1_MasterReset_inv_1_0_Z),
	.Y(un1_MasterReset_inv_11_1z)
);
defparam un1_MasterReset_inv_11.INIT=16'h4000;
// @48:1453
  CFG4 un1_MasterReset_inv_10 (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(un17_dacsetpoints_Z),
	.D(un1_MasterReset_inv_1_0_Z),
	.Y(un1_MasterReset_inv_10_1z)
);
defparam un1_MasterReset_inv_10.INIT=16'h1000;
// @48:1453
  CFG4 un1_MasterReset_inv_9 (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(un41_dacsetpoints_Z),
	.D(un1_MasterReset_inv_1_0_Z),
	.Y(un1_MasterReset_inv_9_1z)
);
defparam un1_MasterReset_inv_9.INIT=16'h8000;
// @48:1453
  CFG4 un1_MasterReset_inv_8 (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(un41_dacsetpoints_Z),
	.D(un1_MasterReset_inv_1_0_Z),
	.Y(un1_MasterReset_inv_8_1z)
);
defparam un1_MasterReset_inv_8.INIT=16'h2000;
// @48:1453
  CFG4 un1_MasterReset_inv_7 (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(un5_dacsetpoints_Z),
	.D(un1_MasterReset_inv_1_0_Z),
	.Y(un1_MasterReset_inv_7_1z)
);
defparam un1_MasterReset_inv_7.INIT=16'h4000;
// @48:1453
  CFG4 un1_MasterReset_inv_6 (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(un29_dacsetpoints_Z),
	.D(un1_MasterReset_inv_1_0_Z),
	.Y(un1_MasterReset_inv_6_1z)
);
defparam un1_MasterReset_inv_6.INIT=16'h8000;
// @48:1453
  CFG4 un1_MasterReset_inv_5 (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(un5_dacsetpoints_Z),
	.D(un1_MasterReset_inv_1_0_Z),
	.Y(un1_MasterReset_inv_5_1z)
);
defparam un1_MasterReset_inv_5.INIT=16'h1000;
// @48:1453
  CFG4 un1_MasterReset_inv_23 (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(un53_dacsetpoints_Z),
	.D(un1_MasterReset_inv_1_0_Z),
	.Y(un1_MasterReset_inv_23_1z)
);
defparam un1_MasterReset_inv_23.INIT=16'h2000;
// @48:1453
  CFG4 un1_MasterReset_inv_22 (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(un29_dacsetpoints_Z),
	.D(un1_MasterReset_inv_1_0_Z),
	.Y(un1_MasterReset_inv_22_1z)
);
defparam un1_MasterReset_inv_22.INIT=16'h1000;
// @48:1453
  CFG4 un1_MasterReset_inv_21 (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(un5_dacsetpoints_Z),
	.D(un1_MasterReset_inv_1_0_Z),
	.Y(un1_MasterReset_inv_21_1z)
);
defparam un1_MasterReset_inv_21.INIT=16'h8000;
// @48:1453
  CFG4 un1_MasterReset_inv_20 (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(un29_dacsetpoints_Z),
	.D(un1_MasterReset_inv_1_0_Z),
	.Y(un1_MasterReset_inv_20_1z)
);
defparam un1_MasterReset_inv_20.INIT=16'h4000;
// @48:776
  CFG2 m772 (
	.A(N_775),
	.B(DacWriteNextState[1]),
	.Y(N_773)
);
defparam m772.INIT=4'h8;
// @48:776
  CFG3 m117 (
	.A(DacASetpointToWrite[13]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_118_0)
);
defparam m117.INIT=8'hB1;
// @48:776
  CFG3 m122 (
	.A(DacASetpointToWrite[12]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_123_0)
);
defparam m122.INIT=8'hB1;
// @48:776
  CFG3 m142 (
	.A(DacASetpointToWrite[8]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_143_0)
);
defparam m142.INIT=8'hB1;
// @48:776
  CFG3 m222 (
	.A(DacBSetpointToWrite[13]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_223_0)
);
defparam m222.INIT=8'hB1;
// @48:776
  CFG3 m227 (
	.A(DacBSetpointToWrite[11]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_228_0)
);
defparam m227.INIT=8'hB1;
// @48:776
  CFG3 m337 (
	.A(DacCSetpointToWrite[11]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_338_0)
);
defparam m337.INIT=8'hB1;
// @48:776
  CFG3 m342 (
	.A(DacCSetpointToWrite[10]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_343_0)
);
defparam m342.INIT=8'hB1;
// @48:776
  CFG3 m347 (
	.A(DacCSetpointToWrite[9]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_348_0)
);
defparam m347.INIT=8'hB1;
// @48:776
  CFG3 m352 (
	.A(DacCSetpointToWrite[8]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_353_0)
);
defparam m352.INIT=8'hB1;
// @48:776
  CFG3 \un1_DacWriteNextState_292_RNO_0[14]  (
	.A(DacFSetpointToWrite[14]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_683)
);
defparam \un1_DacWriteNextState_292_RNO_0[14] .INIT=8'hB1;
// @48:776
  CFG3 \un1_DacWriteNextState_294_2_RNO[11]  (
	.A(DacDSetpointToWrite[11]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_833)
);
defparam \un1_DacWriteNextState_294_2_RNO[11] .INIT=8'hB1;
// @48:776
  CFG3 \un1_DacWriteNextState_296_2_RNO[14]  (
	.A(DacBSetpointToWrite[14]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_834)
);
defparam \un1_DacWriteNextState_296_2_RNO[14] .INIT=8'hB1;
// @48:776
  CFG3 \un1_DacWriteNextState_294_2_RNO[12]  (
	.A(DacDSetpointToWrite[12]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_835)
);
defparam \un1_DacWriteNextState_294_2_RNO[12] .INIT=8'hB1;
// @48:776
  CFG3 \un1_DacWriteNextState_292_2_RNO[9]  (
	.A(DacFSetpointToWrite[9]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_836)
);
defparam \un1_DacWriteNextState_292_2_RNO[9] .INIT=8'hB1;
// @48:776
  CFG3 m132 (
	.A(DacASetpointToWrite[10]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_133_0)
);
defparam m132.INIT=8'hB1;
// @48:776
  CFG3 m137 (
	.A(DacASetpointToWrite[9]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_138_0)
);
defparam m137.INIT=8'hB1;
// @48:776
  CFG3 m232 (
	.A(DacBSetpointToWrite[9]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_233_0)
);
defparam m232.INIT=8'hB1;
// @48:776
  CFG3 m237 (
	.A(DacBSetpointToWrite[8]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_238_0)
);
defparam m237.INIT=8'hB1;
// @48:776
  CFG3 m287 (
	.A(DacCSetpointToWrite[22]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_288_0)
);
defparam m287.INIT=8'hB1;
// @48:776
  CFG3 m447 (
	.A(DacDSetpointToWrite[10]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_448)
);
defparam m447.INIT=8'hB1;
// @48:776
  CFG3 m452 (
	.A(DacDSetpointToWrite[9]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_453)
);
defparam m452.INIT=8'hB1;
// @48:776
  CFG3 m497 (
	.A(DacESetpointToWrite[22]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_498)
);
defparam m497.INIT=8'hB1;
// @48:776
  CFG3 m532 (
	.A(DacESetpointToWrite[14]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_533)
);
defparam m532.INIT=8'hB1;
// @48:776
  CFG3 m537 (
	.A(DacESetpointToWrite[13]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_538)
);
defparam m537.INIT=8'hB1;
// @48:776
  CFG3 m542 (
	.A(DacESetpointToWrite[11]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_543)
);
defparam m542.INIT=8'hB1;
// @48:776
  CFG3 m547 (
	.A(DacESetpointToWrite[9]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_548)
);
defparam m547.INIT=8'hB1;
// @48:776
  CFG3 m633 (
	.A(DacFSetpointToWrite[13]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_634)
);
defparam m633.INIT=8'hB1;
// @48:776
  CFG3 m638 (
	.A(DacFSetpointToWrite[12]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_639)
);
defparam m638.INIT=8'hB1;
// @48:776
  CFG3 m643 (
	.A(DacFSetpointToWrite[10]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_644)
);
defparam m643.INIT=8'hB1;
// @48:776
  CFG3 m648 (
	.A(DacFSetpointToWrite[8]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_649)
);
defparam m648.INIT=8'hB1;
// @48:776
  CFG3 un1_DacWriteNextState_207_3_RNIGUJF (
	.A(DacFSetpointToWrite[16]),
	.B(DacWriteNextState[20]),
	.C(un1_DacWriteNextState_207_3_Z),
	.Y(N_1086_mux)
);
defparam un1_DacWriteNextState_207_3_RNIGUJF.INIT=8'h0D;
// @48:776
  CFG3 m597 (
	.A(DacFSetpointToWrite[22]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_598)
);
defparam m597.INIT=8'hB1;
// @48:776
  CFG3 m442 (
	.A(DacDSetpointToWrite[13]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_443)
);
defparam m442.INIT=8'hB1;
// @48:776
  CFG3 m437 (
	.A(DacDSetpointToWrite[14]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_438)
);
defparam m437.INIT=8'hB1;
// @48:776
  CFG3 m402 (
	.A(DacDSetpointToWrite[22]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_403_0)
);
defparam m402.INIT=8'hB1;
// @48:776
  CFG3 m332 (
	.A(DacCSetpointToWrite[12]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_333_0)
);
defparam m332.INIT=8'hB1;
// @48:776
  CFG3 m327 (
	.A(DacCSetpointToWrite[13]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_328_0)
);
defparam m327.INIT=8'hB1;
// @48:776
  CFG3 m322 (
	.A(DacCSetpointToWrite[14]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_323_0)
);
defparam m322.INIT=8'hB1;
// @48:776
  CFG3 un1_DacWriteNextState_207_3_RNIBVPN (
	.A(DacASetpointToWrite[16]),
	.B(DacWriteNextState[20]),
	.C(un1_DacWriteNextState_207_3_Z),
	.Y(N_1085_mux)
);
defparam un1_DacWriteNextState_207_3_RNIBVPN.INIT=8'h0D;
// @48:776
  CFG3 m127 (
	.A(DacASetpointToWrite[11]),
	.B(DacWriteNextState[12]),
	.C(N_117_0),
	.Y(N_128_0)
);
defparam m127.INIT=8'hB1;
// @48:1453
  CFG4 N_1114_mux_i (
	.A(N_707),
	.B(m51_Z),
	.C(DacSetpointReadAddressDac[0]),
	.D(N_1101),
	.Y(N_1114_mux_i_1z)
);
defparam N_1114_mux_i.INIT=16'h3312;
// @40:89
  CFG3 XferComplete_ice (
	.A(N_4826),
	.B(SckB_c),
	.C(un3_clkdivlto8_0),
	.Y(XferComplete_ice_0)
);
defparam XferComplete_ice.INIT=8'h02;
// @48:1472
  CFG4 \StateOut_23_a3[0]  (
	.A(N_417),
	.B(N_416),
	.C(StateOut_23_a3_2_Z[0]),
	.D(un1_DacWriteNextState_207_1_Z),
	.Y(StateOut_23_0)
);
defparam \StateOut_23_a3[0] .INIT=16'h0080;
// @48:776
  CFG3 un1_DacWriteNextState_207_1_RNIT0VT1 (
	.A(N_100_0),
	.B(DacDSetpointToWrite[17]),
	.C(un1_DacWriteNextState_207_1_Z),
	.Y(N_428)
);
defparam un1_DacWriteNextState_207_1_RNIT0VT1.INIT=8'h2E;
// @48:776
  CFG3 un1_DacWriteNextState_207_1_RNIUJAS1 (
	.A(N_100_0),
	.B(DacESetpointToWrite[17]),
	.C(un1_DacWriteNextState_207_1_Z),
	.Y(N_523)
);
defparam un1_DacWriteNextState_207_1_RNIUJAS1.INIT=8'h2E;
// @48:776
  CFG3 un1_DacWriteNextState_207_1_RNIT4MQ1 (
	.A(N_100_0),
	.B(DacFSetpointToWrite[15]),
	.C(un1_DacWriteNextState_207_1_Z),
	.Y(N_629)
);
defparam un1_DacWriteNextState_207_1_RNIT4MQ1.INIT=8'h8B;
// @48:776
  CFG3 un1_DacWriteNextState_207_1_RNIV6MQ1 (
	.A(N_100_0),
	.B(DacFSetpointToWrite[17]),
	.C(un1_DacWriteNextState_207_1_Z),
	.Y(N_618)
);
defparam un1_DacWriteNextState_207_1_RNIV6MQ1.INIT=8'h2E;
// @48:776
  CFG3 un1_DacWriteNextState_207_1_RNISHAS1 (
	.A(N_100_0),
	.B(DacESetpointToWrite[15]),
	.C(un1_DacWriteNextState_207_1_Z),
	.Y(N_528)
);
defparam un1_DacWriteNextState_207_1_RNISHAS1.INIT=8'h8B;
// @48:776
  CFG3 un1_DacWriteNextState_207_1_RNIRUUT1 (
	.A(N_100_0),
	.B(DacDSetpointToWrite[15]),
	.C(un1_DacWriteNextState_207_1_Z),
	.Y(N_433)
);
defparam un1_DacWriteNextState_207_1_RNIRUUT1.INIT=8'h8B;
// @48:776
  CFG3 un1_DacWriteNextState_207_1_RNIPO712 (
	.A(N_100_0),
	.B(DacBSetpointToWrite[15]),
	.C(un1_DacWriteNextState_207_1_Z),
	.Y(N_218_0)
);
defparam un1_DacWriteNextState_207_1_RNIPO712.INIT=8'h8B;
// @48:1453
  CFG4 \un1_nCsDacs5_i_cZ[1]  (
	.A(un1_DacWriteNextState_273_1_1z),
	.B(N_1153),
	.C(SpiRst_3),
	.D(un1_DacWriteNextState_174_Z),
	.Y(un1_nCsDacs5_i[1])
);
defparam \un1_nCsDacs5_i_cZ[1] .INIT=16'hFCB8;
// @48:776
  CFG3 un1_DacWriteNextState_207_1_RNIQBJV1 (
	.A(N_100_0),
	.B(DacCSetpointToWrite[15]),
	.C(un1_DacWriteNextState_207_1_Z),
	.Y(N_318_0)
);
defparam un1_DacWriteNextState_207_1_RNIQBJV1.INIT=8'h8B;
// @48:776
  CFG3 un1_DacWriteNextState_207_1_RNISDJV1 (
	.A(N_100_0),
	.B(DacCSetpointToWrite[17]),
	.C(un1_DacWriteNextState_207_1_Z),
	.Y(N_313_0)
);
defparam un1_DacWriteNextState_207_1_RNISDJV1.INIT=8'h2E;
// @48:776
  CFG3 un1_DacWriteNextState_207_1_RNIRQ712 (
	.A(N_100_0),
	.B(DacBSetpointToWrite[17]),
	.C(un1_DacWriteNextState_207_1_Z),
	.Y(N_213_0)
);
defparam un1_DacWriteNextState_207_1_RNIRQ712.INIT=8'h2E;
// @48:776
  CFG3 un1_DacWriteNextState_207_1_RNIO5S22 (
	.A(N_100_0),
	.B(DacASetpointToWrite[15]),
	.C(un1_DacWriteNextState_207_1_Z),
	.Y(N_112_0)
);
defparam un1_DacWriteNextState_207_1_RNIO5S22.INIT=8'h8B;
// @48:776
  CFG3 un1_DacWriteNextState_207_1_RNIQ7S22 (
	.A(N_100_0),
	.B(DacASetpointToWrite[17]),
	.C(un1_DacWriteNextState_207_1_Z),
	.Y(N_101_0)
);
defparam un1_DacWriteNextState_207_1_RNIQ7S22.INIT=8'h2E;
// @40:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdivlto8_0),
	.B(un6_clkdiv_s_8_S_0),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h8;
// @40:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdivlto8_0),
	.B(un6_clkdiv_cry_7_S_0),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h8;
// @40:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdivlto8_0),
	.B(un6_clkdiv_cry_6_S_0),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h8;
// @40:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdivlto8_0),
	.B(un6_clkdiv_cry_5_S_0),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h8;
// @40:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdivlto8_0),
	.B(un6_clkdiv_cry_4_S_0),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h8;
// @40:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdivlto8_0),
	.B(un6_clkdiv_cry_2_S_0),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h8;
// @48:1453
  CFG2 N_371_i (
	.A(N_17_0),
	.B(N_1153),
	.Y(N_371_i_1z)
);
defparam N_371_i.INIT=4'h7;
// @48:1453
  CFG4 un1_DacWriteNextState_273_1_RNI15TC1 (
	.A(DacWriteNextState[12]),
	.B(m27_0_Z),
	.C(N_417),
	.D(un1_DacWriteNextState_273_1_1z),
	.Y(N_370_i)
);
defparam un1_DacWriteNextState_273_1_RNI15TC1.INIT=16'hFFBF;
// @48:1453
  CFG4 un1_DacWriteNextState_7_1_RNIQC2N1 (
	.A(un1_DacWriteNextState_7_1_Z),
	.B(m33_1_Z),
	.C(N_416),
	.D(un1_DacWriteNextState_40_2),
	.Y(N_369_i)
);
defparam un1_DacWriteNextState_7_1_RNIQC2N1.INIT=16'hBFFF;
// @48:1453
  CFG4 N_368_i (
	.A(DacWriteNextState[14]),
	.B(DacWriteNextState[1]),
	.C(m42_7_Z),
	.D(DacWriteNextState[2]),
	.Y(N_368_i_1z)
);
defparam N_368_i.INIT=16'hFFEF;
// @48:776
  CFG4 m57 (
	.A(DacWriteNextState[18]),
	.B(DacWriteNextState[19]),
	.C(un9_dacasetpointwritten),
	.D(N_775),
	.Y(i16_mux)
);
defparam m57.INIT=16'h4E0A;
// @48:776
  CFG4 m812 (
	.A(DacWriteNextState[14]),
	.B(DacWriteNextState[15]),
	.C(un9_dacasetpointwritten),
	.D(N_775),
	.Y(N_1104_mux)
);
defparam m812.INIT=16'h4E0A;
// @48:776
  CFG4 m818 (
	.A(DacWriteNextState[16]),
	.B(DacWriteNextState[17]),
	.C(un9_dacasetpointwritten),
	.D(N_775),
	.Y(N_1106_mux)
);
defparam m818.INIT=16'h4E0A;
// @48:776
  CFG4 m806 (
	.A(DacWriteNextState[12]),
	.B(DacWriteNextState[13]),
	.C(un9_dacasetpointwritten),
	.D(N_775),
	.Y(i18_mux)
);
defparam m806.INIT=16'h4E0A;
// @40:114
  CFG3 Mosi_i_7 (
	.A(un3_clkdivlto8_0),
	.B(N_271),
	.C(DacBSetpointToWrite[23]),
	.Y(Mosi_i_7_Z)
);
defparam Mosi_i_7.INIT=8'hE4;
// @48:1453
  CFG3 N_1087_mux_i (
	.A(DacWriteNextState[0]),
	.B(N_775),
	.C(DacWriteNextState[11]),
	.Y(N_1087_mux_i_1z)
);
defparam N_1087_mux_i.INIT=8'hEA;
// @48:1453
  CFG4 N_801_i (
	.A(m799_1_Z),
	.B(m795_1z),
	.C(DacWriteNextState[9]),
	.D(DacWriteNextState[21]),
	.Y(N_801_i_1z)
);
defparam N_801_i.INIT=16'h7F70;
// @40:114
  CFG3 \SpiBitPos_6_1.SUM_i_o2[1]  (
	.A(SpiBitPos_Z[0]),
	.B(SUM_i_o2_0[0]),
	.C(un3_clkdivlto8_0),
	.Y(N_272)
);
defparam \SpiBitPos_6_1.SUM_i_o2[1] .INIT=8'hFE;
// @40:89
  CFG4 Sck_i_0 (
	.A(SpiXferCompleteOut),
	.B(SckB_c),
	.C(un3_clkdivlto8_0),
	.D(N_4826),
	.Y(Sck_i_0_Z)
);
defparam Sck_i_0.INIT=16'hCCC9;
// @48:1453
  CFG4 \un1_nCsDacs5_i_cZ[2]  (
	.A(SpiRst_3),
	.B(DacWriteNextState[1]),
	.C(un1_DacWriteNextState_166_Z),
	.D(N_1153),
	.Y(un1_nCsDacs5_i[2])
);
defparam \un1_nCsDacs5_i_cZ[2] .INIT=16'hFCAA;
// @48:1453
  CFG4 N_1105_mux_i (
	.A(DacWriteNextState[15]),
	.B(DacWriteNextState[16]),
	.C(N_775),
	.D(un9_dacasetpointwritten),
	.Y(N_1105_mux_i_1z)
);
defparam N_1105_mux_i.INIT=16'hCE0A;
// @48:1453
  CFG4 N_1103_mux_i (
	.A(DacWriteNextState[13]),
	.B(DacWriteNextState[14]),
	.C(N_775),
	.D(un9_dacasetpointwritten),
	.Y(N_1103_mux_i_1z)
);
defparam N_1103_mux_i.INIT=16'hCE0A;
// @48:1453
  CFG4 N_1100_mux_i (
	.A(DacWriteNextState[7]),
	.B(DacWriteNextState[8]),
	.C(N_775),
	.D(un9_dacasetpointwritten),
	.Y(N_1100_mux_i_1z)
);
defparam N_1100_mux_i.INIT=16'hCE0A;
// @48:1453
  CFG4 un1_DacWriteNextState_273_1_RNINO153 (
	.A(SpiRst_2),
	.B(N_736),
	.C(un1_DacWriteNextState_273_1_1z),
	.D(N_1153),
	.Y(N_1161_mux_i)
);
defparam un1_DacWriteNextState_273_1_RNINO153.INIT=16'hF3AA;
// @48:1453
  CFG4 un1_DacWriteNextState_273_1_RNIBSM23 (
	.A(SpiRst),
	.B(N_717),
	.C(un1_DacWriteNextState_273_1_1z),
	.D(N_1153),
	.Y(N_1160_mux_i)
);
defparam un1_DacWriteNextState_273_1_RNIBSM23.INIT=16'hF3AA;
// @48:1453
  CFG4 un1_DacWriteNextState_273_1_RNIEJ973 (
	.A(SpiRst_1),
	.B(N_765),
	.C(un1_DacWriteNextState_273_1_1z),
	.D(N_1153),
	.Y(N_1164_mux_i)
);
defparam un1_DacWriteNextState_273_1_RNIEJ973.INIT=16'hF3AA;
// @48:1453
  CFG4 un1_DacWriteNextState_273_1_RNIHASB2 (
	.A(SpiRst_4),
	.B(N_746),
	.C(un1_DacWriteNextState_273_1_1z),
	.D(N_1153),
	.Y(N_1162_mux_i)
);
defparam un1_DacWriteNextState_273_1_RNIHASB2.INIT=16'hF3AA;
// @48:1453
  CFG4 N_338_i (
	.A(DacWriteNextState[2]),
	.B(DacWriteNextState[3]),
	.C(un9_dacasetpointwritten),
	.D(N_775),
	.Y(N_338_i_1z)
);
defparam N_338_i.INIT=16'hCE02;
// @48:1453
  CFG4 N_777_i (
	.A(DacWriteNextState[1]),
	.B(DacWriteNextState[2]),
	.C(N_775),
	.D(un9_dacasetpointwritten),
	.Y(N_777_i_1z)
);
defparam N_777_i.INIT=16'h4E0A;
// @48:1453
  CFG4 N_825_i (
	.A(DacWriteNextState[19]),
	.B(DacWriteNextState[20]),
	.C(N_775),
	.D(un9_dacasetpointwritten),
	.Y(N_825_i_1z)
);
defparam N_825_i.INIT=16'h4E0A;
// @48:1453
  CFG4 N_822_i (
	.A(DacWriteNextState[17]),
	.B(DacWriteNextState[18]),
	.C(N_775),
	.D(un9_dacasetpointwritten),
	.Y(N_822_i_1z)
);
defparam N_822_i.INIT=16'h4E0A;
// @48:1453
  CFG4 N_804_i (
	.A(DacWriteNextState[11]),
	.B(DacWriteNextState[12]),
	.C(N_775),
	.D(un9_dacasetpointwritten),
	.Y(N_804_i_1z)
);
defparam N_804_i.INIT=16'h4E0A;
// @48:1453
  CFG3 un1_DacWriteNextState_7_1_RNIRCUJ2 (
	.A(N_4133),
	.B(DacWriteNextState[0]),
	.C(TP8_c),
	.Y(N_695_i)
);
defparam un1_DacWriteNextState_7_1_RNIRCUJ2.INIT=8'hD1;
// @40:89
  CFG4 _decfrac23_RNIJH7T (
	.A(Mosi_i_0_sqmuxa_0_Z),
	.B(_decfrac23_Z),
	.C(un3_clkdivlto8_0),
	.D(N_4826),
	.Y(un1_Mosi_i_0_sqmuxa_1_i_0)
);
defparam _decfrac23_RNIJH7T.INIT=16'hC0CA;
// @48:776
  CFG4 m698_2_0 (
	.A(m1_Z),
	.B(N_1111_mux),
	.C(DacSetpointReadAddressController[2]),
	.D(N_1141),
	.Y(N_1141_mux_2)
);
defparam m698_2_0.INIT=16'hA300;
// @48:776
  CFG4 m51 (
	.A(DacSetpointReadAddressController[0]),
	.B(DacSetpointReadAddressController[1]),
	.C(N_1111_mux),
	.D(N_50_0),
	.Y(m51_Z)
);
defparam m51.INIT=16'hFE10;
// @48:776
  CFG4 m704 (
	.A(DacSetpointReadAddressController[0]),
	.B(DacSetpointReadAddressController[1]),
	.C(N_1111_mux),
	.D(N_50_0),
	.Y(N_705)
);
defparam m704.INIT=16'hAB45;
// @48:1453
  CFG4 un1_DacWriteNextState_7_1_RNI8KCP2 (
	.A(N_756),
	.B(N_1153),
	.C(SpiRst_0),
	.D(DacWriteNextState[1]),
	.Y(N_1163_mux_i)
);
defparam un1_DacWriteNextState_7_1_RNI8KCP2.INIT=16'hFC74;
// @48:776
  CFG4 m703 (
	.A(DacSetpointReadAddressController[1]),
	.B(DacSetpointReadAddressController[0]),
	.C(m1_Z),
	.D(N_50_0),
	.Y(m703_1z)
);
defparam m703.INIT=16'h060A;
// @48:776
  CFG2 m705 (
	.A(N_705),
	.B(m1_Z),
	.Y(m705_1z)
);
defparam m705.INIT=4'h1;
// @40:89
  CFG4 \SpiBitPos_6_1.N_4822_i  (
	.A(SpiBitPos_Z[0]),
	.B(SUM_i_o2_0[0]),
	.C(un3_clkdivlto8_0),
	.D(N_4826),
	.Y(N_4822_i)
);
defparam \SpiBitPos_6_1.N_4822_i .INIT=16'h00A9;
// @48:1453
  CFG4 \un1_DacWriteNextState_292[1]  (
	.A(N_2107_2),
	.B(N_4431),
	.C(N_2107_1),
	.D(N_417),
	.Y(un1_DacWriteNextState_292_0)
);
defparam \un1_DacWriteNextState_292[1] .INIT=16'hFACC;
// @48:1453
  CFG4 \un1_DacWriteNextState_292[3]  (
	.A(N_2109_2),
	.B(N_4433),
	.C(N_2109_1),
	.D(N_417),
	.Y(un1_DacWriteNextState_292_2)
);
defparam \un1_DacWriteNextState_292[3] .INIT=16'hFACC;
// @48:1453
  CFG4 \un1_DacWriteNextState_292[18]  (
	.A(N_2124_2),
	.B(N_4446),
	.C(N_2124_1),
	.D(N_417),
	.Y(un1_DacWriteNextState_292_17)
);
defparam \un1_DacWriteNextState_292[18] .INIT=16'hFACC;
// @48:1453
  CFG4 \un1_DacWriteNextState_293[16]  (
	.A(N_2226_2),
	.B(N_2226_1),
	.C(N_4483),
	.D(N_417),
	.Y(un1_DacWriteNextState_293_8)
);
defparam \un1_DacWriteNextState_293[16] .INIT=16'hEEF0;
// @48:1453
  CFG4 \un1_DacWriteNextState_294[16]  (
	.A(N_2330_2),
	.B(N_2330_1),
	.C(N_4528),
	.D(N_417),
	.Y(un1_DacWriteNextState_294_10)
);
defparam \un1_DacWriteNextState_294[16] .INIT=16'hEEF0;
// @48:1453
  CFG4 \un1_DacWriteNextState_295[16]  (
	.A(N_2434_2),
	.B(N_2434_1),
	.C(N_4553),
	.D(N_417),
	.Y(un1_DacWriteNextState_295_0)
);
defparam \un1_DacWriteNextState_295[16] .INIT=16'hEEF0;
// @48:1453
  CFG4 \un1_DacWriteNextState_296[16]  (
	.A(N_2538_2),
	.B(N_2538_1),
	.C(N_4593),
	.D(N_417),
	.Y(un1_DacWriteNextState_296_6)
);
defparam \un1_DacWriteNextState_296[16] .INIT=16'hEEF0;
// @48:776
  CFG4 m699 (
	.A(DacSetpointReadAddressController[2]),
	.B(N_1141),
	.C(m1_Z),
	.D(N_1141_mux_2),
	.Y(m699_1z)
);
defparam m699.INIT=16'h000E;
// @40:114
  CFG4 \SpiBitPos_6_1.SUM_0[3]  (
	.A(SpiBitPos_Z[2]),
	.B(N_212),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM_0[3] .INIT=16'hE1E0;
// @48:1453
  CFG4 N_785_i (
	.A(DacWriteNextState[5]),
	.B(DacWriteNextState[6]),
	.C(N_775),
	.D(un9_dacasetpointwritten),
	.Y(N_785_i_1z)
);
defparam N_785_i.INIT=16'h4E0A;
// @48:1453
  CFG4 N_782_i (
	.A(DacWriteNextState[3]),
	.B(DacWriteNextState[4]),
	.C(N_775),
	.D(un9_dacasetpointwritten),
	.Y(N_782_i_1z)
);
defparam N_782_i.INIT=16'h4E0A;
// @40:89
  CFG3 \SpiBitPos_6_1.N_4820_i  (
	.A(N_272),
	.B(SpiBitPos_Z[1]),
	.C(N_4825),
	.Y(N_4820_i)
);
defparam \SpiBitPos_6_1.N_4820_i .INIT=8'h09;
// @40:89
  CFG4 \SpiBitPos_6_1.N_4819_i  (
	.A(SpiBitPos_Z[2]),
	.B(N_212),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(N_4819_i)
);
defparam \SpiBitPos_6_1.N_4819_i .INIT=16'hFE00;
// @40:89
  CFG3 \SpiBitPos_6_1.N_4821_i  (
	.A(N_212),
	.B(SpiBitPos_Z[2]),
	.C(N_4826),
	.Y(N_4821_i)
);
defparam \SpiBitPos_6_1.N_4821_i .INIT=8'h09;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIER0V3[3]  (
	.A(i567_mux),
	.B(N_417),
	.C(N_77_0_2),
	.D(N_77_0_1),
	.Y(StateOut_23_i_a2_RNIER0V3_0)
);
defparam \StateOut_23_i_a2_RNIER0V3[3] .INIT=16'hDDD1;
// @48:776
  CFG4 \StateOut_23_i_a2_RNI9M0V3[3]  (
	.A(i565_mux),
	.B(N_417),
	.C(N_82_0_2),
	.D(N_82_0_1),
	.Y(StateOut_23_i_a2_RNI9M0V3_0)
);
defparam \StateOut_23_i_a2_RNI9M0V3[3] .INIT=16'hDDD1;
// @48:776
  CFG4 \StateOut_23_i_a2_RNICLSU3[3]  (
	.A(i561_mux),
	.B(N_417),
	.C(N_96_0_2),
	.D(N_96_0_1),
	.Y(StateOut_23_i_a2_RNICLSU3_0)
);
defparam \StateOut_23_i_a2_RNICLSU3[3] .INIT=16'hDDD1;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIICD64[3]  (
	.A(i545_mux),
	.B(N_417),
	.C(N_149_0_2),
	.D(N_149_0_1),
	.Y(StateOut_23_i_a2_RNIICD64_0)
);
defparam \StateOut_23_i_a2_RNIICD64[3] .INIT=16'hDDD1;
// @48:776
  CFG4 \StateOut_23_i_a2_RNID7D64[3]  (
	.A(i543_mux),
	.B(N_417),
	.C(N_154_0_2),
	.D(N_154_0_1),
	.Y(StateOut_23_i_a2_RNID7D64_0)
);
defparam \StateOut_23_i_a2_RNID7D64[3] .INIT=16'hDDD1;
// @48:776
  CFG4 \StateOut_23_i_a2_RNI3TC64[3]  (
	.A(i539_mux),
	.B(N_417),
	.C(N_164_0_2),
	.D(N_164_0_1),
	.Y(StateOut_23_i_a2_RNI3TC64_0)
);
defparam \StateOut_23_i_a2_RNI3TC64[3] .INIT=16'hDDD1;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIKDC64[3]  (
	.A(i535_mux),
	.B(N_417),
	.C(N_179_0_2),
	.D(N_179_0_1),
	.Y(StateOut_23_i_a2_RNIKDC64_0)
);
defparam \StateOut_23_i_a2_RNIKDC64[3] .INIT=16'hDDD1;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIF8C64[3]  (
	.A(i533_mux),
	.B(N_417),
	.C(N_184_0_2),
	.D(N_184_0_1),
	.Y(StateOut_23_i_a2_RNIF8C64_0)
);
defparam \StateOut_23_i_a2_RNIF8C64[3] .INIT=16'hDDD1;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIJ69V3[3]  (
	.A(i529_mux),
	.B(N_417),
	.C(N_194_0_2),
	.D(N_194_0_1),
	.Y(StateOut_23_i_a2_RNIJ69V3_0)
);
defparam \StateOut_23_i_a2_RNIJ69V3[3] .INIT=16'hDDD1;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIE19V3[3]  (
	.A(i527_mux),
	.B(N_417),
	.C(N_199_0_2),
	.D(N_199_0_1),
	.Y(StateOut_23_i_a2_RNIE19V3_0)
);
defparam \StateOut_23_i_a2_RNIE19V3[3] .INIT=16'hDDD1;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIH05V3[3]  (
	.A(i523_mux),
	.B(N_417),
	.C(N_209_0_2),
	.D(N_209_0_1),
	.Y(StateOut_23_i_a2_RNIH05V3_0)
);
defparam \StateOut_23_i_a2_RNIH05V3[3] .INIT=16'hDDD1;
// @48:776
  CFG4 \un1_DacWriteNextState_296_1_RNI65AV2[0]  (
	.A(N_4583),
	.B(N_417),
	.C(N_279_0_2),
	.D(N_279_0_1),
	.Y(un1_DacWriteNextState_296_1_RNI65AV2_0)
);
defparam \un1_DacWriteNextState_296_1_RNI65AV2[0] .INIT=16'hEEE2;
// @48:776
  CFG4 \un1_DacWriteNextState_295_1_RNIKN9A3[21]  (
	.A(N_4556),
	.B(N_417),
	.C(N_294_0_2),
	.D(N_294_0_1),
	.Y(un1_DacWriteNextState_295_1_RNIKN9A3_0)
);
defparam \un1_DacWriteNextState_295_1_RNIKN9A3[21] .INIT=16'hEEE2;
// @48:776
  CFG4 \StateOut_23_i_a2_RNISOHI3[3]  (
	.A(i489_mux),
	.B(N_417),
	.C(N_359_0_2),
	.D(N_359_0_1),
	.Y(StateOut_23_i_a2_RNISOHI3_0)
);
defparam \StateOut_23_i_a2_RNISOHI3[3] .INIT=16'hDDD1;
// @48:776
  CFG4 \StateOut_23_i_a2_RNINJHI3[3]  (
	.A(i487_mux),
	.B(N_417),
	.C(N_364_0_2),
	.D(N_364_0_1),
	.Y(StateOut_23_i_a2_RNINJHI3_0)
);
defparam \StateOut_23_i_a2_RNINJHI3[3] .INIT=16'hDDD1;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIIEHI3[3]  (
	.A(i485_mux),
	.B(N_417),
	.C(N_369_0_2),
	.D(N_369_0_1),
	.Y(StateOut_23_i_a2_RNIIEHI3_0)
);
defparam \StateOut_23_i_a2_RNIIEHI3[3] .INIT=16'hDDD1;
// @48:776
  CFG4 \StateOut_23_i_a2_RNI84HI3[3]  (
	.A(i481_mux),
	.B(N_417),
	.C(N_379_0_2),
	.D(N_379_0_1),
	.Y(StateOut_23_i_a2_RNI84HI3_0)
);
defparam \StateOut_23_i_a2_RNI84HI3[3] .INIT=16'hDDD1;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIUPGI3[3]  (
	.A(i477_mux),
	.B(N_417),
	.C(N_389_0_2),
	.D(N_389_0_1),
	.Y(StateOut_23_i_a2_RNIUPGI3_0)
);
defparam \StateOut_23_i_a2_RNIUPGI3[3] .INIT=16'hDDD1;
// @48:776
  CFG4 \StateOut_23_i_a2_RNITSPF3[3]  (
	.A(i469_mux),
	.B(N_417),
	.C(N_409_2),
	.D(N_409_1),
	.Y(StateOut_23_i_a2_RNITSPF3_0)
);
defparam \StateOut_23_i_a2_RNITSPF3[3] .INIT=16'hDDD1;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIONPF3[3]  (
	.A(i467_mux),
	.B(N_417),
	.C(N_414_0_2),
	.D(N_414_0_1),
	.Y(StateOut_23_i_a2_RNIONPF3_0)
);
defparam \StateOut_23_i_a2_RNIONPF3[3] .INIT=16'hDDD1;
// @48:776
  CFG4 \un1_DacWriteNextState_297_1_RNICM6G3[2]  (
	.A(N_4620),
	.B(N_417),
	.C(N_174_0_2),
	.D(N_174_0_1),
	.Y(un1_DacWriteNextState_297_1_RNICM6G3_0)
);
defparam \un1_DacWriteNextState_297_1_RNICM6G3[2] .INIT=16'hEEE2;
// @48:776
  CFG4 \un1_DacWriteNextState_296_1_RNI22BV2[7]  (
	.A(N_4585),
	.B(N_417),
	.C(N_244_0_2),
	.D(N_244_0_1),
	.Y(un1_DacWriteNextState_296_1_RNI22BV2_0)
);
defparam \un1_DacWriteNextState_296_1_RNI22BV2[7] .INIT=16'hEEE2;
// @48:776
  CFG4 \un1_DacWriteNextState_296_1_RNIA9AV2[1]  (
	.A(N_4584),
	.B(N_417),
	.C(N_274_0_2),
	.D(N_274_0_1),
	.Y(un1_DacWriteNextState_296_1_RNIA9AV2_0)
);
defparam \un1_DacWriteNextState_296_1_RNIA9AV2[1] .INIT=16'hEEE2;
// @48:776
  CFG4 \un1_DacWriteNextState_295_1_RNIGJ9A3[20]  (
	.A(N_4555),
	.B(N_417),
	.C(N_299_0_2),
	.D(N_299_0_1),
	.Y(un1_DacWriteNextState_295_1_RNIGJ9A3_0)
);
defparam \un1_DacWriteNextState_295_1_RNIGJ9A3[20] .INIT=16'hEEE2;
// @48:776
  CFG4 \StateOut_23_i_a2_RNID9HI3[3]  (
	.A(i483_mux),
	.B(N_417),
	.C(N_374_0_2),
	.D(N_374_0_1),
	.Y(StateOut_23_i_a2_RNID9HI3_0)
);
defparam \StateOut_23_i_a2_RNID9HI3[3] .INIT=16'hDDD1;
// @48:776
  CFG4 \StateOut_23_i_a2_RNI3VGI3[3]  (
	.A(i479_mux),
	.B(N_417),
	.C(N_384_0_2),
	.D(N_384_0_1),
	.Y(StateOut_23_i_a2_RNI3VGI3_0)
);
defparam \StateOut_23_i_a2_RNI3VGI3[3] .INIT=16'hDDD1;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIPKGI3[3]  (
	.A(i475_mux),
	.B(N_417),
	.C(N_394_0_2),
	.D(N_394_0_1),
	.Y(StateOut_23_i_a2_RNIPKGI3_0)
);
defparam \StateOut_23_i_a2_RNIPKGI3[3] .INIT=16'hDDD1;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIRMLF3[3]  (
	.A(N_4138_2),
	.B(N_4138_1),
	.C(i463_mux),
	.D(N_417),
	.Y(StateOut_23_i_a2_RNIRMLF3_0)
);
defparam \StateOut_23_i_a2_RNIRMLF3[3] .INIT=16'hEE0F;
// @48:776
  CFG4 \un1_DacWriteNextState_294_1_RNI6GID3[7]  (
	.A(N_459_2),
	.B(N_459_1),
	.C(N_4522),
	.D(N_417),
	.Y(un1_DacWriteNextState_294_1_RNI6GID3_0)
);
defparam \un1_DacWriteNextState_294_1_RNI6GID3[7] .INIT=16'hEEF0;
// @48:776
  CFG4 \un1_DacWriteNextState_294_1_RNIU7ID3[5]  (
	.A(N_464_2),
	.B(N_464_1),
	.C(N_4520),
	.D(N_417),
	.Y(un1_DacWriteNextState_294_1_RNIU7ID3_0)
);
defparam \un1_DacWriteNextState_294_1_RNIU7ID3[5] .INIT=16'hEEF0;
// @48:776
  CFG4 \un1_DacWriteNextState_294_1_RNIQ3ID3[4]  (
	.A(N_469_2),
	.B(N_469_1),
	.C(N_4519),
	.D(N_417),
	.Y(un1_DacWriteNextState_294_1_RNIQ3ID3_0)
);
defparam \un1_DacWriteNextState_294_1_RNIQ3ID3[4] .INIT=16'hEEF0;
// @48:776
  CFG4 \un1_DacWriteNextState_294_1_RNIMVHD3[3]  (
	.A(N_474_2),
	.B(N_474_1),
	.C(N_4518),
	.D(N_417),
	.Y(un1_DacWriteNextState_294_1_RNIMVHD3_0)
);
defparam \un1_DacWriteNextState_294_1_RNIMVHD3[3] .INIT=16'hEEF0;
// @48:776
  CFG4 \un1_DacWriteNextState_294_1_RNIIRHD3[2]  (
	.A(N_479_2),
	.B(N_479_1),
	.C(N_4517),
	.D(N_417),
	.Y(un1_DacWriteNextState_294_1_RNIIRHD3_0)
);
defparam \un1_DacWriteNextState_294_1_RNIIRHD3[2] .INIT=16'hEEF0;
// @48:776
  CFG4 \un1_DacWriteNextState_294_1_RNIENHD3[1]  (
	.A(N_484_2),
	.B(N_484_1),
	.C(N_4516),
	.D(N_417),
	.Y(un1_DacWriteNextState_294_1_RNIENHD3_0)
);
defparam \un1_DacWriteNextState_294_1_RNIENHD3[1] .INIT=16'hEEF0;
// @48:776
  CFG4 \un1_DacWriteNextState_294_1_RNIAJHD3[0]  (
	.A(N_489_2),
	.B(N_489_1),
	.C(N_4515),
	.D(N_417),
	.Y(un1_DacWriteNextState_294_1_RNIAJHD3_0)
);
defparam \un1_DacWriteNextState_294_1_RNIAJHD3[0] .INIT=16'hEEF0;
// @48:776
  CFG4 \un1_DacWriteNextState_293_1_RNIO9VV2[21]  (
	.A(N_504_2),
	.B(N_504_1),
	.C(N_4488),
	.D(N_417),
	.Y(un1_DacWriteNextState_293_1_RNIO9VV2_0)
);
defparam \un1_DacWriteNextState_293_1_RNIO9VV2[21] .INIT=16'hEEF0;
// @48:776
  CFG4 \un1_DacWriteNextState_293_1_RNIK5VV2[20]  (
	.A(N_509_2),
	.B(N_509_1),
	.C(N_4487),
	.D(N_417),
	.Y(un1_DacWriteNextState_293_1_RNIK5VV2_0)
);
defparam \un1_DacWriteNextState_293_1_RNIK5VV2[20] .INIT=16'hEEF0;
// @48:776
  CFG4 \un1_DacWriteNextState_293_1_RNIGURV2[18]  (
	.A(N_519_2),
	.B(N_519_1),
	.C(N_4485),
	.D(N_417),
	.Y(un1_DacWriteNextState_293_1_RNIGURV2_0)
);
defparam \un1_DacWriteNextState_293_1_RNIGURV2[18] .INIT=16'hEEF0;
// @48:776
  CFG4 \un1_DacWriteNextState_293_1_RNI87MS2[7]  (
	.A(N_554_2),
	.B(N_554_1),
	.C(N_4474),
	.D(N_417),
	.Y(un1_DacWriteNextState_293_1_RNI87MS2_0)
);
defparam \un1_DacWriteNextState_293_1_RNI87MS2[7] .INIT=16'hEEF0;
// @48:776
  CFG4 \un1_DacWriteNextState_293_1_RNI43MS2[6]  (
	.A(N_559_2),
	.B(N_559_1),
	.C(N_4473),
	.D(N_417),
	.Y(un1_DacWriteNextState_293_1_RNI43MS2_0)
);
defparam \un1_DacWriteNextState_293_1_RNI43MS2[6] .INIT=16'hEEF0;
// @48:776
  CFG4 \un1_DacWriteNextState_293_1_RNI0VLS2[5]  (
	.A(N_564_2),
	.B(N_564_1),
	.C(N_4472),
	.D(N_417),
	.Y(un1_DacWriteNextState_293_1_RNI0VLS2_0)
);
defparam \un1_DacWriteNextState_293_1_RNI0VLS2[5] .INIT=16'hEEF0;
// @48:776
  CFG4 \un1_DacWriteNextState_293_1_RNISQLS2[4]  (
	.A(N_569_2),
	.B(N_569_1),
	.C(N_4471),
	.D(N_417),
	.Y(un1_DacWriteNextState_293_1_RNISQLS2_0)
);
defparam \un1_DacWriteNextState_293_1_RNISQLS2[4] .INIT=16'hEEF0;
// @48:776
  CFG4 \un1_DacWriteNextState_293_1_RNIOMLS2[3]  (
	.A(N_574_2),
	.B(N_574_1),
	.C(N_4470),
	.D(N_417),
	.Y(un1_DacWriteNextState_293_1_RNIOMLS2_0)
);
defparam \un1_DacWriteNextState_293_1_RNIOMLS2[3] .INIT=16'hEEF0;
// @48:776
  CFG4 \un1_DacWriteNextState_293_1_RNIKILS2[2]  (
	.A(N_579_2),
	.B(N_579_1),
	.C(N_4469),
	.D(N_417),
	.Y(un1_DacWriteNextState_293_1_RNIKILS2_0)
);
defparam \un1_DacWriteNextState_293_1_RNIKILS2[2] .INIT=16'hEEF0;
// @48:776
  CFG4 \un1_DacWriteNextState_293_1_RNIGELS2[1]  (
	.A(N_584_2),
	.B(N_584_1),
	.C(N_4468),
	.D(N_417),
	.Y(un1_DacWriteNextState_293_1_RNIGELS2_0)
);
defparam \un1_DacWriteNextState_293_1_RNIGELS2[1] .INIT=16'hEEF0;
// @48:776
  CFG4 \un1_DacWriteNextState_293_1_RNICALS2[0]  (
	.A(N_589_2),
	.B(N_589_1),
	.C(N_4467),
	.D(N_417),
	.Y(un1_DacWriteNextState_293_1_RNICALS2_0)
);
defparam \un1_DacWriteNextState_293_1_RNICALS2[0] .INIT=16'hEEF0;
// @48:776
  CFG4 \un1_DacWriteNextState_292_1_RNIQ2QI2[21]  (
	.A(N_604_2),
	.B(N_604_1),
	.C(N_4449),
	.D(N_417),
	.Y(un1_DacWriteNextState_292_1_RNIQ2QI2_0)
);
defparam \un1_DacWriteNextState_292_1_RNIQ2QI2[21] .INIT=16'hEEF0;
// @48:776
  CFG4 \un1_DacWriteNextState_292_1_RNIMUPI2[20]  (
	.A(N_609_2),
	.B(N_609_1),
	.C(N_4448),
	.D(N_417),
	.Y(un1_DacWriteNextState_292_1_RNIMUPI2_0)
);
defparam \un1_DacWriteNextState_292_1_RNIMUPI2[20] .INIT=16'hEEF0;
// @48:776
  CFG4 \un1_DacWriteNextState_292_1_RNIAUPR3[7]  (
	.A(N_655_2),
	.B(N_655_1),
	.C(N_4435),
	.D(N_417),
	.Y(un1_DacWriteNextState_292_1_RNIAUPR3_0)
);
defparam \un1_DacWriteNextState_292_1_RNIAUPR3[7] .INIT=16'hEEF0;
// @48:776
  CFG4 \un1_DacWriteNextState_292_1_RNI6QPR3[6]  (
	.A(N_660_2),
	.B(N_660_1),
	.C(N_4434),
	.D(N_417),
	.Y(un1_DacWriteNextState_292_1_RNI6QPR3_0)
);
defparam \un1_DacWriteNextState_292_1_RNI6QPR3[6] .INIT=16'hEEF0;
// @48:776
  CFG4 \StateOut_23_i_a2_RNI11OS3[3]  (
	.A(N_665_2),
	.B(N_665_1),
	.C(i453_mux),
	.D(N_417),
	.Y(StateOut_23_i_a2_RNI11OS3_0)
);
defparam \StateOut_23_i_a2_RNI11OS3[3] .INIT=16'hEE0F;
// @48:776
  CFG4 \StateOut_23_i_a2_RNISRNS3[3]  (
	.A(N_670_2),
	.B(N_670_1),
	.C(i451_mux),
	.D(N_417),
	.Y(StateOut_23_i_a2_RNISRNS3_0)
);
defparam \StateOut_23_i_a2_RNISRNS3[3] .INIT=16'hEE0F;
// @48:776
  CFG4 \un1_DacWriteNextState_292_1_RNIM9PR3[2]  (
	.A(N_675_2),
	.B(N_675_1),
	.C(N_4432),
	.D(N_417),
	.Y(un1_DacWriteNextState_292_1_RNIM9PR3_0)
);
defparam \un1_DacWriteNextState_292_1_RNIM9PR3[2] .INIT=16'hEEF0;
// @48:776
  CFG4 \un1_DacWriteNextState_292_1_RNIE1PR3[0]  (
	.A(N_680_2),
	.B(N_680_1),
	.C(N_4430),
	.D(N_417),
	.Y(un1_DacWriteNextState_292_1_RNIE1PR3_0)
);
defparam \un1_DacWriteNextState_292_1_RNIE1PR3[0] .INIT=16'hEEF0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292[11]  (
	.A(N_2117_2),
	.B(N_4439),
	.C(N_2117_1),
	.D(N_417),
	.Y(un1_DacWriteNextState_292_10)
);
defparam \un1_DacWriteNextState_292[11] .INIT=16'hFACC;
// @48:1453
  CFG4 \un1_DacWriteNextState_293[8]  (
	.A(N_2218_2),
	.B(N_4475),
	.C(N_2218_1),
	.D(N_417),
	.Y(un1_DacWriteNextState_293_0)
);
defparam \un1_DacWriteNextState_293[8] .INIT=16'hFACC;
// @48:1453
  CFG4 \un1_DacWriteNextState_293[10]  (
	.A(N_2220_2),
	.B(N_4477),
	.C(N_2220_1),
	.D(N_417),
	.Y(un1_DacWriteNextState_293_2)
);
defparam \un1_DacWriteNextState_293[10] .INIT=16'hFACC;
// @48:1453
  CFG4 \un1_DacWriteNextState_293[12]  (
	.A(N_2222_2),
	.B(N_4479),
	.C(N_2222_1),
	.D(N_417),
	.Y(un1_DacWriteNextState_293_4)
);
defparam \un1_DacWriteNextState_293[12] .INIT=16'hFACC;
// @48:1453
  CFG4 \un1_DacWriteNextState_294[6]  (
	.A(N_2320_2),
	.B(N_2320_1),
	.C(N_4521),
	.D(N_417),
	.Y(un1_DacWriteNextState_294_0)
);
defparam \un1_DacWriteNextState_294[6] .INIT=16'hEEF0;
// @48:1453
  CFG4 \un1_DacWriteNextState_294[8]  (
	.A(N_2322_2),
	.B(N_4523),
	.C(N_2322_1),
	.D(N_417),
	.Y(un1_DacWriteNextState_294_2)
);
defparam \un1_DacWriteNextState_294[8] .INIT=16'hFACC;
// @48:1453
  CFG4 \un1_DacWriteNextState_296[10]  (
	.A(N_2532_2),
	.B(N_4588),
	.C(N_2532_1),
	.D(N_417),
	.Y(un1_DacWriteNextState_296_0)
);
defparam \un1_DacWriteNextState_296[10] .INIT=16'hFACC;
// @48:1453
  CFG4 \un1_DacWriteNextState_296[12]  (
	.A(N_2534_2),
	.B(N_4590),
	.C(N_2534_1),
	.D(N_417),
	.Y(un1_DacWriteNextState_296_2)
);
defparam \un1_DacWriteNextState_296[12] .INIT=16'hFACC;
// @48:1453
  CFG4 \un1_DacWriteNextState_296[22]  (
	.A(N_2544_2),
	.B(N_4595),
	.C(N_2544_1),
	.D(N_417),
	.Y(un1_DacWriteNextState_296_12)
);
defparam \un1_DacWriteNextState_296[22] .INIT=16'hFACC;
// @48:1453
  CFG4 \un1_DacWriteNextState_297[14]  (
	.A(N_2640_2),
	.B(N_4623),
	.C(N_2640_1),
	.D(N_417),
	.Y(un1_DacWriteNextState_297_0)
);
defparam \un1_DacWriteNextState_297[14] .INIT=16'hFACC;
// @48:1453
  CFG4 \un1_DacWriteNextState_297[22]  (
	.A(N_2648_2),
	.B(N_4624),
	.C(N_2648_1),
	.D(N_417),
	.Y(un1_DacWriteNextState_297_8)
);
defparam \un1_DacWriteNextState_297[22] .INIT=16'hFACC;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIMBDF3[3]  (
	.A(i509_mux),
	.B(N_417),
	.C(N_309_0_2),
	.D(N_309_0_1),
	.Y(StateOut_23_i_a2_RNIMBDF3_0)
);
defparam \StateOut_23_i_a2_RNIMBDF3[3] .INIT=16'hDDD1;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIUOEK3[3]  (
	.A(i511_mux),
	.B(N_417),
	.C(N_269_0_2),
	.D(N_269_0_1),
	.Y(StateOut_23_i_a2_RNIUOEK3_0)
);
defparam \StateOut_23_i_a2_RNIUOEK3[3] .INIT=16'hDDD1;
// @48:776
  CFG4 \StateOut_23_i_a2_RNI3UEK3[3]  (
	.A(i513_mux),
	.B(N_417),
	.C(N_264_0_2),
	.D(N_264_0_1),
	.Y(StateOut_23_i_a2_RNI3UEK3_0)
);
defparam \StateOut_23_i_a2_RNI3UEK3[3] .INIT=16'hDDD1;
// @48:776
  CFG4 \StateOut_23_i_a2_RNI83FK3[3]  (
	.A(i515_mux),
	.B(N_417),
	.C(N_259_0_2),
	.D(N_259_0_1),
	.Y(StateOut_23_i_a2_RNI83FK3_0)
);
defparam \StateOut_23_i_a2_RNI83FK3[3] .INIT=16'hDDD1;
// @48:776
  CFG4 \StateOut_23_i_a2_RNID8FK3[3]  (
	.A(i517_mux),
	.B(N_417),
	.C(N_254_0_2),
	.D(N_254_0_1),
	.Y(StateOut_23_i_a2_RNID8FK3_0)
);
defparam \StateOut_23_i_a2_RNID8FK3[3] .INIT=16'hDDD1;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIIDFK3[3]  (
	.A(i519_mux),
	.B(N_417),
	.C(N_249_0_2),
	.D(N_249_0_1),
	.Y(StateOut_23_i_a2_RNIIDFK3_0)
);
defparam \StateOut_23_i_a2_RNIIDFK3[3] .INIT=16'hDDD1;
// @48:776
  CFG4 \StateOut_23_i_a2_RNIUNC64[3]  (
	.A(i537_mux),
	.B(N_417),
	.C(N_169_0_2),
	.D(N_169_0_1),
	.Y(N_2655)
);
defparam \StateOut_23_i_a2_RNIUNC64[3] .INIT=16'hDDD1;
// @48:776
  CFG4 \StateOut_23_i_a2_RNI82D64[3]  (
	.A(i541_mux),
	.B(N_417),
	.C(N_159_0_2),
	.D(N_159_0_1),
	.Y(N_2657)
);
defparam \StateOut_23_i_a2_RNI82D64[3] .INIT=16'hDDD1;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_0 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1_5 (
  un1_Mosi_i_0_sqmuxa_1_i_0,
  DacBSetpointToWrite,
  DacSetpointReadAddressDac,
  un1_DacWriteNextState_297_0_RNIUSJQ3_0,
  un1_DacWriteNextState_297_0_RNICM3I3_0,
  un1_DacWriteNextState_292_1_RNIV9S03_0,
  un1_DacWriteNextState_292_1_RNI9I7C3_0,
  un1_DacWriteNextState_293_1_RNIDMHQ2_0,
  un1_DacWriteNextState_293_1_RNILSS53_0,
  un1_DacWriteNextState_293_1_RNI8QBT2_0,
  un1_DacWriteNextState_294_0_RNIQVO73_0,
  un1_DacWriteNextState_294_0_RNI484J3_0,
  un1_DacWriteNextState_294_0_RNII1KA3_0,
  un1_DacWriteNextState_295_0_RNIO6UK3_0,
  un1_DacWriteNextState_295_1_RNINE2R3_0,
  un1_DacWriteNextState_295_1_RNIACHI3_0,
  un1_DacWriteNextState_296_1_RNIG1AA3_0,
  un1_DacWriteNextState_296_0_RNI0MED4_0,
  un1_DacWriteNextState_296_0_RNIEFU44_0,
  un1_DacWriteNextState_297_0_RNIKK8F3_0,
  DacWriteNextState_rep_0,
  DacSetpointReadAddressController,
  DacWriteNextState,
  DacSetpoints_4_2,
  DacSetpoints_4_3,
  DacSetpointReadedAddressController,
  nCsA_c_0,
  nCsE_c_0,
  nCsB_c_0,
  DacSetpoints_5_2,
  DacSetpoints_5_3,
  DacSetpoints_3_2,
  DacSetpoints_3_3,
  DacSetpoints_2_2,
  DacSetpoints_2_3,
  DacSetpoints_1_2,
  DacSetpoints_1_3,
  nCsC_c_0,
  DacSetpoints_0_2,
  DacSetpoints_0_3,
  DacSetpoints_1_0,
  DacSetpoints_1_1,
  DacSetpoints_4_0,
  DacSetpoints_4_1,
  DacSetpoints_2_0,
  DacSetpoints_2_1,
  DacSetpoints_0_0,
  DacSetpoints_0_1,
  DacSetpoints_5_0,
  DacSetpoints_5_1,
  DacSetpoints_3_0,
  DacSetpoints_3_1,
  nCsD_c_0,
  nCsF_c,
  DacSetpointReadAddressChannel_0,
  DacSetpointReadedAddressDac,
  StateOut_23_0,
  DacFSetpointToWrite,
  DacESetpointToWrite,
  DacDSetpointToWrite,
  DacCSetpointToWrite,
  DacASetpointToWrite,
  un1_nCsDacs5_i,
  un1_DacWriteNextState_295_0,
  StateOut_23_i_a2_RNIER0V3_0,
  StateOut_23_i_a2_RNI9M0V3_0,
  StateOut_23_i_a2_RNICLSU3_0,
  StateOut_23_i_a2_RNIICD64_0,
  StateOut_23_i_a2_RNID7D64_0,
  StateOut_23_i_a2_RNI3TC64_0,
  StateOut_23_i_a2_RNIKDC64_0,
  StateOut_23_i_a2_RNIF8C64_0,
  StateOut_23_i_a2_RNIJ69V3_0,
  StateOut_23_i_a2_RNIE19V3_0,
  StateOut_23_i_a2_RNIH05V3_0,
  un1_DacWriteNextState_296_1_RNI65AV2_0,
  un1_DacWriteNextState_295_1_RNIKN9A3_0,
  StateOut_23_i_a2_RNISOHI3_0,
  StateOut_23_i_a2_RNINJHI3_0,
  StateOut_23_i_a2_RNIIEHI3_0,
  StateOut_23_i_a2_RNI84HI3_0,
  StateOut_23_i_a2_RNIUPGI3_0,
  StateOut_23_i_a2_RNITSPF3_0,
  StateOut_23_i_a2_RNIONPF3_0,
  un1_DacWriteNextState_297_1_RNICM6G3_0,
  un1_DacWriteNextState_296_1_RNI22BV2_0,
  un1_DacWriteNextState_296_1_RNIA9AV2_0,
  un1_DacWriteNextState_295_1_RNIGJ9A3_0,
  StateOut_23_i_a2_RNID9HI3_0,
  StateOut_23_i_a2_RNI3VGI3_0,
  StateOut_23_i_a2_RNIPKGI3_0,
  StateOut_23_i_a2_RNIRMLF3_0,
  un1_DacWriteNextState_294_1_RNI6GID3_0,
  un1_DacWriteNextState_294_1_RNIU7ID3_0,
  un1_DacWriteNextState_294_1_RNIQ3ID3_0,
  un1_DacWriteNextState_294_1_RNIMVHD3_0,
  un1_DacWriteNextState_294_1_RNIIRHD3_0,
  un1_DacWriteNextState_294_1_RNIENHD3_0,
  un1_DacWriteNextState_294_1_RNIAJHD3_0,
  un1_DacWriteNextState_293_1_RNIO9VV2_0,
  un1_DacWriteNextState_293_1_RNIK5VV2_0,
  un1_DacWriteNextState_293_1_RNIGURV2_0,
  un1_DacWriteNextState_293_1_RNI87MS2_0,
  un1_DacWriteNextState_293_1_RNI43MS2_0,
  un1_DacWriteNextState_293_1_RNI0VLS2_0,
  un1_DacWriteNextState_293_1_RNISQLS2_0,
  un1_DacWriteNextState_293_1_RNIOMLS2_0,
  un1_DacWriteNextState_293_1_RNIKILS2_0,
  un1_DacWriteNextState_293_1_RNIGELS2_0,
  un1_DacWriteNextState_293_1_RNICALS2_0,
  un1_DacWriteNextState_292_1_RNIQ2QI2_0,
  un1_DacWriteNextState_292_1_RNIMUPI2_0,
  un1_DacWriteNextState_292_1_RNIAUPR3_0,
  un1_DacWriteNextState_292_1_RNI6QPR3_0,
  StateOut_23_i_a2_RNI11OS3_0,
  StateOut_23_i_a2_RNISRNS3_0,
  un1_DacWriteNextState_292_1_RNIM9PR3_0,
  un1_DacWriteNextState_292_1_RNIE1PR3_0,
  un1_DacWriteNextState_292_13,
  un1_DacWriteNextState_292_8,
  un1_DacWriteNextState_292_0,
  un1_DacWriteNextState_292_2,
  un1_DacWriteNextState_292_17,
  un1_DacWriteNextState_292_10,
  un1_DacWriteNextState_293_8,
  un1_DacWriteNextState_293_0,
  un1_DacWriteNextState_293_2,
  un1_DacWriteNextState_293_4,
  un1_DacWriteNextState_294_6,
  un1_DacWriteNextState_294_5,
  un1_DacWriteNextState_294_10,
  un1_DacWriteNextState_294_0,
  un1_DacWriteNextState_294_2,
  un1_DacWriteNextState_296_4,
  un1_DacWriteNextState_296_6,
  un1_DacWriteNextState_296_0,
  un1_DacWriteNextState_296_2,
  un1_DacWriteNextState_296_12,
  un1_DacWriteNextState_297_0,
  un1_DacWriteNextState_297_8,
  StateOut_23_i_a2_RNIMBDF3_0,
  StateOut_23_i_a2_RNIUOEK3_0,
  StateOut_23_i_a2_RNI3UEK3_0,
  StateOut_23_i_a2_RNI83FK3_0,
  StateOut_23_i_a2_RNID8FK3_0,
  StateOut_23_i_a2_RNIIDFK3_0,
  un1_rst_1,
  un1_rst_1_i,
  N_4098_i_i,
  N_4098_i_set,
  MosiB_c,
  SckB_c,
  domachine_i,
  N_47_0,
  N_330_0_i,
  N_550_i,
  N_345_0_i,
  N_545_i,
  N_540_i,
  N_600_i,
  N_535_i,
  N_109_0_i,
  N_530_i,
  N_120_0_i,
  N_135_0_i,
  N_455_i,
  N_450_i,
  N_230_0_i,
  N_445_i,
  N_440_i,
  N_325_0_i,
  N_500_i,
  N_405_0_i,
  N_340_0_i,
  N_435_i,
  N_355_0_i,
  N_290_0_i,
  N_130_0_i,
  N_145_0_i,
  N_225_0_i,
  N_240_0_i,
  N_320_0_i,
  N_335_0_i,
  N_350_0_i,
  N_651_i,
  N_646_i,
  N_114_0_i,
  N_641_i,
  N_636_i,
  N_631_i,
  N_125_0_i,
  N_140_0_i,
  N_2155,
  N_220_0_i,
  N_626_i,
  N_235_0_i,
  N_1153,
  un9_dacasetpointwritten,
  N_1148_mux_i,
  SpiRst_4,
  N_1153_mux_i,
  TP6_c,
  un1_DacWriteNextState_273_1,
  SpiRst_3,
  un1_rst_3_i_0,
  m795,
  m828,
  m829,
  m830,
  m831,
  un1_rst_3_i,
  shot_i,
  un1_MasterReset_i,
  SpiRst_2,
  SpiRst_1,
  SpiRst_0,
  m709,
  N_4133,
  un3_dacsetpointreadaddresschannellt5,
  DacSetpointReadAddressChannel_lcry,
  un1_MasterReset_inv_4,
  un1_MasterReset_inv_3,
  un1_MasterReset_inv_2,
  un1_MasterReset_inv_1,
  un1_MasterReset_inv,
  un1_MasterReset_inv_19,
  un1_MasterReset_inv_18,
  un1_MasterReset_inv_17,
  un1_MasterReset_inv_16,
  un1_MasterReset_inv_15,
  un1_MasterReset_inv_14,
  un1_MasterReset_inv_13,
  un1_MasterReset_inv_12,
  un1_MasterReset_inv_11,
  un1_MasterReset_inv_10,
  un1_MasterReset_inv_9,
  un1_MasterReset_inv_8,
  un1_MasterReset_inv_7,
  un1_MasterReset_inv_6,
  un1_MasterReset_inv_5,
  un1_MasterReset_inv_23,
  un1_MasterReset_inv_22,
  un1_MasterReset_inv_21,
  un1_MasterReset_inv_20,
  N_775,
  N_773,
  N_1114_mux_i,
  N_371_i,
  N_370_i,
  N_369_i,
  N_368_i,
  i16_mux,
  N_1104_mux,
  N_1106_mux,
  i18_mux,
  N_1087_mux_i,
  N_801_i,
  N_1105_mux_i,
  N_1103_mux_i,
  N_1100_mux_i,
  N_1161_mux_i,
  N_1160_mux_i,
  N_1164_mux_i,
  N_1162_mux_i,
  N_338_i,
  N_777_i,
  N_825_i,
  N_822_i,
  N_804_i,
  N_695_i,
  N_1163_mux_i,
  m703,
  m705,
  m699,
  N_785_i,
  N_782_i,
  N_2655,
  N_2657,
  TP8_c,
  LastWriteDac,
  DacBSetpointWritten,
  SpiRst_1z,
  N_67_i_i,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
output un1_Mosi_i_0_sqmuxa_1_i_0 ;
input [23:0] DacBSetpointToWrite ;
input [1:0] DacSetpointReadAddressDac ;
output un1_DacWriteNextState_297_0_RNIUSJQ3_0 ;
output un1_DacWriteNextState_297_0_RNICM3I3_0 ;
output un1_DacWriteNextState_292_1_RNIV9S03_0 ;
output un1_DacWriteNextState_292_1_RNI9I7C3_0 ;
output un1_DacWriteNextState_293_1_RNIDMHQ2_0 ;
output un1_DacWriteNextState_293_1_RNILSS53_0 ;
output un1_DacWriteNextState_293_1_RNI8QBT2_0 ;
output un1_DacWriteNextState_294_0_RNIQVO73_0 ;
output un1_DacWriteNextState_294_0_RNI484J3_0 ;
output un1_DacWriteNextState_294_0_RNII1KA3_0 ;
output un1_DacWriteNextState_295_0_RNIO6UK3_0 ;
output un1_DacWriteNextState_295_1_RNINE2R3_0 ;
output un1_DacWriteNextState_295_1_RNIACHI3_0 ;
output un1_DacWriteNextState_296_1_RNIG1AA3_0 ;
output un1_DacWriteNextState_296_0_RNI0MED4_0 ;
output un1_DacWriteNextState_296_0_RNIEFU44_0 ;
output un1_DacWriteNextState_297_0_RNIKK8F3_0 ;
input DacWriteNextState_rep_0 ;
input [2:0] DacSetpointReadAddressController ;
input [21:0] DacWriteNextState ;
input [23:0] DacSetpoints_4_2 ;
input [23:0] DacSetpoints_4_3 ;
input [2:0] DacSetpointReadedAddressController ;
input nCsA_c_0 ;
input nCsE_c_0 ;
input nCsB_c_0 ;
input [23:0] DacSetpoints_5_2 ;
input [23:0] DacSetpoints_5_3 ;
input [23:0] DacSetpoints_3_2 ;
input [23:0] DacSetpoints_3_3 ;
input [23:0] DacSetpoints_2_2 ;
input [23:0] DacSetpoints_2_3 ;
input [23:0] DacSetpoints_1_2 ;
input [23:0] DacSetpoints_1_3 ;
input nCsC_c_0 ;
input [23:0] DacSetpoints_0_2 ;
input [23:0] DacSetpoints_0_3 ;
input [23:0] DacSetpoints_1_0 ;
input [23:0] DacSetpoints_1_1 ;
input [23:0] DacSetpoints_4_0 ;
input [23:0] DacSetpoints_4_1 ;
input [23:0] DacSetpoints_2_0 ;
input [23:0] DacSetpoints_2_1 ;
input [23:0] DacSetpoints_0_0 ;
input [23:0] DacSetpoints_0_1 ;
input [23:0] DacSetpoints_5_0 ;
input [23:0] DacSetpoints_5_1 ;
input [23:0] DacSetpoints_3_0 ;
input [23:0] DacSetpoints_3_1 ;
input nCsD_c_0 ;
input [2:1] nCsF_c ;
input DacSetpointReadAddressChannel_0 ;
input [1:0] DacSetpointReadedAddressDac ;
output StateOut_23_0 ;
input [23:0] DacFSetpointToWrite ;
input [23:0] DacESetpointToWrite ;
input [23:0] DacDSetpointToWrite ;
input [23:0] DacCSetpointToWrite ;
input [23:0] DacASetpointToWrite ;
output [2:1] un1_nCsDacs5_i ;
output un1_DacWriteNextState_295_0 ;
output StateOut_23_i_a2_RNIER0V3_0 ;
output StateOut_23_i_a2_RNI9M0V3_0 ;
output StateOut_23_i_a2_RNICLSU3_0 ;
output StateOut_23_i_a2_RNIICD64_0 ;
output StateOut_23_i_a2_RNID7D64_0 ;
output StateOut_23_i_a2_RNI3TC64_0 ;
output StateOut_23_i_a2_RNIKDC64_0 ;
output StateOut_23_i_a2_RNIF8C64_0 ;
output StateOut_23_i_a2_RNIJ69V3_0 ;
output StateOut_23_i_a2_RNIE19V3_0 ;
output StateOut_23_i_a2_RNIH05V3_0 ;
output un1_DacWriteNextState_296_1_RNI65AV2_0 ;
output un1_DacWriteNextState_295_1_RNIKN9A3_0 ;
output StateOut_23_i_a2_RNISOHI3_0 ;
output StateOut_23_i_a2_RNINJHI3_0 ;
output StateOut_23_i_a2_RNIIEHI3_0 ;
output StateOut_23_i_a2_RNI84HI3_0 ;
output StateOut_23_i_a2_RNIUPGI3_0 ;
output StateOut_23_i_a2_RNITSPF3_0 ;
output StateOut_23_i_a2_RNIONPF3_0 ;
output un1_DacWriteNextState_297_1_RNICM6G3_0 ;
output un1_DacWriteNextState_296_1_RNI22BV2_0 ;
output un1_DacWriteNextState_296_1_RNIA9AV2_0 ;
output un1_DacWriteNextState_295_1_RNIGJ9A3_0 ;
output StateOut_23_i_a2_RNID9HI3_0 ;
output StateOut_23_i_a2_RNI3VGI3_0 ;
output StateOut_23_i_a2_RNIPKGI3_0 ;
output StateOut_23_i_a2_RNIRMLF3_0 ;
output un1_DacWriteNextState_294_1_RNI6GID3_0 ;
output un1_DacWriteNextState_294_1_RNIU7ID3_0 ;
output un1_DacWriteNextState_294_1_RNIQ3ID3_0 ;
output un1_DacWriteNextState_294_1_RNIMVHD3_0 ;
output un1_DacWriteNextState_294_1_RNIIRHD3_0 ;
output un1_DacWriteNextState_294_1_RNIENHD3_0 ;
output un1_DacWriteNextState_294_1_RNIAJHD3_0 ;
output un1_DacWriteNextState_293_1_RNIO9VV2_0 ;
output un1_DacWriteNextState_293_1_RNIK5VV2_0 ;
output un1_DacWriteNextState_293_1_RNIGURV2_0 ;
output un1_DacWriteNextState_293_1_RNI87MS2_0 ;
output un1_DacWriteNextState_293_1_RNI43MS2_0 ;
output un1_DacWriteNextState_293_1_RNI0VLS2_0 ;
output un1_DacWriteNextState_293_1_RNISQLS2_0 ;
output un1_DacWriteNextState_293_1_RNIOMLS2_0 ;
output un1_DacWriteNextState_293_1_RNIKILS2_0 ;
output un1_DacWriteNextState_293_1_RNIGELS2_0 ;
output un1_DacWriteNextState_293_1_RNICALS2_0 ;
output un1_DacWriteNextState_292_1_RNIQ2QI2_0 ;
output un1_DacWriteNextState_292_1_RNIMUPI2_0 ;
output un1_DacWriteNextState_292_1_RNIAUPR3_0 ;
output un1_DacWriteNextState_292_1_RNI6QPR3_0 ;
output StateOut_23_i_a2_RNI11OS3_0 ;
output StateOut_23_i_a2_RNISRNS3_0 ;
output un1_DacWriteNextState_292_1_RNIM9PR3_0 ;
output un1_DacWriteNextState_292_1_RNIE1PR3_0 ;
output un1_DacWriteNextState_292_13 ;
output un1_DacWriteNextState_292_8 ;
output un1_DacWriteNextState_292_0 ;
output un1_DacWriteNextState_292_2 ;
output un1_DacWriteNextState_292_17 ;
output un1_DacWriteNextState_292_10 ;
output un1_DacWriteNextState_293_8 ;
output un1_DacWriteNextState_293_0 ;
output un1_DacWriteNextState_293_2 ;
output un1_DacWriteNextState_293_4 ;
output un1_DacWriteNextState_294_6 ;
output un1_DacWriteNextState_294_5 ;
output un1_DacWriteNextState_294_10 ;
output un1_DacWriteNextState_294_0 ;
output un1_DacWriteNextState_294_2 ;
output un1_DacWriteNextState_296_4 ;
output un1_DacWriteNextState_296_6 ;
output un1_DacWriteNextState_296_0 ;
output un1_DacWriteNextState_296_2 ;
output un1_DacWriteNextState_296_12 ;
output un1_DacWriteNextState_297_0 ;
output un1_DacWriteNextState_297_8 ;
output StateOut_23_i_a2_RNIMBDF3_0 ;
output StateOut_23_i_a2_RNIUOEK3_0 ;
output StateOut_23_i_a2_RNI3UEK3_0 ;
output StateOut_23_i_a2_RNI83FK3_0 ;
output StateOut_23_i_a2_RNID8FK3_0 ;
output StateOut_23_i_a2_RNIIDFK3_0 ;
output un1_rst_1 ;
output un1_rst_1_i ;
output N_4098_i_i ;
input N_4098_i_set ;
output MosiB_c ;
output SckB_c ;
input domachine_i ;
output N_47_0 ;
output N_330_0_i ;
output N_550_i ;
output N_345_0_i ;
output N_545_i ;
output N_540_i ;
output N_600_i ;
output N_535_i ;
output N_109_0_i ;
output N_530_i ;
output N_120_0_i ;
output N_135_0_i ;
output N_455_i ;
output N_450_i ;
output N_230_0_i ;
output N_445_i ;
output N_440_i ;
output N_325_0_i ;
output N_500_i ;
output N_405_0_i ;
output N_340_0_i ;
output N_435_i ;
output N_355_0_i ;
output N_290_0_i ;
output N_130_0_i ;
output N_145_0_i ;
output N_225_0_i ;
output N_240_0_i ;
output N_320_0_i ;
output N_335_0_i ;
output N_350_0_i ;
output N_651_i ;
output N_646_i ;
output N_114_0_i ;
output N_641_i ;
output N_636_i ;
output N_631_i ;
output N_125_0_i ;
output N_140_0_i ;
output N_2155 ;
output N_220_0_i ;
output N_626_i ;
output N_235_0_i ;
output N_1153 ;
input un9_dacasetpointwritten ;
output N_1148_mux_i ;
input SpiRst_4 ;
output N_1153_mux_i ;
input TP6_c ;
output un1_DacWriteNextState_273_1 ;
input SpiRst_3 ;
output un1_rst_3_i_0 ;
output m795 ;
output m828 ;
output m829 ;
output m830 ;
output m831 ;
output un1_rst_3_i ;
input shot_i ;
output un1_MasterReset_i ;
input SpiRst_2 ;
input SpiRst_1 ;
input SpiRst_0 ;
output m709 ;
output N_4133 ;
input un3_dacsetpointreadaddresschannellt5 ;
output DacSetpointReadAddressChannel_lcry ;
output un1_MasterReset_inv_4 ;
output un1_MasterReset_inv_3 ;
output un1_MasterReset_inv_2 ;
output un1_MasterReset_inv_1 ;
output un1_MasterReset_inv ;
output un1_MasterReset_inv_19 ;
output un1_MasterReset_inv_18 ;
output un1_MasterReset_inv_17 ;
output un1_MasterReset_inv_16 ;
output un1_MasterReset_inv_15 ;
output un1_MasterReset_inv_14 ;
output un1_MasterReset_inv_13 ;
output un1_MasterReset_inv_12 ;
output un1_MasterReset_inv_11 ;
output un1_MasterReset_inv_10 ;
output un1_MasterReset_inv_9 ;
output un1_MasterReset_inv_8 ;
output un1_MasterReset_inv_7 ;
output un1_MasterReset_inv_6 ;
output un1_MasterReset_inv_5 ;
output un1_MasterReset_inv_23 ;
output un1_MasterReset_inv_22 ;
output un1_MasterReset_inv_21 ;
output un1_MasterReset_inv_20 ;
input N_775 ;
output N_773 ;
output N_1114_mux_i ;
output N_371_i ;
output N_370_i ;
output N_369_i ;
output N_368_i ;
output i16_mux ;
output N_1104_mux ;
output N_1106_mux ;
output i18_mux ;
output N_1087_mux_i ;
output N_801_i ;
output N_1105_mux_i ;
output N_1103_mux_i ;
output N_1100_mux_i ;
output N_1161_mux_i ;
output N_1160_mux_i ;
output N_1164_mux_i ;
output N_1162_mux_i ;
output N_338_i ;
output N_777_i ;
output N_825_i ;
output N_822_i ;
output N_804_i ;
output N_695_i ;
output N_1163_mux_i ;
output m703 ;
output m705 ;
output m699 ;
output N_785_i ;
output N_782_i ;
output N_2655 ;
output N_2657 ;
input TP8_c ;
input LastWriteDac ;
output DacBSetpointWritten ;
output SpiRst_1z ;
input N_67_i_i ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire un1_Mosi_i_0_sqmuxa_1_i_0 ;
wire un1_DacWriteNextState_297_0_RNIUSJQ3_0 ;
wire un1_DacWriteNextState_297_0_RNICM3I3_0 ;
wire un1_DacWriteNextState_292_1_RNIV9S03_0 ;
wire un1_DacWriteNextState_292_1_RNI9I7C3_0 ;
wire un1_DacWriteNextState_293_1_RNIDMHQ2_0 ;
wire un1_DacWriteNextState_293_1_RNILSS53_0 ;
wire un1_DacWriteNextState_293_1_RNI8QBT2_0 ;
wire un1_DacWriteNextState_294_0_RNIQVO73_0 ;
wire un1_DacWriteNextState_294_0_RNI484J3_0 ;
wire un1_DacWriteNextState_294_0_RNII1KA3_0 ;
wire un1_DacWriteNextState_295_0_RNIO6UK3_0 ;
wire un1_DacWriteNextState_295_1_RNINE2R3_0 ;
wire un1_DacWriteNextState_295_1_RNIACHI3_0 ;
wire un1_DacWriteNextState_296_1_RNIG1AA3_0 ;
wire un1_DacWriteNextState_296_0_RNI0MED4_0 ;
wire un1_DacWriteNextState_296_0_RNIEFU44_0 ;
wire un1_DacWriteNextState_297_0_RNIKK8F3_0 ;
wire DacWriteNextState_rep_0 ;
wire nCsA_c_0 ;
wire nCsE_c_0 ;
wire nCsB_c_0 ;
wire nCsC_c_0 ;
wire nCsD_c_0 ;
wire DacSetpointReadAddressChannel_0 ;
wire StateOut_23_0 ;
wire un1_DacWriteNextState_295_0 ;
wire StateOut_23_i_a2_RNIER0V3_0 ;
wire StateOut_23_i_a2_RNI9M0V3_0 ;
wire StateOut_23_i_a2_RNICLSU3_0 ;
wire StateOut_23_i_a2_RNIICD64_0 ;
wire StateOut_23_i_a2_RNID7D64_0 ;
wire StateOut_23_i_a2_RNI3TC64_0 ;
wire StateOut_23_i_a2_RNIKDC64_0 ;
wire StateOut_23_i_a2_RNIF8C64_0 ;
wire StateOut_23_i_a2_RNIJ69V3_0 ;
wire StateOut_23_i_a2_RNIE19V3_0 ;
wire StateOut_23_i_a2_RNIH05V3_0 ;
wire un1_DacWriteNextState_296_1_RNI65AV2_0 ;
wire un1_DacWriteNextState_295_1_RNIKN9A3_0 ;
wire StateOut_23_i_a2_RNISOHI3_0 ;
wire StateOut_23_i_a2_RNINJHI3_0 ;
wire StateOut_23_i_a2_RNIIEHI3_0 ;
wire StateOut_23_i_a2_RNI84HI3_0 ;
wire StateOut_23_i_a2_RNIUPGI3_0 ;
wire StateOut_23_i_a2_RNITSPF3_0 ;
wire StateOut_23_i_a2_RNIONPF3_0 ;
wire un1_DacWriteNextState_297_1_RNICM6G3_0 ;
wire un1_DacWriteNextState_296_1_RNI22BV2_0 ;
wire un1_DacWriteNextState_296_1_RNIA9AV2_0 ;
wire un1_DacWriteNextState_295_1_RNIGJ9A3_0 ;
wire StateOut_23_i_a2_RNID9HI3_0 ;
wire StateOut_23_i_a2_RNI3VGI3_0 ;
wire StateOut_23_i_a2_RNIPKGI3_0 ;
wire StateOut_23_i_a2_RNIRMLF3_0 ;
wire un1_DacWriteNextState_294_1_RNI6GID3_0 ;
wire un1_DacWriteNextState_294_1_RNIU7ID3_0 ;
wire un1_DacWriteNextState_294_1_RNIQ3ID3_0 ;
wire un1_DacWriteNextState_294_1_RNIMVHD3_0 ;
wire un1_DacWriteNextState_294_1_RNIIRHD3_0 ;
wire un1_DacWriteNextState_294_1_RNIENHD3_0 ;
wire un1_DacWriteNextState_294_1_RNIAJHD3_0 ;
wire un1_DacWriteNextState_293_1_RNIO9VV2_0 ;
wire un1_DacWriteNextState_293_1_RNIK5VV2_0 ;
wire un1_DacWriteNextState_293_1_RNIGURV2_0 ;
wire un1_DacWriteNextState_293_1_RNI87MS2_0 ;
wire un1_DacWriteNextState_293_1_RNI43MS2_0 ;
wire un1_DacWriteNextState_293_1_RNI0VLS2_0 ;
wire un1_DacWriteNextState_293_1_RNISQLS2_0 ;
wire un1_DacWriteNextState_293_1_RNIOMLS2_0 ;
wire un1_DacWriteNextState_293_1_RNIKILS2_0 ;
wire un1_DacWriteNextState_293_1_RNIGELS2_0 ;
wire un1_DacWriteNextState_293_1_RNICALS2_0 ;
wire un1_DacWriteNextState_292_1_RNIQ2QI2_0 ;
wire un1_DacWriteNextState_292_1_RNIMUPI2_0 ;
wire un1_DacWriteNextState_292_1_RNIAUPR3_0 ;
wire un1_DacWriteNextState_292_1_RNI6QPR3_0 ;
wire StateOut_23_i_a2_RNI11OS3_0 ;
wire StateOut_23_i_a2_RNISRNS3_0 ;
wire un1_DacWriteNextState_292_1_RNIM9PR3_0 ;
wire un1_DacWriteNextState_292_1_RNIE1PR3_0 ;
wire un1_DacWriteNextState_292_13 ;
wire un1_DacWriteNextState_292_8 ;
wire un1_DacWriteNextState_292_0 ;
wire un1_DacWriteNextState_292_2 ;
wire un1_DacWriteNextState_292_17 ;
wire un1_DacWriteNextState_292_10 ;
wire un1_DacWriteNextState_293_8 ;
wire un1_DacWriteNextState_293_0 ;
wire un1_DacWriteNextState_293_2 ;
wire un1_DacWriteNextState_293_4 ;
wire un1_DacWriteNextState_294_6 ;
wire un1_DacWriteNextState_294_5 ;
wire un1_DacWriteNextState_294_10 ;
wire un1_DacWriteNextState_294_0 ;
wire un1_DacWriteNextState_294_2 ;
wire un1_DacWriteNextState_296_4 ;
wire un1_DacWriteNextState_296_6 ;
wire un1_DacWriteNextState_296_0 ;
wire un1_DacWriteNextState_296_2 ;
wire un1_DacWriteNextState_296_12 ;
wire un1_DacWriteNextState_297_0 ;
wire un1_DacWriteNextState_297_8 ;
wire StateOut_23_i_a2_RNIMBDF3_0 ;
wire StateOut_23_i_a2_RNIUOEK3_0 ;
wire StateOut_23_i_a2_RNI3UEK3_0 ;
wire StateOut_23_i_a2_RNI83FK3_0 ;
wire StateOut_23_i_a2_RNID8FK3_0 ;
wire StateOut_23_i_a2_RNIIDFK3_0 ;
wire un1_rst_1 ;
wire un1_rst_1_i ;
wire N_4098_i_i ;
wire N_4098_i_set ;
wire MosiB_c ;
wire SckB_c ;
wire domachine_i ;
wire N_47_0 ;
wire N_330_0_i ;
wire N_550_i ;
wire N_345_0_i ;
wire N_545_i ;
wire N_540_i ;
wire N_600_i ;
wire N_535_i ;
wire N_109_0_i ;
wire N_530_i ;
wire N_120_0_i ;
wire N_135_0_i ;
wire N_455_i ;
wire N_450_i ;
wire N_230_0_i ;
wire N_445_i ;
wire N_440_i ;
wire N_325_0_i ;
wire N_500_i ;
wire N_405_0_i ;
wire N_340_0_i ;
wire N_435_i ;
wire N_355_0_i ;
wire N_290_0_i ;
wire N_130_0_i ;
wire N_145_0_i ;
wire N_225_0_i ;
wire N_240_0_i ;
wire N_320_0_i ;
wire N_335_0_i ;
wire N_350_0_i ;
wire N_651_i ;
wire N_646_i ;
wire N_114_0_i ;
wire N_641_i ;
wire N_636_i ;
wire N_631_i ;
wire N_125_0_i ;
wire N_140_0_i ;
wire N_2155 ;
wire N_220_0_i ;
wire N_626_i ;
wire N_235_0_i ;
wire N_1153 ;
wire un9_dacasetpointwritten ;
wire N_1148_mux_i ;
wire SpiRst_4 ;
wire N_1153_mux_i ;
wire TP6_c ;
wire un1_DacWriteNextState_273_1 ;
wire SpiRst_3 ;
wire un1_rst_3_i_0 ;
wire m795 ;
wire m828 ;
wire m829 ;
wire m830 ;
wire m831 ;
wire un1_rst_3_i ;
wire shot_i ;
wire un1_MasterReset_i ;
wire SpiRst_2 ;
wire SpiRst_1 ;
wire SpiRst_0 ;
wire m709 ;
wire N_4133 ;
wire un3_dacsetpointreadaddresschannellt5 ;
wire DacSetpointReadAddressChannel_lcry ;
wire un1_MasterReset_inv_4 ;
wire un1_MasterReset_inv_3 ;
wire un1_MasterReset_inv_2 ;
wire un1_MasterReset_inv_1 ;
wire un1_MasterReset_inv ;
wire un1_MasterReset_inv_19 ;
wire un1_MasterReset_inv_18 ;
wire un1_MasterReset_inv_17 ;
wire un1_MasterReset_inv_16 ;
wire un1_MasterReset_inv_15 ;
wire un1_MasterReset_inv_14 ;
wire un1_MasterReset_inv_13 ;
wire un1_MasterReset_inv_12 ;
wire un1_MasterReset_inv_11 ;
wire un1_MasterReset_inv_10 ;
wire un1_MasterReset_inv_9 ;
wire un1_MasterReset_inv_8 ;
wire un1_MasterReset_inv_7 ;
wire un1_MasterReset_inv_6 ;
wire un1_MasterReset_inv_5 ;
wire un1_MasterReset_inv_23 ;
wire un1_MasterReset_inv_22 ;
wire un1_MasterReset_inv_21 ;
wire un1_MasterReset_inv_20 ;
wire N_775 ;
wire N_773 ;
wire N_1114_mux_i ;
wire N_371_i ;
wire N_370_i ;
wire N_369_i ;
wire N_368_i ;
wire i16_mux ;
wire N_1104_mux ;
wire N_1106_mux ;
wire i18_mux ;
wire N_1087_mux_i ;
wire N_801_i ;
wire N_1105_mux_i ;
wire N_1103_mux_i ;
wire N_1100_mux_i ;
wire N_1161_mux_i ;
wire N_1160_mux_i ;
wire N_1164_mux_i ;
wire N_1162_mux_i ;
wire N_338_i ;
wire N_777_i ;
wire N_825_i ;
wire N_822_i ;
wire N_804_i ;
wire N_695_i ;
wire N_1163_mux_i ;
wire m703 ;
wire m705 ;
wire m699 ;
wire N_785_i ;
wire N_782_i ;
wire N_2655 ;
wire N_2657 ;
wire TP8_c ;
wire LastWriteDac ;
wire DacBSetpointWritten ;
wire SpiRst_1z ;
wire N_67_i_i ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire [0:0] un1_spirst2_i;
wire SpiRst_rep_Z ;
wire GND ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastSpiXferComplete_Z ;
wire SpiXferCompleteOut ;
wire LastSpiXferComplete_0_sqmuxa_Z ;
wire SpiRst_0_sqmuxa_2_Z ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @47:145
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_67_i_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNIR0CA (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNIR0CA_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNIR0CA_0.INIT=2'h1;
// @47:145
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(LastSpiXferComplete_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:145
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_67_i_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:145
  SLE TransferComplete (
	.Q(DacBSetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiRst_0_sqmuxa_2_Z),
	.EN(un1_SpiRst_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:182
  CFG4 LastSpiXferComplete_0_sqmuxa (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(LastSpiXferComplete_0_sqmuxa_Z)
);
defparam LastSpiXferComplete_0_sqmuxa.INIT=16'h0990;
// @47:182
  CFG4 SpiRst_0_sqmuxa_2 (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(SpiRst_0_sqmuxa_2_Z)
);
defparam SpiRst_0_sqmuxa_2.INIT=16'h0900;
// @47:145
  CFG4 LastSpiXferComplete_RNI6QQH1 (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(un1_spirst2_i[0])
);
defparam LastSpiXferComplete_RNI6QQH1.INIT=16'h4D44;
// @47:145
  CFG4 TransferComplete_RNO (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(un1_SpiRst_0_sqmuxa_1_i)
);
defparam TransferComplete_RNO.INIT=16'h3B33;
// @47:115
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_0 Spi (
	.StateOut_23_i_a2_RNIIDFK3_0(StateOut_23_i_a2_RNIIDFK3_0),
	.StateOut_23_i_a2_RNID8FK3_0(StateOut_23_i_a2_RNID8FK3_0),
	.StateOut_23_i_a2_RNI83FK3_0(StateOut_23_i_a2_RNI83FK3_0),
	.StateOut_23_i_a2_RNI3UEK3_0(StateOut_23_i_a2_RNI3UEK3_0),
	.StateOut_23_i_a2_RNIUOEK3_0(StateOut_23_i_a2_RNIUOEK3_0),
	.StateOut_23_i_a2_RNIMBDF3_0(StateOut_23_i_a2_RNIMBDF3_0),
	.un1_DacWriteNextState_297_0(un1_DacWriteNextState_297_0),
	.un1_DacWriteNextState_297_8(un1_DacWriteNextState_297_8),
	.un1_DacWriteNextState_296_4(un1_DacWriteNextState_296_4),
	.un1_DacWriteNextState_296_6(un1_DacWriteNextState_296_6),
	.un1_DacWriteNextState_296_0(un1_DacWriteNextState_296_0),
	.un1_DacWriteNextState_296_2(un1_DacWriteNextState_296_2),
	.un1_DacWriteNextState_296_12(un1_DacWriteNextState_296_12),
	.un1_DacWriteNextState_294_6(un1_DacWriteNextState_294_6),
	.un1_DacWriteNextState_294_5(un1_DacWriteNextState_294_5),
	.un1_DacWriteNextState_294_10(un1_DacWriteNextState_294_10),
	.un1_DacWriteNextState_294_0(un1_DacWriteNextState_294_0),
	.un1_DacWriteNextState_294_2(un1_DacWriteNextState_294_2),
	.un1_DacWriteNextState_293_8(un1_DacWriteNextState_293_8),
	.un1_DacWriteNextState_293_0(un1_DacWriteNextState_293_0),
	.un1_DacWriteNextState_293_2(un1_DacWriteNextState_293_2),
	.un1_DacWriteNextState_293_4(un1_DacWriteNextState_293_4),
	.un1_DacWriteNextState_292_13(un1_DacWriteNextState_292_13),
	.un1_DacWriteNextState_292_8(un1_DacWriteNextState_292_8),
	.un1_DacWriteNextState_292_0(un1_DacWriteNextState_292_0),
	.un1_DacWriteNextState_292_2(un1_DacWriteNextState_292_2),
	.un1_DacWriteNextState_292_17(un1_DacWriteNextState_292_17),
	.un1_DacWriteNextState_292_10(un1_DacWriteNextState_292_10),
	.un1_DacWriteNextState_292_1_RNIE1PR3_0(un1_DacWriteNextState_292_1_RNIE1PR3_0),
	.un1_DacWriteNextState_292_1_RNIM9PR3_0(un1_DacWriteNextState_292_1_RNIM9PR3_0),
	.StateOut_23_i_a2_RNISRNS3_0(StateOut_23_i_a2_RNISRNS3_0),
	.StateOut_23_i_a2_RNI11OS3_0(StateOut_23_i_a2_RNI11OS3_0),
	.un1_DacWriteNextState_292_1_RNI6QPR3_0(un1_DacWriteNextState_292_1_RNI6QPR3_0),
	.un1_DacWriteNextState_292_1_RNIAUPR3_0(un1_DacWriteNextState_292_1_RNIAUPR3_0),
	.un1_DacWriteNextState_292_1_RNIMUPI2_0(un1_DacWriteNextState_292_1_RNIMUPI2_0),
	.un1_DacWriteNextState_292_1_RNIQ2QI2_0(un1_DacWriteNextState_292_1_RNIQ2QI2_0),
	.un1_DacWriteNextState_293_1_RNICALS2_0(un1_DacWriteNextState_293_1_RNICALS2_0),
	.un1_DacWriteNextState_293_1_RNIGELS2_0(un1_DacWriteNextState_293_1_RNIGELS2_0),
	.un1_DacWriteNextState_293_1_RNIKILS2_0(un1_DacWriteNextState_293_1_RNIKILS2_0),
	.un1_DacWriteNextState_293_1_RNIOMLS2_0(un1_DacWriteNextState_293_1_RNIOMLS2_0),
	.un1_DacWriteNextState_293_1_RNISQLS2_0(un1_DacWriteNextState_293_1_RNISQLS2_0),
	.un1_DacWriteNextState_293_1_RNI0VLS2_0(un1_DacWriteNextState_293_1_RNI0VLS2_0),
	.un1_DacWriteNextState_293_1_RNI43MS2_0(un1_DacWriteNextState_293_1_RNI43MS2_0),
	.un1_DacWriteNextState_293_1_RNI87MS2_0(un1_DacWriteNextState_293_1_RNI87MS2_0),
	.un1_DacWriteNextState_293_1_RNIGURV2_0(un1_DacWriteNextState_293_1_RNIGURV2_0),
	.un1_DacWriteNextState_293_1_RNIK5VV2_0(un1_DacWriteNextState_293_1_RNIK5VV2_0),
	.un1_DacWriteNextState_293_1_RNIO9VV2_0(un1_DacWriteNextState_293_1_RNIO9VV2_0),
	.un1_DacWriteNextState_294_1_RNIAJHD3_0(un1_DacWriteNextState_294_1_RNIAJHD3_0),
	.un1_DacWriteNextState_294_1_RNIENHD3_0(un1_DacWriteNextState_294_1_RNIENHD3_0),
	.un1_DacWriteNextState_294_1_RNIIRHD3_0(un1_DacWriteNextState_294_1_RNIIRHD3_0),
	.un1_DacWriteNextState_294_1_RNIMVHD3_0(un1_DacWriteNextState_294_1_RNIMVHD3_0),
	.un1_DacWriteNextState_294_1_RNIQ3ID3_0(un1_DacWriteNextState_294_1_RNIQ3ID3_0),
	.un1_DacWriteNextState_294_1_RNIU7ID3_0(un1_DacWriteNextState_294_1_RNIU7ID3_0),
	.un1_DacWriteNextState_294_1_RNI6GID3_0(un1_DacWriteNextState_294_1_RNI6GID3_0),
	.StateOut_23_i_a2_RNIRMLF3_0(StateOut_23_i_a2_RNIRMLF3_0),
	.StateOut_23_i_a2_RNIPKGI3_0(StateOut_23_i_a2_RNIPKGI3_0),
	.StateOut_23_i_a2_RNI3VGI3_0(StateOut_23_i_a2_RNI3VGI3_0),
	.StateOut_23_i_a2_RNID9HI3_0(StateOut_23_i_a2_RNID9HI3_0),
	.un1_DacWriteNextState_295_1_RNIGJ9A3_0(un1_DacWriteNextState_295_1_RNIGJ9A3_0),
	.un1_DacWriteNextState_296_1_RNIA9AV2_0(un1_DacWriteNextState_296_1_RNIA9AV2_0),
	.un1_DacWriteNextState_296_1_RNI22BV2_0(un1_DacWriteNextState_296_1_RNI22BV2_0),
	.un1_DacWriteNextState_297_1_RNICM6G3_0(un1_DacWriteNextState_297_1_RNICM6G3_0),
	.StateOut_23_i_a2_RNIONPF3_0(StateOut_23_i_a2_RNIONPF3_0),
	.StateOut_23_i_a2_RNITSPF3_0(StateOut_23_i_a2_RNITSPF3_0),
	.StateOut_23_i_a2_RNIUPGI3_0(StateOut_23_i_a2_RNIUPGI3_0),
	.StateOut_23_i_a2_RNI84HI3_0(StateOut_23_i_a2_RNI84HI3_0),
	.StateOut_23_i_a2_RNIIEHI3_0(StateOut_23_i_a2_RNIIEHI3_0),
	.StateOut_23_i_a2_RNINJHI3_0(StateOut_23_i_a2_RNINJHI3_0),
	.StateOut_23_i_a2_RNISOHI3_0(StateOut_23_i_a2_RNISOHI3_0),
	.un1_DacWriteNextState_295_1_RNIKN9A3_0(un1_DacWriteNextState_295_1_RNIKN9A3_0),
	.un1_DacWriteNextState_296_1_RNI65AV2_0(un1_DacWriteNextState_296_1_RNI65AV2_0),
	.StateOut_23_i_a2_RNIH05V3_0(StateOut_23_i_a2_RNIH05V3_0),
	.StateOut_23_i_a2_RNIE19V3_0(StateOut_23_i_a2_RNIE19V3_0),
	.StateOut_23_i_a2_RNIJ69V3_0(StateOut_23_i_a2_RNIJ69V3_0),
	.StateOut_23_i_a2_RNIF8C64_0(StateOut_23_i_a2_RNIF8C64_0),
	.StateOut_23_i_a2_RNIKDC64_0(StateOut_23_i_a2_RNIKDC64_0),
	.StateOut_23_i_a2_RNI3TC64_0(StateOut_23_i_a2_RNI3TC64_0),
	.StateOut_23_i_a2_RNID7D64_0(StateOut_23_i_a2_RNID7D64_0),
	.StateOut_23_i_a2_RNIICD64_0(StateOut_23_i_a2_RNIICD64_0),
	.StateOut_23_i_a2_RNICLSU3_0(StateOut_23_i_a2_RNICLSU3_0),
	.StateOut_23_i_a2_RNI9M0V3_0(StateOut_23_i_a2_RNI9M0V3_0),
	.StateOut_23_i_a2_RNIER0V3_0(StateOut_23_i_a2_RNIER0V3_0),
	.un1_DacWriteNextState_295_0(un1_DacWriteNextState_295_0),
	.un1_nCsDacs5_i(un1_nCsDacs5_i[2:1]),
	.DacASetpointToWrite(DacASetpointToWrite[23:0]),
	.DacCSetpointToWrite(DacCSetpointToWrite[23:0]),
	.DacDSetpointToWrite(DacDSetpointToWrite[23:0]),
	.DacESetpointToWrite(DacESetpointToWrite[23:0]),
	.DacFSetpointToWrite(DacFSetpointToWrite[23:0]),
	.StateOut_23_0(StateOut_23_0),
	.DacSetpointReadedAddressDac(DacSetpointReadedAddressDac[1:0]),
	.DacSetpointReadAddressChannel_0(DacSetpointReadAddressChannel_0),
	.nCsF_c(nCsF_c[2:1]),
	.nCsD_c_0(nCsD_c_0),
	.DacSetpoints_3_1(DacSetpoints_3_1[23:0]),
	.DacSetpoints_3_0(DacSetpoints_3_0[23:0]),
	.DacSetpoints_5_1(DacSetpoints_5_1[23:0]),
	.DacSetpoints_5_0(DacSetpoints_5_0[23:0]),
	.DacSetpoints_0_1(DacSetpoints_0_1[23:0]),
	.DacSetpoints_0_0(DacSetpoints_0_0[23:0]),
	.DacSetpoints_2_1(DacSetpoints_2_1[23:0]),
	.DacSetpoints_2_0(DacSetpoints_2_0[23:0]),
	.DacSetpoints_4_1(DacSetpoints_4_1[23:0]),
	.DacSetpoints_4_0(DacSetpoints_4_0[23:0]),
	.DacSetpoints_1_1(DacSetpoints_1_1[23:0]),
	.DacSetpoints_1_0(DacSetpoints_1_0[23:0]),
	.DacSetpoints_0_3(DacSetpoints_0_3[23:0]),
	.DacSetpoints_0_2(DacSetpoints_0_2[23:0]),
	.nCsC_c_0(nCsC_c_0),
	.DacSetpoints_1_3(DacSetpoints_1_3[23:0]),
	.DacSetpoints_1_2(DacSetpoints_1_2[23:0]),
	.DacSetpoints_2_3(DacSetpoints_2_3[23:0]),
	.DacSetpoints_2_2(DacSetpoints_2_2[23:0]),
	.DacSetpoints_3_3(DacSetpoints_3_3[23:0]),
	.DacSetpoints_3_2(DacSetpoints_3_2[23:0]),
	.DacSetpoints_5_3(DacSetpoints_5_3[23:0]),
	.DacSetpoints_5_2(DacSetpoints_5_2[23:0]),
	.nCsB_c_0(nCsB_c_0),
	.nCsE_c_0(nCsE_c_0),
	.nCsA_c_0(nCsA_c_0),
	.DacSetpointReadedAddressController(DacSetpointReadedAddressController[2:0]),
	.DacSetpoints_4_3(DacSetpoints_4_3[23:0]),
	.DacSetpoints_4_2(DacSetpoints_4_2[23:0]),
	.DacWriteNextState(DacWriteNextState[21:0]),
	.DacSetpointReadAddressController(DacSetpointReadAddressController[2:0]),
	.DacWriteNextState_rep_0(DacWriteNextState_rep_0),
	.un1_DacWriteNextState_297_0_RNIKK8F3_0(un1_DacWriteNextState_297_0_RNIKK8F3_0),
	.un1_DacWriteNextState_296_0_RNIEFU44_0(un1_DacWriteNextState_296_0_RNIEFU44_0),
	.un1_DacWriteNextState_296_0_RNI0MED4_0(un1_DacWriteNextState_296_0_RNI0MED4_0),
	.un1_DacWriteNextState_296_1_RNIG1AA3_0(un1_DacWriteNextState_296_1_RNIG1AA3_0),
	.un1_DacWriteNextState_295_1_RNIACHI3_0(un1_DacWriteNextState_295_1_RNIACHI3_0),
	.un1_DacWriteNextState_295_1_RNINE2R3_0(un1_DacWriteNextState_295_1_RNINE2R3_0),
	.un1_DacWriteNextState_295_0_RNIO6UK3_0(un1_DacWriteNextState_295_0_RNIO6UK3_0),
	.un1_DacWriteNextState_294_0_RNII1KA3_0(un1_DacWriteNextState_294_0_RNII1KA3_0),
	.un1_DacWriteNextState_294_0_RNI484J3_0(un1_DacWriteNextState_294_0_RNI484J3_0),
	.un1_DacWriteNextState_294_0_RNIQVO73_0(un1_DacWriteNextState_294_0_RNIQVO73_0),
	.un1_DacWriteNextState_293_1_RNI8QBT2_0(un1_DacWriteNextState_293_1_RNI8QBT2_0),
	.un1_DacWriteNextState_293_1_RNILSS53_0(un1_DacWriteNextState_293_1_RNILSS53_0),
	.un1_DacWriteNextState_293_1_RNIDMHQ2_0(un1_DacWriteNextState_293_1_RNIDMHQ2_0),
	.un1_DacWriteNextState_292_1_RNI9I7C3_0(un1_DacWriteNextState_292_1_RNI9I7C3_0),
	.un1_DacWriteNextState_292_1_RNIV9S03_0(un1_DacWriteNextState_292_1_RNIV9S03_0),
	.un1_DacWriteNextState_297_0_RNICM3I3_0(un1_DacWriteNextState_297_0_RNICM3I3_0),
	.un1_DacWriteNextState_297_0_RNIUSJQ3_0(un1_DacWriteNextState_297_0_RNIUSJQ3_0),
	.DacSetpointReadAddressDac(DacSetpointReadAddressDac[1:0]),
	.DacBSetpointToWrite(DacBSetpointToWrite[23:0]),
	.un1_Mosi_i_0_sqmuxa_1_i_0(un1_Mosi_i_0_sqmuxa_1_i_0),
	.N_2657(N_2657),
	.N_2655(N_2655),
	.N_782_i_1z(N_782_i),
	.N_785_i_1z(N_785_i),
	.m699_1z(m699),
	.m705_1z(m705),
	.m703_1z(m703),
	.N_1163_mux_i(N_1163_mux_i),
	.N_695_i(N_695_i),
	.TP8_c(TP8_c),
	.N_804_i_1z(N_804_i),
	.N_822_i_1z(N_822_i),
	.N_825_i_1z(N_825_i),
	.N_777_i_1z(N_777_i),
	.N_338_i_1z(N_338_i),
	.N_1162_mux_i(N_1162_mux_i),
	.N_1164_mux_i(N_1164_mux_i),
	.N_1160_mux_i(N_1160_mux_i),
	.N_1161_mux_i(N_1161_mux_i),
	.N_1100_mux_i_1z(N_1100_mux_i),
	.N_1103_mux_i_1z(N_1103_mux_i),
	.N_1105_mux_i_1z(N_1105_mux_i),
	.N_801_i_1z(N_801_i),
	.N_1087_mux_i_1z(N_1087_mux_i),
	.i18_mux(i18_mux),
	.N_1106_mux(N_1106_mux),
	.N_1104_mux(N_1104_mux),
	.i16_mux(i16_mux),
	.N_368_i_1z(N_368_i),
	.N_369_i(N_369_i),
	.N_370_i(N_370_i),
	.N_371_i_1z(N_371_i),
	.N_1114_mux_i_1z(N_1114_mux_i),
	.N_773(N_773),
	.N_775(N_775),
	.un1_MasterReset_inv_20_1z(un1_MasterReset_inv_20),
	.un1_MasterReset_inv_21_1z(un1_MasterReset_inv_21),
	.un1_MasterReset_inv_22_1z(un1_MasterReset_inv_22),
	.un1_MasterReset_inv_23_1z(un1_MasterReset_inv_23),
	.un1_MasterReset_inv_5_1z(un1_MasterReset_inv_5),
	.un1_MasterReset_inv_6_1z(un1_MasterReset_inv_6),
	.un1_MasterReset_inv_7_1z(un1_MasterReset_inv_7),
	.un1_MasterReset_inv_8_1z(un1_MasterReset_inv_8),
	.un1_MasterReset_inv_9_1z(un1_MasterReset_inv_9),
	.un1_MasterReset_inv_10_1z(un1_MasterReset_inv_10),
	.un1_MasterReset_inv_11_1z(un1_MasterReset_inv_11),
	.un1_MasterReset_inv_12_1z(un1_MasterReset_inv_12),
	.un1_MasterReset_inv_13_1z(un1_MasterReset_inv_13),
	.un1_MasterReset_inv_14_1z(un1_MasterReset_inv_14),
	.un1_MasterReset_inv_15_1z(un1_MasterReset_inv_15),
	.un1_MasterReset_inv_16_1z(un1_MasterReset_inv_16),
	.un1_MasterReset_inv_17_1z(un1_MasterReset_inv_17),
	.un1_MasterReset_inv_18_1z(un1_MasterReset_inv_18),
	.un1_MasterReset_inv_19_1z(un1_MasterReset_inv_19),
	.un1_MasterReset_inv_1z(un1_MasterReset_inv),
	.un1_MasterReset_inv_1_1z(un1_MasterReset_inv_1),
	.un1_MasterReset_inv_2_1z(un1_MasterReset_inv_2),
	.un1_MasterReset_inv_3_1z(un1_MasterReset_inv_3),
	.un1_MasterReset_inv_4_1z(un1_MasterReset_inv_4),
	.DacSetpointReadAddressChannel_lcry(DacSetpointReadAddressChannel_lcry),
	.un3_dacsetpointreadaddresschannellt5(un3_dacsetpointreadaddresschannellt5),
	.N_4133(N_4133),
	.m709_1z(m709),
	.SpiRst_4(SpiRst_0),
	.SpiRst_3(SpiRst_1),
	.SpiRst_2(SpiRst_2),
	.un1_MasterReset_i_1z(un1_MasterReset_i),
	.shot_i(shot_i),
	.un1_rst_3_i_1(un1_rst_3_i),
	.m831_1z(m831),
	.m830_1z(m830),
	.m829_1z(m829),
	.m828_1z(m828),
	.m795_1z(m795),
	.SpiRst_1(SpiRst_1z),
	.un1_rst_3_i_0(un1_rst_3_i_0),
	.SpiRst_0(SpiRst_3),
	.un1_DacWriteNextState_273_1_1z(un1_DacWriteNextState_273_1),
	.TP6_c(TP6_c),
	.N_1153_mux_i(N_1153_mux_i),
	.SpiRst(SpiRst_4),
	.N_1148_mux_i_1z(N_1148_mux_i),
	.un9_dacasetpointwritten(un9_dacasetpointwritten),
	.N_1153(N_1153),
	.N_235_0_i(N_235_0_i),
	.N_626_i(N_626_i),
	.N_220_0_i(N_220_0_i),
	.N_2155(N_2155),
	.N_140_0_i(N_140_0_i),
	.N_125_0_i(N_125_0_i),
	.N_631_i(N_631_i),
	.N_636_i(N_636_i),
	.N_641_i(N_641_i),
	.N_114_0_i(N_114_0_i),
	.N_646_i(N_646_i),
	.N_651_i(N_651_i),
	.N_350_0_i(N_350_0_i),
	.N_335_0_i(N_335_0_i),
	.N_320_0_i(N_320_0_i),
	.N_240_0_i(N_240_0_i),
	.N_225_0_i(N_225_0_i),
	.N_145_0_i(N_145_0_i),
	.N_130_0_i(N_130_0_i),
	.N_290_0_i(N_290_0_i),
	.N_355_0_i(N_355_0_i),
	.N_435_i(N_435_i),
	.N_340_0_i(N_340_0_i),
	.N_405_0_i(N_405_0_i),
	.N_500_i(N_500_i),
	.N_325_0_i(N_325_0_i),
	.N_440_i(N_440_i),
	.N_445_i(N_445_i),
	.N_230_0_i(N_230_0_i),
	.N_450_i(N_450_i),
	.N_455_i(N_455_i),
	.N_135_0_i(N_135_0_i),
	.N_120_0_i(N_120_0_i),
	.N_530_i(N_530_i),
	.N_109_0_i(N_109_0_i),
	.N_535_i(N_535_i),
	.N_600_i(N_600_i),
	.N_540_i(N_540_i),
	.N_545_i(N_545_i),
	.N_345_0_i(N_345_0_i),
	.N_550_i(N_550_i),
	.N_330_0_i(N_330_0_i),
	.N_47_0(N_47_0),
	.domachine_i(domachine_i),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.SckB_c(SckB_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.MosiB_c(MosiB_c),
	.N_4098_i_set(N_4098_i_set),
	.N_4098_i_i(N_4098_i_i),
	.un1_rst_1_i(un1_rst_1_i),
	.un1_rst_1(un1_rst_1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1_5 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_1 (
  DacCSetpointToWrite,
  un1_Mosi_i_0_sqmuxa_1_i_0,
  SpiRst,
  SpiXferCompleteOut,
  SckC_c,
  SpiRst_arst_i,
  FCCC_C0_0_GL0,
  MosiC_c,
  N_4074_i_set,
  N_4074_i_i
)
;
input [23:0] DacCSetpointToWrite ;
output un1_Mosi_i_0_sqmuxa_1_i_0 ;
input SpiRst ;
output SpiXferCompleteOut ;
output SckC_c ;
input SpiRst_arst_i ;
input FCCC_C0_0_GL0 ;
output MosiC_c ;
input N_4074_i_set ;
output N_4074_i_i ;
wire un1_Mosi_i_0_sqmuxa_1_i_0 ;
wire SpiRst ;
wire SpiXferCompleteOut ;
wire SckC_c ;
wire SpiRst_arst_i ;
wire FCCC_C0_0_GL0 ;
wire MosiC_c ;
wire N_4074_i_set ;
wire N_4074_i_i ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [4:0] SpiBitPos_Z;
wire [3:3] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire N_4074_i_Z ;
wire un1_rst_3_rs_1 ;
wire MosiC_crs ;
wire VCC ;
wire un1_rst_3_i ;
wire N_103 ;
wire GND ;
wire N_4071_i ;
wire N_4069_i ;
wire N_4073_i ;
wire XferComplete_ice_1 ;
wire N_4072_i ;
wire N_4070_i ;
wire un6_clkdiv_cry_3_S_1 ;
wire un6_clkdiv_cry_1_S_1 ;
wire un6_clkdiv_s_1_383_FCO ;
wire un6_clkdiv_s_1_383_S ;
wire un6_clkdiv_s_1_383_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y_1 ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S_1 ;
wire un6_clkdiv_cry_2_Y_1 ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y_1 ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S_1 ;
wire un6_clkdiv_cry_4_Y_1 ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S_1 ;
wire un6_clkdiv_cry_5_Y_1 ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S_1 ;
wire un6_clkdiv_cry_6_Y_1 ;
wire un6_clkdiv_s_8_FCO_1 ;
wire un6_clkdiv_s_8_S_1 ;
wire un6_clkdiv_s_8_Y_1 ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S_1 ;
wire un6_clkdiv_cry_7_Y_1 ;
wire Mosi_i_3_23_i_m2_1_0_co1 ;
wire Mosi_i_3_23_i_m2_1_wmux_0_S ;
wire Mosi_i_3_23_i_m2_1_wmux_0_Y ;
wire N_119 ;
wire N_118 ;
wire Mosi_i_3_23_i_m2_1_0_y0 ;
wire Mosi_i_3_23_i_m2_1_0_co0 ;
wire Mosi_i_3_23_i_m2_1_0_wmux_S ;
wire N_125 ;
wire N_122 ;
wire Mosi_i_3_5_i_m2_1_0_co1 ;
wire Mosi_i_3_5_i_m2_1_wmux_0_S_2 ;
wire Mosi_i_3_5_i_m2_1_0_y0 ;
wire Mosi_i_3_5_i_m2_1_0_co0 ;
wire Mosi_i_3_5_i_m2_1_wmux_S_2 ;
wire Mosi_i_3_18_i_m2_2_wmux_3_FCO_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_3_S_0 ;
wire N_109 ;
wire Mosi_i_3_18_i_m2_2_0_y1 ;
wire Mosi_i_3_18_i_m2_2_0_y3 ;
wire Mosi_i_3_18_i_m2_2_co1_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_2_S_0 ;
wire Mosi_i_3_18_i_m2_2_y0_0 ;
wire Mosi_i_3_18_i_m2_2_co0_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_1_S_0 ;
wire Mosi_i_3_18_i_m2_2_0_co1 ;
wire Mosi_i_3_18_i_m2_2_wmux_0_S_0 ;
wire Mosi_i_3_18_i_m2_2_0_y0 ;
wire Mosi_i_3_18_i_m2_2_0_co0 ;
wire Mosi_i_3_18_i_m2_2_wmux_S_0 ;
wire N_94 ;
wire Mosi_i_3_23_i_m2_2_0_1_Z ;
wire Mosi_i_3_23_i_m2_2_0_Z ;
wire Mosi_i_3_21_i_m2_1_2 ;
wire N_104 ;
wire N_93 ;
wire un3_clkdivlto8_2_Z ;
wire _decfrac23_1_Z ;
wire un3_clkdivlt8 ;
wire N_125_2 ;
wire N_119_1 ;
wire N_96 ;
wire un3_clkdivlto8_1 ;
wire Mosi_i_0_sqmuxa ;
wire N_98 ;
wire N_92 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNILS31 (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNILS31.INIT=2'h1;
  CFG1 N_4074_i_i_0 (
	.A(N_4074_i_Z),
	.Y(N_4074_i_i)
);
defparam N_4074_i_i_0.INIT=2'h1;
  CFG3 un1_rst_3_rs_RNIJL1F (
	.A(N_4074_i_set),
	.B(un1_rst_3_rs_1),
	.C(MosiC_crs),
	.Y(MosiC_c)
);
defparam un1_rst_3_rs_RNIJL1F.INIT=8'hF8;
// @40:89
  SLE Mosi_i (
	.Q(MosiC_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_103),
	.EN(un1_Mosi_i_0_sqmuxa_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_1),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(N_4074_i_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4071_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4069_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE Sck_i (
	.Q(SckC_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4073_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(XferComplete_ice_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4072_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4070_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:116
  ARI1 un6_clkdiv_s_1_383 (
	.FCO(un6_clkdiv_s_1_383_FCO),
	.S(un6_clkdiv_s_1_383_S),
	.Y(un6_clkdiv_s_1_383_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_383.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S_1),
	.Y(un6_clkdiv_cry_1_Y_1),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_383_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S_1),
	.Y(un6_clkdiv_cry_2_Y_1),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S_1),
	.Y(un6_clkdiv_cry_3_Y_1),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S_1),
	.Y(un6_clkdiv_cry_4_Y_1),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S_1),
	.Y(un6_clkdiv_cry_5_Y_1),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S_1),
	.Y(un6_clkdiv_cry_6_Y_1),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO_1),
	.S(un6_clkdiv_s_8_S_1),
	.Y(un6_clkdiv_s_8_Y_1),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S_1),
	.Y(un6_clkdiv_cry_7_Y_1),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @40:133
  ARI1 Mosi_i_3_23_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_23_i_m2_1_0_co1),
	.S(Mosi_i_3_23_i_m2_1_wmux_0_S),
	.Y(Mosi_i_3_23_i_m2_1_wmux_0_Y),
	.B(SpiBitPos_Z[3]),
	.C(N_119),
	.D(N_118),
	.A(Mosi_i_3_23_i_m2_1_0_y0),
	.FCI(Mosi_i_3_23_i_m2_1_0_co0)
);
defparam Mosi_i_3_23_i_m2_1_wmux_0.INIT=20'h0F588;
// @40:133
  ARI1 Mosi_i_3_23_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_23_i_m2_1_0_co0),
	.S(Mosi_i_3_23_i_m2_1_0_wmux_S),
	.Y(Mosi_i_3_23_i_m2_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_125),
	.D(N_122),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_i_m2_1_0_wmux.INIT=20'h0FA44;
// @40:133
  ARI1 Mosi_i_3_5_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_5_i_m2_1_0_co1),
	.S(Mosi_i_3_5_i_m2_1_wmux_0_S_2),
	.Y(N_122),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_i_m2_1_0_y0),
	.FCI(Mosi_i_3_5_i_m2_1_0_co0)
);
defparam Mosi_i_3_5_i_m2_1_wmux_0.INIT=20'h0F588;
// @40:133
  ARI1 Mosi_i_3_5_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_5_i_m2_1_0_co0),
	.S(Mosi_i_3_5_i_m2_1_wmux_S_2),
	.Y(Mosi_i_3_5_i_m2_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_i_m2_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_3 (
	.FCO(Mosi_i_3_18_i_m2_2_wmux_3_FCO_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_3_S_0),
	.Y(N_109),
	.B(Mosi_i_3_18_i_m2_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_i_m2_2_0_y3),
	.FCI(Mosi_i_3_18_i_m2_2_co1_0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_2 (
	.FCO(Mosi_i_3_18_i_m2_2_co1_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_2_S_0),
	.Y(Mosi_i_3_18_i_m2_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_i_m2_2_y0_0),
	.FCI(Mosi_i_3_18_i_m2_2_co0_0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_1 (
	.FCO(Mosi_i_3_18_i_m2_2_co0_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_1_S_0),
	.Y(Mosi_i_3_18_i_m2_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_i_m2_2_0_co1)
);
defparam Mosi_i_3_18_i_m2_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_0 (
	.FCO(Mosi_i_3_18_i_m2_2_0_co1),
	.S(Mosi_i_3_18_i_m2_2_wmux_0_S_0),
	.Y(Mosi_i_3_18_i_m2_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_i_m2_2_0_y0),
	.FCI(Mosi_i_3_18_i_m2_2_0_co0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_2_0_wmux (
	.FCO(Mosi_i_3_18_i_m2_2_0_co0),
	.S(Mosi_i_3_18_i_m2_2_wmux_S_0),
	.Y(Mosi_i_3_18_i_m2_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_i_m2_2_0_wmux.INIT=20'h0FA44;
// @40:131
  CFG3 un5_xfercomplete_ilto4_i_o2_0 (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_Z[2]),
	.Y(N_94)
);
defparam un5_xfercomplete_ilto4_i_o2_0.INIT=8'hFE;
// @40:133
  CFG3 Mosi_i_3_23_i_m2_2_0 (
	.A(Mosi_i_3_23_i_m2_2_0_1_Z),
	.B(N_109),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_i_m2_2_0_Z)
);
defparam Mosi_i_3_23_i_m2_2_0.INIT=8'h5C;
// @40:133
  CFG4 Mosi_i_3_23_i_m2_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_i_m2_1_2),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_i_m2_2_0_1_Z)
);
defparam Mosi_i_3_23_i_m2_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_i_m2_RNO (
	.A(Mosi_i_3_23_i_m2_1_wmux_0_Y),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_i_m2_2_0_Z),
	.Y(N_104)
);
defparam Mosi_i_7_i_m2_RNO.INIT=8'hE2;
// @40:133
  CFG4 Mosi_i_3_21_i_m2_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_i_m2_1_2)
);
defparam Mosi_i_3_21_i_m2_1.INIT=16'hF0CA;
// @40:89
  CFG2 un1_rst_3_0_a2 (
	.A(DacCSetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3_0_a2.INIT=4'hB;
// @40:131
  CFG2 un5_xfercomplete_ilto4_i_o2_1 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(N_93)
);
defparam un5_xfercomplete_ilto4_i_o2_1.INIT=4'hE;
// @40:133
  CFG3 Mosi_i_3_9_i_m2 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_118)
);
defparam Mosi_i_3_9_i_m2.INIT=8'hE2;
// @40:114
  CFG3 un3_clkdivlto8_2 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_2_Z)
);
defparam un3_clkdivlto8_2.INIT=8'h7F;
// @40:133
  CFG3 _decfrac23_1 (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[3]),
	.Y(_decfrac23_1_Z)
);
defparam _decfrac23_1.INIT=8'h20;
// @40:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @47:115
  CFG2 N_4074_i (
	.A(DacCSetpointToWrite[23]),
	.B(SpiRst),
	.Y(N_4074_i_Z)
);
defparam N_4074_i.INIT=4'h8;
// @40:133
  CFG4 Mosi_i_3_2_i_m2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_125_2)
);
defparam Mosi_i_3_2_i_m2_2_0.INIT=16'hAC00;
// @40:133
  CFG4 Mosi_i_3_8_i_m2_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_119_1)
);
defparam Mosi_i_3_8_i_m2_1_0.INIT=16'h00AC;
// @40:131
  CFG3 un5_xfercomplete_ilto4_i_o2 (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[4]),
	.C(N_94),
	.Y(N_96)
);
defparam un5_xfercomplete_ilto4_i_o2.INIT=8'hFE;
// @40:133
  CFG3 Mosi_i_3_2_i_m2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_125_2),
	.Y(N_125)
);
defparam Mosi_i_3_2_i_m2.INIT=8'hF2;
// @40:133
  CFG3 Mosi_i_3_8_i_m2 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_119_1),
	.Y(N_119)
);
defparam Mosi_i_3_8_i_m2.INIT=8'hF8;
// @40:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[7]),
	.B(ClkDiv_Z[6]),
	.C(un3_clkdivlto8_2_Z),
	.D(un3_clkdivlt8),
	.Y(un3_clkdivlto8_1)
);
defparam un3_clkdivlto8.INIT=16'hFFF7;
// @40:129
  CFG3 Mosi_i_0_sqmuxa_0_a3 (
	.A(N_96),
	.B(SpiXferCompleteOut),
	.C(SckC_c),
	.Y(Mosi_i_0_sqmuxa)
);
defparam Mosi_i_0_sqmuxa_0_a3.INIT=8'h02;
// @40:89
  CFG3 XferComplete_ice (
	.A(N_96),
	.B(SckC_c),
	.C(un3_clkdivlto8_1),
	.Y(XferComplete_ice_1)
);
defparam XferComplete_ice.INIT=8'h01;
// @40:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdivlto8_1),
	.B(un6_clkdiv_s_8_S_1),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h8;
// @40:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdivlto8_1),
	.B(un6_clkdiv_cry_7_S_1),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h8;
// @40:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdivlto8_1),
	.B(un6_clkdiv_cry_6_S_1),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h8;
// @40:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdivlto8_1),
	.B(un6_clkdiv_cry_5_S_1),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h8;
// @40:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdivlto8_1),
	.B(un6_clkdiv_cry_4_S_1),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h8;
// @40:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdivlto8_1),
	.B(un6_clkdiv_cry_2_S_1),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h8;
// @40:114
  CFG3 Mosi_i_7_i_m2 (
	.A(un3_clkdivlto8_1),
	.B(N_104),
	.C(DacCSetpointToWrite[23]),
	.Y(N_103)
);
defparam Mosi_i_7_i_m2.INIT=8'hE4;
// @40:114
  CFG4 \SpiBitPos_6_1.SUM_0_o2[3]  (
	.A(SckC_c),
	.B(SpiXferCompleteOut),
	.C(un3_clkdivlto8_1),
	.D(N_94),
	.Y(N_98)
);
defparam \SpiBitPos_6_1.SUM_0_o2[3] .INIT=16'hFFFD;
// @40:114
  CFG3 \SpiBitPos_6_1.SUM_0_o2_0[3]  (
	.A(SckC_c),
	.B(un3_clkdivlto8_1),
	.C(SpiXferCompleteOut),
	.Y(N_92)
);
defparam \SpiBitPos_6_1.SUM_0_o2_0[3] .INIT=8'hFD;
// @40:89
  CFG4 Mosi_i_0_sqmuxa_0_a3_RNIOMF21 (
	.A(N_93),
	.B(_decfrac23_1_Z),
	.C(un3_clkdivlto8_1),
	.D(Mosi_i_0_sqmuxa),
	.Y(un1_Mosi_i_0_sqmuxa_1_i_0)
);
defparam Mosi_i_0_sqmuxa_0_a3_RNIOMF21.INIT=16'h4F40;
// @40:114
  CFG3 \SpiBitPos_6_1.SUM_0[3]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[4]),
	.C(N_98),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM_0[3] .INIT=8'hA4;
// @40:89
  CFG3 \SpiBitPos_6_1.N_4069_i  (
	.A(N_92),
	.B(SpiBitPos_Z[0]),
	.C(N_96),
	.Y(N_4069_i)
);
defparam \SpiBitPos_6_1.N_4069_i .INIT=8'h90;
// @40:89
  CFG3 \SpiBitPos_6_1.N_4072_i  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[4]),
	.C(N_98),
	.Y(N_4072_i)
);
defparam \SpiBitPos_6_1.N_4072_i .INIT=8'hC8;
// @40:89
  CFG4 Sck_i_RNO (
	.A(SpiXferCompleteOut),
	.B(SckC_c),
	.C(un3_clkdivlto8_1),
	.D(N_96),
	.Y(N_4073_i)
);
defparam Sck_i_RNO.INIT=16'hC9CC;
// @40:89
  CFG4 \SpiBitPos_6_1.N_4071_i  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.C(N_92),
	.D(N_96),
	.Y(N_4071_i)
);
defparam \SpiBitPos_6_1.N_4071_i .INIT=16'hA900;
// @40:89
  CFG4 \SpiBitPos_6_1.N_4070_i  (
	.A(N_93),
	.B(SpiBitPos_Z[2]),
	.C(N_92),
	.D(N_96),
	.Y(N_4070_i)
);
defparam \SpiBitPos_6_1.N_4070_i .INIT=16'hC900;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_1 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1_6 (
  un1_Mosi_i_0_sqmuxa_1_i_0,
  DacCSetpointToWrite,
  N_4074_i_i,
  N_4074_i_set,
  MosiC_c,
  SckC_c,
  TP8_c,
  LastWriteDac,
  DacCSetpointWritten,
  SpiRst_1z,
  N_67_i_i,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
output un1_Mosi_i_0_sqmuxa_1_i_0 ;
input [23:0] DacCSetpointToWrite ;
output N_4074_i_i ;
input N_4074_i_set ;
output MosiC_c ;
output SckC_c ;
input TP8_c ;
input LastWriteDac ;
output DacCSetpointWritten ;
output SpiRst_1z ;
input N_67_i_i ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire un1_Mosi_i_0_sqmuxa_1_i_0 ;
wire N_4074_i_i ;
wire N_4074_i_set ;
wire MosiC_c ;
wire SckC_c ;
wire TP8_c ;
wire LastWriteDac ;
wire DacCSetpointWritten ;
wire SpiRst_1z ;
wire N_67_i_i ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire [0:0] un1_spirst2_i_0_Z;
wire SpiRst_rep_Z ;
wire GND ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastSpiXferComplete_Z ;
wire SpiXferCompleteOut ;
wire N_4095_i ;
wire N_4094_i ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @47:145
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_67_i_i),
	.EN(un1_spirst2_i_0_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNISDQA (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNISDQA_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNISDQA_0.INIT=2'h1;
// @47:145
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(N_4095_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:145
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_67_i_i),
	.EN(un1_spirst2_i_0_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:145
  SLE TransferComplete (
	.Q(DacCSetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4094_i),
	.EN(un1_SpiRst_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  CFG4 \un1_spirst2_i_0[0]  (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(un1_spirst2_i_0_Z[0])
);
defparam \un1_spirst2_i_0[0] .INIT=16'h4D44;
// @40:89
  CFG4 TransferComplete_RNO (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(N_4094_i)
);
defparam TransferComplete_RNO.INIT=16'h0900;
// @47:145
  CFG4 LastSpiXferComplete_RNO (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(N_4095_i)
);
defparam LastSpiXferComplete_RNO.INIT=16'h0990;
// @47:145
  CFG4 TransferComplete_RNO_0 (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(un1_SpiRst_0_sqmuxa_1_i)
);
defparam TransferComplete_RNO_0.INIT=16'h3B33;
// @47:115
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_1 Spi (
	.DacCSetpointToWrite(DacCSetpointToWrite[23:0]),
	.un1_Mosi_i_0_sqmuxa_1_i_0(un1_Mosi_i_0_sqmuxa_1_i_0),
	.SpiRst(SpiRst_1z),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.SckC_c(SckC_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.MosiC_c(MosiC_c),
	.N_4074_i_set(N_4074_i_set),
	.N_4074_i_i(N_4074_i_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1_6 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_2 (
  DacDSetpointToWrite,
  SpiXferCompleteOut,
  SckD_c,
  SpiRst_arst_i,
  un1_rst_1,
  un1_rst_1_i,
  FCCC_C0_0_GL0,
  un1_rst_3_i,
  MosiD_c
)
;
input [23:0] DacDSetpointToWrite ;
output SpiXferCompleteOut ;
output SckD_c ;
input SpiRst_arst_i ;
input un1_rst_1 ;
input un1_rst_1_i ;
input FCCC_C0_0_GL0 ;
input un1_rst_3_i ;
output MosiD_c ;
wire SpiXferCompleteOut ;
wire SckD_c ;
wire SpiRst_arst_i ;
wire un1_rst_1 ;
wire un1_rst_1_i ;
wire FCCC_C0_0_GL0 ;
wire un1_rst_3_i ;
wire MosiD_c ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i;
wire [4:0] SpiBitPos_Z;
wire [3:1] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_0_1_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire un1_rst_1_set_0 ;
wire un1_rst_3_rs_2 ;
wire MosiD_crs ;
wire VCC ;
wire Mosi_i_7_i_m2_Z ;
wire GND ;
wire N_4832_i ;
wire N_4829_i ;
wire XferComplete_ice_2 ;
wire N_4830_i ;
wire N_4831_i ;
wire un6_clkdiv_cry_3_S_2 ;
wire un6_clkdiv_cry_1_S_2 ;
wire un6_clkdiv_s_1_384_FCO ;
wire un6_clkdiv_s_1_384_S ;
wire un6_clkdiv_s_1_384_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y_2 ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S_2 ;
wire un6_clkdiv_cry_2_Y_2 ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y_2 ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S_2 ;
wire un6_clkdiv_cry_4_Y_2 ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S_2 ;
wire un6_clkdiv_cry_5_Y_2 ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S_2 ;
wire un6_clkdiv_cry_6_Y_2 ;
wire un6_clkdiv_s_8_FCO_2 ;
wire un6_clkdiv_s_8_S_2 ;
wire un6_clkdiv_s_8_Y_2 ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S_2 ;
wire un6_clkdiv_cry_7_Y_2 ;
wire Mosi_i_3_23_i_m2_1_0_co1 ;
wire Mosi_i_3_23_i_m2_1_wmux_0_S_3 ;
wire Mosi_i_3_23_i_m2_1_wmux_0_Y_3 ;
wire N_5018 ;
wire N_5019 ;
wire Mosi_i_3_23_i_m2_1_0_y0 ;
wire Mosi_i_3_23_i_m2_1_0_co0 ;
wire Mosi_i_3_23_i_m2_1_wmux_S_3 ;
wire N_5012 ;
wire N_202 ;
wire Mosi_i_3_5_i_m2_1_0_co1 ;
wire Mosi_i_3_5_i_m2_1_wmux_0_S_3 ;
wire Mosi_i_3_5_i_m2_1_0_y0 ;
wire Mosi_i_3_5_i_m2_1_0_co0 ;
wire Mosi_i_3_5_i_m2_1_wmux_S_3 ;
wire Mosi_i_3_18_i_m2_2_wmux_3_FCO_2 ;
wire Mosi_i_3_18_i_m2_2_wmux_3_S_2 ;
wire N_5028 ;
wire Mosi_i_3_18_i_m2_2_0_y1 ;
wire Mosi_i_3_18_i_m2_2_0_y3 ;
wire Mosi_i_3_18_i_m2_2_co1_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_2_S_2 ;
wire Mosi_i_3_18_i_m2_2_y0_0 ;
wire Mosi_i_3_18_i_m2_2_co0_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_1_S_2 ;
wire Mosi_i_3_18_i_m2_2_0_co1 ;
wire Mosi_i_3_18_i_m2_2_wmux_0_S_2 ;
wire Mosi_i_3_18_i_m2_2_0_y0 ;
wire Mosi_i_3_18_i_m2_2_0_co0 ;
wire Mosi_i_3_18_i_m2_2_wmux_S_2 ;
wire N_4839 ;
wire Mosi_i_3_23_i_m2_2_0_1_Z ;
wire Mosi_i_3_23_i_m2_2_4 ;
wire Mosi_i_3_21_i_m2_1_Z ;
wire N_5033 ;
wire N_4837 ;
wire Sck_i_0_i_o2_1_Z ;
wire un3_clkdivlt8 ;
wire N_4842 ;
wire N_5012_2 ;
wire N_5018_1 ;
wire un3_clkdivlto8_3_Z ;
wire N_4844 ;
wire un3_clkdivlto8_2 ;
wire N_4836 ;
wire N_4854 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNIMKO1 (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNIMKO1.INIT=2'h1;
  CFG3 un1_rst_3_rs_RNIDKIC (
	.A(un1_rst_1_set_0),
	.B(un1_rst_3_rs_2),
	.C(MosiD_crs),
	.Y(MosiD_c)
);
defparam un1_rst_3_rs_RNIDKIC.INIT=8'hF8;
// @40:89
  SLE Mosi_i (
	.Q(MosiD_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Mosi_i_7_i_m2_Z),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_1_set (
	.Q(un1_rst_1_set_0),
	.ADn(GND),
	.ALn(un1_rst_1_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_2),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(un1_rst_1),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4832_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE Sck_i (
	.Q(SckD_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4829_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(XferComplete_ice_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4830_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4831_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:116
  ARI1 un6_clkdiv_s_1_384 (
	.FCO(un6_clkdiv_s_1_384_FCO),
	.S(un6_clkdiv_s_1_384_S),
	.Y(un6_clkdiv_s_1_384_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_384.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S_2),
	.Y(un6_clkdiv_cry_1_Y_2),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_384_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S_2),
	.Y(un6_clkdiv_cry_2_Y_2),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S_2),
	.Y(un6_clkdiv_cry_3_Y_2),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S_2),
	.Y(un6_clkdiv_cry_4_Y_2),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S_2),
	.Y(un6_clkdiv_cry_5_Y_2),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S_2),
	.Y(un6_clkdiv_cry_6_Y_2),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO_2),
	.S(un6_clkdiv_s_8_S_2),
	.Y(un6_clkdiv_s_8_Y_2),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S_2),
	.Y(un6_clkdiv_cry_7_Y_2),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @40:133
  ARI1 Mosi_i_3_23_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_23_i_m2_1_0_co1),
	.S(Mosi_i_3_23_i_m2_1_wmux_0_S_3),
	.Y(Mosi_i_3_23_i_m2_1_wmux_0_Y_3),
	.B(SpiBitPos_Z[3]),
	.C(N_5018),
	.D(N_5019),
	.A(Mosi_i_3_23_i_m2_1_0_y0),
	.FCI(Mosi_i_3_23_i_m2_1_0_co0)
);
defparam Mosi_i_3_23_i_m2_1_wmux_0.INIT=20'h0F588;
// @40:133
  ARI1 Mosi_i_3_23_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_23_i_m2_1_0_co0),
	.S(Mosi_i_3_23_i_m2_1_wmux_S_3),
	.Y(Mosi_i_3_23_i_m2_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_5012),
	.D(N_202),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_i_m2_1_0_wmux.INIT=20'h0FA44;
// @40:133
  ARI1 Mosi_i_3_5_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_5_i_m2_1_0_co1),
	.S(Mosi_i_3_5_i_m2_1_wmux_0_S_3),
	.Y(N_202),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_i_m2_1_0_y0),
	.FCI(Mosi_i_3_5_i_m2_1_0_co0)
);
defparam Mosi_i_3_5_i_m2_1_wmux_0.INIT=20'h0F588;
// @40:133
  ARI1 Mosi_i_3_5_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_5_i_m2_1_0_co0),
	.S(Mosi_i_3_5_i_m2_1_wmux_S_3),
	.Y(Mosi_i_3_5_i_m2_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_i_m2_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_3 (
	.FCO(Mosi_i_3_18_i_m2_2_wmux_3_FCO_2),
	.S(Mosi_i_3_18_i_m2_2_wmux_3_S_2),
	.Y(N_5028),
	.B(Mosi_i_3_18_i_m2_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_i_m2_2_0_y3),
	.FCI(Mosi_i_3_18_i_m2_2_co1_0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_2 (
	.FCO(Mosi_i_3_18_i_m2_2_co1_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_2_S_2),
	.Y(Mosi_i_3_18_i_m2_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_i_m2_2_y0_0),
	.FCI(Mosi_i_3_18_i_m2_2_co0_0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_1 (
	.FCO(Mosi_i_3_18_i_m2_2_co0_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_1_S_2),
	.Y(Mosi_i_3_18_i_m2_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_i_m2_2_0_co1)
);
defparam Mosi_i_3_18_i_m2_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_0 (
	.FCO(Mosi_i_3_18_i_m2_2_0_co1),
	.S(Mosi_i_3_18_i_m2_2_wmux_0_S_2),
	.Y(Mosi_i_3_18_i_m2_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_i_m2_2_0_y0),
	.FCI(Mosi_i_3_18_i_m2_2_0_co0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_2_0_wmux (
	.FCO(Mosi_i_3_18_i_m2_2_0_co0),
	.S(Mosi_i_3_18_i_m2_2_wmux_S_2),
	.Y(Mosi_i_3_18_i_m2_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_i_m2_2_0_wmux.INIT=20'h0FA44;
// @32:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_0_o2[0]  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_Z[2]),
	.Y(N_4839)
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_o2[0] .INIT=8'hFE;
// @40:133
  CFG3 Mosi_i_3_23_i_m2_2_0 (
	.A(Mosi_i_3_23_i_m2_2_0_1_Z),
	.B(N_5028),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_i_m2_2_4)
);
defparam Mosi_i_3_23_i_m2_2_0.INIT=8'h5C;
// @40:133
  CFG4 Mosi_i_3_23_i_m2_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_i_m2_1_Z),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_i_m2_2_0_1_Z)
);
defparam Mosi_i_3_23_i_m2_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_i_m2_RNO (
	.A(Mosi_i_3_23_i_m2_1_wmux_0_Y_3),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_i_m2_2_4),
	.Y(N_5033)
);
defparam Mosi_i_7_i_m2_RNO.INIT=8'hE2;
// @40:133
  CFG4 Mosi_i_3_21_i_m2_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_i_m2_1_Z)
);
defparam Mosi_i_3_21_i_m2_1.INIT=16'hF0CA;
// @32:47
  CFG2 \un1_Mosi_i_0_sqmuxa_1_0_o2_1[0]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(N_4837)
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_o2_1[0] .INIT=4'hE;
// @40:133
  CFG3 Mosi_i_3_9_i_m2 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_5019)
);
defparam Mosi_i_3_9_i_m2.INIT=8'hE2;
// @40:89
  CFG4 Sck_i_0_i_o2_1 (
	.A(ClkDiv_Z[4]),
	.B(SpiXferCompleteOut),
	.C(ClkDiv_Z[6]),
	.D(ClkDiv_Z[5]),
	.Y(Sck_i_0_i_o2_1_Z)
);
defparam Sck_i_0_i_o2_1.INIT=16'hDFFF;
// @40:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @40:114
  CFG3 \SpiBitPos_6_1.SUM_0_o2[1]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[3]),
	.Y(N_4842)
);
defparam \SpiBitPos_6_1.SUM_0_o2[1] .INIT=8'hFE;
// @40:133
  CFG4 Mosi_i_3_2_i_m2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_5012_2)
);
defparam Mosi_i_3_2_i_m2_2_0.INIT=16'hAC00;
// @40:133
  CFG4 Mosi_i_3_8_i_m2_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_5018_1)
);
defparam Mosi_i_3_8_i_m2_1_0.INIT=16'h00AC;
// @40:114
  CFG3 un3_clkdivlto8_3 (
	.A(ClkDiv_Z[7]),
	.B(un3_clkdivlt8),
	.C(ClkDiv_Z[8]),
	.Y(un3_clkdivlto8_3_Z)
);
defparam un3_clkdivlto8_3.INIT=8'hDF;
// @32:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_0_o2_0[0]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[4]),
	.C(N_4839),
	.Y(N_4844)
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_o2_0[0] .INIT=8'hFE;
// @40:133
  CFG3 Mosi_i_3_2_i_m2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_5012_2),
	.Y(N_5012)
);
defparam Mosi_i_3_2_i_m2.INIT=8'hF2;
// @40:133
  CFG3 Mosi_i_3_8_i_m2 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_5018_1),
	.Y(N_5018)
);
defparam Mosi_i_3_8_i_m2.INIT=8'hF8;
// @40:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[4]),
	.B(un3_clkdivlto8_3_Z),
	.C(ClkDiv_Z[6]),
	.D(ClkDiv_Z[5]),
	.Y(un3_clkdivlto8_2)
);
defparam un3_clkdivlto8.INIT=16'hDFFF;
// @40:89
  CFG3 XferComplete_ice (
	.A(SckD_c),
	.B(N_4844),
	.C(un3_clkdivlto8_2),
	.Y(XferComplete_ice_2)
);
defparam XferComplete_ice.INIT=8'h01;
// @40:114
  CFG3 \SpiBitPos_6_1.SUM_0_o2_0[3]  (
	.A(un3_clkdivlto8_3_Z),
	.B(SckD_c),
	.C(Sck_i_0_i_o2_1_Z),
	.Y(N_4836)
);
defparam \SpiBitPos_6_1.SUM_0_o2_0[3] .INIT=8'hFB;
// @40:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdivlto8_2),
	.B(un6_clkdiv_s_8_S_2),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h8;
// @40:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdivlto8_2),
	.B(un6_clkdiv_cry_7_S_2),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h8;
// @40:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdivlto8_2),
	.B(un6_clkdiv_cry_6_S_2),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h8;
// @40:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdivlto8_2),
	.B(un6_clkdiv_cry_5_S_2),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h8;
// @40:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdivlto8_2),
	.B(un6_clkdiv_cry_4_S_2),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h8;
// @40:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdivlto8_2),
	.B(un6_clkdiv_cry_2_S_2),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h8;
// @40:114
  CFG3 Mosi_i_7_i_m2 (
	.A(N_5033),
	.B(un3_clkdivlto8_2),
	.C(DacDSetpointToWrite[23]),
	.Y(Mosi_i_7_i_m2_Z)
);
defparam Mosi_i_7_i_m2.INIT=8'hE2;
// @32:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_0_m2[0]  (
	.A(un3_clkdivlto8_2),
	.B(SpiBitPos_Z[3]),
	.C(SckD_c),
	.Y(N_4854)
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_m2[0] .INIT=8'h8D;
// @32:47
  CFG4 \un1_Mosi_i_0_sqmuxa_1_0_1[0]  (
	.A(un3_clkdivlto8_2),
	.B(N_4854),
	.C(N_4839),
	.D(N_4844),
	.Y(un1_Mosi_i_0_sqmuxa_1_0_1_Z[0])
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_1[0] .INIT=16'hB3FF;
// @40:114
  CFG4 \SpiBitPos_6_1.SUM_0[1]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.C(N_4836),
	.D(N_4842),
	.Y(SpiBitPos_6[1])
);
defparam \SpiBitPos_6_1.SUM_0[1] .INIT=16'hA9A8;
// @40:114
  CFG4 \SpiBitPos_6_1.SUM_0[3]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.C(N_4836),
	.D(N_4839),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM_0[3] .INIT=16'hCCC2;
// @40:89
  CFG3 \SpiBitPos_6_1.N_4832_i  (
	.A(SpiBitPos_Z[0]),
	.B(N_4836),
	.C(N_4844),
	.Y(N_4832_i)
);
defparam \SpiBitPos_6_1.N_4832_i .INIT=8'h90;
// @40:89
  CFG4 Sck_i_RNO (
	.A(un3_clkdivlto8_3_Z),
	.B(N_4844),
	.C(SckD_c),
	.D(Sck_i_0_i_o2_1_Z),
	.Y(N_4829_i)
);
defparam Sck_i_RNO.INIT=16'hF0B4;
// @40:89
  CFG4 \un1_Mosi_i_0_sqmuxa_1_0_1_RNIVEJU[0]  (
	.A(un3_clkdivlto8_2),
	.B(un1_Mosi_i_0_sqmuxa_1_0_1_Z[0]),
	.C(SpiXferCompleteOut),
	.D(SpiBitPos_Z[4]),
	.Y(un1_Mosi_i_0_sqmuxa_1_i[0])
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_1_RNIVEJU[0] .INIT=16'h2301;
// @40:89
  CFG4 \SpiBitPos_6_1.N_4830_i  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.C(N_4836),
	.D(N_4839),
	.Y(N_4830_i)
);
defparam \SpiBitPos_6_1.N_4830_i .INIT=16'hAAA8;
// @40:89
  CFG4 \SpiBitPos_6_1.N_4831_i  (
	.A(N_4837),
	.B(SpiBitPos_Z[2]),
	.C(N_4836),
	.D(N_4842),
	.Y(N_4831_i)
);
defparam \SpiBitPos_6_1.N_4831_i .INIT=16'hC900;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_2 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1_7 (
  DacDSetpointToWrite,
  MosiD_c,
  un1_rst_3_i,
  un1_rst_1_i,
  un1_rst_1,
  SckD_c,
  TP8_c,
  LastWriteDac,
  DacDSetpointWritten,
  SpiRst_1z,
  N_67_i_i,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
input [23:0] DacDSetpointToWrite ;
output MosiD_c ;
input un1_rst_3_i ;
input un1_rst_1_i ;
input un1_rst_1 ;
output SckD_c ;
input TP8_c ;
input LastWriteDac ;
output DacDSetpointWritten ;
output SpiRst_1z ;
input N_67_i_i ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire MosiD_c ;
wire un1_rst_3_i ;
wire un1_rst_1_i ;
wire un1_rst_1 ;
wire SckD_c ;
wire TP8_c ;
wire LastWriteDac ;
wire DacDSetpointWritten ;
wire SpiRst_1z ;
wire N_67_i_i ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire [0:0] un1_spirst2_i;
wire SpiRst_rep_Z ;
wire GND ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastSpiXferComplete_Z ;
wire SpiXferCompleteOut ;
wire LastSpiXferComplete_0_sqmuxa_Z ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @47:145
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_67_i_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNITQ8B (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNITQ8B_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNITQ8B_0.INIT=2'h1;
// @47:145
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(LastSpiXferComplete_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:145
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_67_i_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:145
  SLE TransferComplete (
	.Q(DacDSetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_spirst2_i[0]),
	.EN(un1_SpiRst_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:182
  CFG4 LastSpiXferComplete_0_sqmuxa (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(LastSpiXferComplete_0_sqmuxa_Z)
);
defparam LastSpiXferComplete_0_sqmuxa.INIT=16'h0990;
// @47:145
  CFG4 LastSpiXferComplete_RNIAGF91 (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(un1_spirst2_i[0])
);
defparam LastSpiXferComplete_RNIAGF91.INIT=16'h4D44;
// @47:145
  CFG4 TransferComplete_RNO (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(un1_SpiRst_0_sqmuxa_1_i)
);
defparam TransferComplete_RNO.INIT=16'h3B33;
// @47:115
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_2 Spi (
	.DacDSetpointToWrite(DacDSetpointToWrite[23:0]),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.SckD_c(SckD_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.un1_rst_1(un1_rst_1),
	.un1_rst_1_i(un1_rst_1_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.un1_rst_3_i(un1_rst_3_i),
	.MosiD_c(MosiD_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1_7 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_3 (
  DacESetpointToWrite,
  un1_Mosi_i_0_sqmuxa_1_i_0,
  SpiRst,
  SpiXferCompleteOut,
  SckE_c,
  SpiRst_arst_i,
  FCCC_C0_0_GL0,
  MosiE_c,
  N_4814_i_set,
  N_4814_i_i
)
;
input [23:0] DacESetpointToWrite ;
output un1_Mosi_i_0_sqmuxa_1_i_0 ;
input SpiRst ;
output SpiXferCompleteOut ;
output SckE_c ;
input SpiRst_arst_i ;
input FCCC_C0_0_GL0 ;
output MosiE_c ;
input N_4814_i_set ;
output N_4814_i_i ;
wire un1_Mosi_i_0_sqmuxa_1_i_0 ;
wire SpiRst ;
wire SpiXferCompleteOut ;
wire SckE_c ;
wire SpiRst_arst_i ;
wire FCCC_C0_0_GL0 ;
wire MosiE_c ;
wire N_4814_i_set ;
wire N_4814_i_i ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [4:0] SpiBitPos_Z;
wire [3:1] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_0_1_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire N_4814_i_Z ;
wire un1_rst_3_rs_3 ;
wire MosiE_crs ;
wire VCC ;
wire un1_rst_3_i ;
wire N_225 ;
wire GND ;
wire N_4818_i ;
wire N_77_i ;
wire XferComplete_ice_3 ;
wire N_4816_i ;
wire N_4817_i ;
wire un6_clkdiv_cry_3_S_3 ;
wire un6_clkdiv_cry_1_S_3 ;
wire un6_clkdiv_s_1_385_FCO ;
wire un6_clkdiv_s_1_385_S ;
wire un6_clkdiv_s_1_385_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y_3 ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S_3 ;
wire un6_clkdiv_cry_2_Y_3 ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y_3 ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S_3 ;
wire un6_clkdiv_cry_4_Y_3 ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S_3 ;
wire un6_clkdiv_cry_5_Y_3 ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S_3 ;
wire un6_clkdiv_cry_6_Y_3 ;
wire un6_clkdiv_s_8_FCO_3 ;
wire un6_clkdiv_s_8_S_3 ;
wire un6_clkdiv_s_8_Y_3 ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S_3 ;
wire un6_clkdiv_cry_7_Y_3 ;
wire Mosi_i_3_23_i_m2_1_0_co1 ;
wire Mosi_i_3_23_i_m2_1_wmux_0_S_2 ;
wire Mosi_i_3_23_i_m2_1_wmux_0_Y_2 ;
wire N_233 ;
wire N_234 ;
wire Mosi_i_3_23_i_m2_1_0_y0 ;
wire Mosi_i_3_23_i_m2_1_0_co0 ;
wire Mosi_i_3_23_i_m2_1_wmux_S_2 ;
wire N_227 ;
wire N_230 ;
wire Mosi_i_3_5_i_m2_1_0_co1 ;
wire Mosi_i_3_5_i_m2_1_wmux_0_S_0 ;
wire Mosi_i_3_5_i_m2_1_0_y0 ;
wire Mosi_i_3_5_i_m2_1_0_co0 ;
wire Mosi_i_3_5_i_m2_1_wmux_S_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_3_FCO_3 ;
wire Mosi_i_3_18_i_m2_2_wmux_3_S_3 ;
wire N_243 ;
wire Mosi_i_3_18_i_m2_2_0_y1 ;
wire Mosi_i_3_18_i_m2_2_0_y3 ;
wire Mosi_i_3_18_i_m2_2_co1_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_2_S_3 ;
wire Mosi_i_3_18_i_m2_2_y0_0 ;
wire Mosi_i_3_18_i_m2_2_co0_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_1_S_3 ;
wire Mosi_i_3_18_i_m2_2_0_co1 ;
wire Mosi_i_3_18_i_m2_2_wmux_0_S_3 ;
wire Mosi_i_3_18_i_m2_2_0_y0 ;
wire Mosi_i_3_18_i_m2_2_0_co0 ;
wire Mosi_i_3_18_i_m2_2_wmux_S_3 ;
wire N_210 ;
wire Mosi_i_3_23_i_m2_2_0_1_Z ;
wire Mosi_i_3_23_i_m2_2_3 ;
wire Mosi_i_3_21_i_m2_1_1 ;
wire N_248 ;
wire N_206 ;
wire Sck_i_0_i_o2_1_Z ;
wire un3_clkdivlt8 ;
wire N_214 ;
wire N_233_1 ;
wire N_227_2 ;
wire un3_clkdivlto8_3_Z ;
wire N_215 ;
wire un3_clkdivlto8_3_0 ;
wire N_205 ;
wire N_224 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNINCD2 (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNINCD2.INIT=2'h1;
  CFG1 N_4814_i_i_0 (
	.A(N_4814_i_Z),
	.Y(N_4814_i_i)
);
defparam N_4814_i_i_0.INIT=2'h1;
  CFG3 Mosi_i_RNIPBOT (
	.A(N_4814_i_set),
	.B(un1_rst_3_rs_3),
	.C(MosiE_crs),
	.Y(MosiE_c)
);
defparam Mosi_i_RNIPBOT.INIT=8'hF8;
// @40:89
  SLE Mosi_i (
	.Q(MosiE_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_225),
	.EN(un1_Mosi_i_0_sqmuxa_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_3),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(N_4814_i_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4818_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE Sck_i (
	.Q(SckE_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_77_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(XferComplete_ice_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4816_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4817_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:116
  ARI1 un6_clkdiv_s_1_385 (
	.FCO(un6_clkdiv_s_1_385_FCO),
	.S(un6_clkdiv_s_1_385_S),
	.Y(un6_clkdiv_s_1_385_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_385.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S_3),
	.Y(un6_clkdiv_cry_1_Y_3),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_385_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S_3),
	.Y(un6_clkdiv_cry_2_Y_3),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S_3),
	.Y(un6_clkdiv_cry_3_Y_3),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S_3),
	.Y(un6_clkdiv_cry_4_Y_3),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S_3),
	.Y(un6_clkdiv_cry_5_Y_3),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S_3),
	.Y(un6_clkdiv_cry_6_Y_3),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO_3),
	.S(un6_clkdiv_s_8_S_3),
	.Y(un6_clkdiv_s_8_Y_3),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S_3),
	.Y(un6_clkdiv_cry_7_Y_3),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @40:133
  ARI1 Mosi_i_3_23_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_23_i_m2_1_0_co1),
	.S(Mosi_i_3_23_i_m2_1_wmux_0_S_2),
	.Y(Mosi_i_3_23_i_m2_1_wmux_0_Y_2),
	.B(SpiBitPos_Z[3]),
	.C(N_233),
	.D(N_234),
	.A(Mosi_i_3_23_i_m2_1_0_y0),
	.FCI(Mosi_i_3_23_i_m2_1_0_co0)
);
defparam Mosi_i_3_23_i_m2_1_wmux_0.INIT=20'h0F588;
// @40:133
  ARI1 Mosi_i_3_23_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_23_i_m2_1_0_co0),
	.S(Mosi_i_3_23_i_m2_1_wmux_S_2),
	.Y(Mosi_i_3_23_i_m2_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_227),
	.D(N_230),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_i_m2_1_0_wmux.INIT=20'h0FA44;
// @40:133
  ARI1 Mosi_i_3_5_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_5_i_m2_1_0_co1),
	.S(Mosi_i_3_5_i_m2_1_wmux_0_S_0),
	.Y(N_230),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_i_m2_1_0_y0),
	.FCI(Mosi_i_3_5_i_m2_1_0_co0)
);
defparam Mosi_i_3_5_i_m2_1_wmux_0.INIT=20'h0F588;
// @40:133
  ARI1 Mosi_i_3_5_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_5_i_m2_1_0_co0),
	.S(Mosi_i_3_5_i_m2_1_wmux_S_0),
	.Y(Mosi_i_3_5_i_m2_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_i_m2_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_3 (
	.FCO(Mosi_i_3_18_i_m2_2_wmux_3_FCO_3),
	.S(Mosi_i_3_18_i_m2_2_wmux_3_S_3),
	.Y(N_243),
	.B(Mosi_i_3_18_i_m2_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_i_m2_2_0_y3),
	.FCI(Mosi_i_3_18_i_m2_2_co1_0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_2 (
	.FCO(Mosi_i_3_18_i_m2_2_co1_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_2_S_3),
	.Y(Mosi_i_3_18_i_m2_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_i_m2_2_y0_0),
	.FCI(Mosi_i_3_18_i_m2_2_co0_0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_1 (
	.FCO(Mosi_i_3_18_i_m2_2_co0_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_1_S_3),
	.Y(Mosi_i_3_18_i_m2_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_i_m2_2_0_co1)
);
defparam Mosi_i_3_18_i_m2_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_0 (
	.FCO(Mosi_i_3_18_i_m2_2_0_co1),
	.S(Mosi_i_3_18_i_m2_2_wmux_0_S_3),
	.Y(Mosi_i_3_18_i_m2_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_i_m2_2_0_y0),
	.FCI(Mosi_i_3_18_i_m2_2_0_co0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_2_0_wmux (
	.FCO(Mosi_i_3_18_i_m2_2_0_co0),
	.S(Mosi_i_3_18_i_m2_2_wmux_S_3),
	.Y(Mosi_i_3_18_i_m2_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_i_m2_2_0_wmux.INIT=20'h0FA44;
// @32:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_0_o2[0]  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_Z[2]),
	.Y(N_210)
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_o2[0] .INIT=8'hFE;
// @40:133
  CFG3 Mosi_i_3_23_i_m2_2_0 (
	.A(Mosi_i_3_23_i_m2_2_0_1_Z),
	.B(N_243),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_i_m2_2_3)
);
defparam Mosi_i_3_23_i_m2_2_0.INIT=8'h5C;
// @40:133
  CFG4 Mosi_i_3_23_i_m2_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_i_m2_1_1),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_i_m2_2_0_1_Z)
);
defparam Mosi_i_3_23_i_m2_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_i_m2_RNO (
	.A(Mosi_i_3_23_i_m2_1_wmux_0_Y_2),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_i_m2_2_3),
	.Y(N_248)
);
defparam Mosi_i_7_i_m2_RNO.INIT=8'hE2;
// @40:133
  CFG4 Mosi_i_3_21_i_m2_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_i_m2_1_1)
);
defparam Mosi_i_3_21_i_m2_1.INIT=16'hF0CA;
// @32:47
  CFG2 \un1_Mosi_i_0_sqmuxa_1_0_o2_1[0]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(N_206)
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_o2_1[0] .INIT=4'hE;
// @40:89
  CFG2 un1_rst_3_0_a2 (
	.A(DacESetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3_0_a2.INIT=4'hB;
// @40:133
  CFG3 Mosi_i_3_9_i_m2 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_234)
);
defparam Mosi_i_3_9_i_m2.INIT=8'hE2;
// @40:89
  CFG4 Sck_i_0_i_o2_1 (
	.A(ClkDiv_Z[4]),
	.B(SpiXferCompleteOut),
	.C(ClkDiv_Z[6]),
	.D(ClkDiv_Z[5]),
	.Y(Sck_i_0_i_o2_1_Z)
);
defparam Sck_i_0_i_o2_1.INIT=16'hDFFF;
// @40:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @40:114
  CFG3 \SpiBitPos_6_1.SUM_0_o2[1]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[3]),
	.Y(N_214)
);
defparam \SpiBitPos_6_1.SUM_0_o2[1] .INIT=8'hFE;
// @47:115
  CFG2 N_4814_i (
	.A(DacESetpointToWrite[23]),
	.B(SpiRst),
	.Y(N_4814_i_Z)
);
defparam N_4814_i.INIT=4'h8;
// @40:133
  CFG4 Mosi_i_3_8_i_m2_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_233_1)
);
defparam Mosi_i_3_8_i_m2_1_0.INIT=16'h00AC;
// @40:133
  CFG4 Mosi_i_3_2_i_m2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_227_2)
);
defparam Mosi_i_3_2_i_m2_2_0.INIT=16'hAC00;
// @40:114
  CFG3 un3_clkdivlto8_3 (
	.A(ClkDiv_Z[7]),
	.B(un3_clkdivlt8),
	.C(ClkDiv_Z[8]),
	.Y(un3_clkdivlto8_3_Z)
);
defparam un3_clkdivlto8_3.INIT=8'hDF;
// @32:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_0_o2_0[0]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[4]),
	.C(N_210),
	.Y(N_215)
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_o2_0[0] .INIT=8'hFE;
// @40:133
  CFG3 Mosi_i_3_8_i_m2 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_233_1),
	.Y(N_233)
);
defparam Mosi_i_3_8_i_m2.INIT=8'hF8;
// @40:133
  CFG3 Mosi_i_3_2_i_m2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_227_2),
	.Y(N_227)
);
defparam Mosi_i_3_2_i_m2.INIT=8'hF2;
// @40:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[4]),
	.B(un3_clkdivlto8_3_Z),
	.C(ClkDiv_Z[6]),
	.D(ClkDiv_Z[5]),
	.Y(un3_clkdivlto8_3_0)
);
defparam un3_clkdivlto8.INIT=16'hDFFF;
// @40:89
  CFG3 XferComplete_ice (
	.A(SckE_c),
	.B(N_215),
	.C(un3_clkdivlto8_3_0),
	.Y(XferComplete_ice_3)
);
defparam XferComplete_ice.INIT=8'h01;
// @40:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdivlto8_3_0),
	.B(un6_clkdiv_cry_2_S_3),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h8;
// @40:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdivlto8_3_0),
	.B(un6_clkdiv_cry_4_S_3),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h8;
// @40:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdivlto8_3_0),
	.B(un6_clkdiv_cry_5_S_3),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h8;
// @40:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdivlto8_3_0),
	.B(un6_clkdiv_cry_6_S_3),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h8;
// @40:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdivlto8_3_0),
	.B(un6_clkdiv_cry_7_S_3),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h8;
// @40:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdivlto8_3_0),
	.B(un6_clkdiv_s_8_S_3),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h8;
// @40:114
  CFG3 \SpiBitPos_6_1.SUM_0_o2_0[3]  (
	.A(un3_clkdivlto8_3_Z),
	.B(SckE_c),
	.C(Sck_i_0_i_o2_1_Z),
	.Y(N_205)
);
defparam \SpiBitPos_6_1.SUM_0_o2_0[3] .INIT=8'hFB;
// @40:114
  CFG3 Mosi_i_7_i_m2 (
	.A(N_248),
	.B(un3_clkdivlto8_3_0),
	.C(DacESetpointToWrite[23]),
	.Y(N_225)
);
defparam Mosi_i_7_i_m2.INIT=8'hE2;
// @32:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_0_m2_0[0]  (
	.A(un3_clkdivlto8_3_0),
	.B(SpiXferCompleteOut),
	.C(SpiBitPos_Z[4]),
	.Y(N_224)
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_m2_0[0] .INIT=8'hB1;
// @32:47
  CFG4 \un1_Mosi_i_0_sqmuxa_1_0_1[0]  (
	.A(un3_clkdivlto8_3_0),
	.B(N_224),
	.C(N_210),
	.D(N_215),
	.Y(un1_Mosi_i_0_sqmuxa_1_0_1_Z[0])
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_1[0] .INIT=16'hB3FF;
// @40:114
  CFG4 \SpiBitPos_6_1.SUM_0[3]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.C(N_205),
	.D(N_210),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM_0[3] .INIT=16'hCCC2;
// @40:114
  CFG4 \SpiBitPos_6_1.SUM_0[1]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.C(N_205),
	.D(N_214),
	.Y(SpiBitPos_6[1])
);
defparam \SpiBitPos_6_1.SUM_0[1] .INIT=16'hA9A8;
// @40:89
  CFG3 \SpiBitPos_6_1.N_4818_i  (
	.A(SpiBitPos_Z[0]),
	.B(N_205),
	.C(N_215),
	.Y(N_4818_i)
);
defparam \SpiBitPos_6_1.N_4818_i .INIT=8'h90;
// @40:89
  CFG4 Sck_i_RNO (
	.A(un3_clkdivlto8_3_Z),
	.B(N_215),
	.C(SckE_c),
	.D(Sck_i_0_i_o2_1_Z),
	.Y(N_77_i)
);
defparam Sck_i_RNO.INIT=16'hF0B4;
// @40:89
  CFG4 \un1_Mosi_i_0_sqmuxa_1_0_1_RNILNCB1[0]  (
	.A(un3_clkdivlto8_3_0),
	.B(un1_Mosi_i_0_sqmuxa_1_0_1_Z[0]),
	.C(SpiBitPos_Z[3]),
	.D(SckE_c),
	.Y(un1_Mosi_i_0_sqmuxa_1_i_0)
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_1_RNILNCB1[0] .INIT=16'h2031;
// @40:89
  CFG4 \SpiBitPos_6_1.N_4816_i  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.C(N_205),
	.D(N_210),
	.Y(N_4816_i)
);
defparam \SpiBitPos_6_1.N_4816_i .INIT=16'hAAA8;
// @40:89
  CFG4 \SpiBitPos_6_1.N_4817_i  (
	.A(N_206),
	.B(SpiBitPos_Z[2]),
	.C(N_205),
	.D(N_214),
	.Y(N_4817_i)
);
defparam \SpiBitPos_6_1.N_4817_i .INIT=16'hC900;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_3 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1_8 (
  un1_Mosi_i_0_sqmuxa_1_i_0,
  DacESetpointToWrite,
  N_4814_i_i,
  N_4814_i_set,
  MosiE_c,
  SckE_c,
  TP8_c,
  LastWriteDac,
  DacESetpointWritten,
  SpiRst_1z,
  N_67_i_i,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
output un1_Mosi_i_0_sqmuxa_1_i_0 ;
input [23:0] DacESetpointToWrite ;
output N_4814_i_i ;
input N_4814_i_set ;
output MosiE_c ;
output SckE_c ;
input TP8_c ;
input LastWriteDac ;
output DacESetpointWritten ;
output SpiRst_1z ;
input N_67_i_i ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire un1_Mosi_i_0_sqmuxa_1_i_0 ;
wire N_4814_i_i ;
wire N_4814_i_set ;
wire MosiE_c ;
wire SckE_c ;
wire TP8_c ;
wire LastWriteDac ;
wire DacESetpointWritten ;
wire SpiRst_1z ;
wire N_67_i_i ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire [0:0] un1_spirst2_i;
wire SpiRst_rep_Z ;
wire GND ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastSpiXferComplete_Z ;
wire SpiXferCompleteOut ;
wire LastSpiXferComplete_0_sqmuxa_Z ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @47:145
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_67_i_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNIU7NB (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNIU7NB_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNIU7NB_0.INIT=2'h1;
// @47:145
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(LastSpiXferComplete_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:145
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_67_i_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:145
  SLE TransferComplete (
	.Q(DacESetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_spirst2_i[0]),
	.EN(un1_SpiRst_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:182
  CFG4 LastSpiXferComplete_0_sqmuxa (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(LastSpiXferComplete_0_sqmuxa_Z)
);
defparam LastSpiXferComplete_0_sqmuxa.INIT=16'h0990;
// @47:145
  CFG4 LastSpiXferComplete_RNICR9D1 (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(un1_spirst2_i[0])
);
defparam LastSpiXferComplete_RNICR9D1.INIT=16'h4D44;
// @47:145
  CFG4 TransferComplete_RNO (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(un1_SpiRst_0_sqmuxa_1_i)
);
defparam TransferComplete_RNO.INIT=16'h3B33;
// @47:115
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_3 Spi (
	.DacESetpointToWrite(DacESetpointToWrite[23:0]),
	.un1_Mosi_i_0_sqmuxa_1_i_0(un1_Mosi_i_0_sqmuxa_1_i_0),
	.SpiRst(SpiRst_1z),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.SckE_c(SckE_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.MosiE_c(MosiE_c),
	.N_4814_i_set(N_4814_i_set),
	.N_4814_i_i(N_4814_i_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1_8 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_4 (
  DacFSetpointToWrite,
  un1_Mosi_i_0_sqmuxa_1_i_0,
  SpiRst,
  SpiXferCompleteOut,
  SckF_c,
  SpiRst_arst_i,
  FCCC_C0_0_GL0,
  MosiF_c,
  N_4093_i_set,
  N_4093_i_i
)
;
input [23:0] DacFSetpointToWrite ;
output un1_Mosi_i_0_sqmuxa_1_i_0 ;
input SpiRst ;
output SpiXferCompleteOut ;
output SckF_c ;
input SpiRst_arst_i ;
input FCCC_C0_0_GL0 ;
output MosiF_c ;
input N_4093_i_set ;
output N_4093_i_i ;
wire un1_Mosi_i_0_sqmuxa_1_i_0 ;
wire SpiRst ;
wire SpiXferCompleteOut ;
wire SckF_c ;
wire SpiRst_arst_i ;
wire FCCC_C0_0_GL0 ;
wire MosiF_c ;
wire N_4093_i_set ;
wire N_4093_i_i ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [4:0] SpiBitPos_Z;
wire [4:0] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire N_4093_i_Z ;
wire un1_rst_3_rs_4 ;
wire MosiF_crs ;
wire VCC ;
wire un1_rst_3_i ;
wire Mosi_i_7_Z ;
wire GND ;
wire Sck_i_0_0 ;
wire un1_XferComplete_i_1_i ;
wire un3_clkdiv_i ;
wire un6_clkdiv_cry_3_S_4 ;
wire un6_clkdiv_cry_1_S_4 ;
wire un6_clkdiv_s_1_386_FCO ;
wire un6_clkdiv_s_1_386_S ;
wire un6_clkdiv_s_1_386_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y_4 ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S_4 ;
wire un6_clkdiv_cry_2_Y_4 ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y_4 ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S_4 ;
wire un6_clkdiv_cry_4_Y_4 ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S_4 ;
wire un6_clkdiv_cry_5_Y_4 ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S_4 ;
wire un6_clkdiv_cry_6_Y_4 ;
wire un6_clkdiv_s_8_FCO_4 ;
wire un6_clkdiv_s_8_S_4 ;
wire un6_clkdiv_s_8_Y_4 ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S_4 ;
wire un6_clkdiv_cry_7_Y_4 ;
wire Mosi_i_3_23_1_0_co1 ;
wire Mosi_i_3_23_1_wmux_0_S ;
wire Mosi_i_3_23_1_wmux_0_Y ;
wire N_3633 ;
wire N_3634 ;
wire Mosi_i_3_23_1_0_y0 ;
wire Mosi_i_3_23_1_0_co0 ;
wire Mosi_i_3_23_1_0_wmux_S ;
wire N_3627 ;
wire N_3630 ;
wire Mosi_i_3_5_1_0_co1 ;
wire Mosi_i_3_5_1_wmux_0_S ;
wire Mosi_i_3_5_1_0_y0 ;
wire Mosi_i_3_5_1_0_co0 ;
wire Mosi_i_3_5_1_0_wmux_S ;
wire Mosi_i_3_18_2_wmux_3_FCO ;
wire Mosi_i_3_18_2_wmux_3_S ;
wire N_3643 ;
wire Mosi_i_3_18_2_0_y1 ;
wire Mosi_i_3_18_2_0_y3 ;
wire Mosi_i_3_18_2_co1_0 ;
wire Mosi_i_3_18_2_wmux_2_S ;
wire Mosi_i_3_18_2_y0_0 ;
wire Mosi_i_3_18_2_co0_0 ;
wire Mosi_i_3_18_2_wmux_1_S ;
wire Mosi_i_3_18_2_0_co1 ;
wire Mosi_i_3_18_2_wmux_0_S ;
wire Mosi_i_3_18_2_0_y0 ;
wire Mosi_i_3_18_2_0_co0 ;
wire Mosi_i_3_18_2_0_wmux_S ;
wire Sck_i_0_sqmuxa_0_Z ;
wire un5_xfercomplete_ilto4_1_Z ;
wire Mosi_i_3_23_2_0_1_Z ;
wire Mosi_i_3_23_2_0_Z ;
wire Mosi_i_3_21_1_Z ;
wire Mosi_i_3 ;
wire un5_xfercomplete_i_1 ;
wire un3_clkdivlto8_2_Z ;
wire un3_clkdivlt8 ;
wire un5_xfercomplete_i_fc ;
wire N_3627_2 ;
wire N_3633_1 ;
wire _decfrac23_Z ;
wire SpiBitPos_1_sqmuxa_fc ;
wire SpiBitPos_1_sqmuxa_fc_0 ;
wire SpiBitPos_1_sqmuxa_fc_1 ;
wire SpiBitPos_1_sqmuxa_Z ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNIO423 (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNIO423.INIT=2'h1;
  CFG1 N_4093_i_i_0 (
	.A(N_4093_i_Z),
	.Y(N_4093_i_i)
);
defparam N_4093_i_i_0.INIT=2'h1;
  CFG3 Mosi_i_RNIQTAU (
	.A(N_4093_i_set),
	.B(un1_rst_3_rs_4),
	.C(MosiF_crs),
	.Y(MosiF_c)
);
defparam Mosi_i_RNIQTAU.INIT=8'hF8;
// @40:89
  SLE Mosi_i (
	.Q(MosiF_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Mosi_i_7_Z),
	.EN(un1_Mosi_i_0_sqmuxa_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_4),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(N_4093_i_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE Sck_i (
	.Q(SckF_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Sck_i_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_XferComplete_i_1_i),
	.EN(un3_clkdiv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:116
  ARI1 un6_clkdiv_s_1_386 (
	.FCO(un6_clkdiv_s_1_386_FCO),
	.S(un6_clkdiv_s_1_386_S),
	.Y(un6_clkdiv_s_1_386_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_386.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S_4),
	.Y(un6_clkdiv_cry_1_Y_4),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_386_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S_4),
	.Y(un6_clkdiv_cry_2_Y_4),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S_4),
	.Y(un6_clkdiv_cry_3_Y_4),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S_4),
	.Y(un6_clkdiv_cry_4_Y_4),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S_4),
	.Y(un6_clkdiv_cry_5_Y_4),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S_4),
	.Y(un6_clkdiv_cry_6_Y_4),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO_4),
	.S(un6_clkdiv_s_8_S_4),
	.Y(un6_clkdiv_s_8_Y_4),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @40:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S_4),
	.Y(un6_clkdiv_cry_7_Y_4),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @40:133
  ARI1 Mosi_i_3_23_1_wmux_0 (
	.FCO(Mosi_i_3_23_1_0_co1),
	.S(Mosi_i_3_23_1_wmux_0_S),
	.Y(Mosi_i_3_23_1_wmux_0_Y),
	.B(SpiBitPos_Z[3]),
	.C(N_3633),
	.D(N_3634),
	.A(Mosi_i_3_23_1_0_y0),
	.FCI(Mosi_i_3_23_1_0_co0)
);
defparam Mosi_i_3_23_1_wmux_0.INIT=20'h0F588;
// @40:133
  ARI1 Mosi_i_3_23_1_0_wmux (
	.FCO(Mosi_i_3_23_1_0_co0),
	.S(Mosi_i_3_23_1_0_wmux_S),
	.Y(Mosi_i_3_23_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_3627),
	.D(N_3630),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_1_0_wmux.INIT=20'h0FA44;
// @40:133
  ARI1 Mosi_i_3_5_1_wmux_0 (
	.FCO(Mosi_i_3_5_1_0_co1),
	.S(Mosi_i_3_5_1_wmux_0_S),
	.Y(N_3630),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_1_0_y0),
	.FCI(Mosi_i_3_5_1_0_co0)
);
defparam Mosi_i_3_5_1_wmux_0.INIT=20'h0F588;
// @40:133
  ARI1 Mosi_i_3_5_1_0_wmux (
	.FCO(Mosi_i_3_5_1_0_co0),
	.S(Mosi_i_3_5_1_0_wmux_S),
	.Y(Mosi_i_3_5_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_3 (
	.FCO(Mosi_i_3_18_2_wmux_3_FCO),
	.S(Mosi_i_3_18_2_wmux_3_S),
	.Y(N_3643),
	.B(Mosi_i_3_18_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_2_0_y3),
	.FCI(Mosi_i_3_18_2_co1_0)
);
defparam Mosi_i_3_18_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_2_wmux_2 (
	.FCO(Mosi_i_3_18_2_co1_0),
	.S(Mosi_i_3_18_2_wmux_2_S),
	.Y(Mosi_i_3_18_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_2_y0_0),
	.FCI(Mosi_i_3_18_2_co0_0)
);
defparam Mosi_i_3_18_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_wmux_1 (
	.FCO(Mosi_i_3_18_2_co0_0),
	.S(Mosi_i_3_18_2_wmux_1_S),
	.Y(Mosi_i_3_18_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_2_0_co1)
);
defparam Mosi_i_3_18_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_0 (
	.FCO(Mosi_i_3_18_2_0_co1),
	.S(Mosi_i_3_18_2_wmux_0_S),
	.Y(Mosi_i_3_18_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_2_0_y0),
	.FCI(Mosi_i_3_18_2_0_co0)
);
defparam Mosi_i_3_18_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_0_wmux (
	.FCO(Mosi_i_3_18_2_0_co0),
	.S(Mosi_i_3_18_2_0_wmux_S),
	.Y(Mosi_i_3_18_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_2_0_wmux.INIT=20'h0FA44;
// @40:114
  CFG4 \SpiBitPos_6_1.SUM[0]  (
	.A(SpiBitPos_Z[0]),
	.B(SckF_c),
	.C(un3_clkdiv_i),
	.D(Sck_i_0_sqmuxa_0_Z),
	.Y(SpiBitPos_6[0])
);
defparam \SpiBitPos_6_1.SUM[0] .INIT=16'h6AAA;
// @40:126
  CFG4 Sck_i_0_sqmuxa_0 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.C(un5_xfercomplete_ilto4_1_Z),
	.D(SpiXferCompleteOut),
	.Y(Sck_i_0_sqmuxa_0_Z)
);
defparam Sck_i_0_sqmuxa_0.INIT=16'h00FE;
// @40:133
  CFG3 Mosi_i_3_23_2_0 (
	.A(Mosi_i_3_23_2_0_1_Z),
	.B(N_3643),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_2_0_Z)
);
defparam Mosi_i_3_23_2_0.INIT=8'h5C;
// @40:133
  CFG4 Mosi_i_3_23_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_1_Z),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_2_0_1_Z)
);
defparam Mosi_i_3_23_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_RNO (
	.A(Mosi_i_3_23_1_wmux_0_Y),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_2_0_Z),
	.Y(Mosi_i_3)
);
defparam Mosi_i_7_RNO.INIT=8'hE2;
// @40:133
  CFG4 Mosi_i_3_21_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_1_Z)
);
defparam Mosi_i_3_21_1.INIT=16'hF0CA;
// @40:89
  CFG2 un1_rst_3_0_a3 (
	.A(DacFSetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3_0_a3.INIT=4'hB;
// @40:131
  CFG2 un5_xfercomplete_ilto4_1 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(un5_xfercomplete_i_1)
);
defparam un5_xfercomplete_ilto4_1.INIT=4'hE;
// @40:133
  CFG3 Mosi_i_3_9 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_3634)
);
defparam Mosi_i_3_9.INIT=8'hE2;
// @40:114
  CFG3 un3_clkdivlto8_2 (
	.A(ClkDiv_Z[7]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_2_Z)
);
defparam un3_clkdivlto8_2.INIT=8'h7F;
// @40:131
  CFG3 un5_xfercomplete_ilto4_1_0 (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[3]),
	.Y(un5_xfercomplete_ilto4_1_Z)
);
defparam un5_xfercomplete_ilto4_1_0.INIT=8'hFE;
// @40:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @48:776
  CFG2 un5_xfercomplete_ilto4_1_RNI378D (
	.A(un5_xfercomplete_i_1),
	.B(SpiBitPos_Z[2]),
	.Y(un5_xfercomplete_i_fc)
);
defparam un5_xfercomplete_ilto4_1_RNI378D.INIT=4'hE;
// @47:115
  CFG2 N_4093_i (
	.A(DacFSetpointToWrite[23]),
	.B(SpiRst),
	.Y(N_4093_i_Z)
);
defparam N_4093_i.INIT=4'h8;
// @40:133
  CFG4 Mosi_i_3_2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_3627_2)
);
defparam Mosi_i_3_2_2_0.INIT=16'hAC00;
// @40:133
  CFG4 Mosi_i_3_8_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_3633_1)
);
defparam Mosi_i_3_8_1_0.INIT=16'h00AC;
// @40:133
  CFG4 _decfrac23 (
	.A(SpiBitPos_Z[2]),
	.B(un5_xfercomplete_i_1),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(_decfrac23_Z)
);
defparam _decfrac23.INIT=16'h1000;
// @40:133
  CFG3 Mosi_i_3_2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_3627_2),
	.Y(N_3627)
);
defparam Mosi_i_3_2.INIT=8'hF2;
// @40:133
  CFG3 Mosi_i_3_8 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_3633_1),
	.Y(N_3633)
);
defparam Mosi_i_3_8.INIT=8'hF8;
// @40:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[5]),
	.C(un3_clkdivlto8_2_Z),
	.D(un3_clkdivlt8),
	.Y(un3_clkdiv_i)
);
defparam un3_clkdivlto8.INIT=16'h0008;
// @40:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_2_S_4),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h4;
// @40:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_4_S_4),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h4;
// @40:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_5_S_4),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h4;
// @40:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_6_S_4),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h4;
// @40:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_7_S_4),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h4;
// @40:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_s_8_S_4),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h4;
// @40:114
  CFG3 Mosi_i_7 (
	.A(DacFSetpointToWrite[23]),
	.B(un3_clkdiv_i),
	.C(Mosi_i_3),
	.Y(Mosi_i_7_Z)
);
defparam Mosi_i_7.INIT=8'hE2;
// @48:776
  CFG4 Sck_i_RNI5GOD1 (
	.A(SckF_c),
	.B(SpiXferCompleteOut),
	.C(un3_clkdiv_i),
	.D(un5_xfercomplete_i_fc),
	.Y(SpiBitPos_1_sqmuxa_fc)
);
defparam Sck_i_RNI5GOD1.INIT=16'h2000;
// @48:776
  CFG4 un5_xfercomplete_ilto4_1_RNIGGEB1 (
	.A(SckF_c),
	.B(SpiXferCompleteOut),
	.C(un3_clkdiv_i),
	.D(un5_xfercomplete_i_1),
	.Y(SpiBitPos_1_sqmuxa_fc_0)
);
defparam un5_xfercomplete_ilto4_1_RNIGGEB1.INIT=16'h2000;
// @48:776
  CFG4 \SpiBitPos_RNIL6Q21[0]  (
	.A(SpiXferCompleteOut),
	.B(SpiBitPos_Z[0]),
	.C(un3_clkdiv_i),
	.D(SckF_c),
	.Y(SpiBitPos_1_sqmuxa_fc_1)
);
defparam \SpiBitPos_RNIL6Q21[0] .INIT=16'h4000;
// @40:89
  CFG3 Sck_i_0 (
	.A(SckF_c),
	.B(un3_clkdiv_i),
	.C(Sck_i_0_sqmuxa_0_Z),
	.Y(Sck_i_0_0)
);
defparam Sck_i_0.INIT=8'h6A;
// @40:126
  CFG3 SpiBitPos_1_sqmuxa (
	.A(SckF_c),
	.B(un3_clkdiv_i),
	.C(Sck_i_0_sqmuxa_0_Z),
	.Y(SpiBitPos_1_sqmuxa_Z)
);
defparam SpiBitPos_1_sqmuxa.INIT=8'h80;
// @40:89
  CFG4 XferComplete_i_RNO (
	.A(SckF_c),
	.B(SpiXferCompleteOut),
	.C(un5_xfercomplete_i_1),
	.D(un5_xfercomplete_ilto4_1_Z),
	.Y(un1_XferComplete_i_1_i)
);
defparam XferComplete_i_RNO.INIT=16'hCCCD;
// @40:89
  CFG4 _decfrac23_RNIB2451 (
	.A(SckF_c),
	.B(_decfrac23_Z),
	.C(un3_clkdiv_i),
	.D(Sck_i_0_sqmuxa_0_Z),
	.Y(un1_Mosi_i_0_sqmuxa_1_i_0)
);
defparam _decfrac23_RNIB2451.INIT=16'h5C0C;
// @40:114
  CFG3 \SpiBitPos_6_1.SUM[1]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_1_sqmuxa_fc_1),
	.Y(SpiBitPos_6[1])
);
defparam \SpiBitPos_6_1.SUM[1] .INIT=8'h96;
// @40:114
  CFG3 \SpiBitPos_6_1.SUM[2]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_1_sqmuxa_fc_0),
	.Y(SpiBitPos_6[2])
);
defparam \SpiBitPos_6_1.SUM[2] .INIT=8'h96;
// @40:114
  CFG3 \SpiBitPos_6_1.SUM[3]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[3]),
	.C(SpiBitPos_1_sqmuxa_fc),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM[3] .INIT=8'h96;
// @40:114
  CFG4 \SpiBitPos_6_1.SUM[4]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.C(SpiBitPos_1_sqmuxa_Z),
	.D(SpiBitPos_1_sqmuxa_fc),
	.Y(SpiBitPos_6[4])
);
defparam \SpiBitPos_6_1.SUM[4] .INIT=16'hA59A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_4 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1_9 (
  un1_Mosi_i_0_sqmuxa_1_i_0,
  DacFSetpointToWrite,
  N_4093_i_i,
  N_4093_i_set,
  MosiF_c,
  SckF_c,
  N_775,
  un9_dacasetpointwritten_1z,
  DacESetpointWritten,
  TP8_c,
  LastWriteDac,
  DacASetpointWritten,
  DacBSetpointWritten,
  DacCSetpointWritten,
  DacDSetpointWritten,
  SpiRst_1z,
  N_67_i_i,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
output un1_Mosi_i_0_sqmuxa_1_i_0 ;
input [23:0] DacFSetpointToWrite ;
output N_4093_i_i ;
input N_4093_i_set ;
output MosiF_c ;
output SckF_c ;
output N_775 ;
output un9_dacasetpointwritten_1z ;
input DacESetpointWritten ;
input TP8_c ;
input LastWriteDac ;
input DacASetpointWritten ;
input DacBSetpointWritten ;
input DacCSetpointWritten ;
input DacDSetpointWritten ;
output SpiRst_1z ;
input N_67_i_i ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire un1_Mosi_i_0_sqmuxa_1_i_0 ;
wire N_4093_i_i ;
wire N_4093_i_set ;
wire MosiF_c ;
wire SckF_c ;
wire N_775 ;
wire un9_dacasetpointwritten_1z ;
wire DacESetpointWritten ;
wire TP8_c ;
wire LastWriteDac ;
wire DacASetpointWritten ;
wire DacBSetpointWritten ;
wire DacCSetpointWritten ;
wire DacDSetpointWritten ;
wire SpiRst_1z ;
wire N_67_i_i ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire [0:0] un1_spirst2_i;
wire SpiRst_rep_Z ;
wire GND ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastSpiXferComplete_Z ;
wire SpiXferCompleteOut ;
wire LastSpiXferComplete_0_sqmuxa_Z ;
wire DacFSetpointWritten ;
wire SpiRst_0_sqmuxa_2_Z ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire un20_dacasetpointwritten_3_Z ;
wire un9_dacasetpointwritten_3_Z ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @47:145
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_67_i_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNIVK5C (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNIVK5C_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNIVK5C_0.INIT=2'h1;
// @47:145
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(LastSpiXferComplete_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:145
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_67_i_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:145
  SLE TransferComplete (
	.Q(DacFSetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiRst_0_sqmuxa_2_Z),
	.EN(un1_SpiRst_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1519
  CFG4 un20_dacasetpointwritten_3 (
	.A(DacDSetpointWritten),
	.B(DacCSetpointWritten),
	.C(DacBSetpointWritten),
	.D(DacASetpointWritten),
	.Y(un20_dacasetpointwritten_3_Z)
);
defparam un20_dacasetpointwritten_3.INIT=16'h8000;
// @48:1485
  CFG4 un9_dacasetpointwritten_3 (
	.A(DacDSetpointWritten),
	.B(DacCSetpointWritten),
	.C(DacBSetpointWritten),
	.D(DacASetpointWritten),
	.Y(un9_dacasetpointwritten_3_Z)
);
defparam un9_dacasetpointwritten_3.INIT=16'h0001;
// @47:182
  CFG4 LastSpiXferComplete_0_sqmuxa (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(LastSpiXferComplete_0_sqmuxa_Z)
);
defparam LastSpiXferComplete_0_sqmuxa.INIT=16'h0990;
// @47:182
  CFG4 SpiRst_0_sqmuxa_2 (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(SpiRst_0_sqmuxa_2_Z)
);
defparam SpiRst_0_sqmuxa_2.INIT=16'h0900;
// @48:1485
  CFG3 un9_dacasetpointwritten (
	.A(DacFSetpointWritten),
	.B(DacESetpointWritten),
	.C(un9_dacasetpointwritten_3_Z),
	.Y(un9_dacasetpointwritten_1z)
);
defparam un9_dacasetpointwritten.INIT=8'h10;
// @48:1519
  CFG3 un20_dacasetpointwritten (
	.A(DacFSetpointWritten),
	.B(DacESetpointWritten),
	.C(un20_dacasetpointwritten_3_Z),
	.Y(N_775)
);
defparam un20_dacasetpointwritten.INIT=8'h80;
// @47:145
  CFG4 LastSpiXferComplete_RNIE64H1 (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(un1_spirst2_i[0])
);
defparam LastSpiXferComplete_RNIE64H1.INIT=16'h4D44;
// @47:145
  CFG4 TransferComplete_RNO (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(un1_SpiRst_0_sqmuxa_1_i)
);
defparam TransferComplete_RNO.INIT=16'h3B33;
// @47:115
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_4 Spi (
	.DacFSetpointToWrite(DacFSetpointToWrite[23:0]),
	.un1_Mosi_i_0_sqmuxa_1_i_0(un1_Mosi_i_0_sqmuxa_1_i_0),
	.SpiRst(SpiRst_1z),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.SckF_c(SckF_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.MosiF_c(MosiF_c),
	.N_4093_i_set(N_4093_i_set),
	.N_4093_i_i(N_4093_i_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1_9 */

module DMMainPorts (
  DMMainPorts_1_RamBusDataOut,
  iPSELS_0_a2_0,
  nCsD_c,
  nCsC_c,
  nCsB_c,
  nCsA_c,
  nCsF_c,
  nCsE_c,
  SckF_c,
  MosiF_c,
  SckE_c,
  MosiE_c,
  SckD_c,
  MosiD_c,
  SckC_c,
  MosiC_c,
  SckB_c,
  MosiB_c,
  SckA_c,
  TP7_c,
  Tx2_c,
  Rx2_c,
  Tx1_c,
  Rx1_c,
  Tx0_c,
  Rx0_c,
  Oe0_c,
  Oe1_c,
  Oe2_c,
  RegisterSpaceReadAck,
  RegisterSpaceWriteAck,
  popfeedthru_unused_20,
  popfeedthru_unused_21,
  popfeedthru_unused_22,
  popfeedthru_unused_23,
  popfeedthru_unused_24,
  popfeedthru_unused_25,
  popfeedthru_unused_26,
  popfeedthru_unused_27,
  popfeedthru_unused_28,
  popfeedthru_unused_29,
  popfeedthru_unused_30,
  popfeedthru_unused_31,
  popfeedthru_unused_8,
  popfeedthru_unused_9,
  popfeedthru_unused_10,
  popfeedthru_unused_11,
  popfeedthru_unused_12,
  popfeedthru_unused_13,
  popfeedthru_unused_14,
  popfeedthru_unused_15,
  popfeedthru_unused_16,
  popfeedthru_unused_17,
  popfeedthru_unused_18,
  popfeedthru_unused_19,
  popfeedthru_unused_37,
  popfeedthru_unused_38,
  popfeedthru_unused_39,
  popfeedthru_unused_40,
  popfeedthru_unused_41,
  popfeedthru_unused_42,
  popfeedthru_unused_43,
  popfeedthru_unused_44,
  popfeedthru_unused_45,
  popfeedthru_unused_46,
  popfeedthru_unused_33,
  popfeedthru_unused_34,
  popfeedthru_unused_35,
  popfeedthru_unused_36,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1,
  popfeedthru_unused_4,
  popfeedthru_unused_6,
  popfeedthru_unused_5,
  popfeedthru_unused_0,
  popfeedthru_unused_3,
  popfeedthru_unused_2,
  popfeedthru_unused_1,
  popfeedthru_unused_7,
  popfeedthru_unused,
  TP1_c,
  TP2_c,
  TP3_c,
  TP4_c,
  TP5_c,
  TP6_c,
  TP8_c,
  FCCC_C0_0_GL0
)
;
output [31:0] DMMainPorts_1_RamBusDataOut ;
input iPSELS_0_a2_0 ;
output [3:0] nCsD_c ;
output [3:0] nCsC_c ;
output [3:0] nCsB_c ;
output [3:1] nCsA_c ;
output [3:0] nCsF_c ;
output [3:0] nCsE_c ;
output SckF_c ;
output MosiF_c ;
output SckE_c ;
output MosiE_c ;
output SckD_c ;
output MosiD_c ;
output SckC_c ;
output MosiC_c ;
output SckB_c ;
output MosiB_c ;
output SckA_c ;
output TP7_c ;
output Tx2_c ;
input Rx2_c ;
output Tx1_c ;
input Rx1_c ;
output Tx0_c ;
input Rx0_c ;
output Oe0_c ;
output Oe1_c ;
output Oe2_c ;
output RegisterSpaceReadAck ;
output RegisterSpaceWriteAck ;
input popfeedthru_unused_20 ;
input popfeedthru_unused_21 ;
input popfeedthru_unused_22 ;
input popfeedthru_unused_23 ;
input popfeedthru_unused_24 ;
input popfeedthru_unused_25 ;
input popfeedthru_unused_26 ;
input popfeedthru_unused_27 ;
input popfeedthru_unused_28 ;
input popfeedthru_unused_29 ;
input popfeedthru_unused_30 ;
input popfeedthru_unused_31 ;
input popfeedthru_unused_8 ;
input popfeedthru_unused_9 ;
input popfeedthru_unused_10 ;
input popfeedthru_unused_11 ;
input popfeedthru_unused_12 ;
input popfeedthru_unused_13 ;
input popfeedthru_unused_14 ;
input popfeedthru_unused_15 ;
input popfeedthru_unused_16 ;
input popfeedthru_unused_17 ;
input popfeedthru_unused_18 ;
input popfeedthru_unused_19 ;
input popfeedthru_unused_37 ;
input popfeedthru_unused_38 ;
input popfeedthru_unused_39 ;
input popfeedthru_unused_40 ;
input popfeedthru_unused_41 ;
input popfeedthru_unused_42 ;
input popfeedthru_unused_43 ;
input popfeedthru_unused_44 ;
input popfeedthru_unused_45 ;
input popfeedthru_unused_46 ;
input popfeedthru_unused_33 ;
input popfeedthru_unused_34 ;
input popfeedthru_unused_35 ;
input popfeedthru_unused_36 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
input popfeedthru_unused_4 ;
input popfeedthru_unused_6 ;
input popfeedthru_unused_5 ;
input popfeedthru_unused_0 ;
input popfeedthru_unused_3 ;
input popfeedthru_unused_2 ;
input popfeedthru_unused_1 ;
input popfeedthru_unused_7 ;
input popfeedthru_unused ;
output TP1_c ;
output TP2_c ;
output TP3_c ;
output TP4_c ;
output TP5_c ;
output TP6_c ;
output TP8_c ;
input FCCC_C0_0_GL0 ;
wire iPSELS_0_a2_0 ;
wire SckF_c ;
wire MosiF_c ;
wire SckE_c ;
wire MosiE_c ;
wire SckD_c ;
wire MosiD_c ;
wire SckC_c ;
wire MosiC_c ;
wire SckB_c ;
wire MosiB_c ;
wire SckA_c ;
wire TP7_c ;
wire Tx2_c ;
wire Rx2_c ;
wire Tx1_c ;
wire Rx1_c ;
wire Tx0_c ;
wire Rx0_c ;
wire Oe0_c ;
wire Oe1_c ;
wire Oe2_c ;
wire RegisterSpaceReadAck ;
wire RegisterSpaceWriteAck ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_12 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_14 ;
wire popfeedthru_unused_15 ;
wire popfeedthru_unused_16 ;
wire popfeedthru_unused_17 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_37 ;
wire popfeedthru_unused_38 ;
wire popfeedthru_unused_39 ;
wire popfeedthru_unused_40 ;
wire popfeedthru_unused_41 ;
wire popfeedthru_unused_42 ;
wire popfeedthru_unused_43 ;
wire popfeedthru_unused_44 ;
wire popfeedthru_unused_45 ;
wire popfeedthru_unused_46 ;
wire popfeedthru_unused_33 ;
wire popfeedthru_unused_34 ;
wire popfeedthru_unused_35 ;
wire popfeedthru_unused_36 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused ;
wire TP1_c ;
wire TP2_c ;
wire TP3_c ;
wire TP4_c ;
wire TP5_c ;
wire TP6_c ;
wire TP8_c ;
wire FCCC_C0_0_GL0 ;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i_0;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i_1;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i_2;
wire [5:0] DacSetpointReadAddressChannel_Z;
wire [5:5] DacSetpointReadAddressChannel_s_Z;
wire [4:0] DacSetpointReadAddressChannel_s;
wire [2:0] DacSetpointReadAddressController_Z;
wire [1:0] DacSetpointReadAddressDac_Z;
wire [6:6] DacWriteNextState_rep_Z;
wire [15:15] DacWriteNextState_ns_i_i;
wire [21:0] DacWriteNextState_Z;
wire [17:17] DacWriteNextState_ns;
wire [20:20] DacWriteNextStatece_Z;
wire [23:0] DacSetpoints_2_0_Z;
wire [23:0] DacSetpointFromRead;
wire [23:0] DacSetpoints_1_3_Z;
wire [23:0] DacSetpoints_1_2_Z;
wire [23:0] DacSetpoints_1_1_Z;
wire [23:0] DacSetpoints_1_0_Z;
wire [23:0] DacSetpoints_0_3_Z;
wire [23:0] DacSetpoints_0_2_Z;
wire [23:0] DacSetpoints_0_1_Z;
wire [23:0] DacSetpoints_0_0_Z;
wire [2:0] DacSetpointReadedAddressController_Z;
wire [1:0] DacSetpointReadedAddressDac_Z;
wire [23:0] DacSetpoints_5_3_Z;
wire [23:0] DacSetpoints_5_2_Z;
wire [23:0] DacSetpoints_5_1_Z;
wire [23:0] DacSetpoints_5_0_Z;
wire [23:0] DacSetpoints_4_3_Z;
wire [23:0] DacSetpoints_4_2_Z;
wire [23:0] DacSetpoints_4_1_Z;
wire [23:0] DacSetpoints_4_0_Z;
wire [23:0] DacSetpoints_3_3_Z;
wire [23:0] DacSetpoints_3_2_Z;
wire [23:0] DacSetpoints_3_1_Z;
wire [23:0] DacSetpoints_3_0_Z;
wire [23:0] DacSetpoints_2_3_Z;
wire [23:0] DacSetpoints_2_2_Z;
wire [23:0] DacSetpoints_2_1_Z;
wire [23:0] DacFSetpointToWrite_Z;
wire [2:2] un1_DacWriteNextState_292_1_RNIM9PR3;
wire [18:1] un1_DacWriteNextState_292;
wire [0:0] un1_DacWriteNextState_292_1_RNIE1PR3;
wire [17:17] un1_DacWriteNextState_292_1_RNIV9S03;
wire [7:7] un1_DacWriteNextState_292_1_RNIAUPR3;
wire [6:6] un1_DacWriteNextState_292_1_RNI6QPR3;
wire [3:3] StateOut_23_i_a2_RNI11OS3;
wire [3:3] StateOut_23_i_a2_RNISRNS3;
wire [23:0] DacESetpointToWrite_Z;
wire [16:8] un1_DacWriteNextState_293;
wire [7:7] un1_DacWriteNextState_293_1_RNI87MS2;
wire [6:6] un1_DacWriteNextState_293_1_RNI43MS2;
wire [5:5] un1_DacWriteNextState_293_1_RNI0VLS2;
wire [4:4] un1_DacWriteNextState_293_1_RNISQLS2;
wire [3:3] un1_DacWriteNextState_293_1_RNIOMLS2;
wire [2:2] un1_DacWriteNextState_293_1_RNIKILS2;
wire [1:1] un1_DacWriteNextState_293_1_RNIGELS2;
wire [0:0] un1_DacWriteNextState_293_1_RNICALS2;
wire [21:21] un1_DacWriteNextState_292_1_RNIQ2QI2;
wire [20:20] un1_DacWriteNextState_292_1_RNIMUPI2;
wire [19:19] un1_DacWriteNextState_292_1_RNI9I7C3;
wire [23:23] un1_DacWriteNextState_293_1_RNI8QBT2;
wire [21:21] un1_DacWriteNextState_293_1_RNIO9VV2;
wire [20:20] un1_DacWriteNextState_293_1_RNIK5VV2;
wire [19:19] un1_DacWriteNextState_293_1_RNILSS53;
wire [18:18] un1_DacWriteNextState_293_1_RNIGURV2;
wire [17:17] un1_DacWriteNextState_293_1_RNIDMHQ2;
wire [23:0] DacDSetpointToWrite_Z;
wire [16:6] un1_DacWriteNextState_294;
wire [7:7] un1_DacWriteNextState_294_1_RNI6GID3;
wire [5:5] un1_DacWriteNextState_294_1_RNIU7ID3;
wire [4:4] un1_DacWriteNextState_294_1_RNIQ3ID3;
wire [3:3] un1_DacWriteNextState_294_1_RNIMVHD3;
wire [2:2] un1_DacWriteNextState_294_1_RNIIRHD3;
wire [1:1] un1_DacWriteNextState_294_1_RNIENHD3;
wire [0:0] un1_DacWriteNextState_294_1_RNIAJHD3;
wire [23:0] DacCSetpointToWrite_Z;
wire [3:3] StateOut_23_i_a2_RNIIEHI3;
wire [3:3] StateOut_23_i_a2_RNID9HI3;
wire [3:3] StateOut_23_i_a2_RNI84HI3;
wire [3:3] StateOut_23_i_a2_RNI3VGI3;
wire [3:3] StateOut_23_i_a2_RNIUPGI3;
wire [3:3] StateOut_23_i_a2_RNIPKGI3;
wire [23:23] un1_DacWriteNextState_294_0_RNII1KA3;
wire [3:3] StateOut_23_i_a2_RNITSPF3;
wire [3:3] StateOut_23_i_a2_RNIONPF3;
wire [19:19] un1_DacWriteNextState_294_0_RNI484J3;
wire [3:3] StateOut_23_i_a2_RNIRMLF3;
wire [17:17] un1_DacWriteNextState_294_0_RNIQVO73;
wire [20:20] un1_DacWriteNextState_295_1_RNIGJ9A3;
wire [19:19] un1_DacWriteNextState_295_1_RNINE2R3;
wire [3:3] StateOut_23_i_a2_RNIMBDF3;
wire [17:17] un1_DacWriteNextState_295_0_RNIO6UK3;
wire [16:16] un1_DacWriteNextState_295;
wire [3:3] StateOut_23_i_a2_RNISOHI3;
wire [3:3] StateOut_23_i_a2_RNINJHI3;
wire [23:0] DacBSetpointToWrite_Z;
wire [22:10] un1_DacWriteNextState_296;
wire [7:7] un1_DacWriteNextState_296_1_RNI22BV2;
wire [3:3] StateOut_23_i_a2_RNIIDFK3;
wire [3:3] StateOut_23_i_a2_RNID8FK3;
wire [3:3] StateOut_23_i_a2_RNI83FK3;
wire [3:3] StateOut_23_i_a2_RNI3UEK3;
wire [3:3] StateOut_23_i_a2_RNIUOEK3;
wire [1:1] un1_DacWriteNextState_296_1_RNIA9AV2;
wire [0:0] un1_DacWriteNextState_296_1_RNI65AV2;
wire [23:23] un1_DacWriteNextState_295_1_RNIACHI3;
wire [21:21] un1_DacWriteNextState_295_1_RNIKN9A3;
wire [23:0] DacASetpointToWrite_Z;
wire [2:2] un1_DacWriteNextState_297_1_RNICM6G3;
wire [3:3] StateOut_23_i_a2_RNIKDC64;
wire [3:3] StateOut_23_i_a2_RNIF8C64;
wire [23:23] un1_DacWriteNextState_296_0_RNIEFU44;
wire [3:3] StateOut_23_i_a2_RNIJ69V3;
wire [3:3] StateOut_23_i_a2_RNIE19V3;
wire [19:19] un1_DacWriteNextState_296_0_RNI0MED4;
wire [3:3] StateOut_23_i_a2_RNIH05V3;
wire [17:17] un1_DacWriteNextState_296_1_RNIG1AA3;
wire [17:17] un1_DacWriteNextState_297_0_RNIKK8F3;
wire [22:14] un1_DacWriteNextState_297;
wire [3:3] StateOut_23_i_a2_RNIICD64;
wire [3:3] StateOut_23_i_a2_RNID7D64;
wire [3:3] StateOut_23_i_a2_RNI3TC64;
wire [2:1] un1_nCsDacs5_i;
wire [23:23] un1_DacWriteNextState_297_0_RNICM3I3;
wire [3:3] StateOut_23_i_a2_RNIER0V3;
wire [3:3] StateOut_23_i_a2_RNI9M0V3;
wire [19:19] un1_DacWriteNextState_297_0_RNIUSJQ3;
wire [3:3] StateOut_23_i_a2_RNICLSU3;
wire [0:0] StateOut_23;
wire [2:2] O_RNI8EGK_S;
wire [0:0] DacSetpointReadAddressChannel_RNI5ULI_S;
wire [0:0] DacSetpointReadAddressChannel_RNI5ULI_Y;
wire [1:1] DacSetpointReadAddressChannel_RNIBTB51_S;
wire [1:1] DacSetpointReadAddressChannel_RNIBTB51_Y;
wire [34:1] un7_dacsetpointreadaddress_0;
wire [2:2] DacSetpointReadAddressChannel_RNIIT1O1_S;
wire [2:2] DacSetpointReadAddressChannel_RNIIT1O1_Y;
wire [3:3] DacSetpointReadAddressChannel_RNIQUNA2_S;
wire [3:3] DacSetpointReadAddressChannel_RNIQUNA2_Y;
wire [4:4] DacSetpointReadAddressChannel_RNI31ET2_S;
wire [4:4] DacSetpointReadAddressChannel_RNI31ET2_Y;
wire [5:5] DacSetpointReadAddressChannel_RNID44G3_S;
wire [5:5] DacSetpointReadAddressChannel_RNID44G3_Y;
wire [5:5] DacSetpointReadAddressChannel_RNI5GSN3_S;
wire [5:5] DacSetpointReadAddressChannel_RNI5GSN3_Y;
wire [5:5] DacSetpointReadAddressChannel_RNITRKV3_S;
wire [5:5] DacSetpointReadAddressChannel_RNITRKV3_Y;
wire [5:5] DacSetpointReadAddressChannel_RNIDJ5F4_FCO;
wire [5:5] DacSetpointReadAddressChannel_RNIDJ5F4_S;
wire [5:5] DacSetpointReadAddressChannel_RNIDJ5F4_Y;
wire [5:5] DacSetpointReadAddressChannel_RNIL7D74_S;
wire [5:5] DacSetpointReadAddressChannel_RNIL7D74_Y;
wire [4:0] DacSetpointReadAddressChannel_cry_Z;
wire [4:0] DacSetpointReadAddressChannel_cry_Y;
wire [5:5] DacSetpointReadAddressChannel_s_FCO;
wire [5:5] DacSetpointReadAddressChannel_s_Y;
wire [43:0] un7_dacsetpointreadaddress_NC;
wire [8:0] un7_dacsetpointreadaddress_ONC;
wire [31:0] RamDataIn;
wire [10:10] O_RNIQ57P8_S;
wire [11:11] O_RNI5NSAA_S;
wire [9:9] O_RNI7EIE7_S;
wire [8:8] O_RNIBFUA6_S;
wire [7:7] O_RNIULF95_S;
wire [6:6] O_RNIV06A4_S;
wire [5:5] O_RNIDF1D3_S;
wire [4:4] O_RNI702I2_S;
wire [3:3] O_RNICI7P1_S;
wire [12:12] O_RNIJM1E_Y;
wire [13:0] RamAddress;
wire [5:4] Address;
wire [7:0] Uart3RxFifoData;
wire [7:0] Uart1RxFifoData;
wire [9:0] Uart0RxFifoCount;
wire [9:0] Uart1RxFifoCount;
wire [9:0] Uart3RxFifoCount;
wire [9:0] Uart2RxFifoCount;
wire [7:0] Uart2RxFifoData;
wire [7:0] Uart0RxFifoData;
wire [7:0] Uart0TxFifoData;
wire [7:0] Uart2TxFifoData;
wire [7:0] Uart1TxFifoData;
wire [7:0] Uart3ClkDivider;
wire [7:0] Uart2ClkDivider;
wire [7:0] Uart1ClkDivider;
wire [7:0] Uart0ClkDivider;
wire [1:1] SUM_5;
wire [2:1] ClkDiv;
wire [2:1] SUM_4;
wire [2:1] ClkDiv_0;
wire [2:1] SUM_3;
wire [2:1] ClkDiv_1;
wire [2:2] SUM_2;
wire N_4098_i_set_Z ;
wire GND ;
wire N_4098_i_i ;
wire VCC ;
wire N_4074_i_set_Z ;
wire N_4074_i_i ;
wire N_4814_i_set_Z ;
wire N_4814_i_i ;
wire N_4093_i_set_Z ;
wire N_4093_i_i ;
wire shot_i_arst_i ;
wire DacSetpointReadAddressChannele ;
wire m699 ;
wire m703 ;
wire m705 ;
wire m709 ;
wire N_1114_mux_i ;
wire domachine_i ;
wire N_785_i ;
wire N_782_i ;
wire N_338_i ;
wire N_777_i ;
wire N_773 ;
wire N_1087_mux_i ;
wire N_825_i ;
wire i16_mux ;
wire N_822_i ;
wire N_1106_mux ;
wire N_1105_mux_i ;
wire N_1104_mux ;
wire N_1103_mux_i ;
wire i18_mux ;
wire N_804_i ;
wire N_801_i ;
wire N_1148_mux_i ;
wire N_1100_mux_i ;
wire N_695_i ;
wire un1_MasterReset_inv_13 ;
wire un1_MasterReset_inv_19 ;
wire un1_MasterReset_inv_23 ;
wire un1_MasterReset_inv_11 ;
wire un1_MasterReset_inv_1 ;
wire un1_MasterReset_inv_16 ;
wire un1_MasterReset_inv_2 ;
wire un1_MasterReset_inv ;
wire un1_MasterReset_inv_14 ;
wire m829 ;
wire N_47_0 ;
wire m830 ;
wire m831 ;
wire m795 ;
wire m828 ;
wire un1_MasterReset_inv_21 ;
wire un1_MasterReset_inv_15 ;
wire un1_MasterReset_inv_7 ;
wire un1_MasterReset_inv_5 ;
wire un1_MasterReset_inv_18 ;
wire un1_MasterReset_inv_3 ;
wire un1_MasterReset_inv_12 ;
wire un1_MasterReset_inv_10 ;
wire un1_MasterReset_inv_6 ;
wire un1_MasterReset_inv_17 ;
wire un1_MasterReset_inv_20 ;
wire un1_MasterReset_inv_22 ;
wire un1_MasterReset_inv_9 ;
wire un1_MasterReset_inv_8 ;
wire un1_MasterReset_inv_4 ;
wire un1_MasterReset_i ;
wire N_626_i ;
wire N_631_i ;
wire N_636_i ;
wire N_641_i ;
wire N_646_i ;
wire N_651_i ;
wire N_2155 ;
wire N_600_i ;
wire N_500_i ;
wire N_530_i ;
wire N_535_i ;
wire N_540_i ;
wire N_545_i ;
wire N_550_i ;
wire N_440_i ;
wire N_445_i ;
wire N_450_i ;
wire N_455_i ;
wire N_405_0_i ;
wire N_435_i ;
wire N_320_0_i ;
wire N_325_0_i ;
wire N_330_0_i ;
wire N_335_0_i ;
wire N_340_0_i ;
wire N_345_0_i ;
wire N_350_0_i ;
wire N_355_0_i ;
wire N_230_0_i ;
wire N_235_0_i ;
wire N_240_0_i ;
wire N_290_0_i ;
wire N_220_0_i ;
wire N_225_0_i ;
wire N_109_0_i ;
wire N_114_0_i ;
wire N_120_0_i ;
wire N_125_0_i ;
wire N_130_0_i ;
wire N_135_0_i ;
wire N_140_0_i ;
wire N_145_0_i ;
wire N_2657 ;
wire N_2655 ;
wire N_4086_i ;
wire N_4078_i ;
wire N_4079_i ;
wire N_1161_mux_i ;
wire N_4080_i ;
wire N_4087_i ;
wire N_4088_i ;
wire N_4076_i ;
wire N_4077_i ;
wire N_1160_mux_i ;
wire N_1153_mux_i ;
wire N_4089_i ;
wire N_4090_i ;
wire N_1164_mux_i ;
wire N_4091_i ;
wire N_4081_i ;
wire N_4082_i ;
wire N_1162_mux_i ;
wire N_4083_i ;
wire N_4084_i ;
wire N_1163_mux_i ;
wire N_4085_i ;
wire N_371_i ;
wire N_370_i ;
wire N_369_i ;
wire N_368_i ;
wire un19_dacsetpointwriteaddress_cry_0_cy ;
wire un23_dacsetpointwriteaddress_s_0_Z ;
wire un7_dacsetpointreadaddress_cry_0 ;
wire un7_dacsetpointreadaddress ;
wire un7_dacsetpointreadaddress_cry_1 ;
wire un7_dacsetpointreadaddress_cry_2 ;
wire un7_dacsetpointreadaddress_cry_3 ;
wire un7_dacsetpointreadaddress_cry_4 ;
wire un7_dacsetpointreadaddress_cry_5 ;
wire un7_dacsetpointreadaddress_cry_6 ;
wire un7_dacsetpointreadaddress_cry_7 ;
wire un7_dacsetpointreadaddress_cry_8 ;
wire DacSetpointReadAddressChannel_s_362_FCO ;
wire DacSetpointReadAddressChannel_s_362_S ;
wire DacSetpointReadAddressChannel_s_362_Y ;
wire DacSetpointReadAddressChannel_lcry ;
wire un3_dacsetpointreadaddresschannellto2_0_Z ;
wire un3_dacsetpointreadaddresschannellt5 ;
wire un9_dacasetpointwritten ;
wire OVFL_CARRYOUT ;
wire N_201 ;
wire N_200 ;
wire N_199 ;
wire N_198 ;
wire N_197 ;
wire N_196 ;
wire N_195 ;
wire N_194 ;
wire N_193 ;
wire N_192 ;
wire N_191 ;
wire N_190 ;
wire N_189 ;
wire N_188 ;
wire N_187 ;
wire N_186 ;
wire N_185 ;
wire N_184 ;
wire N_183 ;
wire N_182 ;
wire N_181 ;
wire N_180 ;
wire MasterReset_i ;
wire shot_i ;
wire RamBusCE_i ;
wire RamBusWrnRd_i ;
wire RamBusCE1_i ;
wire N_2397 ;
wire N_2398 ;
wire N_2399 ;
wire N_2400 ;
wire Uart1RxFifoEmpty ;
wire Uart1TxFifoFull ;
wire Uart1TxFifoEmpty ;
wire Uart0RxFifoFull ;
wire Uart0RxFifoEmpty ;
wire Uart0TxFifoFull ;
wire Uart3TxFifoFull ;
wire Uart0TxFifoEmpty ;
wire Uart3TxFifoEmpty ;
wire Uart2RxFifoFull ;
wire Uart1RxFifoFull ;
wire Uart2TxFifoFull ;
wire Uart2TxFifoEmpty ;
wire Uart3RxFifoFull ;
wire Uart3RxFifoEmpty ;
wire Uart2RxFifoEmpty ;
wire Uart0ClkDivider_i_1_sqmuxa_12 ;
wire ReadUart3 ;
wire ReadUart2 ;
wire ReadUart1 ;
wire ReadUart0 ;
wire WriteUart3 ;
wire WriteUart2 ;
wire WriteUart1 ;
wire WriteUart0 ;
wire ReadReq ;
wire WriteReq ;
wire Uart3FifoReset_i_arst_i ;
wire Uart2FifoReset_i_arst_i ;
wire Uart1FifoReset_i_arst_i ;
wire Uart0FifoReset_i_arst_i ;
wire Uart0FifoReset_i_data_i ;
wire Uart1FifoReset_i_data_i ;
wire Uart2FifoReset_i_data_i ;
wire Uart3FifoReset_i_data_i ;
wire UartClk0 ;
wire CO0_5 ;
wire UartTxClk0 ;
wire Rxd0_i ;
wire UartClk1 ;
wire CO0_4 ;
wire UartTxClk1 ;
wire Rxd1_i ;
wire UartClk2 ;
wire CO0_3 ;
wire UartTxClk2 ;
wire Rxd2_i ;
wire UartClk3 ;
wire UartTxClk3 ;
wire un1_rst_3_i ;
wire SpiRst ;
wire SpiRst_0 ;
wire SpiRst_1 ;
wire SpiRst_2 ;
wire N_4133 ;
wire N_775 ;
wire un1_DacWriteNextState_273_1 ;
wire SpiRst_3 ;
wire N_1153 ;
wire DacASetpointWritten ;
wire SpiRst_4 ;
wire LastWriteDac ;
wire N_67_i_i ;
wire un1_rst_1 ;
wire un1_rst_1_i ;
wire un1_rst_3_i_0 ;
wire DacBSetpointWritten ;
wire DacCSetpointWritten ;
wire DacDSetpointWritten ;
wire DacESetpointWritten ;
  SLE N_4098_i_set (
	.Q(N_4098_i_set_Z),
	.ADn(GND),
	.ALn(N_4098_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE N_4074_i_set (
	.Q(N_4074_i_set_Z),
	.ADn(GND),
	.ALn(N_4074_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(un1_Mosi_i_0_sqmuxa_1_i_0[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE N_4814_i_set (
	.Q(N_4814_i_set_Z),
	.ADn(GND),
	.ALn(N_4814_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(un1_Mosi_i_0_sqmuxa_1_i_1[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE N_4093_i_set (
	.Q(N_4093_i_set_Z),
	.ADn(GND),
	.ALn(N_4093_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(un1_Mosi_i_0_sqmuxa_1_i_2[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadAddressChannel[5]  (
	.Q(DacSetpointReadAddressChannel_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadAddressChannel_s_Z[5]),
	.EN(DacSetpointReadAddressChannele),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadAddressChannel[4]  (
	.Q(DacSetpointReadAddressChannel_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadAddressChannel_s[4]),
	.EN(DacSetpointReadAddressChannele),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadAddressChannel[3]  (
	.Q(DacSetpointReadAddressChannel_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadAddressChannel_s[3]),
	.EN(DacSetpointReadAddressChannele),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadAddressChannel[2]  (
	.Q(DacSetpointReadAddressChannel_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadAddressChannel_s[2]),
	.EN(DacSetpointReadAddressChannele),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadAddressChannel[1]  (
	.Q(DacSetpointReadAddressChannel_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadAddressChannel_s[1]),
	.EN(DacSetpointReadAddressChannele),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadAddressChannel[0]  (
	.Q(DacSetpointReadAddressChannel_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadAddressChannel_s[0]),
	.EN(DacSetpointReadAddressChannele),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadAddressController[2]  (
	.Q(DacSetpointReadAddressController_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(m699),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadAddressController[1]  (
	.Q(DacSetpointReadAddressController_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(m703),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadAddressController[0]  (
	.Q(DacSetpointReadAddressController_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(m705),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadAddressDac[1]  (
	.Q(DacSetpointReadAddressDac_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(m709),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadAddressDac[0]  (
	.Q(DacSetpointReadAddressDac_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1114_mux_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState_rep[6]  (
	.Q(DacWriteNextState_rep_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns_i_i[15]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[6]  (
	.Q(DacWriteNextState_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns_i_i[15]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[5]  (
	.Q(DacWriteNextState_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_785_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[4]  (
	.Q(DacWriteNextState_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[17]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[3]  (
	.Q(DacWriteNextState_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_782_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[2]  (
	.Q(DacWriteNextState_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_338_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[1]  (
	.Q(DacWriteNextState_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_777_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[0]  (
	.Q(DacWriteNextState_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_773),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[21]  (
	.Q(DacWriteNextState_Z[21]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1087_mux_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[20]  (
	.Q(DacWriteNextState_Z[20]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(DacWriteNextStatece_Z[20]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[19]  (
	.Q(DacWriteNextState_Z[19]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_825_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[18]  (
	.Q(DacWriteNextState_Z[18]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(i16_mux),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[17]  (
	.Q(DacWriteNextState_Z[17]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_822_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[16]  (
	.Q(DacWriteNextState_Z[16]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1106_mux),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[15]  (
	.Q(DacWriteNextState_Z[15]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1105_mux_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[14]  (
	.Q(DacWriteNextState_Z[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1104_mux),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[13]  (
	.Q(DacWriteNextState_Z[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1103_mux_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[12]  (
	.Q(DacWriteNextState_Z[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(i18_mux),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[11]  (
	.Q(DacWriteNextState_Z[11]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_804_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[10]  (
	.Q(DacWriteNextState_Z[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_801_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[9]  (
	.Q(DacWriteNextState_Z[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_Z[10]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[8]  (
	.Q(DacWriteNextState_Z[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1148_mux_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[7]  (
	.Q(DacWriteNextState_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1100_mux_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE WriteDacs (
	.Q(TP8_c),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_695_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[7]  (
	.Q(DacSetpoints_2_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[6]  (
	.Q(DacSetpoints_2_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[5]  (
	.Q(DacSetpoints_2_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[4]  (
	.Q(DacSetpoints_2_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[3]  (
	.Q(DacSetpoints_2_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[2]  (
	.Q(DacSetpoints_2_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[1]  (
	.Q(DacSetpoints_2_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[0]  (
	.Q(DacSetpoints_2_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[22]  (
	.Q(DacSetpoints_2_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[21]  (
	.Q(DacSetpoints_2_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[20]  (
	.Q(DacSetpoints_2_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[19]  (
	.Q(DacSetpoints_2_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[18]  (
	.Q(DacSetpoints_2_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[17]  (
	.Q(DacSetpoints_2_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[16]  (
	.Q(DacSetpoints_2_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[15]  (
	.Q(DacSetpoints_2_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[14]  (
	.Q(DacSetpoints_2_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[13]  (
	.Q(DacSetpoints_2_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[12]  (
	.Q(DacSetpoints_2_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[11]  (
	.Q(DacSetpoints_2_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[10]  (
	.Q(DacSetpoints_2_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[9]  (
	.Q(DacSetpoints_2_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[8]  (
	.Q(DacSetpoints_2_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[13]  (
	.Q(DacSetpoints_1_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[12]  (
	.Q(DacSetpoints_1_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[11]  (
	.Q(DacSetpoints_1_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[10]  (
	.Q(DacSetpoints_1_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[9]  (
	.Q(DacSetpoints_1_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[8]  (
	.Q(DacSetpoints_1_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[7]  (
	.Q(DacSetpoints_1_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[6]  (
	.Q(DacSetpoints_1_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[5]  (
	.Q(DacSetpoints_1_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[4]  (
	.Q(DacSetpoints_1_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[3]  (
	.Q(DacSetpoints_1_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[2]  (
	.Q(DacSetpoints_1_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[1]  (
	.Q(DacSetpoints_1_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[0]  (
	.Q(DacSetpoints_1_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[23]  (
	.Q(DacSetpoints_2_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[4]  (
	.Q(DacSetpoints_1_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[3]  (
	.Q(DacSetpoints_1_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[2]  (
	.Q(DacSetpoints_1_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[1]  (
	.Q(DacSetpoints_1_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[0]  (
	.Q(DacSetpoints_1_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[23]  (
	.Q(DacSetpoints_1_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[22]  (
	.Q(DacSetpoints_1_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[21]  (
	.Q(DacSetpoints_1_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[20]  (
	.Q(DacSetpoints_1_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[19]  (
	.Q(DacSetpoints_1_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[18]  (
	.Q(DacSetpoints_1_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[17]  (
	.Q(DacSetpoints_1_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[16]  (
	.Q(DacSetpoints_1_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[15]  (
	.Q(DacSetpoints_1_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[14]  (
	.Q(DacSetpoints_1_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[19]  (
	.Q(DacSetpoints_1_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[18]  (
	.Q(DacSetpoints_1_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[17]  (
	.Q(DacSetpoints_1_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[16]  (
	.Q(DacSetpoints_1_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[15]  (
	.Q(DacSetpoints_1_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[14]  (
	.Q(DacSetpoints_1_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[13]  (
	.Q(DacSetpoints_1_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[12]  (
	.Q(DacSetpoints_1_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[11]  (
	.Q(DacSetpoints_1_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[10]  (
	.Q(DacSetpoints_1_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[9]  (
	.Q(DacSetpoints_1_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[8]  (
	.Q(DacSetpoints_1_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[7]  (
	.Q(DacSetpoints_1_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[6]  (
	.Q(DacSetpoints_1_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[5]  (
	.Q(DacSetpoints_1_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[10]  (
	.Q(DacSetpoints_1_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[9]  (
	.Q(DacSetpoints_1_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[8]  (
	.Q(DacSetpoints_1_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[7]  (
	.Q(DacSetpoints_1_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[6]  (
	.Q(DacSetpoints_1_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[5]  (
	.Q(DacSetpoints_1_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[4]  (
	.Q(DacSetpoints_1_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[3]  (
	.Q(DacSetpoints_1_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[2]  (
	.Q(DacSetpoints_1_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[1]  (
	.Q(DacSetpoints_1_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[0]  (
	.Q(DacSetpoints_1_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[23]  (
	.Q(DacSetpoints_1_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[22]  (
	.Q(DacSetpoints_1_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[21]  (
	.Q(DacSetpoints_1_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[20]  (
	.Q(DacSetpoints_1_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[1]  (
	.Q(DacSetpoints_1_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[0]  (
	.Q(DacSetpoints_1_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[23]  (
	.Q(DacSetpoints_1_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[22]  (
	.Q(DacSetpoints_1_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[21]  (
	.Q(DacSetpoints_1_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[20]  (
	.Q(DacSetpoints_1_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[19]  (
	.Q(DacSetpoints_1_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[18]  (
	.Q(DacSetpoints_1_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[17]  (
	.Q(DacSetpoints_1_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[16]  (
	.Q(DacSetpoints_1_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[15]  (
	.Q(DacSetpoints_1_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[14]  (
	.Q(DacSetpoints_1_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[13]  (
	.Q(DacSetpoints_1_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[12]  (
	.Q(DacSetpoints_1_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[11]  (
	.Q(DacSetpoints_1_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[16]  (
	.Q(DacSetpoints_1_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[15]  (
	.Q(DacSetpoints_1_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[14]  (
	.Q(DacSetpoints_1_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[13]  (
	.Q(DacSetpoints_1_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[12]  (
	.Q(DacSetpoints_1_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[11]  (
	.Q(DacSetpoints_1_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[10]  (
	.Q(DacSetpoints_1_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[9]  (
	.Q(DacSetpoints_1_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[8]  (
	.Q(DacSetpoints_1_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[7]  (
	.Q(DacSetpoints_1_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[6]  (
	.Q(DacSetpoints_1_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[5]  (
	.Q(DacSetpoints_1_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[4]  (
	.Q(DacSetpoints_1_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[3]  (
	.Q(DacSetpoints_1_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[2]  (
	.Q(DacSetpoints_1_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[7]  (
	.Q(DacSetpoints_0_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[6]  (
	.Q(DacSetpoints_0_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[5]  (
	.Q(DacSetpoints_0_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[4]  (
	.Q(DacSetpoints_0_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[3]  (
	.Q(DacSetpoints_0_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[2]  (
	.Q(DacSetpoints_0_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[1]  (
	.Q(DacSetpoints_0_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[0]  (
	.Q(DacSetpoints_0_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[23]  (
	.Q(DacSetpoints_1_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[22]  (
	.Q(DacSetpoints_1_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[21]  (
	.Q(DacSetpoints_1_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[20]  (
	.Q(DacSetpoints_1_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[19]  (
	.Q(DacSetpoints_1_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[18]  (
	.Q(DacSetpoints_1_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[17]  (
	.Q(DacSetpoints_1_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[22]  (
	.Q(DacSetpoints_0_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[21]  (
	.Q(DacSetpoints_0_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[20]  (
	.Q(DacSetpoints_0_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[19]  (
	.Q(DacSetpoints_0_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[18]  (
	.Q(DacSetpoints_0_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[17]  (
	.Q(DacSetpoints_0_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[16]  (
	.Q(DacSetpoints_0_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[15]  (
	.Q(DacSetpoints_0_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[14]  (
	.Q(DacSetpoints_0_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[13]  (
	.Q(DacSetpoints_0_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[12]  (
	.Q(DacSetpoints_0_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[11]  (
	.Q(DacSetpoints_0_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[10]  (
	.Q(DacSetpoints_0_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[9]  (
	.Q(DacSetpoints_0_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[8]  (
	.Q(DacSetpoints_0_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[13]  (
	.Q(DacSetpoints_0_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[12]  (
	.Q(DacSetpoints_0_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[11]  (
	.Q(DacSetpoints_0_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[10]  (
	.Q(DacSetpoints_0_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[9]  (
	.Q(DacSetpoints_0_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[8]  (
	.Q(DacSetpoints_0_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[7]  (
	.Q(DacSetpoints_0_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[6]  (
	.Q(DacSetpoints_0_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[5]  (
	.Q(DacSetpoints_0_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[4]  (
	.Q(DacSetpoints_0_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[3]  (
	.Q(DacSetpoints_0_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[2]  (
	.Q(DacSetpoints_0_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[1]  (
	.Q(DacSetpoints_0_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[0]  (
	.Q(DacSetpoints_0_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[23]  (
	.Q(DacSetpoints_0_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[4]  (
	.Q(DacSetpoints_0_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[3]  (
	.Q(DacSetpoints_0_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[2]  (
	.Q(DacSetpoints_0_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[1]  (
	.Q(DacSetpoints_0_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[0]  (
	.Q(DacSetpoints_0_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[23]  (
	.Q(DacSetpoints_0_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[22]  (
	.Q(DacSetpoints_0_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[21]  (
	.Q(DacSetpoints_0_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[20]  (
	.Q(DacSetpoints_0_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[19]  (
	.Q(DacSetpoints_0_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[18]  (
	.Q(DacSetpoints_0_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[17]  (
	.Q(DacSetpoints_0_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[16]  (
	.Q(DacSetpoints_0_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[15]  (
	.Q(DacSetpoints_0_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[14]  (
	.Q(DacSetpoints_0_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[19]  (
	.Q(DacSetpoints_0_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[18]  (
	.Q(DacSetpoints_0_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[17]  (
	.Q(DacSetpoints_0_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[16]  (
	.Q(DacSetpoints_0_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[15]  (
	.Q(DacSetpoints_0_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[14]  (
	.Q(DacSetpoints_0_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[13]  (
	.Q(DacSetpoints_0_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[12]  (
	.Q(DacSetpoints_0_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[11]  (
	.Q(DacSetpoints_0_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[10]  (
	.Q(DacSetpoints_0_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[9]  (
	.Q(DacSetpoints_0_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[8]  (
	.Q(DacSetpoints_0_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[7]  (
	.Q(DacSetpoints_0_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[6]  (
	.Q(DacSetpoints_0_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[5]  (
	.Q(DacSetpoints_0_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[10]  (
	.Q(DacSetpoints_0_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[9]  (
	.Q(DacSetpoints_0_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[8]  (
	.Q(DacSetpoints_0_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[7]  (
	.Q(DacSetpoints_0_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[6]  (
	.Q(DacSetpoints_0_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[5]  (
	.Q(DacSetpoints_0_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[4]  (
	.Q(DacSetpoints_0_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[3]  (
	.Q(DacSetpoints_0_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[2]  (
	.Q(DacSetpoints_0_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[1]  (
	.Q(DacSetpoints_0_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[0]  (
	.Q(DacSetpoints_0_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[23]  (
	.Q(DacSetpoints_0_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[22]  (
	.Q(DacSetpoints_0_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[21]  (
	.Q(DacSetpoints_0_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[20]  (
	.Q(DacSetpoints_0_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadedAddressController[1]  (
	.Q(DacSetpointReadedAddressController_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(m829),
	.EN(N_47_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadedAddressController[0]  (
	.Q(DacSetpointReadedAddressController_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(m830),
	.EN(N_47_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[23]  (
	.Q(DacSetpoints_0_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[22]  (
	.Q(DacSetpoints_0_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[21]  (
	.Q(DacSetpoints_0_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[20]  (
	.Q(DacSetpoints_0_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[19]  (
	.Q(DacSetpoints_0_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[18]  (
	.Q(DacSetpoints_0_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[17]  (
	.Q(DacSetpoints_0_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[16]  (
	.Q(DacSetpoints_0_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[15]  (
	.Q(DacSetpoints_0_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[14]  (
	.Q(DacSetpoints_0_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[13]  (
	.Q(DacSetpoints_0_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[12]  (
	.Q(DacSetpoints_0_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[11]  (
	.Q(DacSetpoints_0_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadedAddressDac[1]  (
	.Q(DacSetpointReadedAddressDac_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(m831),
	.EN(N_47_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadedAddressDac[0]  (
	.Q(DacSetpointReadedAddressDac_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(m795),
	.EN(N_47_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadedAddressController[2]  (
	.Q(DacSetpointReadedAddressController_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(m828),
	.EN(N_47_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[2]  (
	.Q(DacSetpoints_5_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[1]  (
	.Q(DacSetpoints_5_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[0]  (
	.Q(DacSetpoints_5_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[17]  (
	.Q(DacSetpoints_5_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[16]  (
	.Q(DacSetpoints_5_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[15]  (
	.Q(DacSetpoints_5_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[14]  (
	.Q(DacSetpoints_5_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[13]  (
	.Q(DacSetpoints_5_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[12]  (
	.Q(DacSetpoints_5_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[11]  (
	.Q(DacSetpoints_5_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[10]  (
	.Q(DacSetpoints_5_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[9]  (
	.Q(DacSetpoints_5_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[8]  (
	.Q(DacSetpoints_5_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[7]  (
	.Q(DacSetpoints_5_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[6]  (
	.Q(DacSetpoints_5_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[5]  (
	.Q(DacSetpoints_5_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[4]  (
	.Q(DacSetpoints_5_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[3]  (
	.Q(DacSetpoints_5_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[8]  (
	.Q(DacSetpoints_5_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[7]  (
	.Q(DacSetpoints_5_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[6]  (
	.Q(DacSetpoints_5_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[5]  (
	.Q(DacSetpoints_5_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[4]  (
	.Q(DacSetpoints_5_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[3]  (
	.Q(DacSetpoints_5_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[2]  (
	.Q(DacSetpoints_5_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[1]  (
	.Q(DacSetpoints_5_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[0]  (
	.Q(DacSetpoints_5_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[23]  (
	.Q(DacSetpoints_5_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[22]  (
	.Q(DacSetpoints_5_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[21]  (
	.Q(DacSetpoints_5_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[20]  (
	.Q(DacSetpoints_5_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[19]  (
	.Q(DacSetpoints_5_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[18]  (
	.Q(DacSetpoints_5_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[23]  (
	.Q(DacSetpoints_5_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[22]  (
	.Q(DacSetpoints_5_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[21]  (
	.Q(DacSetpoints_5_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[20]  (
	.Q(DacSetpoints_5_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[19]  (
	.Q(DacSetpoints_5_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[18]  (
	.Q(DacSetpoints_5_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[17]  (
	.Q(DacSetpoints_5_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[16]  (
	.Q(DacSetpoints_5_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[15]  (
	.Q(DacSetpoints_5_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[14]  (
	.Q(DacSetpoints_5_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[13]  (
	.Q(DacSetpoints_5_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[12]  (
	.Q(DacSetpoints_5_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[11]  (
	.Q(DacSetpoints_5_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[10]  (
	.Q(DacSetpoints_5_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[9]  (
	.Q(DacSetpoints_5_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[14]  (
	.Q(DacSetpoints_5_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[13]  (
	.Q(DacSetpoints_5_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[12]  (
	.Q(DacSetpoints_5_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[11]  (
	.Q(DacSetpoints_5_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[10]  (
	.Q(DacSetpoints_5_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[9]  (
	.Q(DacSetpoints_5_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[8]  (
	.Q(DacSetpoints_5_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[7]  (
	.Q(DacSetpoints_5_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[6]  (
	.Q(DacSetpoints_5_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[5]  (
	.Q(DacSetpoints_5_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[4]  (
	.Q(DacSetpoints_5_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[3]  (
	.Q(DacSetpoints_5_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[2]  (
	.Q(DacSetpoints_5_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[1]  (
	.Q(DacSetpoints_5_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[0]  (
	.Q(DacSetpoints_5_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[5]  (
	.Q(DacSetpoints_5_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[4]  (
	.Q(DacSetpoints_5_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[3]  (
	.Q(DacSetpoints_5_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[2]  (
	.Q(DacSetpoints_5_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[1]  (
	.Q(DacSetpoints_5_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[0]  (
	.Q(DacSetpoints_5_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[23]  (
	.Q(DacSetpoints_5_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[22]  (
	.Q(DacSetpoints_5_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[21]  (
	.Q(DacSetpoints_5_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[20]  (
	.Q(DacSetpoints_5_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[19]  (
	.Q(DacSetpoints_5_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[18]  (
	.Q(DacSetpoints_5_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[17]  (
	.Q(DacSetpoints_5_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[16]  (
	.Q(DacSetpoints_5_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[15]  (
	.Q(DacSetpoints_5_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[20]  (
	.Q(DacSetpoints_5_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[19]  (
	.Q(DacSetpoints_5_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[18]  (
	.Q(DacSetpoints_5_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[17]  (
	.Q(DacSetpoints_5_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[16]  (
	.Q(DacSetpoints_5_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[15]  (
	.Q(DacSetpoints_5_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[14]  (
	.Q(DacSetpoints_5_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[13]  (
	.Q(DacSetpoints_5_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[12]  (
	.Q(DacSetpoints_5_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[11]  (
	.Q(DacSetpoints_5_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[10]  (
	.Q(DacSetpoints_5_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[9]  (
	.Q(DacSetpoints_5_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[8]  (
	.Q(DacSetpoints_5_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[7]  (
	.Q(DacSetpoints_5_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[6]  (
	.Q(DacSetpoints_5_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[11]  (
	.Q(DacSetpoints_4_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[10]  (
	.Q(DacSetpoints_4_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[9]  (
	.Q(DacSetpoints_4_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[8]  (
	.Q(DacSetpoints_4_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[7]  (
	.Q(DacSetpoints_4_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[6]  (
	.Q(DacSetpoints_4_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[5]  (
	.Q(DacSetpoints_4_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[4]  (
	.Q(DacSetpoints_4_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[3]  (
	.Q(DacSetpoints_4_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[2]  (
	.Q(DacSetpoints_4_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[1]  (
	.Q(DacSetpoints_4_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[0]  (
	.Q(DacSetpoints_4_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[23]  (
	.Q(DacSetpoints_5_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[22]  (
	.Q(DacSetpoints_5_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[21]  (
	.Q(DacSetpoints_5_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[2]  (
	.Q(DacSetpoints_4_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[1]  (
	.Q(DacSetpoints_4_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[0]  (
	.Q(DacSetpoints_4_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[23]  (
	.Q(DacSetpoints_4_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[22]  (
	.Q(DacSetpoints_4_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[21]  (
	.Q(DacSetpoints_4_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[20]  (
	.Q(DacSetpoints_4_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[19]  (
	.Q(DacSetpoints_4_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[18]  (
	.Q(DacSetpoints_4_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[17]  (
	.Q(DacSetpoints_4_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[16]  (
	.Q(DacSetpoints_4_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[15]  (
	.Q(DacSetpoints_4_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[14]  (
	.Q(DacSetpoints_4_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[13]  (
	.Q(DacSetpoints_4_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[12]  (
	.Q(DacSetpoints_4_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[17]  (
	.Q(DacSetpoints_4_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[16]  (
	.Q(DacSetpoints_4_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[15]  (
	.Q(DacSetpoints_4_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[14]  (
	.Q(DacSetpoints_4_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[13]  (
	.Q(DacSetpoints_4_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[12]  (
	.Q(DacSetpoints_4_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[11]  (
	.Q(DacSetpoints_4_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[10]  (
	.Q(DacSetpoints_4_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[9]  (
	.Q(DacSetpoints_4_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[8]  (
	.Q(DacSetpoints_4_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[7]  (
	.Q(DacSetpoints_4_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[6]  (
	.Q(DacSetpoints_4_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[5]  (
	.Q(DacSetpoints_4_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[4]  (
	.Q(DacSetpoints_4_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[3]  (
	.Q(DacSetpoints_4_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[8]  (
	.Q(DacSetpoints_4_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[7]  (
	.Q(DacSetpoints_4_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[6]  (
	.Q(DacSetpoints_4_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[5]  (
	.Q(DacSetpoints_4_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[4]  (
	.Q(DacSetpoints_4_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[3]  (
	.Q(DacSetpoints_4_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[2]  (
	.Q(DacSetpoints_4_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[1]  (
	.Q(DacSetpoints_4_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[0]  (
	.Q(DacSetpoints_4_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[23]  (
	.Q(DacSetpoints_4_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[22]  (
	.Q(DacSetpoints_4_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[21]  (
	.Q(DacSetpoints_4_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[20]  (
	.Q(DacSetpoints_4_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[19]  (
	.Q(DacSetpoints_4_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[18]  (
	.Q(DacSetpoints_4_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[23]  (
	.Q(DacSetpoints_4_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[22]  (
	.Q(DacSetpoints_4_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[21]  (
	.Q(DacSetpoints_4_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[20]  (
	.Q(DacSetpoints_4_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[19]  (
	.Q(DacSetpoints_4_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[18]  (
	.Q(DacSetpoints_4_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[17]  (
	.Q(DacSetpoints_4_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[16]  (
	.Q(DacSetpoints_4_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[15]  (
	.Q(DacSetpoints_4_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[14]  (
	.Q(DacSetpoints_4_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[13]  (
	.Q(DacSetpoints_4_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[12]  (
	.Q(DacSetpoints_4_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[11]  (
	.Q(DacSetpoints_4_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[10]  (
	.Q(DacSetpoints_4_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[9]  (
	.Q(DacSetpoints_4_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[14]  (
	.Q(DacSetpoints_4_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[13]  (
	.Q(DacSetpoints_4_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[12]  (
	.Q(DacSetpoints_4_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[11]  (
	.Q(DacSetpoints_4_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[10]  (
	.Q(DacSetpoints_4_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[9]  (
	.Q(DacSetpoints_4_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[8]  (
	.Q(DacSetpoints_4_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[7]  (
	.Q(DacSetpoints_4_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[6]  (
	.Q(DacSetpoints_4_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[5]  (
	.Q(DacSetpoints_4_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[4]  (
	.Q(DacSetpoints_4_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[3]  (
	.Q(DacSetpoints_4_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[2]  (
	.Q(DacSetpoints_4_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[1]  (
	.Q(DacSetpoints_4_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[0]  (
	.Q(DacSetpoints_4_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[5]  (
	.Q(DacSetpoints_3_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[4]  (
	.Q(DacSetpoints_3_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[3]  (
	.Q(DacSetpoints_3_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[2]  (
	.Q(DacSetpoints_3_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[1]  (
	.Q(DacSetpoints_3_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[0]  (
	.Q(DacSetpoints_3_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[23]  (
	.Q(DacSetpoints_4_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[22]  (
	.Q(DacSetpoints_4_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[21]  (
	.Q(DacSetpoints_4_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[20]  (
	.Q(DacSetpoints_4_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[19]  (
	.Q(DacSetpoints_4_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[18]  (
	.Q(DacSetpoints_4_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[17]  (
	.Q(DacSetpoints_4_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[16]  (
	.Q(DacSetpoints_4_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[15]  (
	.Q(DacSetpoints_4_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[20]  (
	.Q(DacSetpoints_3_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[19]  (
	.Q(DacSetpoints_3_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[18]  (
	.Q(DacSetpoints_3_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[17]  (
	.Q(DacSetpoints_3_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[16]  (
	.Q(DacSetpoints_3_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[15]  (
	.Q(DacSetpoints_3_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[14]  (
	.Q(DacSetpoints_3_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[13]  (
	.Q(DacSetpoints_3_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[12]  (
	.Q(DacSetpoints_3_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[11]  (
	.Q(DacSetpoints_3_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[10]  (
	.Q(DacSetpoints_3_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[9]  (
	.Q(DacSetpoints_3_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[8]  (
	.Q(DacSetpoints_3_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[7]  (
	.Q(DacSetpoints_3_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[6]  (
	.Q(DacSetpoints_3_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[11]  (
	.Q(DacSetpoints_3_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[10]  (
	.Q(DacSetpoints_3_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[9]  (
	.Q(DacSetpoints_3_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[8]  (
	.Q(DacSetpoints_3_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[7]  (
	.Q(DacSetpoints_3_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[6]  (
	.Q(DacSetpoints_3_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[5]  (
	.Q(DacSetpoints_3_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[4]  (
	.Q(DacSetpoints_3_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[3]  (
	.Q(DacSetpoints_3_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[2]  (
	.Q(DacSetpoints_3_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[1]  (
	.Q(DacSetpoints_3_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[0]  (
	.Q(DacSetpoints_3_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[23]  (
	.Q(DacSetpoints_3_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[22]  (
	.Q(DacSetpoints_3_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[21]  (
	.Q(DacSetpoints_3_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[2]  (
	.Q(DacSetpoints_3_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[1]  (
	.Q(DacSetpoints_3_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[0]  (
	.Q(DacSetpoints_3_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[23]  (
	.Q(DacSetpoints_3_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[22]  (
	.Q(DacSetpoints_3_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[21]  (
	.Q(DacSetpoints_3_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[20]  (
	.Q(DacSetpoints_3_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[19]  (
	.Q(DacSetpoints_3_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[18]  (
	.Q(DacSetpoints_3_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[17]  (
	.Q(DacSetpoints_3_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[16]  (
	.Q(DacSetpoints_3_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[15]  (
	.Q(DacSetpoints_3_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[14]  (
	.Q(DacSetpoints_3_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[13]  (
	.Q(DacSetpoints_3_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[12]  (
	.Q(DacSetpoints_3_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[17]  (
	.Q(DacSetpoints_3_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[16]  (
	.Q(DacSetpoints_3_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[15]  (
	.Q(DacSetpoints_3_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[14]  (
	.Q(DacSetpoints_3_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[13]  (
	.Q(DacSetpoints_3_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[12]  (
	.Q(DacSetpoints_3_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[11]  (
	.Q(DacSetpoints_3_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[10]  (
	.Q(DacSetpoints_3_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[9]  (
	.Q(DacSetpoints_3_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[8]  (
	.Q(DacSetpoints_3_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[7]  (
	.Q(DacSetpoints_3_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[6]  (
	.Q(DacSetpoints_3_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[5]  (
	.Q(DacSetpoints_3_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[4]  (
	.Q(DacSetpoints_3_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[3]  (
	.Q(DacSetpoints_3_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[8]  (
	.Q(DacSetpoints_3_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[7]  (
	.Q(DacSetpoints_3_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[6]  (
	.Q(DacSetpoints_3_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[5]  (
	.Q(DacSetpoints_3_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[4]  (
	.Q(DacSetpoints_3_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[3]  (
	.Q(DacSetpoints_3_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[2]  (
	.Q(DacSetpoints_3_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[1]  (
	.Q(DacSetpoints_3_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[0]  (
	.Q(DacSetpoints_3_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[23]  (
	.Q(DacSetpoints_3_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[22]  (
	.Q(DacSetpoints_3_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[21]  (
	.Q(DacSetpoints_3_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[20]  (
	.Q(DacSetpoints_3_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[19]  (
	.Q(DacSetpoints_3_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[18]  (
	.Q(DacSetpoints_3_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[23]  (
	.Q(DacSetpoints_3_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[22]  (
	.Q(DacSetpoints_3_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[21]  (
	.Q(DacSetpoints_3_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[20]  (
	.Q(DacSetpoints_3_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[19]  (
	.Q(DacSetpoints_3_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[18]  (
	.Q(DacSetpoints_3_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[17]  (
	.Q(DacSetpoints_3_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[16]  (
	.Q(DacSetpoints_3_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[15]  (
	.Q(DacSetpoints_3_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[14]  (
	.Q(DacSetpoints_3_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[13]  (
	.Q(DacSetpoints_3_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[12]  (
	.Q(DacSetpoints_3_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[11]  (
	.Q(DacSetpoints_3_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[10]  (
	.Q(DacSetpoints_3_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[9]  (
	.Q(DacSetpoints_3_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[14]  (
	.Q(DacSetpoints_2_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[13]  (
	.Q(DacSetpoints_2_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[12]  (
	.Q(DacSetpoints_2_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[11]  (
	.Q(DacSetpoints_2_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[10]  (
	.Q(DacSetpoints_2_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[9]  (
	.Q(DacSetpoints_2_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[8]  (
	.Q(DacSetpoints_2_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[7]  (
	.Q(DacSetpoints_2_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[6]  (
	.Q(DacSetpoints_2_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[5]  (
	.Q(DacSetpoints_2_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[4]  (
	.Q(DacSetpoints_2_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[3]  (
	.Q(DacSetpoints_2_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[2]  (
	.Q(DacSetpoints_2_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[1]  (
	.Q(DacSetpoints_2_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[0]  (
	.Q(DacSetpoints_2_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[5]  (
	.Q(DacSetpoints_2_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[4]  (
	.Q(DacSetpoints_2_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[3]  (
	.Q(DacSetpoints_2_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[2]  (
	.Q(DacSetpoints_2_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[1]  (
	.Q(DacSetpoints_2_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[0]  (
	.Q(DacSetpoints_2_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[23]  (
	.Q(DacSetpoints_2_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[22]  (
	.Q(DacSetpoints_2_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[21]  (
	.Q(DacSetpoints_2_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[20]  (
	.Q(DacSetpoints_2_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[19]  (
	.Q(DacSetpoints_2_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[18]  (
	.Q(DacSetpoints_2_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[17]  (
	.Q(DacSetpoints_2_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[16]  (
	.Q(DacSetpoints_2_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[15]  (
	.Q(DacSetpoints_2_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[20]  (
	.Q(DacSetpoints_2_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[19]  (
	.Q(DacSetpoints_2_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[18]  (
	.Q(DacSetpoints_2_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[17]  (
	.Q(DacSetpoints_2_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[16]  (
	.Q(DacSetpoints_2_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[15]  (
	.Q(DacSetpoints_2_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[14]  (
	.Q(DacSetpoints_2_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[13]  (
	.Q(DacSetpoints_2_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[12]  (
	.Q(DacSetpoints_2_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[11]  (
	.Q(DacSetpoints_2_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[10]  (
	.Q(DacSetpoints_2_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[9]  (
	.Q(DacSetpoints_2_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[8]  (
	.Q(DacSetpoints_2_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[7]  (
	.Q(DacSetpoints_2_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[6]  (
	.Q(DacSetpoints_2_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[11]  (
	.Q(DacSetpoints_2_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[10]  (
	.Q(DacSetpoints_2_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[9]  (
	.Q(DacSetpoints_2_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[8]  (
	.Q(DacSetpoints_2_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[7]  (
	.Q(DacSetpoints_2_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[6]  (
	.Q(DacSetpoints_2_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[5]  (
	.Q(DacSetpoints_2_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[4]  (
	.Q(DacSetpoints_2_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[3]  (
	.Q(DacSetpoints_2_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[2]  (
	.Q(DacSetpoints_2_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[1]  (
	.Q(DacSetpoints_2_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[0]  (
	.Q(DacSetpoints_2_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[23]  (
	.Q(DacSetpoints_2_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[22]  (
	.Q(DacSetpoints_2_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[21]  (
	.Q(DacSetpoints_2_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[2]  (
	.Q(DacFSetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_1_RNIM9PR3[2]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[1]  (
	.Q(DacFSetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292[1]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[0]  (
	.Q(DacFSetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_1_RNIE1PR3[0]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[23]  (
	.Q(DacSetpoints_2_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[22]  (
	.Q(DacSetpoints_2_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[21]  (
	.Q(DacSetpoints_2_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[20]  (
	.Q(DacSetpoints_2_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[19]  (
	.Q(DacSetpoints_2_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[18]  (
	.Q(DacSetpoints_2_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[17]  (
	.Q(DacSetpoints_2_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[16]  (
	.Q(DacSetpoints_2_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[15]  (
	.Q(DacSetpoints_2_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[14]  (
	.Q(DacSetpoints_2_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[13]  (
	.Q(DacSetpoints_2_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[12]  (
	.Q(DacSetpoints_2_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[17]  (
	.Q(DacFSetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_1_RNIV9S03[17]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[16]  (
	.Q(DacFSetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_626_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[15]  (
	.Q(DacFSetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_631_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[14]  (
	.Q(DacFSetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292[14]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[13]  (
	.Q(DacFSetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_636_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[12]  (
	.Q(DacFSetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_641_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[11]  (
	.Q(DacFSetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292[11]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[10]  (
	.Q(DacFSetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_646_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[9]  (
	.Q(DacFSetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292[9]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[8]  (
	.Q(DacFSetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_651_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[7]  (
	.Q(DacFSetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_1_RNIAUPR3[7]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[6]  (
	.Q(DacFSetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_1_RNI6QPR3[6]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[5]  (
	.Q(DacFSetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNI11OS3[3]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[4]  (
	.Q(DacFSetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNISRNS3[3]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[3]  (
	.Q(DacFSetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292[3]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[8]  (
	.Q(DacESetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293[8]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[7]  (
	.Q(DacESetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_1_RNI87MS2[7]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[6]  (
	.Q(DacESetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_1_RNI43MS2[6]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[5]  (
	.Q(DacESetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_1_RNI0VLS2[5]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[4]  (
	.Q(DacESetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_1_RNISQLS2[4]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[3]  (
	.Q(DacESetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_1_RNIOMLS2[3]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[2]  (
	.Q(DacESetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_1_RNIKILS2[2]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[1]  (
	.Q(DacESetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_1_RNIGELS2[1]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[0]  (
	.Q(DacESetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_1_RNICALS2[0]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[23]  (
	.Q(DacFSetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2155),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[22]  (
	.Q(DacFSetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_600_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[21]  (
	.Q(DacFSetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_1_RNIQ2QI2[21]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[20]  (
	.Q(DacFSetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_1_RNIMUPI2[20]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[19]  (
	.Q(DacFSetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_1_RNI9I7C3[19]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[18]  (
	.Q(DacFSetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292[18]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[23]  (
	.Q(DacESetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_1_RNI8QBT2[23]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[22]  (
	.Q(DacESetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_500_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[21]  (
	.Q(DacESetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_1_RNIO9VV2[21]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[20]  (
	.Q(DacESetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_1_RNIK5VV2[20]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[19]  (
	.Q(DacESetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_1_RNILSS53[19]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[18]  (
	.Q(DacESetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_1_RNIGURV2[18]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[17]  (
	.Q(DacESetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_1_RNIDMHQ2[17]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[16]  (
	.Q(DacESetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293[16]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[15]  (
	.Q(DacESetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_530_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[14]  (
	.Q(DacESetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_535_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[13]  (
	.Q(DacESetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_540_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[12]  (
	.Q(DacESetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293[12]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[11]  (
	.Q(DacESetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_545_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[10]  (
	.Q(DacESetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293[10]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[9]  (
	.Q(DacESetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_550_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[14]  (
	.Q(DacDSetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_440_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[13]  (
	.Q(DacDSetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_445_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[12]  (
	.Q(DacDSetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294[12]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[11]  (
	.Q(DacDSetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294[11]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[10]  (
	.Q(DacDSetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_450_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[9]  (
	.Q(DacDSetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_455_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[8]  (
	.Q(DacDSetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294[8]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[7]  (
	.Q(DacDSetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294_1_RNI6GID3[7]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[6]  (
	.Q(DacDSetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294[6]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[5]  (
	.Q(DacDSetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294_1_RNIU7ID3[5]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[4]  (
	.Q(DacDSetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294_1_RNIQ3ID3[4]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[3]  (
	.Q(DacDSetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294_1_RNIMVHD3[3]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[2]  (
	.Q(DacDSetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294_1_RNIIRHD3[2]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[1]  (
	.Q(DacDSetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294_1_RNIENHD3[1]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[0]  (
	.Q(DacDSetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294_1_RNIAJHD3[0]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[5]  (
	.Q(DacCSetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNIIEHI3[3]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[4]  (
	.Q(DacCSetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNID9HI3[3]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[3]  (
	.Q(DacCSetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNI84HI3[3]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[2]  (
	.Q(DacCSetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNI3VGI3[3]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[1]  (
	.Q(DacCSetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNIUPGI3[3]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[0]  (
	.Q(DacCSetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNIPKGI3[3]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[23]  (
	.Q(DacDSetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294_0_RNII1KA3[23]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[22]  (
	.Q(DacDSetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_405_0_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[21]  (
	.Q(DacDSetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNITSPF3[3]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[20]  (
	.Q(DacDSetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNIONPF3[3]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[19]  (
	.Q(DacDSetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294_0_RNI484J3[19]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[18]  (
	.Q(DacDSetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNIRMLF3[3]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[17]  (
	.Q(DacDSetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294_0_RNIQVO73[17]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[16]  (
	.Q(DacDSetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294[16]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[15]  (
	.Q(DacDSetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_435_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[20]  (
	.Q(DacCSetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_295_1_RNIGJ9A3[20]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[19]  (
	.Q(DacCSetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_295_1_RNINE2R3[19]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[18]  (
	.Q(DacCSetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNIMBDF3[3]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[17]  (
	.Q(DacCSetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_295_0_RNIO6UK3[17]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[16]  (
	.Q(DacCSetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_295[16]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[15]  (
	.Q(DacCSetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_320_0_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[14]  (
	.Q(DacCSetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_325_0_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[13]  (
	.Q(DacCSetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_330_0_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[12]  (
	.Q(DacCSetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_335_0_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[11]  (
	.Q(DacCSetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_340_0_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[10]  (
	.Q(DacCSetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_345_0_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[9]  (
	.Q(DacCSetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_350_0_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[8]  (
	.Q(DacCSetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_355_0_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[7]  (
	.Q(DacCSetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNISOHI3[3]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[6]  (
	.Q(DacCSetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNINJHI3[3]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[11]  (
	.Q(DacBSetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_230_0_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[10]  (
	.Q(DacBSetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_296[10]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[9]  (
	.Q(DacBSetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_235_0_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[8]  (
	.Q(DacBSetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_240_0_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[7]  (
	.Q(DacBSetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_296_1_RNI22BV2[7]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[6]  (
	.Q(DacBSetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNIIDFK3[3]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[5]  (
	.Q(DacBSetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNID8FK3[3]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[4]  (
	.Q(DacBSetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNI83FK3[3]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[3]  (
	.Q(DacBSetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNI3UEK3[3]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[2]  (
	.Q(DacBSetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNIUOEK3[3]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[1]  (
	.Q(DacBSetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_296_1_RNIA9AV2[1]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[0]  (
	.Q(DacBSetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_296_1_RNI65AV2[0]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[23]  (
	.Q(DacCSetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_295_1_RNIACHI3[23]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[22]  (
	.Q(DacCSetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_290_0_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[21]  (
	.Q(DacCSetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_295_1_RNIKN9A3[21]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[2]  (
	.Q(DacASetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_297_1_RNICM6G3[2]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[1]  (
	.Q(DacASetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNIKDC64[3]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[0]  (
	.Q(DacASetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNIF8C64[3]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[23]  (
	.Q(DacBSetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_296_0_RNIEFU44[23]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[22]  (
	.Q(DacBSetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_296[22]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[21]  (
	.Q(DacBSetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNIJ69V3[3]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[20]  (
	.Q(DacBSetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNIE19V3[3]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[19]  (
	.Q(DacBSetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_296_0_RNI0MED4[19]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[18]  (
	.Q(DacBSetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNIH05V3[3]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[17]  (
	.Q(DacBSetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_296_1_RNIG1AA3[17]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[16]  (
	.Q(DacBSetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_296[16]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[15]  (
	.Q(DacBSetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_220_0_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[14]  (
	.Q(DacBSetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_296[14]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[13]  (
	.Q(DacBSetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_225_0_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[12]  (
	.Q(DacBSetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_296[12]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[17]  (
	.Q(DacASetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_297_0_RNIKK8F3[17]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[16]  (
	.Q(DacASetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_109_0_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[15]  (
	.Q(DacASetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_114_0_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[14]  (
	.Q(DacASetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_297[14]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[13]  (
	.Q(DacASetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_120_0_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[12]  (
	.Q(DacASetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_125_0_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[11]  (
	.Q(DacASetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_130_0_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[10]  (
	.Q(DacASetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_135_0_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[9]  (
	.Q(DacASetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_140_0_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[8]  (
	.Q(DacASetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_145_0_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[7]  (
	.Q(DacASetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNIICD64[3]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[6]  (
	.Q(DacASetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNID7D64[3]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[5]  (
	.Q(DacASetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2657),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[4]  (
	.Q(DacASetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNI3TC64[3]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[3]  (
	.Q(DacASetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2655),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsD_i[0]  (
	.Q(nCsD_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4086_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsE_i[3]  (
	.Q(nCsE_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4078_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsE_i[2]  (
	.Q(nCsE_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4079_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsE_i[1]  (
	.Q(nCsE_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1161_mux_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsE_i[0]  (
	.Q(nCsE_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4080_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsF_i[3]  (
	.Q(nCsF_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4087_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsF_i[2]  (
	.Q(nCsF_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_nCsDacs5_i[2]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsF_i[1]  (
	.Q(nCsF_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_nCsDacs5_i[1]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsF_i[0]  (
	.Q(nCsF_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4088_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[23]  (
	.Q(DacASetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_297_0_RNICM3I3[23]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[22]  (
	.Q(DacASetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_297[22]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[21]  (
	.Q(DacASetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNIER0V3[3]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[20]  (
	.Q(DacASetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNI9M0V3[3]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[19]  (
	.Q(DacASetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_297_0_RNIUSJQ3[19]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[18]  (
	.Q(DacASetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_RNICLSU3[3]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsA_i[3]  (
	.Q(nCsA_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4076_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsA_i[2]  (
	.Q(nCsA_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4077_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsA_i[1]  (
	.Q(nCsA_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1160_mux_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsA_i[0]  (
	.Q(TP6_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1153_mux_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsB_i[3]  (
	.Q(nCsB_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4089_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsB_i[2]  (
	.Q(nCsB_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4090_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsB_i[1]  (
	.Q(nCsB_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1164_mux_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsB_i[0]  (
	.Q(nCsB_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4091_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsC_i[3]  (
	.Q(nCsC_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4081_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsC_i[2]  (
	.Q(nCsC_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4082_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsC_i[1]  (
	.Q(nCsC_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1162_mux_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsC_i[0]  (
	.Q(nCsC_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4083_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsD_i[3]  (
	.Q(nCsD_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4084_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsD_i[2]  (
	.Q(nCsD_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1163_mux_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsD_i[1]  (
	.Q(nCsD_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4085_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \StateOut[4]  (
	.Q(TP5_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_371_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \StateOut[3]  (
	.Q(TP4_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_370_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \StateOut[2]  (
	.Q(TP3_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_369_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \StateOut[1]  (
	.Q(TP2_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_368_i),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \StateOut[0]  (
	.Q(TP1_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23[0]),
	.EN(un1_MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:744
  CFG2 un23_dacsetpointwriteaddress_s_0 (
	.A(O_RNI8EGK_S[2]),
	.B(un19_dacsetpointwriteaddress_cry_0_cy),
	.Y(un23_dacsetpointwriteaddress_s_0_Z)
);
defparam un23_dacsetpointwriteaddress_s_0.INIT=4'h9;
// @48:776
  ARI1 \DacSetpointReadAddressChannel_RNI5ULI[0]  (
	.FCO(un7_dacsetpointreadaddress_cry_0),
	.S(DacSetpointReadAddressChannel_RNI5ULI_S[0]),
	.Y(DacSetpointReadAddressChannel_RNI5ULI_Y[0]),
	.B(un7_dacsetpointreadaddress),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[0]),
	.FCI(GND)
);
defparam \DacSetpointReadAddressChannel_RNI5ULI[0] .INIT=20'h555AA;
// @48:776
  ARI1 \DacSetpointReadAddressChannel_RNIBTB51[1]  (
	.FCO(un7_dacsetpointreadaddress_cry_1),
	.S(DacSetpointReadAddressChannel_RNIBTB51_S[1]),
	.Y(DacSetpointReadAddressChannel_RNIBTB51_Y[1]),
	.B(un7_dacsetpointreadaddress_0[1]),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[1]),
	.FCI(un7_dacsetpointreadaddress_cry_0)
);
defparam \DacSetpointReadAddressChannel_RNIBTB51[1] .INIT=20'h555AA;
// @48:776
  ARI1 \DacSetpointReadAddressChannel_RNIIT1O1[2]  (
	.FCO(un7_dacsetpointreadaddress_cry_2),
	.S(DacSetpointReadAddressChannel_RNIIT1O1_S[2]),
	.Y(DacSetpointReadAddressChannel_RNIIT1O1_Y[2]),
	.B(un7_dacsetpointreadaddress_0[2]),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[2]),
	.FCI(un7_dacsetpointreadaddress_cry_1)
);
defparam \DacSetpointReadAddressChannel_RNIIT1O1[2] .INIT=20'h555AA;
// @48:776
  ARI1 \DacSetpointReadAddressChannel_RNIQUNA2[3]  (
	.FCO(un7_dacsetpointreadaddress_cry_3),
	.S(DacSetpointReadAddressChannel_RNIQUNA2_S[3]),
	.Y(DacSetpointReadAddressChannel_RNIQUNA2_Y[3]),
	.B(un7_dacsetpointreadaddress_0[3]),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[3]),
	.FCI(un7_dacsetpointreadaddress_cry_2)
);
defparam \DacSetpointReadAddressChannel_RNIQUNA2[3] .INIT=20'h555AA;
// @48:776
  ARI1 \DacSetpointReadAddressChannel_RNI31ET2[4]  (
	.FCO(un7_dacsetpointreadaddress_cry_4),
	.S(DacSetpointReadAddressChannel_RNI31ET2_S[4]),
	.Y(DacSetpointReadAddressChannel_RNI31ET2_Y[4]),
	.B(un7_dacsetpointreadaddress_0[4]),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[4]),
	.FCI(un7_dacsetpointreadaddress_cry_3)
);
defparam \DacSetpointReadAddressChannel_RNI31ET2[4] .INIT=20'h555AA;
// @48:776
  ARI1 \DacSetpointReadAddressChannel_RNID44G3[5]  (
	.FCO(un7_dacsetpointreadaddress_cry_5),
	.S(DacSetpointReadAddressChannel_RNID44G3_S[5]),
	.Y(DacSetpointReadAddressChannel_RNID44G3_Y[5]),
	.B(un7_dacsetpointreadaddress_0[5]),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[5]),
	.FCI(un7_dacsetpointreadaddress_cry_4)
);
defparam \DacSetpointReadAddressChannel_RNID44G3[5] .INIT=20'h555AA;
// @48:776
  ARI1 \DacSetpointReadAddressChannel_RNI5GSN3[5]  (
	.FCO(un7_dacsetpointreadaddress_cry_6),
	.S(DacSetpointReadAddressChannel_RNI5GSN3_S[5]),
	.Y(DacSetpointReadAddressChannel_RNI5GSN3_Y[5]),
	.B(un7_dacsetpointreadaddress_0[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_dacsetpointreadaddress_cry_5)
);
defparam \DacSetpointReadAddressChannel_RNI5GSN3[5] .INIT=20'h4AA00;
// @48:776
  ARI1 \DacSetpointReadAddressChannel_RNITRKV3[5]  (
	.FCO(un7_dacsetpointreadaddress_cry_7),
	.S(DacSetpointReadAddressChannel_RNITRKV3_S[5]),
	.Y(DacSetpointReadAddressChannel_RNITRKV3_Y[5]),
	.B(un7_dacsetpointreadaddress_0[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_dacsetpointreadaddress_cry_6)
);
defparam \DacSetpointReadAddressChannel_RNITRKV3[5] .INIT=20'h4AA00;
// @48:776
  ARI1 \DacSetpointReadAddressChannel_RNIDJ5F4[5]  (
	.FCO(DacSetpointReadAddressChannel_RNIDJ5F4_FCO[5]),
	.S(DacSetpointReadAddressChannel_RNIDJ5F4_S[5]),
	.Y(DacSetpointReadAddressChannel_RNIDJ5F4_Y[5]),
	.B(un7_dacsetpointreadaddress_0[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_dacsetpointreadaddress_cry_8)
);
defparam \DacSetpointReadAddressChannel_RNIDJ5F4[5] .INIT=20'h4AA00;
// @48:776
  ARI1 \DacSetpointReadAddressChannel_RNIL7D74[5]  (
	.FCO(un7_dacsetpointreadaddress_cry_8),
	.S(DacSetpointReadAddressChannel_RNIL7D74_S[5]),
	.Y(DacSetpointReadAddressChannel_RNIL7D74_Y[5]),
	.B(un7_dacsetpointreadaddress_0[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_dacsetpointreadaddress_cry_7)
);
defparam \DacSetpointReadAddressChannel_RNIL7D74[5] .INIT=20'h4AA00;
// @48:1453
  ARI1 DacSetpointReadAddressChannel_s_362 (
	.FCO(DacSetpointReadAddressChannel_s_362_FCO),
	.S(DacSetpointReadAddressChannel_s_362_S),
	.Y(DacSetpointReadAddressChannel_s_362_Y),
	.B(DacSetpointReadAddressChannel_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam DacSetpointReadAddressChannel_s_362.INIT=20'h4AA00;
// @48:1453
  ARI1 \DacSetpointReadAddressChannel_cry[0]  (
	.FCO(DacSetpointReadAddressChannel_cry_Z[0]),
	.S(DacSetpointReadAddressChannel_s[0]),
	.Y(DacSetpointReadAddressChannel_cry_Y[0]),
	.B(DacSetpointReadAddressChannel_Z[0]),
	.C(DacSetpointReadAddressChannel_lcry),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_s_362_FCO)
);
defparam \DacSetpointReadAddressChannel_cry[0] .INIT=20'h48800;
// @48:1453
  ARI1 \DacSetpointReadAddressChannel_cry[1]  (
	.FCO(DacSetpointReadAddressChannel_cry_Z[1]),
	.S(DacSetpointReadAddressChannel_s[1]),
	.Y(DacSetpointReadAddressChannel_cry_Y[1]),
	.B(DacSetpointReadAddressChannel_Z[1]),
	.C(DacSetpointReadAddressChannel_lcry),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_cry_Z[0])
);
defparam \DacSetpointReadAddressChannel_cry[1] .INIT=20'h48800;
// @48:1453
  ARI1 \DacSetpointReadAddressChannel_cry[2]  (
	.FCO(DacSetpointReadAddressChannel_cry_Z[2]),
	.S(DacSetpointReadAddressChannel_s[2]),
	.Y(DacSetpointReadAddressChannel_cry_Y[2]),
	.B(DacSetpointReadAddressChannel_Z[2]),
	.C(DacSetpointReadAddressChannel_lcry),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_cry_Z[1])
);
defparam \DacSetpointReadAddressChannel_cry[2] .INIT=20'h48800;
// @48:1453
  ARI1 \DacSetpointReadAddressChannel_cry[3]  (
	.FCO(DacSetpointReadAddressChannel_cry_Z[3]),
	.S(DacSetpointReadAddressChannel_s[3]),
	.Y(DacSetpointReadAddressChannel_cry_Y[3]),
	.B(DacSetpointReadAddressChannel_Z[3]),
	.C(DacSetpointReadAddressChannel_lcry),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_cry_Z[2])
);
defparam \DacSetpointReadAddressChannel_cry[3] .INIT=20'h48800;
// @48:1453
  ARI1 \DacSetpointReadAddressChannel_s[5]  (
	.FCO(DacSetpointReadAddressChannel_s_FCO[5]),
	.S(DacSetpointReadAddressChannel_s_Z[5]),
	.Y(DacSetpointReadAddressChannel_s_Y[5]),
	.B(DacSetpointReadAddressChannel_Z[5]),
	.C(DacSetpointReadAddressChannel_lcry),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_cry_Z[4])
);
defparam \DacSetpointReadAddressChannel_s[5] .INIT=20'h48800;
// @48:1453
  ARI1 \DacSetpointReadAddressChannel_cry[4]  (
	.FCO(DacSetpointReadAddressChannel_cry_Z[4]),
	.S(DacSetpointReadAddressChannel_s[4]),
	.Y(DacSetpointReadAddressChannel_cry_Y[4]),
	.B(DacSetpointReadAddressChannel_Z[4]),
	.C(DacSetpointReadAddressChannel_lcry),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_cry_Z[3])
);
defparam \DacSetpointReadAddressChannel_cry[4] .INIT=20'h48800;
// @48:1971
  CFG2 un3_dacsetpointreadaddresschannellto2_0 (
	.A(DacSetpointReadAddressChannel_Z[0]),
	.B(DacSetpointReadAddressChannel_Z[1]),
	.Y(un3_dacsetpointreadaddresschannellto2_0_Z)
);
defparam un3_dacsetpointreadaddresschannellto2_0.INIT=4'h7;
// @20:344
  CFG3 \DacWriteNextState_RNI0F4Q[0]  (
	.A(domachine_i),
	.B(DacSetpointReadAddressChannel_lcry),
	.C(DacWriteNextState_Z[0]),
	.Y(DacSetpointReadAddressChannele)
);
defparam \DacWriteNextState_RNI0F4Q[0] .INIT=8'hB3;
// @48:1971
  CFG4 un3_dacsetpointreadaddresschannellto4 (
	.A(DacSetpointReadAddressChannel_Z[2]),
	.B(un3_dacsetpointreadaddresschannellto2_0_Z),
	.C(DacSetpointReadAddressChannel_Z[4]),
	.D(DacSetpointReadAddressChannel_Z[3]),
	.Y(un3_dacsetpointreadaddresschannellt5)
);
defparam un3_dacsetpointreadaddresschannellto4.INIT=16'h000D;
// @48:1453
  CFG2 \DacWriteNextStatece[20]  (
	.A(un9_dacasetpointwritten),
	.B(domachine_i),
	.Y(DacWriteNextStatece_Z[20])
);
defparam \DacWriteNextStatece[20] .INIT=4'h8;
// @48:776
  MACC \un10_muladd_0[10:0]  (
	.CDOUT(un7_dacsetpointreadaddress_NC[43:0]),
	.OVFL_CARRYOUT(OVFL_CARRYOUT),
	.P({un7_dacsetpointreadaddress_0[34:1], un7_dacsetpointreadaddress, un7_dacsetpointreadaddress_ONC[8:0]}),
	.CDIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, VCC, GND, VCC, GND, GND, GND}),
	.B({GND, GND, GND, GND, DacSetpointReadAddressController_Z[2:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, DacSetpointReadAddressDac_Z[1:0], DacSetpointReadAddressDac_Z[1:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.P_BYPASS({VCC, VCC}),
	.A_BYPASS({VCC, VCC}),
	.B_BYPASS({VCC, VCC}),
	.C_BYPASS({VCC, VCC}),
	.P_EN({VCC, VCC}),
	.A_EN({VCC, VCC}),
	.B_EN({VCC, VCC}),
	.C_EN({VCC, VCC}),
	.P_ARST_N({VCC, VCC}),
	.A_ARST_N({VCC, VCC}),
	.B_ARST_N({VCC, VCC}),
	.C_ARST_N({VCC, VCC}),
	.P_SRST_N({VCC, VCC}),
	.A_SRST_N({VCC, VCC}),
	.B_SRST_N({VCC, VCC}),
	.C_SRST_N({VCC, VCC}),
	.CLK({GND, GND}),
	.FDBKSEL(GND),
	.CDSEL(GND),
	.ARSHFT17(GND),
	.SUB(GND),
	.FDBKSEL_BYPASS(VCC),
	.CDSEL_BYPASS(VCC),
	.ARSHFT17_BYPASS(VCC),
	.SUB_BYPASS(VCC),
	.FDBKSEL_EN(VCC),
	.CDSEL_EN(VCC),
	.ARSHFT17_EN(VCC),
	.SUB_EN(VCC),
	.FDBKSEL_AL_N(VCC),
	.CDSEL_AL_N(VCC),
	.ARSHFT17_AL_N(VCC),
	.SUB_AL_N(VCC),
	.FDBKSEL_AD(GND),
	.CDSEL_AD(GND),
	.ARSHFT17_AD(GND),
	.SUB_AD(GND),
	.FDBKSEL_SL_N(VCC),
	.CDSEL_SL_N(VCC),
	.ARSHFT17_SL_N(VCC),
	.SUB_SL_N(VCC),
	.FDBKSEL_SD_N(GND),
	.CDSEL_SD_N(GND),
	.ARSHFT17_SD_N(GND),
	.SUB_SD_N(VCC),
	.SIMD(GND),
	.DOTP(VCC),
	.CARRYIN(GND),
	.OVFL_CARRYOUT_SEL(GND)
);
// @48:667
  OneShotPorts_work_dmmainports_dmmain_0layer1 BootupReset (
	.shot_i_arst_i(shot_i_arst_i),
	.MasterReset_i(MasterReset_i),
	.shot_i_1z(shot_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:685
  IBufP2Ports IBufCE (
	.iPSELS_0_a2_0(iPSELS_0_a2_0),
	.RamBusCE_i(RamBusCE_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:686
  IBufP2Ports_0 IBufWrnRd (
	.RamBusWrnRd_i(RamBusWrnRd_i),
	.popfeedthru_unused(popfeedthru_unused),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:700
  IBufP1Ports_22 \GenRamDataBus.24.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[24]),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:700
  IBufP1Ports_37 \GenRamDataBus.30.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[30]),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:700
  IBufP1Ports_38 \GenRamDataBus.29.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[29]),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:700
  IBufP1Ports_39 \GenRamDataBus.28.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[28]),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:700
  IBufP1Ports_40 \GenRamDataBus.31.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[31]),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:700
  IBufP1Ports_41 \GenRamDataBus.26.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[26]),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:700
  IBufP1Ports_43 \GenRamDataBus.25.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[25]),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:700
  IBufP1Ports_44 \GenRamDataBus.27.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[27]),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:712
  IBufP2Ports_1 IBufCE1 (
	.RamBusCE1_i(RamBusCE1_i),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:717
  IBufP1Ports_45 \GenRamAddrBus1.0.IBUF_RamAddr1_i  (
	.O_RNIQ57P8_S_0(O_RNIQ57P8_S[10]),
	.O_RNI5NSAA_S_0(O_RNI5NSAA_S[11]),
	.O_RNI7EIE7_S_0(O_RNI7EIE7_S[9]),
	.O_RNIBFUA6_S_0(O_RNIBFUA6_S[8]),
	.O_RNIULF95_S_0(O_RNIULF95_S[7]),
	.O_RNIV06A4_S_0(O_RNIV06A4_S[6]),
	.O_RNIDF1D3_S_0(O_RNIDF1D3_S[5]),
	.O_RNI702I2_S_0(O_RNI702I2_S[4]),
	.O_RNICI7P1_S_0(O_RNICI7P1_S[3]),
	.O_RNI8EGK_S_0(O_RNI8EGK_S[2]),
	.O_RNIJM1E_Y_0(O_RNIJM1E_Y[12]),
	.RamAddress({RamAddress[13:6], N_2398, N_2397, RamAddress[3:0]}),
	.Address(Address[5:4]),
	.un19_dacsetpointwriteaddress_cry_0_cy(un19_dacsetpointwriteaddress_cry_0_cy),
	.popfeedthru_unused_36(popfeedthru_unused_36),
	.popfeedthru_unused_35(popfeedthru_unused_35),
	.popfeedthru_unused_34(popfeedthru_unused_34),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.popfeedthru_unused_46(popfeedthru_unused_46),
	.popfeedthru_unused_45(popfeedthru_unused_45),
	.popfeedthru_unused_44(popfeedthru_unused_44),
	.popfeedthru_unused_43(popfeedthru_unused_43),
	.popfeedthru_unused_42(popfeedthru_unused_42),
	.popfeedthru_unused_41(popfeedthru_unused_41),
	.popfeedthru_unused_40(popfeedthru_unused_40),
	.popfeedthru_unused_39(popfeedthru_unused_39),
	.popfeedthru_unused_38(popfeedthru_unused_38),
	.popfeedthru_unused_37(popfeedthru_unused_37),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:727
  IBufP1Ports_60 \GenRamDataBus1.0.IBUF_RamData1_i  (
	.RamDataIn(RamDataIn[23:0]),
	.popfeedthru_unused_19(popfeedthru_unused_19),
	.popfeedthru_unused_18(popfeedthru_unused_18),
	.popfeedthru_unused_17(popfeedthru_unused_17),
	.popfeedthru_unused_16(popfeedthru_unused_16),
	.popfeedthru_unused_15(popfeedthru_unused_15),
	.popfeedthru_unused_14(popfeedthru_unused_14),
	.popfeedthru_unused_13(popfeedthru_unused_13),
	.popfeedthru_unused_12(popfeedthru_unused_12),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.popfeedthru_unused_10(popfeedthru_unused_10),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.popfeedthru_unused_31(popfeedthru_unused_31),
	.popfeedthru_unused_30(popfeedthru_unused_30),
	.popfeedthru_unused_29(popfeedthru_unused_29),
	.popfeedthru_unused_28(popfeedthru_unused_28),
	.popfeedthru_unused_27(popfeedthru_unused_27),
	.popfeedthru_unused_26(popfeedthru_unused_26),
	.popfeedthru_unused_25(popfeedthru_unused_25),
	.popfeedthru_unused_24(popfeedthru_unused_24),
	.popfeedthru_unused_23(popfeedthru_unused_23),
	.popfeedthru_unused_22(popfeedthru_unused_22),
	.popfeedthru_unused_21(popfeedthru_unused_21),
	.popfeedthru_unused_20(popfeedthru_unused_20),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:760
  DmDacRamFlatPorts DmDacRam (
	.O_RNIJM1E_Y_0(O_RNIJM1E_Y[12]),
	.DacSetpointFromRead(DacSetpointFromRead[23:0]),
	.RamDataIn(RamDataIn[23:0]),
	.O_RNI5NSAA_S_0(O_RNI5NSAA_S[11]),
	.O_RNIQ57P8_S_0(O_RNIQ57P8_S[10]),
	.O_RNI7EIE7_S_0(O_RNI7EIE7_S[9]),
	.O_RNIBFUA6_S_0(O_RNIBFUA6_S[8]),
	.O_RNIULF95_S_0(O_RNIULF95_S[7]),
	.O_RNIV06A4_S_0(O_RNIV06A4_S[6]),
	.O_RNIDF1D3_S_0(O_RNIDF1D3_S[5]),
	.O_RNI702I2_S_0(O_RNI702I2_S[4]),
	.O_RNICI7P1_S_0(O_RNICI7P1_S[3]),
	.DacSetpointReadAddressChannel_RNIDJ5F4_S_0(DacSetpointReadAddressChannel_RNIDJ5F4_S[5]),
	.DacSetpointReadAddressChannel_RNIL7D74_S_0(DacSetpointReadAddressChannel_RNIL7D74_S[5]),
	.DacSetpointReadAddressChannel_RNITRKV3_S_0(DacSetpointReadAddressChannel_RNITRKV3_S[5]),
	.DacSetpointReadAddressChannel_RNI5GSN3_S_0(DacSetpointReadAddressChannel_RNI5GSN3_S[5]),
	.DacSetpointReadAddressChannel_RNID44G3_S_0(DacSetpointReadAddressChannel_RNID44G3_S[5]),
	.DacSetpointReadAddressChannel_RNI31ET2_S_0(DacSetpointReadAddressChannel_RNI31ET2_S[4]),
	.DacSetpointReadAddressChannel_RNIQUNA2_S_0(DacSetpointReadAddressChannel_RNIQUNA2_S[3]),
	.DacSetpointReadAddressChannel_RNIIT1O1_S_0(DacSetpointReadAddressChannel_RNIIT1O1_S[2]),
	.DacSetpointReadAddressChannel_RNIBTB51_S_0(DacSetpointReadAddressChannel_RNIBTB51_S[1]),
	.DacSetpointReadAddressChannel_RNI5ULI_Y_0(DacSetpointReadAddressChannel_RNI5ULI_Y[0]),
	.RamBusWrnRd_i(RamBusWrnRd_i),
	.RamBusCE1_i(RamBusCE1_i),
	.shot_i(shot_i),
	.un23_dacsetpointwriteaddress_s_0(un23_dacsetpointwriteaddress_s_0_Z),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @48:788
  RegisterSpacePorts_14 RegisterSpace (
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.Uart0RxFifoCount(Uart0RxFifoCount[9:0]),
	.Uart1RxFifoCount(Uart1RxFifoCount[9:0]),
	.Uart3RxFifoCount(Uart3RxFifoCount[9:0]),
	.Uart2RxFifoCount(Uart2RxFifoCount[9:0]),
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.RamAddress({RamAddress[13:6], N_2400, N_2399, RamAddress[3:0]}),
	.Address(Address[5:4]),
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.RamDataIn(RamDataIn[31:0]),
	.Uart3ClkDivider(Uart3ClkDivider[7:0]),
	.Uart2ClkDivider(Uart2ClkDivider[7:0]),
	.DMMainPorts_1_RamBusDataOut(DMMainPorts_1_RamBusDataOut[31:0]),
	.Uart1ClkDivider(Uart1ClkDivider[7:0]),
	.Uart0ClkDivider(Uart0ClkDivider[7:0]),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart1TxFifoFull(Uart1TxFifoFull),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.Uart0RxFifoFull(Uart0RxFifoFull),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.Uart2RxFifoFull(Uart2RxFifoFull),
	.Uart1RxFifoFull(Uart1RxFifoFull),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.Uart0ClkDivider_i_1_sqmuxa_12_1z(Uart0ClkDivider_i_1_sqmuxa_12),
	.shot_i(shot_i),
	.domachine_i(domachine_i),
	.ReadUart3_1z(ReadUart3),
	.ReadUart2_1z(ReadUart2),
	.ReadUart1_1z(ReadUart1),
	.ReadUart0_1z(ReadUart0),
	.RegisterSpaceWriteAck(RegisterSpaceWriteAck),
	.RegisterSpaceReadAck(RegisterSpaceReadAck),
	.Oe2_c(Oe2_c),
	.Oe1_c(Oe1_c),
	.Oe0_c(Oe0_c),
	.WriteUart3_1z(WriteUart3),
	.WriteUart2_1z(WriteUart2),
	.WriteUart1_1z(WriteUart1),
	.WriteUart0_1z(WriteUart0),
	.MasterReset_i(MasterReset_i),
	.ReadReq(ReadReq),
	.WriteReq(WriteReq),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i)
);
// @48:916
  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3 Uart0BitClockDiv (
	.Uart0ClkDivider(Uart0ClkDivider[7:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk0(UartClk0)
);
// @48:929
  ClockDividerPorts_work_dmmainports_dmmain_0layer1_3 Uart0TxBitClockDiv (
	.SUM_5_0(SUM_5[1]),
	.ClkDiv(ClkDiv[2:1]),
	.SUM_4_0(SUM_4[2]),
	.UartClk0(UartClk0),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_5(CO0_5),
	.UartTxClk0(UartTxClk0)
);
// @48:940
  IBufP3Ports IBufRxd0 (
	.Rx0_c(Rx0_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd0_i(Rxd0_i)
);
// @48:942
  UartRxFifoExtClk_10_3 RS422_Rx0 (
	.Uart0RxFifoCount(Uart0RxFifoCount[9:0]),
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.ReadUart0(ReadUart0),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0RxFifoFull(Uart0RxFifoFull),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd0_i(Rxd0_i),
	.UartClk0(UartClk0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i)
);
// @48:962
  UartTxFifoExtClk_10_3 RS422_Tx0 (
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.WriteUart0(WriteUart0),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.Tx0_c(Tx0_c),
	.UartTxClk0(UartTxClk0),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i)
);
// @48:989
  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2 Uart1BitClockDiv (
	.Uart1ClkDivider(Uart1ClkDivider[7:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk1(UartClk1)
);
// @48:1002
  ClockDividerPorts_work_dmmainports_dmmain_0layer1_2 Uart1TxBitClockDiv (
	.SUM_4_0(SUM_4[1]),
	.ClkDiv(ClkDiv_0[2:1]),
	.SUM_3_0(SUM_3[2]),
	.UartClk1(UartClk1),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_4(CO0_4),
	.UartTxClk1(UartTxClk1)
);
// @48:1013
  IBufP3Ports_0 IBufRxd1 (
	.Rx1_c(Rx1_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd1_i(Rxd1_i)
);
// @48:1015
  UartRxFifoExtClk_10_2 RS422_Rx1 (
	.Uart1RxFifoCount(Uart1RxFifoCount[9:0]),
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.ReadUart1(ReadUart1),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart1RxFifoFull(Uart1RxFifoFull),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd1_i(Rxd1_i),
	.UartClk1(UartClk1),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i)
);
// @48:1034
  UartTxFifoExtClk_10_2 RS422_Tx1 (
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.WriteUart1(WriteUart1),
	.Uart1TxFifoFull(Uart1TxFifoFull),
	.Tx1_c(Tx1_c),
	.UartTxClk1(UartTxClk1),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i)
);
// @48:1060
  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1 Uart2BitClockDiv (
	.Uart2ClkDivider(Uart2ClkDivider[7:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk2(UartClk2)
);
// @48:1073
  ClockDividerPorts_work_dmmainports_dmmain_0layer1_1 Uart2TxBitClockDiv (
	.SUM_3_0(SUM_3[1]),
	.ClkDiv(ClkDiv_1[2:1]),
	.SUM_2_0(SUM_2[2]),
	.UartClk2(UartClk2),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_3(CO0_3),
	.UartTxClk2(UartTxClk2)
);
// @48:1086
  IBufP3Ports_1 IBufRxd2 (
	.Rxd2_i(Rxd2_i),
	.Rx2_c(Rx2_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:1090
  UartRxFifoExtClk_10_1 RS422_Rx2 (
	.Uart2RxFifoCount(Uart2RxFifoCount[9:0]),
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.ReadUart2(ReadUart2),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.Uart2RxFifoFull(Uart2RxFifoFull),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd2_i(Rxd2_i),
	.UartClk2(UartClk2),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
// @48:1109
  UartTxFifoExtClk_10_1 RS422_Tx2 (
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.WriteUart2(WriteUart2),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.Tx2_c(Tx2_c),
	.UartTxClk2(UartTxClk2),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
// @48:1139
  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0 Uart3BitClockDiv (
	.Uart3ClkDivider(Uart3ClkDivider[7:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk3(UartClk3)
);
// @48:1152
  ClockDividerPorts_work_dmmainports_dmmain_0layer1_0 Uart3TxBitClockDiv (
	.SUM_4(SUM_4[2:1]),
	.ClkDiv_2(ClkDiv[2:1]),
	.SUM_3(SUM_3[2:1]),
	.ClkDiv_1(ClkDiv_0[2:1]),
	.SUM_2_0(SUM_2[2]),
	.ClkDiv_0(ClkDiv_1[2:1]),
	.SUM_5_0(SUM_5[1]),
	.CO0_5(CO0_5),
	.CO0_4(CO0_4),
	.CO0_3(CO0_3),
	.UartClk3(UartClk3),
	.shot_i_arst_i(shot_i_arst_i),
	.UartTxClk3(UartTxClk3)
);
// @48:1169
  UartRxFifoExtClk_10_0 RS433_Rx3 (
	.Uart3RxFifoCount(Uart3RxFifoCount[9:0]),
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.ReadUart3(ReadUart3),
	.WriteReq(WriteReq),
	.ReadReq(ReadReq),
	.Uart0ClkDivider_i_1_sqmuxa_12(Uart0ClkDivider_i_1_sqmuxa_12),
	.RamBusWrnRd_i(RamBusWrnRd_i),
	.RamBusCE_i(RamBusCE_i),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.UartClk3(UartClk3),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
// @48:1188
  UartTxFifoExtClk_10_0 RS433_Tx3 (
	.WriteUart3(WriteUart3),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.UartTxClk3(UartTxClk3),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
// @48:1251
  SpiDacPorts_work_dmmainports_dmmain_0layer1 DMDacsA_i (
	.DacASetpointToWrite(DacASetpointToWrite_Z[23:0]),
	.nCsD_c_0(nCsD_c[0]),
	.nCsD_c_3(nCsD_c[3]),
	.nCsD_c_1(nCsD_c[1]),
	.nCsC_c_3(nCsC_c[3]),
	.nCsC_c_2(nCsC_c[2]),
	.nCsC_c_0(nCsC_c[0]),
	.nCsB_c_3(nCsB_c[3]),
	.nCsB_c_2(nCsB_c[2]),
	.nCsB_c_0(nCsB_c[0]),
	.nCsA_c(nCsA_c[3:2]),
	.nCsF_c_3(nCsF_c[3]),
	.nCsF_c_0(nCsF_c[0]),
	.nCsE_c_3(nCsE_c[3]),
	.nCsE_c_2(nCsE_c[2]),
	.nCsE_c_0(nCsE_c[0]),
	.DacWriteNextState_ns_i_i_0(DacWriteNextState_ns_i_i[15]),
	.DacWriteNextState_rep_0(DacWriteNextState_rep_Z[6]),
	.DacWriteNextState_ns_0(DacWriteNextState_ns[17]),
	.DacWriteNextState_6(DacWriteNextState_Z[7]),
	.DacWriteNextState_0(DacWriteNextState_Z[1]),
	.DacWriteNextState_2(DacWriteNextState_Z[3]),
	.DacWriteNextState_4(DacWriteNextState_Z[5]),
	.DacWriteNextState_3(DacWriteNextState_Z[4]),
	.TP7_c(TP7_c),
	.un1_rst_3_i(un1_rst_3_i),
	.SckA_c(SckA_c),
	.N_4085_i(N_4085_i),
	.N_4084_i(N_4084_i),
	.N_4083_i(N_4083_i),
	.N_4082_i(N_4082_i),
	.N_4081_i(N_4081_i),
	.SpiRst_4(SpiRst),
	.N_4091_i(N_4091_i),
	.N_4090_i(N_4090_i),
	.N_4089_i(N_4089_i),
	.SpiRst_3(SpiRst_0),
	.N_4077_i(N_4077_i),
	.N_4076_i(N_4076_i),
	.N_4088_i(N_4088_i),
	.N_4087_i(N_4087_i),
	.SpiRst_2(SpiRst_1),
	.N_4080_i(N_4080_i),
	.N_4079_i(N_4079_i),
	.N_4078_i(N_4078_i),
	.SpiRst_1(SpiRst_2),
	.N_4086_i(N_4086_i),
	.N_4133(N_4133),
	.N_775(N_775),
	.un9_dacasetpointwritten(un9_dacasetpointwritten),
	.un1_DacWriteNextState_273_1(un1_DacWriteNextState_273_1),
	.SpiRst_0(SpiRst_3),
	.N_1153(N_1153),
	.DacASetpointWritten(DacASetpointWritten),
	.SpiRst_1z(SpiRst_4),
	.TP8_c(TP8_c),
	.LastWriteDac_1z(LastWriteDac),
	.N_67_i_i(N_67_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @48:1276
  SpiDacPorts_work_dmmainports_dmmain_0layer1_5 DMDacsB_i (
	.un1_Mosi_i_0_sqmuxa_1_i_0(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.DacBSetpointToWrite(DacBSetpointToWrite_Z[23:0]),
	.DacSetpointReadAddressDac(DacSetpointReadAddressDac_Z[1:0]),
	.un1_DacWriteNextState_297_0_RNIUSJQ3_0(un1_DacWriteNextState_297_0_RNIUSJQ3[19]),
	.un1_DacWriteNextState_297_0_RNICM3I3_0(un1_DacWriteNextState_297_0_RNICM3I3[23]),
	.un1_DacWriteNextState_292_1_RNIV9S03_0(un1_DacWriteNextState_292_1_RNIV9S03[17]),
	.un1_DacWriteNextState_292_1_RNI9I7C3_0(un1_DacWriteNextState_292_1_RNI9I7C3[19]),
	.un1_DacWriteNextState_293_1_RNIDMHQ2_0(un1_DacWriteNextState_293_1_RNIDMHQ2[17]),
	.un1_DacWriteNextState_293_1_RNILSS53_0(un1_DacWriteNextState_293_1_RNILSS53[19]),
	.un1_DacWriteNextState_293_1_RNI8QBT2_0(un1_DacWriteNextState_293_1_RNI8QBT2[23]),
	.un1_DacWriteNextState_294_0_RNIQVO73_0(un1_DacWriteNextState_294_0_RNIQVO73[17]),
	.un1_DacWriteNextState_294_0_RNI484J3_0(un1_DacWriteNextState_294_0_RNI484J3[19]),
	.un1_DacWriteNextState_294_0_RNII1KA3_0(un1_DacWriteNextState_294_0_RNII1KA3[23]),
	.un1_DacWriteNextState_295_0_RNIO6UK3_0(un1_DacWriteNextState_295_0_RNIO6UK3[17]),
	.un1_DacWriteNextState_295_1_RNINE2R3_0(un1_DacWriteNextState_295_1_RNINE2R3[19]),
	.un1_DacWriteNextState_295_1_RNIACHI3_0(un1_DacWriteNextState_295_1_RNIACHI3[23]),
	.un1_DacWriteNextState_296_1_RNIG1AA3_0(un1_DacWriteNextState_296_1_RNIG1AA3[17]),
	.un1_DacWriteNextState_296_0_RNI0MED4_0(un1_DacWriteNextState_296_0_RNI0MED4[19]),
	.un1_DacWriteNextState_296_0_RNIEFU44_0(un1_DacWriteNextState_296_0_RNIEFU44[23]),
	.un1_DacWriteNextState_297_0_RNIKK8F3_0(un1_DacWriteNextState_297_0_RNIKK8F3[17]),
	.DacWriteNextState_rep_0(DacWriteNextState_rep_Z[6]),
	.DacSetpointReadAddressController(DacSetpointReadAddressController_Z[2:0]),
	.DacWriteNextState(DacWriteNextState_Z[21:0]),
	.DacSetpoints_4_2(DacSetpoints_4_2_Z[23:0]),
	.DacSetpoints_4_3(DacSetpoints_4_3_Z[23:0]),
	.DacSetpointReadedAddressController(DacSetpointReadedAddressController_Z[2:0]),
	.nCsA_c_0(nCsA_c[1]),
	.nCsE_c_0(nCsE_c[1]),
	.nCsB_c_0(nCsB_c[1]),
	.DacSetpoints_5_2(DacSetpoints_5_2_Z[23:0]),
	.DacSetpoints_5_3(DacSetpoints_5_3_Z[23:0]),
	.DacSetpoints_3_2(DacSetpoints_3_2_Z[23:0]),
	.DacSetpoints_3_3(DacSetpoints_3_3_Z[23:0]),
	.DacSetpoints_2_2(DacSetpoints_2_2_Z[23:0]),
	.DacSetpoints_2_3(DacSetpoints_2_3_Z[23:0]),
	.DacSetpoints_1_2(DacSetpoints_1_2_Z[23:0]),
	.DacSetpoints_1_3(DacSetpoints_1_3_Z[23:0]),
	.nCsC_c_0(nCsC_c[1]),
	.DacSetpoints_0_2(DacSetpoints_0_2_Z[23:0]),
	.DacSetpoints_0_3(DacSetpoints_0_3_Z[23:0]),
	.DacSetpoints_1_0(DacSetpoints_1_0_Z[23:0]),
	.DacSetpoints_1_1(DacSetpoints_1_1_Z[23:0]),
	.DacSetpoints_4_0(DacSetpoints_4_0_Z[23:0]),
	.DacSetpoints_4_1(DacSetpoints_4_1_Z[23:0]),
	.DacSetpoints_2_0(DacSetpoints_2_0_Z[23:0]),
	.DacSetpoints_2_1(DacSetpoints_2_1_Z[23:0]),
	.DacSetpoints_0_0(DacSetpoints_0_0_Z[23:0]),
	.DacSetpoints_0_1(DacSetpoints_0_1_Z[23:0]),
	.DacSetpoints_5_0(DacSetpoints_5_0_Z[23:0]),
	.DacSetpoints_5_1(DacSetpoints_5_1_Z[23:0]),
	.DacSetpoints_3_0(DacSetpoints_3_0_Z[23:0]),
	.DacSetpoints_3_1(DacSetpoints_3_1_Z[23:0]),
	.nCsD_c_0(nCsD_c[2]),
	.nCsF_c(nCsF_c[2:1]),
	.DacSetpointReadAddressChannel_0(DacSetpointReadAddressChannel_Z[5]),
	.DacSetpointReadedAddressDac(DacSetpointReadedAddressDac_Z[1:0]),
	.StateOut_23_0(StateOut_23[0]),
	.DacFSetpointToWrite(DacFSetpointToWrite_Z[23:0]),
	.DacESetpointToWrite(DacESetpointToWrite_Z[23:0]),
	.DacDSetpointToWrite(DacDSetpointToWrite_Z[23:0]),
	.DacCSetpointToWrite(DacCSetpointToWrite_Z[23:0]),
	.DacASetpointToWrite(DacASetpointToWrite_Z[23:0]),
	.un1_nCsDacs5_i(un1_nCsDacs5_i[2:1]),
	.un1_DacWriteNextState_295_0(un1_DacWriteNextState_295[16]),
	.StateOut_23_i_a2_RNIER0V3_0(StateOut_23_i_a2_RNIER0V3[3]),
	.StateOut_23_i_a2_RNI9M0V3_0(StateOut_23_i_a2_RNI9M0V3[3]),
	.StateOut_23_i_a2_RNICLSU3_0(StateOut_23_i_a2_RNICLSU3[3]),
	.StateOut_23_i_a2_RNIICD64_0(StateOut_23_i_a2_RNIICD64[3]),
	.StateOut_23_i_a2_RNID7D64_0(StateOut_23_i_a2_RNID7D64[3]),
	.StateOut_23_i_a2_RNI3TC64_0(StateOut_23_i_a2_RNI3TC64[3]),
	.StateOut_23_i_a2_RNIKDC64_0(StateOut_23_i_a2_RNIKDC64[3]),
	.StateOut_23_i_a2_RNIF8C64_0(StateOut_23_i_a2_RNIF8C64[3]),
	.StateOut_23_i_a2_RNIJ69V3_0(StateOut_23_i_a2_RNIJ69V3[3]),
	.StateOut_23_i_a2_RNIE19V3_0(StateOut_23_i_a2_RNIE19V3[3]),
	.StateOut_23_i_a2_RNIH05V3_0(StateOut_23_i_a2_RNIH05V3[3]),
	.un1_DacWriteNextState_296_1_RNI65AV2_0(un1_DacWriteNextState_296_1_RNI65AV2[0]),
	.un1_DacWriteNextState_295_1_RNIKN9A3_0(un1_DacWriteNextState_295_1_RNIKN9A3[21]),
	.StateOut_23_i_a2_RNISOHI3_0(StateOut_23_i_a2_RNISOHI3[3]),
	.StateOut_23_i_a2_RNINJHI3_0(StateOut_23_i_a2_RNINJHI3[3]),
	.StateOut_23_i_a2_RNIIEHI3_0(StateOut_23_i_a2_RNIIEHI3[3]),
	.StateOut_23_i_a2_RNI84HI3_0(StateOut_23_i_a2_RNI84HI3[3]),
	.StateOut_23_i_a2_RNIUPGI3_0(StateOut_23_i_a2_RNIUPGI3[3]),
	.StateOut_23_i_a2_RNITSPF3_0(StateOut_23_i_a2_RNITSPF3[3]),
	.StateOut_23_i_a2_RNIONPF3_0(StateOut_23_i_a2_RNIONPF3[3]),
	.un1_DacWriteNextState_297_1_RNICM6G3_0(un1_DacWriteNextState_297_1_RNICM6G3[2]),
	.un1_DacWriteNextState_296_1_RNI22BV2_0(un1_DacWriteNextState_296_1_RNI22BV2[7]),
	.un1_DacWriteNextState_296_1_RNIA9AV2_0(un1_DacWriteNextState_296_1_RNIA9AV2[1]),
	.un1_DacWriteNextState_295_1_RNIGJ9A3_0(un1_DacWriteNextState_295_1_RNIGJ9A3[20]),
	.StateOut_23_i_a2_RNID9HI3_0(StateOut_23_i_a2_RNID9HI3[3]),
	.StateOut_23_i_a2_RNI3VGI3_0(StateOut_23_i_a2_RNI3VGI3[3]),
	.StateOut_23_i_a2_RNIPKGI3_0(StateOut_23_i_a2_RNIPKGI3[3]),
	.StateOut_23_i_a2_RNIRMLF3_0(StateOut_23_i_a2_RNIRMLF3[3]),
	.un1_DacWriteNextState_294_1_RNI6GID3_0(un1_DacWriteNextState_294_1_RNI6GID3[7]),
	.un1_DacWriteNextState_294_1_RNIU7ID3_0(un1_DacWriteNextState_294_1_RNIU7ID3[5]),
	.un1_DacWriteNextState_294_1_RNIQ3ID3_0(un1_DacWriteNextState_294_1_RNIQ3ID3[4]),
	.un1_DacWriteNextState_294_1_RNIMVHD3_0(un1_DacWriteNextState_294_1_RNIMVHD3[3]),
	.un1_DacWriteNextState_294_1_RNIIRHD3_0(un1_DacWriteNextState_294_1_RNIIRHD3[2]),
	.un1_DacWriteNextState_294_1_RNIENHD3_0(un1_DacWriteNextState_294_1_RNIENHD3[1]),
	.un1_DacWriteNextState_294_1_RNIAJHD3_0(un1_DacWriteNextState_294_1_RNIAJHD3[0]),
	.un1_DacWriteNextState_293_1_RNIO9VV2_0(un1_DacWriteNextState_293_1_RNIO9VV2[21]),
	.un1_DacWriteNextState_293_1_RNIK5VV2_0(un1_DacWriteNextState_293_1_RNIK5VV2[20]),
	.un1_DacWriteNextState_293_1_RNIGURV2_0(un1_DacWriteNextState_293_1_RNIGURV2[18]),
	.un1_DacWriteNextState_293_1_RNI87MS2_0(un1_DacWriteNextState_293_1_RNI87MS2[7]),
	.un1_DacWriteNextState_293_1_RNI43MS2_0(un1_DacWriteNextState_293_1_RNI43MS2[6]),
	.un1_DacWriteNextState_293_1_RNI0VLS2_0(un1_DacWriteNextState_293_1_RNI0VLS2[5]),
	.un1_DacWriteNextState_293_1_RNISQLS2_0(un1_DacWriteNextState_293_1_RNISQLS2[4]),
	.un1_DacWriteNextState_293_1_RNIOMLS2_0(un1_DacWriteNextState_293_1_RNIOMLS2[3]),
	.un1_DacWriteNextState_293_1_RNIKILS2_0(un1_DacWriteNextState_293_1_RNIKILS2[2]),
	.un1_DacWriteNextState_293_1_RNIGELS2_0(un1_DacWriteNextState_293_1_RNIGELS2[1]),
	.un1_DacWriteNextState_293_1_RNICALS2_0(un1_DacWriteNextState_293_1_RNICALS2[0]),
	.un1_DacWriteNextState_292_1_RNIQ2QI2_0(un1_DacWriteNextState_292_1_RNIQ2QI2[21]),
	.un1_DacWriteNextState_292_1_RNIMUPI2_0(un1_DacWriteNextState_292_1_RNIMUPI2[20]),
	.un1_DacWriteNextState_292_1_RNIAUPR3_0(un1_DacWriteNextState_292_1_RNIAUPR3[7]),
	.un1_DacWriteNextState_292_1_RNI6QPR3_0(un1_DacWriteNextState_292_1_RNI6QPR3[6]),
	.StateOut_23_i_a2_RNI11OS3_0(StateOut_23_i_a2_RNI11OS3[3]),
	.StateOut_23_i_a2_RNISRNS3_0(StateOut_23_i_a2_RNISRNS3[3]),
	.un1_DacWriteNextState_292_1_RNIM9PR3_0(un1_DacWriteNextState_292_1_RNIM9PR3[2]),
	.un1_DacWriteNextState_292_1_RNIE1PR3_0(un1_DacWriteNextState_292_1_RNIE1PR3[0]),
	.un1_DacWriteNextState_292_13(un1_DacWriteNextState_292[14]),
	.un1_DacWriteNextState_292_8(un1_DacWriteNextState_292[9]),
	.un1_DacWriteNextState_292_0(un1_DacWriteNextState_292[1]),
	.un1_DacWriteNextState_292_2(un1_DacWriteNextState_292[3]),
	.un1_DacWriteNextState_292_17(un1_DacWriteNextState_292[18]),
	.un1_DacWriteNextState_292_10(un1_DacWriteNextState_292[11]),
	.un1_DacWriteNextState_293_8(un1_DacWriteNextState_293[16]),
	.un1_DacWriteNextState_293_0(un1_DacWriteNextState_293[8]),
	.un1_DacWriteNextState_293_2(un1_DacWriteNextState_293[10]),
	.un1_DacWriteNextState_293_4(un1_DacWriteNextState_293[12]),
	.un1_DacWriteNextState_294_6(un1_DacWriteNextState_294[12]),
	.un1_DacWriteNextState_294_5(un1_DacWriteNextState_294[11]),
	.un1_DacWriteNextState_294_10(un1_DacWriteNextState_294[16]),
	.un1_DacWriteNextState_294_0(un1_DacWriteNextState_294[6]),
	.un1_DacWriteNextState_294_2(un1_DacWriteNextState_294[8]),
	.un1_DacWriteNextState_296_4(un1_DacWriteNextState_296[14]),
	.un1_DacWriteNextState_296_6(un1_DacWriteNextState_296[16]),
	.un1_DacWriteNextState_296_0(un1_DacWriteNextState_296[10]),
	.un1_DacWriteNextState_296_2(un1_DacWriteNextState_296[12]),
	.un1_DacWriteNextState_296_12(un1_DacWriteNextState_296[22]),
	.un1_DacWriteNextState_297_0(un1_DacWriteNextState_297[14]),
	.un1_DacWriteNextState_297_8(un1_DacWriteNextState_297[22]),
	.StateOut_23_i_a2_RNIMBDF3_0(StateOut_23_i_a2_RNIMBDF3[3]),
	.StateOut_23_i_a2_RNIUOEK3_0(StateOut_23_i_a2_RNIUOEK3[3]),
	.StateOut_23_i_a2_RNI3UEK3_0(StateOut_23_i_a2_RNI3UEK3[3]),
	.StateOut_23_i_a2_RNI83FK3_0(StateOut_23_i_a2_RNI83FK3[3]),
	.StateOut_23_i_a2_RNID8FK3_0(StateOut_23_i_a2_RNID8FK3[3]),
	.StateOut_23_i_a2_RNIIDFK3_0(StateOut_23_i_a2_RNIIDFK3[3]),
	.un1_rst_1(un1_rst_1),
	.un1_rst_1_i(un1_rst_1_i),
	.N_4098_i_i(N_4098_i_i),
	.N_4098_i_set(N_4098_i_set_Z),
	.MosiB_c(MosiB_c),
	.SckB_c(SckB_c),
	.domachine_i(domachine_i),
	.N_47_0(N_47_0),
	.N_330_0_i(N_330_0_i),
	.N_550_i(N_550_i),
	.N_345_0_i(N_345_0_i),
	.N_545_i(N_545_i),
	.N_540_i(N_540_i),
	.N_600_i(N_600_i),
	.N_535_i(N_535_i),
	.N_109_0_i(N_109_0_i),
	.N_530_i(N_530_i),
	.N_120_0_i(N_120_0_i),
	.N_135_0_i(N_135_0_i),
	.N_455_i(N_455_i),
	.N_450_i(N_450_i),
	.N_230_0_i(N_230_0_i),
	.N_445_i(N_445_i),
	.N_440_i(N_440_i),
	.N_325_0_i(N_325_0_i),
	.N_500_i(N_500_i),
	.N_405_0_i(N_405_0_i),
	.N_340_0_i(N_340_0_i),
	.N_435_i(N_435_i),
	.N_355_0_i(N_355_0_i),
	.N_290_0_i(N_290_0_i),
	.N_130_0_i(N_130_0_i),
	.N_145_0_i(N_145_0_i),
	.N_225_0_i(N_225_0_i),
	.N_240_0_i(N_240_0_i),
	.N_320_0_i(N_320_0_i),
	.N_335_0_i(N_335_0_i),
	.N_350_0_i(N_350_0_i),
	.N_651_i(N_651_i),
	.N_646_i(N_646_i),
	.N_114_0_i(N_114_0_i),
	.N_641_i(N_641_i),
	.N_636_i(N_636_i),
	.N_631_i(N_631_i),
	.N_125_0_i(N_125_0_i),
	.N_140_0_i(N_140_0_i),
	.N_2155(N_2155),
	.N_220_0_i(N_220_0_i),
	.N_626_i(N_626_i),
	.N_235_0_i(N_235_0_i),
	.N_1153(N_1153),
	.un9_dacasetpointwritten(un9_dacasetpointwritten),
	.N_1148_mux_i(N_1148_mux_i),
	.SpiRst_4(SpiRst_4),
	.N_1153_mux_i(N_1153_mux_i),
	.TP6_c(TP6_c),
	.un1_DacWriteNextState_273_1(un1_DacWriteNextState_273_1),
	.SpiRst_3(SpiRst_3),
	.un1_rst_3_i_0(un1_rst_3_i_0),
	.m795(m795),
	.m828(m828),
	.m829(m829),
	.m830(m830),
	.m831(m831),
	.un1_rst_3_i(un1_rst_3_i),
	.shot_i(shot_i),
	.un1_MasterReset_i(un1_MasterReset_i),
	.SpiRst_2(SpiRst_2),
	.SpiRst_1(SpiRst_1),
	.SpiRst_0(SpiRst),
	.m709(m709),
	.N_4133(N_4133),
	.un3_dacsetpointreadaddresschannellt5(un3_dacsetpointreadaddresschannellt5),
	.DacSetpointReadAddressChannel_lcry(DacSetpointReadAddressChannel_lcry),
	.un1_MasterReset_inv_4(un1_MasterReset_inv_4),
	.un1_MasterReset_inv_3(un1_MasterReset_inv_3),
	.un1_MasterReset_inv_2(un1_MasterReset_inv_2),
	.un1_MasterReset_inv_1(un1_MasterReset_inv_1),
	.un1_MasterReset_inv(un1_MasterReset_inv),
	.un1_MasterReset_inv_19(un1_MasterReset_inv_19),
	.un1_MasterReset_inv_18(un1_MasterReset_inv_18),
	.un1_MasterReset_inv_17(un1_MasterReset_inv_17),
	.un1_MasterReset_inv_16(un1_MasterReset_inv_16),
	.un1_MasterReset_inv_15(un1_MasterReset_inv_15),
	.un1_MasterReset_inv_14(un1_MasterReset_inv_14),
	.un1_MasterReset_inv_13(un1_MasterReset_inv_13),
	.un1_MasterReset_inv_12(un1_MasterReset_inv_12),
	.un1_MasterReset_inv_11(un1_MasterReset_inv_11),
	.un1_MasterReset_inv_10(un1_MasterReset_inv_10),
	.un1_MasterReset_inv_9(un1_MasterReset_inv_9),
	.un1_MasterReset_inv_8(un1_MasterReset_inv_8),
	.un1_MasterReset_inv_7(un1_MasterReset_inv_7),
	.un1_MasterReset_inv_6(un1_MasterReset_inv_6),
	.un1_MasterReset_inv_5(un1_MasterReset_inv_5),
	.un1_MasterReset_inv_23(un1_MasterReset_inv_23),
	.un1_MasterReset_inv_22(un1_MasterReset_inv_22),
	.un1_MasterReset_inv_21(un1_MasterReset_inv_21),
	.un1_MasterReset_inv_20(un1_MasterReset_inv_20),
	.N_775(N_775),
	.N_773(N_773),
	.N_1114_mux_i(N_1114_mux_i),
	.N_371_i(N_371_i),
	.N_370_i(N_370_i),
	.N_369_i(N_369_i),
	.N_368_i(N_368_i),
	.i16_mux(i16_mux),
	.N_1104_mux(N_1104_mux),
	.N_1106_mux(N_1106_mux),
	.i18_mux(i18_mux),
	.N_1087_mux_i(N_1087_mux_i),
	.N_801_i(N_801_i),
	.N_1105_mux_i(N_1105_mux_i),
	.N_1103_mux_i(N_1103_mux_i),
	.N_1100_mux_i(N_1100_mux_i),
	.N_1161_mux_i(N_1161_mux_i),
	.N_1160_mux_i(N_1160_mux_i),
	.N_1164_mux_i(N_1164_mux_i),
	.N_1162_mux_i(N_1162_mux_i),
	.N_338_i(N_338_i),
	.N_777_i(N_777_i),
	.N_825_i(N_825_i),
	.N_822_i(N_822_i),
	.N_804_i(N_804_i),
	.N_695_i(N_695_i),
	.N_1163_mux_i(N_1163_mux_i),
	.m703(m703),
	.m705(m705),
	.m699(m699),
	.N_785_i(N_785_i),
	.N_782_i(N_782_i),
	.N_2655(N_2655),
	.N_2657(N_2657),
	.TP8_c(TP8_c),
	.LastWriteDac(LastWriteDac),
	.DacBSetpointWritten(DacBSetpointWritten),
	.SpiRst_1z(SpiRst_0),
	.N_67_i_i(N_67_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @48:1301
  SpiDacPorts_work_dmmainports_dmmain_0layer1_6 DMDacsC_i (
	.un1_Mosi_i_0_sqmuxa_1_i_0(un1_Mosi_i_0_sqmuxa_1_i_0[0]),
	.DacCSetpointToWrite(DacCSetpointToWrite_Z[23:0]),
	.N_4074_i_i(N_4074_i_i),
	.N_4074_i_set(N_4074_i_set_Z),
	.MosiC_c(MosiC_c),
	.SckC_c(SckC_c),
	.TP8_c(TP8_c),
	.LastWriteDac(LastWriteDac),
	.DacCSetpointWritten(DacCSetpointWritten),
	.SpiRst_1z(SpiRst),
	.N_67_i_i(N_67_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @48:1326
  SpiDacPorts_work_dmmainports_dmmain_0layer1_7 DMDacsD_i (
	.DacDSetpointToWrite(DacDSetpointToWrite_Z[23:0]),
	.MosiD_c(MosiD_c),
	.un1_rst_3_i(un1_rst_3_i_0),
	.un1_rst_1_i(un1_rst_1_i),
	.un1_rst_1(un1_rst_1),
	.SckD_c(SckD_c),
	.TP8_c(TP8_c),
	.LastWriteDac(LastWriteDac),
	.DacDSetpointWritten(DacDSetpointWritten),
	.SpiRst_1z(SpiRst_3),
	.N_67_i_i(N_67_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @48:1351
  SpiDacPorts_work_dmmainports_dmmain_0layer1_8 DMDacsE_i (
	.un1_Mosi_i_0_sqmuxa_1_i_0(un1_Mosi_i_0_sqmuxa_1_i_1[0]),
	.DacESetpointToWrite(DacESetpointToWrite_Z[23:0]),
	.N_4814_i_i(N_4814_i_i),
	.N_4814_i_set(N_4814_i_set_Z),
	.MosiE_c(MosiE_c),
	.SckE_c(SckE_c),
	.TP8_c(TP8_c),
	.LastWriteDac(LastWriteDac),
	.DacESetpointWritten(DacESetpointWritten),
	.SpiRst_1z(SpiRst_2),
	.N_67_i_i(N_67_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @48:1376
  SpiDacPorts_work_dmmainports_dmmain_0layer1_9 DMDacsF_i (
	.un1_Mosi_i_0_sqmuxa_1_i_0(un1_Mosi_i_0_sqmuxa_1_i_2[0]),
	.DacFSetpointToWrite(DacFSetpointToWrite_Z[23:0]),
	.N_4093_i_i(N_4093_i_i),
	.N_4093_i_set(N_4093_i_set_Z),
	.MosiF_c(MosiF_c),
	.SckF_c(SckF_c),
	.N_775(N_775),
	.un9_dacasetpointwritten_1z(un9_dacasetpointwritten),
	.DacESetpointWritten(DacESetpointWritten),
	.TP8_c(TP8_c),
	.LastWriteDac(LastWriteDac),
	.DacASetpointWritten(DacASetpointWritten),
	.DacBSetpointWritten(DacBSetpointWritten),
	.DacCSetpointWritten(DacCSetpointWritten),
	.DacDSetpointWritten(DacDSetpointWritten),
	.SpiRst_1z(SpiRst_1),
	.N_67_i_i(N_67_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DMMainPorts */

module EvalBoardSandbox (
  CLK0_PAD,
  DEVRST_N,
  MisoA,
  MisoB,
  MisoC,
  MisoD,
  MisoE,
  MisoF,
  PPS,
  Rx0,
  Rx1,
  Rx2,
  MosiA,
  MosiB,
  MosiC,
  MosiD,
  MosiE,
  MosiF,
  Oe0,
  Oe1,
  Oe2,
  PowerHVnEn,
  SckA,
  SckB,
  SckC,
  SckD,
  SckE,
  SckF,
  TP1,
  TP2,
  TP3,
  TP4,
  TP5,
  TP6,
  TP7,
  TP8,
  Tx0,
  Tx1,
  Tx2,
  TxUsb,
  nClrDacs,
  nCsA,
  nCsB,
  nCsC,
  nCsD,
  nCsE,
  nCsF,
  nLDacs,
  nRstDacs,
  Ux1SelJmp
)
;
input CLK0_PAD ;
input DEVRST_N ;
input MisoA ;
input MisoB ;
input MisoC ;
input MisoD ;
input MisoE ;
input MisoF ;
input PPS ;
input Rx0 ;
input Rx1 ;
input Rx2 ;
output MosiA ;
output MosiB ;
output MosiC ;
output MosiD ;
output MosiE ;
output MosiF ;
output Oe0 ;
output Oe1 ;
output Oe2 ;
output PowerHVnEn ;
output SckA ;
output SckB ;
output SckC ;
output SckD ;
output SckE ;
output SckF ;
output TP1 ;
output TP2 ;
output TP3 ;
output TP4 ;
output TP5 ;
output TP6 ;
output TP7 ;
output TP8 ;
output Tx0 ;
output Tx1 ;
output Tx2 ;
output [0:0] TxUsb /* synthesis syn_tristate = 1 */ ;
output nClrDacs ;
output [3:0] nCsA ;
output [3:0] nCsB ;
output [3:0] nCsC ;
output [3:0] nCsD ;
output [3:0] nCsE ;
output [3:0] nCsF ;
output nLDacs ;
output nRstDacs ;
input Ux1SelJmp ;
wire CLK0_PAD ;
wire DEVRST_N ;
wire MisoA ;
wire MisoB ;
wire MisoC ;
wire MisoD ;
wire MisoE ;
wire MisoF ;
wire PPS ;
wire Rx0 ;
wire Rx1 ;
wire Rx2 ;
wire MosiA ;
wire MosiB ;
wire MosiC ;
wire MosiD ;
wire MosiE ;
wire MosiF ;
wire Oe0 ;
wire Oe1 ;
wire Oe2 ;
wire PowerHVnEn ;
wire SckA ;
wire SckB ;
wire SckC ;
wire SckD ;
wire SckE ;
wire SckF ;
wire TP1 ;
wire TP2 ;
wire TP3 ;
wire TP4 ;
wire TP5 ;
wire TP6 ;
wire TP7 ;
wire TP8 ;
wire Tx0 ;
wire Tx1 ;
wire Tx2 ;
wire nClrDacs ;
wire nLDacs ;
wire nRstDacs ;
wire Ux1SelJmp ;
wire [31:0] DMMainPorts_1_RamBusDataOut;
wire [0:0] iPSELS_0_a2;
wire [3:1] nCsA_c;
wire [3:0] nCsB_c;
wire [3:0] nCsC_c;
wire [3:0] nCsD_c;
wire [3:0] nCsE_c;
wire [3:0] nCsF_c;
wire FCCC_C0_0_GL0 ;
wire popfeedthru_unused_46 ;
wire popfeedthru_unused_45 ;
wire popfeedthru_unused_44 ;
wire popfeedthru_unused_43 ;
wire popfeedthru_unused_42 ;
wire popfeedthru_unused_41 ;
wire popfeedthru_unused_40 ;
wire popfeedthru_unused_39 ;
wire popfeedthru_unused_38 ;
wire popfeedthru_unused_37 ;
wire popfeedthru_unused_36 ;
wire popfeedthru_unused_35 ;
wire popfeedthru_unused_34 ;
wire popfeedthru_unused_33 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_17 ;
wire popfeedthru_unused_16 ;
wire popfeedthru_unused_15 ;
wire popfeedthru_unused_14 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_12 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused ;
wire VCC ;
wire GND ;
wire DMMainPorts_1_RegisterSpaceReadAck ;
wire DMMainPorts_1_RegisterSpaceWriteAck ;
wire Rx0_c ;
wire Rx1_c ;
wire Rx2_c ;
wire MosiB_c ;
wire MosiC_c ;
wire MosiD_c ;
wire MosiE_c ;
wire MosiF_c ;
wire Oe0_c ;
wire Oe1_c ;
wire Oe2_c ;
wire SckA_c ;
wire SckB_c ;
wire SckC_c ;
wire SckD_c ;
wire SckE_c ;
wire SckF_c ;
wire TP1_c ;
wire TP2_c ;
wire TP3_c ;
wire TP4_c ;
wire TP5_c ;
wire TP6_c ;
wire TP7_c ;
wire TP8_c ;
wire Tx0_c ;
wire Tx1_c ;
wire Tx2_c ;
// @20:77
  INBUF Rx0_ibuf (
	.Y(Rx0_c),
	.PAD(Rx0)
);
// @20:78
  INBUF Rx1_ibuf (
	.Y(Rx1_c),
	.PAD(Rx1)
);
// @20:79
  INBUF Rx2_ibuf (
	.Y(Rx2_c),
	.PAD(Rx2)
);
// @20:83
  OUTBUF MosiA_obuf (
	.PAD(MosiA),
	.D(TP7_c)
);
// @20:84
  OUTBUF MosiB_obuf (
	.PAD(MosiB),
	.D(MosiB_c)
);
// @20:85
  OUTBUF MosiC_obuf (
	.PAD(MosiC),
	.D(MosiC_c)
);
// @20:86
  OUTBUF MosiD_obuf (
	.PAD(MosiD),
	.D(MosiD_c)
);
// @20:87
  OUTBUF MosiE_obuf (
	.PAD(MosiE),
	.D(MosiE_c)
);
// @20:88
  OUTBUF MosiF_obuf (
	.PAD(MosiF),
	.D(MosiF_c)
);
// @20:89
  OUTBUF Oe0_obuf (
	.PAD(Oe0),
	.D(Oe0_c)
);
// @20:90
  OUTBUF Oe1_obuf (
	.PAD(Oe1),
	.D(Oe1_c)
);
// @20:91
  OUTBUF Oe2_obuf (
	.PAD(Oe2),
	.D(Oe2_c)
);
// @20:92
  OUTBUF PowerHVnEn_obuf (
	.PAD(PowerHVnEn),
	.D(GND)
);
// @20:93
  OUTBUF SckA_obuf (
	.PAD(SckA),
	.D(SckA_c)
);
// @20:94
  OUTBUF SckB_obuf (
	.PAD(SckB),
	.D(SckB_c)
);
// @20:95
  OUTBUF SckC_obuf (
	.PAD(SckC),
	.D(SckC_c)
);
// @20:96
  OUTBUF SckD_obuf (
	.PAD(SckD),
	.D(SckD_c)
);
// @20:97
  OUTBUF SckE_obuf (
	.PAD(SckE),
	.D(SckE_c)
);
// @20:98
  OUTBUF SckF_obuf (
	.PAD(SckF),
	.D(SckF_c)
);
// @20:99
  OUTBUF TP1_obuf (
	.PAD(TP1),
	.D(TP1_c)
);
// @20:100
  OUTBUF TP2_obuf (
	.PAD(TP2),
	.D(TP2_c)
);
// @20:101
  OUTBUF TP3_obuf (
	.PAD(TP3),
	.D(TP3_c)
);
// @20:102
  OUTBUF TP4_obuf (
	.PAD(TP4),
	.D(TP4_c)
);
// @20:103
  OUTBUF TP5_obuf (
	.PAD(TP5),
	.D(TP5_c)
);
// @20:104
  OUTBUF TP6_obuf (
	.PAD(TP6),
	.D(TP6_c)
);
// @20:105
  OUTBUF TP7_obuf (
	.PAD(TP7),
	.D(TP7_c)
);
// @20:106
  OUTBUF TP8_obuf (
	.PAD(TP8),
	.D(TP8_c)
);
// @20:107
  OUTBUF Tx0_obuf (
	.PAD(Tx0),
	.D(Tx0_c)
);
// @20:108
  OUTBUF Tx1_obuf (
	.PAD(Tx1),
	.D(Tx1_c)
);
// @20:109
  OUTBUF Tx2_obuf (
	.PAD(Tx2),
	.D(Tx2_c)
);
// @20:111
  OUTBUF nClrDacs_obuf (
	.PAD(nClrDacs),
	.D(VCC)
);
// @20:112
  OUTBUF \nCsA_obuf[0]  (
	.PAD(nCsA[0]),
	.D(TP6_c)
);
// @20:112
  OUTBUF \nCsA_obuf[1]  (
	.PAD(nCsA[1]),
	.D(nCsA_c[1])
);
// @20:112
  OUTBUF \nCsA_obuf[2]  (
	.PAD(nCsA[2]),
	.D(nCsA_c[2])
);
// @20:112
  OUTBUF \nCsA_obuf[3]  (
	.PAD(nCsA[3]),
	.D(nCsA_c[3])
);
// @20:113
  OUTBUF \nCsB_obuf[0]  (
	.PAD(nCsB[0]),
	.D(nCsB_c[0])
);
// @20:113
  OUTBUF \nCsB_obuf[1]  (
	.PAD(nCsB[1]),
	.D(nCsB_c[1])
);
// @20:113
  OUTBUF \nCsB_obuf[2]  (
	.PAD(nCsB[2]),
	.D(nCsB_c[2])
);
// @20:113
  OUTBUF \nCsB_obuf[3]  (
	.PAD(nCsB[3]),
	.D(nCsB_c[3])
);
// @20:114
  OUTBUF \nCsC_obuf[0]  (
	.PAD(nCsC[0]),
	.D(nCsC_c[0])
);
// @20:114
  OUTBUF \nCsC_obuf[1]  (
	.PAD(nCsC[1]),
	.D(nCsC_c[1])
);
// @20:114
  OUTBUF \nCsC_obuf[2]  (
	.PAD(nCsC[2]),
	.D(nCsC_c[2])
);
// @20:114
  OUTBUF \nCsC_obuf[3]  (
	.PAD(nCsC[3]),
	.D(nCsC_c[3])
);
// @20:115
  OUTBUF \nCsD_obuf[0]  (
	.PAD(nCsD[0]),
	.D(nCsD_c[0])
);
// @20:115
  OUTBUF \nCsD_obuf[1]  (
	.PAD(nCsD[1]),
	.D(nCsD_c[1])
);
// @20:115
  OUTBUF \nCsD_obuf[2]  (
	.PAD(nCsD[2]),
	.D(nCsD_c[2])
);
// @20:115
  OUTBUF \nCsD_obuf[3]  (
	.PAD(nCsD[3]),
	.D(nCsD_c[3])
);
// @20:116
  OUTBUF \nCsE_obuf[0]  (
	.PAD(nCsE[0]),
	.D(nCsE_c[0])
);
// @20:116
  OUTBUF \nCsE_obuf[1]  (
	.PAD(nCsE[1]),
	.D(nCsE_c[1])
);
// @20:116
  OUTBUF \nCsE_obuf[2]  (
	.PAD(nCsE[2]),
	.D(nCsE_c[2])
);
// @20:116
  OUTBUF \nCsE_obuf[3]  (
	.PAD(nCsE[3]),
	.D(nCsE_c[3])
);
// @20:117
  OUTBUF \nCsF_obuf[0]  (
	.PAD(nCsF[0]),
	.D(nCsF_c[0])
);
// @20:117
  OUTBUF \nCsF_obuf[1]  (
	.PAD(nCsF[1]),
	.D(nCsF_c[1])
);
// @20:117
  OUTBUF \nCsF_obuf[2]  (
	.PAD(nCsF[2]),
	.D(nCsF_c[2])
);
// @20:117
  OUTBUF \nCsF_obuf[3]  (
	.PAD(nCsF[3]),
	.D(nCsF_c[3])
);
// @20:118
  OUTBUF nLDacs_obuf (
	.PAD(nLDacs),
	.D(GND)
);
// @20:119
  OUTBUF nRstDacs_obuf (
	.PAD(nRstDacs),
	.D(VCC)
);
// @20:409
  EvalSandbox_MSS EvalSandbox_MSS_0 (
	.iPSELS_0_a2_0(iPSELS_0_a2[0]),
	.DMMainPorts_1_RamBusDataOut(DMMainPorts_1_RamBusDataOut[31:0]),
	.popfeedthru_unused_46(popfeedthru_unused_46),
	.popfeedthru_unused_45(popfeedthru_unused_45),
	.popfeedthru_unused_44(popfeedthru_unused_44),
	.popfeedthru_unused_43(popfeedthru_unused_43),
	.popfeedthru_unused_42(popfeedthru_unused_42),
	.popfeedthru_unused_41(popfeedthru_unused_41),
	.popfeedthru_unused_40(popfeedthru_unused_40),
	.popfeedthru_unused_39(popfeedthru_unused_39),
	.popfeedthru_unused_38(popfeedthru_unused_38),
	.popfeedthru_unused_37(popfeedthru_unused_37),
	.popfeedthru_unused_36(popfeedthru_unused_36),
	.popfeedthru_unused_35(popfeedthru_unused_35),
	.popfeedthru_unused_31(popfeedthru_unused_31),
	.popfeedthru_unused_30(popfeedthru_unused_30),
	.popfeedthru_unused_29(popfeedthru_unused_29),
	.popfeedthru_unused_28(popfeedthru_unused_28),
	.popfeedthru_unused_27(popfeedthru_unused_27),
	.popfeedthru_unused_26(popfeedthru_unused_26),
	.popfeedthru_unused_25(popfeedthru_unused_25),
	.popfeedthru_unused_24(popfeedthru_unused_24),
	.popfeedthru_unused_23(popfeedthru_unused_23),
	.popfeedthru_unused_22(popfeedthru_unused_22),
	.popfeedthru_unused_21(popfeedthru_unused_21),
	.popfeedthru_unused_20(popfeedthru_unused_20),
	.popfeedthru_unused_19(popfeedthru_unused_19),
	.popfeedthru_unused_18(popfeedthru_unused_18),
	.popfeedthru_unused_17(popfeedthru_unused_17),
	.popfeedthru_unused_16(popfeedthru_unused_16),
	.popfeedthru_unused_15(popfeedthru_unused_15),
	.popfeedthru_unused_14(popfeedthru_unused_14),
	.popfeedthru_unused_13(popfeedthru_unused_13),
	.popfeedthru_unused_12(popfeedthru_unused_12),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.popfeedthru_unused_10(popfeedthru_unused_10),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused(popfeedthru_unused),
	.popfeedthru_unused_34(popfeedthru_unused_34),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1),
	.RegisterSpaceWriteAck(DMMainPorts_1_RegisterSpaceWriteAck),
	.RegisterSpaceReadAck(DMMainPorts_1_RegisterSpaceReadAck),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @20:440
  FCCC_C0 FCCC_C0_0 (
	.CLK0_PAD(CLK0_PAD),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @20:450
  IO_C2 IO_C2_0 (
	.TxUsb_0(TxUsb[0])
);
// @20:344
  DMMainPorts DMMainPorts_1 (
	.DMMainPorts_1_RamBusDataOut(DMMainPorts_1_RamBusDataOut[31:0]),
	.iPSELS_0_a2_0(iPSELS_0_a2[0]),
	.nCsD_c(nCsD_c[3:0]),
	.nCsC_c(nCsC_c[3:0]),
	.nCsB_c(nCsB_c[3:0]),
	.nCsA_c(nCsA_c[3:1]),
	.nCsF_c(nCsF_c[3:0]),
	.nCsE_c(nCsE_c[3:0]),
	.SckF_c(SckF_c),
	.MosiF_c(MosiF_c),
	.SckE_c(SckE_c),
	.MosiE_c(MosiE_c),
	.SckD_c(SckD_c),
	.MosiD_c(MosiD_c),
	.SckC_c(SckC_c),
	.MosiC_c(MosiC_c),
	.SckB_c(SckB_c),
	.MosiB_c(MosiB_c),
	.SckA_c(SckA_c),
	.TP7_c(TP7_c),
	.Tx2_c(Tx2_c),
	.Rx2_c(Rx2_c),
	.Tx1_c(Tx1_c),
	.Rx1_c(Rx1_c),
	.Tx0_c(Tx0_c),
	.Rx0_c(Rx0_c),
	.Oe0_c(Oe0_c),
	.Oe1_c(Oe1_c),
	.Oe2_c(Oe2_c),
	.RegisterSpaceReadAck(DMMainPorts_1_RegisterSpaceReadAck),
	.RegisterSpaceWriteAck(DMMainPorts_1_RegisterSpaceWriteAck),
	.popfeedthru_unused_20(popfeedthru_unused_20),
	.popfeedthru_unused_21(popfeedthru_unused_21),
	.popfeedthru_unused_22(popfeedthru_unused_22),
	.popfeedthru_unused_23(popfeedthru_unused_23),
	.popfeedthru_unused_24(popfeedthru_unused_24),
	.popfeedthru_unused_25(popfeedthru_unused_25),
	.popfeedthru_unused_26(popfeedthru_unused_26),
	.popfeedthru_unused_27(popfeedthru_unused_27),
	.popfeedthru_unused_28(popfeedthru_unused_28),
	.popfeedthru_unused_29(popfeedthru_unused_29),
	.popfeedthru_unused_30(popfeedthru_unused_30),
	.popfeedthru_unused_31(popfeedthru_unused_31),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.popfeedthru_unused_10(popfeedthru_unused_10),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.popfeedthru_unused_12(popfeedthru_unused_12),
	.popfeedthru_unused_13(popfeedthru_unused_13),
	.popfeedthru_unused_14(popfeedthru_unused_14),
	.popfeedthru_unused_15(popfeedthru_unused_15),
	.popfeedthru_unused_16(popfeedthru_unused_16),
	.popfeedthru_unused_17(popfeedthru_unused_17),
	.popfeedthru_unused_18(popfeedthru_unused_18),
	.popfeedthru_unused_19(popfeedthru_unused_19),
	.popfeedthru_unused_37(popfeedthru_unused_37),
	.popfeedthru_unused_38(popfeedthru_unused_38),
	.popfeedthru_unused_39(popfeedthru_unused_39),
	.popfeedthru_unused_40(popfeedthru_unused_40),
	.popfeedthru_unused_41(popfeedthru_unused_41),
	.popfeedthru_unused_42(popfeedthru_unused_42),
	.popfeedthru_unused_43(popfeedthru_unused_43),
	.popfeedthru_unused_44(popfeedthru_unused_44),
	.popfeedthru_unused_45(popfeedthru_unused_45),
	.popfeedthru_unused_46(popfeedthru_unused_46),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.popfeedthru_unused_34(popfeedthru_unused_34),
	.popfeedthru_unused_35(popfeedthru_unused_35),
	.popfeedthru_unused_36(popfeedthru_unused_36),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.popfeedthru_unused(popfeedthru_unused),
	.TP1_c(TP1_c),
	.TP2_c(TP2_c),
	.TP3_c(TP3_c),
	.TP4_c(TP4_c),
	.TP5_c(TP5_c),
	.TP6_c(TP6_c),
	.TP8_c(TP8_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalBoardSandbox */

