
tracker.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000157c  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000010e  00800060  0000157c  000015f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000007a  0080016e  0000168a  000016fe  2**0
                  ALLOC
  3 .debug_aranges 000000c0  00000000  00000000  000016fe  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000002e7  00000000  00000000  000017be  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000de6  00000000  00000000  00001aa5  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000630  00000000  00000000  0000288b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000e65  00000000  00000000  00002ebb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000002d0  00000000  00000000  00003d20  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000004f1  00000000  00000000  00003ff0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000486  00000000  00000000  000044e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000030  00000000  00000000  00004967  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 4a 02 	jmp	0x494	; 0x494 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 49 00 	jmp	0x92	; 0x92 <__vector_13>
      38:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__vector_14>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ec e7       	ldi	r30, 0x7C	; 124
      68:	f5 e1       	ldi	r31, 0x15	; 21
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ae 36       	cpi	r26, 0x6E	; 110
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	ae e6       	ldi	r26, 0x6E	; 110
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a8 3e       	cpi	r26, 0xE8	; 232
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 d9 03 	call	0x7b2	; 0x7b2 <main>
      8a:	0c 94 bc 0a 	jmp	0x1578	; 0x1578 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__heap_end>

00000092 <__vector_13>:
SIGNAL(UART0_RECEIVE_INTERRUPT)
/*************************************************************************
Function: UART Receive Complete interrupt
Purpose:  called when the UART has received a character
**************************************************************************/
{
      92:	1f 92       	push	r1
      94:	0f 92       	push	r0
      96:	0f b6       	in	r0, 0x3f	; 63
      98:	0f 92       	push	r0
      9a:	11 24       	eor	r1, r1
      9c:	2f 93       	push	r18
      9e:	8f 93       	push	r24
      a0:	9f 93       	push	r25
      a2:	ef 93       	push	r30
      a4:	ff 93       	push	r31
    unsigned char usr;
    unsigned char lastRxError;
 
 
    /* read UART status register and UART data register */ 
    usr  = UART0_STATUS;
      a6:	9b b1       	in	r25, 0x0b	; 11
    data = UART0_DATA;
      a8:	2c b1       	in	r18, 0x0c	; 12
#elif defined ( ATMEGA_UART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
#endif
        
    /* calculate buffer index */ 
    tmphead = ( UART_RxHead + 1) & UART_RX_BUFFER_MASK;
      aa:	e0 91 b0 01 	lds	r30, 0x01B0
      ae:	ef 5f       	subi	r30, 0xFF	; 255
      b0:	ef 71       	andi	r30, 0x1F	; 31
    
    if ( tmphead == UART_RxTail ) {
      b2:	80 91 b1 01 	lds	r24, 0x01B1
      b6:	e8 17       	cp	r30, r24
      b8:	11 f4       	brne	.+4      	; 0xbe <__vector_13+0x2c>
      ba:	82 e0       	ldi	r24, 0x02	; 2
      bc:	08 c0       	rjmp	.+16     	; 0xce <__vector_13+0x3c>
    
    /* */
#if defined( AT90_UART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
#elif defined( ATMEGA_USART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
      be:	89 2f       	mov	r24, r25
      c0:	88 71       	andi	r24, 0x18	; 24
    if ( tmphead == UART_RxTail ) {
        /* error: receive buffer overflow */
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
    }else{
        /* store new index */
        UART_RxHead = tmphead;
      c2:	e0 93 b0 01 	sts	0x01B0, r30
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
      c6:	f0 e0       	ldi	r31, 0x00	; 0
      c8:	e2 57       	subi	r30, 0x72	; 114
      ca:	fe 4f       	sbci	r31, 0xFE	; 254
      cc:	20 83       	st	Z, r18
    }
    UART_LastRxError = lastRxError;   
      ce:	80 93 b2 01 	sts	0x01B2, r24
}
      d2:	ff 91       	pop	r31
      d4:	ef 91       	pop	r30
      d6:	9f 91       	pop	r25
      d8:	8f 91       	pop	r24
      da:	2f 91       	pop	r18
      dc:	0f 90       	pop	r0
      de:	0f be       	out	0x3f, r0	; 63
      e0:	0f 90       	pop	r0
      e2:	1f 90       	pop	r1
      e4:	18 95       	reti

000000e6 <__vector_14>:
SIGNAL(UART0_TRANSMIT_INTERRUPT)
/*************************************************************************
Function: UART Data Register Empty interrupt
Purpose:  called when the UART is ready to transmit the next byte
**************************************************************************/
{
      e6:	1f 92       	push	r1
      e8:	0f 92       	push	r0
      ea:	0f b6       	in	r0, 0x3f	; 63
      ec:	0f 92       	push	r0
      ee:	11 24       	eor	r1, r1
      f0:	8f 93       	push	r24
      f2:	9f 93       	push	r25
      f4:	ef 93       	push	r30
      f6:	ff 93       	push	r31
    unsigned char tmptail;

    
    if ( UART_TxHead != UART_TxTail) {
      f8:	90 91 ae 01 	lds	r25, 0x01AE
      fc:	80 91 af 01 	lds	r24, 0x01AF
     100:	98 17       	cp	r25, r24
     102:	61 f0       	breq	.+24     	; 0x11c <__vector_14+0x36>
        /* calculate and store new buffer index */
        tmptail = (UART_TxTail + 1) & UART_TX_BUFFER_MASK;
     104:	e0 91 af 01 	lds	r30, 0x01AF
     108:	ef 5f       	subi	r30, 0xFF	; 255
     10a:	ef 71       	andi	r30, 0x1F	; 31
        UART_TxTail = tmptail;
     10c:	e0 93 af 01 	sts	0x01AF, r30
        /* get one byte from buffer and write it to UART */
        UART0_DATA = UART_TxBuf[tmptail];  /* start transmission */
     110:	f0 e0       	ldi	r31, 0x00	; 0
     112:	e2 59       	subi	r30, 0x92	; 146
     114:	fe 4f       	sbci	r31, 0xFE	; 254
     116:	80 81       	ld	r24, Z
     118:	8c b9       	out	0x0c, r24	; 12
     11a:	01 c0       	rjmp	.+2      	; 0x11e <__vector_14+0x38>
    }else{
        /* tx buffer empty, disable UDRE interrupt */
        UART0_CONTROL &= ~_BV(UART0_UDRIE);
     11c:	55 98       	cbi	0x0a, 5	; 10
    }
}
     11e:	ff 91       	pop	r31
     120:	ef 91       	pop	r30
     122:	9f 91       	pop	r25
     124:	8f 91       	pop	r24
     126:	0f 90       	pop	r0
     128:	0f be       	out	0x3f, r0	; 63
     12a:	0f 90       	pop	r0
     12c:	1f 90       	pop	r1
     12e:	18 95       	reti

00000130 <uart_init>:
Purpose:  initialize UART and set baudrate
Input:    baudrate using macro UART_BAUD_SELECT()
Returns:  none
**************************************************************************/
void uart_init(unsigned int baudrate)
{
     130:	9c 01       	movw	r18, r24
    UART_TxHead = 0;
     132:	10 92 ae 01 	sts	0x01AE, r1
    UART_TxTail = 0;
     136:	10 92 af 01 	sts	0x01AF, r1
    UART_RxHead = 0;
     13a:	10 92 b0 01 	sts	0x01B0, r1
    UART_RxTail = 0;
     13e:	10 92 b1 01 	sts	0x01B1, r1
    /* enable UART receiver and transmmitter and receive complete interrupt */
    UART0_CONTROL = _BV(RXCIE)|_BV(RXEN)|_BV(TXEN);

#elif defined (ATMEGA_USART)
    /* Set baud rate */
    if ( baudrate & 0x8000 )
     142:	97 ff       	sbrs	r25, 7
     144:	03 c0       	rjmp	.+6      	; 0x14c <uart_init+0x1c>
    {
    	 UART0_STATUS = (1<<U2X);  //Enable 2x speed 
     146:	82 e0       	ldi	r24, 0x02	; 2
     148:	8b b9       	out	0x0b, r24	; 11
    	 baudrate &= ~0x8000;
     14a:	3f 77       	andi	r19, 0x7F	; 127
    }
    UBRRH = (unsigned char)(baudrate>>8);
     14c:	30 bd       	out	0x20, r19	; 32
    UBRRL = (unsigned char) baudrate;
     14e:	29 b9       	out	0x09, r18	; 9
   
    /* Enable USART receiver and transmitter and receive complete interrupt */
    UART0_CONTROL = _BV(RXCIE)|(1<<RXEN)|(1<<TXEN);
     150:	88 e9       	ldi	r24, 0x98	; 152
     152:	8a b9       	out	0x0a, r24	; 10
    
    /* Set frame format: asynchronous, 8data, no parity, 1stop bit */
    #ifdef URSEL
    UCSRC = (1<<URSEL)|(3<<UCSZ0);
     154:	86 e8       	ldi	r24, 0x86	; 134
     156:	80 bd       	out	0x20, r24	; 32
    /* Enable UART receiver and transmitter and receive complete interrupt */
    UART0_CONTROL = _BV(RXCIE)|(1<<RXEN)|(1<<TXEN);

#endif

}/* uart_init */
     158:	08 95       	ret

0000015a <uart_getc>:
Purpose:  return byte from ringbuffer  
Returns:  lower byte:  received byte from ringbuffer
          higher byte: last receive error
**************************************************************************/
unsigned int uart_getc(void)
{    
     15a:	90 91 b0 01 	lds	r25, 0x01B0
     15e:	80 91 b1 01 	lds	r24, 0x01B1
     162:	98 17       	cp	r25, r24
     164:	19 f4       	brne	.+6      	; 0x16c <uart_getc+0x12>
     166:	20 e0       	ldi	r18, 0x00	; 0
     168:	31 e0       	ldi	r19, 0x01	; 1
     16a:	12 c0       	rjmp	.+36     	; 0x190 <uart_getc+0x36>
    if ( UART_RxHead == UART_RxTail ) {
        return UART_NO_DATA;   /* no data available */
    }
    
    /* calculate /store buffer index */
    tmptail = (UART_RxTail + 1) & UART_RX_BUFFER_MASK;
     16c:	e0 91 b1 01 	lds	r30, 0x01B1
     170:	ef 5f       	subi	r30, 0xFF	; 255
     172:	ef 71       	andi	r30, 0x1F	; 31
    UART_RxTail = tmptail; 
     174:	e0 93 b1 01 	sts	0x01B1, r30
    
    /* get data from receive buffer */
    data = UART_RxBuf[tmptail];
     178:	f0 e0       	ldi	r31, 0x00	; 0
     17a:	e2 57       	subi	r30, 0x72	; 114
     17c:	fe 4f       	sbci	r31, 0xFE	; 254
     17e:	30 81       	ld	r19, Z
    
    return (UART_LastRxError << 8) + data;
     180:	20 91 b2 01 	lds	r18, 0x01B2
     184:	92 2f       	mov	r25, r18
     186:	80 e0       	ldi	r24, 0x00	; 0
     188:	ac 01       	movw	r20, r24
     18a:	43 0f       	add	r20, r19
     18c:	51 1d       	adc	r21, r1
     18e:	9a 01       	movw	r18, r20

}/* uart_getc */
     190:	c9 01       	movw	r24, r18
     192:	08 95       	ret

00000194 <uart_putc>:
Purpose:  write byte to ringbuffer for transmitting via UART
Input:    byte to be transmitted
Returns:  none          
**************************************************************************/
void uart_putc(unsigned char data)
{
     194:	28 2f       	mov	r18, r24
    unsigned char tmphead;

    
    tmphead  = (UART_TxHead + 1) & UART_TX_BUFFER_MASK;
     196:	90 91 ae 01 	lds	r25, 0x01AE
     19a:	9f 5f       	subi	r25, 0xFF	; 255
     19c:	9f 71       	andi	r25, 0x1F	; 31
    
    while ( tmphead == UART_TxTail ){
     19e:	80 91 af 01 	lds	r24, 0x01AF
     1a2:	98 17       	cp	r25, r24
     1a4:	e1 f3       	breq	.-8      	; 0x19e <uart_putc+0xa>
        ;/* wait for free space in buffer */
    }
    
    UART_TxBuf[tmphead] = data;
     1a6:	e9 2f       	mov	r30, r25
     1a8:	f0 e0       	ldi	r31, 0x00	; 0
     1aa:	e2 59       	subi	r30, 0x92	; 146
     1ac:	fe 4f       	sbci	r31, 0xFE	; 254
     1ae:	20 83       	st	Z, r18
    UART_TxHead = tmphead;
     1b0:	90 93 ae 01 	sts	0x01AE, r25

    /* enable UDRE interrupt */
    UART0_CONTROL    |= _BV(UART0_UDRIE);
     1b4:	55 9a       	sbi	0x0a, 5	; 10

}/* uart_putc */
     1b6:	08 95       	ret

000001b8 <uart_puts>:
Purpose:  transmit string to UART
Input:    string to be transmitted
Returns:  none          
**************************************************************************/
void uart_puts(const char *s )
{
     1b8:	dc 01       	movw	r26, r24
     1ba:	11 c0       	rjmp	.+34     	; 0x1de <uart_puts+0x26>
void uart_putc(unsigned char data)
{
    unsigned char tmphead;

    
    tmphead  = (UART_TxHead + 1) & UART_TX_BUFFER_MASK;
     1bc:	90 91 ae 01 	lds	r25, 0x01AE
     1c0:	9f 5f       	subi	r25, 0xFF	; 255
     1c2:	9f 71       	andi	r25, 0x1F	; 31
    
    while ( tmphead == UART_TxTail ){
     1c4:	80 91 af 01 	lds	r24, 0x01AF
     1c8:	98 17       	cp	r25, r24
     1ca:	e1 f3       	breq	.-8      	; 0x1c4 <uart_puts+0xc>
Returns:  none          
**************************************************************************/
void uart_puts(const char *s )
{
    while (*s) 
      uart_putc(*s++);
     1cc:	11 96       	adiw	r26, 0x01	; 1
    
    while ( tmphead == UART_TxTail ){
        ;/* wait for free space in buffer */
    }
    
    UART_TxBuf[tmphead] = data;
     1ce:	e9 2f       	mov	r30, r25
     1d0:	f0 e0       	ldi	r31, 0x00	; 0
     1d2:	e2 59       	subi	r30, 0x92	; 146
     1d4:	fe 4f       	sbci	r31, 0xFE	; 254
     1d6:	20 83       	st	Z, r18
    UART_TxHead = tmphead;
     1d8:	90 93 ae 01 	sts	0x01AE, r25

    /* enable UDRE interrupt */
    UART0_CONTROL    |= _BV(UART0_UDRIE);
     1dc:	55 9a       	sbi	0x0a, 5	; 10
Input:    string to be transmitted
Returns:  none          
**************************************************************************/
void uart_puts(const char *s )
{
    while (*s) 
     1de:	2c 91       	ld	r18, X
     1e0:	22 23       	and	r18, r18
     1e2:	61 f7       	brne	.-40     	; 0x1bc <uart_puts+0x4>
      uart_putc(*s++);

}/* uart_puts */
     1e4:	08 95       	ret

000001e6 <uart_puts_p>:
Purpose:  transmit string from program memory to UART
Input:    program memory string to be transmitted
Returns:  none
**************************************************************************/
void uart_puts_p(const char *progmem_s )
{
     1e6:	ac 01       	movw	r20, r24
     1e8:	10 c0       	rjmp	.+32     	; 0x20a <uart_puts_p+0x24>
void uart_putc(unsigned char data)
{
    unsigned char tmphead;

    
    tmphead  = (UART_TxHead + 1) & UART_TX_BUFFER_MASK;
     1ea:	20 91 ae 01 	lds	r18, 0x01AE
     1ee:	2f 5f       	subi	r18, 0xFF	; 255
     1f0:	2f 71       	andi	r18, 0x1F	; 31
    
    while ( tmphead == UART_TxTail ){
     1f2:	80 91 af 01 	lds	r24, 0x01AF
     1f6:	28 17       	cp	r18, r24
     1f8:	e1 f3       	breq	.-8      	; 0x1f2 <uart_puts_p+0xc>
        ;/* wait for free space in buffer */
    }
    
    UART_TxBuf[tmphead] = data;
     1fa:	e2 2f       	mov	r30, r18
     1fc:	f0 e0       	ldi	r31, 0x00	; 0
     1fe:	e2 59       	subi	r30, 0x92	; 146
     200:	fe 4f       	sbci	r31, 0xFE	; 254
     202:	90 83       	st	Z, r25
    UART_TxHead = tmphead;
     204:	20 93 ae 01 	sts	0x01AE, r18

    /* enable UDRE interrupt */
    UART0_CONTROL    |= _BV(UART0_UDRIE);
     208:	55 9a       	sbi	0x0a, 5	; 10
     20a:	fa 01       	movw	r30, r20
**************************************************************************/
void uart_puts_p(const char *progmem_s )
{
    register char c;
    
    while ( (c = pgm_read_byte(progmem_s++)) ) 
     20c:	4f 5f       	subi	r20, 0xFF	; 255
     20e:	5f 4f       	sbci	r21, 0xFF	; 255
     210:	94 91       	lpm	r25, Z+
     212:	99 23       	and	r25, r25
     214:	51 f7       	brne	.-44     	; 0x1ea <uart_puts_p+0x4>
      uart_putc(c);

}/* uart_puts_p */
     216:	08 95       	ret

00000218 <set_config>:
			SUART_PutChar(M1_STOP_COMMAND);
		}
			SUART_PutChar(brake);
}

void set_config(unsigned char param, unsigned char value){
     218:	0f 93       	push	r16
     21a:	1f 93       	push	r17
     21c:	18 2f       	mov	r17, r24
     21e:	06 2f       	mov	r16, r22
	if (param<=11 && value<=127){
     220:	8c 30       	cpi	r24, 0x0C	; 12
     222:	88 f4       	brcc	.+34     	; 0x246 <set_config+0x2e>
     224:	67 fd       	sbrc	r22, 7
     226:	0f c0       	rjmp	.+30     	; 0x246 <set_config+0x2e>
			if(!COMMAND_SHORT_MODE){
			SUART_PutChar(SYNC_COMMAND);
			SUART_PutChar(QIK_ADDRESS);
			SUART_PutChar(SET_CONFIG_COMMAND^0x80);
		}else{
			SUART_PutChar(SET_CONFIG_COMMAND);
     228:	84 e8       	ldi	r24, 0x84	; 132
     22a:	0e 94 2a 03 	call	0x654	; 0x654 <SUART_PutChar>
		}
			SUART_PutChar(param);
     22e:	81 2f       	mov	r24, r17
     230:	0e 94 2a 03 	call	0x654	; 0x654 <SUART_PutChar>
			SUART_PutChar(value);
     234:	80 2f       	mov	r24, r16
     236:	0e 94 2a 03 	call	0x654	; 0x654 <SUART_PutChar>
			SUART_PutChar(0x55);
     23a:	85 e5       	ldi	r24, 0x55	; 85
     23c:	0e 94 2a 03 	call	0x654	; 0x654 <SUART_PutChar>
			SUART_PutChar(0x2A);
     240:	8a e2       	ldi	r24, 0x2A	; 42
     242:	0e 94 2a 03 	call	0x654	; 0x654 <SUART_PutChar>
	}
} 
     246:	1f 91       	pop	r17
     248:	0f 91       	pop	r16
     24a:	08 95       	ret

0000024c <motors_stop>:
		}
			SUART_PutChar(speed);
		}
}

void motors_stop(unsigned char brake){
     24c:	1f 93       	push	r17
     24e:	18 2f       	mov	r17, r24
		if(!COMMAND_SHORT_MODE){
			SUART_PutChar(SYNC_COMMAND);
			SUART_PutChar(QIK_ADDRESS);
			SUART_PutChar(M0_STOP_COMMAND^0x80);
		}else{
			SUART_PutChar(M0_STOP_COMMAND);
     250:	86 e8       	ldi	r24, 0x86	; 134
     252:	0e 94 2a 03 	call	0x654	; 0x654 <SUART_PutChar>
		}
			SUART_PutChar(brake);
     256:	81 2f       	mov	r24, r17
     258:	0e 94 2a 03 	call	0x654	; 0x654 <SUART_PutChar>
		if(!COMMAND_SHORT_MODE){
			SUART_PutChar(SYNC_COMMAND);
			SUART_PutChar(QIK_ADDRESS);
			SUART_PutChar(M1_STOP_COMMAND^0x80);
		}else{
			SUART_PutChar(M1_STOP_COMMAND);
     25c:	87 e8       	ldi	r24, 0x87	; 135
     25e:	0e 94 2a 03 	call	0x654	; 0x654 <SUART_PutChar>
		}
			SUART_PutChar(brake);
     262:	81 2f       	mov	r24, r17
     264:	0e 94 2a 03 	call	0x654	; 0x654 <SUART_PutChar>
}
     268:	1f 91       	pop	r17
     26a:	08 95       	ret

0000026c <motors_reverse>:
		}
			SUART_PutChar(speed);
	}
}

void motors_reverse(unsigned char speed){
     26c:	1f 93       	push	r17
     26e:	18 2f       	mov	r17, r24
		if(!COMMAND_SHORT_MODE){
			SUART_PutChar(SYNC_COMMAND);
			SUART_PutChar(QIK_ADDRESS);
			SUART_PutChar(M0_REVERSE_COMMAND^0x80);
		}else{
			SUART_PutChar(M0_REVERSE_COMMAND);
     270:	8a e8       	ldi	r24, 0x8A	; 138
     272:	0e 94 2a 03 	call	0x654	; 0x654 <SUART_PutChar>
		}
			SUART_PutChar(speed);
     276:	81 2f       	mov	r24, r17
     278:	0e 94 2a 03 	call	0x654	; 0x654 <SUART_PutChar>
		if(!COMMAND_SHORT_MODE){
			SUART_PutChar(SYNC_COMMAND);
			SUART_PutChar(QIK_ADDRESS);
			SUART_PutChar(M1_REVERSE_COMMAND^0x80);
		}else{
			SUART_PutChar(M1_REVERSE_COMMAND);
     27c:	8e e8       	ldi	r24, 0x8E	; 142
     27e:	0e 94 2a 03 	call	0x654	; 0x654 <SUART_PutChar>
		}
			SUART_PutChar(speed);
     282:	81 2f       	mov	r24, r17
     284:	0e 94 2a 03 	call	0x654	; 0x654 <SUART_PutChar>
		}
}
     288:	1f 91       	pop	r17
     28a:	08 95       	ret

0000028c <motors_forward>:
	ClrBit(RESET_DDR, RESET_PIN);
	_delay_ms(10);
	SUART_PutChar(SYNC_COMMAND);
}

void motors_forward(unsigned char speed){
     28c:	1f 93       	push	r17
     28e:	18 2f       	mov	r17, r24
		if(!COMMAND_SHORT_MODE){
			SUART_PutChar(SYNC_COMMAND);
			SUART_PutChar(QIK_ADDRESS);
			SUART_PutChar(M0_FORWARD_COMMAND^0x80);
		}else{ 
			SUART_PutChar(M0_FORWARD_COMMAND);
     290:	88 e8       	ldi	r24, 0x88	; 136
     292:	0e 94 2a 03 	call	0x654	; 0x654 <SUART_PutChar>
		}
			SUART_PutChar(speed);
     296:	81 2f       	mov	r24, r17
     298:	0e 94 2a 03 	call	0x654	; 0x654 <SUART_PutChar>
		if(!COMMAND_SHORT_MODE){
			SUART_PutChar(SYNC_COMMAND);
			SUART_PutChar(QIK_ADDRESS);
			SUART_PutChar(M1_FORWARD_COMMAND^0x80);
		}else{
			SUART_PutChar(M1_FORWARD_COMMAND);
     29c:	8c e8       	ldi	r24, 0x8C	; 140
     29e:	0e 94 2a 03 	call	0x654	; 0x654 <SUART_PutChar>
		}
			SUART_PutChar(speed);
     2a2:	81 2f       	mov	r24, r17
     2a4:	0e 94 2a 03 	call	0x654	; 0x654 <SUART_PutChar>
	}
}
     2a8:	1f 91       	pop	r17
     2aa:	08 95       	ret

000002ac <motors_init>:
//#include "uart.h"
#include "softUart.h"
#include "../template.h"
#include "QikMotors.h"

void motors_init(){	
     2ac:	0e 94 f4 02 	call	0x5e8	; 0x5e8 <SUART_Init>
	//uart_init( UART_BAUD_SELECT(UART_BAUD_RATE,F_CPU) );
	SUART_Init();
	ClrBit(RESET_PORT, RESET_PIN);
     2b0:	d8 98       	cbi	0x1b, 0	; 27
	SetBit(RESET_DDR, RESET_PIN);
     2b2:	d0 9a       	sbi	0x1a, 0	; 26
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     2b4:	80 ea       	ldi	r24, 0xA0	; 160
     2b6:	9f e0       	ldi	r25, 0x0F	; 15
     2b8:	01 97       	sbiw	r24, 0x01	; 1
     2ba:	f1 f7       	brne	.-4      	; 0x2b8 <motors_init+0xc>
	_delay_ms(1);
	ClrBit(RESET_DDR, RESET_PIN);
     2bc:	d0 98       	cbi	0x1a, 0	; 26
     2be:	80 e4       	ldi	r24, 0x40	; 64
     2c0:	9c e9       	ldi	r25, 0x9C	; 156
     2c2:	01 97       	sbiw	r24, 0x01	; 1
     2c4:	f1 f7       	brne	.-4      	; 0x2c2 <motors_init+0x16>
	_delay_ms(10);
	SUART_PutChar(SYNC_COMMAND);
     2c6:	8a ea       	ldi	r24, 0xAA	; 170
     2c8:	0e 94 2a 03 	call	0x654	; 0x654 <SUART_PutChar>
}
     2cc:	08 95       	ret

000002ce <turn_left>:
	DRIVER_DDR|=(1<<EN12_PIN)|(1<<IN1_PIN)|(1<<IN2_PIN);
	FEEDBACK_PORT|=(1<<RIGHT_FEEDBACK_PIN)|(1<<LEFT_FEEDBACK_PIN);
	turn_release();
}

void turn_left(unsigned int ang){
     2ce:	af 92       	push	r10
     2d0:	bf 92       	push	r11
     2d2:	cf 92       	push	r12
     2d4:	df 92       	push	r13
     2d6:	ef 92       	push	r14
     2d8:	ff 92       	push	r15
     2da:	0f 93       	push	r16
     2dc:	1f 93       	push	r17
	DRIVER_PORT|=(1<<EN12_PIN);
     2de:	c4 9a       	sbi	0x18, 4	; 24
     2e0:	01 c0       	rjmp	.+2      	; 0x2e4 <turn_left+0x16>
	while(!IsBitOff(FEEDBACK_PIN, RIGHT_FEEDBACK_PIN)){
			SetBit(DRIVER_PORT, IN1_PIN);
     2e2:	c3 9a       	sbi	0x18, 3	; 24
	turn_release();
}

void turn_left(unsigned int ang){
	DRIVER_PORT|=(1<<EN12_PIN);
	while(!IsBitOff(FEEDBACK_PIN, RIGHT_FEEDBACK_PIN)){
     2e4:	c9 99       	sbic	0x19, 1	; 25
     2e6:	fd cf       	rjmp	.-6      	; 0x2e2 <turn_left+0x14>
			SetBit(DRIVER_PORT, IN1_PIN);
	}
	delay(ang);
     2e8:	bc 01       	movw	r22, r24
     2ea:	80 e0       	ldi	r24, 0x00	; 0
     2ec:	90 e0       	ldi	r25, 0x00	; 0
     2ee:	0e 94 17 08 	call	0x102e	; 0x102e <__floatunsisf>
     2f2:	5b 01       	movw	r10, r22
     2f4:	6c 01       	movw	r12, r24
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     2f6:	20 e0       	ldi	r18, 0x00	; 0
     2f8:	30 e0       	ldi	r19, 0x00	; 0
     2fa:	4a e7       	ldi	r20, 0x7A	; 122
     2fc:	55 e4       	ldi	r21, 0x45	; 69
     2fe:	0e 94 39 06 	call	0xc72	; 0xc72 <__mulsf3>
     302:	7b 01       	movw	r14, r22
     304:	8c 01       	movw	r16, r24
	if (__tmp < 1.0)
     306:	20 e0       	ldi	r18, 0x00	; 0
     308:	30 e0       	ldi	r19, 0x00	; 0
     30a:	40 e8       	ldi	r20, 0x80	; 128
     30c:	5f e3       	ldi	r21, 0x3F	; 63
     30e:	0e 94 93 07 	call	0xf26	; 0xf26 <__ltsf2>
     312:	88 23       	and	r24, r24
     314:	1c f4       	brge	.+6      	; 0x31c <turn_left+0x4e>
     316:	61 e0       	ldi	r22, 0x01	; 1
     318:	70 e0       	ldi	r23, 0x00	; 0
     31a:	24 c0       	rjmp	.+72     	; 0x364 <turn_left+0x96>
		__ticks = 1;
	else if (__tmp > 65535)
     31c:	20 e0       	ldi	r18, 0x00	; 0
     31e:	3f ef       	ldi	r19, 0xFF	; 255
     320:	4f e7       	ldi	r20, 0x7F	; 127
     322:	57 e4       	ldi	r21, 0x47	; 71
     324:	c8 01       	movw	r24, r16
     326:	b7 01       	movw	r22, r14
     328:	0e 94 33 07 	call	0xe66	; 0xe66 <__gtsf2>
     32c:	18 16       	cp	r1, r24
     32e:	b4 f4       	brge	.+44     	; 0x35c <turn_left+0x8e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     330:	20 e0       	ldi	r18, 0x00	; 0
     332:	30 e0       	ldi	r19, 0x00	; 0
     334:	40 e2       	ldi	r20, 0x20	; 32
     336:	51 e4       	ldi	r21, 0x41	; 65
     338:	c6 01       	movw	r24, r12
     33a:	b5 01       	movw	r22, r10
     33c:	0e 94 39 06 	call	0xc72	; 0xc72 <__mulsf3>
     340:	0e 94 63 04 	call	0x8c6	; 0x8c6 <__fixunssfsi>
     344:	80 e9       	ldi	r24, 0x90	; 144
     346:	91 e0       	ldi	r25, 0x01	; 1
     348:	05 c0       	rjmp	.+10     	; 0x354 <turn_left+0x86>
     34a:	fc 01       	movw	r30, r24
     34c:	31 97       	sbiw	r30, 0x01	; 1
     34e:	f1 f7       	brne	.-4      	; 0x34c <turn_left+0x7e>
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     350:	61 50       	subi	r22, 0x01	; 1
     352:	70 40       	sbci	r23, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     354:	61 15       	cp	r22, r1
     356:	71 05       	cpc	r23, r1
     358:	c1 f7       	brne	.-16     	; 0x34a <turn_left+0x7c>
     35a:	07 c0       	rjmp	.+14     	; 0x36a <turn_left+0x9c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     35c:	c8 01       	movw	r24, r16
     35e:	b7 01       	movw	r22, r14
     360:	0e 94 63 04 	call	0x8c6	; 0x8c6 <__fixunssfsi>
     364:	cb 01       	movw	r24, r22
     366:	01 97       	sbiw	r24, 0x01	; 1
     368:	f1 f7       	brne	.-4      	; 0x366 <turn_left+0x98>
	ClrBit(DRIVER_PORT, IN1_PIN);
     36a:	c3 98       	cbi	0x18, 3	; 24
	DRIVER_PORT&=~((1<<EN12_PIN)|(1<<IN1_PIN));
     36c:	88 b3       	in	r24, 0x18	; 24
     36e:	87 7e       	andi	r24, 0xE7	; 231
     370:	88 bb       	out	0x18, r24	; 24
}
     372:	1f 91       	pop	r17
     374:	0f 91       	pop	r16
     376:	ff 90       	pop	r15
     378:	ef 90       	pop	r14
     37a:	df 90       	pop	r13
     37c:	cf 90       	pop	r12
     37e:	bf 90       	pop	r11
     380:	af 90       	pop	r10
     382:	08 95       	ret

00000384 <turn_right>:


void turn_right(unsigned int ang){
     384:	af 92       	push	r10
     386:	bf 92       	push	r11
     388:	cf 92       	push	r12
     38a:	df 92       	push	r13
     38c:	ef 92       	push	r14
     38e:	ff 92       	push	r15
     390:	0f 93       	push	r16
     392:	1f 93       	push	r17
	DRIVER_PORT|=(1<<EN12_PIN);
     394:	c4 9a       	sbi	0x18, 4	; 24
     396:	01 c0       	rjmp	.+2      	; 0x39a <turn_right+0x16>
	while(!IsBitOff(FEEDBACK_PIN, LEFT_FEEDBACK_PIN)){
			SetBit(DRIVER_PORT, IN2_PIN);
     398:	c2 9a       	sbi	0x18, 2	; 24
}


void turn_right(unsigned int ang){
	DRIVER_PORT|=(1<<EN12_PIN);
	while(!IsBitOff(FEEDBACK_PIN, LEFT_FEEDBACK_PIN)){
     39a:	ca 99       	sbic	0x19, 2	; 25
     39c:	fd cf       	rjmp	.-6      	; 0x398 <turn_right+0x14>
			SetBit(DRIVER_PORT, IN2_PIN);
	}
	delay(ang);
     39e:	bc 01       	movw	r22, r24
     3a0:	80 e0       	ldi	r24, 0x00	; 0
     3a2:	90 e0       	ldi	r25, 0x00	; 0
     3a4:	0e 94 17 08 	call	0x102e	; 0x102e <__floatunsisf>
     3a8:	5b 01       	movw	r10, r22
     3aa:	6c 01       	movw	r12, r24
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     3ac:	20 e0       	ldi	r18, 0x00	; 0
     3ae:	30 e0       	ldi	r19, 0x00	; 0
     3b0:	4a e7       	ldi	r20, 0x7A	; 122
     3b2:	55 e4       	ldi	r21, 0x45	; 69
     3b4:	0e 94 39 06 	call	0xc72	; 0xc72 <__mulsf3>
     3b8:	7b 01       	movw	r14, r22
     3ba:	8c 01       	movw	r16, r24
	if (__tmp < 1.0)
     3bc:	20 e0       	ldi	r18, 0x00	; 0
     3be:	30 e0       	ldi	r19, 0x00	; 0
     3c0:	40 e8       	ldi	r20, 0x80	; 128
     3c2:	5f e3       	ldi	r21, 0x3F	; 63
     3c4:	0e 94 93 07 	call	0xf26	; 0xf26 <__ltsf2>
     3c8:	88 23       	and	r24, r24
     3ca:	1c f4       	brge	.+6      	; 0x3d2 <turn_right+0x4e>
     3cc:	61 e0       	ldi	r22, 0x01	; 1
     3ce:	70 e0       	ldi	r23, 0x00	; 0
     3d0:	24 c0       	rjmp	.+72     	; 0x41a <turn_right+0x96>
		__ticks = 1;
	else if (__tmp > 65535)
     3d2:	20 e0       	ldi	r18, 0x00	; 0
     3d4:	3f ef       	ldi	r19, 0xFF	; 255
     3d6:	4f e7       	ldi	r20, 0x7F	; 127
     3d8:	57 e4       	ldi	r21, 0x47	; 71
     3da:	c8 01       	movw	r24, r16
     3dc:	b7 01       	movw	r22, r14
     3de:	0e 94 33 07 	call	0xe66	; 0xe66 <__gtsf2>
     3e2:	18 16       	cp	r1, r24
     3e4:	b4 f4       	brge	.+44     	; 0x412 <turn_right+0x8e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     3e6:	20 e0       	ldi	r18, 0x00	; 0
     3e8:	30 e0       	ldi	r19, 0x00	; 0
     3ea:	40 e2       	ldi	r20, 0x20	; 32
     3ec:	51 e4       	ldi	r21, 0x41	; 65
     3ee:	c6 01       	movw	r24, r12
     3f0:	b5 01       	movw	r22, r10
     3f2:	0e 94 39 06 	call	0xc72	; 0xc72 <__mulsf3>
     3f6:	0e 94 63 04 	call	0x8c6	; 0x8c6 <__fixunssfsi>
     3fa:	80 e9       	ldi	r24, 0x90	; 144
     3fc:	91 e0       	ldi	r25, 0x01	; 1
     3fe:	05 c0       	rjmp	.+10     	; 0x40a <turn_right+0x86>
     400:	fc 01       	movw	r30, r24
     402:	31 97       	sbiw	r30, 0x01	; 1
     404:	f1 f7       	brne	.-4      	; 0x402 <turn_right+0x7e>
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     406:	61 50       	subi	r22, 0x01	; 1
     408:	70 40       	sbci	r23, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     40a:	61 15       	cp	r22, r1
     40c:	71 05       	cpc	r23, r1
     40e:	c1 f7       	brne	.-16     	; 0x400 <turn_right+0x7c>
     410:	07 c0       	rjmp	.+14     	; 0x420 <turn_right+0x9c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     412:	c8 01       	movw	r24, r16
     414:	b7 01       	movw	r22, r14
     416:	0e 94 63 04 	call	0x8c6	; 0x8c6 <__fixunssfsi>
     41a:	cb 01       	movw	r24, r22
     41c:	01 97       	sbiw	r24, 0x01	; 1
     41e:	f1 f7       	brne	.-4      	; 0x41c <turn_right+0x98>
	ClrBit(DRIVER_PORT, IN2_PIN);
     420:	c2 98       	cbi	0x18, 2	; 24
	DRIVER_PORT&=~((1<<EN12_PIN)|(1<<IN2_PIN));
     422:	88 b3       	in	r24, 0x18	; 24
     424:	8b 7e       	andi	r24, 0xEB	; 235
     426:	88 bb       	out	0x18, r24	; 24
}
     428:	1f 91       	pop	r17
     42a:	0f 91       	pop	r16
     42c:	ff 90       	pop	r15
     42e:	ef 90       	pop	r14
     430:	df 90       	pop	r13
     432:	cf 90       	pop	r12
     434:	bf 90       	pop	r11
     436:	af 90       	pop	r10
     438:	08 95       	ret

0000043a <turn_release>:

void turn_release(){
     43a:	c9 99       	sbic	0x19, 1	; 25
     43c:	0b c0       	rjmp	.+22     	; 0x454 <turn_release+0x1a>
	if (IsBitOff(FEEDBACK_PIN, RIGHT_FEEDBACK_PIN)){
		DRIVER_PORT|=(1<<EN12_PIN);
     43e:	c4 9a       	sbi	0x18, 4	; 24
		ClrBit(DRIVER_PORT, IN1_PIN);
     440:	c3 98       	cbi	0x18, 3	; 24
     442:	01 c0       	rjmp	.+2      	; 0x446 <turn_release+0xc>
		while(IsBitOff(FEEDBACK_PIN, RIGHT_FEEDBACK_PIN)){
			SetBit(DRIVER_PORT, IN2_PIN);
     444:	c2 9a       	sbi	0x18, 2	; 24

void turn_release(){
	if (IsBitOff(FEEDBACK_PIN, RIGHT_FEEDBACK_PIN)){
		DRIVER_PORT|=(1<<EN12_PIN);
		ClrBit(DRIVER_PORT, IN1_PIN);
		while(IsBitOff(FEEDBACK_PIN, RIGHT_FEEDBACK_PIN)){
     446:	c9 9b       	sbis	0x19, 1	; 25
     448:	fd cf       	rjmp	.-6      	; 0x444 <turn_release+0xa>
			SetBit(DRIVER_PORT, IN2_PIN);
		}
		ClrBit(DRIVER_PORT, IN2_PIN);
     44a:	c2 98       	cbi	0x18, 2	; 24
		DRIVER_PORT&=~((1<<EN12_PIN)|(1<<IN2_PIN));
     44c:	88 b3       	in	r24, 0x18	; 24
     44e:	8b 7e       	andi	r24, 0xEB	; 235
     450:	88 bb       	out	0x18, r24	; 24
     452:	08 95       	ret
	}else if (IsBitOff(FEEDBACK_PIN, LEFT_FEEDBACK_PIN)){
     454:	ca 99       	sbic	0x19, 2	; 25
     456:	13 c0       	rjmp	.+38     	; 0x47e <turn_release+0x44>
		DRIVER_PORT|=(1<<EN12_PIN);
     458:	c4 9a       	sbi	0x18, 4	; 24
		ClrBit(DRIVER_PORT, IN2_PIN);
     45a:	c2 98       	cbi	0x18, 2	; 24
     45c:	01 c0       	rjmp	.+2      	; 0x460 <turn_release+0x26>
		while(IsBitOff(FEEDBACK_PIN, LEFT_FEEDBACK_PIN)){
			SetBit(DRIVER_PORT, IN1_PIN);
     45e:	c3 9a       	sbi	0x18, 3	; 24
		ClrBit(DRIVER_PORT, IN2_PIN);
		DRIVER_PORT&=~((1<<EN12_PIN)|(1<<IN2_PIN));
	}else if (IsBitOff(FEEDBACK_PIN, LEFT_FEEDBACK_PIN)){
		DRIVER_PORT|=(1<<EN12_PIN);
		ClrBit(DRIVER_PORT, IN2_PIN);
		while(IsBitOff(FEEDBACK_PIN, LEFT_FEEDBACK_PIN)){
     460:	ca 9b       	sbis	0x19, 2	; 25
     462:	fd cf       	rjmp	.-6      	; 0x45e <turn_release+0x24>
     464:	88 ee       	ldi	r24, 0xE8	; 232
     466:	93 e0       	ldi	r25, 0x03	; 3
     468:	20 e9       	ldi	r18, 0x90	; 144
     46a:	31 e0       	ldi	r19, 0x01	; 1
     46c:	f9 01       	movw	r30, r18
     46e:	31 97       	sbiw	r30, 0x01	; 1
     470:	f1 f7       	brne	.-4      	; 0x46e <turn_release+0x34>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     472:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     474:	d9 f7       	brne	.-10     	; 0x46c <turn_release+0x32>
			SetBit(DRIVER_PORT, IN1_PIN);
		}
		delay(100);
		ClrBit(DRIVER_PORT, IN1_PIN);
     476:	c3 98       	cbi	0x18, 3	; 24
		DRIVER_PORT&=~((1<<EN12_PIN)|(1<<IN1_PIN));
     478:	88 b3       	in	r24, 0x18	; 24
     47a:	87 7e       	andi	r24, 0xE7	; 231
     47c:	88 bb       	out	0x18, r24	; 24
     47e:	08 95       	ret

00000480 <turn_driver_init>:
#include "../template.h"
#include "TurnDriver.h"

void turn_driver_init(){
     480:	87 b3       	in	r24, 0x17	; 23
     482:	8c 61       	ori	r24, 0x1C	; 28
     484:	87 bb       	out	0x17, r24	; 23
	DRIVER_DDR|=(1<<EN12_PIN)|(1<<IN1_PIN)|(1<<IN2_PIN);
	FEEDBACK_PORT|=(1<<RIGHT_FEEDBACK_PIN)|(1<<LEFT_FEEDBACK_PIN);
     486:	8b b3       	in	r24, 0x1b	; 27
     488:	86 60       	ori	r24, 0x06	; 6
     48a:	8b bb       	out	0x1b, r24	; 27
	turn_release();
     48c:	0e 94 1d 02 	call	0x43a	; 0x43a <turn_release>
}
     490:	08 95       	ret

00000492 <idle>:
#else 
  #error "prescaller not correct"
#endif

void idle(void)
{
     492:	08 95       	ret

00000494 <__vector_11>:
}
//______________________________________________________


ISR(TIMER0_OVF_vect)
{
     494:	1f 92       	push	r1
     496:	0f 92       	push	r0
     498:	0f b6       	in	r0, 0x3f	; 63
     49a:	0f 92       	push	r0
     49c:	11 24       	eor	r1, r1
     49e:	2f 93       	push	r18
     4a0:	3f 93       	push	r19
     4a2:	8f 93       	push	r24
     4a4:	9f 93       	push	r25
     4a6:	ef 93       	push	r30
     4a8:	ff 93       	push	r31
   char	mask, start_bit, flag_in;
   TCNT0 = TIMER_CONST;
     4aa:	87 ef       	ldi	r24, 0xF7	; 247
     4ac:	82 bf       	out	0x32, r24	; 50
   char tmp;
// Transmitter Section
	if ( flag_tx_ready )
     4ae:	80 91 d9 01 	lds	r24, 0x01D9
     4b2:	88 23       	and	r24, r24
     4b4:	59 f1       	breq	.+86     	; 0x50c <__vector_11+0x78>
		{
		if ( --timer_tx_ctr<=0 )
     4b6:	80 91 db 01 	lds	r24, 0x01DB
     4ba:	81 50       	subi	r24, 0x01	; 1
     4bc:	80 93 db 01 	sts	0x01DB, r24
     4c0:	80 91 db 01 	lds	r24, 0x01DB
     4c4:	88 23       	and	r24, r24
     4c6:	11 f5       	brne	.+68     	; 0x50c <__vector_11+0x78>
			{
			mask = internal_tx_buffer&1;
     4c8:	20 91 e1 01 	lds	r18, 0x01E1
     4cc:	30 91 e2 01 	lds	r19, 0x01E2
			internal_tx_buffer >>= 1;
     4d0:	80 91 e1 01 	lds	r24, 0x01E1
     4d4:	90 91 e2 01 	lds	r25, 0x01E2
     4d8:	95 95       	asr	r25
     4da:	87 95       	ror	r24
     4dc:	90 93 e2 01 	sts	0x01E2, r25
     4e0:	80 93 e1 01 	sts	0x01E1, r24
			if ( mask )
     4e4:	20 ff       	sbrs	r18, 0
     4e6:	02 c0       	rjmp	.+4      	; 0x4ec <__vector_11+0x58>
				{
				set_tx_pin_high();
     4e8:	97 9a       	sbi	0x12, 7	; 18
     4ea:	01 c0       	rjmp	.+2      	; 0x4ee <__vector_11+0x5a>
				}
			else
				{
				set_tx_pin_low();
     4ec:	97 98       	cbi	0x12, 7	; 18
				}
			timer_tx_ctr = 3;
     4ee:	83 e0       	ldi	r24, 0x03	; 3
     4f0:	80 93 db 01 	sts	0x01DB, r24
			if ( --bits_left_in_tx<=0 )
     4f4:	80 91 dd 01 	lds	r24, 0x01DD
     4f8:	81 50       	subi	r24, 0x01	; 1
     4fa:	80 93 dd 01 	sts	0x01DD, r24
     4fe:	80 91 dd 01 	lds	r24, 0x01DD
     502:	88 23       	and	r24, r24
     504:	19 f4       	brne	.+6      	; 0x50c <__vector_11+0x78>
				{
				flag_tx_ready = FALSE;
     506:	10 92 d9 01 	sts	0x01D9, r1
                                set_tx_pin_high();
     50a:	97 9a       	sbi	0x12, 7	; 18
				}
			}
		}
// Receiver Section
	if ( flag_rx_off==FALSE )
     50c:	80 91 d6 01 	lds	r24, 0x01D6
     510:	88 23       	and	r24, r24
     512:	09 f0       	breq	.+2      	; 0x516 <__vector_11+0x82>
     514:	5e c0       	rjmp	.+188    	; 0x5d2 <__vector_11+0x13e>
		{
		if ( flag_rx_waiting_for_stop_bit )
     516:	80 91 d5 01 	lds	r24, 0x01D5
     51a:	88 23       	and	r24, r24
     51c:	19 f1       	breq	.+70     	; 0x564 <__vector_11+0xd0>
			{
			if ( --timer_rx_ctr<=0 )
     51e:	80 91 da 01 	lds	r24, 0x01DA
     522:	81 50       	subi	r24, 0x01	; 1
     524:	80 93 da 01 	sts	0x01DA, r24
     528:	88 23       	and	r24, r24
     52a:	09 f0       	breq	.+2      	; 0x52e <__vector_11+0x9a>
     52c:	52 c0       	rjmp	.+164    	; 0x5d2 <__vector_11+0x13e>
				{
				flag_rx_waiting_for_stop_bit = FALSE;
     52e:	10 92 d5 01 	sts	0x01D5, r1
				flag_rx_ready = FALSE;
     532:	10 92 d8 01 	sts	0x01D8, r1
				internal_rx_buffer &= 0xFF;
     536:	80 91 e0 01 	lds	r24, 0x01E0
				if ( internal_rx_buffer!=0xC2 )
     53a:	82 3c       	cpi	r24, 0xC2	; 194
     53c:	09 f4       	brne	.+2      	; 0x540 <__vector_11+0xac>
     53e:	49 c0       	rjmp	.+146    	; 0x5d2 <__vector_11+0x13e>
					{
					inbuf[qin] = internal_rx_buffer;
     540:	e0 91 b4 01 	lds	r30, 0x01B4
     544:	f0 e0       	ldi	r31, 0x00	; 0
     546:	eb 54       	subi	r30, 0x4B	; 75
     548:	fe 4f       	sbci	r31, 0xFE	; 254
     54a:	80 83       	st	Z, r24
					if ( ++qin>=IN_BUF_SIZE )
     54c:	80 91 b4 01 	lds	r24, 0x01B4
     550:	8f 5f       	subi	r24, 0xFF	; 255
     552:	80 93 b4 01 	sts	0x01B4, r24
     556:	80 91 b4 01 	lds	r24, 0x01B4
     55a:	80 32       	cpi	r24, 0x20	; 32
     55c:	d0 f1       	brcs	.+116    	; 0x5d2 <__vector_11+0x13e>
						{
						qin = 0;
     55e:	10 92 b4 01 	sts	0x01B4, r1
     562:	37 c0       	rjmp	.+110    	; 0x5d2 <__vector_11+0x13e>
					}
				}
			}
		else		// rx_test_busy
			{
			if ( flag_rx_ready==FALSE )
     564:	80 91 d8 01 	lds	r24, 0x01D8
     568:	88 23       	and	r24, r24
     56a:	89 f4       	brne	.+34     	; 0x58e <__vector_11+0xfa>
				{
				start_bit = get_rx_pin_status();
// Test for Start Bit
				if ( start_bit==0 )
     56c:	86 99       	sbic	0x10, 6	; 16
     56e:	31 c0       	rjmp	.+98     	; 0x5d2 <__vector_11+0x13e>
				        {
					flag_rx_ready = TRUE;
     570:	81 e0       	ldi	r24, 0x01	; 1
     572:	80 93 d8 01 	sts	0x01D8, r24
					internal_rx_buffer = 0;
     576:	10 92 e0 01 	sts	0x01E0, r1
					timer_rx_ctr = 4;
     57a:	94 e0       	ldi	r25, 0x04	; 4
     57c:	90 93 da 01 	sts	0x01DA, r25
					bits_left_in_rx = rx_num_of_bits;
     580:	90 91 de 01 	lds	r25, 0x01DE
     584:	90 93 dc 01 	sts	0x01DC, r25
					rx_mask = 1;
     588:	80 93 d7 01 	sts	0x01D7, r24
     58c:	22 c0       	rjmp	.+68     	; 0x5d2 <__vector_11+0x13e>
					}
				}
			else	// rx_busy
				{
				if ( --timer_rx_ctr<=0 )
     58e:	80 91 da 01 	lds	r24, 0x01DA
     592:	81 50       	subi	r24, 0x01	; 1
     594:	80 93 da 01 	sts	0x01DA, r24
     598:	88 23       	and	r24, r24
     59a:	d9 f4       	brne	.+54     	; 0x5d2 <__vector_11+0x13e>
					{				// rcv
					timer_rx_ctr = 3;
     59c:	83 e0       	ldi	r24, 0x03	; 3
     59e:	80 93 da 01 	sts	0x01DA, r24
					flag_in = get_rx_pin_status();
					if ( flag_in )
     5a2:	86 9b       	sbis	0x10, 6	; 16
     5a4:	07 c0       	rjmp	.+14     	; 0x5b4 <__vector_11+0x120>
						{
						internal_rx_buffer |= rx_mask;
     5a6:	80 91 e0 01 	lds	r24, 0x01E0
     5aa:	90 91 d7 01 	lds	r25, 0x01D7
     5ae:	89 2b       	or	r24, r25
     5b0:	80 93 e0 01 	sts	0x01E0, r24
						}
					rx_mask <<= 1;
     5b4:	80 91 d7 01 	lds	r24, 0x01D7
     5b8:	88 0f       	add	r24, r24
     5ba:	80 93 d7 01 	sts	0x01D7, r24
					if ( --bits_left_in_rx<=0 )
     5be:	80 91 dc 01 	lds	r24, 0x01DC
     5c2:	81 50       	subi	r24, 0x01	; 1
     5c4:	80 93 dc 01 	sts	0x01DC, r24
     5c8:	88 23       	and	r24, r24
     5ca:	19 f4       	brne	.+6      	; 0x5d2 <__vector_11+0x13e>
						{
						flag_rx_waiting_for_stop_bit = TRUE;
     5cc:	81 e0       	ldi	r24, 0x01	; 1
     5ce:	80 93 d5 01 	sts	0x01D5, r24
					}
				}
			}
		}
	
}
     5d2:	ff 91       	pop	r31
     5d4:	ef 91       	pop	r30
     5d6:	9f 91       	pop	r25
     5d8:	8f 91       	pop	r24
     5da:	3f 91       	pop	r19
     5dc:	2f 91       	pop	r18
     5de:	0f 90       	pop	r0
     5e0:	0f be       	out	0x3f, r0	; 63
     5e2:	0f 90       	pop	r0
     5e4:	1f 90       	pop	r1
     5e6:	18 95       	reti

000005e8 <SUART_Init>:

void SUART_Init(void)
{
     5e8:	10 92 d9 01 	sts	0x01D9, r1
	flag_tx_ready = FALSE;
	flag_rx_ready = FALSE;
     5ec:	10 92 d8 01 	sts	0x01D8, r1
	flag_rx_waiting_for_stop_bit = FALSE;
     5f0:	10 92 d5 01 	sts	0x01D5, r1
	flag_rx_off = FALSE;
     5f4:	10 92 d6 01 	sts	0x01D6, r1
	rx_num_of_bits = 10;
     5f8:	8a e0       	ldi	r24, 0x0A	; 10
     5fa:	80 93 de 01 	sts	0x01DE, r24
	tx_num_of_bits = 10;
     5fe:	80 93 df 01 	sts	0x01DF, r24
        
        RX_DDRX &= ~(1<<RX_PIN);//вход 
     602:	8e 98       	cbi	0x11, 6	; 17
        RX_PORTX |= (1<<RX_PIN);//вкл pull-up резистор
     604:	96 9a       	sbi	0x12, 6	; 18
  
        TX_DDRX |= (1<<TX_PIN);//выход
     606:	8f 9a       	sbi	0x11, 7	; 17
        TX_PORTX |= (1<<TX_PIN);//установить единицу 
     608:	97 9a       	sbi	0x12, 7	; 18
        
        //настройка таймера Т0
        TCCR0 = CSXX;  
     60a:	83 e0       	ldi	r24, 0x03	; 3
     60c:	83 bf       	out	0x33, r24	; 51
        TCNT0 = TIMER_CONST;
     60e:	87 ef       	ldi	r24, 0xF7	; 247
     610:	82 bf       	out	0x32, r24	; 50
        TIMSK |= (1<<TOIE0);
     612:	89 b7       	in	r24, 0x39	; 57
     614:	81 60       	ori	r24, 0x01	; 1
     616:	89 bf       	out	0x39, r24	; 57
}
     618:	08 95       	ret

0000061a <SUART_GetChar>:

char SUART_GetChar(void)
{
     61a:	90 91 b4 01 	lds	r25, 0x01B4
        unsigned char tmp;  
	char ch;

	do{
            tmp = qin;  
	    while (qout==tmp){
     61e:	80 91 b3 01 	lds	r24, 0x01B3
     622:	89 17       	cp	r24, r25
     624:	d1 f3       	breq	.-12     	; 0x61a <SUART_GetChar>
	       idle();
               tmp = qin;
            }
	    ch = inbuf[qout] & 0xFF;
     626:	e0 91 b3 01 	lds	r30, 0x01B3
     62a:	f0 e0       	ldi	r31, 0x00	; 0
     62c:	eb 54       	subi	r30, 0x4B	; 75
     62e:	fe 4f       	sbci	r31, 0xFE	; 254
     630:	e0 81       	ld	r30, Z
	    if ( ++qout>=IN_BUF_SIZE ){
     632:	80 91 b3 01 	lds	r24, 0x01B3
     636:	8f 5f       	subi	r24, 0xFF	; 255
     638:	80 93 b3 01 	sts	0x01B3, r24
     63c:	80 91 b3 01 	lds	r24, 0x01B3
     640:	80 32       	cpi	r24, 0x20	; 32
     642:	10 f0       	brcs	.+4      	; 0x648 <SUART_GetChar+0x2e>
		qout = 0;
     644:	10 92 b3 01 	sts	0x01B3, r1
	    }
	}while ( ch==0x0A || ch==0xC2 );
     648:	ea 30       	cpi	r30, 0x0A	; 10
     64a:	39 f3       	breq	.-50     	; 0x61a <SUART_GetChar>
     64c:	e2 3c       	cpi	r30, 0xC2	; 194
     64e:	29 f3       	breq	.-54     	; 0x61a <SUART_GetChar>
	return(ch);
}
     650:	8e 2f       	mov	r24, r30
     652:	08 95       	ret

00000654 <SUART_PutChar>:

void SUART_PutChar(char ch)
{
     654:	98 2f       	mov	r25, r24
	while ( flag_tx_ready );
     656:	80 91 d9 01 	lds	r24, 0x01D9
     65a:	88 23       	and	r24, r24
     65c:	e1 f7       	brne	.-8      	; 0x656 <SUART_PutChar+0x2>
	user_tx_buffer = ch;
     65e:	90 93 e3 01 	sts	0x01E3, r25

// invoke_UART_transmit
	timer_tx_ctr = 3;	
     662:	83 e0       	ldi	r24, 0x03	; 3
     664:	80 93 db 01 	sts	0x01DB, r24
	bits_left_in_tx = tx_num_of_bits;
     668:	80 91 df 01 	lds	r24, 0x01DF
     66c:	80 93 dd 01 	sts	0x01DD, r24
	internal_tx_buffer = (user_tx_buffer<<1) | 0x200;
     670:	89 2f       	mov	r24, r25
     672:	90 e0       	ldi	r25, 0x00	; 0
     674:	88 0f       	add	r24, r24
     676:	99 1f       	adc	r25, r25
     678:	92 60       	ori	r25, 0x02	; 2
     67a:	90 93 e2 01 	sts	0x01E2, r25
     67e:	80 93 e1 01 	sts	0x01E1, r24
	flag_tx_ready = TRUE;
     682:	81 e0       	ldi	r24, 0x01	; 1
     684:	80 93 d9 01 	sts	0x01D9, r24
}
     688:	08 95       	ret

0000068a <SUART_FlushInBuf>:

void SUART_FlushInBuf(void)
{
     68a:	10 92 b4 01 	sts	0x01B4, r1
   qin = 0;
   qout = 0;
     68e:	10 92 b3 01 	sts	0x01B3, r1
}
     692:	08 95       	ret

00000694 <SUART_Kbhit>:

char SUART_Kbhit(void)
{
     694:	90 91 b3 01 	lds	r25, 0x01B3
   unsigned char tmp = qout;
   return( qin!=tmp );
     698:	80 91 b4 01 	lds	r24, 0x01B4
     69c:	20 e0       	ldi	r18, 0x00	; 0
     69e:	89 13       	cpse	r24, r25
     6a0:	21 e0       	ldi	r18, 0x01	; 1
}
     6a2:	82 2f       	mov	r24, r18
     6a4:	08 95       	ret

000006a6 <SUART_TurnRxOn>:

void SUART_TurnRxOn(void)
{
     6a6:	10 92 d6 01 	sts	0x01D6, r1
   flag_rx_off = FALSE;
}
     6aa:	08 95       	ret

000006ac <SUART_TurnRxOff>:

void SUART_TurnRxOff(void)
{
     6ac:	81 e0       	ldi	r24, 0x01	; 1
     6ae:	80 93 d6 01 	sts	0x01D6, r24
   flag_rx_off = TRUE;
}
     6b2:	08 95       	ret

000006b4 <motorsTurnInit>:
#include "../template.h"
#include "motors.h"

void motorsTurnInit(){
     6b4:	87 b3       	in	r24, 0x17	; 23
     6b6:	83 60       	ori	r24, 0x03	; 3
     6b8:	87 bb       	out	0x17, r24	; 23
	MOTORS_DDR|=(1<<MOTORS_LEFT_PIN)|(1<<MOTORS_RIGHT_PIN);
	MOTORS_PORT&=~((1<<MOTORS_LEFT_PIN)|(1<<MOTORS_RIGHT_PIN));
     6ba:	88 b3       	in	r24, 0x18	; 24
     6bc:	8c 7f       	andi	r24, 0xFC	; 252
     6be:	88 bb       	out	0x18, r24	; 24
}
     6c0:	08 95       	ret

000006c2 <motorsMoveInit>:

void motorsMoveInit(){
     6c2:	87 b3       	in	r24, 0x17	; 23
     6c4:	8c 60       	ori	r24, 0x0C	; 12
     6c6:	87 bb       	out	0x17, r24	; 23
	MOTORS_DDR|=(1<<MOTORS_FORWARD_PIN)|(1<<MOTORS_BACKWARD_PIN);
	MOTORS_PORT&=~((1<<MOTORS_FORWARD_PIN)|(1<<MOTORS_BACKWARD_PIN));
     6c8:	88 b3       	in	r24, 0x18	; 24
     6ca:	83 7f       	andi	r24, 0xF3	; 243
     6cc:	88 bb       	out	0x18, r24	; 24
}
     6ce:	08 95       	ret

000006d0 <motorsMoveFinal>:

void motorsMoveFinal(){
     6d0:	88 b3       	in	r24, 0x18	; 24
     6d2:	83 7f       	andi	r24, 0xF3	; 243
     6d4:	88 bb       	out	0x18, r24	; 24
	MOTORS_PORT&=~((1<<MOTORS_FORWARD_PIN)|(1<<MOTORS_BACKWARD_PIN));
	MOTORS_DDR&=~((1<<MOTORS_FORWARD_PIN)|(1<<MOTORS_BACKWARD_PIN));
     6d6:	87 b3       	in	r24, 0x17	; 23
     6d8:	83 7f       	andi	r24, 0xF3	; 243
     6da:	87 bb       	out	0x17, r24	; 23
}
     6dc:	08 95       	ret

000006de <motorsTurnFinal>:

void motorsTurnFinal(){
     6de:	88 b3       	in	r24, 0x18	; 24
     6e0:	8c 7f       	andi	r24, 0xFC	; 252
     6e2:	88 bb       	out	0x18, r24	; 24
	MOTORS_PORT&=~((1<<MOTORS_LEFT_PIN)|(1<<MOTORS_RIGHT_PIN));
	MOTORS_DDR&=~((1<<MOTORS_LEFT_PIN)|(1<<MOTORS_RIGHT_PIN));
     6e4:	87 b3       	in	r24, 0x17	; 23
     6e6:	8c 7f       	andi	r24, 0xFC	; 252
     6e8:	87 bb       	out	0x17, r24	; 23
}
     6ea:	08 95       	ret

000006ec <motorsLeft>:

void motorsLeft(){
     6ec:	87 b3       	in	r24, 0x17	; 23
     6ee:	83 60       	ori	r24, 0x03	; 3
     6f0:	87 bb       	out	0x17, r24	; 23
#include "../template.h"
#include "motors.h"

void motorsTurnInit(){
	MOTORS_DDR|=(1<<MOTORS_LEFT_PIN)|(1<<MOTORS_RIGHT_PIN);
	MOTORS_PORT&=~((1<<MOTORS_LEFT_PIN)|(1<<MOTORS_RIGHT_PIN));
     6f2:	88 b3       	in	r24, 0x18	; 24
     6f4:	8c 7f       	andi	r24, 0xFC	; 252
     6f6:	88 bb       	out	0x18, r24	; 24
	MOTORS_DDR&=~((1<<MOTORS_LEFT_PIN)|(1<<MOTORS_RIGHT_PIN));
}

void motorsLeft(){
	motorsTurnInit();
	ClrBit(MOTORS_PORT, MOTORS_RIGHT_PIN);
     6f8:	c1 98       	cbi	0x18, 1	; 24
	SetBit(MOTORS_PORT, MOTORS_LEFT_PIN);
     6fa:	c0 9a       	sbi	0x18, 0	; 24
}
     6fc:	08 95       	ret

000006fe <motorsRight>:

void motorsRight(){
     6fe:	87 b3       	in	r24, 0x17	; 23
     700:	83 60       	ori	r24, 0x03	; 3
     702:	87 bb       	out	0x17, r24	; 23
#include "../template.h"
#include "motors.h"

void motorsTurnInit(){
	MOTORS_DDR|=(1<<MOTORS_LEFT_PIN)|(1<<MOTORS_RIGHT_PIN);
	MOTORS_PORT&=~((1<<MOTORS_LEFT_PIN)|(1<<MOTORS_RIGHT_PIN));
     704:	88 b3       	in	r24, 0x18	; 24
     706:	8c 7f       	andi	r24, 0xFC	; 252
     708:	88 bb       	out	0x18, r24	; 24
	SetBit(MOTORS_PORT, MOTORS_LEFT_PIN);
}

void motorsRight(){
	motorsTurnInit();
	ClrBit(MOTORS_PORT, MOTORS_LEFT_PIN);
     70a:	c0 98       	cbi	0x18, 0	; 24
	SetBit(MOTORS_PORT, MOTORS_RIGHT_PIN);
     70c:	c1 9a       	sbi	0x18, 1	; 24
}
     70e:	08 95       	ret

00000710 <motorsRelease>:

void motorsRelease(){
     710:	87 b3       	in	r24, 0x17	; 23
     712:	83 60       	ori	r24, 0x03	; 3
     714:	87 bb       	out	0x17, r24	; 23
#include "../template.h"
#include "motors.h"

void motorsTurnInit(){
	MOTORS_DDR|=(1<<MOTORS_LEFT_PIN)|(1<<MOTORS_RIGHT_PIN);
	MOTORS_PORT&=~((1<<MOTORS_LEFT_PIN)|(1<<MOTORS_RIGHT_PIN));
     716:	88 b3       	in	r24, 0x18	; 24
     718:	8c 7f       	andi	r24, 0xFC	; 252
     71a:	88 bb       	out	0x18, r24	; 24
	SetBit(MOTORS_PORT, MOTORS_RIGHT_PIN);
}

void motorsRelease(){
	motorsTurnInit();
	ClrBit(MOTORS_PORT, MOTORS_LEFT_PIN);
     71c:	c0 98       	cbi	0x18, 0	; 24
	ClrBit(MOTORS_PORT, MOTORS_RIGHT_PIN);
     71e:	c1 98       	cbi	0x18, 1	; 24
	MOTORS_PORT&=~((1<<MOTORS_FORWARD_PIN)|(1<<MOTORS_BACKWARD_PIN));
	MOTORS_DDR&=~((1<<MOTORS_FORWARD_PIN)|(1<<MOTORS_BACKWARD_PIN));
}

void motorsTurnFinal(){
	MOTORS_PORT&=~((1<<MOTORS_LEFT_PIN)|(1<<MOTORS_RIGHT_PIN));
     720:	88 b3       	in	r24, 0x18	; 24
     722:	8c 7f       	andi	r24, 0xFC	; 252
     724:	88 bb       	out	0x18, r24	; 24
	MOTORS_DDR&=~((1<<MOTORS_LEFT_PIN)|(1<<MOTORS_RIGHT_PIN));
     726:	87 b3       	in	r24, 0x17	; 23
     728:	8c 7f       	andi	r24, 0xFC	; 252
     72a:	87 bb       	out	0x17, r24	; 23
void motorsRelease(){
	motorsTurnInit();
	ClrBit(MOTORS_PORT, MOTORS_LEFT_PIN);
	ClrBit(MOTORS_PORT, MOTORS_RIGHT_PIN);
	motorsTurnFinal();
}
     72c:	08 95       	ret

0000072e <motorsForward>:

void motorsForward(){
     72e:	87 b3       	in	r24, 0x17	; 23
     730:	8c 60       	ori	r24, 0x0C	; 12
     732:	87 bb       	out	0x17, r24	; 23
	MOTORS_PORT&=~((1<<MOTORS_LEFT_PIN)|(1<<MOTORS_RIGHT_PIN));
}

void motorsMoveInit(){
	MOTORS_DDR|=(1<<MOTORS_FORWARD_PIN)|(1<<MOTORS_BACKWARD_PIN);
	MOTORS_PORT&=~((1<<MOTORS_FORWARD_PIN)|(1<<MOTORS_BACKWARD_PIN));
     734:	88 b3       	in	r24, 0x18	; 24
     736:	83 7f       	andi	r24, 0xF3	; 243
     738:	88 bb       	out	0x18, r24	; 24
	motorsTurnFinal();
}

void motorsForward(){
	motorsMoveInit();
	ClrBit(MOTORS_PORT, MOTORS_BACKWARD_PIN);
     73a:	c2 98       	cbi	0x18, 2	; 24
	SetBit(MOTORS_PORT, MOTORS_FORWARD_PIN);
     73c:	c3 9a       	sbi	0x18, 3	; 24
}
     73e:	08 95       	ret

00000740 <motorsBackward>:

void motorsBackward(){
     740:	87 b3       	in	r24, 0x17	; 23
     742:	8c 60       	ori	r24, 0x0C	; 12
     744:	87 bb       	out	0x17, r24	; 23
	MOTORS_PORT&=~((1<<MOTORS_LEFT_PIN)|(1<<MOTORS_RIGHT_PIN));
}

void motorsMoveInit(){
	MOTORS_DDR|=(1<<MOTORS_FORWARD_PIN)|(1<<MOTORS_BACKWARD_PIN);
	MOTORS_PORT&=~((1<<MOTORS_FORWARD_PIN)|(1<<MOTORS_BACKWARD_PIN));
     746:	88 b3       	in	r24, 0x18	; 24
     748:	83 7f       	andi	r24, 0xF3	; 243
     74a:	88 bb       	out	0x18, r24	; 24
	SetBit(MOTORS_PORT, MOTORS_FORWARD_PIN);
}

void motorsBackward(){
	motorsMoveInit();
	ClrBit(MOTORS_PORT, MOTORS_FORWARD_PIN);
     74c:	c3 98       	cbi	0x18, 3	; 24
	SetBit(MOTORS_PORT, MOTORS_BACKWARD_PIN);
     74e:	c2 9a       	sbi	0x18, 2	; 24
}
     750:	08 95       	ret

00000752 <motorsStop>:

void motorsStop(){
     752:	87 b3       	in	r24, 0x17	; 23
     754:	8c 60       	ori	r24, 0x0C	; 12
     756:	87 bb       	out	0x17, r24	; 23
	MOTORS_PORT&=~((1<<MOTORS_LEFT_PIN)|(1<<MOTORS_RIGHT_PIN));
}

void motorsMoveInit(){
	MOTORS_DDR|=(1<<MOTORS_FORWARD_PIN)|(1<<MOTORS_BACKWARD_PIN);
	MOTORS_PORT&=~((1<<MOTORS_FORWARD_PIN)|(1<<MOTORS_BACKWARD_PIN));
     758:	88 b3       	in	r24, 0x18	; 24
     75a:	83 7f       	andi	r24, 0xF3	; 243
     75c:	88 bb       	out	0x18, r24	; 24
	SetBit(MOTORS_PORT, MOTORS_BACKWARD_PIN);
}

void motorsStop(){
	motorsMoveInit();
	ClrBit(MOTORS_PORT, MOTORS_BACKWARD_PIN);
     75e:	c2 98       	cbi	0x18, 2	; 24
	ClrBit(MOTORS_PORT, MOTORS_FORWARD_PIN);
     760:	c3 98       	cbi	0x18, 3	; 24
	MOTORS_DDR|=(1<<MOTORS_FORWARD_PIN)|(1<<MOTORS_BACKWARD_PIN);
	MOTORS_PORT&=~((1<<MOTORS_FORWARD_PIN)|(1<<MOTORS_BACKWARD_PIN));
}

void motorsMoveFinal(){
	MOTORS_PORT&=~((1<<MOTORS_FORWARD_PIN)|(1<<MOTORS_BACKWARD_PIN));
     762:	88 b3       	in	r24, 0x18	; 24
     764:	83 7f       	andi	r24, 0xF3	; 243
     766:	88 bb       	out	0x18, r24	; 24
	MOTORS_DDR&=~((1<<MOTORS_FORWARD_PIN)|(1<<MOTORS_BACKWARD_PIN));
     768:	87 b3       	in	r24, 0x17	; 23
     76a:	83 7f       	andi	r24, 0xF3	; 243
     76c:	87 bb       	out	0x17, r24	; 23
void motorsStop(){
	motorsMoveInit();
	ClrBit(MOTORS_PORT, MOTORS_BACKWARD_PIN);
	ClrBit(MOTORS_PORT, MOTORS_FORWARD_PIN);
	motorsMoveFinal();
}
     76e:	08 95       	ret

00000770 <checkCommand>:

  buff[0] = UART_NO_DATA;
  buff[1] = UART_NO_DATA;
}

unsigned char checkCommand(unsigned char comm){
     770:	98 2f       	mov	r25, r24
     772:	e0 e6       	ldi	r30, 0x60	; 96
     774:	f0 e0       	ldi	r31, 0x00	; 0
	for(unsigned char i=0; i<comm_count; i++){
		if (comm == commands[i]){
     776:	80 81       	ld	r24, Z
     778:	98 17       	cp	r25, r24
     77a:	11 f4       	brne	.+4      	; 0x780 <checkCommand+0x10>
     77c:	81 e0       	ldi	r24, 0x01	; 1
     77e:	08 95       	ret
     780:	31 96       	adiw	r30, 0x01	; 1
  buff[0] = UART_NO_DATA;
  buff[1] = UART_NO_DATA;
}

unsigned char checkCommand(unsigned char comm){
	for(unsigned char i=0; i<comm_count; i++){
     782:	80 e0       	ldi	r24, 0x00	; 0
     784:	e6 36       	cpi	r30, 0x66	; 102
     786:	f8 07       	cpc	r31, r24
     788:	b1 f7       	brne	.-20     	; 0x776 <checkCommand+0x6>
     78a:	80 e0       	ldi	r24, 0x00	; 0
		if (comm == commands[i]){
			return TRUE;
		}
	}
	return FALSE;
}
     78c:	08 95       	ret

0000078e <getComm>:

unsigned char getComm(unsigned int data){
     78e:	08 95       	ret

00000790 <start>:
		buff[0] = UART_NO_DATA;	
    }
  return 0;
}

void start(){
     790:	8a ea       	ldi	r24, 0xAA	; 170
     792:	0e 94 ca 00 	call	0x194	; 0x194 <uart_putc>
  uart_putc(START_BYTE);
  uart_putc(START_BYTE);
     796:	8a ea       	ldi	r24, 0xAA	; 170
     798:	0e 94 ca 00 	call	0x194	; 0x194 <uart_putc>

  buff[0] = UART_NO_DATA;
     79c:	80 e0       	ldi	r24, 0x00	; 0
     79e:	91 e0       	ldi	r25, 0x01	; 1
     7a0:	90 93 e7 01 	sts	0x01E7, r25
     7a4:	80 93 e6 01 	sts	0x01E6, r24
  buff[1] = UART_NO_DATA;
     7a8:	90 93 e9 01 	sts	0x01E9, r25
     7ac:	80 93 e8 01 	sts	0x01E8, r24
}
     7b0:	08 95       	ret

000007b2 <main>:
void start();
unsigned char checkCommand(unsigned char comm);
unsigned char getComm(unsigned int data);

int main( void )
{
     7b2:	1f 93       	push	r17
     7b4:	cf 93       	push	r28
     7b6:	df 93       	push	r29
  uart_init( UART_BAUD_SELECT(UART_BAUD_RATE, F_CPU) );
     7b8:	87 e6       	ldi	r24, 0x67	; 103
     7ba:	90 e0       	ldi	r25, 0x00	; 0
     7bc:	0e 94 98 00 	call	0x130	; 0x130 <uart_init>
  wdt_enable(WDTO_1S);
     7c0:	2e e0       	ldi	r18, 0x0E	; 14
     7c2:	88 e1       	ldi	r24, 0x18	; 24
     7c4:	90 e0       	ldi	r25, 0x00	; 0
     7c6:	0f b6       	in	r0, 0x3f	; 63
     7c8:	f8 94       	cli
     7ca:	a8 95       	wdr
     7cc:	81 bd       	out	0x21, r24	; 33
     7ce:	0f be       	out	0x3f, r0	; 63
     7d0:	21 bd       	out	0x21, r18	; 33
  sei();
     7d2:	78 94       	sei
  start();
     7d4:	0e 94 c8 03 	call	0x790	; 0x790 <start>
				wdt_reset();
				buff[0] = uart_getc();
			}

			if (checkCommand( getComm(buff[0]) )){
				firbFlag = TRUE;
     7d8:	11 e0       	ldi	r17, 0x01	; 1
				buff[1] = uart_getc();
				if (getComm(buff[1]) == SPACE_BYTE){
						secbFlag = TRUE;
					}
				}
				buff[1] = UART_NO_DATA;
     7da:	c0 e0       	ldi	r28, 0x00	; 0
     7dc:	d1 e0       	ldi	r29, 0x01	; 1
  wdt_enable(WDTO_1S);
  sei();
  start();
	
  	while(1){
			wdt_reset();
     7de:	a8 95       	wdr
     7e0:	07 c0       	rjmp	.+14     	; 0x7f0 <main+0x3e>
		
			while (buff[0] == UART_NO_DATA){
				wdt_reset();
     7e2:	a8 95       	wdr
				buff[0] = uart_getc();
     7e4:	0e 94 ad 00 	call	0x15a	; 0x15a <uart_getc>
     7e8:	90 93 e7 01 	sts	0x01E7, r25
     7ec:	80 93 e6 01 	sts	0x01E6, r24
  start();
	
  	while(1){
			wdt_reset();
		
			while (buff[0] == UART_NO_DATA){
     7f0:	80 91 e6 01 	lds	r24, 0x01E6
     7f4:	90 91 e7 01 	lds	r25, 0x01E7
     7f8:	80 50       	subi	r24, 0x00	; 0
     7fa:	91 40       	sbci	r25, 0x01	; 1
     7fc:	91 f3       	breq	.-28     	; 0x7e2 <main+0x30>
				wdt_reset();
				buff[0] = uart_getc();
			}

			if (checkCommand( getComm(buff[0]) )){
     7fe:	80 91 e6 01 	lds	r24, 0x01E6
     802:	90 91 e7 01 	lds	r25, 0x01E7
	}
	return FALSE;
}

unsigned char getComm(unsigned int data){
	return (data & 0x00FF);
     806:	98 2f       	mov	r25, r24
     808:	e0 e6       	ldi	r30, 0x60	; 96
     80a:	f0 e0       	ldi	r31, 0x00	; 0
  buff[1] = UART_NO_DATA;
}

unsigned char checkCommand(unsigned char comm){
	for(unsigned char i=0; i<comm_count; i++){
		if (comm == commands[i]){
     80c:	80 81       	ld	r24, Z
     80e:	98 17       	cp	r25, r24
     810:	31 f0       	breq	.+12     	; 0x81e <main+0x6c>
     812:	31 96       	adiw	r30, 0x01	; 1
  buff[0] = UART_NO_DATA;
  buff[1] = UART_NO_DATA;
}

unsigned char checkCommand(unsigned char comm){
	for(unsigned char i=0; i<comm_count; i++){
     814:	80 e0       	ldi	r24, 0x00	; 0
     816:	e6 36       	cpi	r30, 0x66	; 102
     818:	f8 07       	cpc	r31, r24
     81a:	c1 f7       	brne	.-16     	; 0x80c <main+0x5a>
     81c:	1d c0       	rjmp	.+58     	; 0x858 <main+0xa6>
				wdt_reset();
				buff[0] = uart_getc();
			}

			if (checkCommand( getComm(buff[0]) )){
				firbFlag = TRUE;
     81e:	10 93 e4 01 	sts	0x01E4, r17
     822:	0f c0       	rjmp	.+30     	; 0x842 <main+0x90>
				while (buff[1] == UART_NO_DATA){
					wdt_reset();
     824:	a8 95       	wdr
				buff[1] = uart_getc();
     826:	0e 94 ad 00 	call	0x15a	; 0x15a <uart_getc>
     82a:	90 93 e9 01 	sts	0x01E9, r25
     82e:	80 93 e8 01 	sts	0x01E8, r24
				if (getComm(buff[1]) == SPACE_BYTE){
     832:	80 91 e8 01 	lds	r24, 0x01E8
     836:	90 91 e9 01 	lds	r25, 0x01E9
     83a:	8a 30       	cpi	r24, 0x0A	; 10
     83c:	11 f4       	brne	.+4      	; 0x842 <main+0x90>
						secbFlag = TRUE;
     83e:	10 93 e5 01 	sts	0x01E5, r17
				buff[0] = uart_getc();
			}

			if (checkCommand( getComm(buff[0]) )){
				firbFlag = TRUE;
				while (buff[1] == UART_NO_DATA){
     842:	80 91 e8 01 	lds	r24, 0x01E8
     846:	90 91 e9 01 	lds	r25, 0x01E9
     84a:	80 50       	subi	r24, 0x00	; 0
     84c:	91 40       	sbci	r25, 0x01	; 1
     84e:	51 f3       	breq	.-44     	; 0x824 <main+0x72>
				buff[1] = uart_getc();
				if (getComm(buff[1]) == SPACE_BYTE){
						secbFlag = TRUE;
					}
				}
				buff[1] = UART_NO_DATA;
     850:	d0 93 e9 01 	sts	0x01E9, r29
     854:	c0 93 e8 01 	sts	0x01E8, r28
			}

			if (firbFlag && secbFlag){
     858:	80 91 e4 01 	lds	r24, 0x01E4
     85c:	88 23       	and	r24, r24
     85e:	51 f1       	breq	.+84     	; 0x8b4 <__stack+0x55>
     860:	80 91 e5 01 	lds	r24, 0x01E5
     864:	88 23       	and	r24, r24
     866:	31 f1       	breq	.+76     	; 0x8b4 <__stack+0x55>
				wdt_reset();
     868:	a8 95       	wdr
				switch(getComm(buff[0])){
     86a:	80 91 e6 01 	lds	r24, 0x01E6
     86e:	90 91 e7 01 	lds	r25, 0x01E7
     872:	82 33       	cpi	r24, 0x32	; 50
     874:	89 f0       	breq	.+34     	; 0x898 <__stack+0x39>
     876:	83 33       	cpi	r24, 0x33	; 51
     878:	28 f4       	brcc	.+10     	; 0x884 <__stack+0x25>
     87a:	80 33       	cpi	r24, 0x30	; 48
     87c:	81 f0       	breq	.+32     	; 0x89e <__stack+0x3f>
     87e:	81 33       	cpi	r24, 0x31	; 49
     880:	c9 f4       	brne	.+50     	; 0x8b4 <__stack+0x55>
     882:	07 c0       	rjmp	.+14     	; 0x892 <__stack+0x33>
     884:	84 33       	cpi	r24, 0x34	; 52
     886:	89 f0       	breq	.+34     	; 0x8aa <__stack+0x4b>
     888:	84 33       	cpi	r24, 0x34	; 52
     88a:	90 f0       	brcs	.+36     	; 0x8b0 <__stack+0x51>
     88c:	85 33       	cpi	r24, 0x35	; 53
     88e:	91 f4       	brne	.+36     	; 0x8b4 <__stack+0x55>
     890:	09 c0       	rjmp	.+18     	; 0x8a4 <__stack+0x45>
					case RIGHT_COMM: motorsRight();break;
     892:	0e 94 7f 03 	call	0x6fe	; 0x6fe <motorsRight>
     896:	0e c0       	rjmp	.+28     	; 0x8b4 <__stack+0x55>
					case LEFT_COMM: motorsLeft();break;
     898:	0e 94 76 03 	call	0x6ec	; 0x6ec <motorsLeft>
     89c:	0b c0       	rjmp	.+22     	; 0x8b4 <__stack+0x55>
					case RELEASE_COMM: motorsRelease();break;
     89e:	0e 94 88 03 	call	0x710	; 0x710 <motorsRelease>
     8a2:	08 c0       	rjmp	.+16     	; 0x8b4 <__stack+0x55>

					case FORWARD_COMM: motorsForward();break;
     8a4:	0e 94 97 03 	call	0x72e	; 0x72e <motorsForward>
     8a8:	05 c0       	rjmp	.+10     	; 0x8b4 <__stack+0x55>
					case BACKWARD_COMM: motorsBackward();break;
     8aa:	0e 94 a0 03 	call	0x740	; 0x740 <motorsBackward>
     8ae:	02 c0       	rjmp	.+4      	; 0x8b4 <__stack+0x55>
					case STOP_COMM: motorsStop();break;
     8b0:	0e 94 a9 03 	call	0x752	; 0x752 <motorsStop>

					default:break;
				}
			}

		firbFlag = FALSE;
     8b4:	10 92 e4 01 	sts	0x01E4, r1
		secbFlag = FALSE;
     8b8:	10 92 e5 01 	sts	0x01E5, r1
		buff[0] = UART_NO_DATA;	
     8bc:	d0 93 e7 01 	sts	0x01E7, r29
     8c0:	c0 93 e6 01 	sts	0x01E6, r28
     8c4:	8c cf       	rjmp	.-232    	; 0x7de <main+0x2c>

000008c6 <__fixunssfsi>:
     8c6:	ef 92       	push	r14
     8c8:	ff 92       	push	r15
     8ca:	0f 93       	push	r16
     8cc:	1f 93       	push	r17
     8ce:	7b 01       	movw	r14, r22
     8d0:	8c 01       	movw	r16, r24
     8d2:	20 e0       	ldi	r18, 0x00	; 0
     8d4:	30 e0       	ldi	r19, 0x00	; 0
     8d6:	40 e0       	ldi	r20, 0x00	; 0
     8d8:	5f e4       	ldi	r21, 0x4F	; 79
     8da:	0e 94 63 07 	call	0xec6	; 0xec6 <__gesf2>
     8de:	88 23       	and	r24, r24
     8e0:	8c f0       	brlt	.+34     	; 0x904 <__fixunssfsi+0x3e>
     8e2:	20 e0       	ldi	r18, 0x00	; 0
     8e4:	30 e0       	ldi	r19, 0x00	; 0
     8e6:	40 e0       	ldi	r20, 0x00	; 0
     8e8:	5f e4       	ldi	r21, 0x4F	; 79
     8ea:	c8 01       	movw	r24, r16
     8ec:	b7 01       	movw	r22, r14
     8ee:	0e 94 db 05 	call	0xbb6	; 0xbb6 <__subsf3>
     8f2:	0e 94 c3 07 	call	0xf86	; 0xf86 <__fixsfsi>
     8f6:	9b 01       	movw	r18, r22
     8f8:	ac 01       	movw	r20, r24
     8fa:	20 50       	subi	r18, 0x00	; 0
     8fc:	30 40       	sbci	r19, 0x00	; 0
     8fe:	40 40       	sbci	r20, 0x00	; 0
     900:	50 48       	sbci	r21, 0x80	; 128
     902:	06 c0       	rjmp	.+12     	; 0x910 <__fixunssfsi+0x4a>
     904:	c8 01       	movw	r24, r16
     906:	b7 01       	movw	r22, r14
     908:	0e 94 c3 07 	call	0xf86	; 0xf86 <__fixsfsi>
     90c:	9b 01       	movw	r18, r22
     90e:	ac 01       	movw	r20, r24
     910:	b9 01       	movw	r22, r18
     912:	ca 01       	movw	r24, r20
     914:	1f 91       	pop	r17
     916:	0f 91       	pop	r16
     918:	ff 90       	pop	r15
     91a:	ef 90       	pop	r14
     91c:	08 95       	ret

0000091e <_fpadd_parts>:
     91e:	a0 e0       	ldi	r26, 0x00	; 0
     920:	b0 e0       	ldi	r27, 0x00	; 0
     922:	e5 e9       	ldi	r30, 0x95	; 149
     924:	f4 e0       	ldi	r31, 0x04	; 4
     926:	0c 94 85 0a 	jmp	0x150a	; 0x150a <__prologue_saves__>
     92a:	dc 01       	movw	r26, r24
     92c:	2b 01       	movw	r4, r22
     92e:	fa 01       	movw	r30, r20
     930:	9c 91       	ld	r25, X
     932:	92 30       	cpi	r25, 0x02	; 2
     934:	08 f4       	brcc	.+2      	; 0x938 <_fpadd_parts+0x1a>
     936:	39 c1       	rjmp	.+626    	; 0xbaa <_fpadd_parts+0x28c>
     938:	eb 01       	movw	r28, r22
     93a:	88 81       	ld	r24, Y
     93c:	82 30       	cpi	r24, 0x02	; 2
     93e:	08 f4       	brcc	.+2      	; 0x942 <_fpadd_parts+0x24>
     940:	33 c1       	rjmp	.+614    	; 0xba8 <_fpadd_parts+0x28a>
     942:	94 30       	cpi	r25, 0x04	; 4
     944:	69 f4       	brne	.+26     	; 0x960 <_fpadd_parts+0x42>
     946:	84 30       	cpi	r24, 0x04	; 4
     948:	09 f0       	breq	.+2      	; 0x94c <_fpadd_parts+0x2e>
     94a:	2f c1       	rjmp	.+606    	; 0xbaa <_fpadd_parts+0x28c>
     94c:	11 96       	adiw	r26, 0x01	; 1
     94e:	9c 91       	ld	r25, X
     950:	11 97       	sbiw	r26, 0x01	; 1
     952:	89 81       	ldd	r24, Y+1	; 0x01
     954:	98 17       	cp	r25, r24
     956:	09 f4       	brne	.+2      	; 0x95a <_fpadd_parts+0x3c>
     958:	28 c1       	rjmp	.+592    	; 0xbaa <_fpadd_parts+0x28c>
     95a:	a6 e6       	ldi	r26, 0x66	; 102
     95c:	b0 e0       	ldi	r27, 0x00	; 0
     95e:	25 c1       	rjmp	.+586    	; 0xbaa <_fpadd_parts+0x28c>
     960:	84 30       	cpi	r24, 0x04	; 4
     962:	09 f4       	brne	.+2      	; 0x966 <_fpadd_parts+0x48>
     964:	21 c1       	rjmp	.+578    	; 0xba8 <_fpadd_parts+0x28a>
     966:	82 30       	cpi	r24, 0x02	; 2
     968:	a9 f4       	brne	.+42     	; 0x994 <_fpadd_parts+0x76>
     96a:	92 30       	cpi	r25, 0x02	; 2
     96c:	09 f0       	breq	.+2      	; 0x970 <_fpadd_parts+0x52>
     96e:	1d c1       	rjmp	.+570    	; 0xbaa <_fpadd_parts+0x28c>
     970:	9a 01       	movw	r18, r20
     972:	ad 01       	movw	r20, r26
     974:	88 e0       	ldi	r24, 0x08	; 8
     976:	ea 01       	movw	r28, r20
     978:	09 90       	ld	r0, Y+
     97a:	ae 01       	movw	r20, r28
     97c:	e9 01       	movw	r28, r18
     97e:	09 92       	st	Y+, r0
     980:	9e 01       	movw	r18, r28
     982:	81 50       	subi	r24, 0x01	; 1
     984:	c1 f7       	brne	.-16     	; 0x976 <_fpadd_parts+0x58>
     986:	e2 01       	movw	r28, r4
     988:	89 81       	ldd	r24, Y+1	; 0x01
     98a:	11 96       	adiw	r26, 0x01	; 1
     98c:	9c 91       	ld	r25, X
     98e:	89 23       	and	r24, r25
     990:	81 83       	std	Z+1, r24	; 0x01
     992:	08 c1       	rjmp	.+528    	; 0xba4 <_fpadd_parts+0x286>
     994:	92 30       	cpi	r25, 0x02	; 2
     996:	09 f4       	brne	.+2      	; 0x99a <_fpadd_parts+0x7c>
     998:	07 c1       	rjmp	.+526    	; 0xba8 <_fpadd_parts+0x28a>
     99a:	12 96       	adiw	r26, 0x02	; 2
     99c:	2d 90       	ld	r2, X+
     99e:	3c 90       	ld	r3, X
     9a0:	13 97       	sbiw	r26, 0x03	; 3
     9a2:	eb 01       	movw	r28, r22
     9a4:	8a 81       	ldd	r24, Y+2	; 0x02
     9a6:	9b 81       	ldd	r25, Y+3	; 0x03
     9a8:	14 96       	adiw	r26, 0x04	; 4
     9aa:	ad 90       	ld	r10, X+
     9ac:	bd 90       	ld	r11, X+
     9ae:	cd 90       	ld	r12, X+
     9b0:	dc 90       	ld	r13, X
     9b2:	17 97       	sbiw	r26, 0x07	; 7
     9b4:	ec 80       	ldd	r14, Y+4	; 0x04
     9b6:	fd 80       	ldd	r15, Y+5	; 0x05
     9b8:	0e 81       	ldd	r16, Y+6	; 0x06
     9ba:	1f 81       	ldd	r17, Y+7	; 0x07
     9bc:	91 01       	movw	r18, r2
     9be:	28 1b       	sub	r18, r24
     9c0:	39 0b       	sbc	r19, r25
     9c2:	b9 01       	movw	r22, r18
     9c4:	37 ff       	sbrs	r19, 7
     9c6:	04 c0       	rjmp	.+8      	; 0x9d0 <_fpadd_parts+0xb2>
     9c8:	66 27       	eor	r22, r22
     9ca:	77 27       	eor	r23, r23
     9cc:	62 1b       	sub	r22, r18
     9ce:	73 0b       	sbc	r23, r19
     9d0:	60 32       	cpi	r22, 0x20	; 32
     9d2:	71 05       	cpc	r23, r1
     9d4:	0c f0       	brlt	.+2      	; 0x9d8 <_fpadd_parts+0xba>
     9d6:	61 c0       	rjmp	.+194    	; 0xa9a <_fpadd_parts+0x17c>
     9d8:	12 16       	cp	r1, r18
     9da:	13 06       	cpc	r1, r19
     9dc:	6c f5       	brge	.+90     	; 0xa38 <_fpadd_parts+0x11a>
     9de:	37 01       	movw	r6, r14
     9e0:	48 01       	movw	r8, r16
     9e2:	06 2e       	mov	r0, r22
     9e4:	04 c0       	rjmp	.+8      	; 0x9ee <_fpadd_parts+0xd0>
     9e6:	96 94       	lsr	r9
     9e8:	87 94       	ror	r8
     9ea:	77 94       	ror	r7
     9ec:	67 94       	ror	r6
     9ee:	0a 94       	dec	r0
     9f0:	d2 f7       	brpl	.-12     	; 0x9e6 <_fpadd_parts+0xc8>
     9f2:	21 e0       	ldi	r18, 0x01	; 1
     9f4:	30 e0       	ldi	r19, 0x00	; 0
     9f6:	40 e0       	ldi	r20, 0x00	; 0
     9f8:	50 e0       	ldi	r21, 0x00	; 0
     9fa:	04 c0       	rjmp	.+8      	; 0xa04 <_fpadd_parts+0xe6>
     9fc:	22 0f       	add	r18, r18
     9fe:	33 1f       	adc	r19, r19
     a00:	44 1f       	adc	r20, r20
     a02:	55 1f       	adc	r21, r21
     a04:	6a 95       	dec	r22
     a06:	d2 f7       	brpl	.-12     	; 0x9fc <_fpadd_parts+0xde>
     a08:	21 50       	subi	r18, 0x01	; 1
     a0a:	30 40       	sbci	r19, 0x00	; 0
     a0c:	40 40       	sbci	r20, 0x00	; 0
     a0e:	50 40       	sbci	r21, 0x00	; 0
     a10:	2e 21       	and	r18, r14
     a12:	3f 21       	and	r19, r15
     a14:	40 23       	and	r20, r16
     a16:	51 23       	and	r21, r17
     a18:	21 15       	cp	r18, r1
     a1a:	31 05       	cpc	r19, r1
     a1c:	41 05       	cpc	r20, r1
     a1e:	51 05       	cpc	r21, r1
     a20:	21 f0       	breq	.+8      	; 0xa2a <_fpadd_parts+0x10c>
     a22:	21 e0       	ldi	r18, 0x01	; 1
     a24:	30 e0       	ldi	r19, 0x00	; 0
     a26:	40 e0       	ldi	r20, 0x00	; 0
     a28:	50 e0       	ldi	r21, 0x00	; 0
     a2a:	79 01       	movw	r14, r18
     a2c:	8a 01       	movw	r16, r20
     a2e:	e6 28       	or	r14, r6
     a30:	f7 28       	or	r15, r7
     a32:	08 29       	or	r16, r8
     a34:	19 29       	or	r17, r9
     a36:	3c c0       	rjmp	.+120    	; 0xab0 <_fpadd_parts+0x192>
     a38:	23 2b       	or	r18, r19
     a3a:	d1 f1       	breq	.+116    	; 0xab0 <_fpadd_parts+0x192>
     a3c:	26 0e       	add	r2, r22
     a3e:	37 1e       	adc	r3, r23
     a40:	35 01       	movw	r6, r10
     a42:	46 01       	movw	r8, r12
     a44:	06 2e       	mov	r0, r22
     a46:	04 c0       	rjmp	.+8      	; 0xa50 <_fpadd_parts+0x132>
     a48:	96 94       	lsr	r9
     a4a:	87 94       	ror	r8
     a4c:	77 94       	ror	r7
     a4e:	67 94       	ror	r6
     a50:	0a 94       	dec	r0
     a52:	d2 f7       	brpl	.-12     	; 0xa48 <_fpadd_parts+0x12a>
     a54:	21 e0       	ldi	r18, 0x01	; 1
     a56:	30 e0       	ldi	r19, 0x00	; 0
     a58:	40 e0       	ldi	r20, 0x00	; 0
     a5a:	50 e0       	ldi	r21, 0x00	; 0
     a5c:	04 c0       	rjmp	.+8      	; 0xa66 <_fpadd_parts+0x148>
     a5e:	22 0f       	add	r18, r18
     a60:	33 1f       	adc	r19, r19
     a62:	44 1f       	adc	r20, r20
     a64:	55 1f       	adc	r21, r21
     a66:	6a 95       	dec	r22
     a68:	d2 f7       	brpl	.-12     	; 0xa5e <_fpadd_parts+0x140>
     a6a:	21 50       	subi	r18, 0x01	; 1
     a6c:	30 40       	sbci	r19, 0x00	; 0
     a6e:	40 40       	sbci	r20, 0x00	; 0
     a70:	50 40       	sbci	r21, 0x00	; 0
     a72:	2a 21       	and	r18, r10
     a74:	3b 21       	and	r19, r11
     a76:	4c 21       	and	r20, r12
     a78:	5d 21       	and	r21, r13
     a7a:	21 15       	cp	r18, r1
     a7c:	31 05       	cpc	r19, r1
     a7e:	41 05       	cpc	r20, r1
     a80:	51 05       	cpc	r21, r1
     a82:	21 f0       	breq	.+8      	; 0xa8c <_fpadd_parts+0x16e>
     a84:	21 e0       	ldi	r18, 0x01	; 1
     a86:	30 e0       	ldi	r19, 0x00	; 0
     a88:	40 e0       	ldi	r20, 0x00	; 0
     a8a:	50 e0       	ldi	r21, 0x00	; 0
     a8c:	59 01       	movw	r10, r18
     a8e:	6a 01       	movw	r12, r20
     a90:	a6 28       	or	r10, r6
     a92:	b7 28       	or	r11, r7
     a94:	c8 28       	or	r12, r8
     a96:	d9 28       	or	r13, r9
     a98:	0b c0       	rjmp	.+22     	; 0xab0 <_fpadd_parts+0x192>
     a9a:	82 15       	cp	r24, r2
     a9c:	93 05       	cpc	r25, r3
     a9e:	2c f0       	brlt	.+10     	; 0xaaa <_fpadd_parts+0x18c>
     aa0:	1c 01       	movw	r2, r24
     aa2:	aa 24       	eor	r10, r10
     aa4:	bb 24       	eor	r11, r11
     aa6:	65 01       	movw	r12, r10
     aa8:	03 c0       	rjmp	.+6      	; 0xab0 <_fpadd_parts+0x192>
     aaa:	ee 24       	eor	r14, r14
     aac:	ff 24       	eor	r15, r15
     aae:	87 01       	movw	r16, r14
     ab0:	11 96       	adiw	r26, 0x01	; 1
     ab2:	9c 91       	ld	r25, X
     ab4:	d2 01       	movw	r26, r4
     ab6:	11 96       	adiw	r26, 0x01	; 1
     ab8:	8c 91       	ld	r24, X
     aba:	98 17       	cp	r25, r24
     abc:	09 f4       	brne	.+2      	; 0xac0 <_fpadd_parts+0x1a2>
     abe:	45 c0       	rjmp	.+138    	; 0xb4a <_fpadd_parts+0x22c>
     ac0:	99 23       	and	r25, r25
     ac2:	39 f0       	breq	.+14     	; 0xad2 <_fpadd_parts+0x1b4>
     ac4:	a8 01       	movw	r20, r16
     ac6:	97 01       	movw	r18, r14
     ac8:	2a 19       	sub	r18, r10
     aca:	3b 09       	sbc	r19, r11
     acc:	4c 09       	sbc	r20, r12
     ace:	5d 09       	sbc	r21, r13
     ad0:	06 c0       	rjmp	.+12     	; 0xade <_fpadd_parts+0x1c0>
     ad2:	a6 01       	movw	r20, r12
     ad4:	95 01       	movw	r18, r10
     ad6:	2e 19       	sub	r18, r14
     ad8:	3f 09       	sbc	r19, r15
     ada:	40 0b       	sbc	r20, r16
     adc:	51 0b       	sbc	r21, r17
     ade:	57 fd       	sbrc	r21, 7
     ae0:	08 c0       	rjmp	.+16     	; 0xaf2 <_fpadd_parts+0x1d4>
     ae2:	11 82       	std	Z+1, r1	; 0x01
     ae4:	33 82       	std	Z+3, r3	; 0x03
     ae6:	22 82       	std	Z+2, r2	; 0x02
     ae8:	24 83       	std	Z+4, r18	; 0x04
     aea:	35 83       	std	Z+5, r19	; 0x05
     aec:	46 83       	std	Z+6, r20	; 0x06
     aee:	57 83       	std	Z+7, r21	; 0x07
     af0:	1d c0       	rjmp	.+58     	; 0xb2c <_fpadd_parts+0x20e>
     af2:	81 e0       	ldi	r24, 0x01	; 1
     af4:	81 83       	std	Z+1, r24	; 0x01
     af6:	33 82       	std	Z+3, r3	; 0x03
     af8:	22 82       	std	Z+2, r2	; 0x02
     afa:	88 27       	eor	r24, r24
     afc:	99 27       	eor	r25, r25
     afe:	dc 01       	movw	r26, r24
     b00:	82 1b       	sub	r24, r18
     b02:	93 0b       	sbc	r25, r19
     b04:	a4 0b       	sbc	r26, r20
     b06:	b5 0b       	sbc	r27, r21
     b08:	84 83       	std	Z+4, r24	; 0x04
     b0a:	95 83       	std	Z+5, r25	; 0x05
     b0c:	a6 83       	std	Z+6, r26	; 0x06
     b0e:	b7 83       	std	Z+7, r27	; 0x07
     b10:	0d c0       	rjmp	.+26     	; 0xb2c <_fpadd_parts+0x20e>
     b12:	22 0f       	add	r18, r18
     b14:	33 1f       	adc	r19, r19
     b16:	44 1f       	adc	r20, r20
     b18:	55 1f       	adc	r21, r21
     b1a:	24 83       	std	Z+4, r18	; 0x04
     b1c:	35 83       	std	Z+5, r19	; 0x05
     b1e:	46 83       	std	Z+6, r20	; 0x06
     b20:	57 83       	std	Z+7, r21	; 0x07
     b22:	82 81       	ldd	r24, Z+2	; 0x02
     b24:	93 81       	ldd	r25, Z+3	; 0x03
     b26:	01 97       	sbiw	r24, 0x01	; 1
     b28:	93 83       	std	Z+3, r25	; 0x03
     b2a:	82 83       	std	Z+2, r24	; 0x02
     b2c:	24 81       	ldd	r18, Z+4	; 0x04
     b2e:	35 81       	ldd	r19, Z+5	; 0x05
     b30:	46 81       	ldd	r20, Z+6	; 0x06
     b32:	57 81       	ldd	r21, Z+7	; 0x07
     b34:	da 01       	movw	r26, r20
     b36:	c9 01       	movw	r24, r18
     b38:	01 97       	sbiw	r24, 0x01	; 1
     b3a:	a1 09       	sbc	r26, r1
     b3c:	b1 09       	sbc	r27, r1
     b3e:	8f 5f       	subi	r24, 0xFF	; 255
     b40:	9f 4f       	sbci	r25, 0xFF	; 255
     b42:	af 4f       	sbci	r26, 0xFF	; 255
     b44:	bf 43       	sbci	r27, 0x3F	; 63
     b46:	28 f3       	brcs	.-54     	; 0xb12 <_fpadd_parts+0x1f4>
     b48:	0b c0       	rjmp	.+22     	; 0xb60 <_fpadd_parts+0x242>
     b4a:	91 83       	std	Z+1, r25	; 0x01
     b4c:	33 82       	std	Z+3, r3	; 0x03
     b4e:	22 82       	std	Z+2, r2	; 0x02
     b50:	ea 0c       	add	r14, r10
     b52:	fb 1c       	adc	r15, r11
     b54:	0c 1d       	adc	r16, r12
     b56:	1d 1d       	adc	r17, r13
     b58:	e4 82       	std	Z+4, r14	; 0x04
     b5a:	f5 82       	std	Z+5, r15	; 0x05
     b5c:	06 83       	std	Z+6, r16	; 0x06
     b5e:	17 83       	std	Z+7, r17	; 0x07
     b60:	83 e0       	ldi	r24, 0x03	; 3
     b62:	80 83       	st	Z, r24
     b64:	24 81       	ldd	r18, Z+4	; 0x04
     b66:	35 81       	ldd	r19, Z+5	; 0x05
     b68:	46 81       	ldd	r20, Z+6	; 0x06
     b6a:	57 81       	ldd	r21, Z+7	; 0x07
     b6c:	57 ff       	sbrs	r21, 7
     b6e:	1a c0       	rjmp	.+52     	; 0xba4 <_fpadd_parts+0x286>
     b70:	c9 01       	movw	r24, r18
     b72:	aa 27       	eor	r26, r26
     b74:	97 fd       	sbrc	r25, 7
     b76:	a0 95       	com	r26
     b78:	ba 2f       	mov	r27, r26
     b7a:	81 70       	andi	r24, 0x01	; 1
     b7c:	90 70       	andi	r25, 0x00	; 0
     b7e:	a0 70       	andi	r26, 0x00	; 0
     b80:	b0 70       	andi	r27, 0x00	; 0
     b82:	56 95       	lsr	r21
     b84:	47 95       	ror	r20
     b86:	37 95       	ror	r19
     b88:	27 95       	ror	r18
     b8a:	82 2b       	or	r24, r18
     b8c:	93 2b       	or	r25, r19
     b8e:	a4 2b       	or	r26, r20
     b90:	b5 2b       	or	r27, r21
     b92:	84 83       	std	Z+4, r24	; 0x04
     b94:	95 83       	std	Z+5, r25	; 0x05
     b96:	a6 83       	std	Z+6, r26	; 0x06
     b98:	b7 83       	std	Z+7, r27	; 0x07
     b9a:	82 81       	ldd	r24, Z+2	; 0x02
     b9c:	93 81       	ldd	r25, Z+3	; 0x03
     b9e:	01 96       	adiw	r24, 0x01	; 1
     ba0:	93 83       	std	Z+3, r25	; 0x03
     ba2:	82 83       	std	Z+2, r24	; 0x02
     ba4:	df 01       	movw	r26, r30
     ba6:	01 c0       	rjmp	.+2      	; 0xbaa <_fpadd_parts+0x28c>
     ba8:	d2 01       	movw	r26, r4
     baa:	cd 01       	movw	r24, r26
     bac:	cd b7       	in	r28, 0x3d	; 61
     bae:	de b7       	in	r29, 0x3e	; 62
     bb0:	e2 e1       	ldi	r30, 0x12	; 18
     bb2:	0c 94 a1 0a 	jmp	0x1542	; 0x1542 <__epilogue_restores__>

00000bb6 <__subsf3>:
     bb6:	a0 e2       	ldi	r26, 0x20	; 32
     bb8:	b0 e0       	ldi	r27, 0x00	; 0
     bba:	e1 ee       	ldi	r30, 0xE1	; 225
     bbc:	f5 e0       	ldi	r31, 0x05	; 5
     bbe:	0c 94 91 0a 	jmp	0x1522	; 0x1522 <__prologue_saves__+0x18>
     bc2:	69 83       	std	Y+1, r22	; 0x01
     bc4:	7a 83       	std	Y+2, r23	; 0x02
     bc6:	8b 83       	std	Y+3, r24	; 0x03
     bc8:	9c 83       	std	Y+4, r25	; 0x04
     bca:	2d 83       	std	Y+5, r18	; 0x05
     bcc:	3e 83       	std	Y+6, r19	; 0x06
     bce:	4f 83       	std	Y+7, r20	; 0x07
     bd0:	58 87       	std	Y+8, r21	; 0x08
     bd2:	e9 e0       	ldi	r30, 0x09	; 9
     bd4:	ee 2e       	mov	r14, r30
     bd6:	f1 2c       	mov	r15, r1
     bd8:	ec 0e       	add	r14, r28
     bda:	fd 1e       	adc	r15, r29
     bdc:	b7 01       	movw	r22, r14
     bde:	ce 01       	movw	r24, r28
     be0:	01 96       	adiw	r24, 0x01	; 1
     be2:	0e 94 b4 09 	call	0x1368	; 0x1368 <__unpack_f>
     be6:	8e 01       	movw	r16, r28
     be8:	0f 5e       	subi	r16, 0xEF	; 239
     bea:	1f 4f       	sbci	r17, 0xFF	; 255
     bec:	b8 01       	movw	r22, r16
     bee:	ce 01       	movw	r24, r28
     bf0:	05 96       	adiw	r24, 0x05	; 5
     bf2:	0e 94 b4 09 	call	0x1368	; 0x1368 <__unpack_f>
     bf6:	8a 89       	ldd	r24, Y+18	; 0x12
     bf8:	91 e0       	ldi	r25, 0x01	; 1
     bfa:	89 27       	eor	r24, r25
     bfc:	8a 8b       	std	Y+18, r24	; 0x12
     bfe:	ae 01       	movw	r20, r28
     c00:	47 5e       	subi	r20, 0xE7	; 231
     c02:	5f 4f       	sbci	r21, 0xFF	; 255
     c04:	b8 01       	movw	r22, r16
     c06:	c7 01       	movw	r24, r14
     c08:	0e 94 8f 04 	call	0x91e	; 0x91e <_fpadd_parts>
     c0c:	0e 94 df 08 	call	0x11be	; 0x11be <__pack_f>
     c10:	a0 96       	adiw	r28, 0x20	; 32
     c12:	e6 e0       	ldi	r30, 0x06	; 6
     c14:	0c 94 ad 0a 	jmp	0x155a	; 0x155a <__epilogue_restores__+0x18>

00000c18 <__addsf3>:
     c18:	a0 e2       	ldi	r26, 0x20	; 32
     c1a:	b0 e0       	ldi	r27, 0x00	; 0
     c1c:	e2 e1       	ldi	r30, 0x12	; 18
     c1e:	f6 e0       	ldi	r31, 0x06	; 6
     c20:	0c 94 91 0a 	jmp	0x1522	; 0x1522 <__prologue_saves__+0x18>
     c24:	69 83       	std	Y+1, r22	; 0x01
     c26:	7a 83       	std	Y+2, r23	; 0x02
     c28:	8b 83       	std	Y+3, r24	; 0x03
     c2a:	9c 83       	std	Y+4, r25	; 0x04
     c2c:	2d 83       	std	Y+5, r18	; 0x05
     c2e:	3e 83       	std	Y+6, r19	; 0x06
     c30:	4f 83       	std	Y+7, r20	; 0x07
     c32:	58 87       	std	Y+8, r21	; 0x08
     c34:	f9 e0       	ldi	r31, 0x09	; 9
     c36:	ef 2e       	mov	r14, r31
     c38:	f1 2c       	mov	r15, r1
     c3a:	ec 0e       	add	r14, r28
     c3c:	fd 1e       	adc	r15, r29
     c3e:	b7 01       	movw	r22, r14
     c40:	ce 01       	movw	r24, r28
     c42:	01 96       	adiw	r24, 0x01	; 1
     c44:	0e 94 b4 09 	call	0x1368	; 0x1368 <__unpack_f>
     c48:	8e 01       	movw	r16, r28
     c4a:	0f 5e       	subi	r16, 0xEF	; 239
     c4c:	1f 4f       	sbci	r17, 0xFF	; 255
     c4e:	b8 01       	movw	r22, r16
     c50:	ce 01       	movw	r24, r28
     c52:	05 96       	adiw	r24, 0x05	; 5
     c54:	0e 94 b4 09 	call	0x1368	; 0x1368 <__unpack_f>
     c58:	ae 01       	movw	r20, r28
     c5a:	47 5e       	subi	r20, 0xE7	; 231
     c5c:	5f 4f       	sbci	r21, 0xFF	; 255
     c5e:	b8 01       	movw	r22, r16
     c60:	c7 01       	movw	r24, r14
     c62:	0e 94 8f 04 	call	0x91e	; 0x91e <_fpadd_parts>
     c66:	0e 94 df 08 	call	0x11be	; 0x11be <__pack_f>
     c6a:	a0 96       	adiw	r28, 0x20	; 32
     c6c:	e6 e0       	ldi	r30, 0x06	; 6
     c6e:	0c 94 ad 0a 	jmp	0x155a	; 0x155a <__epilogue_restores__+0x18>

00000c72 <__mulsf3>:
     c72:	a0 e2       	ldi	r26, 0x20	; 32
     c74:	b0 e0       	ldi	r27, 0x00	; 0
     c76:	ef e3       	ldi	r30, 0x3F	; 63
     c78:	f6 e0       	ldi	r31, 0x06	; 6
     c7a:	0c 94 85 0a 	jmp	0x150a	; 0x150a <__prologue_saves__>
     c7e:	69 83       	std	Y+1, r22	; 0x01
     c80:	7a 83       	std	Y+2, r23	; 0x02
     c82:	8b 83       	std	Y+3, r24	; 0x03
     c84:	9c 83       	std	Y+4, r25	; 0x04
     c86:	2d 83       	std	Y+5, r18	; 0x05
     c88:	3e 83       	std	Y+6, r19	; 0x06
     c8a:	4f 83       	std	Y+7, r20	; 0x07
     c8c:	58 87       	std	Y+8, r21	; 0x08
     c8e:	be 01       	movw	r22, r28
     c90:	67 5f       	subi	r22, 0xF7	; 247
     c92:	7f 4f       	sbci	r23, 0xFF	; 255
     c94:	ce 01       	movw	r24, r28
     c96:	01 96       	adiw	r24, 0x01	; 1
     c98:	0e 94 b4 09 	call	0x1368	; 0x1368 <__unpack_f>
     c9c:	be 01       	movw	r22, r28
     c9e:	6f 5e       	subi	r22, 0xEF	; 239
     ca0:	7f 4f       	sbci	r23, 0xFF	; 255
     ca2:	ce 01       	movw	r24, r28
     ca4:	05 96       	adiw	r24, 0x05	; 5
     ca6:	0e 94 b4 09 	call	0x1368	; 0x1368 <__unpack_f>
     caa:	99 85       	ldd	r25, Y+9	; 0x09
     cac:	92 30       	cpi	r25, 0x02	; 2
     cae:	88 f0       	brcs	.+34     	; 0xcd2 <__mulsf3+0x60>
     cb0:	89 89       	ldd	r24, Y+17	; 0x11
     cb2:	82 30       	cpi	r24, 0x02	; 2
     cb4:	c8 f0       	brcs	.+50     	; 0xce8 <__mulsf3+0x76>
     cb6:	94 30       	cpi	r25, 0x04	; 4
     cb8:	19 f4       	brne	.+6      	; 0xcc0 <__mulsf3+0x4e>
     cba:	82 30       	cpi	r24, 0x02	; 2
     cbc:	51 f4       	brne	.+20     	; 0xcd2 <__mulsf3+0x60>
     cbe:	04 c0       	rjmp	.+8      	; 0xcc8 <__mulsf3+0x56>
     cc0:	84 30       	cpi	r24, 0x04	; 4
     cc2:	29 f4       	brne	.+10     	; 0xcce <__mulsf3+0x5c>
     cc4:	92 30       	cpi	r25, 0x02	; 2
     cc6:	81 f4       	brne	.+32     	; 0xce8 <__mulsf3+0x76>
     cc8:	86 e6       	ldi	r24, 0x66	; 102
     cca:	90 e0       	ldi	r25, 0x00	; 0
     ccc:	c6 c0       	rjmp	.+396    	; 0xe5a <__mulsf3+0x1e8>
     cce:	92 30       	cpi	r25, 0x02	; 2
     cd0:	49 f4       	brne	.+18     	; 0xce4 <__mulsf3+0x72>
     cd2:	20 e0       	ldi	r18, 0x00	; 0
     cd4:	9a 85       	ldd	r25, Y+10	; 0x0a
     cd6:	8a 89       	ldd	r24, Y+18	; 0x12
     cd8:	98 13       	cpse	r25, r24
     cda:	21 e0       	ldi	r18, 0x01	; 1
     cdc:	2a 87       	std	Y+10, r18	; 0x0a
     cde:	ce 01       	movw	r24, r28
     ce0:	09 96       	adiw	r24, 0x09	; 9
     ce2:	bb c0       	rjmp	.+374    	; 0xe5a <__mulsf3+0x1e8>
     ce4:	82 30       	cpi	r24, 0x02	; 2
     ce6:	49 f4       	brne	.+18     	; 0xcfa <__mulsf3+0x88>
     ce8:	20 e0       	ldi	r18, 0x00	; 0
     cea:	9a 85       	ldd	r25, Y+10	; 0x0a
     cec:	8a 89       	ldd	r24, Y+18	; 0x12
     cee:	98 13       	cpse	r25, r24
     cf0:	21 e0       	ldi	r18, 0x01	; 1
     cf2:	2a 8b       	std	Y+18, r18	; 0x12
     cf4:	ce 01       	movw	r24, r28
     cf6:	41 96       	adiw	r24, 0x11	; 17
     cf8:	b0 c0       	rjmp	.+352    	; 0xe5a <__mulsf3+0x1e8>
     cfa:	2d 84       	ldd	r2, Y+13	; 0x0d
     cfc:	3e 84       	ldd	r3, Y+14	; 0x0e
     cfe:	4f 84       	ldd	r4, Y+15	; 0x0f
     d00:	58 88       	ldd	r5, Y+16	; 0x10
     d02:	6d 88       	ldd	r6, Y+21	; 0x15
     d04:	7e 88       	ldd	r7, Y+22	; 0x16
     d06:	8f 88       	ldd	r8, Y+23	; 0x17
     d08:	98 8c       	ldd	r9, Y+24	; 0x18
     d0a:	ee 24       	eor	r14, r14
     d0c:	ff 24       	eor	r15, r15
     d0e:	87 01       	movw	r16, r14
     d10:	aa 24       	eor	r10, r10
     d12:	bb 24       	eor	r11, r11
     d14:	65 01       	movw	r12, r10
     d16:	40 e0       	ldi	r20, 0x00	; 0
     d18:	50 e0       	ldi	r21, 0x00	; 0
     d1a:	60 e0       	ldi	r22, 0x00	; 0
     d1c:	70 e0       	ldi	r23, 0x00	; 0
     d1e:	e0 e0       	ldi	r30, 0x00	; 0
     d20:	f0 e0       	ldi	r31, 0x00	; 0
     d22:	c1 01       	movw	r24, r2
     d24:	81 70       	andi	r24, 0x01	; 1
     d26:	90 70       	andi	r25, 0x00	; 0
     d28:	89 2b       	or	r24, r25
     d2a:	e9 f0       	breq	.+58     	; 0xd66 <__mulsf3+0xf4>
     d2c:	e6 0c       	add	r14, r6
     d2e:	f7 1c       	adc	r15, r7
     d30:	08 1d       	adc	r16, r8
     d32:	19 1d       	adc	r17, r9
     d34:	9a 01       	movw	r18, r20
     d36:	ab 01       	movw	r20, r22
     d38:	2a 0d       	add	r18, r10
     d3a:	3b 1d       	adc	r19, r11
     d3c:	4c 1d       	adc	r20, r12
     d3e:	5d 1d       	adc	r21, r13
     d40:	80 e0       	ldi	r24, 0x00	; 0
     d42:	90 e0       	ldi	r25, 0x00	; 0
     d44:	a0 e0       	ldi	r26, 0x00	; 0
     d46:	b0 e0       	ldi	r27, 0x00	; 0
     d48:	e6 14       	cp	r14, r6
     d4a:	f7 04       	cpc	r15, r7
     d4c:	08 05       	cpc	r16, r8
     d4e:	19 05       	cpc	r17, r9
     d50:	20 f4       	brcc	.+8      	; 0xd5a <__mulsf3+0xe8>
     d52:	81 e0       	ldi	r24, 0x01	; 1
     d54:	90 e0       	ldi	r25, 0x00	; 0
     d56:	a0 e0       	ldi	r26, 0x00	; 0
     d58:	b0 e0       	ldi	r27, 0x00	; 0
     d5a:	ba 01       	movw	r22, r20
     d5c:	a9 01       	movw	r20, r18
     d5e:	48 0f       	add	r20, r24
     d60:	59 1f       	adc	r21, r25
     d62:	6a 1f       	adc	r22, r26
     d64:	7b 1f       	adc	r23, r27
     d66:	aa 0c       	add	r10, r10
     d68:	bb 1c       	adc	r11, r11
     d6a:	cc 1c       	adc	r12, r12
     d6c:	dd 1c       	adc	r13, r13
     d6e:	97 fe       	sbrs	r9, 7
     d70:	08 c0       	rjmp	.+16     	; 0xd82 <__mulsf3+0x110>
     d72:	81 e0       	ldi	r24, 0x01	; 1
     d74:	90 e0       	ldi	r25, 0x00	; 0
     d76:	a0 e0       	ldi	r26, 0x00	; 0
     d78:	b0 e0       	ldi	r27, 0x00	; 0
     d7a:	a8 2a       	or	r10, r24
     d7c:	b9 2a       	or	r11, r25
     d7e:	ca 2a       	or	r12, r26
     d80:	db 2a       	or	r13, r27
     d82:	31 96       	adiw	r30, 0x01	; 1
     d84:	e0 32       	cpi	r30, 0x20	; 32
     d86:	f1 05       	cpc	r31, r1
     d88:	49 f0       	breq	.+18     	; 0xd9c <__mulsf3+0x12a>
     d8a:	66 0c       	add	r6, r6
     d8c:	77 1c       	adc	r7, r7
     d8e:	88 1c       	adc	r8, r8
     d90:	99 1c       	adc	r9, r9
     d92:	56 94       	lsr	r5
     d94:	47 94       	ror	r4
     d96:	37 94       	ror	r3
     d98:	27 94       	ror	r2
     d9a:	c3 cf       	rjmp	.-122    	; 0xd22 <__mulsf3+0xb0>
     d9c:	fa 85       	ldd	r31, Y+10	; 0x0a
     d9e:	ea 89       	ldd	r30, Y+18	; 0x12
     da0:	2b 89       	ldd	r18, Y+19	; 0x13
     da2:	3c 89       	ldd	r19, Y+20	; 0x14
     da4:	8b 85       	ldd	r24, Y+11	; 0x0b
     da6:	9c 85       	ldd	r25, Y+12	; 0x0c
     da8:	28 0f       	add	r18, r24
     daa:	39 1f       	adc	r19, r25
     dac:	2e 5f       	subi	r18, 0xFE	; 254
     dae:	3f 4f       	sbci	r19, 0xFF	; 255
     db0:	17 c0       	rjmp	.+46     	; 0xde0 <__mulsf3+0x16e>
     db2:	ca 01       	movw	r24, r20
     db4:	81 70       	andi	r24, 0x01	; 1
     db6:	90 70       	andi	r25, 0x00	; 0
     db8:	89 2b       	or	r24, r25
     dba:	61 f0       	breq	.+24     	; 0xdd4 <__mulsf3+0x162>
     dbc:	16 95       	lsr	r17
     dbe:	07 95       	ror	r16
     dc0:	f7 94       	ror	r15
     dc2:	e7 94       	ror	r14
     dc4:	80 e0       	ldi	r24, 0x00	; 0
     dc6:	90 e0       	ldi	r25, 0x00	; 0
     dc8:	a0 e0       	ldi	r26, 0x00	; 0
     dca:	b0 e8       	ldi	r27, 0x80	; 128
     dcc:	e8 2a       	or	r14, r24
     dce:	f9 2a       	or	r15, r25
     dd0:	0a 2b       	or	r16, r26
     dd2:	1b 2b       	or	r17, r27
     dd4:	76 95       	lsr	r23
     dd6:	67 95       	ror	r22
     dd8:	57 95       	ror	r21
     dda:	47 95       	ror	r20
     ddc:	2f 5f       	subi	r18, 0xFF	; 255
     dde:	3f 4f       	sbci	r19, 0xFF	; 255
     de0:	77 fd       	sbrc	r23, 7
     de2:	e7 cf       	rjmp	.-50     	; 0xdb2 <__mulsf3+0x140>
     de4:	0c c0       	rjmp	.+24     	; 0xdfe <__mulsf3+0x18c>
     de6:	44 0f       	add	r20, r20
     de8:	55 1f       	adc	r21, r21
     dea:	66 1f       	adc	r22, r22
     dec:	77 1f       	adc	r23, r23
     dee:	17 fd       	sbrc	r17, 7
     df0:	41 60       	ori	r20, 0x01	; 1
     df2:	ee 0c       	add	r14, r14
     df4:	ff 1c       	adc	r15, r15
     df6:	00 1f       	adc	r16, r16
     df8:	11 1f       	adc	r17, r17
     dfa:	21 50       	subi	r18, 0x01	; 1
     dfc:	30 40       	sbci	r19, 0x00	; 0
     dfe:	40 30       	cpi	r20, 0x00	; 0
     e00:	90 e0       	ldi	r25, 0x00	; 0
     e02:	59 07       	cpc	r21, r25
     e04:	90 e0       	ldi	r25, 0x00	; 0
     e06:	69 07       	cpc	r22, r25
     e08:	90 e4       	ldi	r25, 0x40	; 64
     e0a:	79 07       	cpc	r23, r25
     e0c:	60 f3       	brcs	.-40     	; 0xde6 <__mulsf3+0x174>
     e0e:	2b 8f       	std	Y+27, r18	; 0x1b
     e10:	3c 8f       	std	Y+28, r19	; 0x1c
     e12:	db 01       	movw	r26, r22
     e14:	ca 01       	movw	r24, r20
     e16:	8f 77       	andi	r24, 0x7F	; 127
     e18:	90 70       	andi	r25, 0x00	; 0
     e1a:	a0 70       	andi	r26, 0x00	; 0
     e1c:	b0 70       	andi	r27, 0x00	; 0
     e1e:	80 34       	cpi	r24, 0x40	; 64
     e20:	91 05       	cpc	r25, r1
     e22:	a1 05       	cpc	r26, r1
     e24:	b1 05       	cpc	r27, r1
     e26:	61 f4       	brne	.+24     	; 0xe40 <__mulsf3+0x1ce>
     e28:	47 fd       	sbrc	r20, 7
     e2a:	0a c0       	rjmp	.+20     	; 0xe40 <__mulsf3+0x1ce>
     e2c:	e1 14       	cp	r14, r1
     e2e:	f1 04       	cpc	r15, r1
     e30:	01 05       	cpc	r16, r1
     e32:	11 05       	cpc	r17, r1
     e34:	29 f0       	breq	.+10     	; 0xe40 <__mulsf3+0x1ce>
     e36:	40 5c       	subi	r20, 0xC0	; 192
     e38:	5f 4f       	sbci	r21, 0xFF	; 255
     e3a:	6f 4f       	sbci	r22, 0xFF	; 255
     e3c:	7f 4f       	sbci	r23, 0xFF	; 255
     e3e:	40 78       	andi	r20, 0x80	; 128
     e40:	1a 8e       	std	Y+26, r1	; 0x1a
     e42:	fe 17       	cp	r31, r30
     e44:	11 f0       	breq	.+4      	; 0xe4a <__mulsf3+0x1d8>
     e46:	81 e0       	ldi	r24, 0x01	; 1
     e48:	8a 8f       	std	Y+26, r24	; 0x1a
     e4a:	4d 8f       	std	Y+29, r20	; 0x1d
     e4c:	5e 8f       	std	Y+30, r21	; 0x1e
     e4e:	6f 8f       	std	Y+31, r22	; 0x1f
     e50:	78 a3       	std	Y+32, r23	; 0x20
     e52:	83 e0       	ldi	r24, 0x03	; 3
     e54:	89 8f       	std	Y+25, r24	; 0x19
     e56:	ce 01       	movw	r24, r28
     e58:	49 96       	adiw	r24, 0x19	; 25
     e5a:	0e 94 df 08 	call	0x11be	; 0x11be <__pack_f>
     e5e:	a0 96       	adiw	r28, 0x20	; 32
     e60:	e2 e1       	ldi	r30, 0x12	; 18
     e62:	0c 94 a1 0a 	jmp	0x1542	; 0x1542 <__epilogue_restores__>

00000e66 <__gtsf2>:
     e66:	a8 e1       	ldi	r26, 0x18	; 24
     e68:	b0 e0       	ldi	r27, 0x00	; 0
     e6a:	e9 e3       	ldi	r30, 0x39	; 57
     e6c:	f7 e0       	ldi	r31, 0x07	; 7
     e6e:	0c 94 91 0a 	jmp	0x1522	; 0x1522 <__prologue_saves__+0x18>
     e72:	69 83       	std	Y+1, r22	; 0x01
     e74:	7a 83       	std	Y+2, r23	; 0x02
     e76:	8b 83       	std	Y+3, r24	; 0x03
     e78:	9c 83       	std	Y+4, r25	; 0x04
     e7a:	2d 83       	std	Y+5, r18	; 0x05
     e7c:	3e 83       	std	Y+6, r19	; 0x06
     e7e:	4f 83       	std	Y+7, r20	; 0x07
     e80:	58 87       	std	Y+8, r21	; 0x08
     e82:	89 e0       	ldi	r24, 0x09	; 9
     e84:	e8 2e       	mov	r14, r24
     e86:	f1 2c       	mov	r15, r1
     e88:	ec 0e       	add	r14, r28
     e8a:	fd 1e       	adc	r15, r29
     e8c:	b7 01       	movw	r22, r14
     e8e:	ce 01       	movw	r24, r28
     e90:	01 96       	adiw	r24, 0x01	; 1
     e92:	0e 94 b4 09 	call	0x1368	; 0x1368 <__unpack_f>
     e96:	8e 01       	movw	r16, r28
     e98:	0f 5e       	subi	r16, 0xEF	; 239
     e9a:	1f 4f       	sbci	r17, 0xFF	; 255
     e9c:	b8 01       	movw	r22, r16
     e9e:	ce 01       	movw	r24, r28
     ea0:	05 96       	adiw	r24, 0x05	; 5
     ea2:	0e 94 b4 09 	call	0x1368	; 0x1368 <__unpack_f>
     ea6:	89 85       	ldd	r24, Y+9	; 0x09
     ea8:	82 30       	cpi	r24, 0x02	; 2
     eaa:	40 f0       	brcs	.+16     	; 0xebc <__gtsf2+0x56>
     eac:	89 89       	ldd	r24, Y+17	; 0x11
     eae:	82 30       	cpi	r24, 0x02	; 2
     eb0:	28 f0       	brcs	.+10     	; 0xebc <__gtsf2+0x56>
     eb2:	b8 01       	movw	r22, r16
     eb4:	c7 01       	movw	r24, r14
     eb6:	0e 94 2c 0a 	call	0x1458	; 0x1458 <__fpcmp_parts_f>
     eba:	01 c0       	rjmp	.+2      	; 0xebe <__gtsf2+0x58>
     ebc:	8f ef       	ldi	r24, 0xFF	; 255
     ebe:	68 96       	adiw	r28, 0x18	; 24
     ec0:	e6 e0       	ldi	r30, 0x06	; 6
     ec2:	0c 94 ad 0a 	jmp	0x155a	; 0x155a <__epilogue_restores__+0x18>

00000ec6 <__gesf2>:
     ec6:	a8 e1       	ldi	r26, 0x18	; 24
     ec8:	b0 e0       	ldi	r27, 0x00	; 0
     eca:	e9 e6       	ldi	r30, 0x69	; 105
     ecc:	f7 e0       	ldi	r31, 0x07	; 7
     ece:	0c 94 91 0a 	jmp	0x1522	; 0x1522 <__prologue_saves__+0x18>
     ed2:	69 83       	std	Y+1, r22	; 0x01
     ed4:	7a 83       	std	Y+2, r23	; 0x02
     ed6:	8b 83       	std	Y+3, r24	; 0x03
     ed8:	9c 83       	std	Y+4, r25	; 0x04
     eda:	2d 83       	std	Y+5, r18	; 0x05
     edc:	3e 83       	std	Y+6, r19	; 0x06
     ede:	4f 83       	std	Y+7, r20	; 0x07
     ee0:	58 87       	std	Y+8, r21	; 0x08
     ee2:	89 e0       	ldi	r24, 0x09	; 9
     ee4:	e8 2e       	mov	r14, r24
     ee6:	f1 2c       	mov	r15, r1
     ee8:	ec 0e       	add	r14, r28
     eea:	fd 1e       	adc	r15, r29
     eec:	b7 01       	movw	r22, r14
     eee:	ce 01       	movw	r24, r28
     ef0:	01 96       	adiw	r24, 0x01	; 1
     ef2:	0e 94 b4 09 	call	0x1368	; 0x1368 <__unpack_f>
     ef6:	8e 01       	movw	r16, r28
     ef8:	0f 5e       	subi	r16, 0xEF	; 239
     efa:	1f 4f       	sbci	r17, 0xFF	; 255
     efc:	b8 01       	movw	r22, r16
     efe:	ce 01       	movw	r24, r28
     f00:	05 96       	adiw	r24, 0x05	; 5
     f02:	0e 94 b4 09 	call	0x1368	; 0x1368 <__unpack_f>
     f06:	89 85       	ldd	r24, Y+9	; 0x09
     f08:	82 30       	cpi	r24, 0x02	; 2
     f0a:	40 f0       	brcs	.+16     	; 0xf1c <__gesf2+0x56>
     f0c:	89 89       	ldd	r24, Y+17	; 0x11
     f0e:	82 30       	cpi	r24, 0x02	; 2
     f10:	28 f0       	brcs	.+10     	; 0xf1c <__gesf2+0x56>
     f12:	b8 01       	movw	r22, r16
     f14:	c7 01       	movw	r24, r14
     f16:	0e 94 2c 0a 	call	0x1458	; 0x1458 <__fpcmp_parts_f>
     f1a:	01 c0       	rjmp	.+2      	; 0xf1e <__gesf2+0x58>
     f1c:	8f ef       	ldi	r24, 0xFF	; 255
     f1e:	68 96       	adiw	r28, 0x18	; 24
     f20:	e6 e0       	ldi	r30, 0x06	; 6
     f22:	0c 94 ad 0a 	jmp	0x155a	; 0x155a <__epilogue_restores__+0x18>

00000f26 <__ltsf2>:
     f26:	a8 e1       	ldi	r26, 0x18	; 24
     f28:	b0 e0       	ldi	r27, 0x00	; 0
     f2a:	e9 e9       	ldi	r30, 0x99	; 153
     f2c:	f7 e0       	ldi	r31, 0x07	; 7
     f2e:	0c 94 91 0a 	jmp	0x1522	; 0x1522 <__prologue_saves__+0x18>
     f32:	69 83       	std	Y+1, r22	; 0x01
     f34:	7a 83       	std	Y+2, r23	; 0x02
     f36:	8b 83       	std	Y+3, r24	; 0x03
     f38:	9c 83       	std	Y+4, r25	; 0x04
     f3a:	2d 83       	std	Y+5, r18	; 0x05
     f3c:	3e 83       	std	Y+6, r19	; 0x06
     f3e:	4f 83       	std	Y+7, r20	; 0x07
     f40:	58 87       	std	Y+8, r21	; 0x08
     f42:	89 e0       	ldi	r24, 0x09	; 9
     f44:	e8 2e       	mov	r14, r24
     f46:	f1 2c       	mov	r15, r1
     f48:	ec 0e       	add	r14, r28
     f4a:	fd 1e       	adc	r15, r29
     f4c:	b7 01       	movw	r22, r14
     f4e:	ce 01       	movw	r24, r28
     f50:	01 96       	adiw	r24, 0x01	; 1
     f52:	0e 94 b4 09 	call	0x1368	; 0x1368 <__unpack_f>
     f56:	8e 01       	movw	r16, r28
     f58:	0f 5e       	subi	r16, 0xEF	; 239
     f5a:	1f 4f       	sbci	r17, 0xFF	; 255
     f5c:	b8 01       	movw	r22, r16
     f5e:	ce 01       	movw	r24, r28
     f60:	05 96       	adiw	r24, 0x05	; 5
     f62:	0e 94 b4 09 	call	0x1368	; 0x1368 <__unpack_f>
     f66:	89 85       	ldd	r24, Y+9	; 0x09
     f68:	82 30       	cpi	r24, 0x02	; 2
     f6a:	40 f0       	brcs	.+16     	; 0xf7c <__ltsf2+0x56>
     f6c:	89 89       	ldd	r24, Y+17	; 0x11
     f6e:	82 30       	cpi	r24, 0x02	; 2
     f70:	28 f0       	brcs	.+10     	; 0xf7c <__ltsf2+0x56>
     f72:	b8 01       	movw	r22, r16
     f74:	c7 01       	movw	r24, r14
     f76:	0e 94 2c 0a 	call	0x1458	; 0x1458 <__fpcmp_parts_f>
     f7a:	01 c0       	rjmp	.+2      	; 0xf7e <__ltsf2+0x58>
     f7c:	81 e0       	ldi	r24, 0x01	; 1
     f7e:	68 96       	adiw	r28, 0x18	; 24
     f80:	e6 e0       	ldi	r30, 0x06	; 6
     f82:	0c 94 ad 0a 	jmp	0x155a	; 0x155a <__epilogue_restores__+0x18>

00000f86 <__fixsfsi>:
     f86:	ac e0       	ldi	r26, 0x0C	; 12
     f88:	b0 e0       	ldi	r27, 0x00	; 0
     f8a:	e9 ec       	ldi	r30, 0xC9	; 201
     f8c:	f7 e0       	ldi	r31, 0x07	; 7
     f8e:	0c 94 95 0a 	jmp	0x152a	; 0x152a <__prologue_saves__+0x20>
     f92:	69 83       	std	Y+1, r22	; 0x01
     f94:	7a 83       	std	Y+2, r23	; 0x02
     f96:	8b 83       	std	Y+3, r24	; 0x03
     f98:	9c 83       	std	Y+4, r25	; 0x04
     f9a:	be 01       	movw	r22, r28
     f9c:	6b 5f       	subi	r22, 0xFB	; 251
     f9e:	7f 4f       	sbci	r23, 0xFF	; 255
     fa0:	ce 01       	movw	r24, r28
     fa2:	01 96       	adiw	r24, 0x01	; 1
     fa4:	0e 94 b4 09 	call	0x1368	; 0x1368 <__unpack_f>
     fa8:	8d 81       	ldd	r24, Y+5	; 0x05
     faa:	82 30       	cpi	r24, 0x02	; 2
     fac:	61 f1       	breq	.+88     	; 0x1006 <__fixsfsi+0x80>
     fae:	82 30       	cpi	r24, 0x02	; 2
     fb0:	50 f1       	brcs	.+84     	; 0x1006 <__fixsfsi+0x80>
     fb2:	84 30       	cpi	r24, 0x04	; 4
     fb4:	21 f4       	brne	.+8      	; 0xfbe <__fixsfsi+0x38>
     fb6:	8e 81       	ldd	r24, Y+6	; 0x06
     fb8:	88 23       	and	r24, r24
     fba:	51 f1       	breq	.+84     	; 0x1010 <__fixsfsi+0x8a>
     fbc:	2e c0       	rjmp	.+92     	; 0x101a <__fixsfsi+0x94>
     fbe:	2f 81       	ldd	r18, Y+7	; 0x07
     fc0:	38 85       	ldd	r19, Y+8	; 0x08
     fc2:	37 fd       	sbrc	r19, 7
     fc4:	20 c0       	rjmp	.+64     	; 0x1006 <__fixsfsi+0x80>
     fc6:	6e 81       	ldd	r22, Y+6	; 0x06
     fc8:	2f 31       	cpi	r18, 0x1F	; 31
     fca:	31 05       	cpc	r19, r1
     fcc:	1c f0       	brlt	.+6      	; 0xfd4 <__fixsfsi+0x4e>
     fce:	66 23       	and	r22, r22
     fd0:	f9 f0       	breq	.+62     	; 0x1010 <__fixsfsi+0x8a>
     fd2:	23 c0       	rjmp	.+70     	; 0x101a <__fixsfsi+0x94>
     fd4:	8e e1       	ldi	r24, 0x1E	; 30
     fd6:	90 e0       	ldi	r25, 0x00	; 0
     fd8:	82 1b       	sub	r24, r18
     fda:	93 0b       	sbc	r25, r19
     fdc:	29 85       	ldd	r18, Y+9	; 0x09
     fde:	3a 85       	ldd	r19, Y+10	; 0x0a
     fe0:	4b 85       	ldd	r20, Y+11	; 0x0b
     fe2:	5c 85       	ldd	r21, Y+12	; 0x0c
     fe4:	04 c0       	rjmp	.+8      	; 0xfee <__fixsfsi+0x68>
     fe6:	56 95       	lsr	r21
     fe8:	47 95       	ror	r20
     fea:	37 95       	ror	r19
     fec:	27 95       	ror	r18
     fee:	8a 95       	dec	r24
     ff0:	d2 f7       	brpl	.-12     	; 0xfe6 <__fixsfsi+0x60>
     ff2:	66 23       	and	r22, r22
     ff4:	b1 f0       	breq	.+44     	; 0x1022 <__fixsfsi+0x9c>
     ff6:	50 95       	com	r21
     ff8:	40 95       	com	r20
     ffa:	30 95       	com	r19
     ffc:	21 95       	neg	r18
     ffe:	3f 4f       	sbci	r19, 0xFF	; 255
    1000:	4f 4f       	sbci	r20, 0xFF	; 255
    1002:	5f 4f       	sbci	r21, 0xFF	; 255
    1004:	0e c0       	rjmp	.+28     	; 0x1022 <__fixsfsi+0x9c>
    1006:	20 e0       	ldi	r18, 0x00	; 0
    1008:	30 e0       	ldi	r19, 0x00	; 0
    100a:	40 e0       	ldi	r20, 0x00	; 0
    100c:	50 e0       	ldi	r21, 0x00	; 0
    100e:	09 c0       	rjmp	.+18     	; 0x1022 <__fixsfsi+0x9c>
    1010:	2f ef       	ldi	r18, 0xFF	; 255
    1012:	3f ef       	ldi	r19, 0xFF	; 255
    1014:	4f ef       	ldi	r20, 0xFF	; 255
    1016:	5f e7       	ldi	r21, 0x7F	; 127
    1018:	04 c0       	rjmp	.+8      	; 0x1022 <__fixsfsi+0x9c>
    101a:	20 e0       	ldi	r18, 0x00	; 0
    101c:	30 e0       	ldi	r19, 0x00	; 0
    101e:	40 e0       	ldi	r20, 0x00	; 0
    1020:	50 e8       	ldi	r21, 0x80	; 128
    1022:	b9 01       	movw	r22, r18
    1024:	ca 01       	movw	r24, r20
    1026:	2c 96       	adiw	r28, 0x0c	; 12
    1028:	e2 e0       	ldi	r30, 0x02	; 2
    102a:	0c 94 b1 0a 	jmp	0x1562	; 0x1562 <__epilogue_restores__+0x20>

0000102e <__floatunsisf>:
    102e:	a8 e0       	ldi	r26, 0x08	; 8
    1030:	b0 e0       	ldi	r27, 0x00	; 0
    1032:	ed e1       	ldi	r30, 0x1D	; 29
    1034:	f8 e0       	ldi	r31, 0x08	; 8
    1036:	0c 94 8f 0a 	jmp	0x151e	; 0x151e <__prologue_saves__+0x14>
    103a:	7b 01       	movw	r14, r22
    103c:	8c 01       	movw	r16, r24
    103e:	61 15       	cp	r22, r1
    1040:	71 05       	cpc	r23, r1
    1042:	81 05       	cpc	r24, r1
    1044:	91 05       	cpc	r25, r1
    1046:	19 f4       	brne	.+6      	; 0x104e <__floatunsisf+0x20>
    1048:	82 e0       	ldi	r24, 0x02	; 2
    104a:	89 83       	std	Y+1, r24	; 0x01
    104c:	60 c0       	rjmp	.+192    	; 0x110e <__floatunsisf+0xe0>
    104e:	83 e0       	ldi	r24, 0x03	; 3
    1050:	89 83       	std	Y+1, r24	; 0x01
    1052:	8e e1       	ldi	r24, 0x1E	; 30
    1054:	c8 2e       	mov	r12, r24
    1056:	d1 2c       	mov	r13, r1
    1058:	dc 82       	std	Y+4, r13	; 0x04
    105a:	cb 82       	std	Y+3, r12	; 0x03
    105c:	ed 82       	std	Y+5, r14	; 0x05
    105e:	fe 82       	std	Y+6, r15	; 0x06
    1060:	0f 83       	std	Y+7, r16	; 0x07
    1062:	18 87       	std	Y+8, r17	; 0x08
    1064:	c8 01       	movw	r24, r16
    1066:	b7 01       	movw	r22, r14
    1068:	0e 94 90 08 	call	0x1120	; 0x1120 <__clzsi2>
    106c:	bc 01       	movw	r22, r24
    106e:	61 50       	subi	r22, 0x01	; 1
    1070:	70 40       	sbci	r23, 0x00	; 0
    1072:	77 ff       	sbrs	r23, 7
    1074:	39 c0       	rjmp	.+114    	; 0x10e8 <__floatunsisf+0xba>
    1076:	ee 27       	eor	r30, r30
    1078:	ff 27       	eor	r31, r31
    107a:	e6 1b       	sub	r30, r22
    107c:	f7 0b       	sbc	r31, r23
    107e:	20 e0       	ldi	r18, 0x00	; 0
    1080:	30 e0       	ldi	r19, 0x00	; 0
    1082:	40 e0       	ldi	r20, 0x00	; 0
    1084:	50 e0       	ldi	r21, 0x00	; 0
    1086:	81 e0       	ldi	r24, 0x01	; 1
    1088:	90 e0       	ldi	r25, 0x00	; 0
    108a:	a0 e0       	ldi	r26, 0x00	; 0
    108c:	b0 e0       	ldi	r27, 0x00	; 0
    108e:	0e 2e       	mov	r0, r30
    1090:	04 c0       	rjmp	.+8      	; 0x109a <__floatunsisf+0x6c>
    1092:	88 0f       	add	r24, r24
    1094:	99 1f       	adc	r25, r25
    1096:	aa 1f       	adc	r26, r26
    1098:	bb 1f       	adc	r27, r27
    109a:	0a 94       	dec	r0
    109c:	d2 f7       	brpl	.-12     	; 0x1092 <__floatunsisf+0x64>
    109e:	01 97       	sbiw	r24, 0x01	; 1
    10a0:	a1 09       	sbc	r26, r1
    10a2:	b1 09       	sbc	r27, r1
    10a4:	8e 21       	and	r24, r14
    10a6:	9f 21       	and	r25, r15
    10a8:	a0 23       	and	r26, r16
    10aa:	b1 23       	and	r27, r17
    10ac:	00 97       	sbiw	r24, 0x00	; 0
    10ae:	a1 05       	cpc	r26, r1
    10b0:	b1 05       	cpc	r27, r1
    10b2:	21 f0       	breq	.+8      	; 0x10bc <__floatunsisf+0x8e>
    10b4:	21 e0       	ldi	r18, 0x01	; 1
    10b6:	30 e0       	ldi	r19, 0x00	; 0
    10b8:	40 e0       	ldi	r20, 0x00	; 0
    10ba:	50 e0       	ldi	r21, 0x00	; 0
    10bc:	04 c0       	rjmp	.+8      	; 0x10c6 <__floatunsisf+0x98>
    10be:	16 95       	lsr	r17
    10c0:	07 95       	ror	r16
    10c2:	f7 94       	ror	r15
    10c4:	e7 94       	ror	r14
    10c6:	ea 95       	dec	r30
    10c8:	d2 f7       	brpl	.-12     	; 0x10be <__floatunsisf+0x90>
    10ca:	2e 29       	or	r18, r14
    10cc:	3f 29       	or	r19, r15
    10ce:	40 2b       	or	r20, r16
    10d0:	51 2b       	or	r21, r17
    10d2:	2d 83       	std	Y+5, r18	; 0x05
    10d4:	3e 83       	std	Y+6, r19	; 0x06
    10d6:	4f 83       	std	Y+7, r20	; 0x07
    10d8:	58 87       	std	Y+8, r21	; 0x08
    10da:	8e e1       	ldi	r24, 0x1E	; 30
    10dc:	90 e0       	ldi	r25, 0x00	; 0
    10de:	86 1b       	sub	r24, r22
    10e0:	97 0b       	sbc	r25, r23
    10e2:	9c 83       	std	Y+4, r25	; 0x04
    10e4:	8b 83       	std	Y+3, r24	; 0x03
    10e6:	13 c0       	rjmp	.+38     	; 0x110e <__floatunsisf+0xe0>
    10e8:	61 15       	cp	r22, r1
    10ea:	71 05       	cpc	r23, r1
    10ec:	81 f0       	breq	.+32     	; 0x110e <__floatunsisf+0xe0>
    10ee:	06 2e       	mov	r0, r22
    10f0:	04 c0       	rjmp	.+8      	; 0x10fa <__floatunsisf+0xcc>
    10f2:	ee 0c       	add	r14, r14
    10f4:	ff 1c       	adc	r15, r15
    10f6:	00 1f       	adc	r16, r16
    10f8:	11 1f       	adc	r17, r17
    10fa:	0a 94       	dec	r0
    10fc:	d2 f7       	brpl	.-12     	; 0x10f2 <__floatunsisf+0xc4>
    10fe:	ed 82       	std	Y+5, r14	; 0x05
    1100:	fe 82       	std	Y+6, r15	; 0x06
    1102:	0f 83       	std	Y+7, r16	; 0x07
    1104:	18 87       	std	Y+8, r17	; 0x08
    1106:	c6 1a       	sub	r12, r22
    1108:	d7 0a       	sbc	r13, r23
    110a:	dc 82       	std	Y+4, r13	; 0x04
    110c:	cb 82       	std	Y+3, r12	; 0x03
    110e:	1a 82       	std	Y+2, r1	; 0x02
    1110:	ce 01       	movw	r24, r28
    1112:	01 96       	adiw	r24, 0x01	; 1
    1114:	0e 94 df 08 	call	0x11be	; 0x11be <__pack_f>
    1118:	28 96       	adiw	r28, 0x08	; 8
    111a:	e8 e0       	ldi	r30, 0x08	; 8
    111c:	0c 94 ab 0a 	jmp	0x1556	; 0x1556 <__epilogue_restores__+0x14>

00001120 <__clzsi2>:
    1120:	ef 92       	push	r14
    1122:	ff 92       	push	r15
    1124:	0f 93       	push	r16
    1126:	1f 93       	push	r17
    1128:	7b 01       	movw	r14, r22
    112a:	8c 01       	movw	r16, r24
    112c:	80 e0       	ldi	r24, 0x00	; 0
    112e:	e8 16       	cp	r14, r24
    1130:	80 e0       	ldi	r24, 0x00	; 0
    1132:	f8 06       	cpc	r15, r24
    1134:	81 e0       	ldi	r24, 0x01	; 1
    1136:	08 07       	cpc	r16, r24
    1138:	80 e0       	ldi	r24, 0x00	; 0
    113a:	18 07       	cpc	r17, r24
    113c:	88 f4       	brcc	.+34     	; 0x1160 <__clzsi2+0x40>
    113e:	8f ef       	ldi	r24, 0xFF	; 255
    1140:	e8 16       	cp	r14, r24
    1142:	f1 04       	cpc	r15, r1
    1144:	01 05       	cpc	r16, r1
    1146:	11 05       	cpc	r17, r1
    1148:	31 f0       	breq	.+12     	; 0x1156 <__clzsi2+0x36>
    114a:	28 f0       	brcs	.+10     	; 0x1156 <__clzsi2+0x36>
    114c:	88 e0       	ldi	r24, 0x08	; 8
    114e:	90 e0       	ldi	r25, 0x00	; 0
    1150:	a0 e0       	ldi	r26, 0x00	; 0
    1152:	b0 e0       	ldi	r27, 0x00	; 0
    1154:	17 c0       	rjmp	.+46     	; 0x1184 <__clzsi2+0x64>
    1156:	80 e0       	ldi	r24, 0x00	; 0
    1158:	90 e0       	ldi	r25, 0x00	; 0
    115a:	a0 e0       	ldi	r26, 0x00	; 0
    115c:	b0 e0       	ldi	r27, 0x00	; 0
    115e:	12 c0       	rjmp	.+36     	; 0x1184 <__clzsi2+0x64>
    1160:	80 e0       	ldi	r24, 0x00	; 0
    1162:	e8 16       	cp	r14, r24
    1164:	80 e0       	ldi	r24, 0x00	; 0
    1166:	f8 06       	cpc	r15, r24
    1168:	80 e0       	ldi	r24, 0x00	; 0
    116a:	08 07       	cpc	r16, r24
    116c:	81 e0       	ldi	r24, 0x01	; 1
    116e:	18 07       	cpc	r17, r24
    1170:	28 f0       	brcs	.+10     	; 0x117c <__clzsi2+0x5c>
    1172:	88 e1       	ldi	r24, 0x18	; 24
    1174:	90 e0       	ldi	r25, 0x00	; 0
    1176:	a0 e0       	ldi	r26, 0x00	; 0
    1178:	b0 e0       	ldi	r27, 0x00	; 0
    117a:	04 c0       	rjmp	.+8      	; 0x1184 <__clzsi2+0x64>
    117c:	80 e1       	ldi	r24, 0x10	; 16
    117e:	90 e0       	ldi	r25, 0x00	; 0
    1180:	a0 e0       	ldi	r26, 0x00	; 0
    1182:	b0 e0       	ldi	r27, 0x00	; 0
    1184:	20 e2       	ldi	r18, 0x20	; 32
    1186:	30 e0       	ldi	r19, 0x00	; 0
    1188:	40 e0       	ldi	r20, 0x00	; 0
    118a:	50 e0       	ldi	r21, 0x00	; 0
    118c:	28 1b       	sub	r18, r24
    118e:	39 0b       	sbc	r19, r25
    1190:	4a 0b       	sbc	r20, r26
    1192:	5b 0b       	sbc	r21, r27
    1194:	04 c0       	rjmp	.+8      	; 0x119e <__clzsi2+0x7e>
    1196:	16 95       	lsr	r17
    1198:	07 95       	ror	r16
    119a:	f7 94       	ror	r15
    119c:	e7 94       	ror	r14
    119e:	8a 95       	dec	r24
    11a0:	d2 f7       	brpl	.-12     	; 0x1196 <__clzsi2+0x76>
    11a2:	f7 01       	movw	r30, r14
    11a4:	e2 59       	subi	r30, 0x92	; 146
    11a6:	ff 4f       	sbci	r31, 0xFF	; 255
    11a8:	80 81       	ld	r24, Z
    11aa:	28 1b       	sub	r18, r24
    11ac:	31 09       	sbc	r19, r1
    11ae:	41 09       	sbc	r20, r1
    11b0:	51 09       	sbc	r21, r1
    11b2:	c9 01       	movw	r24, r18
    11b4:	1f 91       	pop	r17
    11b6:	0f 91       	pop	r16
    11b8:	ff 90       	pop	r15
    11ba:	ef 90       	pop	r14
    11bc:	08 95       	ret

000011be <__pack_f>:
    11be:	df 92       	push	r13
    11c0:	ef 92       	push	r14
    11c2:	ff 92       	push	r15
    11c4:	0f 93       	push	r16
    11c6:	1f 93       	push	r17
    11c8:	fc 01       	movw	r30, r24
    11ca:	e4 80       	ldd	r14, Z+4	; 0x04
    11cc:	f5 80       	ldd	r15, Z+5	; 0x05
    11ce:	06 81       	ldd	r16, Z+6	; 0x06
    11d0:	17 81       	ldd	r17, Z+7	; 0x07
    11d2:	d1 80       	ldd	r13, Z+1	; 0x01
    11d4:	80 81       	ld	r24, Z
    11d6:	82 30       	cpi	r24, 0x02	; 2
    11d8:	48 f4       	brcc	.+18     	; 0x11ec <__pack_f+0x2e>
    11da:	80 e0       	ldi	r24, 0x00	; 0
    11dc:	90 e0       	ldi	r25, 0x00	; 0
    11de:	a0 e1       	ldi	r26, 0x10	; 16
    11e0:	b0 e0       	ldi	r27, 0x00	; 0
    11e2:	e8 2a       	or	r14, r24
    11e4:	f9 2a       	or	r15, r25
    11e6:	0a 2b       	or	r16, r26
    11e8:	1b 2b       	or	r17, r27
    11ea:	a5 c0       	rjmp	.+330    	; 0x1336 <__pack_f+0x178>
    11ec:	84 30       	cpi	r24, 0x04	; 4
    11ee:	09 f4       	brne	.+2      	; 0x11f2 <__pack_f+0x34>
    11f0:	9f c0       	rjmp	.+318    	; 0x1330 <__pack_f+0x172>
    11f2:	82 30       	cpi	r24, 0x02	; 2
    11f4:	21 f4       	brne	.+8      	; 0x11fe <__pack_f+0x40>
    11f6:	ee 24       	eor	r14, r14
    11f8:	ff 24       	eor	r15, r15
    11fa:	87 01       	movw	r16, r14
    11fc:	05 c0       	rjmp	.+10     	; 0x1208 <__pack_f+0x4a>
    11fe:	e1 14       	cp	r14, r1
    1200:	f1 04       	cpc	r15, r1
    1202:	01 05       	cpc	r16, r1
    1204:	11 05       	cpc	r17, r1
    1206:	19 f4       	brne	.+6      	; 0x120e <__pack_f+0x50>
    1208:	e0 e0       	ldi	r30, 0x00	; 0
    120a:	f0 e0       	ldi	r31, 0x00	; 0
    120c:	96 c0       	rjmp	.+300    	; 0x133a <__pack_f+0x17c>
    120e:	62 81       	ldd	r22, Z+2	; 0x02
    1210:	73 81       	ldd	r23, Z+3	; 0x03
    1212:	9f ef       	ldi	r25, 0xFF	; 255
    1214:	62 38       	cpi	r22, 0x82	; 130
    1216:	79 07       	cpc	r23, r25
    1218:	0c f0       	brlt	.+2      	; 0x121c <__pack_f+0x5e>
    121a:	5b c0       	rjmp	.+182    	; 0x12d2 <__pack_f+0x114>
    121c:	22 e8       	ldi	r18, 0x82	; 130
    121e:	3f ef       	ldi	r19, 0xFF	; 255
    1220:	26 1b       	sub	r18, r22
    1222:	37 0b       	sbc	r19, r23
    1224:	2a 31       	cpi	r18, 0x1A	; 26
    1226:	31 05       	cpc	r19, r1
    1228:	2c f0       	brlt	.+10     	; 0x1234 <__pack_f+0x76>
    122a:	20 e0       	ldi	r18, 0x00	; 0
    122c:	30 e0       	ldi	r19, 0x00	; 0
    122e:	40 e0       	ldi	r20, 0x00	; 0
    1230:	50 e0       	ldi	r21, 0x00	; 0
    1232:	2a c0       	rjmp	.+84     	; 0x1288 <__pack_f+0xca>
    1234:	b8 01       	movw	r22, r16
    1236:	a7 01       	movw	r20, r14
    1238:	02 2e       	mov	r0, r18
    123a:	04 c0       	rjmp	.+8      	; 0x1244 <__pack_f+0x86>
    123c:	76 95       	lsr	r23
    123e:	67 95       	ror	r22
    1240:	57 95       	ror	r21
    1242:	47 95       	ror	r20
    1244:	0a 94       	dec	r0
    1246:	d2 f7       	brpl	.-12     	; 0x123c <__pack_f+0x7e>
    1248:	81 e0       	ldi	r24, 0x01	; 1
    124a:	90 e0       	ldi	r25, 0x00	; 0
    124c:	a0 e0       	ldi	r26, 0x00	; 0
    124e:	b0 e0       	ldi	r27, 0x00	; 0
    1250:	04 c0       	rjmp	.+8      	; 0x125a <__pack_f+0x9c>
    1252:	88 0f       	add	r24, r24
    1254:	99 1f       	adc	r25, r25
    1256:	aa 1f       	adc	r26, r26
    1258:	bb 1f       	adc	r27, r27
    125a:	2a 95       	dec	r18
    125c:	d2 f7       	brpl	.-12     	; 0x1252 <__pack_f+0x94>
    125e:	01 97       	sbiw	r24, 0x01	; 1
    1260:	a1 09       	sbc	r26, r1
    1262:	b1 09       	sbc	r27, r1
    1264:	8e 21       	and	r24, r14
    1266:	9f 21       	and	r25, r15
    1268:	a0 23       	and	r26, r16
    126a:	b1 23       	and	r27, r17
    126c:	00 97       	sbiw	r24, 0x00	; 0
    126e:	a1 05       	cpc	r26, r1
    1270:	b1 05       	cpc	r27, r1
    1272:	21 f0       	breq	.+8      	; 0x127c <__pack_f+0xbe>
    1274:	81 e0       	ldi	r24, 0x01	; 1
    1276:	90 e0       	ldi	r25, 0x00	; 0
    1278:	a0 e0       	ldi	r26, 0x00	; 0
    127a:	b0 e0       	ldi	r27, 0x00	; 0
    127c:	9a 01       	movw	r18, r20
    127e:	ab 01       	movw	r20, r22
    1280:	28 2b       	or	r18, r24
    1282:	39 2b       	or	r19, r25
    1284:	4a 2b       	or	r20, r26
    1286:	5b 2b       	or	r21, r27
    1288:	da 01       	movw	r26, r20
    128a:	c9 01       	movw	r24, r18
    128c:	8f 77       	andi	r24, 0x7F	; 127
    128e:	90 70       	andi	r25, 0x00	; 0
    1290:	a0 70       	andi	r26, 0x00	; 0
    1292:	b0 70       	andi	r27, 0x00	; 0
    1294:	80 34       	cpi	r24, 0x40	; 64
    1296:	91 05       	cpc	r25, r1
    1298:	a1 05       	cpc	r26, r1
    129a:	b1 05       	cpc	r27, r1
    129c:	39 f4       	brne	.+14     	; 0x12ac <__pack_f+0xee>
    129e:	27 ff       	sbrs	r18, 7
    12a0:	09 c0       	rjmp	.+18     	; 0x12b4 <__pack_f+0xf6>
    12a2:	20 5c       	subi	r18, 0xC0	; 192
    12a4:	3f 4f       	sbci	r19, 0xFF	; 255
    12a6:	4f 4f       	sbci	r20, 0xFF	; 255
    12a8:	5f 4f       	sbci	r21, 0xFF	; 255
    12aa:	04 c0       	rjmp	.+8      	; 0x12b4 <__pack_f+0xf6>
    12ac:	21 5c       	subi	r18, 0xC1	; 193
    12ae:	3f 4f       	sbci	r19, 0xFF	; 255
    12b0:	4f 4f       	sbci	r20, 0xFF	; 255
    12b2:	5f 4f       	sbci	r21, 0xFF	; 255
    12b4:	e0 e0       	ldi	r30, 0x00	; 0
    12b6:	f0 e0       	ldi	r31, 0x00	; 0
    12b8:	20 30       	cpi	r18, 0x00	; 0
    12ba:	a0 e0       	ldi	r26, 0x00	; 0
    12bc:	3a 07       	cpc	r19, r26
    12be:	a0 e0       	ldi	r26, 0x00	; 0
    12c0:	4a 07       	cpc	r20, r26
    12c2:	a0 e4       	ldi	r26, 0x40	; 64
    12c4:	5a 07       	cpc	r21, r26
    12c6:	10 f0       	brcs	.+4      	; 0x12cc <__pack_f+0x10e>
    12c8:	e1 e0       	ldi	r30, 0x01	; 1
    12ca:	f0 e0       	ldi	r31, 0x00	; 0
    12cc:	79 01       	movw	r14, r18
    12ce:	8a 01       	movw	r16, r20
    12d0:	27 c0       	rjmp	.+78     	; 0x1320 <__pack_f+0x162>
    12d2:	60 38       	cpi	r22, 0x80	; 128
    12d4:	71 05       	cpc	r23, r1
    12d6:	64 f5       	brge	.+88     	; 0x1330 <__pack_f+0x172>
    12d8:	fb 01       	movw	r30, r22
    12da:	e1 58       	subi	r30, 0x81	; 129
    12dc:	ff 4f       	sbci	r31, 0xFF	; 255
    12de:	d8 01       	movw	r26, r16
    12e0:	c7 01       	movw	r24, r14
    12e2:	8f 77       	andi	r24, 0x7F	; 127
    12e4:	90 70       	andi	r25, 0x00	; 0
    12e6:	a0 70       	andi	r26, 0x00	; 0
    12e8:	b0 70       	andi	r27, 0x00	; 0
    12ea:	80 34       	cpi	r24, 0x40	; 64
    12ec:	91 05       	cpc	r25, r1
    12ee:	a1 05       	cpc	r26, r1
    12f0:	b1 05       	cpc	r27, r1
    12f2:	39 f4       	brne	.+14     	; 0x1302 <__pack_f+0x144>
    12f4:	e7 fe       	sbrs	r14, 7
    12f6:	0d c0       	rjmp	.+26     	; 0x1312 <__pack_f+0x154>
    12f8:	80 e4       	ldi	r24, 0x40	; 64
    12fa:	90 e0       	ldi	r25, 0x00	; 0
    12fc:	a0 e0       	ldi	r26, 0x00	; 0
    12fe:	b0 e0       	ldi	r27, 0x00	; 0
    1300:	04 c0       	rjmp	.+8      	; 0x130a <__pack_f+0x14c>
    1302:	8f e3       	ldi	r24, 0x3F	; 63
    1304:	90 e0       	ldi	r25, 0x00	; 0
    1306:	a0 e0       	ldi	r26, 0x00	; 0
    1308:	b0 e0       	ldi	r27, 0x00	; 0
    130a:	e8 0e       	add	r14, r24
    130c:	f9 1e       	adc	r15, r25
    130e:	0a 1f       	adc	r16, r26
    1310:	1b 1f       	adc	r17, r27
    1312:	17 ff       	sbrs	r17, 7
    1314:	05 c0       	rjmp	.+10     	; 0x1320 <__pack_f+0x162>
    1316:	16 95       	lsr	r17
    1318:	07 95       	ror	r16
    131a:	f7 94       	ror	r15
    131c:	e7 94       	ror	r14
    131e:	31 96       	adiw	r30, 0x01	; 1
    1320:	87 e0       	ldi	r24, 0x07	; 7
    1322:	16 95       	lsr	r17
    1324:	07 95       	ror	r16
    1326:	f7 94       	ror	r15
    1328:	e7 94       	ror	r14
    132a:	8a 95       	dec	r24
    132c:	d1 f7       	brne	.-12     	; 0x1322 <__pack_f+0x164>
    132e:	05 c0       	rjmp	.+10     	; 0x133a <__pack_f+0x17c>
    1330:	ee 24       	eor	r14, r14
    1332:	ff 24       	eor	r15, r15
    1334:	87 01       	movw	r16, r14
    1336:	ef ef       	ldi	r30, 0xFF	; 255
    1338:	f0 e0       	ldi	r31, 0x00	; 0
    133a:	6e 2f       	mov	r22, r30
    133c:	67 95       	ror	r22
    133e:	66 27       	eor	r22, r22
    1340:	67 95       	ror	r22
    1342:	90 2f       	mov	r25, r16
    1344:	9f 77       	andi	r25, 0x7F	; 127
    1346:	d7 94       	ror	r13
    1348:	dd 24       	eor	r13, r13
    134a:	d7 94       	ror	r13
    134c:	8e 2f       	mov	r24, r30
    134e:	86 95       	lsr	r24
    1350:	49 2f       	mov	r20, r25
    1352:	46 2b       	or	r20, r22
    1354:	58 2f       	mov	r21, r24
    1356:	5d 29       	or	r21, r13
    1358:	b7 01       	movw	r22, r14
    135a:	ca 01       	movw	r24, r20
    135c:	1f 91       	pop	r17
    135e:	0f 91       	pop	r16
    1360:	ff 90       	pop	r15
    1362:	ef 90       	pop	r14
    1364:	df 90       	pop	r13
    1366:	08 95       	ret

00001368 <__unpack_f>:
    1368:	fc 01       	movw	r30, r24
    136a:	db 01       	movw	r26, r22
    136c:	40 81       	ld	r20, Z
    136e:	51 81       	ldd	r21, Z+1	; 0x01
    1370:	22 81       	ldd	r18, Z+2	; 0x02
    1372:	62 2f       	mov	r22, r18
    1374:	6f 77       	andi	r22, 0x7F	; 127
    1376:	70 e0       	ldi	r23, 0x00	; 0
    1378:	22 1f       	adc	r18, r18
    137a:	22 27       	eor	r18, r18
    137c:	22 1f       	adc	r18, r18
    137e:	93 81       	ldd	r25, Z+3	; 0x03
    1380:	89 2f       	mov	r24, r25
    1382:	88 0f       	add	r24, r24
    1384:	82 2b       	or	r24, r18
    1386:	28 2f       	mov	r18, r24
    1388:	30 e0       	ldi	r19, 0x00	; 0
    138a:	99 1f       	adc	r25, r25
    138c:	99 27       	eor	r25, r25
    138e:	99 1f       	adc	r25, r25
    1390:	11 96       	adiw	r26, 0x01	; 1
    1392:	9c 93       	st	X, r25
    1394:	11 97       	sbiw	r26, 0x01	; 1
    1396:	21 15       	cp	r18, r1
    1398:	31 05       	cpc	r19, r1
    139a:	a9 f5       	brne	.+106    	; 0x1406 <__unpack_f+0x9e>
    139c:	41 15       	cp	r20, r1
    139e:	51 05       	cpc	r21, r1
    13a0:	61 05       	cpc	r22, r1
    13a2:	71 05       	cpc	r23, r1
    13a4:	11 f4       	brne	.+4      	; 0x13aa <__unpack_f+0x42>
    13a6:	82 e0       	ldi	r24, 0x02	; 2
    13a8:	37 c0       	rjmp	.+110    	; 0x1418 <__unpack_f+0xb0>
    13aa:	82 e8       	ldi	r24, 0x82	; 130
    13ac:	9f ef       	ldi	r25, 0xFF	; 255
    13ae:	13 96       	adiw	r26, 0x03	; 3
    13b0:	9c 93       	st	X, r25
    13b2:	8e 93       	st	-X, r24
    13b4:	12 97       	sbiw	r26, 0x02	; 2
    13b6:	9a 01       	movw	r18, r20
    13b8:	ab 01       	movw	r20, r22
    13ba:	67 e0       	ldi	r22, 0x07	; 7
    13bc:	22 0f       	add	r18, r18
    13be:	33 1f       	adc	r19, r19
    13c0:	44 1f       	adc	r20, r20
    13c2:	55 1f       	adc	r21, r21
    13c4:	6a 95       	dec	r22
    13c6:	d1 f7       	brne	.-12     	; 0x13bc <__unpack_f+0x54>
    13c8:	83 e0       	ldi	r24, 0x03	; 3
    13ca:	8c 93       	st	X, r24
    13cc:	0d c0       	rjmp	.+26     	; 0x13e8 <__unpack_f+0x80>
    13ce:	22 0f       	add	r18, r18
    13d0:	33 1f       	adc	r19, r19
    13d2:	44 1f       	adc	r20, r20
    13d4:	55 1f       	adc	r21, r21
    13d6:	12 96       	adiw	r26, 0x02	; 2
    13d8:	8d 91       	ld	r24, X+
    13da:	9c 91       	ld	r25, X
    13dc:	13 97       	sbiw	r26, 0x03	; 3
    13de:	01 97       	sbiw	r24, 0x01	; 1
    13e0:	13 96       	adiw	r26, 0x03	; 3
    13e2:	9c 93       	st	X, r25
    13e4:	8e 93       	st	-X, r24
    13e6:	12 97       	sbiw	r26, 0x02	; 2
    13e8:	20 30       	cpi	r18, 0x00	; 0
    13ea:	80 e0       	ldi	r24, 0x00	; 0
    13ec:	38 07       	cpc	r19, r24
    13ee:	80 e0       	ldi	r24, 0x00	; 0
    13f0:	48 07       	cpc	r20, r24
    13f2:	80 e4       	ldi	r24, 0x40	; 64
    13f4:	58 07       	cpc	r21, r24
    13f6:	58 f3       	brcs	.-42     	; 0x13ce <__unpack_f+0x66>
    13f8:	14 96       	adiw	r26, 0x04	; 4
    13fa:	2d 93       	st	X+, r18
    13fc:	3d 93       	st	X+, r19
    13fe:	4d 93       	st	X+, r20
    1400:	5c 93       	st	X, r21
    1402:	17 97       	sbiw	r26, 0x07	; 7
    1404:	08 95       	ret
    1406:	2f 3f       	cpi	r18, 0xFF	; 255
    1408:	31 05       	cpc	r19, r1
    140a:	79 f4       	brne	.+30     	; 0x142a <__unpack_f+0xc2>
    140c:	41 15       	cp	r20, r1
    140e:	51 05       	cpc	r21, r1
    1410:	61 05       	cpc	r22, r1
    1412:	71 05       	cpc	r23, r1
    1414:	19 f4       	brne	.+6      	; 0x141c <__unpack_f+0xb4>
    1416:	84 e0       	ldi	r24, 0x04	; 4
    1418:	8c 93       	st	X, r24
    141a:	08 95       	ret
    141c:	64 ff       	sbrs	r22, 4
    141e:	03 c0       	rjmp	.+6      	; 0x1426 <__unpack_f+0xbe>
    1420:	81 e0       	ldi	r24, 0x01	; 1
    1422:	8c 93       	st	X, r24
    1424:	12 c0       	rjmp	.+36     	; 0x144a <__unpack_f+0xe2>
    1426:	1c 92       	st	X, r1
    1428:	10 c0       	rjmp	.+32     	; 0x144a <__unpack_f+0xe2>
    142a:	2f 57       	subi	r18, 0x7F	; 127
    142c:	30 40       	sbci	r19, 0x00	; 0
    142e:	13 96       	adiw	r26, 0x03	; 3
    1430:	3c 93       	st	X, r19
    1432:	2e 93       	st	-X, r18
    1434:	12 97       	sbiw	r26, 0x02	; 2
    1436:	83 e0       	ldi	r24, 0x03	; 3
    1438:	8c 93       	st	X, r24
    143a:	87 e0       	ldi	r24, 0x07	; 7
    143c:	44 0f       	add	r20, r20
    143e:	55 1f       	adc	r21, r21
    1440:	66 1f       	adc	r22, r22
    1442:	77 1f       	adc	r23, r23
    1444:	8a 95       	dec	r24
    1446:	d1 f7       	brne	.-12     	; 0x143c <__unpack_f+0xd4>
    1448:	70 64       	ori	r23, 0x40	; 64
    144a:	14 96       	adiw	r26, 0x04	; 4
    144c:	4d 93       	st	X+, r20
    144e:	5d 93       	st	X+, r21
    1450:	6d 93       	st	X+, r22
    1452:	7c 93       	st	X, r23
    1454:	17 97       	sbiw	r26, 0x07	; 7
    1456:	08 95       	ret

00001458 <__fpcmp_parts_f>:
    1458:	1f 93       	push	r17
    145a:	dc 01       	movw	r26, r24
    145c:	fb 01       	movw	r30, r22
    145e:	9c 91       	ld	r25, X
    1460:	92 30       	cpi	r25, 0x02	; 2
    1462:	08 f4       	brcc	.+2      	; 0x1466 <__fpcmp_parts_f+0xe>
    1464:	47 c0       	rjmp	.+142    	; 0x14f4 <__fpcmp_parts_f+0x9c>
    1466:	80 81       	ld	r24, Z
    1468:	82 30       	cpi	r24, 0x02	; 2
    146a:	08 f4       	brcc	.+2      	; 0x146e <__fpcmp_parts_f+0x16>
    146c:	43 c0       	rjmp	.+134    	; 0x14f4 <__fpcmp_parts_f+0x9c>
    146e:	94 30       	cpi	r25, 0x04	; 4
    1470:	51 f4       	brne	.+20     	; 0x1486 <__fpcmp_parts_f+0x2e>
    1472:	11 96       	adiw	r26, 0x01	; 1
    1474:	1c 91       	ld	r17, X
    1476:	84 30       	cpi	r24, 0x04	; 4
    1478:	99 f5       	brne	.+102    	; 0x14e0 <__fpcmp_parts_f+0x88>
    147a:	81 81       	ldd	r24, Z+1	; 0x01
    147c:	68 2f       	mov	r22, r24
    147e:	70 e0       	ldi	r23, 0x00	; 0
    1480:	61 1b       	sub	r22, r17
    1482:	71 09       	sbc	r23, r1
    1484:	3f c0       	rjmp	.+126    	; 0x1504 <__fpcmp_parts_f+0xac>
    1486:	84 30       	cpi	r24, 0x04	; 4
    1488:	21 f0       	breq	.+8      	; 0x1492 <__fpcmp_parts_f+0x3a>
    148a:	92 30       	cpi	r25, 0x02	; 2
    148c:	31 f4       	brne	.+12     	; 0x149a <__fpcmp_parts_f+0x42>
    148e:	82 30       	cpi	r24, 0x02	; 2
    1490:	b9 f1       	breq	.+110    	; 0x1500 <__fpcmp_parts_f+0xa8>
    1492:	81 81       	ldd	r24, Z+1	; 0x01
    1494:	88 23       	and	r24, r24
    1496:	89 f1       	breq	.+98     	; 0x14fa <__fpcmp_parts_f+0xa2>
    1498:	2d c0       	rjmp	.+90     	; 0x14f4 <__fpcmp_parts_f+0x9c>
    149a:	11 96       	adiw	r26, 0x01	; 1
    149c:	1c 91       	ld	r17, X
    149e:	11 97       	sbiw	r26, 0x01	; 1
    14a0:	82 30       	cpi	r24, 0x02	; 2
    14a2:	f1 f0       	breq	.+60     	; 0x14e0 <__fpcmp_parts_f+0x88>
    14a4:	81 81       	ldd	r24, Z+1	; 0x01
    14a6:	18 17       	cp	r17, r24
    14a8:	d9 f4       	brne	.+54     	; 0x14e0 <__fpcmp_parts_f+0x88>
    14aa:	12 96       	adiw	r26, 0x02	; 2
    14ac:	2d 91       	ld	r18, X+
    14ae:	3c 91       	ld	r19, X
    14b0:	13 97       	sbiw	r26, 0x03	; 3
    14b2:	82 81       	ldd	r24, Z+2	; 0x02
    14b4:	93 81       	ldd	r25, Z+3	; 0x03
    14b6:	82 17       	cp	r24, r18
    14b8:	93 07       	cpc	r25, r19
    14ba:	94 f0       	brlt	.+36     	; 0x14e0 <__fpcmp_parts_f+0x88>
    14bc:	28 17       	cp	r18, r24
    14be:	39 07       	cpc	r19, r25
    14c0:	bc f0       	brlt	.+46     	; 0x14f0 <__fpcmp_parts_f+0x98>
    14c2:	14 96       	adiw	r26, 0x04	; 4
    14c4:	8d 91       	ld	r24, X+
    14c6:	9d 91       	ld	r25, X+
    14c8:	0d 90       	ld	r0, X+
    14ca:	bc 91       	ld	r27, X
    14cc:	a0 2d       	mov	r26, r0
    14ce:	24 81       	ldd	r18, Z+4	; 0x04
    14d0:	35 81       	ldd	r19, Z+5	; 0x05
    14d2:	46 81       	ldd	r20, Z+6	; 0x06
    14d4:	57 81       	ldd	r21, Z+7	; 0x07
    14d6:	28 17       	cp	r18, r24
    14d8:	39 07       	cpc	r19, r25
    14da:	4a 07       	cpc	r20, r26
    14dc:	5b 07       	cpc	r21, r27
    14de:	18 f4       	brcc	.+6      	; 0x14e6 <__fpcmp_parts_f+0x8e>
    14e0:	11 23       	and	r17, r17
    14e2:	41 f0       	breq	.+16     	; 0x14f4 <__fpcmp_parts_f+0x9c>
    14e4:	0a c0       	rjmp	.+20     	; 0x14fa <__fpcmp_parts_f+0xa2>
    14e6:	82 17       	cp	r24, r18
    14e8:	93 07       	cpc	r25, r19
    14ea:	a4 07       	cpc	r26, r20
    14ec:	b5 07       	cpc	r27, r21
    14ee:	40 f4       	brcc	.+16     	; 0x1500 <__fpcmp_parts_f+0xa8>
    14f0:	11 23       	and	r17, r17
    14f2:	19 f0       	breq	.+6      	; 0x14fa <__fpcmp_parts_f+0xa2>
    14f4:	61 e0       	ldi	r22, 0x01	; 1
    14f6:	70 e0       	ldi	r23, 0x00	; 0
    14f8:	05 c0       	rjmp	.+10     	; 0x1504 <__fpcmp_parts_f+0xac>
    14fa:	6f ef       	ldi	r22, 0xFF	; 255
    14fc:	7f ef       	ldi	r23, 0xFF	; 255
    14fe:	02 c0       	rjmp	.+4      	; 0x1504 <__fpcmp_parts_f+0xac>
    1500:	60 e0       	ldi	r22, 0x00	; 0
    1502:	70 e0       	ldi	r23, 0x00	; 0
    1504:	cb 01       	movw	r24, r22
    1506:	1f 91       	pop	r17
    1508:	08 95       	ret

0000150a <__prologue_saves__>:
    150a:	2f 92       	push	r2
    150c:	3f 92       	push	r3
    150e:	4f 92       	push	r4
    1510:	5f 92       	push	r5
    1512:	6f 92       	push	r6
    1514:	7f 92       	push	r7
    1516:	8f 92       	push	r8
    1518:	9f 92       	push	r9
    151a:	af 92       	push	r10
    151c:	bf 92       	push	r11
    151e:	cf 92       	push	r12
    1520:	df 92       	push	r13
    1522:	ef 92       	push	r14
    1524:	ff 92       	push	r15
    1526:	0f 93       	push	r16
    1528:	1f 93       	push	r17
    152a:	cf 93       	push	r28
    152c:	df 93       	push	r29
    152e:	cd b7       	in	r28, 0x3d	; 61
    1530:	de b7       	in	r29, 0x3e	; 62
    1532:	ca 1b       	sub	r28, r26
    1534:	db 0b       	sbc	r29, r27
    1536:	0f b6       	in	r0, 0x3f	; 63
    1538:	f8 94       	cli
    153a:	de bf       	out	0x3e, r29	; 62
    153c:	0f be       	out	0x3f, r0	; 63
    153e:	cd bf       	out	0x3d, r28	; 61
    1540:	09 94       	ijmp

00001542 <__epilogue_restores__>:
    1542:	2a 88       	ldd	r2, Y+18	; 0x12
    1544:	39 88       	ldd	r3, Y+17	; 0x11
    1546:	48 88       	ldd	r4, Y+16	; 0x10
    1548:	5f 84       	ldd	r5, Y+15	; 0x0f
    154a:	6e 84       	ldd	r6, Y+14	; 0x0e
    154c:	7d 84       	ldd	r7, Y+13	; 0x0d
    154e:	8c 84       	ldd	r8, Y+12	; 0x0c
    1550:	9b 84       	ldd	r9, Y+11	; 0x0b
    1552:	aa 84       	ldd	r10, Y+10	; 0x0a
    1554:	b9 84       	ldd	r11, Y+9	; 0x09
    1556:	c8 84       	ldd	r12, Y+8	; 0x08
    1558:	df 80       	ldd	r13, Y+7	; 0x07
    155a:	ee 80       	ldd	r14, Y+6	; 0x06
    155c:	fd 80       	ldd	r15, Y+5	; 0x05
    155e:	0c 81       	ldd	r16, Y+4	; 0x04
    1560:	1b 81       	ldd	r17, Y+3	; 0x03
    1562:	aa 81       	ldd	r26, Y+2	; 0x02
    1564:	b9 81       	ldd	r27, Y+1	; 0x01
    1566:	ce 0f       	add	r28, r30
    1568:	d1 1d       	adc	r29, r1
    156a:	0f b6       	in	r0, 0x3f	; 63
    156c:	f8 94       	cli
    156e:	de bf       	out	0x3e, r29	; 62
    1570:	0f be       	out	0x3f, r0	; 63
    1572:	cd bf       	out	0x3d, r28	; 61
    1574:	ed 01       	movw	r28, r26
    1576:	08 95       	ret

00001578 <_exit>:
    1578:	f8 94       	cli

0000157a <__stop_program>:
    157a:	ff cf       	rjmp	.-2      	; 0x157a <__stop_program>
