{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1422347881896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1422347881896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 27 16:38:01 2015 " "Processing started: Tue Jan 27 16:38:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1422347881896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1422347881896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_D5M -c DE2_D5M " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_D5M -c DE2_D5M" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1422347881896 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1422347882379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347882426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347882426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347882426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347882426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347882426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347882426 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(26) " "Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1422347882426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347882426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347882426 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Sdram_Control_4Port.v(188) " "Verilog HDL Module Instantiation warning at Sdram_Control_4Port.v(188): ignored dangling comma in List of Port Connections" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_Control_4Port.v" 188 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1422347882442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_Control_4Port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347882442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347882442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL " "Found entity 1: Sdram_PLL" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347882442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347882442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347882442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347882442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347882442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347882442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "V/Reset_Delay.v" "" { Text "C:/altera/OV7670_VGA/V/Reset_Delay.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347882457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347882457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "V/sdram_pll.v" "" { Text "C:/altera/OV7670_VGA/V/sdram_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347882457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347882457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "V/VGA_Controller.v" "" { Text "C:/altera/OV7670_VGA/V/VGA_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347882457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347882457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_D5M " "Found entity 1: DE2_D5M" {  } { { "DE2_D5M.v" "" { Text "C:/altera/OV7670_VGA/DE2_D5M.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347882457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347882457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmos_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file cmos_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMOS_Capture " "Found entity 1: CMOS_Capture" {  } { { "CMOS_Capture.v" "" { Text "C:/altera/OV7670_VGA/CMOS_Capture.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347882457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347882457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "C:/altera/OV7670_VGA/I2C_Controller.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347882457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347882457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_ov7670_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_ov7670_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_OV7670_Config " "Found entity 1: I2C_OV7670_Config" {  } { { "I2C_OV7670_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_OV7670_Config.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347882457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347882457 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "I2C_RDATA I2C_AV_Config.v(163) " "Verilog HDL Implicit Net warning at I2C_AV_Config.v(163): created implicit net for \"I2C_RDATA\"" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 163 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422347882457 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_D5M " "Elaborating entity \"DE2_D5M\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1422347882707 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 DE2_D5M.v(166) " "Verilog HDL assignment warning at DE2_D5M.v(166): truncated value with size 32 to match size of target (2)" {  } { { "DE2_D5M.v" "" { Text "C:/altera/OV7670_VGA/DE2_D5M.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422347882707 "|DE2_D5M"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "DE2_D5M.v" "u1" { Text "C:/altera/OV7670_VGA/DE2_D5M.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882723 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(104) " "Verilog HDL assignment warning at VGA_Controller.v(104): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Controller.v" "" { Text "C:/altera/OV7670_VGA/V/VGA_Controller.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422347882723 "|DE2_D5M|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(107) " "Verilog HDL assignment warning at VGA_Controller.v(107): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Controller.v" "" { Text "C:/altera/OV7670_VGA/V/VGA_Controller.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422347882723 "|DE2_D5M|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(110) " "Verilog HDL assignment warning at VGA_Controller.v(110): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Controller.v" "" { Text "C:/altera/OV7670_VGA/V/VGA_Controller.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422347882723 "|DE2_D5M|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(167) " "Verilog HDL assignment warning at VGA_Controller.v(167): truncated value with size 32 to match size of target (13)" {  } { { "V/VGA_Controller.v" "" { Text "C:/altera/OV7670_VGA/V/VGA_Controller.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422347882723 "|DE2_D5M|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(193) " "Verilog HDL assignment warning at VGA_Controller.v(193): truncated value with size 32 to match size of target (13)" {  } { { "V/VGA_Controller.v" "" { Text "C:/altera/OV7670_VGA/V/VGA_Controller.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422347882723 "|DE2_D5M|VGA_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u2 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u2\"" {  } { { "DE2_D5M.v" "u2" { Text "C:/altera/OV7670_VGA/DE2_D5M.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMOS_Capture CMOS_Capture:CMOS " "Elaborating entity \"CMOS_Capture\" for hierarchy \"CMOS_Capture:CMOS\"" {  } { { "DE2_D5M.v" "CMOS" { Text "C:/altera/OV7670_VGA/DE2_D5M.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:u7 " "Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:u7\"" {  } { { "DE2_D5M.v" "u7" { Text "C:/altera/OV7670_VGA/DE2_D5M.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882723 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control_4Port.v(363) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(363): truncated value with size 32 to match size of target (10)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_Control_4Port.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422347882723 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CLK_18 Sdram_Control_4Port.v(181) " "Output port \"CLK_18\" at Sdram_Control_4Port.v(181) has no driver" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_Control_4Port.v" 181 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1422347882723 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_PLL Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1 " "Elaborating entity \"Sdram_PLL\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "sdram_pll1" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_Control_4Port.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "altpll_component" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_PLL.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_PLL.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Instantiated megafunction \"Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Sdram_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Sdram_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""}  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_PLL.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1422347882785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:u7\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:u7\|control_interface:control1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "control1" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_Control_4Port.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(120) " "Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/control_interface.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422347882785 "|DE2_D5M|Sdram_Control_4Port:u7|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(125) " "Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/control_interface.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422347882785 "|DE2_D5M|Sdram_Control_4Port:u7|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(150) " "Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/control_interface.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422347882785 "|DE2_D5M|Sdram_Control_4Port:u7|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:u7\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:u7\|command:command1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "command1" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_Control_4Port.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1422347882785 "|DE2_D5M|Sdram_Control_4Port:u7|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1422347882785 "|DE2_D5M|Sdram_Control_4Port:u7|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1422347882785 "|DE2_D5M|Sdram_Control_4Port:u7|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:u7\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:u7\|sdr_data_path:data_path1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "data_path1" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_Control_4Port.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882785 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(26) " "Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422347882785 "|DE2_D5M|Sdram_Control_4Port:u7|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1 " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "write_fifo1" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_Control_4Port.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "dcfifo_component" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422347882863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882863 ""}  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1422347882863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_e5o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_e5o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_e5o1 " "Found entity 1: dcfifo_e5o1" {  } { { "db/dcfifo_e5o1.tdf" "" { Text "C:/altera/OV7670_VGA/db/dcfifo_e5o1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347882925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347882925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_e5o1 Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated " "Elaborating entity \"dcfifo_e5o1\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_kdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_kdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_kdb " "Found entity 1: a_gray2bin_kdb" {  } { { "db/a_gray2bin_kdb.tdf" "" { Text "C:/altera/OV7670_VGA/db/a_gray2bin_kdb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347882941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347882941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_kdb Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_kdb\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_e5o1.tdf" "rdptr_g_gray2bin" { Text "C:/altera/OV7670_VGA/db/dcfifo_e5o1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347882941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_o96.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_o96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_o96 " "Found entity 1: a_graycounter_o96" {  } { { "db/a_graycounter_o96.tdf" "" { Text "C:/altera/OV7670_VGA/db/a_graycounter_o96.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347883003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347883003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_o96 Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|a_graycounter_o96:rdptr_g1p " "Elaborating entity \"a_graycounter_o96\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|a_graycounter_o96:rdptr_g1p\"" {  } { { "db/dcfifo_e5o1.tdf" "rdptr_g1p" { Text "C:/altera/OV7670_VGA/db/dcfifo_e5o1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347883003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fgc " "Found entity 1: a_graycounter_fgc" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "C:/altera/OV7670_VGA/db/a_graycounter_fgc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347883066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347883066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fgc Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|a_graycounter_fgc:wrptr_g1p " "Elaborating entity \"a_graycounter_fgc\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\"" {  } { { "db/dcfifo_e5o1.tdf" "wrptr_g1p" { Text "C:/altera/OV7670_VGA/db/dcfifo_e5o1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347883066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_egc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_egc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_egc " "Found entity 1: a_graycounter_egc" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/altera/OV7670_VGA/db/a_graycounter_egc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347883113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347883113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_egc Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|a_graycounter_egc:wrptr_gp " "Elaborating entity \"a_graycounter_egc\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|a_graycounter_egc:wrptr_gp\"" {  } { { "db/dcfifo_e5o1.tdf" "wrptr_gp" { Text "C:/altera/OV7670_VGA/db/dcfifo_e5o1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347883128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1l81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1l81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1l81 " "Found entity 1: altsyncram_1l81" {  } { { "db/altsyncram_1l81.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_1l81.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347883175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347883175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1l81 Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram " "Elaborating entity \"altsyncram_1l81\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram\"" {  } { { "db/dcfifo_e5o1.tdf" "fifo_ram" { Text "C:/altera/OV7670_VGA/db/dcfifo_e5o1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347883175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_drg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_drg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_drg1 " "Found entity 1: altsyncram_drg1" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_drg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347883237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347883237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_drg1 Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14 " "Elaborating entity \"altsyncram_drg1\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\"" {  } { { "db/altsyncram_1l81.tdf" "altsyncram14" { Text "C:/altera/OV7670_VGA/db/altsyncram_1l81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347883237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ngh " "Found entity 1: dffpipe_ngh" {  } { { "db/dffpipe_ngh.tdf" "" { Text "C:/altera/OV7670_VGA/db/dffpipe_ngh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347883253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347883253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ngh Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|dffpipe_ngh:rdaclr " "Elaborating entity \"dffpipe_ngh\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|dffpipe_ngh:rdaclr\"" {  } { { "db/dcfifo_e5o1.tdf" "rdaclr" { Text "C:/altera/OV7670_VGA/db/dcfifo_e5o1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347883253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kec " "Found entity 1: dffpipe_kec" {  } { { "db/dffpipe_kec.tdf" "" { Text "C:/altera/OV7670_VGA/db/dffpipe_kec.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347883253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347883253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kec Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|dffpipe_kec:rs_brp " "Elaborating entity \"dffpipe_kec\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|dffpipe_kec:rs_brp\"" {  } { { "db/dcfifo_e5o1.tdf" "rs_brp" { Text "C:/altera/OV7670_VGA/db/dcfifo_e5o1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347883269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_rdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_rdb " "Found entity 1: alt_synch_pipe_rdb" {  } { { "db/alt_synch_pipe_rdb.tdf" "" { Text "C:/altera/OV7670_VGA/db/alt_synch_pipe_rdb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347883269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347883269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_rdb Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp " "Elaborating entity \"alt_synch_pipe_rdb\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\"" {  } { { "db/dcfifo_e5o1.tdf" "rs_dgwp" { Text "C:/altera/OV7670_VGA/db/dcfifo_e5o1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347883269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/altera/OV7670_VGA/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347883284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347883284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\|dffpipe_pe9:dffpipe18 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\|dffpipe_pe9:dffpipe18\"" {  } { { "db/alt_synch_pipe_rdb.tdf" "dffpipe18" { Text "C:/altera/OV7670_VGA/db/alt_synch_pipe_rdb.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347883284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/altera/OV7670_VGA/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347883300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347883300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|dffpipe_oe9:ws_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|dffpipe_oe9:ws_brp\"" {  } { { "db/dcfifo_e5o1.tdf" "ws_brp" { Text "C:/altera/OV7670_VGA/db/dcfifo_e5o1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347883300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "C:/altera/OV7670_VGA/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347883315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347883315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_e5o1.tdf" "ws_dgrp" { Text "C:/altera/OV7670_VGA/db/dcfifo_e5o1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347883315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/altera/OV7670_VGA/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347883315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347883315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe22" { Text "C:/altera/OV7670_VGA/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347883315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_536.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_536.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_536 " "Found entity 1: cmpr_536" {  } { { "db/cmpr_536.tdf" "" { Text "C:/altera/OV7670_VGA/db/cmpr_536.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347883378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347883378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_536 Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|cmpr_536:rdempty_eq_comp " "Elaborating entity \"cmpr_536\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|cmpr_536:rdempty_eq_comp\"" {  } { { "db/dcfifo_e5o1.tdf" "rdempty_eq_comp" { Text "C:/altera/OV7670_VGA/db/dcfifo_e5o1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347883378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo1 " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "read_fifo1" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_Control_4Port.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347883487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:I2C " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:I2C\"" {  } { { "DE2_D5M.v" "I2C" { Text "C:/altera/OV7670_VGA/DE2_D5M.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347883643 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "I2C_AV_Config.v(172) " "Verilog HDL Case Statement warning at I2C_AV_Config.v(172): incomplete case statement has no default case item" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 172 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1422347883659 "|DE2_D5M|I2C_AV_Config:I2C"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LUT_DATA I2C_AV_Config.v(172) " "Verilog HDL Always Construct warning at I2C_AV_Config.v(172): inferring latch(es) for variable \"LUT_DATA\", which holds its previous value in one or more paths through the always construct" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 172 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1422347883659 "|DE2_D5M|I2C_AV_Config:I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[0\] I2C_AV_Config.v(172) " "Inferred latch for \"LUT_DATA\[0\]\" at I2C_AV_Config.v(172)" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422347883659 "|DE2_D5M|I2C_AV_Config:I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[1\] I2C_AV_Config.v(172) " "Inferred latch for \"LUT_DATA\[1\]\" at I2C_AV_Config.v(172)" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422347883659 "|DE2_D5M|I2C_AV_Config:I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[2\] I2C_AV_Config.v(172) " "Inferred latch for \"LUT_DATA\[2\]\" at I2C_AV_Config.v(172)" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422347883659 "|DE2_D5M|I2C_AV_Config:I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[3\] I2C_AV_Config.v(172) " "Inferred latch for \"LUT_DATA\[3\]\" at I2C_AV_Config.v(172)" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422347883659 "|DE2_D5M|I2C_AV_Config:I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[4\] I2C_AV_Config.v(172) " "Inferred latch for \"LUT_DATA\[4\]\" at I2C_AV_Config.v(172)" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422347883659 "|DE2_D5M|I2C_AV_Config:I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[5\] I2C_AV_Config.v(172) " "Inferred latch for \"LUT_DATA\[5\]\" at I2C_AV_Config.v(172)" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422347883659 "|DE2_D5M|I2C_AV_Config:I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[6\] I2C_AV_Config.v(172) " "Inferred latch for \"LUT_DATA\[6\]\" at I2C_AV_Config.v(172)" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422347883659 "|DE2_D5M|I2C_AV_Config:I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[7\] I2C_AV_Config.v(172) " "Inferred latch for \"LUT_DATA\[7\]\" at I2C_AV_Config.v(172)" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422347883659 "|DE2_D5M|I2C_AV_Config:I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[8\] I2C_AV_Config.v(172) " "Inferred latch for \"LUT_DATA\[8\]\" at I2C_AV_Config.v(172)" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422347883659 "|DE2_D5M|I2C_AV_Config:I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[9\] I2C_AV_Config.v(172) " "Inferred latch for \"LUT_DATA\[9\]\" at I2C_AV_Config.v(172)" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422347883659 "|DE2_D5M|I2C_AV_Config:I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[10\] I2C_AV_Config.v(172) " "Inferred latch for \"LUT_DATA\[10\]\" at I2C_AV_Config.v(172)" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422347883659 "|DE2_D5M|I2C_AV_Config:I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[11\] I2C_AV_Config.v(172) " "Inferred latch for \"LUT_DATA\[11\]\" at I2C_AV_Config.v(172)" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422347883659 "|DE2_D5M|I2C_AV_Config:I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[12\] I2C_AV_Config.v(172) " "Inferred latch for \"LUT_DATA\[12\]\" at I2C_AV_Config.v(172)" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422347883659 "|DE2_D5M|I2C_AV_Config:I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[13\] I2C_AV_Config.v(172) " "Inferred latch for \"LUT_DATA\[13\]\" at I2C_AV_Config.v(172)" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422347883659 "|DE2_D5M|I2C_AV_Config:I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[14\] I2C_AV_Config.v(172) " "Inferred latch for \"LUT_DATA\[14\]\" at I2C_AV_Config.v(172)" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422347883659 "|DE2_D5M|I2C_AV_Config:I2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[15\] I2C_AV_Config.v(172) " "Inferred latch for \"LUT_DATA\[15\]\" at I2C_AV_Config.v(172)" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422347883659 "|DE2_D5M|I2C_AV_Config:I2C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:I2C\|I2C_Controller:u_I2C_Controller " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:I2C\|I2C_Controller:u_I2C_Controller\"" {  } { { "I2C_AV_Config.v" "u_I2C_Controller" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422347883674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ss14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ss14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ss14 " "Found entity 1: altsyncram_ss14" {  } { { "db/altsyncram_ss14.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_ss14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347884891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347884891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4hq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4hq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4hq1 " "Found entity 1: altsyncram_4hq1" {  } { { "db/altsyncram_4hq1.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_4hq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347884953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347884953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9oc " "Found entity 1: mux_9oc" {  } { { "db/mux_9oc.tdf" "" { Text "C:/altera/OV7670_VGA/db/mux_9oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347885094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347885094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/altera/OV7670_VGA/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347885172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347885172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4ci " "Found entity 1: cntr_4ci" {  } { { "db/cntr_4ci.tdf" "" { Text "C:/altera/OV7670_VGA/db/cntr_4ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347885265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347885265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_acc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_acc " "Found entity 1: cmpr_acc" {  } { { "db/cmpr_acc.tdf" "" { Text "C:/altera/OV7670_VGA/db/cmpr_acc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347885328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347885328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u4j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u4j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u4j " "Found entity 1: cntr_u4j" {  } { { "db/cntr_u4j.tdf" "" { Text "C:/altera/OV7670_VGA/db/cntr_u4j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347885406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347885406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "C:/altera/OV7670_VGA/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347885499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347885499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "C:/altera/OV7670_VGA/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347885562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347885562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/altera/OV7670_VGA/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347885640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347885640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/altera/OV7670_VGA/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422347885702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422347885702 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422347885796 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Quartus II" 0 -1 1422347886123 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_PARAMETER_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" requires synthesis because there were changes made to the parameters on the partition's root instance" {  } {  } 0 12217 "Partition \"%1!s!\" requires synthesis because there were changes made to the parameters on the partition's root instance" 0 0 "Quartus II" 0 -1 1422347886123 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Quartus II" 0 -1 1422347886123 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ONE" "" "1 design partition does not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1422347886123 ""}  } {  } 0 12207 "1 design partition does not require synthesis" 0 0 "Quartus II" 0 -1 1422347886123 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[0\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[0\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_drg1.tdf" 45 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_e5o1.tdf" "" { Text "C:/altera/OV7670_VGA/db/dcfifo_e5o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_Control_4Port.v" 297 0 0 } } { "DE2_D5M.v" "" { Text "C:/altera/OV7670_VGA/DE2_D5M.v" 286 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422347886217 "|DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[1\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[1\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_drg1.tdf" 76 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_e5o1.tdf" "" { Text "C:/altera/OV7670_VGA/db/dcfifo_e5o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_Control_4Port.v" 297 0 0 } } { "DE2_D5M.v" "" { Text "C:/altera/OV7670_VGA/DE2_D5M.v" 286 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422347886217 "|DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[2\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[2\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_drg1.tdf" 107 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_e5o1.tdf" "" { Text "C:/altera/OV7670_VGA/db/dcfifo_e5o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_Control_4Port.v" 297 0 0 } } { "DE2_D5M.v" "" { Text "C:/altera/OV7670_VGA/DE2_D5M.v" 286 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422347886217 "|DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[3\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[3\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_drg1.tdf" 138 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_e5o1.tdf" "" { Text "C:/altera/OV7670_VGA/db/dcfifo_e5o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_Control_4Port.v" 297 0 0 } } { "DE2_D5M.v" "" { Text "C:/altera/OV7670_VGA/DE2_D5M.v" 286 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422347886217 "|DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[4\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[4\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_drg1.tdf" 169 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_e5o1.tdf" "" { Text "C:/altera/OV7670_VGA/db/dcfifo_e5o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_Control_4Port.v" 297 0 0 } } { "DE2_D5M.v" "" { Text "C:/altera/OV7670_VGA/DE2_D5M.v" 286 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422347886217 "|DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[5\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[5\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_drg1.tdf" 200 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_e5o1.tdf" "" { Text "C:/altera/OV7670_VGA/db/dcfifo_e5o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_Control_4Port.v" 297 0 0 } } { "DE2_D5M.v" "" { Text "C:/altera/OV7670_VGA/DE2_D5M.v" 286 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422347886217 "|DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[6\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[6\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_drg1.tdf" 231 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_e5o1.tdf" "" { Text "C:/altera/OV7670_VGA/db/dcfifo_e5o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_Control_4Port.v" 297 0 0 } } { "DE2_D5M.v" "" { Text "C:/altera/OV7670_VGA/DE2_D5M.v" 286 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422347886217 "|DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[7\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[7\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_drg1.tdf" 262 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_e5o1.tdf" "" { Text "C:/altera/OV7670_VGA/db/dcfifo_e5o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_Control_4Port.v" 297 0 0 } } { "DE2_D5M.v" "" { Text "C:/altera/OV7670_VGA/DE2_D5M.v" 286 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422347886217 "|DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[8\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[8\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_drg1.tdf" 293 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_e5o1.tdf" "" { Text "C:/altera/OV7670_VGA/db/dcfifo_e5o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_Control_4Port.v" 297 0 0 } } { "DE2_D5M.v" "" { Text "C:/altera/OV7670_VGA/DE2_D5M.v" 286 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422347886217 "|DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[9\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[9\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_drg1.tdf" 324 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_e5o1.tdf" "" { Text "C:/altera/OV7670_VGA/db/dcfifo_e5o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_Control_4Port.v" 297 0 0 } } { "DE2_D5M.v" "" { Text "C:/altera/OV7670_VGA/DE2_D5M.v" 286 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422347886217 "|DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_drg1.tdf" 355 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_e5o1.tdf" "" { Text "C:/altera/OV7670_VGA/db/dcfifo_e5o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_Control_4Port.v" 297 0 0 } } { "DE2_D5M.v" "" { Text "C:/altera/OV7670_VGA/DE2_D5M.v" 286 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422347886217 "|DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[11\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[11\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_drg1.tdf" 386 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_e5o1.tdf" "" { Text "C:/altera/OV7670_VGA/db/dcfifo_e5o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_Control_4Port.v" 297 0 0 } } { "DE2_D5M.v" "" { Text "C:/altera/OV7670_VGA/DE2_D5M.v" 286 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422347886217 "|DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[12\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[12\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_drg1.tdf" 417 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_e5o1.tdf" "" { Text "C:/altera/OV7670_VGA/db/dcfifo_e5o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_Control_4Port.v" 297 0 0 } } { "DE2_D5M.v" "" { Text "C:/altera/OV7670_VGA/DE2_D5M.v" 286 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422347886217 "|DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[13\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[13\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_drg1.tdf" 448 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_e5o1.tdf" "" { Text "C:/altera/OV7670_VGA/db/dcfifo_e5o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_Control_4Port.v" 297 0 0 } } { "DE2_D5M.v" "" { Text "C:/altera/OV7670_VGA/DE2_D5M.v" 286 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422347886217 "|DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[14\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[14\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_drg1.tdf" 479 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_e5o1.tdf" "" { Text "C:/altera/OV7670_VGA/db/dcfifo_e5o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_Control_4Port.v" 297 0 0 } } { "DE2_D5M.v" "" { Text "C:/altera/OV7670_VGA/DE2_D5M.v" 286 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422347886217 "|DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_e5o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_drg1.tdf" 510 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/altera/OV7670_VGA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_e5o1.tdf" "" { Text "C:/altera/OV7670_VGA/db/dcfifo_e5o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_Control_4Port.v" 297 0 0 } } { "DE2_D5M.v" "" { Text "C:/altera/OV7670_VGA/DE2_D5M.v" 286 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422347886217 "|DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1422347886217 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1422347886217 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1422347887886 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 -1 1422347887964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:I2C\|LUT_DATA\[1\] " "Latch I2C_AV_Config:I2C\|LUT_DATA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:I2C\|LUT_INDEX\[6\] " "Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:I2C\|LUT_INDEX\[6\]" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422347888011 ""}  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 172 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422347888011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:I2C\|LUT_DATA\[0\] " "Latch I2C_AV_Config:I2C\|LUT_DATA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:I2C\|LUT_INDEX\[6\] " "Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:I2C\|LUT_INDEX\[6\]" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422347888011 ""}  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 172 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422347888011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:I2C\|LUT_DATA\[15\] " "Latch I2C_AV_Config:I2C\|LUT_DATA\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:I2C\|LUT_INDEX\[6\] " "Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:I2C\|LUT_INDEX\[6\]" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422347888011 ""}  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 172 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422347888011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:I2C\|LUT_DATA\[13\] " "Latch I2C_AV_Config:I2C\|LUT_DATA\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:I2C\|LUT_INDEX\[6\] " "Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:I2C\|LUT_INDEX\[6\]" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422347888011 ""}  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 172 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422347888011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:I2C\|LUT_DATA\[12\] " "Latch I2C_AV_Config:I2C\|LUT_DATA\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:I2C\|LUT_INDEX\[7\] " "Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:I2C\|LUT_INDEX\[7\]" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422347888011 ""}  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 172 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422347888011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:I2C\|LUT_DATA\[14\] " "Latch I2C_AV_Config:I2C\|LUT_DATA\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:I2C\|LUT_INDEX\[7\] " "Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:I2C\|LUT_INDEX\[7\]" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422347888011 ""}  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 172 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422347888011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:I2C\|LUT_DATA\[11\] " "Latch I2C_AV_Config:I2C\|LUT_DATA\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:I2C\|LUT_INDEX\[6\] " "Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:I2C\|LUT_INDEX\[6\]" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422347888011 ""}  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 172 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422347888011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:I2C\|LUT_DATA\[10\] " "Latch I2C_AV_Config:I2C\|LUT_DATA\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:I2C\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:I2C\|LUT_INDEX\[4\]" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422347888011 ""}  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 172 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422347888011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:I2C\|LUT_DATA\[9\] " "Latch I2C_AV_Config:I2C\|LUT_DATA\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:I2C\|LUT_INDEX\[6\] " "Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:I2C\|LUT_INDEX\[6\]" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422347888011 ""}  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 172 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422347888011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:I2C\|LUT_DATA\[8\] " "Latch I2C_AV_Config:I2C\|LUT_DATA\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:I2C\|LUT_INDEX\[6\] " "Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:I2C\|LUT_INDEX\[6\]" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422347888011 ""}  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 172 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422347888011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:I2C\|LUT_DATA\[7\] " "Latch I2C_AV_Config:I2C\|LUT_DATA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:I2C\|LUT_INDEX\[6\] " "Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:I2C\|LUT_INDEX\[6\]" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422347888011 ""}  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 172 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422347888011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:I2C\|LUT_DATA\[6\] " "Latch I2C_AV_Config:I2C\|LUT_DATA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:I2C\|LUT_INDEX\[6\] " "Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:I2C\|LUT_INDEX\[6\]" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422347888011 ""}  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 172 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422347888011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:I2C\|LUT_DATA\[4\] " "Latch I2C_AV_Config:I2C\|LUT_DATA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:I2C\|LUT_INDEX\[6\] " "Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:I2C\|LUT_INDEX\[6\]" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422347888011 ""}  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 172 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422347888011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:I2C\|LUT_DATA\[3\] " "Latch I2C_AV_Config:I2C\|LUT_DATA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:I2C\|LUT_INDEX\[7\] " "Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:I2C\|LUT_INDEX\[7\]" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422347888011 ""}  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 172 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422347888011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:I2C\|LUT_DATA\[5\] " "Latch I2C_AV_Config:I2C\|LUT_DATA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:I2C\|LUT_INDEX\[6\] " "Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:I2C\|LUT_INDEX\[6\]" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422347888011 ""}  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 172 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422347888011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_AV_Config:I2C\|LUT_DATA\[2\] " "Latch I2C_AV_Config:I2C\|LUT_DATA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_AV_Config:I2C\|LUT_INDEX\[7\] " "Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:I2C\|LUT_INDEX\[7\]" {  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422347888011 ""}  } { { "I2C_AV_Config.v" "" { Text "C:/altera/OV7670_VGA/I2C_AV_Config.v" 172 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422347888011 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "I2C_Controller.v" "" { Text "C:/altera/OV7670_VGA/I2C_Controller.v" 40 -1 0 } } { "I2C_Controller.v" "" { Text "C:/altera/OV7670_VGA/I2C_Controller.v" 73 -1 0 } } { "I2C_Controller.v" "" { Text "C:/altera/OV7670_VGA/I2C_Controller.v" 72 -1 0 } } { "I2C_Controller.v" "" { Text "C:/altera/OV7670_VGA/I2C_Controller.v" 39 -1 0 } } { "db/a_graycounter_egc.tdf" "" { Text "C:/altera/OV7670_VGA/db/a_graycounter_egc.tdf" 37 2 0 } } { "db/a_graycounter_o96.tdf" "" { Text "C:/altera/OV7670_VGA/db/a_graycounter_o96.tdf" 37 2 0 } } { "CMOS_Capture.v" "" { Text "C:/altera/OV7670_VGA/CMOS_Capture.v" 73 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1422347888027 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1422347888027 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE2_D5M.v" "" { Text "C:/altera/OV7670_VGA/DE2_D5M.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422347888666 "|DE2_D5M|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "DE2_D5M.v" "" { Text "C:/altera/OV7670_VGA/DE2_D5M.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422347888666 "|DE2_D5M|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1422347888666 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "58 " "58 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1422347891739 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1411 " "Implemented 1411 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1422347891755 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1422347891755 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "34 " "Implemented 34 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1422347891755 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1270 " "Implemented 1270 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1422347891755 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1422347891755 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1422347891755 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1422347891755 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_hub:auto_hub " "Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 -1 1422347891802 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1422347891802 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1422347891802 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422347891864 "|DE2_D5M|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1422347891864 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "201 " "Implemented 201 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1422347892051 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1422347892051 ""} { "Info" "ICUT_CUT_TM_LCELLS" "145 " "Implemented 145 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1422347892051 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1422347892051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "541 " "Peak virtual memory: 541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1422347892473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 27 16:38:12 2015 " "Processing ended: Tue Jan 27 16:38:12 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1422347892473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1422347892473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1422347892473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1422347892473 ""}
