

================================================================
== Vivado HLS Report for 'loadPCL'
================================================================
* Date:           Sat May 13 19:58:47 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.146|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1538|  1538|  1538|  1538|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1536|  1536|         2|          1|          1|  1536|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (tmp)
	3  / (!tmp)
3 --> 
	2  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %PCL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.30ns)   --->   "br label %0" [S2/conv1d.h:1865]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 4.02>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i = phi i11 [ 0, %codeRepl ], [ %i_1, %"aesl_mux_load.16[96 x i8]P.i32.i64.exit" ]"   --->   Operation 7 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%phi_mul = phi i23 [ 0, %codeRepl ], [ %next_mul, %"aesl_mux_load.16[96 x i8]P.i32.i64.exit" ]"   --->   Operation 8 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%phi_urem = phi i11 [ 0, %codeRepl ], [ %idx_urem, %"aesl_mux_load.16[96 x i8]P.i32.i64.exit" ]"   --->   Operation 9 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.52ns)   --->   "%tmp = icmp eq i11 %i, -512" [S2/conv1d.h:1865]   --->   Operation 10 'icmp' 'tmp' <Predicate = true> <Delay = 1.52> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.70ns)   --->   "%i_1 = add i11 %i, 1" [S2/conv1d.h:1865]   --->   Operation 12 'add' 'i_1' <Predicate = true> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %1" [S2/conv1d.h:1865]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.95ns)   --->   "%next_mul = add i23 %phi_mul, 2731"   --->   Operation 14 'add' 'next_mul' <Predicate = (!tmp)> <Delay = 1.95> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_PartSelect.i5.i23.i32.i32(i23 %phi_mul, i32 18, i32 22)"   --->   Operation 15 'partselect' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%newIndex1 = zext i11 %phi_urem to i64"   --->   Operation 16 'zext' 'newIndex1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.18ns)   --->   "switch i5 %tmp_1, label %case15.i [
    i5 0, label %case0.i
    i5 1, label %case1.i
    i5 2, label %case2.i
    i5 3, label %case3.i
    i5 4, label %case4.i
    i5 5, label %case5.i
    i5 6, label %case6.i
    i5 7, label %case7.i
    i5 8, label %case8.i
    i5 9, label %case9.i
    i5 10, label %case10.i
    i5 11, label %case11.i
    i5 12, label %case12.i
    i5 13, label %case13.i
    i5 14, label %case14.i
  ]"   --->   Operation 17 'switch' <Predicate = (!tmp)> <Delay = 1.18>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%pcl_V_14420_addr = getelementptr [96 x i8]* @pcl_V_14420, i64 0, i64 %newIndex1"   --->   Operation 18 'getelementptr' 'pcl_V_14420_addr' <Predicate = (!tmp & tmp_1 == 14)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (2.77ns)   --->   "%pcl_V_14420_load = load i8* %pcl_V_14420_addr, align 1"   --->   Operation 19 'load' 'pcl_V_14420_load' <Predicate = (!tmp & tmp_1 == 14)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%pcl_V_13419_addr = getelementptr [96 x i8]* @pcl_V_13419, i64 0, i64 %newIndex1"   --->   Operation 20 'getelementptr' 'pcl_V_13419_addr' <Predicate = (!tmp & tmp_1 == 13)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (2.77ns)   --->   "%pcl_V_13419_load = load i8* %pcl_V_13419_addr, align 1"   --->   Operation 21 'load' 'pcl_V_13419_load' <Predicate = (!tmp & tmp_1 == 13)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%pcl_V_12418_addr = getelementptr [96 x i8]* @pcl_V_12418, i64 0, i64 %newIndex1"   --->   Operation 22 'getelementptr' 'pcl_V_12418_addr' <Predicate = (!tmp & tmp_1 == 12)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.77ns)   --->   "%pcl_V_12418_load = load i8* %pcl_V_12418_addr, align 1"   --->   Operation 23 'load' 'pcl_V_12418_load' <Predicate = (!tmp & tmp_1 == 12)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%pcl_V_11417_addr = getelementptr [96 x i8]* @pcl_V_11417, i64 0, i64 %newIndex1"   --->   Operation 24 'getelementptr' 'pcl_V_11417_addr' <Predicate = (!tmp & tmp_1 == 11)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.77ns)   --->   "%pcl_V_11417_load = load i8* %pcl_V_11417_addr, align 1"   --->   Operation 25 'load' 'pcl_V_11417_load' <Predicate = (!tmp & tmp_1 == 11)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%pcl_V_10416_addr = getelementptr [96 x i8]* @pcl_V_10416, i64 0, i64 %newIndex1"   --->   Operation 26 'getelementptr' 'pcl_V_10416_addr' <Predicate = (!tmp & tmp_1 == 10)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.77ns)   --->   "%pcl_V_10416_load = load i8* %pcl_V_10416_addr, align 1"   --->   Operation 27 'load' 'pcl_V_10416_load' <Predicate = (!tmp & tmp_1 == 10)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%pcl_V_9429_addr = getelementptr [96 x i8]* @pcl_V_9429, i64 0, i64 %newIndex1"   --->   Operation 28 'getelementptr' 'pcl_V_9429_addr' <Predicate = (!tmp & tmp_1 == 9)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (2.77ns)   --->   "%pcl_V_9429_load = load i8* %pcl_V_9429_addr, align 1"   --->   Operation 29 'load' 'pcl_V_9429_load' <Predicate = (!tmp & tmp_1 == 9)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%pcl_V_8428_addr = getelementptr [96 x i8]* @pcl_V_8428, i64 0, i64 %newIndex1"   --->   Operation 30 'getelementptr' 'pcl_V_8428_addr' <Predicate = (!tmp & tmp_1 == 8)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (2.77ns)   --->   "%pcl_V_8428_load = load i8* %pcl_V_8428_addr, align 1"   --->   Operation 31 'load' 'pcl_V_8428_load' <Predicate = (!tmp & tmp_1 == 8)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%pcl_V_7427_addr = getelementptr [96 x i8]* @pcl_V_7427, i64 0, i64 %newIndex1"   --->   Operation 32 'getelementptr' 'pcl_V_7427_addr' <Predicate = (!tmp & tmp_1 == 7)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (2.77ns)   --->   "%pcl_V_7427_load = load i8* %pcl_V_7427_addr, align 1"   --->   Operation 33 'load' 'pcl_V_7427_load' <Predicate = (!tmp & tmp_1 == 7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%pcl_V_6426_addr = getelementptr [96 x i8]* @pcl_V_6426, i64 0, i64 %newIndex1"   --->   Operation 34 'getelementptr' 'pcl_V_6426_addr' <Predicate = (!tmp & tmp_1 == 6)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (2.77ns)   --->   "%pcl_V_6426_load = load i8* %pcl_V_6426_addr, align 1"   --->   Operation 35 'load' 'pcl_V_6426_load' <Predicate = (!tmp & tmp_1 == 6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%pcl_V_5425_addr = getelementptr [96 x i8]* @pcl_V_5425, i64 0, i64 %newIndex1"   --->   Operation 36 'getelementptr' 'pcl_V_5425_addr' <Predicate = (!tmp & tmp_1 == 5)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (2.77ns)   --->   "%pcl_V_5425_load = load i8* %pcl_V_5425_addr, align 1"   --->   Operation 37 'load' 'pcl_V_5425_load' <Predicate = (!tmp & tmp_1 == 5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%pcl_V_4424_addr = getelementptr [96 x i8]* @pcl_V_4424, i64 0, i64 %newIndex1"   --->   Operation 38 'getelementptr' 'pcl_V_4424_addr' <Predicate = (!tmp & tmp_1 == 4)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (2.77ns)   --->   "%pcl_V_4424_load = load i8* %pcl_V_4424_addr, align 1"   --->   Operation 39 'load' 'pcl_V_4424_load' <Predicate = (!tmp & tmp_1 == 4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%pcl_V_3423_addr = getelementptr [96 x i8]* @pcl_V_3423, i64 0, i64 %newIndex1"   --->   Operation 40 'getelementptr' 'pcl_V_3423_addr' <Predicate = (!tmp & tmp_1 == 3)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (2.77ns)   --->   "%pcl_V_3423_load = load i8* %pcl_V_3423_addr, align 1"   --->   Operation 41 'load' 'pcl_V_3423_load' <Predicate = (!tmp & tmp_1 == 3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%pcl_V_2422_addr = getelementptr [96 x i8]* @pcl_V_2422, i64 0, i64 %newIndex1"   --->   Operation 42 'getelementptr' 'pcl_V_2422_addr' <Predicate = (!tmp & tmp_1 == 2)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (2.77ns)   --->   "%pcl_V_2422_load = load i8* %pcl_V_2422_addr, align 1"   --->   Operation 43 'load' 'pcl_V_2422_load' <Predicate = (!tmp & tmp_1 == 2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%pcl_V_1415_addr = getelementptr [96 x i8]* @pcl_V_1415, i64 0, i64 %newIndex1"   --->   Operation 44 'getelementptr' 'pcl_V_1415_addr' <Predicate = (!tmp & tmp_1 == 1)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (2.77ns)   --->   "%pcl_V_1415_load = load i8* %pcl_V_1415_addr, align 1"   --->   Operation 45 'load' 'pcl_V_1415_load' <Predicate = (!tmp & tmp_1 == 1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%pcl_V_0_addr = getelementptr [96 x i8]* @pcl_V_0, i64 0, i64 %newIndex1"   --->   Operation 46 'getelementptr' 'pcl_V_0_addr' <Predicate = (!tmp & tmp_1 == 0)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (2.77ns)   --->   "%pcl_V_0_load = load i8* %pcl_V_0_addr, align 1"   --->   Operation 47 'load' 'pcl_V_0_load' <Predicate = (!tmp & tmp_1 == 0)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%pcl_V_15421_addr = getelementptr [96 x i8]* @pcl_V_15421, i64 0, i64 %newIndex1"   --->   Operation 48 'getelementptr' 'pcl_V_15421_addr' <Predicate = (!tmp & tmp_1 != 0 & tmp_1 != 1 & tmp_1 != 2 & tmp_1 != 3 & tmp_1 != 4 & tmp_1 != 5 & tmp_1 != 6 & tmp_1 != 7 & tmp_1 != 8 & tmp_1 != 9 & tmp_1 != 10 & tmp_1 != 11 & tmp_1 != 12 & tmp_1 != 13 & tmp_1 != 14)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (2.77ns)   --->   "%pcl_V_15421_load = load i8* %pcl_V_15421_addr, align 1"   --->   Operation 49 'load' 'pcl_V_15421_load' <Predicate = (!tmp & tmp_1 != 0 & tmp_1 != 1 & tmp_1 != 2 & tmp_1 != 3 & tmp_1 != 4 & tmp_1 != 5 & tmp_1 != 6 & tmp_1 != 7 & tmp_1 != 8 & tmp_1 != 9 & tmp_1 != 10 & tmp_1 != 11 & tmp_1 != 12 & tmp_1 != 13 & tmp_1 != 14)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_2 : Operation 50 [1/1] (1.70ns)   --->   "%next_urem = add i11 %phi_urem, 1"   --->   Operation 50 'add' 'next_urem' <Predicate = (!tmp)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.52ns)   --->   "%tmp_2 = icmp ult i11 %next_urem, 96"   --->   Operation 51 'icmp' 'tmp_2' <Predicate = (!tmp)> <Delay = 1.52> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.79ns)   --->   "%idx_urem = select i1 %tmp_2, i11 %next_urem, i11 0"   --->   Operation 52 'select' 'idx_urem' <Predicate = (!tmp)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.14>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [S2/conv1d.h:1865]   --->   Operation 53 'specregionbegin' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S2/conv1d.h:1866]   --->   Operation 54 'specpipeline' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 55 [1/2] (2.77ns)   --->   "%pcl_V_14420_load = load i8* %pcl_V_14420_addr, align 1"   --->   Operation 55 'load' 'pcl_V_14420_load' <Predicate = (!tmp & tmp_1 == 14)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_3 : Operation 56 [1/1] (1.97ns)   --->   "br label %"aesl_mux_load.16[96 x i8]P.i32.i64.exit""   --->   Operation 56 'br' <Predicate = (!tmp & tmp_1 == 14)> <Delay = 1.97>
ST_3 : Operation 57 [1/2] (2.77ns)   --->   "%pcl_V_13419_load = load i8* %pcl_V_13419_addr, align 1"   --->   Operation 57 'load' 'pcl_V_13419_load' <Predicate = (!tmp & tmp_1 == 13)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_3 : Operation 58 [1/1] (1.97ns)   --->   "br label %"aesl_mux_load.16[96 x i8]P.i32.i64.exit""   --->   Operation 58 'br' <Predicate = (!tmp & tmp_1 == 13)> <Delay = 1.97>
ST_3 : Operation 59 [1/2] (2.77ns)   --->   "%pcl_V_12418_load = load i8* %pcl_V_12418_addr, align 1"   --->   Operation 59 'load' 'pcl_V_12418_load' <Predicate = (!tmp & tmp_1 == 12)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_3 : Operation 60 [1/1] (1.97ns)   --->   "br label %"aesl_mux_load.16[96 x i8]P.i32.i64.exit""   --->   Operation 60 'br' <Predicate = (!tmp & tmp_1 == 12)> <Delay = 1.97>
ST_3 : Operation 61 [1/2] (2.77ns)   --->   "%pcl_V_11417_load = load i8* %pcl_V_11417_addr, align 1"   --->   Operation 61 'load' 'pcl_V_11417_load' <Predicate = (!tmp & tmp_1 == 11)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_3 : Operation 62 [1/1] (1.97ns)   --->   "br label %"aesl_mux_load.16[96 x i8]P.i32.i64.exit""   --->   Operation 62 'br' <Predicate = (!tmp & tmp_1 == 11)> <Delay = 1.97>
ST_3 : Operation 63 [1/2] (2.77ns)   --->   "%pcl_V_10416_load = load i8* %pcl_V_10416_addr, align 1"   --->   Operation 63 'load' 'pcl_V_10416_load' <Predicate = (!tmp & tmp_1 == 10)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_3 : Operation 64 [1/1] (1.97ns)   --->   "br label %"aesl_mux_load.16[96 x i8]P.i32.i64.exit""   --->   Operation 64 'br' <Predicate = (!tmp & tmp_1 == 10)> <Delay = 1.97>
ST_3 : Operation 65 [1/2] (2.77ns)   --->   "%pcl_V_9429_load = load i8* %pcl_V_9429_addr, align 1"   --->   Operation 65 'load' 'pcl_V_9429_load' <Predicate = (!tmp & tmp_1 == 9)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_3 : Operation 66 [1/1] (1.97ns)   --->   "br label %"aesl_mux_load.16[96 x i8]P.i32.i64.exit""   --->   Operation 66 'br' <Predicate = (!tmp & tmp_1 == 9)> <Delay = 1.97>
ST_3 : Operation 67 [1/2] (2.77ns)   --->   "%pcl_V_8428_load = load i8* %pcl_V_8428_addr, align 1"   --->   Operation 67 'load' 'pcl_V_8428_load' <Predicate = (!tmp & tmp_1 == 8)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_3 : Operation 68 [1/1] (1.97ns)   --->   "br label %"aesl_mux_load.16[96 x i8]P.i32.i64.exit""   --->   Operation 68 'br' <Predicate = (!tmp & tmp_1 == 8)> <Delay = 1.97>
ST_3 : Operation 69 [1/2] (2.77ns)   --->   "%pcl_V_7427_load = load i8* %pcl_V_7427_addr, align 1"   --->   Operation 69 'load' 'pcl_V_7427_load' <Predicate = (!tmp & tmp_1 == 7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_3 : Operation 70 [1/1] (1.97ns)   --->   "br label %"aesl_mux_load.16[96 x i8]P.i32.i64.exit""   --->   Operation 70 'br' <Predicate = (!tmp & tmp_1 == 7)> <Delay = 1.97>
ST_3 : Operation 71 [1/2] (2.77ns)   --->   "%pcl_V_6426_load = load i8* %pcl_V_6426_addr, align 1"   --->   Operation 71 'load' 'pcl_V_6426_load' <Predicate = (!tmp & tmp_1 == 6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_3 : Operation 72 [1/1] (1.97ns)   --->   "br label %"aesl_mux_load.16[96 x i8]P.i32.i64.exit""   --->   Operation 72 'br' <Predicate = (!tmp & tmp_1 == 6)> <Delay = 1.97>
ST_3 : Operation 73 [1/2] (2.77ns)   --->   "%pcl_V_5425_load = load i8* %pcl_V_5425_addr, align 1"   --->   Operation 73 'load' 'pcl_V_5425_load' <Predicate = (!tmp & tmp_1 == 5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_3 : Operation 74 [1/1] (1.97ns)   --->   "br label %"aesl_mux_load.16[96 x i8]P.i32.i64.exit""   --->   Operation 74 'br' <Predicate = (!tmp & tmp_1 == 5)> <Delay = 1.97>
ST_3 : Operation 75 [1/2] (2.77ns)   --->   "%pcl_V_4424_load = load i8* %pcl_V_4424_addr, align 1"   --->   Operation 75 'load' 'pcl_V_4424_load' <Predicate = (!tmp & tmp_1 == 4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_3 : Operation 76 [1/1] (1.97ns)   --->   "br label %"aesl_mux_load.16[96 x i8]P.i32.i64.exit""   --->   Operation 76 'br' <Predicate = (!tmp & tmp_1 == 4)> <Delay = 1.97>
ST_3 : Operation 77 [1/2] (2.77ns)   --->   "%pcl_V_3423_load = load i8* %pcl_V_3423_addr, align 1"   --->   Operation 77 'load' 'pcl_V_3423_load' <Predicate = (!tmp & tmp_1 == 3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_3 : Operation 78 [1/1] (1.97ns)   --->   "br label %"aesl_mux_load.16[96 x i8]P.i32.i64.exit""   --->   Operation 78 'br' <Predicate = (!tmp & tmp_1 == 3)> <Delay = 1.97>
ST_3 : Operation 79 [1/2] (2.77ns)   --->   "%pcl_V_2422_load = load i8* %pcl_V_2422_addr, align 1"   --->   Operation 79 'load' 'pcl_V_2422_load' <Predicate = (!tmp & tmp_1 == 2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_3 : Operation 80 [1/1] (1.97ns)   --->   "br label %"aesl_mux_load.16[96 x i8]P.i32.i64.exit""   --->   Operation 80 'br' <Predicate = (!tmp & tmp_1 == 2)> <Delay = 1.97>
ST_3 : Operation 81 [1/2] (2.77ns)   --->   "%pcl_V_1415_load = load i8* %pcl_V_1415_addr, align 1"   --->   Operation 81 'load' 'pcl_V_1415_load' <Predicate = (!tmp & tmp_1 == 1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_3 : Operation 82 [1/1] (1.97ns)   --->   "br label %"aesl_mux_load.16[96 x i8]P.i32.i64.exit""   --->   Operation 82 'br' <Predicate = (!tmp & tmp_1 == 1)> <Delay = 1.97>
ST_3 : Operation 83 [1/2] (2.77ns)   --->   "%pcl_V_0_load = load i8* %pcl_V_0_addr, align 1"   --->   Operation 83 'load' 'pcl_V_0_load' <Predicate = (!tmp & tmp_1 == 0)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_3 : Operation 84 [1/1] (1.97ns)   --->   "br label %"aesl_mux_load.16[96 x i8]P.i32.i64.exit""   --->   Operation 84 'br' <Predicate = (!tmp & tmp_1 == 0)> <Delay = 1.97>
ST_3 : Operation 85 [1/2] (2.77ns)   --->   "%pcl_V_15421_load = load i8* %pcl_V_15421_addr, align 1"   --->   Operation 85 'load' 'pcl_V_15421_load' <Predicate = (!tmp & tmp_1 != 0 & tmp_1 != 1 & tmp_1 != 2 & tmp_1 != 3 & tmp_1 != 4 & tmp_1 != 5 & tmp_1 != 6 & tmp_1 != 7 & tmp_1 != 8 & tmp_1 != 9 & tmp_1 != 10 & tmp_1 != 11 & tmp_1 != 12 & tmp_1 != 13 & tmp_1 != 14)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_3 : Operation 86 [1/1] (1.97ns)   --->   "br label %"aesl_mux_load.16[96 x i8]P.i32.i64.exit""   --->   Operation 86 'br' <Predicate = (!tmp & tmp_1 != 0 & tmp_1 != 1 & tmp_1 != 2 & tmp_1 != 3 & tmp_1 != 4 & tmp_1 != 5 & tmp_1 != 6 & tmp_1 != 7 & tmp_1 != 8 & tmp_1 != 9 & tmp_1 != 10 & tmp_1 != 11 & tmp_1 != 12 & tmp_1 != 13 & tmp_1 != 14)> <Delay = 1.97>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%temp_V = phi i8 [ %pcl_V_0_load, %case0.i ], [ %pcl_V_1415_load, %case1.i ], [ %pcl_V_2422_load, %case2.i ], [ %pcl_V_3423_load, %case3.i ], [ %pcl_V_4424_load, %case4.i ], [ %pcl_V_5425_load, %case5.i ], [ %pcl_V_6426_load, %case6.i ], [ %pcl_V_7427_load, %case7.i ], [ %pcl_V_8428_load, %case8.i ], [ %pcl_V_9429_load, %case9.i ], [ %pcl_V_10416_load, %case10.i ], [ %pcl_V_11417_load, %case11.i ], [ %pcl_V_12418_load, %case12.i ], [ %pcl_V_13419_load, %case13.i ], [ %pcl_V_14420_load, %case14.i ], [ %pcl_V_15421_load, %case15.i ]"   --->   Operation 87 'phi' 'temp_V' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %PCL_V_V, i8 %temp_V)" [S2/conv1d.h:1869]   --->   Operation 88 'write' <Predicate = (!tmp)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_s)" [S2/conv1d.h:1870]   --->   Operation 89 'specregionend' 'empty_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "br label %0" [S2/conv1d.h:1865]   --->   Operation 90 'br' <Predicate = (!tmp)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "ret void" [S2/conv1d.h:1871]   --->   Operation 91 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', S2/conv1d.h:1865) [21]  (1.3 ns)

 <State 2>: 4.03ns
The critical path consists of the following:
	'phi' operation ('phi_urem') with incoming values : ('idx_urem') [23]  (0 ns)
	'add' operation ('next_urem') [101]  (1.71 ns)
	'icmp' operation ('tmp_2') [102]  (1.53 ns)
	'select' operation ('idx_urem') [103]  (0.793 ns)

 <State 3>: 8.15ns
The critical path consists of the following:
	'load' operation ('pcl_V_14420_load') on array 'pcl_V_14420' [37]  (2.77 ns)
	multiplexor before 'phi' operation ('temp.V') with incoming values : ('pcl_V_14420_load') ('pcl_V_13419_load') ('pcl_V_12418_load') ('pcl_V_11417_load') ('pcl_V_10416_load') ('pcl_V_9429_load') ('pcl_V_8428_load') ('pcl_V_7427_load') ('pcl_V_6426_load') ('pcl_V_5425_load') ('pcl_V_4424_load') ('pcl_V_3423_load') ('pcl_V_2422_load') ('pcl_V_1415_load') ('pcl_V_0_load') ('pcl_V_15421_load') [100]  (1.97 ns)
	'phi' operation ('temp.V') with incoming values : ('pcl_V_14420_load') ('pcl_V_13419_load') ('pcl_V_12418_load') ('pcl_V_11417_load') ('pcl_V_10416_load') ('pcl_V_9429_load') ('pcl_V_8428_load') ('pcl_V_7427_load') ('pcl_V_6426_load') ('pcl_V_5425_load') ('pcl_V_4424_load') ('pcl_V_3423_load') ('pcl_V_2422_load') ('pcl_V_1415_load') ('pcl_V_0_load') ('pcl_V_15421_load') [100]  (0 ns)
	fifo write on port 'PCL_V_V' (S2/conv1d.h:1869) [104]  (3.4 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
