{
    "code": "module TopModule (\n    input  logic [15:0] in,\n    output logic [7:0] out_hi,\n    output logic [7:0] out_lo\n);\n\n    always @(*) begin\n        out_hi = in[15:8]; // Assign upper byte\n        out_lo = in[7:0];  // Assign lower byte\n    end\n\nendmodule\n\n// VERILOG-EVAL: response did not use [BEGIN]/[DONE] correctly",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}