<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li><li class="navelem"><a class="el" href="dir_234f42f82b76b03f6101df18c668b2d0.html">Utils</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AMDGPUBaseInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AMDGPUBaseInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- AMDGPUBaseInfo.h - Top level definitions for AMDGPU ------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_AMDGPU_UTILS_AMDGPUBASEINFO_H</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_AMDGPU_UTILS_AMDGPUBASEINFO_H</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160; </div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIDefines_8h.html">SIDefines.h</a>&quot;</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="FloatingPointMode_8h.html">llvm/ADT/FloatingPointMode.h</a>&quot;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConv_8h.html">llvm/IR/CallingConv.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InstrTypes_8h.html">llvm/IR/InstrTypes.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Module_8h.html">llvm/IR/Module.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Alignment_8h.html">llvm/Support/Alignment.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &lt;array&gt;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &lt;functional&gt;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &lt;utility&gt;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160; </div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">struct </span><a class="code" href="structamd__kernel__code__t.html">amd_kernel_code_t</a>;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160; </div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; </div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">struct </span><a class="code" href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a>;</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">class </span><a class="code" href="namespacellvm_1_1logicalview.html#a9696bc411b0a7022c2cc78bff5173cefa1853680a6d666b9fea2d789dd00bc7eb">Argument</a>;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">class </span><a class="code" href="namespacellvm_1_1codeview.html#adfebd8c4ae29ccd84c600c1e65d6b807a86408593c34af77fdd90df932f8b5261">Function</a>;</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">class </span>GCNSubtarget;</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">class </span>GlobalValue;</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">class </span>MCInstrInfo;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">class </span>MCRegisterClass;</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">class </span>MCRegisterInfo;</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">class </span>MCSubtargetInfo;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">class </span>StringRef;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">class </span>Triple;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">class </span>raw_ostream;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160; </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="keyword">namespace </span>amdhsa {</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="keyword">struct </span>kernel_descriptor_t;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;}</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceAMDGPU.html">AMDGPU</a> {</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160; </div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">struct </span>IsaVersion;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160; </div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">enum</span> {</div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab8edae44cec4167ac46ac7f60ecb4dafa711409641c0c7d8abfdd30931d8386d2">   48</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab8edae44cec4167ac46ac7f60ecb4dafa711409641c0c7d8abfdd30931d8386d2">AMDHSA_COV2</a> = 2,</div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab8edae44cec4167ac46ac7f60ecb4dafa74a9d014dc6c0bcf178cd8df1156a200">   49</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab8edae44cec4167ac46ac7f60ecb4dafa74a9d014dc6c0bcf178cd8df1156a200">AMDHSA_COV3</a> = 3,</div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab8edae44cec4167ac46ac7f60ecb4dafa3cc9c6ed140931f8f27254a01f1c9863">   50</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab8edae44cec4167ac46ac7f60ecb4dafa3cc9c6ed140931f8f27254a01f1c9863">AMDHSA_COV4</a> = 4,</div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab8edae44cec4167ac46ac7f60ecb4dafabd2438b14a6a1a27fae653284aaa3cb4">   51</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab8edae44cec4167ac46ac7f60ecb4dafabd2438b14a6a1a27fae653284aaa3cb4">AMDHSA_COV5</a> = 5</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;};</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">/// \returns HSA OS ABI Version identification.</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"></span>std::optional&lt;uint8_t&gt; <a class="code" href="namespacellvm_1_1AMDGPU.html#ac252a91fbe876729643e58de5178fdf9">getHsaAbiVersion</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);<span class="comment"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/// \returns True if HSA OS ABI Version identification is 2,</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/// false otherwise.</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a15e638c2c011a415eacb06cf4eea2cc4">isHsaAbiVersion2</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);<span class="comment"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/// \returns True if HSA OS ABI Version identification is 3,</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/// false otherwise.</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a2306fa749fc7ba1d3742d7a4b030934e">isHsaAbiVersion3</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);<span class="comment"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/// \returns True if HSA OS ABI Version identification is 4,</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/// false otherwise.</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a1d6e39ef7fb8e68959a94cf9a4d6c8f8">isHsaAbiVersion4</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);<span class="comment"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/// \returns True if HSA OS ABI Version identification is 5,</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/// false otherwise.</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a17fdd839fe8a33228f9a48fcb9016455">isHsaAbiVersion5</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);<span class="comment"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/// \returns True if HSA OS ABI Version identification is 3 and above,</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/// false otherwise.</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#adbc6fa4787a787ac3af16941661fd4b5">isHsaAbiVersion3AndAbove</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">/// \returns The offset of the multigrid_sync_arg argument from implicitarg_ptr</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#af596bbb2788ba213d5d65475835b87d2">getMultigridSyncArgImplicitArgPosition</a>(<span class="keywordtype">unsigned</span> COV);</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/// \returns The offset of the hostcall pointer argument from implicitarg_ptr</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#aaa5206c68c1154739d294222bb087c8f">getHostcallImplicitArgPosition</a>(<span class="keywordtype">unsigned</span> COV);</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a6b354280f571932f63150e907619dcc5">getDefaultQueueImplicitArgPosition</a>(<span class="keywordtype">unsigned</span> COV);</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ae241604306db5e8ee32d6fce4ea27a08">getCompletionActionImplicitArgPosition</a>(<span class="keywordtype">unsigned</span> COV);</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">/// \returns Code object version.</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a7fc01172d64d92bf6eab2f48b5a844d0">getAmdhsaCodeObjectVersion</a>();</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">/// \returns Code object version.</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a393a9a9f611c326cabf217b4c360e2e6">getCodeObjectVersion</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Module.html">Module</a> &amp;<a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>);</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">   87</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a> {</div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a0dbd092153cf7af3da08ab393d5a8fe3">   88</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a0dbd092153cf7af3da08ab393d5a8fe3">Format</a>;</div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a0675d44d3f636f6152c2f929e346a745">   89</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a0675d44d3f636f6152c2f929e346a745">BitsPerComp</a>;</div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#ac15ce6fb7034e98f5c81a0dec4f8dc09">   90</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#ac15ce6fb7034e98f5c81a0dec4f8dc09">NumComponents</a>;</div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a612f23c8990110a4c73c179a809b45c3">   91</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a612f23c8990110a4c73c179a809b45c3">NumFormat</a>;</div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a2ab46b68be9ae1d4c0903babb00c07a6">   92</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a2ab46b68be9ae1d4c0903babb00c07a6">DataFormat</a>;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;};</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160; </div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MAIInstInfo.html">   95</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1AMDGPU_1_1MAIInstInfo.html">MAIInstInfo</a> {</div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MAIInstInfo.html#a90c1a65f922b716a944f0d46369983e4">   96</a></span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structllvm_1_1AMDGPU_1_1MAIInstInfo.html#a90c1a65f922b716a944f0d46369983e4">Opcode</a>;</div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MAIInstInfo.html#a9696775ba8794cc6b6880ef337a77e06">   97</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MAIInstInfo.html#a9696775ba8794cc6b6880ef337a77e06">is_dgemm</a>;</div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MAIInstInfo.html#a1f446d8405dc541ba4fa362d71461726">   98</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MAIInstInfo.html#a1f446d8405dc541ba4fa362d71461726">is_gfx940_xdl</a>;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;};</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160; </div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8h.html#a2f5af33a4485637fb565fc73060f906e">  101</a></span>&#160;<span class="preprocessor">#define GET_MIMGBaseOpcode_DECL</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8h.html#a6323578200a12f7c0c7d464b683665a4">  102</a></span>&#160;<span class="preprocessor">#define GET_MIMGDim_DECL</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8h.html#a875d19c1b233067790f02ecdd787a093">  103</a></span>&#160;<span class="preprocessor">#define GET_MIMGEncoding_DECL</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8h.html#a0cdd08feec2bab7ac62300cbe07de317">  104</a></span>&#160;<span class="preprocessor">#define GET_MIMGLZMapping_DECL</span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8h.html#a0e75421681bc971c531fa805d8d19f3e">  105</a></span>&#160;<span class="preprocessor">#define GET_MIMGMIPMapping_DECL</span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8h.html#a3d15c396b094e252b1ab5bb744c856c8">  106</a></span>&#160;<span class="preprocessor">#define GET_MIMGBiASMapping_DECL</span></div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8h.html#a66f40f2033d0d8260eabc2d178192006">  107</a></span>&#160;<span class="preprocessor">#define GET_MAIInstInfoTable_DECL</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#include &quot;AMDGPUGenSearchableTables.inc&quot;</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160; </div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="keyword">namespace </span>IsaInfo {</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160; </div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="keyword">enum</span> {</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="comment">// The closed Vulkan driver sets 96, which limits the wave count to 8 but</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="comment">// doesn&#39;t spill SGPRs as much as when 80 is set.</span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a0bfeeff20516a03e7a4ebf2f0a23fe10a5b5c7c0eaf47f7ad83186812ec4198b3">  115</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a0bfeeff20516a03e7a4ebf2f0a23fe10a5b5c7c0eaf47f7ad83186812ec4198b3">FIXED_NUM_SGPRS_FOR_INIT_BUG</a> = 96,</div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a0bfeeff20516a03e7a4ebf2f0a23fe10a29e2fa927ce0f8856b11d9a1c4926253">  116</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a0bfeeff20516a03e7a4ebf2f0a23fe10a29e2fa927ce0f8856b11d9a1c4926253">TRAP_NUM_SGPRS</a> = 16</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;};</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160; </div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">  119</a></span>&#160;<span class="keyword">enum class</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">TargetIDSetting</a> {</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ab4080bdf74febf04d578ff105cce9d3f">Unsupported</a>,</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6aed36a1ef76a59ee3f15180e0441188ad">Any</a>,</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ad15305d7a4e34e02489c74a5ef542f36">Off</a>,</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6a521c36a31c2762741cf0f8890cbe05e3">On</a></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;};</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160; </div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html">  126</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html">AMDGPUTargetID</a> {</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">TargetIDSetting</a> XnackSetting;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">TargetIDSetting</a> SramEccSetting;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="keywordtype">unsigned</span> CodeObjectVersion;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160; </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a620c903fbe109239c38c7fc8ac7b6298">AMDGPUTargetID</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#aae1a20e466e1a2e56641237d465703ab">~AMDGPUTargetID</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">  /// \return True if the current xnack setting is not &quot;Unsupported&quot;.</span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a885bd668f35ea0b9e00d44499495c0fc">  138</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a885bd668f35ea0b9e00d44499495c0fc">isXnackSupported</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="keywordflow">return</span> XnackSetting != <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ab4080bdf74febf04d578ff105cce9d3f">TargetIDSetting::Unsupported</a>;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  }</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">  /// \returns True if the current xnack setting is &quot;On&quot; or &quot;Any&quot;.</span></div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a5b48c1bcb9047175b400ab0ffbce82a2">  143</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a5b48c1bcb9047175b400ab0ffbce82a2">isXnackOnOrAny</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="keywordflow">return</span> XnackSetting == <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6a521c36a31c2762741cf0f8890cbe05e3">TargetIDSetting::On</a> ||</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        XnackSetting == <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6aed36a1ef76a59ee3f15180e0441188ad">TargetIDSetting::Any</a>;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  }</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">  /// \returns True if current xnack setting is &quot;On&quot; or &quot;Off&quot;,</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">  /// false otherwise.</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a7a89e9df7855466fdc29af6d00e199e1">  150</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a7a89e9df7855466fdc29af6d00e199e1">isXnackOnOrOff</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a25bbe697f6fdd4ee71f4897eaa8f2c65">getXnackSetting</a>() == <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6a521c36a31c2762741cf0f8890cbe05e3">TargetIDSetting::On</a> ||</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        <a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a25bbe697f6fdd4ee71f4897eaa8f2c65">getXnackSetting</a>() == <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ad15305d7a4e34e02489c74a5ef542f36">TargetIDSetting::Off</a>;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  }</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">  /// \returns The current xnack TargetIDSetting, possible options are</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">  /// &quot;Unsupported&quot;, &quot;Any&quot;, &quot;Off&quot;, and &quot;On&quot;.</span></div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a25bbe697f6fdd4ee71f4897eaa8f2c65">  157</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">TargetIDSetting</a> <a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a25bbe697f6fdd4ee71f4897eaa8f2c65">getXnackSetting</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="keywordflow">return</span> XnackSetting;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  }</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160; </div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a30ba9c17f01e03066fc7b946cf99f052">  161</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a30ba9c17f01e03066fc7b946cf99f052">setCodeObjectVersion</a>(<span class="keywordtype">unsigned</span> COV) {</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    CodeObjectVersion = COV;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  }</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">  /// Sets xnack setting to \p NewXnackSetting.</span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a0d038a6d4bc8f7cf81bf9e4c979b392f">  166</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a0d038a6d4bc8f7cf81bf9e4c979b392f">setXnackSetting</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">TargetIDSetting</a> NewXnackSetting) {</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    XnackSetting = NewXnackSetting;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  }</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">  /// \return True if the current sramecc setting is not &quot;Unsupported&quot;.</span></div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a0681188640dae9768253d31f52971acb">  171</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a0681188640dae9768253d31f52971acb">isSramEccSupported</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="keywordflow">return</span> SramEccSetting != <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ab4080bdf74febf04d578ff105cce9d3f">TargetIDSetting::Unsupported</a>;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  }</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">  /// \returns True if the current sramecc setting is &quot;On&quot; or &quot;Any&quot;.</span></div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a1fa82fad8bfe176fce6445cb67742af2">  176</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a1fa82fad8bfe176fce6445cb67742af2">isSramEccOnOrAny</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="keywordflow">return</span> SramEccSetting == <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6a521c36a31c2762741cf0f8890cbe05e3">TargetIDSetting::On</a> ||</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;      SramEccSetting == <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6aed36a1ef76a59ee3f15180e0441188ad">TargetIDSetting::Any</a>;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  }</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">  /// \returns True if current sramecc setting is &quot;On&quot; or &quot;Off&quot;,</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">  /// false otherwise.</span></div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#ad7dd54506a10298ec49300c5cd1f3dfc">  183</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#ad7dd54506a10298ec49300c5cd1f3dfc">isSramEccOnOrOff</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#aecd3f3ccd0bc04187c08fd2e1bbc9924">getSramEccSetting</a>() == <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6a521c36a31c2762741cf0f8890cbe05e3">TargetIDSetting::On</a> ||</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        <a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#aecd3f3ccd0bc04187c08fd2e1bbc9924">getSramEccSetting</a>() == <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ad15305d7a4e34e02489c74a5ef542f36">TargetIDSetting::Off</a>;</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  }</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">  /// \returns The current sramecc TargetIDSetting, possible options are</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">  /// &quot;Unsupported&quot;, &quot;Any&quot;, &quot;Off&quot;, and &quot;On&quot;.</span></div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#aecd3f3ccd0bc04187c08fd2e1bbc9924">  190</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">TargetIDSetting</a> <a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#aecd3f3ccd0bc04187c08fd2e1bbc9924">getSramEccSetting</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keywordflow">return</span> SramEccSetting;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  }</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">  /// Sets sramecc setting to \p NewSramEccSetting.</span></div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#ac9f2b7fbd9fbac3e931acc40904639e1">  195</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#ac9f2b7fbd9fbac3e931acc40904639e1">setSramEccSetting</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">TargetIDSetting</a> NewSramEccSetting) {</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    SramEccSetting = NewSramEccSetting;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  }</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160; </div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a08b8980d20ebca6171b8139f4dadc3eb">setTargetIDFromFeaturesString</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1X86AS.html#aea2591d7d017866934bcf72ee3dc8a31a5b3a782ccae295a254e2794ad30ad07f">FS</a>);</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#aab792d0c32d4c9a7998c0ba8885693ff">setTargetIDFromTargetIDStream</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> TargetID);</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">  /// \returns String representation of an object.</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"></span>  std::string <a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#ae9ec355054ee6400df6ba242dd3cb032">toString</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;};</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">/// \returns Wavefront size for given subtarget \p STI.</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a20f21352639512a028b2297e3cba9094">getWavefrontSize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">/// \returns Local memory size in bytes for given subtarget \p STI.</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6a404dcfcc397b46c1658356bbae054f">getLocalMemorySize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">/// \returns Maximum addressable local memory size in bytes for given subtarget</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">/// \p STI.</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6f199c1f3d13e403d252d9b028b4c7a0">getAddressableLocalMemorySize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">/// \returns Number of execution units per compute unit for given subtarget \p</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">/// STI.</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a705a7512f5b23ec9b3bb19f032040285">getEUsPerCU</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">/// \returns Maximum number of work groups per compute unit for given subtarget</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">/// \p STI and limited by given \p FlatWorkGroupSize.</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a2d0c61cd3e4d53626ffdb34031766f08">getMaxWorkGroupsPerCU</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI,</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                               <span class="keywordtype">unsigned</span> FlatWorkGroupSize);</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">/// \returns Minimum number of waves per execution unit for given subtarget \p</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">/// STI.</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a9a0082c7f646f15a4a1a7fe1bad0ec89">getMinWavesPerEU</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">/// \returns Maximum number of waves per execution unit for given subtarget \p</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">/// STI without any kind of limitation.</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a41a62eaa48728ca1d52dda5d0a9b08c1">getMaxWavesPerEU</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">/// \returns Number of waves per execution unit required to support the given \p</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">/// FlatWorkGroupSize.</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a170ce837300501b1468ea55b3e5081a1">getWavesPerEUForWorkGroup</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI,</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                                   <span class="keywordtype">unsigned</span> FlatWorkGroupSize);</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">/// \returns Minimum flat work group size for given subtarget \p STI.</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8dd1efaf10bea58df5259c9a0c223d9a">getMinFlatWorkGroupSize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">/// \returns Maximum flat work group size for given subtarget \p STI.</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a329b5f490df50f14bf5c359c0a01e99a">getMaxFlatWorkGroupSize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">/// \returns Number of waves per work group for given subtarget \p STI and</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">/// \p FlatWorkGroupSize.</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4827353185cf1cc7bff9e44e818aa3a9">getWavesPerWorkGroup</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI,</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                              <span class="keywordtype">unsigned</span> FlatWorkGroupSize);</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">/// \returns SGPR allocation granularity for given subtarget \p STI.</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#aa82573eec93913f61c5fe97062d60c7e">getSGPRAllocGranule</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">/// \returns SGPR encoding granularity for given subtarget \p STI.</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f89565a53fec2d53160be82c292202e">getSGPREncodingGranule</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">/// \returns Total number of SGPRs for given subtarget \p STI.</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afeb7e0bccf88c9d23d02454609eb431a">getTotalNumSGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">/// \returns Addressable number of SGPRs for given subtarget \p STI.</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a7baaa91927748c04ac388e82788a973d">getAddressableNumSGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">/// \returns Minimum number of SGPRs that meets the given number of waves per</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">/// execution unit requirement for given subtarget \p STI.</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8712096d79b8b76954f261f06351c34f">getMinNumSGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">unsigned</span> WavesPerEU);</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">/// \returns Maximum number of SGPRs that meets the given number of waves per</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">/// execution unit requirement for given subtarget \p STI.</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a98803f3d3a9a7e50ad0f40bdf8cd8190">getMaxNumSGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">unsigned</span> WavesPerEU,</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                        <span class="keywordtype">bool</span> Addressable);</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">/// \returns Number of extra SGPRs implicitly required by given subtarget \p</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">/// STI when the given special registers are used.</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f0de0c1180aa2d8965d9cdddfde84a5">getNumExtraSGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">bool</span> VCCUsed,</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                          <span class="keywordtype">bool</span> FlatScrUsed, <span class="keywordtype">bool</span> XNACKUsed);</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">/// \returns Number of extra SGPRs implicitly required by given subtarget \p</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">/// STI when the given special registers are used. XNACK is inferred from</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">/// \p STI.</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f0de0c1180aa2d8965d9cdddfde84a5">getNumExtraSGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">bool</span> VCCUsed,</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                          <span class="keywordtype">bool</span> FlatScrUsed);</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">/// \returns Number of SGPR blocks needed for given subtarget \p STI when</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">/// \p NumSGPRs are used. \p NumSGPRs should already include any special</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">/// register counts.</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99d8e5747c69e74d27f050f13c4809b3">getNumSGPRBlocks</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#ab3ae015c304377afcbc3ae1ed54578e8">NumSGPRs</a>);</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">/// \returns VGPR allocation granularity for given subtarget \p STI.</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">/// For subtargets which support it, \p EnableWavefrontSize32 should match</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">/// the ENABLE_WAVEFRONT_SIZE32 kernel descriptor field.</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ae47a2723f63ec4e85b4228b56e5d759c">getVGPRAllocGranule</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI,</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                    std::optional&lt;bool&gt; EnableWavefrontSize32 = std::nullopt);</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">/// \returns VGPR encoding granularity for given subtarget \p STI.</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">/// For subtargets which support it, \p EnableWavefrontSize32 should match</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">/// the ENABLE_WAVEFRONT_SIZE32 kernel descriptor field.</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a00ddec6f625f5fdc41b2ee64b272b5b9">getVGPREncodingGranule</a>(</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI,</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    std::optional&lt;bool&gt; EnableWavefrontSize32 = std::nullopt);</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">/// \returns Total number of VGPRs for given subtarget \p STI.</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a14accda22ecd133d48fa434165e690a0">getTotalNumVGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">/// \returns Addressable number of VGPRs for given subtarget \p STI.</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a842a99d2928e264423f0ac73b0910ec9">getAddressableNumVGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">/// \returns Minimum number of VGPRs that meets given number of waves per</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">/// execution unit requirement for given subtarget \p STI.</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6fd9b23b6adf6877d2baba38030b77c1">getMinNumVGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">unsigned</span> WavesPerEU);</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">/// \returns Maximum number of VGPRs that meets given number of waves per</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">/// execution unit requirement for given subtarget \p STI.</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ac865befe5b2563e7df0c82f5ff5ba5f2">getMaxNumVGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">unsigned</span> WavesPerEU);</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">/// \returns Number of waves reachable for a given \p NumVGPRs usage for given</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">/// subtarget \p STI.</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab56dd7bdfea0401c802b4c94cb76ef1e">getNumWavesPerEUWithNumVGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI,</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                                      <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#a0963ad90c895ee3e4e6d9e463c2d2e23">NumVGPRs</a>);</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">/// \returns Number of VGPR blocks needed for given subtarget \p STI when</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">/// \p NumVGPRs are used.</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">/// For subtargets which support it, \p EnableWavefrontSize32 should match the</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">/// ENABLE_WAVEFRONT_SIZE32 kernel descriptor field.</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a428384bbf309ae613bace2f8d381dc8b">getNumVGPRBlocks</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#ab3ae015c304377afcbc3ae1ed54578e8">NumSGPRs</a>,</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;                 std::optional&lt;bool&gt; EnableWavefrontSize32 = std::nullopt);</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160; </div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;} <span class="comment">// end namespace IsaInfo</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160; </div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;int16_t <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">getNamedOperandIdx</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode, <a class="code" href="classuint16__t.html">uint16_t</a> NamedIdx);</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160; </div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">  336</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">hasNamedOperand</a>(<a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Opcode, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> NamedIdx) {</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">getNamedOperandIdx</a>(Opcode, NamedIdx) != -1;</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;}</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160; </div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#afd28629781d92cc2a72eb6289e2db47c">getSOPPWithRelaxation</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160; </div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">  343</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a> {</div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a4a00ba2881acaf308adce8c29b70fc07">  344</a></span>&#160;  MIMGBaseOpcode <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a4a00ba2881acaf308adce8c29b70fc07">BaseOpcode</a>;</div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a89201ea82f62bd544438593981c5b8ff">  345</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a89201ea82f62bd544438593981c5b8ff">Store</a>;</div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a9b768edaf13fa245f7f32392066e8214">  346</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a9b768edaf13fa245f7f32392066e8214">Atomic</a>;</div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a3b6665b446a6192cc2b5ecf51082ea83">  347</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a3b6665b446a6192cc2b5ecf51082ea83">AtomicX2</a>;</div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a48ae3b8db545c374ea470b0d856e302f">  348</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a48ae3b8db545c374ea470b0d856e302f">Sampler</a>;</div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a08a241a250332ee93cf1dce846b01cad">  349</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a08a241a250332ee93cf1dce846b01cad">Gather4</a>;</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160; </div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#aed9d22e06865e4b6c99b16e9731dd405">  351</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#aed9d22e06865e4b6c99b16e9731dd405">NumExtraArgs</a>;</div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a0adbb6ce25f3ffd10c57280e27cc2cd2">  352</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a0adbb6ce25f3ffd10c57280e27cc2cd2">Gradients</a>;</div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a28a103d56d5fd5dd97634d79c774e677">  353</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a28a103d56d5fd5dd97634d79c774e677">G16</a>;</div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a70ffab1206752dada12358c20e0cbfb5">  354</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a70ffab1206752dada12358c20e0cbfb5">Coordinates</a>;</div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a6b7b54de13fab37e46a6aee073ff101f">  355</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a6b7b54de13fab37e46a6aee073ff101f">LodOrClampOrMip</a>;</div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a66ef92137c7ef7b55f59e0406e491696">  356</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a66ef92137c7ef7b55f59e0406e491696">HasD16</a>;</div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a81160f850e55b26a6c0495edd89f8407">  357</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a81160f850e55b26a6c0495edd89f8407">MSAA</a>;</div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#ae568e3885ff86491cfec37106f83d1c7">  358</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#ae568e3885ff86491cfec37106f83d1c7">BVH</a>;</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;};</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160; </div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a> *<a class="code" href="namespacellvm_1_1AMDGPU.html#ab718fe311abe3ac53a324275a6205582">getMIMGBaseOpcode</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160; </div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a> *<a class="code" href="namespacellvm_1_1AMDGPU.html#a8adcca4377f5dfb320d2f81a84a9998e">getMIMGBaseOpcodeInfo</a>(<span class="keywordtype">unsigned</span> BaseOpcode);</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160; </div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">  367</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> {</div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a2e596274167cd1395c677c1440eebc37">  368</a></span>&#160;  MIMGDim <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a2e596274167cd1395c677c1440eebc37">Dim</a>;</div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a116a4083ecfd14f2d8c4e79d8bf9944a">  369</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a116a4083ecfd14f2d8c4e79d8bf9944a">NumCoords</a>;</div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a500a440f5ad12b5a95e9bf4c5bfc9401">  370</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a500a440f5ad12b5a95e9bf4c5bfc9401">NumGradients</a>;</div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a2164fb849416de0120a3f5f5359f0ff7">  371</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a2164fb849416de0120a3f5f5359f0ff7">MSAA</a>;</div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#afc2dbbdd7158c69d17bad0fa8fb714cb">  372</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#afc2dbbdd7158c69d17bad0fa8fb714cb">DA</a>;</div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a9227339ee9f7c6f525fd30ae236d21b7">  373</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a9227339ee9f7c6f525fd30ae236d21b7">Encoding</a>;</div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a236fa15cfdc1ae92e257562f677d18bb">  374</a></span>&#160;  <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a236fa15cfdc1ae92e257562f677d18bb">AsmSuffix</a>;</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;};</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160; </div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> *<a class="code" href="namespacellvm_1_1AMDGPU.html#a82fe7f9c3e663fc434cf9074f39e664e">getMIMGDimInfo</a>(<span class="keywordtype">unsigned</span> DimEnum);</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160; </div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> *<a class="code" href="namespacellvm_1_1AMDGPU.html#a7813b0527d58492d1dcaab3d457a0c81">getMIMGDimInfoByEncoding</a>(uint8_t DimEnc);</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160; </div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> *<a class="code" href="namespacellvm_1_1AMDGPU.html#a3996f363d101dd0deb2adf66c1702b8f">getMIMGDimInfoByAsmSuffix</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> AsmSuffix);</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160; </div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html">  386</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html">MIMGLZMappingInfo</a> {</div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html#a50419037f03a30cae3cd5c49b6a2eba4">  387</a></span>&#160;  MIMGBaseOpcode <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html#a50419037f03a30cae3cd5c49b6a2eba4">L</a>;</div>
<div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html#a28348ffacda47a7b8a8d232d15e80b3a">  388</a></span>&#160;  MIMGBaseOpcode <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html#a28348ffacda47a7b8a8d232d15e80b3a">LZ</a>;</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;};</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160; </div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html">  391</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html">MIMGMIPMappingInfo</a> {</div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html#ac9b0f3501ed071ffacdd3b583513fbff">  392</a></span>&#160;  MIMGBaseOpcode <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html#ac9b0f3501ed071ffacdd3b583513fbff">MIP</a>;</div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html#a275d9646a47cd608be55efa523e69661">  393</a></span>&#160;  MIMGBaseOpcode <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html#a275d9646a47cd608be55efa523e69661">NONMIP</a>;</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;};</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160; </div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBiasMappingInfo.html">  396</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBiasMappingInfo.html">MIMGBiasMappingInfo</a> {</div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBiasMappingInfo.html#a5f064fbc20fd445d440a70b4a1beb6ad">  397</a></span>&#160;  MIMGBaseOpcode <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBiasMappingInfo.html#a5f064fbc20fd445d440a70b4a1beb6ad">Bias</a>;</div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBiasMappingInfo.html#a2910fb6621211a445436ba228da1e370">  398</a></span>&#160;  MIMGBaseOpcode <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBiasMappingInfo.html#a2910fb6621211a445436ba228da1e370">NoBias</a>;</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;};</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160; </div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGOffsetMappingInfo.html">  401</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1AMDGPU_1_1MIMGOffsetMappingInfo.html">MIMGOffsetMappingInfo</a> {</div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGOffsetMappingInfo.html#a2f8b3f249948bad539c0c9d326c5a2e4">  402</a></span>&#160;  MIMGBaseOpcode <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGOffsetMappingInfo.html#a2f8b3f249948bad539c0c9d326c5a2e4">Offset</a>;</div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGOffsetMappingInfo.html#aa1b44a90c283993e566283149e9b4bec">  403</a></span>&#160;  MIMGBaseOpcode <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGOffsetMappingInfo.html#aa1b44a90c283993e566283149e9b4bec">NoOffset</a>;</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;};</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160; </div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html">  406</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html">MIMGG16MappingInfo</a> {</div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html#a00054321b7f7c213db8c2d4733ef6c87">  407</a></span>&#160;  MIMGBaseOpcode <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html#a00054321b7f7c213db8c2d4733ef6c87">G</a>;</div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html#a9a4d44518acb4c9bd9ae2f533e3601c7">  408</a></span>&#160;  MIMGBaseOpcode <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html#a9a4d44518acb4c9bd9ae2f533e3601c7">G16</a>;</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;};</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160; </div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html">MIMGLZMappingInfo</a> *<a class="code" href="namespacellvm_1_1AMDGPU.html#a82dbfa9399198bd3f452694d39aff2f5">getMIMGLZMappingInfo</a>(<span class="keywordtype">unsigned</span> L);</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160; </div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1WMMAOpcodeMappingInfo.html">  414</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1AMDGPU_1_1WMMAOpcodeMappingInfo.html">WMMAOpcodeMappingInfo</a> {</div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1WMMAOpcodeMappingInfo.html#a9dd07ef4e8e7c4a0d4f3c7a42027a0a9">  415</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1WMMAOpcodeMappingInfo.html#a9dd07ef4e8e7c4a0d4f3c7a42027a0a9">Opcode2Addr</a>;</div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1WMMAOpcodeMappingInfo.html#a0bc1954b7c8449950786e6c96d1eab8a">  416</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1WMMAOpcodeMappingInfo.html#a0bc1954b7c8449950786e6c96d1eab8a">Opcode3Addr</a>;</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;};</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160; </div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html">MIMGMIPMappingInfo</a> *<a class="code" href="namespacellvm_1_1AMDGPU.html#a3d771c9a80e1f447cd91ed125683c36a">getMIMGMIPMappingInfo</a>(<span class="keywordtype">unsigned</span> MIP);</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160; </div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBiasMappingInfo.html">MIMGBiasMappingInfo</a> *<a class="code" href="namespacellvm_1_1AMDGPU.html#a189dc8ec1094594ef975c7734391ab86">getMIMGBiasMappingInfo</a>(<span class="keywordtype">unsigned</span> Bias);</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160; </div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGOffsetMappingInfo.html">MIMGOffsetMappingInfo</a> *<a class="code" href="namespacellvm_1_1AMDGPU.html#ad0c2bc34efb03126b1bf811df448d185">getMIMGOffsetMappingInfo</a>(<span class="keywordtype">unsigned</span> Offset);</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160; </div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html">MIMGG16MappingInfo</a> *<a class="code" href="namespacellvm_1_1AMDGPU.html#af8a39909a9038a104505e9fc8a6731de">getMIMGG16MappingInfo</a>(<span class="keywordtype">unsigned</span> <a class="code" href="RDFGraph_8cpp.html#af153ca0eadca8bc464492b7aba7feb00">G</a>);</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160; </div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">getMIMGOpcode</a>(<span class="keywordtype">unsigned</span> BaseOpcode, <span class="keywordtype">unsigned</span> MIMGEncoding,</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;                  <span class="keywordtype">unsigned</span> VDataDwords, <span class="keywordtype">unsigned</span> VAddrDwords);</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160; </div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#aeb7e711869d94366080bcf9e7b8b1382">getMaskedMIMGOp</a>(<span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">unsigned</span> NewChannels);</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160; </div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a9af58a5d20f2215a00b675f34db92771">getAddrSizeMIMGOp</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a> *BaseOpcode,</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;                           <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> *Dim, <span class="keywordtype">bool</span> IsA16,</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;                           <span class="keywordtype">bool</span> IsG16Supported);</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160; </div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">  443</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">MIMGInfo</a> {</div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a5779a9eb60048bf4ff930445561e64d1">  444</a></span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a5779a9eb60048bf4ff930445561e64d1">Opcode</a>;</div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a4329e8b5b79e5905cf638e7e5e278734">  445</a></span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a4329e8b5b79e5905cf638e7e5e278734">BaseOpcode</a>;</div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a90dbb771e48583f0ab7ae9debe31bc89">  446</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a90dbb771e48583f0ab7ae9debe31bc89">MIMGEncoding</a>;</div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a2266fe50f0769ce6d863fead0b56da5f">  447</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a2266fe50f0769ce6d863fead0b56da5f">VDataDwords</a>;</div>
<div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a85602257219e604394ae8ca11229da08">  448</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a85602257219e604394ae8ca11229da08">VAddrDwords</a>;</div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a89455c9b0517a7113d5f472bbe4dab9f">  449</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a89455c9b0517a7113d5f472bbe4dab9f">VAddrOperands</a>;</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;};</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160; </div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">MIMGInfo</a> *<a class="code" href="namespacellvm_1_1AMDGPU.html#a2fa58f3e19c6038d01bd699308237c14">getMIMGInfo</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160; </div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a688f3c46ebc34c00ea80c22c15a0b0c1">getMTBUFBaseOpcode</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160; </div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a9c26c5e0b091dffd780ac854e30a2d40">getMTBUFOpcode</a>(<span class="keywordtype">unsigned</span> BaseOpc, <span class="keywordtype">unsigned</span> Elements);</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160; </div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a23d9368d9915a85d5b54f9e0eda046dd">getMTBUFElements</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160; </div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#aee6b630ac15f65f731a072177d51207c">getMTBUFHasVAddr</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160; </div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a181d2e596332f4062206a62830426b86">getMTBUFHasSrsrc</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160; </div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a4d33ed416833f75e97045b3ce8380132">getMTBUFHasSoffset</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160; </div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a5f0dcf0fee31f552637de794eef6696e">getMUBUFBaseOpcode</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160; </div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a55c87ec01cfedf7c509d68763d1e0ac3">getMUBUFOpcode</a>(<span class="keywordtype">unsigned</span> BaseOpc, <span class="keywordtype">unsigned</span> Elements);</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160; </div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#af8ef23452a5c4ddf85e45cc9884ea3f4">getMUBUFElements</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160; </div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a723087d5f4635793f28b71ee6cdafecd">getMUBUFHasVAddr</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160; </div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#afd9dbd4307d57a7043f5412176674de4">getMUBUFHasSrsrc</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160; </div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#aa303bfa4cd838f547ba84ab62cd93c95">getMUBUFHasSoffset</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160; </div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ad6c6b1894340016cee9e4b730ade8af6">getMUBUFIsBufferInv</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160; </div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a406d4769ffa44a11df136d3ccd08e873">getSMEMIsBuffer</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160; </div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a6426a76cde8500099fed57ff9beeace5">getVOP1IsSingle</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160; </div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#adfd7285a06455bb3bec2d36b57380849">getVOP2IsSingle</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160; </div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a613e1ffe13a3fd0effd5d299cb5b2665">getVOP3IsSingle</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160; </div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a55212d9e75092af1bf2bee56503b1609">isVOPC64DPP</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">/// Returns true if MAI operation is a double precision GEMM.</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment"></span><a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ae0ff550663df186d7412ff2860d337e0">getMAIIsDGEMM</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160; </div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a571ab690de666287c96ccb65d6e1b9c9">getMAIIsGFX940XDL</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160; </div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1CanBeVOPD.html">  516</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1AMDGPU_1_1CanBeVOPD.html">CanBeVOPD</a> {</div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1CanBeVOPD.html#a6667f7bde2eb5a5d2dfb8f8b4ac00cae">  517</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1CanBeVOPD.html#a6667f7bde2eb5a5d2dfb8f8b4ac00cae">X</a>;</div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1CanBeVOPD.html#aa5bd80602674a19247c43f037529dffc">  518</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1CanBeVOPD.html#aa5bd80602674a19247c43f037529dffc">Y</a>;</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;};</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160; </div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<a class="code" href="structllvm_1_1AMDGPU_1_1CanBeVOPD.html">CanBeVOPD</a> <a class="code" href="namespacellvm_1_1AMDGPU.html#a32f1c4783795ef5202498f5d21283564">getCanBeVOPD</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160; </div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a> *<a class="code" href="namespacellvm_1_1AMDGPU.html#a9e1105627cdd5b4ab11d4dac7edb21cf">getGcnBufferFormatInfo</a>(uint8_t BitsPerComp,</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;                                                  uint8_t NumComponents,</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;                                                  uint8_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5f">NumFormat</a>,</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;                                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a> *<a class="code" href="namespacellvm_1_1AMDGPU.html#a9e1105627cdd5b4ab11d4dac7edb21cf">getGcnBufferFormatInfo</a>(uint8_t Format,</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;                                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160; </div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ad079e8a6a0505ccce0ad2463d95aff73">getMCOpcode</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode, <span class="keywordtype">unsigned</span> Gen);</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160; </div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a5079de0e4b3493921d87dcee10f44253">getVOPDOpcode</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160; </div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a0b1680210bbfa9ae76ec6520889ddf49">getVOPDFull</a>(<span class="keywordtype">unsigned</span> OpX, <span class="keywordtype">unsigned</span> OpY);</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160; </div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ac68e3456906da8622ca38c2ed4c33553">isVOPD</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160; </div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#addb7ac73684b6266c9a9c177c602d603">isMAC</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160; </div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#afd1e21c871685dd9d9ea2d53cfe9b217">isPermlane16</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160; </div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="keyword">namespace </span>VOPD {</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160; </div>
<div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6">  553</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6">Component</a> : <span class="keywordtype">unsigned</span> {</div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a76cb45133a53e6f2778cf2138c2d71fe">  554</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a76cb45133a53e6f2778cf2138c2d71fe">DST</a> = 0,</div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6ad301e397ceee340a4f879abc790c7caf">  555</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6ad301e397ceee340a4f879abc790c7caf">SRC0</a>,</div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a9d4b6837cf9898ce162768c403aa7e52">  556</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a9d4b6837cf9898ce162768c403aa7e52">SRC1</a>,</div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a8035ef3e0cb913b1bdbffa5a58b53867">  557</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a8035ef3e0cb913b1bdbffa5a58b53867">SRC2</a>,</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160; </div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a8e19dc691619a7fc0ba9919e400a0ea2">  559</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a8e19dc691619a7fc0ba9919e400a0ea2">DST_NUM</a> = 1,</div>
<div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a1501ee58d7bfe804ac945b9a178b23c6">  560</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a1501ee58d7bfe804ac945b9a178b23c6">MAX_SRC_NUM</a> = 3,</div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a742e01b153f4debc38a1b1ca1e6db5cd">  561</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a742e01b153f4debc38a1b1ca1e6db5cd">MAX_OPR_NUM</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a8e19dc691619a7fc0ba9919e400a0ea2">DST_NUM</a> + <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a1501ee58d7bfe804ac945b9a178b23c6">MAX_SRC_NUM</a></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;};</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160; </div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">// Number of VGPR banks per VOPD component operand.</span></div>
<div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a7248f882fbea825553e0f5507031eed2">  565</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a7248f882fbea825553e0f5507031eed2">BANKS_NUM</a>[] = {2, 4, 4, 2};</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160; </div>
<div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a1f68895e93866682c2b33fc4e448470fad237e2570cde52d583e77ab85891202a">  567</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a1f68895e93866682c2b33fc4e448470f">ComponentIndex</a> : <span class="keywordtype">unsigned</span> { <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a1f68895e93866682c2b33fc4e448470fa92ed12682d62f0016a86af134917f8a5">X</a> = 0, <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a1f68895e93866682c2b33fc4e448470fad237e2570cde52d583e77ab85891202a">Y</a> = 1 };</div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a398bc0b5b6f80a8ebee6f6578149d50d">  568</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a398bc0b5b6f80a8ebee6f6578149d50d">COMPONENTS</a>[] = {<a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a1f68895e93866682c2b33fc4e448470fa92ed12682d62f0016a86af134917f8a5">ComponentIndex::X</a>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a1f68895e93866682c2b33fc4e448470fad237e2570cde52d583e77ab85891202a">ComponentIndex::Y</a>};</div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a06b70edb634780514c138537654470bf">  569</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a06b70edb634780514c138537654470bf">COMPONENTS_NUM</a> = 2;</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160; </div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">// Properties of VOPD components.</span></div>
<div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html">  572</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html">ComponentProps</a> {</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <span class="keywordtype">unsigned</span> SrcOperandsNum = 0;</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  std::optional&lt;unsigned&gt; MandatoryLiteralIdx;</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  <span class="keywordtype">bool</span> HasSrc2Acc = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160; </div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a72806c05ab080c8703b81d6a59af6f8a">ComponentProps</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a72806c05ab080c8703b81d6a59af6f8a">ComponentProps</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;OpDesc);</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160; </div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  <span class="comment">// Return the total number of src operands this component has.</span></div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a8da215f08d3aebf7753b82f70e80a59e">  583</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a8da215f08d3aebf7753b82f70e80a59e">getCompSrcOperandsNum</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> SrcOperandsNum; }</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160; </div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <span class="comment">// Return the number of src operands of this component visible to the parser.</span></div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#af1c27ddfefc069eb1910f8f1d060a071">  586</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#af1c27ddfefc069eb1910f8f1d060a071">getCompParsedSrcOperandsNum</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    <span class="keywordflow">return</span> SrcOperandsNum - HasSrc2Acc;</div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  }</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160; </div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  <span class="comment">// Return true iif this component has a mandatory literal.</span></div>
<div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a2f44e2d207315fe1cf5539e86e4788de">  591</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a2f44e2d207315fe1cf5539e86e4788de">hasMandatoryLiteral</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> MandatoryLiteralIdx.has_value(); }</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160; </div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  <span class="comment">// If this component has a mandatory literal, return component operand</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  <span class="comment">// index of this literal (i.e. either Component::SRC1 or Component::SRC2).</span></div>
<div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#ac2fcbf90cab1051b2e9603fcde4df030">  595</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#ac2fcbf90cab1051b2e9603fcde4df030">getMandatoryLiteralCompOperandIndex</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a2f44e2d207315fe1cf5539e86e4788de">hasMandatoryLiteral</a>());</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    <span class="keywordflow">return</span> *MandatoryLiteralIdx;</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  }</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160; </div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <span class="comment">// Return true iif this component has operand</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <span class="comment">// with component index CompSrcIdx and this operand may be a register.</span></div>
<div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a3bafc8a0206847590c81f83f1cd35521">  602</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a3bafc8a0206847590c81f83f1cd35521">hasRegSrcOperand</a>(<span class="keywordtype">unsigned</span> CompSrcIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CompSrcIdx &lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a1501ee58d7bfe804ac945b9a178b23c6">Component::MAX_SRC_NUM</a>);</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    <span class="keywordflow">return</span> SrcOperandsNum &gt; CompSrcIdx &amp;&amp; !hasMandatoryLiteralAt(CompSrcIdx);</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  }</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160; </div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <span class="comment">// Return true iif this component has tied src2.</span></div>
<div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a5e1b1b534cfca107377b07a8c5fb2e14">  608</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a5e1b1b534cfca107377b07a8c5fb2e14">hasSrc2Acc</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> HasSrc2Acc; }</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160; </div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <span class="keywordtype">bool</span> hasMandatoryLiteralAt(<span class="keywordtype">unsigned</span> CompSrcIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CompSrcIdx &lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a1501ee58d7bfe804ac945b9a178b23c6">Component::MAX_SRC_NUM</a>);</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a2f44e2d207315fe1cf5539e86e4788de">hasMandatoryLiteral</a>() &amp;&amp;</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;           *MandatoryLiteralIdx == <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a8e19dc691619a7fc0ba9919e400a0ea2">Component::DST_NUM</a> + CompSrcIdx;</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  }</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;};</div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160; </div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954">  618</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954">ComponentKind</a> : <span class="keywordtype">unsigned</span> {</div>
<div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954a427e4032429af8594a5884a0d2007ba4">  619</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954a427e4032429af8594a5884a0d2007ba4">SINGLE</a> = 0,  <span class="comment">// A single VOP1 or VOP2 instruction which may be used in VOPD.</span></div>
<div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954a1aaf7b0f8957e7b63944d9da68c50bb6">  620</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954a1aaf7b0f8957e7b63944d9da68c50bb6">COMPONENT_X</a>, <span class="comment">// A VOPD instruction, X component.</span></div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954addfd84fe89a698d53ad53f43935d05ed">  621</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954addfd84fe89a698d53ad53f43935d05ed">COMPONENT_Y</a>, <span class="comment">// A VOPD instruction, Y component.</span></div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954aac35998c5ba9568d3f3c9bc6670c28a5">  622</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954aac35998c5ba9568d3f3c9bc6670c28a5">MAX</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954addfd84fe89a698d53ad53f43935d05ed">COMPONENT_Y</a></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;};</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160; </div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">// Interface functions of this class map VOPD component operand indices</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">// to indices of operands in MachineInstr/MCInst or parsed operands array.</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">// Note that this class operates with 3 kinds of indices:</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment">// - VOPD component operand indices (Component::DST, Component::SRC0, etc.);</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment">// - MC operand indices (they refer operands in a MachineInstr/MCInst);</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment">// - parsed operand indices (they refer operands in parsed operands array).</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">// For SINGLE components mapping between these indices is trivial.</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">// But things get more complicated for COMPONENT_X and</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">// COMPONENT_Y because these components share the same</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">// MachineInstr/MCInst and the same parsed operands array.</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">// Below is an example of component operand to parsed operand</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">// mapping for the following instruction:</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">//   v_dual_add_f32 v255, v4, v5 :: v_dual_mov_b32 v6, v1</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">//                          PARSED        COMPONENT         PARSED</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">// COMPONENT               OPERANDS     OPERAND INDEX    OPERAND INDEX</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">// -------------------------------------------------------------------</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">//                     &quot;v_dual_add_f32&quot;                        0</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">// v_dual_add_f32            v255          0 (DST)    --&gt;      1</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">//                           v4            1 (SRC0)   --&gt;      2</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment">//                           v5            2 (SRC1)   --&gt;      3</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment">//                          &quot;::&quot;                               4</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment">//                     &quot;v_dual_mov_b32&quot;                        5</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment">// v_dual_mov_b32            v6            0 (DST)    --&gt;      6</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment">//                           v1            1 (SRC0)   --&gt;      7</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">// -------------------------------------------------------------------</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html">  655</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html">ComponentLayout</a> {</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <span class="comment">// Regular MachineInstr/MCInst operands are ordered as follows:</span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  <span class="comment">//   dst, src0 [, other src operands]</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  <span class="comment">// VOPD MachineInstr/MCInst operands are ordered as follows:</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  <span class="comment">//   dstX, dstY, src0X [, other OpX operands], src0Y [, other OpY operands]</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  <span class="comment">// Each ComponentKind has operand indices defined below.</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  <span class="keyword">static</span> constexpr <span class="keywordtype">unsigned</span> MC_DST_IDX[] = {0, 0, 1};</div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  <span class="keyword">static</span> constexpr <span class="keywordtype">unsigned</span> FIRST_MC_SRC_IDX[] = {1, 2, 2 <span class="comment">/* + OpX.MCSrcNum */</span>};</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160; </div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  <span class="comment">// Parsed operands of regular instructions are ordered as follows:</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  <span class="comment">//   Mnemo dst src0 [vsrc1 ...]</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  <span class="comment">// Parsed VOPD operands are ordered as follows:</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  <span class="comment">//   OpXMnemo dstX src0X [vsrc1X|imm vsrc1X|vsrc1X imm] &#39;::&#39;</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  <span class="comment">//   OpYMnemo dstY src0Y [vsrc1Y|imm vsrc1Y|vsrc1Y imm]</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;  <span class="comment">// Each ComponentKind has operand indices defined below.</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  <span class="keyword">static</span> constexpr <span class="keywordtype">unsigned</span> PARSED_DST_IDX[] = {1, 1,</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;                                                4 <span class="comment">/* + OpX.ParsedSrcNum */</span>};</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <span class="keyword">static</span> constexpr <span class="keywordtype">unsigned</span> FIRST_PARSED_SRC_IDX[] = {</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;      2, 2, 5 <span class="comment">/* + OpX.ParsedSrcNum */</span>};</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160; </div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  <span class="keyword">const</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954">ComponentKind</a> Kind;</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html">ComponentProps</a> PrevComp;</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160; </div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  <span class="comment">// Create layout for COMPONENT_X or SINGLE component.</span></div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#adb8be7174292f0e01011a551255ca154">  682</a></span>&#160;  <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#adb8be7174292f0e01011a551255ca154">ComponentLayout</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954">ComponentKind</a> Kind) : Kind(Kind) {</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Kind == <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954a427e4032429af8594a5884a0d2007ba4">ComponentKind::SINGLE</a> || Kind == <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954a1aaf7b0f8957e7b63944d9da68c50bb6">ComponentKind::COMPONENT_X</a>);</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  }</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160; </div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <span class="comment">// Create layout for COMPONENT_Y which depends on COMPONENT_X layout.</span></div>
<div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#a62ef499aeb9defa652c9b2b7fd730337">  687</a></span>&#160;  <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#a62ef499aeb9defa652c9b2b7fd730337">ComponentLayout</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html">ComponentProps</a> &amp;OpXProps)</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;      : Kind(<a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954">ComponentKind</a>::<a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954addfd84fe89a698d53ad53f43935d05ed">COMPONENT_Y</a>), PrevComp(OpXProps) {}</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160; </div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <span class="comment">// Return the index of dst operand in MCInst operands.</span></div>
<div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#a0a861c725fde99140f3ca948b530f7bc">  692</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#a0a861c725fde99140f3ca948b530f7bc">getIndexOfDstInMCOperands</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> MC_DST_IDX[Kind]; }</div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160; </div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  <span class="comment">// Return the index of the specified src operand in MCInst operands.</span></div>
<div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#a0ac06b16f5936c3059dbd592c6954839">  695</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#a0ac06b16f5936c3059dbd592c6954839">getIndexOfSrcInMCOperands</a>(<span class="keywordtype">unsigned</span> CompSrcIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CompSrcIdx &lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a1501ee58d7bfe804ac945b9a178b23c6">Component::MAX_SRC_NUM</a>);</div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;    <span class="keywordflow">return</span> FIRST_MC_SRC_IDX[Kind] + getPrevCompSrcNum() + CompSrcIdx;</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  }</div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160; </div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  <span class="comment">// Return the index of dst operand in the parsed operands array.</span></div>
<div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#a1dd22e2897acd34109463497938d7f7a">  701</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#a1dd22e2897acd34109463497938d7f7a">getIndexOfDstInParsedOperands</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    <span class="keywordflow">return</span> PARSED_DST_IDX[Kind] + getPrevCompParsedSrcNum();</div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  }</div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160; </div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  <span class="comment">// Return the index of the specified src operand in the parsed operands array.</span></div>
<div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#aa6540e78ab5d08a184a1497e97031f8f">  706</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#aa6540e78ab5d08a184a1497e97031f8f">getIndexOfSrcInParsedOperands</a>(<span class="keywordtype">unsigned</span> CompSrcIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CompSrcIdx &lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a1501ee58d7bfe804ac945b9a178b23c6">Component::MAX_SRC_NUM</a>);</div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    <span class="keywordflow">return</span> FIRST_PARSED_SRC_IDX[Kind] + getPrevCompParsedSrcNum() + CompSrcIdx;</div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;  }</div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160; </div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;  <span class="keywordtype">unsigned</span> getPrevCompSrcNum()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    <span class="keywordflow">return</span> PrevComp.<a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a8da215f08d3aebf7753b82f70e80a59e">getCompSrcOperandsNum</a>();</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  }</div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;  <span class="keywordtype">unsigned</span> getPrevCompParsedSrcNum()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    <span class="keywordflow">return</span> PrevComp.<a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#af1c27ddfefc069eb1910f8f1d060a071">getCompParsedSrcOperandsNum</a>();</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  }</div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;};</div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160; </div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment">// Layout and properties of VOPD components.</span></div>
<div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo.html">  721</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo.html">ComponentInfo</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html">ComponentLayout</a>, <span class="keyword">public</span> <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html">ComponentProps</a> {</div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  <span class="comment">// Create ComponentInfo for COMPONENT_X or SINGLE component.</span></div>
<div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo.html#a690225337940c79af87e84a81089ca01">  724</a></span>&#160;  <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo.html#a690225337940c79af87e84a81089ca01">ComponentInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;OpDesc,</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;                <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954">ComponentKind</a> Kind = <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954a427e4032429af8594a5884a0d2007ba4">ComponentKind::SINGLE</a>)</div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;      : <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html">ComponentLayout</a>(Kind), <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html">ComponentProps</a>(OpDesc) {}</div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160; </div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  <span class="comment">// Create ComponentInfo for COMPONENT_Y which depends on COMPONENT_X layout.</span></div>
<div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo.html#adbae703ce83d33e441dd00ebe672e340">  729</a></span>&#160;  <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo.html#adbae703ce83d33e441dd00ebe672e340">ComponentInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;OpDesc, <span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html">ComponentProps</a> &amp;OpXProps)</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;      : <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html">ComponentLayout</a>(OpXProps), <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html">ComponentProps</a>(OpDesc) {}</div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160; </div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  <span class="comment">// Map component operand index to parsed operand index.</span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  <span class="comment">// Return 0 if the specified operand does not exist.</span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo.html#a140f124623fac75aa4090d7f6ce6c4b3">getIndexInParsedOperands</a>(<span class="keywordtype">unsigned</span> CompOprIdx) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;};</div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160; </div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">// Properties of VOPD instructions.</span></div>
<div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html">  738</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html">InstInfo</a> {</div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo.html">ComponentInfo</a> CompInfo[<a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a06b70edb634780514c138537654470bf">COMPONENTS_NUM</a>];</div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160; </div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#aee515ac979d0621604eda0eac02f6c71">  743</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#aee515ac979d0621604eda0eac02f6c71">RegIndices</a> = std::array&lt;unsigned, Component::MAX_OPR_NUM&gt;;</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160; </div>
<div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#aacc26485a649ba2402578708c63dd905">  745</a></span>&#160;  <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#aacc26485a649ba2402578708c63dd905">InstInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;OpX, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;OpY)</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;      : CompInfo{OpX, OpY} {}</div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160; </div>
<div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#a1d36747a485e178cc38fce67433c99ef">  748</a></span>&#160;  <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#a1d36747a485e178cc38fce67433c99ef">InstInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo.html">ComponentInfo</a> &amp;OprInfoX, <span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo.html">ComponentInfo</a> &amp;OprInfoY)</div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;      : CompInfo{OprInfoX, OprInfoY} {}</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160; </div>
<div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#ab5262caa12af765199dab8d3694522c2">  751</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo.html">ComponentInfo</a> &amp;<a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#ab5262caa12af765199dab8d3694522c2">operator[]</a>(<span class="keywordtype">size_t</span> ComponentIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ComponentIdx &lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a06b70edb634780514c138537654470bf">COMPONENTS_NUM</a>);</div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;    <span class="keywordflow">return</span> CompInfo[ComponentIdx];</div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  }</div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160; </div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  <span class="comment">// Check VOPD operands constraints.</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  <span class="comment">// GetRegIdx(Component, MCOperandIdx) must return a VGPR register index</span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  <span class="comment">// for the specified component and MC operand. The callback must return 0</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  <span class="comment">// if the operand is not a register or not a VGPR.</span></div>
<div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#aa508adc93d9c88224818b39e8a4ca2d4">  760</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#aa508adc93d9c88224818b39e8a4ca2d4">hasInvalidOperand</a>(</div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;      <a class="code" href="MemDepPrinter_8cpp.html#a470d8721ad7c3b718e9daeabdaeb4700">std::function</a>&lt;<span class="keywordtype">unsigned</span>(<span class="keywordtype">unsigned</span>, <span class="keywordtype">unsigned</span>)&gt; GetRegIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#acae7fe39beac2b621978d10bb1258b62">getInvalidCompOperandIndex</a>(GetRegIdx).has_value();</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  }</div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160; </div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  <span class="comment">// Check VOPD operands constraints.</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  <span class="comment">// Return the index of an invalid component operand, if any.</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  std::optional&lt;unsigned&gt; <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#acae7fe39beac2b621978d10bb1258b62">getInvalidCompOperandIndex</a>(</div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;      <a class="code" href="MemDepPrinter_8cpp.html#a470d8721ad7c3b718e9daeabdaeb4700">std::function</a>&lt;<span class="keywordtype">unsigned</span>(<span class="keywordtype">unsigned</span>, <span class="keywordtype">unsigned</span>)&gt; GetRegIdx) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160; </div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  <a class="code" href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#aee515ac979d0621604eda0eac02f6c71">RegIndices</a></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  getRegIndices(<span class="keywordtype">unsigned</span> ComponentIdx,</div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;                <a class="code" href="MemDepPrinter_8cpp.html#a470d8721ad7c3b718e9daeabdaeb4700">std::function</a>&lt;<span class="keywordtype">unsigned</span>(<span class="keywordtype">unsigned</span>, <span class="keywordtype">unsigned</span>)&gt; GetRegIdx) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;};</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160; </div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;} <span class="comment">// namespace VOPD</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160; </div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;std::pair&lt;unsigned, unsigned&gt; <a class="code" href="namespacellvm_1_1AMDGPU.html#a793e7e7fed833a9bb98eac96740e2338">getVOPDComponents</a>(<span class="keywordtype">unsigned</span> VOPDOpcode);</div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160; </div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment">// Get properties of 2 single VOP1/VOP2 instructions</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">// used as components to create a VOPD instruction.</span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;VOPD::InstInfo <a class="code" href="namespacellvm_1_1AMDGPU.html#ac8cf6481479c40f15c819868c13c7d97">getVOPDInstInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;OpX, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;OpY);</div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160; </div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">// Get properties of VOPD X and Y components.</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;VOPD::InstInfo</div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<a class="code" href="namespacellvm_1_1AMDGPU.html#ac8cf6481479c40f15c819868c13c7d97">getVOPDInstInfo</a>(<span class="keywordtype">unsigned</span> VOPDOpcode, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> *<a class="code" href="RISCVInsertVSETVLI_8cpp.html#a6ab56a96ea40bb332e1a049c59e67258">InstrInfo</a>);</div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160; </div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a75b79141e48ddded5600396eeb38eb1c">isTrue16Inst</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160; </div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a2006d74041f6c3411ccd43a4ce7e610b">mapWMMA2AddrTo3AddrOpcode</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160; </div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#afc428424126b53a5fe6f1004854803fe">mapWMMA3AddrTo2AddrOpcode</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160; </div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a298e739dde06173007b96fbd230a4c42">initDefaultAMDKernelCodeT</a>(<a class="code" href="structamd__kernel__code__t.html">amd_kernel_code_t</a> &amp;Header,</div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160; </div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">amdhsa::kernel_descriptor_t</a> <a class="code" href="namespacellvm_1_1AMDGPU.html#adf4bf704a730b8d3f9ce8497eddf5aee">getDefaultAmdhsaKernelDescriptor</a>(</div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160; </div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a49897e4c6b2b01d68f4cc65cbb4e93e7">isGroupSegment</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV);</div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab3c030cff32b7d9d50fb47d37a1fcef6">isGlobalSegment</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV);</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a5b6a1089ecf2f169db2202ce3340c17b">isReadOnlySegment</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV);</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">/// \returns True if constants should be emitted to .text section for given</span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment">/// target triple \p TT, false otherwise.</span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a21cbc76ff7fd60513dea122b45e00325">shouldEmitConstantsToTextSection</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;TT);</div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment">/// \returns Integer value requested using \p F&#39;s \p Name attribute.</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment">/// \returns \p Default if attribute is not present.</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment">/// \returns \p Default and emits error if requested value cannot be converted</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment">/// to integer.</span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment"></span><span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a34bedf6819d66a1319b6509e6a0f14a1">getIntegerAttribute</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Name, <span class="keywordtype">int</span> Default);</div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">/// \returns A pair of integer values requested using \p F&#39;s \p Name attribute</span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment">/// in &quot;first[,second]&quot; format (&quot;second&quot; is optional unless \p OnlyFirstRequired</span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment">/// is false).</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment">/// \returns \p Default if attribute is not present.</span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="comment">/// \returns \p Default and emits error if one of the requested values cannot be</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment">/// converted to integer, or \p OnlyFirstRequired is false and &quot;second&quot; value is</span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment">/// not present.</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment"></span>std::pair&lt;int, int&gt; <a class="code" href="namespacellvm_1_1AMDGPU.html#a272fc2c1f64096529cd75dbf22890148">getIntegerPairAttribute</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>,</div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;                                            <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Name,</div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;                                            std::pair&lt;int, int&gt; Default,</div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;                                            <span class="keywordtype">bool</span> OnlyFirstRequired = <span class="keyword">false</span>);</div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment">/// Represents the counter values to wait for in an s_waitcnt instruction.</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment">/// Large values (including the maximum possible integer) can be used to</span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">/// represent &quot;don&#39;t care&quot; waits.</span></div>
<div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">  840</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> {</div>
<div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#aef8cc873f32a01d3ad1f742193977561">  841</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#aef8cc873f32a01d3ad1f742193977561">VmCnt</a> = ~0u;</div>
<div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">  842</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">ExpCnt</a> = ~0u;</div>
<div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a49bff4908daae259709685d4bbf1a4dc">  843</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a49bff4908daae259709685d4bbf1a4dc">LgkmCnt</a> = ~0u;</div>
<div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#acab044e26b9e568baa74e18657207a94">  844</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#acab044e26b9e568baa74e18657207a94">VsCnt</a> = ~0u;</div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160; </div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;  <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a05967cfb838bbc4800fc2425c9bad2b2">Waitcnt</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#ab781b6c8e09b89d8210ea3935b54befb">  847</a></span>&#160;  <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#ab781b6c8e09b89d8210ea3935b54befb">Waitcnt</a>(<span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#aef8cc873f32a01d3ad1f742193977561">VmCnt</a>, <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">ExpCnt</a>, <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a49bff4908daae259709685d4bbf1a4dc">LgkmCnt</a>, <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#acab044e26b9e568baa74e18657207a94">VsCnt</a>)</div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;      : <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#aef8cc873f32a01d3ad1f742193977561">VmCnt</a>(<a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#aef8cc873f32a01d3ad1f742193977561">VmCnt</a>), <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">ExpCnt</a>(<a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">ExpCnt</a>), <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a49bff4908daae259709685d4bbf1a4dc">LgkmCnt</a>(<a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a49bff4908daae259709685d4bbf1a4dc">LgkmCnt</a>), <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#acab044e26b9e568baa74e18657207a94">VsCnt</a>(<a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#acab044e26b9e568baa74e18657207a94">VsCnt</a>) {}</div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160; </div>
<div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a679b4910131f57ac1d61dfa0a209df01">  850</a></span>&#160;  <span class="keyword">static</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a679b4910131f57ac1d61dfa0a209df01">allZero</a>(<span class="keywordtype">bool</span> HasVscnt) {</div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a05967cfb838bbc4800fc2425c9bad2b2">Waitcnt</a>(0, 0, 0, HasVscnt ? 0 : ~0u);</div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;  }</div>
<div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a80b3375a6e2104742fe32878990e82f2">  853</a></span>&#160;  <span class="keyword">static</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a80b3375a6e2104742fe32878990e82f2">allZeroExceptVsCnt</a>() { <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a05967cfb838bbc4800fc2425c9bad2b2">Waitcnt</a>(0, 0, 0, ~0u); }</div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160; </div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a4bf31927fa51c731edb3cd3b2d17a8e3">  855</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a4bf31927fa51c731edb3cd3b2d17a8e3">hasWait</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#aef8cc873f32a01d3ad1f742193977561">VmCnt</a> != ~0u || <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">ExpCnt</a> != ~0u || <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a49bff4908daae259709685d4bbf1a4dc">LgkmCnt</a> != ~0u || <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#acab044e26b9e568baa74e18657207a94">VsCnt</a> != ~0u;</div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  }</div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160; </div>
<div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a52645f3147ddf675fcdc212b277a26d6">  859</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a52645f3147ddf675fcdc212b277a26d6">hasWaitExceptVsCnt</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#aef8cc873f32a01d3ad1f742193977561">VmCnt</a> != ~0u || <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">ExpCnt</a> != ~0u || <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a49bff4908daae259709685d4bbf1a4dc">LgkmCnt</a> != ~0u;</div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;  }</div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160; </div>
<div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a9a8454c98e4cd886bb3c4d96af96463b">  863</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a9a8454c98e4cd886bb3c4d96af96463b">hasWaitVsCnt</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#acab044e26b9e568baa74e18657207a94">VsCnt</a> != ~0u;</div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;  }</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160; </div>
<div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a83c68bc676103bc289d1e793d8711db6">  867</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a83c68bc676103bc289d1e793d8711db6">dominates</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> &amp;Other)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#aef8cc873f32a01d3ad1f742193977561">VmCnt</a> &lt;= <a class="code" href="ELFYAML_8cpp.html#a941c34da9850676ce3380813c636cff2">Other</a>.VmCnt &amp;&amp; <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">ExpCnt</a> &lt;= <a class="code" href="ELFYAML_8cpp.html#a941c34da9850676ce3380813c636cff2">Other</a>.ExpCnt &amp;&amp;</div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;           <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a49bff4908daae259709685d4bbf1a4dc">LgkmCnt</a> &lt;= <a class="code" href="ELFYAML_8cpp.html#a941c34da9850676ce3380813c636cff2">Other</a>.LgkmCnt &amp;&amp; <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#acab044e26b9e568baa74e18657207a94">VsCnt</a> &lt;= <a class="code" href="ELFYAML_8cpp.html#a941c34da9850676ce3380813c636cff2">Other</a>.VsCnt;</div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;  }</div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160; </div>
<div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#abc6ef6fb828278d2afdcd60500e888a8">  872</a></span>&#160;  <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#abc6ef6fb828278d2afdcd60500e888a8">combined</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> &amp;Other)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a05967cfb838bbc4800fc2425c9bad2b2">Waitcnt</a>(<a class="code" href="namespacellvm.html#a57f2ca0e57f4f7b13f56f9aa16af3e0d">std::min</a>(<a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#aef8cc873f32a01d3ad1f742193977561">VmCnt</a>, <a class="code" href="ELFYAML_8cpp.html#a941c34da9850676ce3380813c636cff2">Other</a>.VmCnt), <a class="code" href="namespacellvm.html#a57f2ca0e57f4f7b13f56f9aa16af3e0d">std::min</a>(<a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">ExpCnt</a>, <a class="code" href="ELFYAML_8cpp.html#a941c34da9850676ce3380813c636cff2">Other</a>.ExpCnt),</div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;                   <a class="code" href="namespacellvm.html#a57f2ca0e57f4f7b13f56f9aa16af3e0d">std::min</a>(<a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a49bff4908daae259709685d4bbf1a4dc">LgkmCnt</a>, <a class="code" href="ELFYAML_8cpp.html#a941c34da9850676ce3380813c636cff2">Other</a>.LgkmCnt),</div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;                   <a class="code" href="namespacellvm.html#a57f2ca0e57f4f7b13f56f9aa16af3e0d">std::min</a>(<a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#acab044e26b9e568baa74e18657207a94">VsCnt</a>, <a class="code" href="ELFYAML_8cpp.html#a941c34da9850676ce3380813c636cff2">Other</a>.VsCnt));</div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;  }</div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;};</div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="comment">/// \returns Vmcnt bit mask for given isa \p Version.</span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a84f97b2884502eab6b0196da9e29e178">getVmcntBitMask</a>(<span class="keyword">const</span> IsaVersion &amp;<a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a>);</div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment">/// \returns Expcnt bit mask for given isa \p Version.</span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#aa214c98bde27112b9cec6bc4e1dba715">getExpcntBitMask</a>(<span class="keyword">const</span> IsaVersion &amp;<a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a>);</div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">/// \returns Lgkmcnt bit mask for given isa \p Version.</span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a906595c44094cbae6a0cca1b1a8b1304">getLgkmcntBitMask</a>(<span class="keyword">const</span> IsaVersion &amp;<a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a>);</div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment">/// \returns Waitcnt bit mask for given isa \p Version.</span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a602bf9c2a80b4f1561e755b693886e25">getWaitcntBitMask</a>(<span class="keyword">const</span> IsaVersion &amp;<a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a>);</div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment">/// \returns Decoded Vmcnt from given \p Waitcnt for given isa \p Version.</span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#aef5f5f2f99f041ac50a50e80446dd80c">decodeVmcnt</a>(<span class="keyword">const</span> IsaVersion &amp;<a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a>, <span class="keywordtype">unsigned</span> Waitcnt);</div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment">/// \returns Decoded Expcnt from given \p Waitcnt for given isa \p Version.</span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ac9ad1c3b2c132bb923532658442fa53d">decodeExpcnt</a>(<span class="keyword">const</span> IsaVersion &amp;<a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a>, <span class="keywordtype">unsigned</span> Waitcnt);</div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">/// \returns Decoded Lgkmcnt from given \p Waitcnt for given isa \p Version.</span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a5fb6ac70a302c2950012a955ef7b1d6a">decodeLgkmcnt</a>(<span class="keyword">const</span> IsaVersion &amp;<a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a>, <span class="keywordtype">unsigned</span> Waitcnt);</div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment">/// Decodes Vmcnt, Expcnt and Lgkmcnt from given \p Waitcnt for given isa</span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">/// \p Version, and writes decoded values into \p Vmcnt, \p Expcnt and</span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment">/// \p Lgkmcnt respectively.</span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment">/// \details \p Vmcnt, \p Expcnt and \p Lgkmcnt are decoded as follows:</span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment">///     \p Vmcnt = \p Waitcnt[3:0]        (pre-gfx9)</span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment">///     \p Vmcnt = \p Waitcnt[15:14,3:0]  (gfx9,10)</span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment">///     \p Vmcnt = \p Waitcnt[15:10]      (gfx11+)</span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment">///     \p Expcnt = \p Waitcnt[6:4]       (pre-gfx11)</span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment">///     \p Expcnt = \p Waitcnt[2:0]       (gfx11+)</span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment">///     \p Lgkmcnt = \p Waitcnt[11:8]     (pre-gfx10)</span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">///     \p Lgkmcnt = \p Waitcnt[13:8]     (gfx10)</span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment">///     \p Lgkmcnt = \p Waitcnt[9:4]      (gfx11+)</span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a0d3e0a75774a86f6c8302eee2dfe1326">decodeWaitcnt</a>(<span class="keyword">const</span> IsaVersion &amp;<a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a>, <span class="keywordtype">unsigned</span> Waitcnt,</div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;                   <span class="keywordtype">unsigned</span> &amp;Vmcnt, <span class="keywordtype">unsigned</span> &amp;Expcnt, <span class="keywordtype">unsigned</span> &amp;Lgkmcnt);</div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160; </div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;Waitcnt <a class="code" href="namespacellvm_1_1AMDGPU.html#a0d3e0a75774a86f6c8302eee2dfe1326">decodeWaitcnt</a>(<span class="keyword">const</span> IsaVersion &amp;<a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a>, <span class="keywordtype">unsigned</span> Encoded);</div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment">/// \returns \p Waitcnt with encoded \p Vmcnt for given isa \p Version.</span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ac95f41127d78da414e20eb091961726c">encodeVmcnt</a>(<span class="keyword">const</span> IsaVersion &amp;<a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a>, <span class="keywordtype">unsigned</span> Waitcnt,</div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;                     <span class="keywordtype">unsigned</span> Vmcnt);</div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">/// \returns \p Waitcnt with encoded \p Expcnt for given isa \p Version.</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a7d9da1d38203f7899139c8dedb15d97c">encodeExpcnt</a>(<span class="keyword">const</span> IsaVersion &amp;<a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a>, <span class="keywordtype">unsigned</span> Waitcnt,</div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;                      <span class="keywordtype">unsigned</span> Expcnt);</div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment">/// \returns \p Waitcnt with encoded \p Lgkmcnt for given isa \p Version.</span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ade75980e3c0b71d253a7381a15d8ed00">encodeLgkmcnt</a>(<span class="keyword">const</span> IsaVersion &amp;<a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a>, <span class="keywordtype">unsigned</span> Waitcnt,</div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;                       <span class="keywordtype">unsigned</span> Lgkmcnt);</div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment">/// Encodes \p Vmcnt, \p Expcnt and \p Lgkmcnt into Waitcnt for given isa</span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment">/// \p Version.</span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="comment">/// \details \p Vmcnt, \p Expcnt and \p Lgkmcnt are encoded as follows:</span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="comment">///     Waitcnt[2:0]   = \p Expcnt      (gfx11+)</span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="comment">///     Waitcnt[3:0]   = \p Vmcnt       (pre-gfx9)</span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="comment">///     Waitcnt[3:0]   = \p Vmcnt[3:0]  (gfx9,10)</span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="comment">///     Waitcnt[6:4]   = \p Expcnt      (pre-gfx11)</span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="comment">///     Waitcnt[9:4]   = \p Lgkmcnt     (gfx11+)</span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment">///     Waitcnt[11:8]  = \p Lgkmcnt     (pre-gfx10)</span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment">///     Waitcnt[13:8]  = \p Lgkmcnt     (gfx10)</span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="comment">///     Waitcnt[15:10] = \p Vmcnt       (gfx11+)</span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment">///     Waitcnt[15:14] = \p Vmcnt[5:4]  (gfx9,10)</span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment">/// \returns Waitcnt with encoded \p Vmcnt, \p Expcnt and \p Lgkmcnt for given</span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">/// isa \p Version.</span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a538a5f491696e8b8ef0987e3aaedbb37">encodeWaitcnt</a>(<span class="keyword">const</span> IsaVersion &amp;<a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a>,</div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;                       <span class="keywordtype">unsigned</span> Vmcnt, <span class="keywordtype">unsigned</span> Expcnt, <span class="keywordtype">unsigned</span> Lgkmcnt);</div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160; </div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a538a5f491696e8b8ef0987e3aaedbb37">encodeWaitcnt</a>(<span class="keyword">const</span> IsaVersion &amp;<a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a>, <span class="keyword">const</span> Waitcnt &amp;Decoded);</div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160; </div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="keyword">namespace </span>Hwreg {</div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160; </div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#aba49670e8edd2cb2d35ebda4f27c2321">getHwregId</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Name, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160; </div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a0a486fedaf3c912973ec197de1b37084">isValidHwreg</a>(int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>);</div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160; </div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a847f632e8de2b09521e5e9861ae3503f">isValidHwregOffset</a>(int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>);</div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160; </div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#aa78b630d1bc4436769105c87b8e6ffce">isValidHwregWidth</a>(int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>);</div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160; </div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a8e769562ff1c9df9cbc0330f8df589b2">encodeHwreg</a>(<a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>);</div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160; </div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ac973cf6ead9a91dde90f88333cf3d885">getHwreg</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160; </div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#afd56d792a341cdace91959b9e34d5e24">decodeHwreg</a>(<span class="keywordtype">unsigned</span> Val, <span class="keywordtype">unsigned</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, <span class="keywordtype">unsigned</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <span class="keywordtype">unsigned</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>);</div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160; </div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;} <span class="comment">// namespace Hwreg</span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160; </div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="keyword">namespace </span>DepCtr {</div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160; </div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1DepCtr.html#aed8a3720f645c7bbc2321b96e35d0db1">getDefaultDepCtrEncoding</a>(<span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1DepCtr.html#aa21c648940433a5a427e164a2c2c825c">encodeDepCtr</a>(<span class="keyword">const</span> StringRef Name, int64_t Val, <span class="keywordtype">unsigned</span> &amp;UsedOprMask,</div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;                 <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1DepCtr.html#ac8e67eb826ed33ec20e1d0ed0ae7ea89">isSymbolicDepCtrEncoding</a>(<span class="keywordtype">unsigned</span> Code, <span class="keywordtype">bool</span> &amp;HasNonDefaultVal,</div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;                              <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1DepCtr.html#a32e99aad99ecf2ce78c854ce632097f5">decodeDepCtr</a>(<span class="keywordtype">unsigned</span> Code, <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>, StringRef &amp;Name, <span class="keywordtype">unsigned</span> &amp;Val,</div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;                  <span class="keywordtype">bool</span> &amp;IsDefault, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160; </div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;} <span class="comment">// namespace DepCtr</span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160; </div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm_1_1codeview.html#a3fd487d9643d814ffb8ef37443e70a27acad39a154bffb61175f674d6eefaf6d0">Exp</a> {</div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160; </div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#ab0fcd9e7a60a23a941500f531dcc0379">getTgtName</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>, StringRef &amp;Name, <span class="keywordtype">int</span> &amp;<a class="code" href="ELFObjHandler_8cpp.html#aef61945034b9431b804748fc317c5548">Index</a>);</div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160; </div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#ac236558198da971873e571fa38d2b58a">getTgtId</a>(<span class="keyword">const</span> StringRef Name);</div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160; </div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#a19cafb2b98160d416f6b684843fc4989">isSupportedTgtId</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160; </div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;} <span class="comment">// namespace Exp</span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160; </div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="keyword">namespace </span>MTBUFFormat {</div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160; </div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a88658310897a5ba8565bf1366213a307">encodeDfmtNfmt</a>(<span class="keywordtype">unsigned</span> Dfmt, <span class="keywordtype">unsigned</span> Nfmt);</div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160; </div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#af9954d5857cbb4abc0e38c222b5ef43d">decodeDfmtNfmt</a>(<span class="keywordtype">unsigned</span> Format, <span class="keywordtype">unsigned</span> &amp;Dfmt, <span class="keywordtype">unsigned</span> &amp;Nfmt);</div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160; </div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ace425756e45dc13fdd4ee49616cbe202">getDfmt</a>(<span class="keyword">const</span> StringRef Name);</div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160; </div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;StringRef <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a8578e709d958ea749140a3b350137805">getDfmtName</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>);</div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160; </div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ac4ceeee60ddf9662daddba7a110cd607">getNfmt</a>(<span class="keyword">const</span> StringRef Name, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160; </div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;StringRef <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aadbb33a5e7684bfcb11a794b6baca824">getNfmtName</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160; </div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a74cb545dd808a8d80b3cddf27234fe5c">isValidDfmtNfmt</a>(<span class="keywordtype">unsigned</span> Val, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160; </div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5ee42390df5ca4d0d3997dec2087c787">isValidNfmt</a>(<span class="keywordtype">unsigned</span> Val, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160; </div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aa145eb4bbc534a2bae0b03059fad51b7">getUnifiedFormat</a>(<span class="keyword">const</span> StringRef Name, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160; </div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;StringRef <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a2d81fc5bb6d434e310f66ff2abbfc5bc">getUnifiedFormatName</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160; </div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a21f353aad546880174de1b50609b0d18">isValidUnifiedFormat</a>(<span class="keywordtype">unsigned</span> Val, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160; </div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a81576381721fb9bbda2d0dbf37866dd6">convertDfmtNfmt2Ufmt</a>(<span class="keywordtype">unsigned</span> Dfmt, <span class="keywordtype">unsigned</span> Nfmt,</div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;                             <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160; </div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aa71ec16c7a2bb6aaeb19ca20d7cb7442">isValidFormatEncoding</a>(<span class="keywordtype">unsigned</span> Val, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160; </div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a2521888c0029b6776056a5b8d18ec449">getDefaultFormatEncoding</a>(<span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160; </div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;} <span class="comment">// namespace MTBUFFormat</span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160; </div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="keyword">namespace </span>SendMsg {</div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160; </div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a5262794b3c5fb2873b2191b0a085b522">getMsgId</a>(<span class="keyword">const</span> StringRef Name, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160; </div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a786cf48409e2aaae4ed20445baaa2654">getMsgOpId</a>(int64_t MsgId, <span class="keyword">const</span> StringRef Name);</div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160; </div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;StringRef <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a39a387faadb7ec7b719988f7e6a8b4d0">getMsgName</a>(int64_t MsgId, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160; </div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;StringRef <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a0e0790e3b4565a5a8bcef50a154c5325">getMsgOpName</a>(int64_t MsgId, int64_t OpId, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160; </div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a73a26b602f2fa523f75a842d92f39d84">isValidMsgId</a>(int64_t MsgId, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160; </div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#adbb10f56f9659f287512e286ededa608">isValidMsgOp</a>(int64_t MsgId, int64_t OpId, <span class="keyword">const</span> MCSubtargetInfo &amp;STI,</div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;                  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1FPOpFusion.html#a9c71bae9f02af273833fde586d529fc5a451b4af21652249f72a40a7f9b88ca4f">Strict</a> = <span class="keyword">true</span>);</div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160; </div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a86dc96b598fc9ba95c907742f806948c">isValidMsgStream</a>(int64_t MsgId, int64_t OpId, int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a>,</div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;                      <span class="keyword">const</span> MCSubtargetInfo &amp;STI, <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1FPOpFusion.html#a9c71bae9f02af273833fde586d529fc5a451b4af21652249f72a40a7f9b88ca4f">Strict</a> = <span class="keyword">true</span>);</div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160; </div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ad757192191690aa3a61170e7318e4587">msgRequiresOp</a>(int64_t MsgId, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160; </div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3b6a03b3419edd2172b652f66d836f67">msgSupportsStream</a>(int64_t MsgId, int64_t OpId, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160; </div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a6ab7c1da3520b18c5ef9c4de700615ca">decodeMsg</a>(<span class="keywordtype">unsigned</span> Val, <a class="code" href="classuint16__t.html">uint16_t</a> &amp;MsgId, <a class="code" href="classuint16__t.html">uint16_t</a> &amp;OpId,</div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;               <a class="code" href="classuint16__t.html">uint16_t</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a>, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160; </div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a18b32cda4aa104e7092cd79c9c234401">encodeMsg</a>(<a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> MsgId,</div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;                   <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> OpId,</div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;                   <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a>);</div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160; </div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;} <span class="comment">// namespace SendMsg</span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160; </div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160; </div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a7b581c7318ec95ec6176a880d45a6f62">getInitialPSInputAddr</a>(<span class="keyword">const</span> Function &amp;<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>);</div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160; </div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a66b1de9355d54bba23d93f272e968829">getHasColorExport</a>(<span class="keyword">const</span> Function &amp;<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>);</div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160; </div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a6ed491c31aa1929e6c3151b7ac201f9a">getHasDepthExport</a>(<span class="keyword">const</span> Function &amp;<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>);</div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160; </div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">isShader</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>);</div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160; </div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#af9f05d3701d61f10054f263eec92da45">isGraphics</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>);</div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160; </div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a5688c3d8cf734f824f2637b7bc91e2cb">isCompute</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>);</div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160; </div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a3c65c76a817d60e322ff750366674a92">isEntryFunctionCC</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>);</div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160; </div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment">// These functions are considered entrypoints into the current module, i.e. they</span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment">// are allowed to be called from outside the current module. This is different</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment">// from isEntryFunctionCC, which is only true for functions that are entered by</span></div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment">// the hardware. Module entry points include all entry functions but also</span></div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="comment">// include functions that can be called from other functions inside or outside</span></div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="comment">// the current module. Module entry functions are allowed to allocate LDS.</span></div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#aed806a7ba6b394b96bf0ab66d1238ed4">isModuleEntryFunctionCC</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>);</div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160; </div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a8b4a057c775e3d1c3d1f3d32abb1f648">isKernelCC</a>(<span class="keyword">const</span> Function *Func);</div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160; </div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment">// FIXME: Remove this when calling conventions cleaned up</span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a3cc437d6699fb55c69e78b5d0cad641d"> 1106</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a3cc437d6699fb55c69e78b5d0cad641d">isKernel</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>) {</div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>) {</div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda27a385675142c462571165c839e41aa0">CallingConv::AMDGPU_KERNEL</a>:</div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda9b5e79699935bf721647d44339701860">CallingConv::SPIR_KERNEL</a>:</div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;  }</div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;}</div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160; </div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a4db49adcedbc90eef2e5c105510f7811">hasXNACK</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a6ce57c75a70c3b721b00dede60435d7a">hasSRAMECC</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a9896067acfdb72b73caeb1ede75c9479">hasMIMG_R128</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a3098cf72c541f769b52598ff4e7dba74">hasA16</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a9adcf3cabdbd72a34b34f13f2826314b">hasG16</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a3856884676648fe8f7af93f6c5e60e1f">hasPackedD16</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160; </div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a58f60f9ac04e27846a67a951d920837e">isSI</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ade135e9169df98a7457505a0ea5b6179">isCI</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ad198ccff657f64471c12cc36d9aa1969">isVI</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5">isGFX9</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#af8a54ac41ca1a9ea47ddf7586896b792">isGFX9_GFX10</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a7081f8bd5a4295981c0f2cf7c3acc9f4">isGFX8_GFX9_GFX10</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a8eec4f4abc0b50117d7b44f1a44eba0a">isGFX8Plus</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ac251a1b5841022f34ff2791b1ce3b690">isGFX9Plus</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">isGFX10</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6">isGFX10Plus</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a86d3f9d8f1b254785b115b8ee26720a9">isNotGFX10Plus</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a1c7defd095b189efb8d60e90556f2b21">isGFX10Before1030</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a3d6f72ac6639b51b7a8a54368ad6332e">isGFX11</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#aa5f3cd2ec6af3adbc143654720b1214b">isGFX11Plus</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#aa546cb0f0b8bab54a22e1fed554f73ee">isNotGFX11Plus</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a00cd25f8d9ef48abfa9b651262d6c741">isGCN3Encoding</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a65249b090745fad14294b652b417566b">isGFX10_AEncoding</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a03038e2ec3d91a361fbbb066e575de9a">isGFX10_BEncoding</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a98f3297011ab8da601c7cce576c3353f">hasGFX10_3Insts</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a6927ea03a5a90995645230645e0fbd89">isGFX90A</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a3aa6cae3cc5611453bbb619f354ea415">isGFX940</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#aa22d12557395f76722ef205293aa4a3c">hasArchitectedFlatScratch</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a870995a1f4af9ef3c31714595da7399f">hasMAIInsts</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#af277efe76de2cd454da028d38646f2b5">hasVOPD</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a27a0662e34c1a46f250ec687a1e6f07e">getTotalNumVGPRs</a>(<span class="keywordtype">bool</span> has90AInsts, int32_t ArgNumAGPR, int32_t ArgNumVGPR);</div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="comment">/// Is Reg - scalar register</span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a938abb1637130185772f6e9d2b851841">isSGPR</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a>* <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="comment">/// If \p Reg is a pseudo reg, return the correct hardware register given</span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="comment">/// \p STI otherwise return \p Reg.</span></div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab1b1fa0e6e5c1b25ef79b0f7c121a6c1">getMCReg</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="comment">/// Convert hardware register \p Reg to a pseudo register</span></div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="comment"></span><a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a2f3aae596e814997a248deb911f898d4">mc2PseudoReg</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160; </div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#aa700c119e0f62d742e575aa66f8bd544">isInlineValue</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="comment">/// Is this an AMDGPU specific source operand? These include registers,</span></div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="comment">/// inline constants, literals and mandatory literals (KImm).</span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a7fba5af4359eeeef753f1c286ea8d0d7">isSISrcOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <span class="keywordtype">unsigned</span> OpNo);</div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="comment">/// Is this a KImm operand?</span></div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a654aeb7cff29cdb04bcb99c27d4b3db8">isKImmOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <span class="keywordtype">unsigned</span> OpNo);</div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="comment">/// Is this floating-point operand?</span></div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#aa773b952c1097dcbb09e99bd4cd3b802">isSISrcFPOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <span class="keywordtype">unsigned</span> OpNo);</div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="comment">/// Does this operand support only inlinable literals?</span></div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a1f8110d15ce3aad630ec2e52906226da">isSISrcInlinableOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <span class="keywordtype">unsigned</span> OpNo);</div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="comment">/// Get the size in bits of a register from the register class \p RC.</span></div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">getRegBitWidth</a>(<span class="keywordtype">unsigned</span> RCID);</div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="comment">/// Get the size in bits of a register from the register class \p RC.</span></div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">getRegBitWidth</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> &amp;RC);</div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="comment">/// Get size of register operand</span></div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a0b6787b5a5707dd03d00d305247873fe">getRegOperandSize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc,</div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;                           <span class="keywordtype">unsigned</span> OpNo);</div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160; </div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#adddee5b33e7c032620042dfdb9fa1634"> 1187</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#adddee5b33e7c032620042dfdb9fa1634">getOperandSize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;OpInfo) {</div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;  <span class="keywordflow">switch</span> (OpInfo.<a class="code" href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">OperandType</a>) {</div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8">AMDGPU::OPERAND_REG_IMM_INT32</a>:</div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e">AMDGPU::OPERAND_REG_IMM_FP32</a>:</div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af8ac73c62f6f1da6175d32824633a064">AMDGPU::OPERAND_REG_IMM_FP32_DEFERRED</a>:</div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a">AMDGPU::OPERAND_REG_INLINE_C_INT32</a>:</div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794">AMDGPU::OPERAND_REG_INLINE_C_FP32</a>:</div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459">AMDGPU::OPERAND_REG_INLINE_AC_INT32</a>:</div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9">AMDGPU::OPERAND_REG_INLINE_AC_FP32</a>:</div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa3d68df7f69a18a66156e5e08c2c7504">AMDGPU::OPERAND_REG_IMM_V2INT32</a>:</div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae0f1ac0de50b2280311f02d7e1f5b25e">AMDGPU::OPERAND_REG_IMM_V2FP32</a>:</div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a240a6f2882eded67e4b70c6bb2f18411">AMDGPU::OPERAND_REG_INLINE_C_V2INT32</a>:</div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af49dc86d5a2c2386386ce4c0023cfd0f">AMDGPU::OPERAND_REG_INLINE_C_V2FP32</a>:</div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a09dd1263fb2164c20f99f89f69e01a6e">AMDGPU::OPERAND_KIMM32</a>:</div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a887993ba93e1d73774d547bbe51e0317">AMDGPU::OPERAND_KIMM16</a>: <span class="comment">// mandatory literal is always size 4</span></div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;    <span class="keywordflow">return</span> 4;</div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160; </div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d">AMDGPU::OPERAND_REG_IMM_INT64</a>:</div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1">AMDGPU::OPERAND_REG_IMM_FP64</a>:</div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c">AMDGPU::OPERAND_REG_INLINE_C_INT64</a>:</div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca">AMDGPU::OPERAND_REG_INLINE_C_FP64</a>:</div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae51ff25f16b928b2b8712a613e4fd3db">AMDGPU::OPERAND_REG_INLINE_AC_FP64</a>:</div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;    <span class="keywordflow">return</span> 8;</div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160; </div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101">AMDGPU::OPERAND_REG_IMM_INT16</a>:</div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5">AMDGPU::OPERAND_REG_IMM_FP16</a>:</div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aff389f984e981455b4107b4708a77e5b">AMDGPU::OPERAND_REG_IMM_FP16_DEFERRED</a>:</div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46">AMDGPU::OPERAND_REG_INLINE_C_INT16</a>:</div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d">AMDGPU::OPERAND_REG_INLINE_C_FP16</a>:</div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be">AMDGPU::OPERAND_REG_INLINE_C_V2INT16</a>:</div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007">AMDGPU::OPERAND_REG_INLINE_C_V2FP16</a>:</div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7">AMDGPU::OPERAND_REG_INLINE_AC_INT16</a>:</div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5">AMDGPU::OPERAND_REG_INLINE_AC_FP16</a>:</div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47">AMDGPU::OPERAND_REG_INLINE_AC_V2INT16</a>:</div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c">AMDGPU::OPERAND_REG_INLINE_AC_V2FP16</a>:</div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6">AMDGPU::OPERAND_REG_IMM_V2INT16</a>:</div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec">AMDGPU::OPERAND_REG_IMM_V2FP16</a>:</div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;    <span class="keywordflow">return</span> 2;</div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160; </div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled operand type&quot;</span>);</div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;  }</div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;}</div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160; </div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#adaba9e2411db319b71f55d54ad0276c2"> 1232</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#adddee5b33e7c032620042dfdb9fa1634">getOperandSize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <span class="keywordtype">unsigned</span> OpNo) {</div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#adddee5b33e7c032620042dfdb9fa1634">getOperandSize</a>(Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a9491e6e3afc420c33cf508189bb12c3b">operands</a>()[OpNo]);</div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;}</div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment">/// Is this literal inlinable, and not one of the values intended for floating</span></div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="comment">/// point values.</span></div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="comment"></span><a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a901ba4ff66898215882da41143ddf69a"> 1239</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a901ba4ff66898215882da41143ddf69a">isInlinableIntLiteral</a>(int64_t Literal) {</div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;  <span class="keywordflow">return</span> Literal &gt;= -16 &amp;&amp; Literal &lt;= 64;</div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;}</div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="comment">/// Is this literal inlinable</span></div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="comment"></span><a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#af4cb2c8159c390d78b6a547ac87179ae">isInlinableLiteral64</a>(int64_t Literal, <span class="keywordtype">bool</span> HasInv2Pi);</div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160; </div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">isInlinableLiteral32</a>(int32_t Literal, <span class="keywordtype">bool</span> HasInv2Pi);</div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160; </div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a04097b4ec5e8da48a2fb3c407900f938">isInlinableLiteral16</a>(int16_t Literal, <span class="keywordtype">bool</span> HasInv2Pi);</div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160; </div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ae0aedd4d5c55b5e5e71effbb234624b0">isInlinableLiteralV216</a>(int32_t Literal, <span class="keywordtype">bool</span> HasInv2Pi);</div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160; </div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a1864fe2c262fc3ee74aad3ca3e7f70ea">isInlinableIntLiteralV216</a>(int32_t Literal);</div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160; </div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#af37a742496910c789120ff65389400c6">isFoldableLiteralV216</a>(int32_t Literal, <span class="keywordtype">bool</span> HasInv2Pi);</div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160; </div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a5d7d70152f1d904df03f92ba26418387">isArgPassedInSGPR</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Argument.html">Argument</a> *<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>);</div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160; </div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a5d7d70152f1d904df03f92ba26418387">isArgPassedInSGPR</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1CallBase.html">CallBase</a> *CB, <span class="keywordtype">unsigned</span> ArgNo);</div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160; </div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ac081b93b5462f316ed0b76ff017205a1">isLegalSMRDEncodedUnsignedOffset</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>,</div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;                                      int64_t EncodedOffset);</div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160; </div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a31057daf8cf5e502174f7864e9ff099f">isLegalSMRDEncodedSignedOffset</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>,</div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;                                    int64_t EncodedOffset,</div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;                                    <span class="keywordtype">bool</span> IsBuffer);</div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="comment">/// Convert \p ByteOffset to dwords if the subtarget uses dword SMRD immediate</span></div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="comment">/// offsets.</span></div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="comment"></span><a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1AMDGPU.html#a0fa106b93c4ca352414b24967b385e27">convertSMRDOffsetUnits</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> ByteOffset);</div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="comment">/// \returns The encoding that will be used for \p ByteOffset in the</span></div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="comment">/// SMRD offset field, or std::nullopt if it won&#39;t fit. On GFX9 and GFX10</span></div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="comment">/// S_LOAD instructions have a signed offset, on other subtargets it is</span></div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="comment">/// unsigned. S_BUFFER has an unsigned offset for all subtargets.</span></div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="comment"></span>std::optional&lt;int64_t&gt; <a class="code" href="namespacellvm_1_1AMDGPU.html#a90cfef7fb525f06c3b8f8b34f6f33698">getSMRDEncodedOffset</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>,</div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;                                            int64_t ByteOffset, <span class="keywordtype">bool</span> IsBuffer);</div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="comment">/// \return The encoding that can be used for a 32-bit literal offset in an SMRD</span></div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="comment">/// instruction. This is only useful on CI.s</span></div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="comment"></span>std::optional&lt;int64_t&gt; <a class="code" href="namespacellvm_1_1AMDGPU.html#a1855014288dfc356a7ccdd821984a972">getSMRDEncodedLiteralOffset32</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>,</div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;                                                     int64_t ByteOffset);</div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="comment">/// For FLAT segment the offset must be positive;</span></div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="comment">/// MSB is ignored and forced to zero.</span></div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="comment">/// \return The number of bits available for the signed offset field in flat</span></div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="comment">/// instructions. Note that some forms of the instruction disallow negative</span></div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="comment">/// offsets.</span></div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a2e4f719c21c52424a5a4e87c0d77c9d8">getNumFlatOffsetBits</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>);</div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="comment">/// \returns true if this offset is small enough to fit in the SMRD</span></div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment">/// offset field.  \p ByteOffset should be the offset in bytes and</span></div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="comment">/// not the encoded offset.</span></div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a7ff290402c84552fd9fd3caedb9b00e7">isLegalSMRDImmOffset</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>, int64_t ByteOffset);</div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160; </div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a1f966c32e03bc8e84e63d3a6ea140e49">splitMUBUFOffset</a>(<a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, <a class="code" href="classuint32__t.html">uint32_t</a> &amp;SOffset, <a class="code" href="classuint32__t.html">uint32_t</a> &amp;ImmOffset,</div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> *Subtarget,</div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;                      <a class="code" href="structllvm_1_1Align.html">Align</a> Alignment = <a class="code" href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a>(4));</div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160; </div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a0fc8a944aeefbf3eb23515c23da00306"> 1309</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a0fc8a944aeefbf3eb23515c23da00306">isLegal64BitDPPControl</a>(<span class="keywordtype">unsigned</span> DC) {</div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;  <span class="keywordflow">return</span> DC &gt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa1fb933a07c862608a52170e730163de">DPP::ROW_NEWBCAST_FIRST</a> &amp;&amp; DC &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a0217c93a90ee9ecf413f258cf8ff0eb2">DPP::ROW_NEWBCAST_LAST</a>;</div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;}</div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="comment">/// \returns true if the intrinsic is divergent</span></div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a8ab2011ec30da8a5edbd54bf0e498363">isIntrinsicSourceOfDivergence</a>(<span class="keywordtype">unsigned</span> IntrID);</div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="comment">/// \returns true if the intrinsic is uniform</span></div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a5ee59b5ad9e64f6b900b6cdd5567b15b">isIntrinsicAlwaysUniform</a>(<span class="keywordtype">unsigned</span> IntrID);</div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160; </div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="comment">// Track defaults for fields in the MODE register.</span></div>
<div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html"> 1320</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html">SIModeRegisterDefaults</a> {<span class="comment"></span></div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="comment">  /// Floating point opcodes that support exception flag gathering quiet and</span></div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="comment">  /// propagate signaling NaN inputs per IEEE 754-2008. Min_dx10 and max_dx10</span></div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="comment">  /// become IEEE 754- 2008 compliant due to signaling NaN propagation and</span></div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="comment">  /// quieting.</span></div>
<div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a05d4f9c4d9e486f4fd3d69a89121e107"> 1325</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a05d4f9c4d9e486f4fd3d69a89121e107">IEEE</a> : 1;</div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="comment">  /// Used by the vector ALU to force DX10-style treatment of NaNs: when set,</span></div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="comment">  /// clamp NaN to zero; otherwise, pass NaN through.</span></div>
<div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad261de8c9788fcacfda7ea1b58820aee"> 1329</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad261de8c9788fcacfda7ea1b58820aee">DX10Clamp</a> : 1;</div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="comment">  /// If this is set, neither input or output denormals are flushed for most f32</span></div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="comment">  /// instructions.</span></div>
<div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a7f1fb395544187e40759c05c6b8bc729"> 1333</a></span>&#160;<span class="comment"></span>  <a class="code" href="structllvm_1_1DenormalMode.html">DenormalMode</a> <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a7f1fb395544187e40759c05c6b8bc729">FP32Denormals</a>;</div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="comment">  /// If this is set, neither input or output denormals are flushed for both f64</span></div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="comment">  /// and f16/v2f16 instructions.</span></div>
<div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad7b40bc19fc9d34fa389c43c397c9e2f"> 1337</a></span>&#160;<span class="comment"></span>  <a class="code" href="structllvm_1_1DenormalMode.html">DenormalMode</a> <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad7b40bc19fc9d34fa389c43c397c9e2f">FP64FP16Denormals</a>;</div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160; </div>
<div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a51007be6be1ef9dfe8e094f67ea3bdf7"> 1339</a></span>&#160;  <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a51007be6be1ef9dfe8e094f67ea3bdf7">SIModeRegisterDefaults</a>() :</div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;    <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a05d4f9c4d9e486f4fd3d69a89121e107">IEEE</a>(<a class="code" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>),</div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;    <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad261de8c9788fcacfda7ea1b58820aee">DX10Clamp</a>(<a class="code" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>),</div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;    <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a7f1fb395544187e40759c05c6b8bc729">FP32Denormals</a>(<a class="code" href="structllvm_1_1DenormalMode.html">DenormalMode</a>::getIEEE()),</div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;    <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad7b40bc19fc9d34fa389c43c397c9e2f">FP64FP16Denormals</a>(<a class="code" href="structllvm_1_1DenormalMode.html">DenormalMode</a>::getIEEE()) {}</div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160; </div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;  <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a51007be6be1ef9dfe8e094f67ea3bdf7">SIModeRegisterDefaults</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>);</div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160; </div>
<div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#abe833a679a06403df070be07f8acf93b"> 1347</a></span>&#160;  <span class="keyword">static</span> <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html">SIModeRegisterDefaults</a> <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#abe833a679a06403df070be07f8acf93b">getDefaultForCallingConv</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>) {</div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;    <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html">SIModeRegisterDefaults</a> <a class="code" href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a>;</div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;    <a class="code" href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a>.IEEE = !<a class="code" href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">AMDGPU::isShader</a>(<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>);</div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a>;</div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;  }</div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160; </div>
<div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a0bd213a55a88123608450a55fa5ab06d"> 1353</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a0bd213a55a88123608450a55fa5ab06d">operator ==</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html">SIModeRegisterDefaults</a> Other)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a05d4f9c4d9e486f4fd3d69a89121e107">IEEE</a> == <a class="code" href="ELFYAML_8cpp.html#a941c34da9850676ce3380813c636cff2">Other</a>.IEEE &amp;&amp; <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad261de8c9788fcacfda7ea1b58820aee">DX10Clamp</a> == <a class="code" href="ELFYAML_8cpp.html#a941c34da9850676ce3380813c636cff2">Other</a>.DX10Clamp &amp;&amp;</div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;           <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a7f1fb395544187e40759c05c6b8bc729">FP32Denormals</a> == <a class="code" href="ELFYAML_8cpp.html#a941c34da9850676ce3380813c636cff2">Other</a>.FP32Denormals &amp;&amp;</div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;           <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad7b40bc19fc9d34fa389c43c397c9e2f">FP64FP16Denormals</a> == <a class="code" href="ELFYAML_8cpp.html#a941c34da9850676ce3380813c636cff2">Other</a>.FP64FP16Denormals;</div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;  }</div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160; </div>
<div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a0ef164720b5caf7cfa0f82014098052f"> 1359</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a0ef164720b5caf7cfa0f82014098052f">allFP32Denormals</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a7f1fb395544187e40759c05c6b8bc729">FP32Denormals</a> == <a class="code" href="structllvm_1_1DenormalMode.html#afc06bc91a5873ec7efe616b733f2c5c8">DenormalMode::getIEEE</a>();</div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;  }</div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160; </div>
<div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a3d440dcf070de6b886a26184866b78b5"> 1363</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a3d440dcf070de6b886a26184866b78b5">allFP64FP16Denormals</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad7b40bc19fc9d34fa389c43c397c9e2f">FP64FP16Denormals</a> == <a class="code" href="structllvm_1_1DenormalMode.html#afc06bc91a5873ec7efe616b733f2c5c8">DenormalMode::getIEEE</a>();</div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;  }</div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="comment">  /// Get the encoding value for the FP_DENORM bits of the mode register for the</span></div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="comment">  /// FP32 denormal mode.</span></div>
<div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a33395e6880c4cf1246f33be9f4c425f6"> 1369</a></span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a33395e6880c4cf1246f33be9f4c425f6">fpDenormModeSPValue</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a7f1fb395544187e40759c05c6b8bc729">FP32Denormals</a> == <a class="code" href="structllvm_1_1DenormalMode.html#a8b25a485fab5c4ade966d2ad73bc2ccf">DenormalMode::getPreserveSign</a>())</div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="SIDefines_8h.html#a97400ab52a53a0ee0adbaff0ae0f63e5">FP_DENORM_FLUSH_IN_FLUSH_OUT</a>;</div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a7f1fb395544187e40759c05c6b8bc729">FP32Denormals</a>.<a class="code" href="structllvm_1_1DenormalMode.html#aa1be940c9e7d0c7ed20dfdaf5731b082">Output</a> == <a class="code" href="structllvm_1_1DenormalMode.html#a29b26e3ae30f3f6ec4106ff181282893a40bc80ae1d362a1461703637e946cbd8">DenormalMode::PreserveSign</a>)</div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="SIDefines_8h.html#a0fac6d4c330d9dff100bc9b62ba9f2a5">FP_DENORM_FLUSH_OUT</a>;</div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a7f1fb395544187e40759c05c6b8bc729">FP32Denormals</a>.<a class="code" href="structllvm_1_1DenormalMode.html#a1b79f1995991b0a757a4d04969c3717f">Input</a> == <a class="code" href="structllvm_1_1DenormalMode.html#a29b26e3ae30f3f6ec4106ff181282893a40bc80ae1d362a1461703637e946cbd8">DenormalMode::PreserveSign</a>)</div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="SIDefines_8h.html#ab15f612878863c5bd138b803fa1c1419">FP_DENORM_FLUSH_IN</a>;</div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="SIDefines_8h.html#a794476833214d5191d905cb35da453a8">FP_DENORM_FLUSH_NONE</a>;</div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;  }</div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="comment">  /// Get the encoding value for the FP_DENORM bits of the mode register for the</span></div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="comment">  /// FP64/FP16 denormal mode.</span></div>
<div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#aa50758a26941727ddb61933212a347c0"> 1381</a></span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#aa50758a26941727ddb61933212a347c0">fpDenormModeDPValue</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad7b40bc19fc9d34fa389c43c397c9e2f">FP64FP16Denormals</a> == <a class="code" href="structllvm_1_1DenormalMode.html#a8b25a485fab5c4ade966d2ad73bc2ccf">DenormalMode::getPreserveSign</a>())</div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="SIDefines_8h.html#a97400ab52a53a0ee0adbaff0ae0f63e5">FP_DENORM_FLUSH_IN_FLUSH_OUT</a>;</div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad7b40bc19fc9d34fa389c43c397c9e2f">FP64FP16Denormals</a>.<a class="code" href="structllvm_1_1DenormalMode.html#aa1be940c9e7d0c7ed20dfdaf5731b082">Output</a> == <a class="code" href="structllvm_1_1DenormalMode.html#a29b26e3ae30f3f6ec4106ff181282893a40bc80ae1d362a1461703637e946cbd8">DenormalMode::PreserveSign</a>)</div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="SIDefines_8h.html#a0fac6d4c330d9dff100bc9b62ba9f2a5">FP_DENORM_FLUSH_OUT</a>;</div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad7b40bc19fc9d34fa389c43c397c9e2f">FP64FP16Denormals</a>.<a class="code" href="structllvm_1_1DenormalMode.html#a1b79f1995991b0a757a4d04969c3717f">Input</a> == <a class="code" href="structllvm_1_1DenormalMode.html#a29b26e3ae30f3f6ec4106ff181282893a40bc80ae1d362a1461703637e946cbd8">DenormalMode::PreserveSign</a>)</div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="SIDefines_8h.html#ab15f612878863c5bd138b803fa1c1419">FP_DENORM_FLUSH_IN</a>;</div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="SIDefines_8h.html#a794476833214d5191d905cb35da453a8">FP_DENORM_FLUSH_NONE</a>;</div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;  }</div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="comment">  /// Returns true if a flag is compatible if it&#39;s enabled in the callee, but</span></div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="comment">  /// disabled in the caller.</span></div>
<div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ac20673115c4cf7e8d2a660b5fbe47c49"> 1393</a></span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ac20673115c4cf7e8d2a660b5fbe47c49">oneWayCompatible</a>(<span class="keywordtype">bool</span> CallerMode, <span class="keywordtype">bool</span> CalleeMode) {</div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;    <span class="keywordflow">return</span> CallerMode == CalleeMode || (!CallerMode &amp;&amp; CalleeMode);</div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;  }</div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160; </div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;  <span class="comment">// FIXME: Inlining should be OK for dx10-clamp, since the caller&#39;s mode should</span></div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;  <span class="comment">// be able to override.</span></div>
<div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a216ed9f9fcdbe63878b3037a2ff8ea92"> 1399</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a216ed9f9fcdbe63878b3037a2ff8ea92">isInlineCompatible</a>(<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html">SIModeRegisterDefaults</a> CalleeMode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad261de8c9788fcacfda7ea1b58820aee">DX10Clamp</a> != CalleeMode.<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad261de8c9788fcacfda7ea1b58820aee">DX10Clamp</a>)</div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a05d4f9c4d9e486f4fd3d69a89121e107">IEEE</a> != CalleeMode.<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a05d4f9c4d9e486f4fd3d69a89121e107">IEEE</a>)</div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160; </div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;    <span class="comment">// Allow inlining denormals enabled into denormals flushed functions.</span></div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ac20673115c4cf7e8d2a660b5fbe47c49">oneWayCompatible</a>(<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad7b40bc19fc9d34fa389c43c397c9e2f">FP64FP16Denormals</a>.<a class="code" href="structllvm_1_1DenormalMode.html#a1b79f1995991b0a757a4d04969c3717f">Input</a> !=</div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;                                <a class="code" href="structllvm_1_1DenormalMode.html#a29b26e3ae30f3f6ec4106ff181282893a40bc80ae1d362a1461703637e946cbd8">DenormalMode::PreserveSign</a>,</div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;                            CalleeMode.<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad7b40bc19fc9d34fa389c43c397c9e2f">FP64FP16Denormals</a>.<a class="code" href="structllvm_1_1DenormalMode.html#a1b79f1995991b0a757a4d04969c3717f">Input</a> !=</div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;                                <a class="code" href="structllvm_1_1DenormalMode.html#a29b26e3ae30f3f6ec4106ff181282893a40bc80ae1d362a1461703637e946cbd8">DenormalMode::PreserveSign</a>) &amp;&amp;</div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;           <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ac20673115c4cf7e8d2a660b5fbe47c49">oneWayCompatible</a>(<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad7b40bc19fc9d34fa389c43c397c9e2f">FP64FP16Denormals</a>.<a class="code" href="structllvm_1_1DenormalMode.html#aa1be940c9e7d0c7ed20dfdaf5731b082">Output</a> !=</div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;                                <a class="code" href="structllvm_1_1DenormalMode.html#a29b26e3ae30f3f6ec4106ff181282893a40bc80ae1d362a1461703637e946cbd8">DenormalMode::PreserveSign</a>,</div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;                            CalleeMode.<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad7b40bc19fc9d34fa389c43c397c9e2f">FP64FP16Denormals</a>.<a class="code" href="structllvm_1_1DenormalMode.html#aa1be940c9e7d0c7ed20dfdaf5731b082">Output</a> !=</div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;                                <a class="code" href="structllvm_1_1DenormalMode.html#a29b26e3ae30f3f6ec4106ff181282893a40bc80ae1d362a1461703637e946cbd8">DenormalMode::PreserveSign</a>) &amp;&amp;</div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;           <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ac20673115c4cf7e8d2a660b5fbe47c49">oneWayCompatible</a>(<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a7f1fb395544187e40759c05c6b8bc729">FP32Denormals</a>.<a class="code" href="structllvm_1_1DenormalMode.html#a1b79f1995991b0a757a4d04969c3717f">Input</a> != <a class="code" href="structllvm_1_1DenormalMode.html#a29b26e3ae30f3f6ec4106ff181282893a40bc80ae1d362a1461703637e946cbd8">DenormalMode::PreserveSign</a>,</div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;                            CalleeMode.<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a7f1fb395544187e40759c05c6b8bc729">FP32Denormals</a>.<a class="code" href="structllvm_1_1DenormalMode.html#a1b79f1995991b0a757a4d04969c3717f">Input</a> !=</div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;                                <a class="code" href="structllvm_1_1DenormalMode.html#a29b26e3ae30f3f6ec4106ff181282893a40bc80ae1d362a1461703637e946cbd8">DenormalMode::PreserveSign</a>) &amp;&amp;</div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;           <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ac20673115c4cf7e8d2a660b5fbe47c49">oneWayCompatible</a>(<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a7f1fb395544187e40759c05c6b8bc729">FP32Denormals</a>.<a class="code" href="structllvm_1_1DenormalMode.html#aa1be940c9e7d0c7ed20dfdaf5731b082">Output</a> != <a class="code" href="structllvm_1_1DenormalMode.html#a29b26e3ae30f3f6ec4106ff181282893a40bc80ae1d362a1461703637e946cbd8">DenormalMode::PreserveSign</a>,</div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;                            CalleeMode.<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a7f1fb395544187e40759c05c6b8bc729">FP32Denormals</a>.<a class="code" href="structllvm_1_1DenormalMode.html#aa1be940c9e7d0c7ed20dfdaf5731b082">Output</a> !=</div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;                                <a class="code" href="structllvm_1_1DenormalMode.html#a29b26e3ae30f3f6ec4106ff181282893a40bc80ae1d362a1461703637e946cbd8">DenormalMode::PreserveSign</a>);</div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;  }</div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;};</div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160; </div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;} <span class="comment">// end namespace AMDGPU</span></div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160; </div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;raw_ostream &amp;<a class="code" href="namespacellvm.html#a5ee0a415cf089775fd277550b257f74e">operator&lt;&lt;</a>(raw_ostream &amp;<a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>,</div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;                        <span class="keyword">const</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">AMDGPU::IsaInfo::TargetIDSetting</a> <a class="code" href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a>);</div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160; </div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160; </div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="preprocessor">#endif // LLVM_LIB_TARGET_AMDGPU_UTILS_AMDGPUBASEINFO_H</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP64</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_FP64</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00179">SIDefines.h:179</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a21f353aad546880174de1b50609b0d18"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a21f353aad546880174de1b50609b0d18">llvm::AMDGPU::MTBUFFormat::isValidUnifiedFormat</a></div><div class="ttdeci">bool isValidUnifiedFormat(unsigned Id, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01701">AMDGPUBaseInfo.cpp:1701</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a8e769562ff1c9df9cbc0330f8df589b2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a8e769562ff1c9df9cbc0330f8df589b2">llvm::AMDGPU::Hwreg::encodeHwreg</a></div><div class="ttdeci">uint64_t encodeHwreg(uint64_t Id, uint64_t Offset, uint64_t Width)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01525">AMDGPUBaseInfo.cpp:1525</a></div></div>
<div class="ttc" id="aSIDefines_8h_html_a0fac6d4c330d9dff100bc9b62ba9f2a5"><div class="ttname"><a href="SIDefines_8h.html#a0fac6d4c330d9dff100bc9b62ba9f2a5">FP_DENORM_FLUSH_OUT</a></div><div class="ttdeci">#define FP_DENORM_FLUSH_OUT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l01045">SIDefines.h:1045</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a2006d74041f6c3411ccd43a4ce7e610b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a2006d74041f6c3411ccd43a4ce7e610b">llvm::AMDGPU::mapWMMA2AddrTo3AddrOpcode</a></div><div class="ttdeci">unsigned mapWMMA2AddrTo3AddrOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00500">AMDGPUBaseInfo.cpp:500</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_aa50758a26941727ddb61933212a347c0"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#aa50758a26941727ddb61933212a347c0">llvm::AMDGPU::SIModeRegisterDefaults::fpDenormModeDPValue</a></div><div class="ttdeci">uint32_t fpDenormModeDPValue() const</div><div class="ttdoc">Get the encoding value for the FP_DENORM bits of the mode register for the FP64/FP16 denormal mode.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l01381">AMDGPUBaseInfo.h:1381</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ad6c6b1894340016cee9e4b730ade8af6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ad6c6b1894340016cee9e4b730ade8af6">llvm::AMDGPU::getMUBUFIsBufferInv</a></div><div class="ttdeci">bool getMUBUFIsBufferInv(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00411">AMDGPUBaseInfo.cpp:411</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_a06b70edb634780514c138537654470bf"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a06b70edb634780514c138537654470bf">llvm::AMDGPU::VOPD::COMPONENTS_NUM</a></div><div class="ttdeci">constexpr unsigned COMPONENTS_NUM</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00569">AMDGPUBaseInfo.h:569</a></div></div>
<div class="ttc" id="aFloatingPointMode_8h_html"><div class="ttname"><a href="FloatingPointMode_8h.html">FloatingPointMode.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab1b1fa0e6e5c1b25ef79b0f7c121a6c1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab1b1fa0e6e5c1b25ef79b0f7c121a6c1">llvm::AMDGPU::getMCReg</a></div><div class="ttdeci">unsigned getMCReg(unsigned Reg, const MCSubtargetInfo &amp;STI)</div><div class="ttdoc">If Reg is a pseudo reg, return the correct hardware register given STI otherwise return Reg.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02113">AMDGPUBaseInfo.cpp:2113</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a2306fa749fc7ba1d3742d7a4b030934e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a2306fa749fc7ba1d3742d7a4b030934e">llvm::AMDGPU::isHsaAbiVersion3</a></div><div class="ttdeci">bool isHsaAbiVersion3(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00126">AMDGPUBaseInfo.cpp:126</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab8edae44cec4167ac46ac7f60ecb4dafa74a9d014dc6c0bcf178cd8df1156a200"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab8edae44cec4167ac46ac7f60ecb4dafa74a9d014dc6c0bcf178cd8df1156a200">llvm::AMDGPU::AMDHSA_COV3</a></div><div class="ttdeci">@ AMDHSA_COV3</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00049">AMDGPUBaseInfo.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1Argument_html"><div class="ttname"><a href="classllvm_1_1Argument.html">llvm::Argument</a></div><div class="ttdoc">This class represents an incoming formal argument to a Function.</div><div class="ttdef"><b>Definition:</b> <a href="Argument_8h_source.html#l00028">Argument.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_a620c903fbe109239c38c7fc8ac7b6298"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a620c903fbe109239c38c7fc8ac7b6298">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::AMDGPUTargetID</a></div><div class="ttdeci">AMDGPUTargetID(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00631">AMDGPUBaseInfo.cpp:631</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a7813b0527d58492d1dcaab3d457a0c81"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7813b0527d58492d1dcaab3d457a0c81">llvm::AMDGPU::getMIMGDimInfoByEncoding</a></div><div class="ttdeci">const LLVM_READONLY MIMGDimInfo * getMIMGDimInfoByEncoding(uint8_t DimEnc)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a2f3aae596e814997a248deb911f898d4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a2f3aae596e814997a248deb911f898d4">llvm::AMDGPU::mc2PseudoReg</a></div><div class="ttdeci">unsigned mc2PseudoReg(unsigned Reg)</div><div class="ttdoc">Convert hardware register Reg to a pseudo register.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02129">AMDGPUBaseInfo.cpp:2129</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout_html_a0ac06b16f5936c3059dbd592c6954839"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#a0ac06b16f5936c3059dbd592c6954839">llvm::AMDGPU::VOPD::ComponentLayout::getIndexOfSrcInMCOperands</a></div><div class="ttdeci">unsigned getIndexOfSrcInMCOperands(unsigned CompSrcIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00695">AMDGPUBaseInfo.h:695</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_a23df9e938f17c2808127d03b7e37f954a427e4032429af8594a5884a0d2007ba4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954a427e4032429af8594a5884a0d2007ba4">llvm::AMDGPU::VOPD::SINGLE</a></div><div class="ttdeci">@ SINGLE</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00619">AMDGPUBaseInfo.h:619</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a90cfef7fb525f06c3b8f8b34f6f33698"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a90cfef7fb525f06c3b8f8b34f6f33698">llvm::AMDGPU::getSMRDEncodedOffset</a></div><div class="ttdeci">std::optional&lt; int64_t &gt; getSMRDEncodedOffset(const MCSubtargetInfo &amp;ST, int64_t ByteOffset, bool IsBuffer)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02554">AMDGPUBaseInfo.cpp:2554</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a393a9a9f611c326cabf217b4c360e2e6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a393a9a9f611c326cabf217b4c360e2e6">llvm::AMDGPU::getCodeObjectVersion</a></div><div class="ttdeci">unsigned getCodeObjectVersion(const Module &amp;M)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00153">AMDGPUBaseInfo.cpp:153</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a654aeb7cff29cdb04bcb99c27d4b3db8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a654aeb7cff29cdb04bcb99c27d4b3db8">llvm::AMDGPU::isKImmOperand</a></div><div class="ttdeci">bool isKImmOperand(const MCInstrDesc &amp;Desc, unsigned OpNo)</div><div class="ttdoc">Is this a KImm operand?</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02169">AMDGPUBaseInfo.cpp:2169</a></div></div>
<div class="ttc" id="aCompiler_8h_html_ab8e0eab61769d9974aeed9345ce11baf"><div class="ttname"><a href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div><div class="ttdeci">#define LLVM_READONLY</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00196">Compiler.h:196</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ae0ff550663df186d7412ff2860d337e0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ae0ff550663df186d7412ff2860d337e0">llvm::AMDGPU::getMAIIsDGEMM</a></div><div class="ttdeci">bool getMAIIsDGEMM(unsigned Opc)</div><div class="ttdoc">Returns true if MAI operation is a double precision GEMM.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00440">AMDGPUBaseInfo.cpp:440</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_aa82573eec93913f61c5fe97062d60c7e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#aa82573eec93913f61c5fe97062d60c7e">llvm::AMDGPU::IsaInfo::getSGPRAllocGranule</a></div><div class="ttdeci">unsigned getSGPRAllocGranule(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00923">AMDGPUBaseInfo.cpp:923</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa303bfa4cd838f547ba84ab62cd93c95"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa303bfa4cd838f547ba84ab62cd93c95">llvm::AMDGPU::getMUBUFHasSoffset</a></div><div class="ttdeci">bool getMUBUFHasSoffset(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00406">AMDGPUBaseInfo.cpp:406</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a66ef92137c7ef7b55f59e0406e491696"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a66ef92137c7ef7b55f59e0406e491696">llvm::AMDGPU::MIMGBaseOpcodeInfo::HasD16</a></div><div class="ttdeci">bool HasD16</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00356">AMDGPUBaseInfo.h:356</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_aaea90d62530ed55360573a3373c684a6a8035ef3e0cb913b1bdbffa5a58b53867"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a8035ef3e0cb913b1bdbffa5a58b53867">llvm::AMDGPU::VOPD::SRC2</a></div><div class="ttdeci">@ SRC2</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00557">AMDGPUBaseInfo.h:557</a></div></div>
<div class="ttc" id="alib_2Target_2X86_2README_8txt_html_ac88fe1d3a61b056a4f64fbbb156a62ff"><div class="ttname"><a href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a></div><div class="ttdeci">We currently emits eax Perhaps this is what we really should generate is Is imull three or four cycles eax eax The current instruction priority is based on pattern complexity The former is more complex because it folds a load so the latter will not be emitted Perhaps we should use AddedComplexity to give LEA32r a higher priority We should always try to match LEA first since the LEA matching code does some estimate to determine whether the match is profitable if we care more about code then imull is better It s two bytes shorter than movl leal On a Pentium M</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2X86_2README_8txt_source.html#l00252">README.txt:252</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_a80b3375a6e2104742fe32878990e82f2"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a80b3375a6e2104742fe32878990e82f2">llvm::AMDGPU::Waitcnt::allZeroExceptVsCnt</a></div><div class="ttdeci">static Waitcnt allZeroExceptVsCnt()</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00853">AMDGPUBaseInfo.h:853</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a5d70ded8d54418ba62fd42d38c15ad5f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5f">llvm::AMDGPU::MTBUFFormat::NumFormat</a></div><div class="ttdeci">NumFormat</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00507">SIDefines.h:507</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_ac973cf6ead9a91dde90f88333cf3d885"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ac973cf6ead9a91dde90f88333cf3d885">llvm::AMDGPU::Hwreg::getHwreg</a></div><div class="ttdeci">StringRef getHwreg(unsigned Id, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01531">AMDGPUBaseInfo.cpp:1531</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a2521888c0029b6776056a5b8d18ec449"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a2521888c0029b6776056a5b8d18ec449">llvm::AMDGPU::MTBUFFormat::getDefaultFormatEncoding</a></div><div class="ttdeci">unsigned getDefaultFormatEncoding(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01726">AMDGPUBaseInfo.cpp:1726</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af277efe76de2cd454da028d38646f2b5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af277efe76de2cd454da028d38646f2b5">llvm::AMDGPU::hasVOPD</a></div><div class="ttdeci">bool hasVOPD(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02038">AMDGPUBaseInfo.cpp:2038</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_INT16</div><div class="ttdoc">Operands with register or inline constant.</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00174">SIDefines.h:174</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a89201ea82f62bd544438593981c5b8ff"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a89201ea82f62bd544438593981c5b8ff">llvm::AMDGPU::MIMGBaseOpcodeInfo::Store</a></div><div class="ttdeci">bool Store</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00345">AMDGPUBaseInfo.h:345</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGDimInfo_html_a236fa15cfdc1ae92e257562f677d18bb"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a236fa15cfdc1ae92e257562f677d18bb">llvm::AMDGPU::MIMGDimInfo::AsmSuffix</a></div><div class="ttdeci">const char * AsmSuffix</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00374">AMDGPUBaseInfo.h:374</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a0adbb6ce25f3ffd10c57280e27cc2cd2"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a0adbb6ce25f3ffd10c57280e27cc2cd2">llvm::AMDGPU::MIMGBaseOpcodeInfo::Gradients</a></div><div class="ttdeci">bool Gradients</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00352">AMDGPUBaseInfo.h:352</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key_html_ab3ae015c304377afcbc3ae1ed54578e8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#ab3ae015c304377afcbc3ae1ed54578e8">llvm::AMDGPU::HSAMD::Kernel::CodeProps::Key::NumSGPRs</a></div><div class="ttdeci">constexpr char NumSGPRs[]</div><div class="ttdoc">Key for Kernel::CodeProps::Metadata::mNumSGPRs.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00258">AMDGPUMetadata.h:258</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_aba49670e8edd2cb2d35ebda4f27c2321"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#aba49670e8edd2cb2d35ebda4f27c2321">llvm::AMDGPU::Hwreg::getHwregId</a></div><div class="ttdeci">int64_t getHwregId(const StringRef Name, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01508">AMDGPUBaseInfo.cpp:1508</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_ad757192191690aa3a61170e7318e4587"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ad757192191690aa3a61170e7318e4587">llvm::AMDGPU::SendMsg::msgRequiresOp</a></div><div class="ttdeci">bool msgRequiresOp(int64_t MsgId, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01816">AMDGPUBaseInfo.cpp:1816</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a6b7b54de13fab37e46a6aee073ff101f"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a6b7b54de13fab37e46a6aee073ff101f">llvm::AMDGPU::MIMGBaseOpcodeInfo::LodOrClampOrMip</a></div><div class="ttdeci">bool LodOrClampOrMip</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00355">AMDGPUBaseInfo.h:355</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a8578e709d958ea749140a3b350137805"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a8578e709d958ea749140a3b350137805">llvm::AMDGPU::MTBUFFormat::getDfmtName</a></div><div class="ttdeci">StringRef getDfmtName(unsigned Id)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01633">AMDGPUBaseInfo.cpp:1633</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a793e7e7fed833a9bb98eac96740e2338"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a793e7e7fed833a9bb98eac96740e2338">llvm::AMDGPU::getVOPDComponents</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; getVOPDComponents(unsigned VOPDOpcode)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00522">AMDGPUBaseInfo.cpp:522</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a18b32cda4aa104e7092cd79c9c234401"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a18b32cda4aa104e7092cd79c9c234401">llvm::AMDGPU::SendMsg::encodeMsg</a></div><div class="ttdeci">uint64_t encodeMsg(uint64_t MsgId, uint64_t OpId, uint64_t StreamId)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01841">AMDGPUBaseInfo.cpp:1841</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout_html_a62ef499aeb9defa652c9b2b7fd730337"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#a62ef499aeb9defa652c9b2b7fd730337">llvm::AMDGPU::VOPD::ComponentLayout::ComponentLayout</a></div><div class="ttdeci">ComponentLayout(const ComponentProps &amp;OpXProps)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00687">AMDGPUBaseInfo.h:687</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa5f3cd2ec6af3adbc143654720b1214b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa5f3cd2ec6af3adbc143654720b1214b">llvm::AMDGPU::isGFX11Plus</a></div><div class="ttdeci">bool isGFX11Plus(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01990">AMDGPUBaseInfo.cpp:1990</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5fb6ac70a302c2950012a955ef7b1d6a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5fb6ac70a302c2950012a955ef7b1d6a">llvm::AMDGPU::decodeLgkmcnt</a></div><div class="ttdeci">unsigned decodeLgkmcnt(const IsaVersion &amp;Version, unsigned Waitcnt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01278">AMDGPUBaseInfo.cpp:1278</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5f0dcf0fee31f552637de794eef6696e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5f0dcf0fee31f552637de794eef6696e">llvm::AMDGPU::getMUBUFBaseOpcode</a></div><div class="ttdeci">int getMUBUFBaseOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00381">AMDGPUBaseInfo.cpp:381</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_a0d038a6d4bc8f7cf81bf9e4c979b392f"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a0d038a6d4bc8f7cf81bf9e4c979b392f">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::setXnackSetting</a></div><div class="ttdeci">void setXnackSetting(TargetIDSetting NewXnackSetting)</div><div class="ttdoc">Sets xnack setting to NewXnackSetting.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00166">AMDGPUBaseInfo.h:166</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ad079e8a6a0505ccce0ad2463d95aff73"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ad079e8a6a0505ccce0ad2463d95aff73">llvm::AMDGPU::getMCOpcode</a></div><div class="ttdeci">int getMCOpcode(uint16_t Opcode, unsigned Gen)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00513">AMDGPUBaseInfo.cpp:513</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_a1fa82fad8bfe176fce6445cb67742af2"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a1fa82fad8bfe176fce6445cb67742af2">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::isSramEccOnOrAny</a></div><div class="ttdeci">bool isSramEccOnOrAny() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00176">AMDGPUBaseInfo.h:176</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aef5f5f2f99f041ac50a50e80446dd80c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aef5f5f2f99f041ac50a50e80446dd80c">llvm::AMDGPU::decodeVmcnt</a></div><div class="ttdeci">unsigned decodeVmcnt(const IsaVersion &amp;Version, unsigned Waitcnt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01265">AMDGPUBaseInfo.cpp:1265</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a6ce57c75a70c3b721b00dede60435d7a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a6ce57c75a70c3b721b00dede60435d7a">llvm::AMDGPU::hasSRAMECC</a></div><div class="ttdeci">bool hasSRAMECC(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01925">AMDGPUBaseInfo.cpp:1925</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a05d4f9c4d9e486f4fd3d69a89121e107"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a05d4f9c4d9e486f4fd3d69a89121e107">llvm::AMDGPU::SIModeRegisterDefaults::IEEE</a></div><div class="ttdeci">bool IEEE</div><div class="ttdoc">Floating point opcodes that support exception flag gathering quiet and propagate signaling NaN inputs...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l01325">AMDGPUBaseInfo.h:1325</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a4db49adcedbc90eef2e5c105510f7811"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4db49adcedbc90eef2e5c105510f7811">llvm::AMDGPU::hasXNACK</a></div><div class="ttdeci">bool hasXNACK(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01921">AMDGPUBaseInfo.cpp:1921</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_ab6e8b39aa26af871d8ede5fa8c791ee6ab4080bdf74febf04d578ff105cce9d3f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ab4080bdf74febf04d578ff105cce9d3f">llvm::AMDGPU::IsaInfo::TargetIDSetting::Unsupported</a></div><div class="ttdeci">@ Unsupported</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a887993ba93e1d73774d547bbe51e0317"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a887993ba93e1d73774d547bbe51e0317">llvm::AMDGPU::OPERAND_KIMM16</a></div><div class="ttdeci">@ OPERAND_KIMM16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00187">SIDefines.h:187</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec">llvm::AMDGPU::OPERAND_REG_IMM_V2FP16</a></div><div class="ttdeci">@ OPERAND_REG_IMM_V2FP16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00168">SIDefines.h:168</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ac68e3456906da8622ca38c2ed4c33553"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ac68e3456906da8622ca38c2ed4c33553">llvm::AMDGPU::isVOPD</a></div><div class="ttdeci">bool isVOPD(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00463">AMDGPUBaseInfo.cpp:463</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_ab6e8b39aa26af871d8ede5fa8c791ee6a521c36a31c2762741cf0f8890cbe05e3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6a521c36a31c2762741cf0f8890cbe05e3">llvm::AMDGPU::IsaInfo::TargetIDSetting::On</a></div><div class="ttdeci">@ On</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a03038e2ec3d91a361fbbb066e575de9a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a03038e2ec3d91a361fbbb066e575de9a">llvm::AMDGPU::isGFX10_BEncoding</a></div><div class="ttdeci">bool isGFX10_BEncoding(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02014">AMDGPUBaseInfo.cpp:2014</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a0fc8a944aeefbf3eb23515c23da00306"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a0fc8a944aeefbf3eb23515c23da00306">llvm::AMDGPU::isLegal64BitDPPControl</a></div><div class="ttdeci">LLVM_READNONE bool isLegal64BitDPPControl(unsigned DC)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l01309">AMDGPUBaseInfo.h:1309</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a08a241a250332ee93cf1dce846b01cad"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a08a241a250332ee93cf1dce846b01cad">llvm::AMDGPU::MIMGBaseOpcodeInfo::Gather4</a></div><div class="ttdeci">bool Gather4</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00349">AMDGPUBaseInfo.h:349</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a65249b090745fad14294b652b417566b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a65249b090745fad14294b652b417566b">llvm::AMDGPU::isGFX10_AEncoding</a></div><div class="ttdeci">bool isGFX10_AEncoding(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02010">AMDGPUBaseInfo.cpp:2010</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_adfd7285a06455bb3bec2d36b57380849"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#adfd7285a06455bb3bec2d36b57380849">llvm::AMDGPU::getVOP2IsSingle</a></div><div class="ttdeci">bool getVOP2IsSingle(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00426">AMDGPUBaseInfo.cpp:426</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGDimInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">llvm::AMDGPU::MIMGDimInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00367">AMDGPUBaseInfo.h:367</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_aae1a20e466e1a2e56641237d465703ab"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#aae1a20e466e1a2e56641237d465703ab">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::~AMDGPUTargetID</a></div><div class="ttdeci">~AMDGPUTargetID()=default</div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa22d12557395f76722ef205293aa4a3c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa22d12557395f76722ef205293aa4a3c">llvm::AMDGPU::hasArchitectedFlatScratch</a></div><div class="ttdeci">bool hasArchitectedFlatScratch(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02030">AMDGPUBaseInfo.cpp:2030</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a88658310897a5ba8565bf1366213a307"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a88658310897a5ba8565bf1366213a307">llvm::AMDGPU::MTBUFFormat::encodeDfmtNfmt</a></div><div class="ttdeci">int64_t encodeDfmtNfmt(unsigned Dfmt, unsigned Nfmt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01671">AMDGPUBaseInfo.cpp:1671</a></div></div>
<div class="ttc" id="aSIDefines_8h_html_ab15f612878863c5bd138b803fa1c1419"><div class="ttname"><a href="SIDefines_8h.html#ab15f612878863c5bd138b803fa1c1419">FP_DENORM_FLUSH_IN</a></div><div class="ttdeci">#define FP_DENORM_FLUSH_IN</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l01046">SIDefines.h:1046</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdoc">Triple - Helper class for working with autoconf configuration names.</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00044">Triple.h:44</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a0b1680210bbfa9ae76ec6520889ddf49"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a0b1680210bbfa9ae76ec6520889ddf49">llvm::AMDGPU::getVOPDFull</a></div><div class="ttdeci">int getVOPDFull(unsigned OpX, unsigned OpY)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00517">AMDGPUBaseInfo.cpp:517</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_a9491e6e3afc420c33cf508189bb12c3b"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a9491e6e3afc420c33cf508189bb12c3b">llvm::MCInstrDesc::operands</a></div><div class="ttdeci">ArrayRef&lt; MCOperandInfo &gt; operands() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00239">MCInstrDesc.h:239</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a7fc01172d64d92bf6eab2f48b5a844d0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7fc01172d64d92bf6eab2f48b5a844d0">llvm::AMDGPU::getAmdhsaCodeObjectVersion</a></div><div class="ttdeci">unsigned getAmdhsaCodeObjectVersion()</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00149">AMDGPUBaseInfo.cpp:149</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a3996f363d101dd0deb2adf66c1702b8f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3996f363d101dd0deb2adf66c1702b8f">llvm::AMDGPU::getMIMGDimInfoByAsmSuffix</a></div><div class="ttdeci">const LLVM_READONLY MIMGDimInfo * getMIMGDimInfoByAsmSuffix(StringRef AsmSuffix)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a5ee42390df5ca4d0d3997dec2087c787"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5ee42390df5ca4d0d3997dec2087c787">llvm::AMDGPU::MTBUFFormat::isValidNfmt</a></div><div class="ttdeci">bool isValidNfmt(unsigned Id, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01667">AMDGPUBaseInfo.cpp:1667</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_a7248f882fbea825553e0f5507031eed2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a7248f882fbea825553e0f5507031eed2">llvm::AMDGPU::VOPD::BANKS_NUM</a></div><div class="ttdeci">constexpr unsigned BANKS_NUM[]</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00565">AMDGPUBaseInfo.h:565</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DepCtr_html_aa21c648940433a5a427e164a2c2c825c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DepCtr.html#aa21c648940433a5a427e164a2c2c825c">llvm::AMDGPU::DepCtr::encodeDepCtr</a></div><div class="ttdeci">int encodeDepCtr(const StringRef Name, int64_t Val, unsigned &amp;UsedOprMask, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01494">AMDGPUBaseInfo.cpp:1494</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a3d6f72ac6639b51b7a8a54368ad6332e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3d6f72ac6639b51b7a8a54368ad6332e">llvm::AMDGPU::isGFX11</a></div><div class="ttdeci">bool isGFX11(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01986">AMDGPUBaseInfo.cpp:1986</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps_html"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html">llvm::AMDGPU::VOPD::ComponentProps</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00572">AMDGPUBaseInfo.h:572</a></div></div>
<div class="ttc" id="aModule_8h_html"><div class="ttname"><a href="Module_8h.html">Module.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_aaea90d62530ed55360573a3373c684a6a9d4b6837cf9898ce162768c403aa7e52"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a9d4b6837cf9898ce162768c403aa7e52">llvm::AMDGPU::VOPD::SRC1</a></div><div class="ttdeci">@ SRC1</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00556">AMDGPUBaseInfo.h:556</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aa3d68df7f69a18a66156e5e08c2c7504"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa3d68df7f69a18a66156e5e08c2c7504">llvm::AMDGPU::OPERAND_REG_IMM_V2INT32</a></div><div class="ttdeci">@ OPERAND_REG_IMM_V2INT32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00170">SIDefines.h:170</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a4f0de0c1180aa2d8965d9cdddfde84a5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f0de0c1180aa2d8965d9cdddfde84a5">llvm::AMDGPU::IsaInfo::getNumExtraSGPRs</a></div><div class="ttdeci">unsigned getNumExtraSGPRs(const MCSubtargetInfo *STI, bool VCCUsed, bool FlatScrUsed, bool XNACKUsed)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00989">AMDGPUBaseInfo.cpp:989</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a27e5626ce22d0cd09916837dc88b7efe"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">llvm::AMDGPU::isGFX10</a></div><div class="ttdeci">bool isGFX10(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01978">AMDGPUBaseInfo.cpp:1978</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_a23df9e938f17c2808127d03b7e37f954aac35998c5ba9568d3f3c9bc6670c28a5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954aac35998c5ba9568d3f3c9bc6670c28a5">llvm::AMDGPU::VOPD::MAX</a></div><div class="ttdeci">@ MAX</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00622">AMDGPUBaseInfo.h:622</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a14accda22ecd133d48fa434165e690a0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a14accda22ecd133d48fa434165e690a0">llvm::AMDGPU::IsaInfo::getTotalNumVGPRs</a></div><div class="ttdeci">unsigned getTotalNumVGPRs(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01056">AMDGPUBaseInfo.cpp:1056</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_aaea90d62530ed55360573a3373c684a6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6">llvm::AMDGPU::VOPD::Component</a></div><div class="ttdeci">Component</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00553">AMDGPUBaseInfo.h:553</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_aab792d0c32d4c9a7998c0ba8885693ff"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#aab792d0c32d4c9a7998c0ba8885693ff">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::setTargetIDFromTargetIDStream</a></div><div class="ttdeci">void setTargetIDFromTargetIDStream(StringRef TargetID)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00708">AMDGPUBaseInfo.cpp:708</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBiasMappingInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBiasMappingInfo.html">llvm::AMDGPU::MIMGBiasMappingInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00396">AMDGPUBaseInfo.h:396</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a9a0082c7f646f15a4a1a7fe1bad0ec89"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a9a0082c7f646f15a4a1a7fe1bad0ec89">llvm::AMDGPU::IsaInfo::getMinWavesPerEU</a></div><div class="ttdeci">unsigned getMinWavesPerEU(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00890">AMDGPUBaseInfo.cpp:890</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_abe833a679a06403df070be07f8acf93b"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#abe833a679a06403df070be07f8acf93b">llvm::AMDGPU::SIModeRegisterDefaults::getDefaultForCallingConv</a></div><div class="ttdeci">static SIModeRegisterDefaults getDefaultForCallingConv(CallingConv::ID CC)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l01347">AMDGPUBaseInfo.h:1347</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a3098cf72c541f769b52598ff4e7dba74"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3098cf72c541f769b52598ff4e7dba74">llvm::AMDGPU::hasA16</a></div><div class="ttdeci">bool hasA16(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01933">AMDGPUBaseInfo.cpp:1933</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html">llvm::AMDGPU::SIModeRegisterDefaults</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l01320">AMDGPUBaseInfo.h:1320</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_a1f68895e93866682c2b33fc4e448470fa92ed12682d62f0016a86af134917f8a5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a1f68895e93866682c2b33fc4e448470fa92ed12682d62f0016a86af134917f8a5">llvm::AMDGPU::VOPD::X</a></div><div class="ttdeci">@ X</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00567">AMDGPUBaseInfo.h:567</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa700c119e0f62d742e575aa66f8bd544"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa700c119e0f62d742e575aa66f8bd544">llvm::AMDGPU::isInlineValue</a></div><div class="ttdeci">bool isInlineValue(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02133">AMDGPUBaseInfo.cpp:2133</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_ab6e8b39aa26af871d8ede5fa8c791ee6aed36a1ef76a59ee3f15180e0441188ad"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6aed36a1ef76a59ee3f15180e0441188ad">llvm::AMDGPU::IsaInfo::TargetIDSetting::Any</a></div><div class="ttdeci">@ Any</div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00032">GCNSubtarget.h:32</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1CanBeVOPD_html_a6667f7bde2eb5a5d2dfb8f8b4ac00cae"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1CanBeVOPD.html#a6667f7bde2eb5a5d2dfb8f8b4ac00cae">llvm::AMDGPU::CanBeVOPD::X</a></div><div class="ttdeci">bool X</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00517">AMDGPUBaseInfo.h:517</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a84f97b2884502eab6b0196da9e29e178"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a84f97b2884502eab6b0196da9e29e178">llvm::AMDGPU::getVmcntBitMask</a></div><div class="ttdeci">unsigned getVmcntBitMask(const IsaVersion &amp;Version)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01239">AMDGPUBaseInfo.cpp:1239</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a216ed9f9fcdbe63878b3037a2ff8ea92"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a216ed9f9fcdbe63878b3037a2ff8ea92">llvm::AMDGPU::SIModeRegisterDefaults::isInlineCompatible</a></div><div class="ttdeci">bool isInlineCompatible(SIModeRegisterDefaults CalleeMode) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l01399">AMDGPUBaseInfo.h:1399</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab3c030cff32b7d9d50fb47d37a1fcef6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab3c030cff32b7d9d50fb47d37a1fcef6">llvm::AMDGPU::isGlobalSegment</a></div><div class="ttdeci">bool isGlobalSegment(const GlobalValue *GV)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01200">AMDGPUBaseInfo.cpp:1200</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGDimInfo_html_a2e596274167cd1395c677c1440eebc37"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a2e596274167cd1395c677c1440eebc37">llvm::AMDGPU::MIMGDimInfo::Dim</a></div><div class="ttdeci">MIMGDim Dim</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00368">AMDGPUBaseInfo.h:368</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps_html_a3bafc8a0206847590c81f83f1cd35521"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a3bafc8a0206847590c81f83f1cd35521">llvm::AMDGPU::VOPD::ComponentProps::hasRegSrcOperand</a></div><div class="ttdeci">bool hasRegSrcOperand(unsigned CompSrcIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00602">AMDGPUBaseInfo.h:602</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a98f3297011ab8da601c7cce576c3353f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a98f3297011ab8da601c7cce576c3353f">llvm::AMDGPU::hasGFX10_3Insts</a></div><div class="ttdeci">bool hasGFX10_3Insts(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02018">AMDGPUBaseInfo.cpp:2018</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a27efe1286cc31f5fc95355af30b0356c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx</a></div><div class="ttdeci">LLVM_READONLY int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIdx)</div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_ac20673115c4cf7e8d2a660b5fbe47c49"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ac20673115c4cf7e8d2a660b5fbe47c49">llvm::AMDGPU::SIModeRegisterDefaults::oneWayCompatible</a></div><div class="ttdeci">static bool oneWayCompatible(bool CallerMode, bool CalleeMode)</div><div class="ttdoc">Returns true if a flag is compatible if it's enabled in the callee, but disabled in the caller.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l01393">AMDGPUBaseInfo.h:1393</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_ac865befe5b2563e7df0c82f5ff5ba5f2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ac865befe5b2563e7df0c82f5ff5ba5f2">llvm::AMDGPU::IsaInfo::getMaxNumVGPRs</a></div><div class="ttdeci">unsigned getMaxNumVGPRs(const MCSubtargetInfo *STI, unsigned WavesPerEU)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01107">AMDGPUBaseInfo.cpp:1107</a></div></div>
<div class="ttc" id="anamespacellvm_1_1logicalview_html_a9696bc411b0a7022c2cc78bff5173cefa1853680a6d666b9fea2d789dd00bc7eb"><div class="ttname"><a href="namespacellvm_1_1logicalview.html#a9696bc411b0a7022c2cc78bff5173cefa1853680a6d666b9fea2d789dd00bc7eb">llvm::logicalview::LVAttributeKind::Argument</a></div><div class="ttdeci">@ Argument</div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_ae568e3885ff86491cfec37106f83d1c7"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#ae568e3885ff86491cfec37106f83d1c7">llvm::AMDGPU::MIMGBaseOpcodeInfo::BVH</a></div><div class="ttdeci">bool BVH</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00358">AMDGPUBaseInfo.h:358</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a602bf9c2a80b4f1561e755b693886e25"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a602bf9c2a80b4f1561e755b693886e25">llvm::AMDGPU::getWaitcntBitMask</a></div><div class="ttdeci">unsigned getWaitcntBitMask(const IsaVersion &amp;Version)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01253">AMDGPUBaseInfo.cpp:1253</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a8ab2011ec30da8a5edbd54bf0e498363"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a8ab2011ec30da8a5edbd54bf0e498363">llvm::AMDGPU::isIntrinsicSourceOfDivergence</a></div><div class="ttdeci">bool isIntrinsicSourceOfDivergence(unsigned IntrID)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02682">AMDGPUBaseInfo.cpp:2682</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGDimInfo_html_a500a440f5ad12b5a95e9bf4c5bfc9401"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a500a440f5ad12b5a95e9bf4c5bfc9401">llvm::AMDGPU::MIMGDimInfo::NumGradients</a></div><div class="ttdeci">uint8_t NumGradients</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00370">AMDGPUBaseInfo.h:370</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af596bbb2788ba213d5d65475835b87d2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af596bbb2788ba213d5d65475835b87d2">llvm::AMDGPU::getMultigridSyncArgImplicitArgPosition</a></div><div class="ttdeci">unsigned getMultigridSyncArgImplicitArgPosition(unsigned CodeObjectVersion)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00163">AMDGPUBaseInfo.cpp:163</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01628">MachineSink.cpp:1628</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a9c26c5e0b091dffd780ac854e30a2d40"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a9c26c5e0b091dffd780ac854e30a2d40">llvm::AMDGPU::getMTBUFOpcode</a></div><div class="ttdeci">int getMTBUFOpcode(unsigned BaseOpc, unsigned Elements)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00356">AMDGPUBaseInfo.cpp:356</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo_html_a275d9646a47cd608be55efa523e69661"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html#a275d9646a47cd608be55efa523e69661">llvm::AMDGPU::MIMGMIPMappingInfo::NONMIP</a></div><div class="ttdeci">MIMGBaseOpcode NONMIP</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00393">AMDGPUBaseInfo.h:393</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGInfo_html_a85602257219e604394ae8ca11229da08"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a85602257219e604394ae8ca11229da08">llvm::AMDGPU::MIMGInfo::VAddrDwords</a></div><div class="ttdeci">uint8_t VAddrDwords</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00448">AMDGPUBaseInfo.h:448</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a2d0c61cd3e4d53626ffdb34031766f08"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a2d0c61cd3e4d53626ffdb34031766f08">llvm::AMDGPU::IsaInfo::getMaxWorkGroupsPerCU</a></div><div class="ttdeci">unsigned getMaxWorkGroupsPerCU(const MCSubtargetInfo *STI, unsigned FlatWorkGroupSize)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00871">AMDGPUBaseInfo.cpp:871</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_a96d73bbd7af15cb1fc38c3f4a3bd82e9"><div class="ttname"><a href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a></div><div class="ttdeci">#define F(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00055">MD5.cpp:55</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a74cb545dd808a8d80b3cddf27234fe5c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a74cb545dd808a8d80b3cddf27234fe5c">llvm::AMDGPU::MTBUFFormat::isValidDfmtNfmt</a></div><div class="ttdeci">bool isValidDfmtNfmt(unsigned Id, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01660">AMDGPUBaseInfo.cpp:1660</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DepCtr_html_a32e99aad99ecf2ce78c854ce632097f5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DepCtr.html#a32e99aad99ecf2ce78c854ce632097f5">llvm::AMDGPU::DepCtr::decodeDepCtr</a></div><div class="ttdeci">bool decodeDepCtr(unsigned Code, int &amp;Id, StringRef &amp;Name, unsigned &amp;Val, bool &amp;IsDefault, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01488">AMDGPUBaseInfo.cpp:1488</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a75b79141e48ddded5600396eeb38eb1c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a75b79141e48ddded5600396eeb38eb1c">llvm::AMDGPU::isTrue16Inst</a></div><div class="ttdeci">bool isTrue16Inst(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00495">AMDGPUBaseInfo.cpp:495</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1CanBeVOPD_html_aa5bd80602674a19247c43f037529dffc"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1CanBeVOPD.html#aa5bd80602674a19247c43f037529dffc">llvm::AMDGPU::CanBeVOPD::Y</a></div><div class="ttdeci">bool Y</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00518">AMDGPUBaseInfo.h:518</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterClass_html"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html">llvm::MCRegisterClass</a></div><div class="ttdoc">MCRegisterClass - Base class of TargetRegisterClass.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00031">MCRegisterInfo.h:31</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a3cc437d6699fb55c69e78b5d0cad641d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3cc437d6699fb55c69e78b5d0cad641d">llvm::AMDGPU::isKernel</a></div><div class="ttdeci">LLVM_READNONE bool isKernel(CallingConv::ID CC)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l01106">AMDGPUBaseInfo.h:1106</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGOffsetMappingInfo_html_a2f8b3f249948bad539c0c9d326c5a2e4"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGOffsetMappingInfo.html#a2f8b3f249948bad539c0c9d326c5a2e4">llvm::AMDGPU::MIMGOffsetMappingInfo::Offset</a></div><div class="ttdeci">MIMGBaseOpcode Offset</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00402">AMDGPUBaseInfo.h:402</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_ab6e8b39aa26af871d8ede5fa8c791ee6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">llvm::AMDGPU::IsaInfo::TargetIDSetting</a></div><div class="ttdeci">TargetIDSetting</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00119">AMDGPUBaseInfo.h:119</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_afd56d792a341cdace91959b9e34d5e24"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#afd56d792a341cdace91959b9e34d5e24">llvm::AMDGPU::Hwreg::decodeHwreg</a></div><div class="ttdeci">void decodeHwreg(unsigned Val, unsigned &amp;Id, unsigned &amp;Offset, unsigned &amp;Width)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01536">AMDGPUBaseInfo.cpp:1536</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1GcnBufferFormatInfo_html_a2ab46b68be9ae1d4c0903babb00c07a6"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a2ab46b68be9ae1d4c0903babb00c07a6">llvm::AMDGPU::GcnBufferFormatInfo::DataFormat</a></div><div class="ttdeci">unsigned DataFormat</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00092">AMDGPUBaseInfo.h:92</a></div></div>
<div class="ttc" id="aAMDGPULibCalls_8cpp_html_afecf1cc1292b07f57d343c0f4d682044"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value * Arg</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00187">AMDGPULibCalls.cpp:187</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperandInfo_html"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html">llvm::MCOperandInfo</a></div><div class="ttdoc">This holds information about one operand of a machine instruction, indicating the register class for ...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00085">MCInstrDesc.h:85</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a4f89565a53fec2d53160be82c292202e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f89565a53fec2d53160be82c292202e">llvm::AMDGPU::IsaInfo::getSGPREncodingGranule</a></div><div class="ttdeci">unsigned getSGPREncodingGranule(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00932">AMDGPUBaseInfo.cpp:932</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo_html_a1d36747a485e178cc38fce67433c99ef"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#a1d36747a485e178cc38fce67433c99ef">llvm::AMDGPU::VOPD::InstInfo::InstInfo</a></div><div class="ttdeci">InstInfo(const ComponentInfo &amp;OprInfoX, const ComponentInfo &amp;OprInfoY)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00748">AMDGPUBaseInfo.h:748</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_afd28629781d92cc2a72eb6289e2db47c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#afd28629781d92cc2a72eb6289e2db47c">llvm::AMDGPU::getSOPPWithRelaxation</a></div><div class="ttdeci">LLVM_READONLY int getSOPPWithRelaxation(uint16_t Opcode)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a6927ea03a5a90995645230645e0fbd89"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a6927ea03a5a90995645230645e0fbd89">llvm::AMDGPU::isGFX90A</a></div><div class="ttdeci">bool isGFX90A(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02022">AMDGPUBaseInfo.cpp:2022</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a8f27aa11689bf9b12f6fb0e436e367c7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">llvm::AMDGPU::hasNamedOperand</a></div><div class="ttdeci">LLVM_READONLY bool hasNamedOperand(uint64_t Opcode, uint64_t NamedIdx)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00336">AMDGPUBaseInfo.h:336</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e">llvm::AMDGPU::OPERAND_REG_IMM_FP32</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00163">SIDefines.h:163</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3b6a03b3419edd2172b652f66d836f67"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3b6a03b3419edd2172b652f66d836f67">llvm::AMDGPU::SendMsg::msgSupportsStream</a></div><div class="ttdeci">bool msgSupportsStream(int64_t MsgId, int64_t OpId, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01822">AMDGPUBaseInfo.cpp:1822</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a0bd213a55a88123608450a55fa5ab06d"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a0bd213a55a88123608450a55fa5ab06d">llvm::AMDGPU::SIModeRegisterDefaults::operator==</a></div><div class="ttdeci">bool operator==(const SIModeRegisterDefaults Other) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l01353">AMDGPUBaseInfo.h:1353</a></div></div>
<div class="ttc" id="aRISCVInsertVSETVLI_8cpp_html_a6ab56a96ea40bb332e1a049c59e67258"><div class="ttname"><a href="RISCVInsertVSETVLI_8cpp.html#a6ab56a96ea40bb332e1a049c59e67258">InstrInfo</a></div><div class="ttdeci">return InstrInfo</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInsertVSETVLI_8cpp_source.html#l00708">RISCVInsertVSETVLI.cpp:708</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html">llvm::AMDGPU::IsaInfo::AMDGPUTargetID</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00126">AMDGPUBaseInfo.h:126</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a181d2e596332f4062206a62830426b86"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a181d2e596332f4062206a62830426b86">llvm::AMDGPU::getMTBUFHasSrsrc</a></div><div class="ttdeci">bool getMTBUFHasSrsrc(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00371">AMDGPUBaseInfo.cpp:371</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_a1f68895e93866682c2b33fc4e448470fad237e2570cde52d583e77ab85891202a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a1f68895e93866682c2b33fc4e448470fad237e2570cde52d583e77ab85891202a">llvm::AMDGPU::VOPD::Y</a></div><div class="ttdeci">@ Y</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00567">AMDGPUBaseInfo.h:567</a></div></div>
<div class="ttc" id="astructllvm_1_1DenormalMode_html_a1b79f1995991b0a757a4d04969c3717f"><div class="ttname"><a href="structllvm_1_1DenormalMode.html#a1b79f1995991b0a757a4d04969c3717f">llvm::DenormalMode::Input</a></div><div class="ttdeci">DenormalModeKind Input</div><div class="ttdoc">Denormal treatment kind for floating point instruction inputs in the default floating-point environme...</div><div class="ttdef"><b>Definition:</b> <a href="FloatingPointMode_8h_source.html#l00092">FloatingPointMode.h:92</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa813940c0ad88b3c4419f65af3e89e5e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">llvm::AMDGPU::isShader</a></div><div class="ttdeci">bool isShader(CallingConv::ID cc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01868">AMDGPUBaseInfo.cpp:1868</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a4827353185cf1cc7bff9e44e818aa3a9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4827353185cf1cc7bff9e44e818aa3a9">llvm::AMDGPU::IsaInfo::getWavesPerWorkGroup</a></div><div class="ttdeci">unsigned getWavesPerWorkGroup(const MCSubtargetInfo *STI, unsigned FlatWorkGroupSize)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00918">AMDGPUBaseInfo.cpp:918</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_a1f68895e93866682c2b33fc4e448470f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a1f68895e93866682c2b33fc4e448470f">llvm::AMDGPU::VOPD::ComponentIndex</a></div><div class="ttdeci">ComponentIndex</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00567">AMDGPUBaseInfo.h:567</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout_html_aa6540e78ab5d08a184a1497e97031f8f"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#aa6540e78ab5d08a184a1497e97031f8f">llvm::AMDGPU::VOPD::ComponentLayout::getIndexOfSrcInParsedOperands</a></div><div class="ttdeci">unsigned getIndexOfSrcInParsedOperands(unsigned CompSrcIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00706">AMDGPUBaseInfo.h:706</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_INT32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00175">SIDefines.h:175</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a0b6787b5a5707dd03d00d305247873fe"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a0b6787b5a5707dd03d00d305247873fe">llvm::AMDGPU::getRegOperandSize</a></div><div class="ttdeci">unsigned getRegOperandSize(const MCRegisterInfo *MRI, const MCInstrDesc &amp;Desc, unsigned OpNo)</div><div class="ttdoc">Get size of register operand.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02359">AMDGPUBaseInfo.cpp:2359</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab718fe311abe3ac53a324275a6205582"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab718fe311abe3ac53a324275a6205582">llvm::AMDGPU::getMIMGBaseOpcode</a></div><div class="ttdeci">const MIMGBaseOpcodeInfo * getMIMGBaseOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00232">AMDGPUBaseInfo.cpp:232</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a2e4f719c21c52424a5a4e87c0d77c9d8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a2e4f719c21c52424a5a4e87c0d77c9d8">llvm::AMDGPU::getNumFlatOffsetBits</a></div><div class="ttdeci">unsigned getNumFlatOffsetBits(const MCSubtargetInfo &amp;ST)</div><div class="ttdoc">For FLAT segment the offset must be positive; MSB is ignored and forced to zero.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02582">AMDGPUBaseInfo.cpp:2582</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">llvm::AMDGPU::MIMGBaseOpcodeInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00343">AMDGPUBaseInfo.h:343</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a1864fe2c262fc3ee74aad3ca3e7f70ea"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a1864fe2c262fc3ee74aad3ca3e7f70ea">llvm::AMDGPU::isInlinableIntLiteralV216</a></div><div class="ttdeci">bool isInlinableIntLiteralV216(int32_t Literal)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02443">AMDGPUBaseInfo.cpp:2443</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGG16MappingInfo_html_a00054321b7f7c213db8c2d4733ef6c87"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html#a00054321b7f7c213db8c2d4733ef6c87">llvm::AMDGPU::MIMGG16MappingInfo::G</a></div><div class="ttdeci">MIMGBaseOpcode G</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00407">AMDGPUBaseInfo.h:407</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_FP16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00192">SIDefines.h:192</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo_html"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html">llvm::AMDGPU::VOPD::InstInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00738">AMDGPUBaseInfo.h:738</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a55c87ec01cfedf7c509d68763d1e0ac3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a55c87ec01cfedf7c509d68763d1e0ac3">llvm::AMDGPU::getMUBUFOpcode</a></div><div class="ttdeci">int getMUBUFOpcode(unsigned BaseOpc, unsigned Elements)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00386">AMDGPUBaseInfo.cpp:386</a></div></div>
<div class="ttc" id="aInstrTypes_8h_html"><div class="ttname"><a href="InstrTypes_8h.html">InstrTypes.h</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MAIInstInfo_html_a90c1a65f922b716a944f0d46369983e4"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MAIInstInfo.html#a90c1a65f922b716a944f0d46369983e4">llvm::AMDGPU::MAIInstInfo::Opcode</a></div><div class="ttdeci">uint16_t Opcode</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00096">AMDGPUBaseInfo.h:96</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ad0c2bc34efb03126b1bf811df448d185"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ad0c2bc34efb03126b1bf811df448d185">llvm::AMDGPU::getMIMGOffsetMappingInfo</a></div><div class="ttdeci">const LLVM_READONLY MIMGOffsetMappingInfo * getMIMGOffsetMappingInfo(unsigned Offset)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a406d4769ffa44a11df136d3ccd08e873"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a406d4769ffa44a11df136d3ccd08e873">llvm::AMDGPU::getSMEMIsBuffer</a></div><div class="ttdeci">bool getSMEMIsBuffer(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00416">AMDGPUBaseInfo.cpp:416</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGInfo_html_a89455c9b0517a7113d5f472bbe4dab9f"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a89455c9b0517a7113d5f472bbe4dab9f">llvm::AMDGPU::MIMGInfo::VAddrOperands</a></div><div class="ttdeci">uint8_t VAddrOperands</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00449">AMDGPUBaseInfo.h:449</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout_html_a1dd22e2897acd34109463497938d7f7a"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#a1dd22e2897acd34109463497938d7f7a">llvm::AMDGPU::VOPD::ComponentLayout::getIndexOfDstInParsedOperands</a></div><div class="ttdeci">unsigned getIndexOfDstInParsedOperands() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00701">AMDGPUBaseInfo.h:701</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGDimInfo_html_a9227339ee9f7c6f525fd30ae236d21b7"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a9227339ee9f7c6f525fd30ae236d21b7">llvm::AMDGPU::MIMGDimInfo::Encoding</a></div><div class="ttdeci">uint8_t Encoding</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00373">AMDGPUBaseInfo.h:373</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a3aa6cae3cc5611453bbb619f354ea415"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3aa6cae3cc5611453bbb619f354ea415">llvm::AMDGPU::isGFX940</a></div><div class="ttdeci">bool isGFX940(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02026">AMDGPUBaseInfo.cpp:2026</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a98803f3d3a9a7e50ad0f40bdf8cd8190"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a98803f3d3a9a7e50ad0f40bdf8cd8190">llvm::AMDGPU::IsaInfo::getMaxNumSGPRs</a></div><div class="ttdeci">unsigned getMaxNumSGPRs(const MCSubtargetInfo *STI, unsigned WavesPerEU, bool Addressable)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00972">AMDGPUBaseInfo.cpp:972</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a938abb1637130185772f6e9d2b851841"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a938abb1637130185772f6e9d2b851841">llvm::AMDGPU::isSGPR</a></div><div class="ttdeci">bool isSGPR(unsigned Reg, const MCRegisterInfo *TRI)</div><div class="ttdoc">Is Reg - scalar register.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02049">AMDGPUBaseInfo.cpp:2049</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a870995a1f4af9ef3c31714595da7399f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a870995a1f4af9ef3c31714595da7399f">llvm::AMDGPU::hasMAIInsts</a></div><div class="ttdeci">bool hasMAIInsts(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02034">AMDGPUBaseInfo.cpp:2034</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">llvm::AMDGPU::Hwreg::Id</a></div><div class="ttdeci">Id</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00394">SIDefines.h:394</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab8edae44cec4167ac46ac7f60ecb4dafa3cc9c6ed140931f8f27254a01f1c9863"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab8edae44cec4167ac46ac7f60ecb4dafa3cc9c6ed140931f8f27254a01f1c9863">llvm::AMDGPU::AMDHSA_COV4</a></div><div class="ttdeci">@ AMDHSA_COV4</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00050">AMDGPUBaseInfo.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_a5b48c1bcb9047175b400ab0ffbce82a2"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a5b48c1bcb9047175b400ab0ffbce82a2">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::isXnackOnOrAny</a></div><div class="ttdeci">bool isXnackOnOrAny() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00143">AMDGPUBaseInfo.h:143</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1GcnBufferFormatInfo_html_a612f23c8990110a4c73c179a809b45c3"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a612f23c8990110a4c73c179a809b45c3">llvm::AMDGPU::GcnBufferFormatInfo::NumFormat</a></div><div class="ttdeci">unsigned NumFormat</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00091">AMDGPUBaseInfo.h:91</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ac9ad1c3b2c132bb923532658442fa53d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ac9ad1c3b2c132bb923532658442fa53d">llvm::AMDGPU::decodeExpcnt</a></div><div class="ttdeci">unsigned decodeExpcnt(const IsaVersion &amp;Version, unsigned Waitcnt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01273">AMDGPUBaseInfo.cpp:1273</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a571ab690de666287c96ccb65d6e1b9c9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a571ab690de666287c96ccb65d6e1b9c9">llvm::AMDGPU::getMAIIsGFX940XDL</a></div><div class="ttdeci">bool getMAIIsGFX940XDL(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00445">AMDGPUBaseInfo.cpp:445</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ac8cf6481479c40f15c819868c13c7d97"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ac8cf6481479c40f15c819868c13c7d97">llvm::AMDGPU::getVOPDInstInfo</a></div><div class="ttdeci">VOPD::InstInfo getVOPDInstInfo(const MCInstrDesc &amp;OpX, const MCInstrDesc &amp;OpY)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00615">AMDGPUBaseInfo.cpp:615</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00198">MCInstrDesc.h:198</a></div></div>
<div class="ttc" id="anamespaceAMDGPU_html"><div class="ttname"><a href="namespaceAMDGPU.html">AMDGPU</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUReplaceLDSUseWithPointer_8cpp_source.html#l00114">AMDGPUReplaceLDSUseWithPointer.cpp:114</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGLZMappingInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html">llvm::AMDGPU::MIMGLZMappingInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00386">AMDGPUBaseInfo.h:386</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1">llvm::AMDGPU::OPERAND_REG_IMM_FP64</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP64</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00164">SIDefines.h:164</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a688f3c46ebc34c00ea80c22c15a0b0c1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a688f3c46ebc34c00ea80c22c15a0b0c1">llvm::AMDGPU::getMTBUFBaseOpcode</a></div><div class="ttdeci">int getMTBUFBaseOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00351">AMDGPUBaseInfo.cpp:351</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a7b581c7318ec95ec6176a880d45a6f62"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7b581c7318ec95ec6176a880d45a6f62">llvm::AMDGPU::getInitialPSInputAddr</a></div><div class="ttdeci">unsigned getInitialPSInputAddr(const Function &amp;F)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01853">AMDGPUBaseInfo.cpp:1853</a></div></div>
<div class="ttc" id="aSIDefines_8h_html_a97400ab52a53a0ee0adbaff0ae0f63e5"><div class="ttname"><a href="SIDefines_8h.html#a97400ab52a53a0ee0adbaff0ae0f63e5">FP_DENORM_FLUSH_IN_FLUSH_OUT</a></div><div class="ttdeci">#define FP_DENORM_FLUSH_IN_FLUSH_OUT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l01044">SIDefines.h:1044</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a4d33ed416833f75e97045b3ce8380132"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4d33ed416833f75e97045b3ce8380132">llvm::AMDGPU::getMTBUFHasSoffset</a></div><div class="ttdeci">bool getMTBUFHasSoffset(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00376">AMDGPUBaseInfo.cpp:376</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_acab044e26b9e568baa74e18657207a94"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#acab044e26b9e568baa74e18657207a94">llvm::AMDGPU::Waitcnt::VsCnt</a></div><div class="ttdeci">unsigned VsCnt</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00844">AMDGPUBaseInfo.h:844</a></div></div>
<div class="ttc" id="anamespacellvm_html_a5ee0a415cf089775fd277550b257f74e"><div class="ttname"><a href="namespacellvm.html#a5ee0a415cf089775fd277550b257f74e">llvm::operator&lt;&lt;</a></div><div class="ttdeci">raw_ostream &amp; operator&lt;&lt;(raw_ostream &amp;OS, const APFixedPoint &amp;FX)</div><div class="ttdef"><b>Definition:</b> <a href="APFixedPoint_8h_source.html#l00292">APFixedPoint.h:292</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a0d3e0a75774a86f6c8302eee2dfe1326"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a0d3e0a75774a86f6c8302eee2dfe1326">llvm::AMDGPU::decodeWaitcnt</a></div><div class="ttdeci">void decodeWaitcnt(const IsaVersion &amp;Version, unsigned Waitcnt, unsigned &amp;Vmcnt, unsigned &amp;Expcnt, unsigned &amp;Lgkmcnt)</div><div class="ttdoc">Decodes Vmcnt, Expcnt and Lgkmcnt from given Waitcnt for given isa Version, and writes decoded values...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01283">AMDGPUBaseInfo.cpp:1283</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_a83c68bc676103bc289d1e793d8711db6"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a83c68bc676103bc289d1e793d8711db6">llvm::AMDGPU::Waitcnt::dominates</a></div><div class="ttdeci">bool dominates(const Waitcnt &amp;Other) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00867">AMDGPUBaseInfo.h:867</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ae0f1ac0de50b2280311f02d7e1f5b25e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae0f1ac0de50b2280311f02d7e1f5b25e">llvm::AMDGPU::OPERAND_REG_IMM_V2FP32</a></div><div class="ttdeci">@ OPERAND_REG_IMM_V2FP32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00171">SIDefines.h:171</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_ae47a2723f63ec4e85b4228b56e5d759c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ae47a2723f63ec4e85b4228b56e5d759c">llvm::AMDGPU::IsaInfo::getVGPRAllocGranule</a></div><div class="ttdeci">unsigned getVGPRAllocGranule(const MCSubtargetInfo *STI, std::optional&lt; bool &gt; EnableWavefrontSize32)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01026">AMDGPUBaseInfo.cpp:1026</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a8dd1efaf10bea58df5259c9a0c223d9a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8dd1efaf10bea58df5259c9a0c223d9a">llvm::AMDGPU::IsaInfo::getMinFlatWorkGroupSize</a></div><div class="ttdeci">unsigned getMinFlatWorkGroupSize(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00909">AMDGPUBaseInfo.cpp:909</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_aecd3f3ccd0bc04187c08fd2e1bbc9924"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#aecd3f3ccd0bc04187c08fd2e1bbc9924">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::getSramEccSetting</a></div><div class="ttdeci">TargetIDSetting getSramEccSetting() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00190">AMDGPUBaseInfo.h:190</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a82dbfa9399198bd3f452694d39aff2f5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a82dbfa9399198bd3f452694d39aff2f5">llvm::AMDGPU::getMIMGLZMappingInfo</a></div><div class="ttdeci">const LLVM_READONLY MIMGLZMappingInfo * getMIMGLZMappingInfo(unsigned L)</div></div>
<div class="ttc" id="anamespacellvm_1_1IndexedInstrProf_html_a3890d6a47a6ff8b8c4ecc8a1f9040a04"><div class="ttname"><a href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">llvm::IndexedInstrProf::Version</a></div><div class="ttdeci">const uint64_t Version</div><div class="ttdef"><b>Definition:</b> <a href="InstrProf_8h_source.html#l01058">InstrProf.h:1058</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_afd9dbd4307d57a7043f5412176674de4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#afd9dbd4307d57a7043f5412176674de4">llvm::AMDGPU::getMUBUFHasSrsrc</a></div><div class="ttdeci">bool getMUBUFHasSrsrc(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00401">AMDGPUBaseInfo.cpp:401</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a81160f850e55b26a6c0495edd89f8407"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a81160f850e55b26a6c0495edd89f8407">llvm::AMDGPU::MIMGBaseOpcodeInfo::MSAA</a></div><div class="ttdeci">bool MSAA</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00357">AMDGPUBaseInfo.h:357</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a0fa106b93c4ca352414b24967b385e27"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a0fa106b93c4ca352414b24967b385e27">llvm::AMDGPU::convertSMRDOffsetUnits</a></div><div class="ttdeci">uint64_t convertSMRDOffsetUnits(const MCSubtargetInfo &amp;ST, uint64_t ByteOffset)</div><div class="ttdoc">Convert ByteOffset to dwords if the subtarget uses dword SMRD immediate offsets.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02545">AMDGPUBaseInfo.cpp:2545</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a705a7512f5b23ec9b3bb19f032040285"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a705a7512f5b23ec9b3bb19f032040285">llvm::AMDGPU::IsaInfo::getEUsPerCU</a></div><div class="ttdeci">unsigned getEUsPerCU(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00860">AMDGPUBaseInfo.cpp:860</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGInfo_html_a90dbb771e48583f0ab7ae9debe31bc89"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a90dbb771e48583f0ab7ae9debe31bc89">llvm::AMDGPU::MIMGInfo::MIMGEncoding</a></div><div class="ttdeci">uint8_t MIMGEncoding</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00446">AMDGPUBaseInfo.h:446</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a043cdaf7b89aaeeb127be5d93411637f"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a></div><div class="ttdeci">uint64_t Align</div><div class="ttdef"><b>Definition:</b> <a href="ELFObjHandler_8cpp_source.html#l00082">ELFObjHandler.cpp:82</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a240a6f2882eded67e4b70c6bb2f18411"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a240a6f2882eded67e4b70c6bb2f18411">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2INT32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_V2INT32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00182">SIDefines.h:182</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo_html"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo.html">llvm::AMDGPU::VOPD::ComponentInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00721">AMDGPUBaseInfo.h:721</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a6a404dcfcc397b46c1658356bbae054f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6a404dcfcc397b46c1658356bbae054f">llvm::AMDGPU::IsaInfo::getLocalMemorySize</a></div><div class="ttdeci">unsigned getLocalMemorySize(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00836">AMDGPUBaseInfo.cpp:836</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_a05967cfb838bbc4800fc2425c9bad2b2"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a05967cfb838bbc4800fc2425c9bad2b2">llvm::AMDGPU::Waitcnt::Waitcnt</a></div><div class="ttdeci">Waitcnt()=default</div></div>
<div class="ttc" id="astructllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment.</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00039">Alignment.h:39</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a176f799037e98f7743008924c4b72266"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">llvm::AMDGPU::getMIMGOpcode</a></div><div class="ttdeci">int getMIMGOpcode(unsigned BaseOpcode, unsigned MIMGEncoding, unsigned VDataDwords, unsigned VAddrDwords)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00225">AMDGPUBaseInfo.cpp:225</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ac252a91fbe876729643e58de5178fdf9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ac252a91fbe876729643e58de5178fdf9">llvm::AMDGPU::getHsaAbiVersion</a></div><div class="ttdeci">std::optional&lt; uint8_t &gt; getHsaAbiVersion(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00101">AMDGPUBaseInfo.cpp:101</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ade135e9169df98a7457505a0ea5b6179"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ade135e9169df98a7457505a0ea5b6179">llvm::AMDGPU::isCI</a></div><div class="ttdeci">bool isCI(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01950">AMDGPUBaseInfo.cpp:1950</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a27adb1199e74a321ab952df3817c34b4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">llvm::AMDGPU::SendMsg::StreamId</a></div><div class="ttdeci">StreamId</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00380">SIDefines.h:380</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a188c0836f8c3528401f1c236fd93b977"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">llvm::CallingConv::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdoc">LLVM IR allows to use arbitrary numbers as calling convention identifiers.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00024">CallingConv.h:24</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab07da835cd8eddcfffcfb4192dff59a6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6">llvm::AMDGPU::isGFX10Plus</a></div><div class="ttdeci">bool isGFX10Plus(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01982">AMDGPUBaseInfo.cpp:1982</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a3c65c76a817d60e322ff750366674a92"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3c65c76a817d60e322ff750366674a92">llvm::AMDGPU::isEntryFunctionCC</a></div><div class="ttdeci">bool isEntryFunctionCC(CallingConv::ID CC)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01891">AMDGPUBaseInfo.cpp:1891</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_aa71ec16c7a2bb6aaeb19ca20d7cb7442"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aa71ec16c7a2bb6aaeb19ca20d7cb7442">llvm::AMDGPU::MTBUFFormat::isValidFormatEncoding</a></div><div class="ttdeci">bool isValidFormatEncoding(unsigned Val, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01722">AMDGPUBaseInfo.cpp:1722</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a15e638c2c011a415eacb06cf4eea2cc4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a15e638c2c011a415eacb06cf4eea2cc4">llvm::AMDGPU::isHsaAbiVersion2</a></div><div class="ttdeci">bool isHsaAbiVersion2(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00120">AMDGPUBaseInfo.cpp:120</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a3856884676648fe8f7af93f6c5e60e1f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3856884676648fe8f7af93f6c5e60e1f">llvm::AMDGPU::hasPackedD16</a></div><div class="ttdeci">bool hasPackedD16(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01941">AMDGPUBaseInfo.cpp:1941</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a1855014288dfc356a7ccdd821984a972"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a1855014288dfc356a7ccdd821984a972">llvm::AMDGPU::getSMRDEncodedLiteralOffset32</a></div><div class="ttdeci">std::optional&lt; int64_t &gt; getSMRDEncodedLiteralOffset32(const MCSubtargetInfo &amp;ST, int64_t ByteOffset)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02572">AMDGPUBaseInfo.cpp:2572</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a6b354280f571932f63150e907619dcc5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a6b354280f571932f63150e907619dcc5">llvm::AMDGPU::getDefaultQueueImplicitArgPosition</a></div><div class="ttdeci">unsigned getDefaultQueueImplicitArgPosition(unsigned CodeObjectVersion)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00190">AMDGPUBaseInfo.cpp:190</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_a23df9e938f17c2808127d03b7e37f954addfd84fe89a698d53ad53f43935d05ed"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954addfd84fe89a698d53ad53f43935d05ed">llvm::AMDGPU::VOPD::COMPONENT_Y</a></div><div class="ttdeci">@ COMPONENT_Y</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00621">AMDGPUBaseInfo.h:621</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_aaea90d62530ed55360573a3373c684a6a8e19dc691619a7fc0ba9919e400a0ea2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a8e19dc691619a7fc0ba9919e400a0ea2">llvm::AMDGPU::VOPD::DST_NUM</a></div><div class="ttdeci">@ DST_NUM</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00559">AMDGPUBaseInfo.h:559</a></div></div>
<div class="ttc" id="aADT_2tmp_8txt_html_a07ed0bfaa124c15897944fe3eaa971ab"><div class="ttname"><a href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a></div><div class="ttdeci">Class for arbitrary precision integers APInt is a functional replacement for common case unsigned integer type like unsigned long or uint64_t</div><div class="ttdef"><b>Definition:</b> <a href="ADT_2tmp_8txt_source.html#l00001">tmp.txt:1</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_aa78b630d1bc4436769105c87b8e6ffce"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#aa78b630d1bc4436769105c87b8e6ffce">llvm::AMDGPU::Hwreg::isValidHwregWidth</a></div><div class="ttdeci">bool isValidHwregWidth(int64_t Width)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01521">AMDGPUBaseInfo.cpp:1521</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DepCtr_html_aed8a3720f645c7bbc2321b96e35d0db1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DepCtr.html#aed8a3720f645c7bbc2321b96e35d0db1">llvm::AMDGPU::DepCtr::getDefaultDepCtrEncoding</a></div><div class="ttdeci">int getDefaultDepCtrEncoding(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01475">AMDGPUBaseInfo.cpp:1475</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a21cbc76ff7fd60513dea122b45e00325"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a21cbc76ff7fd60513dea122b45e00325">llvm::AMDGPU::shouldEmitConstantsToTextSection</a></div><div class="ttdeci">bool shouldEmitConstantsToTextSection(const Triple &amp;TT)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01210">AMDGPUBaseInfo.cpp:1210</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a5262794b3c5fb2873b2191b0a085b522"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a5262794b3c5fb2873b2191b0a085b522">llvm::AMDGPU::SendMsg::getMsgId</a></div><div class="ttdeci">int64_t getMsgId(const StringRef Name, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01744">AMDGPUBaseInfo.cpp:1744</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a0a486fedaf3c912973ec197de1b37084"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a0a486fedaf3c912973ec197de1b37084">llvm::AMDGPU::Hwreg::isValidHwreg</a></div><div class="ttdeci">bool isValidHwreg(int64_t Id)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01513">AMDGPUBaseInfo.cpp:1513</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ad198ccff657f64471c12cc36d9aa1969"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ad198ccff657f64471c12cc36d9aa1969">llvm::AMDGPU::isVI</a></div><div class="ttdeci">bool isVI(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01954">AMDGPUBaseInfo.cpp:1954</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aff389f984e981455b4107b4708a77e5b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aff389f984e981455b4107b4708a77e5b">llvm::AMDGPU::OPERAND_REG_IMM_FP16_DEFERRED</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP16_DEFERRED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00166">SIDefines.h:166</a></div></div>
<div class="ttc" id="aRDFGraph_8cpp_html_af153ca0eadca8bc464492b7aba7feb00"><div class="ttname"><a href="RDFGraph_8cpp.html#af153ca0eadca8bc464492b7aba7feb00">G</a></div><div class="ttdeci">const DataFlowGraph &amp; G</div><div class="ttdef"><b>Definition:</b> <a href="RDFGraph_8cpp_source.html#l00200">RDFGraph.cpp:200</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ae0aedd4d5c55b5e5e71effbb234624b0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ae0aedd4d5c55b5e5e71effbb234624b0">llvm::AMDGPU::isInlinableLiteralV216</a></div><div class="ttdeci">bool isInlinableLiteralV216(int32_t Literal, bool HasInv2Pi)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02428">AMDGPUBaseInfo.cpp:2428</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps_html_a5e1b1b534cfca107377b07a8c5fb2e14"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a5e1b1b534cfca107377b07a8c5fb2e14">llvm::AMDGPU::VOPD::ComponentProps::hasSrc2Acc</a></div><div class="ttdeci">bool hasSrc2Acc() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00608">AMDGPUBaseInfo.h:608</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a82fe7f9c3e663fc434cf9074f39e664e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a82fe7f9c3e663fc434cf9074f39e664e">llvm::AMDGPU::getMIMGDimInfo</a></div><div class="ttdeci">const LLVM_READONLY MIMGDimInfo * getMIMGDimInfo(unsigned DimEnum)</div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps_html_a72806c05ab080c8703b81d6a59af6f8a"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a72806c05ab080c8703b81d6a59af6f8a">llvm::AMDGPU::VOPD::ComponentProps::ComponentProps</a></div><div class="ttdeci">ComponentProps()=default</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a4d8680fb761cf1d88232de86f8fcecba"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">llvm::AMDGPU::getRegBitWidth</a></div><div class="ttdeci">unsigned getRegBitWidth(unsigned RCID)</div><div class="ttdoc">Get the size in bits of a register from the register class RC.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02214">AMDGPUBaseInfo.cpp:2214</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa214c98bde27112b9cec6bc4e1dba715"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa214c98bde27112b9cec6bc4e1dba715">llvm::AMDGPU::getExpcntBitMask</a></div><div class="ttdeci">unsigned getExpcntBitMask(const IsaVersion &amp;Version)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01245">AMDGPUBaseInfo.cpp:1245</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo_html_aacc26485a649ba2402578708c63dd905"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#aacc26485a649ba2402578708c63dd905">llvm::AMDGPU::VOPD::InstInfo::InstInfo</a></div><div class="ttdeci">InstInfo(const MCInstrDesc &amp;OpX, const MCInstrDesc &amp;OpY)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00745">AMDGPUBaseInfo.h:745</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalValue_html"><div class="ttname"><a href="classllvm_1_1GlobalValue.html">llvm::GlobalValue</a></div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00044">GlobalValue.h:44</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_ad7b40bc19fc9d34fa389c43c397c9e2f"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad7b40bc19fc9d34fa389c43c397c9e2f">llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16Denormals</a></div><div class="ttdeci">DenormalMode FP64FP16Denormals</div><div class="ttdoc">If this is set, neither input or output denormals are flushed for both f64 and f16/v2f16 instructions...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l01337">AMDGPUBaseInfo.h:1337</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a1d6e39ef7fb8e68959a94cf9a4d6c8f8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a1d6e39ef7fb8e68959a94cf9a4d6c8f8">llvm::AMDGPU::isHsaAbiVersion4</a></div><div class="ttdeci">bool isHsaAbiVersion4(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00132">AMDGPUBaseInfo.cpp:132</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a8712096d79b8b76954f261f06351c34f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8712096d79b8b76954f261f06351c34f">llvm::AMDGPU::IsaInfo::getMinNumSGPRs</a></div><div class="ttdeci">unsigned getMinNumSGPRs(const MCSubtargetInfo *STI, unsigned WavesPerEU)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00955">AMDGPUBaseInfo.cpp:955</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a901ba4ff66898215882da41143ddf69a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a901ba4ff66898215882da41143ddf69a">llvm::AMDGPU::isInlinableIntLiteral</a></div><div class="ttdeci">LLVM_READNONE bool isInlinableIntLiteral(int64_t Literal)</div><div class="ttdoc">Is this literal inlinable, and not one of the values intended for floating point values.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l01239">AMDGPUBaseInfo.h:1239</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a9adcf3cabdbd72a34b34f13f2826314b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a9adcf3cabdbd72a34b34f13f2826314b">llvm::AMDGPU::hasG16</a></div><div class="ttdeci">bool hasG16(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01937">AMDGPUBaseInfo.cpp:1937</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00432">SIDefines.h:432</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT64</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_INT64</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00176">SIDefines.h:176</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_aef61945034b9431b804748fc317c5548"><div class="ttname"><a href="ELFObjHandler_8cpp.html#aef61945034b9431b804748fc317c5548">Index</a></div><div class="ttdeci">uint32_t Index</div><div class="ttdef"><b>Definition:</b> <a href="ELFObjHandler_8cpp_source.html#l00083">ELFObjHandler.cpp:83</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a55212d9e75092af1bf2bee56503b1609"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a55212d9e75092af1bf2bee56503b1609">llvm::AMDGPU::isVOPC64DPP</a></div><div class="ttdeci">bool isVOPC64DPP(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00436">AMDGPUBaseInfo.cpp:436</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdeci">@ ST</div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_FP32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00178">SIDefines.h:178</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a626413fe751b97e13812bb7b635e6dd5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5">llvm::AMDGPU::isGFX9</a></div><div class="ttdeci">bool isGFX9(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01958">AMDGPUBaseInfo.cpp:1958</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MAIInstInfo_html_a1f446d8405dc541ba4fa362d71461726"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MAIInstInfo.html#a1f446d8405dc541ba4fa362d71461726">llvm::AMDGPU::MAIInstInfo::is_gfx940_xdl</a></div><div class="ttdeci">bool is_gfx940_xdl</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00098">AMDGPUBaseInfo.h:98</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ae241604306db5e8ee32d6fce4ea27a08"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ae241604306db5e8ee32d6fce4ea27a08">llvm::AMDGPU::getCompletionActionImplicitArgPosition</a></div><div class="ttdeci">unsigned getCompletionActionImplicitArgPosition(unsigned CodeObjectVersion)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00202">AMDGPUBaseInfo.cpp:202</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGLZMappingInfo_html_a50419037f03a30cae3cd5c49b6a2eba4"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html#a50419037f03a30cae3cd5c49b6a2eba4">llvm::AMDGPU::MIMGLZMappingInfo::L</a></div><div class="ttdeci">MIMGBaseOpcode L</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00387">AMDGPUBaseInfo.h:387</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a3d440dcf070de6b886a26184866b78b5"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a3d440dcf070de6b886a26184866b78b5">llvm::AMDGPU::SIModeRegisterDefaults::allFP64FP16Denormals</a></div><div class="ttdeci">bool allFP64FP16Denormals() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l01363">AMDGPUBaseInfo.h:1363</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperandInfo_html_a9173ff0e651bbc7ce633a7c4b83d9586"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">llvm::MCOperandInfo::OperandType</a></div><div class="ttdeci">uint8_t OperandType</div><div class="ttdoc">Information about the type of the operand.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00097">MCInstrDesc.h:97</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a298e739dde06173007b96fbd230a4c42"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a298e739dde06173007b96fbd230a4c42">llvm::AMDGPU::initDefaultAMDKernelCodeT</a></div><div class="ttdeci">void initDefaultAMDKernelCodeT(amd_kernel_code_t &amp;Header, const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01126">AMDGPUBaseInfo.cpp:1126</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_abc6ef6fb828278d2afdcd60500e888a8"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#abc6ef6fb828278d2afdcd60500e888a8">llvm::AMDGPU::Waitcnt::combined</a></div><div class="ttdeci">Waitcnt combined(const Waitcnt &amp;Other) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00872">AMDGPUBaseInfo.h:872</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a34bedf6819d66a1319b6509e6a0f14a1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a34bedf6819d66a1319b6509e6a0f14a1">llvm::AMDGPU::getIntegerAttribute</a></div><div class="ttdeci">int getIntegerAttribute(const Function &amp;F, StringRef Name, int Default)</div></div>
<div class="ttc" id="aBasicAliasAnalysis_8cpp_html_af6d5cafbdfc5313e65d990120021a3ec"><div class="ttname"><a href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a></div><div class="ttdeci">basic Basic Alias true</div><div class="ttdef"><b>Definition:</b> <a href="BasicAliasAnalysis_8cpp_source.html#l01804">BasicAliasAnalysis.cpp:1804</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_a52645f3147ddf675fcdc212b277a26d6"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a52645f3147ddf675fcdc212b277a26d6">llvm::AMDGPU::Waitcnt::hasWaitExceptVsCnt</a></div><div class="ttdeci">bool hasWaitExceptVsCnt() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00859">AMDGPUBaseInfo.h:859</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_ad7dd54506a10298ec49300c5cd1f3dfc"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#ad7dd54506a10298ec49300c5cd1f3dfc">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::isSramEccOnOrOff</a></div><div class="ttdeci">bool isSramEccOnOrOff() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00183">AMDGPUBaseInfo.h:183</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5ee59b5ad9e64f6b900b6cdd5567b15b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5ee59b5ad9e64f6b900b6cdd5567b15b">llvm::AMDGPU::isIntrinsicAlwaysUniform</a></div><div class="ttdeci">bool isIntrinsicAlwaysUniform(unsigned IntrID)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02686">AMDGPUBaseInfo.cpp:2686</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_a23df9e938f17c2808127d03b7e37f954a1aaf7b0f8957e7b63944d9da68c50bb6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954a1aaf7b0f8957e7b63944d9da68c50bb6">llvm::AMDGPU::VOPD::COMPONENT_X</a></div><div class="ttdeci">@ COMPONENT_X</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00620">AMDGPUBaseInfo.h:620</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1GcnBufferFormatInfo_html_a0675d44d3f636f6152c2f929e346a745"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a0675d44d3f636f6152c2f929e346a745">llvm::AMDGPU::GcnBufferFormatInfo::BitsPerComp</a></div><div class="ttdeci">unsigned BitsPerComp</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00089">AMDGPUBaseInfo.h:89</a></div></div>
<div class="ttc" id="aSIDefines_8h_html_a794476833214d5191d905cb35da453a8"><div class="ttname"><a href="SIDefines_8h.html#a794476833214d5191d905cb35da453a8">FP_DENORM_FLUSH_NONE</a></div><div class="ttdeci">#define FP_DENORM_FLUSH_NONE</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l01047">SIDefines.h:1047</a></div></div>
<div class="ttc" id="astructllvm_1_1DenormalMode_html"><div class="ttname"><a href="structllvm_1_1DenormalMode.html">llvm::DenormalMode</a></div><div class="ttdoc">Represent subnormal handling kind for floating point instruction inputs and outputs.</div><div class="ttdef"><b>Definition:</b> <a href="FloatingPointMode_8h_source.html#l00069">FloatingPointMode.h:69</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a7f1fb395544187e40759c05c6b8bc729"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a7f1fb395544187e40759c05c6b8bc729">llvm::AMDGPU::SIModeRegisterDefaults::FP32Denormals</a></div><div class="ttdeci">DenormalMode FP32Denormals</div><div class="ttdoc">If this is set, neither input or output denormals are flushed for most f32 instructions.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l01333">AMDGPUBaseInfo.h:1333</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a9e1105627cdd5b4ab11d4dac7edb21cf"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a9e1105627cdd5b4ab11d4dac7edb21cf">llvm::AMDGPU::getGcnBufferFormatInfo</a></div><div class="ttdeci">const GcnBufferFormatInfo * getGcnBufferFormatInfo(uint8_t BitsPerComp, uint8_t NumComponents, uint8_t NumFormat, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02690">AMDGPUBaseInfo.cpp:2690</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1WMMAOpcodeMappingInfo_html_a0bc1954b7c8449950786e6c96d1eab8a"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1WMMAOpcodeMappingInfo.html#a0bc1954b7c8449950786e6c96d1eab8a">llvm::AMDGPU::WMMAOpcodeMappingInfo::Opcode3Addr</a></div><div class="ttdeci">unsigned Opcode3Addr</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00416">AMDGPUBaseInfo.h:416</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html">llvm::AMDGPU::MIMGMIPMappingInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00391">AMDGPUBaseInfo.h:391</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a20f21352639512a028b2297e3cba9094"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a20f21352639512a028b2297e3cba9094">llvm::AMDGPU::IsaInfo::getWavefrontSize</a></div><div class="ttdeci">unsigned getWavefrontSize(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00827">AMDGPUBaseInfo.cpp:827</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a1f8110d15ce3aad630ec2e52906226da"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a1f8110d15ce3aad630ec2e52906226da">llvm::AMDGPU::isSISrcInlinableOperand</a></div><div class="ttdeci">bool isSISrcInlinableOperand(const MCInstrDesc &amp;Desc, unsigned OpNo)</div><div class="ttdoc">Does this operand support only inlinable literals?</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02205">AMDGPUBaseInfo.cpp:2205</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a847f632e8de2b09521e5e9861ae3503f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a847f632e8de2b09521e5e9861ae3503f">llvm::AMDGPU::Hwreg::isValidHwregOffset</a></div><div class="ttdeci">bool isValidHwregOffset(int64_t Offset)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01517">AMDGPUBaseInfo.cpp:1517</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps_html_a2f44e2d207315fe1cf5539e86e4788de"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a2f44e2d207315fe1cf5539e86e4788de">llvm::AMDGPU::VOPD::ComponentProps::hasMandatoryLiteral</a></div><div class="ttdeci">bool hasMandatoryLiteral() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00591">AMDGPUBaseInfo.h:591</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_addb7ac73684b6266c9a9c177c602d603"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#addb7ac73684b6266c9a9c177c602d603">llvm::AMDGPU::isMAC</a></div><div class="ttdeci">bool isMAC(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00467">AMDGPUBaseInfo.cpp:467</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_ad261de8c9788fcacfda7ea1b58820aee"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad261de8c9788fcacfda7ea1b58820aee">llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp</a></div><div class="ttdeci">bool DX10Clamp</div><div class="ttdoc">Used by the vector ALU to force DX10-style treatment of NaNs: when set, clamp NaN to zero; otherwise,...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l01329">AMDGPUBaseInfo.h:1329</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1CanBeVOPD_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1CanBeVOPD.html">llvm::AMDGPU::CanBeVOPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00516">AMDGPUBaseInfo.h:516</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ac95f41127d78da414e20eb091961726c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ac95f41127d78da414e20eb091961726c">llvm::AMDGPU::encodeVmcnt</a></div><div class="ttdeci">unsigned encodeVmcnt(const IsaVersion &amp;Version, unsigned Waitcnt, unsigned Vmcnt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01298">AMDGPUBaseInfo.cpp:1298</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo_html_a690225337940c79af87e84a81089ca01"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo.html#a690225337940c79af87e84a81089ca01">llvm::AMDGPU::VOPD::ComponentInfo::ComponentInfo</a></div><div class="ttdeci">ComponentInfo(const MCInstrDesc &amp;OpDesc, ComponentKind Kind=ComponentKind::SINGLE)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00724">AMDGPUBaseInfo.h:724</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGOffsetMappingInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGOffsetMappingInfo.html">llvm::AMDGPU::MIMGOffsetMappingInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00401">AMDGPUBaseInfo.h:401</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a5b166ae228ebbfdb96736d6022f3feeda27a385675142c462571165c839e41aa0"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda27a385675142c462571165c839e41aa0">llvm::CallingConv::AMDGPU_KERNEL</a></div><div class="ttdeci">@ AMDGPU_KERNEL</div><div class="ttdoc">Used for AMDGPU code object kernels.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00197">CallingConv.h:197</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a9af58a5d20f2215a00b675f34db92771"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a9af58a5d20f2215a00b675f34db92771">llvm::AMDGPU::getAddrSizeMIMGOp</a></div><div class="ttdeci">unsigned getAddrSizeMIMGOp(const MIMGBaseOpcodeInfo *BaseOpcode, const MIMGDimInfo *Dim, bool IsA16, bool IsG16Supported)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00245">AMDGPUBaseInfo.cpp:245</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_a25bbe697f6fdd4ee71f4897eaa8f2c65"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a25bbe697f6fdd4ee71f4897eaa8f2c65">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::getXnackSetting</a></div><div class="ttdeci">TargetIDSetting getXnackSetting() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00157">AMDGPUBaseInfo.h:157</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86AS_html_aea2591d7d017866934bcf72ee3dc8a31a5b3a782ccae295a254e2794ad30ad07f"><div class="ttname"><a href="namespacellvm_1_1X86AS.html#aea2591d7d017866934bcf72ee3dc8a31a5b3a782ccae295a254e2794ad30ad07f">llvm::X86AS::FS</a></div><div class="ttdeci">@ FS</div><div class="ttdef"><b>Definition:</b> <a href="X86_8h_source.html#l00201">X86.h:201</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a0bfeeff20516a03e7a4ebf2f0a23fe10a5b5c7c0eaf47f7ad83186812ec4198b3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a0bfeeff20516a03e7a4ebf2f0a23fe10a5b5c7c0eaf47f7ad83186812ec4198b3">llvm::AMDGPU::IsaInfo::FIXED_NUM_SGPRS_FOR_INIT_BUG</a></div><div class="ttdeci">@ FIXED_NUM_SGPRS_FOR_INIT_BUG</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00115">AMDGPUBaseInfo.h:115</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a428384bbf309ae613bace2f8d381dc8b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a428384bbf309ae613bace2f8d381dc8b">llvm::AMDGPU::IsaInfo::getNumVGPRBlocks</a></div><div class="ttdeci">unsigned getNumVGPRBlocks(const MCSubtargetInfo *STI, unsigned NumVGPRs, std::optional&lt; bool &gt; EnableWavefrontSize32)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01116">AMDGPUBaseInfo.cpp:1116</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af8a54ac41ca1a9ea47ddf7586896b792"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af8a54ac41ca1a9ea47ddf7586896b792">llvm::AMDGPU::isGFX9_GFX10</a></div><div class="ttdeci">bool isGFX9_GFX10(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01962">AMDGPUBaseInfo.cpp:1962</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aaa5206c68c1154739d294222bb087c8f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aaa5206c68c1154739d294222bb087c8f">llvm::AMDGPU::getHostcallImplicitArgPosition</a></div><div class="ttdeci">unsigned getHostcallImplicitArgPosition(unsigned CodeObjectVersion)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00178">AMDGPUBaseInfo.cpp:178</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7">llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_INT16</div><div class="ttdoc">Operands with an AccVGPR register or inline constant.</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00190">SIDefines.h:190</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps_html_ac2fcbf90cab1051b2e9603fcde4df030"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#ac2fcbf90cab1051b2e9603fcde4df030">llvm::AMDGPU::VOPD::ComponentProps::getMandatoryLiteralCompOperandIndex</a></div><div class="ttdeci">unsigned getMandatoryLiteralCompOperandIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00595">AMDGPUBaseInfo.h:595</a></div></div>
<div class="ttc" id="aSIWholeQuadMode_8cpp_html_a0c198437833c48138f49e3589bd08773"><div class="ttname"><a href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a></div><div class="ttdeci">SI Whole Quad Mode</div><div class="ttdef"><b>Definition:</b> <a href="SIWholeQuadMode_8cpp_source.html#l00262">SIWholeQuadMode.cpp:262</a></div></div>
<div class="ttc" id="aMemDepPrinter_8cpp_html_a470d8721ad7c3b718e9daeabdaeb4700"><div class="ttname"><a href="MemDepPrinter_8cpp.html#a470d8721ad7c3b718e9daeabdaeb4700">function</a></div><div class="ttdeci">print Print MemDeps of function</div><div class="ttdef"><b>Definition:</b> <a href="MemDepPrinter_8cpp_source.html#l00082">MemDepPrinter.cpp:82</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1WMMAOpcodeMappingInfo_html_a9dd07ef4e8e7c4a0d4f3c7a42027a0a9"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1WMMAOpcodeMappingInfo.html#a9dd07ef4e8e7c4a0d4f3c7a42027a0a9">llvm::AMDGPU::WMMAOpcodeMappingInfo::Opcode2Addr</a></div><div class="ttdeci">unsigned Opcode2Addr</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00415">AMDGPUBaseInfo.h:415</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_a49bff4908daae259709685d4bbf1a4dc"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a49bff4908daae259709685d4bbf1a4dc">llvm::AMDGPU::Waitcnt::LgkmCnt</a></div><div class="ttdeci">unsigned LgkmCnt</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00843">AMDGPUBaseInfo.h:843</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_a19cafb2b98160d416f6b684843fc4989"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#a19cafb2b98160d416f6b684843fc4989">llvm::AMDGPU::Exp::isSupportedTgtId</a></div><div class="ttdeci">bool isSupportedTgtId(unsigned Id, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01600">AMDGPUBaseInfo.cpp:1600</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_afeb7e0bccf88c9d23d02454609eb431a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afeb7e0bccf88c9d23d02454609eb431a">llvm::AMDGPU::IsaInfo::getTotalNumSGPRs</a></div><div class="ttdeci">unsigned getTotalNumSGPRs(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00936">AMDGPUBaseInfo.cpp:936</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_aaea90d62530ed55360573a3373c684a6a742e01b153f4debc38a1b1ca1e6db5cd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a742e01b153f4debc38a1b1ca1e6db5cd">llvm::AMDGPU::VOPD::MAX_OPR_NUM</a></div><div class="ttdeci">@ MAX_OPR_NUM</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00561">AMDGPUBaseInfo.h:561</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a2fa58f3e19c6038d01bd699308237c14"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a2fa58f3e19c6038d01bd699308237c14">llvm::AMDGPU::getMIMGInfo</a></div><div class="ttdeci">const LLVM_READONLY MIMGInfo * getMIMGInfo(unsigned Opc)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a1c7defd095b189efb8d60e90556f2b21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a1c7defd095b189efb8d60e90556f2b21">llvm::AMDGPU::isGFX10Before1030</a></div><div class="ttdeci">bool isGFX10Before1030(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02002">AMDGPUBaseInfo.cpp:2002</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2INT16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_V2INT16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00180">SIDefines.h:180</a></div></div>
<div class="ttc" id="aclassllvm_1_1Module_html"><div class="ttname"><a href="classllvm_1_1Module.html">llvm::Module</a></div><div class="ttdoc">A Module instance is used to store all the information related to an LLVM module.</div><div class="ttdef"><b>Definition:</b> <a href="Module_8h_source.html#l00065">Module.h:65</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a7baaa91927748c04ac388e82788a973d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a7baaa91927748c04ac388e82788a973d">llvm::AMDGPU::IsaInfo::getAddressableNumSGPRs</a></div><div class="ttdeci">unsigned getAddressableNumSGPRs(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00943">AMDGPUBaseInfo.cpp:943</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5af8ac73c62f6f1da6175d32824633a064"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af8ac73c62f6f1da6175d32824633a064">llvm::AMDGPU::OPERAND_REG_IMM_FP32_DEFERRED</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP32_DEFERRED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00167">SIDefines.h:167</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo_html_adbae703ce83d33e441dd00ebe672e340"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo.html#adbae703ce83d33e441dd00ebe672e340">llvm::AMDGPU::VOPD::ComponentInfo::ComponentInfo</a></div><div class="ttdeci">ComponentInfo(const MCInstrDesc &amp;OpDesc, const ComponentProps &amp;OpXProps)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00729">AMDGPUBaseInfo.h:729</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a3b6665b446a6192cc2b5ecf51082ea83"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a3b6665b446a6192cc2b5ecf51082ea83">llvm::AMDGPU::MIMGBaseOpcodeInfo::AtomicX2</a></div><div class="ttdeci">bool AtomicX2</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00347">AMDGPUBaseInfo.h:347</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a81576381721fb9bbda2d0dbf37866dd6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a81576381721fb9bbda2d0dbf37866dd6">llvm::AMDGPU::MTBUFFormat::convertDfmtNfmt2Ufmt</a></div><div class="ttdeci">int64_t convertDfmtNfmt2Ufmt(unsigned Dfmt, unsigned Nfmt, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01705">AMDGPUBaseInfo.cpp:1705</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a99d8e5747c69e74d27f050f13c4809b3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99d8e5747c69e74d27f050f13c4809b3">llvm::AMDGPU::IsaInfo::getNumSGPRBlocks</a></div><div class="ttdeci">unsigned getNumSGPRBlocks(const MCSubtargetInfo *STI, unsigned NumSGPRs)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01020">AMDGPUBaseInfo.cpp:1020</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_FP32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00193">SIDefines.h:193</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_ab6e8b39aa26af871d8ede5fa8c791ee6ad15305d7a4e34e02489c74a5ef542f36"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ad15305d7a4e34e02489c74a5ef542f36">llvm::AMDGPU::IsaInfo::TargetIDSetting::Off</a></div><div class="ttdeci">@ Off</div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGInfo_html_a4329e8b5b79e5905cf638e7e5e278734"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a4329e8b5b79e5905cf638e7e5e278734">llvm::AMDGPU::MIMGInfo::BaseOpcode</a></div><div class="ttdeci">uint16_t BaseOpcode</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00445">AMDGPUBaseInfo.h:445</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a04097b4ec5e8da48a2fb3c407900f938"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a04097b4ec5e8da48a2fb3c407900f938">llvm::AMDGPU::isInlinableLiteral16</a></div><div class="ttdeci">bool isInlinableLiteral16(int16_t Literal, bool HasInv2Pi)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02409">AMDGPUBaseInfo.cpp:2409</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101">llvm::AMDGPU::OPERAND_REG_IMM_INT16</a></div><div class="ttdeci">@ OPERAND_REG_IMM_INT16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00162">SIDefines.h:162</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a8adcca4377f5dfb320d2f81a84a9998e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a8adcca4377f5dfb320d2f81a84a9998e">llvm::AMDGPU::getMIMGBaseOpcodeInfo</a></div><div class="ttdeci">const LLVM_READONLY MIMGBaseOpcodeInfo * getMIMGBaseOpcodeInfo(unsigned BaseOpcode)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a3d771c9a80e1f447cd91ed125683c36a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3d771c9a80e1f447cd91ed125683c36a">llvm::AMDGPU::getMIMGMIPMappingInfo</a></div><div class="ttdeci">const LLVM_READONLY MIMGMIPMappingInfo * getMIMGMIPMappingInfo(unsigned MIP)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459">llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_INT32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00191">SIDefines.h:191</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a17fdd839fe8a33228f9a48fcb9016455"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a17fdd839fe8a33228f9a48fcb9016455">llvm::AMDGPU::isHsaAbiVersion5</a></div><div class="ttdeci">bool isHsaAbiVersion5(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00138">AMDGPUBaseInfo.cpp:138</a></div></div>
<div class="ttc" id="anamespacellvm_html_a57f2ca0e57f4f7b13f56f9aa16af3e0d"><div class="ttname"><a href="namespacellvm.html#a57f2ca0e57f4f7b13f56f9aa16af3e0d">llvm::min</a></div><div class="ttdeci">Expected&lt; ExpressionValue &gt; min(const ExpressionValue &amp;Lhs, const ExpressionValue &amp;Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="FileCheck_8cpp_source.html#l00357">FileCheck.cpp:357</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1WMMAOpcodeMappingInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1WMMAOpcodeMappingInfo.html">llvm::AMDGPU::WMMAOpcodeMappingInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00414">AMDGPUBaseInfo.h:414</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_ab56dd7bdfea0401c802b4c94cb76ef1e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab56dd7bdfea0401c802b4c94cb76ef1e">llvm::AMDGPU::IsaInfo::getNumWavesPerEUWithNumVGPRs</a></div><div class="ttdeci">unsigned getNumWavesPerEUWithNumVGPRs(const MCSubtargetInfo *STI, unsigned NumVGPRs)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01073">AMDGPUBaseInfo.cpp:1073</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a86d3f9d8f1b254785b115b8ee26720a9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a86d3f9d8f1b254785b115b8ee26720a9">llvm::AMDGPU::isNotGFX10Plus</a></div><div class="ttdeci">bool isNotGFX10Plus(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01998">AMDGPUBaseInfo.cpp:1998</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a73a26b602f2fa523f75a842d92f39d84"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a73a26b602f2fa523f75a842d92f39d84">llvm::AMDGPU::SendMsg::isValidMsgId</a></div><div class="ttdeci">bool isValidMsgId(int64_t MsgId, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01749">AMDGPUBaseInfo.cpp:1749</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MAIInstInfo_html_a9696775ba8794cc6b6880ef337a77e06"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MAIInstInfo.html#a9696775ba8794cc6b6880ef337a77e06">llvm::AMDGPU::MAIInstInfo::is_dgemm</a></div><div class="ttdeci">bool is_dgemm</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00097">AMDGPUBaseInfo.h:97</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DepCtr_html_ac8e67eb826ed33ec20e1d0ed0ae7ea89"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DepCtr.html#ac8e67eb826ed33ec20e1d0ed0ae7ea89">llvm::AMDGPU::DepCtr::isSymbolicDepCtrEncoding</a></div><div class="ttdeci">bool isSymbolicDepCtrEncoding(unsigned Code, bool &amp;HasNonDefaultVal, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01482">AMDGPUBaseInfo.cpp:1482</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00050">StringRef.h:50</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGLZMappingInfo_html_a28348ffacda47a7b8a8d232d15e80b3a"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html#a28348ffacda47a7b8a8d232d15e80b3a">llvm::AMDGPU::MIMGLZMappingInfo::LZ</a></div><div class="ttdeci">MIMGBaseOpcode LZ</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00388">AMDGPUBaseInfo.h:388</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_a4bf31927fa51c731edb3cd3b2d17a8e3"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a4bf31927fa51c731edb3cd3b2d17a8e3">llvm::AMDGPU::Waitcnt::hasWait</a></div><div class="ttdeci">bool hasWait() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00855">AMDGPUBaseInfo.h:855</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a613e1ffe13a3fd0effd5d299cb5b2665"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a613e1ffe13a3fd0effd5d299cb5b2665">llvm::AMDGPU::getVOP3IsSingle</a></div><div class="ttdeci">bool getVOP3IsSingle(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00431">AMDGPUBaseInfo.cpp:431</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aed806a7ba6b394b96bf0ab66d1238ed4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aed806a7ba6b394b96bf0ab66d1238ed4">llvm::AMDGPU::isModuleEntryFunctionCC</a></div><div class="ttdeci">bool isModuleEntryFunctionCC(CallingConv::ID CC)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01908">AMDGPUBaseInfo.cpp:1908</a></div></div>
<div class="ttc" id="aSupport_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00143">ErrorHandling.h:143</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5688c3d8cf734f824f2637b7bc91e2cb"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5688c3d8cf734f824f2637b7bc91e2cb">llvm::AMDGPU::isCompute</a></div><div class="ttdeci">bool isCompute(CallingConv::ID cc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01887">AMDGPUBaseInfo.cpp:1887</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a189dc8ec1094594ef975c7734391ab86"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a189dc8ec1094594ef975c7734391ab86">llvm::AMDGPU::getMIMGBiasMappingInfo</a></div><div class="ttdeci">const LLVM_READONLY MIMGBiasMappingInfo * getMIMGBiasMappingInfo(unsigned Bias)</div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo_html_acae7fe39beac2b621978d10bb1258b62"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#acae7fe39beac2b621978d10bb1258b62">llvm::AMDGPU::VOPD::InstInfo::getInvalidCompOperandIndex</a></div><div class="ttdeci">std::optional&lt; unsigned &gt; getInvalidCompOperandIndex(std::function&lt; unsigned(unsigned, unsigned)&gt; GetRegIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00569">AMDGPUBaseInfo.cpp:569</a></div></div>
<div class="ttc" id="alib_2Target_2ARM_2README_8txt_html_a1b45f45820a60c09244a87eb59824aec"><div class="ttname"><a href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a></div><div class="ttdeci">add sub stmia L5 ldr r0 bl L_printf $stub Instead of a and a wouldn t it be better to do three moves *Return an aggregate type is even return S</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2ARM_2README_8txt_source.html#l00210">README.txt:210</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a70ffab1206752dada12358c20e0cbfb5"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a70ffab1206752dada12358c20e0cbfb5">llvm::AMDGPU::MIMGBaseOpcodeInfo::Coordinates</a></div><div class="ttdeci">bool Coordinates</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00354">AMDGPUBaseInfo.h:354</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ac081b93b5462f316ed0b76ff017205a1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ac081b93b5462f316ed0b76ff017205a1">llvm::AMDGPU::isLegalSMRDEncodedUnsignedOffset</a></div><div class="ttdeci">bool isLegalSMRDEncodedUnsignedOffset(const MCSubtargetInfo &amp;ST, int64_t EncodedOffset)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02527">AMDGPUBaseInfo.cpp:2527</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a7fba5af4359eeeef753f1c286ea8d0d7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7fba5af4359eeeef753f1c286ea8d0d7">llvm::AMDGPU::isSISrcOperand</a></div><div class="ttdeci">bool isSISrcOperand(const MCInstrDesc &amp;Desc, unsigned OpNo)</div><div class="ttdoc">Is this an AMDGPU specific source operand? These include registers, inline constants,...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02162">AMDGPUBaseInfo.cpp:2162</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a77c69067ae8279bc00ab8757731e90d7"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a></div><div class="ttdeci">auto CC</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">RISCVRedundantCopyElimination.cpp:79</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_a9a8454c98e4cd886bb3c4d96af96463b"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a9a8454c98e4cd886bb3c4d96af96463b">llvm::AMDGPU::Waitcnt::hasWaitVsCnt</a></div><div class="ttdeci">bool hasWaitVsCnt() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00863">AMDGPUBaseInfo.h:863</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af9f05d3701d61f10054f263eec92da45"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af9f05d3701d61f10054f263eec92da45">llvm::AMDGPU::isGraphics</a></div><div class="ttdeci">bool isGraphics(CallingConv::ID cc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01883">AMDGPUBaseInfo.cpp:1883</a></div></div>
<div class="ttc" id="astructamd__kernel__code__t_html"><div class="ttname"><a href="structamd__kernel__code__t.html">amd_kernel_code_t</a></div><div class="ttdoc">AMD Kernel Code Object (amd_kernel_code_t).</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00526">AMDKernelCodeT.h:526</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_a885bd668f35ea0b9e00d44499495c0fc"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a885bd668f35ea0b9e00d44499495c0fc">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::isXnackSupported</a></div><div class="ttdeci">bool isXnackSupported() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00138">AMDGPUBaseInfo.h:138</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a329b5f490df50f14bf5c359c0a01e99a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a329b5f490df50f14bf5c359c0a01e99a">llvm::AMDGPU::IsaInfo::getMaxFlatWorkGroupSize</a></div><div class="ttdeci">unsigned getMaxFlatWorkGroupSize(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00913">AMDGPUBaseInfo.cpp:913</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_ab0fcd9e7a60a23a941500f531dcc0379"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#ab0fcd9e7a60a23a941500f531dcc0379">llvm::AMDGPU::Exp::getTgtName</a></div><div class="ttdeci">bool getTgtName(unsigned Id, StringRef &amp;Name, int &amp;Index)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01566">AMDGPUBaseInfo.cpp:1566</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_aef8cc873f32a01d3ad1f742193977561"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#aef8cc873f32a01d3ad1f742193977561">llvm::AMDGPU::Waitcnt::VmCnt</a></div><div class="ttdeci">unsigned VmCnt</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00841">AMDGPUBaseInfo.h:841</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aee6b630ac15f65f731a072177d51207c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aee6b630ac15f65f731a072177d51207c">llvm::AMDGPU::getMTBUFHasVAddr</a></div><div class="ttdeci">bool getMTBUFHasVAddr(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00366">AMDGPUBaseInfo.cpp:366</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00135">MCRegisterInfo.h:135</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps_html_af1c27ddfefc069eb1910f8f1d060a071"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#af1c27ddfefc069eb1910f8f1d060a071">llvm::AMDGPU::VOPD::ComponentProps::getCompParsedSrcOperandsNum</a></div><div class="ttdeci">unsigned getCompParsedSrcOperandsNum() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00586">AMDGPUBaseInfo.h:586</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_a398bc0b5b6f80a8ebee6f6578149d50d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a398bc0b5b6f80a8ebee6f6578149d50d">llvm::AMDGPU::VOPD::COMPONENTS</a></div><div class="ttdeci">constexpr unsigned COMPONENTS[]</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00568">AMDGPUBaseInfo.h:568</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a4a00ba2881acaf308adce8c29b70fc07"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a4a00ba2881acaf308adce8c29b70fc07">llvm::AMDGPU::MIMGBaseOpcodeInfo::BaseOpcode</a></div><div class="ttdeci">MIMGBaseOpcode BaseOpcode</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00344">AMDGPUBaseInfo.h:344</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1GcnBufferFormatInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">llvm::AMDGPU::GcnBufferFormatInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00087">AMDGPUBaseInfo.h:87</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a7081f8bd5a4295981c0f2cf7c3acc9f4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7081f8bd5a4295981c0f2cf7c3acc9f4">llvm::AMDGPU::isGFX8_GFX9_GFX10</a></div><div class="ttdeci">bool isGFX8_GFX9_GFX10(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01966">AMDGPUBaseInfo.cpp:1966</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1GcnBufferFormatInfo_html_a0dbd092153cf7af3da08ab393d5a8fe3"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a0dbd092153cf7af3da08ab393d5a8fe3">llvm::AMDGPU::GcnBufferFormatInfo::Format</a></div><div class="ttdeci">unsigned Format</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00088">AMDGPUBaseInfo.h:88</a></div></div>
<div class="ttc" id="aSampleProfWriter_8cpp_html_ac5f3689931c7238da06ba00cf1002c62"><div class="ttname"><a href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a></div><div class="ttdeci">raw_pwrite_stream &amp; OS</div><div class="ttdef"><b>Definition:</b> <a href="SampleProfWriter_8cpp_source.html#l00053">SampleProfWriter.cpp:53</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab8edae44cec4167ac46ac7f60ecb4dafa711409641c0c7d8abfdd30931d8386d2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab8edae44cec4167ac46ac7f60ecb4dafa711409641c0c7d8abfdd30931d8386d2">llvm::AMDGPU::AMDHSA_COV2</a></div><div class="ttdeci">@ AMDHSA_COV2</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00048">AMDGPUBaseInfo.h:48</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_aa145eb4bbc534a2bae0b03059fad51b7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aa145eb4bbc534a2bae0b03059fad51b7">llvm::AMDGPU::MTBUFFormat::getUnifiedFormat</a></div><div class="ttdeci">int64_t getUnifiedFormat(const StringRef Name, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01680">AMDGPUBaseInfo.cpp:1680</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ac251a1b5841022f34ff2791b1ce3b690"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ac251a1b5841022f34ff2791b1ce3b690">llvm::AMDGPU::isGFX9Plus</a></div><div class="ttdeci">bool isGFX9Plus(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01974">AMDGPUBaseInfo.cpp:1974</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_adf4bf704a730b8d3f9ce8497eddf5aee"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#adf4bf704a730b8d3f9ce8497eddf5aee">llvm::AMDGPU::getDefaultAmdhsaKernelDescriptor</a></div><div class="ttdeci">amdhsa::kernel_descriptor_t getDefaultAmdhsaKernelDescriptor(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01162">AMDGPUBaseInfo.cpp:1162</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a49897e4c6b2b01d68f4cc65cbb4e93e7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a49897e4c6b2b01d68f4cc65cbb4e93e7">llvm::AMDGPU::isGroupSegment</a></div><div class="ttdeci">bool isGroupSegment(const GlobalValue *GV)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01196">AMDGPUBaseInfo.cpp:1196</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a00ddec6f625f5fdc41b2ee64b272b5b9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a00ddec6f625f5fdc41b2ee64b272b5b9">llvm::AMDGPU::IsaInfo::getVGPREncodingGranule</a></div><div class="ttdeci">unsigned getVGPREncodingGranule(const MCSubtargetInfo *STI, std::optional&lt; bool &gt; EnableWavefrontSize32)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01044">AMDGPUBaseInfo.cpp:1044</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_ab781b6c8e09b89d8210ea3935b54befb"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#ab781b6c8e09b89d8210ea3935b54befb">llvm::AMDGPU::Waitcnt::Waitcnt</a></div><div class="ttdeci">Waitcnt(unsigned VmCnt, unsigned ExpCnt, unsigned LgkmCnt, unsigned VsCnt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00847">AMDGPUBaseInfo.h:847</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_ac9f2b7fbd9fbac3e931acc40904639e1"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#ac9f2b7fbd9fbac3e931acc40904639e1">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::setSramEccSetting</a></div><div class="ttdeci">void setSramEccSetting(TargetIDSetting NewSramEccSetting)</div><div class="ttdoc">Sets sramecc setting to NewSramEccSetting.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00195">AMDGPUBaseInfo.h:195</a></div></div>
<div class="ttc" id="aCallingConv_8h_html"><div class="ttname"><a href="CallingConv_8h.html">CallingConv.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a538a5f491696e8b8ef0987e3aaedbb37"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a538a5f491696e8b8ef0987e3aaedbb37">llvm::AMDGPU::encodeWaitcnt</a></div><div class="ttdeci">unsigned encodeWaitcnt(const IsaVersion &amp;Version, unsigned Vmcnt, unsigned Expcnt, unsigned Lgkmcnt)</div><div class="ttdoc">Encodes Vmcnt, Expcnt and Lgkmcnt into Waitcnt for given isa Version.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01319">AMDGPUBaseInfo.cpp:1319</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_adbb10f56f9659f287512e286ededa608"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#adbb10f56f9659f287512e286ededa608">llvm::AMDGPU::SendMsg::isValidMsgOp</a></div><div class="ttdeci">bool isValidMsgOp(int64_t MsgId, int64_t OpId, const MCSubtargetInfo &amp;STI, bool Strict)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01770">AMDGPUBaseInfo.cpp:1770</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a58f60f9ac04e27846a67a951d920837e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a58f60f9ac04e27846a67a951d920837e">llvm::AMDGPU::isSI</a></div><div class="ttdeci">bool isSI(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01946">AMDGPUBaseInfo.cpp:1946</a></div></div>
<div class="ttc" id="astructllvm_1_1DenormalMode_html_a8b25a485fab5c4ade966d2ad73bc2ccf"><div class="ttname"><a href="structllvm_1_1DenormalMode.html#a8b25a485fab5c4ade966d2ad73bc2ccf">llvm::DenormalMode::getPreserveSign</a></div><div class="ttdeci">static constexpr DenormalMode getPreserveSign()</div><div class="ttdef"><b>Definition:</b> <a href="FloatingPointMode_8h_source.html#l00107">FloatingPointMode.h:107</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ae51ff25f16b928b2b8712a613e4fd3db"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae51ff25f16b928b2b8712a613e4fd3db">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP64</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_FP64</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00194">SIDefines.h:194</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_ae9ec355054ee6400df6ba242dd3cb032"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#ae9ec355054ee6400df6ba242dd3cb032">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::toString</a></div><div class="ttdeci">std::string toString() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00720">AMDGPUBaseInfo.cpp:720</a></div></div>
<div class="ttc" id="aCompiler_8h_html_a39557b142c7bfcc54d3874aae7084907"><div class="ttname"><a href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div><div class="ttdeci">#define LLVM_READNONE</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00189">Compiler.h:189</a></div></div>
<div class="ttc" id="aAlignment_8h_html"><div class="ttname"><a href="Alignment_8h.html">Alignment.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html">llvm::MCInstrInfo</a></div><div class="ttdoc">Interface to description of machine instruction set.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00026">MCInstrInfo.h:26</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5d7d70152f1d904df03f92ba26418387"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5d7d70152f1d904df03f92ba26418387">llvm::AMDGPU::isArgPassedInSGPR</a></div><div class="ttdeci">bool isArgPassedInSGPR(const Argument *A)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02467">AMDGPUBaseInfo.cpp:2467</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html">llvm::AMDGPU::Waitcnt</a></div><div class="ttdoc">Represents the counter values to wait for in an s_waitcnt instruction.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00840">AMDGPUBaseInfo.h:840</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a09dd1263fb2164c20f99f89f69e01a6e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a09dd1263fb2164c20f99f89f69e01a6e">llvm::AMDGPU::OPERAND_KIMM32</a></div><div class="ttdeci">@ OPERAND_KIMM32</div><div class="ttdoc">Operand with 32-bit immediate that uses the constant bus.</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00186">SIDefines.h:186</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a6ab7c1da3520b18c5ef9c4de700615ca"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a6ab7c1da3520b18c5ef9c4de700615ca">llvm::AMDGPU::SendMsg::decodeMsg</a></div><div class="ttdeci">void decodeMsg(unsigned Val, uint16_t &amp;MsgId, uint16_t &amp;OpId, uint16_t &amp;StreamId, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01829">AMDGPUBaseInfo.cpp:1829</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a0bfeeff20516a03e7a4ebf2f0a23fe10a29e2fa927ce0f8856b11d9a1c4926253"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a0bfeeff20516a03e7a4ebf2f0a23fe10a29e2fa927ce0f8856b11d9a1c4926253">llvm::AMDGPU::IsaInfo::TRAP_NUM_SGPRS</a></div><div class="ttdeci">@ TRAP_NUM_SGPRS</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00116">AMDGPUBaseInfo.h:116</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a51007be6be1ef9dfe8e094f67ea3bdf7"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a51007be6be1ef9dfe8e094f67ea3bdf7">llvm::AMDGPU::SIModeRegisterDefaults::SIModeRegisterDefaults</a></div><div class="ttdeci">SIModeRegisterDefaults()</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l01339">AMDGPUBaseInfo.h:1339</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a723087d5f4635793f28b71ee6cdafecd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a723087d5f4635793f28b71ee6cdafecd">llvm::AMDGPU::getMUBUFHasVAddr</a></div><div class="ttdeci">bool getMUBUFHasVAddr(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00396">AMDGPUBaseInfo.cpp:396</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af4cb2c8159c390d78b6a547ac87179ae"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af4cb2c8159c390d78b6a547ac87179ae">llvm::AMDGPU::isInlinableLiteral64</a></div><div class="ttdeci">bool isInlinableLiteral64(int64_t Literal, bool HasInv2Pi)</div><div class="ttdoc">Is this literal inlinable.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02366">AMDGPUBaseInfo.cpp:2366</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6">llvm::AMDGPU::OPERAND_REG_IMM_V2INT16</a></div><div class="ttdeci">@ OPERAND_REG_IMM_V2INT16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00169">SIDefines.h:169</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_aaea90d62530ed55360573a3373c684a6ad301e397ceee340a4f879abc790c7caf"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6ad301e397ceee340a4f879abc790c7caf">llvm::AMDGPU::VOPD::SRC0</a></div><div class="ttdeci">@ SRC0</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00555">AMDGPUBaseInfo.h:555</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_aaea90d62530ed55360573a3373c684a6a1501ee58d7bfe804ac945b9a178b23c6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a1501ee58d7bfe804ac945b9a178b23c6">llvm::AMDGPU::VOPD::MAX_SRC_NUM</a></div><div class="ttdeci">@ MAX_SRC_NUM</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00560">AMDGPUBaseInfo.h:560</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af8ef23452a5c4ddf85e45cc9884ea3f4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af8ef23452a5c4ddf85e45cc9884ea3f4">llvm::AMDGPU::getMUBUFElements</a></div><div class="ttdeci">int getMUBUFElements(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00391">AMDGPUBaseInfo.cpp:391</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a786cf48409e2aaae4ed20445baaa2654"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a786cf48409e2aaae4ed20445baaa2654">llvm::AMDGPU::SendMsg::getMsgOpId</a></div><div class="ttdeci">int64_t getMsgOpId(int64_t MsgId, const StringRef Name)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01758">AMDGPUBaseInfo.cpp:1758</a></div></div>
<div class="ttc" id="aSIDefines_8h_html"><div class="ttname"><a href="SIDefines_8h.html">SIDefines.h</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a9b768edaf13fa245f7f32392066e8214"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a9b768edaf13fa245f7f32392066e8214">llvm::AMDGPU::MIMGBaseOpcodeInfo::Atomic</a></div><div class="ttdeci">bool Atomic</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00346">AMDGPUBaseInfo.h:346</a></div></div>
<div class="ttc" id="anamespacellvm_1_1FPOpFusion_html_a9c71bae9f02af273833fde586d529fc5a451b4af21652249f72a40a7f9b88ca4f"><div class="ttname"><a href="namespacellvm_1_1FPOpFusion.html#a9c71bae9f02af273833fde586d529fc5a451b4af21652249f72a40a7f9b88ca4f">llvm::FPOpFusion::Strict</a></div><div class="ttdeci">@ Strict</div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00039">TargetOptions.h:39</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af37a742496910c789120ff65389400c6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af37a742496910c789120ff65389400c6">llvm::AMDGPU::isFoldableLiteralV216</a></div><div class="ttdeci">bool isFoldableLiteralV216(int32_t Literal, bool HasInv2Pi)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02454">AMDGPUBaseInfo.cpp:2454</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a5b166ae228ebbfdb96736d6022f3feeda9b5e79699935bf721647d44339701860"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda9b5e79699935bf721647d44339701860">llvm::CallingConv::SPIR_KERNEL</a></div><div class="ttdeci">@ SPIR_KERNEL</div><div class="ttdoc">Used for SPIR kernel functions.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00141">CallingConv.h:141</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_a7a89e9df7855466fdc29af6d00e199e1"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a7a89e9df7855466fdc29af6d00e199e1">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::isXnackOnOrOff</a></div><div class="ttdeci">bool isXnackOnOrOff() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00150">AMDGPUBaseInfo.h:150</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_afd1e21c871685dd9d9ea2d53cfe9b217"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#afd1e21c871685dd9d9ea2d53cfe9b217">llvm::AMDGPU::isPermlane16</a></div><div class="ttdeci">bool isPermlane16(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00488">AMDGPUBaseInfo.cpp:488</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2FP16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_V2FP16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00181">SIDefines.h:181</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGInfo_html_a5779a9eb60048bf4ff930445561e64d1"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a5779a9eb60048bf4ff930445561e64d1">llvm::AMDGPU::MIMGInfo::Opcode</a></div><div class="ttdeci">uint16_t Opcode</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00444">AMDGPUBaseInfo.h:444</a></div></div>
<div class="ttc" id="astructllvm_1_1amdhsa_1_1kernel__descriptor__t_html"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">llvm::amdhsa::kernel_descriptor_t</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00170">AMDHSAKernelDescriptor.h:170</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a6426a76cde8500099fed57ff9beeace5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a6426a76cde8500099fed57ff9beeace5">llvm::AMDGPU::getVOP1IsSingle</a></div><div class="ttdeci">bool getVOP1IsSingle(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00421">AMDGPUBaseInfo.cpp:421</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5079de0e4b3493921d87dcee10f44253"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5079de0e4b3493921d87dcee10f44253">llvm::AMDGPU::getVOPDOpcode</a></div><div class="ttdeci">unsigned getVOPDOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00458">AMDGPUBaseInfo.cpp:458</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a1f966c32e03bc8e84e63d3a6ea140e49"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a1f966c32e03bc8e84e63d3a6ea140e49">llvm::AMDGPU::splitMUBUFOffset</a></div><div class="ttdeci">bool splitMUBUFOffset(uint32_t Imm, uint32_t &amp;SOffset, uint32_t &amp;ImmOffset, const GCNSubtarget *Subtarget, Align Alignment)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02597">AMDGPUBaseInfo.cpp:2597</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">llvm::AMDGPU::MIMGInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00443">AMDGPUBaseInfo.h:443</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_af9954d5857cbb4abc0e38c222b5ef43d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#af9954d5857cbb4abc0e38c222b5ef43d">llvm::AMDGPU::MTBUFFormat::decodeDfmtNfmt</a></div><div class="ttdeci">void decodeDfmtNfmt(unsigned Format, unsigned &amp;Dfmt, unsigned &amp;Nfmt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01675">AMDGPUBaseInfo.cpp:1675</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_ac236558198da971873e571fa38d2b58a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#ac236558198da971873e571fa38d2b58a">llvm::AMDGPU::Exp::getTgtId</a></div><div class="ttdeci">unsigned getTgtId(const StringRef Name)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01577">AMDGPUBaseInfo.cpp:1577</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_afc428424126b53a5fe6f1004854803fe"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#afc428424126b53a5fe6f1004854803fe">llvm::AMDGPU::mapWMMA3AddrTo2AddrOpcode</a></div><div class="ttdeci">unsigned mapWMMA3AddrTo2AddrOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00505">AMDGPUBaseInfo.cpp:505</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a27a0662e34c1a46f250ec687a1e6f07e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a27a0662e34c1a46f250ec687a1e6f07e">llvm::AMDGPU::getTotalNumVGPRs</a></div><div class="ttdeci">int32_t getTotalNumVGPRs(bool has90AInsts, int32_t ArgNumAGPR, int32_t ArgNumVGPR)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02042">AMDGPUBaseInfo.cpp:2042</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5af49dc86d5a2c2386386ce4c0023cfd0f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af49dc86d5a2c2386386ce4c0023cfd0f">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2FP32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_V2FP32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00183">SIDefines.h:183</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a842a99d2928e264423f0ac73b0910ec9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a842a99d2928e264423f0ac73b0910ec9">llvm::AMDGPU::IsaInfo::getAddressableNumVGPRs</a></div><div class="ttdeci">unsigned getAddressableNumVGPRs(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01067">AMDGPUBaseInfo.cpp:1067</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_aaea90d62530ed55360573a3373c684a6a76cb45133a53e6f2778cf2138c2d71fe"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a76cb45133a53e6f2778cf2138c2d71fe">llvm::AMDGPU::VOPD::DST</a></div><div class="ttdeci">@ DST</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00554">AMDGPUBaseInfo.h:554</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a86dc96b598fc9ba95c907742f806948c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a86dc96b598fc9ba95c907742f806948c">llvm::AMDGPU::SendMsg::isValidMsgStream</a></div><div class="ttdeci">bool isValidMsgStream(int64_t MsgId, int64_t OpId, int64_t StreamId, const MCSubtargetInfo &amp;STI, bool Strict)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01796">AMDGPUBaseInfo.cpp:1796</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_aadbb33a5e7684bfcb11a794b6baca824"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aadbb33a5e7684bfcb11a794b6baca824">llvm::AMDGPU::MTBUFFormat::getNfmtName</a></div><div class="ttdeci">StringRef getNfmtName(unsigned Id, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01655">AMDGPUBaseInfo.cpp:1655</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00449">SIDefines.h:449</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a906595c44094cbae6a0cca1b1a8b1304"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a906595c44094cbae6a0cca1b1a8b1304">llvm::AMDGPU::getLgkmcntBitMask</a></div><div class="ttdeci">unsigned getLgkmcntBitMask(const IsaVersion &amp;Version)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01249">AMDGPUBaseInfo.cpp:1249</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a7ff290402c84552fd9fd3caedb9b00e7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7ff290402c84552fd9fd3caedb9b00e7">llvm::AMDGPU::isLegalSMRDImmOffset</a></div><div class="ttdeci">bool isLegalSMRDImmOffset(const MCSubtargetInfo &amp;ST, int64_t ByteOffset)</div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVMatInt_html_a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c"><div class="ttname"><a href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">llvm::RISCVMatInt::Imm</a></div><div class="ttdeci">@ Imm</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMatInt_8h_source.html#l00023">RISCVMatInt.h:23</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout_html_a0a861c725fde99140f3ca948b530f7bc"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#a0a861c725fde99140f3ca948b530f7bc">llvm::AMDGPU::VOPD::ComponentLayout::getIndexOfDstInMCOperands</a></div><div class="ttdeci">unsigned getIndexOfDstInMCOperands() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00692">AMDGPUBaseInfo.h:692</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_aed9d22e06865e4b6c99b16e9731dd405"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#aed9d22e06865e4b6c99b16e9731dd405">llvm::AMDGPU::MIMGBaseOpcodeInfo::NumExtraArgs</a></div><div class="ttdeci">uint8_t NumExtraArgs</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00351">AMDGPUBaseInfo.h:351</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a79ce723bbdcb8a66b32fec6499ecd9f9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">llvm::AMDGPU::isInlinableLiteral32</a></div><div class="ttdeci">bool isInlinableLiteral32(int32_t Literal, bool HasInv2Pi)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02383">AMDGPUBaseInfo.cpp:2383</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1GcnBufferFormatInfo_html_ac15ce6fb7034e98f5c81a0dec4f8dc09"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#ac15ce6fb7034e98f5c81a0dec4f8dc09">llvm::AMDGPU::GcnBufferFormatInfo::NumComponents</a></div><div class="ttdeci">unsigned NumComponents</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00090">AMDGPUBaseInfo.h:90</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa773b952c1097dcbb09e99bd4cd3b802"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa773b952c1097dcbb09e99bd4cd3b802">llvm::AMDGPU::isSISrcFPOperand</a></div><div class="ttdeci">bool isSISrcFPOperand(const MCInstrDesc &amp;Desc, unsigned OpNo)</div><div class="ttdoc">Is this floating-point operand?</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02176">AMDGPUBaseInfo.cpp:2176</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a8eec4f4abc0b50117d7b44f1a44eba0a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a8eec4f4abc0b50117d7b44f1a44eba0a">llvm::AMDGPU::isGFX8Plus</a></div><div class="ttdeci">bool isGFX8Plus(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01970">AMDGPUBaseInfo.cpp:1970</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa546cb0f0b8bab54a22e1fed554f73ee"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa546cb0f0b8bab54a22e1fed554f73ee">llvm::AMDGPU::isNotGFX11Plus</a></div><div class="ttdeci">bool isNotGFX11Plus(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01994">AMDGPUBaseInfo.cpp:1994</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a7d9da1d38203f7899139c8dedb15d97c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7d9da1d38203f7899139c8dedb15d97c">llvm::AMDGPU::encodeExpcnt</a></div><div class="ttdeci">unsigned encodeExpcnt(const IsaVersion &amp;Version, unsigned Waitcnt, unsigned Expcnt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01307">AMDGPUBaseInfo.cpp:1307</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a00cd25f8d9ef48abfa9b651262d6c741"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a00cd25f8d9ef48abfa9b651262d6c741">llvm::AMDGPU::isGCN3Encoding</a></div><div class="ttdeci">bool isGCN3Encoding(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02006">AMDGPUBaseInfo.cpp:2006</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08aa1fb933a07c862608a52170e730163de"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa1fb933a07c862608a52170e730163de">llvm::AMDGPU::DPP::ROW_NEWBCAST_FIRST</a></div><div class="ttdeci">@ ROW_NEWBCAST_FIRST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00845">SIDefines.h:845</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_ac4ceeee60ddf9662daddba7a110cd607"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ac4ceeee60ddf9662daddba7a110cd607">llvm::AMDGPU::MTBUFFormat::getNfmt</a></div><div class="ttdeci">int64_t getNfmt(const StringRef Name, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01646">AMDGPUBaseInfo.cpp:1646</a></div></div>
<div class="ttc" id="aELFYAML_8cpp_html_a941c34da9850676ce3380813c636cff2"><div class="ttname"><a href="ELFYAML_8cpp.html#a941c34da9850676ce3380813c636cff2">Other</a></div><div class="ttdeci">std::optional&lt; std::vector&lt; StOtherPiece &gt; &gt; Other</div><div class="ttdef"><b>Definition:</b> <a href="ELFYAML_8cpp_source.html#l01260">ELFYAML.cpp:1260</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo_html_aee515ac979d0621604eda0eac02f6c71"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#aee515ac979d0621604eda0eac02f6c71">llvm::AMDGPU::VOPD::InstInfo::RegIndices</a></div><div class="ttdeci">std::array&lt; unsigned, Component::MAX_OPR_NUM &gt; RegIndices</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00743">AMDGPUBaseInfo.h:743</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo_html_ab5262caa12af765199dab8d3694522c2"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#ab5262caa12af765199dab8d3694522c2">llvm::AMDGPU::VOPD::InstInfo::operator[]</a></div><div class="ttdeci">const ComponentInfo &amp; operator[](size_t ComponentIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00751">AMDGPUBaseInfo.h:751</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_adddee5b33e7c032620042dfdb9fa1634"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#adddee5b33e7c032620042dfdb9fa1634">llvm::AMDGPU::getOperandSize</a></div><div class="ttdeci">LLVM_READNONE unsigned getOperandSize(const MCOperandInfo &amp;OpInfo)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l01187">AMDGPUBaseInfo.h:1187</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a33395e6880c4cf1246f33be9f4c425f6"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a33395e6880c4cf1246f33be9f4c425f6">llvm::AMDGPU::SIModeRegisterDefaults::fpDenormModeSPValue</a></div><div class="ttdeci">uint32_t fpDenormModeSPValue() const</div><div class="ttdoc">Get the encoding value for the FP_DENORM bits of the mode register for the FP32 denormal mode.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l01369">AMDGPUBaseInfo.h:1369</a></div></div>
<div class="ttc" id="astructllvm_1_1DenormalMode_html_afc06bc91a5873ec7efe616b733f2c5c8"><div class="ttname"><a href="structllvm_1_1DenormalMode.html#afc06bc91a5873ec7efe616b733f2c5c8">llvm::DenormalMode::getIEEE</a></div><div class="ttdeci">static constexpr DenormalMode getIEEE()</div><div class="ttdef"><b>Definition:</b> <a href="FloatingPointMode_8h_source.html#l00103">FloatingPointMode.h:103</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a0e0790e3b4565a5a8bcef50a154c5325"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a0e0790e3b4565a5a8bcef50a154c5325">llvm::AMDGPU::SendMsg::getMsgOpName</a></div><div class="ttdeci">StringRef getMsgOpName(int64_t MsgId, int64_t OpId, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01790">AMDGPUBaseInfo.cpp:1790</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo_html_a140f124623fac75aa4090d7f6ce6c4b3"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo.html#a140f124623fac75aa4090d7f6ce6c4b3">llvm::AMDGPU::VOPD::ComponentInfo::getIndexInParsedOperands</a></div><div class="ttdeci">unsigned getIndexInParsedOperands(unsigned CompOprIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00555">AMDGPUBaseInfo.cpp:555</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a170ce837300501b1468ea55b3e5081a1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a170ce837300501b1468ea55b3e5081a1">llvm::AMDGPU::IsaInfo::getWavesPerEUForWorkGroup</a></div><div class="ttdeci">unsigned getWavesPerEUForWorkGroup(const MCSubtargetInfo *STI, unsigned FlatWorkGroupSize)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00903">AMDGPUBaseInfo.cpp:903</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGDimInfo_html_afc2dbbdd7158c69d17bad0fa8fb714cb"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#afc2dbbdd7158c69d17bad0fa8fb714cb">llvm::AMDGPU::MIMGDimInfo::DA</a></div><div class="ttdeci">bool DA</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00372">AMDGPUBaseInfo.h:372</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a41a62eaa48728ca1d52dda5d0a9b08c1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a41a62eaa48728ca1d52dda5d0a9b08c1">llvm::AMDGPU::IsaInfo::getMaxWavesPerEU</a></div><div class="ttdeci">unsigned getMaxWavesPerEU(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00894">AMDGPUBaseInfo.cpp:894</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_adbc6fa4787a787ac3af16941661fd4b5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#adbc6fa4787a787ac3af16941661fd4b5">llvm::AMDGPU::isHsaAbiVersion3AndAbove</a></div><div class="ttdeci">bool isHsaAbiVersion3AndAbove(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00144">AMDGPUBaseInfo.cpp:144</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBiasMappingInfo_html_a2910fb6621211a445436ba228da1e370"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBiasMappingInfo.html#a2910fb6621211a445436ba228da1e370">llvm::AMDGPU::MIMGBiasMappingInfo::NoBias</a></div><div class="ttdeci">MIMGBaseOpcode NoBias</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00398">AMDGPUBaseInfo.h:398</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a6fd9b23b6adf6877d2baba38030b77c1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6fd9b23b6adf6877d2baba38030b77c1">llvm::AMDGPU::IsaInfo::getMinNumVGPRs</a></div><div class="ttdeci">unsigned getMinNumVGPRs(const MCSubtargetInfo *STI, unsigned WavesPerEU)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01083">AMDGPUBaseInfo.cpp:1083</a></div></div>
<div class="ttc" id="anamespacellvm_1_1codeview_html_a3fd487d9643d814ffb8ef37443e70a27acad39a154bffb61175f674d6eefaf6d0"><div class="ttname"><a href="namespacellvm_1_1codeview.html#a3fd487d9643d814ffb8ef37443e70a27acad39a154bffb61175f674d6eefaf6d0">llvm::codeview::CompileSym3Flags::Exp</a></div><div class="ttdeci">@ Exp</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8">llvm::AMDGPU::OPERAND_REG_IMM_INT32</a></div><div class="ttdeci">@ OPERAND_REG_IMM_INT32</div><div class="ttdoc">Operands with register or 32-bit immediate.</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00160">SIDefines.h:160</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a9896067acfdb72b73caeb1ede75c9479"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a9896067acfdb72b73caeb1ede75c9479">llvm::AMDGPU::hasMIMG_R128</a></div><div class="ttdeci">bool hasMIMG_R128(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01929">AMDGPUBaseInfo.cpp:1929</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a0217c93a90ee9ecf413f258cf8ff0eb2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a0217c93a90ee9ecf413f258cf8ff0eb2">llvm::AMDGPU::DPP::ROW_NEWBCAST_LAST</a></div><div class="ttdeci">@ ROW_NEWBCAST_LAST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00846">SIDefines.h:846</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a32f1c4783795ef5202498f5d21283564"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a32f1c4783795ef5202498f5d21283564">llvm::AMDGPU::getCanBeVOPD</a></div><div class="ttdeci">CanBeVOPD getCanBeVOPD(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00450">AMDGPUBaseInfo.cpp:450</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a28a103d56d5fd5dd97634d79c774e677"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a28a103d56d5fd5dd97634d79c774e677">llvm::AMDGPU::MIMGBaseOpcodeInfo::G16</a></div><div class="ttdeci">bool G16</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00353">AMDGPUBaseInfo.h:353</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout_html"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html">llvm::AMDGPU::VOPD::ComponentLayout</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00655">AMDGPUBaseInfo.h:655</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo_html_ac9b0f3501ed071ffacdd3b583513fbff"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html#ac9b0f3501ed071ffacdd3b583513fbff">llvm::AMDGPU::MIMGMIPMappingInfo::MIP</a></div><div class="ttdeci">MIMGBaseOpcode MIP</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00392">AMDGPUBaseInfo.h:392</a></div></div>
<div class="ttc" id="astructllvm_1_1DenormalMode_html_aa1be940c9e7d0c7ed20dfdaf5731b082"><div class="ttname"><a href="structllvm_1_1DenormalMode.html#aa1be940c9e7d0c7ed20dfdaf5731b082">llvm::DenormalMode::Output</a></div><div class="ttdeci">DenormalModeKind Output</div><div class="ttdoc">Denormal flushing mode for floating point instruction results in the default floating point environme...</div><div class="ttdef"><b>Definition:</b> <a href="FloatingPointMode_8h_source.html#l00087">FloatingPointMode.h:87</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_FP16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00177">SIDefines.h:177</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBiasMappingInfo_html_a5f064fbc20fd445d440a70b4a1beb6ad"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBiasMappingInfo.html#a5f064fbc20fd445d440a70b4a1beb6ad">llvm::AMDGPU::MIMGBiasMappingInfo::Bias</a></div><div class="ttdeci">MIMGBaseOpcode Bias</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00397">AMDGPUBaseInfo.h:397</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallBase_html"><div class="ttname"><a href="classllvm_1_1CallBase.html">llvm::CallBase</a></div><div class="ttdoc">Base class for all callable instructions (InvokeInst and CallInst) Holds everything related to callin...</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l01184">InstrTypes.h:1184</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps_html_a8da215f08d3aebf7753b82f70e80a59e"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a8da215f08d3aebf7753b82f70e80a59e">llvm::AMDGPU::VOPD::ComponentProps::getCompSrcOperandsNum</a></div><div class="ttdeci">unsigned getCompSrcOperandsNum() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00583">AMDGPUBaseInfo.h:583</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key_html_a0963ad90c895ee3e4e6d9e463c2d2e23"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#a0963ad90c895ee3e4e6d9e463c2d2e23">llvm::AMDGPU::HSAMD::Kernel::CodeProps::Key::NumVGPRs</a></div><div class="ttdeci">constexpr char NumVGPRs[]</div><div class="ttdoc">Key for Kernel::CodeProps::Metadata::mNumVGPRs.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00260">AMDGPUMetadata.h:260</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_a08b8980d20ebca6171b8139f4dadc3eb"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a08b8980d20ebca6171b8139f4dadc3eb">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::setTargetIDFromFeaturesString</a></div><div class="ttdeci">void setTargetIDFromFeaturesString(StringRef FS)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00640">AMDGPUBaseInfo.cpp:640</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5b6a1089ecf2f169db2202ce3340c17b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5b6a1089ecf2f169db2202ce3340c17b">llvm::AMDGPU::isReadOnlySegment</a></div><div class="ttdeci">bool isReadOnlySegment(const GlobalValue *GV)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01204">AMDGPUBaseInfo.cpp:1204</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGDimInfo_html_a2164fb849416de0120a3f5f5359f0ff7"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a2164fb849416de0120a3f5f5359f0ff7">llvm::AMDGPU::MIMGDimInfo::MSAA</a></div><div class="ttdeci">bool MSAA</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00371">AMDGPUBaseInfo.h:371</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a6f199c1f3d13e403d252d9b028b4c7a0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6f199c1f3d13e403d252d9b028b4c7a0">llvm::AMDGPU::IsaInfo::getAddressableLocalMemorySize</a></div><div class="ttdeci">unsigned getAddressableLocalMemorySize(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00852">AMDGPUBaseInfo.cpp:852</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGG16MappingInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html">llvm::AMDGPU::MIMGG16MappingInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00406">AMDGPUBaseInfo.h:406</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a31057daf8cf5e502174f7864e9ff099f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a31057daf8cf5e502174f7864e9ff099f">llvm::AMDGPU::isLegalSMRDEncodedSignedOffset</a></div><div class="ttdeci">bool isLegalSMRDEncodedSignedOffset(const MCSubtargetInfo &amp;ST, int64_t EncodedOffset, bool IsBuffer)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02533">AMDGPUBaseInfo.cpp:2533</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_a30ba9c17f01e03066fc7b946cf99f052"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a30ba9c17f01e03066fc7b946cf99f052">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::setCodeObjectVersion</a></div><div class="ttdeci">void setCodeObjectVersion(unsigned COV)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00161">AMDGPUBaseInfo.h:161</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5">llvm::AMDGPU::OPERAND_REG_IMM_FP16</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00165">SIDefines.h:165</a></div></div>
<div class="ttc" id="astructllvm_1_1DenormalMode_html_a29b26e3ae30f3f6ec4106ff181282893a40bc80ae1d362a1461703637e946cbd8"><div class="ttname"><a href="structllvm_1_1DenormalMode.html#a29b26e3ae30f3f6ec4106ff181282893a40bc80ae1d362a1461703637e946cbd8">llvm::DenormalMode::PreserveSign</a></div><div class="ttdeci">@ PreserveSign</div><div class="ttdoc">The sign of a flushed-to-zero number is preserved in the sign of 0.</div><div class="ttdef"><b>Definition:</b> <a href="FloatingPointMode_8h_source.html#l00079">FloatingPointMode.h:79</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ade75980e3c0b71d253a7381a15d8ed00"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ade75980e3c0b71d253a7381a15d8ed00">llvm::AMDGPU::encodeLgkmcnt</a></div><div class="ttdeci">unsigned encodeLgkmcnt(const IsaVersion &amp;Version, unsigned Waitcnt, unsigned Lgkmcnt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01313">AMDGPUBaseInfo.cpp:1313</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_a679b4910131f57ac1d61dfa0a209df01"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a679b4910131f57ac1d61dfa0a209df01">llvm::AMDGPU::Waitcnt::allZero</a></div><div class="ttdeci">static Waitcnt allZero(bool HasVscnt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00850">AMDGPUBaseInfo.h:850</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGInfo_html_a2266fe50f0769ce6d863fead0b56da5f"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a2266fe50f0769ce6d863fead0b56da5f">llvm::AMDGPU::MIMGInfo::VDataDwords</a></div><div class="ttdeci">uint8_t VDataDwords</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00447">AMDGPUBaseInfo.h:447</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MAIInstInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MAIInstInfo.html">llvm::AMDGPU::MAIInstInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00095">AMDGPUBaseInfo.h:95</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47">llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2INT16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_V2INT16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00195">SIDefines.h:195</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo_html_aa508adc93d9c88224818b39e8a4ca2d4"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#aa508adc93d9c88224818b39e8a4ca2d4">llvm::AMDGPU::VOPD::InstInfo::hasInvalidOperand</a></div><div class="ttdeci">bool hasInvalidOperand(std::function&lt; unsigned(unsigned, unsigned)&gt; GetRegIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00760">AMDGPUBaseInfo.h:760</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_ace425756e45dc13fdd4ee49616cbe202"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ace425756e45dc13fdd4ee49616cbe202">llvm::AMDGPU::MTBUFFormat::getDfmt</a></div><div class="ttdeci">int64_t getDfmt(const StringRef Name)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01625">AMDGPUBaseInfo.cpp:1625</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGOffsetMappingInfo_html_aa1b44a90c283993e566283149e9b4bec"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGOffsetMappingInfo.html#aa1b44a90c283993e566283149e9b4bec">llvm::AMDGPU::MIMGOffsetMappingInfo::NoOffset</a></div><div class="ttdeci">MIMGBaseOpcode NoOffset</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00403">AMDGPUBaseInfo.h:403</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_a9afd95476c40096a5898ba0f06370b3a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">llvm::AMDGPU::VGPRIndexMode::Id</a></div><div class="ttdeci">Id</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00250">SIDefines.h:250</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_a0ba828f2b59dbcb07106063c09d66fda"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">llvm::AMDGPU::Waitcnt::ExpCnt</a></div><div class="ttdeci">unsigned ExpCnt</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00842">AMDGPUBaseInfo.h:842</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a272fc2c1f64096529cd75dbf22890148"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a272fc2c1f64096529cd75dbf22890148">llvm::AMDGPU::getIntegerPairAttribute</a></div><div class="ttdeci">std::pair&lt; int, int &gt; getIntegerPairAttribute(const Function &amp;F, StringRef Name, std::pair&lt; int, int &gt; Default, bool OnlyFirstRequired)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01214">AMDGPUBaseInfo.cpp:1214</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_a0681188640dae9768253d31f52971acb"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a0681188640dae9768253d31f52971acb">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::isSramEccSupported</a></div><div class="ttdeci">bool isSramEccSupported() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00171">AMDGPUBaseInfo.h:171</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a8b4a057c775e3d1c3d1f3d32abb1f648"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a8b4a057c775e3d1c3d1f3d32abb1f648">llvm::AMDGPU::isKernelCC</a></div><div class="ttdeci">bool isKernelCC(const Function *Func)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01917">AMDGPUBaseInfo.cpp:1917</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af8a39909a9038a104505e9fc8a6731de"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af8a39909a9038a104505e9fc8a6731de">llvm::AMDGPU::getMIMGG16MappingInfo</a></div><div class="ttdeci">const LLVM_READONLY MIMGG16MappingInfo * getMIMGG16MappingInfo(unsigned G)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a2d81fc5bb6d434e310f66ff2abbfc5bc"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a2d81fc5bb6d434e310f66ff2abbfc5bc">llvm::AMDGPU::MTBUFFormat::getUnifiedFormatName</a></div><div class="ttdeci">StringRef getUnifiedFormatName(unsigned Id, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01695">AMDGPUBaseInfo.cpp:1695</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGG16MappingInfo_html_a9a4d44518acb4c9bd9ae2f533e3601c7"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html#a9a4d44518acb4c9bd9ae2f533e3601c7">llvm::AMDGPU::MIMGG16MappingInfo::G16</a></div><div class="ttdeci">MIMGBaseOpcode G16</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00408">AMDGPUBaseInfo.h:408</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00076">MCSubtargetInfo.h:76</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab8edae44cec4167ac46ac7f60ecb4dafabd2438b14a6a1a27fae653284aaa3cb4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab8edae44cec4167ac46ac7f60ecb4dafabd2438b14a6a1a27fae653284aaa3cb4">llvm::AMDGPU::AMDHSA_COV5</a></div><div class="ttdeci">@ AMDHSA_COV5</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00051">AMDGPUBaseInfo.h:51</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a0ef164720b5caf7cfa0f82014098052f"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a0ef164720b5caf7cfa0f82014098052f">llvm::AMDGPU::SIModeRegisterDefaults::allFP32Denormals</a></div><div class="ttdeci">bool allFP32Denormals() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l01359">AMDGPUBaseInfo.h:1359</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a66b1de9355d54bba23d93f272e968829"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a66b1de9355d54bba23d93f272e968829">llvm::AMDGPU::getHasColorExport</a></div><div class="ttdeci">bool getHasColorExport(const Function &amp;F)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01857">AMDGPUBaseInfo.cpp:1857</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a6ed491c31aa1929e6c3151b7ac201f9a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a6ed491c31aa1929e6c3151b7ac201f9a">llvm::AMDGPU::getHasDepthExport</a></div><div class="ttdeci">bool getHasDepthExport(const Function &amp;F)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01864">AMDGPUBaseInfo.cpp:1864</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d">llvm::AMDGPU::OPERAND_REG_IMM_INT64</a></div><div class="ttdeci">@ OPERAND_REG_IMM_INT64</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00161">SIDefines.h:161</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a39a387faadb7ec7b719988f7e6a8b4d0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a39a387faadb7ec7b719988f7e6a8b4d0">llvm::AMDGPU::SendMsg::getMsgName</a></div><div class="ttdeci">StringRef getMsgName(int64_t MsgId, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01753">AMDGPUBaseInfo.cpp:1753</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aeb7e711869d94366080bcf9e7b8b1382"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aeb7e711869d94366080bcf9e7b8b1382">llvm::AMDGPU::getMaskedMIMGOp</a></div><div class="ttdeci">int getMaskedMIMGOp(unsigned Opc, unsigned NewChannels)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00237">AMDGPUBaseInfo.cpp:237</a></div></div>
<div class="ttc" id="anamespacellvm_1_1codeview_html_adfebd8c4ae29ccd84c600c1e65d6b807a86408593c34af77fdd90df932f8b5261"><div class="ttname"><a href="namespacellvm_1_1codeview.html#adfebd8c4ae29ccd84c600c1e65d6b807a86408593c34af77fdd90df932f8b5261">llvm::codeview::PublicSymFlags::Function</a></div><div class="ttdeci">@ Function</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_a23df9e938f17c2808127d03b7e37f954"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954">llvm::AMDGPU::VOPD::ComponentKind</a></div><div class="ttdeci">ComponentKind</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00618">AMDGPUBaseInfo.h:618</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a48ae3b8db545c374ea470b0d856e302f"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a48ae3b8db545c374ea470b0d856e302f">llvm::AMDGPU::MIMGBaseOpcodeInfo::Sampler</a></div><div class="ttdeci">bool Sampler</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00348">AMDGPUBaseInfo.h:348</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout_html_adb8be7174292f0e01011a551255ca154"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#adb8be7174292f0e01011a551255ca154">llvm::AMDGPU::VOPD::ComponentLayout::ComponentLayout</a></div><div class="ttdeci">ComponentLayout(ComponentKind Kind)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00682">AMDGPUBaseInfo.h:682</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a23d9368d9915a85d5b54f9e0eda046dd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a23d9368d9915a85d5b54f9e0eda046dd">llvm::AMDGPU::getMTBUFElements</a></div><div class="ttdeci">int getMTBUFElements(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00361">AMDGPUBaseInfo.cpp:361</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c">llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2FP16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_V2FP16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00196">SIDefines.h:196</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGDimInfo_html_a116a4083ecfd14f2d8c4e79d8bf9944a"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a116a4083ecfd14f2d8c4e79d8bf9944a">llvm::AMDGPU::MIMGDimInfo::NumCoords</a></div><div class="ttdeci">uint8_t NumCoords</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00369">AMDGPUBaseInfo.h:369</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:10:31 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
