<stg><name>linear_activation.1</name>


<trans_list>

<trans id="145" from="1" to="2">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="2" to="7">
<condition id="168">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="2" to="3">
<condition id="173">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="3" to="4">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="4" to="5">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="5" to="6">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="6" to="2">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="7" to="8">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="8" to="14">
<condition id="174">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="8" to="9">
<condition id="180">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="9" to="10">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="10" to="11">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="11" to="12">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="12" to="13">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="13" to="8">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader21.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i16* %data_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str129, i32 0, i32 0, [1 x i8]* @p_str130, [1 x i8]* @p_str131, [1 x i8]* @p_str132, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str133, [1 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader21.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i16* %data_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str115, i32 0, i32 0, [1 x i8]* @p_str116, [1 x i8]* @p_str117, [1 x i8]* @p_str118, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str119, [1 x i8]* @p_str120)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
.preheader21.preheader:2  br label %.preheader21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="80" op_0_bw="80" op_1_bw="0">
<![CDATA[
.preheader21:0  %acc_9_m_cr_V = phi i80 [ 0, %.preheader21.preheader ], [ %acc_9_m_cr_V_2, %0 ]

]]></Node>
<StgValue><ssdm name="acc_9_m_cr_V"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="80" op_0_bw="80" op_1_bw="0">
<![CDATA[
.preheader21:1  %acc_8_m_cr_V = phi i80 [ 0, %.preheader21.preheader ], [ %acc_8_m_cr_V_2, %0 ]

]]></Node>
<StgValue><ssdm name="acc_8_m_cr_V"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="80" op_0_bw="80" op_1_bw="0">
<![CDATA[
.preheader21:2  %acc_7_m_cr_V = phi i80 [ 0, %.preheader21.preheader ], [ %acc_7_m_cr_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_7_m_cr_V"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="80" op_0_bw="80" op_1_bw="0">
<![CDATA[
.preheader21:3  %acc_6_m_cr_V = phi i80 [ 0, %.preheader21.preheader ], [ %acc_6_m_cr_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_6_m_cr_V"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="80" op_0_bw="80" op_1_bw="0">
<![CDATA[
.preheader21:4  %acc_5_m_cr_V = phi i80 [ 0, %.preheader21.preheader ], [ %acc_5_m_cr_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_5_m_cr_V"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="80" op_0_bw="80" op_1_bw="0">
<![CDATA[
.preheader21:5  %acc_4_m_cr_V = phi i80 [ 0, %.preheader21.preheader ], [ %acc_4_m_cr_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_4_m_cr_V"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="80" op_0_bw="80" op_1_bw="0">
<![CDATA[
.preheader21:6  %acc_3_m_cr_V = phi i80 [ 0, %.preheader21.preheader ], [ %acc_3_m_cr_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_3_m_cr_V"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="80" op_0_bw="80" op_1_bw="0">
<![CDATA[
.preheader21:7  %acc_2_m_cr_V = phi i80 [ 0, %.preheader21.preheader ], [ %acc_2_m_cr_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_2_m_cr_V"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="80" op_0_bw="80" op_1_bw="0">
<![CDATA[
.preheader21:8  %acc_1_m_cr_V = phi i80 [ 0, %.preheader21.preheader ], [ %acc_1_m_cr_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_1_m_cr_V"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="80" op_0_bw="80" op_1_bw="0">
<![CDATA[
.preheader21:9  %acc_0_m_cr_V = phi i80 [ 0, %.preheader21.preheader ], [ %acc_0_m_cr_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_0_m_cr_V"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader21:10  %ii = phi i7 [ 0, %.preheader21.preheader ], [ %ii_2, %0 ]

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader21:11  %exitcond5 = icmp eq i7 %ii, -64

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader21:12  %ii_2 = add i7 %ii, 1

]]></Node>
<StgValue><ssdm name="ii_2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader21:13  br i1 %exitcond5, label %.preheader.preheader, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="7">
<![CDATA[
:5  %tmp_1 = zext i7 %ii to i64

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="160" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %L2_WEIGHTS_V_addr = getelementptr [64 x i160]* @L2_WEIGHTS_V, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_V_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="160" op_0_bw="6">
<![CDATA[
:7  %L2_WEIGHTS_V_load = load i160* %L2_WEIGHTS_V_addr, align 8

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_V_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_V_1 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="160" op_0_bw="6">
<![CDATA[
:7  %L2_WEIGHTS_V_load = load i160* %L2_WEIGHTS_V_addr, align 8

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_V_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="160">
<![CDATA[
:8  %tmp_14 = trunc i160 %L2_WEIGHTS_V_load to i16

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_4 = call i16 @_ssdm_op_PartSelect.i16.i160.i32.i32(i160 %L2_WEIGHTS_V_load, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %tmp_5 = call i16 @_ssdm_op_PartSelect.i16.i160.i32.i32(i160 %L2_WEIGHTS_V_load, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_6 = call i16 @_ssdm_op_PartSelect.i16.i160.i32.i32(i160 %L2_WEIGHTS_V_load, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %tmp_7 = call i16 @_ssdm_op_PartSelect.i16.i160.i32.i32(i160 %L2_WEIGHTS_V_load, i32 64, i32 79)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18  %tmp_8 = call i16 @_ssdm_op_PartSelect.i16.i160.i32.i32(i160 %L2_WEIGHTS_V_load, i32 80, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %tmp_9 = call i16 @_ssdm_op_PartSelect.i16.i160.i32.i32(i160 %L2_WEIGHTS_V_load, i32 96, i32 111)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22  %tmp_3 = call i16 @_ssdm_op_PartSelect.i16.i160.i32.i32(i160 %L2_WEIGHTS_V_load, i32 112, i32 127)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
:24  %tmp_10 = call i16 @_ssdm_op_PartSelect.i16.i160.i32.i32(i160 %L2_WEIGHTS_V_load, i32 128, i32 143)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
:26  %tmp_11 = call i16 @_ssdm_op_PartSelect.i16.i160.i32.i32(i160 %L2_WEIGHTS_V_load, i32 144, i32 159)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="80" op_0_bw="80" op_1_bw="80" op_2_bw="16" op_3_bw="16">
<![CDATA[
:9  %acc_0_m_cr_V_1 = call fastcc i80 @multiply_accumulate(i80 %acc_0_m_cr_V, i16 %tmp_V_1, i16 %tmp_14)

]]></Node>
<StgValue><ssdm name="acc_0_m_cr_V_1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="80" op_0_bw="80" op_1_bw="80" op_2_bw="16" op_3_bw="16">
<![CDATA[
:11  %acc_1_m_cr_V_1 = call fastcc i80 @multiply_accumulate(i80 %acc_1_m_cr_V, i16 %tmp_V_1, i16 %tmp_4)

]]></Node>
<StgValue><ssdm name="acc_1_m_cr_V_1"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="80" op_0_bw="80" op_1_bw="80" op_2_bw="16" op_3_bw="16">
<![CDATA[
:13  %acc_2_m_cr_V_1 = call fastcc i80 @multiply_accumulate(i80 %acc_2_m_cr_V, i16 %tmp_V_1, i16 %tmp_5)

]]></Node>
<StgValue><ssdm name="acc_2_m_cr_V_1"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="80" op_0_bw="80" op_1_bw="80" op_2_bw="16" op_3_bw="16">
<![CDATA[
:15  %acc_3_m_cr_V_1 = call fastcc i80 @multiply_accumulate(i80 %acc_3_m_cr_V, i16 %tmp_V_1, i16 %tmp_6)

]]></Node>
<StgValue><ssdm name="acc_3_m_cr_V_1"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="80" op_0_bw="80" op_1_bw="80" op_2_bw="16" op_3_bw="16">
<![CDATA[
:17  %acc_4_m_cr_V_1 = call fastcc i80 @multiply_accumulate(i80 %acc_4_m_cr_V, i16 %tmp_V_1, i16 %tmp_7)

]]></Node>
<StgValue><ssdm name="acc_4_m_cr_V_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="52" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="80" op_0_bw="80" op_1_bw="80" op_2_bw="16" op_3_bw="16">
<![CDATA[
:9  %acc_0_m_cr_V_1 = call fastcc i80 @multiply_accumulate(i80 %acc_0_m_cr_V, i16 %tmp_V_1, i16 %tmp_14)

]]></Node>
<StgValue><ssdm name="acc_0_m_cr_V_1"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="80" op_0_bw="80" op_1_bw="80" op_2_bw="16" op_3_bw="16">
<![CDATA[
:11  %acc_1_m_cr_V_1 = call fastcc i80 @multiply_accumulate(i80 %acc_1_m_cr_V, i16 %tmp_V_1, i16 %tmp_4)

]]></Node>
<StgValue><ssdm name="acc_1_m_cr_V_1"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="80" op_0_bw="80" op_1_bw="80" op_2_bw="16" op_3_bw="16">
<![CDATA[
:13  %acc_2_m_cr_V_1 = call fastcc i80 @multiply_accumulate(i80 %acc_2_m_cr_V, i16 %tmp_V_1, i16 %tmp_5)

]]></Node>
<StgValue><ssdm name="acc_2_m_cr_V_1"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="80" op_0_bw="80" op_1_bw="80" op_2_bw="16" op_3_bw="16">
<![CDATA[
:15  %acc_3_m_cr_V_1 = call fastcc i80 @multiply_accumulate(i80 %acc_3_m_cr_V, i16 %tmp_V_1, i16 %tmp_6)

]]></Node>
<StgValue><ssdm name="acc_3_m_cr_V_1"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="80" op_0_bw="80" op_1_bw="80" op_2_bw="16" op_3_bw="16">
<![CDATA[
:17  %acc_4_m_cr_V_1 = call fastcc i80 @multiply_accumulate(i80 %acc_4_m_cr_V, i16 %tmp_V_1, i16 %tmp_7)

]]></Node>
<StgValue><ssdm name="acc_4_m_cr_V_1"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="80" op_0_bw="80" op_1_bw="80" op_2_bw="16" op_3_bw="16">
<![CDATA[
:19  %acc_5_m_cr_V_1 = call fastcc i80 @multiply_accumulate(i80 %acc_5_m_cr_V, i16 %tmp_V_1, i16 %tmp_8)

]]></Node>
<StgValue><ssdm name="acc_5_m_cr_V_1"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="80" op_0_bw="80" op_1_bw="80" op_2_bw="16" op_3_bw="16">
<![CDATA[
:21  %acc_6_m_cr_V_1 = call fastcc i80 @multiply_accumulate(i80 %acc_6_m_cr_V, i16 %tmp_V_1, i16 %tmp_9)

]]></Node>
<StgValue><ssdm name="acc_6_m_cr_V_1"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="80" op_0_bw="80" op_1_bw="80" op_2_bw="16" op_3_bw="16">
<![CDATA[
:23  %acc_7_m_cr_V_1 = call fastcc i80 @multiply_accumulate(i80 %acc_7_m_cr_V, i16 %tmp_V_1, i16 %tmp_3)

]]></Node>
<StgValue><ssdm name="acc_7_m_cr_V_1"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="80" op_0_bw="80" op_1_bw="80" op_2_bw="16" op_3_bw="16">
<![CDATA[
:25  %acc_8_m_cr_V_2 = call fastcc i80 @multiply_accumulate(i80 %acc_8_m_cr_V, i16 %tmp_V_1, i16 %tmp_10)

]]></Node>
<StgValue><ssdm name="acc_8_m_cr_V_2"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="80" op_0_bw="80" op_1_bw="80" op_2_bw="16" op_3_bw="16">
<![CDATA[
:27  %acc_9_m_cr_V_2 = call fastcc i80 @multiply_accumulate(i80 %acc_9_m_cr_V, i16 %tmp_V_1, i16 %tmp_11)

]]></Node>
<StgValue><ssdm name="acc_9_m_cr_V_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="80" op_0_bw="80" op_1_bw="80" op_2_bw="16" op_3_bw="16">
<![CDATA[
:19  %acc_5_m_cr_V_1 = call fastcc i80 @multiply_accumulate(i80 %acc_5_m_cr_V, i16 %tmp_V_1, i16 %tmp_8)

]]></Node>
<StgValue><ssdm name="acc_5_m_cr_V_1"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="80" op_0_bw="80" op_1_bw="80" op_2_bw="16" op_3_bw="16">
<![CDATA[
:21  %acc_6_m_cr_V_1 = call fastcc i80 @multiply_accumulate(i80 %acc_6_m_cr_V, i16 %tmp_V_1, i16 %tmp_9)

]]></Node>
<StgValue><ssdm name="acc_6_m_cr_V_1"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="80" op_0_bw="80" op_1_bw="80" op_2_bw="16" op_3_bw="16">
<![CDATA[
:23  %acc_7_m_cr_V_1 = call fastcc i80 @multiply_accumulate(i80 %acc_7_m_cr_V, i16 %tmp_V_1, i16 %tmp_3)

]]></Node>
<StgValue><ssdm name="acc_7_m_cr_V_1"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="80" op_0_bw="80" op_1_bw="80" op_2_bw="16" op_3_bw="16">
<![CDATA[
:25  %acc_8_m_cr_V_2 = call fastcc i80 @multiply_accumulate(i80 %acc_8_m_cr_V, i16 %tmp_V_1, i16 %tmp_10)

]]></Node>
<StgValue><ssdm name="acc_8_m_cr_V_2"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="80" op_0_bw="80" op_1_bw="80" op_2_bw="16" op_3_bw="16">
<![CDATA[
:27  %acc_9_m_cr_V_2 = call fastcc i80 @multiply_accumulate(i80 %acc_9_m_cr_V, i16 %tmp_V_1, i16 %tmp_11)

]]></Node>
<StgValue><ssdm name="acc_9_m_cr_V_2"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:28  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str11, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
:29  br label %.preheader21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="80" op_0_bw="80" op_1_bw="0">
<![CDATA[
.preheader:0  %acc_9_m_cr_V_1 = phi i80 [ %acc_9_m_cr_V_5, %_ifconv ], [ %acc_9_m_cr_V, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="acc_9_m_cr_V_1"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="80" op_0_bw="80" op_1_bw="0">
<![CDATA[
.preheader:1  %acc_8_m_cr_V_1 = phi i80 [ %acc_9_m_cr_V_6, %_ifconv ], [ %acc_8_m_cr_V, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="acc_8_m_cr_V_1"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="80" op_0_bw="80" op_1_bw="0">
<![CDATA[
.preheader:2  %acc_9_m_cr_V_7 = phi i80 [ %acc_9_m_cr_V_8, %_ifconv ], [ %acc_7_m_cr_V, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="acc_9_m_cr_V_7"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="80" op_0_bw="80" op_1_bw="0">
<![CDATA[
.preheader:3  %acc_9_m_cr_V_9 = phi i80 [ %acc_9_m_cr_V_10, %_ifconv ], [ %acc_6_m_cr_V, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="acc_9_m_cr_V_9"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="80" op_0_bw="80" op_1_bw="0">
<![CDATA[
.preheader:4  %acc_9_m_cr_V_18 = phi i80 [ %acc_9_m_cr_V_12, %_ifconv ], [ %acc_5_m_cr_V, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="acc_9_m_cr_V_18"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="80" op_0_bw="80" op_1_bw="0">
<![CDATA[
.preheader:5  %acc_9_m_cr_V_3 = phi i80 [ %acc_9_m_cr_V_14, %_ifconv ], [ %acc_4_m_cr_V, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="acc_9_m_cr_V_3"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="80" op_0_bw="80" op_1_bw="0">
<![CDATA[
.preheader:6  %acc_9_m_cr_V_4 = phi i80 [ %acc_9_m_cr_V_16, %_ifconv ], [ %acc_3_m_cr_V, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="acc_9_m_cr_V_4"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="80" op_0_bw="80" op_1_bw="0">
<![CDATA[
.preheader:7  %acc_9_m_cr_V_11 = phi i80 [ %acc_9_m_cr_V_19, %_ifconv ], [ %acc_2_m_cr_V, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="acc_9_m_cr_V_11"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="80" op_0_bw="80" op_1_bw="0">
<![CDATA[
.preheader:8  %acc_9_m_cr_V_13 = phi i80 [ %acc_9_m_cr_V_21, %_ifconv ], [ %acc_1_m_cr_V, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="acc_9_m_cr_V_13"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="80" op_0_bw="80" op_1_bw="0">
<![CDATA[
.preheader:9  %acc_9_m_cr_V_15 = phi i80 [ %acc_9_m_cr_V_22, %_ifconv ], [ %acc_0_m_cr_V, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="acc_9_m_cr_V_15"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:10  %ires = phi i4 [ %ires_1, %_ifconv ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="ires"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:11  %exitcond = icmp eq i4 %ires, -6

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:12  %ires_1 = add i4 %ires, 1

]]></Node>
<StgValue><ssdm name="ires_1"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:13  br i1 %exitcond, label %1, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="4">
<![CDATA[
_ifconv:4  %tmp_2 = zext i4 %ires to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:5  %L2_BIAS_V_addr = getelementptr [10 x i16]* @L2_BIAS_V, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="L2_BIAS_V_addr"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="4">
<![CDATA[
_ifconv:6  %L2_BIAS_V_load = load i16* %L2_BIAS_V_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_BIAS_V_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="91" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="4">
<![CDATA[
_ifconv:6  %L2_BIAS_V_load = load i16* %L2_BIAS_V_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_BIAS_V_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="92" st_id="10" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="80" op_0_bw="80" op_1_bw="80" op_2_bw="80" op_3_bw="80" op_4_bw="80" op_5_bw="80" op_6_bw="80" op_7_bw="80" op_8_bw="80" op_9_bw="80" op_10_bw="80" op_11_bw="4">
<![CDATA[
_ifconv:7  %tmp = call i80 @_ssdm_op_Mux.ap_auto.10i80.i4(i80 %acc_9_m_cr_V_15, i80 %acc_9_m_cr_V_13, i80 %acc_9_m_cr_V_11, i80 %acc_9_m_cr_V_4, i80 %acc_9_m_cr_V_3, i80 %acc_9_m_cr_V_18, i80 %acc_9_m_cr_V_9, i80 %acc_9_m_cr_V_7, i80 %acc_8_m_cr_V_1, i80 %acc_9_m_cr_V_1, i4 %ires)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="80" op_0_bw="80" op_1_bw="80" op_2_bw="16" op_3_bw="16">
<![CDATA[
_ifconv:8  %acc_9_m_cr_V_23 = call fastcc i80 @multiply_accumulate(i80 %tmp, i16 %L2_BIAS_V_load, i16 15360)

]]></Node>
<StgValue><ssdm name="acc_9_m_cr_V_23"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="94" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="80" op_0_bw="80" op_1_bw="80" op_2_bw="16" op_3_bw="16">
<![CDATA[
_ifconv:8  %acc_9_m_cr_V_23 = call fastcc i80 @multiply_accumulate(i80 %tmp, i16 %L2_BIAS_V_load, i16 15360)

]]></Node>
<StgValue><ssdm name="acc_9_m_cr_V_23"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:9  %sel_tmp = icmp eq i4 %ires, -8

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:10  %sel_tmp2 = icmp eq i4 %ires, 7

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:11  %sel_tmp4 = icmp eq i4 %ires, 6

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:12  %sel_tmp6 = icmp eq i4 %ires, 5

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:13  %sel_tmp8 = icmp eq i4 %ires, 4

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:14  %sel_tmp1 = icmp eq i4 %ires, 3

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:15  %sel_tmp3 = icmp eq i4 %ires, 2

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:16  %sel_tmp5 = icmp eq i4 %ires, 1

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:17  %sel_tmp7 = icmp eq i4 %ires, 0

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:18  %or_cond = or i1 %sel_tmp7, %sel_tmp5

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:19  %or_cond1 = or i1 %sel_tmp3, %sel_tmp1

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:20  %or_cond2 = or i1 %sel_tmp8, %sel_tmp6

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:21  %or_cond3 = or i1 %sel_tmp4, %sel_tmp2

]]></Node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
_ifconv:22  %newSel = select i1 %sel_tmp, i80 %acc_9_m_cr_V_1, i80 %acc_9_m_cr_V_23

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:23  %or_cond4 = or i1 %or_cond, %or_cond1

]]></Node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:24  %or_cond5 = or i1 %or_cond2, %or_cond3

]]></Node>
<StgValue><ssdm name="or_cond5"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:25  %or_cond6 = or i1 %or_cond4, %or_cond5

]]></Node>
<StgValue><ssdm name="or_cond6"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
_ifconv:26  %acc_9_m_cr_V_5 = select i1 %or_cond6, i80 %acc_9_m_cr_V_1, i80 %newSel

]]></Node>
<StgValue><ssdm name="acc_9_m_cr_V_5"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
_ifconv:27  %newSel2 = select i1 %sel_tmp, i80 %acc_9_m_cr_V_23, i80 %acc_8_m_cr_V_1

]]></Node>
<StgValue><ssdm name="newSel2"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
_ifconv:28  %acc_9_m_cr_V_6 = select i1 %or_cond6, i80 %acc_8_m_cr_V_1, i80 %newSel2

]]></Node>
<StgValue><ssdm name="acc_9_m_cr_V_6"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
_ifconv:29  %newSel4 = select i1 %sel_tmp4, i80 %acc_9_m_cr_V_7, i80 %acc_9_m_cr_V_23

]]></Node>
<StgValue><ssdm name="newSel4"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
_ifconv:30  %newSel5 = select i1 %or_cond2, i80 %acc_9_m_cr_V_7, i80 %newSel4

]]></Node>
<StgValue><ssdm name="newSel5"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
_ifconv:31  %newSel6 = select i1 %or_cond4, i80 %acc_9_m_cr_V_7, i80 %newSel5

]]></Node>
<StgValue><ssdm name="newSel6"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
_ifconv:32  %acc_9_m_cr_V_8 = select i1 %or_cond6, i80 %newSel6, i80 %acc_9_m_cr_V_7

]]></Node>
<StgValue><ssdm name="acc_9_m_cr_V_8"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
_ifconv:33  %newSel8 = select i1 %sel_tmp4, i80 %acc_9_m_cr_V_23, i80 %acc_9_m_cr_V_9

]]></Node>
<StgValue><ssdm name="newSel8"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
_ifconv:34  %newSel9 = select i1 %or_cond2, i80 %acc_9_m_cr_V_9, i80 %newSel8

]]></Node>
<StgValue><ssdm name="newSel9"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
_ifconv:35  %acc_9_m_cr_V_10 = select i1 %or_cond4, i80 %acc_9_m_cr_V_9, i80 %newSel9

]]></Node>
<StgValue><ssdm name="acc_9_m_cr_V_10"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
_ifconv:36  %newSel1 = select i1 %sel_tmp8, i80 %acc_9_m_cr_V_18, i80 %acc_9_m_cr_V_23

]]></Node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
_ifconv:37  %newSel3 = select i1 %or_cond2, i80 %newSel1, i80 %acc_9_m_cr_V_18

]]></Node>
<StgValue><ssdm name="newSel3"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
_ifconv:38  %acc_9_m_cr_V_12 = select i1 %or_cond4, i80 %acc_9_m_cr_V_18, i80 %newSel3

]]></Node>
<StgValue><ssdm name="acc_9_m_cr_V_12"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
_ifconv:39  %newSel7 = select i1 %sel_tmp8, i80 %acc_9_m_cr_V_23, i80 %acc_9_m_cr_V_3

]]></Node>
<StgValue><ssdm name="newSel7"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
_ifconv:40  %acc_9_m_cr_V_14 = select i1 %or_cond4, i80 %acc_9_m_cr_V_3, i80 %newSel7

]]></Node>
<StgValue><ssdm name="acc_9_m_cr_V_14"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
_ifconv:41  %newSel10 = select i1 %sel_tmp3, i80 %acc_9_m_cr_V_4, i80 %acc_9_m_cr_V_23

]]></Node>
<StgValue><ssdm name="newSel10"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
_ifconv:42  %newSel11 = select i1 %or_cond, i80 %acc_9_m_cr_V_4, i80 %newSel10

]]></Node>
<StgValue><ssdm name="newSel11"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
_ifconv:43  %acc_9_m_cr_V_16 = select i1 %or_cond4, i80 %newSel11, i80 %acc_9_m_cr_V_4

]]></Node>
<StgValue><ssdm name="acc_9_m_cr_V_16"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
_ifconv:44  %newSel12 = select i1 %sel_tmp3, i80 %acc_9_m_cr_V_23, i80 %acc_9_m_cr_V_11

]]></Node>
<StgValue><ssdm name="newSel12"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
_ifconv:45  %acc_9_m_cr_V_19 = select i1 %or_cond, i80 %acc_9_m_cr_V_11, i80 %newSel12

]]></Node>
<StgValue><ssdm name="acc_9_m_cr_V_19"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
_ifconv:46  %acc_9_m_cr_V_20 = select i1 %sel_tmp5, i80 %acc_9_m_cr_V_23, i80 %acc_9_m_cr_V_13

]]></Node>
<StgValue><ssdm name="acc_9_m_cr_V_20"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
_ifconv:47  %acc_9_m_cr_V_21 = select i1 %sel_tmp7, i80 %acc_9_m_cr_V_13, i80 %acc_9_m_cr_V_20

]]></Node>
<StgValue><ssdm name="acc_9_m_cr_V_21"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
_ifconv:48  %acc_9_m_cr_V_22 = select i1 %sel_tmp7, i80 %acc_9_m_cr_V_23, i80 %acc_9_m_cr_V_15

]]></Node>
<StgValue><ssdm name="acc_9_m_cr_V_22"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="135" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="80">
<![CDATA[
_ifconv:49  %tmp_V = call fastcc i16 @get_result(i80 %acc_9_m_cr_V_23)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="136" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv:0  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:1  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:2  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="80">
<![CDATA[
_ifconv:49  %tmp_V = call fastcc i16 @get_result(i80 %acc_9_m_cr_V_23)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:50  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_out_V_V, i16 %tmp_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv:51  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str13, i32 %tmp_12)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:52  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
