Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jan 23 19:20:16 2024
| Host         : LAPTOP-HLQDUBUP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (49)
7. checking multiple_clock (600)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (49)
--------------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (600)
--------------------------------
 There are 600 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.014        0.000                      0                 1318        0.047        0.000                      0                 1318        3.000        0.000                       0                   606  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  clk108mhz_ClkGen    {0.000 4.630}        9.259           108.000         
  clkfbout_ClkGen     {0.000 5.000}        10.000          100.000         
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk108mhz_ClkGen_1  {0.000 4.630}        9.259           108.000         
  clkfbout_ClkGen_1   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk108mhz_ClkGen          1.014        0.000                      0                 1318        0.120        0.000                      0                 1318        3.650        0.000                       0                   602  
  clkfbout_ClkGen                                                                                                                                                       7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk108mhz_ClkGen_1        1.015        0.000                      0                 1318        0.120        0.000                      0                 1318        3.650        0.000                       0                   602  
  clkfbout_ClkGen_1                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk108mhz_ClkGen_1  clk108mhz_ClkGen          1.014        0.000                      0                 1318        0.047        0.000                      0                 1318  
clk108mhz_ClkGen    clk108mhz_ClkGen_1        1.014        0.000                      0                 1318        0.047        0.000                      0                 1318  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk108mhz_ClkGen                        
(none)              clk108mhz_ClkGen_1                      
(none)              clkfbout_ClkGen                         
(none)              clkfbout_ClkGen_1                       
(none)                                  clk108mhz_ClkGen    
(none)                                  clk108mhz_ClkGen_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen
  To Clock:  clk108mhz_ClkGen

Setup :            0  Failing Endpoints,  Worst Slack        1.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.168ns  (logic 2.371ns (29.028%)  route 5.797ns (70.972%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 7.811 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 r  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 r  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.935     6.322    drawer/display_star
    SLICE_X81Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.446 r  drawer/vga_r[3]_i_4/O
                         net (fo=4, routed)           0.743     7.189    drawer/vga_r[3]_i_4_n_0
    SLICE_X81Y127        LUT6 (Prop_lut6_I2_O)        0.124     7.313 r  drawer/vga_r[1]_i_1/O
                         net (fo=1, routed)           0.000     7.313    drawer/vga_r[1]_i_1_n_0
    SLICE_X81Y127        FDRE                                         r  drawer/vga_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.573     7.811    drawer/clk108mhz
    SLICE_X81Y127        FDRE                                         r  drawer/vga_r_reg[1]/C
                         clock pessimism              0.560     8.371    
                         clock uncertainty           -0.073     8.298    
    SLICE_X81Y127        FDRE (Setup_fdre_C_D)        0.029     8.327    drawer/vga_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.327    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.165ns  (logic 2.371ns (29.039%)  route 5.794ns (70.961%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 7.811 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 r  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 r  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.935     6.322    drawer/display_star
    SLICE_X81Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.446 r  drawer/vga_r[3]_i_4/O
                         net (fo=4, routed)           0.740     7.186    drawer/vga_r[3]_i_4_n_0
    SLICE_X81Y127        LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  drawer/vga_r[2]_i_1/O
                         net (fo=1, routed)           0.000     7.310    drawer/vga_r[2]_i_1_n_0
    SLICE_X81Y127        FDRE                                         r  drawer/vga_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.573     7.811    drawer/clk108mhz
    SLICE_X81Y127        FDRE                                         r  drawer/vga_r_reg[2]/C
                         clock pessimism              0.560     8.371    
                         clock uncertainty           -0.073     8.298    
    SLICE_X81Y127        FDRE (Setup_fdre_C_D)        0.031     8.329    drawer/vga_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -7.310    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.199ns  (logic 2.371ns (28.918%)  route 5.828ns (71.082%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 7.807 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 f  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.937     6.324    drawer/display_star
    SLICE_X81Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.448 r  drawer/vga_g[3]_i_13/O
                         net (fo=4, routed)           0.772     7.220    drawer/vga_g[3]_i_13_n_0
    SLICE_X78Y126        LUT6 (Prop_lut6_I4_O)        0.124     7.344 r  drawer/vga_g[3]_i_2/O
                         net (fo=1, routed)           0.000     7.344    drawer/vga_g[3]_i_2_n_0
    SLICE_X78Y126        FDSE                                         r  drawer/vga_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.569     7.807    drawer/clk108mhz
    SLICE_X78Y126        FDSE                                         r  drawer/vga_g_reg[3]/C
                         clock pessimism              0.560     8.367    
                         clock uncertainty           -0.073     8.294    
    SLICE_X78Y126        FDSE (Setup_fdse_C_D)        0.081     8.375    drawer/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                          8.375    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.188ns  (logic 2.371ns (28.957%)  route 5.817ns (71.043%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 7.807 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 f  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.937     6.324    drawer/display_star
    SLICE_X81Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.448 r  drawer/vga_g[3]_i_13/O
                         net (fo=4, routed)           0.761     7.209    drawer/vga_g[3]_i_13_n_0
    SLICE_X78Y126        LUT6 (Prop_lut6_I4_O)        0.124     7.333 r  drawer/vga_g[2]_i_1/O
                         net (fo=1, routed)           0.000     7.333    drawer/vga_g[2]_i_1_n_0
    SLICE_X78Y126        FDSE                                         r  drawer/vga_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.569     7.807    drawer/clk108mhz
    SLICE_X78Y126        FDSE                                         r  drawer/vga_g_reg[2]/C
                         clock pessimism              0.560     8.367    
                         clock uncertainty           -0.073     8.294    
    SLICE_X78Y126        FDSE (Setup_fdse_C_D)        0.077     8.371    drawer/vga_g_reg[2]
  -------------------------------------------------------------------
                         required time                          8.371    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.116ns  (logic 2.371ns (29.214%)  route 5.745ns (70.786%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 7.810 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 r  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 r  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.935     6.322    drawer/display_star
    SLICE_X81Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.446 r  drawer/vga_r[3]_i_4/O
                         net (fo=4, routed)           0.691     7.137    drawer/vga_r[3]_i_4_n_0
    SLICE_X81Y126        LUT6 (Prop_lut6_I2_O)        0.124     7.261 r  drawer/vga_r[3]_i_1/O
                         net (fo=1, routed)           0.000     7.261    drawer/vga_r[3]_i_1_n_0
    SLICE_X81Y126        FDRE                                         r  drawer/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.572     7.810    drawer/clk108mhz
    SLICE_X81Y126        FDRE                                         r  drawer/vga_r_reg[3]/C
                         clock pessimism              0.560     8.370    
                         clock uncertainty           -0.073     8.297    
    SLICE_X81Y126        FDRE (Setup_fdre_C_D)        0.029     8.326    drawer/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 2.371ns (29.112%)  route 5.773ns (70.888%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 7.808 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 r  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 r  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.935     6.322    drawer/display_star
    SLICE_X81Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.446 r  drawer/vga_r[3]_i_4/O
                         net (fo=4, routed)           0.719     7.165    drawer/vga_r[3]_i_4_n_0
    SLICE_X78Y127        LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  drawer/vga_r[0]_i_1/O
                         net (fo=1, routed)           0.000     7.289    drawer/vga_r[0]_i_1_n_0
    SLICE_X78Y127        FDRE                                         r  drawer/vga_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.570     7.808    drawer/clk108mhz
    SLICE_X78Y127        FDRE                                         r  drawer/vga_r_reg[0]/C
                         clock pessimism              0.560     8.368    
                         clock uncertainty           -0.073     8.295    
    SLICE_X78Y127        FDRE (Setup_fdre_C_D)        0.077     8.372    drawer/vga_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.372    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.093ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.130ns  (logic 2.371ns (29.164%)  route 5.759ns (70.836%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 7.804 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 f  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.937     6.324    drawer/display_star
    SLICE_X81Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.448 r  drawer/vga_g[3]_i_13/O
                         net (fo=4, routed)           0.703     7.151    drawer/vga_g[3]_i_13_n_0
    SLICE_X76Y126        LUT6 (Prop_lut6_I4_O)        0.124     7.275 r  drawer/vga_g[0]_i_1/O
                         net (fo=1, routed)           0.000     7.275    drawer/vga_g[0]_i_1_n_0
    SLICE_X76Y126        FDSE                                         r  drawer/vga_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.566     7.804    drawer/clk108mhz
    SLICE_X76Y126        FDSE                                         r  drawer/vga_g_reg[0]/C
                         clock pessimism              0.560     8.364    
                         clock uncertainty           -0.073     8.291    
    SLICE_X76Y126        FDSE (Setup_fdse_C_D)        0.077     8.368    drawer/vga_g_reg[0]
  -------------------------------------------------------------------
                         required time                          8.368    
                         arrival time                          -7.275    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.127ns  (logic 2.371ns (29.175%)  route 5.756ns (70.825%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 7.804 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 f  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.937     6.324    drawer/display_star
    SLICE_X81Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.448 r  drawer/vga_g[3]_i_13/O
                         net (fo=4, routed)           0.700     7.148    drawer/vga_g[3]_i_13_n_0
    SLICE_X76Y126        LUT6 (Prop_lut6_I4_O)        0.124     7.272 r  drawer/vga_g[1]_i_1/O
                         net (fo=1, routed)           0.000     7.272    drawer/vga_g[1]_i_1_n_0
    SLICE_X76Y126        FDSE                                         r  drawer/vga_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.566     7.804    drawer/clk108mhz
    SLICE_X76Y126        FDSE                                         r  drawer/vga_g_reg[1]/C
                         clock pessimism              0.560     8.364    
                         clock uncertainty           -0.073     8.291    
    SLICE_X76Y126        FDSE (Setup_fdse_C_D)        0.081     8.372    drawer/vga_g_reg[1]
  -------------------------------------------------------------------
                         required time                          8.372    
                         arrival time                          -7.272    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_pos_x_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.536ns  (logic 2.247ns (29.817%)  route 5.289ns (70.183%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 7.724 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 r  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 r  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.459     5.845    spaceship/display_star
    SLICE_X70Y123        LUT5 (Prop_lut5_I4_O)        0.124     5.969 r  spaceship/star_pos_y[9]_i_1/O
                         net (fo=22, routed)          0.712     6.681    drawer/E[0]
    SLICE_X71Y118        FDRE                                         r  drawer/star_pos_x_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.486     7.724    drawer/clk108mhz
    SLICE_X71Y118        FDRE                                         r  drawer/star_pos_x_reg[8]/C
                         clock pessimism              0.560     8.284    
                         clock uncertainty           -0.073     8.211    
    SLICE_X71Y118        FDRE (Setup_fdre_C_CE)      -0.205     8.006    drawer/star_pos_x_reg[8]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_pos_x_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.536ns  (logic 2.247ns (29.817%)  route 5.289ns (70.183%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 7.724 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 r  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 r  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.459     5.845    spaceship/display_star
    SLICE_X70Y123        LUT5 (Prop_lut5_I4_O)        0.124     5.969 r  spaceship/star_pos_y[9]_i_1/O
                         net (fo=22, routed)          0.712     6.681    drawer/E[0]
    SLICE_X71Y118        FDSE                                         r  drawer/star_pos_x_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.486     7.724    drawer/clk108mhz
    SLICE_X71Y118        FDSE                                         r  drawer/star_pos_x_reg[9]/C
                         clock pessimism              0.560     8.284    
                         clock uncertainty           -0.073     8.211    
    SLICE_X71Y118        FDSE (Setup_fdse_C_CE)      -0.205     8.006    drawer/star_pos_x_reg[9]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                  1.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 spaceship/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/clock_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.554    -0.610    spaceship/clk108mhz
    SLICE_X67Y119        FDRE                                         r  spaceship/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  spaceship/count_reg[18]/Q
                         net (fo=3, routed)           0.067    -0.402    spaceship/count_reg[18]
    SLICE_X66Y119        LUT5 (Prop_lut5_I1_O)        0.045    -0.357 r  spaceship/clock_enable_i_1/O
                         net (fo=1, routed)           0.000    -0.357    spaceship/clock_enable_i_1_n_0
    SLICE_X66Y119        FDRE                                         r  spaceship/clock_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.824    -0.849    spaceship/clk108mhz
    SLICE_X66Y119        FDRE                                         r  spaceship/clock_enable_reg/C
                         clock pessimism              0.252    -0.597    
    SLICE_X66Y119        FDRE (Hold_fdre_C_D)         0.120    -0.477    spaceship/clock_enable_reg
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.040%)  route 0.134ns (44.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.550    -0.614    accelerometer/adxl/spi/clk108mhz
    SLICE_X58Y121        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  accelerometer/adxl/spi/data_out_reg[2]/Q
                         net (fo=1, routed)           0.134    -0.316    accelerometer/adxl/data_out[2]
    SLICE_X56Y121        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.817    -0.856    accelerometer/adxl/clk108mhz
    SLICE_X56Y121        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
                         clock pessimism              0.275    -0.581    
    SLICE_X56Y121        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.472    accelerometer/adxl/data_register_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 accelerometer/adxl/command_regiset_reg[1][3]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/command_regiset_reg[2][3]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.797%)  route 0.112ns (44.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.557    -0.607    accelerometer/adxl/clk108mhz
    SLICE_X65Y116        FDSE                                         r  accelerometer/adxl/command_regiset_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y116        FDSE (Prop_fdse_C_Q)         0.141    -0.466 r  accelerometer/adxl/command_regiset_reg[1][3]/Q
                         net (fo=1, routed)           0.112    -0.354    accelerometer/adxl/command_regiset_reg[1]_6[3]
    SLICE_X63Y116        FDSE                                         r  accelerometer/adxl/command_regiset_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.826    -0.847    accelerometer/adxl/clk108mhz
    SLICE_X63Y116        FDSE                                         r  accelerometer/adxl/command_regiset_reg[2][3]/C
                         clock pessimism              0.275    -0.572    
    SLICE_X63Y116        FDSE (Hold_fdse_C_D)         0.047    -0.525    accelerometer/adxl/command_regiset_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 accelerometer/adxl/command_regiset_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/command_regiset_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.558    -0.606    accelerometer/adxl/clk108mhz
    SLICE_X63Y115        FDRE                                         r  accelerometer/adxl/command_regiset_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  accelerometer/adxl/command_regiset_reg[1][4]/Q
                         net (fo=1, routed)           0.116    -0.349    accelerometer/adxl/command_regiset_reg[1]_6[4]
    SLICE_X63Y116        FDRE                                         r  accelerometer/adxl/command_regiset_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.826    -0.847    accelerometer/adxl/clk108mhz
    SLICE_X63Y116        FDRE                                         r  accelerometer/adxl/command_regiset_reg[2][4]/C
                         clock pessimism              0.254    -0.593    
    SLICE_X63Y116        FDRE (Hold_fdre_C_D)         0.072    -0.521    accelerometer/adxl/command_regiset_reg[2][4]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.948%)  route 0.141ns (50.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.548    -0.616    accelerometer/adxl/clk108mhz
    SLICE_X55Y122        FDRE                                         r  accelerometer/adxl/data_register_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  accelerometer/adxl/data_register_reg[5][0]/Q
                         net (fo=3, routed)           0.141    -0.334    accelerometer/adxl/in[0]
    SLICE_X56Y122        FDRE                                         r  accelerometer/adxl/data_register_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.816    -0.857    accelerometer/adxl/clk108mhz
    SLICE_X56Y122        FDRE                                         r  accelerometer/adxl/data_register_reg[6][0]/C
                         clock pessimism              0.275    -0.582    
    SLICE_X56Y122        FDRE (Hold_fdre_C_D)         0.075    -0.507    accelerometer/adxl/data_register_reg[6][0]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/spi/bit_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.553    -0.611    accelerometer/adxl/spi/clk108mhz
    SLICE_X59Y118        FDRE                                         r  accelerometer/adxl/spi/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  accelerometer/adxl/spi/bit_count_reg[0]/Q
                         net (fo=4, routed)           0.124    -0.346    accelerometer/adxl/spi/bit_count[0]
    SLICE_X58Y118        LUT6 (Prop_lut6_I3_O)        0.045    -0.301 r  accelerometer/adxl/spi/bit_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    accelerometer/adxl/spi/bit_count[1]_i_1_n_0
    SLICE_X58Y118        FDRE                                         r  accelerometer/adxl/spi/bit_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.822    -0.851    accelerometer/adxl/spi/clk108mhz
    SLICE_X58Y118        FDRE                                         r  accelerometer/adxl/spi/bit_count_reg[1]/C
                         clock pessimism              0.253    -0.598    
    SLICE_X58Y118        FDRE (Hold_fdre_C_D)         0.121    -0.477    accelerometer/adxl/spi/bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 microphone/mic_1MHz_clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            microphone/mic_1MHz_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.592    -0.572    microphone/mic_1MHz_clk/clk108mhz
    SLICE_X79Y111        FDRE                                         r  microphone/mic_1MHz_clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  microphone/mic_1MHz_clk/count_reg[0]/Q
                         net (fo=7, routed)           0.132    -0.300    microphone/mic_1MHz_clk/count_reg[0]
    SLICE_X78Y111        LUT3 (Prop_lut3_I1_O)        0.048    -0.252 r  microphone/mic_1MHz_clk/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.252    microphone/mic_1MHz_clk/p_0_in[2]
    SLICE_X78Y111        FDRE                                         r  microphone/mic_1MHz_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.864    -0.809    microphone/mic_1MHz_clk/clk108mhz
    SLICE_X78Y111        FDRE                                         r  microphone/mic_1MHz_clk/count_reg[2]/C
                         clock pessimism              0.250    -0.559    
    SLICE_X78Y111        FDRE (Hold_fdre_C_D)         0.131    -0.428    microphone/mic_1MHz_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/accel_x_sum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.256ns (78.939%)  route 0.068ns (21.061%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.548    -0.616    accelerometer/adxl/clk108mhz
    SLICE_X55Y122        FDRE                                         r  accelerometer/adxl/data_register_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  accelerometer/adxl/data_register_reg[5][4]/Q
                         net (fo=3, routed)           0.068    -0.407    accelerometer/adxl/in[4]
    SLICE_X54Y122        LUT2 (Prop_lut2_I0_O)        0.045    -0.362 r  accelerometer/adxl/accel_x_sum[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.362    accelerometer/adxl/accel_x_sum[4]_i_5_n_0
    SLICE_X54Y122        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.292 r  accelerometer/adxl/accel_x_sum_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.292    accelerometer/adxl/accel_x_sum_reg[4]_i_1_n_7
    SLICE_X54Y122        FDRE                                         r  accelerometer/adxl/accel_x_sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.814    -0.858    accelerometer/adxl/clk108mhz
    SLICE_X54Y122        FDRE                                         r  accelerometer/adxl/accel_x_sum_reg[4]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X54Y122        FDRE (Hold_fdre_C_D)         0.134    -0.469    accelerometer/adxl/accel_x_sum_reg[4]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 microphone/bits_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            microphone/LED_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.587    -0.577    microphone/clk108mhz
    SLICE_X75Y115        FDRE                                         r  microphone/bits_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  microphone/bits_reg[11]/Q
                         net (fo=3, routed)           0.122    -0.314    microphone/p_1_in[12]
    SLICE_X75Y114        FDRE                                         r  microphone/LED_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.859    -0.814    microphone/clk108mhz
    SLICE_X75Y114        FDRE                                         r  microphone/LED_reg[11]_lopt_replica/C
                         clock pessimism              0.252    -0.562    
    SLICE_X75Y114        FDRE (Hold_fdre_C_D)         0.070    -0.492    microphone/LED_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/miso_register_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/spi/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.513%)  route 0.074ns (36.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.551    -0.613    accelerometer/adxl/spi/clk108mhz
    SLICE_X57Y119        FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y119        FDRE (Prop_fdre_C_Q)         0.128    -0.485 r  accelerometer/adxl/spi/miso_register_reg[5]/Q
                         net (fo=2, routed)           0.074    -0.412    accelerometer/adxl/spi/miso_register[5]
    SLICE_X56Y119        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.819    -0.854    accelerometer/adxl/spi/clk108mhz
    SLICE_X56Y119        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[5]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X56Y119        FDRE (Hold_fdre_C_D)         0.010    -0.590    accelerometer/adxl/spi/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108mhz_ClkGen
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clk108/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16   clk108/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X69Y126    VGA/hsync/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X70Y126    VGA/hsync/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X69Y126    VGA/hsync/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X68Y127    VGA/hsync/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X68Y127    VGA/hsync/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X69Y127    VGA/hsync/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X68Y126    VGA/hsync/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X70Y127    VGA/hsync/count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y120    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y120    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y121    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y121    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y121    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y121    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y121    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y121    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y121    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y121    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y120    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y120    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y121    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y121    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y121    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y121    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y121    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y121    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y121    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y121    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClkGen
  To Clock:  clkfbout_ClkGen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClkGen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk108/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk108/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen_1
  To Clock:  clk108mhz_ClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack        1.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.015ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.168ns  (logic 2.371ns (29.028%)  route 5.797ns (70.972%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 7.811 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 r  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 r  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.935     6.322    drawer/display_star
    SLICE_X81Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.446 r  drawer/vga_r[3]_i_4/O
                         net (fo=4, routed)           0.743     7.189    drawer/vga_r[3]_i_4_n_0
    SLICE_X81Y127        LUT6 (Prop_lut6_I2_O)        0.124     7.313 r  drawer/vga_r[1]_i_1/O
                         net (fo=1, routed)           0.000     7.313    drawer/vga_r[1]_i_1_n_0
    SLICE_X81Y127        FDRE                                         r  drawer/vga_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.573     7.811    drawer/clk108mhz
    SLICE_X81Y127        FDRE                                         r  drawer/vga_r_reg[1]/C
                         clock pessimism              0.560     8.371    
                         clock uncertainty           -0.072     8.299    
    SLICE_X81Y127        FDRE (Setup_fdre_C_D)        0.029     8.328    drawer/vga_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.328    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.165ns  (logic 2.371ns (29.039%)  route 5.794ns (70.961%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 7.811 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 r  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 r  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.935     6.322    drawer/display_star
    SLICE_X81Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.446 r  drawer/vga_r[3]_i_4/O
                         net (fo=4, routed)           0.740     7.186    drawer/vga_r[3]_i_4_n_0
    SLICE_X81Y127        LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  drawer/vga_r[2]_i_1/O
                         net (fo=1, routed)           0.000     7.310    drawer/vga_r[2]_i_1_n_0
    SLICE_X81Y127        FDRE                                         r  drawer/vga_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.573     7.811    drawer/clk108mhz
    SLICE_X81Y127        FDRE                                         r  drawer/vga_r_reg[2]/C
                         clock pessimism              0.560     8.371    
                         clock uncertainty           -0.072     8.299    
    SLICE_X81Y127        FDRE (Setup_fdre_C_D)        0.031     8.330    drawer/vga_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.330    
                         arrival time                          -7.310    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.199ns  (logic 2.371ns (28.918%)  route 5.828ns (71.082%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 7.807 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 f  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.937     6.324    drawer/display_star
    SLICE_X81Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.448 r  drawer/vga_g[3]_i_13/O
                         net (fo=4, routed)           0.772     7.220    drawer/vga_g[3]_i_13_n_0
    SLICE_X78Y126        LUT6 (Prop_lut6_I4_O)        0.124     7.344 r  drawer/vga_g[3]_i_2/O
                         net (fo=1, routed)           0.000     7.344    drawer/vga_g[3]_i_2_n_0
    SLICE_X78Y126        FDSE                                         r  drawer/vga_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.569     7.807    drawer/clk108mhz
    SLICE_X78Y126        FDSE                                         r  drawer/vga_g_reg[3]/C
                         clock pessimism              0.560     8.367    
                         clock uncertainty           -0.072     8.295    
    SLICE_X78Y126        FDSE (Setup_fdse_C_D)        0.081     8.376    drawer/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.188ns  (logic 2.371ns (28.957%)  route 5.817ns (71.043%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 7.807 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 f  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.937     6.324    drawer/display_star
    SLICE_X81Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.448 r  drawer/vga_g[3]_i_13/O
                         net (fo=4, routed)           0.761     7.209    drawer/vga_g[3]_i_13_n_0
    SLICE_X78Y126        LUT6 (Prop_lut6_I4_O)        0.124     7.333 r  drawer/vga_g[2]_i_1/O
                         net (fo=1, routed)           0.000     7.333    drawer/vga_g[2]_i_1_n_0
    SLICE_X78Y126        FDSE                                         r  drawer/vga_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.569     7.807    drawer/clk108mhz
    SLICE_X78Y126        FDSE                                         r  drawer/vga_g_reg[2]/C
                         clock pessimism              0.560     8.367    
                         clock uncertainty           -0.072     8.295    
    SLICE_X78Y126        FDSE (Setup_fdse_C_D)        0.077     8.372    drawer/vga_g_reg[2]
  -------------------------------------------------------------------
                         required time                          8.372    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.116ns  (logic 2.371ns (29.214%)  route 5.745ns (70.786%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 7.810 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 r  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 r  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.935     6.322    drawer/display_star
    SLICE_X81Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.446 r  drawer/vga_r[3]_i_4/O
                         net (fo=4, routed)           0.691     7.137    drawer/vga_r[3]_i_4_n_0
    SLICE_X81Y126        LUT6 (Prop_lut6_I2_O)        0.124     7.261 r  drawer/vga_r[3]_i_1/O
                         net (fo=1, routed)           0.000     7.261    drawer/vga_r[3]_i_1_n_0
    SLICE_X81Y126        FDRE                                         r  drawer/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.572     7.810    drawer/clk108mhz
    SLICE_X81Y126        FDRE                                         r  drawer/vga_r_reg[3]/C
                         clock pessimism              0.560     8.370    
                         clock uncertainty           -0.072     8.298    
    SLICE_X81Y126        FDRE (Setup_fdre_C_D)        0.029     8.327    drawer/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.327    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 2.371ns (29.112%)  route 5.773ns (70.888%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 7.808 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 r  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 r  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.935     6.322    drawer/display_star
    SLICE_X81Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.446 r  drawer/vga_r[3]_i_4/O
                         net (fo=4, routed)           0.719     7.165    drawer/vga_r[3]_i_4_n_0
    SLICE_X78Y127        LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  drawer/vga_r[0]_i_1/O
                         net (fo=1, routed)           0.000     7.289    drawer/vga_r[0]_i_1_n_0
    SLICE_X78Y127        FDRE                                         r  drawer/vga_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.570     7.808    drawer/clk108mhz
    SLICE_X78Y127        FDRE                                         r  drawer/vga_r_reg[0]/C
                         clock pessimism              0.560     8.368    
                         clock uncertainty           -0.072     8.296    
    SLICE_X78Y127        FDRE (Setup_fdre_C_D)        0.077     8.373    drawer/vga_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.373    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.130ns  (logic 2.371ns (29.164%)  route 5.759ns (70.836%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 7.804 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 f  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.937     6.324    drawer/display_star
    SLICE_X81Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.448 r  drawer/vga_g[3]_i_13/O
                         net (fo=4, routed)           0.703     7.151    drawer/vga_g[3]_i_13_n_0
    SLICE_X76Y126        LUT6 (Prop_lut6_I4_O)        0.124     7.275 r  drawer/vga_g[0]_i_1/O
                         net (fo=1, routed)           0.000     7.275    drawer/vga_g[0]_i_1_n_0
    SLICE_X76Y126        FDSE                                         r  drawer/vga_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.566     7.804    drawer/clk108mhz
    SLICE_X76Y126        FDSE                                         r  drawer/vga_g_reg[0]/C
                         clock pessimism              0.560     8.364    
                         clock uncertainty           -0.072     8.292    
    SLICE_X76Y126        FDSE (Setup_fdse_C_D)        0.077     8.369    drawer/vga_g_reg[0]
  -------------------------------------------------------------------
                         required time                          8.369    
                         arrival time                          -7.275    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.127ns  (logic 2.371ns (29.175%)  route 5.756ns (70.825%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 7.804 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 f  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.937     6.324    drawer/display_star
    SLICE_X81Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.448 r  drawer/vga_g[3]_i_13/O
                         net (fo=4, routed)           0.700     7.148    drawer/vga_g[3]_i_13_n_0
    SLICE_X76Y126        LUT6 (Prop_lut6_I4_O)        0.124     7.272 r  drawer/vga_g[1]_i_1/O
                         net (fo=1, routed)           0.000     7.272    drawer/vga_g[1]_i_1_n_0
    SLICE_X76Y126        FDSE                                         r  drawer/vga_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.566     7.804    drawer/clk108mhz
    SLICE_X76Y126        FDSE                                         r  drawer/vga_g_reg[1]/C
                         clock pessimism              0.560     8.364    
                         clock uncertainty           -0.072     8.292    
    SLICE_X76Y126        FDSE (Setup_fdse_C_D)        0.081     8.373    drawer/vga_g_reg[1]
  -------------------------------------------------------------------
                         required time                          8.373    
                         arrival time                          -7.272    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_pos_x_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.536ns  (logic 2.247ns (29.817%)  route 5.289ns (70.183%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 7.724 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 r  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 r  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.459     5.845    spaceship/display_star
    SLICE_X70Y123        LUT5 (Prop_lut5_I4_O)        0.124     5.969 r  spaceship/star_pos_y[9]_i_1/O
                         net (fo=22, routed)          0.712     6.681    drawer/E[0]
    SLICE_X71Y118        FDRE                                         r  drawer/star_pos_x_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.486     7.724    drawer/clk108mhz
    SLICE_X71Y118        FDRE                                         r  drawer/star_pos_x_reg[8]/C
                         clock pessimism              0.560     8.284    
                         clock uncertainty           -0.072     8.212    
    SLICE_X71Y118        FDRE (Setup_fdre_C_CE)      -0.205     8.007    drawer/star_pos_x_reg[8]
  -------------------------------------------------------------------
                         required time                          8.007    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_pos_x_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.536ns  (logic 2.247ns (29.817%)  route 5.289ns (70.183%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 7.724 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 r  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 r  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.459     5.845    spaceship/display_star
    SLICE_X70Y123        LUT5 (Prop_lut5_I4_O)        0.124     5.969 r  spaceship/star_pos_y[9]_i_1/O
                         net (fo=22, routed)          0.712     6.681    drawer/E[0]
    SLICE_X71Y118        FDSE                                         r  drawer/star_pos_x_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.486     7.724    drawer/clk108mhz
    SLICE_X71Y118        FDSE                                         r  drawer/star_pos_x_reg[9]/C
                         clock pessimism              0.560     8.284    
                         clock uncertainty           -0.072     8.212    
    SLICE_X71Y118        FDSE (Setup_fdse_C_CE)      -0.205     8.007    drawer/star_pos_x_reg[9]
  -------------------------------------------------------------------
                         required time                          8.007    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                  1.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 spaceship/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/clock_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.554    -0.610    spaceship/clk108mhz
    SLICE_X67Y119        FDRE                                         r  spaceship/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  spaceship/count_reg[18]/Q
                         net (fo=3, routed)           0.067    -0.402    spaceship/count_reg[18]
    SLICE_X66Y119        LUT5 (Prop_lut5_I1_O)        0.045    -0.357 r  spaceship/clock_enable_i_1/O
                         net (fo=1, routed)           0.000    -0.357    spaceship/clock_enable_i_1_n_0
    SLICE_X66Y119        FDRE                                         r  spaceship/clock_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.824    -0.849    spaceship/clk108mhz
    SLICE_X66Y119        FDRE                                         r  spaceship/clock_enable_reg/C
                         clock pessimism              0.252    -0.597    
    SLICE_X66Y119        FDRE (Hold_fdre_C_D)         0.120    -0.477    spaceship/clock_enable_reg
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.040%)  route 0.134ns (44.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.550    -0.614    accelerometer/adxl/spi/clk108mhz
    SLICE_X58Y121        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  accelerometer/adxl/spi/data_out_reg[2]/Q
                         net (fo=1, routed)           0.134    -0.316    accelerometer/adxl/data_out[2]
    SLICE_X56Y121        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.817    -0.856    accelerometer/adxl/clk108mhz
    SLICE_X56Y121        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
                         clock pessimism              0.275    -0.581    
    SLICE_X56Y121        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.472    accelerometer/adxl/data_register_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 accelerometer/adxl/command_regiset_reg[1][3]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/command_regiset_reg[2][3]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.797%)  route 0.112ns (44.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.557    -0.607    accelerometer/adxl/clk108mhz
    SLICE_X65Y116        FDSE                                         r  accelerometer/adxl/command_regiset_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y116        FDSE (Prop_fdse_C_Q)         0.141    -0.466 r  accelerometer/adxl/command_regiset_reg[1][3]/Q
                         net (fo=1, routed)           0.112    -0.354    accelerometer/adxl/command_regiset_reg[1]_6[3]
    SLICE_X63Y116        FDSE                                         r  accelerometer/adxl/command_regiset_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.826    -0.847    accelerometer/adxl/clk108mhz
    SLICE_X63Y116        FDSE                                         r  accelerometer/adxl/command_regiset_reg[2][3]/C
                         clock pessimism              0.275    -0.572    
    SLICE_X63Y116        FDSE (Hold_fdse_C_D)         0.047    -0.525    accelerometer/adxl/command_regiset_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 accelerometer/adxl/command_regiset_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/command_regiset_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.558    -0.606    accelerometer/adxl/clk108mhz
    SLICE_X63Y115        FDRE                                         r  accelerometer/adxl/command_regiset_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  accelerometer/adxl/command_regiset_reg[1][4]/Q
                         net (fo=1, routed)           0.116    -0.349    accelerometer/adxl/command_regiset_reg[1]_6[4]
    SLICE_X63Y116        FDRE                                         r  accelerometer/adxl/command_regiset_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.826    -0.847    accelerometer/adxl/clk108mhz
    SLICE_X63Y116        FDRE                                         r  accelerometer/adxl/command_regiset_reg[2][4]/C
                         clock pessimism              0.254    -0.593    
    SLICE_X63Y116        FDRE (Hold_fdre_C_D)         0.072    -0.521    accelerometer/adxl/command_regiset_reg[2][4]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.948%)  route 0.141ns (50.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.548    -0.616    accelerometer/adxl/clk108mhz
    SLICE_X55Y122        FDRE                                         r  accelerometer/adxl/data_register_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  accelerometer/adxl/data_register_reg[5][0]/Q
                         net (fo=3, routed)           0.141    -0.334    accelerometer/adxl/in[0]
    SLICE_X56Y122        FDRE                                         r  accelerometer/adxl/data_register_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.816    -0.857    accelerometer/adxl/clk108mhz
    SLICE_X56Y122        FDRE                                         r  accelerometer/adxl/data_register_reg[6][0]/C
                         clock pessimism              0.275    -0.582    
    SLICE_X56Y122        FDRE (Hold_fdre_C_D)         0.075    -0.507    accelerometer/adxl/data_register_reg[6][0]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/spi/bit_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.553    -0.611    accelerometer/adxl/spi/clk108mhz
    SLICE_X59Y118        FDRE                                         r  accelerometer/adxl/spi/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  accelerometer/adxl/spi/bit_count_reg[0]/Q
                         net (fo=4, routed)           0.124    -0.346    accelerometer/adxl/spi/bit_count[0]
    SLICE_X58Y118        LUT6 (Prop_lut6_I3_O)        0.045    -0.301 r  accelerometer/adxl/spi/bit_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    accelerometer/adxl/spi/bit_count[1]_i_1_n_0
    SLICE_X58Y118        FDRE                                         r  accelerometer/adxl/spi/bit_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.822    -0.851    accelerometer/adxl/spi/clk108mhz
    SLICE_X58Y118        FDRE                                         r  accelerometer/adxl/spi/bit_count_reg[1]/C
                         clock pessimism              0.253    -0.598    
    SLICE_X58Y118        FDRE (Hold_fdre_C_D)         0.121    -0.477    accelerometer/adxl/spi/bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 microphone/mic_1MHz_clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            microphone/mic_1MHz_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.592    -0.572    microphone/mic_1MHz_clk/clk108mhz
    SLICE_X79Y111        FDRE                                         r  microphone/mic_1MHz_clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  microphone/mic_1MHz_clk/count_reg[0]/Q
                         net (fo=7, routed)           0.132    -0.300    microphone/mic_1MHz_clk/count_reg[0]
    SLICE_X78Y111        LUT3 (Prop_lut3_I1_O)        0.048    -0.252 r  microphone/mic_1MHz_clk/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.252    microphone/mic_1MHz_clk/p_0_in[2]
    SLICE_X78Y111        FDRE                                         r  microphone/mic_1MHz_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.864    -0.809    microphone/mic_1MHz_clk/clk108mhz
    SLICE_X78Y111        FDRE                                         r  microphone/mic_1MHz_clk/count_reg[2]/C
                         clock pessimism              0.250    -0.559    
    SLICE_X78Y111        FDRE (Hold_fdre_C_D)         0.131    -0.428    microphone/mic_1MHz_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/accel_x_sum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.256ns (78.939%)  route 0.068ns (21.061%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.548    -0.616    accelerometer/adxl/clk108mhz
    SLICE_X55Y122        FDRE                                         r  accelerometer/adxl/data_register_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  accelerometer/adxl/data_register_reg[5][4]/Q
                         net (fo=3, routed)           0.068    -0.407    accelerometer/adxl/in[4]
    SLICE_X54Y122        LUT2 (Prop_lut2_I0_O)        0.045    -0.362 r  accelerometer/adxl/accel_x_sum[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.362    accelerometer/adxl/accel_x_sum[4]_i_5_n_0
    SLICE_X54Y122        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.292 r  accelerometer/adxl/accel_x_sum_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.292    accelerometer/adxl/accel_x_sum_reg[4]_i_1_n_7
    SLICE_X54Y122        FDRE                                         r  accelerometer/adxl/accel_x_sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.814    -0.858    accelerometer/adxl/clk108mhz
    SLICE_X54Y122        FDRE                                         r  accelerometer/adxl/accel_x_sum_reg[4]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X54Y122        FDRE (Hold_fdre_C_D)         0.134    -0.469    accelerometer/adxl/accel_x_sum_reg[4]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 microphone/bits_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            microphone/LED_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.587    -0.577    microphone/clk108mhz
    SLICE_X75Y115        FDRE                                         r  microphone/bits_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  microphone/bits_reg[11]/Q
                         net (fo=3, routed)           0.122    -0.314    microphone/p_1_in[12]
    SLICE_X75Y114        FDRE                                         r  microphone/LED_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.859    -0.814    microphone/clk108mhz
    SLICE_X75Y114        FDRE                                         r  microphone/LED_reg[11]_lopt_replica/C
                         clock pessimism              0.252    -0.562    
    SLICE_X75Y114        FDRE (Hold_fdre_C_D)         0.070    -0.492    microphone/LED_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/miso_register_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/spi/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.513%)  route 0.074ns (36.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.551    -0.613    accelerometer/adxl/spi/clk108mhz
    SLICE_X57Y119        FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y119        FDRE (Prop_fdre_C_Q)         0.128    -0.485 r  accelerometer/adxl/spi/miso_register_reg[5]/Q
                         net (fo=2, routed)           0.074    -0.412    accelerometer/adxl/spi/miso_register[5]
    SLICE_X56Y119        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.819    -0.854    accelerometer/adxl/spi/clk108mhz
    SLICE_X56Y119        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[5]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X56Y119        FDRE (Hold_fdre_C_D)         0.010    -0.590    accelerometer/adxl/spi/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108mhz_ClkGen_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clk108/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16   clk108/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X69Y126    VGA/hsync/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X70Y126    VGA/hsync/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X69Y126    VGA/hsync/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X68Y127    VGA/hsync/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X68Y127    VGA/hsync/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X69Y127    VGA/hsync/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X68Y126    VGA/hsync/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X70Y127    VGA/hsync/count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y120    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y120    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y121    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y121    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y121    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y121    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y121    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y121    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y121    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y121    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y120    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y120    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y121    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y121    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y121    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y121    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y121    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y121    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y121    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y121    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClkGen_1
  To Clock:  clkfbout_ClkGen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClkGen_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk108/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk108/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen_1
  To Clock:  clk108mhz_ClkGen

Setup :            0  Failing Endpoints,  Worst Slack        1.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.168ns  (logic 2.371ns (29.028%)  route 5.797ns (70.972%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 7.811 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 r  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 r  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.935     6.322    drawer/display_star
    SLICE_X81Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.446 r  drawer/vga_r[3]_i_4/O
                         net (fo=4, routed)           0.743     7.189    drawer/vga_r[3]_i_4_n_0
    SLICE_X81Y127        LUT6 (Prop_lut6_I2_O)        0.124     7.313 r  drawer/vga_r[1]_i_1/O
                         net (fo=1, routed)           0.000     7.313    drawer/vga_r[1]_i_1_n_0
    SLICE_X81Y127        FDRE                                         r  drawer/vga_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.573     7.811    drawer/clk108mhz
    SLICE_X81Y127        FDRE                                         r  drawer/vga_r_reg[1]/C
                         clock pessimism              0.560     8.371    
                         clock uncertainty           -0.073     8.298    
    SLICE_X81Y127        FDRE (Setup_fdre_C_D)        0.029     8.327    drawer/vga_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.327    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.165ns  (logic 2.371ns (29.039%)  route 5.794ns (70.961%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 7.811 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 r  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 r  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.935     6.322    drawer/display_star
    SLICE_X81Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.446 r  drawer/vga_r[3]_i_4/O
                         net (fo=4, routed)           0.740     7.186    drawer/vga_r[3]_i_4_n_0
    SLICE_X81Y127        LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  drawer/vga_r[2]_i_1/O
                         net (fo=1, routed)           0.000     7.310    drawer/vga_r[2]_i_1_n_0
    SLICE_X81Y127        FDRE                                         r  drawer/vga_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.573     7.811    drawer/clk108mhz
    SLICE_X81Y127        FDRE                                         r  drawer/vga_r_reg[2]/C
                         clock pessimism              0.560     8.371    
                         clock uncertainty           -0.073     8.298    
    SLICE_X81Y127        FDRE (Setup_fdre_C_D)        0.031     8.329    drawer/vga_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -7.310    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.199ns  (logic 2.371ns (28.918%)  route 5.828ns (71.082%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 7.807 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 f  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.937     6.324    drawer/display_star
    SLICE_X81Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.448 r  drawer/vga_g[3]_i_13/O
                         net (fo=4, routed)           0.772     7.220    drawer/vga_g[3]_i_13_n_0
    SLICE_X78Y126        LUT6 (Prop_lut6_I4_O)        0.124     7.344 r  drawer/vga_g[3]_i_2/O
                         net (fo=1, routed)           0.000     7.344    drawer/vga_g[3]_i_2_n_0
    SLICE_X78Y126        FDSE                                         r  drawer/vga_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.569     7.807    drawer/clk108mhz
    SLICE_X78Y126        FDSE                                         r  drawer/vga_g_reg[3]/C
                         clock pessimism              0.560     8.367    
                         clock uncertainty           -0.073     8.294    
    SLICE_X78Y126        FDSE (Setup_fdse_C_D)        0.081     8.375    drawer/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                          8.375    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.188ns  (logic 2.371ns (28.957%)  route 5.817ns (71.043%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 7.807 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 f  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.937     6.324    drawer/display_star
    SLICE_X81Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.448 r  drawer/vga_g[3]_i_13/O
                         net (fo=4, routed)           0.761     7.209    drawer/vga_g[3]_i_13_n_0
    SLICE_X78Y126        LUT6 (Prop_lut6_I4_O)        0.124     7.333 r  drawer/vga_g[2]_i_1/O
                         net (fo=1, routed)           0.000     7.333    drawer/vga_g[2]_i_1_n_0
    SLICE_X78Y126        FDSE                                         r  drawer/vga_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.569     7.807    drawer/clk108mhz
    SLICE_X78Y126        FDSE                                         r  drawer/vga_g_reg[2]/C
                         clock pessimism              0.560     8.367    
                         clock uncertainty           -0.073     8.294    
    SLICE_X78Y126        FDSE (Setup_fdse_C_D)        0.077     8.371    drawer/vga_g_reg[2]
  -------------------------------------------------------------------
                         required time                          8.371    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.116ns  (logic 2.371ns (29.214%)  route 5.745ns (70.786%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 7.810 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 r  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 r  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.935     6.322    drawer/display_star
    SLICE_X81Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.446 r  drawer/vga_r[3]_i_4/O
                         net (fo=4, routed)           0.691     7.137    drawer/vga_r[3]_i_4_n_0
    SLICE_X81Y126        LUT6 (Prop_lut6_I2_O)        0.124     7.261 r  drawer/vga_r[3]_i_1/O
                         net (fo=1, routed)           0.000     7.261    drawer/vga_r[3]_i_1_n_0
    SLICE_X81Y126        FDRE                                         r  drawer/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.572     7.810    drawer/clk108mhz
    SLICE_X81Y126        FDRE                                         r  drawer/vga_r_reg[3]/C
                         clock pessimism              0.560     8.370    
                         clock uncertainty           -0.073     8.297    
    SLICE_X81Y126        FDRE (Setup_fdre_C_D)        0.029     8.326    drawer/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 2.371ns (29.112%)  route 5.773ns (70.888%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 7.808 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 r  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 r  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.935     6.322    drawer/display_star
    SLICE_X81Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.446 r  drawer/vga_r[3]_i_4/O
                         net (fo=4, routed)           0.719     7.165    drawer/vga_r[3]_i_4_n_0
    SLICE_X78Y127        LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  drawer/vga_r[0]_i_1/O
                         net (fo=1, routed)           0.000     7.289    drawer/vga_r[0]_i_1_n_0
    SLICE_X78Y127        FDRE                                         r  drawer/vga_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.570     7.808    drawer/clk108mhz
    SLICE_X78Y127        FDRE                                         r  drawer/vga_r_reg[0]/C
                         clock pessimism              0.560     8.368    
                         clock uncertainty           -0.073     8.295    
    SLICE_X78Y127        FDRE (Setup_fdre_C_D)        0.077     8.372    drawer/vga_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.372    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.093ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.130ns  (logic 2.371ns (29.164%)  route 5.759ns (70.836%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 7.804 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 f  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.937     6.324    drawer/display_star
    SLICE_X81Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.448 r  drawer/vga_g[3]_i_13/O
                         net (fo=4, routed)           0.703     7.151    drawer/vga_g[3]_i_13_n_0
    SLICE_X76Y126        LUT6 (Prop_lut6_I4_O)        0.124     7.275 r  drawer/vga_g[0]_i_1/O
                         net (fo=1, routed)           0.000     7.275    drawer/vga_g[0]_i_1_n_0
    SLICE_X76Y126        FDSE                                         r  drawer/vga_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.566     7.804    drawer/clk108mhz
    SLICE_X76Y126        FDSE                                         r  drawer/vga_g_reg[0]/C
                         clock pessimism              0.560     8.364    
                         clock uncertainty           -0.073     8.291    
    SLICE_X76Y126        FDSE (Setup_fdse_C_D)        0.077     8.368    drawer/vga_g_reg[0]
  -------------------------------------------------------------------
                         required time                          8.368    
                         arrival time                          -7.275    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.127ns  (logic 2.371ns (29.175%)  route 5.756ns (70.825%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 7.804 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 f  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.937     6.324    drawer/display_star
    SLICE_X81Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.448 r  drawer/vga_g[3]_i_13/O
                         net (fo=4, routed)           0.700     7.148    drawer/vga_g[3]_i_13_n_0
    SLICE_X76Y126        LUT6 (Prop_lut6_I4_O)        0.124     7.272 r  drawer/vga_g[1]_i_1/O
                         net (fo=1, routed)           0.000     7.272    drawer/vga_g[1]_i_1_n_0
    SLICE_X76Y126        FDSE                                         r  drawer/vga_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.566     7.804    drawer/clk108mhz
    SLICE_X76Y126        FDSE                                         r  drawer/vga_g_reg[1]/C
                         clock pessimism              0.560     8.364    
                         clock uncertainty           -0.073     8.291    
    SLICE_X76Y126        FDSE (Setup_fdse_C_D)        0.081     8.372    drawer/vga_g_reg[1]
  -------------------------------------------------------------------
                         required time                          8.372    
                         arrival time                          -7.272    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_pos_x_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.536ns  (logic 2.247ns (29.817%)  route 5.289ns (70.183%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 7.724 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 r  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 r  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.459     5.845    spaceship/display_star
    SLICE_X70Y123        LUT5 (Prop_lut5_I4_O)        0.124     5.969 r  spaceship/star_pos_y[9]_i_1/O
                         net (fo=22, routed)          0.712     6.681    drawer/E[0]
    SLICE_X71Y118        FDRE                                         r  drawer/star_pos_x_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.486     7.724    drawer/clk108mhz
    SLICE_X71Y118        FDRE                                         r  drawer/star_pos_x_reg[8]/C
                         clock pessimism              0.560     8.284    
                         clock uncertainty           -0.073     8.211    
    SLICE_X71Y118        FDRE (Setup_fdre_C_CE)      -0.205     8.006    drawer/star_pos_x_reg[8]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_pos_x_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.536ns  (logic 2.247ns (29.817%)  route 5.289ns (70.183%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 7.724 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 r  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 r  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.459     5.845    spaceship/display_star
    SLICE_X70Y123        LUT5 (Prop_lut5_I4_O)        0.124     5.969 r  spaceship/star_pos_y[9]_i_1/O
                         net (fo=22, routed)          0.712     6.681    drawer/E[0]
    SLICE_X71Y118        FDSE                                         r  drawer/star_pos_x_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.486     7.724    drawer/clk108mhz
    SLICE_X71Y118        FDSE                                         r  drawer/star_pos_x_reg[9]/C
                         clock pessimism              0.560     8.284    
                         clock uncertainty           -0.073     8.211    
    SLICE_X71Y118        FDSE (Setup_fdse_C_CE)      -0.205     8.006    drawer/star_pos_x_reg[9]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                  1.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 spaceship/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/clock_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.554    -0.610    spaceship/clk108mhz
    SLICE_X67Y119        FDRE                                         r  spaceship/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  spaceship/count_reg[18]/Q
                         net (fo=3, routed)           0.067    -0.402    spaceship/count_reg[18]
    SLICE_X66Y119        LUT5 (Prop_lut5_I1_O)        0.045    -0.357 r  spaceship/clock_enable_i_1/O
                         net (fo=1, routed)           0.000    -0.357    spaceship/clock_enable_i_1_n_0
    SLICE_X66Y119        FDRE                                         r  spaceship/clock_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.824    -0.849    spaceship/clk108mhz
    SLICE_X66Y119        FDRE                                         r  spaceship/clock_enable_reg/C
                         clock pessimism              0.252    -0.597    
                         clock uncertainty            0.073    -0.524    
    SLICE_X66Y119        FDRE (Hold_fdre_C_D)         0.120    -0.404    spaceship/clock_enable_reg
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.040%)  route 0.134ns (44.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.550    -0.614    accelerometer/adxl/spi/clk108mhz
    SLICE_X58Y121        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  accelerometer/adxl/spi/data_out_reg[2]/Q
                         net (fo=1, routed)           0.134    -0.316    accelerometer/adxl/data_out[2]
    SLICE_X56Y121        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.817    -0.856    accelerometer/adxl/clk108mhz
    SLICE_X56Y121        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
                         clock pessimism              0.275    -0.581    
                         clock uncertainty            0.073    -0.508    
    SLICE_X56Y121        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.399    accelerometer/adxl/data_register_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 accelerometer/adxl/command_regiset_reg[1][3]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/command_regiset_reg[2][3]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.797%)  route 0.112ns (44.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.557    -0.607    accelerometer/adxl/clk108mhz
    SLICE_X65Y116        FDSE                                         r  accelerometer/adxl/command_regiset_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y116        FDSE (Prop_fdse_C_Q)         0.141    -0.466 r  accelerometer/adxl/command_regiset_reg[1][3]/Q
                         net (fo=1, routed)           0.112    -0.354    accelerometer/adxl/command_regiset_reg[1]_6[3]
    SLICE_X63Y116        FDSE                                         r  accelerometer/adxl/command_regiset_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.826    -0.847    accelerometer/adxl/clk108mhz
    SLICE_X63Y116        FDSE                                         r  accelerometer/adxl/command_regiset_reg[2][3]/C
                         clock pessimism              0.275    -0.572    
                         clock uncertainty            0.073    -0.499    
    SLICE_X63Y116        FDSE (Hold_fdse_C_D)         0.047    -0.452    accelerometer/adxl/command_regiset_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 accelerometer/adxl/command_regiset_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/command_regiset_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.558    -0.606    accelerometer/adxl/clk108mhz
    SLICE_X63Y115        FDRE                                         r  accelerometer/adxl/command_regiset_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  accelerometer/adxl/command_regiset_reg[1][4]/Q
                         net (fo=1, routed)           0.116    -0.349    accelerometer/adxl/command_regiset_reg[1]_6[4]
    SLICE_X63Y116        FDRE                                         r  accelerometer/adxl/command_regiset_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.826    -0.847    accelerometer/adxl/clk108mhz
    SLICE_X63Y116        FDRE                                         r  accelerometer/adxl/command_regiset_reg[2][4]/C
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.073    -0.520    
    SLICE_X63Y116        FDRE (Hold_fdre_C_D)         0.072    -0.448    accelerometer/adxl/command_regiset_reg[2][4]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.948%)  route 0.141ns (50.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.548    -0.616    accelerometer/adxl/clk108mhz
    SLICE_X55Y122        FDRE                                         r  accelerometer/adxl/data_register_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  accelerometer/adxl/data_register_reg[5][0]/Q
                         net (fo=3, routed)           0.141    -0.334    accelerometer/adxl/in[0]
    SLICE_X56Y122        FDRE                                         r  accelerometer/adxl/data_register_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.816    -0.857    accelerometer/adxl/clk108mhz
    SLICE_X56Y122        FDRE                                         r  accelerometer/adxl/data_register_reg[6][0]/C
                         clock pessimism              0.275    -0.582    
                         clock uncertainty            0.073    -0.509    
    SLICE_X56Y122        FDRE (Hold_fdre_C_D)         0.075    -0.434    accelerometer/adxl/data_register_reg[6][0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/spi/bit_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.553    -0.611    accelerometer/adxl/spi/clk108mhz
    SLICE_X59Y118        FDRE                                         r  accelerometer/adxl/spi/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  accelerometer/adxl/spi/bit_count_reg[0]/Q
                         net (fo=4, routed)           0.124    -0.346    accelerometer/adxl/spi/bit_count[0]
    SLICE_X58Y118        LUT6 (Prop_lut6_I3_O)        0.045    -0.301 r  accelerometer/adxl/spi/bit_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    accelerometer/adxl/spi/bit_count[1]_i_1_n_0
    SLICE_X58Y118        FDRE                                         r  accelerometer/adxl/spi/bit_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.822    -0.851    accelerometer/adxl/spi/clk108mhz
    SLICE_X58Y118        FDRE                                         r  accelerometer/adxl/spi/bit_count_reg[1]/C
                         clock pessimism              0.253    -0.598    
                         clock uncertainty            0.073    -0.525    
    SLICE_X58Y118        FDRE (Hold_fdre_C_D)         0.121    -0.404    accelerometer/adxl/spi/bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 microphone/mic_1MHz_clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            microphone/mic_1MHz_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.592    -0.572    microphone/mic_1MHz_clk/clk108mhz
    SLICE_X79Y111        FDRE                                         r  microphone/mic_1MHz_clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  microphone/mic_1MHz_clk/count_reg[0]/Q
                         net (fo=7, routed)           0.132    -0.300    microphone/mic_1MHz_clk/count_reg[0]
    SLICE_X78Y111        LUT3 (Prop_lut3_I1_O)        0.048    -0.252 r  microphone/mic_1MHz_clk/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.252    microphone/mic_1MHz_clk/p_0_in[2]
    SLICE_X78Y111        FDRE                                         r  microphone/mic_1MHz_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.864    -0.809    microphone/mic_1MHz_clk/clk108mhz
    SLICE_X78Y111        FDRE                                         r  microphone/mic_1MHz_clk/count_reg[2]/C
                         clock pessimism              0.250    -0.559    
                         clock uncertainty            0.073    -0.486    
    SLICE_X78Y111        FDRE (Hold_fdre_C_D)         0.131    -0.355    microphone/mic_1MHz_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/accel_x_sum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.256ns (78.939%)  route 0.068ns (21.061%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.548    -0.616    accelerometer/adxl/clk108mhz
    SLICE_X55Y122        FDRE                                         r  accelerometer/adxl/data_register_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  accelerometer/adxl/data_register_reg[5][4]/Q
                         net (fo=3, routed)           0.068    -0.407    accelerometer/adxl/in[4]
    SLICE_X54Y122        LUT2 (Prop_lut2_I0_O)        0.045    -0.362 r  accelerometer/adxl/accel_x_sum[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.362    accelerometer/adxl/accel_x_sum[4]_i_5_n_0
    SLICE_X54Y122        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.292 r  accelerometer/adxl/accel_x_sum_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.292    accelerometer/adxl/accel_x_sum_reg[4]_i_1_n_7
    SLICE_X54Y122        FDRE                                         r  accelerometer/adxl/accel_x_sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.814    -0.858    accelerometer/adxl/clk108mhz
    SLICE_X54Y122        FDRE                                         r  accelerometer/adxl/accel_x_sum_reg[4]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.073    -0.530    
    SLICE_X54Y122        FDRE (Hold_fdre_C_D)         0.134    -0.396    accelerometer/adxl/accel_x_sum_reg[4]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 microphone/bits_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            microphone/LED_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.587    -0.577    microphone/clk108mhz
    SLICE_X75Y115        FDRE                                         r  microphone/bits_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  microphone/bits_reg[11]/Q
                         net (fo=3, routed)           0.122    -0.314    microphone/p_1_in[12]
    SLICE_X75Y114        FDRE                                         r  microphone/LED_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.859    -0.814    microphone/clk108mhz
    SLICE_X75Y114        FDRE                                         r  microphone/LED_reg[11]_lopt_replica/C
                         clock pessimism              0.252    -0.562    
                         clock uncertainty            0.073    -0.489    
    SLICE_X75Y114        FDRE (Hold_fdre_C_D)         0.070    -0.419    microphone/LED_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/miso_register_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/spi/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.513%)  route 0.074ns (36.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.551    -0.613    accelerometer/adxl/spi/clk108mhz
    SLICE_X57Y119        FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y119        FDRE (Prop_fdre_C_Q)         0.128    -0.485 r  accelerometer/adxl/spi/miso_register_reg[5]/Q
                         net (fo=2, routed)           0.074    -0.412    accelerometer/adxl/spi/miso_register[5]
    SLICE_X56Y119        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.819    -0.854    accelerometer/adxl/spi/clk108mhz
    SLICE_X56Y119        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[5]/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.073    -0.527    
    SLICE_X56Y119        FDRE (Hold_fdre_C_D)         0.010    -0.517    accelerometer/adxl/spi/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.106    





---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen
  To Clock:  clk108mhz_ClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack        1.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.168ns  (logic 2.371ns (29.028%)  route 5.797ns (70.972%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 7.811 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 r  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 r  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.935     6.322    drawer/display_star
    SLICE_X81Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.446 r  drawer/vga_r[3]_i_4/O
                         net (fo=4, routed)           0.743     7.189    drawer/vga_r[3]_i_4_n_0
    SLICE_X81Y127        LUT6 (Prop_lut6_I2_O)        0.124     7.313 r  drawer/vga_r[1]_i_1/O
                         net (fo=1, routed)           0.000     7.313    drawer/vga_r[1]_i_1_n_0
    SLICE_X81Y127        FDRE                                         r  drawer/vga_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.573     7.811    drawer/clk108mhz
    SLICE_X81Y127        FDRE                                         r  drawer/vga_r_reg[1]/C
                         clock pessimism              0.560     8.371    
                         clock uncertainty           -0.073     8.298    
    SLICE_X81Y127        FDRE (Setup_fdre_C_D)        0.029     8.327    drawer/vga_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.327    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.165ns  (logic 2.371ns (29.039%)  route 5.794ns (70.961%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 7.811 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 r  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 r  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.935     6.322    drawer/display_star
    SLICE_X81Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.446 r  drawer/vga_r[3]_i_4/O
                         net (fo=4, routed)           0.740     7.186    drawer/vga_r[3]_i_4_n_0
    SLICE_X81Y127        LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  drawer/vga_r[2]_i_1/O
                         net (fo=1, routed)           0.000     7.310    drawer/vga_r[2]_i_1_n_0
    SLICE_X81Y127        FDRE                                         r  drawer/vga_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.573     7.811    drawer/clk108mhz
    SLICE_X81Y127        FDRE                                         r  drawer/vga_r_reg[2]/C
                         clock pessimism              0.560     8.371    
                         clock uncertainty           -0.073     8.298    
    SLICE_X81Y127        FDRE (Setup_fdre_C_D)        0.031     8.329    drawer/vga_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -7.310    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.199ns  (logic 2.371ns (28.918%)  route 5.828ns (71.082%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 7.807 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 f  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.937     6.324    drawer/display_star
    SLICE_X81Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.448 r  drawer/vga_g[3]_i_13/O
                         net (fo=4, routed)           0.772     7.220    drawer/vga_g[3]_i_13_n_0
    SLICE_X78Y126        LUT6 (Prop_lut6_I4_O)        0.124     7.344 r  drawer/vga_g[3]_i_2/O
                         net (fo=1, routed)           0.000     7.344    drawer/vga_g[3]_i_2_n_0
    SLICE_X78Y126        FDSE                                         r  drawer/vga_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.569     7.807    drawer/clk108mhz
    SLICE_X78Y126        FDSE                                         r  drawer/vga_g_reg[3]/C
                         clock pessimism              0.560     8.367    
                         clock uncertainty           -0.073     8.294    
    SLICE_X78Y126        FDSE (Setup_fdse_C_D)        0.081     8.375    drawer/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                          8.375    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.188ns  (logic 2.371ns (28.957%)  route 5.817ns (71.043%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 7.807 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 f  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.937     6.324    drawer/display_star
    SLICE_X81Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.448 r  drawer/vga_g[3]_i_13/O
                         net (fo=4, routed)           0.761     7.209    drawer/vga_g[3]_i_13_n_0
    SLICE_X78Y126        LUT6 (Prop_lut6_I4_O)        0.124     7.333 r  drawer/vga_g[2]_i_1/O
                         net (fo=1, routed)           0.000     7.333    drawer/vga_g[2]_i_1_n_0
    SLICE_X78Y126        FDSE                                         r  drawer/vga_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.569     7.807    drawer/clk108mhz
    SLICE_X78Y126        FDSE                                         r  drawer/vga_g_reg[2]/C
                         clock pessimism              0.560     8.367    
                         clock uncertainty           -0.073     8.294    
    SLICE_X78Y126        FDSE (Setup_fdse_C_D)        0.077     8.371    drawer/vga_g_reg[2]
  -------------------------------------------------------------------
                         required time                          8.371    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.116ns  (logic 2.371ns (29.214%)  route 5.745ns (70.786%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 7.810 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 r  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 r  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.935     6.322    drawer/display_star
    SLICE_X81Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.446 r  drawer/vga_r[3]_i_4/O
                         net (fo=4, routed)           0.691     7.137    drawer/vga_r[3]_i_4_n_0
    SLICE_X81Y126        LUT6 (Prop_lut6_I2_O)        0.124     7.261 r  drawer/vga_r[3]_i_1/O
                         net (fo=1, routed)           0.000     7.261    drawer/vga_r[3]_i_1_n_0
    SLICE_X81Y126        FDRE                                         r  drawer/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.572     7.810    drawer/clk108mhz
    SLICE_X81Y126        FDRE                                         r  drawer/vga_r_reg[3]/C
                         clock pessimism              0.560     8.370    
                         clock uncertainty           -0.073     8.297    
    SLICE_X81Y126        FDRE (Setup_fdre_C_D)        0.029     8.326    drawer/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 2.371ns (29.112%)  route 5.773ns (70.888%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 7.808 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 r  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 r  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.935     6.322    drawer/display_star
    SLICE_X81Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.446 r  drawer/vga_r[3]_i_4/O
                         net (fo=4, routed)           0.719     7.165    drawer/vga_r[3]_i_4_n_0
    SLICE_X78Y127        LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  drawer/vga_r[0]_i_1/O
                         net (fo=1, routed)           0.000     7.289    drawer/vga_r[0]_i_1_n_0
    SLICE_X78Y127        FDRE                                         r  drawer/vga_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.570     7.808    drawer/clk108mhz
    SLICE_X78Y127        FDRE                                         r  drawer/vga_r_reg[0]/C
                         clock pessimism              0.560     8.368    
                         clock uncertainty           -0.073     8.295    
    SLICE_X78Y127        FDRE (Setup_fdre_C_D)        0.077     8.372    drawer/vga_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.372    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.093ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.130ns  (logic 2.371ns (29.164%)  route 5.759ns (70.836%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 7.804 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 f  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.937     6.324    drawer/display_star
    SLICE_X81Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.448 r  drawer/vga_g[3]_i_13/O
                         net (fo=4, routed)           0.703     7.151    drawer/vga_g[3]_i_13_n_0
    SLICE_X76Y126        LUT6 (Prop_lut6_I4_O)        0.124     7.275 r  drawer/vga_g[0]_i_1/O
                         net (fo=1, routed)           0.000     7.275    drawer/vga_g[0]_i_1_n_0
    SLICE_X76Y126        FDSE                                         r  drawer/vga_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.566     7.804    drawer/clk108mhz
    SLICE_X76Y126        FDSE                                         r  drawer/vga_g_reg[0]/C
                         clock pessimism              0.560     8.364    
                         clock uncertainty           -0.073     8.291    
    SLICE_X76Y126        FDSE (Setup_fdse_C_D)        0.077     8.368    drawer/vga_g_reg[0]
  -------------------------------------------------------------------
                         required time                          8.368    
                         arrival time                          -7.275    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.127ns  (logic 2.371ns (29.175%)  route 5.756ns (70.825%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 7.804 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 f  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.937     6.324    drawer/display_star
    SLICE_X81Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.448 r  drawer/vga_g[3]_i_13/O
                         net (fo=4, routed)           0.700     7.148    drawer/vga_g[3]_i_13_n_0
    SLICE_X76Y126        LUT6 (Prop_lut6_I4_O)        0.124     7.272 r  drawer/vga_g[1]_i_1/O
                         net (fo=1, routed)           0.000     7.272    drawer/vga_g[1]_i_1_n_0
    SLICE_X76Y126        FDSE                                         r  drawer/vga_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.566     7.804    drawer/clk108mhz
    SLICE_X76Y126        FDSE                                         r  drawer/vga_g_reg[1]/C
                         clock pessimism              0.560     8.364    
                         clock uncertainty           -0.073     8.291    
    SLICE_X76Y126        FDSE (Setup_fdse_C_D)        0.081     8.372    drawer/vga_g_reg[1]
  -------------------------------------------------------------------
                         required time                          8.372    
                         arrival time                          -7.272    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_pos_x_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.536ns  (logic 2.247ns (29.817%)  route 5.289ns (70.183%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 7.724 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 r  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 r  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.459     5.845    spaceship/display_star
    SLICE_X70Y123        LUT5 (Prop_lut5_I4_O)        0.124     5.969 r  spaceship/star_pos_y[9]_i_1/O
                         net (fo=22, routed)          0.712     6.681    drawer/E[0]
    SLICE_X71Y118        FDRE                                         r  drawer/star_pos_x_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.486     7.724    drawer/clk108mhz
    SLICE_X71Y118        FDRE                                         r  drawer/star_pos_x_reg[8]/C
                         clock pessimism              0.560     8.284    
                         clock uncertainty           -0.073     8.211    
    SLICE_X71Y118        FDRE (Setup_fdre_C_CE)      -0.205     8.006    drawer/star_pos_x_reg[8]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_pos_x_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.536ns  (logic 2.247ns (29.817%)  route 5.289ns (70.183%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 7.724 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.685    -0.855    VGA/vsync/clk108mhz
    SLICE_X72Y128        FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  VGA/vsync/count_reg[3]/Q
                         net (fo=12, routed)          1.163     0.727    VGA/vsync/count_reg[3]
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.296     1.023 r  VGA/vsync/vga_g[3]_i_19/O
                         net (fo=8, routed)           0.207     1.230    VGA/vsync/vga_g[3]_i_19_n_0
    SLICE_X72Y127        LUT6 (Prop_lut6_I1_O)        0.124     1.354 f  VGA/vsync/star_ROM_address[12]_i_4/O
                         net (fo=18, routed)          0.672     2.026    VGA/vsync/count_reg[10]_3
    SLICE_X73Y127        LUT4 (Prop_lut4_I0_O)        0.124     2.150 r  VGA/vsync/vga_r7_carry_i_13/O
                         net (fo=10, routed)          0.937     3.087    drawer/vga_r6_inferred__0/i__carry_3
    SLICE_X72Y124        LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  drawer/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     3.211    drawer/i__carry_i_7__2_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  drawer/vga_r6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     3.770    drawer/vga_r6_inferred__0/i__carry_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.927 r  drawer/vga_r6_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.131     5.058    drawer/vga_r64_in
    SLICE_X70Y122        LUT6 (Prop_lut6_I0_O)        0.329     5.387 r  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.459     5.845    spaceship/display_star
    SLICE_X70Y123        LUT5 (Prop_lut5_I4_O)        0.124     5.969 r  spaceship/star_pos_y[9]_i_1/O
                         net (fo=22, routed)          0.712     6.681    drawer/E[0]
    SLICE_X71Y118        FDSE                                         r  drawer/star_pos_x_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.486     7.724    drawer/clk108mhz
    SLICE_X71Y118        FDSE                                         r  drawer/star_pos_x_reg[9]/C
                         clock pessimism              0.560     8.284    
                         clock uncertainty           -0.073     8.211    
    SLICE_X71Y118        FDSE (Setup_fdse_C_CE)      -0.205     8.006    drawer/star_pos_x_reg[9]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                  1.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 spaceship/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/clock_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.554    -0.610    spaceship/clk108mhz
    SLICE_X67Y119        FDRE                                         r  spaceship/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  spaceship/count_reg[18]/Q
                         net (fo=3, routed)           0.067    -0.402    spaceship/count_reg[18]
    SLICE_X66Y119        LUT5 (Prop_lut5_I1_O)        0.045    -0.357 r  spaceship/clock_enable_i_1/O
                         net (fo=1, routed)           0.000    -0.357    spaceship/clock_enable_i_1_n_0
    SLICE_X66Y119        FDRE                                         r  spaceship/clock_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.824    -0.849    spaceship/clk108mhz
    SLICE_X66Y119        FDRE                                         r  spaceship/clock_enable_reg/C
                         clock pessimism              0.252    -0.597    
                         clock uncertainty            0.073    -0.524    
    SLICE_X66Y119        FDRE (Hold_fdre_C_D)         0.120    -0.404    spaceship/clock_enable_reg
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.040%)  route 0.134ns (44.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.550    -0.614    accelerometer/adxl/spi/clk108mhz
    SLICE_X58Y121        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  accelerometer/adxl/spi/data_out_reg[2]/Q
                         net (fo=1, routed)           0.134    -0.316    accelerometer/adxl/data_out[2]
    SLICE_X56Y121        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.817    -0.856    accelerometer/adxl/clk108mhz
    SLICE_X56Y121        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
                         clock pessimism              0.275    -0.581    
                         clock uncertainty            0.073    -0.508    
    SLICE_X56Y121        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.399    accelerometer/adxl/data_register_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 accelerometer/adxl/command_regiset_reg[1][3]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/command_regiset_reg[2][3]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.797%)  route 0.112ns (44.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.557    -0.607    accelerometer/adxl/clk108mhz
    SLICE_X65Y116        FDSE                                         r  accelerometer/adxl/command_regiset_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y116        FDSE (Prop_fdse_C_Q)         0.141    -0.466 r  accelerometer/adxl/command_regiset_reg[1][3]/Q
                         net (fo=1, routed)           0.112    -0.354    accelerometer/adxl/command_regiset_reg[1]_6[3]
    SLICE_X63Y116        FDSE                                         r  accelerometer/adxl/command_regiset_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.826    -0.847    accelerometer/adxl/clk108mhz
    SLICE_X63Y116        FDSE                                         r  accelerometer/adxl/command_regiset_reg[2][3]/C
                         clock pessimism              0.275    -0.572    
                         clock uncertainty            0.073    -0.499    
    SLICE_X63Y116        FDSE (Hold_fdse_C_D)         0.047    -0.452    accelerometer/adxl/command_regiset_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 accelerometer/adxl/command_regiset_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/command_regiset_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.558    -0.606    accelerometer/adxl/clk108mhz
    SLICE_X63Y115        FDRE                                         r  accelerometer/adxl/command_regiset_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  accelerometer/adxl/command_regiset_reg[1][4]/Q
                         net (fo=1, routed)           0.116    -0.349    accelerometer/adxl/command_regiset_reg[1]_6[4]
    SLICE_X63Y116        FDRE                                         r  accelerometer/adxl/command_regiset_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.826    -0.847    accelerometer/adxl/clk108mhz
    SLICE_X63Y116        FDRE                                         r  accelerometer/adxl/command_regiset_reg[2][4]/C
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.073    -0.520    
    SLICE_X63Y116        FDRE (Hold_fdre_C_D)         0.072    -0.448    accelerometer/adxl/command_regiset_reg[2][4]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.948%)  route 0.141ns (50.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.548    -0.616    accelerometer/adxl/clk108mhz
    SLICE_X55Y122        FDRE                                         r  accelerometer/adxl/data_register_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  accelerometer/adxl/data_register_reg[5][0]/Q
                         net (fo=3, routed)           0.141    -0.334    accelerometer/adxl/in[0]
    SLICE_X56Y122        FDRE                                         r  accelerometer/adxl/data_register_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.816    -0.857    accelerometer/adxl/clk108mhz
    SLICE_X56Y122        FDRE                                         r  accelerometer/adxl/data_register_reg[6][0]/C
                         clock pessimism              0.275    -0.582    
                         clock uncertainty            0.073    -0.509    
    SLICE_X56Y122        FDRE (Hold_fdre_C_D)         0.075    -0.434    accelerometer/adxl/data_register_reg[6][0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/spi/bit_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.553    -0.611    accelerometer/adxl/spi/clk108mhz
    SLICE_X59Y118        FDRE                                         r  accelerometer/adxl/spi/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  accelerometer/adxl/spi/bit_count_reg[0]/Q
                         net (fo=4, routed)           0.124    -0.346    accelerometer/adxl/spi/bit_count[0]
    SLICE_X58Y118        LUT6 (Prop_lut6_I3_O)        0.045    -0.301 r  accelerometer/adxl/spi/bit_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    accelerometer/adxl/spi/bit_count[1]_i_1_n_0
    SLICE_X58Y118        FDRE                                         r  accelerometer/adxl/spi/bit_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.822    -0.851    accelerometer/adxl/spi/clk108mhz
    SLICE_X58Y118        FDRE                                         r  accelerometer/adxl/spi/bit_count_reg[1]/C
                         clock pessimism              0.253    -0.598    
                         clock uncertainty            0.073    -0.525    
    SLICE_X58Y118        FDRE (Hold_fdre_C_D)         0.121    -0.404    accelerometer/adxl/spi/bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 microphone/mic_1MHz_clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            microphone/mic_1MHz_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.592    -0.572    microphone/mic_1MHz_clk/clk108mhz
    SLICE_X79Y111        FDRE                                         r  microphone/mic_1MHz_clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  microphone/mic_1MHz_clk/count_reg[0]/Q
                         net (fo=7, routed)           0.132    -0.300    microphone/mic_1MHz_clk/count_reg[0]
    SLICE_X78Y111        LUT3 (Prop_lut3_I1_O)        0.048    -0.252 r  microphone/mic_1MHz_clk/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.252    microphone/mic_1MHz_clk/p_0_in[2]
    SLICE_X78Y111        FDRE                                         r  microphone/mic_1MHz_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.864    -0.809    microphone/mic_1MHz_clk/clk108mhz
    SLICE_X78Y111        FDRE                                         r  microphone/mic_1MHz_clk/count_reg[2]/C
                         clock pessimism              0.250    -0.559    
                         clock uncertainty            0.073    -0.486    
    SLICE_X78Y111        FDRE (Hold_fdre_C_D)         0.131    -0.355    microphone/mic_1MHz_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/accel_x_sum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.256ns (78.939%)  route 0.068ns (21.061%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.548    -0.616    accelerometer/adxl/clk108mhz
    SLICE_X55Y122        FDRE                                         r  accelerometer/adxl/data_register_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  accelerometer/adxl/data_register_reg[5][4]/Q
                         net (fo=3, routed)           0.068    -0.407    accelerometer/adxl/in[4]
    SLICE_X54Y122        LUT2 (Prop_lut2_I0_O)        0.045    -0.362 r  accelerometer/adxl/accel_x_sum[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.362    accelerometer/adxl/accel_x_sum[4]_i_5_n_0
    SLICE_X54Y122        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.292 r  accelerometer/adxl/accel_x_sum_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.292    accelerometer/adxl/accel_x_sum_reg[4]_i_1_n_7
    SLICE_X54Y122        FDRE                                         r  accelerometer/adxl/accel_x_sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.814    -0.858    accelerometer/adxl/clk108mhz
    SLICE_X54Y122        FDRE                                         r  accelerometer/adxl/accel_x_sum_reg[4]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.073    -0.530    
    SLICE_X54Y122        FDRE (Hold_fdre_C_D)         0.134    -0.396    accelerometer/adxl/accel_x_sum_reg[4]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 microphone/bits_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            microphone/LED_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.587    -0.577    microphone/clk108mhz
    SLICE_X75Y115        FDRE                                         r  microphone/bits_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  microphone/bits_reg[11]/Q
                         net (fo=3, routed)           0.122    -0.314    microphone/p_1_in[12]
    SLICE_X75Y114        FDRE                                         r  microphone/LED_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.859    -0.814    microphone/clk108mhz
    SLICE_X75Y114        FDRE                                         r  microphone/LED_reg[11]_lopt_replica/C
                         clock pessimism              0.252    -0.562    
                         clock uncertainty            0.073    -0.489    
    SLICE_X75Y114        FDRE (Hold_fdre_C_D)         0.070    -0.419    microphone/LED_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/miso_register_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/spi/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.513%)  route 0.074ns (36.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.551    -0.613    accelerometer/adxl/spi/clk108mhz
    SLICE_X57Y119        FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y119        FDRE (Prop_fdre_C_Q)         0.128    -0.485 r  accelerometer/adxl/spi/miso_register_reg[5]/Q
                         net (fo=2, routed)           0.074    -0.412    accelerometer/adxl/spi/miso_register[5]
    SLICE_X56Y119        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.819    -0.854    accelerometer/adxl/spi/clk108mhz
    SLICE_X56Y119        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[5]/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.073    -0.527    
    SLICE_X56Y119        FDRE (Hold_fdre_C_D)         0.010    -0.517    accelerometer/adxl/spi/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.106    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.856ns  (logic 5.205ns (32.828%)  route 10.651ns (67.172%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          5.253     6.760    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X76Y112        LUT2 (Prop_lut2_I0_O)        0.124     6.884 r  score/seven_seg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.398    12.282    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    15.856 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.856    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.733ns  (logic 5.420ns (34.452%)  route 10.313ns (65.548%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          5.078     6.585    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X77Y111        LUT2 (Prop_lut2_I0_O)        0.152     6.737 r  score/seven_seg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           5.234    11.972    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.761    15.733 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.733    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.310ns  (logic 5.186ns (33.876%)  route 10.124ns (66.124%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          4.673     6.180    score/counter/CPU_RESETN_IBUF
    SLICE_X75Y111        LUT5 (Prop_lut5_I2_O)        0.124     6.304 r  score/counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.450    11.755    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.310 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.310    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.292ns  (logic 5.183ns (33.892%)  route 10.109ns (66.108%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          5.008     6.515    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X78Y112        LUT2 (Prop_lut2_I0_O)        0.124     6.639 r  score/seven_seg/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.102    11.740    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552    15.292 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.292    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.260ns  (logic 5.208ns (34.129%)  route 10.052ns (65.871%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          4.645     6.152    score/counter/CPU_RESETN_IBUF
    SLICE_X75Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.276 r  score/counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.407    11.683    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.260 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.260    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.231ns  (logic 5.428ns (35.635%)  route 9.804ns (64.365%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          5.031     6.538    score/counter/CPU_RESETN_IBUF
    SLICE_X75Y111        LUT5 (Prop_lut5_I0_O)        0.152     6.690 r  score/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.773    11.463    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    15.231 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.231    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.981ns  (logic 5.165ns (34.475%)  route 9.816ns (65.525%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          5.031     6.538    score/counter/CPU_RESETN_IBUF
    SLICE_X75Y111        LUT5 (Prop_lut5_I1_O)        0.124     6.662 r  score/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.785    11.447    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.981 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.981    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.773ns  (logic 5.181ns (35.070%)  route 9.592ns (64.930%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          5.078     6.585    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X77Y111        LUT2 (Prop_lut2_I0_O)        0.124     6.709 r  score/seven_seg/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.514    11.223    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.550    14.773 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.773    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.723ns  (logic 5.396ns (36.652%)  route 9.327ns (63.348%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          5.026     6.533    score/counter/CPU_RESETN_IBUF
    SLICE_X75Y111        LUT5 (Prop_lut5_I0_O)        0.150     6.683 r  score/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.301    10.984    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.739    14.723 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.723    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.406ns  (logic 5.435ns (37.727%)  route 8.971ns (62.273%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          5.253     6.760    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X76Y112        LUT2 (Prop_lut2_I0_O)        0.152     6.912 r  score/seven_seg/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.718    10.630    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.776    14.406 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.406    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.352ns  (logic 1.538ns (35.346%)  route 2.813ns (64.654%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          2.233     2.507    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X78Y112        LUT2 (Prop_lut2_I0_O)        0.045     2.552 r  score/seven_seg/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.581     3.133    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         1.219     4.352 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.352    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.092ns  (logic 1.636ns (32.119%)  route 3.457ns (67.881%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          2.065     2.340    score/counter/CPU_RESETN_IBUF
    SLICE_X75Y112        LUT5 (Prop_lut5_I0_O)        0.048     2.388 r  score/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.392     3.779    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.313     5.092 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.092    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.114ns  (logic 1.556ns (30.423%)  route 3.558ns (69.577%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          2.157     2.432    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X77Y111        LUT2 (Prop_lut2_I0_O)        0.045     2.477 r  score/seven_seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.401     3.878    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     5.114 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.114    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.135ns  (logic 1.514ns (29.481%)  route 3.621ns (70.519%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          2.201     2.476    score/counter/CPU_RESETN_IBUF
    SLICE_X75Y111        LUT5 (Prop_lut5_I4_O)        0.045     2.521 r  score/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.420     3.941    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     5.135 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.135    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.228ns  (logic 1.556ns (29.763%)  route 3.672ns (70.237%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          2.244     2.519    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X77Y111        LUT2 (Prop_lut2_I0_O)        0.045     2.564 r  score/seven_seg/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.428     3.992    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     5.228 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.228    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.300ns  (logic 1.644ns (31.027%)  route 3.655ns (68.973%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          2.334     2.609    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X76Y112        LUT2 (Prop_lut2_I0_O)        0.044     2.653 r  score/seven_seg/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.321     3.974    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.326     5.300 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.300    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ACL_SS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.310ns  (logic 1.559ns (29.356%)  route 3.751ns (70.644%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          2.435     2.710    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X61Y119        LUT4 (Prop_lut4_I3_O)        0.045     2.755 r  accelerometer/adxl/spi/ACL_SS_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.316     4.070    ACL_SS_OBUF
    D15                  OBUF (Prop_obuf_I_O)         1.239     5.310 r  ACL_SS_OBUF_inst/O
                         net (fo=0)                   0.000     5.310    ACL_SS
    D15                                                               r  ACL_SS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.447ns  (logic 1.617ns (29.679%)  route 3.831ns (70.321%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          2.201     2.476    score/counter/CPU_RESETN_IBUF
    SLICE_X75Y111        LUT5 (Prop_lut5_I0_O)        0.042     2.518 r  score/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.630     4.147    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.300     5.447 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.447    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.550ns  (logic 1.570ns (28.291%)  route 3.980ns (71.709%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          2.241     2.516    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X77Y111        LUT2 (Prop_lut2_I0_O)        0.045     2.561 r  score/seven_seg/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.739     4.300    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     5.550 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.550    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.639ns  (logic 1.554ns (27.557%)  route 4.085ns (72.443%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          2.203     2.478    score/counter/CPU_RESETN_IBUF
    SLICE_X75Y111        LUT5 (Prop_lut5_I1_O)        0.045     2.523 r  score/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.882     4.405    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     5.639 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.639    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk108mhz_ClkGen
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.011ns  (logic 5.075ns (33.810%)  route 9.936ns (66.190%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.697    -0.843    score/seven_seg/clk108mhz
    SLICE_X77Y112        FDRE                                         r  score/seven_seg/anodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  score/seven_seg/anodes_reg[6]/Q
                         net (fo=5, routed)           1.169     0.782    score/seven_seg/ROTATE_LEFT[7]
    SLICE_X78Y112        LUT4 (Prop_lut4_I0_O)        0.146     0.928 f  score/seven_seg/SEG_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.452     1.380    score/seven_seg/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I4_O)        0.328     1.708 r  score/seven_seg/SEG_OBUF[6]_inst_i_15/O
                         net (fo=8, routed)           1.339     3.048    score/counter/SEG_OBUF[6]_inst_i_4_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.172 f  score/counter/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.765     3.937    score/counter/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X76Y112        LUT3 (Prop_lut3_I0_O)        0.116     4.053 r  score/counter/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.802     4.856    score/counter/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X75Y112        LUT5 (Prop_lut5_I1_O)        0.328     5.184 r  score/counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.407    10.590    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    14.168 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.168    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.806ns  (logic 5.053ns (34.130%)  route 9.753ns (65.870%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.697    -0.843    score/seven_seg/clk108mhz
    SLICE_X77Y112        FDRE                                         r  score/seven_seg/anodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  score/seven_seg/anodes_reg[6]/Q
                         net (fo=5, routed)           1.169     0.782    score/seven_seg/ROTATE_LEFT[7]
    SLICE_X78Y112        LUT4 (Prop_lut4_I0_O)        0.146     0.928 f  score/seven_seg/SEG_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.452     1.380    score/seven_seg/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I4_O)        0.328     1.708 r  score/seven_seg/SEG_OBUF[6]_inst_i_15/O
                         net (fo=8, routed)           1.339     3.048    score/counter/SEG_OBUF[6]_inst_i_4_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.172 f  score/counter/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.765     3.937    score/counter/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X76Y112        LUT3 (Prop_lut3_I0_O)        0.116     4.053 r  score/counter/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.577     4.630    score/counter/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X75Y111        LUT5 (Prop_lut5_I3_O)        0.328     4.958 r  score/counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.450    10.408    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.963 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.963    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.774ns  (logic 5.295ns (35.838%)  route 9.479ns (64.162%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.697    -0.843    score/seven_seg/clk108mhz
    SLICE_X77Y112        FDRE                                         r  score/seven_seg/anodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  score/seven_seg/anodes_reg[6]/Q
                         net (fo=5, routed)           1.169     0.782    score/seven_seg/ROTATE_LEFT[7]
    SLICE_X78Y112        LUT4 (Prop_lut4_I0_O)        0.146     0.928 f  score/seven_seg/SEG_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.452     1.380    score/seven_seg/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I4_O)        0.328     1.708 r  score/seven_seg/SEG_OBUF[6]_inst_i_15/O
                         net (fo=8, routed)           1.339     3.048    score/counter/SEG_OBUF[6]_inst_i_4_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.172 f  score/counter/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.765     3.937    score/counter/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X76Y112        LUT3 (Prop_lut3_I0_O)        0.116     4.053 r  score/counter/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.981     5.034    score/counter/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X75Y111        LUT5 (Prop_lut5_I3_O)        0.356     5.390 r  score/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.773    10.162    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    13.931 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.931    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.523ns  (logic 5.032ns (34.644%)  route 9.492ns (65.356%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.697    -0.843    score/seven_seg/clk108mhz
    SLICE_X77Y112        FDRE                                         r  score/seven_seg/anodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  score/seven_seg/anodes_reg[6]/Q
                         net (fo=5, routed)           1.169     0.782    score/seven_seg/ROTATE_LEFT[7]
    SLICE_X78Y112        LUT4 (Prop_lut4_I0_O)        0.146     0.928 f  score/seven_seg/SEG_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.452     1.380    score/seven_seg/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I4_O)        0.328     1.708 r  score/seven_seg/SEG_OBUF[6]_inst_i_15/O
                         net (fo=8, routed)           1.339     3.048    score/counter/SEG_OBUF[6]_inst_i_4_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.172 f  score/counter/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.765     3.937    score/counter/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X76Y112        LUT3 (Prop_lut3_I0_O)        0.116     4.053 r  score/counter/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.981     5.034    score/counter/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X75Y111        LUT5 (Prop_lut5_I0_O)        0.328     5.362 r  score/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.785    10.147    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.680 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.680    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.271ns  (logic 5.265ns (36.896%)  route 9.005ns (63.104%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.697    -0.843    score/seven_seg/clk108mhz
    SLICE_X77Y112        FDRE                                         r  score/seven_seg/anodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  score/seven_seg/anodes_reg[6]/Q
                         net (fo=5, routed)           1.169     0.782    score/seven_seg/ROTATE_LEFT[7]
    SLICE_X78Y112        LUT4 (Prop_lut4_I0_O)        0.146     0.928 f  score/seven_seg/SEG_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.452     1.380    score/seven_seg/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I4_O)        0.328     1.708 r  score/seven_seg/SEG_OBUF[6]_inst_i_15/O
                         net (fo=8, routed)           1.339     3.048    score/counter/SEG_OBUF[6]_inst_i_4_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.172 f  score/counter/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.765     3.937    score/counter/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X76Y112        LUT3 (Prop_lut3_I0_O)        0.116     4.053 r  score/counter/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.979     5.032    score/counter/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X75Y111        LUT5 (Prop_lut5_I2_O)        0.356     5.388 r  score/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.301     9.688    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.739    13.428 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.428    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.692ns  (logic 5.278ns (38.551%)  route 8.413ns (61.449%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.697    -0.843    score/seven_seg/clk108mhz
    SLICE_X77Y112        FDRE                                         r  score/seven_seg/anodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  score/seven_seg/anodes_reg[6]/Q
                         net (fo=5, routed)           1.169     0.782    score/seven_seg/ROTATE_LEFT[7]
    SLICE_X78Y112        LUT4 (Prop_lut4_I0_O)        0.146     0.928 f  score/seven_seg/SEG_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.452     1.380    score/seven_seg/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I4_O)        0.328     1.708 r  score/seven_seg/SEG_OBUF[6]_inst_i_15/O
                         net (fo=8, routed)           1.339     3.048    score/counter/SEG_OBUF[6]_inst_i_4_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.172 f  score/counter/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.765     3.937    score/counter/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X76Y112        LUT3 (Prop_lut3_I0_O)        0.116     4.053 r  score/counter/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.802     4.856    score/counter/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X75Y112        LUT5 (Prop_lut5_I2_O)        0.356     5.212 r  score/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.885     9.096    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    12.848 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.848    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.672ns  (logic 4.991ns (36.505%)  route 8.681ns (63.495%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.697    -0.843    score/seven_seg/clk108mhz
    SLICE_X77Y112        FDRE                                         r  score/seven_seg/anodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  score/seven_seg/anodes_reg[6]/Q
                         net (fo=5, routed)           1.169     0.782    score/seven_seg/ROTATE_LEFT[7]
    SLICE_X78Y112        LUT4 (Prop_lut4_I0_O)        0.146     0.928 f  score/seven_seg/SEG_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.452     1.380    score/seven_seg/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I4_O)        0.328     1.708 r  score/seven_seg/SEG_OBUF[6]_inst_i_15/O
                         net (fo=8, routed)           1.339     3.048    score/counter/SEG_OBUF[6]_inst_i_4_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.172 r  score/counter/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.765     3.937    score/counter/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X76Y112        LUT3 (Prop_lut3_I0_O)        0.116     4.053 f  score/counter/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.979     5.032    score/counter/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X75Y111        LUT5 (Prop_lut5_I3_O)        0.328     5.360 r  score/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.976     9.336    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.829 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.829    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.406ns  (logic 4.505ns (43.295%)  route 5.901ns (56.705%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.697    -0.843    score/seven_seg/clk108mhz
    SLICE_X77Y112        FDRE                                         r  score/seven_seg/anodes_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  score/seven_seg/anodes_reg[7]/Q
                         net (fo=6, routed)           0.667     0.243    score/seven_seg/ROTATE_LEFT[0]
    SLICE_X77Y111        LUT2 (Prop_lut2_I1_O)        0.325     0.568 r  score/seven_seg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           5.234     5.802    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.761     9.563 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.563    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.255ns  (logic 4.267ns (41.604%)  route 5.989ns (58.396%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.697    -0.843    score/seven_seg/clk108mhz
    SLICE_X77Y112        FDRE                                         r  score/seven_seg/anodes_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  score/seven_seg/anodes_reg[5]/Q
                         net (fo=6, routed)           0.887     0.463    score/seven_seg/ROTATE_LEFT[6]
    SLICE_X78Y112        LUT2 (Prop_lut2_I1_O)        0.296     0.759 r  score/seven_seg/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.102     5.861    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552     9.412 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.412    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.862ns  (logic 4.154ns (42.126%)  route 5.707ns (57.874%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.697    -0.843    score/seven_seg/clk108mhz
    SLICE_X77Y112        FDRE                                         r  score/seven_seg/anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  score/seven_seg/anodes_reg[2]/Q
                         net (fo=5, routed)           0.309    -0.078    score/seven_seg/ROTATE_LEFT[3]
    SLICE_X76Y112        LUT2 (Prop_lut2_I1_O)        0.124     0.046 r  score/seven_seg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.398     5.444    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     9.019 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.019    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 drawer/vga_b_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.791ns  (logic 1.365ns (76.253%)  route 0.425ns (23.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.596    -0.568    drawer/clk108mhz
    SLICE_X82Y134        FDSE                                         r  drawer/vga_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y134        FDSE (Prop_fdse_C_Q)         0.141    -0.427 r  drawer/vga_b_reg[2]/Q
                         net (fo=1, routed)           0.425    -0.002    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.224     1.222 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.222    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 1.390ns (70.468%)  route 0.583ns (29.532%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.586    -0.578    drawer/clk108mhz
    SLICE_X81Y127        FDRE                                         r  drawer/vga_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  drawer/vga_r_reg[1]/Q
                         net (fo=1, routed)           0.583     0.145    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     1.394 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.394    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.976ns  (logic 1.393ns (70.516%)  route 0.583ns (29.484%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.584    -0.580    drawer/clk108mhz
    SLICE_X81Y126        FDRE                                         r  drawer/vga_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  drawer/vga_r_reg[3]/Q
                         net (fo=1, routed)           0.583     0.143    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     1.396 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.396    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.418ns (71.597%)  route 0.563ns (28.403%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.584    -0.580    drawer/clk108mhz
    SLICE_X78Y127        FDRE                                         r  drawer/vga_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  drawer/vga_r_reg[0]/Q
                         net (fo=1, routed)           0.563     0.147    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     1.401 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.401    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.049ns  (logic 1.389ns (67.780%)  route 0.660ns (32.220%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.587    -0.577    drawer/clk108mhz
    SLICE_X81Y129        FDRE                                         r  drawer/vga_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  drawer/vga_b_reg[0]/Q
                         net (fo=1, routed)           0.660     0.224    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.248     1.472 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.472    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_b_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.050ns  (logic 1.416ns (69.083%)  route 0.634ns (30.917%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.590    -0.574    drawer/clk108mhz
    SLICE_X78Y134        FDSE                                         r  drawer/vga_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDSE (Prop_fdse_C_Q)         0.164    -0.410 r  drawer/vga_b_reg[1]/Q
                         net (fo=1, routed)           0.634     0.224    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.252     1.475 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.475    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.393ns (67.221%)  route 0.679ns (32.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.587    -0.577    drawer/clk108mhz
    SLICE_X81Y129        FDRE                                         r  drawer/vga_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  drawer/vga_b_reg[3]/Q
                         net (fo=1, routed)           0.679     0.243    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     1.495 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.495    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.377ns (64.684%)  route 0.752ns (35.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.586    -0.578    drawer/clk108mhz
    SLICE_X81Y127        FDRE                                         r  drawer/vga_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  drawer/vga_r_reg[2]/Q
                         net (fo=1, routed)           0.752     0.315    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.236     1.551 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.551    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_g_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.149ns  (logic 1.411ns (65.677%)  route 0.737ns (34.323%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.582    -0.582    drawer/clk108mhz
    SLICE_X78Y126        FDSE                                         r  drawer/vga_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y126        FDSE (Prop_fdse_C_Q)         0.164    -0.418 r  drawer/vga_g_reg[3]/Q
                         net (fo=1, routed)           0.737     0.319    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     1.566 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.566    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_g_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.181ns  (logic 1.409ns (64.611%)  route 0.772ns (35.389%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.579    -0.585    drawer/clk108mhz
    SLICE_X76Y126        FDSE                                         r  drawer/vga_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDSE (Prop_fdse_C_Q)         0.164    -0.421 r  drawer/vga_g_reg[1]/Q
                         net (fo=1, routed)           0.772     0.351    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.245     1.596 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.596    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk108mhz_ClkGen_1
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.011ns  (logic 5.075ns (33.810%)  route 9.936ns (66.190%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.697    -0.843    score/seven_seg/clk108mhz
    SLICE_X77Y112        FDRE                                         r  score/seven_seg/anodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  score/seven_seg/anodes_reg[6]/Q
                         net (fo=5, routed)           1.169     0.782    score/seven_seg/ROTATE_LEFT[7]
    SLICE_X78Y112        LUT4 (Prop_lut4_I0_O)        0.146     0.928 f  score/seven_seg/SEG_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.452     1.380    score/seven_seg/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I4_O)        0.328     1.708 r  score/seven_seg/SEG_OBUF[6]_inst_i_15/O
                         net (fo=8, routed)           1.339     3.048    score/counter/SEG_OBUF[6]_inst_i_4_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.172 f  score/counter/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.765     3.937    score/counter/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X76Y112        LUT3 (Prop_lut3_I0_O)        0.116     4.053 r  score/counter/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.802     4.856    score/counter/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X75Y112        LUT5 (Prop_lut5_I1_O)        0.328     5.184 r  score/counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.407    10.590    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    14.168 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.168    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.806ns  (logic 5.053ns (34.130%)  route 9.753ns (65.870%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.697    -0.843    score/seven_seg/clk108mhz
    SLICE_X77Y112        FDRE                                         r  score/seven_seg/anodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  score/seven_seg/anodes_reg[6]/Q
                         net (fo=5, routed)           1.169     0.782    score/seven_seg/ROTATE_LEFT[7]
    SLICE_X78Y112        LUT4 (Prop_lut4_I0_O)        0.146     0.928 f  score/seven_seg/SEG_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.452     1.380    score/seven_seg/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I4_O)        0.328     1.708 r  score/seven_seg/SEG_OBUF[6]_inst_i_15/O
                         net (fo=8, routed)           1.339     3.048    score/counter/SEG_OBUF[6]_inst_i_4_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.172 f  score/counter/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.765     3.937    score/counter/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X76Y112        LUT3 (Prop_lut3_I0_O)        0.116     4.053 r  score/counter/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.577     4.630    score/counter/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X75Y111        LUT5 (Prop_lut5_I3_O)        0.328     4.958 r  score/counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.450    10.408    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.963 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.963    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.774ns  (logic 5.295ns (35.838%)  route 9.479ns (64.162%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.697    -0.843    score/seven_seg/clk108mhz
    SLICE_X77Y112        FDRE                                         r  score/seven_seg/anodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  score/seven_seg/anodes_reg[6]/Q
                         net (fo=5, routed)           1.169     0.782    score/seven_seg/ROTATE_LEFT[7]
    SLICE_X78Y112        LUT4 (Prop_lut4_I0_O)        0.146     0.928 f  score/seven_seg/SEG_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.452     1.380    score/seven_seg/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I4_O)        0.328     1.708 r  score/seven_seg/SEG_OBUF[6]_inst_i_15/O
                         net (fo=8, routed)           1.339     3.048    score/counter/SEG_OBUF[6]_inst_i_4_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.172 f  score/counter/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.765     3.937    score/counter/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X76Y112        LUT3 (Prop_lut3_I0_O)        0.116     4.053 r  score/counter/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.981     5.034    score/counter/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X75Y111        LUT5 (Prop_lut5_I3_O)        0.356     5.390 r  score/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.773    10.162    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    13.931 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.931    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.523ns  (logic 5.032ns (34.644%)  route 9.492ns (65.356%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.697    -0.843    score/seven_seg/clk108mhz
    SLICE_X77Y112        FDRE                                         r  score/seven_seg/anodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  score/seven_seg/anodes_reg[6]/Q
                         net (fo=5, routed)           1.169     0.782    score/seven_seg/ROTATE_LEFT[7]
    SLICE_X78Y112        LUT4 (Prop_lut4_I0_O)        0.146     0.928 f  score/seven_seg/SEG_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.452     1.380    score/seven_seg/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I4_O)        0.328     1.708 r  score/seven_seg/SEG_OBUF[6]_inst_i_15/O
                         net (fo=8, routed)           1.339     3.048    score/counter/SEG_OBUF[6]_inst_i_4_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.172 f  score/counter/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.765     3.937    score/counter/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X76Y112        LUT3 (Prop_lut3_I0_O)        0.116     4.053 r  score/counter/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.981     5.034    score/counter/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X75Y111        LUT5 (Prop_lut5_I0_O)        0.328     5.362 r  score/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.785    10.147    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.680 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.680    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.271ns  (logic 5.265ns (36.896%)  route 9.005ns (63.104%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.697    -0.843    score/seven_seg/clk108mhz
    SLICE_X77Y112        FDRE                                         r  score/seven_seg/anodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  score/seven_seg/anodes_reg[6]/Q
                         net (fo=5, routed)           1.169     0.782    score/seven_seg/ROTATE_LEFT[7]
    SLICE_X78Y112        LUT4 (Prop_lut4_I0_O)        0.146     0.928 f  score/seven_seg/SEG_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.452     1.380    score/seven_seg/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I4_O)        0.328     1.708 r  score/seven_seg/SEG_OBUF[6]_inst_i_15/O
                         net (fo=8, routed)           1.339     3.048    score/counter/SEG_OBUF[6]_inst_i_4_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.172 f  score/counter/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.765     3.937    score/counter/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X76Y112        LUT3 (Prop_lut3_I0_O)        0.116     4.053 r  score/counter/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.979     5.032    score/counter/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X75Y111        LUT5 (Prop_lut5_I2_O)        0.356     5.388 r  score/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.301     9.688    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.739    13.428 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.428    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.692ns  (logic 5.278ns (38.551%)  route 8.413ns (61.449%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.697    -0.843    score/seven_seg/clk108mhz
    SLICE_X77Y112        FDRE                                         r  score/seven_seg/anodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  score/seven_seg/anodes_reg[6]/Q
                         net (fo=5, routed)           1.169     0.782    score/seven_seg/ROTATE_LEFT[7]
    SLICE_X78Y112        LUT4 (Prop_lut4_I0_O)        0.146     0.928 f  score/seven_seg/SEG_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.452     1.380    score/seven_seg/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I4_O)        0.328     1.708 r  score/seven_seg/SEG_OBUF[6]_inst_i_15/O
                         net (fo=8, routed)           1.339     3.048    score/counter/SEG_OBUF[6]_inst_i_4_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.172 f  score/counter/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.765     3.937    score/counter/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X76Y112        LUT3 (Prop_lut3_I0_O)        0.116     4.053 r  score/counter/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.802     4.856    score/counter/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X75Y112        LUT5 (Prop_lut5_I2_O)        0.356     5.212 r  score/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.885     9.096    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    12.848 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.848    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.672ns  (logic 4.991ns (36.505%)  route 8.681ns (63.495%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.697    -0.843    score/seven_seg/clk108mhz
    SLICE_X77Y112        FDRE                                         r  score/seven_seg/anodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  score/seven_seg/anodes_reg[6]/Q
                         net (fo=5, routed)           1.169     0.782    score/seven_seg/ROTATE_LEFT[7]
    SLICE_X78Y112        LUT4 (Prop_lut4_I0_O)        0.146     0.928 f  score/seven_seg/SEG_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.452     1.380    score/seven_seg/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I4_O)        0.328     1.708 r  score/seven_seg/SEG_OBUF[6]_inst_i_15/O
                         net (fo=8, routed)           1.339     3.048    score/counter/SEG_OBUF[6]_inst_i_4_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.172 r  score/counter/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.765     3.937    score/counter/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X76Y112        LUT3 (Prop_lut3_I0_O)        0.116     4.053 f  score/counter/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.979     5.032    score/counter/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X75Y111        LUT5 (Prop_lut5_I3_O)        0.328     5.360 r  score/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.976     9.336    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.829 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.829    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.406ns  (logic 4.505ns (43.295%)  route 5.901ns (56.705%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.697    -0.843    score/seven_seg/clk108mhz
    SLICE_X77Y112        FDRE                                         r  score/seven_seg/anodes_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  score/seven_seg/anodes_reg[7]/Q
                         net (fo=6, routed)           0.667     0.243    score/seven_seg/ROTATE_LEFT[0]
    SLICE_X77Y111        LUT2 (Prop_lut2_I1_O)        0.325     0.568 r  score/seven_seg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           5.234     5.802    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.761     9.563 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.563    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.255ns  (logic 4.267ns (41.604%)  route 5.989ns (58.396%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.697    -0.843    score/seven_seg/clk108mhz
    SLICE_X77Y112        FDRE                                         r  score/seven_seg/anodes_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  score/seven_seg/anodes_reg[5]/Q
                         net (fo=6, routed)           0.887     0.463    score/seven_seg/ROTATE_LEFT[6]
    SLICE_X78Y112        LUT2 (Prop_lut2_I1_O)        0.296     0.759 r  score/seven_seg/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.102     5.861    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552     9.412 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.412    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.862ns  (logic 4.154ns (42.126%)  route 5.707ns (57.874%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.697    -0.843    score/seven_seg/clk108mhz
    SLICE_X77Y112        FDRE                                         r  score/seven_seg/anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  score/seven_seg/anodes_reg[2]/Q
                         net (fo=5, routed)           0.309    -0.078    score/seven_seg/ROTATE_LEFT[3]
    SLICE_X76Y112        LUT2 (Prop_lut2_I1_O)        0.124     0.046 r  score/seven_seg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.398     5.444    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     9.019 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.019    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 drawer/vga_b_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.791ns  (logic 1.365ns (76.253%)  route 0.425ns (23.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.596    -0.568    drawer/clk108mhz
    SLICE_X82Y134        FDSE                                         r  drawer/vga_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y134        FDSE (Prop_fdse_C_Q)         0.141    -0.427 r  drawer/vga_b_reg[2]/Q
                         net (fo=1, routed)           0.425    -0.002    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.224     1.222 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.222    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 1.390ns (70.468%)  route 0.583ns (29.532%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.586    -0.578    drawer/clk108mhz
    SLICE_X81Y127        FDRE                                         r  drawer/vga_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  drawer/vga_r_reg[1]/Q
                         net (fo=1, routed)           0.583     0.145    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     1.394 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.394    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.976ns  (logic 1.393ns (70.516%)  route 0.583ns (29.484%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.584    -0.580    drawer/clk108mhz
    SLICE_X81Y126        FDRE                                         r  drawer/vga_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  drawer/vga_r_reg[3]/Q
                         net (fo=1, routed)           0.583     0.143    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     1.396 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.396    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.418ns (71.597%)  route 0.563ns (28.403%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.584    -0.580    drawer/clk108mhz
    SLICE_X78Y127        FDRE                                         r  drawer/vga_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  drawer/vga_r_reg[0]/Q
                         net (fo=1, routed)           0.563     0.147    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     1.401 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.401    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.049ns  (logic 1.389ns (67.780%)  route 0.660ns (32.220%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.587    -0.577    drawer/clk108mhz
    SLICE_X81Y129        FDRE                                         r  drawer/vga_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  drawer/vga_b_reg[0]/Q
                         net (fo=1, routed)           0.660     0.224    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.248     1.472 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.472    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_b_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.050ns  (logic 1.416ns (69.083%)  route 0.634ns (30.917%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.590    -0.574    drawer/clk108mhz
    SLICE_X78Y134        FDSE                                         r  drawer/vga_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDSE (Prop_fdse_C_Q)         0.164    -0.410 r  drawer/vga_b_reg[1]/Q
                         net (fo=1, routed)           0.634     0.224    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.252     1.475 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.475    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.393ns (67.221%)  route 0.679ns (32.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.587    -0.577    drawer/clk108mhz
    SLICE_X81Y129        FDRE                                         r  drawer/vga_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  drawer/vga_b_reg[3]/Q
                         net (fo=1, routed)           0.679     0.243    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     1.495 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.495    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.377ns (64.684%)  route 0.752ns (35.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.586    -0.578    drawer/clk108mhz
    SLICE_X81Y127        FDRE                                         r  drawer/vga_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  drawer/vga_r_reg[2]/Q
                         net (fo=1, routed)           0.752     0.315    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.236     1.551 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.551    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_g_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.149ns  (logic 1.411ns (65.677%)  route 0.737ns (34.323%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.582    -0.582    drawer/clk108mhz
    SLICE_X78Y126        FDSE                                         r  drawer/vga_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y126        FDSE (Prop_fdse_C_Q)         0.164    -0.418 r  drawer/vga_g_reg[3]/Q
                         net (fo=1, routed)           0.737     0.319    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     1.566 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.566    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_g_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.181ns  (logic 1.409ns (64.611%)  route 0.772ns (35.389%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.579    -0.585    drawer/clk108mhz
    SLICE_X76Y126        FDSE                                         r  drawer/vga_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDSE (Prop_fdse_C_Q)         0.164    -0.421 r  drawer/vga_g_reg[1]/Q
                         net (fo=1, routed)           0.772     0.351    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.245     1.596 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.596    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_ClkGen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_ClkGen_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk108mhz_ClkGen

Max Delay           378 Endpoints
Min Delay           378 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            microphone/sampler/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.416ns  (logic 3.995ns (34.997%)  route 7.421ns (65.003%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  SW_IBUF[3]_inst/O
                         net (fo=28, routed)          4.709     6.186    microphone/sampler/SW_IBUF[3]
    SLICE_X70Y113        LUT4 (Prop_lut4_I1_O)        0.124     6.310 r  microphone/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.310    microphone/sampler/count1_carry_i_6_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.843 r  microphone/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.843    microphone/sampler/count1_carry_n_0
    SLICE_X70Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.082 r  microphone/sampler/count1_carry__0/O[2]
                         net (fo=2, routed)           0.965     8.047    microphone/sampler/count1_carry__0_n_5
    SLICE_X71Y112        LUT4 (Prop_lut4_I1_O)        0.301     8.348 r  microphone/sampler/count0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.348    microphone/sampler/count0_carry_i_5_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.749 r  microphone/sampler/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.749    microphone/sampler/count0_carry_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  microphone/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.863    microphone/sampler/count0_carry__0_n_0
    SLICE_X71Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  microphone/sampler/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.977    microphone/sampler/count0_carry__1_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.270 r  microphone/sampler/count0_carry__2/CO[0]
                         net (fo=2, routed)           1.013    10.283    microphone/sampler/count0_carry__2_n_3
    SLICE_X72Y117        LUT2 (Prop_lut2_I0_O)        0.399    10.682 r  microphone/sampler/count[0]_i_1__1/O
                         net (fo=27, routed)          0.733    11.416    microphone/sampler/count[0]_i_1__1_n_0
    SLICE_X72Y110        FDRE                                         r  microphone/sampler/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.577    -1.444    microphone/sampler/clk108mhz
    SLICE_X72Y110        FDRE                                         r  microphone/sampler/count_reg[0]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            microphone/sampler/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.416ns  (logic 3.995ns (34.997%)  route 7.421ns (65.003%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  SW_IBUF[3]_inst/O
                         net (fo=28, routed)          4.709     6.186    microphone/sampler/SW_IBUF[3]
    SLICE_X70Y113        LUT4 (Prop_lut4_I1_O)        0.124     6.310 r  microphone/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.310    microphone/sampler/count1_carry_i_6_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.843 r  microphone/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.843    microphone/sampler/count1_carry_n_0
    SLICE_X70Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.082 r  microphone/sampler/count1_carry__0/O[2]
                         net (fo=2, routed)           0.965     8.047    microphone/sampler/count1_carry__0_n_5
    SLICE_X71Y112        LUT4 (Prop_lut4_I1_O)        0.301     8.348 r  microphone/sampler/count0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.348    microphone/sampler/count0_carry_i_5_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.749 r  microphone/sampler/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.749    microphone/sampler/count0_carry_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  microphone/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.863    microphone/sampler/count0_carry__0_n_0
    SLICE_X71Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  microphone/sampler/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.977    microphone/sampler/count0_carry__1_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.270 r  microphone/sampler/count0_carry__2/CO[0]
                         net (fo=2, routed)           1.013    10.283    microphone/sampler/count0_carry__2_n_3
    SLICE_X72Y117        LUT2 (Prop_lut2_I0_O)        0.399    10.682 r  microphone/sampler/count[0]_i_1__1/O
                         net (fo=27, routed)          0.733    11.416    microphone/sampler/count[0]_i_1__1_n_0
    SLICE_X72Y110        FDRE                                         r  microphone/sampler/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.577    -1.444    microphone/sampler/clk108mhz
    SLICE_X72Y110        FDRE                                         r  microphone/sampler/count_reg[1]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            microphone/sampler/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.416ns  (logic 3.995ns (34.997%)  route 7.421ns (65.003%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  SW_IBUF[3]_inst/O
                         net (fo=28, routed)          4.709     6.186    microphone/sampler/SW_IBUF[3]
    SLICE_X70Y113        LUT4 (Prop_lut4_I1_O)        0.124     6.310 r  microphone/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.310    microphone/sampler/count1_carry_i_6_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.843 r  microphone/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.843    microphone/sampler/count1_carry_n_0
    SLICE_X70Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.082 r  microphone/sampler/count1_carry__0/O[2]
                         net (fo=2, routed)           0.965     8.047    microphone/sampler/count1_carry__0_n_5
    SLICE_X71Y112        LUT4 (Prop_lut4_I1_O)        0.301     8.348 r  microphone/sampler/count0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.348    microphone/sampler/count0_carry_i_5_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.749 r  microphone/sampler/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.749    microphone/sampler/count0_carry_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  microphone/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.863    microphone/sampler/count0_carry__0_n_0
    SLICE_X71Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  microphone/sampler/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.977    microphone/sampler/count0_carry__1_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.270 r  microphone/sampler/count0_carry__2/CO[0]
                         net (fo=2, routed)           1.013    10.283    microphone/sampler/count0_carry__2_n_3
    SLICE_X72Y117        LUT2 (Prop_lut2_I0_O)        0.399    10.682 r  microphone/sampler/count[0]_i_1__1/O
                         net (fo=27, routed)          0.733    11.416    microphone/sampler/count[0]_i_1__1_n_0
    SLICE_X72Y110        FDRE                                         r  microphone/sampler/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.577    -1.444    microphone/sampler/clk108mhz
    SLICE_X72Y110        FDRE                                         r  microphone/sampler/count_reg[2]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            microphone/sampler/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.416ns  (logic 3.995ns (34.997%)  route 7.421ns (65.003%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  SW_IBUF[3]_inst/O
                         net (fo=28, routed)          4.709     6.186    microphone/sampler/SW_IBUF[3]
    SLICE_X70Y113        LUT4 (Prop_lut4_I1_O)        0.124     6.310 r  microphone/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.310    microphone/sampler/count1_carry_i_6_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.843 r  microphone/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.843    microphone/sampler/count1_carry_n_0
    SLICE_X70Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.082 r  microphone/sampler/count1_carry__0/O[2]
                         net (fo=2, routed)           0.965     8.047    microphone/sampler/count1_carry__0_n_5
    SLICE_X71Y112        LUT4 (Prop_lut4_I1_O)        0.301     8.348 r  microphone/sampler/count0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.348    microphone/sampler/count0_carry_i_5_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.749 r  microphone/sampler/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.749    microphone/sampler/count0_carry_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  microphone/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.863    microphone/sampler/count0_carry__0_n_0
    SLICE_X71Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  microphone/sampler/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.977    microphone/sampler/count0_carry__1_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.270 r  microphone/sampler/count0_carry__2/CO[0]
                         net (fo=2, routed)           1.013    10.283    microphone/sampler/count0_carry__2_n_3
    SLICE_X72Y117        LUT2 (Prop_lut2_I0_O)        0.399    10.682 r  microphone/sampler/count[0]_i_1__1/O
                         net (fo=27, routed)          0.733    11.416    microphone/sampler/count[0]_i_1__1_n_0
    SLICE_X72Y110        FDRE                                         r  microphone/sampler/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.577    -1.444    microphone/sampler/clk108mhz
    SLICE_X72Y110        FDRE                                         r  microphone/sampler/count_reg[3]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            microphone/sampler/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.408ns  (logic 3.995ns (35.021%)  route 7.413ns (64.979%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  SW_IBUF[3]_inst/O
                         net (fo=28, routed)          4.709     6.186    microphone/sampler/SW_IBUF[3]
    SLICE_X70Y113        LUT4 (Prop_lut4_I1_O)        0.124     6.310 r  microphone/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.310    microphone/sampler/count1_carry_i_6_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.843 r  microphone/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.843    microphone/sampler/count1_carry_n_0
    SLICE_X70Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.082 r  microphone/sampler/count1_carry__0/O[2]
                         net (fo=2, routed)           0.965     8.047    microphone/sampler/count1_carry__0_n_5
    SLICE_X71Y112        LUT4 (Prop_lut4_I1_O)        0.301     8.348 r  microphone/sampler/count0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.348    microphone/sampler/count0_carry_i_5_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.749 r  microphone/sampler/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.749    microphone/sampler/count0_carry_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  microphone/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.863    microphone/sampler/count0_carry__0_n_0
    SLICE_X71Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  microphone/sampler/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.977    microphone/sampler/count0_carry__1_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.270 r  microphone/sampler/count0_carry__2/CO[0]
                         net (fo=2, routed)           1.013    10.283    microphone/sampler/count0_carry__2_n_3
    SLICE_X72Y117        LUT2 (Prop_lut2_I0_O)        0.399    10.682 r  microphone/sampler/count[0]_i_1__1/O
                         net (fo=27, routed)          0.726    11.408    microphone/sampler/count[0]_i_1__1_n_0
    SLICE_X72Y113        FDRE                                         r  microphone/sampler/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.574    -1.447    microphone/sampler/clk108mhz
    SLICE_X72Y113        FDRE                                         r  microphone/sampler/count_reg[12]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            microphone/sampler/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.408ns  (logic 3.995ns (35.021%)  route 7.413ns (64.979%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  SW_IBUF[3]_inst/O
                         net (fo=28, routed)          4.709     6.186    microphone/sampler/SW_IBUF[3]
    SLICE_X70Y113        LUT4 (Prop_lut4_I1_O)        0.124     6.310 r  microphone/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.310    microphone/sampler/count1_carry_i_6_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.843 r  microphone/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.843    microphone/sampler/count1_carry_n_0
    SLICE_X70Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.082 r  microphone/sampler/count1_carry__0/O[2]
                         net (fo=2, routed)           0.965     8.047    microphone/sampler/count1_carry__0_n_5
    SLICE_X71Y112        LUT4 (Prop_lut4_I1_O)        0.301     8.348 r  microphone/sampler/count0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.348    microphone/sampler/count0_carry_i_5_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.749 r  microphone/sampler/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.749    microphone/sampler/count0_carry_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  microphone/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.863    microphone/sampler/count0_carry__0_n_0
    SLICE_X71Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  microphone/sampler/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.977    microphone/sampler/count0_carry__1_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.270 r  microphone/sampler/count0_carry__2/CO[0]
                         net (fo=2, routed)           1.013    10.283    microphone/sampler/count0_carry__2_n_3
    SLICE_X72Y117        LUT2 (Prop_lut2_I0_O)        0.399    10.682 r  microphone/sampler/count[0]_i_1__1/O
                         net (fo=27, routed)          0.726    11.408    microphone/sampler/count[0]_i_1__1_n_0
    SLICE_X72Y113        FDRE                                         r  microphone/sampler/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.574    -1.447    microphone/sampler/clk108mhz
    SLICE_X72Y113        FDRE                                         r  microphone/sampler/count_reg[13]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            microphone/sampler/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.408ns  (logic 3.995ns (35.021%)  route 7.413ns (64.979%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  SW_IBUF[3]_inst/O
                         net (fo=28, routed)          4.709     6.186    microphone/sampler/SW_IBUF[3]
    SLICE_X70Y113        LUT4 (Prop_lut4_I1_O)        0.124     6.310 r  microphone/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.310    microphone/sampler/count1_carry_i_6_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.843 r  microphone/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.843    microphone/sampler/count1_carry_n_0
    SLICE_X70Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.082 r  microphone/sampler/count1_carry__0/O[2]
                         net (fo=2, routed)           0.965     8.047    microphone/sampler/count1_carry__0_n_5
    SLICE_X71Y112        LUT4 (Prop_lut4_I1_O)        0.301     8.348 r  microphone/sampler/count0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.348    microphone/sampler/count0_carry_i_5_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.749 r  microphone/sampler/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.749    microphone/sampler/count0_carry_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  microphone/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.863    microphone/sampler/count0_carry__0_n_0
    SLICE_X71Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  microphone/sampler/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.977    microphone/sampler/count0_carry__1_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.270 r  microphone/sampler/count0_carry__2/CO[0]
                         net (fo=2, routed)           1.013    10.283    microphone/sampler/count0_carry__2_n_3
    SLICE_X72Y117        LUT2 (Prop_lut2_I0_O)        0.399    10.682 r  microphone/sampler/count[0]_i_1__1/O
                         net (fo=27, routed)          0.726    11.408    microphone/sampler/count[0]_i_1__1_n_0
    SLICE_X72Y113        FDRE                                         r  microphone/sampler/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.574    -1.447    microphone/sampler/clk108mhz
    SLICE_X72Y113        FDRE                                         r  microphone/sampler/count_reg[14]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            microphone/sampler/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.408ns  (logic 3.995ns (35.021%)  route 7.413ns (64.979%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  SW_IBUF[3]_inst/O
                         net (fo=28, routed)          4.709     6.186    microphone/sampler/SW_IBUF[3]
    SLICE_X70Y113        LUT4 (Prop_lut4_I1_O)        0.124     6.310 r  microphone/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.310    microphone/sampler/count1_carry_i_6_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.843 r  microphone/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.843    microphone/sampler/count1_carry_n_0
    SLICE_X70Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.082 r  microphone/sampler/count1_carry__0/O[2]
                         net (fo=2, routed)           0.965     8.047    microphone/sampler/count1_carry__0_n_5
    SLICE_X71Y112        LUT4 (Prop_lut4_I1_O)        0.301     8.348 r  microphone/sampler/count0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.348    microphone/sampler/count0_carry_i_5_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.749 r  microphone/sampler/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.749    microphone/sampler/count0_carry_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  microphone/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.863    microphone/sampler/count0_carry__0_n_0
    SLICE_X71Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  microphone/sampler/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.977    microphone/sampler/count0_carry__1_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.270 r  microphone/sampler/count0_carry__2/CO[0]
                         net (fo=2, routed)           1.013    10.283    microphone/sampler/count0_carry__2_n_3
    SLICE_X72Y117        LUT2 (Prop_lut2_I0_O)        0.399    10.682 r  microphone/sampler/count[0]_i_1__1/O
                         net (fo=27, routed)          0.726    11.408    microphone/sampler/count[0]_i_1__1_n_0
    SLICE_X72Y113        FDRE                                         r  microphone/sampler/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.574    -1.447    microphone/sampler/clk108mhz
    SLICE_X72Y113        FDRE                                         r  microphone/sampler/count_reg[15]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            microphone/sampler/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.359ns  (logic 3.995ns (35.172%)  route 7.364ns (64.828%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  SW_IBUF[3]_inst/O
                         net (fo=28, routed)          4.709     6.186    microphone/sampler/SW_IBUF[3]
    SLICE_X70Y113        LUT4 (Prop_lut4_I1_O)        0.124     6.310 r  microphone/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.310    microphone/sampler/count1_carry_i_6_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.843 r  microphone/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.843    microphone/sampler/count1_carry_n_0
    SLICE_X70Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.082 r  microphone/sampler/count1_carry__0/O[2]
                         net (fo=2, routed)           0.965     8.047    microphone/sampler/count1_carry__0_n_5
    SLICE_X71Y112        LUT4 (Prop_lut4_I1_O)        0.301     8.348 r  microphone/sampler/count0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.348    microphone/sampler/count0_carry_i_5_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.749 r  microphone/sampler/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.749    microphone/sampler/count0_carry_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  microphone/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.863    microphone/sampler/count0_carry__0_n_0
    SLICE_X71Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  microphone/sampler/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.977    microphone/sampler/count0_carry__1_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.270 r  microphone/sampler/count0_carry__2/CO[0]
                         net (fo=2, routed)           1.013    10.283    microphone/sampler/count0_carry__2_n_3
    SLICE_X72Y117        LUT2 (Prop_lut2_I0_O)        0.399    10.682 r  microphone/sampler/count[0]_i_1__1/O
                         net (fo=27, routed)          0.677    11.359    microphone/sampler/count[0]_i_1__1_n_0
    SLICE_X72Y114        FDRE                                         r  microphone/sampler/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.574    -1.447    microphone/sampler/clk108mhz
    SLICE_X72Y114        FDRE                                         r  microphone/sampler/count_reg[16]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            microphone/sampler/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.359ns  (logic 3.995ns (35.172%)  route 7.364ns (64.828%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  SW_IBUF[3]_inst/O
                         net (fo=28, routed)          4.709     6.186    microphone/sampler/SW_IBUF[3]
    SLICE_X70Y113        LUT4 (Prop_lut4_I1_O)        0.124     6.310 r  microphone/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.310    microphone/sampler/count1_carry_i_6_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.843 r  microphone/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.843    microphone/sampler/count1_carry_n_0
    SLICE_X70Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.082 r  microphone/sampler/count1_carry__0/O[2]
                         net (fo=2, routed)           0.965     8.047    microphone/sampler/count1_carry__0_n_5
    SLICE_X71Y112        LUT4 (Prop_lut4_I1_O)        0.301     8.348 r  microphone/sampler/count0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.348    microphone/sampler/count0_carry_i_5_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.749 r  microphone/sampler/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.749    microphone/sampler/count0_carry_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  microphone/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.863    microphone/sampler/count0_carry__0_n_0
    SLICE_X71Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  microphone/sampler/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.977    microphone/sampler/count0_carry__1_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.270 r  microphone/sampler/count0_carry__2/CO[0]
                         net (fo=2, routed)           1.013    10.283    microphone/sampler/count0_carry__2_n_3
    SLICE_X72Y117        LUT2 (Prop_lut2_I0_O)        0.399    10.682 r  microphone/sampler/count[0]_i_1__1/O
                         net (fo=27, routed)          0.677    11.359    microphone/sampler/count[0]_i_1__1_n_0
    SLICE_X72Y114        FDRE                                         r  microphone/sampler/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.574    -1.447    microphone/sampler/clk108mhz
    SLICE_X72Y114        FDRE                                         r  microphone/sampler/count_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M_DATA
                            (input port)
  Destination:            microphone/bits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.243ns (21.872%)  route 0.867ns (78.128%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  M_DATA (IN)
                         net (fo=0)                   0.000     0.000    M_DATA
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  M_DATA_IBUF_inst/O
                         net (fo=1, routed)           0.867     1.110    microphone/bits_reg[0]_0[0]
    SLICE_X75Y113        FDRE                                         r  microphone/bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.859    -0.814    microphone/clk108mhz
    SLICE_X75Y113        FDRE                                         r  microphone/bits_reg[0]/C

Slack:                    inf
  Source:                 ACL_MISO
                            (input port)
  Destination:            accelerometer/adxl/spi/miso_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.344ns  (logic 0.247ns (18.415%)  route 1.096ns (81.585%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  ACL_MISO (IN)
                         net (fo=0)                   0.000     0.000    ACL_MISO
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ACL_MISO_IBUF_inst/O
                         net (fo=1, routed)           1.096     1.344    accelerometer/adxl/spi/miso_register_reg[0]_0[0]
    SLICE_X57Y119        FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.819    -0.854    accelerometer/adxl/spi/clk108mhz
    SLICE_X57Y119        FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.686ns  (logic 0.320ns (18.958%)  route 1.366ns (81.042%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          1.366     1.641    spaceship/CPU_RESETN_IBUF
    SLICE_X64Y127        LUT4 (Prop_lut4_I1_O)        0.045     1.686 r  spaceship/pos_x[1]_i_1/O
                         net (fo=1, routed)           0.000     1.686    spaceship/pos_x[1]_i_1_n_0
    SLICE_X64Y127        FDRE                                         r  spaceship/pos_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.821    -0.852    spaceship/clk108mhz
    SLICE_X64Y127        FDRE                                         r  spaceship/pos_x_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.689ns  (logic 0.323ns (19.102%)  route 1.366ns (80.898%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          1.366     1.641    spaceship/CPU_RESETN_IBUF
    SLICE_X64Y127        LUT4 (Prop_lut4_I1_O)        0.048     1.689 r  spaceship/pos_x[7]_i_2/O
                         net (fo=1, routed)           0.000     1.689    spaceship/pos_x[7]_i_2_n_0
    SLICE_X64Y127        FDRE                                         r  spaceship/pos_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.821    -0.852    spaceship/clk108mhz
    SLICE_X64Y127        FDRE                                         r  spaceship/pos_x_reg[7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.786ns  (logic 0.320ns (17.891%)  route 1.467ns (82.109%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          1.467     1.741    spaceship/CPU_RESETN_IBUF
    SLICE_X64Y127        LUT4 (Prop_lut4_I1_O)        0.045     1.786 r  spaceship/pos_x[2]_i_1/O
                         net (fo=1, routed)           0.000     1.786    spaceship/pos_x[2]_i_1_n_0
    SLICE_X64Y127        FDRE                                         r  spaceship/pos_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.821    -0.852    spaceship/clk108mhz
    SLICE_X64Y127        FDRE                                         r  spaceship/pos_x_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.786ns  (logic 0.320ns (17.891%)  route 1.467ns (82.109%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          1.467     1.741    spaceship/CPU_RESETN_IBUF
    SLICE_X64Y127        LUT4 (Prop_lut4_I1_O)        0.045     1.786 r  spaceship/pos_x[4]_i_1/O
                         net (fo=1, routed)           0.000     1.786    spaceship/pos_x[4]_i_1_n_0
    SLICE_X64Y127        FDRE                                         r  spaceship/pos_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.821    -0.852    spaceship/clk108mhz
    SLICE_X64Y127        FDRE                                         r  spaceship/pos_x_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.815ns  (logic 0.320ns (17.611%)  route 1.495ns (82.389%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          1.495     1.770    spaceship/CPU_RESETN_IBUF
    SLICE_X64Y127        LUT5 (Prop_lut5_I1_O)        0.045     1.815 r  spaceship/pos_x[0]_i_1/O
                         net (fo=1, routed)           0.000     1.815    spaceship/pos_x[0]_i_1_n_0
    SLICE_X64Y127        FDRE                                         r  spaceship/pos_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.821    -0.852    spaceship/clk108mhz
    SLICE_X64Y127        FDRE                                         r  spaceship/pos_x_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            VGA/vsync/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.926ns  (logic 0.320ns (16.596%)  route 1.606ns (83.404%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          1.419     1.693    VGA/vsync/CPU_RESETN_IBUF
    SLICE_X71Y129        LUT6 (Prop_lut6_I5_O)        0.045     1.738 r  VGA/vsync/count[10]_i_1__0/O
                         net (fo=11, routed)          0.187     1.926    VGA/vsync/count[10]_i_1__0_n_0
    SLICE_X71Y128        FDRE                                         r  VGA/vsync/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.822    -0.851    VGA/vsync/clk108mhz
    SLICE_X71Y128        FDRE                                         r  VGA/vsync/count_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.928ns  (logic 0.320ns (16.576%)  route 1.608ns (83.424%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          1.492     1.767    spaceship/CPU_RESETN_IBUF
    SLICE_X64Y127        LUT2 (Prop_lut2_I1_O)        0.045     1.812 r  spaceship/pos_x[7]_i_1/O
                         net (fo=5, routed)           0.116     1.928    spaceship/pos_y
    SLICE_X64Y127        FDRE                                         r  spaceship/pos_x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.821    -0.852    spaceship/clk108mhz
    SLICE_X64Y127        FDRE                                         r  spaceship/pos_x_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.928ns  (logic 0.320ns (16.576%)  route 1.608ns (83.424%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          1.492     1.767    spaceship/CPU_RESETN_IBUF
    SLICE_X64Y127        LUT2 (Prop_lut2_I1_O)        0.045     1.812 r  spaceship/pos_x[7]_i_1/O
                         net (fo=5, routed)           0.116     1.928    spaceship/pos_y
    SLICE_X64Y127        FDRE                                         r  spaceship/pos_x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.821    -0.852    spaceship/clk108mhz
    SLICE_X64Y127        FDRE                                         r  spaceship/pos_x_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk108mhz_ClkGen_1

Max Delay           378 Endpoints
Min Delay           378 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            microphone/sampler/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.416ns  (logic 3.995ns (34.997%)  route 7.421ns (65.003%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  SW_IBUF[3]_inst/O
                         net (fo=28, routed)          4.709     6.186    microphone/sampler/SW_IBUF[3]
    SLICE_X70Y113        LUT4 (Prop_lut4_I1_O)        0.124     6.310 r  microphone/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.310    microphone/sampler/count1_carry_i_6_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.843 r  microphone/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.843    microphone/sampler/count1_carry_n_0
    SLICE_X70Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.082 r  microphone/sampler/count1_carry__0/O[2]
                         net (fo=2, routed)           0.965     8.047    microphone/sampler/count1_carry__0_n_5
    SLICE_X71Y112        LUT4 (Prop_lut4_I1_O)        0.301     8.348 r  microphone/sampler/count0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.348    microphone/sampler/count0_carry_i_5_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.749 r  microphone/sampler/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.749    microphone/sampler/count0_carry_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  microphone/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.863    microphone/sampler/count0_carry__0_n_0
    SLICE_X71Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  microphone/sampler/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.977    microphone/sampler/count0_carry__1_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.270 r  microphone/sampler/count0_carry__2/CO[0]
                         net (fo=2, routed)           1.013    10.283    microphone/sampler/count0_carry__2_n_3
    SLICE_X72Y117        LUT2 (Prop_lut2_I0_O)        0.399    10.682 r  microphone/sampler/count[0]_i_1__1/O
                         net (fo=27, routed)          0.733    11.416    microphone/sampler/count[0]_i_1__1_n_0
    SLICE_X72Y110        FDRE                                         r  microphone/sampler/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.577    -1.444    microphone/sampler/clk108mhz
    SLICE_X72Y110        FDRE                                         r  microphone/sampler/count_reg[0]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            microphone/sampler/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.416ns  (logic 3.995ns (34.997%)  route 7.421ns (65.003%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  SW_IBUF[3]_inst/O
                         net (fo=28, routed)          4.709     6.186    microphone/sampler/SW_IBUF[3]
    SLICE_X70Y113        LUT4 (Prop_lut4_I1_O)        0.124     6.310 r  microphone/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.310    microphone/sampler/count1_carry_i_6_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.843 r  microphone/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.843    microphone/sampler/count1_carry_n_0
    SLICE_X70Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.082 r  microphone/sampler/count1_carry__0/O[2]
                         net (fo=2, routed)           0.965     8.047    microphone/sampler/count1_carry__0_n_5
    SLICE_X71Y112        LUT4 (Prop_lut4_I1_O)        0.301     8.348 r  microphone/sampler/count0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.348    microphone/sampler/count0_carry_i_5_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.749 r  microphone/sampler/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.749    microphone/sampler/count0_carry_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  microphone/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.863    microphone/sampler/count0_carry__0_n_0
    SLICE_X71Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  microphone/sampler/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.977    microphone/sampler/count0_carry__1_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.270 r  microphone/sampler/count0_carry__2/CO[0]
                         net (fo=2, routed)           1.013    10.283    microphone/sampler/count0_carry__2_n_3
    SLICE_X72Y117        LUT2 (Prop_lut2_I0_O)        0.399    10.682 r  microphone/sampler/count[0]_i_1__1/O
                         net (fo=27, routed)          0.733    11.416    microphone/sampler/count[0]_i_1__1_n_0
    SLICE_X72Y110        FDRE                                         r  microphone/sampler/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.577    -1.444    microphone/sampler/clk108mhz
    SLICE_X72Y110        FDRE                                         r  microphone/sampler/count_reg[1]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            microphone/sampler/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.416ns  (logic 3.995ns (34.997%)  route 7.421ns (65.003%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  SW_IBUF[3]_inst/O
                         net (fo=28, routed)          4.709     6.186    microphone/sampler/SW_IBUF[3]
    SLICE_X70Y113        LUT4 (Prop_lut4_I1_O)        0.124     6.310 r  microphone/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.310    microphone/sampler/count1_carry_i_6_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.843 r  microphone/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.843    microphone/sampler/count1_carry_n_0
    SLICE_X70Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.082 r  microphone/sampler/count1_carry__0/O[2]
                         net (fo=2, routed)           0.965     8.047    microphone/sampler/count1_carry__0_n_5
    SLICE_X71Y112        LUT4 (Prop_lut4_I1_O)        0.301     8.348 r  microphone/sampler/count0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.348    microphone/sampler/count0_carry_i_5_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.749 r  microphone/sampler/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.749    microphone/sampler/count0_carry_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  microphone/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.863    microphone/sampler/count0_carry__0_n_0
    SLICE_X71Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  microphone/sampler/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.977    microphone/sampler/count0_carry__1_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.270 r  microphone/sampler/count0_carry__2/CO[0]
                         net (fo=2, routed)           1.013    10.283    microphone/sampler/count0_carry__2_n_3
    SLICE_X72Y117        LUT2 (Prop_lut2_I0_O)        0.399    10.682 r  microphone/sampler/count[0]_i_1__1/O
                         net (fo=27, routed)          0.733    11.416    microphone/sampler/count[0]_i_1__1_n_0
    SLICE_X72Y110        FDRE                                         r  microphone/sampler/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.577    -1.444    microphone/sampler/clk108mhz
    SLICE_X72Y110        FDRE                                         r  microphone/sampler/count_reg[2]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            microphone/sampler/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.416ns  (logic 3.995ns (34.997%)  route 7.421ns (65.003%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  SW_IBUF[3]_inst/O
                         net (fo=28, routed)          4.709     6.186    microphone/sampler/SW_IBUF[3]
    SLICE_X70Y113        LUT4 (Prop_lut4_I1_O)        0.124     6.310 r  microphone/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.310    microphone/sampler/count1_carry_i_6_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.843 r  microphone/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.843    microphone/sampler/count1_carry_n_0
    SLICE_X70Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.082 r  microphone/sampler/count1_carry__0/O[2]
                         net (fo=2, routed)           0.965     8.047    microphone/sampler/count1_carry__0_n_5
    SLICE_X71Y112        LUT4 (Prop_lut4_I1_O)        0.301     8.348 r  microphone/sampler/count0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.348    microphone/sampler/count0_carry_i_5_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.749 r  microphone/sampler/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.749    microphone/sampler/count0_carry_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  microphone/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.863    microphone/sampler/count0_carry__0_n_0
    SLICE_X71Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  microphone/sampler/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.977    microphone/sampler/count0_carry__1_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.270 r  microphone/sampler/count0_carry__2/CO[0]
                         net (fo=2, routed)           1.013    10.283    microphone/sampler/count0_carry__2_n_3
    SLICE_X72Y117        LUT2 (Prop_lut2_I0_O)        0.399    10.682 r  microphone/sampler/count[0]_i_1__1/O
                         net (fo=27, routed)          0.733    11.416    microphone/sampler/count[0]_i_1__1_n_0
    SLICE_X72Y110        FDRE                                         r  microphone/sampler/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.577    -1.444    microphone/sampler/clk108mhz
    SLICE_X72Y110        FDRE                                         r  microphone/sampler/count_reg[3]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            microphone/sampler/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.408ns  (logic 3.995ns (35.021%)  route 7.413ns (64.979%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  SW_IBUF[3]_inst/O
                         net (fo=28, routed)          4.709     6.186    microphone/sampler/SW_IBUF[3]
    SLICE_X70Y113        LUT4 (Prop_lut4_I1_O)        0.124     6.310 r  microphone/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.310    microphone/sampler/count1_carry_i_6_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.843 r  microphone/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.843    microphone/sampler/count1_carry_n_0
    SLICE_X70Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.082 r  microphone/sampler/count1_carry__0/O[2]
                         net (fo=2, routed)           0.965     8.047    microphone/sampler/count1_carry__0_n_5
    SLICE_X71Y112        LUT4 (Prop_lut4_I1_O)        0.301     8.348 r  microphone/sampler/count0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.348    microphone/sampler/count0_carry_i_5_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.749 r  microphone/sampler/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.749    microphone/sampler/count0_carry_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  microphone/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.863    microphone/sampler/count0_carry__0_n_0
    SLICE_X71Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  microphone/sampler/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.977    microphone/sampler/count0_carry__1_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.270 r  microphone/sampler/count0_carry__2/CO[0]
                         net (fo=2, routed)           1.013    10.283    microphone/sampler/count0_carry__2_n_3
    SLICE_X72Y117        LUT2 (Prop_lut2_I0_O)        0.399    10.682 r  microphone/sampler/count[0]_i_1__1/O
                         net (fo=27, routed)          0.726    11.408    microphone/sampler/count[0]_i_1__1_n_0
    SLICE_X72Y113        FDRE                                         r  microphone/sampler/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.574    -1.447    microphone/sampler/clk108mhz
    SLICE_X72Y113        FDRE                                         r  microphone/sampler/count_reg[12]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            microphone/sampler/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.408ns  (logic 3.995ns (35.021%)  route 7.413ns (64.979%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  SW_IBUF[3]_inst/O
                         net (fo=28, routed)          4.709     6.186    microphone/sampler/SW_IBUF[3]
    SLICE_X70Y113        LUT4 (Prop_lut4_I1_O)        0.124     6.310 r  microphone/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.310    microphone/sampler/count1_carry_i_6_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.843 r  microphone/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.843    microphone/sampler/count1_carry_n_0
    SLICE_X70Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.082 r  microphone/sampler/count1_carry__0/O[2]
                         net (fo=2, routed)           0.965     8.047    microphone/sampler/count1_carry__0_n_5
    SLICE_X71Y112        LUT4 (Prop_lut4_I1_O)        0.301     8.348 r  microphone/sampler/count0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.348    microphone/sampler/count0_carry_i_5_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.749 r  microphone/sampler/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.749    microphone/sampler/count0_carry_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  microphone/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.863    microphone/sampler/count0_carry__0_n_0
    SLICE_X71Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  microphone/sampler/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.977    microphone/sampler/count0_carry__1_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.270 r  microphone/sampler/count0_carry__2/CO[0]
                         net (fo=2, routed)           1.013    10.283    microphone/sampler/count0_carry__2_n_3
    SLICE_X72Y117        LUT2 (Prop_lut2_I0_O)        0.399    10.682 r  microphone/sampler/count[0]_i_1__1/O
                         net (fo=27, routed)          0.726    11.408    microphone/sampler/count[0]_i_1__1_n_0
    SLICE_X72Y113        FDRE                                         r  microphone/sampler/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.574    -1.447    microphone/sampler/clk108mhz
    SLICE_X72Y113        FDRE                                         r  microphone/sampler/count_reg[13]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            microphone/sampler/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.408ns  (logic 3.995ns (35.021%)  route 7.413ns (64.979%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  SW_IBUF[3]_inst/O
                         net (fo=28, routed)          4.709     6.186    microphone/sampler/SW_IBUF[3]
    SLICE_X70Y113        LUT4 (Prop_lut4_I1_O)        0.124     6.310 r  microphone/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.310    microphone/sampler/count1_carry_i_6_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.843 r  microphone/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.843    microphone/sampler/count1_carry_n_0
    SLICE_X70Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.082 r  microphone/sampler/count1_carry__0/O[2]
                         net (fo=2, routed)           0.965     8.047    microphone/sampler/count1_carry__0_n_5
    SLICE_X71Y112        LUT4 (Prop_lut4_I1_O)        0.301     8.348 r  microphone/sampler/count0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.348    microphone/sampler/count0_carry_i_5_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.749 r  microphone/sampler/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.749    microphone/sampler/count0_carry_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  microphone/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.863    microphone/sampler/count0_carry__0_n_0
    SLICE_X71Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  microphone/sampler/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.977    microphone/sampler/count0_carry__1_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.270 r  microphone/sampler/count0_carry__2/CO[0]
                         net (fo=2, routed)           1.013    10.283    microphone/sampler/count0_carry__2_n_3
    SLICE_X72Y117        LUT2 (Prop_lut2_I0_O)        0.399    10.682 r  microphone/sampler/count[0]_i_1__1/O
                         net (fo=27, routed)          0.726    11.408    microphone/sampler/count[0]_i_1__1_n_0
    SLICE_X72Y113        FDRE                                         r  microphone/sampler/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.574    -1.447    microphone/sampler/clk108mhz
    SLICE_X72Y113        FDRE                                         r  microphone/sampler/count_reg[14]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            microphone/sampler/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.408ns  (logic 3.995ns (35.021%)  route 7.413ns (64.979%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  SW_IBUF[3]_inst/O
                         net (fo=28, routed)          4.709     6.186    microphone/sampler/SW_IBUF[3]
    SLICE_X70Y113        LUT4 (Prop_lut4_I1_O)        0.124     6.310 r  microphone/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.310    microphone/sampler/count1_carry_i_6_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.843 r  microphone/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.843    microphone/sampler/count1_carry_n_0
    SLICE_X70Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.082 r  microphone/sampler/count1_carry__0/O[2]
                         net (fo=2, routed)           0.965     8.047    microphone/sampler/count1_carry__0_n_5
    SLICE_X71Y112        LUT4 (Prop_lut4_I1_O)        0.301     8.348 r  microphone/sampler/count0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.348    microphone/sampler/count0_carry_i_5_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.749 r  microphone/sampler/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.749    microphone/sampler/count0_carry_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  microphone/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.863    microphone/sampler/count0_carry__0_n_0
    SLICE_X71Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  microphone/sampler/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.977    microphone/sampler/count0_carry__1_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.270 r  microphone/sampler/count0_carry__2/CO[0]
                         net (fo=2, routed)           1.013    10.283    microphone/sampler/count0_carry__2_n_3
    SLICE_X72Y117        LUT2 (Prop_lut2_I0_O)        0.399    10.682 r  microphone/sampler/count[0]_i_1__1/O
                         net (fo=27, routed)          0.726    11.408    microphone/sampler/count[0]_i_1__1_n_0
    SLICE_X72Y113        FDRE                                         r  microphone/sampler/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.574    -1.447    microphone/sampler/clk108mhz
    SLICE_X72Y113        FDRE                                         r  microphone/sampler/count_reg[15]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            microphone/sampler/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.359ns  (logic 3.995ns (35.172%)  route 7.364ns (64.828%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  SW_IBUF[3]_inst/O
                         net (fo=28, routed)          4.709     6.186    microphone/sampler/SW_IBUF[3]
    SLICE_X70Y113        LUT4 (Prop_lut4_I1_O)        0.124     6.310 r  microphone/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.310    microphone/sampler/count1_carry_i_6_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.843 r  microphone/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.843    microphone/sampler/count1_carry_n_0
    SLICE_X70Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.082 r  microphone/sampler/count1_carry__0/O[2]
                         net (fo=2, routed)           0.965     8.047    microphone/sampler/count1_carry__0_n_5
    SLICE_X71Y112        LUT4 (Prop_lut4_I1_O)        0.301     8.348 r  microphone/sampler/count0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.348    microphone/sampler/count0_carry_i_5_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.749 r  microphone/sampler/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.749    microphone/sampler/count0_carry_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  microphone/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.863    microphone/sampler/count0_carry__0_n_0
    SLICE_X71Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  microphone/sampler/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.977    microphone/sampler/count0_carry__1_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.270 r  microphone/sampler/count0_carry__2/CO[0]
                         net (fo=2, routed)           1.013    10.283    microphone/sampler/count0_carry__2_n_3
    SLICE_X72Y117        LUT2 (Prop_lut2_I0_O)        0.399    10.682 r  microphone/sampler/count[0]_i_1__1/O
                         net (fo=27, routed)          0.677    11.359    microphone/sampler/count[0]_i_1__1_n_0
    SLICE_X72Y114        FDRE                                         r  microphone/sampler/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.574    -1.447    microphone/sampler/clk108mhz
    SLICE_X72Y114        FDRE                                         r  microphone/sampler/count_reg[16]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            microphone/sampler/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.359ns  (logic 3.995ns (35.172%)  route 7.364ns (64.828%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  SW_IBUF[3]_inst/O
                         net (fo=28, routed)          4.709     6.186    microphone/sampler/SW_IBUF[3]
    SLICE_X70Y113        LUT4 (Prop_lut4_I1_O)        0.124     6.310 r  microphone/sampler/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.310    microphone/sampler/count1_carry_i_6_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.843 r  microphone/sampler/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.843    microphone/sampler/count1_carry_n_0
    SLICE_X70Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.082 r  microphone/sampler/count1_carry__0/O[2]
                         net (fo=2, routed)           0.965     8.047    microphone/sampler/count1_carry__0_n_5
    SLICE_X71Y112        LUT4 (Prop_lut4_I1_O)        0.301     8.348 r  microphone/sampler/count0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.348    microphone/sampler/count0_carry_i_5_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.749 r  microphone/sampler/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.749    microphone/sampler/count0_carry_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  microphone/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.863    microphone/sampler/count0_carry__0_n_0
    SLICE_X71Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  microphone/sampler/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.977    microphone/sampler/count0_carry__1_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.270 r  microphone/sampler/count0_carry__2/CO[0]
                         net (fo=2, routed)           1.013    10.283    microphone/sampler/count0_carry__2_n_3
    SLICE_X72Y117        LUT2 (Prop_lut2_I0_O)        0.399    10.682 r  microphone/sampler/count[0]_i_1__1/O
                         net (fo=27, routed)          0.677    11.359    microphone/sampler/count[0]_i_1__1_n_0
    SLICE_X72Y114        FDRE                                         r  microphone/sampler/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         1.574    -1.447    microphone/sampler/clk108mhz
    SLICE_X72Y114        FDRE                                         r  microphone/sampler/count_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M_DATA
                            (input port)
  Destination:            microphone/bits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.243ns (21.872%)  route 0.867ns (78.128%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  M_DATA (IN)
                         net (fo=0)                   0.000     0.000    M_DATA
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  M_DATA_IBUF_inst/O
                         net (fo=1, routed)           0.867     1.110    microphone/bits_reg[0]_0[0]
    SLICE_X75Y113        FDRE                                         r  microphone/bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.859    -0.814    microphone/clk108mhz
    SLICE_X75Y113        FDRE                                         r  microphone/bits_reg[0]/C

Slack:                    inf
  Source:                 ACL_MISO
                            (input port)
  Destination:            accelerometer/adxl/spi/miso_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.344ns  (logic 0.247ns (18.415%)  route 1.096ns (81.585%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  ACL_MISO (IN)
                         net (fo=0)                   0.000     0.000    ACL_MISO
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ACL_MISO_IBUF_inst/O
                         net (fo=1, routed)           1.096     1.344    accelerometer/adxl/spi/miso_register_reg[0]_0[0]
    SLICE_X57Y119        FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.819    -0.854    accelerometer/adxl/spi/clk108mhz
    SLICE_X57Y119        FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.686ns  (logic 0.320ns (18.958%)  route 1.366ns (81.042%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          1.366     1.641    spaceship/CPU_RESETN_IBUF
    SLICE_X64Y127        LUT4 (Prop_lut4_I1_O)        0.045     1.686 r  spaceship/pos_x[1]_i_1/O
                         net (fo=1, routed)           0.000     1.686    spaceship/pos_x[1]_i_1_n_0
    SLICE_X64Y127        FDRE                                         r  spaceship/pos_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.821    -0.852    spaceship/clk108mhz
    SLICE_X64Y127        FDRE                                         r  spaceship/pos_x_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.689ns  (logic 0.323ns (19.102%)  route 1.366ns (80.898%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          1.366     1.641    spaceship/CPU_RESETN_IBUF
    SLICE_X64Y127        LUT4 (Prop_lut4_I1_O)        0.048     1.689 r  spaceship/pos_x[7]_i_2/O
                         net (fo=1, routed)           0.000     1.689    spaceship/pos_x[7]_i_2_n_0
    SLICE_X64Y127        FDRE                                         r  spaceship/pos_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.821    -0.852    spaceship/clk108mhz
    SLICE_X64Y127        FDRE                                         r  spaceship/pos_x_reg[7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.786ns  (logic 0.320ns (17.891%)  route 1.467ns (82.109%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          1.467     1.741    spaceship/CPU_RESETN_IBUF
    SLICE_X64Y127        LUT4 (Prop_lut4_I1_O)        0.045     1.786 r  spaceship/pos_x[2]_i_1/O
                         net (fo=1, routed)           0.000     1.786    spaceship/pos_x[2]_i_1_n_0
    SLICE_X64Y127        FDRE                                         r  spaceship/pos_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.821    -0.852    spaceship/clk108mhz
    SLICE_X64Y127        FDRE                                         r  spaceship/pos_x_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.786ns  (logic 0.320ns (17.891%)  route 1.467ns (82.109%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          1.467     1.741    spaceship/CPU_RESETN_IBUF
    SLICE_X64Y127        LUT4 (Prop_lut4_I1_O)        0.045     1.786 r  spaceship/pos_x[4]_i_1/O
                         net (fo=1, routed)           0.000     1.786    spaceship/pos_x[4]_i_1_n_0
    SLICE_X64Y127        FDRE                                         r  spaceship/pos_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.821    -0.852    spaceship/clk108mhz
    SLICE_X64Y127        FDRE                                         r  spaceship/pos_x_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.815ns  (logic 0.320ns (17.611%)  route 1.495ns (82.389%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          1.495     1.770    spaceship/CPU_RESETN_IBUF
    SLICE_X64Y127        LUT5 (Prop_lut5_I1_O)        0.045     1.815 r  spaceship/pos_x[0]_i_1/O
                         net (fo=1, routed)           0.000     1.815    spaceship/pos_x[0]_i_1_n_0
    SLICE_X64Y127        FDRE                                         r  spaceship/pos_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.821    -0.852    spaceship/clk108mhz
    SLICE_X64Y127        FDRE                                         r  spaceship/pos_x_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            VGA/vsync/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.926ns  (logic 0.320ns (16.596%)  route 1.606ns (83.404%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          1.419     1.693    VGA/vsync/CPU_RESETN_IBUF
    SLICE_X71Y129        LUT6 (Prop_lut6_I5_O)        0.045     1.738 r  VGA/vsync/count[10]_i_1__0/O
                         net (fo=11, routed)          0.187     1.926    VGA/vsync/count[10]_i_1__0_n_0
    SLICE_X71Y128        FDRE                                         r  VGA/vsync/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.822    -0.851    VGA/vsync/clk108mhz
    SLICE_X71Y128        FDRE                                         r  VGA/vsync/count_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.928ns  (logic 0.320ns (16.576%)  route 1.608ns (83.424%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          1.492     1.767    spaceship/CPU_RESETN_IBUF
    SLICE_X64Y127        LUT2 (Prop_lut2_I1_O)        0.045     1.812 r  spaceship/pos_x[7]_i_1/O
                         net (fo=5, routed)           0.116     1.928    spaceship/pos_y
    SLICE_X64Y127        FDRE                                         r  spaceship/pos_x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.821    -0.852    spaceship/clk108mhz
    SLICE_X64Y127        FDRE                                         r  spaceship/pos_x_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.928ns  (logic 0.320ns (16.576%)  route 1.608ns (83.424%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=46, routed)          1.492     1.767    spaceship/CPU_RESETN_IBUF
    SLICE_X64Y127        LUT2 (Prop_lut2_I1_O)        0.045     1.812 r  spaceship/pos_x[7]_i_1/O
                         net (fo=5, routed)           0.116     1.928    spaceship/pos_y
    SLICE_X64Y127        FDRE                                         r  spaceship/pos_x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=600, routed)         0.821    -0.852    spaceship/clk108mhz
    SLICE_X64Y127        FDRE                                         r  spaceship/pos_x_reg[1]/C





