<h1 align="center">Hi there, I'm Vincenzo ğŸ‘‹</h1>
<p align="center">
  ğŸ§  Final Year Student at <strong>Imperial College London</strong><br>
  ğŸ“ Studying Electrical and Electronic Engineering<br>
  ğŸ’» Passionate about DSP, communications, and all things digital!
</p>

---

### ğŸš€ Languages & Tools

![Python](https://img.shields.io/badge/-Python-333333?style=flat&logo=python)
![C++](https://img.shields.io/badge/-C++-333333?style=flat&logo=cplusplus)
![VHDL](https://img.shields.io/badge/-VHDL-333333?style=flat)
![Verilog](https://img.shields.io/badge/-Verilog/SystemVerilog-333333?style=flat)
![MATLAB](https://img.shields.io/badge/-MATLAB-333333?style=flat&logo=mathworks)
![Swift](https://img.shields.io/badge/-Swift-333333?style=flat&logo=swift)
![Git](https://img.shields.io/badge/-Git-333333?style=flat&logo=git)
![Linux](https://img.shields.io/badge/-Linux-333333?style=flat&logo=linux)

---

### ğŸ› ï¸ FPGA & Digital Design

- Languages: **VHDL**, **Verilog/SystemVerilog**
- Tools: **Quartus**, **Vivado**, **MicroSemi Libero**
- Interests: Digital design, **hardware acceleration**, and **high-frequency trading (HFT)** systems

---

### ğŸ“¦ Key Libraries & Frameworks

- **PyTorch**
- **NumPy**
- **Matplotlib**
- **scikit-learn**
- **ONNX** for model deployment
- **PYNQ** for Pythonâ€“FPGA interfacing

---

### ğŸ”¬ Current Interests

- ğŸ“¡ 5G & Wireless Channel Estimation
- ğŸ”Š Digital Signal Processing & Filter Design
- ğŸ§  Neural Networks on FPGAs
- ğŸ® Mobile Game Dev (iOS + Android)
- âš¡ Real-time systems and ultra-low-latency design

---

### ğŸ“ˆ GitHub Stats

<p align="center">
  <img height="170" src="https://github-readme-stats.vercel.app/api?username=VincenzoNannetti&show_icons=true&theme=tokyonight" />
  <img height="170" src="https://github-readme-stats.vercel.app/api/top-langs/?username=VincenzoNannetti&layout=compact&theme=tokyonight" />
</p>

---


