# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab1.srcs/sources_1/imports/design/blinker_v2.vhd" \
"../../../../Lab1.srcs/sources_1/imports/design/blinker_v2_FFRE.vhd" \
"../../../../Lab1.srcs/sources_1/imports/design/blinker_v2_fsm.vhd" \
"../../../../Lab1.srcs/sources_1/imports/design/blinker_v2_pulsegen.vhd" \
"../../../../Lab1.srcs/sim_1/imports/tbenches/tb_blinker_v2.vhd" \

# Do not sort compile order
nosort
