# PIPELINED-PROCESSOR-DESIGN
Simulated  a 5-stage scalar pipelined processor based on RISC Architecture in C++
