FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"PULSE_IN_ANAL<7>";
2"GND\G";
3"SCOPE_OUT_ANAL<0>";
4"SCOPE_OUT_ANAL<1>";
5"CAEN_OUT_ANAL<1>";
6"CAEN_OUT_ANAL<0>";
7"CAEN_OUT_ANAL<7>";
8"CAEN_OUT_ANAL<6>";
9"SCOPE_OUT_ANAL<6>";
10"CAEN_OUT_ANAL<5>";
11"CAEN_OUT_ANAL<4>";
12"SCOPE_OUT_ANAL<5>";
13"CAEN_OUT_ANAL<2>";
14"SCOPE_OUT_ANAL<2>";
15"SCOPE_OUT_ANAL<3>";
16"CAEN_OUT_ANAL<3>";
17"SCOPE_OUT_ANAL<4>";
18"SCOPE_OUT_ANAL<7>";
19"PULSE_IN_ANAL<9>";
20"PULSE_IN_ANAL<8>";
21"PULSE_IN_ANAL<10>";
22"PULSE_IN_ANAL<11>";
23"PULSE_IN_ANAL<0>";
24"PULSE_IN_ANAL<1>";
25"PULSE_IN_ANAL<2>";
26"PULSE_IN_ANAL<5>";
27"UN$1$CAENBUFFER$I18$INANAL";
28"UN$1$CAENBUFFER$I5$INANAL";
29"UN$1$PRMA1C05B$I33$CTRLIN";
30"PULSE_IN_ANAL<6>";
31"PULSE_IN_ANAL<3>";
32"PULSE_IN_ANAL<4>";
33"VCC\G";
34"VCC\G";
35"UN$1$CAENBUFFER$I19$INANAL";
36"VCC\G";
37"UN$1$PRMA1C05B$I34$CTRLIN";
38"UN$1$PRMA1C05B$I39$CTRLIN";
39"UN$1$74F07$I41$Y2";
40"UN$1$74F07$I41$Y1";
41"UN$1$74F07$I41$Y0";
42"UN$1$PRMA1C05B$I40$CTRLIN";
43"UN$1$74F07$I41$Y3";
44"CAEN_BUFF_CNTRL<1>";
45"CAEN_BUFF_CNTRL<6>";
46"CAEN_BUFF_CNTRL<7>";
47"CAEN_BUFF_CNTRL<4>";
48"CAEN_BUFF_CNTRL<0>";
49"CAEN_BUFF_CNTRL<5>";
50"CAEN_BUFF_CNTRL<2>";
51"UN$1$CAENBUFFER$I20$INANAL";
52"VCC\G";
53"UN$1$74F07$I41$A0";
54"UN$1$74F07$I41$A1";
55"UN$1$74F07$I41$A2";
56"UN$1$74F07$I41$A3";
57"GND\G";
58"GND\G";
59"VCC\G";
60"UN$1$74F164$I47$Q1";
61"UN$1$74F164$I47$Q3";
62"GND\G";
63"VCC\G";
64"UN$1$74F164$I49$Q0";
65"UN$1$74F164$I49$Q1";
66"UN$1$74F164$I49$Q7";
67"UN$1$74F164$I49$Q6";
68"UN$1$74F164$I49$Q2";
69"UN$1$74F164$I47$Q0";
70"VCC\G";
71"UN$1$74F164$I47$Q2";
72"GND\G";
73"VCC\G";
74"VCC\G";
75"UN$1$74F164$I49$Q3";
76"UN$1$74F164$I49$Q4";
77"UN$1$74F164$I49$Q5";
78"VCC\G";
79"GND\G";
80"UN$1$74F164$I47$Q7";
81"CAEN_BUFF_CNTRL<3>";
82"DATA";
83"DATA_RDY";
84"CLK";
85"LE";
%"OUTPORT"
"1","(2550,4525)","0","standard","I1";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"3;
%"OUTPORT"
"1","(2550,2750)","0","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"11;
%"OUTPORT"
"1","(2550,2875)","0","standard","I11";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"17;
%"OUTPORT"
"1","(2550,2450)","0","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"12;
%"OUTPORT"
"1","(2550,2325)","0","standard","I13";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"10;
%"OUTPORT"
"1","(2550,1925)","0","standard","I14";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"8;
%"OUTPORT"
"1","(2550,2050)","0","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"9;
%"OUTPORT"
"1","(2550,1500)","0","standard","I16";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"7;
%"OUTPORT"
"1","(2550,1625)","0","standard","I17";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"18;
%"CAEN_BUFFER"
"1","(1200,4000)","0","tubii_tk2_lib","I18";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"OUT_ATT"
VHDL_MODE"OUT"5;
"OUT_CLIP"
VHDL_MODE"OUT"4;
"CNTRL"
VHDL_MODE"IN"44;
"IN_ANAL"
VHDL_MODE"IN"27;
"VREF5M"
VHDL_MODE"IN"0;
%"CAEN_BUFFER"
"1","(1200,3575)","0","tubii_tk2_lib","I19";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"OUT_ATT"
VHDL_MODE"OUT"13;
"OUT_CLIP"
VHDL_MODE"OUT"14;
"CNTRL"
VHDL_MODE"IN"50;
"IN_ANAL"
VHDL_MODE"IN"35;
"VREF5M"
VHDL_MODE"IN"0;
%"OUTPORT"
"1","(2550,4400)","0","standard","I2";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"6;
%"CAEN_BUFFER"
"1","(1200,3150)","0","tubii_tk2_lib","I20";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"OUT_ATT"
VHDL_MODE"OUT"16;
"OUT_CLIP"
VHDL_MODE"OUT"15;
"CNTRL"
VHDL_MODE"IN"81;
"IN_ANAL"
VHDL_MODE"IN"51;
"VREF5M"
VHDL_MODE"IN"0;
%"CAEN_BUFFER"
"1","(1200,2750)","0","tubii_tk2_lib","I21";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"OUT_ATT"
VHDL_MODE"OUT"11;
"OUT_CLIP"
VHDL_MODE"OUT"17;
"CNTRL"
VHDL_MODE"IN"47;
"IN_ANAL"
VHDL_MODE"IN"20;
"VREF5M"
VHDL_MODE"IN"0;
%"CAEN_BUFFER"
"1","(1200,2325)","0","tubii_tk2_lib","I22";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"OUT_ATT"
VHDL_MODE"OUT"10;
"OUT_CLIP"
VHDL_MODE"OUT"12;
"CNTRL"
VHDL_MODE"IN"49;
"IN_ANAL"
VHDL_MODE"IN"19;
"VREF5M"
VHDL_MODE"IN"0;
%"CAEN_BUFFER"
"1","(1200,1925)","0","tubii_tk2_lib","I23";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"OUT_ATT"
VHDL_MODE"OUT"8;
"OUT_CLIP"
VHDL_MODE"OUT"9;
"CNTRL"
VHDL_MODE"IN"45;
"IN_ANAL"
VHDL_MODE"IN"21;
"VREF5M"
VHDL_MODE"IN"0;
%"CAEN_BUFFER"
"1","(1200,1500)","0","tubii_tk2_lib","I24";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"OUT_ATT"
VHDL_MODE"OUT"7;
"OUT_CLIP"
VHDL_MODE"OUT"18;
"CNTRL"
VHDL_MODE"IN"46;
"IN_ANAL"
VHDL_MODE"IN"22;
"VREF5M"
VHDL_MODE"IN"0;
%"INPORT"
"1","(-2100,4475)","0","standard","I25";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"24;
%"INPORT"
"1","(-2100,4550)","0","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"23;
%"INPORT"
"1","(-2100,4400)","0","standard","I27";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"25;
%"INPORT"
"1","(-2100,4325)","0","standard","I28";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"31;
%"INPORT"
"1","(-2100,4250)","0","standard","I29";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"32;
%"OUTPORT"
"1","(2550,4000)","0","standard","I3";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"5;
%"INPORT"
"1","(-2100,4175)","0","standard","I30";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"26;
%"INPORT"
"1","(-2100,4100)","0","standard","I31";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"30;
%"INPORT"
"1","(-2100,4025)","0","standard","I32";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"1;
%"PRMA1C05B"
"1","(-750,3850)","2","misc","I33";
;
$LOCATION"U102"
CDS_LOCATION"U102"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-175,325,175,-200"
CDS_LIB"misc";
"IN_CPY"
$PN"8"0;
"CTRL_OUT"
$PN"6"33;
"CTRL_IN"
$PN"2"29;
"OUT2"
$PN"14"24;
"OUT1"
$PN"1"23;
"IN"
$PN"7"28;
%"PRMA1C05B"
"1","(-700,3175)","2","misc","I34";
;
$LOCATION"U105"
CDS_LOCATION"U105"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-175,325,175,-200"
CDS_LIB"misc";
"IN_CPY"
$PN"8"0;
"CTRL_OUT"
$PN"6"34;
"CTRL_IN"
$PN"2"37;
"OUT2"
$PN"14"31;
"OUT1"
$PN"1"25;
"IN"
$PN"7"27;
%"RSMD0805"
"1","(-1575,3550)","0","resistors","I35";
;
$LOCATION"R183"
CDS_LOCATION"R183"
$SEC"1"
CDS_SEC"1"
VALUE"100"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"
$PN"1"41;
"B<0>"
$PN"2"29;
%"RSMD0805"
"1","(-1575,3450)","0","resistors","I36";
;
$LOCATION"R185"
CDS_LOCATION"R185"
$SEC"1"
CDS_SEC"1"
VALUE"100"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"39;
"B<0>"
$PN"2"38;
%"RSMD0805"
"1","(-1575,3500)","0","resistors","I37";
;
$LOCATION"R184"
CDS_LOCATION"R184"
$SEC"1"
CDS_SEC"1"
VALUE"100"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"
$PN"1"40;
"B<0>"
$PN"2"37;
%"RSMD0805"
"1","(-1575,3400)","0","resistors","I38";
;
$LOCATION"R186"
CDS_LOCATION"R186"
$SEC"1"
CDS_SEC"1"
VALUE"100"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"43;
"B<0>"
$PN"2"42;
%"PRMA1C05B"
"1","(-725,2425)","2","misc","I39";
;
$LOCATION"U104"
CDS_LOCATION"U104"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-175,325,175,-200"
CDS_LIB"misc";
"IN_CPY"
$PN"8"0;
"CTRL_OUT"
$PN"6"36;
"CTRL_IN"
$PN"2"38;
"OUT2"
$PN"14"26;
"OUT1"
$PN"1"32;
"IN"
$PN"7"35;
%"OUTPORT"
"1","(2550,4125)","0","standard","I4";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"4;
%"PRMA1C05B"
"1","(-750,1725)","2","misc","I40";
;
$LOCATION"U103"
CDS_LOCATION"U103"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-175,325,175,-200"
CDS_LIB"misc";
"IN_CPY"
$PN"8"0;
"CTRL_OUT"
$PN"6"52;
"CTRL_IN"
$PN"2"42;
"OUT2"
$PN"14"1;
"OUT1"
$PN"1"30;
"IN"
$PN"7"51;
%"74F07"
"1","(-1925,3450)","0","ttl","I41";
;
$LOCATION"U101"
CDS_LOCATION"U101"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,150,125,-150"
CDS_LIB"ttl";
"Y0"
$PN"2"41;
"Y1"
$PN"4"40;
"Y2"
$PN"6"39;
"Y3"
$PN"8"43;
"Y4"
$PN"10"0;
"Y5"
$PN"12"0;
"A0"
$PN"1"53;
"A1"
$PN"3"54;
"A2"
$PN"5"55;
"A3"
$PN"9"56;
"A4"
$PN"11"0;
"A5"
$PN"13"0;
%"CSMD0805"
"1","(-2650,3750)","0","capacitors","I42";
;
$LOCATION"C139"
CDS_LOCATION"C139"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0805"
PART_NAME"CSMD0805"
VALUE"0.1UF"
TOL"5%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"58;
"A<0>"
$PN"1"59;
%"HCT374"
"1","(-2550,3275)","0","ttl","I43";
;
$LOCATION"U99"
CDS_LOCATION"U99"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,325,125,-225";
"CLK"
$PN"11"83;
"OE* \B"
$PN"1"57;
"Q7"
$PN"12"0;
"Q6"
$PN"13"0;
"Q5"
$PN"14"0;
"Q4"
$PN"15"0;
"Q3"
$PN"16"56;
"Q2"
$PN"17"55;
"Q1"
$PN"18"54;
"Q0"
$PN"19"53;
"D7"
$PN"9"0;
"D6"
$PN"8"0;
"D5"
$PN"7"0;
"D4"
$PN"6"0;
"D3"
$PN"5"61;
"D2"
$PN"4"71;
"D1"
$PN"3"60;
"D0"
$PN"2"69;
"GND"
$PN"10"58;
"VCC"
$PN"20"59;
%"CSMD0805"
"1","(-2525,2775)","0","capacitors","I44";
;
$LOCATION"C140"
CDS_LOCATION"C140"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0805"
VALUE"0.1UF"
VOLTAGE"50V"
PART_NAME"CSMD0805"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"5%";
"B<0>"
$PN"2"62;
"A<0>"
$PN"1"63;
%"HCT374"
"1","(-2450,2275)","0","ttl","I45";
;
$LOCATION"U100"
CDS_LOCATION"U100"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,325,125,-225";
"CLK"
$PN"11"83;
"OE* \B"
$PN"1"2;
"Q7"
$PN"12"46;
"Q6"
$PN"13"45;
"Q5"
$PN"14"49;
"Q4"
$PN"15"47;
"Q3"
$PN"16"81;
"Q2"
$PN"17"50;
"Q1"
$PN"18"44;
"Q0"
$PN"19"48;
"D7"
$PN"9"66;
"D6"
$PN"8"67;
"D5"
$PN"7"77;
"D4"
$PN"6"76;
"D3"
$PN"5"75;
"D2"
$PN"4"68;
"D1"
$PN"3"65;
"D0"
$PN"2"64;
"GND"
$PN"10"62;
"VCC"
$PN"20"63;
%"CSMD0805"
"1","(-3300,3725)","0","capacitors","I46";
;
$LOCATION"C137"
CDS_LOCATION"C137"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0805"
VALUE"0.1UF"
VOLTAGE"50V"
PART_NAME"CSMD0805"
TOL"5%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"
$PN"2"70;
"A<0>"
$PN"1"72;
%"74F164"
"2","(-3200,3250)","0","misc","I47";
;
$LOCATION"U98"
CDS_LOCATION"U98"
$SEC"1"
CDS_SEC"1"
PACK_TYPE"2"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-300"
CDS_LIB"misc";
"VCC"
$PN"14"70;
"GND"
$PN"7"72;
"Q7"
$PN"13"80;
"Q6"
$PN"12"0;
"Q5"
$PN"11"0;
"Q4"
$PN"10"0;
"Q3"
$PN"6"61;
"Q2"
$PN"5"71;
"Q1"
$PN"4"60;
"Q0"
$PN"3"69;
"CP"
$PN"8"84;
"DSB"
$PN"2"85;
"MR* \B"
$PN"9"73;
"DSA"
$PN"1"82;
%"CSMD0805"
"1","(-3225,2750)","0","capacitors","I48";
;
$LOCATION"C138"
CDS_LOCATION"C138"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0805"
PART_NAME"CSMD0805"
VALUE"0.1UF"
TOL"5%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"
$PN"2"74;
"A<0>"
$PN"1"79;
%"74F164"
"2","(-3225,2300)","0","misc","I49";
;
$LOCATION"U97"
CDS_LOCATION"U97"
$SEC"1"
CDS_SEC"1"
PACK_TYPE"2"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-300"
CDS_LIB"misc";
"VCC"
$PN"14"74;
"GND"
$PN"7"79;
"Q7"
$PN"13"66;
"Q6"
$PN"12"67;
"Q5"
$PN"11"77;
"Q4"
$PN"10"76;
"Q3"
$PN"6"75;
"Q2"
$PN"5"68;
"Q1"
$PN"4"65;
"Q0"
$PN"3"64;
"CP"
$PN"8"84;
"DSB"
$PN"2"85;
"MR* \B"
$PN"9"78;
"DSA"
$PN"1"80;
%"CAEN_BUFFER"
"1","(1200,4400)","0","tubii_tk2_lib","I5";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"OUT_ATT"
VHDL_MODE"OUT"6;
"OUT_CLIP"
VHDL_MODE"OUT"3;
"CNTRL"
VHDL_MODE"IN"48;
"IN_ANAL"
VHDL_MODE"IN"28;
"VREF5M"
VHDL_MODE"IN"0;
%"INPORT"
"1","(-1925,950)","0","standard","I50";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"20;
%"INPORT"
"1","(-1925,825)","0","standard","I51";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"19;
%"INPORT"
"1","(-1925,675)","0","standard","I52";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"21;
%"INPORT"
"1","(-1925,525)","0","standard","I53";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"22;
%"INPORT"
"1","(-3950,3250)","0","standard","I54";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"85;
%"INPORT"
"1","(-3950,3325)","0","standard","I55";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"82;
%"INPORT"
"1","(-3950,3175)","0","standard","I56";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"84;
%"INPORT"
"1","(-3925,2800)","0","standard","I57";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"83;
%"OUTPORT"
"1","(2550,3700)","0","standard","I6";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"14;
%"OUTPORT"
"1","(2550,3575)","0","standard","I7";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"13;
%"OUTPORT"
"1","(2550,3275)","0","standard","I8";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"15;
%"OUTPORT"
"1","(2550,3150)","0","standard","I9";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"16;
END.
