static char *perfmon_events_table =
"CPU,Cray X2\n"
"PRESET,PAPI_BRU_IDL,NOT_DERIVED,STALL_DU_BRANCH_PRED\n"
"PRESET,PAPI_BR_INS,NOT_DERIVED,INST_JB\n"
"PRESET,PAPI_BR_MSP,DERIVED_SUB,BRANCH_PRED,BRANCH_CORRECT\n"
"PRESET,PAPI_BR_PRC,NOT_DERIVED,BRANCH_CORRECT\n"
"PRESET,PAPI_BR_TKN,NOT_DERIVED,BRANCH_TAKEN\n"
"PRESET,PAPI_CA_INV,NOT_DERIVED,DCACHE_INVALIDATE\n"
"PRESET,PAPI_FP_INS,DERIVED_ADD,INST_S_FP,INST_V_FP\n"
"PRESET,PAPI_FP_OPS,DERIVED_ADD,INST_S_FP,VOPS_FP_ADD,VOPS_FP_DIV,VOPS_FP_MULT\n"
"PRESET,PAPI_HW_INT,NOT_DERIVED,EXCEPTIONS_TAKEN\n"
"PRESET,PAPI_INT_INS,DERIVED_ADD,INST_S_INT,INST_V_INT\n"
"PRESET,PAPI_L1_DCA,DERIVED_ADD,DCACHE_HIT,DCACHE_MISS\n"
"PRESET,PAPI_L1_DCH,NOT_DERIVED,DCACHE_HIT\n"
"PRESET,PAPI_L1_DCM,NOT_DERIVED,DCACHE_MISS\n"
"PRESET,PAPI_L1_ICA,DERIVED_ADD,ICACHE_HIT,ICACHE_MISS\n"
"PRESET,PAPI_L1_ICH,NOT_DERIVED,ICACHE_HIT\n"
"PRESET,PAPI_L1_ICM,NOT_DERIVED,ICACHE_MISS\n"
"PRESET,PAPI_L1_TCA,DERIVED_ADD,DCACHE_HIT,DCACHE_MISS,ICACHE_HIT,ICACHE_MISS\n"
"PRESET,PAPI_L1_TCH,DERIVED_ADD,DCACHE_HIT,ICACHE_HIT\n"
"PRESET,PAPI_L1_TCM,DERIVED_ADD,DCACHE_MISS,ICACHE_MISS\n"
"PRESET,PAPI_LD_INS,DERIVED_ADD,VOPS_LOADS,INST_LOAD\n"
"PRESET,PAPI_LST_INS,DERIVED_ADD,INST_MEM,VOPS_LOADS,VOPS_STORE\n"
"PRESET,PAPI_SR_INS,DERIVED_SUB,INST_MEM,INST_LOAD,VOPS_STORE\n"
"PRESET,PAPI_STL_CCY,NOT_DERIVED,STALL_GRAD\n"
"PRESET,PAPI_SYC_INS,NOT_DERIVED,INST_SYNCS\n"
"PRESET,PAPI_TLB_DM,DERIVED_ADD,STLB_MISS,VTLB_MISS\n"
"PRESET,PAPI_TLB_IM,NOT_DERIVED,ITLB_MISS\n"
"PRESET,PAPI_TLB_TL,NOT_DERIVED,TLB_MISS\n"
"PRESET,PAPI_TOT_CYC,NOT_DERIVED,CYCLES\n"
"PRESET,PAPI_TOT_IIS,NOT_DERIVED,INST_DISPATCH\n"
"PRESET,PAPI_TOT_INS,NOT_DERIVED,INST_GRAD\n"
"PRESET,PAPI_VEC_INS,NOT_DERIVED,INST_V\n"
"CPU,MIPS20KC\n"
"PRESET,PAPI_FP_INS,NOT_DERIVED,FP_INST\n"
"PRESET,PAPI_BR_INS,NOT_DERIVED,BRANCHES\n"
"PRESET,PAPI_BR_MSP,NOT_DERIVED,BR_MISPRED\n"
"PRESET,PAPI_TLB_TL,NOT_DERIVED,TLB_MISS_EXC\n"
"PRESET,PAPI_L1_ICA,NOT_DERIVED,INST_RQ\n"
"CPU,MIPS24K\n"
"CPU,MIPS25KF\n"
"PRESET,PAPI_FP_INS,NOT_DERIVED,INSN_FP_DATAPATH_COMPLETED\n"
"PRESET,PAPI_BR_INS,NOT_DERIVED,BRANCHES_COMPLETED\n"
"PRESET,PAPI_BR_MSP,NOT_DERIVED,BRANCHES_MISSPREDICTED\n"
"PRESET,PAPI_L1_ICA,NOT_DERIVED,INSNS_FETCHED_FROM_ICACHE\n"
"PRESET,PAPI_L1_ICM,NOT_DERIVED,ICACHE_MISSES\n"
"PRESET,PAPI_L1_DCA,NOT_DERIVED,CACHEABLE_DCACHE_REQUEST\n"
"PRESET,PAPI_L1_DCM,NOT_DERIVED,DCACHE_MISSES\n"
"PRESET,PAPI_L2_TCM,NOT_DERIVED,L2_MISSES\n"
"PRESET,PAPI_L2_TCA,NOT_DERIVED,CACHEABLE_L2_REQS\n"
"PRESET,PAPI_SR_INS,NOT_DERIVED,STORE_INSNS_ISSUED\n"
"PRESET,PAPI_LD_INS,NOT_DERIVED,LOAD_INSNS_ISSUED\n"
"PRESET,PAPI_LST_INS,NOT_DERIVED,LOAD_STORE_ISSUED\n"
"CPU,MIPS34K\n"
"CPU,MIPS5KC\n"
"PRESET,PAPI_L1_ICA,NOT_DERIVED,FETCHED_INST\n"
"PRESET,PAPI_LD_INS,NOT_DERIVED,LOAD_PREF_SYNC_CACHE_OPS\n"
"PRESET,PAPI_SR_INS,NOT_DERIVED,STORES_COND_ST\n"
"PRESET,PAPI_CSR_FAL,NOT_DERIVED,COND_STORE_FAIL\n"
"PRESET,PAPI_FP_INS,NOT_DERIVED,FP_INST\n"
"PRESET,PAPI_BR_INS,NOT_DERIVED,BRANCHES\n"
"PRESET,PAPI_TLB_IM,NOT_DERIVED,ITLB_MISS\n"
"PRESET,PAPI_TLB_TL,NOT_DERIVED,TLM_MISS_EXC\n"
"PRESET,PAPI_TLB_DM,NOT_DERIVED,DTLB_MISS\n"
"PRESET,PAPI_BR_MSP,NOT_DERIVED,BR_MISPRED\n"
"PRESET,PAPI_L1_ICM,NOT_DERIVED,IC_MISS\n"
"PRESET,PAPI_L1_DCM,NOT_DERIVED,DC_MISS\n"
"PRESET,PAPI_MEM_SCY,NOT_DERIVED,INST_STALL_M\n"
"PRESET,PAPI_FUL_ICY,NOT_DERIVED,DUAL_ISSUE_INST\n"
"CPU,MIPS74K\n"
"CPU,MIPSR10000\n"
"CPU,MIPSR12000\n"
"CPU,MIPSRM7000\n"
"CPU,MIPSRM9000\n"
"CPU,MIPSSB1\n"
"CPU,MIPSVR5432\n"
"CPU,MIPSVR5500\n"
"CPU,MIPSICE9A\n"
"PRESET,PAPI_L1_ICA,NOT_DERIVED,CPU_INSFETCH\n"
"PRESET,PAPI_LD_INS,NOT_DERIVED,CPU_LOAD\n"
"PRESET,PAPI_SR_INS,NOT_DERIVED,CPU_STORE\n"
"PRESET,PAPI_CSR_FAL,NOT_DERIVED,CPU_SCFAIL\n"
"PRESET,PAPI_CSR_TOT,NOT_DERIVED,CPU_SC\n"
"PRESET,PAPI_FP_INS,NOT_DERIVED,CPU_FLOAT\n"
"PRESET,PAPI_BR_INS,NOT_DERIVED,CPU_BRANCH\n"
"PRESET,PAPI_TLB_IM,NOT_DERIVED,CPU_ITLBMISS\n"
"PRESET,PAPI_TLB_TL,NOT_DERIVED,CPU_TLBTRAP\n"
"PRESET,PAPI_TLB_DM,NOT_DERIVED,CPU_DTLBMISS\n"
"PRESET,PAPI_BR_MSP,NOT_DERIVED,CPU_MISPRED\n"
"PRESET,PAPI_L1_ICM,NOT_DERIVED,CPU_ICMISS\n"
"PRESET,PAPI_L1_DCM,NOT_DERIVED,CPU_DCMISS\n"
"PRESET,PAPI_MEM_SCY,NOT_DERIVED,CPU_MSTALL\n"
"PRESET,PAPI_FUL_ICY,NOT_DERIVED,CPU_INSDUAL\n"
"CPU,MIPSICE9B\n"
"PRESET,PAPI_L1_ICA,NOT_DERIVED,CPU_INSFETCH\n"
"PRESET,PAPI_LD_INS,NOT_DERIVED,CPU_LOAD\n"
"PRESET,PAPI_SR_INS,NOT_DERIVED,CPU_STORE\n"
"PRESET,PAPI_CSR_FAL,NOT_DERIVED,CPU_SCFAIL\n"
"PRESET,PAPI_CSR_TOT,NOT_DERIVED,CPU_SC\n"
"PRESET,PAPI_FP_INS,NOT_DERIVED,CPU_FPARITH\n"
"PRESET,PAPI_BR_INS,NOT_DERIVED,CPU_BRANCH\n"
"PRESET,PAPI_TLB_IM,NOT_DERIVED,CPU_ITLBMISS\n"
"PRESET,PAPI_TLB_TL,NOT_DERIVED,CPU_TLBTRAP\n"
"PRESET,PAPI_TLB_DM,NOT_DERIVED,CPU_DTLBMISS\n"
"PRESET,PAPI_BR_MSP,NOT_DERIVED,CPU_MISPRED\n"
"PRESET,PAPI_L1_ICM,NOT_DERIVED,CPU_ICMISS\n"
"PRESET,PAPI_L1_DCM,NOT_DERIVED,CPU_DCMISS\n"
"PRESET,PAPI_MEM_SCY,NOT_DERIVED,CPU_MSTALL\n"
"PRESET,PAPI_FUL_ICY,NOT_DERIVED,CPU_INSDUAL\n"
"PRESET,PAPI_L2_TCM,NOT_DERIVED,CPU_L2MISSALL\n"
"PRESET,PAPI_L2_TCA,NOT_DERIVED,CPU_L2REQ\n"
"CPU,AMD64\n"
"CPU,AMD64 (unknown model)\n"
"CPU,AMD64 (K7)\n"
"CPU,AMD64 (K8 RevB)\n"
"CPU,AMD64 (K8 RevC)\n"
"CPU,AMD64 (K8 RevD)\n"
"CPU,AMD64 (K8 RevE)\n"
"CPU,AMD64 (K8 RevF)\n"
"CPU,AMD64 (K8 RevG)\n"
"PRESET,PAPI_L1_ICH,DERIVED_SUB,INSTRUCTION_CACHE_FETCHES,INSTRUCTION_CACHE_REFILLS_FROM_SYSTEM,INSTRUCTION_CACHE_REFILLS_FROM_L2\n"
"PRESET,PAPI_L1_ICM,NOT_DERIVED,INSTRUCTION_CACHE_MISSES\n"
"PRESET,PAPI_L1_ICA,NOT_DERIVED,INSTRUCTION_CACHE_FETCHES\n"
"PRESET,PAPI_L1_ICR,NOT_DERIVED,INSTRUCTION_CACHE_FETCHES\n"
"PRESET,PAPI_L1_DCM,NOT_DERIVED,DATA_CACHE_MISSES\n"
"PRESET,PAPI_L1_DCA,NOT_DERIVED,DATA_CACHE_ACCESSES\n"
"PRESET,PAPI_L1_DCH,DERIVED_SUB,DATA_CACHE_ACCESSES,DATA_CACHE_MISSES\n"
"PRESET,PAPI_L1_TCA,DERIVED_ADD,DATA_CACHE_ACCESSES,INSTRUCTION_CACHE_FETCHES\n"
"PRESET,PAPI_L1_TCM,DERIVED_ADD,INSTRUCTION_CACHE_MISSES,DATA_CACHE_MISSES\n"
"PRESET,PAPI_L1_TCH,DERIVED_POSTFIX,N0|N1|+|N2|-|N3|-|,DATA_CACHE_ACCESSES,INSTRUCTION_CACHE_FETCHES,DATA_CACHE_MISSES,INSTRUCTION_CACHE_MISSES\n"
"PRESET,PAPI_L2_ICA,NOT_DERIVED,REQUESTS_TO_L2:INSTRUCTIONS\n"
"PRESET,PAPI_L2_ICM,NOT_DERIVED,L2_CACHE_MISS:INSTRUCTIONS\n"
"PRESET,PAPI_L2_ICH,NOT_DERIVED,INSTRUCTION_CACHE_REFILLS_FROM_L2\n"
"PRESET,PAPI_L2_DCA,NOT_DERIVED,REQUESTS_TO_L2:DATA\n"
"PRESET,PAPI_L2_DCM,NOT_DERIVED,L2_CACHE_MISS:DATA\n"
"PRESET,PAPI_L2_DCH,DERIVED_SUB,REQUESTS_TO_L2:DATA,L2_CACHE_MISS:DATA\n"
"PRESET,PAPI_L2_TCA,NOT_DERIVED,REQUESTS_TO_L2:ALL\n"
"PRESET,PAPI_L2_TCM,NOT_DERIVED,L2_CACHE_MISS:INSTRUCTIONS:DATA\n"
"PRESET,PAPI_L2_TCH,DERIVED_SUB,REQUESTS_TO_L2:INSTRUCTIONS:DATA,L2_CACHE_MISS:ALL\n"
"PRESET,PAPI_TLB_DM,NOT_DERIVED,L1_DTLB_AND_L2_DTLB_MISS\n"
"PRESET,PAPI_TLB_IM,NOT_DERIVED,L1_ITLB_MISS_AND_L2_ITLB_MISS\n"
"PRESET,PAPI_TLB_TL,DERIVED_ADD,L1_DTLB_AND_L2_DTLB_MISS,L1_ITLB_MISS_AND_L2_ITLB_MISS\n"
"PRESET,PAPI_BR_INS,NOT_DERIVED,RETIRED_BRANCH_INSTRUCTIONS\n"
"PRESET,PAPI_BR_TKN,NOT_DERIVED,RETIRED_TAKEN_BRANCH_INSTRUCTIONS\n"
"PRESET,PAPI_BR_MSP,NOT_DERIVED,RETIRED_MISPREDICTED_BRANCH_INSTRUCTIONS\n"
"PRESET,PAPI_STL_ICY,NOT_DERIVED,DECODER_EMPTY\n"
"PRESET,PAPI_RES_STL,NOT_DERIVED,DISPATCH_STALLS\n"
"PRESET,PAPI_HW_INT,NOT_DERIVED,INTERRUPTS_TAKEN\n"
"PRESET,PAPI_FPU_IDL,NOT_DERIVED,CYCLES_NO_FPU_OPS_RETIRED\n"
"PRESET,PAPI_FML_INS,NOT_DERIVED,DISPATCHED_FPU:OPS_MULTIPLY\n"
"PRESET,PAPI_FAD_INS,NOT_DERIVED,DISPATCHED_FPU:OPS_ADD\n"
"PRESET,PAPI_VEC_INS,NOT_DERIVED,RETIRED_MMX_AND_FP_INSTRUCTIONS:PACKED_SSE_AND_SSE2\n"
"PRESET,PAPI_FP_INS,NOT_DERIVED,RETIRED_MMX_AND_FP_INSTRUCTIONS:X87:SCALAR_SSE_AND_SSE2:PACKED_SSE_AND_SSE2\n"
"PRESET,PAPI_FP_OPS,NOT_DERIVED,DISPATCHED_FPU:OPS_MULTIPLY:OPS_ADD,NOTE,'Counts speculative adds and multiplies. Variable and higher than theoretical.'\n"
"CPU,AMD64 FPU RETIRED\n"
"PRESET,PAPI_FP_OPS,NOT_DERIVED,RETIRED_MMX_AND_FP_INSTRUCTIONS:X87:SCALAR_SSE_AND_SSE2:PACKED_SSE_AND_SSE2,NOTE,'Counts all retired floating point operations, including data movement. Precise, and proportional to work done, but much higher than theoretical.'\n"
"CPU,AMD64 FPU SPECULATIVE\n"
"PRESET,PAPI_FP_OPS,NOT_DERIVED,DISPATCHED_FPU:OPS_MULTIPLY:OPS_ADD,NOTE,'Counts speculative adds and multiplies. Variable and higher than theoretical.'\n"
"CPU,AMD64 FPU SSE_SP\n"
"PRESET,PAPI_FP_OPS,DERIVED_SUB,RETIRED_MMX_AND_FP_INSTRUCTIONS:X87:SCALAR_SSE_AND_SSE2:PACKED_SSE_AND_SSE2,DISPATCHED_FPU:OPS_STORE,NOTE,'Counts retired ops corrected for data motion. Optimized for single precision; lower than theoretical.'\n"
"CPU,AMD64 FPU SSE_DP\n"
"PRESET,PAPI_FP_OPS,DERIVED_SUB,RETIRED_MMX_AND_FP_INSTRUCTIONS:X87:SCALAR_SSE_AND_SSE2:PACKED_SSE_AND_SSE2,DISPATCHED_FPU:OPS_STORE_PIPE_LOAD_OPS,NOTE,'Counts retired ops corrected for data motion. Optimized for double precision; lower than theoretical.'\n"
"CPU,AMD64 (Barcelona)\n"
"CPU,AMD64 (Barcelona RevB)\n"
"CPU,AMD64 (Barcelona RevC)\n"
"CPU,AMD64 (Family 10h RevB Barcelona)\n"
"CPU,AMD64 (Family 10h RevC Shanghai)\n"
"CPU,AMD64 (Family 10h RevD Istanbul)\n"
"PRESET,PAPI_L1_ICH,DERIVED_SUB,INSTRUCTION_CACHE_FETCHES,INSTRUCTION_CACHE_REFILLS_FROM_SYSTEM,INSTRUCTION_CACHE_REFILLS_FROM_L2\n"
"PRESET,PAPI_L1_ICM,NOT_DERIVED,INSTRUCTION_CACHE_MISSES\n"
"PRESET,PAPI_L1_ICA,NOT_DERIVED,INSTRUCTION_CACHE_FETCHES\n"
"PRESET,PAPI_L1_ICR,NOT_DERIVED,INSTRUCTION_CACHE_FETCHES\n"
"PRESET,PAPI_L1_DCM,NOT_DERIVED,DATA_CACHE_MISSES\n"
"PRESET,PAPI_L1_DCA,NOT_DERIVED,DATA_CACHE_ACCESSES\n"
"PRESET,PAPI_L1_DCH,DERIVED_SUB,DATA_CACHE_ACCESSES,DATA_CACHE_MISSES\n"
"PRESET,PAPI_L1_TCA,DERIVED_ADD,DATA_CACHE_ACCESSES,INSTRUCTION_CACHE_FETCHES\n"
"PRESET,PAPI_L1_TCM,DERIVED_ADD,INSTRUCTION_CACHE_MISSES,DATA_CACHE_MISSES\n"
"PRESET,PAPI_L1_TCH,DERIVED_POSTFIX,N0|N1|+|N2|-|N3|-|,DATA_CACHE_ACCESSES,INSTRUCTION_CACHE_FETCHES,DATA_CACHE_MISSES,INSTRUCTION_CACHE_MISSES\n"
"PRESET,PAPI_L2_ICA,NOT_DERIVED,REQUESTS_TO_L2:INSTRUCTIONS\n"
"PRESET,PAPI_L2_ICM,NOT_DERIVED,L2_CACHE_MISS:INSTRUCTIONS\n"
"PRESET,PAPI_L2_ICH,NOT_DERIVED,INSTRUCTION_CACHE_REFILLS_FROM_L2\n"
"PRESET,PAPI_L2_DCA,NOT_DERIVED,REQUESTS_TO_L2:DATA\n"
"PRESET,PAPI_L2_DCM,NOT_DERIVED,L2_CACHE_MISS:DATA\n"
"PRESET,PAPI_L2_DCH,DERIVED_SUB,REQUESTS_TO_L2:DATA,L2_CACHE_MISS:DATA\n"
"PRESET,PAPI_L2_TCA,NOT_DERIVED,REQUESTS_TO_L2:ALL\n"
"PRESET,PAPI_L2_TCM,NOT_DERIVED,L2_CACHE_MISS:INSTRUCTIONS:DATA\n"
"PRESET,PAPI_L2_TCH,DERIVED_SUB,REQUESTS_TO_L2:INSTRUCTIONS:DATA,L2_CACHE_MISS:ALL\n"
"PRESET,PAPI_TLB_DM,NOT_DERIVED,L1_DTLB_AND_L2_DTLB_MISS:ALL\n"
"PRESET,PAPI_TLB_IM,NOT_DERIVED,L1_ITLB_MISS_AND_L2_ITLB_MISS:ALL\n"
"PRESET,PAPI_TLB_TL,DERIVED_ADD,L1_DTLB_AND_L2_DTLB_MISS:ALL,L1_ITLB_MISS_AND_L2_ITLB_MISS:ALL\n"
"PRESET,PAPI_BR_INS,NOT_DERIVED,RETIRED_BRANCH_INSTRUCTIONS\n"
"PRESET,PAPI_BR_TKN,NOT_DERIVED,RETIRED_TAKEN_BRANCH_INSTRUCTIONS\n"
"PRESET,PAPI_BR_MSP,NOT_DERIVED,RETIRED_MISPREDICTED_BRANCH_INSTRUCTIONS\n"
"PRESET,PAPI_STL_ICY,NOT_DERIVED,DECODER_EMPTY\n"
"PRESET,PAPI_RES_STL,NOT_DERIVED,DISPATCH_STALLS\n"
"PRESET,PAPI_HW_INT,NOT_DERIVED,INTERRUPTS_TAKEN\n"
"PRESET,PAPI_FPU_IDL,NOT_DERIVED,CYCLES_NO_FPU_OPS_RETIRED\n"
"PRESET,PAPI_FML_INS,NOT_DERIVED,DISPATCHED_FPU:OPS_MULTIPLY\n"
"PRESET,PAPI_FAD_INS,NOT_DERIVED,DISPATCHED_FPU:OPS_ADD\n"
"PRESET,PAPI_VEC_INS,NOT_DERIVED,RETIRED_MMX_AND_FP_INSTRUCTIONS:PACKED_SSE_AND_SSE2\n"
"PRESET,PAPI_FP_INS,NOT_DERIVED,RETIRED_SSE_OPERATIONS:SINGLE_ADD_SUB_OPS:SINGLE_MUL_OPS:DOUBLE_ADD_SUB_OPS:DOUBLE_MUL_OPS:OP_TYPE\n"
"PRESET,PAPI_FP_OPS,NOT_DERIVED,RETIRED_SSE_OPERATIONS:SINGLE_ADD_SUB_OPS:SINGLE_MUL_OPS:DOUBLE_ADD_SUB_OPS:DOUBLE_MUL_OPS:OP_TYPE\n"
"PRESET,PAPI_FML_INS,NOT_DERIVED,RETIRED_SSE_OPERATIONS:SINGLE_MUL_OPS:DOUBLE_MUL_OPS:OP_TYPE\n"
"PRESET,PAPI_FAD_INS,NOT_DERIVED,RETIRED_SSE_OPERATIONS:SINGLE_ADD_SUB_OPS:DOUBLE_ADD_SUB_OPS:OP_TYPE,NOTE,'Also includes subtract instructions'\n"
"PRESET,PAPI_FDV_INS,NOT_DERIVED,RETIRED_SSE_OPERATIONS:SINGLE_DIV_OPS:DOUBLE_DIV_OPS:OP_TYPE,NOTE,'Counts both divide and square root instructions'\n"
"PRESET,PAPI_FSQ_INS,NOT_DERIVED,RETIRED_SSE_OPERATIONS:SINGLE_DIV_OPS:DOUBLE_DIV_OPS:OP_TYPE,NOTE,'Counts both divide and square root instructions'\n"
"CPU,Intel architectural PMU\n"
"PRESET,PAPI_BR_INS,NOT_DERIVED,BRANCH_INSTRUCTIONS_RETIRED\n"
"PRESET,PAPI_BR_MSP,NOT_DERIVED,RETIRED_MISPREDICTED_BRANCH_INSTRUCTIONS\n"
"CPU,Intel Atom\n"
"PRESET,PAPI_L1_ICM,NOT_DERIVED,ICACHE:MISSES\n"
"PRESET,PAPI_L1_ICA,NOT_DERIVED,ICACHE:ACCESSES\n"
"PRESET,PAPI_L1_ICH,DERIVED_SUB,ICACHE:ACCESSES,ICACHE:MISSES\n"
"PRESET,PAPI_L1_DCA,DERIVED_ADD,L1D_CACHE:LD,L1D_CACHE:ST\n"
"PRESET,PAPI_L1_TCM,NOT_DERIVED,L2_RQSTS:SELF:MESI\n"
"PRESET,PAPI_L1_LDM,NOT_DERIVED,L2_LD:SELF:ANY:MESI\n"
"PRESET,PAPI_L1_STM,NOT_DERIVED,L2_ST:SELF:MESI\n"
"PRESET,PAPI_L2_DCM,DERIVED_SUB,L2_LINES_IN:SELF:ANY,BUS_TRANS_IFETCH:SELF\n"
"PRESET,PAPI_L2_ICM,NOT_DERIVED,BUS_TRANS_IFETCH:SELF\n"
"PRESET,PAPI_L2_TCM,NOT_DERIVED,L2_LINES_IN:SELF:ANY\n"
"PRESET,PAPI_L2_LDM,DERIVED_SUB,L2_LINES_IN:SELF:ANY,L2_M_LINES_IN:SELF\n"
"PRESET,PAPI_L2_STM,NOT_DERIVED,L2_M_LINES_IN:SELF\n"
"PRESET,PAPI_L2_DCA,DERIVED_ADD,L2_LD:SELF:ANY:MESI,L2_ST:SELF:MESI\n"
"PRESET,PAPI_L2_DCR,NOT_DERIVED,L2_LD:SELF:ANY:MESI\n"
"PRESET,PAPI_L2_DCW,NOT_DERIVED,L2_ST:SELF:MESI\n"
"PRESET,PAPI_L2_ICH,DERIVED_SUB,L2_IFETCH:SELF:MESI,BUS_TRANS_IFETCH:SELF\n"
"PRESET,PAPI_L2_ICA,NOT_DERIVED,L2_IFETCH:SELF:MESI\n"
"PRESET,PAPI_L2_TCH,DERIVED_SUB,L2_RQSTS:SELF:ANY:MESI,L2_LINES_IN:SELF:ANY\n"
"PRESET,PAPI_L2_TCA,NOT_DERIVED,L2_RQSTS:SELF:ANY:MESI\n"
"PRESET,PAPI_L2_TCR,DERIVED_ADD,L2_LD:SELF:ANY:MESI,L2_IFETCH:SELF:MESI\n"
"PRESET,PAPI_L2_TCW,NOT_DERIVED,L2_ST:SELF:MESI\n"
"PRESET,PAPI_CA_SNP,NOT_DERIVED,EXT_SNOOP:SELF:MESI\n"
"PRESET,PAPI_CA_SHR,NOT_DERIVED,L2_RQSTS:SELF:ANY:S_STATE\n"
"PRESET,PAPI_CA_CLN,NOT_DERIVED,BUS_TRANS_RFO:SELF\n"
"PRESET,PAPI_CA_ITV,NOT_DERIVED,BUS_TRANS_INVAL:SELF\n"
"PRESET,PAPI_TLB_IM,NOT_DERIVED,ITLB:MISSES\n"
"PRESET,PAPI_TLB_DM,NOT_DERIVED,DATA_TLB_MISSES:DTLB_MISS\n"
"PRESET,PAPI_BR_TKN,NOT_DERIVED,BR_INST_RETIRED:TAKEN\n"
"PRESET,PAPI_BR_NTK,NOT_DERIVED,BR_INST_RETIRED:PRED_NOT_TAKEN:MISPRED_NOT_TAKEN\n"
"PRESET,PAPI_BR_INS,NOT_DERIVED,BRANCH_INSTRUCTIONS_RETIRED\n"
"PRESET,PAPI_BR_MSP,NOT_DERIVED,MISPREDICTED_BRANCH_RETIRED\n"
"PRESET,PAPI_TOT_IIS,NOT_DERIVED,MACRO_INSTS:ALL_DECODED\n"
"PRESET,PAPI_HW_INT,NOT_DERIVED,HW_INT_RCV\n"
"PRESET,PAPI_FP_INS,NOT_DERIVED,X87_COMP_OPS_EXE:ANY_AR\n"
"PRESET,PAPI_FP_OPS,NOT_DERIVED,X87_COMP_OPS_EXE:ANY_AR\n"
"PRESET,PAPI_FML_INS,NOT_DERIVED,MUL:AR\n"
"PRESET,PAPI_FDV_INS,NOT_DERIVED,DIV:AR\n"
"PRESET,PAPI_VEC_INS,NOT_DERIVED,SIMD_INST_RETIRED:VECTOR\n"
"CPU,Intel Core i7\n"
"CPU,Intel Nehalem\n"
"PRESET,PAPI_L1_ICM,NOT_DERIVED,L1I:MISSES\n"
"PRESET,PAPI_L1_ICA,NOT_DERIVED,L1I:READS\n"
"PRESET,PAPI_L1_ICH,NOT_DERIVED,L1I:HITS\n"
"PRESET,PAPI_L1_DCA,NOT_DERIVED,L1D_ALL_REF:ANY\n"
"PRESET,PAPI_L2_DCM,DERIVED_SUB,L2_RQSTS:MISS, L2_RQSTS:IFETCH_MISS\n"
"PRESET,PAPI_L2_ICM,NOT_DERIVED,L2_RQSTS:IFETCH_MISS\n"
"PRESET,PAPI_L2_TCM,NOT_DERIVED,L2_RQSTS:MISS\n"
"PRESET,PAPI_L2_DCA,NOT_DERIVED,L2_DATA_RQSTS:ANY\n"
"PRESET,PAPI_L2_DCR,DERIVED_SUB,L2_RQSTS:LOADS, L2_RQSTS:IFETCHES\n"
"PRESET,PAPI_L2_ICH,NOT_DERIVED,L2_RQSTS:IFETCH_HIT\n"
"PRESET,PAPI_L2_ICA,NOT_DERIVED,L2_RQSTS:IFETCHES\n"
"PRESET,PAPI_L2_TCH,DERIVED_SUB,L2_RQSTS:REFERENCES, L2_RQSTS:MISS\n"
"PRESET,PAPI_L2_TCA,NOT_DERIVED,L2_RQSTS:REFERENCES\n"
"PRESET,PAPI_L2_TCR,NOT_DERIVED,L2_RQSTS:LOADS\n"
"PRESET,PAPI_TLB_IM,NOT_DERIVED,ITLB_MISSES:ANY\n"
"PRESET,PAPI_TLB_DM,NOT_DERIVED,DTLB_MISSES:ANY\n"
"PRESET,PAPI_TLB_TL,DERIVED_ADD,ITLB_MISSES:ANY, DTLB_MISSES:ANY\n"
"PRESET,PAPI_BR_TKN,NOT_DERIVED,BR_INST_EXEC:TAKEN\n"
"PRESET,PAPI_BR_NTK,DERIVED_SUB,BR_INST_EXEC:ANY, BR_INST_EXEC:TAKEN\n"
"PRESET,PAPI_BR_INS,NOT_DERIVED,BR_INST_EXEC:ANY\n"
"PRESET,PAPI_BR_MSP,NOT_DERIVED,BR_MISP_EXEC:ANY\n"
"PRESET,PAPI_BR_CN,NOT_DERIVED,BR_INST_EXEC:COND\n"
"PRESET,PAPI_BR_UCN,NOT_DERIVED,BR_INST_EXEC:DIRECT\n"
"PRESET,PAPI_BR_PRC,DERIVED_SUB,BR_INST_EXEC:COND, BR_MISP_EXEC:COND\n"
"PRESET,PAPI_TOT_IIS,NOT_DERIVED,MACRO_INSTS:DECODED\n"
"PRESET,PAPI_RES_STL,NOT_DERIVED,RESOURCE_STALLS:ANY\n"
"PRESET,PAPI_FP_INS,NOT_DERIVED,FP_COMP_OPS_EXE:SSE_FP\n"
"PRESET,PAPI_FP_OPS,NOT_DERIVED,FP_COMP_OPS_EXE:SSE_SINGLE_PRECISION:SSE_DOUBLE_PRECISION\n"
"PRESET,PAPI_SP_OPS,DERIVED_POSTFIX,N0|N1|3|*|+|,FP_COMP_OPS_EXE:SSE_SINGLE_PRECISION,FP_COMP_OPS_EXE:SSE_FP_PACKED\n"
"PRESET,PAPI_DP_OPS,DERIVED_ADD,FP_COMP_OPS_EXE:SSE_DOUBLE_PRECISION,FP_COMP_OPS_EXE:SSE_FP_PACKED\n"
"PRESET,PAPI_VEC_SP,NOT_DERIVED,FP_COMP_OPS_EXE:SSE_FP_PACKED\n"
"PRESET,PAPI_VEC_DP,NOT_DERIVED,FP_COMP_OPS_EXE:SSE_FP_PACKED\n"
"CPU,Intel Core2\n"
"CPU,Intel Core,34\n"
"CPU,Intel Core,36\n"
"PRESET,PAPI_L1_ICM,NOT_DERIVED,L1I_MISSES\n"
"PRESET,PAPI_L1_ICA,NOT_DERIVED,L1I_READS\n"
"PRESET,PAPI_L1_ICH,DERIVED_SUB,L1I_READS,L1I_MISSES\n"
"PRESET,PAPI_L1_DCM,NOT_DERIVED,L1D_REPL\n"
"PRESET,PAPI_L1_DCA,NOT_DERIVED,L1D_ALL_REF\n"
"PRESET,PAPI_L1_DCH,DERIVED_SUB,L1D_ALL_REF,L1D_REPL\n"
"PRESET,PAPI_L1_TCM,NOT_DERIVED,L2_RQSTS:SELF:MESI\n"
"PRESET,PAPI_L1_LDM,NOT_DERIVED,L2_LD:SELF:ANY:MESI\n"
"PRESET,PAPI_L1_STM,NOT_DERIVED,L2_ST:SELF:MESI\n"
"PRESET,PAPI_L1_TCA,DERIVED_ADD,L1D_ALL_REF,L1I_READS\n"
"PRESET,PAPI_L2_DCM,DERIVED_SUB,L2_LINES_IN:SELF:ANY,BUS_TRANS_IFETCH:SELF\n"
"PRESET,PAPI_L2_ICM,NOT_DERIVED,BUS_TRANS_IFETCH:SELF\n"
"PRESET,PAPI_L2_TCM,NOT_DERIVED,L2_LINES_IN:SELF:ANY\n"
"PRESET,PAPI_L2_LDM,DERIVED_SUB,L2_LINES_IN:SELF:ANY,L2_M_LINES_IN:SELF\n"
"PRESET,PAPI_L2_STM,NOT_DERIVED,L2_M_LINES_IN:SELF\n"
"PRESET,PAPI_L2_DCA,DERIVED_ADD,L2_LD:SELF:ANY:MESI,L2_ST:SELF:MESI\n"
"PRESET,PAPI_L2_DCR,NOT_DERIVED,L2_LD:SELF:ANY:MESI\n"
"PRESET,PAPI_L2_DCW,NOT_DERIVED,L2_ST:SELF:MESI\n"
"PRESET,PAPI_L2_ICH,DERIVED_SUB,L2_IFETCH:SELF:MESI,BUS_TRANS_IFETCH:SELF\n"
"PRESET,PAPI_L2_ICA,NOT_DERIVED,L2_IFETCH:SELF:MESI\n"
"PRESET,PAPI_L2_TCH,DERIVED_SUB,L2_RQSTS:SELF:ANY:MESI,L2_LINES_IN:SELF:ANY\n"
"PRESET,PAPI_L2_TCA,NOT_DERIVED,L2_RQSTS:SELF:ANY:MESI\n"
"PRESET,PAPI_L2_TCR,DERIVED_ADD,L2_LD:SELF:ANY:MESI,L2_IFETCH:SELF:MESI\n"
"PRESET,PAPI_L2_TCW,NOT_DERIVED,L2_ST:SELF:MESI\n"
"PRESET,PAPI_CA_SHR,NOT_DERIVED,L2_RQSTS:SELF:ANY:S_STATE\n"
"PRESET,PAPI_CA_CLN,NOT_DERIVED,BUS_TRANS_RFO:SELF\n"
"PRESET,PAPI_CA_ITV,NOT_DERIVED,BUS_TRANS_INVAL:SELF\n"
"PRESET,PAPI_TLB_IM,NOT_DERIVED,ITLB:MISSES\n"
"PRESET,PAPI_TLB_DM,NOT_DERIVED,DTLB_MISSES:ANY\n"
"PRESET,PAPI_BR_TKN,NOT_DERIVED,BR_INST_RETIRED:TAKEN\n"
"PRESET,PAPI_BR_NTK,NOT_DERIVED,BR_INST_RETIRED:PRED_NOT_TAKEN:MISPRED_NOT_TAKEN\n"
"PRESET,PAPI_BR_INS,NOT_DERIVED,BR_INST_EXEC\n"
"PRESET,PAPI_BR_MSP,NOT_DERIVED,BR_MISSP_EXEC\n"
"PRESET,PAPI_BR_CN,NOT_DERIVED,BR_CND_EXEC\n"
"PRESET,PAPI_BR_PRC,DERIVED_SUB,BR_CND_EXEC,BR_CND_MISSP_EXEC\n"
"PRESET,PAPI_TOT_IIS,NOT_DERIVED,MACRO_INSTS:DECODED\n"
"PRESET,PAPI_HW_INT,NOT_DERIVED,HW_INT_RCV\n"
"PRESET,PAPI_RES_STL,NOT_DERIVED,RESOURCE_STALLS:ANY\n"
"PRESET,PAPI_FP_INS,NOT_DERIVED,FP_COMP_OPS_EXE\n"
"PRESET,PAPI_FP_OPS,NOT_DERIVED,FP_COMP_OPS_EXE\n"
"PRESET,PAPI_SP_OPS,DERIVED_POSTFIX,N0|N1|3|*|+|,FP_COMP_OPS_EXE,SIMD_COMP_INST_RETIRED:PACKED_SINGLE\n"
"PRESET,PAPI_DP_OPS,DERIVED_ADD,FP_COMP_OPS_EXE,SIMD_COMP_INST_RETIRED:PACKED_DOUBLE\n"
"PRESET,PAPI_VEC_SP,NOT_DERIVED,SIMD_COMP_INST_RETIRED:PACKED_SINGLE\n"
"PRESET,PAPI_VEC_DP,NOT_DERIVED,SIMD_COMP_INST_RETIRED:PACKED_DOUBLE\n"
"PRESET,PAPI_FML_INS,NOT_DERIVED,MUL\n"
"PRESET,PAPI_FDV_INS,NOT_DERIVED,DIV\n"
"PRESET,PAPI_VEC_INS,NOT_DERIVED,SIMD_INST_RETIRED:VECTOR\n"
"CPU,Intel Core\n"
"CPU,Intel Core Duo/Solo\n"
"PRESET,PAPI_BR_INS,NOT_DERIVED,BRANCH_INSTRUCTIONS_RETIRED\n"
"PRESET,PAPI_BR_MSP,NOT_DERIVED,MISPREDICTED_BRANCH_RETIRED\n"
"PRESET,PAPI_L2_TCM,NOT_DERIVED,LAST_LEVEL_CACHE_MISSES\n"
"PRESET,PAPI_L2_TCA,NOT_DERIVED,LAST_LEVEL_CACHE_REFERENCES\n"
"PRESET,PAPI_FP_INS,NOT_DERIVED,FP_COMPS_OP_EXE\n"
"PRESET,PAPI_FP_OPS,NOT_DERIVED,FP_COMPS_OP_EXE\n"
"PRESET,PAPI_L1_DCM,NOT_DERIVED, DCACHE_REPL\n"
"PRESET,PAPI_L1_ICM,NOT_DERIVED, L2_IFETCH:SELF:MESI\n"
"PRESET,PAPI_L2_DCM,DERIVED_SUB, L2_LINES_IN:SELF:ANY, BUS_TRANS_IFETCH:SELF\n"
"PRESET,PAPI_L2_ICM,NOT_DERIVED, BUS_TRANS_IFETCH:SELF\n"
"PRESET,PAPI_L1_TCM,NOT_DERIVED, L2_RQSTS:SELF:MESI\n"
"PRESET,PAPI_CA_SHR,NOT_DERIVED, L2_RQSTS:SELF:ANY:S_STATE\n"
"PRESET,PAPI_CA_CLN,NOT_DERIVED, BUS_TRANS_RFO:SELF\n"
"PRESET,PAPI_CA_ITV,NOT_DERIVED, BUS_TRANS_INVAL:SELF\n"
"PRESET,PAPI_TLB_IM,NOT_DERIVED, ITLB_MISSES\n"
"PRESET,PAPI_TLB_DM,NOT_DERIVED, DTLB_MISS\n"
"PRESET,PAPI_L1_LDM,NOT_DERIVED, L2_LD:SELF:MESI\n"
"PRESET,PAPI_L1_STM,NOT_DERIVED, L2_ST:SELF:MESI\n"
"PRESET,PAPI_L2_LDM,DERIVED_SUB, L2_LINES_IN:SELF:ANY, L2_M_LINES_IN:SELF\n"
"PRESET,PAPI_L2_STM,NOT_DERIVED, L2_M_LINES_IN:SELF\n"
"PRESET,PAPI_BTAC_M,NOT_DERIVED, PREF_RQSTS_DN\n"
"PRESET,PAPI_HW_INT,NOT_DERIVED, HW_INT_RX\n"
"PRESET,PAPI_BR_CN,NOT_DERIVED, BR_CND_EXEC\n"
"PRESET,PAPI_BR_TKN,NOT_DERIVED, BR_TAKEN_RET\n"
"PRESET,PAPI_BR_NTK,DERIVED_SUB, BR_INSTR_RET,BR_TAKEN_RET\n"
"PRESET,PAPI_BR_MSP,NOT_DERIVED, BR_MISSP_EXEC\n"
"PRESET,PAPI_BR_PRC,DERIVED_SUB, BR_INSTR_RET,BR_MISPRED_RET\n"
"PRESET,PAPI_TOT_IIS,NOT_DERIVED, INSTR_DECODED\n"
"PRESET,PAPI_RES_STL,NOT_DERIVED, RESOURCE_STALL\n"
"PRESET,PAPI_L1_DCH,DERIVED_SUB, DATA_MEM_REF, DCACHE_REPL\n"
"PRESET,PAPI_L1_DCA,NOT_DERIVED, DATA_MEM_REF\n"
"PRESET,PAPI_L2_DCA,DERIVED_ADD, L2_LD:SELF:MESI, L2_ST:SELF:MESI\n"
"PRESET,PAPI_L2_DCR,NOT_DERIVED, L2_LD:SELF:MESI\n"
"PRESET,PAPI_L2_DCW,NOT_DERIVED, L2_ST:SELF:MESI\n"
"PRESET,PAPI_L1_ICH,DERIVED_SUB, BUS_TRANS_IFETCH:SELF, L2_IFETCH:SELF:MESI\n"
"PRESET,PAPI_L2_ICH,DERIVED_SUB, L2_IFETCH:SELF:MESI, BUS_TRANS_IFETCH:SELF\n"
"PRESET,PAPI_L1_ICA,NOT_DERIVED, BUS_TRANS_IFETCH:SELF\n"
"PRESET,PAPI_L2_ICA,NOT_DERIVED, L2_IFETCH:SELF:MESI\n"
"PRESET,PAPI_L1_ICR,NOT_DERIVED, BUS_TRANS_IFETCH:SELF\n"
"PRESET,PAPI_L2_ICR,NOT_DERIVED, L2_IFETCH:SELF:MESI\n"
"PRESET,PAPI_L2_TCH,DERIVED_SUB, L2_RQSTS:SELF:ANY:MESI, L2_LINES_IN:SELF:ANY\n"
"PRESET,PAPI_L1_TCA,DERIVED_ADD, DATA_MEM_REF, BUS_TRANS_IFETCH:SELF\n"
"PRESET,PAPI_L2_TCA,NOT_DERIVED, L2_RQSTS:SELF:ANY:MESI\n"
"PRESET,PAPI_L2_TCR,DERIVED_ADD, L2_LD:SELF:MESI, L2_IFETCH:SELF:MESI\n"
"PRESET,PAPI_L2_TCW,NOT_DERIVED, L2_ST:SELF:MESI\n"
"PRESET,PAPI_FML_INS,NOT_DERIVED, MUL\n"
"PRESET,PAPI_FDV_INS,NOT_DERIVED, DIV\n"
"CPU,Intel PentiumIII\n"
"PRESET,PAPI_L2_DCM,DERIVED_SUB,L2_LINES_IN,BUS_TRAN_IFETCH:SELF\n"
"PRESET,PAPI_L2_TCM,NOT_DERIVED,L2_LINES_IN\n"
"PRESET,PAPI_L2_LDM,DERIVED_SUB,L2_LINES_IN,L2_M_LINES_INM\n"
"PRESET,PAPI_L2_TCH,DERIVED_SUB,L2_RQSTS:M:E:S:I,L2_LINES_IN\n"
"CPU,Intel Pentium M\n"
"PRESET,PAPI_L2_DCM,DERIVED_SUB,L2_LINES_IN:ONLY_HW_PREFETCH:NON_HW_PREFETCH,BUS_TRAN_IFETCH:SELF\n"
"PRESET,PAPI_L2_TCM,NOT_DERIVED,L2_LINES_IN:ONLY_HW_PREFETCH:NON_HW_PREFETCH\n"
"PRESET,PAPI_L2_LDM,DERIVED_SUB,L2_LINES_IN:ONLY_HW_PREFETCH:NON_HW_PREFETCH,L2_M_LINES_INM\n"
"PRESET,PAPI_L2_TCH,DERIVED_SUB,L2_RQSTS:M:E:S:I,L2_LINES_IN:ONLY_HW_PREFETCH:NON_HW_PREFETCH\n"
"PRESET,PAPI_L1_DCM,NOT_DERIVED,DCU_LINES_IN\n"
"PRESET,PAPI_L1_ICM,NOT_DERIVED,L2_IFETCH:M:E:S:I\n"
"PRESET,PAPI_L1_TCM,NOT_DERIVED,L2_RQSTS:M:E:S:I\n"
"PRESET,PAPI_L1_LDM,NOT_DERIVED,L2_LD:M:E:S:I\n"
"PRESET,PAPI_L1_STM,NOT_DERIVED,L2_ST:M:E:S:I\n"
"PRESET,PAPI_L1_DCH,DERIVED_SUB,DATA_MEM_REFS,DCU_LINES_IN\n"
"PRESET,PAPI_L1_DCA,NOT_DERIVED,DATA_MEM_REFS\n"
"PRESET,PAPI_L1_ICH,DERIVED_SUB,IFU_IFETCH,L2_IFETCH:M:E:S:I\n"
"PRESET,PAPI_L1_ICA,NOT_DERIVED,IFU_IFETCH\n"
"PRESET,PAPI_L1_ICR,NOT_DERIVED,IFU_IFETCH\n"
"PRESET,PAPI_L1_TCA,DERIVED_ADD,DATA_MEM_REFS,IFU_IFETCH\n"
"PRESET,PAPI_L2_ICM,NOT_DERIVED,BUS_TRAN_IFETCH:SELF\n"
"PRESET,PAPI_L2_STM,NOT_DERIVED,L2_M_LINES_INM\n"
"PRESET,PAPI_L2_DCA,DERIVED_ADD,L2_LD:M:E:S:I,L2_ST:M:E:S:I\n"
"PRESET,PAPI_L2_DCR,NOT_DERIVED,L2_LD:M:E:S:I\n"
"PRESET,PAPI_L2_DCW,NOT_DERIVED,L2_ST:M:E:S:I\n"
"PRESET,PAPI_L2_ICH,DERIVED_SUB,L2_IFETCH:M:E:S:I,BUS_TRAN_IFETCH:SELF\n"
"PRESET,PAPI_L2_ICA,NOT_DERIVED,L2_IFETCH:M:E:S:I\n"
"PRESET,PAPI_L2_ICR,NOT_DERIVED,L2_IFETCH:M:E:S:I\n"
"PRESET,PAPI_L2_TCA,NOT_DERIVED,L2_RQSTS:M:E:S:I\n"
"PRESET,PAPI_L2_TCR,DERIVED_ADD,L2_LD:M:E:S:I,L2_IFETCH:M:E:S:I\n"
"PRESET,PAPI_L2_TCW,NOT_DERIVED,L2_ST:M:E:S:I\n"
"PRESET,PAPI_CA_SHR,NOT_DERIVED,L2_RQSTS:S\n"
"PRESET,PAPI_CA_CLN,NOT_DERIVED,BUS_TRANS_RFO:SELF\n"
"PRESET,PAPI_CA_ITV,NOT_DERIVED,BUS_TRAN_INVAL:SELF\n"
"PRESET,PAPI_TLB_IM,NOT_DERIVED,ITLB_MISS\n"
"PRESET,PAPI_HW_INT,NOT_DERIVED,HW_INT_RX\n"
"PRESET,PAPI_TOT_IIS,NOT_DERIVED,INST_DECODED\n"
"PRESET,PAPI_RES_STL,NOT_DERIVED,RESOURCE_STALLS\n"
"PRESET,PAPI_BTAC_M,NOT_DERIVED,BTB_MISSES\n"
"PRESET,PAPI_BR_CN,NOT_DERIVED,BR_INST_RETIRED\n"
"PRESET,PAPI_BR_TKN,NOT_DERIVED,BR_TAKEN_RETIRED\n"
"PRESET,PAPI_BR_NTK,DERIVED_SUB,BR_INST_RETIRED,BR_TAKEN_RETIRED\n"
"PRESET,PAPI_BR_MSP,NOT_DERIVED,BR_MISS_PRED_RETIRED\n"
"PRESET,PAPI_BR_PRC,DERIVED_SUB,BR_INST_RETIRED,BR_MISS_PRED_RETIRED\n"
"PRESET,PAPI_BR_INS,NOT_DERIVED,BR_INST_RETIRED\n"
"PRESET,PAPI_FP_INS,NOT_DERIVED,FLOPS\n"
"PRESET,PAPI_FP_OPS,NOT_DERIVED,FLOPS\n"
"PRESET,PAPI_FML_INS,NOT_DERIVED,MUL\n"
"PRESET,PAPI_FDV_INS,NOT_DERIVED,DIV\n"
"CPU,Intel P6\n"
"PRESET,PAPI_L1_DCM,NOT_DERIVED,DCU_LINES_IN\n"
"PRESET,PAPI_L1_ICM,NOT_DERIVED,L2_IFETCH:M:E:S:I\n"
"PRESET,PAPI_L1_TCM,NOT_DERIVED,L2_RQSTS:M:E:S:I\n"
"PRESET,PAPI_L1_LDM,NOT_DERIVED,L2_LD:M:E:S:I\n"
"PRESET,PAPI_L1_STM,NOT_DERIVED,L2_ST:M:E:S:I\n"
"PRESET,PAPI_L1_DCH,DERIVED_SUB,DATA_MEM_REFS,DCU_LINES_IN\n"
"PRESET,PAPI_L1_DCA,NOT_DERIVED,DATA_MEM_REFS\n"
"PRESET,PAPI_L1_ICH,DERIVED_SUB,IFU_IFETCH,L2_IFETCH:M:E:S:I\n"
"PRESET,PAPI_L1_ICA,NOT_DERIVED,IFU_IFETCH\n"
"PRESET,PAPI_L1_ICR,NOT_DERIVED,IFU_IFETCH\n"
"PRESET,PAPI_L1_TCA,DERIVED_ADD,DATA_MEM_REFS,IFU_IFETCH\n"
"PRESET,PAPI_L2_ICM,NOT_DERIVED,BUS_TRAN_IFETCH:SELF\n"
"PRESET,PAPI_L2_STM,NOT_DERIVED,L2_M_LINES_INM\n"
"PRESET,PAPI_L2_DCA,DERIVED_ADD,L2_LD:M:E:S:I,L2_ST:M:E:S:I\n"
"PRESET,PAPI_L2_DCR,NOT_DERIVED,L2_LD:M:E:S:I\n"
"PRESET,PAPI_L2_DCW,NOT_DERIVED,L2_ST:M:E:S:I\n"
"PRESET,PAPI_L2_ICH,DERIVED_SUB,L2_IFETCH:M:E:S:I,BUS_TRAN_IFETCH:SELF\n"
"PRESET,PAPI_L2_ICA,NOT_DERIVED,L2_IFETCH:M:E:S:I\n"
"PRESET,PAPI_L2_ICR,NOT_DERIVED,L2_IFETCH:M:E:S:I\n"
"PRESET,PAPI_L2_TCA,NOT_DERIVED,L2_RQSTS:M:E:S:I\n"
"PRESET,PAPI_L2_TCR,DERIVED_ADD,L2_LD:M:E:S:I,L2_IFETCH:M:E:S:I\n"
"PRESET,PAPI_L2_TCW,NOT_DERIVED,L2_ST:M:E:S:I\n"
"PRESET,PAPI_CA_SHR,NOT_DERIVED,L2_RQSTS:S\n"
"PRESET,PAPI_CA_CLN,NOT_DERIVED,BUS_TRANS_RFO:SELF\n"
"PRESET,PAPI_CA_ITV,NOT_DERIVED,BUS_TRAN_INVAL:SELF\n"
"PRESET,PAPI_TLB_IM,NOT_DERIVED,ITLB_MISS\n"
"PRESET,PAPI_HW_INT,NOT_DERIVED,HW_INT_RX\n"
"PRESET,PAPI_TOT_IIS,NOT_DERIVED,INST_DECODED\n"
"PRESET,PAPI_RES_STL,NOT_DERIVED,RESOURCE_STALLS\n"
"PRESET,PAPI_BTAC_M,NOT_DERIVED,BTB_MISSES\n"
"PRESET,PAPI_BR_CN,NOT_DERIVED,BR_INST_RETIRED\n"
"PRESET,PAPI_BR_TKN,NOT_DERIVED,BR_TAKEN_RETIRED\n"
"PRESET,PAPI_BR_NTK,DERIVED_SUB,BR_INST_RETIRED,BR_TAKEN_RETIRED\n"
"PRESET,PAPI_BR_MSP,NOT_DERIVED,BR_MISS_PRED_RETIRED\n"
"PRESET,PAPI_BR_PRC,DERIVED_SUB,BR_INST_RETIRED,BR_MISS_PRED_RETIRED\n"
"PRESET,PAPI_BR_INS,NOT_DERIVED,BR_INST_RETIRED\n"
"PRESET,PAPI_FP_INS,NOT_DERIVED,FLOPS\n"
"PRESET,PAPI_FP_OPS,NOT_DERIVED,FLOPS\n"
"PRESET,PAPI_FML_INS,NOT_DERIVED,MUL\n"
"PRESET,PAPI_FDV_INS,NOT_DERIVED,DIV\n"
"CPU,Intel Pentium4\n"
"CPU,Pentium4/Xeon/EM64T\n"
"PRESET,PAPI_RES_STL, NOT_DERIVED, resource_stall:SBFULL\n"
"PRESET,PAPI_BR_INS, NOT_DERIVED, branch_retired:MMNP:MMNM:MMTP:MMTM\n"
"PRESET,PAPI_BR_TKN, NOT_DERIVED, branch_retired:MMTP:MMTM\n"
"PRESET,PAPI_BR_NTK, NOT_DERIVED, branch_retired:MMNP:MMNM\n"
"PRESET,PAPI_BR_MSP, NOT_DERIVED, branch_retired:MMNM:MMTM\n"
"PRESET,PAPI_BR_PRC, NOT_DERIVED, branch_retired:MMNP:MMTP\n"
"PRESET,PAPI_TLB_DM, NOT_DERIVED, page_walk_type:DTMISS\n"
"PRESET,PAPI_TLB_IM, NOT_DERIVED, page_walk_type:ITMISS\n"
"PRESET,PAPI_TLB_TL, NOT_DERIVED, page_walk_type:DTMISS:ITMISS\n"
"PRESET,PAPI_LD_INS, DERIVED_CMPD, front_end_event:NBOGUS, uops_type:TAGLOADS\n"
"PRESET,PAPI_SR_INS, DERIVED_CMPD, front_end_event:NBOGUS, uops_type:TAGSTORES\n"
"PRESET,PAPI_LST_INS, DERIVED_CMPD, front_end_event:NBOGUS, uops_type:TAGLOADS:TAGSTORES\n"
"PRESET,PAPI_FP_INS, DERIVED_CMPD, execution_event:NBOGUS0, x87_FP_uop:ALL:TAG0,NOTE,'PAPI_FP_INS counts only retired x87 uops tagged with 0. If you add other native events tagged with 0, their counts will be included in PAPI_FP_INS'\n"
"PRESET,PAPI_TOT_IIS, NOT_DERIVED, instr_retired:NBOGUSNTAG:NBOGUSTAG:BOGUSNTAG:BOGUSTAG, NOTE, 'Only on model 2 and above'\n"
"PRESET,PAPI_L1_ICM, NOT_DERIVED, BPU_fetch_request:TCMISS\n"
"PRESET,PAPI_L1_ICA, NOT_DERIVED, uop_queue_writes:FROM_TC_BUILD:FROM_TC_DELIVER\n"
"PRESET,PAPI_L1_LDM, NOT_DERIVED, replay_event:NBOGUS:L1_LD_MISS\n"
"PRESET,PAPI_L2_LDM, NOT_DERIVED, replay_event:NBOGUS:L2_LD_MISS\n"
"PRESET,PAPI_L2_TCH, NOT_DERIVED, BSQ_cache_reference:RD_2ndL_HITS:RD_2ndL_HITE:RD_2ndL_HITM\n"
"PRESET,PAPI_L2_TCM, NOT_DERIVED, BSQ_cache_reference:RD_2ndL_MISS\n"
"PRESET,PAPI_L2_TCA, NOT_DERIVED, BSQ_cache_reference:RD_2ndL_MISS:RD_2ndL_HITS:RD_2ndL_HITE:RD_2ndL_HITM\n"
"CPU,Intel Pentium4 L3\n"
"PRESET,PAPI_L3_TCH, NOT_DERIVED, BSQ_cache_reference:RD_3rdL_HITS:RD_3rdL_HITE:RD_3rdL_HITM\n"
"PRESET,PAPI_L3_TCM, NOT_DERIVED, BSQ_cache_reference:RD_3rdL_MISS\n"
"PRESET,PAPI_L3_TCA, NOT_DERIVED, BSQ_cache_reference:RD_3rdL_MISS:RD_3rdL_HITS:RD_3rdL_HITE:RD_3rdL_HITM\n"
"CPU,Intel Pentium4 FPU X87\n"
"PRESET,PAPI_FP_OPS, DERIVED_CMPD, execution_event:NBOGUS1, x87_FP_uop:ALL:TAG1,NOTE,'PAPI_FP_OPS counts retired x87 uops tagged with 1.'\n"
"CPU,Intel Pentium4 FPU SSE_SP\n"
"PRESET,PAPI_FP_OPS, DERIVED_CMPD, execution_event:NBOGUS1, scalar_SP_uop:ALL:TAG1,NOTE,'PAPI_FP_OPS counts retired scalar_SP SSE uops tagged with 1.'\n"
"CPU,Intel Pentium4 FPU SSE_DP\n"
"PRESET,PAPI_FP_OPS, DERIVED_CMPD, execution_event:NBOGUS1, scalar_DP_uop:ALL:TAG1,NOTE,'PAPI_FP_OPS counts retired scalar_DP SSE uops tagged with 1.'\n"
"CPU,Intel Pentium4 FPU X87 SSE_SP\n"
"PRESET,PAPI_FP_OPS, DERIVED_CMPD, execution_event:NBOGUS1, scalar_SP_uop:ALL:TAG1, x87_FP_uop:ALL:TAG1,NOTE,'PAPI_FP_OPS counts retired x87 and scalar_SP SSE uops tagged with 1.'\n"
"CPU,Intel Pentium4 FPU X87 SSE_DP\n"
"PRESET,PAPI_FP_OPS, DERIVED_CMPD, execution_event:NBOGUS1, scalar_DP_uop:ALL:TAG1, x87_FP_uop:ALL:TAG1,NOTE,'PAPI_FP_OPS counts retired x87 and scalar_DP SSE uops tagged with 1.'\n"
"CPU,Intel Pentium4 FPU SSE_SP SSE_DP\n"
"PRESET,PAPI_FP_OPS, DERIVED_CMPD, execution_event:NBOGUS1, scalar_SP_uop:ALL:TAG1, scalar_DP_uop:ALL:TAG1,NOTE,'PAPI_FP_OPS counts retired scalar_SP and scalar_DP SSE uops tagged with 1.'\n"
"CPU,Intel Pentium4 VEC MMX\n"
"PRESET,PAPI_VEC_INS, DERIVED_CMPD, execution_event:NBOGUS2, 64bit_MMX_uop:ALL:TAG2, 128bit_MMX_uop:ALL:TAG2,NOTE,'PAPI_VEC_INS counts retired 64bit and 128bit MMX uops tagged with 2.'\n"
"CPU,Intel Pentium4 VEC SSE\n"
"PRESET,PAPI_VEC_INS, DERIVED_CMPD, execution_event:NBOGUS2, packed_SP_uop:ALL:TAG2, packed_DP_uop:ALL:TAG2,NOTE,'PAPI_VEC_INS counts retired packed single and double precision SSE uops tagged with 2.\n"
"CPU,IA-64\n"
"CPU,dual-core Itanium 2\n"
"PRESET,PAPI_FP_OPS,NOT_DERIVED,FP_OPS_RETIRED\n"
"PRESET,PAPI_STL_ICY,NOT_DERIVED,DISP_STALLED\n"
"PRESET,PAPI_STL_CCY,NOT_DERIVED,BACK_END_BUBBLE_ALL\n"
"PRESET,PAPI_TOT_IIS,NOT_DERIVED,INST_DISPERSED\n"
"PRESET,PAPI_RES_STL,NOT_DERIVED,BE_EXE_BUBBLE_ALL\n"
"PRESET,PAPI_FP_STAL,NOT_DERIVED,BE_EXE_BUBBLE_FRALL\n"
"PRESET,PAPI_L1_ICM,NOT_DERIVED,L2I_READS_ALL_DMND\n"
"PRESET,PAPI_L1_DCM,NOT_DERIVED,L1D_READ_MISSES_ALL\n"
"PRESET,PAPI_L2_TCM,NOT_DERIVED,L2I_READS_MISS_ALL\n"
"PRESET,PAPI_L2_ICM,NOT_DERIVED,L2I_READS_MISS_ALL\n"
"PRESET,PAPI_L3_TCM,NOT_DERIVED,L3_MISSES\n"
"PRESET,PAPI_L3_ICM,NOT_DERIVED,L3_READS_INST_FETCH_MISS:M:E:S:I\n"
"PRESET,PAPI_L3_LDM,NOT_DERIVED,L3_READS_ALL_MISS:M:E:S:I\n"
"PRESET,PAPI_L3_STM,NOT_DERIVED,L3_WRITES_DATA_WRITE_MISS:M:E:S:I\n"
"PRESET,PAPI_L1_LDM,NOT_DERIVED,L1D_READ_MISSES_ALL\n"
"PRESET,PAPI_L2_LDM,NOT_DERIVED,L3_READS_ALL_ALL:M:E:S:I\n"
"PRESET,PAPI_L2_STM,NOT_DERIVED,L3_WRITES_ALL_ALL:M:E:S:I\n"
"PRESET,PAPI_L1_DCA,NOT_DERIVED,L1D_READS_SET1\n"
"PRESET,PAPI_L2_DCA,NOT_DERIVED,L2D_REFERENCES_ALL\n"
"PRESET,PAPI_L3_DCA,NOT_DERIVED,L3_REFERENCES\n"
"PRESET,PAPI_L1_DCR,NOT_DERIVED,L1D_READS_SET1\n"
"PRESET,PAPI_L2_DCR,NOT_DERIVED,L2D_REFERENCES_READS\n"
"PRESET,PAPI_L3_DCR,NOT_DERIVED,L3_READS_DATA_READ_ALL:M:E:S:I\n"
"PRESET,PAPI_L2_DCW,NOT_DERIVED,L2D_REFERENCES_WRITES\n"
"PRESET,PAPI_L3_DCW,NOT_DERIVED,L3_WRITES_DATA_WRITE_ALL:M:E:S:I\n"
"PRESET,PAPI_L3_ICH,NOT_DERIVED,L3_READS_DINST_FETCH_HIT:M:E:S:I\n"
"PRESET,PAPI_L3_ICR,NOT_DERIVED,L3_READS_INST_FETCH_ALL:M:E:S:I\n"
"PRESET,PAPI_L3_TCA,NOT_DERIVED,L3_REFERENCES\n"
"PRESET,PAPI_L3_TCR,NOT_DERIVED,L3_READS_ALL_ALL:M:E:S:I\n"
"PRESET,PAPI_L3_TCW,NOT_DERIVED,L3_WRITES_ALL_ALL:M:E:S:I\n"
"PRESET,PAPI_TLB_DM,NOT_DERIVED,L2DTLB_MISSES\n"
"PRESET,PAPI_TLB_IM,NOT_DERIVED,ITLB_MISSES_FETCH_L2ITLB\n"
"PRESET,PAPI_BR_INS,NOT_DERIVED,BRANCH_EVENT\n"
"PRESET,PAPI_BR_PRC,NOT_DERIVED,BR_MISPRED_DETAIL_ALL_CORRECT_PRED\n"
"PRESET,PAPI_TOT_CYC,NOT_DERIVED,CPU_OP_CYCLES_ALL\n"
"PRESET,PAPI_FP_OPS,NOT_DERIVED,FP_OPS_RETIRED\n"
"PRESET,PAPI_TOT_INS,NOT_DERIVED,IA64_INST_RETIRED\n"
"PRESET,PAPI_LD_INS,NOT_DERIVED,LOADS_RETIRED\n"
"PRESET,PAPI_SR_INS,NOT_DERIVED,STORES_RETIRED\n"
"PRESET,PAPI_L2_ICA,NOT_DERIVED,L2I_DEMAND_READS\n"
"PRESET,PAPI_L3_ICA,NOT_DERIVED,L3_READS_INST_FETCH_ALL:M:E:S:I\n"
"PRESET,PAPI_L1_TCR,NOT_DERIVED,L2I_READS_ALL_ALL\n"
"PRESET,PAPI_L2_TCW,NOT_DERIVED,L2D_REFERENCES_WRITES\n"
"CPU,itanium2\n"
"PRESET,PAPI_CA_SNP,NOT_DERIVED,BUS_SNOOPS_SELF\n"
"PRESET,PAPI_CA_INV,DERIVED_ADD,BUS_MEM_READ_BRIL_SELF,BUS_MEM_READ_BIL_SELF\n"
"PRESET,PAPI_TLB_TL,DERIVED_ADD,ITLB_MISSES_FETCH_L2ITLB,L2DTLB_MISSES\n"
"PRESET,PAPI_STL_ICY,NOT_DERIVED,DISP_STALLED\n"
"PRESET,PAPI_STL_CCY,NOT_DERIVED,BACK_END_BUBBLE_ALL\n"
"PRESET,PAPI_TOT_IIS,NOT_DERIVED,INST_DISPERSED\n"
"PRESET,PAPI_RES_STL,NOT_DERIVED,BE_EXE_BUBBLE_ALL\n"
"PRESET,PAPI_FP_STAL,NOT_DERIVED,BE_EXE_BUBBLE_FRALL\n"
"PRESET,PAPI_L2_TCR,DERIVED_ADD,L2_DATA_REFERENCES_L2_DATA_READS,L2_INST_DEMAND_READS,L2_INST_PREFETCHES\n"
"PRESET,PAPI_L1_TCM,DERIVED_ADD,L2_INST_DEMAND_READS,L1D_READ_MISSES_ALL\n"
"PRESET,PAPI_L1_ICM,NOT_DERIVED,L2_INST_DEMAND_READS\n"
"PRESET,PAPI_L1_DCM,NOT_DERIVED,L1D_READ_MISSES_ALL\n"
"PRESET,PAPI_L2_TCM,NOT_DERIVED,L2_MISSES\n"
"PRESET,PAPI_L2_DCM, DERIVED_SUB,L2_MISSES,L3_READS_INST_FETCH_ALL\n"
"PRESET,PAPI_L2_ICM,NOT_DERIVED,L3_READS_INST_FETCH_ALL\n"
"PRESET,PAPI_L3_TCM,NOT_DERIVED,L3_MISSES\n"
"PRESET,PAPI_L3_ICM,NOT_DERIVED,L3_READS_INST_FETCH_MISS\n"
"PRESET,PAPI_L3_DCM, DERIVED_ADD,L3_READS_DATA_READ_MISS,L3_WRITES_DATA_WRITE_MISS\n"
"PRESET,PAPI_L3_LDM,NOT_DERIVED,L3_READS_ALL_MISS\n"
"PRESET,PAPI_L3_STM,NOT_DERIVED,L3_WRITES_DATA_WRITE_MISS\n"
"PRESET,PAPI_L1_LDM,DERIVED_ADD,L1D_READ_MISSES_ALL,L2_INST_DEMAND_READS\n"
"PRESET,PAPI_L2_LDM,NOT_DERIVED,L3_READS_ALL_ALL\n"
"PRESET,PAPI_L2_STM,NOT_DERIVED,L3_WRITES_ALL_ALL\n"
"PRESET,PAPI_L1_DCH,DERIVED_SUB,L1D_READS_SET1,L1D_READ_MISSES_ALL\n"
"PRESET,PAPI_L2_DCH,DERIVED_SUB,L2_DATA_REFERENCES_L2_ALL,L2_MISSES\n"
"PRESET,PAPI_L3_DCH,DERIVED_ADD,L3_READS_DATA_READ_HIT,L3_WRITES_DATA_WRITE_HIT\n"
"PRESET,PAPI_L1_DCA,NOT_DERIVED,L1D_READS_SET1\n"
"PRESET,PAPI_L2_DCA,NOT_DERIVED,L2_DATA_REFERENCES_L2_ALL\n"
"PRESET,PAPI_L3_DCA,DERIVED_ADD,L3_READS_DATA_READ_ALL,L3_WRITES_DATA_WRITE_ALL\n"
"PRESET,PAPI_L1_DCR,NOT_DERIVED,L1D_READS_SET1\n"
"PRESET,PAPI_L2_DCR,NOT_DERIVED,L2_DATA_REFERENCES_L2_DATA_READS\n"
"PRESET,PAPI_L3_DCR,NOT_DERIVED,L3_READS_DATA_READ_ALL\n"
"PRESET,PAPI_L2_DCW,NOT_DERIVED,L2_DATA_REFERENCES_L2_DATA_WRITES\n"
"PRESET,PAPI_L3_DCW,NOT_DERIVED,L3_WRITES_DATA_WRITE_ALL\n"
"PRESET,PAPI_L3_ICH,NOT_DERIVED,L3_READS_DINST_FETCH_HIT\n"
"PRESET,PAPI_L1_ICR,DERIVED_ADD,L1I_PREFETCHES,L1I_READS\n"
"PRESET,PAPI_L2_ICR,DERIVED_ADD,L2_INST_DEMAND_READS,L2_INST_PREFETCHES\n"
"PRESET,PAPI_L3_ICR,NOT_DERIVED,L3_READS_INST_FETCH_ALL\n"
"PRESET,PAPI_L1_ICA,DERIVED_ADD,L1I_PREFETCHES,L1I_READS\n"
"PRESET,PAPI_L2_TCH,DERIVED_SUB,L2_REFERENCES,L2_MISSES\n"
"PRESET,PAPI_L3_TCH,DERIVED_SUB,L3_REFERENCES,L3_MISSES\n"
"PRESET,PAPI_L2_TCA,NOT_DERIVED,L2_REFERENCES\n"
"PRESET,PAPI_L3_TCA,NOT_DERIVED,L3_REFERENCES\n"
"PRESET,PAPI_L3_TCR,NOT_DERIVED,L3_READS_ALL_ALL\n"
"PRESET,PAPI_L3_TCW,NOT_DERIVED,L3_WRITES_ALL_ALL\n"
"PRESET,PAPI_TLB_DM,NOT_DERIVED,L2DTLB_MISSES\n"
"PRESET,PAPI_TLB_IM,NOT_DERIVED,ITLB_MISSES_FETCH_L2ITLB\n"
"PRESET,PAPI_BR_INS,NOT_DERIVED,BRANCH_EVENT\n"
"PRESET,PAPI_BR_PRC,NOT_DERIVED,BR_MISPRED_DETAIL_ALL_CORRECT_PRED\n"
"PRESET,PAPI_BR_MSP,DERIVED_ADD,BR_MISPRED_DETAIL_ALL_WRONG_PATH,BR_MISPRED_DETAIL_ALL_WRONG_TARGET\n"
"PRESET,PAPI_TOT_CYC,NOT_DERIVED,CPU_CYCLES\n"
"PRESET,PAPI_FP_OPS,NOT_DERIVED,FP_OPS_RETIRED\n"
"PRESET,PAPI_TOT_INS,DERIVED_ADD,IA64_INST_RETIRED,IA32_INST_RETIRED\n"
"PRESET,PAPI_LD_INS,NOT_DERIVED,LOADS_RETIRED\n"
"PRESET,PAPI_SR_INS,NOT_DERIVED,STORES_RETIRED\n"
"PRESET,PAPI_L2_ICA,NOT_DERIVED,L2_INST_DEMAND_READS\n"
"PRESET,PAPI_L3_ICA,NOT_DERIVED,L3_READS_INST_FETCH_ALL\n"
"PRESET,PAPI_L1_TCR,DERIVED_ADD,L1D_READS_SET0,L1I_READS \n"
"PRESET,PAPI_L1_TCA,DERIVED_ADD,L1D_READS_SET0,L1I_READS \n"
"PRESET,PAPI_L2_TCW,NOT_DERIVED,L2_DATA_REFERENCES_L2_DATA_WRITES\n"
"CPU,itanium\n"
"CPU,PPC970\n"
"PRESET,PAPI_L2_DCM,NOT_DERIVED,PM_DATA_FROM_MEM\n"
"PRESET,PAPI_L2_DCR,DERIVED_ADD,PM_DATA_FROM_L2,PM_DATA_FROM_L25_MOD,PM_DATA_FROM_L25_SHR,PM_DATA_FROM_MEM\n"
"PRESET,PAPI_L2_DCH,DERIVED_ADD,PM_DATA_FROM_L2,PM_DATA_FROM_L25_MOD,PM_DATA_FROM_L25_SHR\n"
"PRESET,PAPI_L2_LDM,NOT_DERIVED,PM_DATA_FROM_MEM\n"
"PRESET,PAPI_L1_ICM,DERIVED_ADD,PM_INST_FROM_L2,PM_INST_FROM_L25_SHR,PM_INST_FROM_L25_MOD,PM_INST_FROM_MEM\n"
"PRESET,PAPI_L2_ICA,DERIVED_ADD,PM_INST_FROM_L2,PM_INST_FROM_L25_SHR,PM_INST_FROM_L25_MOD,PM_INST_FROM_MEM\n"
"PRESET,PAPI_L2_ICH,DERIVED_ADD,PM_INST_FROM_L2,PM_INST_FROM_L25_SHR,PM_INST_FROM_L25_MOD\n"
"PRESET,PAPI_L2_ICM,NOT_DERIVED,PM_INST_FROM_MEM\n"
"PRESET,PAPI_L1_DCM,DERIVED_ADD,PM_LD_MISS_L1,PM_ST_MISS_L1\n"
"PRESET,PAPI_L1_DCA,DERIVED_ADD,PM_LD_REF_L1,PM_ST_REF_L1\n"
"PRESET,PAPI_FXU_IDL,NOT_DERIVED,PM_FXU_IDLE\n"
"PRESET,PAPI_L1_LDM,NOT_DERIVED,PM_LD_MISS_L1\n"
"PRESET,PAPI_L1_STM,NOT_DERIVED,PM_ST_MISS_L1\n"
"PRESET,PAPI_L1_DCW,NOT_DERIVED,PM_ST_REF_L1\n"
"PRESET,PAPI_L1_DCR,NOT_DERIVED,PM_LD_REF_L1\n"
"PRESET,PAPI_FMA_INS,NOT_DERIVED,PM_FPU_FMA\n"
"PRESET,PAPI_TOT_IIS,NOT_DERIVED,PM_INST_DISP\n"
"PRESET,PAPI_TOT_INS,NOT_DERIVED,PM_INST_CMPL\n"
"PRESET,PAPI_INT_INS,NOT_DERIVED,PM_FXU_FIN\n"
"PRESET,PAPI_FP_OPS,DERIVED_POSTFIX,N0|N1|+|N2|+|N3|-|,PM_FPU0_FIN,PM_FPU1_FIN,PM_FPU_FMA,PM_FPU_STF\n"
"PRESET,PAPI_FP_INS,NOT_DERIVED,PM_FPU_FIN\n"
"PRESET,PAPI_TOT_CYC,NOT_DERIVED,PM_CYC\n"
"PRESET,PAPI_FDV_INS,NOT_DERIVED,PM_FPU_FDIV\n"
"PRESET,PAPI_FSQ_INS,NOT_DERIVED,PM_FPU_FSQRT\n"
"PRESET,PAPI_TLB_DM,NOT_DERIVED,PM_DTLB_MISS\n"
"PRESET,PAPI_TLB_IM,NOT_DERIVED,PM_ITLB_MISS\n"
"PRESET,PAPI_TLB_TL,DERIVED_ADD,PM_DTLB_MISS,PM_ITLB_MISS\n"
"PRESET,PAPI_HW_INT,NOT_DERIVED,PM_EXT_INT\n"
"PRESET,PAPI_STL_ICY,NOT_DERIVED,PM_0INST_FETCH\n"
"PRESET,PAPI_LD_INS,NOT_DERIVED,PM_LD_REF_L1\n"
"PRESET,PAPI_SR_INS,NOT_DERIVED,PM_ST_REF_L1\n"
"PRESET,PAPI_LST_INS,DERIVED_ADD,PM_ST_REF_L1,PM_LD_REF_L1\n"
"PRESET,PAPI_BR_INS,NOT_DERIVED,PM_BR_ISSUED\n"
"PRESET,PAPI_BR_MSP,DERIVED_ADD,PM_BR_MPRED_CR,PM_BR_MPRED_TA\n"
"PRESET,PAPI_L1_DCH,DERIVED_POSTFIX,N0|N1|-|N2|+|N3|-|,PM_LD_REF_L1,PM_LD_MISS_L1,PM_ST_REF_L1,PM_ST_MISS_L1\n"
"PRESET,PAPI_L3_DCM,NOT_DERIVED,PM_DATA_FROM_MEM\n"
"PRESET,PAPI_L3_LDM,NOT_DERIVED,PM_DATA_FROM_MEM\n"
"PRESET,PAPI_L1_ICH,NOT_DERIVED,PM_INST_FROM_L1\n"
"PRESET,PAPI_L3_ICM,NOT_DERIVED,PM_INST_FROM_MEM\n"
"CPU,PPC970MP\n"
"PRESET,PAPI_L2_DCM,NOT_DERIVED,PM_DATA_FROM_MEM\n"
"PRESET,PAPI_L2_DCR,DERIVED_ADD,PM_DATA_FROM_L2,PM_DATA_FROM_L25_MOD,PM_DATA_FROM_L25_SHR,PM_DATA_FROM_MEM\n"
"PRESET,PAPI_L2_DCH,DERIVED_ADD,PM_DATA_FROM_L2,PM_DATA_FROM_L25_MOD,PM_DATA_FROM_L25_SHR PRESET,PAPI_L2_LDM,NOT_DERIVED,PM_DATA_FROM_MEM\n"
"PRESET,PAPI_L1_DCM,DERIVED_ADD,PM_LD_MISS_L1,PM_ST_MISS_L1\n"
"PRESET,PAPI_L1_DCA,DERIVED_ADD,PM_LD_REF_L1,PM_ST_REF_L1\n"
"PRESET,PAPI_FXU_IDL,NOT_DERIVED,PM_FXU_IDLE\n"
"PRESET,PAPI_L1_LDM,NOT_DERIVED,PM_LD_MISS_L1\n"
"PRESET,PAPI_L1_STM,NOT_DERIVED,PM_ST_MISS_L1\n"
"PRESET,PAPI_L1_DCW,NOT_DERIVED,PM_ST_REF_L1\n"
"PRESET,PAPI_L1_DCR,NOT_DERIVED,PM_LD_REF_L1\n"
"PRESET,PAPI_FMA_INS,NOT_DERIVED,PM_FPU_FMA\n"
"PRESET,PAPI_TOT_IIS,NOT_DERIVED,PM_INST_DISP\n"
"PRESET,PAPI_TOT_INS,NOT_DERIVED,PM_INST_CMPL\n"
"PRESET,PAPI_INT_INS,NOT_DERIVED,PM_FXU_FIN\n"
"PRESET,PAPI_FP_OPS,DERIVED_POSTFIX,N0|N1|+|N2|+|N3|-|,PM_FPU0_FIN,PM_FPU1_FIN,PM_FPU_FMA,PM_FPU_STF \n"
"PRESET,PAPI_FP_INS,NOT_DERIVED,PM_FPU_FIN\n"
"PRESET,PAPI_TOT_CYC,NOT_DERIVED,PM_CYC\n"
"PRESET,PAPI_FDV_INS,NOT_DERIVED,PM_FPU_FDIV\n"
"PRESET,PAPI_FSQ_INS,NOT_DERIVED,PM_FPU_FSQRT\n"
"PRESET,PAPI_TLB_DM,NOT_DERIVED,PM_DTLB_MISS\n"
"PRESET,PAPI_TLB_IM,NOT_DERIVED,PM_ITLB_MISS\n"
"PRESET,PAPI_TLB_TL,DERIVED_ADD,PM_DTLB_MISS,PM_ITLB_MISS\n"
"PRESET,PAPI_HW_INT,NOT_DERIVED,PM_EXT_INT\n"
"PRESET,PAPI_STL_ICY,NOT_DERIVED,PM_0INST_FETCH\n"
"PRESET,PAPI_LD_INS,NOT_DERIVED,PM_LD_REF_L1\n"
"PRESET,PAPI_SR_INS,NOT_DERIVED,PM_ST_REF_L1\n"
"PRESET,PAPI_LST_INS,DERIVED_ADD,PM_ST_REF_L1,PM_LD_REF_L1\n"
"PRESET,PAPI_BR_INS,NOT_DERIVED,PM_BR_ISSUED\n"
"PRESET,PAPI_BR_MSP,DERIVED_ADD,PM_BR_MPRED_CR,PM_BR_MPRED_TA\n"
"PRESET,PAPI_L1_DCH,DERIVED_POSTFIX,N0|N1|-|N2|+|N3|-|,PM_LD_REF_L1,PM_LD_MISS_L1,PM_ST_REF_L1,PM_ST_MISS_L1\n"
"PRESET,PAPI_L3_DCM,NOT_DERIVED,PM_DATA_FROM_MEM\n"
"PRESET,PAPI_L3_LDM,NOT_DERIVED,PM_DATA_FROM_MEM\n"
"PRESET,PAPI_L1_ICH,NOT_DERIVED,PM_INST_FROM_L1\n"
"PRESET,PAPI_L3_ICM,NOT_DERIVED,PM_INST_FROM_MEM\n"
"CPU,POWER4\n"
"PRESET,PAPI_L2_DCR,DERIVED_ADD,PM_DATA_FROM_L2,PM_DATA_FROM_L25_MOD,PM_DATA_FROM_L25_SHR,PM_DATA_FROM_L275_MOD,PM_DATA_FROM_L275_SHR,PM_DATA_FROM_L3,PM_DATA_FROM_L35,PM_DATA_FROM_MEM\n"
"PRESET,PAPI_L2_DCH,DERIVED_ADD,PM_DATA_FROM_L2,PM_DATA_FROM_L25_MOD,PM_DATA_FROM_L25_SHR,PM_DATA_FROM_L275_MOD,PM_DATA_FROM_L275_SHR\n"
"PRESET,PAPI_L2_DCM,DERIVED_ADD,PM_DATA_FROM_L3,PM_DATA_FROM_L35,PM_DATA_FROM_MEM\n"
"PRESET,PAPI_L2_LDM,DERIVED_ADD,PM_DATA_FROM_L3,PM_DATA_FROM_L35,PM_DATA_FROM_MEM\n"
"PRESET,PAPI_L3_DCR,DERIVED_ADD,PM_DATA_FROM_L3,PM_DATA_FROM_L35,PM_DATA_FROM_MEM\n"
"PRESET,PAPI_L3_DCH,DERIVED_ADD,PM_DATA_FROM_L3,PM_DATA_FROM_L35\n"
"PRESET,PAPI_L1_ICA,DERIVED_ADD,PM_INST_FROM_L1,PM_INST_FROM_L2,PM_INST_FROM_L25_L275,PM_INST_FROM_L3,PM_INST_FROM_L35,PM_INST_FROM_MEM\n"
"PRESET,PAPI_L1_ICM,DERIVED_ADD,PM_INST_FROM_L2,PM_INST_FROM_L25_L275,PM_INST_FROM_L3,PM_INST_FROM_L35,PM_INST_FROM_MEM\n"
"PRESET,PAPI_L2_ICA,DERIVED_ADD,PM_INST_FROM_L2,PM_INST_FROM_L25_L275,PM_INST_FROM_L3,PM_INST_FROM_L35,PM_INST_FROM_MEM\n"
"PRESET,PAPI_L2_ICH,DERIVED_ADD,PM_INST_FROM_L2,PM_INST_FROM_L25_L275\n"
"PRESET,PAPI_L2_ICM,DERIVED_ADD,PM_INST_FROM_L3,PM_INST_FROM_L35,PM_INST_FROM_MEM\n"
"PRESET,PAPI_L3_ICA,DERIVED_ADD,PM_INST_FROM_L3,PM_INST_FROM_L35,PM_INST_FROM_MEM\n"
"PRESET,PAPI_L3_ICH,DERIVED_ADD,PM_INST_FROM_L3,PM_INST_FROM_L35\n"
"PRESET,PAPI_L1_DCM,DERIVED_ADD,PM_LD_MISS_L1,PM_ST_MISS_L1\n"
"PRESET,PAPI_L1_DCA,DERIVED_ADD,PM_LD_REF_L1,PM_ST_REF_L1\n"
"PRESET,PAPI_FXU_IDL,NOT_DERIVED,PM_FXU_IDLE\n"
"PRESET,PAPI_L1_LDM,NOT_DERIVED,PM_LD_MISS_L1\n"
"PRESET,PAPI_L1_STM,NOT_DERIVED,PM_ST_MISS_L1\n"
"PRESET,PAPI_L1_DCW,NOT_DERIVED,PM_ST_REF_L1\n"
"PRESET,PAPI_L1_DCR,NOT_DERIVED,PM_LD_REF_L1\n"
"PRESET,PAPI_FMA_INS,NOT_DERIVED,PM_FPU_FMA\n"
"PRESET,PAPI_TOT_IIS,NOT_DERIVED,PM_INST_DISP\n"
"PRESET,PAPI_TOT_INS,NOT_DERIVED,PM_INST_CMPL\n"
"PRESET,PAPI_INT_INS,NOT_DERIVED,PM_FXU_FIN\n"
"PRESET,PAPI_FP_OPS,DERIVED_POSTFIX,N0|N1|+|N2|+|N3|-|,PM_FPU0_FIN,PM_FPU1_FIN,PM_FPU_FMA,PM_FPU_STF\n"
"PRESET,PAPI_FP_INS,NOT_DERIVED,PM_FPU_FIN\n"
"PRESET,PAPI_TOT_CYC,NOT_DERIVED,PM_CYC\n"
"PRESET,PAPI_FDV_INS,NOT_DERIVED,PM_FPU_FDIV\n"
"PRESET,PAPI_FSQ_INS,NOT_DERIVED,PM_FPU_FSQRT\n"
"PRESET,PAPI_TLB_DM,NOT_DERIVED,PM_DTLB_MISS\n"
"PRESET,PAPI_TLB_IM,NOT_DERIVED,PM_ITLB_MISS\n"
"PRESET,PAPI_TLB_TL,DERIVED_ADD,PM_DTLB_MISS,PM_ITLB_MISS\n"
"PRESET,PAPI_HW_INT,NOT_DERIVED,PM_EXT_INT\n"
"PRESET,PAPI_STL_ICY,NOT_DERIVED,PM_0INST_FETCH\n"
"PRESET,PAPI_LD_INS,NOT_DERIVED,PM_LD_REF_L1\n"
"PRESET,PAPI_SR_INS,NOT_DERIVED,PM_ST_REF_L1\n"
"PRESET,PAPI_LST_INS,DERIVED_ADD,PM_ST_REF_L1,PM_LD_REF_L1\n"
"PRESET,PAPI_BR_INS,NOT_DERIVED,PM_BR_ISSUED\n"
"PRESET,PAPI_BR_MSP,DERIVED_ADD,PM_BR_MPRED_CR,PM_BR_MPRED_TA\n"
"PRESET,PAPI_L1_DCH,DERIVED_POSTFIX,N0|N1|-|N2|+|N3|-|,PM_LD_REF_L1,PM_LD_MISS_L1,PM_ST_REF_L1,PM_ST_MISS_L1\n"
"PRESET,PAPI_L3_DCM,NOT_DERIVED,PM_DATA_FROM_MEM\n"
"PRESET,PAPI_L3_LDM,NOT_DERIVED,PM_DATA_FROM_MEM\n"
"PRESET,PAPI_L1_ICH,NOT_DERIVED,PM_INST_FROM_L1\n"
"PRESET,PAPI_L3_ICM,NOT_DERIVED,PM_INST_FROM_MEM\n"
"CPU,POWER5\n"
"PRESET,PAPI_L1_DCM,DERIVED_ADD,PM_LD_MISS_L1,PM_ST_MISS_L1\n"
"PRESET,PAPI_L1_DCA,DERIVED_ADD,PM_LD_REF_L1,PM_ST_REF_L1\n"
"PRESET,PAPI_L1_LDM,NOT_DERIVED,PM_LD_MISS_L1\n"
"PRESET,PAPI_L1_STM,NOT_DERIVED,PM_ST_MISS_L1\n"
"PRESET,PAPI_L1_DCW,NOT_DERIVED,PM_ST_REF_L1\n"
"PRESET,PAPI_L1_DCR,NOT_DERIVED,PM_LD_REF_L1\n"
"PRESET,PAPI_L2_DCM,NOT_DERIVED,PM_DATA_FROM_L2MISS\n"
"PRESET,PAPI_L2_LDM,NOT_DERIVED,PM_DATA_FROM_L2MISS\n"
"PRESET,PAPI_L3_DCR,NOT_DERIVED,PM_DATA_FROM_L2MISS\n"
"PRESET,PAPI_L3_DCM,DERIVED_ADD,PM_DATA_FROM_LMEM,PM_DATA_FROM_RMEM\n"
"PRESET,PAPI_L3_LDM,DERIVED_ADD,PM_DATA_FROM_LMEM,PM_DATA_FROM_RMEM\n"
"PRESET,PAPI_L1_ICH,NOT_DERIVED,PM_INST_FROM_L1\n"
"PRESET,PAPI_L2_ICM,NOT_DERIVED,PM_INST_FROM_L2MISS\n"
"PRESET,PAPI_L2_ICH,NOT_DERIVED,PM_INST_FROM_L2\n"
"PRESET,PAPI_L3_ICA,NOT_DERIVED,PM_INST_FROM_L2MISS\n"
"PRESET,PAPI_L3_ICH,NOT_DERIVED,PM_INST_FROM_L3\n"
"PRESET,PAPI_L3_ICM,DERIVED_ADD,PM_DATA_FROM_LMEM,PM_DATA_FROM_RMEM\n"
"PRESET,PAPI_FMA_INS,NOT_DERIVED,PM_FPU_FMA\n"
"PRESET,PAPI_TOT_IIS,NOT_DERIVED,PM_INST_DISP\n"
"PRESET,PAPI_TOT_INS,NOT_DERIVED,PM_INST_CMPL\n"
"PRESET,PAPI_INT_INS,NOT_DERIVED,PM_FXU_FIN\n"
"PRESET,PAPI_FP_OPS,DERIVED_ADD,PM_FPU_1FLOP,PM_FPU_FMA,PM_FPU_FMA\n"
"PRESET,PAPI_FP_INS,NOT_DERIVED,PM_FPU_FIN\n"
"PRESET,PAPI_TOT_CYC,NOT_DERIVED,PM_RUN_CYC\n"
"PRESET,PAPI_FDV_INS,NOT_DERIVED,PM_FPU_FDIV\n"
"PRESET,PAPI_FSQ_INS,NOT_DERIVED,PM_FPU_FSQRT\n"
"PRESET,PAPI_TLB_DM,NOT_DERIVED,PM_DTLB_MISS\n"
"PRESET,PAPI_TLB_IM,NOT_DERIVED,PM_ITLB_MISS\n"
"PRESET,PAPI_TLB_TL,DERIVED_ADD,PM_DTLB_MISS,PM_ITLB_MISS\n"
"PRESET,PAPI_HW_INT,NOT_DERIVED,PM_EXT_INT\n"
"PRESET,PAPI_STL_ICY,NOT_DERIVED,PM_0INST_FETCH\n"
"PRESET,PAPI_LD_INS,NOT_DERIVED,PM_LD_REF_L1\n"
"PRESET,PAPI_SR_INS,NOT_DERIVED,PM_ST_REF_L1\n"
"PRESET,PAPI_LST_INS,DERIVED_ADD,PM_ST_REF_L1,PM_LD_REF_L1\n"
"PRESET,PAPI_BR_INS,NOT_DERIVED,PM_BR_ISSUED\n"
"PRESET,PAPI_BR_MSP,DERIVED_ADD,PM_BR_MPRED_CR,PM_BR_MPRED_TA\n"
"PRESET,PAPI_BR_PRC,NOT_DERIVED,PM_BR_PRED_CR_TA\n"
"PRESET,PAPI_FXU_IDL,NOT_DERIVED,PM_FXU_IDLE\n"
"CPU,POWER5+\n"
"PRESET,PAPI_L1_DCM,DERIVED_ADD,PM_LD_MISS_L1,PM_ST_MISS_L1\n"
"PRESET,PAPI_L1_DCA,DERIVED_ADD,PM_LD_REF_L1,PM_ST_REF_L1\n"
"PRESET,PAPI_L1_LDM,NOT_DERIVED,PM_LD_MISS_L1\n"
"PRESET,PAPI_L1_STM,NOT_DERIVED,PM_ST_MISS_L1\n"
"PRESET,PAPI_L1_DCW,NOT_DERIVED,PM_ST_REF_L1\n"
"PRESET,PAPI_L1_DCR,NOT_DERIVED,PM_LD_REF_L1\n"
"PRESET,PAPI_L2_DCM,NOT_DERIVED,PM_DATA_FROM_L2MISS\n"
"PRESET,PAPI_L2_LDM,NOT_DERIVED,PM_DATA_FROM_L2MISS\n"
"PRESET,PAPI_L3_DCR,NOT_DERIVED,PM_DATA_FROM_L2MISS\n"
"PRESET,PAPI_L3_DCM,DERIVED_ADD,PM_DATA_FROM_LMEM,PM_DATA_FROM_RMEM\n"
"PRESET,PAPI_L3_LDM,DERIVED_ADD,PM_DATA_FROM_LMEM,PM_DATA_FROM_RMEM\n"
"PRESET,PAPI_L1_ICH,NOT_DERIVED,PM_INST_FROM_L1\n"
"PRESET,PAPI_L2_ICM,NOT_DERIVED,PM_INST_FROM_L2MISS\n"
"PRESET,PAPI_L2_ICH,NOT_DERIVED,PM_INST_FROM_L2\n"
"PRESET,PAPI_L3_ICA,NOT_DERIVED,PM_INST_FROM_L2MISS\n"
"PRESET,PAPI_L3_ICH,NOT_DERIVED,PM_INST_FROM_L3\n"
"PRESET,PAPI_L3_ICM,DERIVED_ADD,PM_DATA_FROM_LMEM,PM_DATA_FROM_RMEM\n"
"PRESET,PAPI_FMA_INS,NOT_DERIVED,PM_FPU_FMA\n"
"PRESET,PAPI_TOT_IIS,NOT_DERIVED,PM_INST_DISP\n"
"PRESET,PAPI_TOT_INS,NOT_DERIVED,PM_INST_CMPL\n"
"PRESET,PAPI_INT_INS,NOT_DERIVED,PM_FXU_FIN\n"
"PRESET,PAPI_FP_OPS,DERIVED_POSTFIX,N0|N1|2|*|+|N2|N3|+|4|*|+|,PM_FPU_1FLOP,PM_FPU_FMA,PM_FPU_FSQRT,PM_FPU_FDIV\n"
"PRESET,PAPI_FP_INS,NOT_DERIVED,PM_FPU_FIN\n"
"PRESET,PAPI_TOT_CYC,NOT_DERIVED,PM_RUN_CYC\n"
"PRESET,PAPI_FDV_INS,NOT_DERIVED,PM_FPU_FDIV\n"
"PRESET,PAPI_FSQ_INS,NOT_DERIVED,PM_FPU_FSQRT\n"
"PRESET,PAPI_TLB_DM,NOT_DERIVED,PM_DTLB_MISS\n"
"PRESET,PAPI_TLB_IM,NOT_DERIVED,PM_ITLB_MISS\n"
"PRESET,PAPI_TLB_TL,DERIVED_ADD,PM_DTLB_MISS,PM_ITLB_MISS\n"
"PRESET,PAPI_HW_INT,NOT_DERIVED,PM_EXT_INT\n"
"PRESET,PAPI_STL_ICY,NOT_DERIVED,PM_0INST_FETCH\n"
"PRESET,PAPI_LD_INS,NOT_DERIVED,PM_LD_REF_L1\n"
"PRESET,PAPI_SR_INS,NOT_DERIVED,PM_ST_REF_L1\n"
"PRESET,PAPI_LST_INS,DERIVED_ADD,PM_ST_REF_L1,PM_LD_REF_L1\n"
"PRESET,PAPI_BR_INS,NOT_DERIVED,PM_BR_ISSUED\n"
"PRESET,PAPI_BR_MSP,DERIVED_ADD,PM_BR_MPRED_CR,PM_BR_MPRED_TA\n"
"PRESET,PAPI_BR_PRC,NOT_DERIVED,PM_BR_PRED_CR_TA\n"
"PRESET,PAPI_FXU_IDL,NOT_DERIVED,PM_FXU_IDLE\n"
"CPU,POWER6\n"
"PRESET,PAPI_L1_DCM,DERIVED_ADD,PM_LD_MISS_L1,PM_ST_MISS_L1\n"
"PRESET,PAPI_L1_DCA,DERIVED_ADD,PM_LD_REF_L1,PM_ST_REF_L1\n"
"PRESET,PAPI_L1_LDM,NOT_DERIVED,PM_LD_MISS_L1\n"
"PRESET,PAPI_L1_STM,NOT_DERIVED,PM_ST_MISS_L1\n"
"PRESET,PAPI_L1_DCW,NOT_DERIVED,PM_ST_REF_L1\n"
"PRESET,PAPI_L1_DCR,NOT_DERIVED,PM_LD_REF_L1\n"
"PRESET,PAPI_L2_DCM,NOT_DERIVED,PM_DATA_FROM_L2MISS\n"
"PRESET,PAPI_L2_LDM,NOT_DERIVED,PM_DATA_FROM_L2MISS\n"
"PRESET,PAPI_L3_DCR,NOT_DERIVED,PM_DATA_FROM_L2MISS\n"
"PRESET,PAPI_L3_DCM,DERIVED_ADD,PM_DATA_FROM_LMEM,PM_DATA_FROM_RMEM\n"
"PRESET,PAPI_L3_LDM,DERIVED_ADD,PM_DATA_FROM_LMEM,PM_DATA_FROM_RMEM\n"
"PRESET,PAPI_L1_ICH,NOT_DERIVED,PM_INST_FROM_L1\n"
"PRESET,PAPI_L1_ICM,NOT_DERIVED,PM_L1_ICACHE_MISS\n"
"PRESET,PAPI_L2_ICM,NOT_DERIVED,PM_INST_FROM_L2MISS\n"
"PRESET,PAPI_L2_ICH,NOT_DERIVED,PM_INST_FROM_L2\n"
"PRESET,PAPI_L3_ICA,NOT_DERIVED,PM_INST_FROM_L2MISS\n"
"PRESET,PAPI_L3_ICH,NOT_DERIVED,PM_INST_FROM_L3\n"
"PRESET,PAPI_L3_ICM,NOT_DERIVED,PM_INST_FROM_L3MISS\n"
"PRESET,PAPI_FMA_INS,NOT_DERIVED,PM_FPU_FMA\n"
"PRESET,PAPI_TOT_IIS,NOT_DERIVED,PM_INST_DISP\n"
"PRESET,PAPI_TOT_INS,NOT_DERIVED,PM_INST_CMPL\n"
"PRESET,PAPI_INT_INS,DERIVED_ADD,PM_FXU0_FIN,PM_FXU1_FIN\n"
"PRESET,PAPI_FP_OPS,DERIVED_POSTFIX,N0|3|*|N1|N2|+|+|,PM_FPU_FSQRT_FDIV,PM_FPU_FLOP,PM_FPU_FMA\n"
"PRESET,PAPI_FP_INS,NOT_DERIVED,PM_FPU_FIN\n"
"PRESET,PAPI_TOT_CYC,NOT_DERIVED,PM_RUN_CYC\n"
"PRESET,PAPI_HW_INT,NOT_DERIVED,PM_EXT_INT\n"
"PRESET,PAPI_STL_ICY,NOT_DERIVED,PM_0INST_FETCH\n"
"PRESET,PAPI_LD_INS,NOT_DERIVED,PM_LD_REF_L1\n"
"PRESET,PAPI_SR_INS,NOT_DERIVED,PM_ST_REF_L1\n"
"PRESET,PAPI_LST_INS,DERIVED_ADD,PM_ST_REF_L1,PM_LD_REF_L1\n"
"PRESET,PAPI_BR_INS,NOT_DERIVED,PM_BRU_FIN\n"
"PRESET,PAPI_BR_MSP,NOT_DERIVED,PM_BR_MPRED\n"
"PRESET,PAPI_BR_PRC,NOT_DERIVED,PM_BR_PRED\n"
"PRESET,PAPI_FXU_IDL,NOT_DERIVED,PM_FXU_IDLE\n"
"CPU,POWER7\n"
"PRESET,PAPI_L1_DCM,DERIVED_ADD,PM_LD_MISS_L1,PM_ST_MISS_L1\n"
"PRESET,PAPI_L1_LDM,NOT_DERIVED,PM_LD_MISS_L1\n"
"PRESET,PAPI_L1_STM,NOT_DERIVED,PM_ST_MISS_L1\n"
"PRESET,PAPI_L1_DCW,DERIVED_POSTFIX,N0|N1|-|,PM_ST_FIN,PM_ST_MISS_L1\n"
"PRESET,PAPI_L1_DCA,DERIVED_POSTFIX,N0|N1|-|N2|+|N3|+|,PM_ST_FIN,PM_ST_MISS_L1,PM_LD_REF_L1_LSU0,PM_LD_REF_L1_LSU1\n"
"PRESET,PAPI_L1_DCR,DERIVED_ADD,PM_LD_REF_L1_LSU0,PM_LD_REF_L1_LSU1\n"
"PRESET,PAPI_L2_DCM,NOT_DERIVED,PM_DATA_FROM_L2MISS\n"
"PRESET,PAPI_L2_LDM,NOT_DERIVED,PM_L2_LD_MISS\n"
"PRESET,PAPI_L2_STM,NOT_DERIVED,PM_L2_ST_MISS\n"
"PRESET,PAPI_L3_DCR,NOT_DERIVED,PM_DATA_FROM_L2MISS\n"
"PRESET,PAPI_L3_DCM,DERIVED_ADD,PM_DATA_FROM_LMEM,PM_DATA_FROM_RMEM\n"
"PRESET,PAPI_L3_LDM,DERIVED_ADD,PM_DATA_FROM_LMEM,PM_DATA_FROM_RMEM\n"
"PRESET,PAPI_L1_ICH,NOT_DERIVED,PM_INST_FROM_L1\n"
"PRESET,PAPI_L1_ICM,NOT_DERIVED,PM_L1_ICACHE_MISS\n"
"PRESET,PAPI_L2_ICM,NOT_DERIVED,PM_L2_INST_MISS\n"
"PRESET,PAPI_L2_ICH,NOT_DERIVED,PM_INST_FROM_L2\n"
"PRESET,PAPI_L3_ICA,NOT_DERIVED,PM_INST_FROM_L2MISS\n"
"PRESET,PAPI_L3_ICH,NOT_DERIVED,PM_INST_FROM_L3\n"
"PRESET,PAPI_L3_ICM,NOT_DERIVED,PM_INST_FROM_L3MISS\n"
"PRESET,PAPI_FMA_INS,NOT_DERIVED,PM_VSU_FMA\n"
"PRESET,PAPI_TOT_IIS,NOT_DERIVED,PM_INST_DISP\n"
"PRESET,PAPI_TOT_INS,NOT_DERIVED,PM_INST_CMPL\n"
"PRESET,PAPI_INT_INS,DERIVED_ADD,PM_FXU0_FIN,PM_FXU1_FIN\n"
"PRESET,PAPI_FP_OPS,DERIVED_POSTFIX,N0|N1|2|*|+|N2|4|*|+|N3|8|*|+|,PM_VSU_1FLOP,PM_VSU_2FLOP,PM_VSU_4FLOP,PM_VSU_8FLOP\n"
"PRESET,PAPI_FP_INS,NOT_DERIVED,PM_VSU_FIN\n"
"PRESET,PAPI_TOT_CYC,NOT_DERIVED,PM_RUN_CYC\n"
"PRESET,PAPI_HW_INT,NOT_DERIVED,PM_EXT_INT\n"
"PRESET,PAPI_STL_ICY,DERIVED_POSTFIX,N0|N1|-|,PM_RUN_CYC,PM_1PLUS_PPC_DISP\n"
"PRESET,PAPI_SR_INS,NOT_DERIVED,PM_ST_FIN\n"
"PRESET,PAPI_LD_INS,DERIVED_ADD,PM_LD_REF_L1_LSU0,PM_LD_REF_L1_LSU1\n"
"PRESET,PAPI_LST_INS,DERIVED_ADD,PM_LD_REF_L1_LSU0,PM_LD_REF_L1_LSU1,PM_ST_FIN\n"
"PRESET,PAPI_BR_INS,NOT_DERIVED,PM_BRU_FIN\n"
"PRESET,PAPI_BR_MSP,NOT_DERIVED,PM_BR_MPRED\n"
"PRESET,PAPI_BR_PRC,NOT_DERIVED,PM_BR_PRED\n"
"PRESET,PAPI_FXU_IDL,NOT_DERIVED,PM_FXU_IDLE\n"
"CPU,ultra12\n"
"PRESET,PAPI_TOT_CYC,NOT_DERIVED,CYCLE_CNT\n"
"PRESET,PAPI_TOT_INS,NOT_DERIVED,INSTR_CNT\n"
"PRESET,PAPI_L1_ICM,NOT_DERIVED,DISPATCH0_IC_MISS\n"
"PRESET,PAPI_L1_ICA,NOT_DERIVED,IC_REF\n"
"PRESET,PAPI_L1_DCR,NOT_DERIVED,DC_RD\n"
"PRESET,PAPI_L1_DCW,NOT_DERIVED,DC_WR\n"
"PRESET,PAPI_MEM_RCY,NOT_DERIVED,LOAD_USE\n"
"PRESET,PAPI_L2_TCA,NOT_DERIVED,EC_REF\n"
"PRESET,PAPI_BR_MSP,NOT_DERIVED,DISPATCH0_MISPRED\n"
"PRESET,PAPI_L1_ICH,NOT_DERIVED,IC_HIT\n"
"PRESET,PAPI_L2_TCH,NOT_DERIVED,EC_HIT\n"
"CPU,ultra3\n"
"CPU,ultra3i\n"
"CPU,ultra3+\n"
"PRESET,PAPI_TOT_CYC,NOT_DERIVED,CYCLE_CNT\n"
"PRESET,PAPI_TOT_INS,NOT_DERIVED,INSTR_CNT\n"
"PRESET,PAPI_L1_ICM,NOT_DERIVED,DISPATCH0_IC_MISS\n"
"PRESET,PAPI_L1_ICA,NOT_DERIVED,IC_REF\n"
"PRESET,PAPI_L1_DCR,NOT_DERIVED,DC_RD\n"
"PRESET,PAPI_L1_DCW,NOT_DERIVED,DC_WR\n"
"PRESET,PAPI_L2_TCA,NOT_DERIVED,EC_REF\n"
"PRESET,PAPI_BR_TKN,NOT_DERIVED,IU_STAT_BR_COUNT_TAKEN\n"
"PRESET,PAPI_BR_NTK,NOT_DERIVED,IU_STAT_BR_COUNT_UNTAKEN\n"
"PRESET,PAPI_BR_MSP,DERIVED_ADD,IU_STAT_BR_MISS_TAKEN,IU_STAT_BR_MISS_UNTAKEN\n"
"PRESET,PAPI_BR_INS,DERIVED_ADD,IU_STAT_BR_COUNT_TAKEN,IU_STAT_BR_COUNT_UNTAKEN\n"
"PRESET,PAPI_L2_TCM,NOT_DERIVED,EC_MISSES\n"
"PRESET,PAPI_TLB_IM,NOT_DERIVED,ITLB_MISS\n"
"PRESET,PAPI_TLB_DM,NOT_DERIVED,DTLB_MISS\n"
"CPU,ultra4+\n"
"PRESET,PAPI_TOT_CYC,NOT_DERIVED,CYCLE_CNT\n"
"PRESET,PAPI_TOT_INS,NOT_DERIVED,INSTR_CNT\n"
"PRESET,PAPI_L1_ICM,NOT_DERIVED,DISPATCH0_IC_MISS\n"
"PRESET,PAPI_L1_ICA,NOT_DERIVED,IC_REF\n"
"PRESET,PAPI_L1_DCR,NOT_DERIVED,DC_RD\n"
"PRESET,PAPI_L1_DCW,NOT_DERIVED,DC_WR\n"
"PRESET,PAPI_L2_TCA,NOT_DERIVED,L2_REF\n"
"PRESET,PAPI_BR_TKN,NOT_DERIVED,IU_STAT_BR_COUNT_TAKEN\n"
"PRESET,PAPI_BR_NTK,NOT_DERIVED,IU_STAT_BR_COUNT_UNTAKEN\n"
"PRESET,PAPI_BR_MSP,DERIVED_ADD,IU_STAT_BR_MISS_TAKEN,IU_STAT_BR_MISS_UNTAKEN\n"
"PRESET,PAPI_TLB_IM,NOT_DERIVED,ITLB_MISS\n"
"PRESET,PAPI_TLB_DM,NOT_DERIVED,DTLB_MISS\n"
"PRESET,PAPI_L3_TCM,NOT_DERIVED,L3_MISS\n"
"CPU,niagara\n"
"PRESET,PAPI_TOT_INS,NOT_DERIVED,INSTR_CNT\n"
"PRESET,PAPI_FP_INS,NOT_DERIVED,FP_INSTR_CNT\n"
"PRESET,PAPI_L1_ICM,NOT_DERIVED,IC_MISS\n"
"PRESET,PAPI_L1_DCM,NOT_DERIVED,DC_MISS\n"
"PRESET,PAPI_TLB_IM,NOT_DERIVED,ITLB_MISS\n"
"PRESET,PAPI_TLB_DM,NOT_DERIVED,DTLB_MISS\n"
"CPU,niagara2\n"
"CPU,Cell\n"
"PRESET,PAPI_TOT_INS,DERIVED_POSTFIX,N0|N1|+|2|*|,PPC_INST_COMMIT_TH0,PPC_INST_COMMIT_TH1\n"
"PRESET,PAPI_L1_DCM,NOT_DERIVED,L1_DCACHE_MISS_TH0\n"
"PRESET,PAPI_L2_TCH,NOT_DERIVED,L2_CACHE_HIT\n"
"PRESET,PAPI_L2_TCM,NOT_DERIVED,L2_CACHE_MISS\n"
"PRESET,PAPI_L2_LDM,NOT_DERIVED,L2_LD_MISS\n"
"PRESET,PAPI_L2_STM,NOT_DERIVED,L2_ST_MISS\n"
"PRESET,PAPI_BR_MSP,DERIVED_ADD,BRANCH_FLUSH_TH0,BRANCH_FLUSH_TH1\n"
"PRESET,PAPI_BR_INS,DERIVED_ADD,BRANCH_COMMIT_TH0,BRANCH_COMMIT_TH1\n"
;
