INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog files/times_gate_operated/times_gate_operated.srcs/sources_1/new/times_gate_operated.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module times_gate_operated
INFO: [VRFC 10-311] analyzing module mod_16_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog files/times_gate_operated/times_gate_operated.srcs/sim_1/new/testbench_times_gate_operated.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_times_gate_operated
