; Vector Table Mapped to Address 0 at Reset

						PRESERVE8
                		THUMB

        				AREA	RESET, DATA, READONLY	  			; First 32 WORDS is VECTOR TABLE
        				EXPORT 	__Vectors
					
__Vectors		    	;DCD		0x000003FC							; 1K Internal Memory
        				;DCD		Reset_Handler
        				;DCD		0  			
        				;DCD		0
        				;DCD		0
        				;DCD		0
        				;DCD		0
        				;DCD		0
        				;DCD		0
        				;DCD		0
        				;DCD		0
        				;DCD 	0
        				;DCD		0
        				;DCD		0
        				;DCD 	0
        				;DCD		0
        				
        				; External Interrupts
						        				
        				;DCD		0
        				;DCD		0
        				;DCD		0
        				;DCD		0
        				;DCD		0
        				;DCD		0
        				;DCD		0
        				;DCD		0
        				;DCD		0
        				;DCD		0
        				;DCD		0
        				;DCD		0
        				;DCD		0
        				;DCD		0
        				;DCD		0
        				;DCD		0
                AREA |.text|, CODE, READONLY
;Reset Handler
teste equ 4
gpio equ 8

Reset_Handler   PROC
                GLOBAL Reset_Handler
                ENTRY
				b main
        		b main
				DCD		teste ; delay equ 4
				DCD     0x800 ; gpio  equ 8
main				
				subs r0,r7,r7
				subs r1,r7,r7
				subs r3,r7,r7
				subs r4,r7,r7
				adds r3,#0x5
				adds r4,#0xA
				orrs r3,r4
                beq main
				ldr r3,[r0,#teste]
				ldr r3,[r0,#teste]
				blx r3
				;adds r0, teste
				b main
				nop
				nop
				nop
				nop
				nop
				nop
teste			
				subs r0,r7,r7
				ldr r1,[r0,#gpio]
				ldr r1,[r0,#gpio]
				subs r2,r7,r7
				adds r2,#0xF
				str r2,[r1]
				str r2,[r1]
				str r2,[r1]

				bx lr
				endp				


		END         


				;ADDS <Rd>,<Rn>,<Rm>
				;SUBS <Rd>,<Rn>,<Rm>
				
				;ANDS <Rdn>,<Rm>
				;ORRS <Rdn>,<Rm>

				;ADDS <Rdn>,#<imm8>
				;SUBS <Rdn>,#<imm8>

				;LDR <Rt>, [<Rn>{,<imm5>}]
				
				;STR <Rt>, [<Rn>{,<imm5>}]

				;B<c> <label>
				;B      <label>
				;BLX <Rm>
				;BX <Rm>
   