var searchData=
[
  ['x_5ffullscale_0',['X_FullScale',['../struct_i_m_u__6_a_x_e_s___init_type_def.html#a31e6624d891d99752d5ba816b281eb27',1,'IMU_6AXES_InitTypeDef']]],
  ['x_5fnucleo_5fseries_1',['X_NUCLEO_SERIES',['../group___s_d_k___e_v_a_l___config___exported___macros.html#ggad340d9450ffc758a7fb9c995900ee47bafecf2341b7edb4c54984ff6865075fb0',1,'S2LP_Middleware_Config.h']]],
  ['x_5foutputdatarate_2',['X_OutputDataRate',['../struct_i_m_u__6_a_x_e_s___init_type_def.html#a4f2339ec486c273fd4bec2992d19782a',1,'IMU_6AXES_InitTypeDef']]],
  ['x_5fx_5faxis_3',['X_X_Axis',['../struct_i_m_u__6_a_x_e_s___init_type_def.html#ab437334efa1a62794c7ce55b36a2dab9',1,'IMU_6AXES_InitTypeDef']]],
  ['x_5fy_5faxis_4',['X_Y_Axis',['../struct_i_m_u__6_a_x_e_s___init_type_def.html#afadf8418f38669fc02eaee4cf3e540ea',1,'IMU_6AXES_InitTypeDef']]],
  ['x_5fz_5faxis_5',['X_Z_Axis',['../struct_i_m_u__6_a_x_e_s___init_type_def.html#a96a0aab385ae4914d1d617e49bf52558',1,'IMU_6AXES_InitTypeDef']]],
  ['xaddressfield_6',['xAddressField',['../struct_pkt_basic_init.html#a5ed4a9d7745db195e8f2abf84fae5e17',1,'PktBasicInit']]],
  ['xafcenable_7',['xAfcEnable',['../struct_s_afc_init.html#ab90c41dc4ffd74e14b898cbd1d97823c',1,'SAfcInit']]],
  ['xafcfreezeonsync_8',['xAfcFreezeOnSync',['../struct_s_afc_init.html#a39bf3d86a2f24cd2ea967fb47be21c5d',1,'SAfcInit']]],
  ['xafcmode_9',['xAfcMode',['../struct_s_afc_init.html#a7948523c597cee05a81f2c2e1a92af63',1,'SAfcInit']]],
  ['xappltimerirqraised_10',['xApplTimerIRQRaised',['../group___s_d_k___u_t_i_l_s___timers___private___variables.html#ga645ec3611962218eea99ed8693d5bb19',1,'xApplTimerIRQRaised:&#160;SDK_UTILS_Timers.c'],['../group___s_d_k___e_v_a_l___timers___private___variables.html#ga645ec3611962218eea99ed8693d5bb19',1,'xApplTimerIRQRaised:&#160;SDK_UTILS_Timers.c']]],
  ['xccalength_11',['xCcaLength',['../struct_s_csma_init.html#aba9f31901028da514411422c49897e89',1,'SCsmaInit']]],
  ['xclockoutputrcoprescaler_12',['xClockOutputRCOPrescaler',['../struct_clock_output_init.html#aa7a2346359a58f3e19c7b6b0149057b1',1,'ClockOutputInit']]],
  ['xclockoutputxoprescaler_13',['xClockOutputXOPrescaler',['../struct_clock_output_init.html#a53490b60ac3e243430a0273cd24c46e2',1,'ClockOutputInit']]],
  ['xcrcmode_14',['xCrcMode',['../struct_pkt_basic_init.html#a007c64362a528dbe4583500915ffaeed',1,'PktBasicInit::xCrcMode'],['../struct_pkt_stack_init.html#a8e403a64024e521e2dd0d55d40f9013e',1,'PktStackInit::xCrcMode']]],
  ['xcsmapersistentmode_15',['xCsmaPersistentMode',['../struct_s_csma_init.html#ac93b4555fe5ae7f81ca5bd3d00db2263',1,'SCsmaInit']]],
  ['xdatawhitening_16',['xDataWhitening',['../struct_pkt_basic_init.html#a403db6c9c1bfdaa8b3a5ec62f5c2d07c',1,'PktBasicInit::xDataWhitening'],['../struct_pkt_stack_init.html#a403db6c9c1bfdaa8b3a5ec62f5c2d07c',1,'PktStackInit::xDataWhitening']]],
  ['xextraclockcycles_17',['xExtraClockCycles',['../struct_clock_output_init.html#aeeb177f5226c470338619bf7dab6b3ac',1,'ClockOutputInit']]],
  ['xfcr_18',['XFCR',['../struct_u_a_r_t___type.html#ac312f742355efca0e6f742fd2ae910b5',1,'UART_Type']]],
  ['xfcr_5fb_19',['XFCR_b',['../struct_u_a_r_t___type.html#afeb1d76e4a0736596daf482845255861',1,'UART_Type::XFCR_b'],['../struct_u_a_r_t___type.html#a88f5724b3ea87b0003d29f4d040f799b',1,'UART_Type::XFCR_b']]],
  ['xfec_20',['xFec',['../struct_pkt_basic_init.html#a903a1949fa10888e04600df2970f2e76',1,'PktBasicInit::xFec'],['../struct_pkt_stack_init.html#a903a1949fa10888e04600df2970f2e76',1,'PktStackInit::xFec']]],
  ['xferabortcallback_21',['XferAbortCallback',['../struct_____d_m_a___handle_type_def.html#ae98ad777f71e277c94dde457ad20464c',1,'__DMA_HandleTypeDef']]],
  ['xfercount_22',['XferCount',['../struct_____i2_c___handle_type_def.html#a49bf3cd0e9bcb9f41f161663f513f405',1,'__I2C_HandleTypeDef::XferCount'],['../struct_____s_m_b_u_s___handle_type_def.html#a49bf3cd0e9bcb9f41f161663f513f405',1,'__SMBUS_HandleTypeDef::XferCount']]],
  ['xfercpltcallback_23',['XferCpltCallback',['../struct_____d_m_a___handle_type_def.html#ae2480788ed8633c304c21e3adc96138d',1,'__DMA_HandleTypeDef']]],
  ['xferdirection_20definition_24',['I2C XferDirection definition',['../group___i2_c___xfer_direction__definition.html',1,'']]],
  ['xfererrorcallback_25',['XferErrorCallback',['../struct_____d_m_a___handle_type_def.html#a03131f7dabc6e89a965ca9ca66163423',1,'__DMA_HandleTypeDef']]],
  ['xferhalfcpltcallback_26',['XferHalfCpltCallback',['../struct_____d_m_a___handle_type_def.html#a16a17b79b7368bc4b88ec8abfdc88f04',1,'__DMA_HandleTypeDef']]],
  ['xferisr_27',['XferISR',['../struct_____i2_c___handle_type_def.html#a5e03f08d05d15496797f071858ebed53',1,'__I2C_HandleTypeDef']]],
  ['xferoptions_28',['XferOptions',['../struct_____i2_c___handle_type_def.html#a275aa3c8180a03dbe4bf55fafba3e892',1,'__I2C_HandleTypeDef::XferOptions'],['../struct_____s_m_b_u_s___handle_type_def.html#a275aa3c8180a03dbe4bf55fafba3e892',1,'__SMBUS_HandleTypeDef::XferOptions']]],
  ['xferoptions_20definition_29',['XferOptions definition',['../group___i2_c___xfer_options__definition.html',1,'I2C XferOptions definition'],['../group___s_m_b_u_s___xfer_options__definition.html',1,'SMBUS XferOptions definition']]],
  ['xfersize_30',['XferSize',['../struct_____i2_c___handle_type_def.html#a51999331ab800faccdb97383b39819dd',1,'__I2C_HandleTypeDef::XferSize'],['../struct_____s_m_b_u_s___handle_type_def.html#a51999331ab800faccdb97383b39819dd',1,'__SMBUS_HandleTypeDef::XferSize']]],
  ['xfilteronbroadcastaddress_31',['xFilterOnBroadcastAddress',['../struct_pkt_basic_addresses_init.html#ab648cffc8c51eecf00f37ecedb7db77d',1,'PktBasicAddressesInit::xFilterOnBroadcastAddress'],['../struct_pkt_stack_addresses_init.html#ab648cffc8c51eecf00f37ecedb7db77d',1,'PktStackAddressesInit::xFilterOnBroadcastAddress']]],
  ['xfilteronmulticastaddress_32',['xFilterOnMulticastAddress',['../struct_pkt_basic_addresses_init.html#a6f2672f5492deb8798cbeff8b0f689ac',1,'PktBasicAddressesInit::xFilterOnMulticastAddress'],['../struct_pkt_stack_addresses_init.html#a6f2672f5492deb8798cbeff8b0f689ac',1,'PktStackAddressesInit::xFilterOnMulticastAddress']]],
  ['xfilteronmyaddress_33',['xFilterOnMyAddress',['../struct_pkt_basic_addresses_init.html#a58731a5887baca1482878571fef9b512',1,'PktBasicAddressesInit::xFilterOnMyAddress'],['../struct_pkt_stack_addresses_init.html#a58731a5887baca1482878571fef9b512',1,'PktStackAddressesInit::xFilterOnMyAddress']]],
  ['xfixvarlength_34',['xFixVarLength',['../struct_pkt_basic_init.html#aa186e42e5a4a761c5d04544f1c7eb9cb',1,'PktBasicInit::xFixVarLength'],['../struct_pkt_stack_init.html#aa186e42e5a4a761c5d04544f1c7eb9cb',1,'PktStackInit::xFixVarLength']]],
  ['xmodulationselect_35',['xModulationSelect',['../struct_s_radio_init.html#a367fdb32161713806c12b4d4f0296f32',1,'SRadioInit']]],
  ['xmultipliertbit_36',['xMultiplierTbit',['../struct_s_csma_init.html#a92c8af0a0344851b9b22dcecf01bee34',1,'SCsmaInit']]],
  ['xo_5f16mhz_37',['XO_16MHZ',['../group___external___clock___selection.html#ga6102e6a3692d3469a44c4965e7861673',1,'BlueNRG1_sysCtrl.h']]],
  ['xo_5f32mhz_38',['XO_32MHZ',['../group___external___clock___selection.html#gaf3910cec2f3306a99962edf40226637c',1,'BlueNRG1_sysCtrl.h']]],
  ['xo_5fcount_5fexpired_39',['XO_COUNT_EXPIRED',['../group___gpio___exported___types.html#gga32b0f7ba71811d0cff33699697f6c550a86170ef526deea1662997000a404af3f',1,'S2LP_Gpio.h']]],
  ['xo_5fon_40',['XO_ON',['../struct_s2_l_p_status.html#add27c6297024dfbba8b793e7263c870d',1,'S2LPStatus']]],
  ['xo_5fon_5fregmask_41',['XO_ON_REGMASK',['../_s2_l_p___regs_8h.html#a63e4f26b52a618f3c3121a84b49775c9',1,'S2LP_Regs.h']]],
  ['xo_5fratio_5f1_42',['XO_RATIO_1',['../group___gpio___exported___types.html#ggaed522d2538ab5042acbb546d6aff752ca3ca0281ee4a42897ebcfd7456e58a4f9',1,'S2LP_Gpio.h']]],
  ['xo_5fratio_5f1_5f128_43',['XO_RATIO_1_128',['../group___gpio___exported___types.html#ggaed522d2538ab5042acbb546d6aff752ca003e4214e14d774a0f2aaa2c8443c8cf',1,'S2LP_Gpio.h']]],
  ['xo_5fratio_5f1_5f16_44',['XO_RATIO_1_16',['../group___gpio___exported___types.html#ggaed522d2538ab5042acbb546d6aff752cabb445172e4aafe56322d5bd4aba890b7',1,'S2LP_Gpio.h']]],
  ['xo_5fratio_5f1_5f2_45',['XO_RATIO_1_2',['../group___gpio___exported___types.html#ggaed522d2538ab5042acbb546d6aff752ca038172d81af6cb1ded2433cd183d9ac0',1,'S2LP_Gpio.h']]],
  ['xo_5fratio_5f1_5f256_46',['XO_RATIO_1_256',['../group___gpio___exported___types.html#ggaed522d2538ab5042acbb546d6aff752ca2eb34890edae34f1c5631811a2d163a5',1,'S2LP_Gpio.h']]],
  ['xo_5fratio_5f1_5f32_47',['XO_RATIO_1_32',['../group___gpio___exported___types.html#ggaed522d2538ab5042acbb546d6aff752ca3722b8a84dab1b2694b0c61dec4fe93f',1,'S2LP_Gpio.h']]],
  ['xo_5fratio_5f1_5f4_48',['XO_RATIO_1_4',['../group___gpio___exported___types.html#ggaed522d2538ab5042acbb546d6aff752ca9106ca93d80e7991ea638ead2d8078ee',1,'S2LP_Gpio.h']]],
  ['xo_5fratio_5f1_5f64_49',['XO_RATIO_1_64',['../group___gpio___exported___types.html#ggaed522d2538ab5042acbb546d6aff752cab3da7c810fcc29882d683b2c2bc48caf',1,'S2LP_Gpio.h']]],
  ['xo_5fratio_5f1_5f8_50',['XO_RATIO_1_8',['../group___gpio___exported___types.html#ggaed522d2538ab5042acbb546d6aff752ca3a6e2e7382e960733da31da1c85b97ba',1,'S2LP_Gpio.h']]],
  ['xo_5fratio_5fregmask_51',['XO_RATIO_REGMASK',['../_s2_l_p___regs_8h.html#ad644931158f23a3620f5c86c9a3e86ab',1,'S2LP_Regs.h']]],
  ['xo_5frco_5fconf0_5faddr_52',['XO_RCO_CONF0_ADDR',['../_s2_l_p___regs_8h.html#addfd522aae24916f540e4dfd4a0f8d69',1,'S2LP_Regs.h']]],
  ['xo_5frco_5fconf1_5faddr_53',['XO_RCO_CONF1_ADDR',['../_s2_l_p___regs_8h.html#af62e7fb9aed1817f494eecc5f15bc67f',1,'S2LP_Regs.h']]],
  ['xoff1_54',['XOFF1',['../struct_u_a_r_t___type.html#ac01c4c678d8603396429c42329fd3015',1,'UART_Type']]],
  ['xoff1_5fb_55',['XOFF1_b',['../struct_u_a_r_t___type.html#afdeff921fe575aaeaee7c7ee0c0215db',1,'UART_Type::XOFF1_b'],['../struct_u_a_r_t___type.html#a8793dea18a5d7211ff9ff3568706a844',1,'UART_Type::XOFF1_b']]],
  ['xoff2_56',['XOFF2',['../struct_u_a_r_t___type.html#af31eb6166424c693684ab94a92779647',1,'UART_Type']]],
  ['xoff2_5fb_57',['XOFF2_b',['../struct_u_a_r_t___type.html#aadcf9e28f553c49b84c0ade1946f62ed',1,'UART_Type::XOFF2_b'],['../struct_u_a_r_t___type.html#a9e0fc4473ec76efdebb9b3a1cec1463b',1,'UART_Type::XOFF2_b']]],
  ['xoffic_58',['XOFFIC',['../struct_u_a_r_t___type.html#aa92c82286eb473732247041a68cfbd9e',1,'UART_Type']]],
  ['xoffim_59',['XOFFIM',['../struct_u_a_r_t___type.html#ac6a3ad27674bd3bb2d596669981726c9',1,'UART_Type']]],
  ['xoffis_60',['XOFFIS',['../struct_u_a_r_t___type.html#abdf934d58a31401225a13c06efa08f81',1,'UART_Type']]],
  ['xoffmis_61',['XOFFMIS',['../struct_u_a_r_t___type.html#ad04e8c5877d92770f1d4b607cd5c0a85',1,'UART_Type']]],
  ['xon1_62',['XON1',['../struct_u_a_r_t___type.html#aff171640bf35f506aa1ce5558c3889c4',1,'UART_Type']]],
  ['xon1_5fb_63',['XON1_b',['../struct_u_a_r_t___type.html#abea9d6087752606e595f12d3c31aefe7',1,'UART_Type::XON1_b'],['../struct_u_a_r_t___type.html#a8545552675e7c57fcf014a7599c12142',1,'UART_Type::XON1_b']]],
  ['xon2_64',['XON2',['../struct_u_a_r_t___type.html#a1e9419acc30c765adb0dcd041fd0282c',1,'UART_Type']]],
  ['xon2_5fb_65',['XON2_b',['../struct_u_a_r_t___type.html#a3fb0184616d3ef8a838eba482b0e37dd',1,'UART_Type::XON2_b'],['../struct_u_a_r_t___type.html#a4e04fa1c6a450d896e21c74fac5e5bf0',1,'UART_Type::XON2_b']]],
  ['xonany_66',['XONANY',['../struct_u_a_r_t___type.html#abdcf53d21a9c4623f7e5136478109b16',1,'UART_Type']]],
  ['xpreamblelength_67',['xPreambleLength',['../struct_pkt_basic_init.html#a9d12ecf534ebe5b1520181f45a5d6897',1,'PktBasicInit::xPreambleLength'],['../struct_pkt_stack_init.html#a9d12ecf534ebe5b1520181f45a5d6897',1,'PktStackInit::xPreambleLength']]],
  ['xrssimode_68',['xRssiMode',['../struct_s_rssi_init.html#a5bf75a11ae363c6f5277e6872951c830',1,'SRssiInit']]],
  ['xs2lpgpioio_69',['xS2LPGpioIO',['../struct_s_gpio_init.html#a095e3ac42895770f7764ec923e1a0131',1,'SGpioInit']]],
  ['xs2lpgpiomode_70',['xS2LPGpioMode',['../struct_s_gpio_init.html#a105207099a7ceb6e97acfbc9171a9f35',1,'SGpioInit']]],
  ['xs2lpgpiopin_71',['xS2LPGpioPin',['../struct_s_gpio_init.html#a5a5892f599a8038ca43a0dae2157d71e',1,'SGpioInit']]],
  ['xsclkrecmode_72',['xSClkRecMode',['../struct_s_sym_clk_rec_init.html#a1c4fabd8d927096fb8df8ee5551cb532',1,'SSymClkRecInit']]],
  ['xsynclength_73',['xSyncLength',['../struct_pkt_basic_init.html#ab20382d26d807838801cea87696ef24e',1,'PktBasicInit::xSyncLength'],['../struct_pkt_stack_init.html#ab20382d26d807838801cea87696ef24e',1,'PktStackInit::xSyncLength']]],
  ['xtal_5ffrequency_74',['XTAL_FREQUENCY',['../_s2_l_p___f_k_i001_v1_8h.html#ae516ff5bc5309482138e1d564dd4d2e9',1,'XTAL_FREQUENCY:&#160;S2LP_FKI001V1.h'],['../_s2_l_p___i_d_b00x_v2___a_u_t_o_8h.html#ae516ff5bc5309482138e1d564dd4d2e9',1,'XTAL_FREQUENCY:&#160;S2LP_IDB00xV2_AUTO.h'],['../_s2_l_p___m_o_n___r_e_f___d_e_s_8h.html#ae516ff5bc5309482138e1d564dd4d2e9',1,'XTAL_FREQUENCY:&#160;S2LP_MON_REF_DES.h'],['../_s2_l_p___nucleo64___s_t_m32___l0xx___a_u_t_o_8h.html#ae516ff5bc5309482138e1d564dd4d2e9',1,'XTAL_FREQUENCY:&#160;S2LP_Nucleo64_STM32_L0xx_AUTO.h'],['../_s2_l_p___nucleo64___s_t_m32___l1xx___a_u_t_o_8h.html#ae516ff5bc5309482138e1d564dd4d2e9',1,'XTAL_FREQUENCY:&#160;S2LP_Nucleo64_STM32_L1xx_AUTO.h']]],
  ['xtal_5ffrequency_5foffset_75',['XTAL_FREQUENCY_OFFSET',['../_s2_l_p___f_k_i001_v1_8h.html#a560dbf3816d9f02801473e7b3282edc5',1,'XTAL_FREQUENCY_OFFSET:&#160;S2LP_FKI001V1.h'],['../_s2_l_p___i_d_b00x_v2___a_u_t_o_8h.html#a560dbf3816d9f02801473e7b3282edc5',1,'XTAL_FREQUENCY_OFFSET:&#160;S2LP_IDB00xV2_AUTO.h'],['../_s2_l_p___m_o_n___r_e_f___d_e_s_8h.html#a560dbf3816d9f02801473e7b3282edc5',1,'XTAL_FREQUENCY_OFFSET:&#160;S2LP_MON_REF_DES.h'],['../_s2_l_p___nucleo64___s_t_m32___l0xx___a_u_t_o_8h.html#a560dbf3816d9f02801473e7b3282edc5',1,'XTAL_FREQUENCY_OFFSET:&#160;S2LP_Nucleo64_STM32_L0xx_AUTO.h'],['../_s2_l_p___nucleo64___s_t_m32___l1xx___a_u_t_o_8h.html#a560dbf3816d9f02801473e7b3282edc5',1,'XTAL_FREQUENCY_OFFSET:&#160;S2LP_Nucleo64_STM32_L1xx_AUTO.h']]],
  ['xwmbussubmode_76',['xWMbusSubmode',['../struct_pkt_w_mbus_init.html#a253660d79eb170e10fea289437d261a5',1,'PktWMbusInit']]]
];
