# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1930 0.000256 2048 0 3880 71616 7.06707 486.272 209.753 703.141 703.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 10 1930 0.000256 2048 0 3880 71616 7.12886 454.038 209.736 670.955 670.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 10 1930 0.000256 2048 0 3880 71616 7.10282 447.5 209.598 664.252 664.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 16 10 1930 0.000256 2048 0 3880 71616 7.0665 2101.8 209.546 2318.47 2318.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1930 0.000256 2048 0 3880 71640 7.30208 579.275 209.817 796.446 796.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 10 1930 0.000256 2048 0 3880 71640 7.13293 554.534 209.641 771.357 771.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 10 1930 0.000256 2048 0 3880 71640 7.08576 545.233 209.818 762.186 762.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 18 10 1930 0.000256 2048 0 3880 71640 7.21117 1701.11 209.819 1918.2 1918.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1930 0.000256 2048 0 3880 71600 7.09136 601.878 209.549 818.569 818.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 10 1930 0.000256 2048 0 3880 71600 7.06765 572.883 209.734 789.739 789.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 10 1930 0.000256 2048 0 3880 71600 7.06896 560.554 209.563 777.236 777.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 20 10 1930 0.000256 2048 0 3880 71600 7.07203 2005.02 209.71 2221.86 2221.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1930 0.000256 2048 0 3880 71616 7.12467 561.439 209.791 778.407 778.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 10 1930 0.000256 2048 0 3880 71616 7.0768 534.747 209.82 751.695 751.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 10 1930 0.000256 2048 0 3880 71616 7.07392 524.557 209.836 741.519 741.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 24 10 1930 0.000256 2048 0 3880 71616 7.07731 2091.02 209.816 2307.97 2308.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1930 0.000256 2048 0 3880 71600 7.07363 569.283 209.803 786.219 786.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 10 1930 0.000256 2048 0 3880 71600 7.15491 542.888 209.81 759.904 759.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 10 1930 0.000256 2048 0 3880 71600 7.09286 531.844 209.651 748.638 748.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 25 10 1930 0.000256 2048 0 3880 71600 7.06918 2087 209.781 2303.9 2303.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1930 0.000256 2048 0 3880 71568 7.09274 585.12 209.713 801.977 802.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 10 1930 0.000256 2048 0 3880 71568 7.05946 546.259 209.557 762.927 762.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 10 1930 0.000256 2048 0 3880 71568 7.05946 541.882 209.714 758.706 758.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 28 10 1930 0.000256 2048 0 3880 71568 7.14438 831.838 209.594 1048.63 1048.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1930 0.000256 2048 0 3880 71520 7.06186 586.408 209.479 803 803.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 10 1930 0.000256 2048 0 3880 71520 7.06422 550.589 209.643 767.349 767.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 10 1930 0.000256 2048 0 3880 71520 7.10592 546.15 209.602 762.911 762.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 30 10 1930 0.000256 2048 0 3880 71520 7.0615 1125 209.454 1341.58 1341.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1930 0.000256 2048 0 3880 71552 7.06842 567.646 209.732 784.498 784.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 10 1930 0.000256 2048 0 3880 71552 7.0697 536.477 209.736 753.331 753.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 32 10 1930 0.000256 2048 0 3880 71552 7.06429 529.97 209.559 746.645 746.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 32 10 1930 0.000256 2048 0 3880 71552 7.07094 1082.76 209.561 1299.45 1299.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1930 0.000256 2048 0 3880 71424 7.06704 571.57 209.539 788.23 788.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 48 10 1930 0.000256 2048 0 3880 71424 7.0697 526.375 209.355 742.849 742.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 48 10 1930 0.000256 2048 0 3880 71424 7.07229 509.813 209.559 726.497 726.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1930 0.000256 2048 0 3880 71400 7.1673 614.516 209.515 831.251 831.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 50 10 1930 0.000256 2048 0 3880 71400 7.06355 570.481 209.378 786.973 787.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 50 10 1930 0.000256 2048 0 3880 71400 7.06314 561.381 209.377 777.875 777.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1930 0.000256 2048 0 3880 71424 7.06957 719.329 209.563 936.019 936.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 64 10 1930 0.000256 2048 0 3880 71424 7.09632 609.024 209.514 825.685 825.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 64 10 1930 0.000256 2048 0 3880 71424 7.07859 558.426 209.705 775.26 775.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1930 0.000256 2048 0 3885 71680 7.07379 494.595 209.863 711.579 711.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 15 1930 0.000256 2048 0 3885 71680 7.07482 463.947 209.862 680.936 680.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 15 1930 0.000256 2048 0 3885 71680 7.07722 457.35 209.841 674.319 674.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 15 1930 0.000256 2048 0 3885 71680 7.07309 2163.29 209.82 2380.25 2380.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1930 0.000256 2048 0 3885 71640 7.0689 500.507 209.777 717.405 717.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 15 1930 0.000256 2048 0 3885 71640 7.07002 469.835 209.534 686.492 686.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 15 1930 0.000256 2048 0 3885 71640 7.0681 463.759 209.773 680.653 680.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 15 1930 0.000256 2048 0 3885 71640 7.11677 2212.38 209.738 2429.28 2429.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1930 0.000256 2048 0 3885 71664 7.11962 497.687 209.673 714.533 714.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 15 1930 0.000256 2048 0 3885 71664 7.07475 467.801 209.811 684.738 684.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 15 1930 0.000256 2048 0 3885 71664 7.11606 463.653 209.615 680.437 680.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 15 1930 0.000256 2048 0 3885 71664 7.0777 1651.06 209.699 1867.89 1867.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1930 0.000256 2048 0 3885 71624 7.07072 509.358 209.608 726.087 726.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 15 1930 0.000256 2048 0 3885 71624 7.06723 473.314 209.758 690.19 690.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 15 1930 0.000256 2048 0 3885 71624 7.0696 462.958 209.723 679.804 679.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 15 1930 0.000256 2048 0 3885 71624 7.07152 1954.79 209.774 2171.68 2171.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1930 0.000256 2048 0 3885 71616 7.08262 500.935 209.529 717.597 717.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 15 1930 0.000256 2048 0 3885 71616 7.07584 470.69 209.583 687.4 687.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 15 1930 0.000256 2048 0 3885 71616 7.0679 463.623 209.757 680.501 680.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 16 15 1930 0.000256 2048 0 3885 71616 7.08899 2065.59 209.582 2282.32 2282.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1930 0.000256 2048 0 3885 71640 7.08864 590.95 209.843 807.933 807.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 15 1930 0.000256 2048 0 3885 71640 7.07174 551.895 209.664 768.679 768.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 15 1930 0.000256 2048 0 3885 71640 7.09379 542.963 209.838 759.948 759.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 18 15 1930 0.000256 2048 0 3885 71640 7.07315 823.632 209.836 1040.59 1040.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1930 0.000256 2048 0 3885 71600 7.07171 578.294 209.756 795.174 795.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 15 1930 0.000256 2048 0 3885 71600 7.12339 539.34 209.523 756.039 756.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 15 1930 0.000256 2048 0 3885 71600 7.06848 533.916 209.576 750.619 750.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 20 15 1930 0.000256 2048 0 3885 71600 7.07165 1060.9 209.551 1277.57 1277.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1930 0.000256 2048 0 3885 71616 7.0697 616.608 209.704 833.434 833.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 15 1930 0.000256 2048 0 3885 71616 7.07018 566.586 209.664 783.373 783.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 15 1930 0.000256 2048 0 3885 71616 7.07072 529.513 209.865 746.5 746.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 24 15 1930 0.000256 2048 0 3885 71616 7.08813 1510.74 209.836 1727.71 1727.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1930 0.000256 2048 0 3885 71600 7.08022 611.656 209.787 828.575 828.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 15 1930 0.000256 2048 0 3885 71600 7.09622 560.523 209.656 777.325 777.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 15 1930 0.000256 2048 0 3885 71600 7.09776 539.341 209.828 756.318 756.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 25 15 1930 0.000256 2048 0 3885 71600 7.07994 1503.37 209.807 1720.31 1720.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1930 0.000256 2048 0 3885 71568 7.06163 615.236 209.58 831.929 831.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 15 1930 0.000256 2048 0 3885 71568 7.06678 555.807 209.53 772.456 772.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 15 1930 0.000256 2048 0 3885 71568 7.0615 543.212 209.547 759.873 759.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1930 0.000256 2048 0 3885 71520 7.07174 603.001 209.662 819.787 819.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 15 1930 0.000256 2048 0 3885 71520 7.06458 557.148 209.646 773.909 773.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 15 1930 0.000256 2048 0 3885 71520 7.06845 546.414 209.62 763.151 763.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1930 0.000256 2048 0 3885 71552 7.06938 578.726 209.578 795.424 795.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 15 1930 0.000256 2048 0 3885 71552 7.06384 535.902 209.581 752.598 752.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 32 15 1930 0.000256 2048 0 3885 71552 7.0608 526.61 209.729 743.449 743.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1930 0.000256 2048 0 3885 71424 7.05946 677.757 209.386 894.25 894.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 48 15 1930 0.000256 2048 0 3885 71424 7.12259 580.013 209.404 796.592 796.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 48 15 1930 0.000256 2048 0 3885 71424 7.05946 548.163 209.412 764.688 764.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1930 0.000256 2048 0 3885 71400 7.0615 680.44 209.367 896.92 896.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 50 15 1930 0.000256 2048 0 3885 71400 7.0615 609.676 209.36 826.149 826.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 50 15 1930 0.000256 2048 0 3885 71400 7.07382 594.436 209.361 810.924 810.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1930 0.000256 2048 0 3885 71424 7.06531 620.426 209.603 837.145 837.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 64 15 1930 0.000256 2048 0 3885 71424 7.06384 562.35 209.755 779.222 779.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1930 0.000256 2048 0 3880 71680 7.0753 468.191 209.637 684.957 685.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 20 1930 0.000256 2048 0 3880 71680 7.07098 438.606 209.635 655.362 655.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 20 1930 0.000256 2048 0 3880 71680 7.17402 431.831 209.843 648.9 648.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 20 1930 0.000256 2048 0 3880 71680 7.18653 2032.37 209.838 2249.45 2249.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1930 0.000256 2048 0 3880 71680 7.09667 525.211 209.818 742.176 742.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 20 1930 0.000256 2048 0 3880 71680 7.07584 492.323 209.614 709.064 709.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 20 1930 0.000256 2048 0 3880 71680 7.07174 478.395 209.629 695.147 695.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 20 1930 0.000256 2048 0 3880 71680 7.07379 1934.65 209.695 2151.47 2151.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1930 0.000256 2048 0 3880 71664 7.13114 491.703 209.815 708.698 708.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 20 1930 0.000256 2048 0 3880 71664 7.1399 462.199 209.642 679.034 679.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 20 1930 0.000256 2048 0 3880 71664 7.07821 451.69 209.816 668.639 668.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 20 1930 0.000256 2048 0 3880 71664 7.11088 2043.05 209.646 2259.86 2259.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1930 0.000256 2048 0 3880 71624 7.1024 499.47 209.726 716.349 716.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 20 1930 0.000256 2048 0 3880 71624 7.08813 467.126 209.584 683.847 683.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 20 1930 0.000256 2048 0 3880 71624 7.19802 448.594 209.561 665.403 665.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 20 1930 0.000256 2048 0 3880 71624 7.07107 744.964 209.556 961.643 961.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1930 0.000256 2048 0 3880 71616 7.12499 482.298 209.555 699.026 699.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 20 1930 0.000256 2048 0 3880 71616 7.06739 451.482 209.743 668.343 668.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 20 1930 0.000256 2048 0 3880 71616 7.06422 435.769 209.75 652.636 652.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 16 20 1930 0.000256 2048 0 3880 71616 7.34618 995.14 209.562 1212.1 1212.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1930 0.000256 2048 0 3880 71640 7.16438 623.063 209.658 839.942 840
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 20 1930 0.000256 2048 0 3880 71640 7.15571 574.704 209.855 791.765 791.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 20 1930 0.000256 2048 0 3880 71640 7.11066 544.263 209.668 761.091 761.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 18 20 1930 0.000256 2048 0 3880 71640 7.07274 1477.53 209.642 1694.3 1694.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1930 0.000256 2048 0 3880 71568 7.07379 434.1 209.796 651.021 651.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 20 1930 0.000256 2048 0 3880 71568 7.07891 408.666 209.636 625.433 625.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 20 1930 0.000256 2048 0 3880 71568 7.10042 394.598 209.639 611.388 611.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 18 20 1930 0.000256 2048 0 3880 71568 7.08416 787.212 209.596 1003.95 1003.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1930 0.000256 2048 0 3880 71600 7.06662 596.146 209.752 813.017 813.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 20 1930 0.000256 2048 0 3880 71600 7.06554 552.042 209.735 768.894 768.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 20 1930 0.000256 2048 0 3880 71600 7.09718 534.145 209.586 750.879 750.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1930 0.000256 2048 0 3880 71520 7.08506 418.518 209.515 635.17 635.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 20 1930 0.000256 2048 0 3880 71520 7.06867 392.669 209.715 609.506 609.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 20 1930 0.000256 2048 0 3880 71520 7.09699 387.226 209.712 604.088 604.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1930 0.000256 2048 0 3880 71616 7.07584 557.144 209.642 773.911 773.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 20 1930 0.000256 2048 0 3880 71616 7.18458 513.97 209.843 731.047 731.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 20 1930 0.000256 2048 0 3880 71616 7.07955 503.066 209.607 719.808 719.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1930 0.000256 2048 0 3880 71424 7.07296 399.862 209.543 616.527 616.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 20 1930 0.000256 2048 0 3880 71424 7.06784 370.948 209.559 587.625 587.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 24 20 1930 0.000256 2048 0 3880 71424 7.06954 364.076 209.639 580.837 580.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1930 0.000256 2048 0 3880 71600 7.09968 585.881 209.58 802.611 802.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 20 1930 0.000256 2048 0 3880 71600 7.06765 538.548 209.612 755.276 755.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 20 1930 0.000256 2048 0 3880 71600 7.06861 528.083 209.601 744.804 744.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1930 0.000256 2048 0 3880 71400 7.11533 412.862 209.333 629.362 629.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 20 1930 0.000256 2048 0 3880 71400 7.0679 392.845 209.504 609.465 609.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 25 20 1930 0.000256 2048 0 3880 71400 7.11664 388.193 209.495 604.856 604.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1930 0.000256 2048 0 3880 71568 7.06355 749.576 209.559 966.249 966.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 20 1930 0.000256 2048 0 3880 71568 7.09427 611.477 209.593 828.216 828.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 20 1930 0.000256 2048 0 3880 71568 7.06432 564.344 209.555 781.015 781.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1930 0.000256 2048 0 3880 71456 7.14138 486.459 209.562 703.214 703.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 20 1930 0.000256 2048 0 3880 71456 7.064 421.394 209.736 638.246 638.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 28 20 1930 0.000256 2048 0 3880 71456 7.12909 393.671 209.82 610.671 610.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1930 0.000256 2048 0 3880 71520 7.06461 715.339 209.654 932.11 932.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 20 1930 0.000256 2048 0 3880 71520 7.06675 601.646 209.648 818.413 818.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 20 1930 0.000256 2048 0 3880 71520 7.10742 563.69 209.484 780.334 780.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1930 0.000256 2048 0 3880 71280 7.0871 483.216 209.137 699.493 699.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 20 1930 0.000256 2048 0 3880 71280 7.09837 417.014 209.279 633.445 633.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 30 20 1930 0.000256 2048 0 3880 71280 7.07216 393.74 209.283 610.149 610.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1930 0.000256 2048 0 3880 71552 7.06774 694.505 209.514 911.138 911.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 20 1930 0.000256 2048 0 3880 71552 7.10602 589.933 209.572 806.668 806.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 32 20 1930 0.000256 2048 0 3880 71552 7.06733 557.853 209.505 774.476 774.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1930 0.000256 2048 0 3880 71424 7.07811 468.666 209.599 685.394 685.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 20 1930 0.000256 2048 0 3880 71424 7.18384 413.051 209.734 630.019 630.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 32 20 1930 0.000256 2048 0 3880 71424 7.06566 390.791 209.589 607.498 607.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1930 0.000256 2048 0 3880 71424 7.07728 606.683 209.557 823.367 823.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 48 20 1930 0.000256 2048 0 3880 71424 7.06355 545.302 209.563 761.977 762.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1930 0.000256 2048 0 3880 71040 7.04186 424.004 208.906 640.003 640.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 48 20 1930 0.000256 2048 0 3880 71040 7.07594 391.856 208.817 607.799 607.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1930 0.000256 2048 0 3880 71400 7.0601 629.845 209.339 846.294 846.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 50 20 1930 0.000256 2048 0 3880 71400 7.0615 599.886 209.346 816.342 816.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1930 0.000256 2048 0 3880 71200 7.22125 450.583 209.535 667.388 667.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 50 20 1930 0.000256 2048 0 3880 71200 7.06029 432.959 209.534 649.603 649.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1930 0.000256 2048 0 3888 71648 7.06874 462.52 209.772 679.412 679.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 24 1930 0.000256 2048 0 3888 71648 7.09523 434.953 209.575 651.676 651.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 24 1930 0.000256 2048 0 3888 71648 7.1127 428.469 209.786 645.42 645.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 24 1930 0.000256 2048 0 3888 71648 7.06691 1489.39 209.594 1706.11 1706.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1930 0.000256 2048 0 3888 71640 7.10477 491.612 209.629 708.4 708.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 24 1930 0.000256 2048 0 3888 71640 7.06394 461.75 209.746 678.611 678.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 24 1930 0.000256 2048 0 3888 71640 7.0639 451.199 209.592 667.906 667.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 24 1930 0.000256 2048 0 3888 71640 7.1927 2024.26 209.746 2241.26 2241.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1930 0.000256 2048 0 3888 71616 7.07274 485.202 209.58 701.908 701.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 24 1930 0.000256 2048 0 3888 71616 7.08813 453.156 209.744 670.037 670.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 24 1930 0.000256 2048 0 3888 71616 7.06742 436.362 209.495 652.975 653.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 24 1930 0.000256 2048 0 3888 71616 7.06765 733.035 209.723 949.878 949.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1930 0.000256 2048 0 3888 71520 7.08646 311.402 209.596 528.137 528.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 24 1930 0.000256 2048 0 3888 71520 7.06637 295.121 209.422 511.662 511.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 24 1930 0.000256 2048 0 3888 71520 7.08176 290.044 209.613 506.789 506.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 12 24 1930 0.000256 2048 0 3888 71520 7.06701 434.995 209.37 651.481 651.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1930 0.000256 2048 0 3888 71624 7.0615 557.859 209.77 774.744 774.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 24 1930 0.000256 2048 0 3888 71624 7.08982 489.65 209.784 706.576 706.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 24 1930 0.000256 2048 0 3888 71624 7.08403 457.132 209.764 674.029 674.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 24 1930 0.000256 2048 0 3888 71624 7.09123 1292.95 209.594 1509.69 1509.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1930 0.000256 2048 0 3888 71568 7.0687 355.115 209.585 571.821 571.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 24 1930 0.000256 2048 0 3888 71568 7.0768 318.116 209.793 535.038 535.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 24 1930 0.000256 2048 0 3888 71568 7.07469 302.905 209.785 519.814 519.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 14 24 1930 0.000256 2048 0 3888 71568 7.0632 694.522 209.796 911.433 911.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1930 0.000256 2048 0 3888 71616 7.07126 519.055 209.796 735.973 736.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 24 1930 0.000256 2048 0 3888 71616 7.0656 471.225 209.625 687.967 688.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 24 1930 0.000256 2048 0 3888 71616 7.0656 439.181 209.597 655.894 655.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1930 0.000256 2048 0 3888 71552 7.07043 335.26 209.624 552.008 552.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 24 1930 0.000256 2048 0 3888 71552 7.06739 302.969 209.775 519.861 519.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 24 1930 0.000256 2048 0 3888 71552 7.06509 293.581 209.615 510.309 510.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1930 0.000256 2048 0 3888 71568 7.12544 595.282 209.49 811.95 812.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 24 1930 0.000256 2048 0 3888 71568 7.11834 541.119 209.663 757.95 758.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 24 1930 0.000256 2048 0 3888 71568 7.06362 530.304 209.641 747.062 747.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1930 0.000256 2048 0 3888 71424 7.06202 417.983 209.295 634.391 634.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 24 1930 0.000256 2048 0 3888 71424 7.06739 391.348 209.291 607.758 607.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 24 1930 0.000256 2048 0 3888 71424 7.08493 387.113 209.295 603.543 603.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1930 0.000256 2048 0 3888 71600 7.06381 563.283 209.79 780.189 780.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 24 1930 0.000256 2048 0 3888 71600 7.06646 520.163 209.787 737.071 737.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 24 1930 0.000256 2048 0 3888 71600 7.1576 509.543 209.782 726.536 726.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1930 0.000256 2048 0 3888 71520 7.0631 405.877 209.763 622.755 622.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 24 1930 0.000256 2048 0 3888 71520 7.08198 379.178 209.766 596.073 596.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 24 1930 0.000256 2048 0 3888 71520 7.06355 373.221 209.586 589.921 589.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1930 0.000256 2048 0 3888 71520 7.11136 727.4 209.388 943.951 944.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 24 1930 0.000256 2048 0 3888 71520 7.09885 588.636 209.451 805.236 805.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 24 1930 0.000256 2048 0 3888 71520 7.08198 546.274 209.574 762.981 763.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1930 0.000256 2048 0 3888 71424 7.07478 461.462 209.42 678.01 678.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 24 1930 0.000256 2048 0 3888 71424 7.11306 405.651 209.428 622.242 622.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 24 24 1930 0.000256 2048 0 3888 71424 7.08573 376.675 209.565 593.376 593.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1930 0.000256 2048 0 3888 71600 7.08813 714.713 209.818 931.67 931.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 24 1930 0.000256 2048 0 3888 71600 7.15226 602.363 209.648 819.213 819.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 24 1930 0.000256 2048 0 3888 71600 7.09677 564.508 209.846 781.501 781.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1930 0.000256 2048 0 3888 71400 7.06355 483.828 209.552 700.494 700.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 24 1930 0.000256 2048 0 3888 71400 7.05779 417.694 209.557 634.358 634.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 25 24 1930 0.000256 2048 0 3888 71400 7.06666 394.963 209.377 611.461 611.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1930 0.000256 2048 0 3888 71568 7.07178 699.916 209.599 916.638 916.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 24 1930 0.000256 2048 0 3888 71568 7.06554 607.258 209.621 823.996 824.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 24 1930 0.000256 2048 0 3888 71568 7.08019 567.781 209.764 784.677 784.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1930 0.000256 2048 0 3888 71456 7.06794 463.048 209.785 679.954 680.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 24 1930 0.000256 2048 0 3888 71456 7.07395 434.244 209.605 650.971 651.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 28 24 1930 0.000256 2048 0 3888 71456 7.068 391.86 209.57 608.549 608.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1930 0.000256 2048 0 3888 71520 7.05872 678.203 209.442 894.754 894.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 24 1930 0.000256 2048 0 3888 71520 7.06867 584.281 209.435 800.834 800.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 24 1930 0.000256 2048 0 3888 71520 7.06016 563.448 209.655 780.214 780.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1930 0.000256 2048 0 3888 71280 7.06765 438.324 209.166 654.611 654.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 24 1930 0.000256 2048 0 3888 71280 7.07245 428.003 209.357 644.481 644.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 30 24 1930 0.000256 2048 0 3888 71280 7.07789 396.19 209.161 612.479 612.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1930 0.000256 2048 0 3888 71552 7.12944 650.231 209.592 867.012 867.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 24 1930 0.000256 2048 0 3888 71552 7.06589 568.433 209.545 785.095 785.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1930 0.000256 2048 0 3888 71424 7.07309 436.978 209.744 653.846 653.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 24 1930 0.000256 2048 0 3888 71424 7.07261 409.906 209.598 626.626 626.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1930 0.000256 2048 0 3900 71648 7.11475 525.359 209.848 742.38 742.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 25 1930 0.000256 2048 0 3900 71648 7.08806 491.742 209.84 708.72 708.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 25 1930 0.000256 2048 0 3900 71648 7.09018 479.259 209.679 696.077 696.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 25 1930 0.000256 2048 0 3900 71648 7.18691 1905.32 209.796 2122.35 2122.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1930 0.000256 2048 0 3900 71640 7.07242 473.999 209.645 690.768 690.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 25 1930 0.000256 2048 0 3900 71640 7.10253 445.995 209.823 662.972 663.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 25 1930 0.000256 2048 0 3900 71640 7.1312 435.535 209.848 652.565 652.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 25 1930 0.000256 2048 0 3900 71640 7.09373 2031.78 209.678 2248.6 2248.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1930 0.000256 2048 0 3900 71600 7.10042 306.536 209.82 523.509 523.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 25 1930 0.000256 2048 0 3900 71600 7.1273 294.435 209.846 511.461 511.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 25 1930 0.000256 2048 0 3900 71600 7.13523 286.56 209.678 503.426 503.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 10 25 1930 0.000256 2048 0 3900 71600 7.0776 1093.66 209.759 1310.55 1310.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1930 0.000256 2048 0 3900 71616 7.08454 503.162 209.556 719.854 719.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 25 1930 0.000256 2048 0 3900 71616 7.09005 473.507 209.801 690.448 690.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 25 1930 0.000256 2048 0 3900 71616 7.07318 455.793 209.804 672.722 672.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 25 1930 0.000256 2048 0 3900 71616 7.06749 1016.22 209.76 1233.1 1233.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1930 0.000256 2048 0 3900 71520 7.06323 323.879 209.647 540.638 540.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 25 1930 0.000256 2048 0 3900 71520 7.0719 309.498 209.506 526.127 526.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 25 1930 0.000256 2048 0 3900 71520 7.0656 302.442 209.501 519.058 519.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 12 25 1930 0.000256 2048 0 3900 71520 7.15763 552.335 209.455 768.998 769.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1930 0.000256 2048 0 3900 71624 7.07994 539.244 209.837 756.211 756.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 25 1930 0.000256 2048 0 3900 71624 7.07046 472.424 209.64 689.189 689.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 25 1930 0.000256 2048 0 3900 71624 7.18986 439.65 209.82 656.71 656.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 25 1930 0.000256 2048 0 3900 71624 7.15162 1285.38 209.809 1502.39 1502.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1930 0.000256 2048 0 3900 71568 7.06557 342.474 209.645 559.235 559.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 25 1930 0.000256 2048 0 3900 71568 7.07789 306.173 209.652 522.954 523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 25 1930 0.000256 2048 0 3900 71568 7.13517 292.609 209.824 509.616 509.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 14 25 1930 0.000256 2048 0 3900 71568 7.07379 689.593 209.651 906.372 906.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1930 0.000256 2048 0 3900 71616 7.07606 546.823 209.615 763.567 763.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 25 1930 0.000256 2048 0 3900 71616 7.07789 495.305 209.595 712.027 712.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 25 1930 0.000256 2048 0 3900 71616 7.08032 470.37 209.678 687.18 687.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1930 0.000256 2048 0 3900 71552 7.07536 350.921 209.85 567.898 567.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 25 1930 0.000256 2048 0 3900 71552 7.14342 328.287 209.646 545.135 545.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 25 1930 0.000256 2048 0 3900 71552 7.08346 310.366 209.85 527.351 527.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1930 0.000256 2048 0 3900 71568 7.08595 595.673 209.741 812.551 812.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 25 1930 0.000256 2048 0 3900 71568 7.0656 549.552 209.715 766.384 766.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 25 1930 0.000256 2048 0 3900 71568 7.07331 538.356 209.686 755.168 755.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1930 0.000256 2048 0 3900 71424 7.0697 429.394 209.379 645.892 645.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 25 1930 0.000256 2048 0 3900 71424 7.0697 401.294 209.348 617.763 617.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 25 1930 0.000256 2048 0 3900 71424 7.06714 394.318 209.519 610.956 611.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1930 0.000256 2048 0 3900 71600 7.07309 580.252 209.823 797.199 797.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 25 1930 0.000256 2048 0 3900 71600 7.07539 533.286 209.821 750.234 750.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 25 1930 0.000256 2048 0 3900 71600 7.09955 520.641 209.635 737.425 737.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1930 0.000256 2048 0 3900 71520 7.08598 409.131 209.634 625.901 625.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 25 1930 0.000256 2048 0 3900 71520 7.09651 387.106 209.844 604.099 604.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 25 1930 0.000256 2048 0 3900 71520 7.07744 382.459 211.697 601.288 601.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1930 0.000256 2048 0 3900 71520 7.23558 707.54 209.626 924.452 924.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 25 1930 0.000256 2048 0 3900 71520 7.11075 591.317 209.482 807.962 808.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 25 1930 0.000256 2048 0 3900 71520 7.11459 545.398 209.652 762.218 762.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1930 0.000256 2048 0 3900 71424 7.11462 472.586 209.477 689.229 689.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 25 1930 0.000256 2048 0 3900 71424 7.06694 407.513 209.666 624.296 624.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 24 25 1930 0.000256 2048 0 3900 71424 7.07187 381.938 209.65 598.714 598.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1930 0.000256 2048 0 3900 71500 7.07965 706.875 209.435 923.441 923.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 25 1930 0.000256 2048 0 3900 71500 7.06192 600.06 209.439 816.613 816.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 25 1930 0.000256 2048 0 3900 71500 7.07827 570.175 209.609 786.912 786.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1930 0.000256 2048 0 3900 71400 7.06896 476.091 209.431 692.643 692.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 25 1930 0.000256 2048 0 3900 71400 7.07088 420.446 209.588 637.158 637.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 25 25 1930 0.000256 2048 0 3900 71400 7.05946 398.932 209.463 615.506 615.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1930 0.000256 2048 0 3900 71568 7.0785 686.899 209.659 903.686 903.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 25 1930 0.000256 2048 0 3900 71568 7.10406 594.368 211.65 813.172 813.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 25 1930 0.000256 2048 0 3900 71568 7.07494 558.324 209.647 775.095 775.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1930 0.000256 2048 0 3900 71456 7.09427 452.288 209.767 669.197 669.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 25 1930 0.000256 2048 0 3900 71456 7.11066 428.044 209.809 645.011 645.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 28 25 1930 0.000256 2048 0 3900 71456 7.07571 391.103 209.824 608.05 608.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1930 0.000256 2048 0 3900 71520 7.06166 665.847 209.713 882.674 882.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 25 1930 0.000256 2048 0 3900 71520 7.07552 576.58 209.544 793.249 793.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 25 1930 0.000256 2048 0 3900 71520 7.08058 561.294 209.687 778.115 778.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1930 0.000256 2048 0 3900 71280 7.09923 439.251 209.216 655.618 655.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 25 1930 0.000256 2048 0 3900 71280 7.05536 420.03 209.414 636.55 636.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 30 25 1930 0.000256 2048 0 3900 71280 7.05741 396.388 209.246 612.74 612.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1930 0.000256 2048 0 3900 71552 7.11379 637.281 209.673 854.121 854.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 25 1930 0.000256 2048 0 3900 71552 7.10451 580.062 209.642 796.859 796.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1930 0.000256 2048 0 3900 71424 7.07584 448.748 209.799 665.676 665.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 25 1930 0.000256 2048 0 3900 71424 7.09821 410.432 209.824 627.403 627.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1930 0.000256 2048 0 3904 71648 7.07789 461.832 209.795 678.755 678.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 32 1930 0.000256 2048 0 3904 71648 7.07149 434.834 209.839 651.793 651.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 32 1930 0.000256 2048 0 3904 71648 7.0727 426.594 209.838 643.554 643.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 32 1930 0.000256 2048 0 3904 71648 7.0936 676.399 209.638 893.182 893.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1930 0.000256 2048 0 3904 71616 7.07357 297.995 209.815 514.936 514.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 32 1930 0.000256 2048 0 3904 71616 7.09981 285.762 209.619 502.532 502.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 32 1930 0.000256 2048 0 3904 71616 7.07702 280.683 209.861 497.671 497.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 8 32 1930 0.000256 2048 0 3904 71616 7.08035 409.147 209.637 625.917 625.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1930 0.000256 2048 0 3904 71640 7.0745 472.587 209.848 689.558 689.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 32 1930 0.000256 2048 0 3904 71640 7.07638 444.096 209.656 660.881 660.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 32 1930 0.000256 2048 0 3904 71640 7.07728 428.087 209.857 645.072 645.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 32 1930 0.000256 2048 0 3904 71640 7.10042 951.636 209.839 1168.64 1168.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1930 0.000256 2048 0 3904 71600 7.07629 303.165 209.662 519.953 520.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 32 1930 0.000256 2048 0 3904 71600 7.0855 289.798 209.857 506.793 506.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 32 1930 0.000256 2048 0 3904 71600 7.15184 283.484 209.836 500.527 500.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 10 32 1930 0.000256 2048 0 3904 71600 7.07405 511.355 209.834 728.314 728.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1930 0.000256 2048 0 3904 71616 7.064 512.679 209.82 729.616 729.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 32 1930 0.000256 2048 0 3904 71616 7.07021 460.034 209.814 676.971 677.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 32 1930 0.000256 2048 0 3904 71616 7.07027 430.096 209.646 646.863 646.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1930 0.000256 2048 0 3904 71520 7.10214 329.539 209.503 546.193 546.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 32 1930 0.000256 2048 0 3904 71520 7.06918 291.895 209.687 508.702 508.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 32 1930 0.000256 2048 0 3904 71520 7.12595 283.379 209.458 500.013 500.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1930 0.000256 2048 0 3904 71624 7.07526 506.032 209.859 723.017 723.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 32 1930 0.000256 2048 0 3904 71624 7.0855 454.051 209.819 671.005 671.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 32 1930 0.000256 2048 0 3904 71624 7.10656 432.028 209.819 649.003 649.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1930 0.000256 2048 0 3904 71568 7.07507 321.919 209.862 538.908 538.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 32 1930 0.000256 2048 0 3904 71568 7.07562 300.248 209.66 517.033 517.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 32 1930 0.000256 2048 0 3904 71568 7.07965 284.318 209.815 501.265 501.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1930 0.000256 2048 0 3904 71400 7.07354 264.164 209.391 480.68 480.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 32 1930 0.000256 2048 0 3904 71400 7.05651 243.655 209.538 460.306 460.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 32 1930 0.000256 2048 0 3904 71400 7.08688 235.901 209.514 452.552 452.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1930 0.000256 2048 0 3904 71616 7.07322 492.694 209.661 709.481 709.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 32 1930 0.000256 2048 0 3904 71616 7.0719 447.826 209.861 664.807 664.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 32 1930 0.000256 2048 0 3904 71616 7.06893 493.294 209.618 710.031 710.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1930 0.000256 2048 0 3904 71552 7.07763 318.893 209.844 535.867 535.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 32 1930 0.000256 2048 0 3904 71552 7.08291 299.923 209.668 516.726 516.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 32 1930 0.000256 2048 0 3904 71552 7.0703 315.94 209.666 532.728 532.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1930 0.000256 2048 0 3904 71424 7.0656 266.756 211.491 485.365 485.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 32 1930 0.000256 2048 0 3904 71424 7.06381 249 209.521 465.636 465.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 16 32 1930 0.000256 2048 0 3904 71424 7.06355 264.192 209.526 480.831 480.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1930 0.000256 2048 0 3904 71568 7.07174 733.064 209.501 949.69 949.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 32 1930 0.000256 2048 0 3904 71568 7.06982 596.005 209.538 812.662 812.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 32 1930 0.000256 2048 0 3904 71568 7.10579 553.195 209.553 769.906 769.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1930 0.000256 2048 0 3904 71424 7.05536 456.489 209.396 672.99 673.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 32 1930 0.000256 2048 0 3904 71424 7.08243 412.616 209.354 629.103 629.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 32 1930 0.000256 2048 0 3904 71424 7.0656 388.839 209.539 605.493 605.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1930 0.000256 2048 0 3904 71280 7.084 376.013 209.324 592.472 592.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 32 1930 0.000256 2048 0 3904 71280 7.08755 365.569 209.196 581.906 581.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 18 32 1930 0.000256 2048 0 3904 71280 7.06765 362.924 209.345 579.389 579.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1930 0.000256 2048 0 3904 71600 7.07379 681.497 209.841 898.464 898.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 32 1930 0.000256 2048 0 3904 71600 7.09587 577.948 209.671 794.763 794.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 32 1930 0.000256 2048 0 3904 71600 7.15274 548.282 209.82 765.306 765.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1930 0.000256 2048 0 3904 71520 7.07174 460.777 209.622 677.519 677.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 32 1930 0.000256 2048 0 3904 71520 7.0736 403.601 209.699 620.424 620.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 32 1930 0.000256 2048 0 3904 71520 7.07245 382.319 209.66 599.102 599.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1930 0.000256 2048 0 3904 71280 7.0615 380.743 209.285 597.14 597.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 32 1930 0.000256 2048 0 3904 71280 7.09018 347.185 209.215 563.539 563.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 20 32 1930 0.000256 2048 0 3904 71280 7.05146 334.641 209.409 551.153 551.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1930 0.000256 2048 0 3904 71520 7.06707 645.332 209.487 861.937 861.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 32 1930 0.000256 2048 0 3904 71520 7.07299 553.642 209.494 770.268 770.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1930 0.000256 2048 0 3904 71424 7.07171 417.931 209.487 634.542 634.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 32 1930 0.000256 2048 0 3904 71424 7.06861 407.204 209.496 623.827 623.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1930 0.000256 2048 0 3904 71136 7.19002 364.227 208.927 580.395 580.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 24 32 1930 0.000256 2048 0 3904 71136 7.04272 341.846 209.004 557.942 558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1930 0.000256 2048 0 3904 71500 7.06765 637.411 209.474 854.006 854.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 32 1930 0.000256 2048 0 3904 71500 7.17363 577.658 209.445 794.326 794.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1930 0.000256 2048 0 3904 71400 7.0577 441.125 209.4 657.632 657.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 32 1930 0.000256 2048 0 3904 71400 7.0705 408.841 209.425 625.39 625.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1930 0.000256 2048 0 3904 71100 7.06304 365.885 209.006 582.005 582.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 25 32 1930 0.000256 2048 0 3904 71100 7.03898 351.367 209.055 567.511 567.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1930 0.000256 2048 0 3904 71568 7.14992 617.566 209.694 834.461 834.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 32 1930 0.000256 2048 0 3904 71568 7.06902 558.189 209.635 774.944 774.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1930 0.000256 2048 0 3904 71456 7.07597 429.07 209.695 645.89 645.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 32 1930 0.000256 2048 0 3904 71456 7.06742 395.711 209.866 612.694 612.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1930 0.000256 2048 0 3904 71232 7.05654 354.275 209.365 570.745 570.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 28 32 1930 0.000256 2048 0 3904 71232 7.05555 343.921 209.317 560.344 560.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1930 0.000256 2048 0 3904 71520 7.20275 604.627 209.586 821.469 821.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 32 1930 0.000256 2048 0 3904 71520 7.14208 561.805 209.548 778.549 778.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1930 0.000256 2048 0 3904 71280 7.06765 433.429 209.424 649.973 650.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 32 1930 0.000256 2048 0 3904 71280 7.07174 399.098 209.322 615.545 615.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1930 0.000256 2048 0 3904 71280 7.07731 358.211 209.5 574.841 574.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 30 32 1930 0.000256 2048 0 3904 71280 7.19907 349.655 209.559 566.463 566.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1930 0.000256 2048 0 3904 71552 7.09197 611.144 209.656 827.945 828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 32 1930 0.000256 2048 0 3904 71552 7.15981 561.068 209.654 777.934 777.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1930 0.000256 2048 0 3904 71424 7.0737 414.116 209.696 630.937 630.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 32 1930 0.000256 2048 0 3904 71424 7.07994 400.857 209.616 617.6 617.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1930 0.000256 2048 0 3904 71040 7.04538 372.273 208.916 588.286 588.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 32 32 1930 0.000256 2048 0 3904 71040 7.04307 358.871 209.151 575.116 575.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1930 0.000256 2048 0 3880 71680 7.07626 466.913 209.839 683.879 683.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 40 1930 0.000256 2048 0 3880 71680 7.07584 438.796 209.825 655.746 655.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 40 1930 0.000256 2048 0 3880 71680 7.12285 424.159 209.648 640.981 641.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 40 1930 0.000256 2048 0 3880 71680 7.20442 912.945 209.8 1130 1130.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1930 0.000256 2048 0 3880 71616 7.09222 298.957 209.735 515.834 515.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 40 1930 0.000256 2048 0 3880 71616 7.06739 286.765 209.753 503.635 503.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 40 1930 0.000256 2048 0 3880 71616 7.08992 280.127 209.73 496.999 497.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 8 40 1930 0.000256 2048 0 3880 71616 7.0697 490.301 209.736 707.16 707.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1930 0.000256 2048 0 3880 71680 7.10096 522.463 209.842 739.456 739.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 40 1930 0.000256 2048 0 3880 71680 7.07584 486.624 209.846 703.595 703.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 40 1930 0.000256 2048 0 3880 71680 7.07994 454.96 209.67 671.764 671.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1930 0.000256 2048 0 3880 71600 7.0647 338.719 209.556 555.388 555.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 40 1930 0.000256 2048 0 3880 71600 7.0656 316.032 209.706 532.855 532.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 40 1930 0.000256 2048 0 3880 71600 7.06682 298.747 209.727 515.591 515.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1930 0.000256 2048 0 3880 71520 7.06429 277.491 209.624 494.233 494.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 40 1930 0.000256 2048 0 3880 71520 7.06765 257.914 209.482 474.514 474.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 40 1930 0.000256 2048 0 3880 71520 7.06096 248.919 209.402 465.434 465.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1930 0.000256 2048 0 3880 71664 7.09949 489.282 209.651 706.083 706.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 40 1930 0.000256 2048 0 3880 71664 7.07411 440.65 209.653 657.43 657.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 40 1930 0.000256 2048 0 3880 71664 7.12339 425.925 209.845 642.946 642.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1930 0.000256 2048 0 3880 71616 7.07994 321.856 209.846 538.833 538.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 40 1930 0.000256 2048 0 3880 71616 7.10288 293.811 209.838 510.804 510.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 40 1930 0.000256 2048 0 3880 71616 7.11405 280.072 209.648 496.883 496.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1930 0.000256 2048 0 3880 71568 7.1024 263.897 209.799 480.851 480.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 40 1930 0.000256 2048 0 3880 71568 7.07789 242.133 209.649 458.913 458.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 40 1930 0.000256 2048 0 3880 71568 7.0752 259.951 209.647 476.722 476.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1930 0.000256 2048 0 3880 71624 7.07379 703.461 209.561 920.145 920.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 40 1930 0.000256 2048 0 3880 71624 7.068 562.458 209.556 779.134 779.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 40 1930 0.000256 2048 0 3880 71624 7.06416 490.851 209.56 707.527 707.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1930 0.000256 2048 0 3880 71568 7.10042 442.52 209.515 659.186 659.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 40 1930 0.000256 2048 0 3880 71568 7.09018 374.858 209.541 591.537 591.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 40 1930 0.000256 2048 0 3880 71568 7.07693 318.03 209.71 534.869 534.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1930 0.000256 2048 0 3880 71400 7.07744 357.434 209.435 573.994 574.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 40 1930 0.000256 2048 0 3880 71400 7.04912 299.687 209.211 515.996 516.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 40 1930 0.000256 2048 0 3880 71400 7.1207 260.168 209.256 476.596 476.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1930 0.000256 2048 0 3880 71616 7.06272 650.499 209.565 867.178 867.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 40 1930 0.000256 2048 0 3880 71616 7.06586 518.647 209.501 735.267 735.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 40 1930 0.000256 2048 0 3880 71616 7.07821 475.613 209.554 692.299 692.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1930 0.000256 2048 0 3880 71552 7.0663 398.457 209.558 615.136 615.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 40 1930 0.000256 2048 0 3880 71552 7.06666 346.368 209.76 563.254 563.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 40 1930 0.000256 2048 0 3880 71552 7.06288 307.078 209.755 523.944 524.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1930 0.000256 2048 0 3880 71424 7.07178 327.969 209.536 544.627 544.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 40 1930 0.000256 2048 0 3880 71424 7.10861 289.985 209.566 506.711 506.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 16 40 1930 0.000256 2048 0 3880 71424 7.20077 255.856 209.56 472.668 472.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1930 0.000256 2048 0 3880 71640 7.07926 672.087 209.681 888.897 888.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 40 1930 0.000256 2048 0 3880 71640 7.10989 583.576 209.676 800.412 800.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 40 1930 0.000256 2048 0 3880 71640 7.23894 558.631 209.794 775.726 775.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1930 0.000256 2048 0 3880 71568 7.0752 438.475 209.822 655.423 655.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 40 1930 0.000256 2048 0 3880 71568 7.13094 429.199 209.631 646.014 646.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 40 1930 0.000256 2048 0 3880 71568 7.1143 392.781 209.827 609.771 609.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1930 0.000256 2048 0 3880 71496 7.07322 385.118 209.795 602.036 602.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 40 1930 0.000256 2048 0 3880 71496 7.09421 353.113 209.817 570.073 570.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 18 40 1930 0.000256 2048 0 3880 71496 7.2151 342.612 209.646 559.525 559.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1930 0.000256 2048 0 3880 71424 7.0697 342.524 209.674 559.319 559.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 18 40 1930 0.000256 2048 0 3880 71424 7.07709 323.367 209.641 540.136 540.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 18 40 1930 0.000256 2048 0 3880 71424 7.14342 323.334 209.601 540.14 540.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1930 0.000256 2048 0 3880 71600 7.06669 631.71 209.753 848.58 848.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 40 1930 0.000256 2048 0 3880 71600 7.0697 566.708 209.59 783.421 783.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1930 0.000256 2048 0 3880 71520 7.0656 427.278 209.507 643.903 643.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 40 1930 0.000256 2048 0 3880 71520 7.06765 400.597 209.584 617.302 617.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1930 0.000256 2048 0 3880 71280 7.05811 357.669 209.132 573.914 573.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 40 1930 0.000256 2048 0 3880 71280 7.09702 348.438 209.305 564.888 564.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1930 0.000256 2048 0 3880 71360 7.07152 350.054 209.757 566.942 566.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 20 40 1930 0.000256 2048 0 3880 71360 7.07229 316.123 209.754 533.002 533.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1930 0.000256 2048 0 3880 71616 7.08698 593.798 209.821 810.758 810.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 40 1930 0.000256 2048 0 3880 71616 7.08358 544.51 209.596 761.239 761.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1930 0.000256 2048 0 3880 71424 7.07549 421.036 209.416 637.576 637.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 40 1930 0.000256 2048 0 3880 71424 7.07027 386.986 209.558 603.667 603.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1930 0.000256 2048 0 3880 71424 7.09837 348.492 209.844 565.484 565.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 24 40 1930 0.000256 2048 0 3880 71424 7.07606 334.542 209.674 551.343 551.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1930 0.000256 2048 0 3880 71040 7.05325 326.19 208.901 542.195 542.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 24 40 1930 0.000256 2048 0 3880 71040 7.11037 319.655 208.883 535.699 535.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1930 0.000256 2048 0 3880 71600 7.1136 615.635 209.759 832.559 832.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 40 1930 0.000256 2048 0 3880 71600 7.07654 567.07 209.815 784.012 784.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1930 0.000256 2048 0 3880 71400 7.06432 420.172 209.306 636.594 636.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 40 1930 0.000256 2048 0 3880 71400 7.06176 403.186 209.534 619.833 619.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1930 0.000256 2048 0 3880 71400 7.06656 364.179 209.655 580.952 581.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 25 40 1930 0.000256 2048 0 3880 71400 7.06733 353.851 209.789 570.759 570.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1930 0.000256 2048 0 3880 71200 7.06419 331.937 209.518 548.569 548.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 25 40 1930 0.000256 2048 0 3880 71200 7.08426 325.529 209.334 541.998 542.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1930 0.000256 2048 0 3888 71648 7.17117 500.836 209.568 717.628 717.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 48 1930 0.000256 2048 0 3888 71648 7.10083 453.48 209.788 670.419 670.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 48 1930 0.000256 2048 0 3888 71648 7.07331 426.681 209.626 643.433 643.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1930 0.000256 2048 0 3888 71616 7.0656 326.418 209.604 543.139 543.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 48 1930 0.000256 2048 0 3888 71616 7.09677 290.324 209.584 507.058 507.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 48 1930 0.000256 2048 0 3888 71616 7.07402 280.095 209.597 496.817 496.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1930 0.000256 2048 0 3888 71520 7.0656 270.108 209.627 486.85 486.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 48 1930 0.000256 2048 0 3888 71520 7.13651 245.565 209.424 462.172 462.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 48 1930 0.000256 2048 0 3888 71520 7.12022 231.169 209.374 447.716 447.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1930 0.000256 2048 0 3888 71640 7.07789 488.604 209.62 705.352 705.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 48 1930 0.000256 2048 0 3888 71640 7.06355 441.031 209.597 657.742 657.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 48 1930 0.000256 2048 0 3888 71640 7.06765 425.181 209.79 642.091 642.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1930 0.000256 2048 0 3888 71600 7.06723 322.29 209.594 539.001 539.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 48 1930 0.000256 2048 0 3888 71600 7.0713 294.257 209.746 511.127 511.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 48 1930 0.000256 2048 0 3888 71600 7.07715 279.206 209.793 496.127 496.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1930 0.000256 2048 0 3888 71520 7.06589 262.106 209.641 478.866 478.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 48 1930 0.000256 2048 0 3888 71520 7.06848 241.689 209.689 458.5 458.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 48 1930 0.000256 2048 0 3888 71520 7.09523 259.161 209.718 476.026 476.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1930 0.000256 2048 0 3888 71616 7.1335 685.162 209.724 902.073 902.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 48 1930 0.000256 2048 0 3888 71616 7.06083 547.961 209.705 764.777 764.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 48 1930 0.000256 2048 0 3888 71616 7.13728 478.075 209.706 694.969 695.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1930 0.000256 2048 0 3888 71520 7.09766 430.059 209.447 646.655 646.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 48 1930 0.000256 2048 0 3888 71520 7.07789 364.936 209.398 581.461 581.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 48 1930 0.000256 2048 0 3888 71520 7.06563 309.601 209.366 526.083 526.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1930 0.000256 2048 0 3888 71424 7.06355 346.981 209.284 563.38 563.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 48 1930 0.000256 2048 0 3888 71424 7.05741 291.996 209.451 508.554 508.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 48 1930 0.000256 2048 0 3888 71424 7.06189 252.998 209.465 469.576 469.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1930 0.000256 2048 0 3888 71424 7.10435 294.045 209.421 510.619 510.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 48 1930 0.000256 2048 0 3888 71424 7.07379 258.499 209.454 475.078 475.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 12 48 1930 0.000256 2048 0 3888 71424 7.06282 226.445 209.595 443.151 443.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1930 0.000256 2048 0 3888 71624 7.19245 634.095 209.555 850.896 850.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 48 1930 0.000256 2048 0 3888 71624 7.06448 528.699 209.777 745.59 745.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 48 1930 0.000256 2048 0 3888 71624 7.13933 471.703 209.762 688.654 688.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1930 0.000256 2048 0 3888 71568 7.12189 400.775 209.769 617.718 617.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 48 1930 0.000256 2048 0 3888 71568 7.08765 358.67 209.622 575.432 575.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 48 1930 0.000256 2048 0 3888 71568 7.06486 313.082 209.596 529.794 529.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1930 0.000256 2048 0 3888 71400 7.08122 328.817 209.3 545.247 545.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 48 1930 0.000256 2048 0 3888 71400 7.14547 294.135 209.467 510.796 510.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 48 1930 0.000256 2048 0 3888 71400 7.05974 255.858 209.326 472.295 472.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1930 0.000256 2048 0 3888 71456 7.0879 296.552 209.584 513.275 513.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 48 1930 0.000256 2048 0 3888 71456 7.0663 253.263 209.792 470.174 470.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 14 48 1930 0.000256 2048 0 3888 71456 7.64928 234.226 209.602 452.214 452.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1930 0.000256 2048 0 3888 71616 7.07606 598.989 209.591 815.71 815.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 48 1930 0.000256 2048 0 3888 71616 7.06355 501.998 209.746 718.86 718.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1930 0.000256 2048 0 3888 71552 7.0656 383.494 209.741 600.35 600.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 48 1930 0.000256 2048 0 3888 71552 7.2855 338.538 209.768 555.642 555.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1930 0.000256 2048 0 3888 71424 7.06355 313.852 209.598 530.563 530.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 48 1930 0.000256 2048 0 3888 71424 7.06154 279.669 209.452 496.232 496.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1930 0.000256 2048 0 3888 71424 7.08374 278.075 209.578 494.789 494.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 16 48 1930 0.000256 2048 0 3888 71424 7.06688 245.73 209.628 462.475 462.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1930 0.000256 2048 0 3888 71568 7.06765 600.232 209.629 816.981 817.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 48 1930 0.000256 2048 0 3888 71568 7.0615 556.962 211.526 775.603 775.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1930 0.000256 2048 0 3888 71424 7.09837 418.483 209.328 634.958 635.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 48 1930 0.000256 2048 0 3888 71424 7.06355 395.939 209.485 612.538 612.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1930 0.000256 2048 0 3888 71280 7.05395 354.003 209.047 570.153 570.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 48 1930 0.000256 2048 0 3888 71280 7.0537 342.774 209.299 559.178 559.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1930 0.000256 2048 0 3888 71136 7.04307 352.503 209.076 568.673 568.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 18 48 1930 0.000256 2048 0 3888 71136 7.04051 328.022 209.062 544.176 544.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1930 0.000256 2048 0 3888 71600 7.07734 596.005 209.748 812.883 812.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 48 1930 0.000256 2048 0 3888 71600 7.07994 552.017 209.74 768.889 768.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1930 0.000256 2048 0 3888 71520 7.07274 425.939 209.586 642.649 642.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 48 1930 0.000256 2048 0 3888 71520 7.15789 393.259 209.627 610.093 610.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1930 0.000256 2048 0 3888 71280 7.06 351.429 209.362 567.902 567.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 48 1930 0.000256 2048 0 3888 71280 7.0561 341.082 209.367 557.556 557.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1930 0.000256 2048 0 3888 71360 7.07149 328.943 209.589 545.656 545.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 20 48 1930 0.000256 2048 0 3888 71360 7.06163 327.678 209.765 544.557 544.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1930 0.000256 2048 0 3900 71648 7.10272 527.642 209.619 744.417 744.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 50 1930 0.000256 2048 0 3900 71648 7.13261 486.931 209.843 703.96 704.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 50 1930 0.000256 2048 0 3900 71648 7.07242 454.06 209.675 670.859 670.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1930 0.000256 2048 0 3900 71616 7.07392 338.487 209.677 555.293 555.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 50 1930 0.000256 2048 0 3900 71616 7.09392 316.946 209.798 533.89 533.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 50 1930 0.000256 2048 0 3900 71616 7.0903 299.02 209.641 515.804 515.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1930 0.000256 2048 0 3900 71520 7.0656 277.578 209.475 494.17 494.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 50 1930 0.000256 2048 0 3900 71520 7.06678 258.324 209.65 475.091 475.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 50 1930 0.000256 2048 0 3900 71520 7.07123 249.622 209.429 466.172 466.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1930 0.000256 2048 0 3900 71640 7.08394 494.035 209.646 710.818 710.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 50 1930 0.000256 2048 0 3900 71640 7.07382 445.856 209.844 662.826 662.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 50 1930 0.000256 2048 0 3900 71640 7.07424 432.332 209.84 649.296 649.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1930 0.000256 2048 0 3900 71600 7.08077 318.796 209.82 535.749 535.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 50 1930 0.000256 2048 0 3900 71600 7.07933 299.158 209.654 515.942 515.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 50 1930 0.000256 2048 0 3900 71600 7.08323 284.132 209.843 501.11 501.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1930 0.000256 2048 0 3900 71520 7.06208 264.992 211.645 483.75 483.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 50 1930 0.000256 2048 0 3900 71520 7.08189 244.864 209.775 461.77 461.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 50 1930 0.000256 2048 0 3900 71520 7.10582 260.788 209.535 477.482 477.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1930 0.000256 2048 0 3900 71520 7.08198 227.743 209.798 444.673 444.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 10 50 1930 0.000256 2048 0 3900 71520 7.08077 219.473 209.675 436.279 436.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 10 50 1930 0.000256 2048 0 3900 71520 7.15066 232.493 209.848 449.541 449.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1930 0.000256 2048 0 3900 71616 7.07184 676.911 209.798 893.837 893.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 50 1930 0.000256 2048 0 3900 71616 7.07162 531.442 209.634 748.199 748.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 50 1930 0.000256 2048 0 3900 71616 7.07808 477.424 209.793 694.346 694.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1930 0.000256 2048 0 3900 71520 7.1287 420.922 209.506 637.61 637.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 50 1930 0.000256 2048 0 3900 71520 7.06422 352.988 209.474 569.578 569.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 50 1930 0.000256 2048 0 3900 71520 7.10989 309.968 209.504 526.633 526.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1930 0.000256 2048 0 3900 71424 7.06294 342.962 209.437 559.513 559.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 50 1930 0.000256 2048 0 3900 71424 7.08528 288.445 209.517 505.099 505.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 50 1930 0.000256 2048 0 3900 71424 7.07952 255.032 209.523 471.684 471.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1930 0.000256 2048 0 3900 71424 7.06237 292.137 209.459 508.712 508.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 50 1930 0.000256 2048 0 3900 71424 7.0736 258.303 209.617 475.042 475.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 12 50 1930 0.000256 2048 0 3900 71424 7.07078 227.848 209.67 444.638 444.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1930 0.000256 2048 0 3900 71624 7.07462 620.286 209.625 837.039 837.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 50 1930 0.000256 2048 0 3900 71624 7.07379 515.298 209.686 732.108 732.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 50 1930 0.000256 2048 0 3900 71624 7.07491 462.942 209.84 679.909 679.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1930 0.000256 2048 0 3900 71568 7.13792 394.664 209.654 611.51 611.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 50 1930 0.000256 2048 0 3900 71568 7.12704 350.353 209.643 567.174 567.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 50 1930 0.000256 2048 0 3900 71568 7.07606 303.294 209.793 520.215 520.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1930 0.000256 2048 0 3900 71400 7.0769 322.878 209.482 539.487 539.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 50 1930 0.000256 2048 0 3900 71400 7.08845 290.325 209.372 506.836 506.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 50 1930 0.000256 2048 0 3900 71400 7.10861 251.447 209.345 467.95 468.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1930 0.000256 2048 0 3900 71456 7.07584 291.375 209.651 508.153 508.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 50 1930 0.000256 2048 0 3900 71456 7.07533 248.615 209.622 465.364 465.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 14 50 1930 0.000256 2048 0 3900 71456 7.07072 225.586 209.849 442.556 442.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1930 0.000256 2048 0 3900 71616 7.07994 602.394 209.654 819.176 819.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 50 1930 0.000256 2048 0 3900 71616 7.07888 517.784 209.679 734.591 734.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1930 0.000256 2048 0 3900 71552 7.09686 391 209.795 607.943 607.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 50 1930 0.000256 2048 0 3900 71552 7.11082 354.861 209.82 571.846 571.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1930 0.000256 2048 0 3900 71424 7.09018 324.801 209.47 541.412 541.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 50 1930 0.000256 2048 0 3900 71424 7.07178 285.565 209.478 502.168 502.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1930 0.000256 2048 0 3900 71424 7.12669 283.239 209.644 500.062 500.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 16 50 1930 0.000256 2048 0 3900 71424 7.07459 255.343 209.798 472.267 472.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1930 0.000256 2048 0 3900 71568 7.08374 631.129 209.535 847.798 847.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 50 1930 0.000256 2048 0 3900 71568 7.06816 582.173 209.541 798.831 798.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1930 0.000256 2048 0 3900 71424 7.11283 449.348 209.682 666.192 666.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 50 1930 0.000256 2048 0 3900 71424 7.13136 413.188 209.293 629.661 629.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1930 0.000256 2048 0 3900 71280 7.07434 366.367 209.331 582.824 582.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 50 1930 0.000256 2048 0 3900 71280 7.11194 355.252 209.183 571.6 571.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1930 0.000256 2048 0 3900 71136 7.04 350.173 208.997 566.26 566.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 18 50 1930 0.000256 2048 0 3900 71136 7.0697 349.862 209.135 566.116 566.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1930 0.000256 2048 0 3900 71280 7.1759 320.186 209.538 536.952 537.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 18 50 1930 0.000256 2048 0 3900 71280 7.09619 313.154 209.693 529.996 530.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1930 0.000256 2048 0 3900 71600 7.07331 609.96 209.593 826.677 826.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 50 1930 0.000256 2048 0 3900 71600 7.07584 560.868 209.645 777.641 777.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1930 0.000256 2048 0 3900 71520 7.15981 422.021 209.654 638.886 638.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 50 1930 0.000256 2048 0 3900 71520 7.09856 397.703 209.65 614.504 614.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1930 0.000256 2048 0 3900 71280 7.05056 355.321 209.413 571.834 571.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 50 1930 0.000256 2048 0 3900 71280 7.05946 344.638 209.217 560.969 561.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1930 0.000256 2048 0 3900 71360 7.07395 327.779 209.844 544.749 544.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 20 50 1930 0.000256 2048 0 3900 71360 7.17638 319.054 209.822 536.103 536.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1930 0.000256 2048 0 3900 71200 7.0696 312.509 209.58 529.21 529.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 20 50 1930 0.000256 2048 0 3900 71200 7.08358 306.614 209.578 523.327 523.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1930 0.000256 2048 0 3900 71648 7.13786 486.746 209.674 703.609 703.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 60 1930 0.000256 2048 0 3900 71648 7.07469 442.057 209.797 658.98 659.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 60 1930 0.000256 2048 0 3900 71648 7.12973 425.593 209.82 642.598 642.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1930 0.000256 2048 0 3900 71616 7.11274 321.676 209.797 538.639 538.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 60 1930 0.000256 2048 0 3900 71616 7.07776 294.849 209.838 511.813 511.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 60 1930 0.000256 2048 0 3900 71616 7.0743 278.777 209.838 495.743 495.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1930 0.000256 2048 0 3900 71520 7.06333 259.528 209.452 476.095 476.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 60 1930 0.000256 2048 0 3900 71520 7.06227 240.891 209.651 457.656 457.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 60 1930 0.000256 2048 0 3900 71520 7.07331 258.564 209.676 475.361 475.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1930 0.000256 2048 0 3900 71552 7.11917 225.115 209.648 441.934 441.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 60 1930 0.000256 2048 0 3900 71552 7.07584 216.605 209.648 433.38 433.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 8 60 1930 0.000256 2048 0 3900 71552 7.09738 227.635 209.676 444.456 444.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1930 0.000256 2048 0 3900 71640 7.10176 677.607 209.597 894.358 894.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 60 1930 0.000256 2048 0 3900 71640 7.11981 531.683 209.82 748.674 748.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 60 1930 0.000256 2048 0 3900 71640 7.08608 477.541 209.655 694.335 694.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1930 0.000256 2048 0 3900 71600 7.08861 421.81 209.798 638.752 638.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 60 1930 0.000256 2048 0 3900 71600 7.12451 353.3 209.844 570.319 570.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 60 1930 0.000256 2048 0 3900 71600 7.10835 309.946 209.641 526.747 526.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1930 0.000256 2048 0 3900 71520 7.06186 343.44 209.535 560.087 560.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 60 1930 0.000256 2048 0 3900 71520 7.05517 288.104 209.714 504.928 504.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 60 1930 0.000256 2048 0 3900 71520 7.0649 254.991 209.542 471.65 471.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1930 0.000256 2048 0 3900 71520 7.11475 291.339 209.842 508.347 508.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 10 60 1930 0.000256 2048 0 3900 71520 7.07114 258.435 209.64 475.197 475.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 10 60 1930 0.000256 2048 0 3900 71520 7.07146 227.496 209.84 444.454 444.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1930 0.000256 2048 0 3900 71616 7.06554 620.292 209.63 837.036 837.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 60 1930 0.000256 2048 0 3900 71616 7.06589 509.362 209.605 726.088 726.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 60 1930 0.000256 2048 0 3900 71616 7.068 465.383 209.732 682.235 682.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1930 0.000256 2048 0 3900 71520 7.06579 389.979 209.508 606.605 606.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 60 1930 0.000256 2048 0 3900 71520 7.07603 349.764 209.627 566.528 566.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 60 1930 0.000256 2048 0 3900 71520 7.05946 305.082 209.631 521.825 521.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1930 0.000256 2048 0 3900 71424 7.06355 320.416 209.384 536.916 536.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 60 1930 0.000256 2048 0 3900 71424 7.05344 290.661 209.473 507.238 507.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 60 1930 0.000256 2048 0 3900 71424 7.06819 253.02 209.54 469.68 469.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1930 0.000256 2048 0 3900 71424 7.0697 288.954 209.502 505.574 505.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 60 1930 0.000256 2048 0 3900 71424 7.17571 247.685 209.602 464.512 464.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 12 60 1930 0.000256 2048 0 3900 71424 7.0697 223.067 209.507 439.696 439.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1930 0.000256 2048 0 3900 71280 7.0615 249.957 209.216 466.285 466.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 12 60 1930 0.000256 2048 0 3900 71280 7.06774 224.846 209.391 441.358 441.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 10 12 60 1930 0.000256 2048 0 3900 71280 7.0537 208.403 209.363 424.87 424.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1930 0.000256 2048 0 3900 71624 7.14957 593.108 209.843 810.151 810.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 60 1930 0.000256 2048 0 3900 71624 7.07702 502.389 209.643 719.158 719.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1930 0.000256 2048 0 3900 71568 7.07088 378.274 209.82 595.21 595.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 60 1930 0.000256 2048 0 3900 71568 7.06995 342.387 209.826 559.331 559.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1930 0.000256 2048 0 3900 71400 7.07395 315.607 209.341 532.073 532.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 60 1930 0.000256 2048 0 3900 71400 7.1087 278.072 209.371 494.6 494.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1930 0.000256 2048 0 3900 71456 7.07219 277.993 209.678 494.794 494.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 60 1930 0.000256 2048 0 3900 71456 7.14205 247.937 209.816 464.946 464.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1930 0.000256 2048 0 3900 71400 7.08813 245.219 209.792 462.149 462.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 14 60 1930 0.000256 2048 0 3900 71400 7.07379 222.408 209.595 439.126 439.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1930 0.000256 2048 0 3900 71616 7.16758 542.877 209.643 759.738 759.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 60 1930 0.000256 2048 0 3900 71616 7.07994 478.995 209.841 695.968 696.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1930 0.000256 2048 0 3900 71552 7.08877 365.658 209.671 582.469 582.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 60 1930 0.000256 2048 0 3900 71552 7.172 335.479 209.676 552.38 552.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1930 0.000256 2048 0 3900 71424 7.064 302.262 209.503 518.883 518.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 60 1930 0.000256 2048 0 3900 71424 7.07248 275.409 209.621 492.154 492.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1930 0.000256 2048 0 3900 71424 7.0735 272.498 209.803 489.424 489.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 16 60 1930 0.000256 2048 0 3900 71424 7.10102 245.068 209.68 461.901 461.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1930 0.000256 2048 0 3900 71360 7.07757 249.494 209.819 466.442 466.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 16 60 1930 0.000256 2048 0 3900 71360 7.10829 225.133 209.641 441.932 441.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1930 0.000256 2048 0 3904 71648 7.17914 481.235 209.846 698.313 698.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 64 1930 0.000256 2048 0 3904 71648 7.14013 436.103 209.857 653.156 653.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 64 1930 0.000256 2048 0 3904 71648 7.07488 485.671 209.843 702.638 702.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1930 0.000256 2048 0 3904 71616 7.0721 310.54 209.662 527.325 527.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 64 1930 0.000256 2048 0 3904 71616 7.0697 292.256 209.8 509.175 509.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 64 1930 0.000256 2048 0 3904 71616 7.08342 309.401 209.613 526.146 526.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1930 0.000256 2048 0 3904 71520 7.1639 255.134 209.494 471.843 471.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 64 1930 0.000256 2048 0 3904 71520 7.10269 238.709 209.497 455.358 455.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 64 1930 0.000256 2048 0 3904 71520 7.06054 253.91 209.433 470.454 470.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1930 0.000256 2048 0 3904 71552 7.07789 220.852 209.668 437.65 437.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 64 1930 0.000256 2048 0 3904 71552 7.06995 213.929 209.617 430.666 430.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 8 64 1930 0.000256 2048 0 3904 71552 7.06765 226.855 209.668 443.643 443.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1930 0.000256 2048 0 3904 71640 7.07325 653.533 209.822 870.482 870.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 64 1930 0.000256 2048 0 3904 71640 7.06822 520.739 209.835 737.692 737.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 64 1930 0.000256 2048 0 3904 71640 7.07286 468.924 209.86 685.905 685.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1930 0.000256 2048 0 3904 71600 7.07091 399.741 209.814 616.676 616.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 64 1930 0.000256 2048 0 3904 71600 7.07379 340.033 209.691 556.847 556.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 64 1930 0.000256 2048 0 3904 71600 7.18998 300.213 209.866 517.32 517.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1930 0.000256 2048 0 3904 71520 7.0591 328.766 209.83 545.705 545.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 64 1930 0.000256 2048 0 3904 71520 7.06355 280.646 209.56 497.319 497.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 64 1930 0.000256 2048 0 3904 71520 7.09958 248.545 209.502 465.197 465.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1930 0.000256 2048 0 3904 71520 7.07187 282.697 209.635 499.459 499.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 10 64 1930 0.000256 2048 0 3904 71520 7.08342 247.279 209.658 464.072 464.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 10 64 1930 0.000256 2048 0 3904 71520 7.1303 225.753 209.619 442.554 442.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1930 0.000256 2048 0 3904 71400 7.10717 257.407 209.447 474.012 474.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 10 64 1930 0.000256 2048 0 3904 71400 7.05946 220.793 209.626 437.529 437.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 10 10 64 1930 0.000256 2048 0 3904 71400 7.10138 203.661 209.622 420.436 420.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1930 0.000256 2048 0 3904 71616 7.10778 601.108 209.813 818.08 818.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 64 1930 0.000256 2048 0 3904 71616 7.07174 495.299 209.656 712.078 712.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1930 0.000256 2048 0 3904 71520 7.07584 375.544 209.488 592.157 592.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 64 1930 0.000256 2048 0 3904 71520 7.12813 332.897 209.52 549.594 549.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1930 0.000256 2048 0 3904 71424 7.05533 309.076 209.539 525.722 525.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 64 1930 0.000256 2048 0 3904 71424 7.10451 274.362 209.538 491.055 491.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1930 0.000256 2048 0 3904 71424 7.10051 275.045 209.684 491.88 491.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 64 1930 0.000256 2048 0 3904 71424 7.0656 237.992 209.638 454.744 454.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1930 0.000256 2048 0 3904 71280 7.1007 240.685 209.381 457.217 457.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 12 64 1930 0.000256 2048 0 3904 71280 7.06083 218.995 209.385 435.492 435.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1930 0.000256 2048 0 3904 71624 7.07379 566.87 209.854 783.851 783.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 64 1930 0.000256 2048 0 3904 71624 7.08432 474.495 209.832 691.46 691.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1930 0.000256 2048 0 3904 71568 7.07002 359.043 209.668 575.832 575.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 64 1930 0.000256 2048 0 3904 71568 7.07293 329.254 209.817 546.194 546.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1930 0.000256 2048 0 3904 71400 7.06848 302.725 209.357 519.202 519.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 64 1930 0.000256 2048 0 3904 71400 7.05536 267.426 209.534 484.064 484.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1930 0.000256 2048 0 3904 71456 7.0697 266.637 209.861 483.619 483.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 64 1930 0.000256 2048 0 3904 71456 7.07738 236.261 209.627 453.018 453.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1930 0.000256 2048 0 3904 71400 7.07379 235.77 209.838 452.733 452.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 14 64 1930 0.000256 2048 0 3904 71400 7.07789 212.57 209.701 429.399 429.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1930 0.000256 2048 0 3904 71616 7.1639 542.515 209.838 759.568 759.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 64 1930 0.000256 2048 0 3904 71616 7.08464 472.4 209.669 689.203 689.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1930 0.000256 2048 0 3904 71552 7.07584 356.04 209.66 572.825 572.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 64 1930 0.000256 2048 0 3904 71552 7.0833 324.996 209.863 541.994 542.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1930 0.000256 2048 0 3904 71424 7.11427 293.71 209.524 510.399 510.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 64 1930 0.000256 2048 0 3904 71424 7.07594 270.812 209.518 487.456 487.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1930 0.000256 2048 0 3904 71424 7.0695 265.513 209.862 482.495 482.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 16 64 1930 0.000256 2048 0 3904 71424 7.07885 240.78 209.822 457.734 457.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1930 0.000256 2048 0 3904 71360 7.06851 242.924 209.853 459.894 459.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 16 64 1930 0.000256 2048 0 3904 71360 7.08141 221.446 209.855 438.433 438.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1930 0.000256 2048 0 3904 71040 7.04413 224.328 208.98 440.403 440.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 12 16 64 1930 0.000256 2048 0 3904 71040 7.05536 206.938 208.978 423.019 423.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1930 0.000256 2048 0 3968 71552 7.08515 487.546 209.802 704.484 704.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 4 128 1930 0.000256 2048 0 3968 71552 7.07174 440.402 209.609 657.135 657.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 4 128 1930 0.000256 2048 0 3968 71552 7.08045 490.865 209.59 707.587 707.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1930 0.000256 2048 0 3968 71520 7.12387 548.446 209.623 765.243 765.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 128 1930 0.000256 2048 0 3968 71520 7.08541 472.13 209.608 688.875 688.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1930 0.000256 2048 0 3968 71488 7.06758 356.017 209.607 572.739 572.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 128 1930 0.000256 2048 0 3968 71488 7.08608 320.41 209.78 537.328 537.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1930 0.000256 2048 0 3968 71424 7.06486 288.842 209.518 505.476 505.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 128 1930 0.000256 2048 0 3968 71424 7.07062 266.811 209.706 483.641 483.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1930 0.000256 2048 0 3968 71424 7.12704 257.985 209.6 474.762 474.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 128 1930 0.000256 2048 0 3968 71424 7.07174 234.787 209.804 451.711 451.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1930 0.000256 2048 0 3968 71360 7.07434 236.141 209.715 452.981 453.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 8 128 1930 0.000256 2048 0 3968 71360 7.06544 211.565 209.513 428.196 428.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1930 0.000256 2048 0 3968 71232 7.0697 218.208 209.267 434.592 434.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 12 8 128 1930 0.000256 2048 0 3968 71232 7.11027 201.151 209.259 417.569 417.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1930 0.000256 2048 0 3968 71232 7.06627 205.316 209.373 421.807 421.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 8 128 1930 0.000256 2048 0 3968 71232 7.11869 186.288 209.527 402.985 403.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1930 0.000256 2048 0 3968 71168 7.05946 194.385 209.214 410.706 410.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 16 8 128 1930 0.000256 2048 0 3968 71168 7.05843 0.01632 209.433 216.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1930 0.000256 2048 0 3900 71456 7.07174 187.797 209.592 404.509 404.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 8 60 1930 0.000256 2048 0 3900 71456 7.22534 180.042 209.825 397.142 397.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 8 60 1930 0.000256 2048 0 3900 71456 7.07267 188.281 209.828 405.23 405.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1930 0.000256 2048 0 3904 71456 7.11811 183.051 209.632 409.98 410.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 8 64 1930 0.000256 2048 0 3904 71456 7.0679 178.573 209.869 395.561 395.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 8 64 1930 0.000256 2048 0 3904 71456 7.07898 186.917 209.681 403.726 403.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1930 0.000256 2048 0 3900 71400 7.07165 187.93 209.823 404.876 404.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 10 50 1930 0.000256 2048 0 3900 71400 7.09632 182.338 209.845 399.33 399.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 10 50 1930 0.000256 2048 0 3900 71400 7.07002 191.441 209.593 408.155 408.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1930 0.000256 2048 0 3888 71400 7.08403 186.818 209.747 403.7 403.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 10 48 1930 0.000256 2048 0 3888 71400 7.13728 179.591 209.63 396.41 396.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 10 48 1930 0.000256 2048 0 3888 71400 7.10547 188.161 209.794 405.111 405.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1930 0.000256 2048 0 3904 71552 7.07555 213.727 209.613 430.465 430.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 32 1930 0.000256 2048 0 3904 71552 7.07459 209.619 209.666 426.411 426.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 8 32 1930 0.000256 2048 0 3904 71552 7.10947 208.384 209.652 425.194 425.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 8 8 32 1930 0.000256 2048 0 3904 71552 7.07533 283.344 209.856 500.324 500.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1930 0.000256 2048 0 3904 71040 7.14976 325.588 209.412 542.199 542.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 12 20 32 1930 0.000256 2048 0 3904 71040 7.05149 312.894 209.433 529.43 529.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 12 20 32 1930 0.000256 2048 0 3904 71040 7.19219 292.022 209.433 508.699 508.757
