Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Jun 21 17:08:46 2025
| Host         : CHINAMI-A709ULQ running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/paillier_fl_kernel_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.480ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 1.932ns (32.679%)  route 3.980ns (67.321%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=840, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/Q
                         net (fo=76, unplaced)        1.058     2.549    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg
                         LUT6 (Prop_lut6_I0_O)        0.295     2.844 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/icmp_ln178_fu_88_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.639     3.483    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U_n_55
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.003 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.012    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.129 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.129    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.246 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.246    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.363 f  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__2/CO[3]
                         net (fo=13, unplaced)        0.968     5.331    bd_0_i/hls_inst/inst/regslice_both_data_in_U/CO[0]
                         LUT6 (Prop_lut6_I5_O)        0.124     5.455 r  bd_0_i/hls_inst/inst/regslice_both_data_in_U/i_fu_44[30]_i_4/O
                         net (fo=2, unplaced)         0.460     5.915    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_ready
                         LUT2 (Prop_lut2_I1_O)        0.124     6.039 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/i_fu_44[30]_i_1/O
                         net (fo=31, unplaced)        0.846     6.885    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U_n_33
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=840, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[0]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.885    
  -------------------------------------------------------------------
                         slack                                  3.480    

Slack (MET) :             3.480ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 1.932ns (32.679%)  route 3.980ns (67.321%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=840, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/Q
                         net (fo=76, unplaced)        1.058     2.549    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg
                         LUT6 (Prop_lut6_I0_O)        0.295     2.844 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/icmp_ln178_fu_88_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.639     3.483    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U_n_55
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.003 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.012    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.129 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.129    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.246 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.246    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.363 f  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__2/CO[3]
                         net (fo=13, unplaced)        0.968     5.331    bd_0_i/hls_inst/inst/regslice_both_data_in_U/CO[0]
                         LUT6 (Prop_lut6_I5_O)        0.124     5.455 r  bd_0_i/hls_inst/inst/regslice_both_data_in_U/i_fu_44[30]_i_4/O
                         net (fo=2, unplaced)         0.460     5.915    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_ready
                         LUT2 (Prop_lut2_I1_O)        0.124     6.039 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/i_fu_44[30]_i_1/O
                         net (fo=31, unplaced)        0.846     6.885    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U_n_33
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=840, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[10]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.885    
  -------------------------------------------------------------------
                         slack                                  3.480    

Slack (MET) :             3.480ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 1.932ns (32.679%)  route 3.980ns (67.321%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=840, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/Q
                         net (fo=76, unplaced)        1.058     2.549    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg
                         LUT6 (Prop_lut6_I0_O)        0.295     2.844 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/icmp_ln178_fu_88_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.639     3.483    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U_n_55
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.003 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.012    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.129 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.129    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.246 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.246    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.363 f  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__2/CO[3]
                         net (fo=13, unplaced)        0.968     5.331    bd_0_i/hls_inst/inst/regslice_both_data_in_U/CO[0]
                         LUT6 (Prop_lut6_I5_O)        0.124     5.455 r  bd_0_i/hls_inst/inst/regslice_both_data_in_U/i_fu_44[30]_i_4/O
                         net (fo=2, unplaced)         0.460     5.915    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_ready
                         LUT2 (Prop_lut2_I1_O)        0.124     6.039 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/i_fu_44[30]_i_1/O
                         net (fo=31, unplaced)        0.846     6.885    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U_n_33
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=840, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[11]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[11]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.885    
  -------------------------------------------------------------------
                         slack                                  3.480    

Slack (MET) :             3.480ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 1.932ns (32.679%)  route 3.980ns (67.321%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=840, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/Q
                         net (fo=76, unplaced)        1.058     2.549    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg
                         LUT6 (Prop_lut6_I0_O)        0.295     2.844 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/icmp_ln178_fu_88_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.639     3.483    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U_n_55
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.003 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.012    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.129 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.129    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.246 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.246    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.363 f  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__2/CO[3]
                         net (fo=13, unplaced)        0.968     5.331    bd_0_i/hls_inst/inst/regslice_both_data_in_U/CO[0]
                         LUT6 (Prop_lut6_I5_O)        0.124     5.455 r  bd_0_i/hls_inst/inst/regslice_both_data_in_U/i_fu_44[30]_i_4/O
                         net (fo=2, unplaced)         0.460     5.915    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_ready
                         LUT2 (Prop_lut2_I1_O)        0.124     6.039 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/i_fu_44[30]_i_1/O
                         net (fo=31, unplaced)        0.846     6.885    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U_n_33
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=840, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[12]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[12]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.885    
  -------------------------------------------------------------------
                         slack                                  3.480    

Slack (MET) :             3.480ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 1.932ns (32.679%)  route 3.980ns (67.321%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=840, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/Q
                         net (fo=76, unplaced)        1.058     2.549    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg
                         LUT6 (Prop_lut6_I0_O)        0.295     2.844 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/icmp_ln178_fu_88_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.639     3.483    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U_n_55
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.003 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.012    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.129 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.129    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.246 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.246    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.363 f  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__2/CO[3]
                         net (fo=13, unplaced)        0.968     5.331    bd_0_i/hls_inst/inst/regslice_both_data_in_U/CO[0]
                         LUT6 (Prop_lut6_I5_O)        0.124     5.455 r  bd_0_i/hls_inst/inst/regslice_both_data_in_U/i_fu_44[30]_i_4/O
                         net (fo=2, unplaced)         0.460     5.915    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_ready
                         LUT2 (Prop_lut2_I1_O)        0.124     6.039 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/i_fu_44[30]_i_1/O
                         net (fo=31, unplaced)        0.846     6.885    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U_n_33
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=840, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[13]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[13]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.885    
  -------------------------------------------------------------------
                         slack                                  3.480    

Slack (MET) :             3.480ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 1.932ns (32.679%)  route 3.980ns (67.321%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=840, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/Q
                         net (fo=76, unplaced)        1.058     2.549    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg
                         LUT6 (Prop_lut6_I0_O)        0.295     2.844 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/icmp_ln178_fu_88_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.639     3.483    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U_n_55
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.003 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.012    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.129 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.129    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.246 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.246    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.363 f  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__2/CO[3]
                         net (fo=13, unplaced)        0.968     5.331    bd_0_i/hls_inst/inst/regslice_both_data_in_U/CO[0]
                         LUT6 (Prop_lut6_I5_O)        0.124     5.455 r  bd_0_i/hls_inst/inst/regslice_both_data_in_U/i_fu_44[30]_i_4/O
                         net (fo=2, unplaced)         0.460     5.915    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_ready
                         LUT2 (Prop_lut2_I1_O)        0.124     6.039 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/i_fu_44[30]_i_1/O
                         net (fo=31, unplaced)        0.846     6.885    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U_n_33
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=840, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[14]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[14]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.885    
  -------------------------------------------------------------------
                         slack                                  3.480    

Slack (MET) :             3.480ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 1.932ns (32.679%)  route 3.980ns (67.321%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=840, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/Q
                         net (fo=76, unplaced)        1.058     2.549    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg
                         LUT6 (Prop_lut6_I0_O)        0.295     2.844 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/icmp_ln178_fu_88_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.639     3.483    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U_n_55
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.003 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.012    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.129 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.129    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.246 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.246    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.363 f  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__2/CO[3]
                         net (fo=13, unplaced)        0.968     5.331    bd_0_i/hls_inst/inst/regslice_both_data_in_U/CO[0]
                         LUT6 (Prop_lut6_I5_O)        0.124     5.455 r  bd_0_i/hls_inst/inst/regslice_both_data_in_U/i_fu_44[30]_i_4/O
                         net (fo=2, unplaced)         0.460     5.915    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_ready
                         LUT2 (Prop_lut2_I1_O)        0.124     6.039 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/i_fu_44[30]_i_1/O
                         net (fo=31, unplaced)        0.846     6.885    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U_n_33
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=840, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[15]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[15]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.885    
  -------------------------------------------------------------------
                         slack                                  3.480    

Slack (MET) :             3.480ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 1.932ns (32.679%)  route 3.980ns (67.321%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=840, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/Q
                         net (fo=76, unplaced)        1.058     2.549    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg
                         LUT6 (Prop_lut6_I0_O)        0.295     2.844 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/icmp_ln178_fu_88_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.639     3.483    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U_n_55
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.003 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.012    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.129 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.129    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.246 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.246    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.363 f  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__2/CO[3]
                         net (fo=13, unplaced)        0.968     5.331    bd_0_i/hls_inst/inst/regslice_both_data_in_U/CO[0]
                         LUT6 (Prop_lut6_I5_O)        0.124     5.455 r  bd_0_i/hls_inst/inst/regslice_both_data_in_U/i_fu_44[30]_i_4/O
                         net (fo=2, unplaced)         0.460     5.915    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_ready
                         LUT2 (Prop_lut2_I1_O)        0.124     6.039 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/i_fu_44[30]_i_1/O
                         net (fo=31, unplaced)        0.846     6.885    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U_n_33
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=840, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[16]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[16]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.885    
  -------------------------------------------------------------------
                         slack                                  3.480    

Slack (MET) :             3.480ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 1.932ns (32.679%)  route 3.980ns (67.321%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=840, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/Q
                         net (fo=76, unplaced)        1.058     2.549    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg
                         LUT6 (Prop_lut6_I0_O)        0.295     2.844 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/icmp_ln178_fu_88_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.639     3.483    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U_n_55
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.003 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.012    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.129 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.129    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.246 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.246    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.363 f  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__2/CO[3]
                         net (fo=13, unplaced)        0.968     5.331    bd_0_i/hls_inst/inst/regslice_both_data_in_U/CO[0]
                         LUT6 (Prop_lut6_I5_O)        0.124     5.455 r  bd_0_i/hls_inst/inst/regslice_both_data_in_U/i_fu_44[30]_i_4/O
                         net (fo=2, unplaced)         0.460     5.915    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_ready
                         LUT2 (Prop_lut2_I1_O)        0.124     6.039 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/i_fu_44[30]_i_1/O
                         net (fo=31, unplaced)        0.846     6.885    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U_n_33
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=840, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[17]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[17]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.885    
  -------------------------------------------------------------------
                         slack                                  3.480    

Slack (MET) :             3.480ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 1.932ns (32.679%)  route 3.980ns (67.321%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=840, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/Q
                         net (fo=76, unplaced)        1.058     2.549    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg
                         LUT6 (Prop_lut6_I0_O)        0.295     2.844 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/icmp_ln178_fu_88_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.639     3.483    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U_n_55
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.003 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.012    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.129 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.129    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.246 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.246    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.363 f  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__2/CO[3]
                         net (fo=13, unplaced)        0.968     5.331    bd_0_i/hls_inst/inst/regslice_both_data_in_U/CO[0]
                         LUT6 (Prop_lut6_I5_O)        0.124     5.455 r  bd_0_i/hls_inst/inst/regslice_both_data_in_U/i_fu_44[30]_i_4/O
                         net (fo=2, unplaced)         0.460     5.915    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_ready
                         LUT2 (Prop_lut2_I1_O)        0.124     6.039 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/i_fu_44[30]_i_1/O
                         net (fo=31, unplaced)        0.846     6.885    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U_n_33
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=840, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[18]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[18]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.885    
  -------------------------------------------------------------------
                         slack                                  3.480    




