{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1599798380871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599798380879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 00:26:20 2020 " "Processing started: Fri Sep 11 00:26:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599798380879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798380879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGALab -c VGALab " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGALab -c VGALab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798380879 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1599798381507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll/synthesis/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-rtl " "Found design unit 1: pll-rtl" {  } { { "pll/synthesis/pll.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/pll/synthesis/pll.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599798394815 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll/synthesis/pll.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/pll/synthesis/pll.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599798394815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/submodules/pll_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/synthesis/submodules/pll_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_pll_0 " "Found entity 1: pll_pll_0" {  } { { "pll/synthesis/submodules/pll_pll_0.v" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/pll/synthesis/submodules/pll_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599798394818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-MAIN " "Found design unit 1: VGA-MAIN" {  } { { "vga.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/vga.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599798394820 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "vga.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/vga.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599798394820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNC-MAIN " "Found design unit 1: SYNC-MAIN" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599798394822 ""} { "Info" "ISGN_ENTITY_NAME" "1 SYNC " "Found entity 1: SYNC" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599798394822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subr.vhd 2 0 " "Found 2 design units, including 0 entities, in source file subr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY " "Found design unit 1: MY" {  } { { "subR.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/subR.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599798394824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MY-body " "Found design unit 2: MY-body" {  } { { "subR.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/subR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599798394824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ticker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ticker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ticker-main " "Found design unit 1: ticker-main" {  } { { "ticker.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/ticker.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599798394826 ""} { "Info" "ISGN_ENTITY_NAME" "1 ticker " "Found entity 1: ticker" {  } { { "ticker.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/ticker.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599798394826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394826 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1599798394868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:C " "Elaborating entity \"pll\" for hierarchy \"pll:C\"" {  } { { "vga.vhd" "C" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/vga.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599798394871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_pll_0 pll:C\|pll_pll_0:pll_0 " "Elaborating entity \"pll_pll_0\" for hierarchy \"pll:C\|pll_pll_0:pll_0\"" {  } { { "pll/synthesis/pll.vhd" "pll_0" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/pll/synthesis/pll.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599798394873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:C\|pll_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:C\|pll_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "pll/synthesis/submodules/pll_pll_0.v" "altera_pll_i" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/pll/synthesis/submodules/pll_pll_0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599798394928 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599798394933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:C\|pll_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:C\|pll_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "pll/synthesis/submodules/pll_pll_0.v" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/pll/synthesis/submodules/pll_pll_0.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599798394934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:C\|pll_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:C\|pll_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 108.000000 MHz " "Parameter \"output_clock_frequency0\" = \"108.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599798394935 ""}  } { { "pll/synthesis/submodules/pll_pll_0.v" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/pll/synthesis/submodules/pll_pll_0.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599798394935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNC SYNC:C1 " "Elaborating entity \"SYNC\" for hierarchy \"SYNC:C1\"" {  } { { "vga.vhd" "C1" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/vga.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599798394939 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switch1 sync.vhd(50) " "VHDL Process Statement warning at sync.vhd(50): signal \"switch1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599798394943 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "square1_pos sync.vhd(51) " "VHDL Process Statement warning at sync.vhd(51): signal \"square1_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599798394943 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "square1_pos sync.vhd(52) " "VHDL Process Statement warning at sync.vhd(52): signal \"square1_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599798394943 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switch2 sync.vhd(56) " "VHDL Process Statement warning at sync.vhd(56): signal \"switch2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599798394944 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "square2_pos sync.vhd(57) " "VHDL Process Statement warning at sync.vhd(57): signal \"square2_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599798394944 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "square2_pos sync.vhd(58) " "VHDL Process Statement warning at sync.vhd(58): signal \"square2_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599798394944 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "square1_pos sync.vhd(42) " "VHDL Process Statement warning at sync.vhd(42): inferring latch(es) for signal or variable \"square1_pos\", which holds its previous value in one or more paths through the process" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1599798394945 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "square2_pos sync.vhd(42) " "VHDL Process Statement warning at sync.vhd(42): inferring latch(es) for signal or variable \"square2_pos\", which holds its previous value in one or more paths through the process" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1599798394945 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "square1_pos sync.vhd(112) " "VHDL Process Statement warning at sync.vhd(112): signal \"square1_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599798394946 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switch3 sync.vhd(114) " "VHDL Process Statement warning at sync.vhd(114): signal \"switch3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599798394947 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "square2_pos sync.vhd(120) " "VHDL Process Statement warning at sync.vhd(120): signal \"square2_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599798394947 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[0\] sync.vhd(42) " "Inferred latch for \"square2_pos\[0\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394951 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[1\] sync.vhd(42) " "Inferred latch for \"square2_pos\[1\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394951 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[2\] sync.vhd(42) " "Inferred latch for \"square2_pos\[2\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394951 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[3\] sync.vhd(42) " "Inferred latch for \"square2_pos\[3\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394951 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[4\] sync.vhd(42) " "Inferred latch for \"square2_pos\[4\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394951 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[5\] sync.vhd(42) " "Inferred latch for \"square2_pos\[5\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394951 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[6\] sync.vhd(42) " "Inferred latch for \"square2_pos\[6\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394951 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[7\] sync.vhd(42) " "Inferred latch for \"square2_pos\[7\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394952 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[8\] sync.vhd(42) " "Inferred latch for \"square2_pos\[8\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394952 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[9\] sync.vhd(42) " "Inferred latch for \"square2_pos\[9\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394952 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[10\] sync.vhd(42) " "Inferred latch for \"square2_pos\[10\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394952 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[11\] sync.vhd(42) " "Inferred latch for \"square2_pos\[11\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394952 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[12\] sync.vhd(42) " "Inferred latch for \"square2_pos\[12\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394952 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[13\] sync.vhd(42) " "Inferred latch for \"square2_pos\[13\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394952 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[14\] sync.vhd(42) " "Inferred latch for \"square2_pos\[14\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394952 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[15\] sync.vhd(42) " "Inferred latch for \"square2_pos\[15\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394953 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[16\] sync.vhd(42) " "Inferred latch for \"square2_pos\[16\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394953 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[17\] sync.vhd(42) " "Inferred latch for \"square2_pos\[17\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394953 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[18\] sync.vhd(42) " "Inferred latch for \"square2_pos\[18\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394953 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[19\] sync.vhd(42) " "Inferred latch for \"square2_pos\[19\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394953 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[20\] sync.vhd(42) " "Inferred latch for \"square2_pos\[20\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394953 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[21\] sync.vhd(42) " "Inferred latch for \"square2_pos\[21\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394954 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[22\] sync.vhd(42) " "Inferred latch for \"square2_pos\[22\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394954 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[23\] sync.vhd(42) " "Inferred latch for \"square2_pos\[23\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394954 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[24\] sync.vhd(42) " "Inferred latch for \"square2_pos\[24\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394954 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[25\] sync.vhd(42) " "Inferred latch for \"square2_pos\[25\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394955 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[26\] sync.vhd(42) " "Inferred latch for \"square2_pos\[26\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394955 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[27\] sync.vhd(42) " "Inferred latch for \"square2_pos\[27\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394955 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[28\] sync.vhd(42) " "Inferred latch for \"square2_pos\[28\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394955 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[29\] sync.vhd(42) " "Inferred latch for \"square2_pos\[29\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394955 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[30\] sync.vhd(42) " "Inferred latch for \"square2_pos\[30\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394956 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[31\] sync.vhd(42) " "Inferred latch for \"square2_pos\[31\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394956 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[0\] sync.vhd(42) " "Inferred latch for \"square1_pos\[0\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394956 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[1\] sync.vhd(42) " "Inferred latch for \"square1_pos\[1\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394956 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[2\] sync.vhd(42) " "Inferred latch for \"square1_pos\[2\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394956 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[3\] sync.vhd(42) " "Inferred latch for \"square1_pos\[3\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394956 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[4\] sync.vhd(42) " "Inferred latch for \"square1_pos\[4\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394956 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[5\] sync.vhd(42) " "Inferred latch for \"square1_pos\[5\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394956 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[6\] sync.vhd(42) " "Inferred latch for \"square1_pos\[6\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394956 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[7\] sync.vhd(42) " "Inferred latch for \"square1_pos\[7\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394957 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[8\] sync.vhd(42) " "Inferred latch for \"square1_pos\[8\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394957 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[9\] sync.vhd(42) " "Inferred latch for \"square1_pos\[9\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394957 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[10\] sync.vhd(42) " "Inferred latch for \"square1_pos\[10\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394957 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[11\] sync.vhd(42) " "Inferred latch for \"square1_pos\[11\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394957 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[12\] sync.vhd(42) " "Inferred latch for \"square1_pos\[12\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394957 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[13\] sync.vhd(42) " "Inferred latch for \"square1_pos\[13\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394957 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[14\] sync.vhd(42) " "Inferred latch for \"square1_pos\[14\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394957 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[15\] sync.vhd(42) " "Inferred latch for \"square1_pos\[15\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394957 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[16\] sync.vhd(42) " "Inferred latch for \"square1_pos\[16\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394958 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[17\] sync.vhd(42) " "Inferred latch for \"square1_pos\[17\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394958 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[18\] sync.vhd(42) " "Inferred latch for \"square1_pos\[18\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394958 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[19\] sync.vhd(42) " "Inferred latch for \"square1_pos\[19\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394958 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[20\] sync.vhd(42) " "Inferred latch for \"square1_pos\[20\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394958 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[21\] sync.vhd(42) " "Inferred latch for \"square1_pos\[21\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394958 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[22\] sync.vhd(42) " "Inferred latch for \"square1_pos\[22\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394958 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[23\] sync.vhd(42) " "Inferred latch for \"square1_pos\[23\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394958 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[24\] sync.vhd(42) " "Inferred latch for \"square1_pos\[24\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394958 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[25\] sync.vhd(42) " "Inferred latch for \"square1_pos\[25\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394958 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[26\] sync.vhd(42) " "Inferred latch for \"square1_pos\[26\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394959 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[27\] sync.vhd(42) " "Inferred latch for \"square1_pos\[27\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394959 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[28\] sync.vhd(42) " "Inferred latch for \"square1_pos\[28\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394959 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[29\] sync.vhd(42) " "Inferred latch for \"square1_pos\[29\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394959 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[30\] sync.vhd(42) " "Inferred latch for \"square1_pos\[30\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394959 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[31\] sync.vhd(42) " "Inferred latch for \"square1_pos\[31\]\" at sync.vhd(42)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798394959 "|VGA|SYNC:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ticker ticker:t " "Elaborating entity \"ticker\" for hierarchy \"ticker:t\"" {  } { { "vga.vhd" "t" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/vga.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599798395008 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg ticker.vhd(32) " "VHDL Process Statement warning at ticker.vhd(32): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ticker.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/ticker.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599798395009 "|VGA|ticker:t"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1599798395869 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1599798396279 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SYNC:C1\|HPOS\[10\] High " "Register SYNC:C1\|HPOS\[10\] will power up to High" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 67 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1599798396460 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SYNC:C1\|HPOS\[9\] High " "Register SYNC:C1\|HPOS\[9\] will power up to High" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 67 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1599798396460 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SYNC:C1\|HPOS\[7\] High " "Register SYNC:C1\|HPOS\[7\] will power up to High" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 67 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1599798396460 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SYNC:C1\|HPOS\[4\] High " "Register SYNC:C1\|HPOS\[4\] will power up to High" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 67 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1599798396460 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SYNC:C1\|VPOS\[5\] High " "Register SYNC:C1\|VPOS\[5\] will power up to High" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 67 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1599798396460 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SYNC:C1\|VPOS\[3\] High " "Register SYNC:C1\|VPOS\[3\] will power up to High" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 67 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1599798396460 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SYNC:C1\|VPOS\[0\] High " "Register SYNC:C1\|VPOS\[0\] will power up to High" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 67 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1599798396460 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SYNC:C1\|VPOS\[10\] High " "Register SYNC:C1\|VPOS\[10\] will power up to High" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 67 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1599798396460 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SYNC:C1\|HPOS\[2\] High " "Register SYNC:C1\|HPOS\[2\] will power up to High" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 67 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1599798396460 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SYNC:C1\|HPOS\[0\] High " "Register SYNC:C1\|HPOS\[0\] will power up to High" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 67 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1599798396460 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SYNC:C1\|HPOS\[1\] High " "Register SYNC:C1\|HPOS\[1\] will power up to High" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 67 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1599798396460 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1599798396460 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1599798397234 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599798397234 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[1\] " "No output dependent on input pin \"CLOCK_24\[1\]\"" {  } { { "vga.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/vga.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599798397412 "|VGA|CLOCK_24[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1599798397412 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "506 " "Implemented 506 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1599798397416 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1599798397416 ""} { "Info" "ICUT_CUT_TM_LCELLS" "471 " "Implemented 471 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1599798397416 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1599798397416 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1599798397416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5067 " "Peak virtual memory: 5067 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599798397490 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 00:26:37 2020 " "Processing ended: Fri Sep 11 00:26:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599798397490 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599798397490 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599798397490 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1599798397490 ""}
