/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Feb 26 13:24:09 2016
 *                 Full Compile MD5 Checksum  1560bfee4f086d6e1d49e6bd3406a38d
 *                     (minus title and desc)
 *                 MD5 Checksum               8d7264bb382089f88abd2b1abb2a6340
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     823
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_HIFIDAC_ESR_0_H__
#define BCHP_HIFIDAC_ESR_0_H__

/***************************************************************************
 *HIFIDAC_ESR_0 - HiFiDAC Error Status Registers
 ***************************************************************************/
#define BCHP_HIFIDAC_ESR_0_STATUS                0x20cb0b00 /* [RO] Error Status Register */
#define BCHP_HIFIDAC_ESR_0_STATUS_SET            0x20cb0b04 /* [WO] Error Set Register */
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR          0x20cb0b08 /* [WO] Error Clear Register */
#define BCHP_HIFIDAC_ESR_0_MASK                  0x20cb0b0c /* [RO] Mask Status Register */
#define BCHP_HIFIDAC_ESR_0_MASK_SET              0x20cb0b10 /* [WO] Mask Set Register */
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR            0x20cb0b14 /* [WO] Mask Clear Register */

/***************************************************************************
 *STATUS - Error Status Register
 ***************************************************************************/
/* HIFIDAC_ESR_0 :: STATUS :: reserved0 [31:15] */
#define BCHP_HIFIDAC_ESR_0_STATUS_reserved0_MASK                   0xffff8000
#define BCHP_HIFIDAC_ESR_0_STATUS_reserved0_SHIFT                  15

/* HIFIDAC_ESR_0 :: STATUS :: STB_ready4pwrup [14:14] */
#define BCHP_HIFIDAC_ESR_0_STATUS_STB_ready4pwrup_MASK             0x00004000
#define BCHP_HIFIDAC_ESR_0_STATUS_STB_ready4pwrup_SHIFT            14

/* HIFIDAC_ESR_0 :: STATUS :: ASRC_RIGHT_CLIPPED [13:13] */
#define BCHP_HIFIDAC_ESR_0_STATUS_ASRC_RIGHT_CLIPPED_MASK          0x00002000
#define BCHP_HIFIDAC_ESR_0_STATUS_ASRC_RIGHT_CLIPPED_SHIFT         13
#define BCHP_HIFIDAC_ESR_0_STATUS_ASRC_RIGHT_CLIPPED_DEFAULT       0x00000000

/* HIFIDAC_ESR_0 :: STATUS :: ASRC_LEFT_CLIPPED [12:12] */
#define BCHP_HIFIDAC_ESR_0_STATUS_ASRC_LEFT_CLIPPED_MASK           0x00001000
#define BCHP_HIFIDAC_ESR_0_STATUS_ASRC_LEFT_CLIPPED_SHIFT          12
#define BCHP_HIFIDAC_ESR_0_STATUS_ASRC_LEFT_CLIPPED_DEFAULT        0x00000000

/* HIFIDAC_ESR_0 :: STATUS :: PEAK_RIGHT_CLIPPED [11:11] */
#define BCHP_HIFIDAC_ESR_0_STATUS_PEAK_RIGHT_CLIPPED_MASK          0x00000800
#define BCHP_HIFIDAC_ESR_0_STATUS_PEAK_RIGHT_CLIPPED_SHIFT         11
#define BCHP_HIFIDAC_ESR_0_STATUS_PEAK_RIGHT_CLIPPED_DEFAULT       0x00000000

/* HIFIDAC_ESR_0 :: STATUS :: PEAK_LEFT_CLIPPED [10:10] */
#define BCHP_HIFIDAC_ESR_0_STATUS_PEAK_LEFT_CLIPPED_MASK           0x00000400
#define BCHP_HIFIDAC_ESR_0_STATUS_PEAK_LEFT_CLIPPED_SHIFT          10
#define BCHP_HIFIDAC_ESR_0_STATUS_PEAK_LEFT_CLIPPED_DEFAULT        0x00000000

/* HIFIDAC_ESR_0 :: STATUS :: RFMOD_RIGHT_CLIPPED [09:09] */
#define BCHP_HIFIDAC_ESR_0_STATUS_RFMOD_RIGHT_CLIPPED_MASK         0x00000200
#define BCHP_HIFIDAC_ESR_0_STATUS_RFMOD_RIGHT_CLIPPED_SHIFT        9
#define BCHP_HIFIDAC_ESR_0_STATUS_RFMOD_RIGHT_CLIPPED_DEFAULT      0x00000000

/* HIFIDAC_ESR_0 :: STATUS :: RFMOD_LEFT_CLIPPED [08:08] */
#define BCHP_HIFIDAC_ESR_0_STATUS_RFMOD_LEFT_CLIPPED_MASK          0x00000100
#define BCHP_HIFIDAC_ESR_0_STATUS_RFMOD_LEFT_CLIPPED_SHIFT         8
#define BCHP_HIFIDAC_ESR_0_STATUS_RFMOD_LEFT_CLIPPED_DEFAULT       0x00000000

/* HIFIDAC_ESR_0 :: STATUS :: FRACT_SATURATED [07:07] */
#define BCHP_HIFIDAC_ESR_0_STATUS_FRACT_SATURATED_MASK             0x00000080
#define BCHP_HIFIDAC_ESR_0_STATUS_FRACT_SATURATED_SHIFT            7
#define BCHP_HIFIDAC_ESR_0_STATUS_FRACT_SATURATED_DEFAULT          0x00000000

/* HIFIDAC_ESR_0 :: STATUS :: TAYLOR_SATURATED [06:06] */
#define BCHP_HIFIDAC_ESR_0_STATUS_TAYLOR_SATURATED_MASK            0x00000040
#define BCHP_HIFIDAC_ESR_0_STATUS_TAYLOR_SATURATED_SHIFT           6
#define BCHP_HIFIDAC_ESR_0_STATUS_TAYLOR_SATURATED_DEFAULT         0x00000000

/* HIFIDAC_ESR_0 :: STATUS :: ASRC_NOT_DONE [05:05] */
#define BCHP_HIFIDAC_ESR_0_STATUS_ASRC_NOT_DONE_MASK               0x00000020
#define BCHP_HIFIDAC_ESR_0_STATUS_ASRC_NOT_DONE_SHIFT              5
#define BCHP_HIFIDAC_ESR_0_STATUS_ASRC_NOT_DONE_DEFAULT            0x00000000

/* HIFIDAC_ESR_0 :: STATUS :: FIFO_UNDERFLOW [04:04] */
#define BCHP_HIFIDAC_ESR_0_STATUS_FIFO_UNDERFLOW_MASK              0x00000010
#define BCHP_HIFIDAC_ESR_0_STATUS_FIFO_UNDERFLOW_SHIFT             4
#define BCHP_HIFIDAC_ESR_0_STATUS_FIFO_UNDERFLOW_DEFAULT           0x00000000

/* HIFIDAC_ESR_0 :: STATUS :: FIFO_OVERFLOW [03:03] */
#define BCHP_HIFIDAC_ESR_0_STATUS_FIFO_OVERFLOW_MASK               0x00000008
#define BCHP_HIFIDAC_ESR_0_STATUS_FIFO_OVERFLOW_SHIFT              3
#define BCHP_HIFIDAC_ESR_0_STATUS_FIFO_OVERFLOW_DEFAULT            0x00000000

/* HIFIDAC_ESR_0 :: STATUS :: BAD_INPUT_TIMING [02:02] */
#define BCHP_HIFIDAC_ESR_0_STATUS_BAD_INPUT_TIMING_MASK            0x00000004
#define BCHP_HIFIDAC_ESR_0_STATUS_BAD_INPUT_TIMING_SHIFT           2
#define BCHP_HIFIDAC_ESR_0_STATUS_BAD_INPUT_TIMING_DEFAULT         0x00000000

/* HIFIDAC_ESR_0 :: STATUS :: SCALE_AT_TARGET [01:01] */
#define BCHP_HIFIDAC_ESR_0_STATUS_SCALE_AT_TARGET_MASK             0x00000002
#define BCHP_HIFIDAC_ESR_0_STATUS_SCALE_AT_TARGET_SHIFT            1
#define BCHP_HIFIDAC_ESR_0_STATUS_SCALE_AT_TARGET_DEFAULT          0x00000000

/* HIFIDAC_ESR_0 :: STATUS :: VOLUME_AT_TARGET [00:00] */
#define BCHP_HIFIDAC_ESR_0_STATUS_VOLUME_AT_TARGET_MASK            0x00000001
#define BCHP_HIFIDAC_ESR_0_STATUS_VOLUME_AT_TARGET_SHIFT           0
#define BCHP_HIFIDAC_ESR_0_STATUS_VOLUME_AT_TARGET_DEFAULT         0x00000000

/***************************************************************************
 *STATUS_SET - Error Set Register
 ***************************************************************************/
/* HIFIDAC_ESR_0 :: STATUS_SET :: reserved0 [31:15] */
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_reserved0_MASK               0xffff8000
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_reserved0_SHIFT              15

/* HIFIDAC_ESR_0 :: STATUS_SET :: STB_ready4pwrup [14:14] */
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_STB_ready4pwrup_MASK         0x00004000
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_STB_ready4pwrup_SHIFT        14

/* HIFIDAC_ESR_0 :: STATUS_SET :: ASRC_RIGHT_CLIPPED [13:13] */
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_ASRC_RIGHT_CLIPPED_MASK      0x00002000
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_ASRC_RIGHT_CLIPPED_SHIFT     13
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_ASRC_RIGHT_CLIPPED_DEFAULT   0x00000000

/* HIFIDAC_ESR_0 :: STATUS_SET :: ASRC_LEFT_CLIPPED [12:12] */
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_ASRC_LEFT_CLIPPED_MASK       0x00001000
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_ASRC_LEFT_CLIPPED_SHIFT      12
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_ASRC_LEFT_CLIPPED_DEFAULT    0x00000000

/* HIFIDAC_ESR_0 :: STATUS_SET :: PEAK_RIGHT_CLIPPED [11:11] */
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_PEAK_RIGHT_CLIPPED_MASK      0x00000800
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_PEAK_RIGHT_CLIPPED_SHIFT     11
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_PEAK_RIGHT_CLIPPED_DEFAULT   0x00000000

/* HIFIDAC_ESR_0 :: STATUS_SET :: PEAK_LEFT_CLIPPED [10:10] */
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_PEAK_LEFT_CLIPPED_MASK       0x00000400
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_PEAK_LEFT_CLIPPED_SHIFT      10
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_PEAK_LEFT_CLIPPED_DEFAULT    0x00000000

/* HIFIDAC_ESR_0 :: STATUS_SET :: RFMOD_RIGHT_CLIPPED [09:09] */
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_RFMOD_RIGHT_CLIPPED_MASK     0x00000200
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_RFMOD_RIGHT_CLIPPED_SHIFT    9
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_RFMOD_RIGHT_CLIPPED_DEFAULT  0x00000000

/* HIFIDAC_ESR_0 :: STATUS_SET :: RFMOD_LEFT_CLIPPED [08:08] */
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_RFMOD_LEFT_CLIPPED_MASK      0x00000100
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_RFMOD_LEFT_CLIPPED_SHIFT     8
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_RFMOD_LEFT_CLIPPED_DEFAULT   0x00000000

/* HIFIDAC_ESR_0 :: STATUS_SET :: FRACT_SATURATED [07:07] */
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_FRACT_SATURATED_MASK         0x00000080
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_FRACT_SATURATED_SHIFT        7
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_FRACT_SATURATED_DEFAULT      0x00000000

/* HIFIDAC_ESR_0 :: STATUS_SET :: TAYLOR_SATURATED [06:06] */
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_TAYLOR_SATURATED_MASK        0x00000040
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_TAYLOR_SATURATED_SHIFT       6
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_TAYLOR_SATURATED_DEFAULT     0x00000000

/* HIFIDAC_ESR_0 :: STATUS_SET :: ASRC_NOT_DONE [05:05] */
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_ASRC_NOT_DONE_MASK           0x00000020
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_ASRC_NOT_DONE_SHIFT          5
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_ASRC_NOT_DONE_DEFAULT        0x00000000

/* HIFIDAC_ESR_0 :: STATUS_SET :: FIFO_UNDERFLOW [04:04] */
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_FIFO_UNDERFLOW_MASK          0x00000010
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_FIFO_UNDERFLOW_SHIFT         4
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_FIFO_UNDERFLOW_DEFAULT       0x00000000

/* HIFIDAC_ESR_0 :: STATUS_SET :: FIFO_OVERFLOW [03:03] */
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_FIFO_OVERFLOW_MASK           0x00000008
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_FIFO_OVERFLOW_SHIFT          3
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_FIFO_OVERFLOW_DEFAULT        0x00000000

/* HIFIDAC_ESR_0 :: STATUS_SET :: BAD_INPUT_TIMING [02:02] */
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_BAD_INPUT_TIMING_MASK        0x00000004
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_BAD_INPUT_TIMING_SHIFT       2
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_BAD_INPUT_TIMING_DEFAULT     0x00000000

/* HIFIDAC_ESR_0 :: STATUS_SET :: SCALE_AT_TARGET [01:01] */
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_SCALE_AT_TARGET_MASK         0x00000002
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_SCALE_AT_TARGET_SHIFT        1
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_SCALE_AT_TARGET_DEFAULT      0x00000000

/* HIFIDAC_ESR_0 :: STATUS_SET :: VOLUME_AT_TARGET [00:00] */
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_VOLUME_AT_TARGET_MASK        0x00000001
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_VOLUME_AT_TARGET_SHIFT       0
#define BCHP_HIFIDAC_ESR_0_STATUS_SET_VOLUME_AT_TARGET_DEFAULT     0x00000000

/***************************************************************************
 *STATUS_CLEAR - Error Clear Register
 ***************************************************************************/
/* HIFIDAC_ESR_0 :: STATUS_CLEAR :: reserved0 [31:15] */
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_reserved0_MASK             0xffff8000
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_reserved0_SHIFT            15

/* HIFIDAC_ESR_0 :: STATUS_CLEAR :: STB_ready4pwrup [14:14] */
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_STB_ready4pwrup_MASK       0x00004000
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_STB_ready4pwrup_SHIFT      14

/* HIFIDAC_ESR_0 :: STATUS_CLEAR :: ASRC_RIGHT_CLIPPED [13:13] */
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_ASRC_RIGHT_CLIPPED_MASK    0x00002000
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_ASRC_RIGHT_CLIPPED_SHIFT   13
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_ASRC_RIGHT_CLIPPED_DEFAULT 0x00000000

/* HIFIDAC_ESR_0 :: STATUS_CLEAR :: ASRC_LEFT_CLIPPED [12:12] */
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_ASRC_LEFT_CLIPPED_MASK     0x00001000
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_ASRC_LEFT_CLIPPED_SHIFT    12
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_ASRC_LEFT_CLIPPED_DEFAULT  0x00000000

/* HIFIDAC_ESR_0 :: STATUS_CLEAR :: PEAK_RIGHT_CLIPPED [11:11] */
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_PEAK_RIGHT_CLIPPED_MASK    0x00000800
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_PEAK_RIGHT_CLIPPED_SHIFT   11
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_PEAK_RIGHT_CLIPPED_DEFAULT 0x00000000

/* HIFIDAC_ESR_0 :: STATUS_CLEAR :: PEAK_LEFT_CLIPPED [10:10] */
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_PEAK_LEFT_CLIPPED_MASK     0x00000400
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_PEAK_LEFT_CLIPPED_SHIFT    10
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_PEAK_LEFT_CLIPPED_DEFAULT  0x00000000

/* HIFIDAC_ESR_0 :: STATUS_CLEAR :: RFMOD_RIGHT_CLIPPED [09:09] */
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_RFMOD_RIGHT_CLIPPED_MASK   0x00000200
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_RFMOD_RIGHT_CLIPPED_SHIFT  9
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_RFMOD_RIGHT_CLIPPED_DEFAULT 0x00000000

/* HIFIDAC_ESR_0 :: STATUS_CLEAR :: RFMOD_LEFT_CLIPPED [08:08] */
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_RFMOD_LEFT_CLIPPED_MASK    0x00000100
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_RFMOD_LEFT_CLIPPED_SHIFT   8
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_RFMOD_LEFT_CLIPPED_DEFAULT 0x00000000

/* HIFIDAC_ESR_0 :: STATUS_CLEAR :: FRACT_SATURATED [07:07] */
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_FRACT_SATURATED_MASK       0x00000080
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_FRACT_SATURATED_SHIFT      7
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_FRACT_SATURATED_DEFAULT    0x00000000

/* HIFIDAC_ESR_0 :: STATUS_CLEAR :: TAYLOR_SATURATED [06:06] */
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_TAYLOR_SATURATED_MASK      0x00000040
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_TAYLOR_SATURATED_SHIFT     6
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_TAYLOR_SATURATED_DEFAULT   0x00000000

/* HIFIDAC_ESR_0 :: STATUS_CLEAR :: ASRC_NOT_DONE [05:05] */
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_ASRC_NOT_DONE_MASK         0x00000020
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_ASRC_NOT_DONE_SHIFT        5
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_ASRC_NOT_DONE_DEFAULT      0x00000000

/* HIFIDAC_ESR_0 :: STATUS_CLEAR :: FIFO_UNDERFLOW [04:04] */
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_FIFO_UNDERFLOW_MASK        0x00000010
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_FIFO_UNDERFLOW_SHIFT       4
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_FIFO_UNDERFLOW_DEFAULT     0x00000000

/* HIFIDAC_ESR_0 :: STATUS_CLEAR :: FIFO_OVERFLOW [03:03] */
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_FIFO_OVERFLOW_MASK         0x00000008
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_FIFO_OVERFLOW_SHIFT        3
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_FIFO_OVERFLOW_DEFAULT      0x00000000

/* HIFIDAC_ESR_0 :: STATUS_CLEAR :: BAD_INPUT_TIMING [02:02] */
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_BAD_INPUT_TIMING_MASK      0x00000004
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_BAD_INPUT_TIMING_SHIFT     2
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_BAD_INPUT_TIMING_DEFAULT   0x00000000

/* HIFIDAC_ESR_0 :: STATUS_CLEAR :: SCALE_AT_TARGET [01:01] */
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_SCALE_AT_TARGET_MASK       0x00000002
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_SCALE_AT_TARGET_SHIFT      1
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_SCALE_AT_TARGET_DEFAULT    0x00000000

/* HIFIDAC_ESR_0 :: STATUS_CLEAR :: VOLUME_AT_TARGET [00:00] */
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_VOLUME_AT_TARGET_MASK      0x00000001
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_VOLUME_AT_TARGET_SHIFT     0
#define BCHP_HIFIDAC_ESR_0_STATUS_CLEAR_VOLUME_AT_TARGET_DEFAULT   0x00000000

/***************************************************************************
 *MASK - Mask Status Register
 ***************************************************************************/
/* HIFIDAC_ESR_0 :: MASK :: reserved0 [31:15] */
#define BCHP_HIFIDAC_ESR_0_MASK_reserved0_MASK                     0xffff8000
#define BCHP_HIFIDAC_ESR_0_MASK_reserved0_SHIFT                    15

/* HIFIDAC_ESR_0 :: MASK :: STB_ready4pwrup [14:14] */
#define BCHP_HIFIDAC_ESR_0_MASK_STB_ready4pwrup_MASK               0x00004000
#define BCHP_HIFIDAC_ESR_0_MASK_STB_ready4pwrup_SHIFT              14

/* HIFIDAC_ESR_0 :: MASK :: ASRC_RIGHT_CLIPPED [13:13] */
#define BCHP_HIFIDAC_ESR_0_MASK_ASRC_RIGHT_CLIPPED_MASK            0x00002000
#define BCHP_HIFIDAC_ESR_0_MASK_ASRC_RIGHT_CLIPPED_SHIFT           13
#define BCHP_HIFIDAC_ESR_0_MASK_ASRC_RIGHT_CLIPPED_DEFAULT         0x00000001

/* HIFIDAC_ESR_0 :: MASK :: ASRC_LEFT_CLIPPED [12:12] */
#define BCHP_HIFIDAC_ESR_0_MASK_ASRC_LEFT_CLIPPED_MASK             0x00001000
#define BCHP_HIFIDAC_ESR_0_MASK_ASRC_LEFT_CLIPPED_SHIFT            12
#define BCHP_HIFIDAC_ESR_0_MASK_ASRC_LEFT_CLIPPED_DEFAULT          0x00000001

/* HIFIDAC_ESR_0 :: MASK :: PEAK_RIGHT_CLIPPED [11:11] */
#define BCHP_HIFIDAC_ESR_0_MASK_PEAK_RIGHT_CLIPPED_MASK            0x00000800
#define BCHP_HIFIDAC_ESR_0_MASK_PEAK_RIGHT_CLIPPED_SHIFT           11
#define BCHP_HIFIDAC_ESR_0_MASK_PEAK_RIGHT_CLIPPED_DEFAULT         0x00000001

/* HIFIDAC_ESR_0 :: MASK :: PEAK_LEFT_CLIPPED [10:10] */
#define BCHP_HIFIDAC_ESR_0_MASK_PEAK_LEFT_CLIPPED_MASK             0x00000400
#define BCHP_HIFIDAC_ESR_0_MASK_PEAK_LEFT_CLIPPED_SHIFT            10
#define BCHP_HIFIDAC_ESR_0_MASK_PEAK_LEFT_CLIPPED_DEFAULT          0x00000001

/* HIFIDAC_ESR_0 :: MASK :: RFMOD_RIGHT_CLIPPED [09:09] */
#define BCHP_HIFIDAC_ESR_0_MASK_RFMOD_RIGHT_CLIPPED_MASK           0x00000200
#define BCHP_HIFIDAC_ESR_0_MASK_RFMOD_RIGHT_CLIPPED_SHIFT          9
#define BCHP_HIFIDAC_ESR_0_MASK_RFMOD_RIGHT_CLIPPED_DEFAULT        0x00000001

/* HIFIDAC_ESR_0 :: MASK :: RFMOD_LEFT_CLIPPED [08:08] */
#define BCHP_HIFIDAC_ESR_0_MASK_RFMOD_LEFT_CLIPPED_MASK            0x00000100
#define BCHP_HIFIDAC_ESR_0_MASK_RFMOD_LEFT_CLIPPED_SHIFT           8
#define BCHP_HIFIDAC_ESR_0_MASK_RFMOD_LEFT_CLIPPED_DEFAULT         0x00000001

/* HIFIDAC_ESR_0 :: MASK :: FRACT_SATURATED [07:07] */
#define BCHP_HIFIDAC_ESR_0_MASK_FRACT_SATURATED_MASK               0x00000080
#define BCHP_HIFIDAC_ESR_0_MASK_FRACT_SATURATED_SHIFT              7
#define BCHP_HIFIDAC_ESR_0_MASK_FRACT_SATURATED_DEFAULT            0x00000001

/* HIFIDAC_ESR_0 :: MASK :: TAYLOR_SATURATED [06:06] */
#define BCHP_HIFIDAC_ESR_0_MASK_TAYLOR_SATURATED_MASK              0x00000040
#define BCHP_HIFIDAC_ESR_0_MASK_TAYLOR_SATURATED_SHIFT             6
#define BCHP_HIFIDAC_ESR_0_MASK_TAYLOR_SATURATED_DEFAULT           0x00000001

/* HIFIDAC_ESR_0 :: MASK :: ASRC_NOT_DONE [05:05] */
#define BCHP_HIFIDAC_ESR_0_MASK_ASRC_NOT_DONE_MASK                 0x00000020
#define BCHP_HIFIDAC_ESR_0_MASK_ASRC_NOT_DONE_SHIFT                5
#define BCHP_HIFIDAC_ESR_0_MASK_ASRC_NOT_DONE_DEFAULT              0x00000001

/* HIFIDAC_ESR_0 :: MASK :: FIFO_UNDERFLOW [04:04] */
#define BCHP_HIFIDAC_ESR_0_MASK_FIFO_UNDERFLOW_MASK                0x00000010
#define BCHP_HIFIDAC_ESR_0_MASK_FIFO_UNDERFLOW_SHIFT               4
#define BCHP_HIFIDAC_ESR_0_MASK_FIFO_UNDERFLOW_DEFAULT             0x00000001

/* HIFIDAC_ESR_0 :: MASK :: FIFO_OVERFLOW [03:03] */
#define BCHP_HIFIDAC_ESR_0_MASK_FIFO_OVERFLOW_MASK                 0x00000008
#define BCHP_HIFIDAC_ESR_0_MASK_FIFO_OVERFLOW_SHIFT                3
#define BCHP_HIFIDAC_ESR_0_MASK_FIFO_OVERFLOW_DEFAULT              0x00000001

/* HIFIDAC_ESR_0 :: MASK :: BAD_INPUT_TIMING [02:02] */
#define BCHP_HIFIDAC_ESR_0_MASK_BAD_INPUT_TIMING_MASK              0x00000004
#define BCHP_HIFIDAC_ESR_0_MASK_BAD_INPUT_TIMING_SHIFT             2
#define BCHP_HIFIDAC_ESR_0_MASK_BAD_INPUT_TIMING_DEFAULT           0x00000001

/* HIFIDAC_ESR_0 :: MASK :: SCALE_AT_TARGET [01:01] */
#define BCHP_HIFIDAC_ESR_0_MASK_SCALE_AT_TARGET_MASK               0x00000002
#define BCHP_HIFIDAC_ESR_0_MASK_SCALE_AT_TARGET_SHIFT              1
#define BCHP_HIFIDAC_ESR_0_MASK_SCALE_AT_TARGET_DEFAULT            0x00000001

/* HIFIDAC_ESR_0 :: MASK :: VOLUME_AT_TARGET [00:00] */
#define BCHP_HIFIDAC_ESR_0_MASK_VOLUME_AT_TARGET_MASK              0x00000001
#define BCHP_HIFIDAC_ESR_0_MASK_VOLUME_AT_TARGET_SHIFT             0
#define BCHP_HIFIDAC_ESR_0_MASK_VOLUME_AT_TARGET_DEFAULT           0x00000001

/***************************************************************************
 *MASK_SET - Mask Set Register
 ***************************************************************************/
/* HIFIDAC_ESR_0 :: MASK_SET :: reserved0 [31:15] */
#define BCHP_HIFIDAC_ESR_0_MASK_SET_reserved0_MASK                 0xffff8000
#define BCHP_HIFIDAC_ESR_0_MASK_SET_reserved0_SHIFT                15

/* HIFIDAC_ESR_0 :: MASK_SET :: STB_ready4pwrup [14:14] */
#define BCHP_HIFIDAC_ESR_0_MASK_SET_STB_ready4pwrup_MASK           0x00004000
#define BCHP_HIFIDAC_ESR_0_MASK_SET_STB_ready4pwrup_SHIFT          14

/* HIFIDAC_ESR_0 :: MASK_SET :: ASRC_RIGHT_CLIPPED [13:13] */
#define BCHP_HIFIDAC_ESR_0_MASK_SET_ASRC_RIGHT_CLIPPED_MASK        0x00002000
#define BCHP_HIFIDAC_ESR_0_MASK_SET_ASRC_RIGHT_CLIPPED_SHIFT       13
#define BCHP_HIFIDAC_ESR_0_MASK_SET_ASRC_RIGHT_CLIPPED_DEFAULT     0x00000001

/* HIFIDAC_ESR_0 :: MASK_SET :: ASRC_LEFT_CLIPPED [12:12] */
#define BCHP_HIFIDAC_ESR_0_MASK_SET_ASRC_LEFT_CLIPPED_MASK         0x00001000
#define BCHP_HIFIDAC_ESR_0_MASK_SET_ASRC_LEFT_CLIPPED_SHIFT        12
#define BCHP_HIFIDAC_ESR_0_MASK_SET_ASRC_LEFT_CLIPPED_DEFAULT      0x00000001

/* HIFIDAC_ESR_0 :: MASK_SET :: PEAK_RIGHT_CLIPPED [11:11] */
#define BCHP_HIFIDAC_ESR_0_MASK_SET_PEAK_RIGHT_CLIPPED_MASK        0x00000800
#define BCHP_HIFIDAC_ESR_0_MASK_SET_PEAK_RIGHT_CLIPPED_SHIFT       11
#define BCHP_HIFIDAC_ESR_0_MASK_SET_PEAK_RIGHT_CLIPPED_DEFAULT     0x00000001

/* HIFIDAC_ESR_0 :: MASK_SET :: PEAK_LEFT_CLIPPED [10:10] */
#define BCHP_HIFIDAC_ESR_0_MASK_SET_PEAK_LEFT_CLIPPED_MASK         0x00000400
#define BCHP_HIFIDAC_ESR_0_MASK_SET_PEAK_LEFT_CLIPPED_SHIFT        10
#define BCHP_HIFIDAC_ESR_0_MASK_SET_PEAK_LEFT_CLIPPED_DEFAULT      0x00000001

/* HIFIDAC_ESR_0 :: MASK_SET :: RFMOD_RIGHT_CLIPPED [09:09] */
#define BCHP_HIFIDAC_ESR_0_MASK_SET_RFMOD_RIGHT_CLIPPED_MASK       0x00000200
#define BCHP_HIFIDAC_ESR_0_MASK_SET_RFMOD_RIGHT_CLIPPED_SHIFT      9
#define BCHP_HIFIDAC_ESR_0_MASK_SET_RFMOD_RIGHT_CLIPPED_DEFAULT    0x00000001

/* HIFIDAC_ESR_0 :: MASK_SET :: RFMOD_LEFT_CLIPPED [08:08] */
#define BCHP_HIFIDAC_ESR_0_MASK_SET_RFMOD_LEFT_CLIPPED_MASK        0x00000100
#define BCHP_HIFIDAC_ESR_0_MASK_SET_RFMOD_LEFT_CLIPPED_SHIFT       8
#define BCHP_HIFIDAC_ESR_0_MASK_SET_RFMOD_LEFT_CLIPPED_DEFAULT     0x00000001

/* HIFIDAC_ESR_0 :: MASK_SET :: FRACT_SATURATED [07:07] */
#define BCHP_HIFIDAC_ESR_0_MASK_SET_FRACT_SATURATED_MASK           0x00000080
#define BCHP_HIFIDAC_ESR_0_MASK_SET_FRACT_SATURATED_SHIFT          7
#define BCHP_HIFIDAC_ESR_0_MASK_SET_FRACT_SATURATED_DEFAULT        0x00000001

/* HIFIDAC_ESR_0 :: MASK_SET :: TAYLOR_SATURATED [06:06] */
#define BCHP_HIFIDAC_ESR_0_MASK_SET_TAYLOR_SATURATED_MASK          0x00000040
#define BCHP_HIFIDAC_ESR_0_MASK_SET_TAYLOR_SATURATED_SHIFT         6
#define BCHP_HIFIDAC_ESR_0_MASK_SET_TAYLOR_SATURATED_DEFAULT       0x00000001

/* HIFIDAC_ESR_0 :: MASK_SET :: ASRC_NOT_DONE [05:05] */
#define BCHP_HIFIDAC_ESR_0_MASK_SET_ASRC_NOT_DONE_MASK             0x00000020
#define BCHP_HIFIDAC_ESR_0_MASK_SET_ASRC_NOT_DONE_SHIFT            5
#define BCHP_HIFIDAC_ESR_0_MASK_SET_ASRC_NOT_DONE_DEFAULT          0x00000001

/* HIFIDAC_ESR_0 :: MASK_SET :: FIFO_UNDERFLOW [04:04] */
#define BCHP_HIFIDAC_ESR_0_MASK_SET_FIFO_UNDERFLOW_MASK            0x00000010
#define BCHP_HIFIDAC_ESR_0_MASK_SET_FIFO_UNDERFLOW_SHIFT           4
#define BCHP_HIFIDAC_ESR_0_MASK_SET_FIFO_UNDERFLOW_DEFAULT         0x00000001

/* HIFIDAC_ESR_0 :: MASK_SET :: FIFO_OVERFLOW [03:03] */
#define BCHP_HIFIDAC_ESR_0_MASK_SET_FIFO_OVERFLOW_MASK             0x00000008
#define BCHP_HIFIDAC_ESR_0_MASK_SET_FIFO_OVERFLOW_SHIFT            3
#define BCHP_HIFIDAC_ESR_0_MASK_SET_FIFO_OVERFLOW_DEFAULT          0x00000001

/* HIFIDAC_ESR_0 :: MASK_SET :: BAD_INPUT_TIMING [02:02] */
#define BCHP_HIFIDAC_ESR_0_MASK_SET_BAD_INPUT_TIMING_MASK          0x00000004
#define BCHP_HIFIDAC_ESR_0_MASK_SET_BAD_INPUT_TIMING_SHIFT         2
#define BCHP_HIFIDAC_ESR_0_MASK_SET_BAD_INPUT_TIMING_DEFAULT       0x00000001

/* HIFIDAC_ESR_0 :: MASK_SET :: SCALE_AT_TARGET [01:01] */
#define BCHP_HIFIDAC_ESR_0_MASK_SET_SCALE_AT_TARGET_MASK           0x00000002
#define BCHP_HIFIDAC_ESR_0_MASK_SET_SCALE_AT_TARGET_SHIFT          1
#define BCHP_HIFIDAC_ESR_0_MASK_SET_SCALE_AT_TARGET_DEFAULT        0x00000001

/* HIFIDAC_ESR_0 :: MASK_SET :: VOLUME_AT_TARGET [00:00] */
#define BCHP_HIFIDAC_ESR_0_MASK_SET_VOLUME_AT_TARGET_MASK          0x00000001
#define BCHP_HIFIDAC_ESR_0_MASK_SET_VOLUME_AT_TARGET_SHIFT         0
#define BCHP_HIFIDAC_ESR_0_MASK_SET_VOLUME_AT_TARGET_DEFAULT       0x00000001

/***************************************************************************
 *MASK_CLEAR - Mask Clear Register
 ***************************************************************************/
/* HIFIDAC_ESR_0 :: MASK_CLEAR :: reserved0 [31:15] */
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_reserved0_MASK               0xffff8000
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_reserved0_SHIFT              15

/* HIFIDAC_ESR_0 :: MASK_CLEAR :: STB_ready4pwrup [14:14] */
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_STB_ready4pwrup_MASK         0x00004000
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_STB_ready4pwrup_SHIFT        14

/* HIFIDAC_ESR_0 :: MASK_CLEAR :: ASRC_RIGHT_CLIPPED [13:13] */
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_ASRC_RIGHT_CLIPPED_MASK      0x00002000
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_ASRC_RIGHT_CLIPPED_SHIFT     13
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_ASRC_RIGHT_CLIPPED_DEFAULT   0x00000001

/* HIFIDAC_ESR_0 :: MASK_CLEAR :: ASRC_LEFT_CLIPPED [12:12] */
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_ASRC_LEFT_CLIPPED_MASK       0x00001000
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_ASRC_LEFT_CLIPPED_SHIFT      12
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_ASRC_LEFT_CLIPPED_DEFAULT    0x00000001

/* HIFIDAC_ESR_0 :: MASK_CLEAR :: PEAK_RIGHT_CLIPPED [11:11] */
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_PEAK_RIGHT_CLIPPED_MASK      0x00000800
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_PEAK_RIGHT_CLIPPED_SHIFT     11
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_PEAK_RIGHT_CLIPPED_DEFAULT   0x00000001

/* HIFIDAC_ESR_0 :: MASK_CLEAR :: PEAK_LEFT_CLIPPED [10:10] */
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_PEAK_LEFT_CLIPPED_MASK       0x00000400
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_PEAK_LEFT_CLIPPED_SHIFT      10
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_PEAK_LEFT_CLIPPED_DEFAULT    0x00000001

/* HIFIDAC_ESR_0 :: MASK_CLEAR :: RFMOD_RIGHT_CLIPPED [09:09] */
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_RFMOD_RIGHT_CLIPPED_MASK     0x00000200
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_RFMOD_RIGHT_CLIPPED_SHIFT    9
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_RFMOD_RIGHT_CLIPPED_DEFAULT  0x00000001

/* HIFIDAC_ESR_0 :: MASK_CLEAR :: RFMOD_LEFT_CLIPPED [08:08] */
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_RFMOD_LEFT_CLIPPED_MASK      0x00000100
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_RFMOD_LEFT_CLIPPED_SHIFT     8
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_RFMOD_LEFT_CLIPPED_DEFAULT   0x00000001

/* HIFIDAC_ESR_0 :: MASK_CLEAR :: FRACT_SATURATED [07:07] */
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_FRACT_SATURATED_MASK         0x00000080
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_FRACT_SATURATED_SHIFT        7
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_FRACT_SATURATED_DEFAULT      0x00000001

/* HIFIDAC_ESR_0 :: MASK_CLEAR :: TAYLOR_SATURATED [06:06] */
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_TAYLOR_SATURATED_MASK        0x00000040
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_TAYLOR_SATURATED_SHIFT       6
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_TAYLOR_SATURATED_DEFAULT     0x00000001

/* HIFIDAC_ESR_0 :: MASK_CLEAR :: ASRC_NOT_DONE [05:05] */
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_ASRC_NOT_DONE_MASK           0x00000020
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_ASRC_NOT_DONE_SHIFT          5
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_ASRC_NOT_DONE_DEFAULT        0x00000001

/* HIFIDAC_ESR_0 :: MASK_CLEAR :: FIFO_UNDERFLOW [04:04] */
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_FIFO_UNDERFLOW_MASK          0x00000010
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_FIFO_UNDERFLOW_SHIFT         4
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_FIFO_UNDERFLOW_DEFAULT       0x00000001

/* HIFIDAC_ESR_0 :: MASK_CLEAR :: FIFO_OVERFLOW [03:03] */
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_FIFO_OVERFLOW_MASK           0x00000008
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_FIFO_OVERFLOW_SHIFT          3
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_FIFO_OVERFLOW_DEFAULT        0x00000001

/* HIFIDAC_ESR_0 :: MASK_CLEAR :: BAD_INPUT_TIMING [02:02] */
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_BAD_INPUT_TIMING_MASK        0x00000004
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_BAD_INPUT_TIMING_SHIFT       2
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_BAD_INPUT_TIMING_DEFAULT     0x00000001

/* HIFIDAC_ESR_0 :: MASK_CLEAR :: SCALE_AT_TARGET [01:01] */
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_SCALE_AT_TARGET_MASK         0x00000002
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_SCALE_AT_TARGET_SHIFT        1
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_SCALE_AT_TARGET_DEFAULT      0x00000001

/* HIFIDAC_ESR_0 :: MASK_CLEAR :: VOLUME_AT_TARGET [00:00] */
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_VOLUME_AT_TARGET_MASK        0x00000001
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_VOLUME_AT_TARGET_SHIFT       0
#define BCHP_HIFIDAC_ESR_0_MASK_CLEAR_VOLUME_AT_TARGET_DEFAULT     0x00000001

#endif /* #ifndef BCHP_HIFIDAC_ESR_0_H__ */

/* End of File */
