INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/Uni-CPU/CPU_Rev3/CPU_Rev3.ip_user_files/bd/CPU/ip/CPU_processing_system7_0_0/sim/CPU_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/Uni-CPU/CPU_Rev3/CPU_Rev3.ip_user_files/bd/CPU/ip/CPU_util_vector_logic_0_0/sim/CPU_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/Uni-CPU/CPU_Rev3/CPU_Rev3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Git/Uni-CPU/CPU_Rev3/CPU_Rev3.srcs/sources_1/new/clock_divide.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ClockDivider'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Git/Uni-CPU/CPU_Rev3/CPU_Rev3.ip_user_files/bd/CPU/ip/CPU_gmii_to_rgmii_0_0/synth/CPU_gmii_to_rgmii_0_0_clocking.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CPU_gmii_to_rgmii_0_0_clocking'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Git/Uni-CPU/CPU_Rev3/CPU_Rev3.ip_user_files/bd/CPU/ip/CPU_gmii_to_rgmii_0_0/synth/CPU_gmii_to_rgmii_0_0_resets.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CPU_gmii_to_rgmii_0_0_resets'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Git/Uni-CPU/CPU_Rev3/CPU_Rev3.ip_user_files/bd/CPU/ip/CPU_gmii_to_rgmii_0_0/synth/CPU_gmii_to_rgmii_0_0_support.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CPU_gmii_to_rgmii_0_0_support'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Git/Uni-CPU/CPU_Rev3/CPU_Rev3.ip_user_files/bd/CPU/ip/CPU_gmii_to_rgmii_0_0/synth/CPU_gmii_to_rgmii_0_0_reset_sync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CPU_gmii_to_rgmii_0_0_reset_sync'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Git/Uni-CPU/CPU_Rev3/CPU_Rev3.ip_user_files/bd/CPU/ip/CPU_gmii_to_rgmii_0_0/synth/CPU_gmii_to_rgmii_0_0_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CPU_gmii_to_rgmii_0_0_block'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Git/Uni-CPU/CPU_Rev3/CPU_Rev3.ip_user_files/bd/CPU/ip/CPU_gmii_to_rgmii_0_0/CPU_gmii_to_rgmii_0_0/simulation/demo_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'demo_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Git/Uni-CPU/CPU_Rev3/CPU_Rev3.ip_user_files/bd/CPU/ip/CPU_gmii_to_rgmii_0_0/synth/CPU_gmii_to_rgmii_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CPU_gmii_to_rgmii_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Git/Uni-CPU/CPU_Rev3/CPU_Rev3.ip_user_files/bd/CPU/ip/CPU_ClockDivider_0_0/sim/CPU_ClockDivider_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CPU_ClockDivider_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Git/Uni-CPU/CPU_Rev3/CPU_Rev3.ip_user_files/bd/CPU/sim/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CPU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Git/Uni-CPU/CPU_Rev3/CPU_Rev3.ip_user_files/bd/CPU/ip/CPU_proc_sys_reset_0_0/sim/CPU_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CPU_proc_sys_reset_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Git/Uni-CPU/CPU_Rev3/CPU_Rev3.gen/sources_1/bd/CPU/hdl/CPU_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CPU_wrapper'
