MIG: 09:25:47 : xml_input_file: mig_b.prj
MIG: 09:25:47 : Absolute path of xml_input_file: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:25:47 : xml_input_file: mig_b.prj
MIG: 09:25:47 : Absolute path of xml_input_file: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:25:47 : In updateAllModelParams
MIG: 09:25:47 : ################# RUNNING MIG BATCH ###################
MIG: 09:25:47 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx3/Vivado/2015.3/data/ip/xilinx/mig_7series_v2_4... instDirPath: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:25:47 : synp_flow:  -- synthesis_mode: Other
MIG: 09:25:47 : outputDirectory: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:25:47 : vivado_mode: xpg_bd
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:47 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 1
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 : isPortInterface: 0
MIG: 09:25:48 :  locked false  
MIG: 09:25:48 : HDL Language: Verilog
MIG: 09:25:48 : compInfo: true
MIG: 09:25:48 : Vivado Options xc7a200t sbg484 -1
MIG: 09:25:48 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:25:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 09:25:48 : xilinx_path: C:/Xilinx3/Vivado/2015.3/ids_lite/ISE
MIG: 09:25:48 : I am in catch area
MIG: 09:25:48 : Running C:/Xilinx3/Vivado/2015.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:25:59 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:25:59 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:25:59 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:25:59 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:25:59 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 09:25:59 : XGUI hdlLanguage: Verilog
MIG: 09:25:59 : xgui vivado_mode: xpg_bd
MIG: 09:25:59 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 09:25:59 : Reading C:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 09:26:00 : 1
MIG: 09:26:00 : Inside fn mem: DDR3
MIG: 09:26:00 : QDRII+ Inside fn ui: 100000000
MIG: 09:26:00 : cntrl:  memtype: DDR3
MIG: 09:26:00 : 800
MIG: 09:26:00 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 09:26:00 : 
MIG: 09:26:00 : 1
MIG: 09:26:00 : 100000000
MIG: 09:26:00 : 
MIG: 09:26:00 :  polarity_value: 1
MIG: 09:26:00 : 
MIG: 09:26:00 : 
MIG: 09:26:00 : cntrl:  memtype: DDR3
MIG: 09:26:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 09:26:00 : TRUE
MIG: 09:26:00 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 09:26:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 09:26:00 : TRUE
MIG: 09:26:00 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 09:26:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 09:26:00 : 
MIG: 09:26:00 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 09:26:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 09:26:00 : 
MIG: 09:26:00 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 09:26:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 09:26:00 : 
MIG: 09:26:00 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 09:26:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 09:26:00 : Prasad ----: possibleMaxVcoVal:: 800
MIG: 09:26:00 : 160000000
MIG: 09:26:00 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 09:26:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 09:26:00 : Prasad ----: possibleMaxVcoVal:: 800
MIG: 09:26:00 : 200000000
MIG: 09:26:00 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 09:26:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 09:26:00 : Prasad ----: possibleMaxVcoVal:: 800
MIG: 09:26:00 : 800000000
MIG: 09:26:00 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 09:26:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 09:26:00 : Prasad ----: possibleMaxVcoVal:: 800
MIG: 09:26:00 : 800000000
MIG: 09:26:00 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 09:26:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 09:26:00 : Prasad ----: possibleMaxVcoVal:: 800
MIG: 09:26:00 : 800000000
MIG: 09:26:00 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 09:26:00 : 
MIG: 09:26:00 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 09:26:00 : 
MIG: 09:26:00 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 09:26:00 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 09:26:00 : 
MIG: 09:26:00 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 09:26:00 : 
MIG: 09:26:00 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 09:26:00 : 
MIG: 09:26:00 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 09:26:00 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 09:26:00 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 09:26:00 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 09:26:00 : 2
MIG: 09:26:00 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 09:26:00 : 16
MIG: 09:26:00 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 09:26:00 : 2
MIG: 09:26:00 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 09:26:00 : 
MIG: 09:26:00 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 09:26:00 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 09:26:00 : 
MIG: 09:26:00 :  Valid Param: ECC ==> OFF
MIG: 09:26:00 : 16
MIG: 09:26:00 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 09:26:00 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 09:26:00 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 09:26:00 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 09:26:00 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 09:26:00 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 09:26:00 : 
MIG: 09:26:01 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 09:26:01 : 15
MIG: 09:26:01 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 09:26:01 : 29
MIG: 09:26:01 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 09:26:01 : 0
MIG: 09:26:01 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 09:26:01 : 
MIG: 09:26:01 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 09:26:01 : 
MIG: 09:26:01 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 09:26:01 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 09:26:01 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 09:26:01 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 09:26:01 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 09:26:01 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 09:26:01 :  Invalid Param: DDR3_AL ==> "0"
MIG: 09:26:01 :  Invalid Param: DDR3_nAL ==> 0
MIG: 09:26:01 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 09:26:01 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 09:26:01 :  Invalid Param: DDR3_CL ==> 6
MIG: 09:26:01 :  Invalid Param: DDR3_CWL ==> 5
MIG: 09:26:01 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 09:26:01 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 09:26:01 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 09:26:01 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 09:26:01 : 
MIG: 09:26:01 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 09:26:01 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 09:26:01 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 09:26:01 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 09:26:01 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 09:26:01 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 09:26:01 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 09:26:01 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 09:26:01 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 09:26:01 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 09:26:01 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 09:26:01 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 09:26:01 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 09:26:01 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 09:26:01 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 09:26:01 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 09:26:01 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 09:26:01 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 09:26:01 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 09:26:01 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 09:26:01 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 09:26:01 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 09:26:01 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 09:26:01 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 09:26:01 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 09:26:01 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 09:26:01 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 09:26:01 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 09:26:01 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 09:26:01 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 09:26:01 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 09:26:01 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 09:26:01 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 09:26:01 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 09:26:01 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 09:26:01 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 09:26:01 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 09:26:01 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 09:26:01 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 09:26:01 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 09:26:01 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 09:26:01 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 09:26:01 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 09:26:01 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 09:26:01 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 09:26:01 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 09:26:01 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 09:26:01 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 09:26:01 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 09:26:01 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 09:26:01 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 09:26:01 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 09:26:01 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 09:26:01 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 09:26:01 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 09:26:01 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 09:26:01 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 09:26:01 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 09:26:01 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 09:26:01 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 09:26:01 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 09:26:01 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 09:26:01 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 09:26:01 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 09:26:01 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 09:26:01 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 09:26:01 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 09:26:01 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 09:26:01 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 09:26:01 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 09:26:01 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 09:26:01 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 09:26:01 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 09:26:01 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 09:26:01 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 09:26:01 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 09:26:01 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 09:26:01 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 09:26:01 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 09:26:01 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 09:26:01 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 09:26:01 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 09:26:01 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 09:26:01 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 09:26:01 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 09:26:01 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 09:26:01 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 09:26:01 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 09:26:01 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 09:26:01 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 09:26:01 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 09:26:01 : 4
MIG: 09:26:01 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 09:26:01 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 09:26:01 : TRUE
MIG: 09:26:01 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 09:26:01 : 2
MIG: 09:26:01 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 09:26:01 : 536870912
MIG: 09:26:01 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 09:26:01 : 29
MIG: 09:26:01 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 09:26:01 : 128
MIG: 09:26:01 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 09:26:01 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 09:26:01 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 09:26:01 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 09:26:01 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 09:26:01 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 09:26:01 : 
MIG: 09:26:01 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 09:26:01 : 
MIG: 09:26:01 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 09:26:01 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 09:26:01 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 09:26:01 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 09:26:01 : 
MIG: 09:26:01 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 09:26:01 : 
MIG: 09:26:01 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 09:26:01 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 09:26:01 : SINGLE
MIG: 09:26:01 : NOBUF
MIG: 09:26:01 : 
MIG: 09:26:01 : Same Interface
MIG: 09:28:34 : Running synthesis.xit
MIG: 09:28:34 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 09:28:34 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:28:34 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 09:28:34 : ################# RUNNING MIG BATCH ###################
MIG: 09:28:34 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx3/Vivado/2015.3/data/ip/xilinx/mig_7series_v2_4... instDirPath: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:28:34 : synp_flow:  -- synthesis_mode: Other
MIG: 09:28:34 : outputDirectory: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:28:34 : vivado_mode: xpg_bd
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:34 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 1
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 : isPortInterface: 0
MIG: 09:28:35 :  locked false  
MIG: 09:28:35 : HDL Language: Verilog
MIG: 09:28:35 : compInfo: false
MIG: 09:28:35 : Vivado Options xc7a200t sbg484 -1
MIG: 09:28:35 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:28:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 09:28:35 : xilinx_path: C:/Xilinx3/Vivado/2015.3/ids_lite/ISE
MIG: 09:28:35 : I am in catch area
MIG: 09:28:35 : Running C:/Xilinx3/Vivado/2015.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:28:44 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:28:44 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:28:44 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:28:44 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:28:44 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 09:28:44 : Running vhdl_synth_rpr.xit
MIG: 09:28:44 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 09:28:44 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:28:44 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 09:28:44 : ################# RUNNING MIG BATCH ###################
MIG: 09:28:44 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx3/Vivado/2015.3/data/ip/xilinx/mig_7series_v2_4... instDirPath: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:28:44 : synp_flow:  -- synthesis_mode: Other
MIG: 09:28:44 : outputDirectory: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:28:44 : vivado_mode: xpg_bd
MIG: 09:28:44 : isPortInterface: 0
MIG: 09:28:44 : isPortInterface: 0
MIG: 09:28:44 : isPortInterface: 0
MIG: 09:28:44 : isPortInterface: 0
MIG: 09:28:44 : isPortInterface: 0
MIG: 09:28:44 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 1
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 : isPortInterface: 0
MIG: 09:28:45 :  locked false  
MIG: 09:28:45 : HDL Language: Verilog
MIG: 09:28:45 : compInfo: false
MIG: 09:28:45 : Vivado Options xc7a200t sbg484 -1
MIG: 09:28:45 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:28:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 09:28:45 : xilinx_path: C:/Xilinx3/Vivado/2015.3/ids_lite/ISE
MIG: 09:28:45 : I am in catch area
MIG: 09:28:45 : Running C:/Xilinx3/Vivado/2015.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:28:54 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:28:54 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:28:54 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:28:54 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:28:54 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 09:28:54 : Running simulation.xit
MIG: 09:28:54 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 09:28:54 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:28:54 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 09:28:54 : ################# RUNNING MIG BATCH ###################
MIG: 09:28:54 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx3/Vivado/2015.3/data/ip/xilinx/mig_7series_v2_4... instDirPath: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:28:54 : synp_flow:  -- synthesis_mode: Other
MIG: 09:28:54 : outputDirectory: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:28:54 : vivado_mode: xpg_bd
MIG: 09:28:54 : isPortInterface: 0
MIG: 09:28:54 : isPortInterface: 0
MIG: 09:28:54 : isPortInterface: 0
MIG: 09:28:54 : isPortInterface: 0
MIG: 09:28:54 : isPortInterface: 0
MIG: 09:28:54 : isPortInterface: 0
MIG: 09:28:54 : isPortInterface: 0
MIG: 09:28:54 : isPortInterface: 0
MIG: 09:28:54 : isPortInterface: 0
MIG: 09:28:54 : isPortInterface: 0
MIG: 09:28:54 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 1
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 : isPortInterface: 0
MIG: 09:28:55 :  locked false  
MIG: 09:28:55 : HDL Language: Verilog
MIG: 09:28:55 : compInfo: false
MIG: 09:28:55 : Vivado Options xc7a200t sbg484 -1
MIG: 09:28:55 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:28:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 09:28:55 : xilinx_path: C:/Xilinx3/Vivado/2015.3/ids_lite/ISE
MIG: 09:28:55 : I am in catch area
MIG: 09:28:55 : Running C:/Xilinx3/Vivado/2015.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:29:04 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:29:04 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:29:04 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:29:04 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:29:04 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 09:29:04 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:29:04 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 09:29:04 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:29:04 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 09:29:04 : ################# RUNNING MIG BATCH ###################
MIG: 09:29:04 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx3/Vivado/2015.3/data/ip/xilinx/mig_7series_v2_4... instDirPath: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:29:04 : synp_flow:  -- synthesis_mode: Other
MIG: 09:29:04 : outputDirectory: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:29:04 : vivado_mode: xpg_bd
MIG: 09:29:04 : isPortInterface: 0
MIG: 09:29:04 : isPortInterface: 0
MIG: 09:29:04 : isPortInterface: 0
MIG: 09:29:04 : isPortInterface: 0
MIG: 09:29:04 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 1
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 : isPortInterface: 0
MIG: 09:29:05 :  locked false  
MIG: 09:29:05 : HDL Language: Verilog
MIG: 09:29:05 : compInfo: false
MIG: 09:29:05 : Vivado Options xc7a200t sbg484 -1
MIG: 09:29:05 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:29:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 09:29:05 : xilinx_path: C:/Xilinx3/Vivado/2015.3/ids_lite/ISE
MIG: 09:29:05 : I am in catch area
MIG: 09:29:05 : Running C:/Xilinx3/Vivado/2015.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:29:14 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:29:14 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:29:14 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:29:14 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:29:14 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 09:29:14 : Running implementation.xit
MIG: 09:29:14 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 09:29:14 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:29:14 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 09:29:14 : ################# RUNNING MIG BATCH ###################
MIG: 09:29:14 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx3/Vivado/2015.3/data/ip/xilinx/mig_7series_v2_4... instDirPath: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:29:14 : synp_flow:  -- synthesis_mode: Other
MIG: 09:29:14 : outputDirectory: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:29:14 : vivado_mode: xpg_bd
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:14 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 1
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 : isPortInterface: 0
MIG: 09:29:15 :  locked false  
MIG: 09:29:15 : HDL Language: Verilog
MIG: 09:29:15 : compInfo: false
MIG: 09:29:15 : Vivado Options xc7a200t sbg484 -1
MIG: 09:29:15 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:29:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 09:29:15 : xilinx_path: C:/Xilinx3/Vivado/2015.3/ids_lite/ISE
MIG: 09:29:15 : I am in catch area
MIG: 09:29:15 : Running C:/Xilinx3/Vivado/2015.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:29:24 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:29:24 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:29:24 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:29:24 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:29:24 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:51:05 : xml_input_file: mig_b.prj
MIG: 14:51:05 : Absolute path of xml_input_file: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:51:05 : xml_input_file: mig_b.prj
MIG: 14:51:05 : Absolute path of xml_input_file: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:51:05 : In updateAllModelParams
MIG: 14:51:05 : ################# RUNNING MIG BATCH ###################
MIG: 14:51:05 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:51:05 : synp_flow:  -- synthesis_mode: Other
MIG: 14:51:05 : outputDirectory: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:51:05 : vivado_mode: xpg_bd
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:05 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 1
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 : isPortInterface: 0
MIG: 14:51:06 :  locked false  
MIG: 14:51:06 : HDL Language: Verilog
MIG: 14:51:06 : compInfo: true
MIG: 14:51:06 : Vivado Options xc7a200t sbg484 -1
MIG: 14:51:06 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:51:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:51:06 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 14:51:06 : I am in catch area
MIG: 14:51:06 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:51:17 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:51:17 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:51:17 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:51:17 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:51:17 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:51:17 : XGUI hdlLanguage: Verilog
MIG: 14:51:17 : xgui vivado_mode: xpg_bd
MIG: 14:51:17 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:51:17 : Reading C:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 14:51:18 : 1
MIG: 14:51:18 : Inside fn mem: DDR3
MIG: 14:51:18 : detect_uiclk: 100000000
MIG: 14:51:18 : cntrl:  memtype: DDR3
MIG: 14:51:18 : 800
MIG: 14:51:18 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:51:18 : 
MIG: 14:51:18 : 1
MIG: 14:51:18 : 100000000
MIG: 14:51:18 : 
MIG: 14:51:18 :  polarity_value: 1
MIG: 14:51:18 : 
MIG: 14:51:18 : 
MIG: 14:51:18 : cntrl:  memtype: DDR3
MIG: 14:51:18 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 14:51:18 : TRUE
MIG: 14:51:18 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 14:51:18 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 14:51:18 : TRUE
MIG: 14:51:18 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 14:51:18 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 14:51:18 : 
MIG: 14:51:18 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 14:51:18 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 14:51:18 : 
MIG: 14:51:18 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 14:51:18 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 14:51:18 : 
MIG: 14:51:18 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 14:51:18 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 14:51:18 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 14:51:18 : 160000000
MIG: 14:51:18 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 14:51:18 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 14:51:18 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 14:51:18 : 200000000
MIG: 14:51:18 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 14:51:18 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 14:51:18 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 14:51:18 : 800000000
MIG: 14:51:18 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 14:51:18 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 14:51:18 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 14:51:18 : 800000000
MIG: 14:51:18 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 14:51:18 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 14:51:18 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 14:51:18 : 800000000
MIG: 14:51:18 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 14:51:18 : 
MIG: 14:51:18 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:51:18 : 
MIG: 14:51:18 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:51:18 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:51:18 : 
MIG: 14:51:18 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:51:18 : 
MIG: 14:51:18 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:51:18 : 
MIG: 14:51:18 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:51:18 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:51:18 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 14:51:18 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:51:18 : 2
MIG: 14:51:18 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 14:51:18 : 16
MIG: 14:51:18 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 14:51:18 : 2
MIG: 14:51:18 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 14:51:18 : 
MIG: 14:51:18 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 14:51:18 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:51:18 : 
MIG: 14:51:18 :  Valid Param: ECC ==> OFF
MIG: 14:51:18 : 16
MIG: 14:51:18 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 14:51:18 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:51:18 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:51:18 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:51:18 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:51:18 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:51:18 : 
MIG: 14:51:18 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:51:18 : 15
MIG: 14:51:18 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 14:51:18 : 29
MIG: 14:51:18 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 14:51:18 : 0
MIG: 14:51:18 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 14:51:18 : 
MIG: 14:51:18 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:51:18 : 
MIG: 14:51:18 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:51:18 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:51:18 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 14:51:18 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 14:51:18 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 14:51:18 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 14:51:18 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:51:18 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:51:18 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:51:18 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:51:18 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:51:18 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:51:18 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:51:18 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 14:51:18 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:51:18 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:51:18 : 
MIG: 14:51:18 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:51:18 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:51:18 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:51:18 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 14:51:18 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 14:51:18 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:51:18 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 14:51:18 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 14:51:18 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:51:18 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:51:18 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:51:18 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:51:18 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 14:51:18 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:51:19 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 14:51:19 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 14:51:19 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 14:51:19 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 14:51:19 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 14:51:19 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 14:51:19 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 14:51:19 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 14:51:19 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 14:51:19 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 14:51:19 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:51:19 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 14:51:19 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 14:51:19 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 14:51:19 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:51:19 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 14:51:19 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 14:51:19 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 14:51:19 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:51:19 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:51:19 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:51:19 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:51:19 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:51:19 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:51:19 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 14:51:19 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:51:19 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:51:19 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 14:51:19 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:51:19 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 14:51:19 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 14:51:19 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 14:51:19 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 14:51:19 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 14:51:19 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:51:19 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 14:51:19 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 14:51:19 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:51:19 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 14:51:19 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 14:51:19 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 14:51:19 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 14:51:19 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 14:51:19 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 14:51:19 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:51:19 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:51:19 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:51:19 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:51:19 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:51:19 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 14:51:19 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:51:19 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:51:19 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:51:19 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:51:19 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:51:19 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:51:19 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:51:19 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:51:19 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:51:19 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:51:19 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:51:19 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:51:19 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:51:19 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:51:19 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:51:19 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 14:51:19 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 14:51:19 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:51:19 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 14:51:19 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:51:19 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:51:19 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:51:19 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:51:19 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:51:19 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:51:19 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:51:19 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:51:19 : 4
MIG: 14:51:19 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:51:19 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:51:19 : TRUE
MIG: 14:51:19 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 14:51:19 : 2
MIG: 14:51:19 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 14:51:19 : 536870912
MIG: 14:51:19 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 14:51:19 : 29
MIG: 14:51:19 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 14:51:19 : 128
MIG: 14:51:19 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 14:51:19 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:51:19 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 14:51:19 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:51:19 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:51:19 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:51:19 : 
MIG: 14:51:19 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:51:19 : 
MIG: 14:51:19 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:51:19 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:51:19 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:51:19 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:51:19 : 
MIG: 14:51:19 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:51:19 : 
MIG: 14:51:19 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:51:19 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:51:19 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:51:19 : SINGLE
MIG: 14:51:19 : NOBUF
MIG: 14:51:19 : 
MIG: 14:51:19 : Same Interface
MIG: 14:51:20 : xml_input_file: mig_b.prj
MIG: 14:51:20 : Absolute path of xml_input_file: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:51:20 : In updateAllModelParams
MIG: 14:51:20 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 14:51:20 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:51:20 : ################# RUNNING MIG BATCH ###################
MIG: 14:51:20 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:51:20 : synp_flow:  -- synthesis_mode: Other
MIG: 14:51:20 : outputDirectory: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:51:20 : vivado_mode: xpg_bd
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:20 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 1
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 : isPortInterface: 0
MIG: 14:51:21 :  locked false  
MIG: 14:51:21 : HDL Language: Verilog
MIG: 14:51:21 : compInfo: true
MIG: 14:51:21 : Vivado Options xc7a200t sbg484 -1
MIG: 14:51:21 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:51:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:51:21 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 14:51:21 : I am in catch area
MIG: 14:51:21 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:51:30 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:51:30 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:51:30 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:51:30 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:51:30 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:51:30 : XGUI hdlLanguage: Verilog
MIG: 14:51:30 : xgui vivado_mode: xpg_bd
MIG: 14:51:30 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:51:30 : Reading C:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 14:51:31 : 
MIG: 14:51:31 : Inside fn mem: DDR3
MIG: 14:51:31 : detect_uiclk: 100000000
MIG: 14:51:31 : cntrl:  memtype: DDR3
MIG: 14:51:31 : 
MIG: 14:51:31 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:51:31 : 
MIG: 14:51:31 : 
MIG: 14:51:31 : 
MIG: 14:51:31 : 
MIG: 14:51:31 :  polarity_value: 1
MIG: 14:51:31 : 
MIG: 14:51:31 : 
MIG: 14:51:31 : cntrl:  memtype: DDR3
MIG: 14:51:31 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 14:51:31 : 
MIG: 14:51:31 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 14:51:31 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 14:51:31 : 
MIG: 14:51:31 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 14:51:31 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 14:51:31 : 
MIG: 14:51:31 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 14:51:31 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 14:51:31 : 
MIG: 14:51:31 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 14:51:31 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 14:51:31 : 
MIG: 14:51:31 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 14:51:31 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 14:51:31 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 14:51:31 : 
MIG: 14:51:31 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 14:51:31 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 14:51:31 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 14:51:31 : 
MIG: 14:51:31 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 14:51:31 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 14:51:31 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 14:51:31 : 
MIG: 14:51:31 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 14:51:31 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 14:51:31 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 14:51:31 : 
MIG: 14:51:31 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 14:51:31 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 14:51:31 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 14:51:32 : 
MIG: 14:51:32 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:51:32 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:51:32 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:51:32 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 14:51:32 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 14:51:32 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: ECC ==> OFF
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 14:51:32 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:51:32 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:51:32 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:51:32 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:51:32 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:51:32 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:51:32 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 14:51:32 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 14:51:32 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 14:51:32 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 14:51:32 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:51:32 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:51:32 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:51:32 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:51:32 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:51:32 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:51:32 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:51:32 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 14:51:32 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:51:32 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:51:32 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:51:32 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:51:32 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 14:51:32 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 14:51:32 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:51:32 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 14:51:32 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 14:51:32 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:51:32 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:51:32 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:51:32 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:51:32 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 14:51:32 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:51:32 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 14:51:32 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 14:51:32 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 14:51:32 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 14:51:32 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 14:51:32 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 14:51:32 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 14:51:32 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 14:51:32 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 14:51:32 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 14:51:32 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:51:32 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 14:51:32 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 14:51:32 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 14:51:32 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:51:32 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 14:51:32 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 14:51:32 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 14:51:32 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:51:32 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:51:32 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:51:32 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:51:32 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:51:32 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:51:32 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 14:51:32 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:51:32 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:51:32 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 14:51:32 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:51:32 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 14:51:32 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 14:51:32 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 14:51:32 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 14:51:32 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 14:51:32 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:51:32 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 14:51:32 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 14:51:32 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:51:32 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 14:51:32 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 14:51:32 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 14:51:32 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 14:51:32 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 14:51:32 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 14:51:32 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:51:32 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:51:32 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:51:32 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:51:32 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:51:32 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 14:51:32 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:51:32 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:51:32 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:51:32 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:51:32 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:51:32 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:51:32 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:51:32 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:51:32 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:51:32 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:51:32 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:51:32 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:51:32 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:51:32 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:51:32 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:51:32 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 14:51:32 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 14:51:32 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:51:32 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 14:51:32 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:51:32 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:51:32 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:51:32 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:51:32 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:51:32 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:51:32 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:51:32 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:51:32 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 14:51:32 : 
MIG: 14:51:32 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 14:51:32 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:51:32 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 14:51:32 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:51:33 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:51:33 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:51:33 : 
MIG: 14:51:33 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:51:33 : 
MIG: 14:51:33 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:51:33 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:51:33 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:51:33 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:51:33 : 
MIG: 14:51:33 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:51:33 : 
MIG: 14:51:33 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:51:33 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:51:33 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:51:33 : 
MIG: 14:51:33 : 
MIG: 14:51:33 : 
MIG: 14:51:33 : Same Interface
MIG: 14:53:05 : Running synthesis.xit
MIG: 14:53:05 : ################# RUNNING MIG BATCH ###################
MIG: 14:53:05 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:53:05 : synp_flow:  -- synthesis_mode: Other
MIG: 14:53:05 : outputDirectory: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:53:05 : vivado_mode: xpg_bd
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 1
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:05 : isPortInterface: 0
MIG: 14:53:06 : isPortInterface: 0
MIG: 14:53:06 :  locked false  
MIG: 14:53:06 : HDL Language: Verilog
MIG: 14:53:06 : compInfo: false
MIG: 14:53:06 : Vivado Options xc7a200t sbg484 -1
MIG: 14:53:06 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:53:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:53:06 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 14:53:06 : I am in catch area
MIG: 14:53:06 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:53:15 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:53:15 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:53:15 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:53:15 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:53:15 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:53:15 : Running vhdl_synth_rpr.xit
MIG: 14:53:15 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 14:53:15 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:53:15 : ################# RUNNING MIG BATCH ###################
MIG: 14:53:15 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:53:15 : synp_flow:  -- synthesis_mode: Other
MIG: 14:53:15 : outputDirectory: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:53:15 : vivado_mode: xpg_bd
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:15 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 1
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 : isPortInterface: 0
MIG: 14:53:16 :  locked false  
MIG: 14:53:16 : HDL Language: Verilog
MIG: 14:53:16 : compInfo: false
MIG: 14:53:16 : Vivado Options xc7a200t sbg484 -1
MIG: 14:53:16 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:53:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:53:16 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 14:53:16 : I am in catch area
MIG: 14:53:16 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:53:25 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:53:25 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:53:25 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:53:25 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:53:25 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:53:25 : Running simulation.xit
MIG: 14:53:25 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 14:53:25 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:53:25 : ################# RUNNING MIG BATCH ###################
MIG: 14:53:25 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:53:25 : synp_flow:  -- synthesis_mode: Other
MIG: 14:53:25 : outputDirectory: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:53:25 : vivado_mode: xpg_bd
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:25 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 1
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 : isPortInterface: 0
MIG: 14:53:26 :  locked false  
MIG: 14:53:26 : HDL Language: Verilog
MIG: 14:53:26 : compInfo: false
MIG: 14:53:26 : Vivado Options xc7a200t sbg484 -1
MIG: 14:53:26 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:53:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:53:26 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 14:53:26 : I am in catch area
MIG: 14:53:26 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:53:35 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:53:35 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:53:35 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:53:35 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:53:35 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:53:35 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:53:36 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 14:53:36 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:53:36 : ################# RUNNING MIG BATCH ###################
MIG: 14:53:36 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:53:36 : synp_flow:  -- synthesis_mode: Other
MIG: 14:53:36 : outputDirectory: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:53:36 : vivado_mode: xpg_bd
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 1
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 : isPortInterface: 0
MIG: 14:53:36 :  locked false  
MIG: 14:53:36 : HDL Language: Verilog
MIG: 14:53:36 : compInfo: false
MIG: 14:53:36 : Vivado Options xc7a200t sbg484 -1
MIG: 14:53:36 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:53:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:53:36 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 14:53:36 : I am in catch area
MIG: 14:53:36 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:53:45 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:53:45 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:53:45 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:53:45 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:53:45 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:53:45 : Running implementation.xit
MIG: 14:53:45 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 14:53:45 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:53:45 : ################# RUNNING MIG BATCH ###################
MIG: 14:53:45 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:53:45 : synp_flow:  -- synthesis_mode: Other
MIG: 14:53:46 : outputDirectory: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:53:46 : vivado_mode: xpg_bd
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 1
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 : isPortInterface: 0
MIG: 14:53:46 :  locked false  
MIG: 14:53:46 : HDL Language: Verilog
MIG: 14:53:46 : compInfo: false
MIG: 14:53:46 : Vivado Options xc7a200t sbg484 -1
MIG: 14:53:46 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:53:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:53:46 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 14:53:46 : I am in catch area
MIG: 14:53:46 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:53:55 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:53:55 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:53:55 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:53:55 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:53:55 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 10:20:25 : Running synthesis.xit
MIG: 10:20:26 : ################# RUNNING MIG BATCH ###################
MIG: 10:20:26 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 10:20:26 : synp_flow:  -- synthesis_mode: Other
MIG: 10:20:26 : outputDirectory: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 10:20:26 : vivado_mode: xpg_bd
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 1
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 : isPortInterface: 0
MIG: 10:20:26 :  locked false  
MIG: 10:20:26 : HDL Language: Verilog
MIG: 10:20:26 : compInfo: false
MIG: 10:20:26 : Vivado Options xc7a200t sbg484 -1
MIG: 10:20:26 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:20:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:20:26 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 10:20:26 : I am in catch area
MIG: 10:20:26 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 10:20:38 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:20:38 : Component_Name: hdmi_mig_7series_0_0
MIG: 10:20:38 : Moving hdmi_mig_7series_0_0 ...
MIG: 10:20:38 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 10:20:38 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 10:20:38 : Running vhdl_synth_rpr.xit
MIG: 10:20:38 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 10:20:38 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 10:20:38 : ################# RUNNING MIG BATCH ###################
MIG: 10:20:38 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 10:20:38 : synp_flow:  -- synthesis_mode: Other
MIG: 10:20:38 : outputDirectory: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 10:20:38 : vivado_mode: xpg_bd
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:38 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 1
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 : isPortInterface: 0
MIG: 10:20:39 :  locked false  
MIG: 10:20:39 : HDL Language: Verilog
MIG: 10:20:39 : compInfo: false
MIG: 10:20:39 : Vivado Options xc7a200t sbg484 -1
MIG: 10:20:39 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:20:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:20:39 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 10:20:39 : I am in catch area
MIG: 10:20:39 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 10:20:48 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:20:48 : Component_Name: hdmi_mig_7series_0_0
MIG: 10:20:48 : Moving hdmi_mig_7series_0_0 ...
MIG: 10:20:48 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 10:20:48 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 10:20:48 : Running simulation.xit
MIG: 10:20:48 : ################# RUNNING MIG BATCH ###################
MIG: 10:20:48 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 10:20:48 : synp_flow:  -- synthesis_mode: Other
MIG: 10:20:48 : outputDirectory: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 10:20:49 : vivado_mode: xpg_bd
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 1
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 : isPortInterface: 0
MIG: 10:20:49 :  locked false  
MIG: 10:20:49 : HDL Language: Verilog
MIG: 10:20:49 : compInfo: false
MIG: 10:20:49 : Vivado Options xc7a200t sbg484 -1
MIG: 10:20:49 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:20:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:20:49 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 10:20:49 : I am in catch area
MIG: 10:20:49 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 10:20:58 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:20:58 : Component_Name: hdmi_mig_7series_0_0
MIG: 10:20:58 : Moving hdmi_mig_7series_0_0 ...
MIG: 10:20:58 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 10:20:58 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 10:20:58 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:20:58 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 10:20:58 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 10:20:58 : ################# RUNNING MIG BATCH ###################
MIG: 10:20:58 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 10:20:58 : synp_flow:  -- synthesis_mode: Other
MIG: 10:20:58 : outputDirectory: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 10:20:58 : vivado_mode: xpg_bd
MIG: 10:20:58 : isPortInterface: 0
MIG: 10:20:58 : isPortInterface: 0
MIG: 10:20:58 : isPortInterface: 0
MIG: 10:20:58 : isPortInterface: 0
MIG: 10:20:58 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 1
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 : isPortInterface: 0
MIG: 10:20:59 :  locked false  
MIG: 10:20:59 : HDL Language: Verilog
MIG: 10:20:59 : compInfo: false
MIG: 10:20:59 : Vivado Options xc7a200t sbg484 -1
MIG: 10:20:59 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:20:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:20:59 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 10:20:59 : I am in catch area
MIG: 10:20:59 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 10:21:08 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:21:08 : Component_Name: hdmi_mig_7series_0_0
MIG: 10:21:08 : Moving hdmi_mig_7series_0_0 ...
MIG: 10:21:08 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 10:21:08 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 10:21:09 : Running implementation.xit
MIG: 10:21:09 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 10:21:09 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 10:21:09 : ################# RUNNING MIG BATCH ###################
MIG: 10:21:09 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 10:21:09 : synp_flow:  -- synthesis_mode: Other
MIG: 10:21:09 : outputDirectory: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 10:21:09 : vivado_mode: xpg_bd
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 1
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 : isPortInterface: 0
MIG: 10:21:09 :  locked false  
MIG: 10:21:09 : HDL Language: Verilog
MIG: 10:21:09 : compInfo: false
MIG: 10:21:09 : Vivado Options xc7a200t sbg484 -1
MIG: 10:21:09 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:21:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:21:09 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 10:21:09 : I am in catch area
MIG: 10:21:09 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 10:21:19 : XML_INPUT_FILE: c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:21:19 : Component_Name: hdmi_mig_7series_0_0
MIG: 10:21:19 : Moving hdmi_mig_7series_0_0 ...
MIG: 10:21:19 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 10:21:19 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:26:59 : xml_input_file: mig_b.prj
MIG: 20:26:59 : Absolute path of xml_input_file: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:26:59 : xml_input_file: mig_b.prj
MIG: 20:27:00 : Absolute path of xml_input_file: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:27:00 : In updateAllModelParams
MIG: 20:27:00 : ################# RUNNING MIG BATCH ###################
MIG: 20:27:00 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:27:00 : synp_flow:  -- synthesis_mode: Other
MIG: 20:27:00 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:27:00 : vivado_mode: xpg_bd
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:00 : isPortInterface: 0
MIG: 20:27:01 : isPortInterface: 0
MIG: 20:27:01 : isPortInterface: 0
MIG: 20:27:01 : isPortInterface: 0
MIG: 20:27:01 : isPortInterface: 0
MIG: 20:27:01 : isPortInterface: 0
MIG: 20:27:01 : isPortInterface: 0
MIG: 20:27:01 : isPortInterface: 0
MIG: 20:27:01 : isPortInterface: 0
MIG: 20:27:01 : isPortInterface: 0
MIG: 20:27:01 : isPortInterface: 0
MIG: 20:27:01 : isPortInterface: 0
MIG: 20:27:01 : isPortInterface: 0
MIG: 20:27:01 : isPortInterface: 0
MIG: 20:27:01 : isPortInterface: 0
MIG: 20:27:01 : isPortInterface: 0
MIG: 20:27:01 : isPortInterface: 0
MIG: 20:27:01 : isPortInterface: 0
MIG: 20:27:01 : isPortInterface: 0
MIG: 20:27:01 : isPortInterface: 1
MIG: 20:27:01 : isPortInterface: 0
MIG: 20:27:01 : isPortInterface: 0
MIG: 20:27:01 : isPortInterface: 0
MIG: 20:27:01 : isPortInterface: 0
MIG: 20:27:01 : isPortInterface: 0
MIG: 20:27:01 : isPortInterface: 0
MIG: 20:27:01 : isPortInterface: 0
MIG: 20:27:01 : isPortInterface: 0
MIG: 20:27:01 : isPortInterface: 0
MIG: 20:27:01 :  locked false  
MIG: 20:27:01 : HDL Language: Verilog
MIG: 20:27:01 : compInfo: true
MIG: 20:27:01 : Vivado Options xc7a200t sbg484 -1
MIG: 20:27:01 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:27:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:27:01 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:27:01 : I am in catch area
MIG: 20:27:01 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:27:43 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:27:43 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:27:43 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:27:43 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:27:43 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:27:43 : XGUI hdlLanguage: Verilog
MIG: 20:27:43 : xgui vivado_mode: xpg_bd
MIG: 20:27:43 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:27:43 : Reading C:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 20:27:45 : 1
MIG: 20:27:45 : Inside fn mem: DDR3
MIG: 20:27:45 : detect_uiclk: 100000000
MIG: 20:27:45 : cntrl:  memtype: DDR3
MIG: 20:27:45 : 800
MIG: 20:27:45 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 20:27:45 : 
MIG: 20:27:45 : 1
MIG: 20:27:45 : 100000000
MIG: 20:27:45 : 
MIG: 20:27:45 :  polarity_value: 1
MIG: 20:27:45 : 
MIG: 20:27:45 : 
MIG: 20:27:45 : cntrl:  memtype: DDR3
MIG: 20:27:45 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 20:27:45 : TRUE
MIG: 20:27:45 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 20:27:45 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 20:27:45 : TRUE
MIG: 20:27:45 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 20:27:45 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 20:27:45 : 
MIG: 20:27:45 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 20:27:45 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 20:27:45 : 
MIG: 20:27:45 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 20:27:45 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 20:27:45 : 
MIG: 20:27:45 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 20:27:45 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 20:27:45 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 20:27:45 : 160000000
MIG: 20:27:45 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 20:27:45 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 20:27:45 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 20:27:45 : 200000000
MIG: 20:27:45 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 20:27:45 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 20:27:45 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 20:27:45 : 800000000
MIG: 20:27:45 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 20:27:45 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 20:27:45 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 20:27:45 : 800000000
MIG: 20:27:45 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 20:27:45 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 20:27:45 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 20:27:45 : 800000000
MIG: 20:27:45 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 20:27:45 : 
MIG: 20:27:45 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 20:27:45 : 
MIG: 20:27:45 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 20:27:45 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 20:27:45 : 
MIG: 20:27:45 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 20:27:45 : 
MIG: 20:27:45 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 20:27:45 : 
MIG: 20:27:45 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 20:27:45 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:27:45 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 20:27:45 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 20:27:45 : 2
MIG: 20:27:45 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 20:27:45 : 16
MIG: 20:27:45 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 20:27:45 : 2
MIG: 20:27:45 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 20:27:45 : 
MIG: 20:27:45 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 20:27:45 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 20:27:45 : 
MIG: 20:27:45 :  Valid Param: ECC ==> OFF
MIG: 20:27:45 : 16
MIG: 20:27:45 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 20:27:45 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:27:45 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:27:45 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:27:45 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 20:27:45 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 20:27:45 : 
MIG: 20:27:45 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 20:27:45 : 15
MIG: 20:27:45 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 20:27:45 : 29
MIG: 20:27:45 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 20:27:45 : 0
MIG: 20:27:45 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 20:27:45 : 
MIG: 20:27:45 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 20:27:45 : 
MIG: 20:27:45 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 20:27:45 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 20:27:45 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:27:45 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 20:27:45 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 20:27:45 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 20:27:45 :  Invalid Param: DDR3_AL ==> "0"
MIG: 20:27:45 :  Invalid Param: DDR3_nAL ==> 0
MIG: 20:27:45 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 20:27:45 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 20:27:45 :  Invalid Param: DDR3_CL ==> 6
MIG: 20:27:45 :  Invalid Param: DDR3_CWL ==> 5
MIG: 20:27:45 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 20:27:45 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 20:27:46 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 20:27:46 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 20:27:46 : 
MIG: 20:27:46 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 20:27:46 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 20:27:46 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 20:27:46 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 20:27:46 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 20:27:46 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 20:27:46 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 20:27:46 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 20:27:46 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 20:27:46 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 20:27:46 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 20:27:46 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 20:27:46 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 20:27:46 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:27:46 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 20:27:46 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 20:27:46 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 20:27:46 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 20:27:46 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 20:27:46 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 20:27:46 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 20:27:46 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 20:27:46 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 20:27:46 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 20:27:46 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 20:27:46 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 20:27:46 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 20:27:46 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 20:27:46 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 20:27:46 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 20:27:46 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 20:27:46 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 20:27:46 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 20:27:46 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 20:27:46 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 20:27:46 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 20:27:46 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 20:27:46 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:27:46 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 20:27:46 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:27:46 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:27:46 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:27:46 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:27:46 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:27:46 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 20:27:46 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 20:27:46 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 20:27:46 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 20:27:46 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 20:27:46 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 20:27:46 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:27:46 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:27:46 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 20:27:46 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 20:27:46 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 20:27:46 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 20:27:46 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:27:46 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 20:27:46 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 20:27:46 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 20:27:46 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 20:27:46 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 20:27:46 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 20:27:46 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 20:27:46 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 20:27:46 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 20:27:46 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:46 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:46 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:46 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:46 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:46 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:46 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:46 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:46 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:46 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:46 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:46 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:46 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:46 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:46 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:46 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:46 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 20:27:46 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:27:46 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:27:46 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:27:46 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:27:46 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:27:46 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 20:27:46 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:27:46 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 20:27:46 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 20:27:46 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 20:27:46 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 20:27:46 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:27:46 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 20:27:46 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 20:27:46 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 20:27:46 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 20:27:46 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 20:27:46 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 20:27:46 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 20:27:46 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 20:27:46 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 20:27:46 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 20:27:46 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 20:27:46 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 20:27:46 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 20:27:46 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:27:46 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 20:27:46 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 20:27:46 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 20:27:46 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 20:27:46 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 20:27:46 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:27:46 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 20:27:46 : 4
MIG: 20:27:46 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 20:27:46 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:27:46 : TRUE
MIG: 20:27:46 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 20:27:46 : 2
MIG: 20:27:46 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 20:27:46 : 536870912
MIG: 20:27:46 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 20:27:46 : 29
MIG: 20:27:46 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 20:27:46 : 128
MIG: 20:27:46 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 20:27:46 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 20:27:46 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 20:27:47 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:27:47 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:27:47 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:27:47 : 
MIG: 20:27:47 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:27:47 : 
MIG: 20:27:47 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:27:47 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:27:47 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:27:47 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:27:47 : 
MIG: 20:27:47 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 20:27:47 : 
MIG: 20:27:47 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:27:47 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 20:27:47 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 20:27:47 : SINGLE
MIG: 20:27:47 : NOBUF
MIG: 20:27:47 : 
MIG: 20:27:47 : Same Interface
MIG: 20:27:49 : xml_input_file: mig_b.prj
MIG: 20:27:49 : Absolute path of xml_input_file: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:27:49 : In updateAllModelParams
MIG: 20:27:49 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:27:49 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:27:49 : ################# RUNNING MIG BATCH ###################
MIG: 20:27:49 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:27:49 : synp_flow:  -- synthesis_mode: Other
MIG: 20:27:49 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:27:49 : vivado_mode: xpg_bd
MIG: 20:27:49 : isPortInterface: 0
MIG: 20:27:49 : isPortInterface: 0
MIG: 20:27:49 : isPortInterface: 0
MIG: 20:27:49 : isPortInterface: 0
MIG: 20:27:49 : isPortInterface: 0
MIG: 20:27:49 : isPortInterface: 0
MIG: 20:27:49 : isPortInterface: 0
MIG: 20:27:49 : isPortInterface: 0
MIG: 20:27:49 : isPortInterface: 0
MIG: 20:27:49 : isPortInterface: 0
MIG: 20:27:49 : isPortInterface: 0
MIG: 20:27:49 : isPortInterface: 0
MIG: 20:27:49 : isPortInterface: 0
MIG: 20:27:49 : isPortInterface: 0
MIG: 20:27:49 : isPortInterface: 0
MIG: 20:27:49 : isPortInterface: 0
MIG: 20:27:49 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 1
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 : isPortInterface: 0
MIG: 20:27:50 :  locked false  
MIG: 20:27:50 : HDL Language: Verilog
MIG: 20:27:50 : compInfo: true
MIG: 20:27:50 : Vivado Options xc7a200t sbg484 -1
MIG: 20:27:50 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:27:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:27:50 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:27:50 : I am in catch area
MIG: 20:27:50 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:28:10 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:28:10 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:28:10 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:28:10 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:28:10 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:28:10 : XGUI hdlLanguage: Verilog
MIG: 20:28:10 : xgui vivado_mode: xpg_bd
MIG: 20:28:10 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:28:10 : Reading C:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 20:28:12 : 
MIG: 20:28:12 : Inside fn mem: DDR3
MIG: 20:28:12 : detect_uiclk: 100000000
MIG: 20:28:12 : cntrl:  memtype: DDR3
MIG: 20:28:12 : 
MIG: 20:28:12 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 20:28:12 : 
MIG: 20:28:12 : 
MIG: 20:28:12 : 
MIG: 20:28:12 : 
MIG: 20:28:12 :  polarity_value: 1
MIG: 20:28:12 : 
MIG: 20:28:12 : 
MIG: 20:28:12 : cntrl:  memtype: DDR3
MIG: 20:28:12 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 20:28:12 : 
MIG: 20:28:12 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 20:28:12 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 20:28:12 : 
MIG: 20:28:12 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 20:28:12 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 20:28:12 : 
MIG: 20:28:12 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 20:28:12 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 20:28:12 : 
MIG: 20:28:12 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 20:28:12 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 20:28:12 : 
MIG: 20:28:12 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 20:28:12 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 20:28:12 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 20:28:12 : 
MIG: 20:28:12 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 20:28:12 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 20:28:12 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 20:28:12 : 
MIG: 20:28:12 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 20:28:12 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 20:28:12 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 20:28:12 : 
MIG: 20:28:12 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 20:28:12 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 20:28:12 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 20:28:12 : 
MIG: 20:28:12 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 20:28:12 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 20:28:12 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 20:28:12 : 
MIG: 20:28:12 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 20:28:12 : 
MIG: 20:28:12 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 20:28:12 : 
MIG: 20:28:12 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 20:28:12 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 20:28:12 : 
MIG: 20:28:12 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 20:28:12 : 
MIG: 20:28:12 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 20:28:12 : 
MIG: 20:28:12 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 20:28:12 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:28:12 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 20:28:12 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 20:28:12 : 
MIG: 20:28:12 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 20:28:12 : 
MIG: 20:28:12 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 20:28:12 : 
MIG: 20:28:12 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 20:28:12 : 
MIG: 20:28:12 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 20:28:12 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 20:28:12 : 
MIG: 20:28:12 :  Valid Param: ECC ==> OFF
MIG: 20:28:12 : 
MIG: 20:28:12 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 20:28:12 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:28:12 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:28:12 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:28:12 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 20:28:12 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 20:28:12 : 
MIG: 20:28:12 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 20:28:12 : 
MIG: 20:28:12 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 20:28:12 : 
MIG: 20:28:12 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 20:28:12 : 
MIG: 20:28:12 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 20:28:13 : 
MIG: 20:28:13 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 20:28:13 : 
MIG: 20:28:13 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 20:28:13 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 20:28:13 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:28:13 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 20:28:13 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 20:28:13 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 20:28:13 :  Invalid Param: DDR3_AL ==> "0"
MIG: 20:28:13 :  Invalid Param: DDR3_nAL ==> 0
MIG: 20:28:13 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 20:28:13 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 20:28:13 :  Invalid Param: DDR3_CL ==> 6
MIG: 20:28:13 :  Invalid Param: DDR3_CWL ==> 5
MIG: 20:28:13 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 20:28:13 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 20:28:13 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 20:28:13 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 20:28:13 : 
MIG: 20:28:13 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 20:28:13 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 20:28:13 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 20:28:13 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 20:28:13 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 20:28:13 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 20:28:13 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 20:28:13 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 20:28:13 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 20:28:13 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 20:28:13 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 20:28:13 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 20:28:13 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 20:28:13 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:28:13 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 20:28:13 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 20:28:13 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 20:28:13 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 20:28:13 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 20:28:13 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 20:28:13 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 20:28:13 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 20:28:13 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 20:28:13 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 20:28:13 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 20:28:13 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 20:28:13 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 20:28:13 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 20:28:13 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 20:28:13 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 20:28:13 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 20:28:13 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 20:28:13 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 20:28:13 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 20:28:13 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 20:28:13 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 20:28:13 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 20:28:13 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:28:13 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 20:28:13 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:28:13 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:28:13 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:28:13 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:28:13 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:28:13 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 20:28:13 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 20:28:13 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 20:28:13 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 20:28:13 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 20:28:13 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 20:28:13 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:28:13 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:28:13 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 20:28:13 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 20:28:13 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 20:28:13 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 20:28:13 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:28:13 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 20:28:13 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 20:28:13 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 20:28:13 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 20:28:13 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 20:28:13 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 20:28:13 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 20:28:13 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 20:28:13 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 20:28:13 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:13 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:13 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:13 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:13 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:13 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:13 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:13 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:13 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:13 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:13 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:13 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:13 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:13 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:13 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:13 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:13 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 20:28:13 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:28:13 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:28:13 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:28:13 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:28:13 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:28:13 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 20:28:13 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:28:13 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 20:28:13 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 20:28:13 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 20:28:13 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 20:28:13 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:28:13 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 20:28:13 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 20:28:13 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 20:28:13 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 20:28:13 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 20:28:13 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 20:28:14 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 20:28:14 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 20:28:14 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 20:28:14 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 20:28:14 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 20:28:14 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 20:28:14 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 20:28:14 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:28:14 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 20:28:14 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 20:28:14 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 20:28:14 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 20:28:14 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 20:28:14 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:28:14 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 20:28:14 : 
MIG: 20:28:14 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 20:28:14 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:28:14 : 
MIG: 20:28:14 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 20:28:14 : 
MIG: 20:28:14 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 20:28:14 : 
MIG: 20:28:14 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 20:28:14 : 
MIG: 20:28:14 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 20:28:14 : 
MIG: 20:28:14 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 20:28:14 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 20:28:14 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 20:28:14 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:28:14 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:28:14 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:28:14 : 
MIG: 20:28:14 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:28:14 : 
MIG: 20:28:14 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:28:14 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:28:14 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:28:14 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:28:14 : 
MIG: 20:28:14 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 20:28:14 : 
MIG: 20:28:14 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:28:14 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 20:28:14 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 20:28:14 : 
MIG: 20:28:14 : 
MIG: 20:28:14 : 
MIG: 20:28:14 : Same Interface
MIG: 10:48:31 : Running synthesis.xit
MIG: 10:48:31 : ################# RUNNING MIG BATCH ###################
MIG: 10:48:31 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 10:48:31 : synp_flow:  -- synthesis_mode: Other
MIG: 10:48:31 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 10:48:31 : vivado_mode: xpg_bd
MIG: 10:48:31 : isPortInterface: 0
MIG: 10:48:31 : isPortInterface: 0
MIG: 10:48:31 : isPortInterface: 0
MIG: 10:48:31 : isPortInterface: 0
MIG: 10:48:31 : isPortInterface: 0
MIG: 10:48:31 : isPortInterface: 0
MIG: 10:48:31 : isPortInterface: 0
MIG: 10:48:31 : isPortInterface: 0
MIG: 10:48:31 : isPortInterface: 0
MIG: 10:48:31 : isPortInterface: 0
MIG: 10:48:31 : isPortInterface: 0
MIG: 10:48:31 : isPortInterface: 0
MIG: 10:48:31 : isPortInterface: 0
MIG: 10:48:31 : isPortInterface: 0
MIG: 10:48:31 : isPortInterface: 0
MIG: 10:48:31 : isPortInterface: 0
MIG: 10:48:31 : isPortInterface: 0
MIG: 10:48:31 : isPortInterface: 0
MIG: 10:48:31 : isPortInterface: 0
MIG: 10:48:31 : isPortInterface: 0
MIG: 10:48:31 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 1
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 : isPortInterface: 0
MIG: 10:48:32 :  locked false  
MIG: 10:48:32 : HDL Language: Verilog
MIG: 10:48:32 : compInfo: false
MIG: 10:48:32 : Vivado Options xc7a200t sbg484 -1
MIG: 10:48:32 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:48:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:48:32 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 10:48:32 : I am in catch area
MIG: 10:48:32 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 10:49:19 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:49:19 : Component_Name: hdmi_mig_7series_0_0
MIG: 10:49:19 : Moving hdmi_mig_7series_0_0 ...
MIG: 10:49:21 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 10:49:21 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 10:49:21 : Running vhdl_synth_rpr.xit
MIG: 10:49:22 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 10:49:22 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 10:49:22 : ################# RUNNING MIG BATCH ###################
MIG: 10:49:22 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 10:49:22 : synp_flow:  -- synthesis_mode: Other
MIG: 10:49:22 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 10:49:22 : vivado_mode: xpg_bd
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 1
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 : isPortInterface: 0
MIG: 10:49:22 :  locked false  
MIG: 10:49:22 : HDL Language: Verilog
MIG: 10:49:22 : compInfo: false
MIG: 10:49:22 : Vivado Options xc7a200t sbg484 -1
MIG: 10:49:22 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:49:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:49:23 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 10:49:23 : I am in catch area
MIG: 10:49:23 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 10:49:40 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:49:40 : Component_Name: hdmi_mig_7series_0_0
MIG: 10:49:40 : Moving hdmi_mig_7series_0_0 ...
MIG: 10:49:40 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 10:49:40 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 10:49:40 : Running simulation.xit
MIG: 10:49:40 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 10:49:40 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 10:49:40 : ################# RUNNING MIG BATCH ###################
MIG: 10:49:40 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 10:49:40 : synp_flow:  -- synthesis_mode: Other
MIG: 10:49:40 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 10:49:40 : vivado_mode: xpg_bd
MIG: 10:49:40 : isPortInterface: 0
MIG: 10:49:40 : isPortInterface: 0
MIG: 10:49:40 : isPortInterface: 0
MIG: 10:49:40 : isPortInterface: 0
MIG: 10:49:40 : isPortInterface: 0
MIG: 10:49:40 : isPortInterface: 0
MIG: 10:49:40 : isPortInterface: 0
MIG: 10:49:40 : isPortInterface: 0
MIG: 10:49:40 : isPortInterface: 0
MIG: 10:49:40 : isPortInterface: 0
MIG: 10:49:40 : isPortInterface: 0
MIG: 10:49:40 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 1
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 : isPortInterface: 0
MIG: 10:49:41 :  locked false  
MIG: 10:49:41 : HDL Language: Verilog
MIG: 10:49:41 : compInfo: false
MIG: 10:49:41 : Vivado Options xc7a200t sbg484 -1
MIG: 10:49:41 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:49:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:49:41 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 10:49:41 : I am in catch area
MIG: 10:49:41 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 10:50:00 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:50:00 : Component_Name: hdmi_mig_7series_0_0
MIG: 10:50:00 : Moving hdmi_mig_7series_0_0 ...
MIG: 10:50:00 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 10:50:00 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 10:50:01 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:50:01 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 10:50:01 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 10:50:01 : ################# RUNNING MIG BATCH ###################
MIG: 10:50:01 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 10:50:01 : synp_flow:  -- synthesis_mode: Other
MIG: 10:50:01 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 10:50:01 : vivado_mode: xpg_bd
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:01 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 1
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 : isPortInterface: 0
MIG: 10:50:02 :  locked false  
MIG: 10:50:02 : HDL Language: Verilog
MIG: 10:50:02 : compInfo: false
MIG: 10:50:02 : Vivado Options xc7a200t sbg484 -1
MIG: 10:50:02 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:50:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:50:02 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 10:50:02 : I am in catch area
MIG: 10:50:02 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 10:50:21 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:50:21 : Component_Name: hdmi_mig_7series_0_0
MIG: 10:50:21 : Moving hdmi_mig_7series_0_0 ...
MIG: 10:50:22 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 10:50:22 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 10:50:22 : Running implementation.xit
MIG: 10:50:22 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 10:50:22 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 10:50:22 : ################# RUNNING MIG BATCH ###################
MIG: 10:50:22 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 10:50:22 : synp_flow:  -- synthesis_mode: Other
MIG: 10:50:22 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 10:50:22 : vivado_mode: xpg_bd
MIG: 10:50:22 : isPortInterface: 0
MIG: 10:50:22 : isPortInterface: 0
MIG: 10:50:22 : isPortInterface: 0
MIG: 10:50:22 : isPortInterface: 0
MIG: 10:50:22 : isPortInterface: 0
MIG: 10:50:22 : isPortInterface: 0
MIG: 10:50:22 : isPortInterface: 0
MIG: 10:50:22 : isPortInterface: 0
MIG: 10:50:22 : isPortInterface: 0
MIG: 10:50:22 : isPortInterface: 0
MIG: 10:50:22 : isPortInterface: 0
MIG: 10:50:22 : isPortInterface: 0
MIG: 10:50:22 : isPortInterface: 0
MIG: 10:50:22 : isPortInterface: 0
MIG: 10:50:22 : isPortInterface: 0
MIG: 10:50:22 : isPortInterface: 0
MIG: 10:50:22 : isPortInterface: 0
MIG: 10:50:22 : isPortInterface: 0
MIG: 10:50:22 : isPortInterface: 0
MIG: 10:50:22 : isPortInterface: 0
MIG: 10:50:22 : isPortInterface: 0
MIG: 10:50:22 : isPortInterface: 0
MIG: 10:50:22 : isPortInterface: 0
MIG: 10:50:22 : isPortInterface: 0
MIG: 10:50:22 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 1
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 : isPortInterface: 0
MIG: 10:50:23 :  locked false  
MIG: 10:50:23 : HDL Language: Verilog
MIG: 10:50:23 : compInfo: false
MIG: 10:50:23 : Vivado Options xc7a200t sbg484 -1
MIG: 10:50:23 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:50:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:50:23 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 10:50:23 : I am in catch area
MIG: 10:50:23 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 10:50:43 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:50:43 : Component_Name: hdmi_mig_7series_0_0
MIG: 10:50:43 : Moving hdmi_mig_7series_0_0 ...
MIG: 10:50:43 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 10:50:43 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 11:49:25 : Running synthesis.xit
MIG: 11:49:25 : ################# RUNNING MIG BATCH ###################
MIG: 11:49:25 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 11:49:25 : synp_flow:  -- synthesis_mode: Other
MIG: 11:49:25 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 11:49:25 : vivado_mode: xpg_bd
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:25 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 1
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 : isPortInterface: 0
MIG: 11:49:26 :  locked false  
MIG: 11:49:26 : HDL Language: Verilog
MIG: 11:49:26 : compInfo: false
MIG: 11:49:26 : Vivado Options xc7a200t sbg484 -1
MIG: 11:49:26 : 1: xc7a200t 2: sbg484 3: -1
MIG: 11:49:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:49:26 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:49:26 : I am in catch area
MIG: 11:49:26 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 11:49:51 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 11:49:52 : Component_Name: hdmi_mig_7series_0_0
MIG: 11:49:52 : Moving hdmi_mig_7series_0_0 ...
MIG: 11:49:52 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 11:49:52 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 11:49:52 : Running vhdl_synth_rpr.xit
MIG: 11:49:52 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 11:49:52 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 11:49:52 : ################# RUNNING MIG BATCH ###################
MIG: 11:49:52 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 11:49:52 : synp_flow:  -- synthesis_mode: Other
MIG: 11:49:52 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 11:49:52 : vivado_mode: xpg_bd
MIG: 11:49:52 : isPortInterface: 0
MIG: 11:49:52 : isPortInterface: 0
MIG: 11:49:52 : isPortInterface: 0
MIG: 11:49:52 : isPortInterface: 0
MIG: 11:49:52 : isPortInterface: 0
MIG: 11:49:52 : isPortInterface: 0
MIG: 11:49:52 : isPortInterface: 0
MIG: 11:49:52 : isPortInterface: 0
MIG: 11:49:52 : isPortInterface: 0
MIG: 11:49:52 : isPortInterface: 0
MIG: 11:49:52 : isPortInterface: 0
MIG: 11:49:52 : isPortInterface: 0
MIG: 11:49:52 : isPortInterface: 0
MIG: 11:49:52 : isPortInterface: 0
MIG: 11:49:52 : isPortInterface: 0
MIG: 11:49:52 : isPortInterface: 0
MIG: 11:49:52 : isPortInterface: 0
MIG: 11:49:52 : isPortInterface: 0
MIG: 11:49:52 : isPortInterface: 0
MIG: 11:49:52 : isPortInterface: 0
MIG: 11:49:52 : isPortInterface: 0
MIG: 11:49:52 : isPortInterface: 0
MIG: 11:49:52 : isPortInterface: 0
MIG: 11:49:52 : isPortInterface: 0
MIG: 11:49:52 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 1
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 : isPortInterface: 0
MIG: 11:49:53 :  locked false  
MIG: 11:49:53 : HDL Language: Verilog
MIG: 11:49:53 : compInfo: false
MIG: 11:49:53 : Vivado Options xc7a200t sbg484 -1
MIG: 11:49:53 : 1: xc7a200t 2: sbg484 3: -1
MIG: 11:49:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:49:53 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:49:53 : I am in catch area
MIG: 11:49:53 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 11:50:08 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 11:50:08 : Component_Name: hdmi_mig_7series_0_0
MIG: 11:50:08 : Moving hdmi_mig_7series_0_0 ...
MIG: 11:50:08 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 11:50:08 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 11:50:09 : Running simulation.xit
MIG: 11:50:09 : ################# RUNNING MIG BATCH ###################
MIG: 11:50:09 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 11:50:09 : synp_flow:  -- synthesis_mode: Other
MIG: 11:50:09 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 11:50:09 : vivado_mode: xpg_bd
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:09 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 1
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 : isPortInterface: 0
MIG: 11:50:10 :  locked false  
MIG: 11:50:10 : HDL Language: Verilog
MIG: 11:50:10 : compInfo: false
MIG: 11:50:10 : Vivado Options xc7a200t sbg484 -1
MIG: 11:50:10 : 1: xc7a200t 2: sbg484 3: -1
MIG: 11:50:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:50:10 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:50:10 : I am in catch area
MIG: 11:50:10 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 11:50:24 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 11:50:24 : Component_Name: hdmi_mig_7series_0_0
MIG: 11:50:24 : Moving hdmi_mig_7series_0_0 ...
MIG: 11:50:24 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 11:50:24 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 11:50:24 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:50:24 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 11:50:25 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 11:50:25 : ################# RUNNING MIG BATCH ###################
MIG: 11:50:25 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 11:50:25 : synp_flow:  -- synthesis_mode: Other
MIG: 11:50:25 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 11:50:25 : vivado_mode: xpg_bd
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 1
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 : isPortInterface: 0
MIG: 11:50:25 :  locked false  
MIG: 11:50:25 : HDL Language: Verilog
MIG: 11:50:25 : compInfo: false
MIG: 11:50:25 : Vivado Options xc7a200t sbg484 -1
MIG: 11:50:25 : 1: xc7a200t 2: sbg484 3: -1
MIG: 11:50:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:50:25 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:50:25 : I am in catch area
MIG: 11:50:25 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 11:50:39 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 11:50:39 : Component_Name: hdmi_mig_7series_0_0
MIG: 11:50:39 : Moving hdmi_mig_7series_0_0 ...
MIG: 11:50:39 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 11:50:39 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 11:50:39 : Running implementation.xit
MIG: 11:50:39 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 11:50:39 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 11:50:39 : ################# RUNNING MIG BATCH ###################
MIG: 11:50:39 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 11:50:39 : synp_flow:  -- synthesis_mode: Other
MIG: 11:50:39 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 11:50:39 : vivado_mode: xpg_bd
MIG: 11:50:39 : isPortInterface: 0
MIG: 11:50:39 : isPortInterface: 0
MIG: 11:50:39 : isPortInterface: 0
MIG: 11:50:39 : isPortInterface: 0
MIG: 11:50:39 : isPortInterface: 0
MIG: 11:50:39 : isPortInterface: 0
MIG: 11:50:39 : isPortInterface: 0
MIG: 11:50:39 : isPortInterface: 0
MIG: 11:50:39 : isPortInterface: 0
MIG: 11:50:39 : isPortInterface: 0
MIG: 11:50:39 : isPortInterface: 0
MIG: 11:50:39 : isPortInterface: 0
MIG: 11:50:39 : isPortInterface: 0
MIG: 11:50:39 : isPortInterface: 0
MIG: 11:50:39 : isPortInterface: 0
MIG: 11:50:39 : isPortInterface: 0
MIG: 11:50:39 : isPortInterface: 0
MIG: 11:50:39 : isPortInterface: 0
MIG: 11:50:39 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 1
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 : isPortInterface: 0
MIG: 11:50:40 :  locked false  
MIG: 11:50:40 : HDL Language: Verilog
MIG: 11:50:40 : compInfo: false
MIG: 11:50:40 : Vivado Options xc7a200t sbg484 -1
MIG: 11:50:40 : 1: xc7a200t 2: sbg484 3: -1
MIG: 11:50:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:50:40 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:50:40 : I am in catch area
MIG: 11:50:40 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 11:50:55 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 11:50:55 : Component_Name: hdmi_mig_7series_0_0
MIG: 11:50:55 : Moving hdmi_mig_7series_0_0 ...
MIG: 11:50:55 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 11:50:55 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:56:44 : Running synthesis.xit
MIG: 12:56:44 : ################# RUNNING MIG BATCH ###################
MIG: 12:56:44 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:56:44 : synp_flow:  -- synthesis_mode: Other
MIG: 12:56:44 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:56:44 : vivado_mode: xpg_bd
MIG: 12:56:44 : isPortInterface: 0
MIG: 12:56:44 : isPortInterface: 0
MIG: 12:56:44 : isPortInterface: 0
MIG: 12:56:44 : isPortInterface: 0
MIG: 12:56:44 : isPortInterface: 0
MIG: 12:56:44 : isPortInterface: 0
MIG: 12:56:44 : isPortInterface: 0
MIG: 12:56:44 : isPortInterface: 0
MIG: 12:56:44 : isPortInterface: 0
MIG: 12:56:44 : isPortInterface: 0
MIG: 12:56:44 : isPortInterface: 0
MIG: 12:56:44 : isPortInterface: 0
MIG: 12:56:44 : isPortInterface: 0
MIG: 12:56:44 : isPortInterface: 0
MIG: 12:56:44 : isPortInterface: 0
MIG: 12:56:44 : isPortInterface: 0
MIG: 12:56:44 : isPortInterface: 0
MIG: 12:56:44 : isPortInterface: 0
MIG: 12:56:44 : isPortInterface: 0
MIG: 12:56:44 : isPortInterface: 0
MIG: 12:56:44 : isPortInterface: 0
MIG: 12:56:44 : isPortInterface: 0
MIG: 12:56:44 : isPortInterface: 0
MIG: 12:56:44 : isPortInterface: 0
MIG: 12:56:44 : isPortInterface: 0
MIG: 12:56:44 : isPortInterface: 0
MIG: 12:56:44 : isPortInterface: 0
MIG: 12:56:44 : isPortInterface: 0
MIG: 12:56:44 : isPortInterface: 0
MIG: 12:56:44 : isPortInterface: 0
MIG: 12:56:44 : isPortInterface: 0
MIG: 12:56:44 : isPortInterface: 0
MIG: 12:56:44 : isPortInterface: 0
MIG: 12:56:44 : isPortInterface: 0
MIG: 12:56:44 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 1
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 : isPortInterface: 0
MIG: 12:56:45 :  locked false  
MIG: 12:56:45 : HDL Language: Verilog
MIG: 12:56:45 : compInfo: false
MIG: 12:56:45 : Vivado Options xc7a200t sbg484 -1
MIG: 12:56:45 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:56:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:56:45 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:56:45 : I am in catch area
MIG: 12:56:45 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:57:54 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:57:54 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:57:54 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:57:54 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:57:54 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:57:55 : Running vhdl_synth_rpr.xit
MIG: 12:57:55 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 12:57:55 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 12:57:55 : ################# RUNNING MIG BATCH ###################
MIG: 12:57:55 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:57:55 : synp_flow:  -- synthesis_mode: Other
MIG: 12:57:55 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:57:55 : vivado_mode: xpg_bd
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:55 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 1
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 : isPortInterface: 0
MIG: 12:57:56 :  locked false  
MIG: 12:57:56 : HDL Language: Verilog
MIG: 12:57:56 : compInfo: false
MIG: 12:57:56 : Vivado Options xc7a200t sbg484 -1
MIG: 12:57:56 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:57:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:57:56 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:57:56 : I am in catch area
MIG: 12:57:56 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:58:14 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:58:14 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:58:14 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:58:14 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:58:14 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:58:15 : Running simulation.xit
MIG: 12:58:15 : ################# RUNNING MIG BATCH ###################
MIG: 12:58:15 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:58:15 : synp_flow:  -- synthesis_mode: Other
MIG: 12:58:15 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:58:15 : vivado_mode: xpg_bd
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:15 : isPortInterface: 0
MIG: 12:58:16 : isPortInterface: 0
MIG: 12:58:16 : isPortInterface: 0
MIG: 12:58:16 : isPortInterface: 0
MIG: 12:58:16 : isPortInterface: 0
MIG: 12:58:16 : isPortInterface: 0
MIG: 12:58:16 : isPortInterface: 0
MIG: 12:58:16 : isPortInterface: 0
MIG: 12:58:16 : isPortInterface: 0
MIG: 12:58:16 : isPortInterface: 0
MIG: 12:58:16 : isPortInterface: 0
MIG: 12:58:16 : isPortInterface: 0
MIG: 12:58:16 : isPortInterface: 0
MIG: 12:58:16 : isPortInterface: 0
MIG: 12:58:16 : isPortInterface: 0
MIG: 12:58:16 : isPortInterface: 0
MIG: 12:58:16 : isPortInterface: 0
MIG: 12:58:16 : isPortInterface: 0
MIG: 12:58:16 : isPortInterface: 0
MIG: 12:58:16 : isPortInterface: 1
MIG: 12:58:16 : isPortInterface: 0
MIG: 12:58:16 : isPortInterface: 0
MIG: 12:58:16 : isPortInterface: 0
MIG: 12:58:16 : isPortInterface: 0
MIG: 12:58:16 : isPortInterface: 0
MIG: 12:58:16 : isPortInterface: 0
MIG: 12:58:16 : isPortInterface: 0
MIG: 12:58:16 : isPortInterface: 0
MIG: 12:58:16 : isPortInterface: 0
MIG: 12:58:16 :  locked false  
MIG: 12:58:16 : HDL Language: Verilog
MIG: 12:58:16 : compInfo: false
MIG: 12:58:16 : Vivado Options xc7a200t sbg484 -1
MIG: 12:58:16 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:58:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:58:16 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:58:16 : I am in catch area
MIG: 12:58:16 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:58:35 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:58:36 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:58:36 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:58:36 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:58:36 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:58:38 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:58:38 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 12:58:38 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 12:58:38 : ################# RUNNING MIG BATCH ###################
MIG: 12:58:38 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:58:38 : synp_flow:  -- synthesis_mode: Other
MIG: 12:58:38 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:58:38 : vivado_mode: xpg_bd
MIG: 12:58:38 : isPortInterface: 0
MIG: 12:58:38 : isPortInterface: 0
MIG: 12:58:38 : isPortInterface: 0
MIG: 12:58:38 : isPortInterface: 0
MIG: 12:58:38 : isPortInterface: 0
MIG: 12:58:38 : isPortInterface: 0
MIG: 12:58:38 : isPortInterface: 0
MIG: 12:58:38 : isPortInterface: 0
MIG: 12:58:38 : isPortInterface: 0
MIG: 12:58:38 : isPortInterface: 0
MIG: 12:58:38 : isPortInterface: 0
MIG: 12:58:38 : isPortInterface: 0
MIG: 12:58:38 : isPortInterface: 0
MIG: 12:58:38 : isPortInterface: 0
MIG: 12:58:38 : isPortInterface: 0
MIG: 12:58:38 : isPortInterface: 0
MIG: 12:58:38 : isPortInterface: 0
MIG: 12:58:38 : isPortInterface: 0
MIG: 12:58:38 : isPortInterface: 0
MIG: 12:58:38 : isPortInterface: 0
MIG: 12:58:38 : isPortInterface: 0
MIG: 12:58:38 : isPortInterface: 0
MIG: 12:58:38 : isPortInterface: 0
MIG: 12:58:38 : isPortInterface: 0
MIG: 12:58:38 : isPortInterface: 0
MIG: 12:58:38 : isPortInterface: 0
MIG: 12:58:38 : isPortInterface: 0
MIG: 12:58:38 : isPortInterface: 0
MIG: 12:58:38 : isPortInterface: 0
MIG: 12:58:38 : isPortInterface: 0
MIG: 12:58:38 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 1
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 : isPortInterface: 0
MIG: 12:58:39 :  locked false  
MIG: 12:58:39 : HDL Language: Verilog
MIG: 12:58:39 : compInfo: false
MIG: 12:58:39 : Vivado Options xc7a200t sbg484 -1
MIG: 12:58:39 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:58:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:58:39 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:58:39 : I am in catch area
MIG: 12:58:39 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:59:00 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:59:00 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:59:00 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:59:00 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:59:00 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:59:01 : Running implementation.xit
MIG: 12:59:01 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 12:59:01 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 12:59:01 : ################# RUNNING MIG BATCH ###################
MIG: 12:59:01 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:59:01 : synp_flow:  -- synthesis_mode: Other
MIG: 12:59:01 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:59:01 : vivado_mode: xpg_bd
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:01 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 1
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 : isPortInterface: 0
MIG: 12:59:02 :  locked false  
MIG: 12:59:02 : HDL Language: Verilog
MIG: 12:59:02 : compInfo: false
MIG: 12:59:02 : Vivado Options xc7a200t sbg484 -1
MIG: 12:59:02 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:59:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:59:02 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:59:02 : I am in catch area
MIG: 12:59:02 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:59:19 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:59:19 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:59:19 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:59:19 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:59:19 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 09:11:16 : Running synthesis.xit
MIG: 09:11:16 : ################# RUNNING MIG BATCH ###################
MIG: 09:11:16 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:11:16 : synp_flow:  -- synthesis_mode: Other
MIG: 09:11:16 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:11:16 : vivado_mode: xpg_bd
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:16 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 1
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 : isPortInterface: 0
MIG: 09:11:17 :  locked false  
MIG: 09:11:17 : HDL Language: Verilog
MIG: 09:11:17 : compInfo: false
MIG: 09:11:17 : Vivado Options xc7a200t sbg484 -1
MIG: 09:11:17 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:11:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:11:17 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 09:11:17 : I am in catch area
MIG: 09:11:17 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:11:47 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:11:47 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:11:47 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:11:48 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:11:48 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 09:11:48 : Running vhdl_synth_rpr.xit
MIG: 09:11:48 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 09:11:48 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 09:11:48 : ################# RUNNING MIG BATCH ###################
MIG: 09:11:48 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:11:48 : synp_flow:  -- synthesis_mode: Other
MIG: 09:11:48 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:11:48 : vivado_mode: xpg_bd
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:48 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 1
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 : isPortInterface: 0
MIG: 09:11:49 :  locked false  
MIG: 09:11:49 : HDL Language: Verilog
MIG: 09:11:49 : compInfo: false
MIG: 09:11:49 : Vivado Options xc7a200t sbg484 -1
MIG: 09:11:49 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:11:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:11:49 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 09:11:49 : I am in catch area
MIG: 09:11:49 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:12:05 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:12:05 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:12:05 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:12:05 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:12:05 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 09:12:05 : Running simulation.xit
MIG: 09:12:05 : ################# RUNNING MIG BATCH ###################
MIG: 09:12:05 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:12:05 : synp_flow:  -- synthesis_mode: Other
MIG: 09:12:05 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:12:05 : vivado_mode: xpg_bd
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:05 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 1
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 : isPortInterface: 0
MIG: 09:12:06 :  locked false  
MIG: 09:12:06 : HDL Language: Verilog
MIG: 09:12:06 : compInfo: false
MIG: 09:12:06 : Vivado Options xc7a200t sbg484 -1
MIG: 09:12:06 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:12:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:12:06 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 09:12:06 : I am in catch area
MIG: 09:12:06 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:12:18 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:12:18 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:12:18 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:12:18 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:12:18 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 09:12:19 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:12:19 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 09:12:19 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 09:12:19 : ################# RUNNING MIG BATCH ###################
MIG: 09:12:19 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:12:19 : synp_flow:  -- synthesis_mode: Other
MIG: 09:12:19 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:12:19 : vivado_mode: xpg_bd
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:19 : isPortInterface: 0
MIG: 09:12:20 : isPortInterface: 0
MIG: 09:12:20 : isPortInterface: 0
MIG: 09:12:20 : isPortInterface: 0
MIG: 09:12:20 : isPortInterface: 0
MIG: 09:12:20 : isPortInterface: 1
MIG: 09:12:20 : isPortInterface: 0
MIG: 09:12:20 : isPortInterface: 0
MIG: 09:12:20 : isPortInterface: 0
MIG: 09:12:20 : isPortInterface: 0
MIG: 09:12:20 : isPortInterface: 0
MIG: 09:12:20 : isPortInterface: 0
MIG: 09:12:20 : isPortInterface: 0
MIG: 09:12:20 : isPortInterface: 0
MIG: 09:12:20 : isPortInterface: 0
MIG: 09:12:20 :  locked false  
MIG: 09:12:20 : HDL Language: Verilog
MIG: 09:12:20 : compInfo: false
MIG: 09:12:20 : Vivado Options xc7a200t sbg484 -1
MIG: 09:12:20 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:12:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:12:20 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 09:12:20 : I am in catch area
MIG: 09:12:20 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:12:32 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:12:32 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:12:32 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:12:32 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:12:32 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 09:12:32 : Running implementation.xit
MIG: 09:12:32 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 09:12:32 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 09:12:32 : ################# RUNNING MIG BATCH ###################
MIG: 09:12:32 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:12:32 : synp_flow:  -- synthesis_mode: Other
MIG: 09:12:32 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:12:32 : vivado_mode: xpg_bd
MIG: 09:12:32 : isPortInterface: 0
MIG: 09:12:32 : isPortInterface: 0
MIG: 09:12:32 : isPortInterface: 0
MIG: 09:12:32 : isPortInterface: 0
MIG: 09:12:32 : isPortInterface: 0
MIG: 09:12:32 : isPortInterface: 0
MIG: 09:12:32 : isPortInterface: 0
MIG: 09:12:32 : isPortInterface: 0
MIG: 09:12:32 : isPortInterface: 0
MIG: 09:12:32 : isPortInterface: 0
MIG: 09:12:32 : isPortInterface: 0
MIG: 09:12:32 : isPortInterface: 0
MIG: 09:12:32 : isPortInterface: 0
MIG: 09:12:32 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 1
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 : isPortInterface: 0
MIG: 09:12:33 :  locked false  
MIG: 09:12:33 : HDL Language: Verilog
MIG: 09:12:33 : compInfo: false
MIG: 09:12:33 : Vivado Options xc7a200t sbg484 -1
MIG: 09:12:33 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:12:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:12:33 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 09:12:33 : I am in catch area
MIG: 09:12:33 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:12:45 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:12:45 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:12:45 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:12:45 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:12:45 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 10:17:58 : Running synthesis.xit
MIG: 10:17:58 : ################# RUNNING MIG BATCH ###################
MIG: 10:17:58 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 10:17:58 : synp_flow:  -- synthesis_mode: Other
MIG: 10:17:58 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 10:17:58 : vivado_mode: xpg_bd
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:58 : isPortInterface: 0
MIG: 10:17:59 : isPortInterface: 0
MIG: 10:17:59 : isPortInterface: 0
MIG: 10:17:59 : isPortInterface: 0
MIG: 10:17:59 : isPortInterface: 0
MIG: 10:17:59 : isPortInterface: 0
MIG: 10:17:59 : isPortInterface: 0
MIG: 10:17:59 : isPortInterface: 0
MIG: 10:17:59 : isPortInterface: 0
MIG: 10:17:59 : isPortInterface: 0
MIG: 10:17:59 : isPortInterface: 0
MIG: 10:17:59 : isPortInterface: 0
MIG: 10:17:59 : isPortInterface: 0
MIG: 10:17:59 : isPortInterface: 0
MIG: 10:17:59 : isPortInterface: 0
MIG: 10:17:59 : isPortInterface: 0
MIG: 10:17:59 : isPortInterface: 0
MIG: 10:17:59 : isPortInterface: 1
MIG: 10:17:59 : isPortInterface: 0
MIG: 10:17:59 : isPortInterface: 0
MIG: 10:17:59 : isPortInterface: 0
MIG: 10:17:59 : isPortInterface: 0
MIG: 10:17:59 : isPortInterface: 0
MIG: 10:17:59 : isPortInterface: 0
MIG: 10:17:59 : isPortInterface: 0
MIG: 10:17:59 : isPortInterface: 0
MIG: 10:17:59 : isPortInterface: 0
MIG: 10:17:59 :  locked false  
MIG: 10:17:59 : HDL Language: Verilog
MIG: 10:17:59 : compInfo: false
MIG: 10:17:59 : Vivado Options xc7a200t sbg484 -1
MIG: 10:17:59 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:17:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:17:59 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 10:17:59 : I am in catch area
MIG: 10:17:59 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 10:18:13 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:18:13 : Component_Name: hdmi_mig_7series_0_0
MIG: 10:18:13 : Moving hdmi_mig_7series_0_0 ...
MIG: 10:18:13 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 10:18:13 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 10:18:13 : Running vhdl_synth_rpr.xit
MIG: 10:18:14 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 10:18:14 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 10:18:14 : ################# RUNNING MIG BATCH ###################
MIG: 10:18:14 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 10:18:14 : synp_flow:  -- synthesis_mode: Other
MIG: 10:18:14 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 10:18:14 : vivado_mode: xpg_bd
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 1
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 : isPortInterface: 0
MIG: 10:18:14 :  locked false  
MIG: 10:18:14 : HDL Language: Verilog
MIG: 10:18:14 : compInfo: false
MIG: 10:18:14 : Vivado Options xc7a200t sbg484 -1
MIG: 10:18:14 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:18:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:18:14 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 10:18:14 : I am in catch area
MIG: 10:18:14 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 10:18:27 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:18:27 : Component_Name: hdmi_mig_7series_0_0
MIG: 10:18:27 : Moving hdmi_mig_7series_0_0 ...
MIG: 10:18:27 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 10:18:27 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 10:18:27 : Running simulation.xit
MIG: 10:18:28 : ################# RUNNING MIG BATCH ###################
MIG: 10:18:28 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 10:18:28 : synp_flow:  -- synthesis_mode: Other
MIG: 10:18:28 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 10:18:28 : vivado_mode: xpg_bd
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 1
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 : isPortInterface: 0
MIG: 10:18:28 :  locked false  
MIG: 10:18:28 : HDL Language: Verilog
MIG: 10:18:28 : compInfo: false
MIG: 10:18:28 : Vivado Options xc7a200t sbg484 -1
MIG: 10:18:28 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:18:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:18:28 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 10:18:28 : I am in catch area
MIG: 10:18:28 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 10:18:42 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:18:42 : Component_Name: hdmi_mig_7series_0_0
MIG: 10:18:42 : Moving hdmi_mig_7series_0_0 ...
MIG: 10:18:42 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 10:18:42 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 10:18:42 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:18:42 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 10:18:42 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 10:18:42 : ################# RUNNING MIG BATCH ###################
MIG: 10:18:42 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 10:18:42 : synp_flow:  -- synthesis_mode: Other
MIG: 10:18:42 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 10:18:42 : vivado_mode: xpg_bd
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:42 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 1
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 : isPortInterface: 0
MIG: 10:18:43 :  locked false  
MIG: 10:18:43 : HDL Language: Verilog
MIG: 10:18:43 : compInfo: false
MIG: 10:18:43 : Vivado Options xc7a200t sbg484 -1
MIG: 10:18:43 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:18:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:18:43 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 10:18:43 : I am in catch area
MIG: 10:18:43 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 10:18:57 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:18:57 : Component_Name: hdmi_mig_7series_0_0
MIG: 10:18:57 : Moving hdmi_mig_7series_0_0 ...
MIG: 10:18:57 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 10:18:57 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 10:18:57 : Running implementation.xit
MIG: 10:18:57 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 10:18:57 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 10:18:57 : ################# RUNNING MIG BATCH ###################
MIG: 10:18:57 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 10:18:57 : synp_flow:  -- synthesis_mode: Other
MIG: 10:18:57 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 10:18:57 : vivado_mode: xpg_bd
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:57 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 1
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 : isPortInterface: 0
MIG: 10:18:58 :  locked false  
MIG: 10:18:58 : HDL Language: Verilog
MIG: 10:18:58 : compInfo: false
MIG: 10:18:58 : Vivado Options xc7a200t sbg484 -1
MIG: 10:18:58 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:18:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:18:58 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 10:18:58 : I am in catch area
MIG: 10:18:58 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 10:19:13 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:19:13 : Component_Name: hdmi_mig_7series_0_0
MIG: 10:19:13 : Moving hdmi_mig_7series_0_0 ...
MIG: 10:19:13 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 10:19:13 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:20:06 : xml_input_file: mig_b.prj
MIG: 17:20:06 : Absolute path of xml_input_file: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:20:06 : xml_input_file: mig_b.prj
MIG: 17:20:06 : Absolute path of xml_input_file: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:20:07 : xml_input_file: mig_b.prj
MIG: 17:20:07 : Absolute path of xml_input_file: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:20:07 : In updateAllModelParams
MIG: 17:20:07 : XGUI hdlLanguage: Verilog
MIG: 17:20:07 : xgui vivado_mode: xpg_bd
MIG: 17:20:07 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:20:07 : Reading C:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 17:20:08 : 
MIG: 17:20:08 : Inside fn mem: DDR3
MIG: 17:20:08 : detect_uiclk: 100000000
MIG: 17:20:08 : cntrl:  memtype: DDR3
MIG: 17:20:08 : 
MIG: 17:20:08 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:20:08 : 
MIG: 17:20:08 : 
MIG: 17:20:08 : 
MIG: 17:20:08 : 
MIG: 17:20:08 :  polarity_value: 1
MIG: 17:20:08 : 
MIG: 17:20:08 : 
MIG: 17:20:08 : cntrl:  memtype: DDR3
MIG: 17:20:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 17:20:08 : 
MIG: 17:20:08 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 17:20:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 17:20:08 : 
MIG: 17:20:08 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 17:20:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 17:20:08 : 
MIG: 17:20:08 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 17:20:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 17:20:08 : 
MIG: 17:20:08 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 17:20:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 17:20:08 : 
MIG: 17:20:08 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 17:20:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 17:20:08 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 17:20:08 : 
MIG: 17:20:08 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 17:20:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 17:20:08 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 17:20:08 : 
MIG: 17:20:08 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 17:20:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 17:20:08 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 17:20:08 : 
MIG: 17:20:08 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 17:20:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 17:20:08 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 17:20:08 : 
MIG: 17:20:08 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 17:20:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 17:20:08 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 17:20:08 : 
MIG: 17:20:08 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 17:20:08 : 
MIG: 17:20:08 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:20:08 : 
MIG: 17:20:08 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:20:09 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:20:09 : 
MIG: 17:20:09 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:20:09 : 
MIG: 17:20:09 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:20:09 : 
MIG: 17:20:09 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:20:09 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:20:09 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 17:20:09 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:20:09 : 
MIG: 17:20:09 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 17:20:09 : 
MIG: 17:20:09 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 17:20:09 : 
MIG: 17:20:09 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 17:20:09 : 
MIG: 17:20:09 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 17:20:09 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:20:09 : 
MIG: 17:20:09 :  Valid Param: ECC ==> OFF
MIG: 17:20:09 : 
MIG: 17:20:09 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 17:20:09 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:20:09 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:20:09 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:20:09 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:20:09 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:20:09 : 
MIG: 17:20:09 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:20:09 : 
MIG: 17:20:09 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 17:20:09 : 
MIG: 17:20:09 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 17:20:09 : 
MIG: 17:20:09 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 17:20:09 : 
MIG: 17:20:09 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:20:09 : 
MIG: 17:20:09 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:20:09 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:20:09 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 17:20:09 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 17:20:09 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 17:20:09 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 17:20:09 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:20:09 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:20:09 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:20:09 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:20:09 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:20:09 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:20:09 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:20:09 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 17:20:09 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:20:09 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:20:09 : 
MIG: 17:20:09 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:20:09 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:20:09 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:20:09 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 17:20:09 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 17:20:09 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:20:09 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 17:20:09 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 17:20:09 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:20:09 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:20:09 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:20:09 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:20:09 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:20:09 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:20:09 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 17:20:09 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 17:20:09 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 17:20:09 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 17:20:09 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 17:20:09 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 17:20:09 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 17:20:09 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 17:20:09 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 17:20:09 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 17:20:09 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:20:09 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 17:20:09 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:20:09 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 17:20:09 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 17:20:09 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:20:09 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 17:20:09 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 17:20:09 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 17:20:09 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:20:09 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:20:09 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:20:09 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:20:09 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:20:09 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:20:09 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:20:09 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 17:20:09 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:20:09 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:20:09 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:20:09 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 17:20:09 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:20:09 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 17:20:09 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:20:09 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:20:09 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 17:20:09 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 17:20:09 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:20:09 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 17:20:09 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 17:20:09 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 17:20:09 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 17:20:09 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:20:09 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 17:20:09 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 17:20:09 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 17:20:09 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:20:09 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 17:20:09 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 17:20:09 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 17:20:09 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 17:20:09 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 17:20:09 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:20:09 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:20:09 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:20:09 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:20:09 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:20:09 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:20:09 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:20:09 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:20:09 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:20:09 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:20:09 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:20:09 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:20:09 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:20:09 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:20:09 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:20:10 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:20:10 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 17:20:10 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:20:10 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:20:10 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:20:10 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:20:10 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:20:10 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 17:20:10 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:20:10 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:20:10 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:20:10 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:20:10 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:20:10 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:20:10 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:20:10 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:20:10 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:20:10 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:20:10 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:20:10 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:20:10 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:20:10 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:20:10 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 17:20:10 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 17:20:10 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 17:20:10 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:20:10 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 17:20:10 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:20:10 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:20:10 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:20:10 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:20:10 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:20:10 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:20:10 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:20:10 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:20:10 : 
MIG: 17:20:10 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:20:10 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:20:10 : 
MIG: 17:20:10 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 17:20:10 : 3
MIG: 17:20:10 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 17:20:10 : 
MIG: 17:20:10 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 17:20:10 : 
MIG: 17:20:10 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 17:20:10 : 
MIG: 17:20:10 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 17:20:10 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:20:10 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 17:20:10 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:20:10 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:20:10 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:20:10 : 
MIG: 17:20:10 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:20:10 : 
MIG: 17:20:10 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:20:10 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:20:10 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:20:10 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:20:10 : 
MIG: 17:20:10 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:20:10 : 
MIG: 17:20:10 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:20:10 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 17:20:10 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 17:20:10 : 
MIG: 17:20:10 : 
MIG: 17:20:10 : 
MIG: 17:20:10 : Same Interface
MIG: 17:20:10 : xml_input_file: mig_b.prj
MIG: 17:20:10 : Absolute path of xml_input_file: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:20:45 : Running synthesis.xit
MIG: 17:20:45 : ################# RUNNING MIG BATCH ###################
MIG: 17:20:45 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:20:45 : synp_flow:  -- synthesis_mode: Other
MIG: 17:20:45 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:20:45 : vivado_mode: xpg_bd
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:45 : isPortInterface: 0
MIG: 17:20:46 : isPortInterface: 0
MIG: 17:20:46 : isPortInterface: 0
MIG: 17:20:46 : isPortInterface: 0
MIG: 17:20:46 : isPortInterface: 0
MIG: 17:20:46 : isPortInterface: 0
MIG: 17:20:46 : isPortInterface: 0
MIG: 17:20:46 : isPortInterface: 0
MIG: 17:20:46 : isPortInterface: 0
MIG: 17:20:46 : isPortInterface: 0
MIG: 17:20:46 : isPortInterface: 0
MIG: 17:20:46 : isPortInterface: 0
MIG: 17:20:46 : isPortInterface: 0
MIG: 17:20:46 : isPortInterface: 0
MIG: 17:20:46 : isPortInterface: 0
MIG: 17:20:46 : isPortInterface: 0
MIG: 17:20:46 : isPortInterface: 0
MIG: 17:20:46 : isPortInterface: 0
MIG: 17:20:46 : isPortInterface: 0
MIG: 17:20:46 : isPortInterface: 0
MIG: 17:20:46 : isPortInterface: 0
MIG: 17:20:46 : isPortInterface: 0
MIG: 17:20:46 : isPortInterface: 0
MIG: 17:20:46 : isPortInterface: 0
MIG: 17:20:46 : isPortInterface: 1
MIG: 17:20:46 : isPortInterface: 0
MIG: 17:20:46 : isPortInterface: 0
MIG: 17:20:46 : isPortInterface: 0
MIG: 17:20:46 : isPortInterface: 0
MIG: 17:20:46 : isPortInterface: 0
MIG: 17:20:46 : isPortInterface: 0
MIG: 17:20:46 : isPortInterface: 0
MIG: 17:20:46 : isPortInterface: 0
MIG: 17:20:46 : isPortInterface: 0
MIG: 17:20:46 :  locked false  
MIG: 17:20:46 : HDL Language: Verilog
MIG: 17:20:46 : compInfo: false
MIG: 17:20:46 : Vivado Options xc7a200t sbg484 -1
MIG: 17:20:46 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:20:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:20:46 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:20:46 : I am in catch area
MIG: 17:20:46 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:21:20 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:21:20 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:21:20 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:21:21 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:21:21 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:21:21 : Running vhdl_synth_rpr.xit
MIG: 17:21:21 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:21:21 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:21:21 : ################# RUNNING MIG BATCH ###################
MIG: 17:21:21 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:21:21 : synp_flow:  -- synthesis_mode: Other
MIG: 17:21:21 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:21:21 : vivado_mode: xpg_bd
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 1
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 : isPortInterface: 0
MIG: 17:21:22 :  locked false  
MIG: 17:21:22 : HDL Language: Verilog
MIG: 17:21:22 : compInfo: false
MIG: 17:21:22 : Vivado Options xc7a200t sbg484 -1
MIG: 17:21:22 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:21:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:21:22 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:21:22 : I am in catch area
MIG: 17:21:22 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:21:44 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:21:44 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:21:44 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:21:44 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:21:44 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:21:45 : Running simulation.xit
MIG: 17:21:45 : ################# RUNNING MIG BATCH ###################
MIG: 17:21:45 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:21:45 : synp_flow:  -- synthesis_mode: Other
MIG: 17:21:45 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:21:45 : vivado_mode: xpg_bd
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:46 : isPortInterface: 0
MIG: 17:21:46 : isPortInterface: 0
MIG: 17:21:46 : isPortInterface: 0
MIG: 17:21:46 : isPortInterface: 0
MIG: 17:21:46 : isPortInterface: 0
MIG: 17:21:46 : isPortInterface: 0
MIG: 17:21:46 : isPortInterface: 1
MIG: 17:21:46 : isPortInterface: 0
MIG: 17:21:46 : isPortInterface: 0
MIG: 17:21:46 : isPortInterface: 0
MIG: 17:21:46 : isPortInterface: 0
MIG: 17:21:46 : isPortInterface: 0
MIG: 17:21:46 : isPortInterface: 0
MIG: 17:21:46 : isPortInterface: 0
MIG: 17:21:46 : isPortInterface: 0
MIG: 17:21:46 : isPortInterface: 0
MIG: 17:21:46 :  locked false  
MIG: 17:21:46 : HDL Language: Verilog
MIG: 17:21:46 : compInfo: false
MIG: 17:21:46 : Vivado Options xc7a200t sbg484 -1
MIG: 17:21:46 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:21:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:21:46 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:21:46 : I am in catch area
MIG: 17:21:46 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:22:01 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:22:01 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:22:01 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:22:01 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:22:01 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:22:02 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:22:02 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:22:02 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:22:02 : ################# RUNNING MIG BATCH ###################
MIG: 17:22:02 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:22:02 : synp_flow:  -- synthesis_mode: Other
MIG: 17:22:02 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:22:02 : vivado_mode: xpg_bd
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:02 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 1
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 : isPortInterface: 0
MIG: 17:22:03 :  locked false  
MIG: 17:22:03 : HDL Language: Verilog
MIG: 17:22:03 : compInfo: false
MIG: 17:22:03 : Vivado Options xc7a200t sbg484 -1
MIG: 17:22:03 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:22:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:22:03 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:22:03 : I am in catch area
MIG: 17:22:03 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:22:18 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:22:18 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:22:18 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:22:18 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:22:18 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:22:18 : Running implementation.xit
MIG: 17:22:18 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:22:18 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:22:18 : ################# RUNNING MIG BATCH ###################
MIG: 17:22:18 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:22:18 : synp_flow:  -- synthesis_mode: Other
MIG: 17:22:18 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:22:18 : vivado_mode: xpg_bd
MIG: 17:22:18 : isPortInterface: 0
MIG: 17:22:18 : isPortInterface: 0
MIG: 17:22:18 : isPortInterface: 0
MIG: 17:22:18 : isPortInterface: 0
MIG: 17:22:18 : isPortInterface: 0
MIG: 17:22:18 : isPortInterface: 0
MIG: 17:22:18 : isPortInterface: 0
MIG: 17:22:18 : isPortInterface: 0
MIG: 17:22:18 : isPortInterface: 0
MIG: 17:22:18 : isPortInterface: 0
MIG: 17:22:18 : isPortInterface: 0
MIG: 17:22:18 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 1
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 : isPortInterface: 0
MIG: 17:22:19 :  locked false  
MIG: 17:22:19 : HDL Language: Verilog
MIG: 17:22:19 : compInfo: false
MIG: 17:22:19 : Vivado Options xc7a200t sbg484 -1
MIG: 17:22:19 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:22:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:22:19 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:22:19 : I am in catch area
MIG: 17:22:19 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:22:33 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:22:33 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:22:33 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:22:33 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:22:33 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:39:01 : Running synthesis.xit
MIG: 15:39:01 : ################# RUNNING MIG BATCH ###################
MIG: 15:39:01 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:39:01 : synp_flow:  -- synthesis_mode: Other
MIG: 15:39:01 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:39:01 : vivado_mode: xpg_bd
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 1
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 : isPortInterface: 0
MIG: 15:39:01 :  locked false  
MIG: 15:39:01 : HDL Language: Verilog
MIG: 15:39:01 : compInfo: false
MIG: 15:39:01 : Vivado Options xc7a200t sbg484 -1
MIG: 15:39:01 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:39:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:39:01 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:39:01 : I am in catch area
MIG: 15:39:01 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:39:36 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:39:36 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:39:36 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:39:36 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:39:36 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:39:37 : Running vhdl_synth_rpr.xit
MIG: 15:39:37 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:39:37 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:39:37 : ################# RUNNING MIG BATCH ###################
MIG: 15:39:37 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:39:37 : synp_flow:  -- synthesis_mode: Other
MIG: 15:39:37 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:39:37 : vivado_mode: xpg_bd
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 1
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 : isPortInterface: 0
MIG: 15:39:37 :  locked false  
MIG: 15:39:37 : HDL Language: Verilog
MIG: 15:39:37 : compInfo: false
MIG: 15:39:37 : Vivado Options xc7a200t sbg484 -1
MIG: 15:39:37 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:39:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:39:38 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:39:38 : I am in catch area
MIG: 15:39:38 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:40:07 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:40:07 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:40:07 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:40:08 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:40:08 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:40:09 : Running simulation.xit
MIG: 15:40:09 : ################# RUNNING MIG BATCH ###################
MIG: 15:40:09 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:40:09 : synp_flow:  -- synthesis_mode: Other
MIG: 15:40:09 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:40:09 : vivado_mode: xpg_bd
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:09 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 1
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 : isPortInterface: 0
MIG: 15:40:10 :  locked false  
MIG: 15:40:10 : HDL Language: Verilog
MIG: 15:40:10 : compInfo: false
MIG: 15:40:10 : Vivado Options xc7a200t sbg484 -1
MIG: 15:40:10 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:40:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:40:10 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:40:10 : I am in catch area
MIG: 15:40:10 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:40:27 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:40:27 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:40:27 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:40:27 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:40:27 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:40:27 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:40:28 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:40:28 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:40:28 : ################# RUNNING MIG BATCH ###################
MIG: 15:40:28 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:40:28 : synp_flow:  -- synthesis_mode: Other
MIG: 15:40:28 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:40:28 : vivado_mode: xpg_bd
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 1
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 : isPortInterface: 0
MIG: 15:40:28 :  locked false  
MIG: 15:40:28 : HDL Language: Verilog
MIG: 15:40:28 : compInfo: false
MIG: 15:40:28 : Vivado Options xc7a200t sbg484 -1
MIG: 15:40:28 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:40:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:40:28 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:40:28 : I am in catch area
MIG: 15:40:28 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:40:44 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:40:44 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:40:44 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:40:44 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:40:44 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:40:45 : Running implementation.xit
MIG: 15:40:45 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:40:45 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:40:45 : ################# RUNNING MIG BATCH ###################
MIG: 15:40:45 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:40:45 : synp_flow:  -- synthesis_mode: Other
MIG: 15:40:45 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:40:45 : vivado_mode: xpg_bd
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:45 : isPortInterface: 0
MIG: 15:40:46 : isPortInterface: 0
MIG: 15:40:46 : isPortInterface: 0
MIG: 15:40:46 : isPortInterface: 0
MIG: 15:40:46 : isPortInterface: 0
MIG: 15:40:46 : isPortInterface: 0
MIG: 15:40:46 : isPortInterface: 0
MIG: 15:40:46 : isPortInterface: 0
MIG: 15:40:46 : isPortInterface: 0
MIG: 15:40:46 : isPortInterface: 0
MIG: 15:40:46 : isPortInterface: 0
MIG: 15:40:46 : isPortInterface: 0
MIG: 15:40:46 : isPortInterface: 0
MIG: 15:40:46 : isPortInterface: 1
MIG: 15:40:46 : isPortInterface: 0
MIG: 15:40:46 : isPortInterface: 0
MIG: 15:40:46 : isPortInterface: 0
MIG: 15:40:46 : isPortInterface: 0
MIG: 15:40:46 : isPortInterface: 0
MIG: 15:40:46 : isPortInterface: 0
MIG: 15:40:46 : isPortInterface: 0
MIG: 15:40:46 : isPortInterface: 0
MIG: 15:40:46 : isPortInterface: 0
MIG: 15:40:46 :  locked false  
MIG: 15:40:46 : HDL Language: Verilog
MIG: 15:40:46 : compInfo: false
MIG: 15:40:46 : Vivado Options xc7a200t sbg484 -1
MIG: 15:40:46 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:40:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:40:46 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:40:46 : I am in catch area
MIG: 15:40:46 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:41:04 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:41:04 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:41:04 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:41:05 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:41:05 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:38:52 : Running synthesis.xit
MIG: 16:38:52 : ################# RUNNING MIG BATCH ###################
MIG: 16:38:52 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:38:52 : synp_flow:  -- synthesis_mode: Other
MIG: 16:38:53 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:38:53 : vivado_mode: xpg_bd
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:53 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 1
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 : isPortInterface: 0
MIG: 16:38:54 :  locked false  
MIG: 16:38:54 : HDL Language: Verilog
MIG: 16:38:54 : compInfo: false
MIG: 16:38:54 : Vivado Options xc7a200t sbg484 -1
MIG: 16:38:54 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:38:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:38:54 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:38:54 : I am in catch area
MIG: 16:38:54 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:39:33 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:39:33 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:39:33 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:39:33 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:39:33 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:39:34 : Running vhdl_synth_rpr.xit
MIG: 16:39:34 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:39:34 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:39:34 : ################# RUNNING MIG BATCH ###################
MIG: 16:39:34 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:39:34 : synp_flow:  -- synthesis_mode: Other
MIG: 16:39:34 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:39:34 : vivado_mode: xpg_bd
MIG: 16:39:34 : isPortInterface: 0
MIG: 16:39:34 : isPortInterface: 0
MIG: 16:39:34 : isPortInterface: 0
MIG: 16:39:34 : isPortInterface: 0
MIG: 16:39:34 : isPortInterface: 0
MIG: 16:39:34 : isPortInterface: 0
MIG: 16:39:34 : isPortInterface: 0
MIG: 16:39:34 : isPortInterface: 0
MIG: 16:39:34 : isPortInterface: 0
MIG: 16:39:34 : isPortInterface: 0
MIG: 16:39:34 : isPortInterface: 0
MIG: 16:39:34 : isPortInterface: 0
MIG: 16:39:34 : isPortInterface: 0
MIG: 16:39:34 : isPortInterface: 0
MIG: 16:39:34 : isPortInterface: 0
MIG: 16:39:34 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:36 : isPortInterface: 0
MIG: 16:39:36 : isPortInterface: 0
MIG: 16:39:36 : isPortInterface: 0
MIG: 16:39:36 : isPortInterface: 0
MIG: 16:39:36 : isPortInterface: 0
MIG: 16:39:36 : isPortInterface: 0
MIG: 16:39:36 : isPortInterface: 0
MIG: 16:39:36 : isPortInterface: 0
MIG: 16:39:36 : isPortInterface: 0
MIG: 16:39:36 : isPortInterface: 0
MIG: 16:39:36 : isPortInterface: 0
MIG: 16:39:36 : isPortInterface: 0
MIG: 16:39:36 : isPortInterface: 0
MIG: 16:39:36 : isPortInterface: 0
MIG: 16:39:36 : isPortInterface: 0
MIG: 16:39:36 : isPortInterface: 0
MIG: 16:39:36 : isPortInterface: 0
MIG: 16:39:36 : isPortInterface: 0
MIG: 16:39:36 : isPortInterface: 1
MIG: 16:39:36 : isPortInterface: 0
MIG: 16:39:36 : isPortInterface: 0
MIG: 16:39:36 : isPortInterface: 0
MIG: 16:39:36 : isPortInterface: 0
MIG: 16:39:36 : isPortInterface: 0
MIG: 16:39:36 : isPortInterface: 0
MIG: 16:39:36 : isPortInterface: 0
MIG: 16:39:36 : isPortInterface: 0
MIG: 16:39:36 : isPortInterface: 0
MIG: 16:39:36 :  locked false  
MIG: 16:39:36 : HDL Language: Verilog
MIG: 16:39:36 : compInfo: false
MIG: 16:39:36 : Vivado Options xc7a200t sbg484 -1
MIG: 16:39:36 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:39:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:39:36 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:39:36 : I am in catch area
MIG: 16:39:36 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:40:01 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:40:01 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:40:01 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:40:01 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:40:01 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:40:02 : Running simulation.xit
MIG: 16:40:02 : ################# RUNNING MIG BATCH ###################
MIG: 16:40:02 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:40:02 : synp_flow:  -- synthesis_mode: Other
MIG: 16:40:02 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:40:02 : vivado_mode: xpg_bd
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:03 : isPortInterface: 0
MIG: 16:40:04 : isPortInterface: 0
MIG: 16:40:04 : isPortInterface: 0
MIG: 16:40:04 : isPortInterface: 0
MIG: 16:40:04 : isPortInterface: 0
MIG: 16:40:04 : isPortInterface: 0
MIG: 16:40:04 : isPortInterface: 0
MIG: 16:40:04 : isPortInterface: 0
MIG: 16:40:04 : isPortInterface: 0
MIG: 16:40:04 : isPortInterface: 0
MIG: 16:40:04 : isPortInterface: 0
MIG: 16:40:04 : isPortInterface: 0
MIG: 16:40:04 : isPortInterface: 0
MIG: 16:40:04 : isPortInterface: 0
MIG: 16:40:04 : isPortInterface: 0
MIG: 16:40:04 : isPortInterface: 0
MIG: 16:40:04 : isPortInterface: 0
MIG: 16:40:04 : isPortInterface: 0
MIG: 16:40:04 : isPortInterface: 1
MIG: 16:40:04 : isPortInterface: 0
MIG: 16:40:04 : isPortInterface: 0
MIG: 16:40:04 : isPortInterface: 0
MIG: 16:40:04 : isPortInterface: 0
MIG: 16:40:04 : isPortInterface: 0
MIG: 16:40:04 : isPortInterface: 0
MIG: 16:40:04 : isPortInterface: 0
MIG: 16:40:04 : isPortInterface: 0
MIG: 16:40:04 : isPortInterface: 0
MIG: 16:40:04 :  locked false  
MIG: 16:40:04 : HDL Language: Verilog
MIG: 16:40:04 : compInfo: false
MIG: 16:40:04 : Vivado Options xc7a200t sbg484 -1
MIG: 16:40:04 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:40:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:40:04 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:40:04 : I am in catch area
MIG: 16:40:04 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:40:27 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:40:27 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:40:27 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:40:28 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:40:28 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:40:28 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:40:28 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:40:28 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:40:28 : ################# RUNNING MIG BATCH ###################
MIG: 16:40:28 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:40:28 : synp_flow:  -- synthesis_mode: Other
MIG: 16:40:28 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:40:28 : vivado_mode: xpg_bd
MIG: 16:40:28 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:29 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 1
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 : isPortInterface: 0
MIG: 16:40:30 :  locked false  
MIG: 16:40:30 : HDL Language: Verilog
MIG: 16:40:30 : compInfo: false
MIG: 16:40:30 : Vivado Options xc7a200t sbg484 -1
MIG: 16:40:30 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:40:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:40:30 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:40:30 : I am in catch area
MIG: 16:40:30 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:40:54 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:40:54 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:40:54 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:40:55 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:40:55 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:40:55 : Running implementation.xit
MIG: 16:40:56 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:40:56 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:40:56 : ################# RUNNING MIG BATCH ###################
MIG: 16:40:56 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:40:56 : synp_flow:  -- synthesis_mode: Other
MIG: 16:40:56 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:40:56 : vivado_mode: xpg_bd
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:56 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 1
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 : isPortInterface: 0
MIG: 16:40:57 :  locked false  
MIG: 16:40:57 : HDL Language: Verilog
MIG: 16:40:57 : compInfo: false
MIG: 16:40:57 : Vivado Options xc7a200t sbg484 -1
MIG: 16:40:57 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:40:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:40:57 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:40:57 : I am in catch area
MIG: 16:40:57 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:41:22 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:41:22 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:41:22 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:41:22 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:41:22 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 13:20:16 : Running synthesis.xit
MIG: 13:20:17 : ################# RUNNING MIG BATCH ###################
MIG: 13:20:17 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 13:20:17 : synp_flow:  -- synthesis_mode: Other
MIG: 13:20:17 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 13:20:17 : vivado_mode: xpg_bd
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 1
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 : isPortInterface: 0
MIG: 13:20:17 :  locked false  
MIG: 13:20:17 : HDL Language: Verilog
MIG: 13:20:17 : compInfo: false
MIG: 13:20:17 : Vivado Options xc7a200t sbg484 -1
MIG: 13:20:17 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:20:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:20:17 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:20:17 : I am in catch area
MIG: 13:20:17 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 13:20:51 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 13:20:51 : Component_Name: hdmi_mig_7series_0_0
MIG: 13:20:51 : Moving hdmi_mig_7series_0_0 ...
MIG: 13:20:52 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 13:20:52 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 13:20:52 : Running vhdl_synth_rpr.xit
MIG: 13:20:52 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 13:20:53 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 13:20:53 : ################# RUNNING MIG BATCH ###################
MIG: 13:20:53 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 13:20:53 : synp_flow:  -- synthesis_mode: Other
MIG: 13:20:53 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 13:20:53 : vivado_mode: xpg_bd
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:53 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 1
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 : isPortInterface: 0
MIG: 13:20:54 :  locked false  
MIG: 13:20:54 : HDL Language: Verilog
MIG: 13:20:54 : compInfo: false
MIG: 13:20:54 : Vivado Options xc7a200t sbg484 -1
MIG: 13:20:54 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:20:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:20:54 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:20:54 : I am in catch area
MIG: 13:20:54 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 13:21:09 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 13:21:09 : Component_Name: hdmi_mig_7series_0_0
MIG: 13:21:09 : Moving hdmi_mig_7series_0_0 ...
MIG: 13:21:09 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 13:21:09 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 13:21:10 : Running simulation.xit
MIG: 13:21:10 : ################# RUNNING MIG BATCH ###################
MIG: 13:21:10 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 13:21:10 : synp_flow:  -- synthesis_mode: Other
MIG: 13:21:10 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 13:21:10 : vivado_mode: xpg_bd
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:10 : isPortInterface: 0
MIG: 13:21:11 : isPortInterface: 0
MIG: 13:21:11 : isPortInterface: 0
MIG: 13:21:11 : isPortInterface: 0
MIG: 13:21:11 : isPortInterface: 0
MIG: 13:21:11 : isPortInterface: 0
MIG: 13:21:11 : isPortInterface: 0
MIG: 13:21:11 : isPortInterface: 0
MIG: 13:21:11 : isPortInterface: 0
MIG: 13:21:11 : isPortInterface: 0
MIG: 13:21:11 : isPortInterface: 0
MIG: 13:21:11 : isPortInterface: 0
MIG: 13:21:11 : isPortInterface: 0
MIG: 13:21:11 : isPortInterface: 0
MIG: 13:21:11 : isPortInterface: 0
MIG: 13:21:11 : isPortInterface: 0
MIG: 13:21:11 : isPortInterface: 0
MIG: 13:21:11 : isPortInterface: 0
MIG: 13:21:11 : isPortInterface: 0
MIG: 13:21:11 : isPortInterface: 1
MIG: 13:21:11 : isPortInterface: 0
MIG: 13:21:11 : isPortInterface: 0
MIG: 13:21:11 : isPortInterface: 0
MIG: 13:21:11 : isPortInterface: 0
MIG: 13:21:11 : isPortInterface: 0
MIG: 13:21:11 : isPortInterface: 0
MIG: 13:21:11 : isPortInterface: 0
MIG: 13:21:11 : isPortInterface: 0
MIG: 13:21:11 : isPortInterface: 0
MIG: 13:21:11 :  locked false  
MIG: 13:21:11 : HDL Language: Verilog
MIG: 13:21:11 : compInfo: false
MIG: 13:21:11 : Vivado Options xc7a200t sbg484 -1
MIG: 13:21:11 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:21:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:21:11 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:21:11 : I am in catch area
MIG: 13:21:11 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 13:21:24 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 13:21:24 : Component_Name: hdmi_mig_7series_0_0
MIG: 13:21:24 : Moving hdmi_mig_7series_0_0 ...
MIG: 13:21:24 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 13:21:24 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 13:21:24 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:21:25 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 13:21:25 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 13:21:25 : ################# RUNNING MIG BATCH ###################
MIG: 13:21:25 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 13:21:25 : synp_flow:  -- synthesis_mode: Other
MIG: 13:21:25 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 13:21:25 : vivado_mode: xpg_bd
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 1
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 : isPortInterface: 0
MIG: 13:21:25 :  locked false  
MIG: 13:21:25 : HDL Language: Verilog
MIG: 13:21:25 : compInfo: false
MIG: 13:21:25 : Vivado Options xc7a200t sbg484 -1
MIG: 13:21:25 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:21:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:21:25 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:21:25 : I am in catch area
MIG: 13:21:25 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 13:21:39 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 13:21:39 : Component_Name: hdmi_mig_7series_0_0
MIG: 13:21:39 : Moving hdmi_mig_7series_0_0 ...
MIG: 13:21:39 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 13:21:39 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 13:21:40 : Running implementation.xit
MIG: 13:21:40 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 13:21:40 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 13:21:40 : ################# RUNNING MIG BATCH ###################
MIG: 13:21:40 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 13:21:40 : synp_flow:  -- synthesis_mode: Other
MIG: 13:21:40 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 13:21:40 : vivado_mode: xpg_bd
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:40 : isPortInterface: 0
MIG: 13:21:41 : isPortInterface: 0
MIG: 13:21:41 : isPortInterface: 0
MIG: 13:21:41 : isPortInterface: 0
MIG: 13:21:41 : isPortInterface: 0
MIG: 13:21:41 : isPortInterface: 0
MIG: 13:21:41 : isPortInterface: 0
MIG: 13:21:41 : isPortInterface: 0
MIG: 13:21:41 : isPortInterface: 0
MIG: 13:21:41 : isPortInterface: 1
MIG: 13:21:41 : isPortInterface: 0
MIG: 13:21:41 : isPortInterface: 0
MIG: 13:21:41 : isPortInterface: 0
MIG: 13:21:41 : isPortInterface: 0
MIG: 13:21:41 : isPortInterface: 0
MIG: 13:21:41 : isPortInterface: 0
MIG: 13:21:41 : isPortInterface: 0
MIG: 13:21:41 : isPortInterface: 0
MIG: 13:21:41 : isPortInterface: 0
MIG: 13:21:41 :  locked false  
MIG: 13:21:41 : HDL Language: Verilog
MIG: 13:21:41 : compInfo: false
MIG: 13:21:41 : Vivado Options xc7a200t sbg484 -1
MIG: 13:21:41 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:21:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:21:41 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:21:41 : I am in catch area
MIG: 13:21:41 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 13:21:58 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 13:21:58 : Component_Name: hdmi_mig_7series_0_0
MIG: 13:21:58 : Moving hdmi_mig_7series_0_0 ...
MIG: 13:21:58 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 13:21:58 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 09:51:28 : Running synthesis.xit
MIG: 09:51:28 : ################# RUNNING MIG BATCH ###################
MIG: 09:51:28 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:51:28 : synp_flow:  -- synthesis_mode: Other
MIG: 09:51:28 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:51:28 : vivado_mode: xpg_bd
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:28 : isPortInterface: 0
MIG: 09:51:29 : isPortInterface: 0
MIG: 09:51:29 : isPortInterface: 0
MIG: 09:51:29 : isPortInterface: 0
MIG: 09:51:29 : isPortInterface: 0
MIG: 09:51:29 : isPortInterface: 0
MIG: 09:51:29 : isPortInterface: 0
MIG: 09:51:29 : isPortInterface: 0
MIG: 09:51:29 : isPortInterface: 0
MIG: 09:51:29 : isPortInterface: 1
MIG: 09:51:29 : isPortInterface: 0
MIG: 09:51:29 : isPortInterface: 0
MIG: 09:51:29 : isPortInterface: 0
MIG: 09:51:29 : isPortInterface: 0
MIG: 09:51:29 : isPortInterface: 0
MIG: 09:51:29 : isPortInterface: 0
MIG: 09:51:29 : isPortInterface: 0
MIG: 09:51:29 : isPortInterface: 0
MIG: 09:51:29 : isPortInterface: 0
MIG: 09:51:29 :  locked false  
MIG: 09:51:29 : HDL Language: Verilog
MIG: 09:51:29 : compInfo: false
MIG: 09:51:29 : Vivado Options xc7a200t sbg484 -1
MIG: 09:51:29 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:51:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:51:29 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 09:51:29 : I am in catch area
MIG: 09:51:29 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:52:05 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:52:05 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:52:05 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:52:05 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:52:05 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 09:52:06 : Running vhdl_synth_rpr.xit
MIG: 09:52:06 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 09:52:06 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 09:52:06 : ################# RUNNING MIG BATCH ###################
MIG: 09:52:06 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:52:06 : synp_flow:  -- synthesis_mode: Other
MIG: 09:52:06 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:52:06 : vivado_mode: xpg_bd
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:06 : isPortInterface: 0
MIG: 09:52:07 : isPortInterface: 0
MIG: 09:52:07 : isPortInterface: 0
MIG: 09:52:07 : isPortInterface: 0
MIG: 09:52:07 : isPortInterface: 0
MIG: 09:52:07 : isPortInterface: 0
MIG: 09:52:07 : isPortInterface: 0
MIG: 09:52:07 : isPortInterface: 0
MIG: 09:52:07 : isPortInterface: 0
MIG: 09:52:07 : isPortInterface: 0
MIG: 09:52:07 : isPortInterface: 0
MIG: 09:52:07 : isPortInterface: 0
MIG: 09:52:07 : isPortInterface: 0
MIG: 09:52:07 : isPortInterface: 0
MIG: 09:52:07 : isPortInterface: 0
MIG: 09:52:07 : isPortInterface: 0
MIG: 09:52:07 : isPortInterface: 0
MIG: 09:52:07 : isPortInterface: 0
MIG: 09:52:07 : isPortInterface: 0
MIG: 09:52:07 : isPortInterface: 0
MIG: 09:52:07 : isPortInterface: 0
MIG: 09:52:07 : isPortInterface: 0
MIG: 09:52:07 : isPortInterface: 0
MIG: 09:52:07 : isPortInterface: 0
MIG: 09:52:07 : isPortInterface: 0
MIG: 09:52:07 : isPortInterface: 1
MIG: 09:52:07 : isPortInterface: 0
MIG: 09:52:07 : isPortInterface: 0
MIG: 09:52:07 : isPortInterface: 0
MIG: 09:52:07 : isPortInterface: 0
MIG: 09:52:07 : isPortInterface: 0
MIG: 09:52:07 : isPortInterface: 0
MIG: 09:52:07 : isPortInterface: 0
MIG: 09:52:07 : isPortInterface: 0
MIG: 09:52:07 : isPortInterface: 0
MIG: 09:52:07 :  locked false  
MIG: 09:52:07 : HDL Language: Verilog
MIG: 09:52:07 : compInfo: false
MIG: 09:52:07 : Vivado Options xc7a200t sbg484 -1
MIG: 09:52:07 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:52:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:52:07 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 09:52:07 : I am in catch area
MIG: 09:52:07 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:52:20 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:52:21 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:52:21 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:52:21 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:52:21 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 09:52:21 : Running simulation.xit
MIG: 09:52:21 : ################# RUNNING MIG BATCH ###################
MIG: 09:52:21 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:52:21 : synp_flow:  -- synthesis_mode: Other
MIG: 09:52:21 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:52:21 : vivado_mode: xpg_bd
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:21 : isPortInterface: 0
MIG: 09:52:22 : isPortInterface: 0
MIG: 09:52:22 : isPortInterface: 0
MIG: 09:52:22 : isPortInterface: 0
MIG: 09:52:22 : isPortInterface: 0
MIG: 09:52:22 : isPortInterface: 0
MIG: 09:52:22 : isPortInterface: 0
MIG: 09:52:22 : isPortInterface: 0
MIG: 09:52:22 : isPortInterface: 0
MIG: 09:52:22 : isPortInterface: 0
MIG: 09:52:22 : isPortInterface: 0
MIG: 09:52:22 : isPortInterface: 0
MIG: 09:52:22 : isPortInterface: 0
MIG: 09:52:22 : isPortInterface: 0
MIG: 09:52:22 : isPortInterface: 0
MIG: 09:52:22 : isPortInterface: 0
MIG: 09:52:22 : isPortInterface: 0
MIG: 09:52:22 : isPortInterface: 0
MIG: 09:52:22 : isPortInterface: 0
MIG: 09:52:22 : isPortInterface: 0
MIG: 09:52:22 : isPortInterface: 0
MIG: 09:52:22 : isPortInterface: 0
MIG: 09:52:22 : isPortInterface: 0
MIG: 09:52:22 : isPortInterface: 1
MIG: 09:52:22 : isPortInterface: 0
MIG: 09:52:22 : isPortInterface: 0
MIG: 09:52:22 : isPortInterface: 0
MIG: 09:52:22 : isPortInterface: 0
MIG: 09:52:22 : isPortInterface: 0
MIG: 09:52:22 : isPortInterface: 0
MIG: 09:52:22 : isPortInterface: 0
MIG: 09:52:22 : isPortInterface: 0
MIG: 09:52:22 : isPortInterface: 0
MIG: 09:52:22 :  locked false  
MIG: 09:52:22 : HDL Language: Verilog
MIG: 09:52:22 : compInfo: false
MIG: 09:52:22 : Vivado Options xc7a200t sbg484 -1
MIG: 09:52:22 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:52:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:52:22 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 09:52:22 : I am in catch area
MIG: 09:52:22 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:52:36 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:52:36 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:52:36 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:52:36 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:52:36 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 09:52:36 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:52:36 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 09:52:36 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 09:52:36 : ################# RUNNING MIG BATCH ###################
MIG: 09:52:36 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:52:36 : synp_flow:  -- synthesis_mode: Other
MIG: 09:52:36 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:52:36 : vivado_mode: xpg_bd
MIG: 09:52:36 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 1
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 : isPortInterface: 0
MIG: 09:52:37 :  locked false  
MIG: 09:52:37 : HDL Language: Verilog
MIG: 09:52:37 : compInfo: false
MIG: 09:52:37 : Vivado Options xc7a200t sbg484 -1
MIG: 09:52:37 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:52:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:52:37 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 09:52:37 : I am in catch area
MIG: 09:52:37 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:52:51 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:52:51 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:52:51 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:52:51 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:52:51 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 09:52:51 : Running implementation.xit
MIG: 09:52:52 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 09:52:52 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 09:52:52 : ################# RUNNING MIG BATCH ###################
MIG: 09:52:52 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:52:52 : synp_flow:  -- synthesis_mode: Other
MIG: 09:52:52 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:52:52 : vivado_mode: xpg_bd
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 1
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 : isPortInterface: 0
MIG: 09:52:52 :  locked false  
MIG: 09:52:52 : HDL Language: Verilog
MIG: 09:52:52 : compInfo: false
MIG: 09:52:52 : Vivado Options xc7a200t sbg484 -1
MIG: 09:52:52 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:52:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:52:52 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 09:52:52 : I am in catch area
MIG: 09:52:52 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:53:07 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:53:07 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:53:07 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:53:07 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:53:07 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:28:15 : Running synthesis.xit
MIG: 01:28:16 : ################# RUNNING MIG BATCH ###################
MIG: 01:28:16 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:28:16 : synp_flow:  -- synthesis_mode: Other
MIG: 01:28:16 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:28:16 : vivado_mode: xpg_bd
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 1
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 : isPortInterface: 0
MIG: 01:28:16 :  locked false  
MIG: 01:28:16 : HDL Language: Verilog
MIG: 01:28:16 : compInfo: false
MIG: 01:28:16 : Vivado Options xc7a200t sbg484 -1
MIG: 01:28:16 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:28:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:28:16 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:28:16 : I am in catch area
MIG: 01:28:17 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:28:45 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:28:45 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:28:45 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:28:46 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:28:46 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:28:46 : Running vhdl_synth_rpr.xit
MIG: 01:28:46 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 01:28:46 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 01:28:46 : ################# RUNNING MIG BATCH ###################
MIG: 01:28:46 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:28:46 : synp_flow:  -- synthesis_mode: Other
MIG: 01:28:46 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:28:46 : vivado_mode: xpg_bd
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:46 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 1
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 : isPortInterface: 0
MIG: 01:28:47 :  locked false  
MIG: 01:28:47 : HDL Language: Verilog
MIG: 01:28:47 : compInfo: false
MIG: 01:28:47 : Vivado Options xc7a200t sbg484 -1
MIG: 01:28:47 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:28:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:28:47 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:28:47 : I am in catch area
MIG: 01:28:47 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:28:59 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:28:59 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:28:59 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:28:59 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:28:59 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:28:59 : Running simulation.xit
MIG: 01:28:59 : ################# RUNNING MIG BATCH ###################
MIG: 01:28:59 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:28:59 : synp_flow:  -- synthesis_mode: Other
MIG: 01:28:59 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:28:59 : vivado_mode: xpg_bd
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:28:59 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 1
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 : isPortInterface: 0
MIG: 01:29:00 :  locked false  
MIG: 01:29:00 : HDL Language: Verilog
MIG: 01:29:00 : compInfo: false
MIG: 01:29:00 : Vivado Options xc7a200t sbg484 -1
MIG: 01:29:00 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:29:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:29:00 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:29:00 : I am in catch area
MIG: 01:29:00 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:29:12 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:29:12 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:29:12 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:29:12 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:29:12 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:29:13 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:29:13 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 01:29:13 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 01:29:13 : ################# RUNNING MIG BATCH ###################
MIG: 01:29:13 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:29:13 : synp_flow:  -- synthesis_mode: Other
MIG: 01:29:13 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:29:13 : vivado_mode: xpg_bd
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 1
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 :  locked false  
MIG: 01:29:13 : HDL Language: Verilog
MIG: 01:29:13 : compInfo: false
MIG: 01:29:13 : Vivado Options xc7a200t sbg484 -1
MIG: 01:29:13 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:29:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:29:13 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:29:13 : I am in catch area
MIG: 01:29:13 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:29:25 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:29:25 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:29:25 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:29:25 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:29:25 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:29:26 : Running implementation.xit
MIG: 01:29:26 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 01:29:26 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 01:29:26 : ################# RUNNING MIG BATCH ###################
MIG: 01:29:26 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:29:26 : synp_flow:  -- synthesis_mode: Other
MIG: 01:29:26 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:29:26 : vivado_mode: xpg_bd
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 1
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 :  locked false  
MIG: 01:29:27 : HDL Language: Verilog
MIG: 01:29:27 : compInfo: false
MIG: 01:29:27 : Vivado Options xc7a200t sbg484 -1
MIG: 01:29:27 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:29:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:29:27 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:29:27 : I am in catch area
MIG: 01:29:27 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:29:39 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:29:39 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:29:39 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:29:39 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:29:39 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:34:04 : Running synthesis.xit
MIG: 15:34:04 : ################# RUNNING MIG BATCH ###################
MIG: 15:34:04 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:34:04 : synp_flow:  -- synthesis_mode: Other
MIG: 15:34:04 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:34:04 : vivado_mode: xpg_bd
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:04 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 1
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 : isPortInterface: 0
MIG: 15:34:05 :  locked false  
MIG: 15:34:05 : HDL Language: Verilog
MIG: 15:34:05 : compInfo: false
MIG: 15:34:05 : Vivado Options xc7a200t sbg484 -1
MIG: 15:34:05 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:34:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:34:05 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:34:05 : I am in catch area
MIG: 15:34:05 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:34:35 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:34:35 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:34:35 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:34:35 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:34:35 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:34:35 : Running vhdl_synth_rpr.xit
MIG: 15:34:36 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:34:36 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:34:36 : ################# RUNNING MIG BATCH ###################
MIG: 15:34:36 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:34:36 : synp_flow:  -- synthesis_mode: Other
MIG: 15:34:36 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:34:36 : vivado_mode: xpg_bd
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 1
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 : isPortInterface: 0
MIG: 15:34:36 :  locked false  
MIG: 15:34:36 : HDL Language: Verilog
MIG: 15:34:36 : compInfo: false
MIG: 15:34:36 : Vivado Options xc7a200t sbg484 -1
MIG: 15:34:36 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:34:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:34:36 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:34:36 : I am in catch area
MIG: 15:34:36 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:34:48 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:34:48 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:34:48 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:34:48 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:34:48 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:34:49 : Running simulation.xit
MIG: 15:34:49 : ################# RUNNING MIG BATCH ###################
MIG: 15:34:49 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:34:49 : synp_flow:  -- synthesis_mode: Other
MIG: 15:34:49 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:34:49 : vivado_mode: xpg_bd
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 1
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 : isPortInterface: 0
MIG: 15:34:49 :  locked false  
MIG: 15:34:49 : HDL Language: Verilog
MIG: 15:34:49 : compInfo: false
MIG: 15:34:49 : Vivado Options xc7a200t sbg484 -1
MIG: 15:34:49 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:34:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:34:49 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:34:49 : I am in catch area
MIG: 15:34:49 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:35:02 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:35:02 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:35:02 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:35:02 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:35:02 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:35:02 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:35:03 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:35:03 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:35:03 : ################# RUNNING MIG BATCH ###################
MIG: 15:35:03 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:35:03 : synp_flow:  -- synthesis_mode: Other
MIG: 15:35:03 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:35:03 : vivado_mode: xpg_bd
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 1
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 : isPortInterface: 0
MIG: 15:35:03 :  locked false  
MIG: 15:35:03 : HDL Language: Verilog
MIG: 15:35:03 : compInfo: false
MIG: 15:35:03 : Vivado Options xc7a200t sbg484 -1
MIG: 15:35:03 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:35:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:35:03 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:35:03 : I am in catch area
MIG: 15:35:03 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:35:15 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:35:15 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:35:15 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:35:15 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:35:15 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:35:16 : Running implementation.xit
MIG: 15:35:16 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:35:16 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:35:16 : ################# RUNNING MIG BATCH ###################
MIG: 15:35:16 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:35:16 : synp_flow:  -- synthesis_mode: Other
MIG: 15:35:16 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:35:16 : vivado_mode: xpg_bd
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 1
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 : isPortInterface: 0
MIG: 15:35:16 :  locked false  
MIG: 15:35:16 : HDL Language: Verilog
MIG: 15:35:16 : compInfo: false
MIG: 15:35:16 : Vivado Options xc7a200t sbg484 -1
MIG: 15:35:16 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:35:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:35:16 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:35:16 : I am in catch area
MIG: 15:35:16 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:35:28 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:35:29 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:35:29 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:35:29 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:35:29 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:19:30 : Running synthesis.xit
MIG: 15:19:30 : ################# RUNNING MIG BATCH ###################
MIG: 15:19:30 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:19:30 : synp_flow:  -- synthesis_mode: Other
MIG: 15:19:30 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:19:30 : vivado_mode: xpg_bd
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:30 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 1
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 :  locked false  
MIG: 15:19:31 : HDL Language: Verilog
MIG: 15:19:31 : compInfo: false
MIG: 15:19:31 : Vivado Options xc7a200t sbg484 -1
MIG: 15:19:31 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:19:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:19:31 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:19:31 : I am in catch area
MIG: 15:19:31 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:20:02 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:20:02 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:20:02 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:20:02 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:20:02 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:20:03 : Running vhdl_synth_rpr.xit
MIG: 15:20:03 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:20:03 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:20:03 : ################# RUNNING MIG BATCH ###################
MIG: 15:20:03 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:20:03 : synp_flow:  -- synthesis_mode: Other
MIG: 15:20:03 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:20:03 : vivado_mode: xpg_bd
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 1
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 : isPortInterface: 0
MIG: 15:20:03 :  locked false  
MIG: 15:20:03 : HDL Language: Verilog
MIG: 15:20:03 : compInfo: false
MIG: 15:20:03 : Vivado Options xc7a200t sbg484 -1
MIG: 15:20:03 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:20:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:20:03 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:20:03 : I am in catch area
MIG: 15:20:03 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:20:15 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:20:15 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:20:15 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:20:15 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:20:15 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:20:16 : Running simulation.xit
MIG: 15:20:16 : ################# RUNNING MIG BATCH ###################
MIG: 15:20:16 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:20:16 : synp_flow:  -- synthesis_mode: Other
MIG: 15:20:16 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:20:16 : vivado_mode: xpg_bd
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 1
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 :  locked false  
MIG: 15:20:16 : HDL Language: Verilog
MIG: 15:20:16 : compInfo: false
MIG: 15:20:16 : Vivado Options xc7a200t sbg484 -1
MIG: 15:20:16 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:20:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:20:16 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:20:16 : I am in catch area
MIG: 15:20:16 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:20:28 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:20:28 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:20:28 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:20:28 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:20:28 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:20:29 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:20:29 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:20:29 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:20:29 : ################# RUNNING MIG BATCH ###################
MIG: 15:20:29 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:20:29 : synp_flow:  -- synthesis_mode: Other
MIG: 15:20:29 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:20:29 : vivado_mode: xpg_bd
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 1
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 : isPortInterface: 0
MIG: 15:20:29 :  locked false  
MIG: 15:20:30 : HDL Language: Verilog
MIG: 15:20:30 : compInfo: false
MIG: 15:20:30 : Vivado Options xc7a200t sbg484 -1
MIG: 15:20:30 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:20:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:20:30 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:20:30 : I am in catch area
MIG: 15:20:30 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:20:44 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:20:44 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:20:44 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:20:44 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:20:44 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:20:45 : Running implementation.xit
MIG: 15:20:45 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:20:45 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:20:45 : ################# RUNNING MIG BATCH ###################
MIG: 15:20:45 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:20:45 : synp_flow:  -- synthesis_mode: Other
MIG: 15:20:45 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:20:45 : vivado_mode: xpg_bd
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 1
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 : isPortInterface: 0
MIG: 15:20:46 :  locked false  
MIG: 15:20:46 : HDL Language: Verilog
MIG: 15:20:46 : compInfo: false
MIG: 15:20:46 : Vivado Options xc7a200t sbg484 -1
MIG: 15:20:46 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:20:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:20:46 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:20:46 : I am in catch area
MIG: 15:20:46 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:20:58 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:20:58 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:20:58 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:20:58 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:20:58 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:08:37 : Running synthesis.xit
MIG: 18:08:38 : ################# RUNNING MIG BATCH ###################
MIG: 18:08:38 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:08:38 : synp_flow:  -- synthesis_mode: Other
MIG: 18:08:38 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:08:38 : vivado_mode: xpg_bd
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:38 : isPortInterface: 0
MIG: 18:08:39 : isPortInterface: 0
MIG: 18:08:39 : isPortInterface: 0
MIG: 18:08:39 : isPortInterface: 0
MIG: 18:08:39 : isPortInterface: 0
MIG: 18:08:39 : isPortInterface: 0
MIG: 18:08:39 : isPortInterface: 0
MIG: 18:08:39 : isPortInterface: 0
MIG: 18:08:39 : isPortInterface: 0
MIG: 18:08:39 : isPortInterface: 0
MIG: 18:08:39 : isPortInterface: 0
MIG: 18:08:39 : isPortInterface: 0
MIG: 18:08:39 : isPortInterface: 0
MIG: 18:08:39 : isPortInterface: 0
MIG: 18:08:39 : isPortInterface: 0
MIG: 18:08:39 : isPortInterface: 0
MIG: 18:08:39 : isPortInterface: 1
MIG: 18:08:39 : isPortInterface: 0
MIG: 18:08:39 : isPortInterface: 0
MIG: 18:08:39 : isPortInterface: 0
MIG: 18:08:39 : isPortInterface: 0
MIG: 18:08:39 : isPortInterface: 0
MIG: 18:08:39 : isPortInterface: 0
MIG: 18:08:39 : isPortInterface: 0
MIG: 18:08:39 : isPortInterface: 0
MIG: 18:08:39 : isPortInterface: 0
MIG: 18:08:39 :  locked false  
MIG: 18:08:39 : HDL Language: Verilog
MIG: 18:08:39 : compInfo: false
MIG: 18:08:39 : Vivado Options xc7a200t sbg484 -1
MIG: 18:08:39 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:08:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:08:39 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:08:39 : I am in catch area
MIG: 18:08:39 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:09:10 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:09:10 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:09:10 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:09:10 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:09:10 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:09:11 : Running vhdl_synth_rpr.xit
MIG: 18:09:11 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:09:11 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:09:11 : ################# RUNNING MIG BATCH ###################
MIG: 18:09:11 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:09:11 : synp_flow:  -- synthesis_mode: Other
MIG: 18:09:11 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:09:11 : vivado_mode: xpg_bd
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:11 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 1
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 : isPortInterface: 0
MIG: 18:09:12 :  locked false  
MIG: 18:09:12 : HDL Language: Verilog
MIG: 18:09:12 : compInfo: false
MIG: 18:09:12 : Vivado Options xc7a200t sbg484 -1
MIG: 18:09:12 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:09:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:09:12 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:09:12 : I am in catch area
MIG: 18:09:12 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:09:30 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:09:30 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:09:30 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:09:30 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:09:30 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:09:30 : Running simulation.xit
MIG: 18:09:30 : ################# RUNNING MIG BATCH ###################
MIG: 18:09:30 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:09:30 : synp_flow:  -- synthesis_mode: Other
MIG: 18:09:30 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:09:30 : vivado_mode: xpg_bd
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:30 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 1
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 : isPortInterface: 0
MIG: 18:09:31 :  locked false  
MIG: 18:09:31 : HDL Language: Verilog
MIG: 18:09:31 : compInfo: false
MIG: 18:09:31 : Vivado Options xc7a200t sbg484 -1
MIG: 18:09:31 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:09:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:09:31 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:09:31 : I am in catch area
MIG: 18:09:31 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:09:49 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:09:49 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:09:49 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:09:49 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:09:49 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:09:49 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:09:49 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:09:49 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:09:49 : ################# RUNNING MIG BATCH ###################
MIG: 18:09:49 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:09:49 : synp_flow:  -- synthesis_mode: Other
MIG: 18:09:49 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:09:49 : vivado_mode: xpg_bd
MIG: 18:09:49 : isPortInterface: 0
MIG: 18:09:49 : isPortInterface: 0
MIG: 18:09:49 : isPortInterface: 0
MIG: 18:09:49 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 1
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 : isPortInterface: 0
MIG: 18:09:50 :  locked false  
MIG: 18:09:50 : HDL Language: Verilog
MIG: 18:09:50 : compInfo: false
MIG: 18:09:50 : Vivado Options xc7a200t sbg484 -1
MIG: 18:09:50 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:09:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:09:50 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:09:50 : I am in catch area
MIG: 18:09:50 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:10:08 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:10:08 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:10:08 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:10:08 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:10:08 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:10:08 : Running implementation.xit
MIG: 18:10:09 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:10:09 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:10:09 : ################# RUNNING MIG BATCH ###################
MIG: 18:10:09 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:10:09 : synp_flow:  -- synthesis_mode: Other
MIG: 18:10:09 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:10:09 : vivado_mode: xpg_bd
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:09 : isPortInterface: 0
MIG: 18:10:10 : isPortInterface: 0
MIG: 18:10:10 : isPortInterface: 0
MIG: 18:10:10 : isPortInterface: 1
MIG: 18:10:10 : isPortInterface: 0
MIG: 18:10:10 : isPortInterface: 0
MIG: 18:10:10 : isPortInterface: 0
MIG: 18:10:10 : isPortInterface: 0
MIG: 18:10:10 : isPortInterface: 0
MIG: 18:10:10 : isPortInterface: 0
MIG: 18:10:10 : isPortInterface: 0
MIG: 18:10:10 : isPortInterface: 0
MIG: 18:10:10 : isPortInterface: 0
MIG: 18:10:10 :  locked false  
MIG: 18:10:10 : HDL Language: Verilog
MIG: 18:10:10 : compInfo: false
MIG: 18:10:10 : Vivado Options xc7a200t sbg484 -1
MIG: 18:10:10 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:10:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:10:10 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:10:10 : I am in catch area
MIG: 18:10:10 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:10:26 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:10:26 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:10:26 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:10:27 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:10:27 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:20:41 : Running synthesis.xit
MIG: 12:20:41 : ################# RUNNING MIG BATCH ###################
MIG: 12:20:41 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:20:41 : synp_flow:  -- synthesis_mode: Other
MIG: 12:20:41 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:20:41 : vivado_mode: xpg_bd
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 1
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:41 : isPortInterface: 0
MIG: 12:20:42 : isPortInterface: 0
MIG: 12:20:42 : isPortInterface: 0
MIG: 12:20:42 :  locked false  
MIG: 12:20:42 : HDL Language: Verilog
MIG: 12:20:42 : compInfo: false
MIG: 12:20:42 : Vivado Options xc7a200t sbg484 -1
MIG: 12:20:42 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:20:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:20:42 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:20:42 : I am in catch area
MIG: 12:20:42 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:21:13 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:21:13 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:21:13 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:21:13 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:21:13 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:21:13 : Running vhdl_synth_rpr.xit
MIG: 12:21:14 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 12:21:14 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 12:21:14 : ################# RUNNING MIG BATCH ###################
MIG: 12:21:14 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:21:14 : synp_flow:  -- synthesis_mode: Other
MIG: 12:21:14 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:21:14 : vivado_mode: xpg_bd
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 1
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 : isPortInterface: 0
MIG: 12:21:14 :  locked false  
MIG: 12:21:14 : HDL Language: Verilog
MIG: 12:21:14 : compInfo: false
MIG: 12:21:14 : Vivado Options xc7a200t sbg484 -1
MIG: 12:21:14 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:21:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:21:14 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:21:14 : I am in catch area
MIG: 12:21:14 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:21:27 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:21:27 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:21:27 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:21:27 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:21:27 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:21:27 : Running simulation.xit
MIG: 12:21:27 : ################# RUNNING MIG BATCH ###################
MIG: 12:21:27 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:21:27 : synp_flow:  -- synthesis_mode: Other
MIG: 12:21:27 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:21:27 : vivado_mode: xpg_bd
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:27 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 1
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 : isPortInterface: 0
MIG: 12:21:28 :  locked false  
MIG: 12:21:28 : HDL Language: Verilog
MIG: 12:21:28 : compInfo: false
MIG: 12:21:28 : Vivado Options xc7a200t sbg484 -1
MIG: 12:21:28 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:21:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:21:28 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:21:28 : I am in catch area
MIG: 12:21:28 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:21:40 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:21:40 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:21:40 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:21:40 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:21:40 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:21:41 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:21:41 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 12:21:41 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 12:21:41 : ################# RUNNING MIG BATCH ###################
MIG: 12:21:41 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:21:41 : synp_flow:  -- synthesis_mode: Other
MIG: 12:21:41 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:21:41 : vivado_mode: xpg_bd
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:41 : isPortInterface: 0
MIG: 12:21:42 : isPortInterface: 0
MIG: 12:21:42 : isPortInterface: 0
MIG: 12:21:42 : isPortInterface: 0
MIG: 12:21:42 : isPortInterface: 0
MIG: 12:21:42 : isPortInterface: 0
MIG: 12:21:42 : isPortInterface: 0
MIG: 12:21:42 : isPortInterface: 0
MIG: 12:21:42 : isPortInterface: 0
MIG: 12:21:42 : isPortInterface: 0
MIG: 12:21:42 : isPortInterface: 0
MIG: 12:21:42 : isPortInterface: 0
MIG: 12:21:42 : isPortInterface: 1
MIG: 12:21:42 : isPortInterface: 0
MIG: 12:21:42 : isPortInterface: 0
MIG: 12:21:42 : isPortInterface: 0
MIG: 12:21:42 : isPortInterface: 0
MIG: 12:21:42 : isPortInterface: 0
MIG: 12:21:42 : isPortInterface: 0
MIG: 12:21:42 : isPortInterface: 0
MIG: 12:21:42 : isPortInterface: 0
MIG: 12:21:42 : isPortInterface: 0
MIG: 12:21:42 :  locked false  
MIG: 12:21:42 : HDL Language: Verilog
MIG: 12:21:42 : compInfo: false
MIG: 12:21:42 : Vivado Options xc7a200t sbg484 -1
MIG: 12:21:42 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:21:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:21:42 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:21:42 : I am in catch area
MIG: 12:21:42 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:21:54 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:21:54 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:21:55 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:21:55 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:21:55 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:21:55 : Running implementation.xit
MIG: 12:21:55 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 12:21:55 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 12:21:55 : ################# RUNNING MIG BATCH ###################
MIG: 12:21:55 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:21:55 : synp_flow:  -- synthesis_mode: Other
MIG: 12:21:55 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:21:55 : vivado_mode: xpg_bd
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:55 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 1
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 : isPortInterface: 0
MIG: 12:21:56 :  locked false  
MIG: 12:21:56 : HDL Language: Verilog
MIG: 12:21:56 : compInfo: false
MIG: 12:21:56 : Vivado Options xc7a200t sbg484 -1
MIG: 12:21:56 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:21:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:21:56 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:21:56 : I am in catch area
MIG: 12:21:56 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:22:08 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:22:08 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:22:08 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:22:08 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:22:08 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:06:56 : Running synthesis.xit
MIG: 18:06:57 : ################# RUNNING MIG BATCH ###################
MIG: 18:06:57 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:06:57 : synp_flow:  -- synthesis_mode: Other
MIG: 18:06:57 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:06:57 : vivado_mode: xpg_bd
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 1
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 : isPortInterface: 0
MIG: 18:06:57 :  locked false  
MIG: 18:06:57 : HDL Language: Verilog
MIG: 18:06:57 : compInfo: false
MIG: 18:06:57 : Vivado Options xc7a200t sbg484 -1
MIG: 18:06:57 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:06:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:06:57 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:06:57 : I am in catch area
MIG: 18:06:57 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:07:27 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:07:27 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:07:27 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:07:27 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:07:27 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:07:27 : Running vhdl_synth_rpr.xit
MIG: 18:07:27 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:07:27 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:07:27 : ################# RUNNING MIG BATCH ###################
MIG: 18:07:27 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:07:27 : synp_flow:  -- synthesis_mode: Other
MIG: 18:07:27 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:07:27 : vivado_mode: xpg_bd
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:27 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 1
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 : isPortInterface: 0
MIG: 18:07:28 :  locked false  
MIG: 18:07:28 : HDL Language: Verilog
MIG: 18:07:28 : compInfo: false
MIG: 18:07:28 : Vivado Options xc7a200t sbg484 -1
MIG: 18:07:28 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:07:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:07:28 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:07:28 : I am in catch area
MIG: 18:07:28 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:07:40 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:07:40 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:07:40 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:07:40 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:07:40 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:07:40 : Running simulation.xit
MIG: 18:07:41 : ################# RUNNING MIG BATCH ###################
MIG: 18:07:41 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:07:41 : synp_flow:  -- synthesis_mode: Other
MIG: 18:07:41 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:07:41 : vivado_mode: xpg_bd
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 1
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 : isPortInterface: 0
MIG: 18:07:41 :  locked false  
MIG: 18:07:41 : HDL Language: Verilog
MIG: 18:07:41 : compInfo: false
MIG: 18:07:41 : Vivado Options xc7a200t sbg484 -1
MIG: 18:07:41 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:07:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:07:41 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:07:41 : I am in catch area
MIG: 18:07:41 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:07:54 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:07:54 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:07:54 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:07:54 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:07:54 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:07:54 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:07:54 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:07:54 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:07:54 : ################# RUNNING MIG BATCH ###################
MIG: 18:07:54 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:07:54 : synp_flow:  -- synthesis_mode: Other
MIG: 18:07:54 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:07:54 : vivado_mode: xpg_bd
MIG: 18:07:54 : isPortInterface: 0
MIG: 18:07:54 : isPortInterface: 0
MIG: 18:07:54 : isPortInterface: 0
MIG: 18:07:54 : isPortInterface: 0
MIG: 18:07:54 : isPortInterface: 0
MIG: 18:07:54 : isPortInterface: 0
MIG: 18:07:54 : isPortInterface: 0
MIG: 18:07:54 : isPortInterface: 0
MIG: 18:07:54 : isPortInterface: 0
MIG: 18:07:54 : isPortInterface: 0
MIG: 18:07:54 : isPortInterface: 0
MIG: 18:07:54 : isPortInterface: 0
MIG: 18:07:54 : isPortInterface: 0
MIG: 18:07:54 : isPortInterface: 0
MIG: 18:07:54 : isPortInterface: 0
MIG: 18:07:54 : isPortInterface: 0
MIG: 18:07:54 : isPortInterface: 0
MIG: 18:07:54 : isPortInterface: 0
MIG: 18:07:54 : isPortInterface: 0
MIG: 18:07:54 : isPortInterface: 0
MIG: 18:07:54 : isPortInterface: 0
MIG: 18:07:54 : isPortInterface: 0
MIG: 18:07:54 : isPortInterface: 0
MIG: 18:07:54 : isPortInterface: 0
MIG: 18:07:54 : isPortInterface: 0
MIG: 18:07:54 : isPortInterface: 0
MIG: 18:07:54 : isPortInterface: 0
MIG: 18:07:54 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 1
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 : isPortInterface: 0
MIG: 18:07:55 :  locked false  
MIG: 18:07:55 : HDL Language: Verilog
MIG: 18:07:55 : compInfo: false
MIG: 18:07:55 : Vivado Options xc7a200t sbg484 -1
MIG: 18:07:55 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:07:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:07:55 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:07:55 : I am in catch area
MIG: 18:07:55 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:08:08 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:08:08 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:08:08 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:08:08 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:08:08 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:08:08 : Running implementation.xit
MIG: 18:08:08 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:08:08 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:08:08 : ################# RUNNING MIG BATCH ###################
MIG: 18:08:08 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:08:08 : synp_flow:  -- synthesis_mode: Other
MIG: 18:08:08 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:08:08 : vivado_mode: xpg_bd
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:08 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 1
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 : isPortInterface: 0
MIG: 18:08:09 :  locked false  
MIG: 18:08:09 : HDL Language: Verilog
MIG: 18:08:09 : compInfo: false
MIG: 18:08:09 : Vivado Options xc7a200t sbg484 -1
MIG: 18:08:09 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:08:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:08:09 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:08:09 : I am in catch area
MIG: 18:08:09 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:08:22 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:08:22 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:08:22 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:08:22 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:08:22 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:32:39 : Running synthesis.xit
MIG: 20:32:39 : ################# RUNNING MIG BATCH ###################
MIG: 20:32:39 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:32:39 : synp_flow:  -- synthesis_mode: Other
MIG: 20:32:39 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:32:39 : vivado_mode: xpg_bd
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:39 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 1
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 : isPortInterface: 0
MIG: 20:32:40 :  locked false  
MIG: 20:32:40 : HDL Language: Verilog
MIG: 20:32:40 : compInfo: false
MIG: 20:32:40 : Vivado Options xc7a200t sbg484 -1
MIG: 20:32:40 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:32:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:32:40 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:32:40 : I am in catch area
MIG: 20:32:40 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:33:13 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:33:13 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:33:13 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:33:13 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:33:13 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:33:14 : Running vhdl_synth_rpr.xit
MIG: 20:33:14 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:33:14 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:33:14 : ################# RUNNING MIG BATCH ###################
MIG: 20:33:14 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:33:14 : synp_flow:  -- synthesis_mode: Other
MIG: 20:33:14 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:33:14 : vivado_mode: xpg_bd
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 1
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 : isPortInterface: 0
MIG: 20:33:14 :  locked false  
MIG: 20:33:14 : HDL Language: Verilog
MIG: 20:33:14 : compInfo: false
MIG: 20:33:14 : Vivado Options xc7a200t sbg484 -1
MIG: 20:33:14 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:33:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:33:14 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:33:14 : I am in catch area
MIG: 20:33:14 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:33:27 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:33:27 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:33:27 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:33:27 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:33:27 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:33:27 : Running simulation.xit
MIG: 20:33:27 : ################# RUNNING MIG BATCH ###################
MIG: 20:33:27 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:33:27 : synp_flow:  -- synthesis_mode: Other
MIG: 20:33:27 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:33:27 : vivado_mode: xpg_bd
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:27 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 1
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 : isPortInterface: 0
MIG: 20:33:28 :  locked false  
MIG: 20:33:28 : HDL Language: Verilog
MIG: 20:33:28 : compInfo: false
MIG: 20:33:28 : Vivado Options xc7a200t sbg484 -1
MIG: 20:33:28 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:33:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:33:28 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:33:28 : I am in catch area
MIG: 20:33:28 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:33:40 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:33:40 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:33:40 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:33:40 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:33:40 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:33:41 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:33:41 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:33:41 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:33:41 : ################# RUNNING MIG BATCH ###################
MIG: 20:33:41 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:33:41 : synp_flow:  -- synthesis_mode: Other
MIG: 20:33:41 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:33:41 : vivado_mode: xpg_bd
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 1
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 : isPortInterface: 0
MIG: 20:33:41 :  locked false  
MIG: 20:33:41 : HDL Language: Verilog
MIG: 20:33:41 : compInfo: false
MIG: 20:33:41 : Vivado Options xc7a200t sbg484 -1
MIG: 20:33:41 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:33:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:33:41 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:33:41 : I am in catch area
MIG: 20:33:41 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:33:54 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:33:54 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:33:54 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:33:54 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:33:54 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:33:54 : Running implementation.xit
MIG: 20:33:54 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:33:54 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:33:54 : ################# RUNNING MIG BATCH ###################
MIG: 20:33:54 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:33:54 : synp_flow:  -- synthesis_mode: Other
MIG: 20:33:54 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:33:54 : vivado_mode: xpg_bd
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:54 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 1
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 : isPortInterface: 0
MIG: 20:33:55 :  locked false  
MIG: 20:33:55 : HDL Language: Verilog
MIG: 20:33:55 : compInfo: false
MIG: 20:33:55 : Vivado Options xc7a200t sbg484 -1
MIG: 20:33:55 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:33:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:33:55 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:33:55 : I am in catch area
MIG: 20:33:55 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:34:07 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:34:07 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:34:07 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:34:07 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:34:07 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:52:10 : xml_input_file: mig_b.prj
MIG: 20:52:10 : Absolute path of xml_input_file: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:52:10 : xml_input_file: mig_b.prj
MIG: 20:52:10 : Absolute path of xml_input_file: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:52:10 : xml_input_file: mig_b.prj
MIG: 20:52:10 : Absolute path of xml_input_file: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:52:10 : In updateAllModelParams
MIG: 20:52:10 : XGUI hdlLanguage: Verilog
MIG: 20:52:10 : xgui vivado_mode: xpg_bd
MIG: 20:52:10 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:52:10 : Reading C:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 20:52:12 : 
MIG: 20:52:12 : Inside fn mem: DDR3
MIG: 20:52:12 : detect_uiclk: 100000000
MIG: 20:52:12 : cntrl:  memtype: DDR3
MIG: 20:52:12 : 
MIG: 20:52:12 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 20:52:12 : 
MIG: 20:52:12 : 
MIG: 20:52:12 : 
MIG: 20:52:12 : 
MIG: 20:52:12 :  polarity_value: 1
MIG: 20:52:12 : 
MIG: 20:52:12 : 
MIG: 20:52:12 : cntrl:  memtype: DDR3
MIG: 20:52:12 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 20:52:12 : 
MIG: 20:52:12 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 20:52:12 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 20:52:12 : 
MIG: 20:52:12 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 20:52:12 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 20:52:12 : 
MIG: 20:52:12 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 20:52:12 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 20:52:12 : 
MIG: 20:52:12 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 20:52:12 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 20:52:12 : 
MIG: 20:52:12 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 20:52:12 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 20:52:12 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 20:52:12 : 
MIG: 20:52:12 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 20:52:12 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 20:52:12 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 20:52:12 : 
MIG: 20:52:12 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 20:52:12 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 20:52:12 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 20:52:12 : 
MIG: 20:52:12 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 20:52:12 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 20:52:12 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 20:52:12 : 
MIG: 20:52:12 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 20:52:12 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 20:52:12 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 20:52:12 : 
MIG: 20:52:12 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 20:52:12 : 
MIG: 20:52:12 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 20:52:13 : 
MIG: 20:52:13 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 20:52:13 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 20:52:13 : 
MIG: 20:52:13 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 20:52:13 : 
MIG: 20:52:13 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 20:52:13 : 
MIG: 20:52:13 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 20:52:13 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:52:13 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 20:52:13 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 20:52:13 : 
MIG: 20:52:13 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 20:52:13 : 
MIG: 20:52:13 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 20:52:13 : 
MIG: 20:52:13 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 20:52:13 : 
MIG: 20:52:13 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 20:52:13 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 20:52:13 : 
MIG: 20:52:13 :  Valid Param: ECC ==> OFF
MIG: 20:52:13 : 
MIG: 20:52:13 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 20:52:13 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:52:13 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:52:13 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:52:13 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 20:52:13 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 20:52:13 : 
MIG: 20:52:13 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 20:52:13 : 
MIG: 20:52:13 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 20:52:13 : 
MIG: 20:52:13 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 20:52:13 : 
MIG: 20:52:13 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 20:52:13 : 
MIG: 20:52:13 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 20:52:13 : 
MIG: 20:52:13 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 20:52:13 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 20:52:13 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:52:13 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 20:52:13 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 20:52:13 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 20:52:13 :  Invalid Param: DDR3_AL ==> "0"
MIG: 20:52:13 :  Invalid Param: DDR3_nAL ==> 0
MIG: 20:52:13 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 20:52:13 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 20:52:13 :  Invalid Param: DDR3_CL ==> 6
MIG: 20:52:13 :  Invalid Param: DDR3_CWL ==> 5
MIG: 20:52:13 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 20:52:13 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 20:52:13 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 20:52:13 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 20:52:13 : 
MIG: 20:52:13 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 20:52:13 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 20:52:13 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 20:52:13 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 20:52:13 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 20:52:13 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 20:52:13 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 20:52:13 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 20:52:13 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 20:52:13 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 20:52:13 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 20:52:13 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 20:52:13 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 20:52:13 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:52:13 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 20:52:13 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 20:52:13 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 20:52:13 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 20:52:13 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 20:52:13 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 20:52:13 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 20:52:13 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 20:52:13 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 20:52:13 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 20:52:13 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 20:52:13 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 20:52:13 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 20:52:13 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 20:52:13 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 20:52:13 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 20:52:13 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 20:52:13 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 20:52:13 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 20:52:13 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 20:52:13 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 20:52:13 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 20:52:13 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 20:52:13 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:52:13 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 20:52:13 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:52:13 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:52:13 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:52:13 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:52:13 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:52:13 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 20:52:13 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 20:52:13 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 20:52:13 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 20:52:13 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 20:52:13 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 20:52:13 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:52:13 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:52:13 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 20:52:13 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 20:52:13 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 20:52:13 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 20:52:13 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:52:13 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 20:52:13 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 20:52:13 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 20:52:13 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 20:52:14 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 20:52:14 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 20:52:14 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 20:52:14 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 20:52:14 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 20:52:14 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:14 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:14 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:14 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:14 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:14 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:14 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:14 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:14 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:14 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:14 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:14 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:14 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:14 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:14 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:14 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:14 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 20:52:14 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:52:14 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:52:14 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:52:14 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:52:14 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:52:14 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 20:52:14 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:52:14 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 20:52:14 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 20:52:14 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 20:52:14 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 20:52:14 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:52:14 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 20:52:14 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 20:52:14 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 20:52:14 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 20:52:14 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 20:52:14 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 20:52:14 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 20:52:14 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 20:52:14 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 20:52:14 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 20:52:14 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 20:52:14 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 20:52:14 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 20:52:14 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:52:14 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 20:52:14 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 20:52:14 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 20:52:14 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 20:52:14 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 20:52:14 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:52:14 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 20:52:14 : 
MIG: 20:52:14 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 20:52:14 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:52:14 : 
MIG: 20:52:14 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 20:52:14 : 4
MIG: 20:52:14 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 20:52:14 : 
MIG: 20:52:14 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 20:52:14 : 
MIG: 20:52:14 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 20:52:14 : 
MIG: 20:52:14 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 20:52:14 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 20:52:14 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 20:52:14 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:52:14 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:52:14 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:52:14 : 
MIG: 20:52:14 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:52:14 : 
MIG: 20:52:14 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:52:14 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:52:14 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:52:14 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:52:14 : 
MIG: 20:52:14 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 20:52:14 : 
MIG: 20:52:14 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:52:14 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 20:52:14 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 20:52:14 : 
MIG: 20:52:14 : 
MIG: 20:52:14 : 
MIG: 20:52:14 : Same Interface
MIG: 20:52:15 : xml_input_file: mig_b.prj
MIG: 20:52:15 : Absolute path of xml_input_file: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:52:17 : xml_input_file: mig_b.prj
MIG: 20:52:17 : Absolute path of xml_input_file: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:52:17 : In updateAllModelParams
MIG: 20:52:17 : XGUI hdlLanguage: Verilog
MIG: 20:52:17 : xgui vivado_mode: xpg_bd
MIG: 20:52:17 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:52:17 : Reading C:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 20:52:18 : 
MIG: 20:52:18 : Inside fn mem: DDR3
MIG: 20:52:18 : detect_uiclk: 100000000
MIG: 20:52:18 : cntrl:  memtype: DDR3
MIG: 20:52:18 : 
MIG: 20:52:18 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 20:52:18 : 
MIG: 20:52:18 : 
MIG: 20:52:18 : 
MIG: 20:52:18 : 
MIG: 20:52:18 :  polarity_value: 1
MIG: 20:52:18 : 
MIG: 20:52:18 : 
MIG: 20:52:18 : cntrl:  memtype: DDR3
MIG: 20:52:18 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 20:52:18 : 
MIG: 20:52:18 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 20:52:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 20:52:19 : 
MIG: 20:52:19 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 20:52:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 20:52:19 : 
MIG: 20:52:19 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 20:52:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 20:52:19 : 
MIG: 20:52:19 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 20:52:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 20:52:19 : 
MIG: 20:52:19 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 20:52:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 20:52:19 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 20:52:19 : 
MIG: 20:52:19 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 20:52:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 20:52:19 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 20:52:19 : 
MIG: 20:52:19 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 20:52:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 20:52:19 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 20:52:19 : 
MIG: 20:52:19 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 20:52:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 20:52:19 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 20:52:19 : 
MIG: 20:52:19 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 20:52:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 20:52:19 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 20:52:19 : 
MIG: 20:52:19 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 20:52:19 : 
MIG: 20:52:19 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 20:52:19 : 
MIG: 20:52:19 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 20:52:19 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 20:52:19 : 
MIG: 20:52:19 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 20:52:19 : 
MIG: 20:52:19 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 20:52:19 : 
MIG: 20:52:19 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 20:52:19 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:52:19 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 20:52:19 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 20:52:19 : 
MIG: 20:52:19 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 20:52:19 : 
MIG: 20:52:19 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 20:52:19 : 
MIG: 20:52:19 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 20:52:19 : 
MIG: 20:52:19 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 20:52:19 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 20:52:19 : 
MIG: 20:52:19 :  Valid Param: ECC ==> OFF
MIG: 20:52:19 : 
MIG: 20:52:19 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 20:52:19 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:52:19 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:52:19 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:52:19 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 20:52:19 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 20:52:19 : 
MIG: 20:52:19 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 20:52:19 : 
MIG: 20:52:19 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 20:52:19 : 
MIG: 20:52:19 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 20:52:19 : 
MIG: 20:52:19 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 20:52:19 : 
MIG: 20:52:19 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 20:52:19 : 
MIG: 20:52:19 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 20:52:19 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 20:52:19 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:52:19 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 20:52:19 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 20:52:19 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 20:52:19 :  Invalid Param: DDR3_AL ==> "0"
MIG: 20:52:19 :  Invalid Param: DDR3_nAL ==> 0
MIG: 20:52:19 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 20:52:19 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 20:52:19 :  Invalid Param: DDR3_CL ==> 6
MIG: 20:52:19 :  Invalid Param: DDR3_CWL ==> 5
MIG: 20:52:19 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 20:52:19 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 20:52:19 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 20:52:19 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 20:52:19 : 
MIG: 20:52:19 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 20:52:19 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 20:52:19 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 20:52:19 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 20:52:19 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 20:52:19 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 20:52:19 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 20:52:19 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 20:52:19 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 20:52:19 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 20:52:19 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 20:52:19 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 20:52:19 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 20:52:19 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:52:19 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 20:52:19 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 20:52:19 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 20:52:19 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 20:52:19 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 20:52:19 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 20:52:19 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 20:52:19 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 20:52:19 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 20:52:19 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 20:52:19 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 20:52:19 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 20:52:19 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 20:52:19 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 20:52:19 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 20:52:19 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 20:52:19 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 20:52:19 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 20:52:19 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 20:52:19 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 20:52:19 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 20:52:19 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 20:52:19 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 20:52:19 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:52:19 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 20:52:19 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:52:20 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:52:20 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:52:20 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:52:20 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:52:20 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 20:52:20 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 20:52:20 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 20:52:20 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 20:52:20 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 20:52:20 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 20:52:20 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:52:20 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:52:20 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 20:52:20 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 20:52:20 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 20:52:20 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 20:52:20 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:52:20 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 20:52:20 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 20:52:20 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 20:52:20 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 20:52:20 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 20:52:20 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 20:52:20 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 20:52:20 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 20:52:20 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 20:52:20 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:20 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:20 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:20 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:20 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:20 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:20 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:20 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:20 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:20 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:20 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:20 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:20 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:20 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:20 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:20 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:52:20 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 20:52:20 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:52:20 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:52:20 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:52:20 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:52:20 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:52:20 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 20:52:20 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:52:20 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 20:52:20 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 20:52:20 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 20:52:20 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 20:52:20 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:52:20 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 20:52:20 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 20:52:20 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 20:52:20 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 20:52:20 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 20:52:20 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 20:52:20 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 20:52:20 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 20:52:20 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 20:52:20 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 20:52:20 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 20:52:20 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 20:52:20 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 20:52:20 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:52:20 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 20:52:20 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 20:52:20 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 20:52:20 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 20:52:20 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 20:52:20 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:52:20 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 20:52:20 : 
MIG: 20:52:20 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 20:52:20 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:52:20 : 
MIG: 20:52:20 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 20:52:20 : 5
MIG: 20:52:20 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 20:52:20 : 
MIG: 20:52:20 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 20:52:20 : 
MIG: 20:52:20 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 20:52:20 : 
MIG: 20:52:20 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 20:52:20 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 20:52:20 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 20:52:20 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:52:20 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:52:20 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:52:20 : 
MIG: 20:52:20 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:52:20 : 
MIG: 20:52:20 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:52:20 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:52:20 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:52:20 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:52:20 : 
MIG: 20:52:20 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 20:52:20 : 
MIG: 20:52:20 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:52:20 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 20:52:20 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 20:52:20 : 
MIG: 20:52:20 : 
MIG: 20:52:20 : 
MIG: 20:52:20 : Same Interface
MIG: 20:52:21 : xml_input_file: mig_b.prj
MIG: 20:52:21 : Absolute path of xml_input_file: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:17:47 : xml_input_file: mig_b.prj
MIG: 21:17:47 : Absolute path of xml_input_file: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:17:47 : In updateAllModelParams
MIG: 21:17:47 : XGUI hdlLanguage: Verilog
MIG: 21:17:47 : xgui vivado_mode: xpg_bd
MIG: 21:17:47 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 21:17:47 : Reading C:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 21:17:48 : 
MIG: 21:17:49 : Inside fn mem: DDR3
MIG: 21:17:49 : detect_uiclk: 100000000
MIG: 21:17:49 : cntrl:  memtype: DDR3
MIG: 21:17:49 : 
MIG: 21:17:49 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 21:17:49 : 
MIG: 21:17:49 : 
MIG: 21:17:49 : 
MIG: 21:17:49 : 
MIG: 21:17:49 :  polarity_value: 1
MIG: 21:17:49 : 
MIG: 21:17:49 : 
MIG: 21:17:49 : cntrl:  memtype: DDR3
MIG: 21:17:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 21:17:49 : 
MIG: 21:17:49 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 21:17:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 21:17:49 : 
MIG: 21:17:49 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 21:17:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 21:17:49 : 
MIG: 21:17:49 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 21:17:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 21:17:49 : 
MIG: 21:17:49 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 21:17:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 21:17:49 : 
MIG: 21:17:49 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 21:17:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 21:17:49 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 21:17:49 : 
MIG: 21:17:49 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 21:17:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 21:17:49 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 21:17:49 : 
MIG: 21:17:49 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 21:17:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 21:17:49 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 21:17:49 : 
MIG: 21:17:49 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 21:17:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 21:17:49 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 21:17:49 : 
MIG: 21:17:49 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 21:17:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 21:17:49 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 21:17:49 : 
MIG: 21:17:49 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 21:17:49 : 
MIG: 21:17:49 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 21:17:49 : 
MIG: 21:17:49 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 21:17:49 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 21:17:49 : 
MIG: 21:17:49 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 21:17:49 : 
MIG: 21:17:49 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 21:17:49 : 
MIG: 21:17:49 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 21:17:49 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 21:17:49 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 21:17:49 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 21:17:49 : 
MIG: 21:17:49 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 21:17:49 : 
MIG: 21:17:49 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 21:17:49 : 
MIG: 21:17:49 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 21:17:49 : 
MIG: 21:17:49 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 21:17:49 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 21:17:49 : 
MIG: 21:17:49 :  Valid Param: ECC ==> OFF
MIG: 21:17:49 : 
MIG: 21:17:49 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 21:17:49 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 21:17:49 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 21:17:49 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 21:17:49 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 21:17:49 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 21:17:49 : 
MIG: 21:17:49 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 21:17:49 : 
MIG: 21:17:49 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 21:17:49 : 
MIG: 21:17:49 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 21:17:49 : 
MIG: 21:17:49 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 21:17:49 : 
MIG: 21:17:49 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 21:17:49 : 
MIG: 21:17:49 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 21:17:49 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 21:17:49 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 21:17:49 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 21:17:49 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 21:17:49 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 21:17:49 :  Invalid Param: DDR3_AL ==> "0"
MIG: 21:17:49 :  Invalid Param: DDR3_nAL ==> 0
MIG: 21:17:49 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 21:17:49 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 21:17:49 :  Invalid Param: DDR3_CL ==> 6
MIG: 21:17:49 :  Invalid Param: DDR3_CWL ==> 5
MIG: 21:17:49 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 21:17:49 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 21:17:49 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 21:17:49 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 21:17:49 : 
MIG: 21:17:49 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 21:17:49 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 21:17:49 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 21:17:49 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 21:17:49 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 21:17:49 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 21:17:49 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 21:17:49 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 21:17:49 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 21:17:49 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 21:17:49 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 21:17:49 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 21:17:49 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 21:17:49 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 21:17:49 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 21:17:49 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 21:17:49 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 21:17:49 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 21:17:49 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 21:17:49 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 21:17:49 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 21:17:49 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 21:17:50 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 21:17:50 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 21:17:50 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 21:17:50 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 21:17:50 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 21:17:50 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 21:17:50 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 21:17:50 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 21:17:50 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 21:17:50 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 21:17:50 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 21:17:50 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 21:17:50 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 21:17:50 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 21:17:50 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 21:17:50 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 21:17:50 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 21:17:50 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 21:17:50 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 21:17:50 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 21:17:50 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 21:17:50 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 21:17:50 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 21:17:50 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 21:17:50 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 21:17:50 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 21:17:50 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 21:17:50 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 21:17:50 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 21:17:50 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 21:17:50 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 21:17:50 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 21:17:50 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 21:17:50 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 21:17:50 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 21:17:50 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 21:17:50 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 21:17:50 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 21:17:50 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 21:17:50 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 21:17:50 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 21:17:50 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 21:17:50 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 21:17:50 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 21:17:50 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:17:50 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:17:50 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:17:50 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:17:50 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:17:50 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:17:50 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:17:50 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:17:50 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:17:50 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:17:50 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:17:50 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:17:50 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:17:50 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:17:50 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:17:50 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:17:50 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 21:17:50 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 21:17:50 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 21:17:50 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 21:17:50 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 21:17:50 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 21:17:50 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 21:17:50 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 21:17:50 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 21:17:50 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 21:17:50 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 21:17:50 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 21:17:50 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 21:17:50 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 21:17:50 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 21:17:50 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 21:17:50 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 21:17:50 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 21:17:50 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 21:17:50 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 21:17:50 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 21:17:50 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 21:17:50 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 21:17:50 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 21:17:50 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 21:17:50 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 21:17:50 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 21:17:50 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 21:17:50 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 21:17:50 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 21:17:50 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 21:17:50 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 21:17:50 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 21:17:50 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 21:17:50 : 
MIG: 21:17:50 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 21:17:50 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 21:17:50 : 
MIG: 21:17:50 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 21:17:50 : 4
MIG: 21:17:50 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 21:17:50 : 
MIG: 21:17:50 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 21:17:50 : 
MIG: 21:17:50 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 21:17:50 : 
MIG: 21:17:50 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 21:17:50 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 21:17:50 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 21:17:50 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 21:17:50 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 21:17:51 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 21:17:51 : 
MIG: 21:17:51 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 21:17:51 : 
MIG: 21:17:51 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 21:17:51 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 21:17:51 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 21:17:51 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 21:17:51 : 
MIG: 21:17:51 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 21:17:51 : 
MIG: 21:17:51 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 21:17:51 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 21:17:51 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 21:17:51 : 
MIG: 21:17:51 : 
MIG: 21:17:51 : 
MIG: 21:17:51 : Same Interface
MIG: 21:17:51 : xml_input_file: mig_b.prj
MIG: 21:17:51 : Absolute path of xml_input_file: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:17:53 : xml_input_file: mig_b.prj
MIG: 21:17:53 : Absolute path of xml_input_file: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:17:53 : In updateAllModelParams
MIG: 21:17:53 : XGUI hdlLanguage: Verilog
MIG: 21:17:53 : xgui vivado_mode: xpg_bd
MIG: 21:17:53 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 21:17:53 : Reading C:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 21:17:54 : 
MIG: 21:17:54 : Inside fn mem: DDR3
MIG: 21:17:54 : detect_uiclk: 100000000
MIG: 21:17:54 : cntrl:  memtype: DDR3
MIG: 21:17:54 : 
MIG: 21:17:54 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 21:17:54 : 
MIG: 21:17:54 : 
MIG: 21:17:54 : 
MIG: 21:17:54 : 
MIG: 21:17:54 :  polarity_value: 1
MIG: 21:17:54 : 
MIG: 21:17:54 : 
MIG: 21:17:54 : cntrl:  memtype: DDR3
MIG: 21:17:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 21:17:54 : 
MIG: 21:17:54 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 21:17:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 21:17:54 : 
MIG: 21:17:54 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 21:17:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 21:17:54 : 
MIG: 21:17:54 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 21:17:55 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 21:17:55 : 
MIG: 21:17:55 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 21:17:55 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 21:17:55 : 
MIG: 21:17:55 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 21:17:55 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 21:17:55 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 21:17:55 : 
MIG: 21:17:55 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 21:17:55 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 21:17:55 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 21:17:55 : 
MIG: 21:17:55 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 21:17:55 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 21:17:55 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 21:17:55 : 
MIG: 21:17:55 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 21:17:55 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 21:17:55 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 21:17:55 : 
MIG: 21:17:55 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 21:17:55 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 21:17:55 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 21:17:55 : 
MIG: 21:17:55 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 21:17:55 : 
MIG: 21:17:55 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 21:17:55 : 
MIG: 21:17:55 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 21:17:55 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 21:17:55 : 
MIG: 21:17:55 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 21:17:55 : 
MIG: 21:17:55 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 21:17:55 : 
MIG: 21:17:55 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 21:17:55 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 21:17:55 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 21:17:55 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 21:17:55 : 
MIG: 21:17:55 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 21:17:55 : 
MIG: 21:17:55 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 21:17:55 : 
MIG: 21:17:55 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 21:17:55 : 
MIG: 21:17:55 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 21:17:55 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 21:17:55 : 
MIG: 21:17:55 :  Valid Param: ECC ==> OFF
MIG: 21:17:55 : 
MIG: 21:17:55 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 21:17:55 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 21:17:55 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 21:17:55 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 21:17:55 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 21:17:55 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 21:17:55 : 
MIG: 21:17:55 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 21:17:55 : 
MIG: 21:17:55 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 21:17:55 : 
MIG: 21:17:55 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 21:17:55 : 
MIG: 21:17:55 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 21:17:55 : 
MIG: 21:17:55 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 21:17:55 : 
MIG: 21:17:55 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 21:17:55 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 21:17:55 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 21:17:55 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 21:17:55 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 21:17:55 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 21:17:55 :  Invalid Param: DDR3_AL ==> "0"
MIG: 21:17:55 :  Invalid Param: DDR3_nAL ==> 0
MIG: 21:17:55 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 21:17:55 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 21:17:55 :  Invalid Param: DDR3_CL ==> 6
MIG: 21:17:55 :  Invalid Param: DDR3_CWL ==> 5
MIG: 21:17:55 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 21:17:55 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 21:17:55 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 21:17:55 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 21:17:55 : 
MIG: 21:17:55 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 21:17:55 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 21:17:55 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 21:17:55 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 21:17:55 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 21:17:55 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 21:17:55 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 21:17:55 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 21:17:55 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 21:17:55 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 21:17:55 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 21:17:56 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 21:17:56 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 21:17:56 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 21:17:56 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 21:17:56 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 21:17:56 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 21:17:56 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 21:17:56 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 21:17:56 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 21:17:56 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 21:17:56 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 21:17:56 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 21:17:56 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 21:17:56 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 21:17:56 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 21:17:56 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 21:17:56 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 21:17:56 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 21:17:56 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 21:17:56 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 21:17:56 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 21:17:56 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 21:17:56 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 21:17:56 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 21:17:56 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 21:17:56 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 21:17:56 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 21:17:56 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 21:17:56 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 21:17:56 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 21:17:56 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 21:17:56 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 21:17:56 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 21:17:56 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 21:17:56 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 21:17:56 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 21:17:56 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 21:17:56 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 21:17:56 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 21:17:56 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 21:17:56 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 21:17:56 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 21:17:56 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 21:17:56 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 21:17:56 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 21:17:56 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 21:17:56 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 21:17:56 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 21:17:56 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 21:17:56 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 21:17:56 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 21:17:56 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 21:17:56 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 21:17:56 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 21:17:56 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 21:17:56 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:17:56 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:17:56 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:17:56 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:17:56 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:17:56 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:17:56 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:17:56 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:17:56 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:17:56 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:17:56 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:17:56 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:17:56 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:17:56 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:17:56 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:17:56 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:17:56 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 21:17:56 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 21:17:56 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 21:17:56 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 21:17:56 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 21:17:56 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 21:17:56 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 21:17:56 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 21:17:56 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 21:17:56 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 21:17:56 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 21:17:56 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 21:17:56 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 21:17:56 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 21:17:56 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 21:17:56 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 21:17:56 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 21:17:56 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 21:17:56 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 21:17:56 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 21:17:56 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 21:17:56 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 21:17:56 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 21:17:56 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 21:17:56 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 21:17:56 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 21:17:56 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 21:17:56 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 21:17:56 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 21:17:56 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 21:17:56 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 21:17:56 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 21:17:56 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 21:17:56 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 21:17:56 : 
MIG: 21:17:56 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 21:17:56 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 21:17:56 : 
MIG: 21:17:56 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 21:17:56 : 5
MIG: 21:17:56 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 21:17:56 : 
MIG: 21:17:56 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 21:17:56 : 
MIG: 21:17:56 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 21:17:56 : 
MIG: 21:17:56 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 21:17:56 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 21:17:56 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 21:17:56 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 21:17:56 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 21:17:56 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 21:17:56 : 
MIG: 21:17:56 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 21:17:56 : 
MIG: 21:17:56 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 21:17:56 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 21:17:56 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 21:17:56 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 21:17:56 : 
MIG: 21:17:56 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 21:17:56 : 
MIG: 21:17:57 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 21:17:57 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 21:17:57 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 21:17:57 : 
MIG: 21:17:57 : 
MIG: 21:17:57 : 
MIG: 21:17:57 : Same Interface
MIG: 21:17:57 : xml_input_file: mig_b.prj
MIG: 21:17:57 : Absolute path of xml_input_file: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:37:04 : Running synthesis.xit
MIG: 22:37:05 : ################# RUNNING MIG BATCH ###################
MIG: 22:37:05 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:37:05 : synp_flow:  -- synthesis_mode: Other
MIG: 22:37:05 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:37:05 : vivado_mode: xpg_bd
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 1
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 : isPortInterface: 0
MIG: 22:37:05 :  locked false  
MIG: 22:37:05 : HDL Language: Verilog
MIG: 22:37:05 : compInfo: false
MIG: 22:37:05 : Vivado Options xc7a200t sbg484 -1
MIG: 22:37:05 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:37:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:37:05 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 22:37:05 : I am in catch area
MIG: 22:37:05 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:37:35 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:37:35 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:37:35 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:37:35 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:37:35 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:37:36 : Running vhdl_synth_rpr.xit
MIG: 22:37:36 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 22:37:36 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:37:36 : ################# RUNNING MIG BATCH ###################
MIG: 22:37:36 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:37:36 : synp_flow:  -- synthesis_mode: Other
MIG: 22:37:36 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:37:36 : vivado_mode: xpg_bd
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:36 : isPortInterface: 0
MIG: 22:37:37 : isPortInterface: 0
MIG: 22:37:37 : isPortInterface: 0
MIG: 22:37:37 : isPortInterface: 0
MIG: 22:37:37 : isPortInterface: 0
MIG: 22:37:37 : isPortInterface: 0
MIG: 22:37:37 : isPortInterface: 0
MIG: 22:37:37 : isPortInterface: 0
MIG: 22:37:37 : isPortInterface: 0
MIG: 22:37:37 : isPortInterface: 0
MIG: 22:37:37 : isPortInterface: 0
MIG: 22:37:37 : isPortInterface: 0
MIG: 22:37:37 : isPortInterface: 0
MIG: 22:37:37 : isPortInterface: 1
MIG: 22:37:37 : isPortInterface: 0
MIG: 22:37:37 : isPortInterface: 0
MIG: 22:37:37 : isPortInterface: 0
MIG: 22:37:37 : isPortInterface: 0
MIG: 22:37:37 : isPortInterface: 0
MIG: 22:37:37 : isPortInterface: 0
MIG: 22:37:37 : isPortInterface: 0
MIG: 22:37:37 : isPortInterface: 0
MIG: 22:37:37 : isPortInterface: 0
MIG: 22:37:37 :  locked false  
MIG: 22:37:37 : HDL Language: Verilog
MIG: 22:37:37 : compInfo: false
MIG: 22:37:37 : Vivado Options xc7a200t sbg484 -1
MIG: 22:37:37 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:37:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:37:37 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 22:37:37 : I am in catch area
MIG: 22:37:37 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:37:49 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:37:49 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:37:49 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:37:49 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:37:49 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:37:49 : Running simulation.xit
MIG: 22:37:49 : ################# RUNNING MIG BATCH ###################
MIG: 22:37:49 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:37:49 : synp_flow:  -- synthesis_mode: Other
MIG: 22:37:49 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:37:49 : vivado_mode: xpg_bd
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:49 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 1
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 : isPortInterface: 0
MIG: 22:37:50 :  locked false  
MIG: 22:37:50 : HDL Language: Verilog
MIG: 22:37:50 : compInfo: false
MIG: 22:37:50 : Vivado Options xc7a200t sbg484 -1
MIG: 22:37:50 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:37:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:37:50 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 22:37:50 : I am in catch area
MIG: 22:37:50 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:38:02 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:38:02 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:38:02 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:38:02 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:38:02 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:38:02 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:38:03 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 22:38:03 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:38:03 : ################# RUNNING MIG BATCH ###################
MIG: 22:38:03 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:38:03 : synp_flow:  -- synthesis_mode: Other
MIG: 22:38:03 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:38:03 : vivado_mode: xpg_bd
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 1
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 : isPortInterface: 0
MIG: 22:38:03 :  locked false  
MIG: 22:38:03 : HDL Language: Verilog
MIG: 22:38:03 : compInfo: false
MIG: 22:38:03 : Vivado Options xc7a200t sbg484 -1
MIG: 22:38:03 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:38:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:38:03 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 22:38:03 : I am in catch area
MIG: 22:38:03 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:38:15 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:38:15 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:38:15 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:38:15 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:38:15 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:38:16 : Running implementation.xit
MIG: 22:38:16 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 22:38:16 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:38:16 : ################# RUNNING MIG BATCH ###################
MIG: 22:38:16 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:38:16 : synp_flow:  -- synthesis_mode: Other
MIG: 22:38:16 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:38:16 : vivado_mode: xpg_bd
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 1
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 : isPortInterface: 0
MIG: 22:38:16 :  locked false  
MIG: 22:38:16 : HDL Language: Verilog
MIG: 22:38:16 : compInfo: false
MIG: 22:38:16 : Vivado Options xc7a200t sbg484 -1
MIG: 22:38:16 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:38:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:38:16 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 22:38:16 : I am in catch area
MIG: 22:38:16 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:38:28 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:38:28 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:38:28 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:38:28 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:38:28 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:32:44 : xml_input_file: mig_b.prj
MIG: 23:32:44 : Absolute path of xml_input_file: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:32:44 : In updateAllModelParams
MIG: 23:32:44 : XGUI hdlLanguage: Verilog
MIG: 23:32:44 : xgui vivado_mode: xpg_bd
MIG: 23:32:44 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 23:32:44 : Reading C:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 23:32:46 : 
MIG: 23:32:46 : Inside fn mem: DDR3
MIG: 23:32:46 : detect_uiclk: 100000000
MIG: 23:32:46 : cntrl:  memtype: DDR3
MIG: 23:32:46 : 
MIG: 23:32:46 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 23:32:46 : 
MIG: 23:32:46 : 
MIG: 23:32:46 : 
MIG: 23:32:46 : 
MIG: 23:32:46 :  polarity_value: 1
MIG: 23:32:46 : 
MIG: 23:32:46 : 
MIG: 23:32:46 : cntrl:  memtype: DDR3
MIG: 23:32:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 23:32:46 : 
MIG: 23:32:46 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 23:32:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 23:32:46 : 
MIG: 23:32:46 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 23:32:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 23:32:46 : 
MIG: 23:32:46 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 23:32:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 23:32:46 : 
MIG: 23:32:46 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 23:32:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 23:32:46 : 
MIG: 23:32:46 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 23:32:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 23:32:46 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 23:32:46 : 
MIG: 23:32:46 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 23:32:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 23:32:46 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 23:32:46 : 
MIG: 23:32:46 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 23:32:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 23:32:46 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 23:32:46 : 
MIG: 23:32:46 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 23:32:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 23:32:46 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 23:32:46 : 
MIG: 23:32:46 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 23:32:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 23:32:46 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 23:32:46 : 
MIG: 23:32:46 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 23:32:46 : 
MIG: 23:32:46 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 23:32:46 : 
MIG: 23:32:46 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 23:32:46 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 23:32:46 : 
MIG: 23:32:46 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 23:32:46 : 
MIG: 23:32:46 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 23:32:46 : 
MIG: 23:32:46 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 23:32:46 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 23:32:46 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 23:32:46 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 23:32:46 : 
MIG: 23:32:46 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 23:32:46 : 
MIG: 23:32:46 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 23:32:46 : 
MIG: 23:32:46 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 23:32:46 : 
MIG: 23:32:46 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 23:32:46 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 23:32:46 : 
MIG: 23:32:46 :  Valid Param: ECC ==> OFF
MIG: 23:32:46 : 
MIG: 23:32:46 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 23:32:46 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 23:32:46 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 23:32:46 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 23:32:46 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 23:32:46 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 23:32:46 : 
MIG: 23:32:46 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 23:32:46 : 
MIG: 23:32:46 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 23:32:46 : 
MIG: 23:32:46 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 23:32:46 : 
MIG: 23:32:46 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 23:32:46 : 
MIG: 23:32:46 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 23:32:46 : 
MIG: 23:32:46 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 23:32:46 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 23:32:46 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 23:32:46 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 23:32:46 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 23:32:46 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 23:32:46 :  Invalid Param: DDR3_AL ==> "0"
MIG: 23:32:46 :  Invalid Param: DDR3_nAL ==> 0
MIG: 23:32:46 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 23:32:46 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 23:32:46 :  Invalid Param: DDR3_CL ==> 6
MIG: 23:32:46 :  Invalid Param: DDR3_CWL ==> 5
MIG: 23:32:46 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 23:32:46 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 23:32:46 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 23:32:46 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 23:32:46 : 
MIG: 23:32:46 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 23:32:46 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 23:32:46 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 23:32:46 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 23:32:46 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 23:32:46 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 23:32:46 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 23:32:46 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 23:32:46 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 23:32:46 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 23:32:46 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 23:32:46 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 23:32:46 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 23:32:46 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 23:32:46 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 23:32:46 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 23:32:46 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 23:32:46 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 23:32:46 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 23:32:46 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 23:32:46 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 23:32:46 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 23:32:46 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 23:32:46 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 23:32:46 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 23:32:46 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 23:32:46 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 23:32:46 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 23:32:46 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 23:32:46 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 23:32:46 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 23:32:46 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 23:32:46 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 23:32:46 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 23:32:46 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 23:32:46 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 23:32:46 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 23:32:46 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 23:32:46 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 23:32:46 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 23:32:46 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 23:32:46 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 23:32:46 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 23:32:46 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 23:32:46 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 23:32:46 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 23:32:46 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 23:32:46 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 23:32:46 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 23:32:46 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 23:32:46 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 23:32:46 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 23:32:46 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 23:32:46 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 23:32:46 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 23:32:46 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 23:32:46 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 23:32:46 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 23:32:46 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 23:32:46 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 23:32:46 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 23:32:46 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 23:32:46 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 23:32:46 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 23:32:46 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 23:32:46 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 23:32:46 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:32:46 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:32:46 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:32:46 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:32:46 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:32:46 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:32:46 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:32:46 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:32:47 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:32:47 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:32:47 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:32:47 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:32:47 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:32:47 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:32:47 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:32:47 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:32:47 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 23:32:47 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 23:32:47 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 23:32:47 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 23:32:47 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 23:32:47 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 23:32:47 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 23:32:47 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 23:32:47 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 23:32:47 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 23:32:47 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 23:32:47 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 23:32:47 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 23:32:47 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 23:32:47 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 23:32:47 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 23:32:47 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 23:32:47 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 23:32:47 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 23:32:47 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 23:32:47 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 23:32:47 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 23:32:47 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 23:32:47 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 23:32:47 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 23:32:47 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 23:32:47 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 23:32:47 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 23:32:47 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 23:32:47 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 23:32:47 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 23:32:47 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 23:32:47 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 23:32:47 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 23:32:47 : 
MIG: 23:32:47 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 23:32:47 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 23:32:47 : 
MIG: 23:32:47 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 23:32:47 : 4
MIG: 23:32:47 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 23:32:47 : 
MIG: 23:32:47 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 23:32:47 : 
MIG: 23:32:47 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 23:32:47 : 
MIG: 23:32:47 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 23:32:47 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 23:32:47 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 23:32:47 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 23:32:47 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 23:32:47 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 23:32:47 : 
MIG: 23:32:47 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 23:32:47 : 
MIG: 23:32:47 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 23:32:47 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 23:32:47 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 23:32:47 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 23:32:47 : 
MIG: 23:32:47 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 23:32:47 : 
MIG: 23:32:47 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 23:32:47 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 23:32:47 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 23:32:47 : 
MIG: 23:32:47 : 
MIG: 23:32:47 : 
MIG: 23:32:47 : Same Interface
MIG: 23:32:47 : xml_input_file: mig_b.prj
MIG: 23:32:47 : Absolute path of xml_input_file: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:32:48 : xml_input_file: mig_b.prj
MIG: 23:32:48 : Absolute path of xml_input_file: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:32:48 : In updateAllModelParams
MIG: 23:32:48 : XGUI hdlLanguage: Verilog
MIG: 23:32:48 : xgui vivado_mode: xpg_bd
MIG: 23:32:48 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 23:32:48 : Reading C:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 23:32:50 : 
MIG: 23:32:50 : Inside fn mem: DDR3
MIG: 23:32:50 : detect_uiclk: 100000000
MIG: 23:32:50 : cntrl:  memtype: DDR3
MIG: 23:32:50 : 
MIG: 23:32:50 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 23:32:50 : 
MIG: 23:32:50 : 
MIG: 23:32:50 : 
MIG: 23:32:50 : 
MIG: 23:32:50 :  polarity_value: 1
MIG: 23:32:50 : 
MIG: 23:32:50 : 
MIG: 23:32:50 : cntrl:  memtype: DDR3
MIG: 23:32:50 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 23:32:50 : 
MIG: 23:32:50 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 23:32:50 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 23:32:50 : 
MIG: 23:32:50 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 23:32:50 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 23:32:50 : 
MIG: 23:32:50 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 23:32:50 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 23:32:50 : 
MIG: 23:32:50 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 23:32:50 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 23:32:50 : 
MIG: 23:32:50 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 23:32:50 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 23:32:50 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 23:32:50 : 
MIG: 23:32:50 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 23:32:50 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 23:32:50 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 23:32:50 : 
MIG: 23:32:50 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 23:32:50 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 23:32:50 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 23:32:50 : 
MIG: 23:32:50 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 23:32:50 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 23:32:50 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 23:32:50 : 
MIG: 23:32:50 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 23:32:50 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 23:32:50 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 23:32:50 : 
MIG: 23:32:50 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 23:32:50 : 
MIG: 23:32:50 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 23:32:50 : 
MIG: 23:32:50 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 23:32:50 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 23:32:50 : 
MIG: 23:32:50 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 23:32:50 : 
MIG: 23:32:50 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 23:32:50 : 
MIG: 23:32:50 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 23:32:50 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 23:32:50 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 23:32:50 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 23:32:50 : 
MIG: 23:32:50 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 23:32:50 : 
MIG: 23:32:50 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 23:32:50 : 
MIG: 23:32:50 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 23:32:50 : 
MIG: 23:32:50 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 23:32:50 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 23:32:50 : 
MIG: 23:32:50 :  Valid Param: ECC ==> OFF
MIG: 23:32:50 : 
MIG: 23:32:50 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 23:32:50 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 23:32:50 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 23:32:50 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 23:32:50 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 23:32:50 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 23:32:50 : 
MIG: 23:32:50 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 23:32:50 : 
MIG: 23:32:50 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 23:32:50 : 
MIG: 23:32:50 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 23:32:50 : 
MIG: 23:32:50 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 23:32:50 : 
MIG: 23:32:50 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 23:32:50 : 
MIG: 23:32:50 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 23:32:50 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 23:32:50 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 23:32:50 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 23:32:50 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 23:32:50 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 23:32:50 :  Invalid Param: DDR3_AL ==> "0"
MIG: 23:32:50 :  Invalid Param: DDR3_nAL ==> 0
MIG: 23:32:50 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 23:32:50 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 23:32:50 :  Invalid Param: DDR3_CL ==> 6
MIG: 23:32:50 :  Invalid Param: DDR3_CWL ==> 5
MIG: 23:32:50 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 23:32:50 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 23:32:50 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 23:32:50 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 23:32:50 : 
MIG: 23:32:50 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 23:32:50 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 23:32:50 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 23:32:50 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 23:32:50 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 23:32:50 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 23:32:50 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 23:32:50 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 23:32:51 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 23:32:51 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 23:32:51 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 23:32:51 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 23:32:51 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 23:32:51 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 23:32:51 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 23:32:51 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 23:32:51 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 23:32:51 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 23:32:51 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 23:32:51 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 23:32:51 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 23:32:51 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 23:32:51 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 23:32:51 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 23:32:51 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 23:32:51 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 23:32:51 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 23:32:51 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 23:32:51 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 23:32:51 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 23:32:51 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 23:32:51 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 23:32:51 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 23:32:51 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 23:32:51 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 23:32:51 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 23:32:51 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 23:32:51 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 23:32:51 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 23:32:51 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 23:32:51 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 23:32:51 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 23:32:51 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 23:32:51 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 23:32:51 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 23:32:51 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 23:32:51 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 23:32:51 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 23:32:51 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 23:32:51 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 23:32:51 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 23:32:51 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 23:32:51 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 23:32:51 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 23:32:51 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 23:32:51 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 23:32:51 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 23:32:51 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 23:32:51 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 23:32:51 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 23:32:51 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 23:32:51 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 23:32:51 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 23:32:51 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 23:32:51 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 23:32:51 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 23:32:51 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:32:51 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:32:51 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:32:51 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:32:51 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:32:51 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:32:51 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:32:51 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:32:51 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:32:51 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:32:51 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:32:51 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:32:51 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:32:51 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:32:51 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:32:51 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:32:51 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 23:32:51 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 23:32:51 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 23:32:51 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 23:32:51 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 23:32:51 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 23:32:51 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 23:32:51 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 23:32:51 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 23:32:51 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 23:32:51 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 23:32:51 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 23:32:51 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 23:32:51 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 23:32:51 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 23:32:51 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 23:32:51 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 23:32:51 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 23:32:51 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 23:32:51 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 23:32:51 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 23:32:51 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 23:32:51 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 23:32:51 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 23:32:51 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 23:32:51 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 23:32:51 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 23:32:51 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 23:32:51 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 23:32:51 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 23:32:51 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 23:32:51 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 23:32:51 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 23:32:51 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 23:32:51 : 
MIG: 23:32:51 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 23:32:51 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 23:32:51 : 
MIG: 23:32:51 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 23:32:51 : 5
MIG: 23:32:51 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 23:32:51 : 
MIG: 23:32:51 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 23:32:51 : 
MIG: 23:32:51 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 23:32:51 : 
MIG: 23:32:51 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 23:32:51 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 23:32:51 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 23:32:51 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 23:32:51 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 23:32:51 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 23:32:51 : 
MIG: 23:32:51 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 23:32:51 : 
MIG: 23:32:51 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 23:32:51 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 23:32:52 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 23:32:52 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 23:32:52 : 
MIG: 23:32:52 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 23:32:52 : 
MIG: 23:32:52 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 23:32:52 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 23:32:52 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 23:32:52 : 
MIG: 23:32:52 : 
MIG: 23:32:52 : 
MIG: 23:32:52 : Same Interface
MIG: 23:32:52 : xml_input_file: mig_b.prj
MIG: 23:32:52 : Absolute path of xml_input_file: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:33:18 : Running synthesis.xit
MIG: 23:33:18 : ################# RUNNING MIG BATCH ###################
MIG: 23:33:18 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:33:18 : synp_flow:  -- synthesis_mode: Other
MIG: 23:33:18 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:33:18 : vivado_mode: xpg_bd
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 1
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 : isPortInterface: 0
MIG: 23:33:18 :  locked false  
MIG: 23:33:18 : HDL Language: Verilog
MIG: 23:33:18 : compInfo: false
MIG: 23:33:18 : Vivado Options xc7a200t sbg484 -1
MIG: 23:33:18 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:33:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:33:18 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:33:18 : I am in catch area
MIG: 23:33:18 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:33:31 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:33:31 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:33:31 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:33:31 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:33:31 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:33:31 : Running vhdl_synth_rpr.xit
MIG: 23:33:31 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:33:31 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:33:31 : ################# RUNNING MIG BATCH ###################
MIG: 23:33:31 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:33:31 : synp_flow:  -- synthesis_mode: Other
MIG: 23:33:31 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:33:31 : vivado_mode: xpg_bd
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:31 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 1
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 : isPortInterface: 0
MIG: 23:33:32 :  locked false  
MIG: 23:33:32 : HDL Language: Verilog
MIG: 23:33:32 : compInfo: false
MIG: 23:33:32 : Vivado Options xc7a200t sbg484 -1
MIG: 23:33:32 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:33:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:33:32 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:33:32 : I am in catch area
MIG: 23:33:32 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:33:44 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:33:44 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:33:44 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:33:44 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:33:44 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:33:44 : Running simulation.xit
MIG: 23:33:44 : ################# RUNNING MIG BATCH ###################
MIG: 23:33:44 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:33:44 : synp_flow:  -- synthesis_mode: Other
MIG: 23:33:44 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:33:44 : vivado_mode: xpg_bd
MIG: 23:33:44 : isPortInterface: 0
MIG: 23:33:44 : isPortInterface: 0
MIG: 23:33:44 : isPortInterface: 0
MIG: 23:33:44 : isPortInterface: 0
MIG: 23:33:44 : isPortInterface: 0
MIG: 23:33:44 : isPortInterface: 0
MIG: 23:33:44 : isPortInterface: 0
MIG: 23:33:44 : isPortInterface: 0
MIG: 23:33:44 : isPortInterface: 0
MIG: 23:33:44 : isPortInterface: 0
MIG: 23:33:44 : isPortInterface: 0
MIG: 23:33:44 : isPortInterface: 0
MIG: 23:33:44 : isPortInterface: 0
MIG: 23:33:44 : isPortInterface: 0
MIG: 23:33:44 : isPortInterface: 0
MIG: 23:33:44 : isPortInterface: 0
MIG: 23:33:44 : isPortInterface: 0
MIG: 23:33:44 : isPortInterface: 0
MIG: 23:33:44 : isPortInterface: 0
MIG: 23:33:44 : isPortInterface: 0
MIG: 23:33:44 : isPortInterface: 0
MIG: 23:33:44 : isPortInterface: 0
MIG: 23:33:44 : isPortInterface: 0
MIG: 23:33:44 : isPortInterface: 0
MIG: 23:33:44 : isPortInterface: 0
MIG: 23:33:44 : isPortInterface: 0
MIG: 23:33:44 : isPortInterface: 0
MIG: 23:33:44 : isPortInterface: 0
MIG: 23:33:44 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 1
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 : isPortInterface: 0
MIG: 23:33:45 :  locked false  
MIG: 23:33:45 : HDL Language: Verilog
MIG: 23:33:45 : compInfo: false
MIG: 23:33:45 : Vivado Options xc7a200t sbg484 -1
MIG: 23:33:45 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:33:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:33:45 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:33:45 : I am in catch area
MIG: 23:33:45 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:33:57 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:33:57 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:33:57 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:33:57 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:33:57 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:33:57 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:33:57 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:33:57 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:33:57 : ################# RUNNING MIG BATCH ###################
MIG: 23:33:57 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:33:57 : synp_flow:  -- synthesis_mode: Other
MIG: 23:33:57 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:33:57 : vivado_mode: xpg_bd
MIG: 23:33:57 : isPortInterface: 0
MIG: 23:33:57 : isPortInterface: 0
MIG: 23:33:57 : isPortInterface: 0
MIG: 23:33:57 : isPortInterface: 0
MIG: 23:33:57 : isPortInterface: 0
MIG: 23:33:57 : isPortInterface: 0
MIG: 23:33:57 : isPortInterface: 0
MIG: 23:33:57 : isPortInterface: 0
MIG: 23:33:57 : isPortInterface: 0
MIG: 23:33:57 : isPortInterface: 0
MIG: 23:33:57 : isPortInterface: 0
MIG: 23:33:57 : isPortInterface: 0
MIG: 23:33:57 : isPortInterface: 0
MIG: 23:33:57 : isPortInterface: 0
MIG: 23:33:57 : isPortInterface: 0
MIG: 23:33:57 : isPortInterface: 0
MIG: 23:33:57 : isPortInterface: 0
MIG: 23:33:57 : isPortInterface: 0
MIG: 23:33:57 : isPortInterface: 0
MIG: 23:33:57 : isPortInterface: 0
MIG: 23:33:57 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 1
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 : isPortInterface: 0
MIG: 23:33:58 :  locked false  
MIG: 23:33:58 : HDL Language: Verilog
MIG: 23:33:58 : compInfo: false
MIG: 23:33:58 : Vivado Options xc7a200t sbg484 -1
MIG: 23:33:58 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:33:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:33:58 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:33:58 : I am in catch area
MIG: 23:33:58 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:34:10 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:34:10 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:34:10 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:34:10 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:34:10 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:34:10 : Running implementation.xit
MIG: 23:34:10 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:34:10 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:34:10 : ################# RUNNING MIG BATCH ###################
MIG: 23:34:10 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:34:10 : synp_flow:  -- synthesis_mode: Other
MIG: 23:34:10 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:34:10 : vivado_mode: xpg_bd
MIG: 23:34:10 : isPortInterface: 0
MIG: 23:34:10 : isPortInterface: 0
MIG: 23:34:10 : isPortInterface: 0
MIG: 23:34:10 : isPortInterface: 0
MIG: 23:34:10 : isPortInterface: 0
MIG: 23:34:10 : isPortInterface: 0
MIG: 23:34:10 : isPortInterface: 0
MIG: 23:34:10 : isPortInterface: 0
MIG: 23:34:10 : isPortInterface: 0
MIG: 23:34:10 : isPortInterface: 0
MIG: 23:34:10 : isPortInterface: 0
MIG: 23:34:10 : isPortInterface: 0
MIG: 23:34:10 : isPortInterface: 0
MIG: 23:34:10 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 1
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 : isPortInterface: 0
MIG: 23:34:11 :  locked false  
MIG: 23:34:11 : HDL Language: Verilog
MIG: 23:34:11 : compInfo: false
MIG: 23:34:11 : Vivado Options xc7a200t sbg484 -1
MIG: 23:34:11 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:34:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:34:11 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:34:11 : I am in catch area
MIG: 23:34:11 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:34:23 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:34:23 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:34:23 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:34:23 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:34:23 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:47:16 : xml_input_file: mig_b.prj
MIG: 17:47:16 : Absolute path of xml_input_file: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:47:16 : xml_input_file: mig_b.prj
MIG: 17:47:16 : Absolute path of xml_input_file: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:47:16 : xml_input_file: mig_b.prj
MIG: 17:47:16 : Absolute path of xml_input_file: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:47:16 : In updateAllModelParams
MIG: 17:47:16 : XGUI hdlLanguage: Verilog
MIG: 17:47:16 : xgui vivado_mode: xpg_bd
MIG: 17:47:16 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:47:16 : Reading C:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 17:47:18 : 
MIG: 17:47:18 : Inside fn mem: DDR3
MIG: 17:47:18 : detect_uiclk: 100000000
MIG: 17:47:18 : cntrl:  memtype: DDR3
MIG: 17:47:18 : 
MIG: 17:47:18 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:47:18 : 
MIG: 17:47:18 : 
MIG: 17:47:18 : 
MIG: 17:47:18 : 
MIG: 17:47:18 :  polarity_value: 1
MIG: 17:47:18 : 
MIG: 17:47:19 : 
MIG: 17:47:19 : cntrl:  memtype: DDR3
MIG: 17:47:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 17:47:19 : 
MIG: 17:47:19 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 17:47:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 17:47:19 : 
MIG: 17:47:19 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 17:47:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 17:47:19 : 
MIG: 17:47:19 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 17:47:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 17:47:19 : 
MIG: 17:47:19 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 17:47:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 17:47:19 : 
MIG: 17:47:19 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 17:47:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 17:47:19 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 17:47:19 : 
MIG: 17:47:19 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 17:47:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 17:47:19 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 17:47:19 : 
MIG: 17:47:19 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 17:47:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 17:47:19 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 17:47:19 : 
MIG: 17:47:19 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 17:47:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 17:47:19 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 17:47:19 : 
MIG: 17:47:19 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 17:47:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 17:47:19 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 17:47:19 : 
MIG: 17:47:19 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 17:47:19 : 
MIG: 17:47:19 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:47:19 : 
MIG: 17:47:19 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:47:19 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:47:19 : 
MIG: 17:47:19 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:47:19 : 
MIG: 17:47:19 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:47:19 : 
MIG: 17:47:19 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:47:19 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:47:19 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 17:47:19 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:47:19 : 
MIG: 17:47:19 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 17:47:19 : 
MIG: 17:47:19 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 17:47:19 : 
MIG: 17:47:19 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 17:47:19 : 
MIG: 17:47:19 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 17:47:19 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:47:19 : 
MIG: 17:47:19 :  Valid Param: ECC ==> OFF
MIG: 17:47:19 : 
MIG: 17:47:19 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 17:47:19 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:47:19 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:47:19 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:47:19 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:47:19 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:47:19 : 
MIG: 17:47:19 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:47:19 : 
MIG: 17:47:19 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 17:47:19 : 
MIG: 17:47:19 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 17:47:19 : 
MIG: 17:47:19 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 17:47:19 : 
MIG: 17:47:19 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:47:19 : 
MIG: 17:47:19 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:47:19 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:47:19 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 17:47:19 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 17:47:19 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 17:47:19 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 17:47:19 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:47:19 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:47:19 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:47:19 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:47:19 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:47:19 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:47:19 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:47:19 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 17:47:19 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:47:19 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:47:19 : 
MIG: 17:47:19 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:47:19 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:47:19 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:47:19 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 17:47:19 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 17:47:19 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:47:19 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 17:47:19 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 17:47:19 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:47:19 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:47:19 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:47:20 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:47:20 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:47:20 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:47:20 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 17:47:20 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 17:47:20 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 17:47:20 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 17:47:20 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 17:47:20 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 17:47:20 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 17:47:20 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 17:47:20 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 17:47:20 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 17:47:20 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:47:20 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 17:47:20 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:47:20 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 17:47:20 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 17:47:20 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:47:20 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 17:47:20 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 17:47:20 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 17:47:20 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:47:20 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:47:20 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:47:20 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:47:20 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:47:20 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:47:20 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:47:20 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 17:47:20 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:47:20 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:47:20 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:47:20 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 17:47:20 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:47:20 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 17:47:20 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:47:20 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:47:20 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 17:47:20 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 17:47:20 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:47:20 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 17:47:20 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 17:47:20 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 17:47:20 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 17:47:20 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:47:20 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 17:47:20 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 17:47:20 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 17:47:20 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:47:20 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 17:47:20 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 17:47:20 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 17:47:20 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 17:47:20 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 17:47:20 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:47:20 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:47:20 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:47:20 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:47:20 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:47:20 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:47:20 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:47:20 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:47:20 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:47:20 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:47:20 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:47:20 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:47:20 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:47:20 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:47:20 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:47:20 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:47:20 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 17:47:20 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:47:20 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:47:20 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:47:20 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:47:20 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:47:20 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 17:47:20 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:47:20 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:47:20 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:47:20 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:47:20 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:47:20 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:47:20 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:47:20 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:47:20 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:47:20 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:47:20 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:47:20 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:47:20 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:47:20 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:47:20 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 17:47:20 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 17:47:20 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 17:47:20 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:47:21 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 17:47:21 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:47:21 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:47:21 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:47:21 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:47:21 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:47:21 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:47:21 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:47:21 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:47:21 : 
MIG: 17:47:21 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:47:21 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:47:21 : 
MIG: 17:47:21 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 17:47:21 : 4
MIG: 17:47:21 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 17:47:21 : 
MIG: 17:47:21 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 17:47:21 : 
MIG: 17:47:21 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 17:47:21 : 
MIG: 17:47:21 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 17:47:21 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:47:21 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 17:47:21 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:47:21 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:47:21 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:47:21 : 
MIG: 17:47:21 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:47:21 : 
MIG: 17:47:21 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:47:21 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:47:21 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:47:21 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:47:21 : 
MIG: 17:47:21 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:47:21 : 
MIG: 17:47:21 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:47:21 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 17:47:21 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 17:47:21 : 
MIG: 17:47:21 : 
MIG: 17:47:21 : 
MIG: 17:47:21 : Same Interface
MIG: 17:47:21 : xml_input_file: mig_b.prj
MIG: 17:47:21 : Absolute path of xml_input_file: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:47:24 : xml_input_file: mig_b.prj
MIG: 17:47:24 : Absolute path of xml_input_file: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:47:24 : In updateAllModelParams
MIG: 17:47:24 : XGUI hdlLanguage: Verilog
MIG: 17:47:24 : xgui vivado_mode: xpg_bd
MIG: 17:47:24 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:47:24 : Reading C:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 17:47:25 : 
MIG: 17:47:25 : Inside fn mem: DDR3
MIG: 17:47:25 : detect_uiclk: 100000000
MIG: 17:47:25 : cntrl:  memtype: DDR3
MIG: 17:47:25 : 
MIG: 17:47:25 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:47:25 : 
MIG: 17:47:25 : 
MIG: 17:47:25 : 
MIG: 17:47:25 : 
MIG: 17:47:26 :  polarity_value: 1
MIG: 17:47:26 : 
MIG: 17:47:26 : 
MIG: 17:47:26 : cntrl:  memtype: DDR3
MIG: 17:47:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 17:47:26 : 
MIG: 17:47:26 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 17:47:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 17:47:26 : 
MIG: 17:47:26 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 17:47:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 17:47:26 : 
MIG: 17:47:26 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 17:47:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 17:47:26 : 
MIG: 17:47:26 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 17:47:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 17:47:26 : 
MIG: 17:47:26 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 17:47:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 17:47:26 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 17:47:26 : 
MIG: 17:47:26 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 17:47:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 17:47:26 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 17:47:26 : 
MIG: 17:47:26 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 17:47:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 17:47:26 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 17:47:26 : 
MIG: 17:47:26 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 17:47:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 17:47:26 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 17:47:26 : 
MIG: 17:47:26 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 17:47:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 17:47:26 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 17:47:26 : 
MIG: 17:47:26 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 17:47:26 : 
MIG: 17:47:26 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:47:26 : 
MIG: 17:47:26 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:47:26 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:47:26 : 
MIG: 17:47:26 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:47:26 : 
MIG: 17:47:26 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:47:26 : 
MIG: 17:47:26 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:47:26 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:47:26 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 17:47:26 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:47:26 : 
MIG: 17:47:26 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 17:47:26 : 
MIG: 17:47:26 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 17:47:26 : 
MIG: 17:47:26 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 17:47:26 : 
MIG: 17:47:26 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 17:47:26 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:47:26 : 
MIG: 17:47:26 :  Valid Param: ECC ==> OFF
MIG: 17:47:26 : 
MIG: 17:47:26 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 17:47:26 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:47:26 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:47:26 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:47:26 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:47:26 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:47:26 : 
MIG: 17:47:26 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:47:26 : 
MIG: 17:47:26 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 17:47:26 : 
MIG: 17:47:26 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 17:47:26 : 
MIG: 17:47:26 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 17:47:26 : 
MIG: 17:47:26 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:47:26 : 
MIG: 17:47:26 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:47:26 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:47:26 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 17:47:26 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 17:47:26 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 17:47:26 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 17:47:26 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:47:26 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:47:26 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:47:26 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:47:26 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:47:26 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:47:26 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:47:26 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 17:47:27 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:47:27 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:47:27 : 
MIG: 17:47:27 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:47:27 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:47:27 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:47:27 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 17:47:27 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 17:47:27 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:47:27 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 17:47:27 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 17:47:27 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:47:27 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:47:27 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:47:27 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:47:27 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:47:27 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:47:27 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 17:47:27 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 17:47:27 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 17:47:27 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 17:47:27 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 17:47:27 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 17:47:27 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 17:47:27 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 17:47:27 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 17:47:27 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 17:47:27 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:47:27 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 17:47:27 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:47:27 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 17:47:27 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 17:47:27 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:47:27 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 17:47:27 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 17:47:27 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 17:47:27 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:47:27 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:47:27 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:47:27 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:47:27 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:47:27 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:47:27 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:47:27 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 17:47:27 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:47:27 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:47:27 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:47:27 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 17:47:27 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:47:27 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 17:47:27 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:47:27 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:47:27 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 17:47:27 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 17:47:27 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:47:27 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 17:47:27 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 17:47:27 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 17:47:27 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 17:47:27 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:47:27 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 17:47:27 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 17:47:27 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 17:47:27 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:47:27 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 17:47:27 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 17:47:27 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 17:47:27 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 17:47:27 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 17:47:27 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:47:27 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:47:27 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:47:27 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:47:27 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:47:27 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:47:27 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:47:27 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:47:27 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:47:27 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:47:27 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:47:27 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:47:27 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:47:27 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:47:27 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:47:27 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:47:27 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 17:47:27 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:47:27 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:47:27 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:47:27 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:47:27 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:47:27 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 17:47:27 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:47:27 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:47:27 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:47:27 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:47:27 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:47:27 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:47:27 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:47:27 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:47:27 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:47:27 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:47:28 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:47:28 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:47:28 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:47:28 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:47:28 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 17:47:28 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 17:47:28 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 17:47:28 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:47:28 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 17:47:28 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:47:28 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:47:28 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:47:28 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:47:28 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:47:28 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:47:28 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:47:28 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:47:28 : 
MIG: 17:47:28 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:47:28 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:47:28 : 
MIG: 17:47:28 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 17:47:28 : 5
MIG: 17:47:28 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 17:47:28 : 
MIG: 17:47:28 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 17:47:28 : 
MIG: 17:47:28 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 17:47:28 : 
MIG: 17:47:28 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 17:47:28 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:47:28 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 17:47:28 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:47:28 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:47:28 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:47:28 : 
MIG: 17:47:28 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:47:28 : 
MIG: 17:47:28 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:47:28 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:47:28 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:47:28 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:47:28 : 
MIG: 17:47:28 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:47:28 : 
MIG: 17:47:28 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:47:28 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 17:47:28 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 17:47:28 : 
MIG: 17:47:28 : 
MIG: 17:47:28 : 
MIG: 17:47:28 : Same Interface
MIG: 17:47:28 : xml_input_file: mig_b.prj
MIG: 17:47:28 : Absolute path of xml_input_file: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:10:24 : xml_input_file: mig_b.prj
MIG: 18:10:24 : Absolute path of xml_input_file: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:10:24 : In updateAllModelParams
MIG: 18:10:24 : XGUI hdlLanguage: Verilog
MIG: 18:10:24 : xgui vivado_mode: xpg_bd
MIG: 18:10:24 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 18:10:24 : Reading C:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 18:10:25 : 
MIG: 18:10:25 : Inside fn mem: DDR3
MIG: 18:10:25 : detect_uiclk: 100000000
MIG: 18:10:25 : cntrl:  memtype: DDR3
MIG: 18:10:25 : 
MIG: 18:10:25 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 18:10:25 : 
MIG: 18:10:25 : 
MIG: 18:10:25 : 
MIG: 18:10:25 : 
MIG: 18:10:25 :  polarity_value: 1
MIG: 18:10:25 : 
MIG: 18:10:25 : 
MIG: 18:10:25 : cntrl:  memtype: DDR3
MIG: 18:10:25 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 18:10:25 : 
MIG: 18:10:25 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 18:10:25 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 18:10:25 : 
MIG: 18:10:25 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 18:10:25 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 18:10:25 : 
MIG: 18:10:25 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 18:10:25 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 18:10:25 : 
MIG: 18:10:25 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 18:10:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 18:10:26 : 
MIG: 18:10:26 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 18:10:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 18:10:26 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 18:10:26 : 
MIG: 18:10:26 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 18:10:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 18:10:26 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 18:10:26 : 
MIG: 18:10:26 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 18:10:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 18:10:26 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 18:10:26 : 
MIG: 18:10:26 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 18:10:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 18:10:26 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 18:10:26 : 
MIG: 18:10:26 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 18:10:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 18:10:26 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 18:10:26 : 
MIG: 18:10:26 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 18:10:26 : 
MIG: 18:10:26 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 18:10:26 : 
MIG: 18:10:26 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 18:10:26 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 18:10:26 : 
MIG: 18:10:26 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 18:10:26 : 
MIG: 18:10:26 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 18:10:26 : 
MIG: 18:10:26 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 18:10:26 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:10:26 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 18:10:26 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 18:10:26 : 
MIG: 18:10:26 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 18:10:26 : 
MIG: 18:10:26 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 18:10:26 : 
MIG: 18:10:26 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 18:10:26 : 
MIG: 18:10:26 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 18:10:26 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 18:10:26 : 
MIG: 18:10:26 :  Valid Param: ECC ==> OFF
MIG: 18:10:26 : 
MIG: 18:10:26 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 18:10:26 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 18:10:26 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 18:10:26 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 18:10:26 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 18:10:26 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 18:10:26 : 
MIG: 18:10:26 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 18:10:26 : 
MIG: 18:10:26 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 18:10:26 : 
MIG: 18:10:26 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 18:10:26 : 
MIG: 18:10:26 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 18:10:26 : 
MIG: 18:10:26 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 18:10:26 : 
MIG: 18:10:26 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 18:10:26 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 18:10:26 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 18:10:26 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 18:10:26 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 18:10:26 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 18:10:26 :  Invalid Param: DDR3_AL ==> "0"
MIG: 18:10:26 :  Invalid Param: DDR3_nAL ==> 0
MIG: 18:10:26 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 18:10:26 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 18:10:26 :  Invalid Param: DDR3_CL ==> 6
MIG: 18:10:26 :  Invalid Param: DDR3_CWL ==> 5
MIG: 18:10:26 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 18:10:26 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 18:10:26 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 18:10:26 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 18:10:26 : 
MIG: 18:10:26 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 18:10:26 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 18:10:26 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 18:10:26 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 18:10:26 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 18:10:26 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 18:10:26 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 18:10:26 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 18:10:26 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 18:10:26 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 18:10:26 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 18:10:26 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 18:10:26 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 18:10:26 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:10:26 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 18:10:26 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 18:10:26 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 18:10:26 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 18:10:26 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 18:10:26 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 18:10:26 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 18:10:26 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 18:10:26 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 18:10:26 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 18:10:26 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 18:10:26 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 18:10:26 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 18:10:26 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 18:10:26 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 18:10:26 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 18:10:26 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 18:10:26 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 18:10:26 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 18:10:26 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 18:10:26 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 18:10:26 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 18:10:26 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 18:10:26 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:10:26 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 18:10:26 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:10:26 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 18:10:26 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:10:26 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:10:26 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:10:26 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 18:10:26 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 18:10:26 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 18:10:26 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 18:10:26 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 18:10:26 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 18:10:26 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 18:10:26 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:10:26 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 18:10:26 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 18:10:26 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 18:10:26 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 18:10:26 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:10:26 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 18:10:26 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 18:10:26 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 18:10:26 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 18:10:26 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 18:10:26 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 18:10:26 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 18:10:26 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 18:10:26 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 18:10:26 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:10:26 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:10:26 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:10:26 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:10:26 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:10:26 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:10:26 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:10:26 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:10:26 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:10:26 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:10:26 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:10:26 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:10:26 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:10:26 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:10:26 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:10:26 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:10:26 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 18:10:26 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:10:26 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:10:26 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:10:26 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:10:26 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:10:26 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 18:10:26 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 18:10:26 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 18:10:26 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 18:10:26 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 18:10:26 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 18:10:26 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:10:26 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 18:10:26 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 18:10:26 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 18:10:26 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 18:10:26 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 18:10:26 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 18:10:26 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 18:10:26 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 18:10:26 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 18:10:26 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 18:10:26 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 18:10:26 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 18:10:26 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 18:10:26 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:10:27 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 18:10:27 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 18:10:27 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 18:10:27 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 18:10:27 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 18:10:27 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 18:10:27 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 18:10:27 : 
MIG: 18:10:27 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 18:10:27 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 18:10:27 : 
MIG: 18:10:27 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 18:10:27 : 4
MIG: 18:10:27 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 18:10:27 : 
MIG: 18:10:27 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 18:10:27 : 
MIG: 18:10:27 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 18:10:27 : 
MIG: 18:10:27 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 18:10:27 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 18:10:27 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 18:10:27 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 18:10:27 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 18:10:27 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 18:10:27 : 
MIG: 18:10:27 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 18:10:27 : 
MIG: 18:10:27 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 18:10:27 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 18:10:27 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 18:10:27 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 18:10:27 : 
MIG: 18:10:27 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 18:10:27 : 
MIG: 18:10:27 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 18:10:27 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 18:10:27 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 18:10:27 : 
MIG: 18:10:27 : 
MIG: 18:10:27 : 
MIG: 18:10:27 : Same Interface
MIG: 18:10:27 : xml_input_file: mig_b.prj
MIG: 18:10:27 : Absolute path of xml_input_file: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:10:28 : xml_input_file: mig_b.prj
MIG: 18:10:28 : Absolute path of xml_input_file: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:10:28 : In updateAllModelParams
MIG: 18:10:28 : XGUI hdlLanguage: Verilog
MIG: 18:10:28 : xgui vivado_mode: xpg_bd
MIG: 18:10:28 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 18:10:28 : Reading C:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 18:10:29 : 
MIG: 18:10:29 : Inside fn mem: DDR3
MIG: 18:10:29 : detect_uiclk: 100000000
MIG: 18:10:29 : cntrl:  memtype: DDR3
MIG: 18:10:29 : 
MIG: 18:10:29 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 18:10:29 : 
MIG: 18:10:29 : 
MIG: 18:10:29 : 
MIG: 18:10:29 : 
MIG: 18:10:29 :  polarity_value: 1
MIG: 18:10:29 : 
MIG: 18:10:29 : 
MIG: 18:10:29 : cntrl:  memtype: DDR3
MIG: 18:10:29 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 18:10:29 : 
MIG: 18:10:29 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 18:10:29 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 18:10:29 : 
MIG: 18:10:29 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 18:10:29 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 18:10:29 : 
MIG: 18:10:29 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 18:10:29 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 18:10:29 : 
MIG: 18:10:29 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 18:10:29 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 18:10:29 : 
MIG: 18:10:29 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 18:10:29 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 18:10:29 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 18:10:29 : 
MIG: 18:10:29 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 18:10:29 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 18:10:29 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 18:10:29 : 
MIG: 18:10:30 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 18:10:30 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 18:10:30 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 18:10:30 : 
MIG: 18:10:30 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 18:10:30 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 18:10:30 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 18:10:30 : 
MIG: 18:10:30 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 18:10:30 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 18:10:30 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 18:10:30 : 
MIG: 18:10:30 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 18:10:30 : 
MIG: 18:10:30 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 18:10:30 : 
MIG: 18:10:30 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 18:10:30 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 18:10:30 : 
MIG: 18:10:30 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 18:10:30 : 
MIG: 18:10:30 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 18:10:30 : 
MIG: 18:10:30 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 18:10:30 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:10:30 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 18:10:30 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 18:10:30 : 
MIG: 18:10:30 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 18:10:30 : 
MIG: 18:10:30 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 18:10:30 : 
MIG: 18:10:30 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 18:10:30 : 
MIG: 18:10:30 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 18:10:30 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 18:10:30 : 
MIG: 18:10:30 :  Valid Param: ECC ==> OFF
MIG: 18:10:30 : 
MIG: 18:10:30 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 18:10:30 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 18:10:30 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 18:10:30 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 18:10:30 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 18:10:30 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 18:10:30 : 
MIG: 18:10:30 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 18:10:30 : 
MIG: 18:10:30 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 18:10:30 : 
MIG: 18:10:30 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 18:10:30 : 
MIG: 18:10:30 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 18:10:30 : 
MIG: 18:10:30 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 18:10:30 : 
MIG: 18:10:30 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 18:10:30 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 18:10:30 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 18:10:30 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 18:10:30 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 18:10:30 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 18:10:30 :  Invalid Param: DDR3_AL ==> "0"
MIG: 18:10:30 :  Invalid Param: DDR3_nAL ==> 0
MIG: 18:10:30 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 18:10:30 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 18:10:30 :  Invalid Param: DDR3_CL ==> 6
MIG: 18:10:30 :  Invalid Param: DDR3_CWL ==> 5
MIG: 18:10:30 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 18:10:30 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 18:10:30 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 18:10:30 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 18:10:30 : 
MIG: 18:10:30 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 18:10:30 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 18:10:30 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 18:10:30 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 18:10:30 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 18:10:30 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 18:10:30 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 18:10:30 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 18:10:30 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 18:10:30 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 18:10:30 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 18:10:30 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 18:10:30 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 18:10:30 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:10:30 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 18:10:30 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 18:10:30 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 18:10:30 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 18:10:30 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 18:10:30 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 18:10:30 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 18:10:30 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 18:10:30 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 18:10:30 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 18:10:30 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 18:10:30 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 18:10:30 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 18:10:30 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 18:10:30 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 18:10:30 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 18:10:30 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 18:10:30 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 18:10:30 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 18:10:30 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 18:10:30 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 18:10:30 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 18:10:30 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 18:10:30 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:10:30 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 18:10:30 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:10:30 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 18:10:30 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:10:30 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:10:30 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:10:30 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 18:10:30 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 18:10:30 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 18:10:30 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 18:10:30 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 18:10:30 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 18:10:30 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 18:10:30 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:10:30 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 18:10:30 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 18:10:30 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 18:10:30 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 18:10:30 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:10:30 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 18:10:30 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 18:10:30 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 18:10:30 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 18:10:30 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 18:10:30 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 18:10:30 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 18:10:30 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 18:10:30 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 18:10:30 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:10:30 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:10:30 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:10:30 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:10:30 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:10:30 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:10:30 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:10:30 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:10:30 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:10:30 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:10:30 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:10:30 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:10:30 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:10:30 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:10:30 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:10:30 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:10:30 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 18:10:30 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:10:30 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:10:30 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:10:30 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:10:30 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:10:30 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 18:10:30 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 18:10:30 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 18:10:30 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 18:10:30 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 18:10:30 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 18:10:31 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:10:31 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 18:10:31 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 18:10:31 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 18:10:31 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 18:10:31 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 18:10:31 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 18:10:31 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 18:10:31 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 18:10:31 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 18:10:31 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 18:10:31 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 18:10:31 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 18:10:31 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 18:10:31 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:10:31 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 18:10:31 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 18:10:31 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 18:10:31 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 18:10:31 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 18:10:31 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 18:10:31 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 18:10:31 : 
MIG: 18:10:31 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 18:10:31 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 18:10:31 : 
MIG: 18:10:31 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 18:10:31 : 5
MIG: 18:10:31 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 18:10:31 : 
MIG: 18:10:31 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 18:10:31 : 
MIG: 18:10:31 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 18:10:31 : 
MIG: 18:10:31 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 18:10:31 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 18:10:31 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 18:10:31 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 18:10:31 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 18:10:31 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 18:10:31 : 
MIG: 18:10:31 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 18:10:31 : 
MIG: 18:10:31 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 18:10:31 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 18:10:31 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 18:10:31 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 18:10:31 : 
MIG: 18:10:31 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 18:10:31 : 
MIG: 18:10:31 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 18:10:31 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 18:10:31 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 18:10:31 : 
MIG: 18:10:31 : 
MIG: 18:10:31 : 
MIG: 18:10:31 : Same Interface
MIG: 18:10:31 : xml_input_file: mig_b.prj
MIG: 18:10:31 : Absolute path of xml_input_file: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:10:57 : Running synthesis.xit
MIG: 18:10:57 : ################# RUNNING MIG BATCH ###################
MIG: 18:10:57 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:10:57 : synp_flow:  -- synthesis_mode: Other
MIG: 18:10:57 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:10:57 : vivado_mode: xpg_bd
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 1
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 : isPortInterface: 0
MIG: 18:10:58 :  locked false  
MIG: 18:10:58 : HDL Language: Verilog
MIG: 18:10:58 : compInfo: false
MIG: 18:10:58 : Vivado Options xc7a200t sbg484 -1
MIG: 18:10:58 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:10:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:10:58 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:10:58 : I am in catch area
MIG: 18:10:58 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:11:33 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:11:33 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:11:33 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:11:33 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:11:33 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:11:34 : Running vhdl_synth_rpr.xit
MIG: 18:11:34 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:11:34 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:11:34 : ################# RUNNING MIG BATCH ###################
MIG: 18:11:34 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:11:34 : synp_flow:  -- synthesis_mode: Other
MIG: 18:11:34 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:11:34 : vivado_mode: xpg_bd
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 1
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 : isPortInterface: 0
MIG: 18:11:34 :  locked false  
MIG: 18:11:34 : HDL Language: Verilog
MIG: 18:11:34 : compInfo: false
MIG: 18:11:34 : Vivado Options xc7a200t sbg484 -1
MIG: 18:11:34 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:11:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:11:34 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:11:34 : I am in catch area
MIG: 18:11:34 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:11:47 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:11:47 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:11:47 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:11:47 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:11:47 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:11:47 : Running simulation.xit
MIG: 18:11:47 : ################# RUNNING MIG BATCH ###################
MIG: 18:11:47 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:11:47 : synp_flow:  -- synthesis_mode: Other
MIG: 18:11:47 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:11:47 : vivado_mode: xpg_bd
MIG: 18:11:47 : isPortInterface: 0
MIG: 18:11:47 : isPortInterface: 0
MIG: 18:11:47 : isPortInterface: 0
MIG: 18:11:47 : isPortInterface: 0
MIG: 18:11:47 : isPortInterface: 0
MIG: 18:11:47 : isPortInterface: 0
MIG: 18:11:47 : isPortInterface: 0
MIG: 18:11:47 : isPortInterface: 0
MIG: 18:11:47 : isPortInterface: 0
MIG: 18:11:47 : isPortInterface: 0
MIG: 18:11:47 : isPortInterface: 0
MIG: 18:11:47 : isPortInterface: 0
MIG: 18:11:47 : isPortInterface: 0
MIG: 18:11:47 : isPortInterface: 0
MIG: 18:11:47 : isPortInterface: 0
MIG: 18:11:47 : isPortInterface: 0
MIG: 18:11:47 : isPortInterface: 0
MIG: 18:11:47 : isPortInterface: 0
MIG: 18:11:47 : isPortInterface: 0
MIG: 18:11:47 : isPortInterface: 0
MIG: 18:11:47 : isPortInterface: 0
MIG: 18:11:47 : isPortInterface: 0
MIG: 18:11:47 : isPortInterface: 0
MIG: 18:11:47 : isPortInterface: 0
MIG: 18:11:47 : isPortInterface: 0
MIG: 18:11:47 : isPortInterface: 0
MIG: 18:11:47 : isPortInterface: 0
MIG: 18:11:47 : isPortInterface: 0
MIG: 18:11:47 : isPortInterface: 0
MIG: 18:11:47 : isPortInterface: 0
MIG: 18:11:47 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 1
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 : isPortInterface: 0
MIG: 18:11:48 :  locked false  
MIG: 18:11:48 : HDL Language: Verilog
MIG: 18:11:48 : compInfo: false
MIG: 18:11:48 : Vivado Options xc7a200t sbg484 -1
MIG: 18:11:48 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:11:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:11:48 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:11:48 : I am in catch area
MIG: 18:11:48 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:12:01 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:12:01 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:12:01 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:12:01 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:12:01 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:12:01 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:12:01 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:12:01 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:12:01 : ################# RUNNING MIG BATCH ###################
MIG: 18:12:01 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:12:01 : synp_flow:  -- synthesis_mode: Other
MIG: 18:12:01 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:12:01 : vivado_mode: xpg_bd
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:01 : isPortInterface: 0
MIG: 18:12:02 : isPortInterface: 0
MIG: 18:12:02 : isPortInterface: 0
MIG: 18:12:02 : isPortInterface: 0
MIG: 18:12:02 : isPortInterface: 0
MIG: 18:12:02 : isPortInterface: 0
MIG: 18:12:02 : isPortInterface: 0
MIG: 18:12:02 : isPortInterface: 0
MIG: 18:12:02 : isPortInterface: 0
MIG: 18:12:02 : isPortInterface: 0
MIG: 18:12:02 : isPortInterface: 0
MIG: 18:12:02 : isPortInterface: 0
MIG: 18:12:02 : isPortInterface: 0
MIG: 18:12:02 : isPortInterface: 0
MIG: 18:12:02 : isPortInterface: 0
MIG: 18:12:02 : isPortInterface: 0
MIG: 18:12:02 : isPortInterface: 0
MIG: 18:12:02 : isPortInterface: 0
MIG: 18:12:02 : isPortInterface: 0
MIG: 18:12:02 : isPortInterface: 0
MIG: 18:12:02 : isPortInterface: 0
MIG: 18:12:02 : isPortInterface: 0
MIG: 18:12:02 : isPortInterface: 0
MIG: 18:12:02 : isPortInterface: 0
MIG: 18:12:02 : isPortInterface: 1
MIG: 18:12:02 : isPortInterface: 0
MIG: 18:12:02 : isPortInterface: 0
MIG: 18:12:02 : isPortInterface: 0
MIG: 18:12:02 : isPortInterface: 0
MIG: 18:12:02 : isPortInterface: 0
MIG: 18:12:02 : isPortInterface: 0
MIG: 18:12:02 : isPortInterface: 0
MIG: 18:12:02 : isPortInterface: 0
MIG: 18:12:02 : isPortInterface: 0
MIG: 18:12:02 :  locked false  
MIG: 18:12:02 : HDL Language: Verilog
MIG: 18:12:02 : compInfo: false
MIG: 18:12:02 : Vivado Options xc7a200t sbg484 -1
MIG: 18:12:02 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:12:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:12:02 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:12:02 : I am in catch area
MIG: 18:12:02 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:12:14 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:12:14 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:12:14 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:12:14 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:12:14 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:12:14 : Running implementation.xit
MIG: 18:12:14 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:12:14 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:12:14 : ################# RUNNING MIG BATCH ###################
MIG: 18:12:14 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:12:14 : synp_flow:  -- synthesis_mode: Other
MIG: 18:12:14 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:12:14 : vivado_mode: xpg_bd
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 1
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 : isPortInterface: 0
MIG: 18:12:15 :  locked false  
MIG: 18:12:15 : HDL Language: Verilog
MIG: 18:12:15 : compInfo: false
MIG: 18:12:15 : Vivado Options xc7a200t sbg484 -1
MIG: 18:12:15 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:12:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:12:15 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:12:15 : I am in catch area
MIG: 18:12:15 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:12:27 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:12:27 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:12:27 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:12:27 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:12:27 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:01:55 : xml_input_file: mig_b.prj
MIG: 23:01:55 : Absolute path of xml_input_file: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:01:55 : xml_input_file: mig_b.prj
MIG: 23:01:55 : Absolute path of xml_input_file: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:01:55 : xml_input_file: mig_b.prj
MIG: 23:01:55 : Absolute path of xml_input_file: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:01:55 : In updateAllModelParams
MIG: 23:01:56 : XGUI hdlLanguage: Verilog
MIG: 23:01:56 : xgui vivado_mode: xpg_bd
MIG: 23:01:56 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 23:01:56 : Reading C:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 23:01:57 : 
MIG: 23:01:57 : Inside fn mem: DDR3
MIG: 23:01:57 : detect_uiclk: 100000000
MIG: 23:01:57 : cntrl:  memtype: DDR3
MIG: 23:01:57 : 
MIG: 23:01:57 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 23:01:57 : 
MIG: 23:01:57 : 
MIG: 23:01:57 : 
MIG: 23:01:57 : 
MIG: 23:01:57 :  polarity_value: 1
MIG: 23:01:57 : 
MIG: 23:01:57 : 
MIG: 23:01:57 : cntrl:  memtype: DDR3
MIG: 23:01:57 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 23:01:57 : 
MIG: 23:01:57 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 23:01:57 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 23:01:57 : 
MIG: 23:01:57 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 23:01:57 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 23:01:57 : 
MIG: 23:01:57 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 23:01:57 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 23:01:57 : 
MIG: 23:01:57 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 23:01:57 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 23:01:57 : 
MIG: 23:01:57 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 23:01:57 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 23:01:57 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 23:01:57 : 
MIG: 23:01:57 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 23:01:57 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 23:01:57 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 23:01:57 : 
MIG: 23:01:57 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 23:01:57 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 23:01:57 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 23:01:57 : 
MIG: 23:01:57 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 23:01:57 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 23:01:57 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 23:01:57 : 
MIG: 23:01:57 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 23:01:57 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 23:01:57 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 23:01:57 : 
MIG: 23:01:57 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 23:01:57 : 
MIG: 23:01:57 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 23:01:57 : 
MIG: 23:01:57 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 23:01:57 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 23:01:57 : 
MIG: 23:01:57 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 23:01:57 : 
MIG: 23:01:57 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 23:01:57 : 
MIG: 23:01:57 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 23:01:57 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 23:01:57 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 23:01:57 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 23:01:57 : 
MIG: 23:01:57 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 23:01:57 : 
MIG: 23:01:57 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 23:01:57 : 
MIG: 23:01:57 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 23:01:57 : 
MIG: 23:01:57 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 23:01:57 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 23:01:57 : 
MIG: 23:01:57 :  Valid Param: ECC ==> OFF
MIG: 23:01:57 : 
MIG: 23:01:57 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 23:01:57 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 23:01:57 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 23:01:57 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 23:01:57 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 23:01:57 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 23:01:57 : 
MIG: 23:01:57 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 23:01:57 : 
MIG: 23:01:57 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 23:01:57 : 
MIG: 23:01:57 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 23:01:57 : 
MIG: 23:01:57 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 23:01:57 : 
MIG: 23:01:57 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 23:01:57 : 
MIG: 23:01:57 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 23:01:57 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 23:01:57 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 23:01:57 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 23:01:57 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 23:01:57 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 23:01:57 :  Invalid Param: DDR3_AL ==> "0"
MIG: 23:01:57 :  Invalid Param: DDR3_nAL ==> 0
MIG: 23:01:57 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 23:01:57 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 23:01:57 :  Invalid Param: DDR3_CL ==> 6
MIG: 23:01:57 :  Invalid Param: DDR3_CWL ==> 5
MIG: 23:01:57 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 23:01:57 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 23:01:57 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 23:01:57 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 23:01:57 : 
MIG: 23:01:57 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 23:01:57 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 23:01:57 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 23:01:57 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 23:01:57 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 23:01:57 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 23:01:57 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 23:01:57 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 23:01:57 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 23:01:57 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 23:01:57 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 23:01:57 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 23:01:57 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 23:01:58 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 23:01:58 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 23:01:58 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 23:01:58 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 23:01:58 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 23:01:58 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 23:01:58 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 23:01:58 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 23:01:58 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 23:01:58 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 23:01:58 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 23:01:58 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 23:01:58 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 23:01:58 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 23:01:58 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 23:01:58 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 23:01:58 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 23:01:58 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 23:01:58 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 23:01:58 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 23:01:58 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 23:01:58 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 23:01:58 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 23:01:58 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 23:01:58 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 23:01:58 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 23:01:58 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 23:01:58 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 23:01:58 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 23:01:58 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 23:01:58 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 23:01:58 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 23:01:58 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 23:01:58 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 23:01:58 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 23:01:58 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 23:01:58 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 23:01:58 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 23:01:58 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 23:01:58 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 23:01:58 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 23:01:58 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 23:01:58 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 23:01:58 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 23:01:58 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 23:01:58 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 23:01:58 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 23:01:58 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 23:01:58 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 23:01:58 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 23:01:58 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 23:01:58 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 23:01:58 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 23:01:58 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:01:58 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:01:58 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:01:58 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:01:58 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:01:58 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:01:58 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:01:58 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:01:58 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:01:58 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:01:58 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:01:58 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:01:58 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:01:58 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:01:58 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:01:58 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:01:58 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 23:01:58 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 23:01:58 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 23:01:58 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 23:01:58 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 23:01:58 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 23:01:58 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 23:01:58 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 23:01:58 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 23:01:58 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 23:01:58 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 23:01:58 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 23:01:58 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 23:01:58 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 23:01:58 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 23:01:58 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 23:01:58 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 23:01:58 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 23:01:58 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 23:01:58 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 23:01:58 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 23:01:58 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 23:01:58 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 23:01:58 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 23:01:58 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 23:01:58 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 23:01:58 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 23:01:58 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 23:01:58 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 23:01:58 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 23:01:58 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 23:01:58 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 23:01:58 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 23:01:58 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 23:01:58 : 
MIG: 23:01:58 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 23:01:58 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 23:01:58 : 
MIG: 23:01:58 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 23:01:58 : 4
MIG: 23:01:58 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 23:01:58 : 
MIG: 23:01:58 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 23:01:58 : 
MIG: 23:01:58 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 23:01:58 : 
MIG: 23:01:58 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 23:01:58 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 23:01:58 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 23:01:58 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 23:01:58 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 23:01:58 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 23:01:58 : 
MIG: 23:01:58 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 23:01:58 : 
MIG: 23:01:58 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 23:01:58 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 23:01:58 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 23:01:58 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 23:01:58 : 
MIG: 23:01:58 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 23:01:58 : 
MIG: 23:01:58 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 23:01:58 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 23:01:58 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 23:01:58 : 
MIG: 23:01:58 : 
MIG: 23:01:58 : 
MIG: 23:01:58 : Same Interface
MIG: 23:01:58 : xml_input_file: mig_b.prj
MIG: 23:01:58 : Absolute path of xml_input_file: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:02:28 : Running synthesis.xit
MIG: 23:02:28 : ################# RUNNING MIG BATCH ###################
MIG: 23:02:28 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:02:28 : synp_flow:  -- synthesis_mode: Other
MIG: 23:02:28 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:02:28 : vivado_mode: xpg_bd
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 1
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 : isPortInterface: 0
MIG: 23:02:29 :  locked false  
MIG: 23:02:29 : HDL Language: Verilog
MIG: 23:02:29 : compInfo: false
MIG: 23:02:29 : Vivado Options xc7a200t sbg484 -1
MIG: 23:02:29 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:02:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:02:29 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:02:29 : I am in catch area
MIG: 23:02:29 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:03:09 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:03:09 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:03:09 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:03:09 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:03:09 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:03:09 : Running vhdl_synth_rpr.xit
MIG: 23:03:10 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:03:10 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:03:10 : ################# RUNNING MIG BATCH ###################
MIG: 23:03:10 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:03:10 : synp_flow:  -- synthesis_mode: Other
MIG: 23:03:10 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:03:10 : vivado_mode: xpg_bd
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:10 : isPortInterface: 0
MIG: 23:03:11 : isPortInterface: 0
MIG: 23:03:11 : isPortInterface: 0
MIG: 23:03:11 : isPortInterface: 0
MIG: 23:03:11 : isPortInterface: 0
MIG: 23:03:11 : isPortInterface: 1
MIG: 23:03:11 : isPortInterface: 0
MIG: 23:03:11 : isPortInterface: 0
MIG: 23:03:11 : isPortInterface: 0
MIG: 23:03:11 : isPortInterface: 0
MIG: 23:03:11 : isPortInterface: 0
MIG: 23:03:11 : isPortInterface: 0
MIG: 23:03:11 : isPortInterface: 0
MIG: 23:03:11 : isPortInterface: 0
MIG: 23:03:11 : isPortInterface: 0
MIG: 23:03:11 :  locked false  
MIG: 23:03:11 : HDL Language: Verilog
MIG: 23:03:11 : compInfo: false
MIG: 23:03:11 : Vivado Options xc7a200t sbg484 -1
MIG: 23:03:11 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:03:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:03:11 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:03:11 : I am in catch area
MIG: 23:03:11 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:03:24 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:03:24 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:03:24 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:03:24 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:03:24 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:03:24 : Running simulation.xit
MIG: 23:03:25 : ################# RUNNING MIG BATCH ###################
MIG: 23:03:25 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:03:25 : synp_flow:  -- synthesis_mode: Other
MIG: 23:03:25 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:03:25 : vivado_mode: xpg_bd
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 1
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 : isPortInterface: 0
MIG: 23:03:25 :  locked false  
MIG: 23:03:25 : HDL Language: Verilog
MIG: 23:03:25 : compInfo: false
MIG: 23:03:25 : Vivado Options xc7a200t sbg484 -1
MIG: 23:03:25 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:03:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:03:25 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:03:25 : I am in catch area
MIG: 23:03:25 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:03:39 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:03:39 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:03:39 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:03:39 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:03:39 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:03:39 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:03:39 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:03:39 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:03:39 : ################# RUNNING MIG BATCH ###################
MIG: 23:03:39 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:03:39 : synp_flow:  -- synthesis_mode: Other
MIG: 23:03:39 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:03:39 : vivado_mode: xpg_bd
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:39 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 1
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 : isPortInterface: 0
MIG: 23:03:40 :  locked false  
MIG: 23:03:40 : HDL Language: Verilog
MIG: 23:03:40 : compInfo: false
MIG: 23:03:40 : Vivado Options xc7a200t sbg484 -1
MIG: 23:03:40 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:03:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:03:40 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:03:40 : I am in catch area
MIG: 23:03:40 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:03:53 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:03:53 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:03:53 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:03:53 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:03:53 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:03:54 : Running implementation.xit
MIG: 23:03:54 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:03:54 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:03:54 : ################# RUNNING MIG BATCH ###################
MIG: 23:03:54 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:03:54 : synp_flow:  -- synthesis_mode: Other
MIG: 23:03:54 : outputDirectory: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:03:54 : vivado_mode: xpg_bd
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:54 : isPortInterface: 0
MIG: 23:03:55 : isPortInterface: 0
MIG: 23:03:55 : isPortInterface: 1
MIG: 23:03:55 : isPortInterface: 0
MIG: 23:03:55 : isPortInterface: 0
MIG: 23:03:55 : isPortInterface: 0
MIG: 23:03:55 : isPortInterface: 0
MIG: 23:03:55 : isPortInterface: 0
MIG: 23:03:55 : isPortInterface: 0
MIG: 23:03:55 : isPortInterface: 0
MIG: 23:03:55 : isPortInterface: 0
MIG: 23:03:55 : isPortInterface: 0
MIG: 23:03:55 :  locked false  
MIG: 23:03:55 : HDL Language: Verilog
MIG: 23:03:55 : compInfo: false
MIG: 23:03:55 : Vivado Options xc7a200t sbg484 -1
MIG: 23:03:55 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:03:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:03:55 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:03:55 : I am in catch area
MIG: 23:03:55 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:04:08 : XML_INPUT_FILE: c:/Xilinx/ECE532/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:04:08 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:04:08 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:04:08 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:04:08 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
