

================================================================
== Vivado HLS Report for 'calc_eta_hw'
================================================================
* Date:           Thu Aug 23 18:07:10 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        hls_calc_eta_hw
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.11|      3.49|        0.51|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   27|   27|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+----------+
        |                    |         |  Latency  |  Interval | Pipeline |
        |      Instance      |  Module | min | max | min | max |   Type   |
        +--------------------+---------+-----+-----+-----+-----+----------+
        |grp_arcsinh_fu_142  |arcsinh  |    6|    6|    1|    1| function |
        +--------------------+---------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     910|
|FIFO             |        -|      -|       -|       -|
|Instance         |        6|     23|    1830|    1512|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      98|
|Register         |        -|      -|     590|       1|
+-----------------+---------+-------+--------+--------+
|Total            |        6|     23|    2420|    2521|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |grp_arcsinh_fu_142       |arcsinh               |        6|      1|   94|  114|
    |calc_eta_hw_dmul_dEe_U4  |calc_eta_hw_dmul_dEe  |        0|     11|  456|  238|
    |calc_eta_hw_dmul_dEe_U5  |calc_eta_hw_dmul_dEe  |        0|     11|  456|  238|
    |calc_eta_hw_sitodeOg_U6  |calc_eta_hw_sitodeOg  |        0|      0|  412|  461|
    |calc_eta_hw_sitodfYi_U7  |calc_eta_hw_sitodfYi  |        0|      0|  412|  461|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        6|     23| 1830| 1512|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |ret_V_fu_546_p2              |     +    |      0|  0|   14|           1|          14|
    |tmp_10_fu_410_p2             |     +    |      0|  0|   12|          12|           5|
    |tmp_14_fu_266_p2             |     +    |      0|  0|   12|          12|           5|
    |F2_1_fu_254_p2               |     -    |      0|  0|   12|          11|          12|
    |F2_fu_398_p2                 |     -    |      0|  0|   12|          11|          12|
    |inhwEta_V_1_fu_494_p2        |     -    |      0|  0|   13|           1|          13|
    |man_V_1_fu_378_p2            |     -    |      0|  0|   54|           1|          54|
    |man_V_4_fu_234_p2            |     -    |      0|  0|   54|           1|          54|
    |tmp_11_fu_416_p2             |     -    |      0|  0|   12|           4|          12|
    |tmp_15_fu_272_p2             |     -    |      0|  0|   12|           4|          12|
    |ap_condition_306             |    and   |      0|  0|    1|           1|           1|
    |ap_condition_320             |    and   |      0|  0|    1|           1|           1|
    |ap_condition_330             |    and   |      0|  0|    1|           1|           1|
    |ap_condition_340             |    and   |      0|  0|    1|           1|           1|
    |ap_condition_367             |    and   |      0|  0|    1|           1|           1|
    |ap_condition_393             |    and   |      0|  0|    1|           1|           1|
    |ap_condition_398             |    and   |      0|  0|    1|           1|           1|
    |ap_condition_403             |    and   |      0|  0|    1|           1|           1|
    |ap_condition_406             |    and   |      0|  0|    1|           1|           1|
    |ap_condition_411             |    and   |      0|  0|    1|           1|           1|
    |ap_condition_431             |    and   |      0|  0|    1|           1|           1|
    |tmp_26_fu_479_p2             |   ashr   |      0|  0|  178|          54|          54|
    |tmp_29_fu_321_p2             |   ashr   |      0|  0|  178|          54|          54|
    |tmp_12_fu_430_p2             |   icmp   |      0|  0|    5|          12|           4|
    |tmp_13_fu_260_p2             |   icmp   |      0|  0|    5|          12|           4|
    |tmp_16_fu_286_p2             |   icmp   |      0|  0|    5|          12|           4|
    |tmp_19_fu_463_p2             |   icmp   |      0|  0|    5|          12|           6|
    |tmp_1_fu_392_p2              |   icmp   |      0|  0|   22|          63|           1|
    |tmp_21_fu_452_p2             |   icmp   |      0|  0|    5|          12|           4|
    |tmp_22_fu_312_p2             |   icmp   |      0|  0|    5|          12|           6|
    |tmp_24_fu_301_p2             |   icmp   |      0|  0|    5|          12|           4|
    |tmp_32_fu_540_p2             |   icmp   |      0|  0|    4|          10|           1|
    |tmp_8_fu_404_p2              |   icmp   |      0|  0|    5|          12|           4|
    |tmp_9_fu_248_p2              |   icmp   |      0|  0|   22|          63|           1|
    |man_V_2_fu_384_p3            |  select  |      0|  0|   54|           1|          54|
    |man_V_5_fu_240_p3            |  select  |      0|  0|   54|           1|          54|
    |p_2_fu_468_p3                |  select  |      0|  0|    2|           1|           2|
    |p_3_fu_436_p3                |  select  |      0|  0|    2|           1|           2|
    |p_Val2_4_call_ret_fu_500_p3  |  select  |      0|  0|   13|           1|          13|
    |p_s_fu_551_p3                |  select  |      0|  0|   14|           1|          14|
    |sh_amt_1_fu_278_p3           |  select  |      0|  0|   12|           1|          12|
    |sh_amt_fu_422_p3             |  select  |      0|  0|   12|           1|          12|
    |tmp_27_fu_457_p2             |    shl   |      0|  0|   31|          14|          14|
    |tmp_30_fu_306_p2             |    shl   |      0|  0|   31|          14|          14|
    |r_V_fu_179_p2                |    xor   |      0|  0|   23|          14|          15|
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |Total                        |          |      0|  0|  910|         459|         557|
    +-----------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |                         Name                        | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |absSinhEta_V_phi_fu_101_p24                          |  14|          2|   14|         28|
    |ap_phi_precharge_reg_pp0_iter17_absSinhEta_V_reg_97  |  14|          2|   14|         28|
    |ap_phi_precharge_reg_pp0_iter18_absSinhEta_V_reg_97  |  14|          2|   14|         28|
    |ap_phi_precharge_reg_pp0_iter19_absSinhEta_V_reg_97  |  28|          9|   14|        126|
    |ap_phi_precharge_reg_pp0_iter27_p_1_reg_132          |  14|          2|   14|         28|
    |p_1_phi_fu_135_p4                                    |  14|          2|   14|         28|
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                |  98|         19|   84|        266|
    +-----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                              |   1|   0|    1|          0|
    |ap_phi_precharge_reg_pp0_iter17_absSinhEta_V_reg_97  |  14|   0|   14|          0|
    |ap_phi_precharge_reg_pp0_iter18_absSinhEta_V_reg_97  |  14|   0|   14|          0|
    |ap_phi_precharge_reg_pp0_iter19_absSinhEta_V_reg_97  |  14|   0|   14|          0|
    |ap_phi_precharge_reg_pp0_iter27_p_1_reg_132          |  14|   0|   14|          0|
    |ap_pipeline_reg_pp0_iter17_isneg_1_reg_594           |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter17_tmp_13_reg_610            |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter17_tmp_16_reg_622            |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter17_tmp_9_reg_606             |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter18_tmp_12_reg_682            |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter18_tmp_1_reg_666             |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter18_tmp_8_reg_670             |   1|   0|    1|          0|
    |ap_reg_grp_arcsinh_fu_142_ap_start                   |   1|   0|    1|          0|
    |inhwEta_V_reg_718                                    |  12|   0|   12|          0|
    |isneg_1_reg_594                                      |   1|   0|    1|          0|
    |isneg_reg_654                                        |   1|   0|    1|          0|
    |man_V_2_reg_659                                      |  54|   0|   54|          0|
    |man_V_5_reg_599                                      |  54|   0|   54|          0|
    |r_V_reg_569                                          |  14|   0|   14|          0|
    |ret_V_cast_reg_723                                   |  14|   0|   14|          0|
    |sh_amt_1_reg_614                                     |  12|   0|   12|          0|
    |sh_amt_reg_674                                       |  12|   0|   12|          0|
    |tmp_12_reg_682                                       |   1|   0|    1|          0|
    |tmp_13_reg_610                                       |   1|   0|    1|          0|
    |tmp_16_reg_622                                       |   1|   0|    1|          0|
    |tmp_19_reg_699                                       |   1|   0|    1|          0|
    |tmp_1_reg_666                                        |   1|   0|    1|          0|
    |tmp_22_reg_640                                       |   1|   0|    1|          0|
    |tmp_24_reg_631                                       |   1|   0|    1|          0|
    |tmp_2_reg_579                                        |  64|   0|   64|          0|
    |tmp_30_reg_635                                       |  14|   0|   14|          0|
    |tmp_34_reg_649                                       |  14|   0|   14|          0|
    |tmp_38_reg_708                                       |  14|   0|   14|          0|
    |tmp_39_reg_644                                       |  14|   0|   14|          0|
    |tmp_3_reg_584                                        |  64|   0|   64|          0|
    |tmp_41_reg_730                                       |   1|   0|    1|          0|
    |tmp_42_reg_734                                       |   1|   0|    1|          0|
    |tmp_8_reg_670                                        |   1|   0|    1|          0|
    |tmp_9_reg_606                                        |   1|   0|    1|          0|
    |tmp_reg_559                                          |   1|   0|    1|          0|
    |v_assign_1_reg_589                                   |  64|   0|   64|          0|
    |v_assign_reg_626                                     |  64|   0|   64|          0|
    |tmp_reg_559                                          |   0|   1|    1|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 590|   1|  591|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |  calc_eta_hw | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |  calc_eta_hw | return value |
|ap_start         |  in |    1| ap_ctrl_hs |  calc_eta_hw | return value |
|ap_done          | out |    1| ap_ctrl_hs |  calc_eta_hw | return value |
|ap_idle          | out |    1| ap_ctrl_hs |  calc_eta_hw | return value |
|ap_ready         | out |    1| ap_ctrl_hs |  calc_eta_hw | return value |
|hwSinhEta_V      |  in |   14|   ap_none  |  hwSinhEta_V |    scalar    |
|outEta_V         | out |   14|   ap_vld   |   outEta_V   |    pointer   |
|outEta_V_ap_vld  | out |    1|   ap_vld   |   outEta_V   |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 28
* Pipeline: 1
  Pipeline-0: II = 1, D = 28, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
* FSM state operations: 

 <State 1>: 3.21ns
ST_1: hwSinhEta_V_read (7)  [1/1] 0.00ns
:3  %hwSinhEta_V_read = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %hwSinhEta_V)

ST_1: tmp (9)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:410
:5  %tmp = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %hwSinhEta_V_read, i32 13)

ST_1: tmp_18 (12)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:414
:0  %tmp_18 = sext i14 %hwSinhEta_V_read to i32

ST_1: tmp_2 (13)  [6/6] 3.21ns  loc: src/tk-mu_simple.cpp:414
:1  %tmp_2 = sitofp i32 %tmp_18 to double

ST_1: r_V (61)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:411
:0  %r_V = xor i14 %hwSinhEta_V_read, -8192


 <State 2>: 3.21ns
ST_2: tmp_2 (13)  [5/6] 3.21ns  loc: src/tk-mu_simple.cpp:414
:1  %tmp_2 = sitofp i32 %tmp_18 to double

ST_2: tmp_s (62)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:411
:1  %tmp_s = zext i14 %r_V to i64

ST_2: tmp_3 (63)  [6/6] 3.21ns  loc: src/tk-mu_simple.cpp:411
:2  %tmp_3 = sitofp i64 %tmp_s to double


 <State 3>: 3.21ns
ST_3: tmp_2 (13)  [4/6] 3.21ns  loc: src/tk-mu_simple.cpp:414
:1  %tmp_2 = sitofp i32 %tmp_18 to double

ST_3: tmp_3 (63)  [5/6] 3.21ns  loc: src/tk-mu_simple.cpp:411
:2  %tmp_3 = sitofp i64 %tmp_s to double


 <State 4>: 3.21ns
ST_4: tmp_2 (13)  [3/6] 3.21ns  loc: src/tk-mu_simple.cpp:414
:1  %tmp_2 = sitofp i32 %tmp_18 to double

ST_4: tmp_3 (63)  [4/6] 3.21ns  loc: src/tk-mu_simple.cpp:411
:2  %tmp_3 = sitofp i64 %tmp_s to double


 <State 5>: 3.21ns
ST_5: tmp_2 (13)  [2/6] 3.21ns  loc: src/tk-mu_simple.cpp:414
:1  %tmp_2 = sitofp i32 %tmp_18 to double

ST_5: tmp_3 (63)  [3/6] 3.21ns  loc: src/tk-mu_simple.cpp:411
:2  %tmp_3 = sitofp i64 %tmp_s to double


 <State 6>: 3.21ns
ST_6: tmp_2 (13)  [1/6] 3.21ns  loc: src/tk-mu_simple.cpp:414
:1  %tmp_2 = sitofp i32 %tmp_18 to double

ST_6: tmp_3 (63)  [2/6] 3.21ns  loc: src/tk-mu_simple.cpp:411
:2  %tmp_3 = sitofp i64 %tmp_s to double


 <State 7>: 3.21ns
ST_7: v_assign_1 (14)  [10/10] 3.06ns  loc: src/tk-mu_simple.cpp:414
:2  %v_assign_1 = fmul double %tmp_2, 0x3F600000972ECF2E

ST_7: tmp_3 (63)  [1/6] 3.21ns  loc: src/tk-mu_simple.cpp:411
:2  %tmp_3 = sitofp i64 %tmp_s to double


 <State 8>: 3.06ns
ST_8: v_assign_1 (14)  [9/10] 3.06ns  loc: src/tk-mu_simple.cpp:414
:2  %v_assign_1 = fmul double %tmp_2, 0x3F600000972ECF2E

ST_8: v_assign (64)  [10/10] 3.06ns  loc: src/tk-mu_simple.cpp:411
:3  %v_assign = fmul double %tmp_3, 0x3F600000972ECF2E


 <State 9>: 3.06ns
ST_9: v_assign_1 (14)  [8/10] 3.06ns  loc: src/tk-mu_simple.cpp:414
:2  %v_assign_1 = fmul double %tmp_2, 0x3F600000972ECF2E

ST_9: v_assign (64)  [9/10] 3.06ns  loc: src/tk-mu_simple.cpp:411
:3  %v_assign = fmul double %tmp_3, 0x3F600000972ECF2E


 <State 10>: 3.06ns
ST_10: v_assign_1 (14)  [7/10] 3.06ns  loc: src/tk-mu_simple.cpp:414
:2  %v_assign_1 = fmul double %tmp_2, 0x3F600000972ECF2E

ST_10: v_assign (64)  [8/10] 3.06ns  loc: src/tk-mu_simple.cpp:411
:3  %v_assign = fmul double %tmp_3, 0x3F600000972ECF2E


 <State 11>: 3.06ns
ST_11: v_assign_1 (14)  [6/10] 3.06ns  loc: src/tk-mu_simple.cpp:414
:2  %v_assign_1 = fmul double %tmp_2, 0x3F600000972ECF2E

ST_11: v_assign (64)  [7/10] 3.06ns  loc: src/tk-mu_simple.cpp:411
:3  %v_assign = fmul double %tmp_3, 0x3F600000972ECF2E


 <State 12>: 3.06ns
ST_12: v_assign_1 (14)  [5/10] 3.06ns  loc: src/tk-mu_simple.cpp:414
:2  %v_assign_1 = fmul double %tmp_2, 0x3F600000972ECF2E

ST_12: v_assign (64)  [6/10] 3.06ns  loc: src/tk-mu_simple.cpp:411
:3  %v_assign = fmul double %tmp_3, 0x3F600000972ECF2E


 <State 13>: 3.06ns
ST_13: v_assign_1 (14)  [4/10] 3.06ns  loc: src/tk-mu_simple.cpp:414
:2  %v_assign_1 = fmul double %tmp_2, 0x3F600000972ECF2E

ST_13: v_assign (64)  [5/10] 3.06ns  loc: src/tk-mu_simple.cpp:411
:3  %v_assign = fmul double %tmp_3, 0x3F600000972ECF2E


 <State 14>: 3.06ns
ST_14: v_assign_1 (14)  [3/10] 3.06ns  loc: src/tk-mu_simple.cpp:414
:2  %v_assign_1 = fmul double %tmp_2, 0x3F600000972ECF2E

ST_14: v_assign (64)  [4/10] 3.06ns  loc: src/tk-mu_simple.cpp:411
:3  %v_assign = fmul double %tmp_3, 0x3F600000972ECF2E


 <State 15>: 3.06ns
ST_15: v_assign_1 (14)  [2/10] 3.06ns  loc: src/tk-mu_simple.cpp:414
:2  %v_assign_1 = fmul double %tmp_2, 0x3F600000972ECF2E

ST_15: v_assign (64)  [3/10] 3.06ns  loc: src/tk-mu_simple.cpp:411
:3  %v_assign = fmul double %tmp_3, 0x3F600000972ECF2E


 <State 16>: 3.06ns
ST_16: v_assign_1 (14)  [1/10] 3.06ns  loc: src/tk-mu_simple.cpp:414
:2  %v_assign_1 = fmul double %tmp_2, 0x3F600000972ECF2E

ST_16: v_assign (64)  [2/10] 3.06ns  loc: src/tk-mu_simple.cpp:411
:3  %v_assign = fmul double %tmp_3, 0x3F600000972ECF2E


 <State 17>: 3.37ns
ST_17: ireg_V_1 (15)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:414
:3  %ireg_V_1 = bitcast double %v_assign_1 to i64

ST_17: tmp_23 (16)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:414
:4  %tmp_23 = trunc i64 %ireg_V_1 to i63

ST_17: isneg_1 (17)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:414
:5  %isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)

ST_17: exp_tmp_V_1 (18)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:414
:6  %exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)

ST_17: tmp_7 (19)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:414
:7  %tmp_7 = zext i11 %exp_tmp_V_1 to i12

ST_17: tmp_31 (20)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:414
:8  %tmp_31 = trunc i64 %ireg_V_1 to i52

ST_17: tmp_5 (21)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:414
:9  %tmp_5 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_31)

ST_17: p_Result_1 (22)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:414
:10  %p_Result_1 = zext i53 %tmp_5 to i54

ST_17: man_V_4 (23)  [1/1] 1.99ns  loc: src/tk-mu_simple.cpp:414
:11  %man_V_4 = sub i54 0, %p_Result_1

ST_17: man_V_5 (24)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:414
:12  %man_V_5 = select i1 %isneg_1, i54 %man_V_4, i54 %p_Result_1

ST_17: tmp_9 (25)  [1/1] 1.60ns  loc: src/tk-mu_simple.cpp:414
:13  %tmp_9 = icmp eq i63 %tmp_23, 0

ST_17: StgValue_76 (26)  [1/1] 1.20ns  loc: src/tk-mu_simple.cpp:414
:14  br i1 %tmp_9, label %ap_fixed_base.exit, label %11

ST_17: F2_1 (28)  [1/1] 1.33ns  loc: src/tk-mu_simple.cpp:414
:0  %F2_1 = sub i12 1075, %tmp_7

ST_17: tmp_13 (29)  [1/1] 1.25ns  loc: src/tk-mu_simple.cpp:414
:1  %tmp_13 = icmp sgt i12 %F2_1, 10

ST_17: tmp_14 (30)  [1/1] 1.33ns  loc: src/tk-mu_simple.cpp:414
:2  %tmp_14 = add i12 %F2_1, -10

ST_17: tmp_15 (31)  [1/1] 1.33ns  loc: src/tk-mu_simple.cpp:414
:3  %tmp_15 = sub i12 10, %F2_1

ST_17: sh_amt_1 (32)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:414
:4  %sh_amt_1 = select i1 %tmp_13, i12 %tmp_14, i12 %tmp_15

ST_17: tmp_16 (35)  [1/1] 1.25ns  loc: src/tk-mu_simple.cpp:414
:7  %tmp_16 = icmp eq i12 %F2_1, 10

ST_17: StgValue_83 (36)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:414
:8  br i1 %tmp_16, label %12, label %13

ST_17: StgValue_84 (38)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:414
:0  br i1 %tmp_13, label %14, label %17

ST_17: v_assign (64)  [1/10] 3.06ns  loc: src/tk-mu_simple.cpp:411
:3  %v_assign = fmul double %tmp_3, 0x3F600000972ECF2E


 <State 18>: 3.37ns
ST_18: sh_amt_1_cast1 (33)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:414
:5  %sh_amt_1_cast1 = sext i12 %sh_amt_1 to i14

ST_18: sh_amt_1_cast (34)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:414
:6  %sh_amt_1_cast = sext i12 %sh_amt_1 to i32

ST_18: tmp_37 (40)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:414
:0  %tmp_37 = trunc i54 %man_V_5 to i14

ST_18: tmp_24 (41)  [1/1] 1.25ns  loc: src/tk-mu_simple.cpp:414
:1  %tmp_24 = icmp ult i12 %sh_amt_1, 14

ST_18: StgValue_90 (42)  [1/1] 1.20ns  loc: src/tk-mu_simple.cpp:414
:2  br i1 %tmp_24, label %18, label %ap_fixed_base.exit

ST_18: tmp_30 (44)  [1/1] 1.98ns  loc: src/tk-mu_simple.cpp:414
:0  %tmp_30 = shl i14 %tmp_37, %sh_amt_1_cast1

ST_18: tmp_22 (47)  [1/1] 1.25ns  loc: src/tk-mu_simple.cpp:414
:0  %tmp_22 = icmp ult i12 %sh_amt_1, 54

ST_18: StgValue_93 (48)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:414
:1  br i1 %tmp_22, label %15, label %16

ST_18: tmp_28 (53)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:414
:0  %tmp_28 = zext i32 %sh_amt_1_cast to i54

ST_18: tmp_29 (54)  [1/1] 2.57ns  loc: src/tk-mu_simple.cpp:414
:1  %tmp_29 = ashr i54 %man_V_5, %tmp_28

ST_18: tmp_39 (55)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:414
:2  %tmp_39 = trunc i54 %tmp_29 to i14

ST_18: tmp_34 (58)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:414
:0  %tmp_34 = trunc i54 %man_V_5 to i14

ST_18: ireg_V (65)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:411
:4  %ireg_V = bitcast double %v_assign to i64

ST_18: tmp_17 (66)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:411
:5  %tmp_17 = trunc i64 %ireg_V to i63

ST_18: isneg (67)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:411
:6  %isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

ST_18: exp_tmp_V (68)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:411
:7  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

ST_18: tmp_6 (69)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:411
:8  %tmp_6 = zext i11 %exp_tmp_V to i12

ST_18: tmp_20 (70)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:411
:9  %tmp_20 = trunc i64 %ireg_V to i52

ST_18: tmp_4 (71)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:411
:10  %tmp_4 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_20)

ST_18: p_Result_s (72)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:411
:11  %p_Result_s = zext i53 %tmp_4 to i54

ST_18: man_V_1 (73)  [1/1] 1.99ns  loc: src/tk-mu_simple.cpp:411
:12  %man_V_1 = sub i54 0, %p_Result_s

ST_18: man_V_2 (74)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:411
:13  %man_V_2 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_s

ST_18: tmp_1 (75)  [1/1] 1.60ns  loc: src/tk-mu_simple.cpp:411
:14  %tmp_1 = icmp eq i63 %tmp_17, 0

ST_18: StgValue_109 (76)  [1/1] 1.20ns  loc: src/tk-mu_simple.cpp:411
:15  br i1 %tmp_1, label %ap_fixed_base.exit, label %2

ST_18: F2 (78)  [1/1] 1.33ns  loc: src/tk-mu_simple.cpp:411
:0  %F2 = sub i12 1075, %tmp_6

ST_18: tmp_8 (79)  [1/1] 1.25ns  loc: src/tk-mu_simple.cpp:411
:1  %tmp_8 = icmp sgt i12 %F2, 10

ST_18: tmp_10 (80)  [1/1] 1.33ns  loc: src/tk-mu_simple.cpp:411
:2  %tmp_10 = add i12 %F2, -10

ST_18: tmp_11 (81)  [1/1] 1.33ns  loc: src/tk-mu_simple.cpp:411
:3  %tmp_11 = sub i12 10, %F2

ST_18: sh_amt (82)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:411
:4  %sh_amt = select i1 %tmp_8, i12 %tmp_10, i12 %tmp_11

ST_18: tmp_12 (85)  [1/1] 1.25ns  loc: src/tk-mu_simple.cpp:411
:7  %tmp_12 = icmp eq i12 %F2, 10

ST_18: StgValue_116 (86)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:411
:8  br i1 %tmp_12, label %3, label %4

ST_18: StgValue_117 (88)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:411
:0  br i1 %tmp_8, label %5, label %8


 <State 19>: 3.18ns
ST_19: StgValue_118 (45)  [1/1] 1.20ns  loc: src/tk-mu_simple.cpp:414
:1  br label %ap_fixed_base.exit

ST_19: p_3 (50)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:414
:0  %p_3 = select i1 %isneg_1, i14 -1, i14 0

ST_19: StgValue_120 (51)  [1/1] 1.20ns  loc: src/tk-mu_simple.cpp:414
:1  br label %ap_fixed_base.exit

ST_19: StgValue_121 (56)  [1/1] 1.20ns  loc: src/tk-mu_simple.cpp:414
:3  br label %ap_fixed_base.exit

ST_19: StgValue_122 (59)  [1/1] 1.20ns  loc: src/tk-mu_simple.cpp:414
:1  br label %ap_fixed_base.exit

ST_19: sh_amt_cast2 (83)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:411
:5  %sh_amt_cast2 = sext i12 %sh_amt to i14

ST_19: sh_amt_cast (84)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:411
:6  %sh_amt_cast = sext i12 %sh_amt to i32

ST_19: tmp_36 (90)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:411
:0  %tmp_36 = trunc i54 %man_V_2 to i14

ST_19: tmp_21 (91)  [1/1] 1.25ns  loc: src/tk-mu_simple.cpp:411
:1  %tmp_21 = icmp ult i12 %sh_amt, 14

ST_19: StgValue_127 (92)  [1/1] 1.20ns  loc: src/tk-mu_simple.cpp:411
:2  br i1 %tmp_21, label %9, label %ap_fixed_base.exit

ST_19: tmp_27 (94)  [1/1] 1.98ns  loc: src/tk-mu_simple.cpp:411
:0  %tmp_27 = shl i14 %tmp_36, %sh_amt_cast2

ST_19: StgValue_129 (95)  [1/1] 1.20ns  loc: src/tk-mu_simple.cpp:411
:1  br label %ap_fixed_base.exit

ST_19: tmp_19 (97)  [1/1] 1.25ns  loc: src/tk-mu_simple.cpp:411
:0  %tmp_19 = icmp ult i12 %sh_amt, 54

ST_19: StgValue_131 (98)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:411
:1  br i1 %tmp_19, label %6, label %7

ST_19: p_2 (100)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:411
:0  %p_2 = select i1 %isneg, i14 -1, i14 0

ST_19: StgValue_133 (101)  [1/1] 1.20ns  loc: src/tk-mu_simple.cpp:411
:1  br label %ap_fixed_base.exit

ST_19: tmp_25 (103)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:411
:0  %tmp_25 = zext i32 %sh_amt_cast to i54

ST_19: tmp_26 (104)  [1/1] 2.57ns  loc: src/tk-mu_simple.cpp:411
:1  %tmp_26 = ashr i54 %man_V_2, %tmp_25

ST_19: tmp_38 (105)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:411
:2  %tmp_38 = trunc i54 %tmp_26 to i14

ST_19: tmp_33 (108)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:411
:0  %tmp_33 = trunc i54 %man_V_2 to i14

ST_19: StgValue_138 (109)  [1/1] 1.20ns  loc: src/tk-mu_simple.cpp:411
:1  br label %ap_fixed_base.exit


 <State 20>: 1.20ns
ST_20: StgValue_139 (106)  [1/1] 1.20ns  loc: src/tk-mu_simple.cpp:411
:3  br label %ap_fixed_base.exit

ST_20: absSinhEta_V (111)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:411
ap_fixed_base.exit:0  %absSinhEta_V = phi i14 [ 0, %1 ], [ %tmp_33, %3 ], [ %tmp_38, %6 ], [ %tmp_27, %9 ], [ 0, %8 ], [ %p_2, %7 ], [ 0, %10 ], [ %tmp_34, %12 ], [ %tmp_39, %15 ], [ %tmp_30, %18 ], [ 0, %17 ], [ %p_3, %16 ]

ST_20: inhwEta_V (112)  [7/7] 0.00ns  loc: src/tk-mu_simple.h:396->src/tk-mu_simple.cpp:416
ap_fixed_base.exit:1  %inhwEta_V = call fastcc i12 @arcsinh(i14 %absSinhEta_V)


 <State 21>: 3.49ns
ST_21: inhwEta_V (112)  [6/7] 3.49ns  loc: src/tk-mu_simple.h:396->src/tk-mu_simple.cpp:416
ap_fixed_base.exit:1  %inhwEta_V = call fastcc i12 @arcsinh(i14 %absSinhEta_V)


 <State 22>: 3.49ns
ST_22: inhwEta_V (112)  [5/7] 3.49ns  loc: src/tk-mu_simple.h:396->src/tk-mu_simple.cpp:416
ap_fixed_base.exit:1  %inhwEta_V = call fastcc i12 @arcsinh(i14 %absSinhEta_V)


 <State 23>: 3.49ns
ST_23: inhwEta_V (112)  [4/7] 3.49ns  loc: src/tk-mu_simple.h:396->src/tk-mu_simple.cpp:416
ap_fixed_base.exit:1  %inhwEta_V = call fastcc i12 @arcsinh(i14 %absSinhEta_V)


 <State 24>: 3.49ns
ST_24: inhwEta_V (112)  [3/7] 3.49ns  loc: src/tk-mu_simple.h:396->src/tk-mu_simple.cpp:416
ap_fixed_base.exit:1  %inhwEta_V = call fastcc i12 @arcsinh(i14 %absSinhEta_V)


 <State 25>: 3.49ns
ST_25: inhwEta_V (112)  [2/7] 3.49ns  loc: src/tk-mu_simple.h:396->src/tk-mu_simple.cpp:416
ap_fixed_base.exit:1  %inhwEta_V = call fastcc i12 @arcsinh(i14 %absSinhEta_V)


 <State 26>: 3.10ns
ST_26: inhwEta_V (112)  [1/7] 3.10ns  loc: src/tk-mu_simple.h:396->src/tk-mu_simple.cpp:416
ap_fixed_base.exit:1  %inhwEta_V = call fastcc i12 @arcsinh(i14 %absSinhEta_V)


 <State 27>: 2.93ns
ST_27: StgValue_148 (10)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:410
:6  br i1 %tmp, label %1, label %10

ST_27: inhwEta_V_2_cast (113)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:416
ap_fixed_base.exit:2  %inhwEta_V_2_cast = zext i12 %inhwEta_V to i13

ST_27: inhwEta_V_1 (114)  [1/1] 1.33ns  loc: src/tk-mu_simple.cpp:418
ap_fixed_base.exit:3  %inhwEta_V_1 = sub i13 0, %inhwEta_V_2_cast

ST_27: p_Val2_4_call_ret (115)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:418
ap_fixed_base.exit:4  %p_Val2_4_call_ret = select i1 %tmp, i13 %inhwEta_V_1, i13 %inhwEta_V_2_cast

ST_27: tmp_40 (116)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:420
ap_fixed_base.exit:5  %tmp_40 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %p_Val2_4_call_ret, i32 1, i32 12)

ST_27: ret_V_cast (117)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:420
ap_fixed_base.exit:6  %ret_V_cast = sext i12 %tmp_40 to i14

ST_27: tmp_41 (118)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:420
ap_fixed_base.exit:7  %tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_Val2_4_call_ret, i32 12)

ST_27: StgValue_155 (119)  [1/1] 0.89ns  loc: src/tk-mu_simple.cpp:420
ap_fixed_base.exit:8  br i1 %tmp_41, label %19, label %_ZN6ap_intILi14EEC1ILi46ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

ST_27: tmp_42 (121)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:418
:0  %tmp_42 = trunc i13 %p_Val2_4_call_ret to i1


 <State 28>: 2.93ns
ST_28: StgValue_157 (4)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i14 %hwSinhEta_V), !map !383

ST_28: StgValue_158 (5)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i14* %outEta_V), !map !389

ST_28: StgValue_159 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @calc_eta_hw_str) nounwind

ST_28: StgValue_160 (8)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:406
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_28: p_Result_s_12 (122)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:420
:1  %p_Result_s_12 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 %tmp_42, i9 0)

ST_28: tmp_32 (123)  [1/1] 1.23ns  loc: src/tk-mu_simple.cpp:420
:2  %tmp_32 = icmp eq i10 %p_Result_s_12, 0

ST_28: ret_V (124)  [1/1] 1.33ns  loc: src/tk-mu_simple.cpp:420
:3  %ret_V = add i14 1, %ret_V_cast

ST_28: p_s (125)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:420
:4  %p_s = select i1 %tmp_32, i14 %ret_V_cast, i14 %ret_V

ST_28: StgValue_165 (126)  [1/1] 0.89ns  loc: src/tk-mu_simple.cpp:420
:5  br label %_ZN6ap_intILi14EEC1ILi46ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

ST_28: p_1 (128)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:420
_ZN6ap_intILi14EEC1ILi46ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0  %p_1 = phi i14 [ %p_s, %19 ], [ %ret_V_cast, %ap_fixed_base.exit ]

ST_28: StgValue_167 (129)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:420
_ZN6ap_intILi14EEC1ILi46ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  call void @_ssdm_op_Write.ap_auto.i14P(i14* %outEta_V, i14 %p_1)

ST_28: StgValue_168 (130)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:421
_ZN6ap_intILi14EEC1ILi46ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hwSinhEta_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outEta_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arcsinh_table1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
hwSinhEta_V_read  (read          ) [ 00000000000000000000000000000]
tmp               (bitselect     ) [ 01111111111111111111111111110]
tmp_18            (sext          ) [ 01111110000000000000000000000]
r_V               (xor           ) [ 01100000000000000000000000000]
tmp_s             (zext          ) [ 01011111000000000000000000000]
tmp_2             (sitodp        ) [ 01000001111111111000000000000]
tmp_3             (sitodp        ) [ 01000000111111111100000000000]
v_assign_1        (dmul          ) [ 01000000000000000100000000000]
ireg_V_1          (bitcast       ) [ 00000000000000000000000000000]
tmp_23            (trunc         ) [ 00000000000000000000000000000]
isneg_1           (bitselect     ) [ 01000000000000000011000000000]
exp_tmp_V_1       (partselect    ) [ 00000000000000000000000000000]
tmp_7             (zext          ) [ 00000000000000000000000000000]
tmp_31            (trunc         ) [ 00000000000000000000000000000]
tmp_5             (bitconcatenate) [ 00000000000000000000000000000]
p_Result_1        (zext          ) [ 00000000000000000000000000000]
man_V_4           (sub           ) [ 00000000000000000000000000000]
man_V_5           (select        ) [ 01000000000000000010000000000]
tmp_9             (icmp          ) [ 01000000000000000111000000000]
StgValue_76       (br            ) [ 01000000000000000111100000000]
F2_1              (sub           ) [ 00000000000000000000000000000]
tmp_13            (icmp          ) [ 01000000000000000011000000000]
tmp_14            (add           ) [ 00000000000000000000000000000]
tmp_15            (sub           ) [ 00000000000000000000000000000]
sh_amt_1          (select        ) [ 01000000000000000010000000000]
tmp_16            (icmp          ) [ 01000000000000000111000000000]
StgValue_83       (br            ) [ 00000000000000000000000000000]
StgValue_84       (br            ) [ 00000000000000000000000000000]
v_assign          (dmul          ) [ 01000000000000000010000000000]
sh_amt_1_cast1    (sext          ) [ 00000000000000000000000000000]
sh_amt_1_cast     (sext          ) [ 00000000000000000000000000000]
tmp_37            (trunc         ) [ 00000000000000000000000000000]
tmp_24            (icmp          ) [ 01000000000000000011000000000]
StgValue_90       (br            ) [ 01000000000000000111100000000]
tmp_30            (shl           ) [ 01000000000000000111100000000]
tmp_22            (icmp          ) [ 01000000000000000011000000000]
StgValue_93       (br            ) [ 00000000000000000000000000000]
tmp_28            (zext          ) [ 00000000000000000000000000000]
tmp_29            (ashr          ) [ 00000000000000000000000000000]
tmp_39            (trunc         ) [ 01000000000000000111100000000]
tmp_34            (trunc         ) [ 01000000000000000111100000000]
ireg_V            (bitcast       ) [ 00000000000000000000000000000]
tmp_17            (trunc         ) [ 00000000000000000000000000000]
isneg             (bitselect     ) [ 01000000000000000001000000000]
exp_tmp_V         (partselect    ) [ 00000000000000000000000000000]
tmp_6             (zext          ) [ 00000000000000000000000000000]
tmp_20            (trunc         ) [ 00000000000000000000000000000]
tmp_4             (bitconcatenate) [ 00000000000000000000000000000]
p_Result_s        (zext          ) [ 00000000000000000000000000000]
man_V_1           (sub           ) [ 00000000000000000000000000000]
man_V_2           (select        ) [ 01000000000000000001000000000]
tmp_1             (icmp          ) [ 01000000000000000011100000000]
StgValue_109      (br            ) [ 01000000000000000111100000000]
F2                (sub           ) [ 00000000000000000000000000000]
tmp_8             (icmp          ) [ 01000000000000000001100000000]
tmp_10            (add           ) [ 00000000000000000000000000000]
tmp_11            (sub           ) [ 00000000000000000000000000000]
sh_amt            (select        ) [ 01000000000000000001000000000]
tmp_12            (icmp          ) [ 01000000000000000011100000000]
StgValue_116      (br            ) [ 00000000000000000000000000000]
StgValue_117      (br            ) [ 00000000000000000000000000000]
StgValue_118      (br            ) [ 01000000000000000111100000000]
p_3               (select        ) [ 01000000000000000111100000000]
StgValue_120      (br            ) [ 01000000000000000111100000000]
StgValue_121      (br            ) [ 01000000000000000111100000000]
StgValue_122      (br            ) [ 01000000000000000111100000000]
sh_amt_cast2      (sext          ) [ 00000000000000000000000000000]
sh_amt_cast       (sext          ) [ 00000000000000000000000000000]
tmp_36            (trunc         ) [ 00000000000000000000000000000]
tmp_21            (icmp          ) [ 01000000000000000001000000000]
StgValue_127      (br            ) [ 01000000000000000111100000000]
tmp_27            (shl           ) [ 01000000000000000111100000000]
StgValue_129      (br            ) [ 01000000000000000111100000000]
tmp_19            (icmp          ) [ 01000000000000000001100000000]
StgValue_131      (br            ) [ 00000000000000000000000000000]
p_2               (select        ) [ 01000000000000000111100000000]
StgValue_133      (br            ) [ 01000000000000000111100000000]
tmp_25            (zext          ) [ 00000000000000000000000000000]
tmp_26            (ashr          ) [ 00000000000000000000000000000]
tmp_38            (trunc         ) [ 01000000000000000111100000000]
tmp_33            (trunc         ) [ 01000000000000000111100000000]
StgValue_138      (br            ) [ 01000000000000000111100000000]
StgValue_139      (br            ) [ 00000000000000000000000000000]
absSinhEta_V      (phi           ) [ 01000000000000000000100000000]
inhwEta_V         (call          ) [ 01000000000000000000000000010]
StgValue_148      (br            ) [ 00000000000000000000000000000]
inhwEta_V_2_cast  (zext          ) [ 00000000000000000000000000000]
inhwEta_V_1       (sub           ) [ 00000000000000000000000000000]
p_Val2_4_call_ret (select        ) [ 00000000000000000000000000000]
tmp_40            (partselect    ) [ 00000000000000000000000000000]
ret_V_cast        (sext          ) [ 01000000000000000000000000011]
tmp_41            (bitselect     ) [ 01000000000000000000000000011]
StgValue_155      (br            ) [ 01000000000000000000000000011]
tmp_42            (trunc         ) [ 01000000000000000000000000001]
StgValue_157      (specbitsmap   ) [ 00000000000000000000000000000]
StgValue_158      (specbitsmap   ) [ 00000000000000000000000000000]
StgValue_159      (spectopmodule ) [ 00000000000000000000000000000]
StgValue_160      (specpipeline  ) [ 00000000000000000000000000000]
p_Result_s_12     (bitconcatenate) [ 00000000000000000000000000000]
tmp_32            (icmp          ) [ 00000000000000000000000000000]
ret_V             (add           ) [ 00000000000000000000000000000]
p_s               (select        ) [ 00000000000000000000000000000]
StgValue_165      (br            ) [ 00000000000000000000000000000]
p_1               (phi           ) [ 01000000000000000000000000001]
StgValue_167      (write         ) [ 00000000000000000000000000000]
StgValue_168      (ret           ) [ 00000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hwSinhEta_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hwSinhEta_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outEta_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outEta_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arcsinh_table1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arcsinh_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arcsinh"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="calc_eta_hw_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i1.i9"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i14P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="hwSinhEta_V_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="14" slack="0"/>
<pin id="86" dir="0" index="1" bw="14" slack="0"/>
<pin id="87" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hwSinhEta_V_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="StgValue_167_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="14" slack="0"/>
<pin id="93" dir="0" index="2" bw="14" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_167/28 "/>
</bind>
</comp>

<comp id="97" class="1005" name="absSinhEta_V_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="14" slack="1"/>
<pin id="99" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="absSinhEta_V (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="absSinhEta_V_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="2"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="14" slack="1"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="4" bw="14" slack="1"/>
<pin id="107" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="6" bw="14" slack="1"/>
<pin id="109" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="8" bw="1" slack="1"/>
<pin id="111" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="10" bw="14" slack="1"/>
<pin id="113" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="12" bw="1" slack="3"/>
<pin id="115" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="14" bw="14" slack="2"/>
<pin id="117" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="16" bw="14" slack="2"/>
<pin id="119" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="18" bw="14" slack="2"/>
<pin id="121" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="20" bw="1" slack="2"/>
<pin id="123" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="22" bw="14" slack="1"/>
<pin id="125" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="24" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="absSinhEta_V/20 "/>
</bind>
</comp>

<comp id="132" class="1005" name="p_1_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="134" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_1 (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="p_1_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="14" slack="0"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="12" slack="1"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_1/28 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_arcsinh_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="12" slack="0"/>
<pin id="144" dir="0" index="1" bw="14" slack="0"/>
<pin id="145" dir="0" index="2" bw="12" slack="0"/>
<pin id="146" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="inhwEta_V/20 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="1"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="v_assign_1/7 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="64" slack="1"/>
<pin id="157" dir="0" index="1" bw="64" slack="0"/>
<pin id="158" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="v_assign/8 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="14" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="14" slack="0"/>
<pin id="165" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="14" slack="0"/>
<pin id="169" dir="0" index="2" bw="5" slack="0"/>
<pin id="170" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_18_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="14" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="r_V_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="14" slack="0"/>
<pin id="181" dir="0" index="1" bw="14" slack="0"/>
<pin id="182" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_s_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="14" slack="1"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="ireg_V_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="1"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V_1/17 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_23_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/17 "/>
</bind>
</comp>

<comp id="196" class="1004" name="isneg_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="0" index="2" bw="7" slack="0"/>
<pin id="200" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg_1/17 "/>
</bind>
</comp>

<comp id="204" class="1004" name="exp_tmp_V_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="11" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="0" index="2" bw="7" slack="0"/>
<pin id="208" dir="0" index="3" bw="7" slack="0"/>
<pin id="209" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V_1/17 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_7_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="11" slack="0"/>
<pin id="216" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/17 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_31_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="0"/>
<pin id="220" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_31/17 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_5_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="53" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="52" slack="0"/>
<pin id="226" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/17 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_Result_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="53" slack="0"/>
<pin id="232" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_1/17 "/>
</bind>
</comp>

<comp id="234" class="1004" name="man_V_4_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="53" slack="0"/>
<pin id="237" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_4/17 "/>
</bind>
</comp>

<comp id="240" class="1004" name="man_V_5_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="54" slack="0"/>
<pin id="243" dir="0" index="2" bw="54" slack="0"/>
<pin id="244" dir="1" index="3" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_5/17 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_9_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="63" slack="0"/>
<pin id="250" dir="0" index="1" bw="63" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/17 "/>
</bind>
</comp>

<comp id="254" class="1004" name="F2_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="12" slack="0"/>
<pin id="256" dir="0" index="1" bw="11" slack="0"/>
<pin id="257" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2_1/17 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_13_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="12" slack="0"/>
<pin id="262" dir="0" index="1" bw="12" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/17 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_14_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="12" slack="0"/>
<pin id="268" dir="0" index="1" bw="5" slack="0"/>
<pin id="269" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/17 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_15_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="0"/>
<pin id="274" dir="0" index="1" bw="12" slack="0"/>
<pin id="275" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_15/17 "/>
</bind>
</comp>

<comp id="278" class="1004" name="sh_amt_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="12" slack="0"/>
<pin id="281" dir="0" index="2" bw="12" slack="0"/>
<pin id="282" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt_1/17 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_16_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="12" slack="0"/>
<pin id="288" dir="0" index="1" bw="12" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/17 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sh_amt_1_cast1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="12" slack="1"/>
<pin id="294" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_amt_1_cast1/18 "/>
</bind>
</comp>

<comp id="295" class="1004" name="sh_amt_1_cast_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="12" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_amt_1_cast/18 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_37_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="54" slack="1"/>
<pin id="300" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_37/18 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_24_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="12" slack="1"/>
<pin id="303" dir="0" index="1" bw="12" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24/18 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_30_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="14" slack="0"/>
<pin id="308" dir="0" index="1" bw="12" slack="0"/>
<pin id="309" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_30/18 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_22_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="12" slack="1"/>
<pin id="314" dir="0" index="1" bw="12" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22/18 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_28_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="12" slack="0"/>
<pin id="319" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28/18 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_29_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="54" slack="1"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_29/18 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_39_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="54" slack="0"/>
<pin id="328" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_39/18 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_34_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="54" slack="1"/>
<pin id="332" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_34/18 "/>
</bind>
</comp>

<comp id="333" class="1004" name="ireg_V_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="1"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/18 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_17_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="0"/>
<pin id="338" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/18 "/>
</bind>
</comp>

<comp id="340" class="1004" name="isneg_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="64" slack="0"/>
<pin id="343" dir="0" index="2" bw="7" slack="0"/>
<pin id="344" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/18 "/>
</bind>
</comp>

<comp id="348" class="1004" name="exp_tmp_V_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="11" slack="0"/>
<pin id="350" dir="0" index="1" bw="64" slack="0"/>
<pin id="351" dir="0" index="2" bw="7" slack="0"/>
<pin id="352" dir="0" index="3" bw="7" slack="0"/>
<pin id="353" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/18 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_6_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="11" slack="0"/>
<pin id="360" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/18 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_20_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="0"/>
<pin id="364" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/18 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_4_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="53" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="52" slack="0"/>
<pin id="370" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/18 "/>
</bind>
</comp>

<comp id="374" class="1004" name="p_Result_s_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="53" slack="0"/>
<pin id="376" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_s/18 "/>
</bind>
</comp>

<comp id="378" class="1004" name="man_V_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="53" slack="0"/>
<pin id="381" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/18 "/>
</bind>
</comp>

<comp id="384" class="1004" name="man_V_2_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="54" slack="0"/>
<pin id="387" dir="0" index="2" bw="54" slack="0"/>
<pin id="388" dir="1" index="3" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/18 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="63" slack="0"/>
<pin id="394" dir="0" index="1" bw="63" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/18 "/>
</bind>
</comp>

<comp id="398" class="1004" name="F2_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="12" slack="0"/>
<pin id="400" dir="0" index="1" bw="11" slack="0"/>
<pin id="401" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/18 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_8_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="12" slack="0"/>
<pin id="406" dir="0" index="1" bw="12" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/18 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_10_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="12" slack="0"/>
<pin id="412" dir="0" index="1" bw="5" slack="0"/>
<pin id="413" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/18 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_11_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="5" slack="0"/>
<pin id="418" dir="0" index="1" bw="12" slack="0"/>
<pin id="419" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_11/18 "/>
</bind>
</comp>

<comp id="422" class="1004" name="sh_amt_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="12" slack="0"/>
<pin id="425" dir="0" index="2" bw="12" slack="0"/>
<pin id="426" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/18 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_12_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="12" slack="0"/>
<pin id="432" dir="0" index="1" bw="12" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/18 "/>
</bind>
</comp>

<comp id="436" class="1004" name="p_3_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="2"/>
<pin id="438" dir="0" index="1" bw="14" slack="0"/>
<pin id="439" dir="0" index="2" bw="14" slack="0"/>
<pin id="440" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_3/19 "/>
</bind>
</comp>

<comp id="443" class="1004" name="sh_amt_cast2_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="12" slack="1"/>
<pin id="445" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_amt_cast2/19 "/>
</bind>
</comp>

<comp id="446" class="1004" name="sh_amt_cast_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="12" slack="1"/>
<pin id="448" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_amt_cast/19 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_36_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="54" slack="1"/>
<pin id="451" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_36/19 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_21_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="12" slack="1"/>
<pin id="454" dir="0" index="1" bw="12" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21/19 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_27_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="14" slack="0"/>
<pin id="459" dir="0" index="1" bw="12" slack="0"/>
<pin id="460" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_27/19 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_19_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="12" slack="1"/>
<pin id="465" dir="0" index="1" bw="12" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19/19 "/>
</bind>
</comp>

<comp id="468" class="1004" name="p_2_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="1"/>
<pin id="470" dir="0" index="1" bw="14" slack="0"/>
<pin id="471" dir="0" index="2" bw="14" slack="0"/>
<pin id="472" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_2/19 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_25_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="12" slack="0"/>
<pin id="477" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25/19 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_26_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="54" slack="1"/>
<pin id="481" dir="0" index="1" bw="32" slack="0"/>
<pin id="482" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_26/19 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_38_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="54" slack="0"/>
<pin id="486" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_38/19 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_33_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="54" slack="1"/>
<pin id="490" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_33/19 "/>
</bind>
</comp>

<comp id="491" class="1004" name="inhwEta_V_2_cast_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="12" slack="1"/>
<pin id="493" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="inhwEta_V_2_cast/27 "/>
</bind>
</comp>

<comp id="494" class="1004" name="inhwEta_V_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="12" slack="0"/>
<pin id="497" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="inhwEta_V_1/27 "/>
</bind>
</comp>

<comp id="500" class="1004" name="p_Val2_4_call_ret_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="26"/>
<pin id="502" dir="0" index="1" bw="13" slack="0"/>
<pin id="503" dir="0" index="2" bw="13" slack="0"/>
<pin id="504" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_4_call_ret/27 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_40_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="12" slack="0"/>
<pin id="509" dir="0" index="1" bw="13" slack="0"/>
<pin id="510" dir="0" index="2" bw="1" slack="0"/>
<pin id="511" dir="0" index="3" bw="5" slack="0"/>
<pin id="512" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_40/27 "/>
</bind>
</comp>

<comp id="517" class="1004" name="ret_V_cast_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="12" slack="0"/>
<pin id="519" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="ret_V_cast/27 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_41_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="13" slack="0"/>
<pin id="524" dir="0" index="2" bw="5" slack="0"/>
<pin id="525" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_41/27 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_42_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="13" slack="0"/>
<pin id="531" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_42/27 "/>
</bind>
</comp>

<comp id="533" class="1004" name="p_Result_s_12_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="10" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="1"/>
<pin id="536" dir="0" index="2" bw="1" slack="0"/>
<pin id="537" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s_12/28 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_32_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="10" slack="0"/>
<pin id="542" dir="0" index="1" bw="10" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_32/28 "/>
</bind>
</comp>

<comp id="546" class="1004" name="ret_V_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="12" slack="1"/>
<pin id="549" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/28 "/>
</bind>
</comp>

<comp id="551" class="1004" name="p_s_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="14" slack="1"/>
<pin id="554" dir="0" index="2" bw="14" slack="0"/>
<pin id="555" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/28 "/>
</bind>
</comp>

<comp id="559" class="1005" name="tmp_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="1"/>
<pin id="561" dir="1" index="1" bw="1" slack="26"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="564" class="1005" name="tmp_18_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="1"/>
<pin id="566" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="569" class="1005" name="r_V_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="14" slack="1"/>
<pin id="571" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="574" class="1005" name="tmp_s_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="64" slack="1"/>
<pin id="576" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="579" class="1005" name="tmp_2_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="64" slack="1"/>
<pin id="581" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="584" class="1005" name="tmp_3_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="64" slack="1"/>
<pin id="586" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="589" class="1005" name="v_assign_1_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="64" slack="1"/>
<pin id="591" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_assign_1 "/>
</bind>
</comp>

<comp id="594" class="1005" name="isneg_1_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="2"/>
<pin id="596" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="isneg_1 "/>
</bind>
</comp>

<comp id="599" class="1005" name="man_V_5_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="54" slack="1"/>
<pin id="601" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_5 "/>
</bind>
</comp>

<comp id="606" class="1005" name="tmp_9_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="1"/>
<pin id="608" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="610" class="1005" name="tmp_13_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="1"/>
<pin id="612" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="614" class="1005" name="sh_amt_1_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="12" slack="1"/>
<pin id="616" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt_1 "/>
</bind>
</comp>

<comp id="622" class="1005" name="tmp_16_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="1"/>
<pin id="624" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="626" class="1005" name="v_assign_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="64" slack="1"/>
<pin id="628" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_assign "/>
</bind>
</comp>

<comp id="631" class="1005" name="tmp_24_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="1"/>
<pin id="633" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="635" class="1005" name="tmp_30_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="14" slack="2"/>
<pin id="637" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="640" class="1005" name="tmp_22_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="1"/>
<pin id="642" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="644" class="1005" name="tmp_39_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="14" slack="2"/>
<pin id="646" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="649" class="1005" name="tmp_34_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="14" slack="2"/>
<pin id="651" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="654" class="1005" name="isneg_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="1"/>
<pin id="656" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="659" class="1005" name="man_V_2_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="54" slack="1"/>
<pin id="661" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_2 "/>
</bind>
</comp>

<comp id="666" class="1005" name="tmp_1_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="1"/>
<pin id="668" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="670" class="1005" name="tmp_8_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="1"/>
<pin id="672" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="674" class="1005" name="sh_amt_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="12" slack="1"/>
<pin id="676" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="682" class="1005" name="tmp_12_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="1"/>
<pin id="684" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="686" class="1005" name="p_3_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="14" slack="1"/>
<pin id="688" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_3 "/>
</bind>
</comp>

<comp id="694" class="1005" name="tmp_27_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="14" slack="1"/>
<pin id="696" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="699" class="1005" name="tmp_19_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="1"/>
<pin id="701" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="703" class="1005" name="p_2_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="14" slack="1"/>
<pin id="705" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_2 "/>
</bind>
</comp>

<comp id="708" class="1005" name="tmp_38_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="14" slack="1"/>
<pin id="710" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="713" class="1005" name="tmp_33_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="14" slack="1"/>
<pin id="715" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="718" class="1005" name="inhwEta_V_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="12" slack="1"/>
<pin id="720" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="inhwEta_V "/>
</bind>
</comp>

<comp id="723" class="1005" name="ret_V_cast_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="14" slack="1"/>
<pin id="725" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_cast "/>
</bind>
</comp>

<comp id="730" class="1005" name="tmp_41_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="1"/>
<pin id="732" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="734" class="1005" name="tmp_42_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="1"/>
<pin id="736" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="82" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="46" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="127"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="128"><net_src comp="97" pin="1"/><net_sink comp="101" pin=8"/></net>

<net id="129"><net_src comp="97" pin="1"/><net_sink comp="101" pin=12"/></net>

<net id="130"><net_src comp="97" pin="1"/><net_sink comp="101" pin=20"/></net>

<net id="131"><net_src comp="101" pin="24"/><net_sink comp="97" pin=0"/></net>

<net id="141"><net_src comp="135" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="147"><net_src comp="48" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="101" pin="24"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="84" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="177"><net_src comp="84" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="183"><net_src comp="84" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="12" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="185" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="195"><net_src comp="189" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="189" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="18" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="189" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="212"><net_src comp="22" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="204" pin=3"/></net>

<net id="217"><net_src comp="204" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="189" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="26" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="218" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="233"><net_src comp="222" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="30" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="230" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="196" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="234" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="230" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="252"><net_src comp="192" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="32" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="34" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="214" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="254" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="36" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="254" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="38" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="36" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="254" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="260" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="266" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="272" pin="2"/><net_sink comp="278" pin=2"/></net>

<net id="290"><net_src comp="254" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="36" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="305"><net_src comp="40" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="298" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="292" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="42" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="295" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="317" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="329"><net_src comp="321" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="339"><net_src comp="333" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="16" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="333" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="18" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="354"><net_src comp="20" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="333" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="356"><net_src comp="22" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="357"><net_src comp="24" pin="0"/><net_sink comp="348" pin=3"/></net>

<net id="361"><net_src comp="348" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="333" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="26" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="28" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="362" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="377"><net_src comp="366" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="30" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="374" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="389"><net_src comp="340" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="378" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="374" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="396"><net_src comp="336" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="32" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="34" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="358" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="398" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="36" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="398" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="38" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="36" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="398" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="404" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="410" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="416" pin="2"/><net_sink comp="422" pin=2"/></net>

<net id="434"><net_src comp="398" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="36" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="441"><net_src comp="44" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="442"><net_src comp="46" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="456"><net_src comp="40" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="461"><net_src comp="449" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="443" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="42" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="44" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="474"><net_src comp="46" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="478"><net_src comp="446" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="475" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="487"><net_src comp="479" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="498"><net_src comp="50" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="491" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="505"><net_src comp="494" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="506"><net_src comp="491" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="513"><net_src comp="52" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="500" pin="3"/><net_sink comp="507" pin=1"/></net>

<net id="515"><net_src comp="54" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="516"><net_src comp="56" pin="0"/><net_sink comp="507" pin=3"/></net>

<net id="520"><net_src comp="507" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="526"><net_src comp="58" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="500" pin="3"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="56" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="532"><net_src comp="500" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="538"><net_src comp="74" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="76" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="544"><net_src comp="533" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="78" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="80" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="556"><net_src comp="540" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="546" pin="2"/><net_sink comp="551" pin=2"/></net>

<net id="558"><net_src comp="551" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="562"><net_src comp="166" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="567"><net_src comp="174" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="572"><net_src comp="179" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="577"><net_src comp="185" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="582"><net_src comp="160" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="587"><net_src comp="163" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="592"><net_src comp="150" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="597"><net_src comp="196" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="602"><net_src comp="240" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="604"><net_src comp="599" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="605"><net_src comp="599" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="609"><net_src comp="248" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="260" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="278" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="620"><net_src comp="614" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="621"><net_src comp="614" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="625"><net_src comp="286" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="155" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="634"><net_src comp="301" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="638"><net_src comp="306" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="101" pin=18"/></net>

<net id="643"><net_src comp="312" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="326" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="101" pin=16"/></net>

<net id="652"><net_src comp="330" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="101" pin=14"/></net>

<net id="657"><net_src comp="340" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="662"><net_src comp="384" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="664"><net_src comp="659" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="665"><net_src comp="659" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="669"><net_src comp="392" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="404" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="422" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="680"><net_src comp="674" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="681"><net_src comp="674" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="685"><net_src comp="430" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="436" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="101" pin=22"/></net>

<net id="697"><net_src comp="457" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="101" pin=6"/></net>

<net id="702"><net_src comp="463" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="706"><net_src comp="468" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="101" pin=10"/></net>

<net id="711"><net_src comp="484" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="101" pin=4"/></net>

<net id="716"><net_src comp="488" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="721"><net_src comp="142" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="726"><net_src comp="517" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="728"><net_src comp="723" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="729"><net_src comp="723" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="733"><net_src comp="521" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="737"><net_src comp="529" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="533" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outEta_V | {28 }
 - Input state : 
	Port: calc_eta_hw : hwSinhEta_V | {1 }
	Port: calc_eta_hw : arcsinh_table1 | {25 26 }
  - Chain level:
	State 1
		tmp_2 : 1
	State 2
		tmp_3 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		tmp_23 : 1
		isneg_1 : 1
		exp_tmp_V_1 : 1
		tmp_7 : 2
		tmp_31 : 1
		tmp_5 : 2
		p_Result_1 : 3
		man_V_4 : 4
		man_V_5 : 5
		tmp_9 : 2
		StgValue_76 : 3
		F2_1 : 3
		tmp_13 : 4
		tmp_14 : 4
		tmp_15 : 4
		sh_amt_1 : 5
		tmp_16 : 4
		StgValue_83 : 5
		StgValue_84 : 5
	State 18
		StgValue_90 : 1
		tmp_30 : 1
		StgValue_93 : 1
		tmp_28 : 1
		tmp_29 : 2
		tmp_39 : 3
		tmp_17 : 1
		isneg : 1
		exp_tmp_V : 1
		tmp_6 : 2
		tmp_20 : 1
		tmp_4 : 2
		p_Result_s : 3
		man_V_1 : 4
		man_V_2 : 5
		tmp_1 : 2
		StgValue_109 : 3
		F2 : 3
		tmp_8 : 4
		tmp_10 : 4
		tmp_11 : 4
		sh_amt : 5
		tmp_12 : 4
		StgValue_116 : 5
		StgValue_117 : 5
	State 19
		StgValue_127 : 1
		tmp_27 : 1
		StgValue_131 : 1
		tmp_25 : 1
		tmp_26 : 2
		tmp_38 : 3
	State 20
		absSinhEta_V : 1
		inhwEta_V : 2
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		inhwEta_V_1 : 1
		p_Val2_4_call_ret : 2
		tmp_40 : 3
		ret_V_cast : 4
		tmp_41 : 3
		StgValue_155 : 4
		tmp_42 : 3
	State 28
		tmp_32 : 1
		p_s : 2
		p_1 : 3
		StgValue_167 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|  sitodp  |          grp_fu_160         |    0    |    0    |   412   |   461   |
|          |          grp_fu_163         |    0    |    0    |   412   |   461   |
|----------|-----------------------------|---------|---------|---------|---------|
|   dmul   |          grp_fu_150         |    11   |    0    |   456   |   238   |
|          |          grp_fu_155         |    11   |    0    |   456   |   238   |
|----------|-----------------------------|---------|---------|---------|---------|
|   ashr   |        tmp_29_fu_321        |    0    |    0    |    0    |   178   |
|          |        tmp_26_fu_479        |    0    |    0    |    0    |   178   |
|----------|-----------------------------|---------|---------|---------|---------|
|   call   |      grp_arcsinh_fu_142     |    1    |  1.784  |   116   |   139   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |        man_V_5_fu_240       |    0    |    0    |    0    |    54   |
|          |       sh_amt_1_fu_278       |    0    |    0    |    0    |    12   |
|          |        man_V_2_fu_384       |    0    |    0    |    0    |    54   |
|  select  |        sh_amt_fu_422        |    0    |    0    |    0    |    12   |
|          |          p_3_fu_436         |    0    |    0    |    0    |    14   |
|          |          p_2_fu_468         |    0    |    0    |    0    |    14   |
|          |   p_Val2_4_call_ret_fu_500  |    0    |    0    |    0    |    13   |
|          |          p_s_fu_551         |    0    |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |        man_V_4_fu_234       |    0    |    0    |    0    |    53   |
|          |         F2_1_fu_254         |    0    |    0    |    0    |    12   |
|          |        tmp_15_fu_272        |    0    |    0    |    0    |    12   |
|    sub   |        man_V_1_fu_378       |    0    |    0    |    0    |    53   |
|          |          F2_fu_398          |    0    |    0    |    0    |    12   |
|          |        tmp_11_fu_416        |    0    |    0    |    0    |    12   |
|          |      inhwEta_V_1_fu_494     |    0    |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |         tmp_9_fu_248        |    0    |    0    |    0    |    22   |
|          |        tmp_13_fu_260        |    0    |    0    |    0    |    5    |
|          |        tmp_16_fu_286        |    0    |    0    |    0    |    5    |
|          |        tmp_24_fu_301        |    0    |    0    |    0    |    5    |
|          |        tmp_22_fu_312        |    0    |    0    |    0    |    5    |
|   icmp   |         tmp_1_fu_392        |    0    |    0    |    0    |    22   |
|          |         tmp_8_fu_404        |    0    |    0    |    0    |    5    |
|          |        tmp_12_fu_430        |    0    |    0    |    0    |    5    |
|          |        tmp_21_fu_452        |    0    |    0    |    0    |    5    |
|          |        tmp_19_fu_463        |    0    |    0    |    0    |    5    |
|          |        tmp_32_fu_540        |    0    |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|---------|
|    shl   |        tmp_30_fu_306        |    0    |    0    |    0    |    31   |
|          |        tmp_27_fu_457        |    0    |    0    |    0    |    31   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |        tmp_14_fu_266        |    0    |    0    |    0    |    12   |
|    add   |        tmp_10_fu_410        |    0    |    0    |    0    |    12   |
|          |         ret_V_fu_546        |    0    |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|---------|
|    xor   |          r_V_fu_179         |    0    |    0    |    0    |    21   |
|----------|-----------------------------|---------|---------|---------|---------|
|   read   | hwSinhEta_V_read_read_fu_84 |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   write  |   StgValue_167_write_fu_90  |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |          tmp_fu_166         |    0    |    0    |    0    |    0    |
| bitselect|        isneg_1_fu_196       |    0    |    0    |    0    |    0    |
|          |         isneg_fu_340        |    0    |    0    |    0    |    0    |
|          |        tmp_41_fu_521        |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |        tmp_18_fu_174        |    0    |    0    |    0    |    0    |
|          |    sh_amt_1_cast1_fu_292    |    0    |    0    |    0    |    0    |
|   sext   |     sh_amt_1_cast_fu_295    |    0    |    0    |    0    |    0    |
|          |     sh_amt_cast2_fu_443     |    0    |    0    |    0    |    0    |
|          |      sh_amt_cast_fu_446     |    0    |    0    |    0    |    0    |
|          |      ret_V_cast_fu_517      |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |         tmp_s_fu_185        |    0    |    0    |    0    |    0    |
|          |         tmp_7_fu_214        |    0    |    0    |    0    |    0    |
|          |      p_Result_1_fu_230      |    0    |    0    |    0    |    0    |
|   zext   |        tmp_28_fu_317        |    0    |    0    |    0    |    0    |
|          |         tmp_6_fu_358        |    0    |    0    |    0    |    0    |
|          |      p_Result_s_fu_374      |    0    |    0    |    0    |    0    |
|          |        tmp_25_fu_475        |    0    |    0    |    0    |    0    |
|          |   inhwEta_V_2_cast_fu_491   |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |        tmp_23_fu_192        |    0    |    0    |    0    |    0    |
|          |        tmp_31_fu_218        |    0    |    0    |    0    |    0    |
|          |        tmp_37_fu_298        |    0    |    0    |    0    |    0    |
|          |        tmp_39_fu_326        |    0    |    0    |    0    |    0    |
|          |        tmp_34_fu_330        |    0    |    0    |    0    |    0    |
|   trunc  |        tmp_17_fu_336        |    0    |    0    |    0    |    0    |
|          |        tmp_20_fu_362        |    0    |    0    |    0    |    0    |
|          |        tmp_36_fu_449        |    0    |    0    |    0    |    0    |
|          |        tmp_38_fu_484        |    0    |    0    |    0    |    0    |
|          |        tmp_33_fu_488        |    0    |    0    |    0    |    0    |
|          |        tmp_42_fu_529        |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |      exp_tmp_V_1_fu_204     |    0    |    0    |    0    |    0    |
|partselect|       exp_tmp_V_fu_348      |    0    |    0    |    0    |    0    |
|          |        tmp_40_fu_507        |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |         tmp_5_fu_222        |    0    |    0    |    0    |    0    |
|bitconcatenate|         tmp_4_fu_366        |    0    |    0    |    0    |    0    |
|          |     p_Result_s_12_fu_533    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |    23   |  1.784  |   1852  |   2453  |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|arcsinh_table1|    6   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |    6   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|absSinhEta_V_reg_97|   14   |
| inhwEta_V_reg_718 |   12   |
|  isneg_1_reg_594  |    1   |
|   isneg_reg_654   |    1   |
|  man_V_2_reg_659  |   54   |
|  man_V_5_reg_599  |   54   |
|    p_1_reg_132    |   14   |
|    p_2_reg_703    |   14   |
|    p_3_reg_686    |   14   |
|    r_V_reg_569    |   14   |
| ret_V_cast_reg_723|   14   |
|  sh_amt_1_reg_614 |   12   |
|   sh_amt_reg_674  |   12   |
|   tmp_12_reg_682  |    1   |
|   tmp_13_reg_610  |    1   |
|   tmp_16_reg_622  |    1   |
|   tmp_18_reg_564  |   32   |
|   tmp_19_reg_699  |    1   |
|   tmp_1_reg_666   |    1   |
|   tmp_22_reg_640  |    1   |
|   tmp_24_reg_631  |    1   |
|   tmp_27_reg_694  |   14   |
|   tmp_2_reg_579   |   64   |
|   tmp_30_reg_635  |   14   |
|   tmp_33_reg_713  |   14   |
|   tmp_34_reg_649  |   14   |
|   tmp_38_reg_708  |   14   |
|   tmp_39_reg_644  |   14   |
|   tmp_3_reg_584   |   64   |
|   tmp_41_reg_730  |    1   |
|   tmp_42_reg_734  |    1   |
|   tmp_8_reg_670   |    1   |
|   tmp_9_reg_606   |    1   |
|    tmp_reg_559    |    1   |
|   tmp_s_reg_574   |   64   |
| v_assign_1_reg_589|   64   |
|  v_assign_reg_626 |   64   |
+-------------------+--------+
|       Total       |   678  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| absSinhEta_V_reg_97 |  p0  |   2  |  14  |   28   ||    14   |
|      grp_fu_160     |  p0  |   2  |  14  |   28   ||    14   |
|      grp_fu_163     |  p0  |   2  |  14  |   28   ||    14   |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   84   ||  2.676  ||    42   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   23   |    1   |  1852  |  2453  |
|   Memory  |    6   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   42   |
|  Register |    -   |    -   |    -   |   678  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    6   |   23   |    4   |  2530  |  2495  |
+-----------+--------+--------+--------+--------+--------+
