
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v
# synth_design -part xc7z020clg484-3 -top Boundary -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top Boundary -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 54074 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1503.535 ; gain = 27.895 ; free physical = 247093 ; free virtual = 315396
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Boundary' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:54]
INFO: [Synth 8-6157] synthesizing module 'signed_div_30' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:7137]
INFO: [Synth 8-6157] synthesizing module 'Div_64b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:7153]
INFO: [Synth 8-6157] synthesizing module 'Div_64b_unsigned' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:7177]
WARNING: [Synth 8-3936] Found unconnected internal register 'numer_temp_reg' and it is trimmed from '95' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:8063]
INFO: [Synth 8-6155] done synthesizing module 'Div_64b_unsigned' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:7177]
INFO: [Synth 8-6155] done synthesizing module 'Div_64b' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:7153]
INFO: [Synth 8-6155] done synthesizing module 'signed_div_30' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:7137]
INFO: [Synth 8-6157] synthesizing module 'mult_signed_32_bc' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:7091]
INFO: [Synth 8-6155] done synthesizing module 'mult_signed_32_bc' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:7091]
WARNING: [Synth 8-6014] Unused sequential element r_diff__59_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4512]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__59_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4513]
WARNING: [Synth 8-6014] Unused sequential element r_numer__59_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4514]
WARNING: [Synth 8-6014] Unused sequential element r_z1__59_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4515]
WARNING: [Synth 8-6014] Unused sequential element r_z0__59_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4516]
WARNING: [Synth 8-6014] Unused sequential element r_mut__59_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4517]
WARNING: [Synth 8-6014] Unused sequential element r_diff__58_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4533]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__58_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4534]
WARNING: [Synth 8-6014] Unused sequential element r_numer__58_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4535]
WARNING: [Synth 8-6014] Unused sequential element r_z1__58_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4536]
WARNING: [Synth 8-6014] Unused sequential element r_z0__58_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4537]
WARNING: [Synth 8-6014] Unused sequential element r_mut__58_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4538]
WARNING: [Synth 8-6014] Unused sequential element r_diff__57_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4554]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__57_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4555]
WARNING: [Synth 8-6014] Unused sequential element r_numer__57_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4556]
WARNING: [Synth 8-6014] Unused sequential element r_z1__57_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4557]
WARNING: [Synth 8-6014] Unused sequential element r_z0__57_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4558]
WARNING: [Synth 8-6014] Unused sequential element r_mut__57_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4559]
WARNING: [Synth 8-6014] Unused sequential element r_diff__56_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4575]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__56_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4576]
WARNING: [Synth 8-6014] Unused sequential element r_numer__56_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4577]
WARNING: [Synth 8-6014] Unused sequential element r_z1__56_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4578]
WARNING: [Synth 8-6014] Unused sequential element r_z0__56_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4579]
WARNING: [Synth 8-6014] Unused sequential element r_mut__56_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4580]
WARNING: [Synth 8-6014] Unused sequential element r_diff__55_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4596]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__55_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4597]
WARNING: [Synth 8-6014] Unused sequential element r_numer__55_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4598]
WARNING: [Synth 8-6014] Unused sequential element r_z1__55_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4599]
WARNING: [Synth 8-6014] Unused sequential element r_z0__55_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4600]
WARNING: [Synth 8-6014] Unused sequential element r_mut__55_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4601]
WARNING: [Synth 8-6014] Unused sequential element r_diff__54_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4617]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__54_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4618]
WARNING: [Synth 8-6014] Unused sequential element r_numer__54_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4619]
WARNING: [Synth 8-6014] Unused sequential element r_z1__54_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4620]
WARNING: [Synth 8-6014] Unused sequential element r_z0__54_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4621]
WARNING: [Synth 8-6014] Unused sequential element r_mut__54_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4622]
WARNING: [Synth 8-6014] Unused sequential element r_diff__53_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4638]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__53_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4639]
WARNING: [Synth 8-6014] Unused sequential element r_numer__53_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4640]
WARNING: [Synth 8-6014] Unused sequential element r_z1__53_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4641]
WARNING: [Synth 8-6014] Unused sequential element r_z0__53_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4642]
WARNING: [Synth 8-6014] Unused sequential element r_mut__53_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4643]
WARNING: [Synth 8-6014] Unused sequential element r_diff__52_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4659]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__52_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4660]
WARNING: [Synth 8-6014] Unused sequential element r_numer__52_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4661]
WARNING: [Synth 8-6014] Unused sequential element r_z1__52_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4662]
WARNING: [Synth 8-6014] Unused sequential element r_z0__52_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4663]
WARNING: [Synth 8-6014] Unused sequential element r_mut__52_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4664]
WARNING: [Synth 8-6014] Unused sequential element r_diff__51_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4680]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__51_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4681]
WARNING: [Synth 8-6014] Unused sequential element r_numer__51_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4682]
WARNING: [Synth 8-6014] Unused sequential element r_z1__51_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4683]
WARNING: [Synth 8-6014] Unused sequential element r_z0__51_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4684]
WARNING: [Synth 8-6014] Unused sequential element r_mut__51_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4685]
WARNING: [Synth 8-6014] Unused sequential element r_diff__50_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4701]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__50_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4702]
WARNING: [Synth 8-6014] Unused sequential element r_numer__50_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4703]
WARNING: [Synth 8-6014] Unused sequential element r_z1__50_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4704]
WARNING: [Synth 8-6014] Unused sequential element r_z0__50_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4705]
WARNING: [Synth 8-6014] Unused sequential element r_mut__50_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4706]
WARNING: [Synth 8-6014] Unused sequential element r_diff__49_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4722]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__49_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4723]
WARNING: [Synth 8-6014] Unused sequential element r_numer__49_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4724]
WARNING: [Synth 8-6014] Unused sequential element r_z1__49_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4725]
WARNING: [Synth 8-6014] Unused sequential element r_z0__49_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4726]
WARNING: [Synth 8-6014] Unused sequential element r_mut__49_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4727]
WARNING: [Synth 8-6014] Unused sequential element r_diff__48_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4743]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__48_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4744]
WARNING: [Synth 8-6014] Unused sequential element r_numer__48_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4745]
WARNING: [Synth 8-6014] Unused sequential element r_z1__48_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4746]
WARNING: [Synth 8-6014] Unused sequential element r_z0__48_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4747]
WARNING: [Synth 8-6014] Unused sequential element r_mut__48_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4748]
WARNING: [Synth 8-6014] Unused sequential element r_diff__47_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4764]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__47_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4765]
WARNING: [Synth 8-6014] Unused sequential element r_numer__47_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4766]
WARNING: [Synth 8-6014] Unused sequential element r_z1__47_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4767]
WARNING: [Synth 8-6014] Unused sequential element r_z0__47_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4768]
WARNING: [Synth 8-6014] Unused sequential element r_mut__47_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4769]
WARNING: [Synth 8-6014] Unused sequential element r_diff__46_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4785]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__46_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4786]
WARNING: [Synth 8-6014] Unused sequential element r_numer__46_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4787]
WARNING: [Synth 8-6014] Unused sequential element r_z1__46_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4788]
WARNING: [Synth 8-6014] Unused sequential element r_z0__46_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4789]
WARNING: [Synth 8-6014] Unused sequential element r_mut__46_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4790]
WARNING: [Synth 8-6014] Unused sequential element r_diff__45_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4806]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__45_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4807]
WARNING: [Synth 8-6014] Unused sequential element r_numer__45_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4808]
WARNING: [Synth 8-6014] Unused sequential element r_z1__45_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4809]
WARNING: [Synth 8-6014] Unused sequential element r_z0__45_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4810]
WARNING: [Synth 8-6014] Unused sequential element r_mut__45_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4811]
WARNING: [Synth 8-6014] Unused sequential element r_diff__44_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4827]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__44_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4828]
WARNING: [Synth 8-6014] Unused sequential element r_numer__44_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4829]
WARNING: [Synth 8-6014] Unused sequential element r_z1__44_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4830]
WARNING: [Synth 8-6014] Unused sequential element r_z0__44_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4831]
WARNING: [Synth 8-6014] Unused sequential element r_mut__44_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4832]
WARNING: [Synth 8-6014] Unused sequential element r_diff__43_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4848]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__43_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4849]
WARNING: [Synth 8-6014] Unused sequential element r_numer__43_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4850]
WARNING: [Synth 8-6014] Unused sequential element r_z1__43_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:4851]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Boundary' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:54]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1579.301 ; gain = 103.660 ; free physical = 246919 ; free virtual = 315223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1579.301 ; gain = 103.660 ; free physical = 246923 ; free virtual = 315228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1587.297 ; gain = 111.656 ; free physical = 246923 ; free virtual = 315228
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v:7121]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1675.668 ; gain = 200.027 ; free physical = 246634 ; free virtual = 314940
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |Div_64b_unsigned__GB0 |           1|     20250|
|2     |Div_64b_unsigned__GB1 |           1|      5802|
|3     |Div_64b_unsigned__GB2 |           1|      8413|
|4     |Div_64b_unsigned__GB3 |           1|      9555|
|5     |Div_64b__GC0          |           1|       479|
|6     |Boundary__GC0         |           1|     28847|
+------+----------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     94 Bit       Adders := 1     
	   3 Input     93 Bit       Adders := 1     
	   3 Input     92 Bit       Adders := 1     
	   3 Input     91 Bit       Adders := 1     
	   3 Input     90 Bit       Adders := 1     
	   3 Input     89 Bit       Adders := 1     
	   3 Input     88 Bit       Adders := 1     
	   3 Input     87 Bit       Adders := 1     
	   3 Input     86 Bit       Adders := 1     
	   3 Input     85 Bit       Adders := 1     
	   3 Input     84 Bit       Adders := 1     
	   3 Input     83 Bit       Adders := 1     
	   3 Input     82 Bit       Adders := 1     
	   3 Input     81 Bit       Adders := 1     
	   3 Input     80 Bit       Adders := 1     
	   3 Input     79 Bit       Adders := 1     
	   3 Input     78 Bit       Adders := 1     
	   3 Input     77 Bit       Adders := 1     
	   3 Input     76 Bit       Adders := 1     
	   3 Input     75 Bit       Adders := 1     
	   3 Input     74 Bit       Adders := 1     
	   3 Input     73 Bit       Adders := 1     
	   3 Input     72 Bit       Adders := 1     
	   3 Input     71 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   3 Input     69 Bit       Adders := 1     
	   3 Input     68 Bit       Adders := 1     
	   3 Input     67 Bit       Adders := 1     
	   3 Input     66 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 7     
	   3 Input     63 Bit       Adders := 1     
	   3 Input     62 Bit       Adders := 1     
	   3 Input     61 Bit       Adders := 1     
	   3 Input     60 Bit       Adders := 1     
	   3 Input     59 Bit       Adders := 1     
	   3 Input     58 Bit       Adders := 1     
	   3 Input     57 Bit       Adders := 1     
	   3 Input     56 Bit       Adders := 1     
	   3 Input     55 Bit       Adders := 1     
	   3 Input     54 Bit       Adders := 1     
	   3 Input     53 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   3 Input     51 Bit       Adders := 1     
	   3 Input     50 Bit       Adders := 1     
	   3 Input     49 Bit       Adders := 1     
	   3 Input     48 Bit       Adders := 1     
	   3 Input     47 Bit       Adders := 1     
	   3 Input     46 Bit       Adders := 1     
	   3 Input     45 Bit       Adders := 1     
	   3 Input     44 Bit       Adders := 1     
	   3 Input     43 Bit       Adders := 1     
	   3 Input     42 Bit       Adders := 1     
	   3 Input     41 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   3 Input     38 Bit       Adders := 1     
	   3 Input     37 Bit       Adders := 1     
	   3 Input     36 Bit       Adders := 1     
	   3 Input     35 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 5     
	   2 Input     32 Bit       Adders := 7     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               95 Bit    Registers := 19    
	               64 Bit    Registers := 23    
	               32 Bit    Registers := 773   
	                3 Bit    Registers := 60    
	                1 Bit    Registers := 120   
+---Muxes : 
	   2 Input     95 Bit        Muxes := 63    
	   2 Input     64 Bit        Muxes := 4     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Boundary 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 753   
	                3 Bit    Registers := 60    
	                1 Bit    Registers := 120   
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module Div_64b_unsigned 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     94 Bit       Adders := 1     
	   3 Input     93 Bit       Adders := 1     
	   3 Input     92 Bit       Adders := 1     
	   3 Input     91 Bit       Adders := 1     
	   3 Input     90 Bit       Adders := 1     
	   3 Input     89 Bit       Adders := 1     
	   3 Input     88 Bit       Adders := 1     
	   3 Input     87 Bit       Adders := 1     
	   3 Input     86 Bit       Adders := 1     
	   3 Input     85 Bit       Adders := 1     
	   3 Input     84 Bit       Adders := 1     
	   3 Input     83 Bit       Adders := 1     
	   3 Input     82 Bit       Adders := 1     
	   3 Input     81 Bit       Adders := 1     
	   3 Input     80 Bit       Adders := 1     
	   3 Input     79 Bit       Adders := 1     
	   3 Input     78 Bit       Adders := 1     
	   3 Input     77 Bit       Adders := 1     
	   3 Input     76 Bit       Adders := 1     
	   3 Input     75 Bit       Adders := 1     
	   3 Input     74 Bit       Adders := 1     
	   3 Input     73 Bit       Adders := 1     
	   3 Input     72 Bit       Adders := 1     
	   3 Input     71 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   3 Input     69 Bit       Adders := 1     
	   3 Input     68 Bit       Adders := 1     
	   3 Input     67 Bit       Adders := 1     
	   3 Input     66 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 1     
	   3 Input     63 Bit       Adders := 1     
	   3 Input     62 Bit       Adders := 1     
	   3 Input     61 Bit       Adders := 1     
	   3 Input     60 Bit       Adders := 1     
	   3 Input     59 Bit       Adders := 1     
	   3 Input     58 Bit       Adders := 1     
	   3 Input     57 Bit       Adders := 1     
	   3 Input     56 Bit       Adders := 1     
	   3 Input     55 Bit       Adders := 1     
	   3 Input     54 Bit       Adders := 1     
	   3 Input     53 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   3 Input     51 Bit       Adders := 1     
	   3 Input     50 Bit       Adders := 1     
	   3 Input     49 Bit       Adders := 1     
	   3 Input     48 Bit       Adders := 1     
	   3 Input     47 Bit       Adders := 1     
	   3 Input     46 Bit       Adders := 1     
	   3 Input     45 Bit       Adders := 1     
	   3 Input     44 Bit       Adders := 1     
	   3 Input     43 Bit       Adders := 1     
	   3 Input     42 Bit       Adders := 1     
	   3 Input     41 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   3 Input     38 Bit       Adders := 1     
	   3 Input     37 Bit       Adders := 1     
	   3 Input     36 Bit       Adders := 1     
	   3 Input     35 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
+---Registers : 
	               95 Bit    Registers := 19    
	               64 Bit    Registers := 20    
	               32 Bit    Registers := 20    
+---Muxes : 
	   2 Input     95 Bit        Muxes := 63    
	   2 Input     32 Bit        Muxes := 1     
Module Div_64b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module mult_signed_32_bc__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module mult_signed_32_bc__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module mult_signed_32_bc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP prelim_result, operation Mode is: A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: Generating DSP prelim_result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: Generating DSP prelim_result, operation Mode is: A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: Generating DSP prelim_result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: Generating DSP prelim_result, operation Mode is: A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: Generating DSP prelim_result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: Generating DSP prelim_result, operation Mode is: A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: Generating DSP prelim_result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: Generating DSP prelim_result, operation Mode is: A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: Generating DSP prelim_result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: Generating DSP prelim_result, operation Mode is: A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: Generating DSP prelim_result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r_hit__0_reg)
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[0]' (FD) to 'div_tempi_4/numer_reg[1]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[1]' (FD) to 'div_tempi_4/numer_reg[2]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[2]' (FD) to 'div_tempi_4/numer_reg[3]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[3]' (FD) to 'div_tempi_4/numer_reg[4]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[4]' (FD) to 'div_tempi_4/numer_reg[5]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[5]' (FD) to 'div_tempi_4/numer_reg[6]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[6]' (FD) to 'div_tempi_4/numer_reg[7]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[7]' (FD) to 'div_tempi_4/numer_reg[8]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[8]' (FD) to 'div_tempi_4/numer_reg[9]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[9]' (FD) to 'div_tempi_4/numer_reg[10]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[10]' (FD) to 'div_tempi_4/numer_reg[11]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[11]' (FD) to 'div_tempi_4/numer_reg[12]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[12]' (FD) to 'div_tempi_4/numer_reg[13]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[13]' (FD) to 'div_tempi_4/numer_reg[14]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[14]' (FD) to 'div_tempi_4/numer_reg[15]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[15]' (FD) to 'div_tempi_4/numer_reg[16]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[16]' (FD) to 'div_tempi_4/numer_reg[17]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[17]' (FD) to 'div_tempi_4/numer_reg[18]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[18]' (FD) to 'div_tempi_4/numer_reg[19]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[19]' (FD) to 'div_tempi_4/numer_reg[20]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[20]' (FD) to 'div_tempi_4/numer_reg[21]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[21]' (FD) to 'div_tempi_4/numer_reg[22]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[22]' (FD) to 'div_tempi_4/numer_reg[23]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[23]' (FD) to 'div_tempi_4/numer_reg[24]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[24]' (FD) to 'div_tempi_4/numer_reg[25]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[25]' (FD) to 'div_tempi_4/numer_reg[26]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[26]' (FD) to 'div_tempi_4/numer_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[27]' (FD) to 'div_tempi_4/numer_reg[28]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[28]' (FD) to 'div_tempi_4/numer_reg[29]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[29]' (FD) to 'div_tempi_4/numer_reg[30]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[30]' (FD) to 'div_tempi_4/numer_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_54_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_54_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_54_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_54_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_54_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_54_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_54_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_54_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_54_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_54_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_54_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_54_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_54_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_54_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_54_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_54_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_54_q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_54_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_54_q_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_54_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_54_q_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_54_q_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_54_q_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_54_q_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_54_q_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_54_q_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_54_q_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_54_q_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_54_q_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_54_q_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_54_q_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_54_q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_51_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_51_q_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_27_q_reg[0]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_27_q_reg[1]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_27_q_reg[2]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_27_q_reg[3]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_27_q_reg[4]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_27_q_reg[5]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_27_q_reg[6]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_27_q_reg[7]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_27_q_reg[8]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_27_q_reg[9]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_27_q_reg[10]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_27_q_reg[11]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_27_q_reg[12]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_27_q_reg[13]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_27_q_reg[14]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_27_q_reg[15]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_27_q_reg[16]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_27_q_reg[17]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_27_q_reg[18]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_27_q_reg[19]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_27_q_reg[20]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_27_q_reg[21]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_27_q_reg[22]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_27_q_reg[23]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_27_q_reg[24]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_27_q_reg[25]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_27_q_reg[26]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_23_q_reg[0]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_23_q_reg[1]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_23_q_reg[2]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_23_q_reg[3]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_23_q_reg[4]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_23_q_reg[5]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_23_q_reg[6]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_23_q_reg[7]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_23_q_reg[8]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_23_q_reg[9]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_23_q_reg[10]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_23_q_reg[11]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_23_q_reg[12]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_23_q_reg[13]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_23_q_reg[14]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_23_q_reg[15]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_23_q_reg[16]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_23_q_reg[17]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_23_q_reg[18]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_23_q_reg[19]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_23_q_reg[20]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_23_q_reg[21]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_23_q_reg[22]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_2/numer_temp_23_q_reg[23]' (FD) to 'div_tempi_2/numer_temp_27_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_3/numer_temp_19_q_reg[0]' (FD) to 'div_tempi_3/numer_temp_19_q_reg[19]'
INFO: [Synth 8-3886] merging instance 'div_tempi_3/numer_temp_19_q_reg[1]' (FD) to 'div_tempi_3/numer_temp_19_q_reg[19]'
INFO: [Synth 8-3886] merging instance 'div_tempi_3/numer_temp_19_q_reg[2]' (FD) to 'div_tempi_3/numer_temp_19_q_reg[19]'
INFO: [Synth 8-3886] merging instance 'div_tempi_3/numer_temp_19_q_reg[3]' (FD) to 'div_tempi_3/numer_temp_19_q_reg[19]'
INFO: [Synth 8-3886] merging instance 'div_tempi_3/numer_temp_19_q_reg[4]' (FD) to 'div_tempi_3/numer_temp_19_q_reg[19]'
INFO: [Synth 8-3886] merging instance 'div_tempi_3/numer_temp_19_q_reg[5]' (FD) to 'div_tempi_3/numer_temp_19_q_reg[19]'
INFO: [Synth 8-3886] merging instance 'div_tempi_3/numer_temp_19_q_reg[6]' (FD) to 'div_tempi_3/numer_temp_19_q_reg[19]'
INFO: [Synth 8-3886] merging instance 'div_tempi_3/numer_temp_19_q_reg[7]' (FD) to 'div_tempi_3/numer_temp_19_q_reg[19]'
INFO: [Synth 8-3886] merging instance 'div_tempi_3/numer_temp_19_q_reg[8]' (FD) to 'div_tempi_3/numer_temp_19_q_reg[19]'
INFO: [Synth 8-3886] merging instance 'div_tempi_3/numer_temp_19_q_reg[9]' (FD) to 'div_tempi_3/numer_temp_19_q_reg[19]'
INFO: [Synth 8-3886] merging instance 'div_tempi_3/numer_temp_19_q_reg[10]' (FD) to 'div_tempi_3/numer_temp_19_q_reg[19]'
INFO: [Synth 8-3886] merging instance 'div_tempi_3/numer_temp_19_q_reg[11]' (FD) to 'div_tempi_3/numer_temp_19_q_reg[19]'
INFO: [Synth 8-3886] merging instance 'div_tempi_3/numer_temp_19_q_reg[12]' (FD) to 'div_tempi_3/numer_temp_19_q_reg[19]'
INFO: [Synth 8-3886] merging instance 'div_tempi_3/numer_temp_19_q_reg[13]' (FD) to 'div_tempi_3/numer_temp_19_q_reg[19]'
INFO: [Synth 8-3886] merging instance 'div_tempi_3/numer_temp_19_q_reg[14]' (FD) to 'div_tempi_3/numer_temp_19_q_reg[19]'
INFO: [Synth 8-3886] merging instance 'div_tempi_3/numer_temp_19_q_reg[15]' (FD) to 'div_tempi_3/numer_temp_19_q_reg[19]'
INFO: [Synth 8-3886] merging instance 'div_tempi_3/numer_temp_19_q_reg[16]' (FD) to 'div_tempi_3/numer_temp_19_q_reg[19]'
INFO: [Synth 8-3886] merging instance 'div_tempi_3/numer_temp_19_q_reg[17]' (FD) to 'div_tempi_3/numer_temp_19_q_reg[19]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 1967.312 ; gain = 491.672 ; free physical = 244573 ; free virtual = 312858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mult_signed_32_bc | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32_bc | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32_bc | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32_bc | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32_bc | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32_bc | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32_bc | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32_bc | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32_bc | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32_bc | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32_bc | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32_bc | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |Div_64b_unsigned__GB0 |           1|     12847|
|2     |Div_64b_unsigned__GB1 |           1|      3589|
|3     |Div_64b_unsigned__GB2 |           1|      4997|
|4     |Div_64b_unsigned__GB3 |           1|      5595|
|5     |Div_64b__GC0          |           1|       270|
|6     |Boundary__GC0         |           1|     27152|
+------+----------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 1967.316 ; gain = 491.676 ; free physical = 244603 ; free virtual = 312904
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |Div_64b_unsigned__GB0 |           1|     12847|
|2     |Div_64b_unsigned__GB1 |           1|      3589|
|3     |Div_64b_unsigned__GB2 |           1|      4997|
|4     |Div_64b_unsigned__GB3 |           1|      5506|
|5     |Div_64b__GC0          |           1|       270|
|6     |Boundary__GC0         |           1|     27152|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 2009.836 ; gain = 534.195 ; free physical = 244273 ; free virtual = 312561
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 2009.840 ; gain = 534.199 ; free physical = 244258 ; free virtual = 312546
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:18 ; elapsed = 00:01:22 . Memory (MB): peak = 2009.840 ; gain = 534.199 ; free physical = 244251 ; free virtual = 312539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 2009.840 ; gain = 534.199 ; free physical = 244571 ; free virtual = 312859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 2009.840 ; gain = 534.199 ; free physical = 244570 ; free virtual = 312858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 2009.840 ; gain = 534.199 ; free physical = 244551 ; free virtual = 312839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 2009.840 ; gain = 534.199 ; free physical = 244550 ; free virtual = 312838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Boundary    | divide_u1/div_replace/div_temp/numer_temp_57_q_reg[57] | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Boundary    | divide_u1/div_replace/div_temp/numer_temp_54_q_reg[54] | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Boundary    | divide_u1/div_replace/div_temp/numer_temp_51_q_reg[51] | 5      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Boundary    | divide_u1/div_replace/div_temp/numer_temp_48_q_reg[48] | 6      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Boundary    | divide_u1/div_replace/div_temp/numer_temp_45_q_reg[45] | 7      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Boundary    | divide_u1/div_replace/div_temp/numer_temp_42_q_reg[42] | 8      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Boundary    | divide_u1/div_replace/div_temp/numer_temp_39_q_reg[39] | 9      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Boundary    | divide_u1/div_replace/div_temp/numer_temp_36_q_reg[36] | 10     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Boundary    | divide_u1/div_replace/div_temp/numer_temp_33_q_reg[33] | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|Boundary    | divide_u1/div_replace/div_temp/quo18_q_reg[63]         | 19     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|Boundary    | divide_u1/div_replace/div_temp/quo18_q_reg[60]         | 18     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|Boundary    | divide_u1/div_replace/div_temp/quo18_q_reg[57]         | 17     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Boundary    | divide_u1/div_replace/div_temp/quo18_q_reg[54]         | 16     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Boundary    | divide_u1/div_replace/div_temp/quo18_q_reg[51]         | 15     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Boundary    | divide_u1/div_replace/div_temp/quo18_q_reg[48]         | 14     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Boundary    | divide_u1/div_replace/div_temp/quo18_q_reg[45]         | 13     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Boundary    | divide_u1/div_replace/div_temp/quo18_q_reg[42]         | 12     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Boundary    | divide_u1/div_replace/div_temp/quo18_q_reg[39]         | 11     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Boundary    | divide_u1/div_replace/div_temp/quo18_q_reg[36]         | 10     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Boundary    | divide_u1/div_replace/div_temp/quo18_q_reg[33]         | 9      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Boundary    | divide_u1/div_replace/div_temp/quo18_q_reg[30]         | 8      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Boundary    | divide_u1/div_replace/div_temp/quo18_q_reg[27]         | 7      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|Boundary    | divide_u1/div_replace/div_temp/quo18_q_reg[23]         | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|Boundary    | divide_u1/div_replace/div_temp/quo18_q_reg[19]         | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|Boundary    | divide_u1/div_replace/div_temp/quo18_q_reg[15]         | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|Boundary    | divide_u1/div_replace/div_temp/quo18_q_reg[11]         | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|Boundary    | r_x__59_reg[31]                                        | 60     | 32    | YES          | NO                 | YES               | 0      | 64      | 
|Boundary    | r_y__59_reg[31]                                        | 60     | 32    | YES          | NO                 | YES               | 0      | 64      | 
|Boundary    | r_uz__29_reg[31]                                       | 30     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|Boundary    | r_sz__29_reg[31]                                       | 30     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|Boundary    | r_z0__30_reg[31]                                       | 31     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|Boundary    | r_z1__30_reg[31]                                       | 31     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|Boundary    | r_z__30_reg[31]                                        | 31     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|Boundary    | r_z__59_reg[31]                                        | 29     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|Boundary    | r_ux__59_reg[31]                                       | 60     | 32    | YES          | NO                 | YES               | 0      | 64      | 
|Boundary    | r_uy__59_reg[31]                                       | 60     | 32    | YES          | NO                 | YES               | 0      | 64      | 
|Boundary    | r_uz__59_reg[31]                                       | 29     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|Boundary    | r_uz__59_reg[30]                                       | 30     | 31    | YES          | NO                 | YES               | 0      | 31      | 
|Boundary    | r_sz__59_reg[31]                                       | 29     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|Boundary    | r_sr__30_reg[31]                                       | 31     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|Boundary    | r_sr__59_reg[31]                                       | 29     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|Boundary    | r_sleftz__30_reg[31]                                   | 31     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|Boundary    | r_sleftz__59_reg[31]                                   | 29     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|Boundary    | r_sleftr__31_reg[31]                                   | 32     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|Boundary    | r_sleftr__59_reg[31]                                   | 28     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|Boundary    | r_layer__59_reg[2]                                     | 60     | 3     | YES          | NO                 | YES               | 0      | 6       | 
|Boundary    | r_weight__59_reg[31]                                   | 60     | 32    | YES          | NO                 | YES               | 0      | 64      | 
|Boundary    | r_hit__59_reg                                          | 28     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|Boundary    | r_mut__29_reg[31]                                      | 30     | 32    | YES          | NO                 | YES               | 0      | 32      | 
+------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |  1720|
|2     |DSP48E1 |    12|
|3     |LUT1    |  1115|
|4     |LUT2    |  2262|
|5     |LUT3    |  3561|
|6     |LUT4    |  1509|
|7     |LUT5    |  3751|
|8     |LUT6    |  2640|
|9     |SRL16E  |    76|
|10    |SRLC32E |   813|
|11    |FDRE    |  3439|
|12    |FDSE    |    59|
+------+--------+------+

Report Instance Areas: 
+------+----------------+--------------------+------+
|      |Instance        |Module              |Cells |
+------+----------------+--------------------+------+
|1     |top             |                    | 20957|
|2     |  divide_u1     |signed_div_30       | 16713|
|3     |    div_replace |Div_64b             | 16713|
|4     |      div_temp  |Div_64b_unsigned    | 16713|
|5     |  mult_u1       |mult_signed_32_bc   |   344|
|6     |  mult_u2       |mult_signed_32_bc_0 |   250|
|7     |  mult_u3       |mult_signed_32_bc_1 |   251|
+------+----------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 2009.840 ; gain = 534.199 ; free physical = 244550 ; free virtual = 312838
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 268 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 2009.840 ; gain = 534.199 ; free physical = 244555 ; free virtual = 312843
Synthesis Optimization Complete : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 2009.844 ; gain = 534.199 ; free physical = 244564 ; free virtual = 312852
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1732 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2072.012 ; gain = 0.000 ; free physical = 244464 ; free virtual = 312752
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
223 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:28 . Memory (MB): peak = 2072.012 ; gain = 596.469 ; free physical = 244539 ; free virtual = 312827
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2483.234 ; gain = 411.223 ; free physical = 243936 ; free virtual = 312225
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2483.234 ; gain = 0.000 ; free physical = 243946 ; free virtual = 312234
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2507.246 ; gain = 0.000 ; free physical = 243903 ; free virtual = 312209
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2507.254 ; gain = 24.020 ; free physical = 243917 ; free virtual = 312209
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2538.273 ; gain = 31.020 ; free physical = 243804 ; free virtual = 312095
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2672.469 ; gain = 0.004 ; free physical = 243877 ; free virtual = 312169

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1f16edfc2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2672.469 ; gain = 0.000 ; free physical = 243869 ; free virtual = 312160

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 75a0c5b1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2672.469 ; gain = 0.000 ; free physical = 243924 ; free virtual = 312216
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 54 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: aaec6c2d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2672.469 ; gain = 0.000 ; free physical = 243917 ; free virtual = 312209
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 81ac593d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2672.469 ; gain = 0.000 ; free physical = 243917 ; free virtual = 312208
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 81ac593d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2672.469 ; gain = 0.000 ; free physical = 243905 ; free virtual = 312197
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 142812203

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2672.469 ; gain = 0.000 ; free physical = 243908 ; free virtual = 312199
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 142812203

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2672.469 ; gain = 0.000 ; free physical = 243905 ; free virtual = 312197
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              54  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2672.469 ; gain = 0.000 ; free physical = 243904 ; free virtual = 312195
Ending Logic Optimization Task | Checksum: 142812203

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2672.469 ; gain = 0.000 ; free physical = 243906 ; free virtual = 312198

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 142812203

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2672.469 ; gain = 0.000 ; free physical = 243909 ; free virtual = 312201

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 142812203

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2672.469 ; gain = 0.000 ; free physical = 243909 ; free virtual = 312201

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2672.469 ; gain = 0.000 ; free physical = 243909 ; free virtual = 312201
Ending Netlist Obfuscation Task | Checksum: 142812203

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2672.469 ; gain = 0.000 ; free physical = 243909 ; free virtual = 312201
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2672.469 ; gain = 0.004 ; free physical = 243920 ; free virtual = 312212
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 142812203
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module Boundary ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2704.465 ; gain = 0.000 ; free physical = 243815 ; free virtual = 312107
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.448 | TNS=-1473.862 |
PSMgr Creation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2704.465 ; gain = 0.000 ; free physical = 243815 ; free virtual = 312106
IDT: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2808.504 ; gain = 104.039 ; free physical = 243786 ; free virtual = 312078
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2922.336 ; gain = 113.832 ; free physical = 243731 ; free virtual = 312022
Power optimization passes: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2922.336 ; gain = 217.871 ; free physical = 243736 ; free virtual = 312028

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243825 ; free virtual = 312117


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design Boundary ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 3498
Number of SRLs augmented: 0  newly gated: 0 Total: 889
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 142812203

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243825 ; free virtual = 312117
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 142812203
Power optimization: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2922.336 ; gain = 249.867 ; free physical = 243831 ; free virtual = 312123
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 22267528 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 142812203

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243865 ; free virtual = 312157
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 142812203

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243873 ; free virtual = 312164
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 142812203

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243868 ; free virtual = 312160
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 142812203

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243869 ; free virtual = 312161
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 142812203

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243861 ; free virtual = 312153

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243861 ; free virtual = 312152
Ending Netlist Obfuscation Task | Checksum: 142812203

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243857 ; free virtual = 312149
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2922.336 ; gain = 249.867 ; free physical = 243857 ; free virtual = 312149
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243887 ; free virtual = 312179
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a4963628

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243887 ; free virtual = 312179
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243887 ; free virtual = 312179

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f7497293

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243856 ; free virtual = 312148

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10a7f449c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243873 ; free virtual = 312165

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10a7f449c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243886 ; free virtual = 312178
Phase 1 Placer Initialization | Checksum: 10a7f449c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243883 ; free virtual = 312174

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1550ed62a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243829 ; free virtual = 312121

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243731 ; free virtual = 312039

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 25802d808

Time (s): cpu = 00:00:56 ; elapsed = 00:00:29 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243727 ; free virtual = 312035
Phase 2 Global Placement | Checksum: 18c2d8019

Time (s): cpu = 00:00:58 ; elapsed = 00:00:30 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243733 ; free virtual = 312042

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18c2d8019

Time (s): cpu = 00:00:58 ; elapsed = 00:00:30 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243730 ; free virtual = 312039

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2a3a4260f

Time (s): cpu = 00:01:05 ; elapsed = 00:00:34 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243621 ; free virtual = 311913

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2f4c34fb4

Time (s): cpu = 00:01:06 ; elapsed = 00:00:35 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243616 ; free virtual = 311908

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20f24b256

Time (s): cpu = 00:01:06 ; elapsed = 00:00:35 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243625 ; free virtual = 311918

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2777eaa45

Time (s): cpu = 00:01:11 ; elapsed = 00:00:38 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243587 ; free virtual = 311879

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 28608e85d

Time (s): cpu = 00:01:14 ; elapsed = 00:00:41 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243516 ; free virtual = 311808

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1c433fe71

Time (s): cpu = 00:01:15 ; elapsed = 00:00:41 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243498 ; free virtual = 311790

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 19bdc580d

Time (s): cpu = 00:01:15 ; elapsed = 00:00:42 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243501 ; free virtual = 311794

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 15a71fe40

Time (s): cpu = 00:01:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243507 ; free virtual = 311803
Phase 3 Detail Placement | Checksum: 15a71fe40

Time (s): cpu = 00:01:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243491 ; free virtual = 311786

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18a1358fb

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 18a1358fb

Time (s): cpu = 00:01:28 ; elapsed = 00:00:49 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243495 ; free virtual = 311791
INFO: [Place 30-746] Post Placement Timing Summary WNS=-8.954. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a644a9ef

Time (s): cpu = 00:01:41 ; elapsed = 00:00:59 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243267 ; free virtual = 311580
Phase 4.1 Post Commit Optimization | Checksum: 1a644a9ef

Time (s): cpu = 00:01:41 ; elapsed = 00:00:59 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243257 ; free virtual = 311572

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a644a9ef

Time (s): cpu = 00:01:41 ; elapsed = 00:00:59 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243271 ; free virtual = 311569

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a644a9ef

Time (s): cpu = 00:01:41 ; elapsed = 00:00:59 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243278 ; free virtual = 311576

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243277 ; free virtual = 311576
Phase 4.4 Final Placement Cleanup | Checksum: e6892b11

Time (s): cpu = 00:01:42 ; elapsed = 00:00:59 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243285 ; free virtual = 311584
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e6892b11

Time (s): cpu = 00:01:42 ; elapsed = 00:00:59 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243273 ; free virtual = 311572
Ending Placer Task | Checksum: b9930914

Time (s): cpu = 00:01:42 ; elapsed = 00:00:59 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243291 ; free virtual = 311590
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:45 ; elapsed = 00:01:04 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243287 ; free virtual = 311586
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243253 ; free virtual = 311552

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.954 | TNS=-2159.498 |
Phase 1 Physical Synthesis Initialization | Checksum: 188f54f88

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243227 ; free virtual = 311526
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.954 | TNS=-2159.498 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-572] Net divide_u1/div_replace/div_temp/uz_mover_31_sn_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243230 ; free virtual = 311530
Phase 2 Fanout Optimization | Checksum: 188f54f88

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243230 ; free virtual = 311530

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net divide_u1/div_replace/div_temp/numer_temp_1_q[3].  Re-placed instance divide_u1/div_replace/div_temp/numer_temp_1_q_reg[3]
INFO: [Physopt 32-663] Processed net divide_u1/div_replace/div_temp/uz_mover[31]_25.  Re-placed instance divide_u1/div_replace/div_temp/r_dl_b__30[5]_i_1
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/A[16].  Did not re-place instance divide_u1/div_replace/div_temp/prelim_result__1_i_1
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/p_0_in[0].  Did not re-place instance divide_u1/div_replace/div_temp/prelim_result_i_75
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/prelim_result__1_i_39_n_0.  Did not re-place instance divide_u1/div_replace/div_temp/prelim_result__1_i_39
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/prelim_result__1_i_51_n_0.  Did not re-place instance divide_u1/div_replace/div_temp/prelim_result__1_i_51
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/prelim_result_i_366_n_0.  Did not re-place instance divide_u1/div_replace/div_temp/prelim_result_i_366
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/prelim_result_i_401_n_0.  Did not re-place instance divide_u1/div_replace/div_temp/prelim_result_i_401
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/prelim_result_i_427_n_0.  Did not re-place instance divide_u1/div_replace/div_temp/prelim_result_i_427
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[34].  Did not re-place instance mult_u1/result[36]_i_5
INFO: [Physopt 32-662] Processed net mult_u1/prelim_result_carry_i_3_n_0.  Did not re-place instance mult_u1/prelim_result_carry_i_3
INFO: [Physopt 32-662] Processed net mult_u1/result_changed[61].  Did not re-place instance mult_u1/result[61]_i_1
INFO: [Physopt 32-662] Processed net mult_u1/sleftz_big[61].  Did not re-place instance mult_u1/result_reg[61]
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[22].  Did not re-place instance mult_u1/result[32]_i_16
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[38].  Did not re-place instance mult_u1/result[40]_i_5
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[26].  Did not re-place instance mult_u1/result[32]_i_11
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[42].  Did not re-place instance mult_u1/result[44]_i_5
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[30].  Did not re-place instance mult_u1/result[32]_i_6
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[46].  Did not re-place instance mult_u1/result[48]_i_5
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[50].  Did not re-place instance mult_u1/result[52]_i_5
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[54].  Did not re-place instance mult_u1/result[56]_i_5
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[58].  Did not re-place instance mult_u1/result[60]_i_5
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[36].  Did not re-place instance mult_u1/result[36]_i_3
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/A[15].  Did not re-place instance divide_u1/div_replace/div_temp/prelim_result__1_i_2
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[32].  Did not re-place instance mult_u1/result[32]_i_4
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[20].  Did not re-place instance mult_u1/result[32]_i_19
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[24].  Did not re-place instance mult_u1/result[32]_i_14
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[40].  Did not re-place instance mult_u1/result[40]_i_3
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[28].  Did not re-place instance mult_u1/result[32]_i_9
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[44].  Did not re-place instance mult_u1/result[44]_i_3
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[48].  Did not re-place instance mult_u1/result[48]_i_3
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[52].  Did not re-place instance mult_u1/result[52]_i_3
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/A[12].  Did not re-place instance divide_u1/div_replace/div_temp/prelim_result__1_i_5
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/prelim_result__1_i_47_n_0.  Did not re-place instance divide_u1/div_replace/div_temp/prelim_result__1_i_47
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[56].  Did not re-place instance mult_u1/result[56]_i_3
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[31].  Did not re-place instance mult_u1/result[32]_i_5
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[60].  Did not re-place instance mult_u1/result[60]_i_3
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[35].  Did not re-place instance mult_u1/result[36]_i_4
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[23].  Did not re-place instance mult_u1/result[32]_i_15
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[39].  Did not re-place instance mult_u1/result[40]_i_4
INFO: [Physopt 32-662] Processed net mult_u1/result_changed[60].  Did not re-place instance mult_u1/result[60]_i_1
INFO: [Physopt 32-662] Processed net mult_u1/sleftz_big[60].  Did not re-place instance mult_u1/result_reg[60]
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/prelim_result_i_371_n_0.  Did not re-place instance divide_u1/div_replace/div_temp/prelim_result_i_371
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/prelim_result_i_406_n_0.  Did not re-place instance divide_u1/div_replace/div_temp/prelim_result_i_406
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/prelim_result_i_362_n_0.  Did not re-place instance divide_u1/div_replace/div_temp/prelim_result_i_362
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[27].  Did not re-place instance mult_u1/result[32]_i_10
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[43].  Did not re-place instance mult_u1/result[44]_i_4
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/prelim_result__1_i_40_n_0.  Did not re-place instance divide_u1/div_replace/div_temp/prelim_result__1_i_40
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[18].  Did not re-place instance mult_u1/result[32]_i_21
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[47].  Did not re-place instance mult_u1/result[48]_i_4
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/A[13].  Did not re-place instance divide_u1/div_replace/div_temp/prelim_result__1_i_4
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/prelim_result_i_397_n_0.  Did not re-place instance divide_u1/div_replace/div_temp/prelim_result_i_397
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/prelim_result_i_424_n_0.  Did not re-place instance divide_u1/div_replace/div_temp/prelim_result_i_424
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[33].  Did not re-place instance mult_u1/result[36]_i_6
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[21].  Did not re-place instance mult_u1/result[32]_i_17
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[51].  Did not re-place instance mult_u1/result[52]_i_4
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[37].  Did not re-place instance mult_u1/result[40]_i_6
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/prelim_result__1_i_31_n_0.  Did not re-place instance divide_u1/div_replace/div_temp/prelim_result__1_i_31
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[25].  Did not re-place instance mult_u1/result[32]_i_12
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[55].  Did not re-place instance mult_u1/result[56]_i_4
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[41].  Did not re-place instance mult_u1/result[44]_i_6
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[29].  Did not re-place instance mult_u1/result[32]_i_7
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[59].  Did not re-place instance mult_u1/result[60]_i_4
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[45].  Did not re-place instance mult_u1/result[48]_i_6
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[49].  Did not re-place instance mult_u1/result[52]_i_6
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[53].  Did not re-place instance mult_u1/result[56]_i_6
INFO: [Physopt 32-662] Processed net mult_u1/prelim_result_carry__0_i_3_n_0.  Did not re-place instance mult_u1/prelim_result_carry__0_i_3
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[57].  Did not re-place instance mult_u1/result[60]_i_6
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/prelim_result_i_395_n_0.  Did not re-place instance divide_u1/div_replace/div_temp/prelim_result_i_395
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/prelim_result_i_421_n_0.  Did not re-place instance divide_u1/div_replace/div_temp/prelim_result_i_421
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/A[14].  Did not re-place instance divide_u1/div_replace/div_temp/prelim_result__1_i_3
INFO: [Physopt 32-662] Processed net mult_u1/result_changed[58].  Did not re-place instance mult_u1/result[58]_i_1
INFO: [Physopt 32-662] Processed net mult_u1/sleftz_big[58].  Did not re-place instance mult_u1/result_reg[58]
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/prelim_result_i_400_n_0.  Did not re-place instance divide_u1/div_replace/div_temp/prelim_result_i_400
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/prelim_result_i_426_n_0.  Did not re-place instance divide_u1/div_replace/div_temp/prelim_result_i_426
INFO: [Physopt 32-662] Processed net mult_u1/prelim_result_carry_i_1_n_0.  Did not re-place instance mult_u1/prelim_result_carry_i_1
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/prelim_result_i_341_n_0.  Did not re-place instance divide_u1/div_replace/div_temp/prelim_result_i_341
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/prelim_result_i_386_n_0.  Did not re-place instance divide_u1/div_replace/div_temp/prelim_result_i_386
INFO: [Physopt 32-662] Processed net mult_u1/prelim_result_carry__0_i_4_n_0.  Did not re-place instance mult_u1/prelim_result_carry__0_i_4
INFO: [Physopt 32-662] Processed net mult_u1/result_changed[62].  Did not re-place instance mult_u1/result[62]_i_1
INFO: [Physopt 32-662] Processed net mult_u1/Q[0].  Did not re-place instance mult_u1/result_reg[62]
INFO: [Physopt 32-662] Processed net mult_u1/p_0_in[19].  Did not re-place instance mult_u1/result[32]_i_20
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/prelim_result__1_i_38_n_0.  Did not re-place instance divide_u1/div_replace/div_temp/prelim_result__1_i_38
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/prelim_result__1_i_45_n_0.  Did not re-place instance divide_u1/div_replace/div_temp/prelim_result__1_i_45
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/prelim_result__1_i_32_n_0.  Did not re-place instance divide_u1/div_replace/div_temp/prelim_result__1_i_32
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/uz_mover[31]_21.  Did not re-place instance divide_u1/div_replace/div_temp/r_dl_b__30[9]_i_1
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/prelim_result__1_i_37_n_0.  Did not re-place instance divide_u1/div_replace/div_temp/prelim_result__1_i_37
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/prelim_result__1_i_43_n_0.  Did not re-place instance divide_u1/div_replace/div_temp/prelim_result__1_i_43
INFO: [Physopt 32-662] Processed net mult_u1/result_changed[59].  Did not re-place instance mult_u1/result[59]_i_1
INFO: [Physopt 32-662] Processed net mult_u1/sleftz_big[59].  Did not re-place instance mult_u1/result_reg[59]
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/uz_mover[31]_29.  Did not re-place instance divide_u1/div_replace/div_temp/r_dl_b__30[1]_i_1
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/prelim_result__1_i_27__1_n_0.  Did not re-place instance divide_u1/div_replace/div_temp/prelim_result__1_i_27__1
INFO: [Physopt 32-662] Processed net mult_u1/result_changed[56].  Did not re-place instance mult_u1/result[56]_i_1
INFO: [Physopt 32-662] Processed net mult_u1/sleftz_big[56].  Did not re-place instance mult_u1/result_reg[56]
INFO: [Physopt 32-662] Processed net mult_u1/prelim_result_carry__1_i_3_n_0.  Did not re-place instance mult_u1/prelim_result_carry__1_i_3
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/prelim_result_i_335_n_0.  Did not re-place instance divide_u1/div_replace/div_temp/prelim_result_i_335
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/prelim_result_i_379_n_0.  Did not re-place instance divide_u1/div_replace/div_temp/prelim_result_i_379
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/numer_temp_1_q[11].  Did not re-place instance divide_u1/div_replace/div_temp/numer_temp_1_q_reg[11]
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/prelim_result_i_331_n_0.  Did not re-place instance divide_u1/div_replace/div_temp/prelim_result_i_331
INFO: [Physopt 32-662] Processed net divide_u1/div_replace/div_temp/uz_mover[31]_26.  Did not re-place instance divide_u1/div_replace/div_temp/r_dl_b__30[4]_i_1
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.843 | TNS=-2152.124 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243214 ; free virtual = 311513
Phase 3 Placement Based Optimization | Checksum: 122169f65

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243213 ; free virtual = 311513

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243212 ; free virtual = 311512
Phase 4 Rewire | Checksum: 122169f65

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243213 ; free virtual = 311513

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 82 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/numer_temp_1_q[3]. Replicated 2 times.
INFO: [Physopt 32-572] Net divide_u1/div_replace/div_temp/uz_mover[31]_25 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net divide_u1/div_replace/div_temp/A[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net divide_u1/div_replace/div_temp/A[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net divide_u1/div_replace/div_temp/A[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net divide_u1/div_replace/div_temp/A[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/numer_temp_1_q[11]. Replicated 1 times.
INFO: [Physopt 32-572] Net divide_u1/div_replace/div_temp/A[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/numer_temp_1_q[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/denom19[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/denom19[6]. Replicated 1 times.
INFO: [Physopt 32-572] Net divide_u1/div_replace/div_temp/uz_mover[31]_21 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/numer_temp_1_q[2]. Replicated 1 times.
INFO: [Physopt 32-572] Net divide_u1/div_replace/div_temp/uz_mover[31]_29 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/numer_temp_1_q[17]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/numer_temp_1_q[7]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/denom19[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/numer_temp_1_q[9]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/numer_temp_1_q[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/numer_temp_1_q[27]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/numer_temp_1_q[25]. Replicated 1 times.
INFO: [Physopt 32-572] Net divide_u1/div_replace/div_temp/uz_mover[31]_26 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/denom19[10]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/numer_temp_1_q[4]. Replicated 1 times.
INFO: [Physopt 32-572] Net divide_u1/div_replace/div_temp/uz_mover[31]_23 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/denom19[1]. Replicated 1 times.
INFO: [Physopt 32-572] Net divide_u1/div_replace/div_temp/uz_mover[31]_20 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/denom19[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/numer_temp_1_q[16]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net divide_u1/div_replace/div_temp/numer_temp_1_q[22]. Net driver divide_u1/div_replace/div_temp/numer_temp_1_q_reg[22] was replaced.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/denom19[12]. Replicated 1 times.
INFO: [Physopt 32-572] Net divide_u1/div_replace/div_temp/numer_temp_1_q[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/numer_temp_1_q[21]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/numer_temp_1_q[20]. Replicated 1 times.
INFO: [Physopt 32-572] Net divide_u1/div_replace/div_temp/uz_mover[31]_22 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/numer_temp_1_q[12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/denom19[16]. Replicated 1 times.
INFO: [Physopt 32-572] Net divide_u1/div_replace/div_temp/uz_mover[31]_17 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net divide_u1/div_replace/div_temp/uz_mover[31]_18 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/denom19[14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/numer_temp_1_q[14]. Replicated 1 times.
INFO: [Physopt 32-572] Net divide_u1/div_replace/div_temp/uz_mover[31]_28 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net divide_u1/div_replace/div_temp/A[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/numer_temp_1_q[19]. Replicated 3 times.
INFO: [Physopt 32-572] Net divide_u1/div_replace/div_temp/uz_mover[31]_24 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/numer_temp_1_q[23]. Replicated 1 times.
INFO: [Physopt 32-572] Net divide_u1/div_replace/div_temp/A[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/denom19[19]. Replicated 2 times.
INFO: [Physopt 32-572] Net divide_u1/div_replace/div_temp/A[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net divide_u1/div_replace/div_temp/numer_temp_1_q[28]. Net driver divide_u1/div_replace/div_temp/numer_temp_1_q_reg[28] was replaced.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/numer_temp_1_q[18]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/numer_temp_1_q[13]. Replicated 2 times.
INFO: [Physopt 32-572] Net divide_u1/div_replace/div_temp/uz_mover[31]_19 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/uz_mover[31]_5. Replicated 1 times.
INFO: [Physopt 32-572] Net mult_u1/opa[30] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/denom19[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/numer_temp_1_q[24]. Replicated 1 times.
INFO: [Physopt 32-572] Net divide_u1/div_replace/div_temp/uz_mover[31]_27 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/numer_temp_1_q[26]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/numer_temp_1_q[8]. Replicated 1 times.
INFO: [Physopt 32-572] Net divide_u1/div_replace/div_temp/A[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net divide_u1/div_replace/div_temp/A[6]. Net driver divide_u1/div_replace/div_temp/prelim_result__1_i_11 was replaced.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/uz_mover[31]_13. Replicated 1 times.
INFO: [Physopt 32-601] Processed net divide_u1/div_replace/div_temp/denom19[26]. Net driver divide_u1/div_replace/div_temp/denom19_reg[26] was replaced.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/numer_temp_1_q[32]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/numer_temp_1_q[10]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/denom19[8]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/denom19[7]. Replicated 1 times.
INFO: [Physopt 32-572] Net divide_u1/div_replace/div_temp/A[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/denom19[18]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net divide_u1/div_replace/div_temp/numer_temp_1_q[30]. Net driver divide_u1/div_replace/div_temp/numer_temp_1_q_reg[30] was replaced.
INFO: [Physopt 32-572] Net mult_u3/uz_mover[31][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net divide_u1/div_replace/div_temp/numer_temp_1_q[39]. Net driver divide_u1/div_replace/div_temp/numer_temp_1_q_reg[39] was replaced.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/denom19[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/uz_mover[31]_9. Replicated 1 times.
INFO: [Physopt 32-572] Net divide_u1/div_replace/div_temp/numer_temp_1_q[31] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net divide_u1/div_replace/div_temp/A[5]. Net driver divide_u1/div_replace/div_temp/prelim_result__1_i_12 was replaced.
INFO: [Physopt 32-572] Net divide_u1/div_replace/div_temp/numer_temp_1_q[29] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net divide_u1/div_replace/div_temp/denom19[22]. Net driver divide_u1/div_replace/div_temp/denom19_reg[22] was replaced.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/denom19[17]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/uz_mover[31]_10. Replicated 1 times.
INFO: [Physopt 32-81] Processed net divide_u1/div_replace/div_temp/denom19[20]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 54 nets. Created 59 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 54 nets or cells. Created 59 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.823 | TNS=-2150.784 |
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243006 ; free virtual = 311365
Phase 5 Critical Cell Optimization | Checksum: 143a88f51

Time (s): cpu = 00:01:13 ; elapsed = 00:00:22 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 242998 ; free virtual = 311358

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 143a88f51

Time (s): cpu = 00:01:13 ; elapsed = 00:00:22 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 242995 ; free virtual = 311359

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 143a88f51

Time (s): cpu = 00:01:13 ; elapsed = 00:00:22 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 242990 ; free virtual = 311358

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 143a88f51

Time (s): cpu = 00:01:13 ; elapsed = 00:00:22 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243004 ; free virtual = 311366

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 143a88f51

Time (s): cpu = 00:01:13 ; elapsed = 00:00:23 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 242994 ; free virtual = 311358

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 12 nets.  Swapped 164 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 164 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.770 | TNS=-2148.816 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 242984 ; free virtual = 311347
Phase 10 Critical Pin Optimization | Checksum: 143a88f51

Time (s): cpu = 00:01:15 ; elapsed = 00:00:23 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 242996 ; free virtual = 311360

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 143a88f51

Time (s): cpu = 00:01:15 ; elapsed = 00:00:23 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 242987 ; free virtual = 311359

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 143a88f51

Time (s): cpu = 00:01:15 ; elapsed = 00:00:23 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243034 ; free virtual = 311349
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243033 ; free virtual = 311349
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-8.770 | TNS=-2148.816 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.111  |          7.374  |            0  |              0  |                     2  |           0  |           1  |  00:00:02  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.020  |          1.340  |           59  |              0  |                    54  |           0  |           1  |  00:00:17  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.053  |          1.968  |            0  |              0  |                    12  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.184  |         10.682  |           59  |              0  |                    68  |           0  |          11  |  00:00:20  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243041 ; free virtual = 311357
Ending Physical Synthesis Task | Checksum: 141138ac6

Time (s): cpu = 00:01:15 ; elapsed = 00:00:23 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243037 ; free virtual = 311353
INFO: [Common 17-83] Releasing license: Implementation
219 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243048 ; free virtual = 311364
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243047 ; free virtual = 311362
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243039 ; free virtual = 311359
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 243017 ; free virtual = 311354
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary/post_place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 242994 ; free virtual = 311314
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 19e1efff ConstDB: 0 ShapeSum: 34f79caf RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "maxDepth_over_maxRadius[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "maxDepth_over_maxRadius[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "enable" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "enable". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clock" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ux_mover[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ux_mover[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ux_mover[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ux_mover[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uy_mover[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uy_mover[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_mover[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_mover[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uy_mover[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uy_mover[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uy_mover[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uy_mover[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "layer_mover[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "layer_mover[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_mover[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_mover[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_mover[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_mover[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_mover[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_mover[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ux_mover[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ux_mover[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uy_mover[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uy_mover[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ux_mover[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ux_mover[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ux_mover[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ux_mover[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ux_mover[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ux_mover[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ux_mover[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ux_mover[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ux_mover[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ux_mover[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ux_mover[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ux_mover[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ux_mover[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ux_mover[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_mover[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_mover[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_mover[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_mover[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_mover[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_mover[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ux_mover[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ux_mover[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uy_mover[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uy_mover[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ux_mover[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ux_mover[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ux_mover[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ux_mover[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ux_mover[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ux_mover[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ux_mover[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ux_mover[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ux_mover[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ux_mover[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uy_mover[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uy_mover[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ux_mover[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ux_mover[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ux_mover[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ux_mover[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ux_mover[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ux_mover[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uy_mover[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uy_mover[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uy_mover[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uy_mover[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ux_mover[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ux_mover[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uy_mover[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uy_mover[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uy_mover[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uy_mover[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uy_mover[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uy_mover[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uy_mover[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uy_mover[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uy_mover[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uy_mover[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uy_mover[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uy_mover[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_mover[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_mover[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uy_mover[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uy_mover[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_mover[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_mover[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uy_mover[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uy_mover[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_mover[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_mover[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ux_mover[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ux_mover[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_mover[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_mover[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uy_mover[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uy_mover[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uy_mover[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uy_mover[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ux_mover[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ux_mover[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_mover[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_mover[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ux_mover[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ux_mover[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ux_mover[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ux_mover[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ux_mover[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ux_mover[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sleftr_mover[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sleftr_mover[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sleftr_mover[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sleftr_mover[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_mover[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_mover[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_mover[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_mover[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uy_mover[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uy_mover[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uy_mover[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uy_mover[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uy_mover[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uy_mover[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_mover[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_mover[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ux_mover[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ux_mover[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_mover[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_mover[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_mover[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_mover[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_mover[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_mover[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uz_mover[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uz_mover[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uz_mover[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uz_mover[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uz_mover[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uz_mover[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uz_mover[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uz_mover[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uz_mover[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uz_mover[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uz_mover[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uz_mover[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uz_mover[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uz_mover[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uz_mover[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uz_mover[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uz_mover[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uz_mover[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uz_mover[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uz_mover[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "layer_mover[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "layer_mover[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "layer_mover[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "layer_mover[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mut_5[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mut_5[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mut_4[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mut_4[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mut_3[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mut_3[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mut_2[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mut_2[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mut_1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mut_1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mut_0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mut_0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mut_5[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mut_5[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mut_4[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mut_4[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mut_3[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mut_3[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mut_2[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mut_2[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mut_1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mut_1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mut_0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mut_0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mut_5[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mut_5[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mut_4[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mut_4[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mut_3[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mut_3[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mut_2[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mut_2[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mut_1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mut_1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 150c800c1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 245167 ; free virtual = 313487
Post Restoration Checksum: NetGraph: 8111a7ab NumContArr: cfb65916 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 150c800c1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 245153 ; free virtual = 313474

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 150c800c1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 245145 ; free virtual = 313466

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 150c800c1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 245162 ; free virtual = 313482
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e6c54f6a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 245015 ; free virtual = 313339
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.586 | TNS=-1831.826| WHS=0.025  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1f85214e4

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 246262 ; free virtual = 314578

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18d5649dd

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 246066 ; free virtual = 314382

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1915
 Number of Nodes with overlaps = 133
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.424 | TNS=-4191.896| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16c7937ec

Time (s): cpu = 00:00:53 ; elapsed = 00:00:30 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 246810 ; free virtual = 315164

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.438 | TNS=-4193.215| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e5153b17

Time (s): cpu = 00:00:59 ; elapsed = 00:00:35 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 246368 ; free virtual = 314721
Phase 4 Rip-up And Reroute | Checksum: e5153b17

Time (s): cpu = 00:00:59 ; elapsed = 00:00:35 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 246368 ; free virtual = 314721

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: b95e0854

Time (s): cpu = 00:01:00 ; elapsed = 00:00:35 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 246341 ; free virtual = 314695
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.424 | TNS=-4191.896| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 25ed4ce17

Time (s): cpu = 00:01:01 ; elapsed = 00:00:36 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 246131 ; free virtual = 314484

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 25ed4ce17

Time (s): cpu = 00:01:01 ; elapsed = 00:00:36 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 246116 ; free virtual = 314469
Phase 5 Delay and Skew Optimization | Checksum: 25ed4ce17

Time (s): cpu = 00:01:02 ; elapsed = 00:00:36 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 246104 ; free virtual = 314458

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ff55551f

Time (s): cpu = 00:01:03 ; elapsed = 00:00:36 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 245944 ; free virtual = 314298
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.368 | TNS=-4158.354| WHS=0.087  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ff55551f

Time (s): cpu = 00:01:03 ; elapsed = 00:00:36 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 246003 ; free virtual = 314357
Phase 6 Post Hold Fix | Checksum: 1ff55551f

Time (s): cpu = 00:01:03 ; elapsed = 00:00:36 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 246014 ; free virtual = 314368

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.37833 %
  Global Horizontal Routing Utilization  = 4.58502 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 56.7568%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 54.955%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1ed1a215d

Time (s): cpu = 00:01:03 ; elapsed = 00:00:36 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 245962 ; free virtual = 314316

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ed1a215d

Time (s): cpu = 00:01:03 ; elapsed = 00:00:36 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 245993 ; free virtual = 314346

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1891879e1

Time (s): cpu = 00:01:04 ; elapsed = 00:00:37 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 245826 ; free virtual = 314181

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.368 | TNS=-4158.354| WHS=0.087  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1891879e1

Time (s): cpu = 00:01:04 ; elapsed = 00:00:38 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 245796 ; free virtual = 314152
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:04 ; elapsed = 00:00:38 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 245849 ; free virtual = 314204

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:43 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 245848 ; free virtual = 314203
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 245839 ; free virtual = 314194
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 245771 ; free virtual = 314132
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 245589 ; free virtual = 313970
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary/post_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2922.336 ; gain = 0.000 ; free physical = 244362 ; free virtual = 312724
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2945.789 ; gain = 0.000 ; free physical = 242317 ; free virtual = 310685
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 16:52:48 2022...
