
Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000091c0  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001fc  08009460  08009460  00019460  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800965c  0800965c  0001965c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  08009664  08009664  00019664  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000008  0800966c  0800966c  0001966c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001e8  20000000  08009674  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001d68  200001e8  0800985c  000201e8  2**2
                  ALLOC
  8 ._user_heap_stack 00002400  20001f50  0800985c  00021f50  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 10 .debug_info   00049f1d  00000000  00000000  00020216  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00006835  00000000  00000000  0006a133  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_loc    0001f337  00000000  00000000  00070968  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002030  00000000  00000000  0008fca0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_ranges 00001f10  00000000  00000000  00091cd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00041cae  00000000  00000000  00093be0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   000323dd  00000000  00000000  000d588e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00180cf4  00000000  00000000  00107c6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  0028895f  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00005fd4  00000000  00000000  002889b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	200001e8 	.word	0x200001e8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08009448 	.word	0x08009448

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	200001ec 	.word	0x200001ec
 80002dc:	08009448 	.word	0x08009448

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b96e 	b.w	8000674 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	4604      	mov	r4, r0
 80003b8:	468c      	mov	ip, r1
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	f040 8083 	bne.w	80004c6 <__udivmoddi4+0x116>
 80003c0:	428a      	cmp	r2, r1
 80003c2:	4617      	mov	r7, r2
 80003c4:	d947      	bls.n	8000456 <__udivmoddi4+0xa6>
 80003c6:	fab2 f282 	clz	r2, r2
 80003ca:	b142      	cbz	r2, 80003de <__udivmoddi4+0x2e>
 80003cc:	f1c2 0020 	rsb	r0, r2, #32
 80003d0:	fa24 f000 	lsr.w	r0, r4, r0
 80003d4:	4091      	lsls	r1, r2
 80003d6:	4097      	lsls	r7, r2
 80003d8:	ea40 0c01 	orr.w	ip, r0, r1
 80003dc:	4094      	lsls	r4, r2
 80003de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80003e2:	0c23      	lsrs	r3, r4, #16
 80003e4:	fbbc f6f8 	udiv	r6, ip, r8
 80003e8:	fa1f fe87 	uxth.w	lr, r7
 80003ec:	fb08 c116 	mls	r1, r8, r6, ip
 80003f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003f4:	fb06 f10e 	mul.w	r1, r6, lr
 80003f8:	4299      	cmp	r1, r3
 80003fa:	d909      	bls.n	8000410 <__udivmoddi4+0x60>
 80003fc:	18fb      	adds	r3, r7, r3
 80003fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000402:	f080 8119 	bcs.w	8000638 <__udivmoddi4+0x288>
 8000406:	4299      	cmp	r1, r3
 8000408:	f240 8116 	bls.w	8000638 <__udivmoddi4+0x288>
 800040c:	3e02      	subs	r6, #2
 800040e:	443b      	add	r3, r7
 8000410:	1a5b      	subs	r3, r3, r1
 8000412:	b2a4      	uxth	r4, r4
 8000414:	fbb3 f0f8 	udiv	r0, r3, r8
 8000418:	fb08 3310 	mls	r3, r8, r0, r3
 800041c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000420:	fb00 fe0e 	mul.w	lr, r0, lr
 8000424:	45a6      	cmp	lr, r4
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x8c>
 8000428:	193c      	adds	r4, r7, r4
 800042a:	f100 33ff 	add.w	r3, r0, #4294967295
 800042e:	f080 8105 	bcs.w	800063c <__udivmoddi4+0x28c>
 8000432:	45a6      	cmp	lr, r4
 8000434:	f240 8102 	bls.w	800063c <__udivmoddi4+0x28c>
 8000438:	3802      	subs	r0, #2
 800043a:	443c      	add	r4, r7
 800043c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	2600      	movs	r6, #0
 8000446:	b11d      	cbz	r5, 8000450 <__udivmoddi4+0xa0>
 8000448:	40d4      	lsrs	r4, r2
 800044a:	2300      	movs	r3, #0
 800044c:	e9c5 4300 	strd	r4, r3, [r5]
 8000450:	4631      	mov	r1, r6
 8000452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000456:	b902      	cbnz	r2, 800045a <__udivmoddi4+0xaa>
 8000458:	deff      	udf	#255	; 0xff
 800045a:	fab2 f282 	clz	r2, r2
 800045e:	2a00      	cmp	r2, #0
 8000460:	d150      	bne.n	8000504 <__udivmoddi4+0x154>
 8000462:	1bcb      	subs	r3, r1, r7
 8000464:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000468:	fa1f f887 	uxth.w	r8, r7
 800046c:	2601      	movs	r6, #1
 800046e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000472:	0c21      	lsrs	r1, r4, #16
 8000474:	fb0e 331c 	mls	r3, lr, ip, r3
 8000478:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800047c:	fb08 f30c 	mul.w	r3, r8, ip
 8000480:	428b      	cmp	r3, r1
 8000482:	d907      	bls.n	8000494 <__udivmoddi4+0xe4>
 8000484:	1879      	adds	r1, r7, r1
 8000486:	f10c 30ff 	add.w	r0, ip, #4294967295
 800048a:	d202      	bcs.n	8000492 <__udivmoddi4+0xe2>
 800048c:	428b      	cmp	r3, r1
 800048e:	f200 80e9 	bhi.w	8000664 <__udivmoddi4+0x2b4>
 8000492:	4684      	mov	ip, r0
 8000494:	1ac9      	subs	r1, r1, r3
 8000496:	b2a3      	uxth	r3, r4
 8000498:	fbb1 f0fe 	udiv	r0, r1, lr
 800049c:	fb0e 1110 	mls	r1, lr, r0, r1
 80004a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80004a4:	fb08 f800 	mul.w	r8, r8, r0
 80004a8:	45a0      	cmp	r8, r4
 80004aa:	d907      	bls.n	80004bc <__udivmoddi4+0x10c>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80004b2:	d202      	bcs.n	80004ba <__udivmoddi4+0x10a>
 80004b4:	45a0      	cmp	r8, r4
 80004b6:	f200 80d9 	bhi.w	800066c <__udivmoddi4+0x2bc>
 80004ba:	4618      	mov	r0, r3
 80004bc:	eba4 0408 	sub.w	r4, r4, r8
 80004c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80004c4:	e7bf      	b.n	8000446 <__udivmoddi4+0x96>
 80004c6:	428b      	cmp	r3, r1
 80004c8:	d909      	bls.n	80004de <__udivmoddi4+0x12e>
 80004ca:	2d00      	cmp	r5, #0
 80004cc:	f000 80b1 	beq.w	8000632 <__udivmoddi4+0x282>
 80004d0:	2600      	movs	r6, #0
 80004d2:	e9c5 0100 	strd	r0, r1, [r5]
 80004d6:	4630      	mov	r0, r6
 80004d8:	4631      	mov	r1, r6
 80004da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004de:	fab3 f683 	clz	r6, r3
 80004e2:	2e00      	cmp	r6, #0
 80004e4:	d14a      	bne.n	800057c <__udivmoddi4+0x1cc>
 80004e6:	428b      	cmp	r3, r1
 80004e8:	d302      	bcc.n	80004f0 <__udivmoddi4+0x140>
 80004ea:	4282      	cmp	r2, r0
 80004ec:	f200 80b8 	bhi.w	8000660 <__udivmoddi4+0x2b0>
 80004f0:	1a84      	subs	r4, r0, r2
 80004f2:	eb61 0103 	sbc.w	r1, r1, r3
 80004f6:	2001      	movs	r0, #1
 80004f8:	468c      	mov	ip, r1
 80004fa:	2d00      	cmp	r5, #0
 80004fc:	d0a8      	beq.n	8000450 <__udivmoddi4+0xa0>
 80004fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000502:	e7a5      	b.n	8000450 <__udivmoddi4+0xa0>
 8000504:	f1c2 0320 	rsb	r3, r2, #32
 8000508:	fa20 f603 	lsr.w	r6, r0, r3
 800050c:	4097      	lsls	r7, r2
 800050e:	fa01 f002 	lsl.w	r0, r1, r2
 8000512:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000516:	40d9      	lsrs	r1, r3
 8000518:	4330      	orrs	r0, r6
 800051a:	0c03      	lsrs	r3, r0, #16
 800051c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000520:	fa1f f887 	uxth.w	r8, r7
 8000524:	fb0e 1116 	mls	r1, lr, r6, r1
 8000528:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800052c:	fb06 f108 	mul.w	r1, r6, r8
 8000530:	4299      	cmp	r1, r3
 8000532:	fa04 f402 	lsl.w	r4, r4, r2
 8000536:	d909      	bls.n	800054c <__udivmoddi4+0x19c>
 8000538:	18fb      	adds	r3, r7, r3
 800053a:	f106 3cff 	add.w	ip, r6, #4294967295
 800053e:	f080 808d 	bcs.w	800065c <__udivmoddi4+0x2ac>
 8000542:	4299      	cmp	r1, r3
 8000544:	f240 808a 	bls.w	800065c <__udivmoddi4+0x2ac>
 8000548:	3e02      	subs	r6, #2
 800054a:	443b      	add	r3, r7
 800054c:	1a5b      	subs	r3, r3, r1
 800054e:	b281      	uxth	r1, r0
 8000550:	fbb3 f0fe 	udiv	r0, r3, lr
 8000554:	fb0e 3310 	mls	r3, lr, r0, r3
 8000558:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055c:	fb00 f308 	mul.w	r3, r0, r8
 8000560:	428b      	cmp	r3, r1
 8000562:	d907      	bls.n	8000574 <__udivmoddi4+0x1c4>
 8000564:	1879      	adds	r1, r7, r1
 8000566:	f100 3cff 	add.w	ip, r0, #4294967295
 800056a:	d273      	bcs.n	8000654 <__udivmoddi4+0x2a4>
 800056c:	428b      	cmp	r3, r1
 800056e:	d971      	bls.n	8000654 <__udivmoddi4+0x2a4>
 8000570:	3802      	subs	r0, #2
 8000572:	4439      	add	r1, r7
 8000574:	1acb      	subs	r3, r1, r3
 8000576:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800057a:	e778      	b.n	800046e <__udivmoddi4+0xbe>
 800057c:	f1c6 0c20 	rsb	ip, r6, #32
 8000580:	fa03 f406 	lsl.w	r4, r3, r6
 8000584:	fa22 f30c 	lsr.w	r3, r2, ip
 8000588:	431c      	orrs	r4, r3
 800058a:	fa20 f70c 	lsr.w	r7, r0, ip
 800058e:	fa01 f306 	lsl.w	r3, r1, r6
 8000592:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000596:	fa21 f10c 	lsr.w	r1, r1, ip
 800059a:	431f      	orrs	r7, r3
 800059c:	0c3b      	lsrs	r3, r7, #16
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fa1f f884 	uxth.w	r8, r4
 80005a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80005aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80005ae:	fb09 fa08 	mul.w	sl, r9, r8
 80005b2:	458a      	cmp	sl, r1
 80005b4:	fa02 f206 	lsl.w	r2, r2, r6
 80005b8:	fa00 f306 	lsl.w	r3, r0, r6
 80005bc:	d908      	bls.n	80005d0 <__udivmoddi4+0x220>
 80005be:	1861      	adds	r1, r4, r1
 80005c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80005c4:	d248      	bcs.n	8000658 <__udivmoddi4+0x2a8>
 80005c6:	458a      	cmp	sl, r1
 80005c8:	d946      	bls.n	8000658 <__udivmoddi4+0x2a8>
 80005ca:	f1a9 0902 	sub.w	r9, r9, #2
 80005ce:	4421      	add	r1, r4
 80005d0:	eba1 010a 	sub.w	r1, r1, sl
 80005d4:	b2bf      	uxth	r7, r7
 80005d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80005da:	fb0e 1110 	mls	r1, lr, r0, r1
 80005de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80005e2:	fb00 f808 	mul.w	r8, r0, r8
 80005e6:	45b8      	cmp	r8, r7
 80005e8:	d907      	bls.n	80005fa <__udivmoddi4+0x24a>
 80005ea:	19e7      	adds	r7, r4, r7
 80005ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80005f0:	d22e      	bcs.n	8000650 <__udivmoddi4+0x2a0>
 80005f2:	45b8      	cmp	r8, r7
 80005f4:	d92c      	bls.n	8000650 <__udivmoddi4+0x2a0>
 80005f6:	3802      	subs	r0, #2
 80005f8:	4427      	add	r7, r4
 80005fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80005fe:	eba7 0708 	sub.w	r7, r7, r8
 8000602:	fba0 8902 	umull	r8, r9, r0, r2
 8000606:	454f      	cmp	r7, r9
 8000608:	46c6      	mov	lr, r8
 800060a:	4649      	mov	r1, r9
 800060c:	d31a      	bcc.n	8000644 <__udivmoddi4+0x294>
 800060e:	d017      	beq.n	8000640 <__udivmoddi4+0x290>
 8000610:	b15d      	cbz	r5, 800062a <__udivmoddi4+0x27a>
 8000612:	ebb3 020e 	subs.w	r2, r3, lr
 8000616:	eb67 0701 	sbc.w	r7, r7, r1
 800061a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800061e:	40f2      	lsrs	r2, r6
 8000620:	ea4c 0202 	orr.w	r2, ip, r2
 8000624:	40f7      	lsrs	r7, r6
 8000626:	e9c5 2700 	strd	r2, r7, [r5]
 800062a:	2600      	movs	r6, #0
 800062c:	4631      	mov	r1, r6
 800062e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000632:	462e      	mov	r6, r5
 8000634:	4628      	mov	r0, r5
 8000636:	e70b      	b.n	8000450 <__udivmoddi4+0xa0>
 8000638:	4606      	mov	r6, r0
 800063a:	e6e9      	b.n	8000410 <__udivmoddi4+0x60>
 800063c:	4618      	mov	r0, r3
 800063e:	e6fd      	b.n	800043c <__udivmoddi4+0x8c>
 8000640:	4543      	cmp	r3, r8
 8000642:	d2e5      	bcs.n	8000610 <__udivmoddi4+0x260>
 8000644:	ebb8 0e02 	subs.w	lr, r8, r2
 8000648:	eb69 0104 	sbc.w	r1, r9, r4
 800064c:	3801      	subs	r0, #1
 800064e:	e7df      	b.n	8000610 <__udivmoddi4+0x260>
 8000650:	4608      	mov	r0, r1
 8000652:	e7d2      	b.n	80005fa <__udivmoddi4+0x24a>
 8000654:	4660      	mov	r0, ip
 8000656:	e78d      	b.n	8000574 <__udivmoddi4+0x1c4>
 8000658:	4681      	mov	r9, r0
 800065a:	e7b9      	b.n	80005d0 <__udivmoddi4+0x220>
 800065c:	4666      	mov	r6, ip
 800065e:	e775      	b.n	800054c <__udivmoddi4+0x19c>
 8000660:	4630      	mov	r0, r6
 8000662:	e74a      	b.n	80004fa <__udivmoddi4+0x14a>
 8000664:	f1ac 0c02 	sub.w	ip, ip, #2
 8000668:	4439      	add	r1, r7
 800066a:	e713      	b.n	8000494 <__udivmoddi4+0xe4>
 800066c:	3802      	subs	r0, #2
 800066e:	443c      	add	r4, r7
 8000670:	e724      	b.n	80004bc <__udivmoddi4+0x10c>
 8000672:	bf00      	nop

08000674 <__aeabi_idiv0>:
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000678:	b510      	push	{r4, lr}
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800067a:	2003      	movs	r0, #3
 800067c:	f000 f856 	bl	800072c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000680:	f001 ff5e 	bl	8002540 <HAL_RCC_GetSysClockFreq>
 8000684:	490f      	ldr	r1, [pc, #60]	; (80006c4 <HAL_Init+0x4c>)
 8000686:	698b      	ldr	r3, [r1, #24]
 8000688:	f3c3 2303 	ubfx	r3, r3, #8, #4
 800068c:	4a0e      	ldr	r2, [pc, #56]	; (80006c8 <HAL_Init+0x50>)
 800068e:	5cd3      	ldrb	r3, [r2, r3]
 8000690:	f003 031f 	and.w	r3, r3, #31
 8000694:	40d8      	lsrs	r0, r3
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000696:	698b      	ldr	r3, [r1, #24]
 8000698:	f003 030f 	and.w	r3, r3, #15
 800069c:	5cd3      	ldrb	r3, [r2, r3]
 800069e:	f003 031f 	and.w	r3, r3, #31
 80006a2:	fa20 f303 	lsr.w	r3, r0, r3
 80006a6:	4a09      	ldr	r2, [pc, #36]	; (80006cc <HAL_Init+0x54>)
 80006a8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80006aa:	4b09      	ldr	r3, [pc, #36]	; (80006d0 <HAL_Init+0x58>)
 80006ac:	6018      	str	r0, [r3, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80006ae:	2000      	movs	r0, #0
 80006b0:	f007 fb58 	bl	8007d64 <HAL_InitTick>
 80006b4:	b110      	cbz	r0, 80006bc <HAL_Init+0x44>
  {
    return HAL_ERROR;
 80006b6:	2401      	movs	r4, #1
  /* Init the low level hardware */
  HAL_MspInit();

  /* Return function status */
  return HAL_OK;
}
 80006b8:	4620      	mov	r0, r4
 80006ba:	bd10      	pop	{r4, pc}
 80006bc:	4604      	mov	r4, r0
  HAL_MspInit();
 80006be:	f007 f9d3 	bl	8007a68 <HAL_MspInit>
  return HAL_OK;
 80006c2:	e7f9      	b.n	80006b8 <HAL_Init+0x40>
 80006c4:	58024400 	.word	0x58024400
 80006c8:	08009528 	.word	0x08009528
 80006cc:	2000011c 	.word	0x2000011c
 80006d0:	20000118 	.word	0x20000118

080006d4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80006d4:	4b03      	ldr	r3, [pc, #12]	; (80006e4 <HAL_IncTick+0x10>)
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	4a03      	ldr	r2, [pc, #12]	; (80006e8 <HAL_IncTick+0x14>)
 80006da:	6811      	ldr	r1, [r2, #0]
 80006dc:	440b      	add	r3, r1
 80006de:	6013      	str	r3, [r2, #0]
}
 80006e0:	4770      	bx	lr
 80006e2:	bf00      	nop
 80006e4:	20000000 	.word	0x20000000
 80006e8:	20000618 	.word	0x20000618

080006ec <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80006ec:	4b01      	ldr	r3, [pc, #4]	; (80006f4 <HAL_GetTick+0x8>)
 80006ee:	6818      	ldr	r0, [r3, #0]
}
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	20000618 	.word	0x20000618

080006f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80006f8:	b538      	push	{r3, r4, r5, lr}
 80006fa:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80006fc:	f7ff fff6 	bl	80006ec <HAL_GetTick>
 8000700:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000702:	f1b4 3fff 	cmp.w	r4, #4294967295
 8000706:	d002      	beq.n	800070e <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8000708:	4b04      	ldr	r3, [pc, #16]	; (800071c <HAL_Delay+0x24>)
 800070a:	781b      	ldrb	r3, [r3, #0]
 800070c:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800070e:	f7ff ffed 	bl	80006ec <HAL_GetTick>
 8000712:	1b40      	subs	r0, r0, r5
 8000714:	42a0      	cmp	r0, r4
 8000716:	d3fa      	bcc.n	800070e <HAL_Delay+0x16>
  {
  }
}
 8000718:	bd38      	pop	{r3, r4, r5, pc}
 800071a:	bf00      	nop
 800071c:	20000000 	.word	0x20000000

08000720 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8000720:	4b01      	ldr	r3, [pc, #4]	; (8000728 <HAL_GetREVID+0x8>)
 8000722:	6818      	ldr	r0, [r3, #0]
}
 8000724:	0c00      	lsrs	r0, r0, #16
 8000726:	4770      	bx	lr
 8000728:	5c001000 	.word	0x5c001000

0800072c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800072c:	4906      	ldr	r1, [pc, #24]	; (8000748 <HAL_NVIC_SetPriorityGrouping+0x1c>)
 800072e:	68cb      	ldr	r3, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000730:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000734:	041b      	lsls	r3, r3, #16
 8000736:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000738:	0200      	lsls	r0, r0, #8
 800073a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800073e:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8000740:	4a02      	ldr	r2, [pc, #8]	; (800074c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000742:	431a      	orrs	r2, r3
  SCB->AIRCR =  reg_value;
 8000744:	60ca      	str	r2, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000746:	4770      	bx	lr
 8000748:	e000ed00 	.word	0xe000ed00
 800074c:	05fa0000 	.word	0x05fa0000

08000750 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000750:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000752:	4b15      	ldr	r3, [pc, #84]	; (80007a8 <HAL_NVIC_SetPriority+0x58>)
 8000754:	68db      	ldr	r3, [r3, #12]
 8000756:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800075a:	f1c3 0407 	rsb	r4, r3, #7
 800075e:	2c04      	cmp	r4, #4
 8000760:	bf28      	it	cs
 8000762:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000764:	1d1d      	adds	r5, r3, #4
 8000766:	2d06      	cmp	r5, #6
 8000768:	d914      	bls.n	8000794 <HAL_NVIC_SetPriority+0x44>
 800076a:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800076c:	f04f 35ff 	mov.w	r5, #4294967295
 8000770:	fa05 f404 	lsl.w	r4, r5, r4
 8000774:	ea21 0104 	bic.w	r1, r1, r4
 8000778:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800077a:	fa05 f303 	lsl.w	r3, r5, r3
 800077e:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000782:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8000784:	2800      	cmp	r0, #0
 8000786:	db07      	blt.n	8000798 <HAL_NVIC_SetPriority+0x48>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000788:	0109      	lsls	r1, r1, #4
 800078a:	b2c9      	uxtb	r1, r1
 800078c:	4b07      	ldr	r3, [pc, #28]	; (80007ac <HAL_NVIC_SetPriority+0x5c>)
 800078e:	5419      	strb	r1, [r3, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000790:	bc30      	pop	{r4, r5}
 8000792:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000794:	2300      	movs	r3, #0
 8000796:	e7e9      	b.n	800076c <HAL_NVIC_SetPriority+0x1c>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000798:	f000 000f 	and.w	r0, r0, #15
 800079c:	0109      	lsls	r1, r1, #4
 800079e:	b2c9      	uxtb	r1, r1
 80007a0:	4b03      	ldr	r3, [pc, #12]	; (80007b0 <HAL_NVIC_SetPriority+0x60>)
 80007a2:	5419      	strb	r1, [r3, r0]
 80007a4:	e7f4      	b.n	8000790 <HAL_NVIC_SetPriority+0x40>
 80007a6:	bf00      	nop
 80007a8:	e000ed00 	.word	0xe000ed00
 80007ac:	e000e400 	.word	0xe000e400
 80007b0:	e000ed14 	.word	0xe000ed14

080007b4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80007b4:	2800      	cmp	r0, #0
 80007b6:	db07      	blt.n	80007c8 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007b8:	f000 021f 	and.w	r2, r0, #31
 80007bc:	0940      	lsrs	r0, r0, #5
 80007be:	2301      	movs	r3, #1
 80007c0:	4093      	lsls	r3, r2
 80007c2:	4a02      	ldr	r2, [pc, #8]	; (80007cc <HAL_NVIC_EnableIRQ+0x18>)
 80007c4:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80007c8:	4770      	bx	lr
 80007ca:	bf00      	nop
 80007cc:	e000e100 	.word	0xe000e100

080007d0 <FDCAN_CopyMessageToRAM>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @param  BufferIndex index of the buffer to be configured.
  * @retval HAL status
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData, uint32_t BufferIndex)
{
 80007d0:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80007d2:	684c      	ldr	r4, [r1, #4]
 80007d4:	2c00      	cmp	r4, #0
 80007d6:	d12f      	bne.n	8000838 <FDCAN_CopyMessageToRAM+0x68>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80007d8:	690e      	ldr	r6, [r1, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80007da:	688c      	ldr	r4, [r1, #8]
                   FDCAN_STANDARD_ID |
 80007dc:	4326      	orrs	r6, r4
                   (pTxHeader->Identifier << 18));
 80007de:	680c      	ldr	r4, [r1, #0]
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80007e0:	ea46 4684 	orr.w	r6, r6, r4, lsl #18
                   pTxHeader->TxFrameType |
                   pTxHeader->Identifier);
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24) |
 80007e4:	6a0d      	ldr	r5, [r1, #32]
                 pTxHeader->TxEventFifoControl |
 80007e6:	69cc      	ldr	r4, [r1, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24) |
 80007e8:	ea44 6405 	orr.w	r4, r4, r5, lsl #24
                 pTxHeader->FDFormat |
 80007ec:	698d      	ldr	r5, [r1, #24]
                 pTxHeader->TxEventFifoControl |
 80007ee:	432c      	orrs	r4, r5
                 pTxHeader->BitRateSwitch |
 80007f0:	694d      	ldr	r5, [r1, #20]
                 pTxHeader->FDFormat |
 80007f2:	432c      	orrs	r4, r5
                 pTxHeader->DataLength);
 80007f4:	68cd      	ldr	r5, [r1, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24) |
 80007f6:	432c      	orrs	r4, r5

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 80007f8:	f8d0 7084 	ldr.w	r7, [r0, #132]	; 0x84
 80007fc:	6e80      	ldr	r0, [r0, #104]	; 0x68
 80007fe:	fb03 f300 	mul.w	r3, r3, r0
 8000802:	eb07 0583 	add.w	r5, r7, r3, lsl #2

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8000806:	f847 6023 	str.w	r6, [r7, r3, lsl #2]
  TxAddress++;
  *TxAddress = TxElementW2;
 800080a:	606c      	str	r4, [r5, #4]
  TxAddress++;
 800080c:	3508      	adds	r5, #8

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16]; ByteCounter += 4U)
 800080e:	2000      	movs	r0, #0
 8000810:	89cb      	ldrh	r3, [r1, #14]
 8000812:	4c0e      	ldr	r4, [pc, #56]	; (800084c <FDCAN_CopyMessageToRAM+0x7c>)
 8000814:	5ce3      	ldrb	r3, [r4, r3]
 8000816:	4283      	cmp	r3, r0
 8000818:	d916      	bls.n	8000848 <FDCAN_CopyMessageToRAM+0x78>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24) |
 800081a:	1814      	adds	r4, r2, r0
 800081c:	78e6      	ldrb	r6, [r4, #3]
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16) |
 800081e:	78a3      	ldrb	r3, [r4, #2]
 8000820:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24) |
 8000822:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8) |
 8000826:	7864      	ldrb	r4, [r4, #1]
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16) |
 8000828:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
                  (uint32_t)pTxData[ByteCounter]);
 800082c:	5c14      	ldrb	r4, [r2, r0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8) |
 800082e:	4323      	orrs	r3, r4
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24) |
 8000830:	f845 3b04 	str.w	r3, [r5], #4
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16]; ByteCounter += 4U)
 8000834:	3004      	adds	r0, #4
 8000836:	e7eb      	b.n	8000810 <FDCAN_CopyMessageToRAM+0x40>
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8000838:	690c      	ldr	r4, [r1, #16]
                   pTxHeader->TxFrameType |
 800083a:	688e      	ldr	r6, [r1, #8]
                   FDCAN_EXTENDED_ID |
 800083c:	4326      	orrs	r6, r4
                   pTxHeader->Identifier);
 800083e:	680c      	ldr	r4, [r1, #0]
                   pTxHeader->TxFrameType |
 8000840:	4326      	orrs	r6, r4
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8000842:	f046 4680 	orr.w	r6, r6, #1073741824	; 0x40000000
 8000846:	e7cd      	b.n	80007e4 <FDCAN_CopyMessageToRAM+0x14>
    TxAddress++;
  }
}
 8000848:	bcf0      	pop	{r4, r5, r6, r7}
 800084a:	4770      	bx	lr
 800084c:	08009460 	.word	0x08009460

08000850 <HAL_FDCAN_ConfigFilter>:
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8000850:	f890 3098 	ldrb.w	r3, [r0, #152]	; 0x98
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8000854:	3b01      	subs	r3, #1
 8000856:	b2db      	uxtb	r3, r3
 8000858:	2b01      	cmp	r3, #1
 800085a:	d907      	bls.n	800086c <HAL_FDCAN_ConfigFilter+0x1c>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800085c:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
 8000860:	f043 0302 	orr.w	r3, r3, #2
 8000864:	f8c0 309c 	str.w	r3, [r0, #156]	; 0x9c
    return HAL_ERROR;
 8000868:	2001      	movs	r0, #1
 800086a:	4770      	bx	lr
    if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800086c:	68cb      	ldr	r3, [r1, #12]
    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800086e:	680a      	ldr	r2, [r1, #0]
 8000870:	b9d2      	cbnz	r2, 80008a8 <HAL_FDCAN_ConfigFilter+0x58>
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8000872:	2b07      	cmp	r3, #7
 8000874:	d00e      	beq.n	8000894 <HAL_FDCAN_ConfigFilter+0x44>
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8000876:	688a      	ldr	r2, [r1, #8]
                           (sFilterConfig->FilterConfig << 27U) |
 8000878:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800087a:	ea43 7382 	orr.w	r3, r3, r2, lsl #30
                           (sFilterConfig->FilterID1 << 16U)    |
 800087e:	690a      	ldr	r2, [r1, #16]
                           (sFilterConfig->FilterConfig << 27U) |
 8000880:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
                           sFilterConfig->FilterID2);
 8000884:	694a      	ldr	r2, [r1, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8000886:	4313      	orrs	r3, r2
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8000888:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 800088a:	6849      	ldr	r1, [r1, #4]
      *FilterAddress = FilterElementW1;
 800088c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    return HAL_OK;
 8000890:	2000      	movs	r0, #0
}
 8000892:	4770      	bx	lr
                           (sFilterConfig->FilterID1 << 16U)       |
 8000894:	690a      	ldr	r2, [r1, #16]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8000896:	69cb      	ldr	r3, [r1, #28]
 8000898:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 800089a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
                           sFilterConfig->RxBufferIndex);
 800089e:	698a      	ldr	r2, [r1, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80008a0:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 80008a2:	f043 5360 	orr.w	r3, r3, #939524096	; 0x38000000
 80008a6:	e7ef      	b.n	8000888 <HAL_FDCAN_ConfigFilter+0x38>
{
 80008a8:	b410      	push	{r4}
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 80008aa:	690a      	ldr	r2, [r1, #16]
 80008ac:	ea42 7243 	orr.w	r2, r2, r3, lsl #29
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 80008b0:	2b07      	cmp	r3, #7
 80008b2:	d00e      	beq.n	80008d2 <HAL_FDCAN_ConfigFilter+0x82>
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 80008b4:	688c      	ldr	r4, [r1, #8]
 80008b6:	694b      	ldr	r3, [r1, #20]
 80008b8:	ea43 7384 	orr.w	r3, r3, r4, lsl #30
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 80008bc:	6f00      	ldr	r0, [r0, #112]	; 0x70
 80008be:	6849      	ldr	r1, [r1, #4]
 80008c0:	eb00 04c1 	add.w	r4, r0, r1, lsl #3
      *FilterAddress = FilterElementW1;
 80008c4:	f840 2031 	str.w	r2, [r0, r1, lsl #3]
      *FilterAddress = FilterElementW2;
 80008c8:	6063      	str	r3, [r4, #4]
    return HAL_OK;
 80008ca:	2000      	movs	r0, #0
}
 80008cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80008d0:	4770      	bx	lr
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 80008d2:	698b      	ldr	r3, [r1, #24]
 80008d4:	e7f2      	b.n	80008bc <HAL_FDCAN_ConfigFilter+0x6c>

080008d6 <HAL_FDCAN_ConfigGlobalFilter>:
{
 80008d6:	b410      	push	{r4}
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80008d8:	f890 4098 	ldrb.w	r4, [r0, #152]	; 0x98
 80008dc:	b2e4      	uxtb	r4, r4
 80008de:	2c01      	cmp	r4, #1
 80008e0:	d009      	beq.n	80008f6 <HAL_FDCAN_ConfigGlobalFilter+0x20>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80008e2:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
 80008e6:	f043 0304 	orr.w	r3, r3, #4
 80008ea:	f8c0 309c 	str.w	r3, [r0, #156]	; 0x9c
    return HAL_ERROR;
 80008ee:	2001      	movs	r0, #1
}
 80008f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80008f4:	4770      	bx	lr
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 80008f6:	0092      	lsls	r2, r2, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80008f8:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 80008fc:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8000900:	6803      	ldr	r3, [r0, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8000902:	9901      	ldr	r1, [sp, #4]
 8000904:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8000906:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    return HAL_OK;
 800090a:	2000      	movs	r0, #0
 800090c:	e7f0      	b.n	80008f0 <HAL_FDCAN_ConfigGlobalFilter+0x1a>

0800090e <HAL_FDCAN_Start>:
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800090e:	f890 3098 	ldrb.w	r3, [r0, #152]	; 0x98
 8000912:	b2db      	uxtb	r3, r3
 8000914:	2b01      	cmp	r3, #1
 8000916:	d007      	beq.n	8000928 <HAL_FDCAN_Start+0x1a>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8000918:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
 800091c:	f043 0304 	orr.w	r3, r3, #4
 8000920:	f8c0 309c 	str.w	r3, [r0, #156]	; 0x9c
    return HAL_ERROR;
 8000924:	2001      	movs	r0, #1
}
 8000926:	4770      	bx	lr
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8000928:	2302      	movs	r3, #2
 800092a:	f880 3098 	strb.w	r3, [r0, #152]	; 0x98
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800092e:	6802      	ldr	r2, [r0, #0]
 8000930:	6993      	ldr	r3, [r2, #24]
 8000932:	f023 0301 	bic.w	r3, r3, #1
 8000936:	6193      	str	r3, [r2, #24]
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8000938:	2300      	movs	r3, #0
 800093a:	f8c0 309c 	str.w	r3, [r0, #156]	; 0x9c
    return HAL_OK;
 800093e:	4618      	mov	r0, r3
 8000940:	4770      	bx	lr

08000942 <HAL_FDCAN_AddMessageToTxFifoQ>:
{
 8000942:	b538      	push	{r3, r4, r5, lr}
 8000944:	4604      	mov	r4, r0
  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8000946:	f890 3098 	ldrb.w	r3, [r0, #152]	; 0x98
 800094a:	b2db      	uxtb	r3, r3
 800094c:	2b02      	cmp	r3, #2
 800094e:	d12b      	bne.n	80009a8 <HAL_FDCAN_AddMessageToTxFifoQ+0x66>
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 8000950:	6803      	ldr	r3, [r0, #0]
 8000952:	f8d3 00c0 	ldr.w	r0, [r3, #192]	; 0xc0
 8000956:	f010 5f7c 	tst.w	r0, #1056964608	; 0x3f000000
 800095a:	d00c      	beq.n	8000976 <HAL_FDCAN_AddMessageToTxFifoQ+0x34>
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800095c:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
 8000960:	f410 1f00 	tst.w	r0, #2097152	; 0x200000
 8000964:	d00f      	beq.n	8000986 <HAL_FDCAN_AddMessageToTxFifoQ+0x44>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8000966:	f8d4 309c 	ldr.w	r3, [r4, #156]	; 0x9c
 800096a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800096e:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
      return HAL_ERROR;
 8000972:	2001      	movs	r0, #1
 8000974:	e01f      	b.n	80009b6 <HAL_FDCAN_AddMessageToTxFifoQ+0x74>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8000976:	f8d4 309c 	ldr.w	r3, [r4, #156]	; 0x9c
 800097a:	f043 0320 	orr.w	r3, r3, #32
 800097e:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
      return HAL_ERROR;
 8000982:	2001      	movs	r0, #1
 8000984:	e017      	b.n	80009b6 <HAL_FDCAN_AddMessageToTxFifoQ+0x74>
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8000986:	f8d3 50c4 	ldr.w	r5, [r3, #196]	; 0xc4
 800098a:	f3c5 4504 	ubfx	r5, r5, #16, #5
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 800098e:	462b      	mov	r3, r5
 8000990:	4620      	mov	r0, r4
 8000992:	f7ff ff1d 	bl	80007d0 <FDCAN_CopyMessageToRAM>
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8000996:	6822      	ldr	r2, [r4, #0]
 8000998:	2301      	movs	r3, #1
 800099a:	40ab      	lsls	r3, r5
 800099c:	f8c2 30d0 	str.w	r3, [r2, #208]	; 0xd0
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 80009a0:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
    return HAL_OK;
 80009a4:	2000      	movs	r0, #0
 80009a6:	e006      	b.n	80009b6 <HAL_FDCAN_AddMessageToTxFifoQ+0x74>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80009a8:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
 80009ac:	f043 0308 	orr.w	r3, r3, #8
 80009b0:	f8c0 309c 	str.w	r3, [r0, #156]	; 0x9c
    return HAL_ERROR;
 80009b4:	2001      	movs	r0, #1
}
 80009b6:	bd38      	pop	{r3, r4, r5, pc}

080009b8 <HAL_FDCAN_GetRxMessage>:
{
 80009b8:	b4f0      	push	{r4, r5, r6, r7}
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80009ba:	f890 4098 	ldrb.w	r4, [r0, #152]	; 0x98
 80009be:	b2e4      	uxtb	r4, r4
  if (state == HAL_FDCAN_STATE_BUSY)
 80009c0:	2c02      	cmp	r4, #2
 80009c2:	f040 80d2 	bne.w	8000b6a <HAL_FDCAN_GetRxMessage+0x1b2>
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80009c6:	2940      	cmp	r1, #64	; 0x40
 80009c8:	d00c      	beq.n	80009e4 <HAL_FDCAN_GetRxMessage+0x2c>
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80009ca:	2941      	cmp	r1, #65	; 0x41
 80009cc:	d03c      	beq.n	8000a48 <HAL_FDCAN_GetRxMessage+0x90>
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 80009ce:	6d04      	ldr	r4, [r0, #80]	; 0x50
 80009d0:	428c      	cmp	r4, r1
 80009d2:	d86b      	bhi.n	8000aac <HAL_FDCAN_GetRxMessage+0xf4>
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80009d4:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
 80009d8:	f043 0320 	orr.w	r3, r3, #32
 80009dc:	f8c0 309c 	str.w	r3, [r0, #156]	; 0x9c
        return HAL_ERROR;
 80009e0:	2001      	movs	r0, #1
 80009e2:	e0c9      	b.n	8000b78 <HAL_FDCAN_GetRxMessage+0x1c0>
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 80009e4:	6804      	ldr	r4, [r0, #0]
 80009e6:	f8d4 50a0 	ldr.w	r5, [r4, #160]	; 0xa0
 80009ea:	f415 0ffe 	tst.w	r5, #8323072	; 0x7f0000
 80009ee:	d00c      	beq.n	8000a0a <HAL_FDCAN_GetRxMessage+0x52>
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80009f0:	f8d4 50a4 	ldr.w	r5, [r4, #164]	; 0xa4
 80009f4:	f015 0f7f 	tst.w	r5, #127	; 0x7f
 80009f8:	d10f      	bne.n	8000a1a <HAL_FDCAN_GetRxMessage+0x62>
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80009fa:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
 80009fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a02:	f8c0 309c 	str.w	r3, [r0, #156]	; 0x9c
        return HAL_ERROR;
 8000a06:	2001      	movs	r0, #1
 8000a08:	e0b6      	b.n	8000b78 <HAL_FDCAN_GetRxMessage+0x1c0>
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8000a0a:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
 8000a0e:	f043 0320 	orr.w	r3, r3, #32
 8000a12:	f8c0 309c 	str.w	r3, [r0, #156]	; 0x9c
        return HAL_ERROR;
 8000a16:	2001      	movs	r0, #1
 8000a18:	e0ae      	b.n	8000b78 <HAL_FDCAN_GetRxMessage+0x1c0>
        if(((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8000a1a:	f8d4 50a4 	ldr.w	r5, [r4, #164]	; 0xa4
 8000a1e:	f3c5 6c00 	ubfx	ip, r5, #24, #1
 8000a22:	f015 7f80 	tst.w	r5, #16777216	; 0x1000000
 8000a26:	d003      	beq.n	8000a30 <HAL_FDCAN_GetRxMessage+0x78>
          if(((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8000a28:	f8d4 50a0 	ldr.w	r5, [r4, #160]	; 0xa0
  uint32_t GetIndex = 0;
 8000a2c:	f04f 0c00 	mov.w	ip, #0
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8000a30:	f8d4 40a4 	ldr.w	r4, [r4, #164]	; 0xa4
 8000a34:	f3c4 2405 	ubfx	r4, r4, #8, #6
 8000a38:	44a4      	add	ip, r4
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8000a3a:	6f44      	ldr	r4, [r0, #116]	; 0x74
 8000a3c:	6c45      	ldr	r5, [r0, #68]	; 0x44
 8000a3e:	fb0c f505 	mul.w	r5, ip, r5
 8000a42:	eb04 0485 	add.w	r4, r4, r5, lsl #2
 8000a46:	e039      	b.n	8000abc <HAL_FDCAN_GetRxMessage+0x104>
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 8000a48:	6804      	ldr	r4, [r0, #0]
 8000a4a:	f8d4 50b0 	ldr.w	r5, [r4, #176]	; 0xb0
 8000a4e:	f415 0ffe 	tst.w	r5, #8323072	; 0x7f0000
 8000a52:	d00c      	beq.n	8000a6e <HAL_FDCAN_GetRxMessage+0xb6>
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8000a54:	f8d4 50b4 	ldr.w	r5, [r4, #180]	; 0xb4
 8000a58:	f015 0f7f 	tst.w	r5, #127	; 0x7f
 8000a5c:	d10f      	bne.n	8000a7e <HAL_FDCAN_GetRxMessage+0xc6>
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8000a5e:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
 8000a62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a66:	f8c0 309c 	str.w	r3, [r0, #156]	; 0x9c
        return HAL_ERROR;
 8000a6a:	2001      	movs	r0, #1
 8000a6c:	e084      	b.n	8000b78 <HAL_FDCAN_GetRxMessage+0x1c0>
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8000a6e:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
 8000a72:	f043 0320 	orr.w	r3, r3, #32
 8000a76:	f8c0 309c 	str.w	r3, [r0, #156]	; 0x9c
        return HAL_ERROR;
 8000a7a:	2001      	movs	r0, #1
 8000a7c:	e07c      	b.n	8000b78 <HAL_FDCAN_GetRxMessage+0x1c0>
        if(((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8000a7e:	f8d4 50b4 	ldr.w	r5, [r4, #180]	; 0xb4
 8000a82:	f3c5 6c00 	ubfx	ip, r5, #24, #1
 8000a86:	f015 7f80 	tst.w	r5, #16777216	; 0x1000000
 8000a8a:	d003      	beq.n	8000a94 <HAL_FDCAN_GetRxMessage+0xdc>
          if(((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8000a8c:	f8d4 50b0 	ldr.w	r5, [r4, #176]	; 0xb0
  uint32_t GetIndex = 0;
 8000a90:	f04f 0c00 	mov.w	ip, #0
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8000a94:	f8d4 40b4 	ldr.w	r4, [r4, #180]	; 0xb4
 8000a98:	f3c4 2405 	ubfx	r4, r4, #8, #6
 8000a9c:	44a4      	add	ip, r4
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 8000a9e:	6f84      	ldr	r4, [r0, #120]	; 0x78
 8000aa0:	6cc5      	ldr	r5, [r0, #76]	; 0x4c
 8000aa2:	fb0c f505 	mul.w	r5, ip, r5
 8000aa6:	eb04 0485 	add.w	r4, r4, r5, lsl #2
 8000aaa:	e007      	b.n	8000abc <HAL_FDCAN_GetRxMessage+0x104>
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 8000aac:	6fc4      	ldr	r4, [r0, #124]	; 0x7c
 8000aae:	6d45      	ldr	r5, [r0, #84]	; 0x54
 8000ab0:	fb01 f505 	mul.w	r5, r1, r5
 8000ab4:	eb04 0485 	add.w	r4, r4, r5, lsl #2
  uint32_t GetIndex = 0;
 8000ab8:	f04f 0c00 	mov.w	ip, #0
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8000abc:	6825      	ldr	r5, [r4, #0]
 8000abe:	f005 4580 	and.w	r5, r5, #1073741824	; 0x40000000
 8000ac2:	6055      	str	r5, [r2, #4]
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8000ac4:	2d00      	cmp	r5, #0
 8000ac6:	d12c      	bne.n	8000b22 <HAL_FDCAN_GetRxMessage+0x16a>
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18);
 8000ac8:	6825      	ldr	r5, [r4, #0]
 8000aca:	f3c5 458a 	ubfx	r5, r5, #18, #11
 8000ace:	6015      	str	r5, [r2, #0]
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8000ad0:	6825      	ldr	r5, [r4, #0]
 8000ad2:	f005 5500 	and.w	r5, r5, #536870912	; 0x20000000
 8000ad6:	6095      	str	r5, [r2, #8]
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8000ad8:	6825      	ldr	r5, [r4, #0]
 8000ada:	f005 4500 	and.w	r5, r5, #2147483648	; 0x80000000
 8000ade:	6115      	str	r5, [r2, #16]
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8000ae0:	88a5      	ldrh	r5, [r4, #4]
 8000ae2:	61d5      	str	r5, [r2, #28]
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 8000ae4:	6865      	ldr	r5, [r4, #4]
 8000ae6:	f405 2570 	and.w	r5, r5, #983040	; 0xf0000
 8000aea:	60d5      	str	r5, [r2, #12]
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8000aec:	6865      	ldr	r5, [r4, #4]
 8000aee:	f405 1580 	and.w	r5, r5, #1048576	; 0x100000
 8000af2:	6155      	str	r5, [r2, #20]
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8000af4:	6865      	ldr	r5, [r4, #4]
 8000af6:	f405 1500 	and.w	r5, r5, #2097152	; 0x200000
 8000afa:	6195      	str	r5, [r2, #24]
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24);
 8000afc:	79e5      	ldrb	r5, [r4, #7]
 8000afe:	f005 057f 	and.w	r5, r5, #127	; 0x7f
 8000b02:	6215      	str	r5, [r2, #32]
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31);
 8000b04:	6865      	ldr	r5, [r4, #4]
 8000b06:	0fed      	lsrs	r5, r5, #31
 8000b08:	6255      	str	r5, [r2, #36]	; 0x24
    RxAddress++;
 8000b0a:	f104 0508 	add.w	r5, r4, #8
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16]; ByteCounter++)
 8000b0e:	2400      	movs	r4, #0
 8000b10:	89d6      	ldrh	r6, [r2, #14]
 8000b12:	4f1a      	ldr	r7, [pc, #104]	; (8000b7c <HAL_FDCAN_GetRxMessage+0x1c4>)
 8000b14:	5dbe      	ldrb	r6, [r7, r6]
 8000b16:	42a6      	cmp	r6, r4
 8000b18:	d908      	bls.n	8000b2c <HAL_FDCAN_GetRxMessage+0x174>
      pRxData[ByteCounter] = pData[ByteCounter];
 8000b1a:	5d2e      	ldrb	r6, [r5, r4]
 8000b1c:	551e      	strb	r6, [r3, r4]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16]; ByteCounter++)
 8000b1e:	3401      	adds	r4, #1
 8000b20:	e7f6      	b.n	8000b10 <HAL_FDCAN_GetRxMessage+0x158>
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8000b22:	6825      	ldr	r5, [r4, #0]
 8000b24:	f025 4560 	bic.w	r5, r5, #3758096384	; 0xe0000000
 8000b28:	6015      	str	r5, [r2, #0]
 8000b2a:	e7d1      	b.n	8000ad0 <HAL_FDCAN_GetRxMessage+0x118>
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8000b2c:	2940      	cmp	r1, #64	; 0x40
 8000b2e:	d00a      	beq.n	8000b46 <HAL_FDCAN_GetRxMessage+0x18e>
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8000b30:	2941      	cmp	r1, #65	; 0x41
 8000b32:	d00d      	beq.n	8000b50 <HAL_FDCAN_GetRxMessage+0x198>
      if (RxLocation < FDCAN_RX_BUFFER32)
 8000b34:	291f      	cmp	r1, #31
 8000b36:	d80f      	bhi.n	8000b58 <HAL_FDCAN_GetRxMessage+0x1a0>
        hfdcan->Instance->NDAT1 = ((uint32_t)1 << RxLocation);
 8000b38:	6802      	ldr	r2, [r0, #0]
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	fa03 f101 	lsl.w	r1, r3, r1
 8000b40:	f8c2 1098 	str.w	r1, [r2, #152]	; 0x98
 8000b44:	e002      	b.n	8000b4c <HAL_FDCAN_GetRxMessage+0x194>
      hfdcan->Instance->RXF0A = GetIndex;
 8000b46:	6803      	ldr	r3, [r0, #0]
 8000b48:	f8c3 c0a8 	str.w	ip, [r3, #168]	; 0xa8
    return HAL_OK;
 8000b4c:	2000      	movs	r0, #0
 8000b4e:	e013      	b.n	8000b78 <HAL_FDCAN_GetRxMessage+0x1c0>
      hfdcan->Instance->RXF1A = GetIndex;
 8000b50:	6803      	ldr	r3, [r0, #0]
 8000b52:	f8c3 c0b8 	str.w	ip, [r3, #184]	; 0xb8
 8000b56:	e7f9      	b.n	8000b4c <HAL_FDCAN_GetRxMessage+0x194>
        hfdcan->Instance->NDAT2 = ((uint32_t)1 << (RxLocation & 0x1FU));
 8000b58:	f001 011f 	and.w	r1, r1, #31
 8000b5c:	6802      	ldr	r2, [r0, #0]
 8000b5e:	2301      	movs	r3, #1
 8000b60:	fa03 f101 	lsl.w	r1, r3, r1
 8000b64:	f8c2 109c 	str.w	r1, [r2, #156]	; 0x9c
 8000b68:	e7f0      	b.n	8000b4c <HAL_FDCAN_GetRxMessage+0x194>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8000b6a:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
 8000b6e:	f043 0308 	orr.w	r3, r3, #8
 8000b72:	f8c0 309c 	str.w	r3, [r0, #156]	; 0x9c
    return HAL_ERROR;
 8000b76:	2001      	movs	r0, #1
}
 8000b78:	bcf0      	pop	{r4, r5, r6, r7}
 8000b7a:	4770      	bx	lr
 8000b7c:	08009460 	.word	0x08009460

08000b80 <HAL_FDCAN_ActivateNotification>:
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8000b80:	f890 3098 	ldrb.w	r3, [r0, #152]	; 0x98
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8000b84:	3b01      	subs	r3, #1
 8000b86:	b2db      	uxtb	r3, r3
 8000b88:	2b01      	cmp	r3, #1
 8000b8a:	d907      	bls.n	8000b9c <HAL_FDCAN_ActivateNotification+0x1c>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8000b8c:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
 8000b90:	f043 0302 	orr.w	r3, r3, #2
 8000b94:	f8c0 309c 	str.w	r3, [r0, #156]	; 0x9c
    return HAL_ERROR;
 8000b98:	2001      	movs	r0, #1
}
 8000b9a:	4770      	bx	lr
{
 8000b9c:	b410      	push	{r4}
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8000b9e:	6803      	ldr	r3, [r0, #0]
 8000ba0:	6d9c      	ldr	r4, [r3, #88]	; 0x58
 8000ba2:	420c      	tst	r4, r1
 8000ba4:	d124      	bne.n	8000bf0 <HAL_FDCAN_ActivateNotification+0x70>
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8000ba6:	6ddc      	ldr	r4, [r3, #92]	; 0x5c
 8000ba8:	f044 0401 	orr.w	r4, r4, #1
 8000bac:	65dc      	str	r4, [r3, #92]	; 0x5c
    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8000bae:	f411 7f00 	tst.w	r1, #512	; 0x200
 8000bb2:	d005      	beq.n	8000bc0 <HAL_FDCAN_ActivateNotification+0x40>
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8000bb4:	6804      	ldr	r4, [r0, #0]
 8000bb6:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8000bba:	4313      	orrs	r3, r2
 8000bbc:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8000bc0:	f411 6f80 	tst.w	r1, #1024	; 0x400
 8000bc4:	d005      	beq.n	8000bd2 <HAL_FDCAN_ActivateNotification+0x52>
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8000bc6:	6804      	ldr	r4, [r0, #0]
 8000bc8:	f8d4 30e4 	ldr.w	r3, [r4, #228]	; 0xe4
 8000bcc:	431a      	orrs	r2, r3
 8000bce:	f8c4 20e4 	str.w	r2, [r4, #228]	; 0xe4
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8000bd2:	6800      	ldr	r0, [r0, #0]
 8000bd4:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8000bd6:	4a0c      	ldr	r2, [pc, #48]	; (8000c08 <HAL_FDCAN_ActivateNotification+0x88>)
 8000bd8:	400a      	ands	r2, r1
 8000bda:	4313      	orrs	r3, r2
 8000bdc:	6543      	str	r3, [r0, #84]	; 0x54
 8000bde:	4a0b      	ldr	r2, [pc, #44]	; (8000c0c <HAL_FDCAN_ActivateNotification+0x8c>)
 8000be0:	6953      	ldr	r3, [r2, #20]
 8000be2:	ea43 7191 	orr.w	r1, r3, r1, lsr #30
 8000be6:	6151      	str	r1, [r2, #20]
    return HAL_OK;
 8000be8:	2000      	movs	r0, #0
}
 8000bea:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000bee:	4770      	bx	lr
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 8000bf0:	6d9c      	ldr	r4, [r3, #88]	; 0x58
 8000bf2:	ea31 0404 	bics.w	r4, r1, r4
 8000bf6:	d002      	beq.n	8000bfe <HAL_FDCAN_ActivateNotification+0x7e>
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 8000bf8:	2403      	movs	r4, #3
 8000bfa:	65dc      	str	r4, [r3, #92]	; 0x5c
 8000bfc:	e7d7      	b.n	8000bae <HAL_FDCAN_ActivateNotification+0x2e>
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8000bfe:	6ddc      	ldr	r4, [r3, #92]	; 0x5c
 8000c00:	f044 0402 	orr.w	r4, r4, #2
 8000c04:	65dc      	str	r4, [r3, #92]	; 0x5c
 8000c06:	e7d2      	b.n	8000bae <HAL_FDCAN_ActivateNotification+0x2e>
 8000c08:	3fcfffff 	.word	0x3fcfffff
 8000c0c:	4000a800 	.word	0x4000a800

08000c10 <HAL_FDCAN_ClockCalibrationCallback>:
}
 8000c10:	4770      	bx	lr

08000c12 <HAL_FDCAN_TxEventFifoCallback>:
}
 8000c12:	4770      	bx	lr

08000c14 <HAL_FDCAN_RxFifo1Callback>:
}
 8000c14:	4770      	bx	lr

08000c16 <HAL_FDCAN_TxFifoEmptyCallback>:
}
 8000c16:	4770      	bx	lr

08000c18 <HAL_FDCAN_TxBufferCompleteCallback>:
}
 8000c18:	4770      	bx	lr

08000c1a <HAL_FDCAN_TxBufferAbortCallback>:
}
 8000c1a:	4770      	bx	lr

08000c1c <HAL_FDCAN_RxBufferNewMessageCallback>:
}
 8000c1c:	4770      	bx	lr

08000c1e <HAL_FDCAN_TimestampWraparoundCallback>:
}
 8000c1e:	4770      	bx	lr

08000c20 <HAL_FDCAN_TimeoutOccurredCallback>:
}
 8000c20:	4770      	bx	lr

08000c22 <HAL_FDCAN_HighPriorityMessageCallback>:
}
 8000c22:	4770      	bx	lr

08000c24 <HAL_FDCAN_ErrorCallback>:
}
 8000c24:	4770      	bx	lr

08000c26 <HAL_FDCAN_ErrorStatusCallback>:
}
 8000c26:	4770      	bx	lr

08000c28 <HAL_FDCAN_TT_ScheduleSyncCallback>:
}
 8000c28:	4770      	bx	lr

08000c2a <HAL_FDCAN_TT_TimeMarkCallback>:
}
 8000c2a:	4770      	bx	lr

08000c2c <HAL_FDCAN_TT_StopWatchCallback>:
}
 8000c2c:	4770      	bx	lr

08000c2e <HAL_FDCAN_TT_GlobalTimeCallback>:
}
 8000c2e:	4770      	bx	lr

08000c30 <HAL_FDCAN_IRQHandler>:
{
 8000c30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c34:	4604      	mov	r4, r0
  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8000c36:	4b95      	ldr	r3, [pc, #596]	; (8000e8c <HAL_FDCAN_IRQHandler+0x25c>)
 8000c38:	691a      	ldr	r2, [r3, #16]
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8000c3a:	695b      	ldr	r3, [r3, #20]
 8000c3c:	ea4f 7a83 	mov.w	sl, r3, lsl #30
 8000c40:	ea0a 7a82 	and.w	sl, sl, r2, lsl #30
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8000c44:	6803      	ldr	r3, [r0, #0]
 8000c46:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000c48:	f402 4970 	and.w	r9, r2, #61440	; 0xf000
  TxEventFifoITs &= hfdcan->Instance->IE;
 8000c4c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000c4e:	ea09 0902 	and.w	r9, r9, r2
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8000c52:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000c54:	f002 080f 	and.w	r8, r2, #15
  RxFifo0ITs &= hfdcan->Instance->IE;
 8000c58:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000c5a:	ea08 0802 	and.w	r8, r8, r2
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8000c5e:	6d1f      	ldr	r7, [r3, #80]	; 0x50
 8000c60:	f007 07f0 	and.w	r7, r7, #240	; 0xf0
  RxFifo1ITs &= hfdcan->Instance->IE;
 8000c64:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000c66:	4017      	ands	r7, r2
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8000c68:	6d1d      	ldr	r5, [r3, #80]	; 0x50
 8000c6a:	f005 5571 	and.w	r5, r5, #1010827264	; 0x3c400000
  Errors &= hfdcan->Instance->IE;
 8000c6e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000c70:	4015      	ands	r5, r2
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8000c72:	6d1e      	ldr	r6, [r3, #80]	; 0x50
 8000c74:	f006 7660 	and.w	r6, r6, #58720256	; 0x3800000
  ErrorStatusITs &= hfdcan->Instance->IE;
 8000c78:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000c7a:	4016      	ands	r6, r2
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 8000c7c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000c7e:	f412 7f80 	tst.w	r2, #256	; 0x100
 8000c82:	d003      	beq.n	8000c8c <HAL_FDCAN_IRQHandler+0x5c>
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8000c84:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000c86:	f412 7f80 	tst.w	r2, #256	; 0x100
 8000c8a:	d178      	bne.n	8000d7e <HAL_FDCAN_IRQHandler+0x14e>
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8000c8c:	6823      	ldr	r3, [r4, #0]
 8000c8e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000c90:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8000c94:	d003      	beq.n	8000c9e <HAL_FDCAN_IRQHandler+0x6e>
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8000c96:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000c98:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8000c9c:	d178      	bne.n	8000d90 <HAL_FDCAN_IRQHandler+0x160>
  if (ClkCalibrationITs != 0U)
 8000c9e:	f1ba 0f00 	cmp.w	sl, #0
 8000ca2:	f040 8084 	bne.w	8000dae <HAL_FDCAN_IRQHandler+0x17e>
  if (TxEventFifoITs != 0U)
 8000ca6:	f1b9 0f00 	cmp.w	r9, #0
 8000caa:	f040 808c 	bne.w	8000dc6 <HAL_FDCAN_IRQHandler+0x196>
  if (RxFifo0ITs != 0U)
 8000cae:	f1b8 0f00 	cmp.w	r8, #0
 8000cb2:	f040 8094 	bne.w	8000dde <HAL_FDCAN_IRQHandler+0x1ae>
  if (RxFifo1ITs != 0U)
 8000cb6:	2f00      	cmp	r7, #0
 8000cb8:	f040 809d 	bne.w	8000df6 <HAL_FDCAN_IRQHandler+0x1c6>
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 8000cbc:	6823      	ldr	r3, [r4, #0]
 8000cbe:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000cc0:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8000cc4:	d004      	beq.n	8000cd0 <HAL_FDCAN_IRQHandler+0xa0>
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 8000cc6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000cc8:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8000ccc:	f040 809d 	bne.w	8000e0a <HAL_FDCAN_IRQHandler+0x1da>
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 8000cd0:	6823      	ldr	r3, [r4, #0]
 8000cd2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000cd4:	f412 7f00 	tst.w	r2, #512	; 0x200
 8000cd8:	d004      	beq.n	8000ce4 <HAL_FDCAN_IRQHandler+0xb4>
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 8000cda:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000cdc:	f412 7f00 	tst.w	r2, #512	; 0x200
 8000ce0:	f040 809d 	bne.w	8000e1e <HAL_FDCAN_IRQHandler+0x1ee>
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != 0U)
 8000ce4:	6823      	ldr	r3, [r4, #0]
 8000ce6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000ce8:	f412 2f00 	tst.w	r2, #524288	; 0x80000
 8000cec:	d004      	beq.n	8000cf8 <HAL_FDCAN_IRQHandler+0xc8>
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != 0U)
 8000cee:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000cf0:	f412 2f00 	tst.w	r2, #524288	; 0x80000
 8000cf4:	f040 80a2 	bne.w	8000e3c <HAL_FDCAN_IRQHandler+0x20c>
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 8000cf8:	6823      	ldr	r3, [r4, #0]
 8000cfa:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000cfc:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 8000d00:	d004      	beq.n	8000d0c <HAL_FDCAN_IRQHandler+0xdc>
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 8000d02:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000d04:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 8000d08:	f040 80a2 	bne.w	8000e50 <HAL_FDCAN_IRQHandler+0x220>
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 8000d0c:	6823      	ldr	r3, [r4, #0]
 8000d0e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000d10:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 8000d14:	d004      	beq.n	8000d20 <HAL_FDCAN_IRQHandler+0xf0>
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8000d16:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000d18:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 8000d1c:	f040 80a2 	bne.w	8000e64 <HAL_FDCAN_IRQHandler+0x234>
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 8000d20:	6823      	ldr	r3, [r4, #0]
 8000d22:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000d24:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8000d28:	d00f      	beq.n	8000d4a <HAL_FDCAN_IRQHandler+0x11a>
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 8000d2a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000d2c:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8000d30:	d00b      	beq.n	8000d4a <HAL_FDCAN_IRQHandler+0x11a>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8000d32:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000d36:	651a      	str	r2, [r3, #80]	; 0x50
 8000d38:	4b54      	ldr	r3, [pc, #336]	; (8000e8c <HAL_FDCAN_IRQHandler+0x25c>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	611a      	str	r2, [r3, #16]
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8000d3e:	f8d4 309c 	ldr.w	r3, [r4, #156]	; 0x9c
 8000d42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d46:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
  if (ErrorStatusITs != 0U)
 8000d4a:	2e00      	cmp	r6, #0
 8000d4c:	f040 8094 	bne.w	8000e78 <HAL_FDCAN_IRQHandler+0x248>
  if (Errors != 0U)
 8000d50:	b14d      	cbz	r5, 8000d66 <HAL_FDCAN_IRQHandler+0x136>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8000d52:	6823      	ldr	r3, [r4, #0]
 8000d54:	651d      	str	r5, [r3, #80]	; 0x50
 8000d56:	0faa      	lsrs	r2, r5, #30
 8000d58:	4b4c      	ldr	r3, [pc, #304]	; (8000e8c <HAL_FDCAN_IRQHandler+0x25c>)
 8000d5a:	611a      	str	r2, [r3, #16]
    hfdcan->ErrorCode |= Errors;
 8000d5c:	f8d4 309c 	ldr.w	r3, [r4, #156]	; 0x9c
 8000d60:	431d      	orrs	r5, r3
 8000d62:	f8c4 509c 	str.w	r5, [r4, #156]	; 0x9c
  if (hfdcan->Instance == FDCAN1)
 8000d66:	6822      	ldr	r2, [r4, #0]
 8000d68:	4b49      	ldr	r3, [pc, #292]	; (8000e90 <HAL_FDCAN_IRQHandler+0x260>)
 8000d6a:	429a      	cmp	r2, r3
 8000d6c:	f000 8092 	beq.w	8000e94 <HAL_FDCAN_IRQHandler+0x264>
  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8000d70:	f8d4 309c 	ldr.w	r3, [r4, #156]	; 0x9c
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	f040 80ed 	bne.w	8000f54 <HAL_FDCAN_IRQHandler+0x324>
}
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8000d7e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000d82:	651a      	str	r2, [r3, #80]	; 0x50
 8000d84:	4b41      	ldr	r3, [pc, #260]	; (8000e8c <HAL_FDCAN_IRQHandler+0x25c>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	611a      	str	r2, [r3, #16]
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8000d8a:	f7ff ff4a 	bl	8000c22 <HAL_FDCAN_HighPriorityMessageCallback>
 8000d8e:	e77d      	b.n	8000c8c <HAL_FDCAN_IRQHandler+0x5c>
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8000d90:	f8d3 10dc 	ldr.w	r1, [r3, #220]	; 0xdc
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8000d94:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8000d98:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000d9c:	6518      	str	r0, [r3, #80]	; 0x50
 8000d9e:	4b3b      	ldr	r3, [pc, #236]	; (8000e8c <HAL_FDCAN_IRQHandler+0x25c>)
 8000da0:	2000      	movs	r0, #0
 8000da2:	6118      	str	r0, [r3, #16]
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8000da4:	4011      	ands	r1, r2
 8000da6:	4620      	mov	r0, r4
 8000da8:	f7ff ff37 	bl	8000c1a <HAL_FDCAN_TxBufferAbortCallback>
 8000dac:	e777      	b.n	8000c9e <HAL_FDCAN_IRQHandler+0x6e>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8000dae:	6823      	ldr	r3, [r4, #0]
 8000db0:	2200      	movs	r2, #0
 8000db2:	651a      	str	r2, [r3, #80]	; 0x50
 8000db4:	ea4f 729a 	mov.w	r2, sl, lsr #30
 8000db8:	4b34      	ldr	r3, [pc, #208]	; (8000e8c <HAL_FDCAN_IRQHandler+0x25c>)
 8000dba:	611a      	str	r2, [r3, #16]
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8000dbc:	4651      	mov	r1, sl
 8000dbe:	4620      	mov	r0, r4
 8000dc0:	f7ff ff26 	bl	8000c10 <HAL_FDCAN_ClockCalibrationCallback>
 8000dc4:	e76f      	b.n	8000ca6 <HAL_FDCAN_IRQHandler+0x76>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8000dc6:	6823      	ldr	r3, [r4, #0]
 8000dc8:	f8c3 9050 	str.w	r9, [r3, #80]	; 0x50
 8000dcc:	ea4f 7299 	mov.w	r2, r9, lsr #30
 8000dd0:	4b2e      	ldr	r3, [pc, #184]	; (8000e8c <HAL_FDCAN_IRQHandler+0x25c>)
 8000dd2:	611a      	str	r2, [r3, #16]
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8000dd4:	4649      	mov	r1, r9
 8000dd6:	4620      	mov	r0, r4
 8000dd8:	f7ff ff1b 	bl	8000c12 <HAL_FDCAN_TxEventFifoCallback>
 8000ddc:	e767      	b.n	8000cae <HAL_FDCAN_IRQHandler+0x7e>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8000dde:	6823      	ldr	r3, [r4, #0]
 8000de0:	f8c3 8050 	str.w	r8, [r3, #80]	; 0x50
 8000de4:	ea4f 7298 	mov.w	r2, r8, lsr #30
 8000de8:	4b28      	ldr	r3, [pc, #160]	; (8000e8c <HAL_FDCAN_IRQHandler+0x25c>)
 8000dea:	611a      	str	r2, [r3, #16]
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8000dec:	4641      	mov	r1, r8
 8000dee:	4620      	mov	r0, r4
 8000df0:	f006 fdcc 	bl	800798c <HAL_FDCAN_RxFifo0Callback>
 8000df4:	e75f      	b.n	8000cb6 <HAL_FDCAN_IRQHandler+0x86>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8000df6:	6823      	ldr	r3, [r4, #0]
 8000df8:	651f      	str	r7, [r3, #80]	; 0x50
 8000dfa:	0fba      	lsrs	r2, r7, #30
 8000dfc:	4b23      	ldr	r3, [pc, #140]	; (8000e8c <HAL_FDCAN_IRQHandler+0x25c>)
 8000dfe:	611a      	str	r2, [r3, #16]
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8000e00:	4639      	mov	r1, r7
 8000e02:	4620      	mov	r0, r4
 8000e04:	f7ff ff06 	bl	8000c14 <HAL_FDCAN_RxFifo1Callback>
 8000e08:	e758      	b.n	8000cbc <HAL_FDCAN_IRQHandler+0x8c>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8000e0a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000e0e:	651a      	str	r2, [r3, #80]	; 0x50
 8000e10:	4b1e      	ldr	r3, [pc, #120]	; (8000e8c <HAL_FDCAN_IRQHandler+0x25c>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	611a      	str	r2, [r3, #16]
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8000e16:	4620      	mov	r0, r4
 8000e18:	f7ff fefd 	bl	8000c16 <HAL_FDCAN_TxFifoEmptyCallback>
 8000e1c:	e758      	b.n	8000cd0 <HAL_FDCAN_IRQHandler+0xa0>
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8000e1e:	f8d3 10d8 	ldr.w	r1, [r3, #216]	; 0xd8
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8000e22:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8000e26:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000e2a:	6518      	str	r0, [r3, #80]	; 0x50
 8000e2c:	4b17      	ldr	r3, [pc, #92]	; (8000e8c <HAL_FDCAN_IRQHandler+0x25c>)
 8000e2e:	2000      	movs	r0, #0
 8000e30:	6118      	str	r0, [r3, #16]
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8000e32:	4011      	ands	r1, r2
 8000e34:	4620      	mov	r0, r4
 8000e36:	f7ff feef 	bl	8000c18 <HAL_FDCAN_TxBufferCompleteCallback>
 8000e3a:	e753      	b.n	8000ce4 <HAL_FDCAN_IRQHandler+0xb4>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8000e3c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000e40:	651a      	str	r2, [r3, #80]	; 0x50
 8000e42:	4b12      	ldr	r3, [pc, #72]	; (8000e8c <HAL_FDCAN_IRQHandler+0x25c>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	611a      	str	r2, [r3, #16]
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8000e48:	4620      	mov	r0, r4
 8000e4a:	f7ff fee7 	bl	8000c1c <HAL_FDCAN_RxBufferNewMessageCallback>
 8000e4e:	e753      	b.n	8000cf8 <HAL_FDCAN_IRQHandler+0xc8>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8000e50:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000e54:	651a      	str	r2, [r3, #80]	; 0x50
 8000e56:	4b0d      	ldr	r3, [pc, #52]	; (8000e8c <HAL_FDCAN_IRQHandler+0x25c>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	611a      	str	r2, [r3, #16]
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8000e5c:	4620      	mov	r0, r4
 8000e5e:	f7ff fede 	bl	8000c1e <HAL_FDCAN_TimestampWraparoundCallback>
 8000e62:	e753      	b.n	8000d0c <HAL_FDCAN_IRQHandler+0xdc>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8000e64:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000e68:	651a      	str	r2, [r3, #80]	; 0x50
 8000e6a:	4b08      	ldr	r3, [pc, #32]	; (8000e8c <HAL_FDCAN_IRQHandler+0x25c>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	611a      	str	r2, [r3, #16]
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8000e70:	4620      	mov	r0, r4
 8000e72:	f7ff fed5 	bl	8000c20 <HAL_FDCAN_TimeoutOccurredCallback>
 8000e76:	e753      	b.n	8000d20 <HAL_FDCAN_IRQHandler+0xf0>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8000e78:	6823      	ldr	r3, [r4, #0]
 8000e7a:	651e      	str	r6, [r3, #80]	; 0x50
 8000e7c:	0fb2      	lsrs	r2, r6, #30
 8000e7e:	4b03      	ldr	r3, [pc, #12]	; (8000e8c <HAL_FDCAN_IRQHandler+0x25c>)
 8000e80:	611a      	str	r2, [r3, #16]
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8000e82:	4631      	mov	r1, r6
 8000e84:	4620      	mov	r0, r4
 8000e86:	f7ff fece 	bl	8000c26 <HAL_FDCAN_ErrorStatusCallback>
 8000e8a:	e761      	b.n	8000d50 <HAL_FDCAN_IRQHandler+0x120>
 8000e8c:	4000a800 	.word	0x4000a800
 8000e90:	4000a000 	.word	0x4000a000
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 8000e94:	6863      	ldr	r3, [r4, #4]
 8000e96:	689a      	ldr	r2, [r3, #8]
 8000e98:	f012 0f03 	tst.w	r2, #3
 8000e9c:	f43f af68 	beq.w	8000d70 <HAL_FDCAN_IRQHandler+0x140>
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 8000ea0:	6a19      	ldr	r1, [r3, #32]
 8000ea2:	f001 010f 	and.w	r1, r1, #15
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8000ea6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8000ea8:	6a18      	ldr	r0, [r3, #32]
 8000eaa:	f000 0830 	and.w	r8, r0, #48	; 0x30
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8000eae:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8000eb0:	ea08 0800 	and.w	r8, r8, r0
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 8000eb4:	6a1f      	ldr	r7, [r3, #32]
 8000eb6:	f407 77c0 	and.w	r7, r7, #384	; 0x180
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8000eba:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8000ebc:	4007      	ands	r7, r0
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8000ebe:	6a1e      	ldr	r6, [r3, #32]
 8000ec0:	f406 46fc 	and.w	r6, r6, #32256	; 0x7e00
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8000ec4:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8000ec6:	4006      	ands	r6, r0
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 8000ec8:	6a1d      	ldr	r5, [r3, #32]
 8000eca:	f405 25f0 	and.w	r5, r5, #491520	; 0x78000
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 8000ece:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8000ed0:	4005      	ands	r5, r0
      if (TTSchedSyncITs != 0U)
 8000ed2:	4011      	ands	r1, r2
 8000ed4:	d11f      	bne.n	8000f16 <HAL_FDCAN_IRQHandler+0x2e6>
      if (TTTimeMarkITs != 0U)
 8000ed6:	f1b8 0f00 	cmp.w	r8, #0
 8000eda:	d121      	bne.n	8000f20 <HAL_FDCAN_IRQHandler+0x2f0>
      if (__HAL_FDCAN_TT_GET_IT_SOURCE(hfdcan, FDCAN_TT_IT_STOP_WATCH) != 0U)
 8000edc:	6863      	ldr	r3, [r4, #4]
 8000ede:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ee0:	f012 0f40 	tst.w	r2, #64	; 0x40
 8000ee4:	d003      	beq.n	8000eee <HAL_FDCAN_IRQHandler+0x2be>
        if (__HAL_FDCAN_TT_GET_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH) != 0U)
 8000ee6:	6a1a      	ldr	r2, [r3, #32]
 8000ee8:	f012 0f40 	tst.w	r2, #64	; 0x40
 8000eec:	d120      	bne.n	8000f30 <HAL_FDCAN_IRQHandler+0x300>
      if (TTGlobTimeITs != 0U)
 8000eee:	bb57      	cbnz	r7, 8000f46 <HAL_FDCAN_IRQHandler+0x316>
      if (TTDistErrors != 0U)
 8000ef0:	b136      	cbz	r6, 8000f00 <HAL_FDCAN_IRQHandler+0x2d0>
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8000ef2:	6863      	ldr	r3, [r4, #4]
 8000ef4:	621e      	str	r6, [r3, #32]
        hfdcan->ErrorCode |= TTDistErrors;
 8000ef6:	f8d4 309c 	ldr.w	r3, [r4, #156]	; 0x9c
 8000efa:	431e      	orrs	r6, r3
 8000efc:	f8c4 609c 	str.w	r6, [r4, #156]	; 0x9c
      if (TTFatalErrors != 0U)
 8000f00:	2d00      	cmp	r5, #0
 8000f02:	f43f af35 	beq.w	8000d70 <HAL_FDCAN_IRQHandler+0x140>
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8000f06:	6863      	ldr	r3, [r4, #4]
 8000f08:	621d      	str	r5, [r3, #32]
        hfdcan->ErrorCode |= TTFatalErrors;
 8000f0a:	f8d4 309c 	ldr.w	r3, [r4, #156]	; 0x9c
 8000f0e:	431d      	orrs	r5, r3
 8000f10:	f8c4 509c 	str.w	r5, [r4, #156]	; 0x9c
 8000f14:	e72c      	b.n	8000d70 <HAL_FDCAN_IRQHandler+0x140>
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 8000f16:	6219      	str	r1, [r3, #32]
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8000f18:	4620      	mov	r0, r4
 8000f1a:	f7ff fe85 	bl	8000c28 <HAL_FDCAN_TT_ScheduleSyncCallback>
 8000f1e:	e7da      	b.n	8000ed6 <HAL_FDCAN_IRQHandler+0x2a6>
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8000f20:	6863      	ldr	r3, [r4, #4]
 8000f22:	f8c3 8020 	str.w	r8, [r3, #32]
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8000f26:	4641      	mov	r1, r8
 8000f28:	4620      	mov	r0, r4
 8000f2a:	f7ff fe7e 	bl	8000c2a <HAL_FDCAN_TT_TimeMarkCallback>
 8000f2e:	e7d5      	b.n	8000edc <HAL_FDCAN_IRQHandler+0x2ac>
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8000f30:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8000f32:	6bda      	ldr	r2, [r3, #60]	; 0x3c
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8000f34:	2040      	movs	r0, #64	; 0x40
 8000f36:	6218      	str	r0, [r3, #32]
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8000f38:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000f3c:	0c09      	lsrs	r1, r1, #16
 8000f3e:	4620      	mov	r0, r4
 8000f40:	f7ff fe74 	bl	8000c2c <HAL_FDCAN_TT_StopWatchCallback>
 8000f44:	e7d3      	b.n	8000eee <HAL_FDCAN_IRQHandler+0x2be>
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8000f46:	6863      	ldr	r3, [r4, #4]
 8000f48:	621f      	str	r7, [r3, #32]
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8000f4a:	4639      	mov	r1, r7
 8000f4c:	4620      	mov	r0, r4
 8000f4e:	f7ff fe6e 	bl	8000c2e <HAL_FDCAN_TT_GlobalTimeCallback>
 8000f52:	e7cd      	b.n	8000ef0 <HAL_FDCAN_IRQHandler+0x2c0>
    HAL_FDCAN_ErrorCallback(hfdcan);
 8000f54:	4620      	mov	r0, r4
 8000f56:	f7ff fe65 	bl	8000c24 <HAL_FDCAN_ErrorCallback>
}
 8000f5a:	e70e      	b.n	8000d7a <HAL_FDCAN_IRQHandler+0x14a>

08000f5c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f5e:	b083      	sub	sp, #12
  uint32_t position = 0x00U;
 8000f60:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000f62:	e03a      	b.n	8000fda <HAL_GPIO_Init+0x7e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000f64:	2409      	movs	r4, #9
 8000f66:	e000      	b.n	8000f6a <HAL_GPIO_Init+0xe>
 8000f68:	2400      	movs	r4, #0
 8000f6a:	40b4      	lsls	r4, r6
 8000f6c:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f6e:	3502      	adds	r5, #2
 8000f70:	4e6f      	ldr	r6, [pc, #444]	; (8001130 <HAL_GPIO_Init+0x1d4>)
 8000f72:	f846 4025 	str.w	r4, [r6, r5, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8000f76:	4c6f      	ldr	r4, [pc, #444]	; (8001134 <HAL_GPIO_Init+0x1d8>)
 8000f78:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8000f7a:	43d4      	mvns	r4, r2
 8000f7c:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f80:	684f      	ldr	r7, [r1, #4]
 8000f82:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8000f86:	d001      	beq.n	8000f8c <HAL_GPIO_Init+0x30>
        {
          temp |= iocurrent;
 8000f88:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8000f8c:	4d69      	ldr	r5, [pc, #420]	; (8001134 <HAL_GPIO_Init+0x1d8>)
 8000f8e:	602e      	str	r6, [r5, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8000f90:	686e      	ldr	r6, [r5, #4]
        temp &= ~(iocurrent);
 8000f92:	ea04 0506 	and.w	r5, r4, r6
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f96:	684f      	ldr	r7, [r1, #4]
 8000f98:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8000f9c:	d001      	beq.n	8000fa2 <HAL_GPIO_Init+0x46>
        {
          temp |= iocurrent;
 8000f9e:	ea42 0506 	orr.w	r5, r2, r6
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8000fa2:	4e64      	ldr	r6, [pc, #400]	; (8001134 <HAL_GPIO_Init+0x1d8>)
 8000fa4:	6075      	str	r5, [r6, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000fa6:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
 8000faa:	682d      	ldr	r5, [r5, #0]
        temp &= ~(iocurrent);
 8000fac:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000fb0:	684f      	ldr	r7, [r1, #4]
 8000fb2:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8000fb6:	d001      	beq.n	8000fbc <HAL_GPIO_Init+0x60>
        {
          temp |= iocurrent;
 8000fb8:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 8000fbc:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
 8000fc0:	602e      	str	r6, [r5, #0]

        temp = EXTI->FTSR1;
 8000fc2:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8000fc4:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000fc6:	684e      	ldr	r6, [r1, #4]
 8000fc8:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8000fcc:	d001      	beq.n	8000fd2 <HAL_GPIO_Init+0x76>
        {
          temp |= iocurrent;
 8000fce:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->FTSR1 = temp;
 8000fd2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000fd6:	6054      	str	r4, [r2, #4]
      }
    }

    position++;
 8000fd8:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000fda:	680a      	ldr	r2, [r1, #0]
 8000fdc:	fa32 f403 	lsrs.w	r4, r2, r3
 8000fe0:	f000 80a3 	beq.w	800112a <HAL_GPIO_Init+0x1ce>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000fe4:	2401      	movs	r4, #1
 8000fe6:	409c      	lsls	r4, r3
    if (iocurrent != 0x00U)
 8000fe8:	4022      	ands	r2, r4
 8000fea:	d0f5      	beq.n	8000fd8 <HAL_GPIO_Init+0x7c>
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000fec:	684d      	ldr	r5, [r1, #4]
 8000fee:	1e6e      	subs	r6, r5, #1
 8000ff0:	2d11      	cmp	r5, #17
 8000ff2:	bf18      	it	ne
 8000ff4:	2e01      	cmpne	r6, #1
 8000ff6:	d901      	bls.n	8000ffc <HAL_GPIO_Init+0xa0>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ff8:	2d12      	cmp	r5, #18
 8000ffa:	d112      	bne.n	8001022 <HAL_GPIO_Init+0xc6>
        temp = GPIOx->OSPEEDR;
 8000ffc:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000ffe:	005f      	lsls	r7, r3, #1
 8001000:	2503      	movs	r5, #3
 8001002:	40bd      	lsls	r5, r7
 8001004:	ea26 0605 	bic.w	r6, r6, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001008:	68cd      	ldr	r5, [r1, #12]
 800100a:	40bd      	lsls	r5, r7
 800100c:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 800100e:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 8001010:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001012:	ea26 0604 	bic.w	r6, r6, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001016:	684d      	ldr	r5, [r1, #4]
 8001018:	f3c5 1400 	ubfx	r4, r5, #4, #1
 800101c:	409c      	lsls	r4, r3
 800101e:	4334      	orrs	r4, r6
        GPIOx->OTYPER = temp;
 8001020:	6044      	str	r4, [r0, #4]
      temp = GPIOx->PUPDR;
 8001022:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001024:	005e      	lsls	r6, r3, #1
 8001026:	2503      	movs	r5, #3
 8001028:	40b5      	lsls	r5, r6
 800102a:	43ec      	mvns	r4, r5
 800102c:	ea27 0705 	bic.w	r7, r7, r5
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001030:	688d      	ldr	r5, [r1, #8]
 8001032:	40b5      	lsls	r5, r6
 8001034:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8001036:	60c5      	str	r5, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001038:	684d      	ldr	r5, [r1, #4]
 800103a:	2d12      	cmp	r5, #18
 800103c:	bf18      	it	ne
 800103e:	2d02      	cmpne	r5, #2
 8001040:	d113      	bne.n	800106a <HAL_GPIO_Init+0x10e>
        temp = GPIOx->AFR[position >> 3U];
 8001042:	08df      	lsrs	r7, r3, #3
 8001044:	3708      	adds	r7, #8
 8001046:	f850 e027 	ldr.w	lr, [r0, r7, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800104a:	f003 0507 	and.w	r5, r3, #7
 800104e:	ea4f 0c85 	mov.w	ip, r5, lsl #2
 8001052:	250f      	movs	r5, #15
 8001054:	fa05 f50c 	lsl.w	r5, r5, ip
 8001058:	ea2e 0e05 	bic.w	lr, lr, r5
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800105c:	690d      	ldr	r5, [r1, #16]
 800105e:	fa05 f50c 	lsl.w	r5, r5, ip
 8001062:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->AFR[position >> 3U] = temp;
 8001066:	f840 5027 	str.w	r5, [r0, r7, lsl #2]
      temp = GPIOx->MODER;
 800106a:	6805      	ldr	r5, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800106c:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800106e:	684c      	ldr	r4, [r1, #4]
 8001070:	f004 0403 	and.w	r4, r4, #3
 8001074:	40b4      	lsls	r4, r6
 8001076:	432c      	orrs	r4, r5
      GPIOx->MODER = temp;
 8001078:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800107a:	684c      	ldr	r4, [r1, #4]
 800107c:	f014 5f80 	tst.w	r4, #268435456	; 0x10000000
 8001080:	d0aa      	beq.n	8000fd8 <HAL_GPIO_Init+0x7c>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001082:	4c2d      	ldr	r4, [pc, #180]	; (8001138 <HAL_GPIO_Init+0x1dc>)
 8001084:	f8d4 50f4 	ldr.w	r5, [r4, #244]	; 0xf4
 8001088:	f045 0502 	orr.w	r5, r5, #2
 800108c:	f8c4 50f4 	str.w	r5, [r4, #244]	; 0xf4
 8001090:	f8d4 40f4 	ldr.w	r4, [r4, #244]	; 0xf4
 8001094:	f004 0402 	and.w	r4, r4, #2
 8001098:	9401      	str	r4, [sp, #4]
 800109a:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 800109c:	089d      	lsrs	r5, r3, #2
 800109e:	1cae      	adds	r6, r5, #2
 80010a0:	4c23      	ldr	r4, [pc, #140]	; (8001130 <HAL_GPIO_Init+0x1d4>)
 80010a2:	f854 7026 	ldr.w	r7, [r4, r6, lsl #2]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80010a6:	f003 0403 	and.w	r4, r3, #3
 80010aa:	00a6      	lsls	r6, r4, #2
 80010ac:	240f      	movs	r4, #15
 80010ae:	40b4      	lsls	r4, r6
 80010b0:	ea27 0704 	bic.w	r7, r7, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80010b4:	4c21      	ldr	r4, [pc, #132]	; (800113c <HAL_GPIO_Init+0x1e0>)
 80010b6:	42a0      	cmp	r0, r4
 80010b8:	f43f af56 	beq.w	8000f68 <HAL_GPIO_Init+0xc>
 80010bc:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80010c0:	42a0      	cmp	r0, r4
 80010c2:	d022      	beq.n	800110a <HAL_GPIO_Init+0x1ae>
 80010c4:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80010c8:	42a0      	cmp	r0, r4
 80010ca:	d020      	beq.n	800110e <HAL_GPIO_Init+0x1b2>
 80010cc:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80010d0:	42a0      	cmp	r0, r4
 80010d2:	d01e      	beq.n	8001112 <HAL_GPIO_Init+0x1b6>
 80010d4:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80010d8:	42a0      	cmp	r0, r4
 80010da:	d01c      	beq.n	8001116 <HAL_GPIO_Init+0x1ba>
 80010dc:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80010e0:	42a0      	cmp	r0, r4
 80010e2:	d01a      	beq.n	800111a <HAL_GPIO_Init+0x1be>
 80010e4:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80010e8:	42a0      	cmp	r0, r4
 80010ea:	d018      	beq.n	800111e <HAL_GPIO_Init+0x1c2>
 80010ec:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80010f0:	42a0      	cmp	r0, r4
 80010f2:	d016      	beq.n	8001122 <HAL_GPIO_Init+0x1c6>
 80010f4:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80010f8:	42a0      	cmp	r0, r4
 80010fa:	d014      	beq.n	8001126 <HAL_GPIO_Init+0x1ca>
 80010fc:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001100:	42a0      	cmp	r0, r4
 8001102:	f43f af2f 	beq.w	8000f64 <HAL_GPIO_Init+0x8>
 8001106:	240a      	movs	r4, #10
 8001108:	e72f      	b.n	8000f6a <HAL_GPIO_Init+0xe>
 800110a:	2401      	movs	r4, #1
 800110c:	e72d      	b.n	8000f6a <HAL_GPIO_Init+0xe>
 800110e:	2402      	movs	r4, #2
 8001110:	e72b      	b.n	8000f6a <HAL_GPIO_Init+0xe>
 8001112:	2403      	movs	r4, #3
 8001114:	e729      	b.n	8000f6a <HAL_GPIO_Init+0xe>
 8001116:	2404      	movs	r4, #4
 8001118:	e727      	b.n	8000f6a <HAL_GPIO_Init+0xe>
 800111a:	2405      	movs	r4, #5
 800111c:	e725      	b.n	8000f6a <HAL_GPIO_Init+0xe>
 800111e:	2406      	movs	r4, #6
 8001120:	e723      	b.n	8000f6a <HAL_GPIO_Init+0xe>
 8001122:	2407      	movs	r4, #7
 8001124:	e721      	b.n	8000f6a <HAL_GPIO_Init+0xe>
 8001126:	2408      	movs	r4, #8
 8001128:	e71f      	b.n	8000f6a <HAL_GPIO_Init+0xe>
  }
}
 800112a:	b003      	add	sp, #12
 800112c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800112e:	bf00      	nop
 8001130:	58000400 	.word	0x58000400
 8001134:	58000080 	.word	0x58000080
 8001138:	58024400 	.word	0x58024400
 800113c:	58020000 	.word	0x58020000

08001140 <HAL_I2C_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001140:	2800      	cmp	r0, #0
 8001142:	d057      	beq.n	80011f4 <HAL_I2C_Init+0xb4>
{
 8001144:	b510      	push	{r4, lr}
 8001146:	4604      	mov	r4, r0
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001148:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800114c:	2b00      	cmp	r3, #0
 800114e:	d041      	beq.n	80011d4 <HAL_I2C_Init+0x94>
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001150:	2324      	movs	r3, #36	; 0x24
 8001152:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001156:	6822      	ldr	r2, [r4, #0]
 8001158:	6813      	ldr	r3, [r2, #0]
 800115a:	f023 0301 	bic.w	r3, r3, #1
 800115e:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001160:	6863      	ldr	r3, [r4, #4]
 8001162:	6822      	ldr	r2, [r4, #0]
 8001164:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8001168:	6113      	str	r3, [r2, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800116a:	6822      	ldr	r2, [r4, #0]
 800116c:	6893      	ldr	r3, [r2, #8]
 800116e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001172:	6093      	str	r3, [r2, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001174:	68e3      	ldr	r3, [r4, #12]
 8001176:	2b01      	cmp	r3, #1
 8001178:	d031      	beq.n	80011de <HAL_I2C_Init+0x9e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800117a:	68a3      	ldr	r3, [r4, #8]
 800117c:	6822      	ldr	r2, [r4, #0]
 800117e:	f443 4304 	orr.w	r3, r3, #33792	; 0x8400
 8001182:	6093      	str	r3, [r2, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001184:	68e3      	ldr	r3, [r4, #12]
 8001186:	2b02      	cmp	r3, #2
 8001188:	d02f      	beq.n	80011ea <HAL_I2C_Init+0xaa>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800118a:	6822      	ldr	r2, [r4, #0]
 800118c:	6851      	ldr	r1, [r2, #4]
 800118e:	4b1a      	ldr	r3, [pc, #104]	; (80011f8 <HAL_I2C_Init+0xb8>)
 8001190:	430b      	orrs	r3, r1
 8001192:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001194:	6822      	ldr	r2, [r4, #0]
 8001196:	68d3      	ldr	r3, [r2, #12]
 8001198:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800119c:	60d3      	str	r3, [r2, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800119e:	6923      	ldr	r3, [r4, #16]
 80011a0:	6962      	ldr	r2, [r4, #20]
 80011a2:	4313      	orrs	r3, r2
 80011a4:	69a1      	ldr	r1, [r4, #24]
 80011a6:	6822      	ldr	r2, [r4, #0]
 80011a8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80011ac:	60d3      	str	r3, [r2, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80011ae:	69e3      	ldr	r3, [r4, #28]
 80011b0:	6a21      	ldr	r1, [r4, #32]
 80011b2:	6822      	ldr	r2, [r4, #0]
 80011b4:	430b      	orrs	r3, r1
 80011b6:	6013      	str	r3, [r2, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80011b8:	6822      	ldr	r2, [r4, #0]
 80011ba:	6813      	ldr	r3, [r2, #0]
 80011bc:	f043 0301 	orr.w	r3, r3, #1
 80011c0:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80011c2:	2000      	movs	r0, #0
 80011c4:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80011c6:	2320      	movs	r3, #32
 80011c8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80011cc:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80011ce:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42

  return HAL_OK;
}
 80011d2:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 80011d4:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 80011d8:	f006 fce6 	bl	8007ba8 <HAL_I2C_MspInit>
 80011dc:	e7b8      	b.n	8001150 <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80011de:	68a3      	ldr	r3, [r4, #8]
 80011e0:	6822      	ldr	r2, [r4, #0]
 80011e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80011e6:	6093      	str	r3, [r2, #8]
 80011e8:	e7cc      	b.n	8001184 <HAL_I2C_Init+0x44>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80011ea:	6823      	ldr	r3, [r4, #0]
 80011ec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80011f0:	605a      	str	r2, [r3, #4]
 80011f2:	e7ca      	b.n	800118a <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 80011f4:	2001      	movs	r0, #1
}
 80011f6:	4770      	bx	lr
 80011f8:	02008000 	.word	0x02008000

080011fc <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80011fc:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001200:	b2db      	uxtb	r3, r3
 8001202:	2b20      	cmp	r3, #32
 8001204:	d124      	bne.n	8001250 <HAL_I2CEx_ConfigAnalogFilter+0x54>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001206:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800120a:	2b01      	cmp	r3, #1
 800120c:	d022      	beq.n	8001254 <HAL_I2CEx_ConfigAnalogFilter+0x58>
 800120e:	2301      	movs	r3, #1
 8001210:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001214:	2324      	movs	r3, #36	; 0x24
 8001216:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800121a:	6802      	ldr	r2, [r0, #0]
 800121c:	6813      	ldr	r3, [r2, #0]
 800121e:	f023 0301 	bic.w	r3, r3, #1
 8001222:	6013      	str	r3, [r2, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001224:	6802      	ldr	r2, [r0, #0]
 8001226:	6813      	ldr	r3, [r2, #0]
 8001228:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800122c:	6013      	str	r3, [r2, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800122e:	6802      	ldr	r2, [r0, #0]
 8001230:	6813      	ldr	r3, [r2, #0]
 8001232:	4319      	orrs	r1, r3
 8001234:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001236:	6802      	ldr	r2, [r0, #0]
 8001238:	6813      	ldr	r3, [r2, #0]
 800123a:	f043 0301 	orr.w	r3, r3, #1
 800123e:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001240:	2320      	movs	r3, #32
 8001242:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001246:	2300      	movs	r3, #0
 8001248:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 800124c:	4618      	mov	r0, r3
 800124e:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8001250:	2002      	movs	r0, #2
 8001252:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8001254:	2002      	movs	r0, #2
  }
}
 8001256:	4770      	bx	lr

08001258 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001258:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800125c:	b2db      	uxtb	r3, r3
 800125e:	2b20      	cmp	r3, #32
 8001260:	d122      	bne.n	80012a8 <HAL_I2CEx_ConfigDigitalFilter+0x50>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001262:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001266:	2b01      	cmp	r3, #1
 8001268:	d020      	beq.n	80012ac <HAL_I2CEx_ConfigDigitalFilter+0x54>
 800126a:	2301      	movs	r3, #1
 800126c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001270:	2324      	movs	r3, #36	; 0x24
 8001272:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001276:	6802      	ldr	r2, [r0, #0]
 8001278:	6813      	ldr	r3, [r2, #0]
 800127a:	f023 0301 	bic.w	r3, r3, #1
 800127e:	6013      	str	r3, [r2, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001280:	6802      	ldr	r2, [r0, #0]
 8001282:	6813      	ldr	r3, [r2, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001284:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001288:	ea43 2101 	orr.w	r1, r3, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800128c:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 800128e:	6802      	ldr	r2, [r0, #0]
 8001290:	6813      	ldr	r3, [r2, #0]
 8001292:	f043 0301 	orr.w	r3, r3, #1
 8001296:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001298:	2320      	movs	r3, #32
 800129a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800129e:	2300      	movs	r3, #0
 80012a0:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 80012a4:	4618      	mov	r0, r3
 80012a6:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 80012a8:	2002      	movs	r0, #2
 80012aa:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 80012ac:	2002      	movs	r0, #2
  }
}
 80012ae:	4770      	bx	lr

080012b0 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80012b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80012b4:	b082      	sub	sp, #8
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80012b6:	f8d0 8000 	ldr.w	r8, [r0]
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];

  if (ep->xfer_count > ep->xfer_len)
 80012ba:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 80012be:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80012c2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80012c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80012c6:	429a      	cmp	r2, r3
 80012c8:	d855      	bhi.n	8001376 <PCD_WriteEmptyTxFifo+0xc6>
 80012ca:	4607      	mov	r7, r0
 80012cc:	460c      	mov	r4, r1
 80012ce:	46c1      	mov	r9, r8
  {
    return HAL_ERROR;
  }

  len = ep->xfer_len - ep->xfer_count;
 80012d0:	1a9b      	subs	r3, r3, r2

  if (len > ep->maxpacket)
 80012d2:	ebc1 02c1 	rsb	r2, r1, r1, lsl #3
 80012d6:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80012da:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80012dc:	429a      	cmp	r2, r3
 80012de:	d300      	bcc.n	80012e2 <PCD_WriteEmptyTxFifo+0x32>
  len = ep->xfer_len - ep->xfer_count;
 80012e0:	461a      	mov	r2, r3
  {
    len = ep->maxpacket;
  }

  len32b = (len + 3U) / 4U;
 80012e2:	f102 0a03 	add.w	sl, r2, #3
 80012e6:	ea4f 0a9a 	mov.w	sl, sl, lsr #2

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80012ea:	e015      	b.n	8001318 <PCD_WriteEmptyTxFifo+0x68>

    if (len > ep->maxpacket)
    {
      len = ep->maxpacket;
    }
    len32b = (len + 3U) / 4U;
 80012ec:	f106 0a03 	add.w	sl, r6, #3
 80012f0:	ea4f 0a9a 	mov.w	sl, sl, lsr #2

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80012f4:	ebc4 05c4 	rsb	r5, r4, r4, lsl #3
 80012f8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80012fc:	6ca9      	ldr	r1, [r5, #72]	; 0x48
 80012fe:	7c3b      	ldrb	r3, [r7, #16]
 8001300:	9300      	str	r3, [sp, #0]
 8001302:	b2b3      	uxth	r3, r6
 8001304:	b2e2      	uxtb	r2, r4
 8001306:	4640      	mov	r0, r8
 8001308:	f004 fac6 	bl	8005898 <USB_WritePacket>
                          (uint8_t)hpcd->Init.dma_enable);

    ep->xfer_buff  += len;
 800130c:	6cab      	ldr	r3, [r5, #72]	; 0x48
 800130e:	4433      	add	r3, r6
 8001310:	64ab      	str	r3, [r5, #72]	; 0x48
    ep->xfer_count += len;
 8001312:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 8001314:	441e      	add	r6, r3
 8001316:	656e      	str	r6, [r5, #84]	; 0x54
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8001318:	eb09 1344 	add.w	r3, r9, r4, lsl #5
 800131c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001320:	699b      	ldr	r3, [r3, #24]
 8001322:	b29b      	uxth	r3, r3
 8001324:	4553      	cmp	r3, sl
 8001326:	d312      	bcc.n	800134e <PCD_WriteEmptyTxFifo+0x9e>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8001328:	ebc4 02c4 	rsb	r2, r4, r4, lsl #3
 800132c:	eb07 0282 	add.w	r2, r7, r2, lsl #2
 8001330:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8001332:	6d13      	ldr	r3, [r2, #80]	; 0x50
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8001334:	4299      	cmp	r1, r3
 8001336:	d20a      	bcs.n	800134e <PCD_WriteEmptyTxFifo+0x9e>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8001338:	b14b      	cbz	r3, 800134e <PCD_WriteEmptyTxFifo+0x9e>
    len = ep->xfer_len - ep->xfer_count;
 800133a:	1a5b      	subs	r3, r3, r1
    if (len > ep->maxpacket)
 800133c:	ebc4 02c4 	rsb	r2, r4, r4, lsl #3
 8001340:	eb07 0282 	add.w	r2, r7, r2, lsl #2
 8001344:	6c56      	ldr	r6, [r2, #68]	; 0x44
 8001346:	429e      	cmp	r6, r3
 8001348:	d3d0      	bcc.n	80012ec <PCD_WriteEmptyTxFifo+0x3c>
    len = ep->xfer_len - ep->xfer_count;
 800134a:	461e      	mov	r6, r3
 800134c:	e7ce      	b.n	80012ec <PCD_WriteEmptyTxFifo+0x3c>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800134e:	ebc4 00c4 	rsb	r0, r4, r4, lsl #3
 8001352:	eb07 0780 	add.w	r7, r7, r0, lsl #2
 8001356:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001358:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800135a:	429a      	cmp	r2, r3
 800135c:	d80f      	bhi.n	800137e <PCD_WriteEmptyTxFifo+0xce>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800135e:	f004 040f 	and.w	r4, r4, #15
 8001362:	2301      	movs	r3, #1
 8001364:	40a3      	lsls	r3, r4
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001366:	f8d8 4834 	ldr.w	r4, [r8, #2100]	; 0x834
 800136a:	ea24 0403 	bic.w	r4, r4, r3
 800136e:	f8c8 4834 	str.w	r4, [r8, #2100]	; 0x834
  }

  return HAL_OK;
 8001372:	2000      	movs	r0, #0
 8001374:	e000      	b.n	8001378 <PCD_WriteEmptyTxFifo+0xc8>
    return HAL_ERROR;
 8001376:	2001      	movs	r0, #1
}
 8001378:	b002      	add	sp, #8
 800137a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  return HAL_OK;
 800137e:	2000      	movs	r0, #0
 8001380:	e7fa      	b.n	8001378 <PCD_WriteEmptyTxFifo+0xc8>

08001382 <HAL_PCD_Init>:
{
 8001382:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001384:	b08b      	sub	sp, #44	; 0x2c
  if (hpcd == NULL)
 8001386:	2800      	cmp	r0, #0
 8001388:	f000 8093 	beq.w	80014b2 <HAL_PCD_Init+0x130>
 800138c:	4605      	mov	r5, r0
  USBx = hpcd->Instance;
 800138e:	6804      	ldr	r4, [r0, #0]
  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001390:	f890 33bd 	ldrb.w	r3, [r0, #957]	; 0x3bd
 8001394:	b32b      	cbz	r3, 80013e2 <HAL_PCD_Init+0x60>
  hpcd->State = HAL_PCD_STATE_BUSY;
 8001396:	2303      	movs	r3, #3
 8001398:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800139c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800139e:	f413 7f80 	tst.w	r3, #256	; 0x100
 80013a2:	d101      	bne.n	80013a8 <HAL_PCD_Init+0x26>
    hpcd->Init.dma_enable = 0U;
 80013a4:	2300      	movs	r3, #0
 80013a6:	612b      	str	r3, [r5, #16]
  __HAL_PCD_DISABLE(hpcd);
 80013a8:	6828      	ldr	r0, [r5, #0]
 80013aa:	f004 f80f 	bl	80053cc <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80013ae:	462c      	mov	r4, r5
 80013b0:	f854 7b10 	ldr.w	r7, [r4], #16
 80013b4:	466e      	mov	r6, sp
 80013b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013b8:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80013ba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013bc:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80013be:	e894 0003 	ldmia.w	r4, {r0, r1}
 80013c2:	e886 0003 	stmia.w	r6, {r0, r1}
 80013c6:	1d2b      	adds	r3, r5, #4
 80013c8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80013ca:	4638      	mov	r0, r7
 80013cc:	f003 ff40 	bl	8005250 <USB_CoreInit>
 80013d0:	4604      	mov	r4, r0
 80013d2:	b158      	cbz	r0, 80013ec <HAL_PCD_Init+0x6a>
    hpcd->State = HAL_PCD_STATE_ERROR;
 80013d4:	2302      	movs	r3, #2
 80013d6:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
    return HAL_ERROR;
 80013da:	2401      	movs	r4, #1
}
 80013dc:	4620      	mov	r0, r4
 80013de:	b00b      	add	sp, #44	; 0x2c
 80013e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hpcd->Lock = HAL_UNLOCKED;
 80013e2:	f880 33bc 	strb.w	r3, [r0, #956]	; 0x3bc
    HAL_PCD_MspInit(hpcd);
 80013e6:	f006 fe13 	bl	8008010 <HAL_PCD_MspInit>
 80013ea:	e7d4      	b.n	8001396 <HAL_PCD_Init+0x14>
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80013ec:	2100      	movs	r1, #0
 80013ee:	6828      	ldr	r0, [r5, #0]
 80013f0:	f003 fff2 	bl	80053d8 <USB_SetCurrentMode>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80013f4:	4623      	mov	r3, r4
 80013f6:	e016      	b.n	8001426 <HAL_PCD_Init+0xa4>
    hpcd->IN_ep[i].is_in = 1U;
 80013f8:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 80013fc:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 8001400:	2101      	movs	r1, #1
 8001402:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
    hpcd->IN_ep[i].num = i;
 8001406:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 800140a:	f8a2 3042 	strh.w	r3, [r2, #66]	; 0x42
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800140e:	2100      	movs	r1, #0
 8001410:	f882 103f 	strb.w	r1, [r2, #63]	; 0x3f
    hpcd->IN_ep[i].maxpacket = 0U;
 8001414:	6451      	str	r1, [r2, #68]	; 0x44
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001416:	6491      	str	r1, [r2, #72]	; 0x48
    hpcd->IN_ep[i].xfer_len = 0U;
 8001418:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 800141c:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 8001420:	6511      	str	r1, [r2, #80]	; 0x50
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001422:	3301      	adds	r3, #1
 8001424:	b2db      	uxtb	r3, r3
 8001426:	6869      	ldr	r1, [r5, #4]
 8001428:	428b      	cmp	r3, r1
 800142a:	d3e5      	bcc.n	80013f8 <HAL_PCD_Init+0x76>
 800142c:	e016      	b.n	800145c <HAL_PCD_Init+0xda>
    hpcd->OUT_ep[i].is_in = 0U;
 800142e:	ebc4 03c4 	rsb	r3, r4, r4, lsl #3
 8001432:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8001436:	2200      	movs	r2, #0
 8001438:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
    hpcd->OUT_ep[i].num = i;
 800143c:	f883 41fc 	strb.w	r4, [r3, #508]	; 0x1fc
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001440:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001444:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001448:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
    hpcd->OUT_ep[i].xfer_len = 0U;
 800144c:	ebc4 03c4 	rsb	r3, r4, r4, lsl #3
 8001450:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8001454:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001458:	3401      	adds	r4, #1
 800145a:	b2e4      	uxtb	r4, r4
 800145c:	42a1      	cmp	r1, r4
 800145e:	d8e6      	bhi.n	800142e <HAL_PCD_Init+0xac>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001460:	462c      	mov	r4, r5
 8001462:	f854 7b10 	ldr.w	r7, [r4], #16
 8001466:	466e      	mov	r6, sp
 8001468:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800146a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800146c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800146e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001470:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001474:	e886 0003 	stmia.w	r6, {r0, r1}
 8001478:	1d2b      	adds	r3, r5, #4
 800147a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800147c:	4638      	mov	r0, r7
 800147e:	f003 fff1 	bl	8005464 <USB_DevInit>
 8001482:	4604      	mov	r4, r0
 8001484:	b960      	cbnz	r0, 80014a0 <HAL_PCD_Init+0x11e>
  hpcd->USB_Address = 0U;
 8001486:	2300      	movs	r3, #0
 8001488:	f885 3038 	strb.w	r3, [r5, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800148c:	2301      	movs	r3, #1
 800148e:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
 8001492:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001494:	2b01      	cmp	r3, #1
 8001496:	d008      	beq.n	80014aa <HAL_PCD_Init+0x128>
  (void)USB_DevDisconnect(hpcd->Instance);
 8001498:	6828      	ldr	r0, [r5, #0]
 800149a:	f004 fba3 	bl	8005be4 <USB_DevDisconnect>
  return HAL_OK;
 800149e:	e79d      	b.n	80013dc <HAL_PCD_Init+0x5a>
    hpcd->State = HAL_PCD_STATE_ERROR;
 80014a0:	2302      	movs	r3, #2
 80014a2:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
    return HAL_ERROR;
 80014a6:	2401      	movs	r4, #1
 80014a8:	e798      	b.n	80013dc <HAL_PCD_Init+0x5a>
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80014aa:	4628      	mov	r0, r5
 80014ac:	f000 fcda 	bl	8001e64 <HAL_PCDEx_ActivateLPM>
 80014b0:	e7f2      	b.n	8001498 <HAL_PCD_Init+0x116>
    return HAL_ERROR;
 80014b2:	2401      	movs	r4, #1
 80014b4:	e792      	b.n	80013dc <HAL_PCD_Init+0x5a>

080014b6 <HAL_PCD_Start>:
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80014b6:	6802      	ldr	r2, [r0, #0]
  __HAL_LOCK(hpcd);
 80014b8:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 80014bc:	2b01      	cmp	r3, #1
 80014be:	d019      	beq.n	80014f4 <HAL_PCD_Start+0x3e>
{
 80014c0:	b510      	push	{r4, lr}
 80014c2:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 80014c4:	2301      	movs	r3, #1
 80014c6:	f880 33bc 	strb.w	r3, [r0, #956]	; 0x3bc
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80014ca:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80014cc:	2b01      	cmp	r3, #1
 80014ce:	d009      	beq.n	80014e4 <HAL_PCD_Start+0x2e>
  (void)USB_DevConnect(hpcd->Instance);
 80014d0:	6820      	ldr	r0, [r4, #0]
 80014d2:	f004 fb7b 	bl	8005bcc <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 80014d6:	6820      	ldr	r0, [r4, #0]
 80014d8:	f003 ff72 	bl	80053c0 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 80014dc:	2000      	movs	r0, #0
 80014de:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 80014e2:	bd10      	pop	{r4, pc}
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80014e4:	6983      	ldr	r3, [r0, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80014e6:	2b01      	cmp	r3, #1
 80014e8:	d0f2      	beq.n	80014d0 <HAL_PCD_Start+0x1a>
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80014ea:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80014ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014f0:	6393      	str	r3, [r2, #56]	; 0x38
 80014f2:	e7ed      	b.n	80014d0 <HAL_PCD_Start+0x1a>
  __HAL_LOCK(hpcd);
 80014f4:	2002      	movs	r0, #2
}
 80014f6:	4770      	bx	lr

080014f8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80014f8:	b570      	push	{r4, r5, r6, lr}
 80014fa:	4604      	mov	r4, r0
 80014fc:	460d      	mov	r5, r1
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80014fe:	6800      	ldr	r0, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8001500:	6c06      	ldr	r6, [r0, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8001502:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 8001506:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800150a:	689a      	ldr	r2, [r3, #8]

  if (hpcd->Init.dma_enable == 1U)
 800150c:	6921      	ldr	r1, [r4, #16]
 800150e:	2901      	cmp	r1, #1
 8001510:	d011      	beq.n	8001536 <PCD_EP_OutXfrComplete_int+0x3e>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8001512:	4935      	ldr	r1, [pc, #212]	; (80015e8 <PCD_EP_OutXfrComplete_int+0xf0>)
 8001514:	428e      	cmp	r6, r1
 8001516:	d050      	beq.n	80015ba <PCD_EP_OutXfrComplete_int+0xc2>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8001518:	b93d      	cbnz	r5, 800152a <PCD_EP_OutXfrComplete_int+0x32>
 800151a:	ebc5 03c5 	rsb	r3, r5, r5, lsl #3
 800151e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001522:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8001526:	2b00      	cmp	r3, #0
 8001528:	d058      	beq.n	80015dc <PCD_EP_OutXfrComplete_int+0xe4>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800152a:	b2e9      	uxtb	r1, r5
 800152c:	4620      	mov	r0, r4
 800152e:	f006 fdbd 	bl	80080ac <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
}
 8001532:	2000      	movs	r0, #0
 8001534:	bd70      	pop	{r4, r5, r6, pc}
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8001536:	f012 0f08 	tst.w	r2, #8
 800153a:	d009      	beq.n	8001550 <PCD_EP_OutXfrComplete_int+0x58>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800153c:	492b      	ldr	r1, [pc, #172]	; (80015ec <PCD_EP_OutXfrComplete_int+0xf4>)
 800153e:	428e      	cmp	r6, r1
 8001540:	d9f7      	bls.n	8001532 <PCD_EP_OutXfrComplete_int+0x3a>
 8001542:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8001546:	d0f4      	beq.n	8001532 <PCD_EP_OutXfrComplete_int+0x3a>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001548:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800154c:	609a      	str	r2, [r3, #8]
 800154e:	e7f0      	b.n	8001532 <PCD_EP_OutXfrComplete_int+0x3a>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8001550:	f012 0f20 	tst.w	r2, #32
 8001554:	d002      	beq.n	800155c <PCD_EP_OutXfrComplete_int+0x64>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001556:	2220      	movs	r2, #32
 8001558:	609a      	str	r2, [r3, #8]
 800155a:	e7ea      	b.n	8001532 <PCD_EP_OutXfrComplete_int+0x3a>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800155c:	f012 0f28 	tst.w	r2, #40	; 0x28
 8001560:	d1e7      	bne.n	8001532 <PCD_EP_OutXfrComplete_int+0x3a>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8001562:	4922      	ldr	r1, [pc, #136]	; (80015ec <PCD_EP_OutXfrComplete_int+0xf4>)
 8001564:	428e      	cmp	r6, r1
 8001566:	d906      	bls.n	8001576 <PCD_EP_OutXfrComplete_int+0x7e>
 8001568:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 800156c:	d003      	beq.n	8001576 <PCD_EP_OutXfrComplete_int+0x7e>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800156e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001572:	609a      	str	r2, [r3, #8]
 8001574:	e7dd      	b.n	8001532 <PCD_EP_OutXfrComplete_int+0x3a>
          hpcd->OUT_ep[epnum].maxpacket -
 8001576:	ebc5 02c5 	rsb	r2, r5, r5, lsl #3
 800157a:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800157e:	f8d2 1204 	ldr.w	r1, [r2, #516]	; 0x204
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8001582:	691b      	ldr	r3, [r3, #16]
 8001584:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8001588:	1ac9      	subs	r1, r1, r3
        hpcd->OUT_ep[epnum].xfer_count =
 800158a:	f8c2 1214 	str.w	r1, [r2, #532]	; 0x214
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800158e:	f8d2 1204 	ldr.w	r1, [r2, #516]	; 0x204
 8001592:	f8d2 3208 	ldr.w	r3, [r2, #520]	; 0x208
 8001596:	440b      	add	r3, r1
 8001598:	f8c2 3208 	str.w	r3, [r2, #520]	; 0x208
        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800159c:	b915      	cbnz	r5, 80015a4 <PCD_EP_OutXfrComplete_int+0xac>
 800159e:	f8d2 3210 	ldr.w	r3, [r2, #528]	; 0x210
 80015a2:	b123      	cbz	r3, 80015ae <PCD_EP_OutXfrComplete_int+0xb6>
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80015a4:	b2e9      	uxtb	r1, r5
 80015a6:	4620      	mov	r0, r4
 80015a8:	f006 fd80 	bl	80080ac <HAL_PCD_DataOutStageCallback>
 80015ac:	e7c1      	b.n	8001532 <PCD_EP_OutXfrComplete_int+0x3a>
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80015ae:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80015b2:	2101      	movs	r1, #1
 80015b4:	f004 fb68 	bl	8005c88 <USB_EP0_OutStart>
 80015b8:	e7f4      	b.n	80015a4 <PCD_EP_OutXfrComplete_int+0xac>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80015ba:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 80015be:	d003      	beq.n	80015c8 <PCD_EP_OutXfrComplete_int+0xd0>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80015c0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80015c4:	609a      	str	r2, [r3, #8]
 80015c6:	e7b4      	b.n	8001532 <PCD_EP_OutXfrComplete_int+0x3a>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80015c8:	f012 0f20 	tst.w	r2, #32
 80015cc:	d001      	beq.n	80015d2 <PCD_EP_OutXfrComplete_int+0xda>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80015ce:	2220      	movs	r2, #32
 80015d0:	609a      	str	r2, [r3, #8]
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80015d2:	b2e9      	uxtb	r1, r5
 80015d4:	4620      	mov	r0, r4
 80015d6:	f006 fd69 	bl	80080ac <HAL_PCD_DataOutStageCallback>
 80015da:	e7aa      	b.n	8001532 <PCD_EP_OutXfrComplete_int+0x3a>
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80015dc:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80015e0:	2100      	movs	r1, #0
 80015e2:	f004 fb51 	bl	8005c88 <USB_EP0_OutStart>
 80015e6:	e7a0      	b.n	800152a <PCD_EP_OutXfrComplete_int+0x32>
 80015e8:	4f54310a 	.word	0x4f54310a
 80015ec:	4f54300a 	.word	0x4f54300a

080015f0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80015f0:	b538      	push	{r3, r4, r5, lr}
 80015f2:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80015f4:	6803      	ldr	r3, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80015f6:	6c1d      	ldr	r5, [r3, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80015f8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80015fc:	f8d3 1b08 	ldr.w	r1, [r3, #2824]	; 0xb08

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8001600:	4a0e      	ldr	r2, [pc, #56]	; (800163c <PCD_EP_OutSetupPacket_int+0x4c>)
 8001602:	4295      	cmp	r5, r2
 8001604:	d907      	bls.n	8001616 <PCD_EP_OutSetupPacket_int+0x26>
 8001606:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800160a:	f411 4f00 	tst.w	r1, #32768	; 0x8000
 800160e:	d002      	beq.n	8001616 <PCD_EP_OutSetupPacket_int+0x26>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001610:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001614:	609a      	str	r2, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8001616:	4620      	mov	r0, r4
 8001618:	f006 fd40 	bl	800809c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800161c:	4b07      	ldr	r3, [pc, #28]	; (800163c <PCD_EP_OutSetupPacket_int+0x4c>)
 800161e:	429d      	cmp	r5, r3
 8001620:	d902      	bls.n	8001628 <PCD_EP_OutSetupPacket_int+0x38>
 8001622:	6923      	ldr	r3, [r4, #16]
 8001624:	2b01      	cmp	r3, #1
 8001626:	d001      	beq.n	800162c <PCD_EP_OutSetupPacket_int+0x3c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
  }

  return HAL_OK;
}
 8001628:	2000      	movs	r0, #0
 800162a:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800162c:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8001630:	2101      	movs	r1, #1
 8001632:	6820      	ldr	r0, [r4, #0]
 8001634:	f004 fb28 	bl	8005c88 <USB_EP0_OutStart>
 8001638:	e7f6      	b.n	8001628 <PCD_EP_OutSetupPacket_int+0x38>
 800163a:	bf00      	nop
 800163c:	4f54300a 	.word	0x4f54300a

08001640 <HAL_PCD_IRQHandler>:
{
 8001640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001644:	b083      	sub	sp, #12
 8001646:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001648:	6805      	ldr	r5, [r0, #0]
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800164a:	4628      	mov	r0, r5
 800164c:	f004 fb07 	bl	8005c5e <USB_GetMode>
 8001650:	b110      	cbz	r0, 8001658 <HAL_PCD_IRQHandler+0x18>
}
 8001652:	b003      	add	sp, #12
 8001654:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001658:	462f      	mov	r7, r5
 800165a:	4606      	mov	r6, r0
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800165c:	6820      	ldr	r0, [r4, #0]
 800165e:	f004 facd 	bl	8005bfc <USB_ReadInterrupts>
 8001662:	2800      	cmp	r0, #0
 8001664:	d0f5      	beq.n	8001652 <HAL_PCD_IRQHandler+0x12>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001666:	6820      	ldr	r0, [r4, #0]
 8001668:	f004 fac8 	bl	8005bfc <USB_ReadInterrupts>
 800166c:	f010 0f02 	tst.w	r0, #2
 8001670:	d004      	beq.n	800167c <HAL_PCD_IRQHandler+0x3c>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001672:	6822      	ldr	r2, [r4, #0]
 8001674:	6953      	ldr	r3, [r2, #20]
 8001676:	f003 0302 	and.w	r3, r3, #2
 800167a:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800167c:	6820      	ldr	r0, [r4, #0]
 800167e:	f004 fabd 	bl	8005bfc <USB_ReadInterrupts>
 8001682:	f010 0f10 	tst.w	r0, #16
 8001686:	d015      	beq.n	80016b4 <HAL_PCD_IRQHandler+0x74>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001688:	6822      	ldr	r2, [r4, #0]
 800168a:	6993      	ldr	r3, [r2, #24]
 800168c:	f023 0310 	bic.w	r3, r3, #16
 8001690:	6193      	str	r3, [r2, #24]
      temp = USBx->GRXSTSP;
 8001692:	f8d5 8020 	ldr.w	r8, [r5, #32]
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8001696:	f008 090f 	and.w	r9, r8, #15
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800169a:	f3c8 4343 	ubfx	r3, r8, #17, #4
 800169e:	2b02      	cmp	r3, #2
 80016a0:	f000 8085 	beq.w	80017ae <HAL_PCD_IRQHandler+0x16e>
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 80016a4:	2b06      	cmp	r3, #6
 80016a6:	f000 80aa 	beq.w	80017fe <HAL_PCD_IRQHandler+0x1be>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80016aa:	6822      	ldr	r2, [r4, #0]
 80016ac:	6993      	ldr	r3, [r2, #24]
 80016ae:	f043 0310 	orr.w	r3, r3, #16
 80016b2:	6193      	str	r3, [r2, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80016b4:	6820      	ldr	r0, [r4, #0]
 80016b6:	f004 faa1 	bl	8005bfc <USB_ReadInterrupts>
 80016ba:	f410 2f00 	tst.w	r0, #524288	; 0x80000
 80016be:	f040 80b0 	bne.w	8001822 <HAL_PCD_IRQHandler+0x1e2>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80016c2:	6820      	ldr	r0, [r4, #0]
 80016c4:	f004 fa9a 	bl	8005bfc <USB_ReadInterrupts>
 80016c8:	f410 2f80 	tst.w	r0, #262144	; 0x40000
 80016cc:	f040 80f4 	bne.w	80018b8 <HAL_PCD_IRQHandler+0x278>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80016d0:	6820      	ldr	r0, [r4, #0]
 80016d2:	f004 fa93 	bl	8005bfc <USB_ReadInterrupts>
 80016d6:	2800      	cmp	r0, #0
 80016d8:	f2c0 8160 	blt.w	800199c <HAL_PCD_IRQHandler+0x35c>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80016dc:	6820      	ldr	r0, [r4, #0]
 80016de:	f004 fa8d 	bl	8005bfc <USB_ReadInterrupts>
 80016e2:	f410 6f00 	tst.w	r0, #2048	; 0x800
 80016e6:	d00a      	beq.n	80016fe <HAL_PCD_IRQHandler+0xbe>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80016e8:	f8d5 3808 	ldr.w	r3, [r5, #2056]	; 0x808
 80016ec:	f013 0f01 	tst.w	r3, #1
 80016f0:	f040 816e 	bne.w	80019d0 <HAL_PCD_IRQHandler+0x390>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80016f4:	6822      	ldr	r2, [r4, #0]
 80016f6:	6953      	ldr	r3, [r2, #20]
 80016f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80016fc:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80016fe:	6820      	ldr	r0, [r4, #0]
 8001700:	f004 fa7c 	bl	8005bfc <USB_ReadInterrupts>
 8001704:	f010 6f00 	tst.w	r0, #134217728	; 0x8000000
 8001708:	d015      	beq.n	8001736 <HAL_PCD_IRQHandler+0xf6>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800170a:	6822      	ldr	r2, [r4, #0]
 800170c:	6953      	ldr	r3, [r2, #20]
 800170e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001712:	6153      	str	r3, [r2, #20]
      if (hpcd->LPM_State == LPM_L0)
 8001714:	f894 33f4 	ldrb.w	r3, [r4, #1012]	; 0x3f4
 8001718:	2b00      	cmp	r3, #0
 800171a:	f040 815d 	bne.w	80019d8 <HAL_PCD_IRQHandler+0x398>
        hpcd->LPM_State = LPM_L1;
 800171e:	2101      	movs	r1, #1
 8001720:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8001724:	6823      	ldr	r3, [r4, #0]
 8001726:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001728:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800172c:	f8c4 33f8 	str.w	r3, [r4, #1016]	; 0x3f8
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8001730:	4620      	mov	r0, r4
 8001732:	f000 fbab 	bl	8001e8c <HAL_PCDEx_LPM_Callback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8001736:	6820      	ldr	r0, [r4, #0]
 8001738:	f004 fa60 	bl	8005bfc <USB_ReadInterrupts>
 800173c:	f410 5f80 	tst.w	r0, #4096	; 0x1000
 8001740:	f040 814e 	bne.w	80019e0 <HAL_PCD_IRQHandler+0x3a0>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8001744:	6820      	ldr	r0, [r4, #0]
 8001746:	f004 fa59 	bl	8005bfc <USB_ReadInterrupts>
 800174a:	f410 5f00 	tst.w	r0, #8192	; 0x2000
 800174e:	f040 81ac 	bne.w	8001aaa <HAL_PCD_IRQHandler+0x46a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8001752:	6820      	ldr	r0, [r4, #0]
 8001754:	f004 fa52 	bl	8005bfc <USB_ReadInterrupts>
 8001758:	f010 0f08 	tst.w	r0, #8
 800175c:	f040 81bd 	bne.w	8001ada <HAL_PCD_IRQHandler+0x49a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8001760:	6820      	ldr	r0, [r4, #0]
 8001762:	f004 fa4b 	bl	8005bfc <USB_ReadInterrupts>
 8001766:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
 800176a:	f040 81bf 	bne.w	8001aec <HAL_PCD_IRQHandler+0x4ac>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800176e:	6820      	ldr	r0, [r4, #0]
 8001770:	f004 fa44 	bl	8005bfc <USB_ReadInterrupts>
 8001774:	f410 1f00 	tst.w	r0, #2097152	; 0x200000
 8001778:	f040 81c2 	bne.w	8001b00 <HAL_PCD_IRQHandler+0x4c0>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800177c:	6820      	ldr	r0, [r4, #0]
 800177e:	f004 fa3d 	bl	8005bfc <USB_ReadInterrupts>
 8001782:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8001786:	f040 81c5 	bne.w	8001b14 <HAL_PCD_IRQHandler+0x4d4>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800178a:	6820      	ldr	r0, [r4, #0]
 800178c:	f004 fa36 	bl	8005bfc <USB_ReadInterrupts>
 8001790:	f010 0f04 	tst.w	r0, #4
 8001794:	f43f af5d 	beq.w	8001652 <HAL_PCD_IRQHandler+0x12>
      temp = hpcd->Instance->GOTGINT;
 8001798:	6823      	ldr	r3, [r4, #0]
 800179a:	685d      	ldr	r5, [r3, #4]
      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800179c:	f015 0f04 	tst.w	r5, #4
 80017a0:	f040 81c1 	bne.w	8001b26 <HAL_PCD_IRQHandler+0x4e6>
      hpcd->Instance->GOTGINT |= temp;
 80017a4:	6822      	ldr	r2, [r4, #0]
 80017a6:	6853      	ldr	r3, [r2, #4]
 80017a8:	432b      	orrs	r3, r5
 80017aa:	6053      	str	r3, [r2, #4]
 80017ac:	e751      	b.n	8001652 <HAL_PCD_IRQHandler+0x12>
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80017ae:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80017b2:	ea18 0f03 	tst.w	r8, r3
 80017b6:	f43f af78 	beq.w	80016aa <HAL_PCD_IRQHandler+0x6a>
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80017ba:	ea4f 1b18 	mov.w	fp, r8, lsr #4
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80017be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80017c2:	9301      	str	r3, [sp, #4]
 80017c4:	ebc9 0ac9 	rsb	sl, r9, r9, lsl #3
 80017c8:	eb04 0a8a 	add.w	sl, r4, sl, lsl #2
 80017cc:	f3c8 120a 	ubfx	r2, r8, #4, #11
 80017d0:	f8da 1208 	ldr.w	r1, [sl, #520]	; 0x208
 80017d4:	4628      	mov	r0, r5
 80017d6:	f004 f97d 	bl	8005ad4 <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80017da:	f3cb 0b0a 	ubfx	fp, fp, #0, #11
 80017de:	f8da 3208 	ldr.w	r3, [sl, #520]	; 0x208
 80017e2:	445b      	add	r3, fp
 80017e4:	f8ca 3208 	str.w	r3, [sl, #520]	; 0x208
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80017e8:	9b01      	ldr	r3, [sp, #4]
 80017ea:	eba3 0309 	sub.w	r3, r3, r9
 80017ee:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80017f2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80017f6:	445b      	add	r3, fp
 80017f8:	f8ca 3214 	str.w	r3, [sl, #532]	; 0x214
 80017fc:	e755      	b.n	80016aa <HAL_PCD_IRQHandler+0x6a>
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80017fe:	2208      	movs	r2, #8
 8001800:	f504 7171 	add.w	r1, r4, #964	; 0x3c4
 8001804:	4628      	mov	r0, r5
 8001806:	f004 f965 	bl	8005ad4 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800180a:	f3c8 180a 	ubfx	r8, r8, #4, #11
 800180e:	ebc9 02c9 	rsb	r2, r9, r9, lsl #3
 8001812:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8001816:	f8d2 3214 	ldr.w	r3, [r2, #532]	; 0x214
 800181a:	4443      	add	r3, r8
 800181c:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
 8001820:	e743      	b.n	80016aa <HAL_PCD_IRQHandler+0x6a>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001822:	6820      	ldr	r0, [r4, #0]
 8001824:	f004 f9ee 	bl	8005c04 <USB_ReadDevAllOutEpInterrupt>
 8001828:	4680      	mov	r8, r0
      epnum = 0U;
 800182a:	46b1      	mov	r9, r6
      while (ep_intr != 0U)
 800182c:	e017      	b.n	800185e <HAL_PCD_IRQHandler+0x21e>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800182e:	eb07 1349 	add.w	r3, r7, r9, lsl #5
 8001832:	2201      	movs	r2, #1
 8001834:	f8c3 2b08 	str.w	r2, [r3, #2824]	; 0xb08
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001838:	4649      	mov	r1, r9
 800183a:	4620      	mov	r0, r4
 800183c:	f7ff fe5c 	bl	80014f8 <PCD_EP_OutXfrComplete_int>
 8001840:	e01d      	b.n	800187e <HAL_PCD_IRQHandler+0x23e>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001842:	eb07 1349 	add.w	r3, r7, r9, lsl #5
 8001846:	2208      	movs	r2, #8
 8001848:	f8c3 2b08 	str.w	r2, [r3, #2824]	; 0xb08
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800184c:	4649      	mov	r1, r9
 800184e:	4620      	mov	r0, r4
 8001850:	f7ff fece 	bl	80015f0 <PCD_EP_OutSetupPacket_int>
 8001854:	e016      	b.n	8001884 <HAL_PCD_IRQHandler+0x244>
        epnum++;
 8001856:	f109 0901 	add.w	r9, r9, #1
        ep_intr >>= 1U;
 800185a:	ea4f 0858 	mov.w	r8, r8, lsr #1
      while (ep_intr != 0U)
 800185e:	f1b8 0f00 	cmp.w	r8, #0
 8001862:	f43f af2e 	beq.w	80016c2 <HAL_PCD_IRQHandler+0x82>
        if ((ep_intr & 0x1U) != 0U)
 8001866:	f018 0f01 	tst.w	r8, #1
 800186a:	d0f4      	beq.n	8001856 <HAL_PCD_IRQHandler+0x216>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800186c:	fa5f f189 	uxtb.w	r1, r9
 8001870:	6820      	ldr	r0, [r4, #0]
 8001872:	f004 f9d7 	bl	8005c24 <USB_ReadDevOutEPInterrupt>
 8001876:	4682      	mov	sl, r0
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001878:	f010 0f01 	tst.w	r0, #1
 800187c:	d1d7      	bne.n	800182e <HAL_PCD_IRQHandler+0x1ee>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800187e:	f01a 0f08 	tst.w	sl, #8
 8001882:	d1de      	bne.n	8001842 <HAL_PCD_IRQHandler+0x202>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001884:	f01a 0f10 	tst.w	sl, #16
 8001888:	d004      	beq.n	8001894 <HAL_PCD_IRQHandler+0x254>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800188a:	eb07 1349 	add.w	r3, r7, r9, lsl #5
 800188e:	2210      	movs	r2, #16
 8001890:	f8c3 2b08 	str.w	r2, [r3, #2824]	; 0xb08
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001894:	f01a 0f20 	tst.w	sl, #32
 8001898:	d004      	beq.n	80018a4 <HAL_PCD_IRQHandler+0x264>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800189a:	eb07 1349 	add.w	r3, r7, r9, lsl #5
 800189e:	2220      	movs	r2, #32
 80018a0:	f8c3 2b08 	str.w	r2, [r3, #2824]	; 0xb08
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80018a4:	f41a 5f00 	tst.w	sl, #8192	; 0x2000
 80018a8:	d0d5      	beq.n	8001856 <HAL_PCD_IRQHandler+0x216>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80018aa:	eb07 1349 	add.w	r3, r7, r9, lsl #5
 80018ae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80018b2:	f8c3 2b08 	str.w	r2, [r3, #2824]	; 0xb08
 80018b6:	e7ce      	b.n	8001856 <HAL_PCD_IRQHandler+0x216>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80018b8:	6820      	ldr	r0, [r4, #0]
 80018ba:	f004 f9ab 	bl	8005c14 <USB_ReadDevAllInEpInterrupt>
 80018be:	4680      	mov	r8, r0
      epnum = 0U;
 80018c0:	46b1      	mov	r9, r6
      while (ep_intr != 0U)
 80018c2:	e02a      	b.n	800191a <HAL_PCD_IRQHandler+0x2da>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80018c4:	4659      	mov	r1, fp
 80018c6:	4620      	mov	r0, r4
 80018c8:	f006 fbfc 	bl	80080c4 <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80018cc:	f01a 0f08 	tst.w	sl, #8
 80018d0:	d004      	beq.n	80018dc <HAL_PCD_IRQHandler+0x29c>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80018d2:	eb07 1349 	add.w	r3, r7, r9, lsl #5
 80018d6:	2208      	movs	r2, #8
 80018d8:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80018dc:	f01a 0f10 	tst.w	sl, #16
 80018e0:	d004      	beq.n	80018ec <HAL_PCD_IRQHandler+0x2ac>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80018e2:	eb07 1349 	add.w	r3, r7, r9, lsl #5
 80018e6:	2210      	movs	r2, #16
 80018e8:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80018ec:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80018f0:	d004      	beq.n	80018fc <HAL_PCD_IRQHandler+0x2bc>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80018f2:	eb07 1349 	add.w	r3, r7, r9, lsl #5
 80018f6:	2240      	movs	r2, #64	; 0x40
 80018f8:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80018fc:	f01a 0f02 	tst.w	sl, #2
 8001900:	d004      	beq.n	800190c <HAL_PCD_IRQHandler+0x2cc>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001902:	eb07 1349 	add.w	r3, r7, r9, lsl #5
 8001906:	2202      	movs	r2, #2
 8001908:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800190c:	f01a 0f80 	tst.w	sl, #128	; 0x80
 8001910:	d13f      	bne.n	8001992 <HAL_PCD_IRQHandler+0x352>
        epnum++;
 8001912:	f109 0901 	add.w	r9, r9, #1
        ep_intr >>= 1U;
 8001916:	ea4f 0858 	mov.w	r8, r8, lsr #1
      while (ep_intr != 0U)
 800191a:	f1b8 0f00 	cmp.w	r8, #0
 800191e:	f43f aed7 	beq.w	80016d0 <HAL_PCD_IRQHandler+0x90>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001922:	f018 0f01 	tst.w	r8, #1
 8001926:	d0f4      	beq.n	8001912 <HAL_PCD_IRQHandler+0x2d2>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001928:	fa5f fb89 	uxtb.w	fp, r9
 800192c:	4659      	mov	r1, fp
 800192e:	6820      	ldr	r0, [r4, #0]
 8001930:	f004 f981 	bl	8005c36 <USB_ReadDevInEPInterrupt>
 8001934:	4682      	mov	sl, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001936:	f010 0f01 	tst.w	r0, #1
 800193a:	d0c7      	beq.n	80018cc <HAL_PCD_IRQHandler+0x28c>
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800193c:	f009 030f 	and.w	r3, r9, #15
 8001940:	2101      	movs	r1, #1
 8001942:	fa01 f203 	lsl.w	r2, r1, r3
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001946:	f8d7 3834 	ldr.w	r3, [r7, #2100]	; 0x834
 800194a:	ea23 0302 	bic.w	r3, r3, r2
 800194e:	f8c7 3834 	str.w	r3, [r7, #2100]	; 0x834
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001952:	eb07 1349 	add.w	r3, r7, r9, lsl #5
 8001956:	f8c3 1908 	str.w	r1, [r3, #2312]	; 0x908
            if (hpcd->Init.dma_enable == 1U)
 800195a:	6923      	ldr	r3, [r4, #16]
 800195c:	428b      	cmp	r3, r1
 800195e:	d1b1      	bne.n	80018c4 <HAL_PCD_IRQHandler+0x284>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8001960:	ebc9 03c9 	rsb	r3, r9, r9, lsl #3
 8001964:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001968:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800196a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800196c:	440a      	add	r2, r1
 800196e:	649a      	str	r2, [r3, #72]	; 0x48
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8001970:	f1b9 0f00 	cmp.w	r9, #0
 8001974:	d1a6      	bne.n	80018c4 <HAL_PCD_IRQHandler+0x284>
 8001976:	ebc9 03c9 	rsb	r3, r9, r9, lsl #3
 800197a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800197e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001980:	2b00      	cmp	r3, #0
 8001982:	d19f      	bne.n	80018c4 <HAL_PCD_IRQHandler+0x284>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001984:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8001988:	2101      	movs	r1, #1
 800198a:	6820      	ldr	r0, [r4, #0]
 800198c:	f004 f97c 	bl	8005c88 <USB_EP0_OutStart>
 8001990:	e798      	b.n	80018c4 <HAL_PCD_IRQHandler+0x284>
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001992:	4649      	mov	r1, r9
 8001994:	4620      	mov	r0, r4
 8001996:	f7ff fc8b 	bl	80012b0 <PCD_WriteEmptyTxFifo>
 800199a:	e7ba      	b.n	8001912 <HAL_PCD_IRQHandler+0x2d2>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800199c:	f8d5 3804 	ldr.w	r3, [r5, #2052]	; 0x804
 80019a0:	f023 0301 	bic.w	r3, r3, #1
 80019a4:	f8c5 3804 	str.w	r3, [r5, #2052]	; 0x804
      if (hpcd->LPM_State == LPM_L1)
 80019a8:	f894 33f4 	ldrb.w	r3, [r4, #1012]	; 0x3f4
 80019ac:	2b01      	cmp	r3, #1
 80019ae:	d008      	beq.n	80019c2 <HAL_PCD_IRQHandler+0x382>
        HAL_PCD_ResumeCallback(hpcd);
 80019b0:	4620      	mov	r0, r4
 80019b2:	f006 fbc7 	bl	8008144 <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80019b6:	6822      	ldr	r2, [r4, #0]
 80019b8:	6953      	ldr	r3, [r2, #20]
 80019ba:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80019be:	6153      	str	r3, [r2, #20]
 80019c0:	e68c      	b.n	80016dc <HAL_PCD_IRQHandler+0x9c>
        hpcd->LPM_State = LPM_L0;
 80019c2:	2100      	movs	r1, #0
 80019c4:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80019c8:	4620      	mov	r0, r4
 80019ca:	f000 fa5f 	bl	8001e8c <HAL_PCDEx_LPM_Callback>
 80019ce:	e7f2      	b.n	80019b6 <HAL_PCD_IRQHandler+0x376>
        HAL_PCD_SuspendCallback(hpcd);
 80019d0:	4620      	mov	r0, r4
 80019d2:	f006 fb9f 	bl	8008114 <HAL_PCD_SuspendCallback>
 80019d6:	e68d      	b.n	80016f4 <HAL_PCD_IRQHandler+0xb4>
        HAL_PCD_SuspendCallback(hpcd);
 80019d8:	4620      	mov	r0, r4
 80019da:	f006 fb9b 	bl	8008114 <HAL_PCD_SuspendCallback>
 80019de:	e6aa      	b.n	8001736 <HAL_PCD_IRQHandler+0xf6>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80019e0:	f505 6800 	add.w	r8, r5, #2048	; 0x800
 80019e4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80019e8:	f023 0301 	bic.w	r3, r3, #1
 80019ec:	f8c8 3004 	str.w	r3, [r8, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80019f0:	2110      	movs	r1, #16
 80019f2:	6820      	ldr	r0, [r4, #0]
 80019f4:	f003 fd08 	bl	8005408 <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80019f8:	e020      	b.n	8001a3c <HAL_PCD_IRQHandler+0x3fc>
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80019fa:	eb07 1346 	add.w	r3, r7, r6, lsl #5
 80019fe:	f64f 317f 	movw	r1, #64383	; 0xfb7f
 8001a02:	f8c3 1908 	str.w	r1, [r3, #2312]	; 0x908
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8001a06:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 8001a0a:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8001a0e:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8001a12:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 8001a16:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8001a1a:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001a1e:	f8c3 1b08 	str.w	r1, [r3, #2824]	; 0xb08
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8001a22:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 8001a26:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8001a2a:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8001a2e:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 8001a32:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8001a36:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a3a:	3601      	adds	r6, #1
 8001a3c:	6863      	ldr	r3, [r4, #4]
 8001a3e:	42b3      	cmp	r3, r6
 8001a40:	d8db      	bhi.n	80019fa <HAL_PCD_IRQHandler+0x3ba>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001a42:	f8d8 301c 	ldr.w	r3, [r8, #28]
 8001a46:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8001a4a:	f8c8 301c 	str.w	r3, [r8, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8001a4e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001a50:	b1eb      	cbz	r3, 8001a8e <HAL_PCD_IRQHandler+0x44e>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8001a52:	f8d8 3084 	ldr.w	r3, [r8, #132]	; 0x84
 8001a56:	f043 030b 	orr.w	r3, r3, #11
 8001a5a:	f8c8 3084 	str.w	r3, [r8, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8001a5e:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 8001a62:	f043 030b 	orr.w	r3, r3, #11
 8001a66:	f8c8 3044 	str.w	r3, [r8, #68]	; 0x44
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8001a6a:	f8d5 3800 	ldr.w	r3, [r5, #2048]	; 0x800
 8001a6e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8001a72:	f8c5 3800 	str.w	r3, [r5, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001a76:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8001a7a:	7c21      	ldrb	r1, [r4, #16]
 8001a7c:	6820      	ldr	r0, [r4, #0]
 8001a7e:	f004 f903 	bl	8005c88 <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8001a82:	6822      	ldr	r2, [r4, #0]
 8001a84:	6953      	ldr	r3, [r2, #20]
 8001a86:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a8a:	6153      	str	r3, [r2, #20]
 8001a8c:	e65a      	b.n	8001744 <HAL_PCD_IRQHandler+0x104>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8001a8e:	f8d8 2014 	ldr.w	r2, [r8, #20]
 8001a92:	f242 032b 	movw	r3, #8235	; 0x202b
 8001a96:	4313      	orrs	r3, r2
 8001a98:	f8c8 3014 	str.w	r3, [r8, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8001a9c:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8001aa0:	f043 030b 	orr.w	r3, r3, #11
 8001aa4:	f8c8 3010 	str.w	r3, [r8, #16]
 8001aa8:	e7df      	b.n	8001a6a <HAL_PCD_IRQHandler+0x42a>
      (void)USB_ActivateSetup(hpcd->Instance);
 8001aaa:	6820      	ldr	r0, [r4, #0]
 8001aac:	f004 f8dc 	bl	8005c68 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8001ab0:	6820      	ldr	r0, [r4, #0]
 8001ab2:	f003 fd9f 	bl	80055f4 <USB_GetDevSpeed>
 8001ab6:	60e0      	str	r0, [r4, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001ab8:	6825      	ldr	r5, [r4, #0]
 8001aba:	f000 ff85 	bl	80029c8 <HAL_RCC_GetHCLKFreq>
 8001abe:	4601      	mov	r1, r0
 8001ac0:	7b22      	ldrb	r2, [r4, #12]
 8001ac2:	4628      	mov	r0, r5
 8001ac4:	f003 fc0a 	bl	80052dc <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 8001ac8:	4620      	mov	r0, r4
 8001aca:	f006 fb0c 	bl	80080e6 <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8001ace:	6822      	ldr	r2, [r4, #0]
 8001ad0:	6953      	ldr	r3, [r2, #20]
 8001ad2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001ad6:	6153      	str	r3, [r2, #20]
 8001ad8:	e63b      	b.n	8001752 <HAL_PCD_IRQHandler+0x112>
      HAL_PCD_SOFCallback(hpcd);
 8001ada:	4620      	mov	r0, r4
 8001adc:	f006 fafd 	bl	80080da <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8001ae0:	6822      	ldr	r2, [r4, #0]
 8001ae2:	6953      	ldr	r3, [r2, #20]
 8001ae4:	f003 0308 	and.w	r3, r3, #8
 8001ae8:	6153      	str	r3, [r2, #20]
 8001aea:	e639      	b.n	8001760 <HAL_PCD_IRQHandler+0x120>
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001aec:	2100      	movs	r1, #0
 8001aee:	4620      	mov	r0, r4
 8001af0:	f006 fb34 	bl	800815c <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8001af4:	6822      	ldr	r2, [r4, #0]
 8001af6:	6953      	ldr	r3, [r2, #20]
 8001af8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001afc:	6153      	str	r3, [r2, #20]
 8001afe:	e636      	b.n	800176e <HAL_PCD_IRQHandler+0x12e>
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001b00:	2100      	movs	r1, #0
 8001b02:	4620      	mov	r0, r4
 8001b04:	f006 fb24 	bl	8008150 <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001b08:	6822      	ldr	r2, [r4, #0]
 8001b0a:	6953      	ldr	r3, [r2, #20]
 8001b0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b10:	6153      	str	r3, [r2, #20]
 8001b12:	e633      	b.n	800177c <HAL_PCD_IRQHandler+0x13c>
      HAL_PCD_ConnectCallback(hpcd);
 8001b14:	4620      	mov	r0, r4
 8001b16:	f006 fb27 	bl	8008168 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8001b1a:	6822      	ldr	r2, [r4, #0]
 8001b1c:	6953      	ldr	r3, [r2, #20]
 8001b1e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001b22:	6153      	str	r3, [r2, #20]
 8001b24:	e631      	b.n	800178a <HAL_PCD_IRQHandler+0x14a>
        HAL_PCD_DisconnectCallback(hpcd);
 8001b26:	4620      	mov	r0, r4
 8001b28:	f006 fb24 	bl	8008174 <HAL_PCD_DisconnectCallback>
 8001b2c:	e63a      	b.n	80017a4 <HAL_PCD_IRQHandler+0x164>

08001b2e <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 8001b2e:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 8001b32:	2b01      	cmp	r3, #1
 8001b34:	d00d      	beq.n	8001b52 <HAL_PCD_SetAddress+0x24>
{
 8001b36:	b510      	push	{r4, lr}
 8001b38:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	f880 33bc 	strb.w	r3, [r0, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8001b40:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001b44:	6800      	ldr	r0, [r0, #0]
 8001b46:	f004 f831 	bl	8005bac <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001b4a:	2000      	movs	r0, #0
 8001b4c:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8001b50:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8001b52:	2002      	movs	r0, #2
}
 8001b54:	4770      	bx	lr

08001b56 <HAL_PCD_EP_Open>:
{
 8001b56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b58:	4607      	mov	r7, r0
 8001b5a:	460c      	mov	r4, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8001b5c:	f011 0f80 	tst.w	r1, #128	; 0x80
 8001b60:	d127      	bne.n	8001bb2 <HAL_PCD_EP_Open+0x5c>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001b62:	f001 050f 	and.w	r5, r1, #15
 8001b66:	ebc5 06c5 	rsb	r6, r5, r5, lsl #3
 8001b6a:	00b6      	lsls	r6, r6, #2
 8001b6c:	f506 76fc 	add.w	r6, r6, #504	; 0x1f8
 8001b70:	4406      	add	r6, r0
 8001b72:	1d31      	adds	r1, r6, #4
    ep->is_in = 0U;
 8001b74:	ebc5 05c5 	rsb	r5, r5, r5, lsl #3
 8001b78:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 8001b7c:	2000      	movs	r0, #0
 8001b7e:	f885 01fd 	strb.w	r0, [r5, #509]	; 0x1fd
  ep->num = ep_addr & EP_ADDR_MSK;
 8001b82:	f004 040f 	and.w	r4, r4, #15
 8001b86:	700c      	strb	r4, [r1, #0]
  ep->maxpacket = ep_mps;
 8001b88:	608a      	str	r2, [r1, #8]
  ep->type = ep_type;
 8001b8a:	70cb      	strb	r3, [r1, #3]
  if (ep->is_in != 0U)
 8001b8c:	784a      	ldrb	r2, [r1, #1]
 8001b8e:	b102      	cbz	r2, 8001b92 <HAL_PCD_EP_Open+0x3c>
    ep->tx_fifo_num = ep->num;
 8001b90:	80cc      	strh	r4, [r1, #6]
  if (ep_type == EP_TYPE_BULK)
 8001b92:	2b02      	cmp	r3, #2
 8001b94:	d01d      	beq.n	8001bd2 <HAL_PCD_EP_Open+0x7c>
  __HAL_LOCK(hpcd);
 8001b96:	f897 33bc 	ldrb.w	r3, [r7, #956]	; 0x3bc
 8001b9a:	2b01      	cmp	r3, #1
 8001b9c:	d01c      	beq.n	8001bd8 <HAL_PCD_EP_Open+0x82>
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	f887 33bc 	strb.w	r3, [r7, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001ba4:	6838      	ldr	r0, [r7, #0]
 8001ba6:	f003 fd35 	bl	8005614 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001baa:	2000      	movs	r0, #0
 8001bac:	f887 03bc 	strb.w	r0, [r7, #956]	; 0x3bc
}
 8001bb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001bb2:	f001 000f 	and.w	r0, r1, #15
 8001bb6:	ebc0 01c0 	rsb	r1, r0, r0, lsl #3
 8001bba:	0089      	lsls	r1, r1, #2
 8001bbc:	3138      	adds	r1, #56	; 0x38
 8001bbe:	4439      	add	r1, r7
 8001bc0:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8001bc2:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
 8001bc6:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 8001bca:	2501      	movs	r5, #1
 8001bcc:	f880 503d 	strb.w	r5, [r0, #61]	; 0x3d
 8001bd0:	e7d7      	b.n	8001b82 <HAL_PCD_EP_Open+0x2c>
    ep->data_pid_start = 0U;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	710b      	strb	r3, [r1, #4]
 8001bd6:	e7de      	b.n	8001b96 <HAL_PCD_EP_Open+0x40>
  __HAL_LOCK(hpcd);
 8001bd8:	2002      	movs	r0, #2
 8001bda:	e7e9      	b.n	8001bb0 <HAL_PCD_EP_Open+0x5a>

08001bdc <HAL_PCD_EP_Close>:
{
 8001bdc:	b510      	push	{r4, lr}
 8001bde:	4604      	mov	r4, r0
 8001be0:	460a      	mov	r2, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8001be2:	f011 0f80 	tst.w	r1, #128	; 0x80
 8001be6:	d120      	bne.n	8001c2a <HAL_PCD_EP_Close+0x4e>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001be8:	f001 000f 	and.w	r0, r1, #15
 8001bec:	ebc0 03c0 	rsb	r3, r0, r0, lsl #3
 8001bf0:	009b      	lsls	r3, r3, #2
 8001bf2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001bf6:	4423      	add	r3, r4
 8001bf8:	1d19      	adds	r1, r3, #4
    ep->is_in = 0U;
 8001bfa:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
 8001bfe:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8001c02:	2300      	movs	r3, #0
 8001c04:	f880 31fd 	strb.w	r3, [r0, #509]	; 0x1fd
  ep->num   = ep_addr & EP_ADDR_MSK;
 8001c08:	f002 020f 	and.w	r2, r2, #15
 8001c0c:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8001c0e:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 8001c12:	2b01      	cmp	r3, #1
 8001c14:	d019      	beq.n	8001c4a <HAL_PCD_EP_Close+0x6e>
 8001c16:	2301      	movs	r3, #1
 8001c18:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001c1c:	6820      	ldr	r0, [r4, #0]
 8001c1e:	f003 fd41 	bl	80056a4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001c22:	2000      	movs	r0, #0
 8001c24:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8001c28:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001c2a:	f001 000f 	and.w	r0, r1, #15
 8001c2e:	ebc0 03c0 	rsb	r3, r0, r0, lsl #3
 8001c32:	009b      	lsls	r3, r3, #2
 8001c34:	3338      	adds	r3, #56	; 0x38
 8001c36:	4423      	add	r3, r4
 8001c38:	1d19      	adds	r1, r3, #4
    ep->is_in = 1U;
 8001c3a:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
 8001c3e:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8001c42:	2301      	movs	r3, #1
 8001c44:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
 8001c48:	e7de      	b.n	8001c08 <HAL_PCD_EP_Close+0x2c>
  __HAL_LOCK(hpcd);
 8001c4a:	2002      	movs	r0, #2
 8001c4c:	e7ec      	b.n	8001c28 <HAL_PCD_EP_Close+0x4c>

08001c4e <HAL_PCD_EP_Receive>:
{
 8001c4e:	b538      	push	{r3, r4, r5, lr}
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001c50:	f001 040f 	and.w	r4, r1, #15
 8001c54:	ebc4 01c4 	rsb	r1, r4, r4, lsl #3
 8001c58:	0089      	lsls	r1, r1, #2
 8001c5a:	f501 71fc 	add.w	r1, r1, #504	; 0x1f8
 8001c5e:	4401      	add	r1, r0
 8001c60:	3104      	adds	r1, #4
  ep->xfer_buff = pBuf;
 8001c62:	ebc4 05c4 	rsb	r5, r4, r4, lsl #3
 8001c66:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 8001c6a:	f8c5 2208 	str.w	r2, [r5, #520]	; 0x208
  ep->xfer_len = len;
 8001c6e:	f8c5 3210 	str.w	r3, [r5, #528]	; 0x210
  ep->xfer_count = 0U;
 8001c72:	2300      	movs	r3, #0
 8001c74:	f8c5 3214 	str.w	r3, [r5, #532]	; 0x214
  ep->is_in = 0U;
 8001c78:	f885 31fd 	strb.w	r3, [r5, #509]	; 0x1fd
  ep->num = ep_addr & EP_ADDR_MSK;
 8001c7c:	f885 41fc 	strb.w	r4, [r5, #508]	; 0x1fc
  if (hpcd->Init.dma_enable == 1U)
 8001c80:	6903      	ldr	r3, [r0, #16]
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	d006      	beq.n	8001c94 <HAL_PCD_EP_Receive+0x46>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001c86:	b964      	cbnz	r4, 8001ca2 <HAL_PCD_EP_Receive+0x54>
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001c88:	b2da      	uxtb	r2, r3
 8001c8a:	6800      	ldr	r0, [r0, #0]
 8001c8c:	f003 fd78 	bl	8005780 <USB_EP0StartXfer>
}
 8001c90:	2000      	movs	r0, #0
 8001c92:	bd38      	pop	{r3, r4, r5, pc}
    ep->dma_addr = (uint32_t)pBuf;
 8001c94:	ebc4 05c4 	rsb	r5, r4, r4, lsl #3
 8001c98:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 8001c9c:	f8c5 220c 	str.w	r2, [r5, #524]	; 0x20c
 8001ca0:	e7f1      	b.n	8001c86 <HAL_PCD_EP_Receive+0x38>
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001ca2:	b2da      	uxtb	r2, r3
 8001ca4:	6800      	ldr	r0, [r0, #0]
 8001ca6:	f003 fe0b 	bl	80058c0 <USB_EPStartXfer>
 8001caa:	e7f1      	b.n	8001c90 <HAL_PCD_EP_Receive+0x42>

08001cac <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001cac:	f001 010f 	and.w	r1, r1, #15
 8001cb0:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8001cb4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
}
 8001cb8:	f8d1 0214 	ldr.w	r0, [r1, #532]	; 0x214
 8001cbc:	4770      	bx	lr

08001cbe <HAL_PCD_EP_Transmit>:
{
 8001cbe:	b538      	push	{r3, r4, r5, lr}
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001cc0:	f001 040f 	and.w	r4, r1, #15
 8001cc4:	ebc4 01c4 	rsb	r1, r4, r4, lsl #3
 8001cc8:	0089      	lsls	r1, r1, #2
 8001cca:	3138      	adds	r1, #56	; 0x38
 8001ccc:	4401      	add	r1, r0
 8001cce:	3104      	adds	r1, #4
  ep->xfer_buff = pBuf;
 8001cd0:	ebc4 05c4 	rsb	r5, r4, r4, lsl #3
 8001cd4:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 8001cd8:	64aa      	str	r2, [r5, #72]	; 0x48
  ep->xfer_len = len;
 8001cda:	652b      	str	r3, [r5, #80]	; 0x50
  ep->xfer_count = 0U;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	656b      	str	r3, [r5, #84]	; 0x54
  ep->is_in = 1U;
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  ep->num = ep_addr & EP_ADDR_MSK;
 8001ce6:	f885 403c 	strb.w	r4, [r5, #60]	; 0x3c
  if (hpcd->Init.dma_enable == 1U)
 8001cea:	6903      	ldr	r3, [r0, #16]
 8001cec:	2b01      	cmp	r3, #1
 8001cee:	d006      	beq.n	8001cfe <HAL_PCD_EP_Transmit+0x40>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001cf0:	b95c      	cbnz	r4, 8001d0a <HAL_PCD_EP_Transmit+0x4c>
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001cf2:	b2da      	uxtb	r2, r3
 8001cf4:	6800      	ldr	r0, [r0, #0]
 8001cf6:	f003 fd43 	bl	8005780 <USB_EP0StartXfer>
}
 8001cfa:	2000      	movs	r0, #0
 8001cfc:	bd38      	pop	{r3, r4, r5, pc}
    ep->dma_addr = (uint32_t)pBuf;
 8001cfe:	ebc4 05c4 	rsb	r5, r4, r4, lsl #3
 8001d02:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 8001d06:	64ea      	str	r2, [r5, #76]	; 0x4c
 8001d08:	e7f2      	b.n	8001cf0 <HAL_PCD_EP_Transmit+0x32>
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001d0a:	b2da      	uxtb	r2, r3
 8001d0c:	6800      	ldr	r0, [r0, #0]
 8001d0e:	f003 fdd7 	bl	80058c0 <USB_EPStartXfer>
 8001d12:	e7f2      	b.n	8001cfa <HAL_PCD_EP_Transmit+0x3c>

08001d14 <HAL_PCD_EP_SetStall>:
{
 8001d14:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001d16:	f001 050f 	and.w	r5, r1, #15
 8001d1a:	6842      	ldr	r2, [r0, #4]
 8001d1c:	4295      	cmp	r5, r2
 8001d1e:	d839      	bhi.n	8001d94 <HAL_PCD_EP_SetStall+0x80>
 8001d20:	4604      	mov	r4, r0
 8001d22:	460b      	mov	r3, r1
  if ((0x80U & ep_addr) == 0x80U)
 8001d24:	f011 0f80 	tst.w	r1, #128	; 0x80
 8001d28:	d11f      	bne.n	8001d6a <HAL_PCD_EP_SetStall+0x56>
    ep = &hpcd->OUT_ep[ep_addr];
 8001d2a:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8001d2e:	0089      	lsls	r1, r1, #2
 8001d30:	f501 71fc 	add.w	r1, r1, #504	; 0x1f8
 8001d34:	4401      	add	r1, r0
 8001d36:	3104      	adds	r1, #4
    ep->is_in = 0U;
 8001d38:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8001d3c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8001d40:	2200      	movs	r2, #0
 8001d42:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  ep->is_stall = 1U;
 8001d46:	2301      	movs	r3, #1
 8001d48:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001d4a:	700d      	strb	r5, [r1, #0]
  __HAL_LOCK(hpcd);
 8001d4c:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 8001d50:	2b01      	cmp	r3, #1
 8001d52:	d021      	beq.n	8001d98 <HAL_PCD_EP_SetStall+0x84>
 8001d54:	2301      	movs	r3, #1
 8001d56:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001d5a:	6820      	ldr	r0, [r4, #0]
 8001d5c:	f003 fecb 	bl	8005af6 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001d60:	b18d      	cbz	r5, 8001d86 <HAL_PCD_EP_SetStall+0x72>
  __HAL_UNLOCK(hpcd);
 8001d62:	2000      	movs	r0, #0
 8001d64:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8001d68:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001d6a:	ebc5 01c5 	rsb	r1, r5, r5, lsl #3
 8001d6e:	0089      	lsls	r1, r1, #2
 8001d70:	3138      	adds	r1, #56	; 0x38
 8001d72:	4401      	add	r1, r0
 8001d74:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8001d76:	ebc5 03c5 	rsb	r3, r5, r5, lsl #3
 8001d7a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8001d7e:	2201      	movs	r2, #1
 8001d80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8001d84:	e7df      	b.n	8001d46 <HAL_PCD_EP_SetStall+0x32>
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8001d86:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8001d8a:	7c21      	ldrb	r1, [r4, #16]
 8001d8c:	6820      	ldr	r0, [r4, #0]
 8001d8e:	f003 ff7b 	bl	8005c88 <USB_EP0_OutStart>
 8001d92:	e7e6      	b.n	8001d62 <HAL_PCD_EP_SetStall+0x4e>
    return HAL_ERROR;
 8001d94:	2001      	movs	r0, #1
 8001d96:	e7e7      	b.n	8001d68 <HAL_PCD_EP_SetStall+0x54>
  __HAL_LOCK(hpcd);
 8001d98:	2002      	movs	r0, #2
 8001d9a:	e7e5      	b.n	8001d68 <HAL_PCD_EP_SetStall+0x54>

08001d9c <HAL_PCD_EP_ClrStall>:
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001d9c:	f001 030f 	and.w	r3, r1, #15
 8001da0:	6842      	ldr	r2, [r0, #4]
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d831      	bhi.n	8001e0a <HAL_PCD_EP_ClrStall+0x6e>
{
 8001da6:	b510      	push	{r4, lr}
 8001da8:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 8001daa:	f011 0f80 	tst.w	r1, #128	; 0x80
 8001dae:	d11e      	bne.n	8001dee <HAL_PCD_EP_ClrStall+0x52>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001db0:	ebc3 01c3 	rsb	r1, r3, r3, lsl #3
 8001db4:	0089      	lsls	r1, r1, #2
 8001db6:	f501 71fc 	add.w	r1, r1, #504	; 0x1f8
 8001dba:	4401      	add	r1, r0
 8001dbc:	3104      	adds	r1, #4
    ep->is_in = 0U;
 8001dbe:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 8001dc2:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8001dc6:	2000      	movs	r0, #0
 8001dc8:	f882 01fd 	strb.w	r0, [r2, #509]	; 0x1fd
  ep->is_stall = 0U;
 8001dcc:	2200      	movs	r2, #0
 8001dce:	708a      	strb	r2, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001dd0:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 8001dd2:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 8001dd6:	2b01      	cmp	r3, #1
 8001dd8:	d019      	beq.n	8001e0e <HAL_PCD_EP_ClrStall+0x72>
 8001dda:	2301      	movs	r3, #1
 8001ddc:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001de0:	6820      	ldr	r0, [r4, #0]
 8001de2:	f003 feb5 	bl	8005b50 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001de6:	2000      	movs	r0, #0
 8001de8:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8001dec:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001dee:	ebc3 01c3 	rsb	r1, r3, r3, lsl #3
 8001df2:	0089      	lsls	r1, r1, #2
 8001df4:	3138      	adds	r1, #56	; 0x38
 8001df6:	4401      	add	r1, r0
 8001df8:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8001dfa:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 8001dfe:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8001e02:	2001      	movs	r0, #1
 8001e04:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
 8001e08:	e7e0      	b.n	8001dcc <HAL_PCD_EP_ClrStall+0x30>
    return HAL_ERROR;
 8001e0a:	2001      	movs	r0, #1
}
 8001e0c:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 8001e0e:	2002      	movs	r0, #2
 8001e10:	e7ec      	b.n	8001dec <HAL_PCD_EP_ClrStall+0x50>

08001e12 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8001e12:	b430      	push	{r4, r5}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8001e14:	6804      	ldr	r4, [r0, #0]
 8001e16:	6a60      	ldr	r0, [r4, #36]	; 0x24

  if (fifo == 0U)
 8001e18:	b919      	cbnz	r1, 8001e22 <HAL_PCDEx_SetTxFiFo+0x10>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8001e1a:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8001e1e:	62a0      	str	r0, [r4, #40]	; 0x28
 8001e20:	e018      	b.n	8001e54 <HAL_PCDEx_SetTxFiFo+0x42>
 8001e22:	460d      	mov	r5, r1
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8001e24:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001e26:	eb00 4013 	add.w	r0, r0, r3, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	1e69      	subs	r1, r5, #1
 8001e2e:	428b      	cmp	r3, r1
 8001e30:	d209      	bcs.n	8001e46 <HAL_PCDEx_SetTxFiFo+0x34>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8001e32:	f103 0140 	add.w	r1, r3, #64	; 0x40
 8001e36:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8001e3a:	6849      	ldr	r1, [r1, #4]
 8001e3c:	eb00 4011 	add.w	r0, r0, r1, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8001e40:	3301      	adds	r3, #1
 8001e42:	b2db      	uxtb	r3, r3
 8001e44:	e7f2      	b.n	8001e2c <HAL_PCDEx_SetTxFiFo+0x1a>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8001e46:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8001e4a:	f105 013f 	add.w	r1, r5, #63	; 0x3f
 8001e4e:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8001e52:	6048      	str	r0, [r1, #4]
  }

  return HAL_OK;
}
 8001e54:	2000      	movs	r0, #0
 8001e56:	bc30      	pop	{r4, r5}
 8001e58:	4770      	bx	lr

08001e5a <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 8001e5a:	6803      	ldr	r3, [r0, #0]
 8001e5c:	6259      	str	r1, [r3, #36]	; 0x24

  return HAL_OK;
}
 8001e5e:	2000      	movs	r0, #0
 8001e60:	4770      	bx	lr
	...

08001e64 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8001e64:	4603      	mov	r3, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001e66:	6802      	ldr	r2, [r0, #0]

  hpcd->lpm_active = 1U;
 8001e68:	2101      	movs	r1, #1
 8001e6a:	f8c0 13fc 	str.w	r1, [r0, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8001e6e:	2000      	movs	r0, #0
 8001e70:	f883 03f4 	strb.w	r0, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8001e74:	6993      	ldr	r3, [r2, #24]
 8001e76:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001e7a:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8001e7c:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8001e7e:	4b02      	ldr	r3, [pc, #8]	; (8001e88 <HAL_PCDEx_ActivateLPM+0x24>)
 8001e80:	430b      	orrs	r3, r1
 8001e82:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
}
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	10000003 	.word	0x10000003

08001e8c <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8001e8c:	4770      	bx	lr
	...

08001e90 <HAL_PWREx_ConfigSupply>:
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8001e90:	4b13      	ldr	r3, [pc, #76]	; (8001ee0 <HAL_PWREx_ConfigSupply+0x50>)
 8001e92:	68db      	ldr	r3, [r3, #12]
 8001e94:	f013 0f04 	tst.w	r3, #4
 8001e98:	d107      	bne.n	8001eaa <HAL_PWREx_ConfigSupply+0x1a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001e9a:	4b11      	ldr	r3, [pc, #68]	; (8001ee0 <HAL_PWREx_ConfigSupply+0x50>)
 8001e9c:	68db      	ldr	r3, [r3, #12]
 8001e9e:	f003 0307 	and.w	r3, r3, #7
 8001ea2:	4283      	cmp	r3, r0
 8001ea4:	d01a      	beq.n	8001edc <HAL_PWREx_ConfigSupply+0x4c>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001ea6:	2001      	movs	r0, #1
 8001ea8:	4770      	bx	lr
{
 8001eaa:	b510      	push	{r4, lr}
      return HAL_OK;
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001eac:	4a0c      	ldr	r2, [pc, #48]	; (8001ee0 <HAL_PWREx_ConfigSupply+0x50>)
 8001eae:	68d3      	ldr	r3, [r2, #12]
 8001eb0:	f023 0307 	bic.w	r3, r3, #7
 8001eb4:	4318      	orrs	r0, r3
 8001eb6:	60d0      	str	r0, [r2, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001eb8:	f7fe fc18 	bl	80006ec <HAL_GetTick>
 8001ebc:	4604      	mov	r4, r0

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001ebe:	4b08      	ldr	r3, [pc, #32]	; (8001ee0 <HAL_PWREx_ConfigSupply+0x50>)
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8001ec6:	d107      	bne.n	8001ed8 <HAL_PWREx_ConfigSupply+0x48>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001ec8:	f7fe fc10 	bl	80006ec <HAL_GetTick>
 8001ecc:	1b00      	subs	r0, r0, r4
 8001ece:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001ed2:	d9f4      	bls.n	8001ebe <HAL_PWREx_ConfigSupply+0x2e>
    {
      return HAL_ERROR;
 8001ed4:	2001      	movs	r0, #1
 8001ed6:	e000      	b.n	8001eda <HAL_PWREx_ConfigSupply+0x4a>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001ed8:	2000      	movs	r0, #0
}
 8001eda:	bd10      	pop	{r4, pc}
      return HAL_OK;
 8001edc:	2000      	movs	r0, #0
}
 8001ede:	4770      	bx	lr
 8001ee0:	58024800 	.word	0x58024800

08001ee4 <HAL_PWREx_EnableUSBVoltageDetector>:
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8001ee4:	4a02      	ldr	r2, [pc, #8]	; (8001ef0 <HAL_PWREx_EnableUSBVoltageDetector+0xc>)
 8001ee6:	68d3      	ldr	r3, [r2, #12]
 8001ee8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001eec:	60d3      	str	r3, [r2, #12]
}
 8001eee:	4770      	bx	lr
 8001ef0:	58024800 	.word	0x58024800

08001ef4 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ef4:	2800      	cmp	r0, #0
 8001ef6:	f000 8304 	beq.w	8002502 <HAL_RCC_OscConfig+0x60e>
{
 8001efa:	b538      	push	{r3, r4, r5, lr}
 8001efc:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001efe:	6803      	ldr	r3, [r0, #0]
 8001f00:	f013 0f01 	tst.w	r3, #1
 8001f04:	d025      	beq.n	8001f52 <HAL_RCC_OscConfig+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f06:	4aae      	ldr	r2, [pc, #696]	; (80021c0 <HAL_RCC_OscConfig+0x2cc>)
 8001f08:	6913      	ldr	r3, [r2, #16]
 8001f0a:	f003 0338 	and.w	r3, r3, #56	; 0x38
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001f0e:	6a92      	ldr	r2, [r2, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001f10:	2b10      	cmp	r3, #16
 8001f12:	d015      	beq.n	8001f40 <HAL_RCC_OscConfig+0x4c>
 8001f14:	2b18      	cmp	r3, #24
 8001f16:	d00f      	beq.n	8001f38 <HAL_RCC_OscConfig+0x44>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f18:	6863      	ldr	r3, [r4, #4]
 8001f1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f1e:	d03f      	beq.n	8001fa0 <HAL_RCC_OscConfig+0xac>
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d153      	bne.n	8001fcc <HAL_RCC_OscConfig+0xd8>
 8001f24:	4ba6      	ldr	r3, [pc, #664]	; (80021c0 <HAL_RCC_OscConfig+0x2cc>)
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001f2c:	601a      	str	r2, [r3, #0]
 8001f2e:	681a      	ldr	r2, [r3, #0]
 8001f30:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001f34:	601a      	str	r2, [r3, #0]
 8001f36:	e038      	b.n	8001faa <HAL_RCC_OscConfig+0xb6>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001f38:	f002 0203 	and.w	r2, r2, #3
 8001f3c:	2a02      	cmp	r2, #2
 8001f3e:	d1eb      	bne.n	8001f18 <HAL_RCC_OscConfig+0x24>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f40:	4b9f      	ldr	r3, [pc, #636]	; (80021c0 <HAL_RCC_OscConfig+0x2cc>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001f48:	d003      	beq.n	8001f52 <HAL_RCC_OscConfig+0x5e>
 8001f4a:	6863      	ldr	r3, [r4, #4]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	f000 82da 	beq.w	8002506 <HAL_RCC_OscConfig+0x612>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f52:	6823      	ldr	r3, [r4, #0]
 8001f54:	f013 0f02 	tst.w	r3, #2
 8001f58:	f000 808b 	beq.w	8002072 <HAL_RCC_OscConfig+0x17e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f5c:	4a98      	ldr	r2, [pc, #608]	; (80021c0 <HAL_RCC_OscConfig+0x2cc>)
 8001f5e:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001f60:	6a92      	ldr	r2, [r2, #40]	; 0x28
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001f62:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 8001f66:	d05a      	beq.n	800201e <HAL_RCC_OscConfig+0x12a>
 8001f68:	2b18      	cmp	r3, #24
 8001f6a:	d055      	beq.n	8002018 <HAL_RCC_OscConfig+0x124>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001f6c:	68e3      	ldr	r3, [r4, #12]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	f000 80c8 	beq.w	8002104 <HAL_RCC_OscConfig+0x210>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001f74:	4992      	ldr	r1, [pc, #584]	; (80021c0 <HAL_RCC_OscConfig+0x2cc>)
 8001f76:	680a      	ldr	r2, [r1, #0]
 8001f78:	f022 0219 	bic.w	r2, r2, #25
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f80:	f7fe fbb4 	bl	80006ec <HAL_GetTick>
 8001f84:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001f86:	4b8e      	ldr	r3, [pc, #568]	; (80021c0 <HAL_RCC_OscConfig+0x2cc>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f013 0f04 	tst.w	r3, #4
 8001f8e:	f040 8097 	bne.w	80020c0 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f92:	f7fe fbab 	bl	80006ec <HAL_GetTick>
 8001f96:	1b40      	subs	r0, r0, r5
 8001f98:	2802      	cmp	r0, #2
 8001f9a:	d9f4      	bls.n	8001f86 <HAL_RCC_OscConfig+0x92>
          {
            return HAL_TIMEOUT;
 8001f9c:	2003      	movs	r0, #3
 8001f9e:	e2b9      	b.n	8002514 <HAL_RCC_OscConfig+0x620>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fa0:	4a87      	ldr	r2, [pc, #540]	; (80021c0 <HAL_RCC_OscConfig+0x2cc>)
 8001fa2:	6813      	ldr	r3, [r2, #0]
 8001fa4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fa8:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001faa:	6863      	ldr	r3, [r4, #4]
 8001fac:	b32b      	cbz	r3, 8001ffa <HAL_RCC_OscConfig+0x106>
        tickstart = HAL_GetTick();
 8001fae:	f7fe fb9d 	bl	80006ec <HAL_GetTick>
 8001fb2:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001fb4:	4b82      	ldr	r3, [pc, #520]	; (80021c0 <HAL_RCC_OscConfig+0x2cc>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001fbc:	d1c9      	bne.n	8001f52 <HAL_RCC_OscConfig+0x5e>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001fbe:	f7fe fb95 	bl	80006ec <HAL_GetTick>
 8001fc2:	1b40      	subs	r0, r0, r5
 8001fc4:	2864      	cmp	r0, #100	; 0x64
 8001fc6:	d9f5      	bls.n	8001fb4 <HAL_RCC_OscConfig+0xc0>
            return HAL_TIMEOUT;
 8001fc8:	2003      	movs	r0, #3
 8001fca:	e2a3      	b.n	8002514 <HAL_RCC_OscConfig+0x620>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fcc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001fd0:	d009      	beq.n	8001fe6 <HAL_RCC_OscConfig+0xf2>
 8001fd2:	4b7b      	ldr	r3, [pc, #492]	; (80021c0 <HAL_RCC_OscConfig+0x2cc>)
 8001fd4:	681a      	ldr	r2, [r3, #0]
 8001fd6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001fda:	601a      	str	r2, [r3, #0]
 8001fdc:	681a      	ldr	r2, [r3, #0]
 8001fde:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001fe2:	601a      	str	r2, [r3, #0]
 8001fe4:	e7e1      	b.n	8001faa <HAL_RCC_OscConfig+0xb6>
 8001fe6:	4b76      	ldr	r3, [pc, #472]	; (80021c0 <HAL_RCC_OscConfig+0x2cc>)
 8001fe8:	681a      	ldr	r2, [r3, #0]
 8001fea:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001fee:	601a      	str	r2, [r3, #0]
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001ff6:	601a      	str	r2, [r3, #0]
 8001ff8:	e7d7      	b.n	8001faa <HAL_RCC_OscConfig+0xb6>
        tickstart = HAL_GetTick();
 8001ffa:	f7fe fb77 	bl	80006ec <HAL_GetTick>
 8001ffe:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002000:	4b6f      	ldr	r3, [pc, #444]	; (80021c0 <HAL_RCC_OscConfig+0x2cc>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002008:	d0a3      	beq.n	8001f52 <HAL_RCC_OscConfig+0x5e>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800200a:	f7fe fb6f 	bl	80006ec <HAL_GetTick>
 800200e:	1b40      	subs	r0, r0, r5
 8002010:	2864      	cmp	r0, #100	; 0x64
 8002012:	d9f5      	bls.n	8002000 <HAL_RCC_OscConfig+0x10c>
            return HAL_TIMEOUT;
 8002014:	2003      	movs	r0, #3
 8002016:	e27d      	b.n	8002514 <HAL_RCC_OscConfig+0x620>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002018:	f012 0f03 	tst.w	r2, #3
 800201c:	d1a6      	bne.n	8001f6c <HAL_RCC_OscConfig+0x78>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800201e:	4b68      	ldr	r3, [pc, #416]	; (80021c0 <HAL_RCC_OscConfig+0x2cc>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f013 0f04 	tst.w	r3, #4
 8002026:	d003      	beq.n	8002030 <HAL_RCC_OscConfig+0x13c>
 8002028:	68e3      	ldr	r3, [r4, #12]
 800202a:	2b00      	cmp	r3, #0
 800202c:	f000 826d 	beq.w	800250a <HAL_RCC_OscConfig+0x616>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002030:	f7fe fb76 	bl	8000720 <HAL_GetREVID>
 8002034:	f241 0303 	movw	r3, #4099	; 0x1003
 8002038:	4298      	cmp	r0, r3
 800203a:	d812      	bhi.n	8002062 <HAL_RCC_OscConfig+0x16e>
 800203c:	6922      	ldr	r2, [r4, #16]
 800203e:	2a40      	cmp	r2, #64	; 0x40
 8002040:	d007      	beq.n	8002052 <HAL_RCC_OscConfig+0x15e>
 8002042:	495f      	ldr	r1, [pc, #380]	; (80021c0 <HAL_RCC_OscConfig+0x2cc>)
 8002044:	684b      	ldr	r3, [r1, #4]
 8002046:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800204a:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 800204e:	604b      	str	r3, [r1, #4]
 8002050:	e00f      	b.n	8002072 <HAL_RCC_OscConfig+0x17e>
 8002052:	4a5b      	ldr	r2, [pc, #364]	; (80021c0 <HAL_RCC_OscConfig+0x2cc>)
 8002054:	6853      	ldr	r3, [r2, #4]
 8002056:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800205a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800205e:	6053      	str	r3, [r2, #4]
 8002060:	e007      	b.n	8002072 <HAL_RCC_OscConfig+0x17e>
 8002062:	4a57      	ldr	r2, [pc, #348]	; (80021c0 <HAL_RCC_OscConfig+0x2cc>)
 8002064:	6853      	ldr	r3, [r2, #4]
 8002066:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800206a:	6921      	ldr	r1, [r4, #16]
 800206c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002070:	6053      	str	r3, [r2, #4]
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002072:	6823      	ldr	r3, [r4, #0]
 8002074:	f013 0f10 	tst.w	r3, #16
 8002078:	f000 8086 	beq.w	8002188 <HAL_RCC_OscConfig+0x294>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800207c:	4a50      	ldr	r2, [pc, #320]	; (80021c0 <HAL_RCC_OscConfig+0x2cc>)
 800207e:	6913      	ldr	r3, [r2, #16]
 8002080:	f003 0338 	and.w	r3, r3, #56	; 0x38
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002084:	6a92      	ldr	r2, [r2, #40]	; 0x28
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002086:	2b08      	cmp	r3, #8
 8002088:	d054      	beq.n	8002134 <HAL_RCC_OscConfig+0x240>
 800208a:	2b18      	cmp	r3, #24
 800208c:	d04e      	beq.n	800212c <HAL_RCC_OscConfig+0x238>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 800208e:	69e3      	ldr	r3, [r4, #28]
 8002090:	2b00      	cmp	r3, #0
 8002092:	f000 80b9 	beq.w	8002208 <HAL_RCC_OscConfig+0x314>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002096:	4a4a      	ldr	r2, [pc, #296]	; (80021c0 <HAL_RCC_OscConfig+0x2cc>)
 8002098:	6813      	ldr	r3, [r2, #0]
 800209a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800209e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020a0:	f7fe fb24 	bl	80006ec <HAL_GetTick>
 80020a4:	4605      	mov	r5, r0

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80020a6:	4b46      	ldr	r3, [pc, #280]	; (80021c0 <HAL_RCC_OscConfig+0x2cc>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f413 7f80 	tst.w	r3, #256	; 0x100
 80020ae:	f040 8089 	bne.w	80021c4 <HAL_RCC_OscConfig+0x2d0>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80020b2:	f7fe fb1b 	bl	80006ec <HAL_GetTick>
 80020b6:	1b40      	subs	r0, r0, r5
 80020b8:	2802      	cmp	r0, #2
 80020ba:	d9f4      	bls.n	80020a6 <HAL_RCC_OscConfig+0x1b2>
          {
            return HAL_TIMEOUT;
 80020bc:	2003      	movs	r0, #3
 80020be:	e229      	b.n	8002514 <HAL_RCC_OscConfig+0x620>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020c0:	f7fe fb2e 	bl	8000720 <HAL_GetREVID>
 80020c4:	f241 0303 	movw	r3, #4099	; 0x1003
 80020c8:	4298      	cmp	r0, r3
 80020ca:	d812      	bhi.n	80020f2 <HAL_RCC_OscConfig+0x1fe>
 80020cc:	6922      	ldr	r2, [r4, #16]
 80020ce:	2a40      	cmp	r2, #64	; 0x40
 80020d0:	d007      	beq.n	80020e2 <HAL_RCC_OscConfig+0x1ee>
 80020d2:	493b      	ldr	r1, [pc, #236]	; (80021c0 <HAL_RCC_OscConfig+0x2cc>)
 80020d4:	684b      	ldr	r3, [r1, #4]
 80020d6:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80020da:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 80020de:	604b      	str	r3, [r1, #4]
 80020e0:	e7c7      	b.n	8002072 <HAL_RCC_OscConfig+0x17e>
 80020e2:	4a37      	ldr	r2, [pc, #220]	; (80021c0 <HAL_RCC_OscConfig+0x2cc>)
 80020e4:	6853      	ldr	r3, [r2, #4]
 80020e6:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80020ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020ee:	6053      	str	r3, [r2, #4]
 80020f0:	e7bf      	b.n	8002072 <HAL_RCC_OscConfig+0x17e>
 80020f2:	4a33      	ldr	r2, [pc, #204]	; (80021c0 <HAL_RCC_OscConfig+0x2cc>)
 80020f4:	6853      	ldr	r3, [r2, #4]
 80020f6:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80020fa:	6921      	ldr	r1, [r4, #16]
 80020fc:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002100:	6053      	str	r3, [r2, #4]
 8002102:	e7b6      	b.n	8002072 <HAL_RCC_OscConfig+0x17e>
        __HAL_RCC_HSI_DISABLE();
 8002104:	4a2e      	ldr	r2, [pc, #184]	; (80021c0 <HAL_RCC_OscConfig+0x2cc>)
 8002106:	6813      	ldr	r3, [r2, #0]
 8002108:	f023 0301 	bic.w	r3, r3, #1
 800210c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800210e:	f7fe faed 	bl	80006ec <HAL_GetTick>
 8002112:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002114:	4b2a      	ldr	r3, [pc, #168]	; (80021c0 <HAL_RCC_OscConfig+0x2cc>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f013 0f04 	tst.w	r3, #4
 800211c:	d0a9      	beq.n	8002072 <HAL_RCC_OscConfig+0x17e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800211e:	f7fe fae5 	bl	80006ec <HAL_GetTick>
 8002122:	1b40      	subs	r0, r0, r5
 8002124:	2802      	cmp	r0, #2
 8002126:	d9f5      	bls.n	8002114 <HAL_RCC_OscConfig+0x220>
            return HAL_TIMEOUT;
 8002128:	2003      	movs	r0, #3
 800212a:	e1f3      	b.n	8002514 <HAL_RCC_OscConfig+0x620>
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800212c:	f002 0203 	and.w	r2, r2, #3
 8002130:	2a01      	cmp	r2, #1
 8002132:	d1ac      	bne.n	800208e <HAL_RCC_OscConfig+0x19a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002134:	4b22      	ldr	r3, [pc, #136]	; (80021c0 <HAL_RCC_OscConfig+0x2cc>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f413 7f80 	tst.w	r3, #256	; 0x100
 800213c:	d003      	beq.n	8002146 <HAL_RCC_OscConfig+0x252>
 800213e:	69e3      	ldr	r3, [r4, #28]
 8002140:	2b80      	cmp	r3, #128	; 0x80
 8002142:	f040 81e4 	bne.w	800250e <HAL_RCC_OscConfig+0x61a>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002146:	f7fe faeb 	bl	8000720 <HAL_GetREVID>
 800214a:	f241 0303 	movw	r3, #4099	; 0x1003
 800214e:	4298      	cmp	r0, r3
 8002150:	d812      	bhi.n	8002178 <HAL_RCC_OscConfig+0x284>
 8002152:	6a22      	ldr	r2, [r4, #32]
 8002154:	2a20      	cmp	r2, #32
 8002156:	d007      	beq.n	8002168 <HAL_RCC_OscConfig+0x274>
 8002158:	4919      	ldr	r1, [pc, #100]	; (80021c0 <HAL_RCC_OscConfig+0x2cc>)
 800215a:	684b      	ldr	r3, [r1, #4]
 800215c:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002160:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8002164:	604b      	str	r3, [r1, #4]
 8002166:	e00f      	b.n	8002188 <HAL_RCC_OscConfig+0x294>
 8002168:	4a15      	ldr	r2, [pc, #84]	; (80021c0 <HAL_RCC_OscConfig+0x2cc>)
 800216a:	6853      	ldr	r3, [r2, #4]
 800216c:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002170:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002174:	6053      	str	r3, [r2, #4]
 8002176:	e007      	b.n	8002188 <HAL_RCC_OscConfig+0x294>
 8002178:	4a11      	ldr	r2, [pc, #68]	; (80021c0 <HAL_RCC_OscConfig+0x2cc>)
 800217a:	68d3      	ldr	r3, [r2, #12]
 800217c:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8002180:	6a21      	ldr	r1, [r4, #32]
 8002182:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002186:	60d3      	str	r3, [r2, #12]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002188:	6823      	ldr	r3, [r4, #0]
 800218a:	f013 0f08 	tst.w	r3, #8
 800218e:	d063      	beq.n	8002258 <HAL_RCC_OscConfig+0x364>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002190:	6963      	ldr	r3, [r4, #20]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d04c      	beq.n	8002230 <HAL_RCC_OscConfig+0x33c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002196:	4a0a      	ldr	r2, [pc, #40]	; (80021c0 <HAL_RCC_OscConfig+0x2cc>)
 8002198:	6f53      	ldr	r3, [r2, #116]	; 0x74
 800219a:	f043 0301 	orr.w	r3, r3, #1
 800219e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021a0:	f7fe faa4 	bl	80006ec <HAL_GetTick>
 80021a4:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80021a6:	4b06      	ldr	r3, [pc, #24]	; (80021c0 <HAL_RCC_OscConfig+0x2cc>)
 80021a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80021aa:	f013 0f02 	tst.w	r3, #2
 80021ae:	d153      	bne.n	8002258 <HAL_RCC_OscConfig+0x364>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021b0:	f7fe fa9c 	bl	80006ec <HAL_GetTick>
 80021b4:	1b40      	subs	r0, r0, r5
 80021b6:	2802      	cmp	r0, #2
 80021b8:	d9f5      	bls.n	80021a6 <HAL_RCC_OscConfig+0x2b2>
        {
          return HAL_TIMEOUT;
 80021ba:	2003      	movs	r0, #3
 80021bc:	e1aa      	b.n	8002514 <HAL_RCC_OscConfig+0x620>
 80021be:	bf00      	nop
 80021c0:	58024400 	.word	0x58024400
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80021c4:	f7fe faac 	bl	8000720 <HAL_GetREVID>
 80021c8:	f241 0303 	movw	r3, #4099	; 0x1003
 80021cc:	4298      	cmp	r0, r3
 80021ce:	d812      	bhi.n	80021f6 <HAL_RCC_OscConfig+0x302>
 80021d0:	6a22      	ldr	r2, [r4, #32]
 80021d2:	2a20      	cmp	r2, #32
 80021d4:	d007      	beq.n	80021e6 <HAL_RCC_OscConfig+0x2f2>
 80021d6:	4985      	ldr	r1, [pc, #532]	; (80023ec <HAL_RCC_OscConfig+0x4f8>)
 80021d8:	684b      	ldr	r3, [r1, #4]
 80021da:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80021de:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 80021e2:	604b      	str	r3, [r1, #4]
 80021e4:	e7d0      	b.n	8002188 <HAL_RCC_OscConfig+0x294>
 80021e6:	4a81      	ldr	r2, [pc, #516]	; (80023ec <HAL_RCC_OscConfig+0x4f8>)
 80021e8:	6853      	ldr	r3, [r2, #4]
 80021ea:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80021ee:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80021f2:	6053      	str	r3, [r2, #4]
 80021f4:	e7c8      	b.n	8002188 <HAL_RCC_OscConfig+0x294>
 80021f6:	4a7d      	ldr	r2, [pc, #500]	; (80023ec <HAL_RCC_OscConfig+0x4f8>)
 80021f8:	68d3      	ldr	r3, [r2, #12]
 80021fa:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 80021fe:	6a21      	ldr	r1, [r4, #32]
 8002200:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002204:	60d3      	str	r3, [r2, #12]
 8002206:	e7bf      	b.n	8002188 <HAL_RCC_OscConfig+0x294>
        __HAL_RCC_CSI_DISABLE();
 8002208:	4a78      	ldr	r2, [pc, #480]	; (80023ec <HAL_RCC_OscConfig+0x4f8>)
 800220a:	6813      	ldr	r3, [r2, #0]
 800220c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002210:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002212:	f7fe fa6b 	bl	80006ec <HAL_GetTick>
 8002216:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002218:	4b74      	ldr	r3, [pc, #464]	; (80023ec <HAL_RCC_OscConfig+0x4f8>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002220:	d0b2      	beq.n	8002188 <HAL_RCC_OscConfig+0x294>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8002222:	f7fe fa63 	bl	80006ec <HAL_GetTick>
 8002226:	1b40      	subs	r0, r0, r5
 8002228:	2802      	cmp	r0, #2
 800222a:	d9f5      	bls.n	8002218 <HAL_RCC_OscConfig+0x324>
            return HAL_TIMEOUT;
 800222c:	2003      	movs	r0, #3
 800222e:	e171      	b.n	8002514 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002230:	4a6e      	ldr	r2, [pc, #440]	; (80023ec <HAL_RCC_OscConfig+0x4f8>)
 8002232:	6f53      	ldr	r3, [r2, #116]	; 0x74
 8002234:	f023 0301 	bic.w	r3, r3, #1
 8002238:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800223a:	f7fe fa57 	bl	80006ec <HAL_GetTick>
 800223e:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002240:	4b6a      	ldr	r3, [pc, #424]	; (80023ec <HAL_RCC_OscConfig+0x4f8>)
 8002242:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002244:	f013 0f02 	tst.w	r3, #2
 8002248:	d006      	beq.n	8002258 <HAL_RCC_OscConfig+0x364>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800224a:	f7fe fa4f 	bl	80006ec <HAL_GetTick>
 800224e:	1b40      	subs	r0, r0, r5
 8002250:	2802      	cmp	r0, #2
 8002252:	d9f5      	bls.n	8002240 <HAL_RCC_OscConfig+0x34c>
        {
          return HAL_TIMEOUT;
 8002254:	2003      	movs	r0, #3
 8002256:	e15d      	b.n	8002514 <HAL_RCC_OscConfig+0x620>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002258:	6823      	ldr	r3, [r4, #0]
 800225a:	f013 0f20 	tst.w	r3, #32
 800225e:	d029      	beq.n	80022b4 <HAL_RCC_OscConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8002260:	69a3      	ldr	r3, [r4, #24]
 8002262:	b19b      	cbz	r3, 800228c <HAL_RCC_OscConfig+0x398>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002264:	4a61      	ldr	r2, [pc, #388]	; (80023ec <HAL_RCC_OscConfig+0x4f8>)
 8002266:	6813      	ldr	r3, [r2, #0]
 8002268:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800226c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800226e:	f7fe fa3d 	bl	80006ec <HAL_GetTick>
 8002272:	4605      	mov	r5, r0

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002274:	4b5d      	ldr	r3, [pc, #372]	; (80023ec <HAL_RCC_OscConfig+0x4f8>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 800227c:	d11a      	bne.n	80022b4 <HAL_RCC_OscConfig+0x3c0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800227e:	f7fe fa35 	bl	80006ec <HAL_GetTick>
 8002282:	1b40      	subs	r0, r0, r5
 8002284:	2802      	cmp	r0, #2
 8002286:	d9f5      	bls.n	8002274 <HAL_RCC_OscConfig+0x380>
        {
          return HAL_TIMEOUT;
 8002288:	2003      	movs	r0, #3
 800228a:	e143      	b.n	8002514 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800228c:	4a57      	ldr	r2, [pc, #348]	; (80023ec <HAL_RCC_OscConfig+0x4f8>)
 800228e:	6813      	ldr	r3, [r2, #0]
 8002290:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002294:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002296:	f7fe fa29 	bl	80006ec <HAL_GetTick>
 800229a:	4605      	mov	r5, r0

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800229c:	4b53      	ldr	r3, [pc, #332]	; (80023ec <HAL_RCC_OscConfig+0x4f8>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 80022a4:	d006      	beq.n	80022b4 <HAL_RCC_OscConfig+0x3c0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80022a6:	f7fe fa21 	bl	80006ec <HAL_GetTick>
 80022aa:	1b40      	subs	r0, r0, r5
 80022ac:	2802      	cmp	r0, #2
 80022ae:	d9f5      	bls.n	800229c <HAL_RCC_OscConfig+0x3a8>
        {
          return HAL_TIMEOUT;
 80022b0:	2003      	movs	r0, #3
 80022b2:	e12f      	b.n	8002514 <HAL_RCC_OscConfig+0x620>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022b4:	6823      	ldr	r3, [r4, #0]
 80022b6:	f013 0f04 	tst.w	r3, #4
 80022ba:	d121      	bne.n	8002300 <HAL_RCC_OscConfig+0x40c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80022be:	2b00      	cmp	r3, #0
 80022c0:	f000 8127 	beq.w	8002512 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80022c4:	4a49      	ldr	r2, [pc, #292]	; (80023ec <HAL_RCC_OscConfig+0x4f8>)
 80022c6:	6912      	ldr	r2, [r2, #16]
 80022c8:	f002 0238 	and.w	r2, r2, #56	; 0x38
 80022cc:	2a18      	cmp	r2, #24
 80022ce:	f000 80ef 	beq.w	80024b0 <HAL_RCC_OscConfig+0x5bc>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022d2:	2b02      	cmp	r3, #2
 80022d4:	d075      	beq.n	80023c2 <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022d6:	4a45      	ldr	r2, [pc, #276]	; (80023ec <HAL_RCC_OscConfig+0x4f8>)
 80022d8:	6813      	ldr	r3, [r2, #0]
 80022da:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80022de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022e0:	f7fe fa04 	bl	80006ec <HAL_GetTick>
 80022e4:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80022e6:	4b41      	ldr	r3, [pc, #260]	; (80023ec <HAL_RCC_OscConfig+0x4f8>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80022ee:	f000 80dd 	beq.w	80024ac <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022f2:	f7fe f9fb 	bl	80006ec <HAL_GetTick>
 80022f6:	1b00      	subs	r0, r0, r4
 80022f8:	2802      	cmp	r0, #2
 80022fa:	d9f4      	bls.n	80022e6 <HAL_RCC_OscConfig+0x3f2>
          {
            return HAL_TIMEOUT;
 80022fc:	2003      	movs	r0, #3
 80022fe:	e109      	b.n	8002514 <HAL_RCC_OscConfig+0x620>
    PWR->CR1 |= PWR_CR1_DBP;
 8002300:	4a3b      	ldr	r2, [pc, #236]	; (80023f0 <HAL_RCC_OscConfig+0x4fc>)
 8002302:	6813      	ldr	r3, [r2, #0]
 8002304:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002308:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800230a:	f7fe f9ef 	bl	80006ec <HAL_GetTick>
 800230e:	4605      	mov	r5, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002310:	4b37      	ldr	r3, [pc, #220]	; (80023f0 <HAL_RCC_OscConfig+0x4fc>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002318:	d106      	bne.n	8002328 <HAL_RCC_OscConfig+0x434>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800231a:	f7fe f9e7 	bl	80006ec <HAL_GetTick>
 800231e:	1b40      	subs	r0, r0, r5
 8002320:	2864      	cmp	r0, #100	; 0x64
 8002322:	d9f5      	bls.n	8002310 <HAL_RCC_OscConfig+0x41c>
        return HAL_TIMEOUT;
 8002324:	2003      	movs	r0, #3
 8002326:	e0f5      	b.n	8002514 <HAL_RCC_OscConfig+0x620>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002328:	68a3      	ldr	r3, [r4, #8]
 800232a:	2b01      	cmp	r3, #1
 800232c:	d00a      	beq.n	8002344 <HAL_RCC_OscConfig+0x450>
 800232e:	bb0b      	cbnz	r3, 8002374 <HAL_RCC_OscConfig+0x480>
 8002330:	4b2e      	ldr	r3, [pc, #184]	; (80023ec <HAL_RCC_OscConfig+0x4f8>)
 8002332:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002334:	f022 0201 	bic.w	r2, r2, #1
 8002338:	671a      	str	r2, [r3, #112]	; 0x70
 800233a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800233c:	f022 0204 	bic.w	r2, r2, #4
 8002340:	671a      	str	r2, [r3, #112]	; 0x70
 8002342:	e004      	b.n	800234e <HAL_RCC_OscConfig+0x45a>
 8002344:	4a29      	ldr	r2, [pc, #164]	; (80023ec <HAL_RCC_OscConfig+0x4f8>)
 8002346:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8002348:	f043 0301 	orr.w	r3, r3, #1
 800234c:	6713      	str	r3, [r2, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800234e:	68a3      	ldr	r3, [r4, #8]
 8002350:	b333      	cbz	r3, 80023a0 <HAL_RCC_OscConfig+0x4ac>
      tickstart = HAL_GetTick();
 8002352:	f7fe f9cb 	bl	80006ec <HAL_GetTick>
 8002356:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002358:	4b24      	ldr	r3, [pc, #144]	; (80023ec <HAL_RCC_OscConfig+0x4f8>)
 800235a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800235c:	f013 0f02 	tst.w	r3, #2
 8002360:	d1ac      	bne.n	80022bc <HAL_RCC_OscConfig+0x3c8>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002362:	f7fe f9c3 	bl	80006ec <HAL_GetTick>
 8002366:	1b40      	subs	r0, r0, r5
 8002368:	f241 3388 	movw	r3, #5000	; 0x1388
 800236c:	4298      	cmp	r0, r3
 800236e:	d9f3      	bls.n	8002358 <HAL_RCC_OscConfig+0x464>
          return HAL_TIMEOUT;
 8002370:	2003      	movs	r0, #3
 8002372:	e0cf      	b.n	8002514 <HAL_RCC_OscConfig+0x620>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002374:	2b05      	cmp	r3, #5
 8002376:	d009      	beq.n	800238c <HAL_RCC_OscConfig+0x498>
 8002378:	4b1c      	ldr	r3, [pc, #112]	; (80023ec <HAL_RCC_OscConfig+0x4f8>)
 800237a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800237c:	f022 0201 	bic.w	r2, r2, #1
 8002380:	671a      	str	r2, [r3, #112]	; 0x70
 8002382:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002384:	f022 0204 	bic.w	r2, r2, #4
 8002388:	671a      	str	r2, [r3, #112]	; 0x70
 800238a:	e7e0      	b.n	800234e <HAL_RCC_OscConfig+0x45a>
 800238c:	4b17      	ldr	r3, [pc, #92]	; (80023ec <HAL_RCC_OscConfig+0x4f8>)
 800238e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002390:	f042 0204 	orr.w	r2, r2, #4
 8002394:	671a      	str	r2, [r3, #112]	; 0x70
 8002396:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002398:	f042 0201 	orr.w	r2, r2, #1
 800239c:	671a      	str	r2, [r3, #112]	; 0x70
 800239e:	e7d6      	b.n	800234e <HAL_RCC_OscConfig+0x45a>
      tickstart = HAL_GetTick();
 80023a0:	f7fe f9a4 	bl	80006ec <HAL_GetTick>
 80023a4:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80023a6:	4b11      	ldr	r3, [pc, #68]	; (80023ec <HAL_RCC_OscConfig+0x4f8>)
 80023a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023aa:	f013 0f02 	tst.w	r3, #2
 80023ae:	d085      	beq.n	80022bc <HAL_RCC_OscConfig+0x3c8>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023b0:	f7fe f99c 	bl	80006ec <HAL_GetTick>
 80023b4:	1b40      	subs	r0, r0, r5
 80023b6:	f241 3388 	movw	r3, #5000	; 0x1388
 80023ba:	4298      	cmp	r0, r3
 80023bc:	d9f3      	bls.n	80023a6 <HAL_RCC_OscConfig+0x4b2>
          return HAL_TIMEOUT;
 80023be:	2003      	movs	r0, #3
 80023c0:	e0a8      	b.n	8002514 <HAL_RCC_OscConfig+0x620>
        __HAL_RCC_PLL_DISABLE();
 80023c2:	4a0a      	ldr	r2, [pc, #40]	; (80023ec <HAL_RCC_OscConfig+0x4f8>)
 80023c4:	6813      	ldr	r3, [r2, #0]
 80023c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80023ca:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80023cc:	f7fe f98e 	bl	80006ec <HAL_GetTick>
 80023d0:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80023d2:	4b06      	ldr	r3, [pc, #24]	; (80023ec <HAL_RCC_OscConfig+0x4f8>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80023da:	d00b      	beq.n	80023f4 <HAL_RCC_OscConfig+0x500>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023dc:	f7fe f986 	bl	80006ec <HAL_GetTick>
 80023e0:	1b40      	subs	r0, r0, r5
 80023e2:	2802      	cmp	r0, #2
 80023e4:	d9f5      	bls.n	80023d2 <HAL_RCC_OscConfig+0x4de>
            return HAL_TIMEOUT;
 80023e6:	2003      	movs	r0, #3
 80023e8:	e094      	b.n	8002514 <HAL_RCC_OscConfig+0x620>
 80023ea:	bf00      	nop
 80023ec:	58024400 	.word	0x58024400
 80023f0:	58024800 	.word	0x58024800
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023f4:	4b4f      	ldr	r3, [pc, #316]	; (8002534 <HAL_RCC_OscConfig+0x640>)
 80023f6:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80023f8:	4a4f      	ldr	r2, [pc, #316]	; (8002538 <HAL_RCC_OscConfig+0x644>)
 80023fa:	400a      	ands	r2, r1
 80023fc:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80023fe:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8002400:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
 8002404:	430a      	orrs	r2, r1
 8002406:	629a      	str	r2, [r3, #40]	; 0x28
 8002408:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800240a:	3a01      	subs	r2, #1
 800240c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002410:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002412:	3901      	subs	r1, #1
 8002414:	0249      	lsls	r1, r1, #9
 8002416:	b289      	uxth	r1, r1
 8002418:	430a      	orrs	r2, r1
 800241a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800241c:	3901      	subs	r1, #1
 800241e:	0409      	lsls	r1, r1, #16
 8002420:	f401 01fe 	and.w	r1, r1, #8323072	; 0x7f0000
 8002424:	430a      	orrs	r2, r1
 8002426:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002428:	3901      	subs	r1, #1
 800242a:	0609      	lsls	r1, r1, #24
 800242c:	f001 41fe 	and.w	r1, r1, #2130706432	; 0x7f000000
 8002430:	430a      	orrs	r2, r1
 8002432:	631a      	str	r2, [r3, #48]	; 0x30
         __HAL_RCC_PLLFRACN_DISABLE();
 8002434:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002436:	f022 0201 	bic.w	r2, r2, #1
 800243a:	62da      	str	r2, [r3, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800243c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800243e:	4a3f      	ldr	r2, [pc, #252]	; (800253c <HAL_RCC_OscConfig+0x648>)
 8002440:	400a      	ands	r2, r1
 8002442:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8002444:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8002448:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800244a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800244c:	f022 020c 	bic.w	r2, r2, #12
 8002450:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8002452:	430a      	orrs	r2, r1
 8002454:	62da      	str	r2, [r3, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002456:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002458:	f022 0202 	bic.w	r2, r2, #2
 800245c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800245e:	430a      	orrs	r2, r1
 8002460:	62da      	str	r2, [r3, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002462:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002464:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002468:	62da      	str	r2, [r3, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800246a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800246c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002470:	62da      	str	r2, [r3, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002472:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002474:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002478:	62da      	str	r2, [r3, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_ENABLE();
 800247a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800247c:	f042 0201 	orr.w	r2, r2, #1
 8002480:	62da      	str	r2, [r3, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8002488:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800248a:	f7fe f92f 	bl	80006ec <HAL_GetTick>
 800248e:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002490:	4b28      	ldr	r3, [pc, #160]	; (8002534 <HAL_RCC_OscConfig+0x640>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002498:	d106      	bne.n	80024a8 <HAL_RCC_OscConfig+0x5b4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800249a:	f7fe f927 	bl	80006ec <HAL_GetTick>
 800249e:	1b00      	subs	r0, r0, r4
 80024a0:	2802      	cmp	r0, #2
 80024a2:	d9f5      	bls.n	8002490 <HAL_RCC_OscConfig+0x59c>
            return HAL_TIMEOUT;
 80024a4:	2003      	movs	r0, #3
 80024a6:	e035      	b.n	8002514 <HAL_RCC_OscConfig+0x620>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 80024a8:	2000      	movs	r0, #0
 80024aa:	e033      	b.n	8002514 <HAL_RCC_OscConfig+0x620>
 80024ac:	2000      	movs	r0, #0
 80024ae:	e031      	b.n	8002514 <HAL_RCC_OscConfig+0x620>
      temp1_pllckcfg = RCC->PLLCKSELR;
 80024b0:	4a20      	ldr	r2, [pc, #128]	; (8002534 <HAL_RCC_OscConfig+0x640>)
 80024b2:	6a91      	ldr	r1, [r2, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 80024b4:	6b10      	ldr	r0, [r2, #48]	; 0x30
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80024b6:	2b01      	cmp	r3, #1
 80024b8:	d02d      	beq.n	8002516 <HAL_RCC_OscConfig+0x622>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024ba:	f001 0303 	and.w	r3, r1, #3
 80024be:	6aa2      	ldr	r2, [r4, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d12a      	bne.n	800251a <HAL_RCC_OscConfig+0x626>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80024c4:	f3c1 1105 	ubfx	r1, r1, #4, #6
 80024c8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024ca:	4299      	cmp	r1, r3
 80024cc:	d127      	bne.n	800251e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80024ce:	f3c0 0208 	ubfx	r2, r0, #0, #9
 80024d2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80024d4:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80024d6:	429a      	cmp	r2, r3
 80024d8:	d123      	bne.n	8002522 <HAL_RCC_OscConfig+0x62e>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80024da:	f3c0 2246 	ubfx	r2, r0, #9, #7
 80024de:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80024e0:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80024e2:	429a      	cmp	r2, r3
 80024e4:	d11f      	bne.n	8002526 <HAL_RCC_OscConfig+0x632>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80024e6:	f3c0 4206 	ubfx	r2, r0, #16, #7
 80024ea:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80024ec:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80024ee:	429a      	cmp	r2, r3
 80024f0:	d11b      	bne.n	800252a <HAL_RCC_OscConfig+0x636>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80024f2:	f3c0 6006 	ubfx	r0, r0, #24, #7
 80024f6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80024f8:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80024fa:	4298      	cmp	r0, r3
 80024fc:	d117      	bne.n	800252e <HAL_RCC_OscConfig+0x63a>
  return HAL_OK;
 80024fe:	2000      	movs	r0, #0
 8002500:	e008      	b.n	8002514 <HAL_RCC_OscConfig+0x620>
    return HAL_ERROR;
 8002502:	2001      	movs	r0, #1
}
 8002504:	4770      	bx	lr
        return HAL_ERROR;
 8002506:	2001      	movs	r0, #1
 8002508:	e004      	b.n	8002514 <HAL_RCC_OscConfig+0x620>
        return HAL_ERROR;
 800250a:	2001      	movs	r0, #1
 800250c:	e002      	b.n	8002514 <HAL_RCC_OscConfig+0x620>
        return HAL_ERROR;
 800250e:	2001      	movs	r0, #1
 8002510:	e000      	b.n	8002514 <HAL_RCC_OscConfig+0x620>
  return HAL_OK;
 8002512:	2000      	movs	r0, #0
}
 8002514:	bd38      	pop	{r3, r4, r5, pc}
        return HAL_ERROR;
 8002516:	2001      	movs	r0, #1
 8002518:	e7fc      	b.n	8002514 <HAL_RCC_OscConfig+0x620>
 800251a:	2001      	movs	r0, #1
 800251c:	e7fa      	b.n	8002514 <HAL_RCC_OscConfig+0x620>
 800251e:	2001      	movs	r0, #1
 8002520:	e7f8      	b.n	8002514 <HAL_RCC_OscConfig+0x620>
 8002522:	2001      	movs	r0, #1
 8002524:	e7f6      	b.n	8002514 <HAL_RCC_OscConfig+0x620>
 8002526:	2001      	movs	r0, #1
 8002528:	e7f4      	b.n	8002514 <HAL_RCC_OscConfig+0x620>
 800252a:	2001      	movs	r0, #1
 800252c:	e7f2      	b.n	8002514 <HAL_RCC_OscConfig+0x620>
 800252e:	2001      	movs	r0, #1
 8002530:	e7f0      	b.n	8002514 <HAL_RCC_OscConfig+0x620>
 8002532:	bf00      	nop
 8002534:	58024400 	.word	0x58024400
 8002538:	fffffc0c 	.word	0xfffffc0c
 800253c:	ffff0007 	.word	0xffff0007

08002540 <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002540:	4b74      	ldr	r3, [pc, #464]	; (8002714 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8002542:	691b      	ldr	r3, [r3, #16]
 8002544:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002548:	2b10      	cmp	r3, #16
 800254a:	f000 80df 	beq.w	800270c <HAL_RCC_GetSysClockFreq+0x1cc>
 800254e:	2b18      	cmp	r3, #24
 8002550:	d010      	beq.n	8002574 <HAL_RCC_GetSysClockFreq+0x34>
 8002552:	b10b      	cbz	r3, 8002558 <HAL_RCC_GetSysClockFreq+0x18>
 8002554:	4870      	ldr	r0, [pc, #448]	; (8002718 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002556:	4770      	bx	lr
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002558:	4b6e      	ldr	r3, [pc, #440]	; (8002714 <HAL_RCC_GetSysClockFreq+0x1d4>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f013 0f20 	tst.w	r3, #32
 8002560:	f000 80d6 	beq.w	8002710 <HAL_RCC_GetSysClockFreq+0x1d0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002564:	4b6b      	ldr	r3, [pc, #428]	; (8002714 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8002566:	6818      	ldr	r0, [r3, #0]
 8002568:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 800256c:	4b6b      	ldr	r3, [pc, #428]	; (800271c <HAL_RCC_GetSysClockFreq+0x1dc>)
 800256e:	fa23 f000 	lsr.w	r0, r3, r0
 8002572:	4770      	bx	lr
{
 8002574:	b410      	push	{r4}
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002576:	4a67      	ldr	r2, [pc, #412]	; (8002714 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8002578:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800257a:	f001 0103 	and.w	r1, r1, #3
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800257e:	6a94      	ldr	r4, [r2, #40]	; 0x28
 8002580:	f3c4 1005 	ubfx	r0, r4, #4, #6
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002584:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002586:	f003 0301 	and.w	r3, r3, #1
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800258a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800258c:	f3c2 02cc 	ubfx	r2, r2, #3, #13
 8002590:	fb03 f302 	mul.w	r3, r3, r2
 8002594:	ee07 3a90 	vmov	s15, r3
 8002598:	eef8 7a67 	vcvt.f32.u32	s15, s15

    if (pllm != 0U)
 800259c:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
 80025a0:	f000 8094 	beq.w	80026cc <HAL_RCC_GetSysClockFreq+0x18c>
    {
      switch (pllsource)
 80025a4:	2901      	cmp	r1, #1
 80025a6:	d066      	beq.n	8002676 <HAL_RCC_GetSysClockFreq+0x136>
 80025a8:	2902      	cmp	r1, #2
 80025aa:	f000 8092 	beq.w	80026d2 <HAL_RCC_GetSysClockFreq+0x192>
 80025ae:	b1e1      	cbz	r1, 80025ea <HAL_RCC_GetSysClockFreq+0xaa>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        break;

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80025b0:	ee07 0a10 	vmov	s14, r0
 80025b4:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80025b8:	ed9f 6a59 	vldr	s12, [pc, #356]	; 8002720 <HAL_RCC_GetSysClockFreq+0x1e0>
 80025bc:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80025c0:	4b54      	ldr	r3, [pc, #336]	; (8002714 <HAL_RCC_GetSysClockFreq+0x1d4>)
 80025c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025c8:	ee06 3a90 	vmov	s13, r3
 80025cc:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80025d0:	ed9f 6a54 	vldr	s12, [pc, #336]	; 8002724 <HAL_RCC_GetSysClockFreq+0x1e4>
 80025d4:	ee67 7a86 	vmul.f32	s15, s15, s12
 80025d8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80025dc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80025e0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80025e4:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 80025e8:	e061      	b.n	80026ae <HAL_RCC_GetSysClockFreq+0x16e>
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80025ea:	4b4a      	ldr	r3, [pc, #296]	; (8002714 <HAL_RCC_GetSysClockFreq+0x1d4>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f013 0f20 	tst.w	r3, #32
 80025f2:	d023      	beq.n	800263c <HAL_RCC_GetSysClockFreq+0xfc>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80025f4:	4947      	ldr	r1, [pc, #284]	; (8002714 <HAL_RCC_GetSysClockFreq+0x1d4>)
 80025f6:	680a      	ldr	r2, [r1, #0]
 80025f8:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 80025fc:	4b47      	ldr	r3, [pc, #284]	; (800271c <HAL_RCC_GetSysClockFreq+0x1dc>)
 80025fe:	40d3      	lsrs	r3, r2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002600:	ee07 3a10 	vmov	s14, r3
 8002604:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8002608:	ee07 0a10 	vmov	s14, r0
 800260c:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 8002610:	ee86 7a86 	vdiv.f32	s14, s13, s12
 8002614:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8002616:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800261a:	ee06 3a90 	vmov	s13, r3
 800261e:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8002622:	ed9f 6a40 	vldr	s12, [pc, #256]	; 8002724 <HAL_RCC_GetSysClockFreq+0x1e4>
 8002626:	ee67 7a86 	vmul.f32	s15, s15, s12
 800262a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800262e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002632:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002636:	ee27 7a27 	vmul.f32	s14, s14, s15
 800263a:	e038      	b.n	80026ae <HAL_RCC_GetSysClockFreq+0x16e>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800263c:	ee07 0a10 	vmov	s14, r0
 8002640:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8002644:	ed9f 6a38 	vldr	s12, [pc, #224]	; 8002728 <HAL_RCC_GetSysClockFreq+0x1e8>
 8002648:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800264c:	4b31      	ldr	r3, [pc, #196]	; (8002714 <HAL_RCC_GetSysClockFreq+0x1d4>)
 800264e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002650:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002654:	ee06 3a90 	vmov	s13, r3
 8002658:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800265c:	ed9f 6a31 	vldr	s12, [pc, #196]	; 8002724 <HAL_RCC_GetSysClockFreq+0x1e4>
 8002660:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002664:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002668:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800266c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002670:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002674:	e01b      	b.n	80026ae <HAL_RCC_GetSysClockFreq+0x16e>
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002676:	ee07 0a10 	vmov	s14, r0
 800267a:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800267e:	ed9f 6a28 	vldr	s12, [pc, #160]	; 8002720 <HAL_RCC_GetSysClockFreq+0x1e0>
 8002682:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8002686:	4b23      	ldr	r3, [pc, #140]	; (8002714 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8002688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800268a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800268e:	ee06 3a90 	vmov	s13, r3
 8002692:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8002696:	ed9f 6a23 	vldr	s12, [pc, #140]	; 8002724 <HAL_RCC_GetSysClockFreq+0x1e4>
 800269a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800269e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80026a2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80026a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80026aa:	ee27 7a27 	vmul.f32	s14, s14, s15
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80026ae:	4b19      	ldr	r3, [pc, #100]	; (8002714 <HAL_RCC_GetSysClockFreq+0x1d4>)
 80026b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b2:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80026b6:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80026b8:	ee07 3a90 	vmov	s15, r3
 80026bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80026c0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80026c4:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 80026c8:	ee17 0a90 	vmov	r0, s15
    sysclockfreq = CSI_VALUE;
    break;
  }

  return sysclockfreq;
}
 80026cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80026d0:	4770      	bx	lr
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80026d2:	ee07 0a10 	vmov	s14, r0
 80026d6:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80026da:	ed9f 6a14 	vldr	s12, [pc, #80]	; 800272c <HAL_RCC_GetSysClockFreq+0x1ec>
 80026de:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80026e2:	4b0c      	ldr	r3, [pc, #48]	; (8002714 <HAL_RCC_GetSysClockFreq+0x1d4>)
 80026e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026ea:	ee06 3a90 	vmov	s13, r3
 80026ee:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80026f2:	ed9f 6a0c 	vldr	s12, [pc, #48]	; 8002724 <HAL_RCC_GetSysClockFreq+0x1e4>
 80026f6:	ee67 7a86 	vmul.f32	s15, s15, s12
 80026fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80026fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002702:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002706:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 800270a:	e7d0      	b.n	80026ae <HAL_RCC_GetSysClockFreq+0x16e>
    sysclockfreq = HSE_VALUE;
 800270c:	4808      	ldr	r0, [pc, #32]	; (8002730 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800270e:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002710:	4802      	ldr	r0, [pc, #8]	; (800271c <HAL_RCC_GetSysClockFreq+0x1dc>)
}
 8002712:	4770      	bx	lr
 8002714:	58024400 	.word	0x58024400
 8002718:	003d0900 	.word	0x003d0900
 800271c:	03d09000 	.word	0x03d09000
 8002720:	4a742400 	.word	0x4a742400
 8002724:	39000000 	.word	0x39000000
 8002728:	4c742400 	.word	0x4c742400
 800272c:	4af42400 	.word	0x4af42400
 8002730:	007a1200 	.word	0x007a1200

08002734 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8002734:	2800      	cmp	r0, #0
 8002736:	f000 8132 	beq.w	800299e <HAL_RCC_ClockConfig+0x26a>
{
 800273a:	b570      	push	{r4, r5, r6, lr}
 800273c:	460d      	mov	r5, r1
 800273e:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002740:	4b9b      	ldr	r3, [pc, #620]	; (80029b0 <HAL_RCC_ClockConfig+0x27c>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f003 030f 	and.w	r3, r3, #15
 8002748:	428b      	cmp	r3, r1
 800274a:	d20b      	bcs.n	8002764 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800274c:	4a98      	ldr	r2, [pc, #608]	; (80029b0 <HAL_RCC_ClockConfig+0x27c>)
 800274e:	6813      	ldr	r3, [r2, #0]
 8002750:	f023 030f 	bic.w	r3, r3, #15
 8002754:	430b      	orrs	r3, r1
 8002756:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002758:	6813      	ldr	r3, [r2, #0]
 800275a:	f003 030f 	and.w	r3, r3, #15
 800275e:	428b      	cmp	r3, r1
 8002760:	f040 811f 	bne.w	80029a2 <HAL_RCC_ClockConfig+0x26e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002764:	6823      	ldr	r3, [r4, #0]
 8002766:	f013 0f04 	tst.w	r3, #4
 800276a:	d00c      	beq.n	8002786 <HAL_RCC_ClockConfig+0x52>
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800276c:	6922      	ldr	r2, [r4, #16]
 800276e:	4b91      	ldr	r3, [pc, #580]	; (80029b4 <HAL_RCC_ClockConfig+0x280>)
 8002770:	699b      	ldr	r3, [r3, #24]
 8002772:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002776:	429a      	cmp	r2, r3
 8002778:	d905      	bls.n	8002786 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800277a:	498e      	ldr	r1, [pc, #568]	; (80029b4 <HAL_RCC_ClockConfig+0x280>)
 800277c:	698b      	ldr	r3, [r1, #24]
 800277e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002782:	431a      	orrs	r2, r3
 8002784:	618a      	str	r2, [r1, #24]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002786:	6823      	ldr	r3, [r4, #0]
 8002788:	f013 0f08 	tst.w	r3, #8
 800278c:	d00c      	beq.n	80027a8 <HAL_RCC_ClockConfig+0x74>
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800278e:	6962      	ldr	r2, [r4, #20]
 8002790:	4b88      	ldr	r3, [pc, #544]	; (80029b4 <HAL_RCC_ClockConfig+0x280>)
 8002792:	69db      	ldr	r3, [r3, #28]
 8002794:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002798:	429a      	cmp	r2, r3
 800279a:	d905      	bls.n	80027a8 <HAL_RCC_ClockConfig+0x74>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800279c:	4985      	ldr	r1, [pc, #532]	; (80029b4 <HAL_RCC_ClockConfig+0x280>)
 800279e:	69cb      	ldr	r3, [r1, #28]
 80027a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027a4:	431a      	orrs	r2, r3
 80027a6:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027a8:	6823      	ldr	r3, [r4, #0]
 80027aa:	f013 0f10 	tst.w	r3, #16
 80027ae:	d00c      	beq.n	80027ca <HAL_RCC_ClockConfig+0x96>
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80027b0:	69a2      	ldr	r2, [r4, #24]
 80027b2:	4b80      	ldr	r3, [pc, #512]	; (80029b4 <HAL_RCC_ClockConfig+0x280>)
 80027b4:	69db      	ldr	r3, [r3, #28]
 80027b6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80027ba:	429a      	cmp	r2, r3
 80027bc:	d905      	bls.n	80027ca <HAL_RCC_ClockConfig+0x96>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80027be:	497d      	ldr	r1, [pc, #500]	; (80029b4 <HAL_RCC_ClockConfig+0x280>)
 80027c0:	69cb      	ldr	r3, [r1, #28]
 80027c2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80027c6:	431a      	orrs	r2, r3
 80027c8:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80027ca:	6823      	ldr	r3, [r4, #0]
 80027cc:	f013 0f20 	tst.w	r3, #32
 80027d0:	d00c      	beq.n	80027ec <HAL_RCC_ClockConfig+0xb8>
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80027d2:	69e2      	ldr	r2, [r4, #28]
 80027d4:	4b77      	ldr	r3, [pc, #476]	; (80029b4 <HAL_RCC_ClockConfig+0x280>)
 80027d6:	6a1b      	ldr	r3, [r3, #32]
 80027d8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80027dc:	429a      	cmp	r2, r3
 80027de:	d905      	bls.n	80027ec <HAL_RCC_ClockConfig+0xb8>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80027e0:	4974      	ldr	r1, [pc, #464]	; (80029b4 <HAL_RCC_ClockConfig+0x280>)
 80027e2:	6a0b      	ldr	r3, [r1, #32]
 80027e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027e8:	431a      	orrs	r2, r3
 80027ea:	620a      	str	r2, [r1, #32]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027ec:	6823      	ldr	r3, [r4, #0]
 80027ee:	f013 0f02 	tst.w	r3, #2
 80027f2:	d00c      	beq.n	800280e <HAL_RCC_ClockConfig+0xda>
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80027f4:	68e2      	ldr	r2, [r4, #12]
 80027f6:	4b6f      	ldr	r3, [pc, #444]	; (80029b4 <HAL_RCC_ClockConfig+0x280>)
 80027f8:	699b      	ldr	r3, [r3, #24]
 80027fa:	f003 030f 	and.w	r3, r3, #15
 80027fe:	429a      	cmp	r2, r3
 8002800:	d905      	bls.n	800280e <HAL_RCC_ClockConfig+0xda>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002802:	496c      	ldr	r1, [pc, #432]	; (80029b4 <HAL_RCC_ClockConfig+0x280>)
 8002804:	698b      	ldr	r3, [r1, #24]
 8002806:	f023 030f 	bic.w	r3, r3, #15
 800280a:	431a      	orrs	r2, r3
 800280c:	618a      	str	r2, [r1, #24]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800280e:	6823      	ldr	r3, [r4, #0]
 8002810:	f013 0f01 	tst.w	r3, #1
 8002814:	d041      	beq.n	800289a <HAL_RCC_ClockConfig+0x166>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002816:	4a67      	ldr	r2, [pc, #412]	; (80029b4 <HAL_RCC_ClockConfig+0x280>)
 8002818:	6993      	ldr	r3, [r2, #24]
 800281a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800281e:	68a1      	ldr	r1, [r4, #8]
 8002820:	430b      	orrs	r3, r1
 8002822:	6193      	str	r3, [r2, #24]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002824:	6863      	ldr	r3, [r4, #4]
 8002826:	2b02      	cmp	r3, #2
 8002828:	d00a      	beq.n	8002840 <HAL_RCC_ClockConfig+0x10c>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800282a:	2b03      	cmp	r3, #3
 800282c:	d027      	beq.n	800287e <HAL_RCC_ClockConfig+0x14a>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800282e:	2b01      	cmp	r3, #1
 8002830:	d02c      	beq.n	800288c <HAL_RCC_ClockConfig+0x158>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002832:	4a60      	ldr	r2, [pc, #384]	; (80029b4 <HAL_RCC_ClockConfig+0x280>)
 8002834:	6812      	ldr	r2, [r2, #0]
 8002836:	f012 0f04 	tst.w	r2, #4
 800283a:	d106      	bne.n	800284a <HAL_RCC_ClockConfig+0x116>
          return HAL_ERROR;
 800283c:	2001      	movs	r0, #1
 800283e:	e0ad      	b.n	800299c <HAL_RCC_ClockConfig+0x268>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002840:	6812      	ldr	r2, [r2, #0]
 8002842:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8002846:	f000 80ae 	beq.w	80029a6 <HAL_RCC_ClockConfig+0x272>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800284a:	495a      	ldr	r1, [pc, #360]	; (80029b4 <HAL_RCC_ClockConfig+0x280>)
 800284c:	690a      	ldr	r2, [r1, #16]
 800284e:	f022 0207 	bic.w	r2, r2, #7
 8002852:	4313      	orrs	r3, r2
 8002854:	610b      	str	r3, [r1, #16]
      tickstart = HAL_GetTick();
 8002856:	f7fd ff49 	bl	80006ec <HAL_GetTick>
 800285a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800285c:	4b55      	ldr	r3, [pc, #340]	; (80029b4 <HAL_RCC_ClockConfig+0x280>)
 800285e:	691b      	ldr	r3, [r3, #16]
 8002860:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002864:	6862      	ldr	r2, [r4, #4]
 8002866:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 800286a:	d016      	beq.n	800289a <HAL_RCC_ClockConfig+0x166>
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800286c:	f7fd ff3e 	bl	80006ec <HAL_GetTick>
 8002870:	1b80      	subs	r0, r0, r6
 8002872:	f241 3388 	movw	r3, #5000	; 0x1388
 8002876:	4298      	cmp	r0, r3
 8002878:	d9f0      	bls.n	800285c <HAL_RCC_ClockConfig+0x128>
            return HAL_TIMEOUT;
 800287a:	2003      	movs	r0, #3
 800287c:	e08e      	b.n	800299c <HAL_RCC_ClockConfig+0x268>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800287e:	4a4d      	ldr	r2, [pc, #308]	; (80029b4 <HAL_RCC_ClockConfig+0x280>)
 8002880:	6812      	ldr	r2, [r2, #0]
 8002882:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8002886:	d1e0      	bne.n	800284a <HAL_RCC_ClockConfig+0x116>
          return HAL_ERROR;
 8002888:	2001      	movs	r0, #1
 800288a:	e087      	b.n	800299c <HAL_RCC_ClockConfig+0x268>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800288c:	4a49      	ldr	r2, [pc, #292]	; (80029b4 <HAL_RCC_ClockConfig+0x280>)
 800288e:	6812      	ldr	r2, [r2, #0]
 8002890:	f412 7f80 	tst.w	r2, #256	; 0x100
 8002894:	d1d9      	bne.n	800284a <HAL_RCC_ClockConfig+0x116>
          return HAL_ERROR;
 8002896:	2001      	movs	r0, #1
 8002898:	e080      	b.n	800299c <HAL_RCC_ClockConfig+0x268>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800289a:	6823      	ldr	r3, [r4, #0]
 800289c:	f013 0f02 	tst.w	r3, #2
 80028a0:	d00c      	beq.n	80028bc <HAL_RCC_ClockConfig+0x188>
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80028a2:	68e2      	ldr	r2, [r4, #12]
 80028a4:	4b43      	ldr	r3, [pc, #268]	; (80029b4 <HAL_RCC_ClockConfig+0x280>)
 80028a6:	699b      	ldr	r3, [r3, #24]
 80028a8:	f003 030f 	and.w	r3, r3, #15
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d205      	bcs.n	80028bc <HAL_RCC_ClockConfig+0x188>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028b0:	4940      	ldr	r1, [pc, #256]	; (80029b4 <HAL_RCC_ClockConfig+0x280>)
 80028b2:	698b      	ldr	r3, [r1, #24]
 80028b4:	f023 030f 	bic.w	r3, r3, #15
 80028b8:	431a      	orrs	r2, r3
 80028ba:	618a      	str	r2, [r1, #24]
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80028bc:	4b3c      	ldr	r3, [pc, #240]	; (80029b0 <HAL_RCC_ClockConfig+0x27c>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f003 030f 	and.w	r3, r3, #15
 80028c4:	42ab      	cmp	r3, r5
 80028c6:	d90a      	bls.n	80028de <HAL_RCC_ClockConfig+0x1aa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028c8:	4a39      	ldr	r2, [pc, #228]	; (80029b0 <HAL_RCC_ClockConfig+0x27c>)
 80028ca:	6813      	ldr	r3, [r2, #0]
 80028cc:	f023 030f 	bic.w	r3, r3, #15
 80028d0:	432b      	orrs	r3, r5
 80028d2:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028d4:	6813      	ldr	r3, [r2, #0]
 80028d6:	f003 030f 	and.w	r3, r3, #15
 80028da:	42ab      	cmp	r3, r5
 80028dc:	d165      	bne.n	80029aa <HAL_RCC_ClockConfig+0x276>
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80028de:	6823      	ldr	r3, [r4, #0]
 80028e0:	f013 0f04 	tst.w	r3, #4
 80028e4:	d00c      	beq.n	8002900 <HAL_RCC_ClockConfig+0x1cc>
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80028e6:	6922      	ldr	r2, [r4, #16]
 80028e8:	4b32      	ldr	r3, [pc, #200]	; (80029b4 <HAL_RCC_ClockConfig+0x280>)
 80028ea:	699b      	ldr	r3, [r3, #24]
 80028ec:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d205      	bcs.n	8002900 <HAL_RCC_ClockConfig+0x1cc>
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80028f4:	492f      	ldr	r1, [pc, #188]	; (80029b4 <HAL_RCC_ClockConfig+0x280>)
 80028f6:	698b      	ldr	r3, [r1, #24]
 80028f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028fc:	431a      	orrs	r2, r3
 80028fe:	618a      	str	r2, [r1, #24]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002900:	6823      	ldr	r3, [r4, #0]
 8002902:	f013 0f08 	tst.w	r3, #8
 8002906:	d00c      	beq.n	8002922 <HAL_RCC_ClockConfig+0x1ee>
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002908:	6962      	ldr	r2, [r4, #20]
 800290a:	4b2a      	ldr	r3, [pc, #168]	; (80029b4 <HAL_RCC_ClockConfig+0x280>)
 800290c:	69db      	ldr	r3, [r3, #28]
 800290e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002912:	429a      	cmp	r2, r3
 8002914:	d205      	bcs.n	8002922 <HAL_RCC_ClockConfig+0x1ee>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002916:	4927      	ldr	r1, [pc, #156]	; (80029b4 <HAL_RCC_ClockConfig+0x280>)
 8002918:	69cb      	ldr	r3, [r1, #28]
 800291a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800291e:	431a      	orrs	r2, r3
 8002920:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002922:	6823      	ldr	r3, [r4, #0]
 8002924:	f013 0f10 	tst.w	r3, #16
 8002928:	d00c      	beq.n	8002944 <HAL_RCC_ClockConfig+0x210>
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800292a:	69a2      	ldr	r2, [r4, #24]
 800292c:	4b21      	ldr	r3, [pc, #132]	; (80029b4 <HAL_RCC_ClockConfig+0x280>)
 800292e:	69db      	ldr	r3, [r3, #28]
 8002930:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002934:	429a      	cmp	r2, r3
 8002936:	d205      	bcs.n	8002944 <HAL_RCC_ClockConfig+0x210>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002938:	491e      	ldr	r1, [pc, #120]	; (80029b4 <HAL_RCC_ClockConfig+0x280>)
 800293a:	69cb      	ldr	r3, [r1, #28]
 800293c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002940:	431a      	orrs	r2, r3
 8002942:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002944:	6823      	ldr	r3, [r4, #0]
 8002946:	f013 0f20 	tst.w	r3, #32
 800294a:	d00c      	beq.n	8002966 <HAL_RCC_ClockConfig+0x232>
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800294c:	69e2      	ldr	r2, [r4, #28]
 800294e:	4b19      	ldr	r3, [pc, #100]	; (80029b4 <HAL_RCC_ClockConfig+0x280>)
 8002950:	6a1b      	ldr	r3, [r3, #32]
 8002952:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002956:	429a      	cmp	r2, r3
 8002958:	d205      	bcs.n	8002966 <HAL_RCC_ClockConfig+0x232>
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800295a:	4916      	ldr	r1, [pc, #88]	; (80029b4 <HAL_RCC_ClockConfig+0x280>)
 800295c:	6a0b      	ldr	r3, [r1, #32]
 800295e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002962:	431a      	orrs	r2, r3
 8002964:	620a      	str	r2, [r1, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002966:	f7ff fdeb 	bl	8002540 <HAL_RCC_GetSysClockFreq>
 800296a:	4912      	ldr	r1, [pc, #72]	; (80029b4 <HAL_RCC_ClockConfig+0x280>)
 800296c:	698b      	ldr	r3, [r1, #24]
 800296e:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8002972:	4a11      	ldr	r2, [pc, #68]	; (80029b8 <HAL_RCC_ClockConfig+0x284>)
 8002974:	5cd3      	ldrb	r3, [r2, r3]
 8002976:	f003 031f 	and.w	r3, r3, #31
 800297a:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800297c:	698b      	ldr	r3, [r1, #24]
 800297e:	f003 030f 	and.w	r3, r3, #15
 8002982:	5cd3      	ldrb	r3, [r2, r3]
 8002984:	f003 031f 	and.w	r3, r3, #31
 8002988:	fa20 f303 	lsr.w	r3, r0, r3
 800298c:	4a0b      	ldr	r2, [pc, #44]	; (80029bc <HAL_RCC_ClockConfig+0x288>)
 800298e:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 8002990:	4b0b      	ldr	r3, [pc, #44]	; (80029c0 <HAL_RCC_ClockConfig+0x28c>)
 8002992:	6018      	str	r0, [r3, #0]
  halstatus = HAL_InitTick (uwTickPrio);
 8002994:	4b0b      	ldr	r3, [pc, #44]	; (80029c4 <HAL_RCC_ClockConfig+0x290>)
 8002996:	6818      	ldr	r0, [r3, #0]
 8002998:	f005 f9e4 	bl	8007d64 <HAL_InitTick>
}
 800299c:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800299e:	2001      	movs	r0, #1
}
 80029a0:	4770      	bx	lr
      return HAL_ERROR;
 80029a2:	2001      	movs	r0, #1
 80029a4:	e7fa      	b.n	800299c <HAL_RCC_ClockConfig+0x268>
          return HAL_ERROR;
 80029a6:	2001      	movs	r0, #1
 80029a8:	e7f8      	b.n	800299c <HAL_RCC_ClockConfig+0x268>
      return HAL_ERROR;
 80029aa:	2001      	movs	r0, #1
 80029ac:	e7f6      	b.n	800299c <HAL_RCC_ClockConfig+0x268>
 80029ae:	bf00      	nop
 80029b0:	52002000 	.word	0x52002000
 80029b4:	58024400 	.word	0x58024400
 80029b8:	08009528 	.word	0x08009528
 80029bc:	2000011c 	.word	0x2000011c
 80029c0:	20000118 	.word	0x20000118
 80029c4:	20000004 	.word	0x20000004

080029c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029c8:	b508      	push	{r3, lr}
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80029ca:	f7ff fdb9 	bl	8002540 <HAL_RCC_GetSysClockFreq>
 80029ce:	4a0b      	ldr	r2, [pc, #44]	; (80029fc <HAL_RCC_GetHCLKFreq+0x34>)
 80029d0:	6993      	ldr	r3, [r2, #24]
 80029d2:	f3c3 2303 	ubfx	r3, r3, #8, #4
 80029d6:	490a      	ldr	r1, [pc, #40]	; (8002a00 <HAL_RCC_GetHCLKFreq+0x38>)
 80029d8:	5ccb      	ldrb	r3, [r1, r3]
 80029da:	f003 031f 	and.w	r3, r3, #31
 80029de:	fa20 f303 	lsr.w	r3, r0, r3
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80029e2:	6992      	ldr	r2, [r2, #24]
 80029e4:	f002 020f 	and.w	r2, r2, #15
 80029e8:	5c88      	ldrb	r0, [r1, r2]
 80029ea:	f000 001f 	and.w	r0, r0, #31
 80029ee:	fa23 f000 	lsr.w	r0, r3, r0
 80029f2:	4a04      	ldr	r2, [pc, #16]	; (8002a04 <HAL_RCC_GetHCLKFreq+0x3c>)
 80029f4:	6010      	str	r0, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80029f6:	4a04      	ldr	r2, [pc, #16]	; (8002a08 <HAL_RCC_GetHCLKFreq+0x40>)
 80029f8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 80029fa:	bd08      	pop	{r3, pc}
 80029fc:	58024400 	.word	0x58024400
 8002a00:	08009528 	.word	0x08009528
 8002a04:	2000011c 	.word	0x2000011c
 8002a08:	20000118 	.word	0x20000118

08002a0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a0c:	b508      	push	{r3, lr}
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002a0e:	f7ff ffdb 	bl	80029c8 <HAL_RCC_GetHCLKFreq>
 8002a12:	4b05      	ldr	r3, [pc, #20]	; (8002a28 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002a14:	69db      	ldr	r3, [r3, #28]
 8002a16:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8002a1a:	4a04      	ldr	r2, [pc, #16]	; (8002a2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002a1c:	5cd3      	ldrb	r3, [r2, r3]
 8002a1e:	f003 031f 	and.w	r3, r3, #31
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8002a22:	40d8      	lsrs	r0, r3
 8002a24:	bd08      	pop	{r3, pc}
 8002a26:	bf00      	nop
 8002a28:	58024400 	.word	0x58024400
 8002a2c:	08009528 	.word	0x08009528

08002a30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a30:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8002a32:	f7ff ffc9 	bl	80029c8 <HAL_RCC_GetHCLKFreq>
 8002a36:	4b05      	ldr	r3, [pc, #20]	; (8002a4c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002a38:	69db      	ldr	r3, [r3, #28]
 8002a3a:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8002a3e:	4a04      	ldr	r2, [pc, #16]	; (8002a50 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a40:	5cd3      	ldrb	r3, [r2, r3]
 8002a42:	f003 031f 	and.w	r3, r3, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8002a46:	40d8      	lsrs	r0, r3
 8002a48:	bd08      	pop	{r3, pc}
 8002a4a:	bf00      	nop
 8002a4c:	58024400 	.word	0x58024400
 8002a50:	08009528 	.word	0x08009528

08002a54 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8002a54:	233f      	movs	r3, #63	; 0x3f
 8002a56:	6003      	str	r3, [r0, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002a58:	4b11      	ldr	r3, [pc, #68]	; (8002aa0 <HAL_RCC_GetClockConfig+0x4c>)
 8002a5a:	691a      	ldr	r2, [r3, #16]
 8002a5c:	f002 0207 	and.w	r2, r2, #7
 8002a60:	6042      	str	r2, [r0, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8002a62:	699a      	ldr	r2, [r3, #24]
 8002a64:	f402 6270 	and.w	r2, r2, #3840	; 0xf00
 8002a68:	6082      	str	r2, [r0, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8002a6a:	699a      	ldr	r2, [r3, #24]
 8002a6c:	f002 020f 	and.w	r2, r2, #15
 8002a70:	60c2      	str	r2, [r0, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8002a72:	699a      	ldr	r2, [r3, #24]
 8002a74:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8002a78:	6102      	str	r2, [r0, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8002a7a:	69da      	ldr	r2, [r3, #28]
 8002a7c:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8002a80:	6142      	str	r2, [r0, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8002a82:	69da      	ldr	r2, [r3, #28]
 8002a84:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8002a88:	6182      	str	r2, [r0, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8002a8a:	6a1b      	ldr	r3, [r3, #32]
 8002a8c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002a90:	61c3      	str	r3, [r0, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002a92:	4b04      	ldr	r3, [pc, #16]	; (8002aa4 <HAL_RCC_GetClockConfig+0x50>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f003 030f 	and.w	r3, r3, #15
 8002a9a:	600b      	str	r3, [r1, #0]
}
 8002a9c:	4770      	bx	lr
 8002a9e:	bf00      	nop
 8002aa0:	58024400 	.word	0x58024400
 8002aa4:	52002000 	.word	0x52002000

08002aa8 <RCCEx_PLL2_Config>:
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8002aa8:	4b40      	ldr	r3, [pc, #256]	; (8002bac <RCCEx_PLL2_Config+0x104>)
 8002aaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002aac:	f003 0303 	and.w	r3, r3, #3
 8002ab0:	2b03      	cmp	r3, #3
 8002ab2:	d079      	beq.n	8002ba8 <RCCEx_PLL2_Config+0x100>
{
 8002ab4:	b570      	push	{r4, r5, r6, lr}
 8002ab6:	4605      	mov	r5, r0
 8002ab8:	460e      	mov	r6, r1


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8002aba:	4a3c      	ldr	r2, [pc, #240]	; (8002bac <RCCEx_PLL2_Config+0x104>)
 8002abc:	6813      	ldr	r3, [r2, #0]
 8002abe:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002ac2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ac4:	f7fd fe12 	bl	80006ec <HAL_GetTick>
 8002ac8:	4604      	mov	r4, r0

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8002aca:	4b38      	ldr	r3, [pc, #224]	; (8002bac <RCCEx_PLL2_Config+0x104>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8002ad2:	d006      	beq.n	8002ae2 <RCCEx_PLL2_Config+0x3a>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8002ad4:	f7fd fe0a 	bl	80006ec <HAL_GetTick>
 8002ad8:	1b03      	subs	r3, r0, r4
 8002ada:	2b02      	cmp	r3, #2
 8002adc:	d9f5      	bls.n	8002aca <RCCEx_PLL2_Config+0x22>
      {
        return HAL_TIMEOUT;
 8002ade:	2003      	movs	r0, #3

  }


  return status;
}
 8002ae0:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8002ae2:	4b32      	ldr	r3, [pc, #200]	; (8002bac <RCCEx_PLL2_Config+0x104>)
 8002ae4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002ae6:	f422 327c 	bic.w	r2, r2, #258048	; 0x3f000
 8002aea:	6829      	ldr	r1, [r5, #0]
 8002aec:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
 8002af0:	629a      	str	r2, [r3, #40]	; 0x28
 8002af2:	686a      	ldr	r2, [r5, #4]
 8002af4:	3a01      	subs	r2, #1
 8002af6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002afa:	68a9      	ldr	r1, [r5, #8]
 8002afc:	3901      	subs	r1, #1
 8002afe:	0249      	lsls	r1, r1, #9
 8002b00:	b289      	uxth	r1, r1
 8002b02:	430a      	orrs	r2, r1
 8002b04:	68e9      	ldr	r1, [r5, #12]
 8002b06:	3901      	subs	r1, #1
 8002b08:	0409      	lsls	r1, r1, #16
 8002b0a:	f401 01fe 	and.w	r1, r1, #8323072	; 0x7f0000
 8002b0e:	430a      	orrs	r2, r1
 8002b10:	6929      	ldr	r1, [r5, #16]
 8002b12:	3901      	subs	r1, #1
 8002b14:	0609      	lsls	r1, r1, #24
 8002b16:	f001 41fe 	and.w	r1, r1, #2130706432	; 0x7f000000
 8002b1a:	430a      	orrs	r2, r1
 8002b1c:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8002b1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b20:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002b24:	6969      	ldr	r1, [r5, #20]
 8002b26:	430a      	orrs	r2, r1
 8002b28:	62da      	str	r2, [r3, #44]	; 0x2c
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8002b2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b2c:	f022 0220 	bic.w	r2, r2, #32
 8002b30:	69a9      	ldr	r1, [r5, #24]
 8002b32:	430a      	orrs	r2, r1
 8002b34:	62da      	str	r2, [r3, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 8002b36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b38:	f022 0210 	bic.w	r2, r2, #16
 8002b3c:	62da      	str	r2, [r3, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8002b3e:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002b40:	4a1b      	ldr	r2, [pc, #108]	; (8002bb0 <RCCEx_PLL2_Config+0x108>)
 8002b42:	400a      	ands	r2, r1
 8002b44:	69e9      	ldr	r1, [r5, #28]
 8002b46:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8002b4a:	63da      	str	r2, [r3, #60]	; 0x3c
    __HAL_RCC_PLL2FRACN_ENABLE();
 8002b4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b4e:	f042 0210 	orr.w	r2, r2, #16
 8002b52:	62da      	str	r2, [r3, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8002b54:	b9c6      	cbnz	r6, 8002b88 <RCCEx_PLL2_Config+0xe0>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8002b56:	461a      	mov	r2, r3
 8002b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b5a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002b5e:	62d3      	str	r3, [r2, #44]	; 0x2c
    __HAL_RCC_PLL2_ENABLE();
 8002b60:	4a12      	ldr	r2, [pc, #72]	; (8002bac <RCCEx_PLL2_Config+0x104>)
 8002b62:	6813      	ldr	r3, [r2, #0]
 8002b64:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002b68:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002b6a:	f7fd fdbf 	bl	80006ec <HAL_GetTick>
 8002b6e:	4604      	mov	r4, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8002b70:	4b0e      	ldr	r3, [pc, #56]	; (8002bac <RCCEx_PLL2_Config+0x104>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8002b78:	d114      	bne.n	8002ba4 <RCCEx_PLL2_Config+0xfc>
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8002b7a:	f7fd fdb7 	bl	80006ec <HAL_GetTick>
 8002b7e:	1b00      	subs	r0, r0, r4
 8002b80:	2802      	cmp	r0, #2
 8002b82:	d9f5      	bls.n	8002b70 <RCCEx_PLL2_Config+0xc8>
        return HAL_TIMEOUT;
 8002b84:	2003      	movs	r0, #3
 8002b86:	e7ab      	b.n	8002ae0 <RCCEx_PLL2_Config+0x38>
    else if(Divider == DIVIDER_Q_UPDATE)
 8002b88:	2e01      	cmp	r6, #1
 8002b8a:	d005      	beq.n	8002b98 <RCCEx_PLL2_Config+0xf0>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8002b8c:	4a07      	ldr	r2, [pc, #28]	; (8002bac <RCCEx_PLL2_Config+0x104>)
 8002b8e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002b90:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002b94:	62d3      	str	r3, [r2, #44]	; 0x2c
 8002b96:	e7e3      	b.n	8002b60 <RCCEx_PLL2_Config+0xb8>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8002b98:	4a04      	ldr	r2, [pc, #16]	; (8002bac <RCCEx_PLL2_Config+0x104>)
 8002b9a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002b9c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002ba0:	62d3      	str	r3, [r2, #44]	; 0x2c
 8002ba2:	e7dd      	b.n	8002b60 <RCCEx_PLL2_Config+0xb8>
  return status;
 8002ba4:	2000      	movs	r0, #0
 8002ba6:	e79b      	b.n	8002ae0 <RCCEx_PLL2_Config+0x38>
    return HAL_ERROR;
 8002ba8:	2001      	movs	r0, #1
}
 8002baa:	4770      	bx	lr
 8002bac:	58024400 	.word	0x58024400
 8002bb0:	ffff0007 	.word	0xffff0007

08002bb4 <RCCEx_PLL3_Config>:
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8002bb4:	4b40      	ldr	r3, [pc, #256]	; (8002cb8 <RCCEx_PLL3_Config+0x104>)
 8002bb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bb8:	f003 0303 	and.w	r3, r3, #3
 8002bbc:	2b03      	cmp	r3, #3
 8002bbe:	d079      	beq.n	8002cb4 <RCCEx_PLL3_Config+0x100>
{
 8002bc0:	b570      	push	{r4, r5, r6, lr}
 8002bc2:	4605      	mov	r5, r0
 8002bc4:	460e      	mov	r6, r1


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8002bc6:	4a3c      	ldr	r2, [pc, #240]	; (8002cb8 <RCCEx_PLL3_Config+0x104>)
 8002bc8:	6813      	ldr	r3, [r2, #0]
 8002bca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002bd0:	f7fd fd8c 	bl	80006ec <HAL_GetTick>
 8002bd4:	4604      	mov	r4, r0
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8002bd6:	4b38      	ldr	r3, [pc, #224]	; (8002cb8 <RCCEx_PLL3_Config+0x104>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8002bde:	d006      	beq.n	8002bee <RCCEx_PLL3_Config+0x3a>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8002be0:	f7fd fd84 	bl	80006ec <HAL_GetTick>
 8002be4:	1b03      	subs	r3, r0, r4
 8002be6:	2b02      	cmp	r3, #2
 8002be8:	d9f5      	bls.n	8002bd6 <RCCEx_PLL3_Config+0x22>
      {
        return HAL_TIMEOUT;
 8002bea:	2003      	movs	r0, #3

  }


  return status;
}
 8002bec:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8002bee:	4b32      	ldr	r3, [pc, #200]	; (8002cb8 <RCCEx_PLL3_Config+0x104>)
 8002bf0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002bf2:	f022 727c 	bic.w	r2, r2, #66060288	; 0x3f00000
 8002bf6:	6829      	ldr	r1, [r5, #0]
 8002bf8:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8002bfc:	629a      	str	r2, [r3, #40]	; 0x28
 8002bfe:	686a      	ldr	r2, [r5, #4]
 8002c00:	3a01      	subs	r2, #1
 8002c02:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c06:	68a9      	ldr	r1, [r5, #8]
 8002c08:	3901      	subs	r1, #1
 8002c0a:	0249      	lsls	r1, r1, #9
 8002c0c:	b289      	uxth	r1, r1
 8002c0e:	430a      	orrs	r2, r1
 8002c10:	68e9      	ldr	r1, [r5, #12]
 8002c12:	3901      	subs	r1, #1
 8002c14:	0409      	lsls	r1, r1, #16
 8002c16:	f401 01fe 	and.w	r1, r1, #8323072	; 0x7f0000
 8002c1a:	430a      	orrs	r2, r1
 8002c1c:	6929      	ldr	r1, [r5, #16]
 8002c1e:	3901      	subs	r1, #1
 8002c20:	0609      	lsls	r1, r1, #24
 8002c22:	f001 41fe 	and.w	r1, r1, #2130706432	; 0x7f000000
 8002c26:	430a      	orrs	r2, r1
 8002c28:	641a      	str	r2, [r3, #64]	; 0x40
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8002c2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c2c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002c30:	6969      	ldr	r1, [r5, #20]
 8002c32:	430a      	orrs	r2, r1
 8002c34:	62da      	str	r2, [r3, #44]	; 0x2c
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8002c36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c38:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002c3c:	69a9      	ldr	r1, [r5, #24]
 8002c3e:	430a      	orrs	r2, r1
 8002c40:	62da      	str	r2, [r3, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 8002c42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c44:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002c48:	62da      	str	r2, [r3, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8002c4a:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002c4c:	4a1b      	ldr	r2, [pc, #108]	; (8002cbc <RCCEx_PLL3_Config+0x108>)
 8002c4e:	400a      	ands	r2, r1
 8002c50:	69e9      	ldr	r1, [r5, #28]
 8002c52:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8002c56:	645a      	str	r2, [r3, #68]	; 0x44
    __HAL_RCC_PLL3FRACN_ENABLE();
 8002c58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c5a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c5e:	62da      	str	r2, [r3, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8002c60:	b9c6      	cbnz	r6, 8002c94 <RCCEx_PLL3_Config+0xe0>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8002c62:	461a      	mov	r2, r3
 8002c64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c66:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002c6a:	62d3      	str	r3, [r2, #44]	; 0x2c
    __HAL_RCC_PLL3_ENABLE();
 8002c6c:	4a12      	ldr	r2, [pc, #72]	; (8002cb8 <RCCEx_PLL3_Config+0x104>)
 8002c6e:	6813      	ldr	r3, [r2, #0]
 8002c70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c74:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002c76:	f7fd fd39 	bl	80006ec <HAL_GetTick>
 8002c7a:	4604      	mov	r4, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8002c7c:	4b0e      	ldr	r3, [pc, #56]	; (8002cb8 <RCCEx_PLL3_Config+0x104>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8002c84:	d114      	bne.n	8002cb0 <RCCEx_PLL3_Config+0xfc>
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8002c86:	f7fd fd31 	bl	80006ec <HAL_GetTick>
 8002c8a:	1b00      	subs	r0, r0, r4
 8002c8c:	2802      	cmp	r0, #2
 8002c8e:	d9f5      	bls.n	8002c7c <RCCEx_PLL3_Config+0xc8>
        return HAL_TIMEOUT;
 8002c90:	2003      	movs	r0, #3
 8002c92:	e7ab      	b.n	8002bec <RCCEx_PLL3_Config+0x38>
    else if(Divider == DIVIDER_Q_UPDATE)
 8002c94:	2e01      	cmp	r6, #1
 8002c96:	d005      	beq.n	8002ca4 <RCCEx_PLL3_Config+0xf0>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8002c98:	4a07      	ldr	r2, [pc, #28]	; (8002cb8 <RCCEx_PLL3_Config+0x104>)
 8002c9a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002c9c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ca0:	62d3      	str	r3, [r2, #44]	; 0x2c
 8002ca2:	e7e3      	b.n	8002c6c <RCCEx_PLL3_Config+0xb8>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8002ca4:	4a04      	ldr	r2, [pc, #16]	; (8002cb8 <RCCEx_PLL3_Config+0x104>)
 8002ca6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002ca8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002cac:	62d3      	str	r3, [r2, #44]	; 0x2c
 8002cae:	e7dd      	b.n	8002c6c <RCCEx_PLL3_Config+0xb8>
  return status;
 8002cb0:	2000      	movs	r0, #0
 8002cb2:	e79b      	b.n	8002bec <RCCEx_PLL3_Config+0x38>
    return HAL_ERROR;
 8002cb4:	2001      	movs	r0, #1
}
 8002cb6:	4770      	bx	lr
 8002cb8:	58024400 	.word	0x58024400
 8002cbc:	ffff0007 	.word	0xffff0007

08002cc0 <HAL_RCCEx_PeriphCLKConfig>:
{
 8002cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cc2:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002cc4:	6803      	ldr	r3, [r0, #0]
 8002cc6:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8002cca:	d030      	beq.n	8002d2e <HAL_RCCEx_PeriphCLKConfig+0x6e>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8002ccc:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8002cce:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002cd2:	d026      	beq.n	8002d22 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8002cd4:	d80e      	bhi.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x34>
 8002cd6:	b1eb      	cbz	r3, 8002d14 <HAL_RCCEx_PeriphCLKConfig+0x54>
 8002cd8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002cdc:	d107      	bne.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x2e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002cde:	2102      	movs	r1, #2
 8002ce0:	3004      	adds	r0, #4
 8002ce2:	f7ff fee1 	bl	8002aa8 <RCCEx_PLL2_Config>
 8002ce6:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8002ce8:	b145      	cbz	r5, 8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8002cea:	462e      	mov	r6, r5
 8002cec:	e021      	b.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x72>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8002cee:	2601      	movs	r6, #1
 8002cf0:	4635      	mov	r5, r6
 8002cf2:	e01e      	b.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8002cf4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002cf8:	d109      	bne.n	8002d0e <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8002cfa:	2500      	movs	r5, #0
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002cfc:	4a96      	ldr	r2, [pc, #600]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8002cfe:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8002d00:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8002d04:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8002d06:	430b      	orrs	r3, r1
 8002d08:	6513      	str	r3, [r2, #80]	; 0x50
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002d0a:	2600      	movs	r6, #0
 8002d0c:	e011      	b.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x72>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8002d0e:	2601      	movs	r6, #1
 8002d10:	4635      	mov	r5, r6
 8002d12:	e00e      	b.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x72>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002d14:	4a90      	ldr	r2, [pc, #576]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8002d16:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002d18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d1c:	62d3      	str	r3, [r2, #44]	; 0x2c
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002d1e:	2500      	movs	r5, #0
 8002d20:	e7ec      	b.n	8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3c>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002d22:	2102      	movs	r1, #2
 8002d24:	3024      	adds	r0, #36	; 0x24
 8002d26:	f7ff ff45 	bl	8002bb4 <RCCEx_PLL3_Config>
 8002d2a:	4605      	mov	r5, r0
      break;
 8002d2c:	e7dc      	b.n	8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x28>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002d2e:	2600      	movs	r6, #0
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002d30:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002d32:	6823      	ldr	r3, [r4, #0]
 8002d34:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002d38:	d014      	beq.n	8002d64 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    switch(PeriphClkInit->Sai1ClockSelection)
 8002d3a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002d3c:	2b04      	cmp	r3, #4
 8002d3e:	d830      	bhi.n	8002da2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002d40:	e8df f003 	tbb	[pc, r3]
 8002d44:	08282203 	.word	0x08282203
 8002d48:	08          	.byte	0x08
 8002d49:	00          	.byte	0x00
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002d4a:	4a83      	ldr	r2, [pc, #524]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8002d4c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002d4e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d52:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8002d54:	bb45      	cbnz	r5, 8002da8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002d56:	4a80      	ldr	r2, [pc, #512]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8002d58:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8002d5a:	f023 0307 	bic.w	r3, r3, #7
 8002d5e:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8002d60:	430b      	orrs	r3, r1
 8002d62:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8002d64:	6823      	ldr	r3, [r4, #0]
 8002d66:	f413 7f00 	tst.w	r3, #512	; 0x200
 8002d6a:	d02f      	beq.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x10c>
    switch(PeriphClkInit->Sai23ClockSelection)
 8002d6c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002d6e:	2b80      	cmp	r3, #128	; 0x80
 8002d70:	d04a      	beq.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0x148>
 8002d72:	d81e      	bhi.n	8002db2 <HAL_RCCEx_PeriphCLKConfig+0xf2>
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d041      	beq.n	8002dfc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002d78:	2b40      	cmp	r3, #64	; 0x40
 8002d7a:	d117      	bne.n	8002dac <HAL_RCCEx_PeriphCLKConfig+0xec>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002d7c:	2100      	movs	r1, #0
 8002d7e:	1d20      	adds	r0, r4, #4
 8002d80:	f7ff fe92 	bl	8002aa8 <RCCEx_PLL2_Config>
 8002d84:	4605      	mov	r5, r0
      break;
 8002d86:	e019      	b.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0xfc>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002d88:	2100      	movs	r1, #0
 8002d8a:	1d20      	adds	r0, r4, #4
 8002d8c:	f7ff fe8c 	bl	8002aa8 <RCCEx_PLL2_Config>
 8002d90:	4605      	mov	r5, r0
      break;
 8002d92:	e7df      	b.n	8002d54 <HAL_RCCEx_PeriphCLKConfig+0x94>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002d94:	2100      	movs	r1, #0
 8002d96:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002d9a:	f7ff ff0b 	bl	8002bb4 <RCCEx_PLL3_Config>
 8002d9e:	4605      	mov	r5, r0
      break;
 8002da0:	e7d8      	b.n	8002d54 <HAL_RCCEx_PeriphCLKConfig+0x94>
    switch(PeriphClkInit->Sai1ClockSelection)
 8002da2:	2601      	movs	r6, #1
 8002da4:	4635      	mov	r5, r6
 8002da6:	e7dd      	b.n	8002d64 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8002da8:	462e      	mov	r6, r5
 8002daa:	e7db      	b.n	8002d64 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    switch(PeriphClkInit->Sai23ClockSelection)
 8002dac:	2601      	movs	r6, #1
 8002dae:	4635      	mov	r5, r6
 8002db0:	e00c      	b.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002db2:	2bc0      	cmp	r3, #192	; 0xc0
 8002db4:	d002      	beq.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0xfc>
 8002db6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002dba:	d11c      	bne.n	8002df6 <HAL_RCCEx_PeriphCLKConfig+0x136>
    if(ret == HAL_OK)
 8002dbc:	bb5d      	cbnz	r5, 8002e16 <HAL_RCCEx_PeriphCLKConfig+0x156>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8002dbe:	4a66      	ldr	r2, [pc, #408]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8002dc0:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8002dc2:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
 8002dc6:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8002dc8:	430b      	orrs	r3, r1
 8002dca:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8002dcc:	6823      	ldr	r3, [r4, #0]
 8002dce:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002dd2:	d034      	beq.n	8002e3e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    switch(PeriphClkInit->Sai4AClockSelection)
 8002dd4:	f8d4 30a4 	ldr.w	r3, [r4, #164]	; 0xa4
 8002dd8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ddc:	d04d      	beq.n	8002e7a <HAL_RCCEx_PeriphCLKConfig+0x1ba>
 8002dde:	d81f      	bhi.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d044      	beq.n	8002e6e <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8002de4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002de8:	d117      	bne.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x15a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002dea:	2100      	movs	r1, #0
 8002dec:	1d20      	adds	r0, r4, #4
 8002dee:	f7ff fe5b 	bl	8002aa8 <RCCEx_PLL2_Config>
 8002df2:	4605      	mov	r5, r0
      break;
 8002df4:	e01a      	b.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x16c>
    switch(PeriphClkInit->Sai23ClockSelection)
 8002df6:	2601      	movs	r6, #1
 8002df8:	4635      	mov	r5, r6
 8002dfa:	e7e7      	b.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002dfc:	4a56      	ldr	r2, [pc, #344]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8002dfe:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002e00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e04:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8002e06:	e7d9      	b.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0xfc>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002e08:	2100      	movs	r1, #0
 8002e0a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002e0e:	f7ff fed1 	bl	8002bb4 <RCCEx_PLL3_Config>
 8002e12:	4605      	mov	r5, r0
      break;
 8002e14:	e7d2      	b.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0xfc>
 8002e16:	462e      	mov	r6, r5
 8002e18:	e7d8      	b.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x10c>
    switch(PeriphClkInit->Sai4AClockSelection)
 8002e1a:	2601      	movs	r6, #1
 8002e1c:	4635      	mov	r5, r6
 8002e1e:	e00e      	b.n	8002e3e <HAL_RCCEx_PeriphCLKConfig+0x17e>
 8002e20:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8002e24:	d002      	beq.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8002e26:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002e2a:	d11d      	bne.n	8002e68 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    if(ret == HAL_OK)
 8002e2c:	bb65      	cbnz	r5, 8002e88 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8002e2e:	4a4a      	ldr	r2, [pc, #296]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8002e30:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002e32:	f423 0360 	bic.w	r3, r3, #14680064	; 0xe00000
 8002e36:	f8d4 10a4 	ldr.w	r1, [r4, #164]	; 0xa4
 8002e3a:	430b      	orrs	r3, r1
 8002e3c:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8002e3e:	6823      	ldr	r3, [r4, #0]
 8002e40:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8002e44:	d035      	beq.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x1f2>
    switch(PeriphClkInit->Sai4BClockSelection)
 8002e46:	f8d4 30a8 	ldr.w	r3, [r4, #168]	; 0xa8
 8002e4a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002e4e:	d053      	beq.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x238>
 8002e50:	d81f      	bhi.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d04a      	beq.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x22c>
 8002e56:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002e5a:	d117      	bne.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002e5c:	2100      	movs	r1, #0
 8002e5e:	1d20      	adds	r0, r4, #4
 8002e60:	f7ff fe22 	bl	8002aa8 <RCCEx_PLL2_Config>
 8002e64:	4605      	mov	r5, r0
      break;
 8002e66:	e01a      	b.n	8002e9e <HAL_RCCEx_PeriphCLKConfig+0x1de>
    switch(PeriphClkInit->Sai4AClockSelection)
 8002e68:	2601      	movs	r6, #1
 8002e6a:	4635      	mov	r5, r6
 8002e6c:	e7e7      	b.n	8002e3e <HAL_RCCEx_PeriphCLKConfig+0x17e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002e6e:	4a3a      	ldr	r2, [pc, #232]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8002e70:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002e72:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e76:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8002e78:	e7d8      	b.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x16c>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002e7a:	2100      	movs	r1, #0
 8002e7c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002e80:	f7ff fe98 	bl	8002bb4 <RCCEx_PLL3_Config>
 8002e84:	4605      	mov	r5, r0
      break;
 8002e86:	e7d1      	b.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8002e88:	462e      	mov	r6, r5
 8002e8a:	e7d8      	b.n	8002e3e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    switch(PeriphClkInit->Sai4BClockSelection)
 8002e8c:	2601      	movs	r6, #1
 8002e8e:	4635      	mov	r5, r6
 8002e90:	e00f      	b.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x1f2>
 8002e92:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002e96:	d002      	beq.n	8002e9e <HAL_RCCEx_PeriphCLKConfig+0x1de>
 8002e98:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002e9c:	d123      	bne.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x226>
    if(ret == HAL_OK)
 8002e9e:	2d00      	cmp	r5, #0
 8002ea0:	d131      	bne.n	8002f06 <HAL_RCCEx_PeriphCLKConfig+0x246>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8002ea2:	4a2d      	ldr	r2, [pc, #180]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8002ea4:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002ea6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002eaa:	f8d4 10a8 	ldr.w	r1, [r4, #168]	; 0xa8
 8002eae:	430b      	orrs	r3, r1
 8002eb0:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002eb2:	6823      	ldr	r3, [r4, #0]
 8002eb4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002eb8:	d02e      	beq.n	8002f18 <HAL_RCCEx_PeriphCLKConfig+0x258>
    switch(PeriphClkInit->QspiClockSelection)
 8002eba:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8002ebc:	2b20      	cmp	r3, #32
 8002ebe:	d03f      	beq.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0x280>
 8002ec0:	d826      	bhi.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x250>
 8002ec2:	b133      	cbz	r3, 8002ed2 <HAL_RCCEx_PeriphCLKConfig+0x212>
 8002ec4:	2b10      	cmp	r3, #16
 8002ec6:	d120      	bne.n	8002f0a <HAL_RCCEx_PeriphCLKConfig+0x24a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ec8:	4a23      	ldr	r2, [pc, #140]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8002eca:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002ecc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ed0:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8002ed2:	2d00      	cmp	r5, #0
 8002ed4:	d13a      	bne.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002ed6:	4a20      	ldr	r2, [pc, #128]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8002ed8:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002eda:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002ede:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8002ee0:	430b      	orrs	r3, r1
 8002ee2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ee4:	e018      	b.n	8002f18 <HAL_RCCEx_PeriphCLKConfig+0x258>
    switch(PeriphClkInit->Sai4BClockSelection)
 8002ee6:	2601      	movs	r6, #1
 8002ee8:	4635      	mov	r5, r6
 8002eea:	e7e2      	b.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x1f2>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002eec:	4a1a      	ldr	r2, [pc, #104]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8002eee:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002ef0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ef4:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8002ef6:	e7d2      	b.n	8002e9e <HAL_RCCEx_PeriphCLKConfig+0x1de>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002ef8:	2100      	movs	r1, #0
 8002efa:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002efe:	f7ff fe59 	bl	8002bb4 <RCCEx_PLL3_Config>
 8002f02:	4605      	mov	r5, r0
      break;
 8002f04:	e7cb      	b.n	8002e9e <HAL_RCCEx_PeriphCLKConfig+0x1de>
 8002f06:	462e      	mov	r6, r5
 8002f08:	e7d3      	b.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x1f2>
    switch(PeriphClkInit->QspiClockSelection)
 8002f0a:	2601      	movs	r6, #1
 8002f0c:	4635      	mov	r5, r6
 8002f0e:	e003      	b.n	8002f18 <HAL_RCCEx_PeriphCLKConfig+0x258>
 8002f10:	2b30      	cmp	r3, #48	; 0x30
 8002f12:	d0de      	beq.n	8002ed2 <HAL_RCCEx_PeriphCLKConfig+0x212>
 8002f14:	2601      	movs	r6, #1
 8002f16:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002f18:	6823      	ldr	r3, [r4, #0]
 8002f1a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8002f1e:	d02c      	beq.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
    switch(PeriphClkInit->Spi123ClockSelection)
 8002f20:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002f22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f26:	d04d      	beq.n	8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x304>
 8002f28:	d818      	bhi.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0x29c>
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d044      	beq.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
 8002f2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f32:	d10d      	bne.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x290>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002f34:	2100      	movs	r1, #0
 8002f36:	1d20      	adds	r0, r4, #4
 8002f38:	f7ff fdb6 	bl	8002aa8 <RCCEx_PLL2_Config>
 8002f3c:	4605      	mov	r5, r0
      break;
 8002f3e:	e013      	b.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002f40:	2102      	movs	r1, #2
 8002f42:	1d20      	adds	r0, r4, #4
 8002f44:	f7ff fdb0 	bl	8002aa8 <RCCEx_PLL2_Config>
 8002f48:	4605      	mov	r5, r0
      break;
 8002f4a:	e7c2      	b.n	8002ed2 <HAL_RCCEx_PeriphCLKConfig+0x212>
 8002f4c:	462e      	mov	r6, r5
 8002f4e:	e7e3      	b.n	8002f18 <HAL_RCCEx_PeriphCLKConfig+0x258>
    switch(PeriphClkInit->Spi123ClockSelection)
 8002f50:	2601      	movs	r6, #1
 8002f52:	4635      	mov	r5, r6
 8002f54:	e011      	b.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8002f56:	bf00      	nop
 8002f58:	58024400 	.word	0x58024400
 8002f5c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002f60:	d002      	beq.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002f62:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002f66:	d124      	bne.n	8002fb2 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    if(ret == HAL_OK)
 8002f68:	2d00      	cmp	r5, #0
 8002f6a:	d132      	bne.n	8002fd2 <HAL_RCCEx_PeriphCLKConfig+0x312>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002f6c:	4a98      	ldr	r2, [pc, #608]	; (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002f6e:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8002f70:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002f74:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8002f76:	430b      	orrs	r3, r1
 8002f78:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002f7a:	6823      	ldr	r3, [r4, #0]
 8002f7c:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8002f80:	d037      	beq.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0x332>
    switch(PeriphClkInit->Spi45ClockSelection)
 8002f82:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002f84:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002f88:	d051      	beq.n	800302e <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8002f8a:	d827      	bhi.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8002f8c:	b13b      	cbz	r3, 8002f9e <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8002f8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f92:	d120      	bne.n	8002fd6 <HAL_RCCEx_PeriphCLKConfig+0x316>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002f94:	2101      	movs	r1, #1
 8002f96:	1d20      	adds	r0, r4, #4
 8002f98:	f7ff fd86 	bl	8002aa8 <RCCEx_PLL2_Config>
 8002f9c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8002f9e:	2d00      	cmp	r5, #0
 8002fa0:	d14c      	bne.n	800303c <HAL_RCCEx_PeriphCLKConfig+0x37c>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8002fa2:	4a8b      	ldr	r2, [pc, #556]	; (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002fa4:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8002fa6:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8002faa:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8002fac:	430b      	orrs	r3, r1
 8002fae:	6513      	str	r3, [r2, #80]	; 0x50
 8002fb0:	e01f      	b.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0x332>
    switch(PeriphClkInit->Spi123ClockSelection)
 8002fb2:	2601      	movs	r6, #1
 8002fb4:	4635      	mov	r5, r6
 8002fb6:	e7e0      	b.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002fb8:	4a85      	ldr	r2, [pc, #532]	; (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002fba:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002fbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002fc0:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8002fc2:	e7d1      	b.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002fc4:	2100      	movs	r1, #0
 8002fc6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002fca:	f7ff fdf3 	bl	8002bb4 <RCCEx_PLL3_Config>
 8002fce:	4605      	mov	r5, r0
      break;
 8002fd0:	e7ca      	b.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002fd2:	462e      	mov	r6, r5
 8002fd4:	e7d1      	b.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
    switch(PeriphClkInit->Spi45ClockSelection)
 8002fd6:	2601      	movs	r6, #1
 8002fd8:	4635      	mov	r5, r6
 8002fda:	e00a      	b.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8002fdc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002fe0:	d0dd      	beq.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8002fe2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002fe6:	d0da      	beq.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8002fe8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002fec:	d0d7      	beq.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8002fee:	2601      	movs	r6, #1
 8002ff0:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002ff2:	6823      	ldr	r3, [r4, #0]
 8002ff4:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8002ff8:	d030      	beq.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x39c>
    switch(PeriphClkInit->Spi6ClockSelection)
 8002ffa:	f8d4 30ac 	ldr.w	r3, [r4, #172]	; 0xac
 8002ffe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003002:	d044      	beq.n	800308e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 8003004:	d81f      	bhi.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0x386>
 8003006:	b13b      	cbz	r3, 8003018 <HAL_RCCEx_PeriphCLKConfig+0x358>
 8003008:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800300c:	d118      	bne.n	8003040 <HAL_RCCEx_PeriphCLKConfig+0x380>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800300e:	2101      	movs	r1, #1
 8003010:	1d20      	adds	r0, r4, #4
 8003012:	f7ff fd49 	bl	8002aa8 <RCCEx_PLL2_Config>
 8003016:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003018:	2d00      	cmp	r5, #0
 800301a:	d13f      	bne.n	800309c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800301c:	4a6c      	ldr	r2, [pc, #432]	; (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 800301e:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8003020:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8003024:	f8d4 10ac 	ldr.w	r1, [r4, #172]	; 0xac
 8003028:	430b      	orrs	r3, r1
 800302a:	6593      	str	r3, [r2, #88]	; 0x58
 800302c:	e016      	b.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x39c>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800302e:	2101      	movs	r1, #1
 8003030:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003034:	f7ff fdbe 	bl	8002bb4 <RCCEx_PLL3_Config>
 8003038:	4605      	mov	r5, r0
      break;
 800303a:	e7b0      	b.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800303c:	462e      	mov	r6, r5
 800303e:	e7d8      	b.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0x332>
    switch(PeriphClkInit->Spi6ClockSelection)
 8003040:	2601      	movs	r6, #1
 8003042:	4635      	mov	r5, r6
 8003044:	e00a      	b.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x39c>
 8003046:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800304a:	d0e5      	beq.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x358>
 800304c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003050:	d0e2      	beq.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x358>
 8003052:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003056:	d0df      	beq.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x358>
 8003058:	2601      	movs	r6, #1
 800305a:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800305c:	6823      	ldr	r3, [r4, #0]
 800305e:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8003062:	d009      	beq.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    switch(PeriphClkInit->FdcanClockSelection)
 8003064:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8003066:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800306a:	d019      	beq.n	80030a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 800306c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003070:	d024      	beq.n	80030bc <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8003072:	b1d3      	cbz	r3, 80030aa <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8003074:	2601      	movs	r6, #1
 8003076:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003078:	6823      	ldr	r3, [r4, #0]
 800307a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 800307e:	d03d      	beq.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x43c>
    switch(PeriphClkInit->FmcClockSelection)
 8003080:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003082:	2b03      	cmp	r3, #3
 8003084:	d836      	bhi.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0x434>
 8003086:	e8df f003 	tbb	[pc, r3]
 800308a:	2126      	.short	0x2126
 800308c:	262f      	.short	0x262f
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800308e:	2101      	movs	r1, #1
 8003090:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003094:	f7ff fd8e 	bl	8002bb4 <RCCEx_PLL3_Config>
 8003098:	4605      	mov	r5, r0
      break;
 800309a:	e7bd      	b.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x358>
 800309c:	462e      	mov	r6, r5
 800309e:	e7dd      	b.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x39c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80030a0:	4a4b      	ldr	r2, [pc, #300]	; (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80030a2:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80030a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80030a8:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 80030aa:	b96d      	cbnz	r5, 80030c8 <HAL_RCCEx_PeriphCLKConfig+0x408>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80030ac:	4a48      	ldr	r2, [pc, #288]	; (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80030ae:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80030b0:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80030b4:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 80030b6:	430b      	orrs	r3, r1
 80030b8:	6513      	str	r3, [r2, #80]	; 0x50
 80030ba:	e7dd      	b.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80030bc:	2101      	movs	r1, #1
 80030be:	1d20      	adds	r0, r4, #4
 80030c0:	f7ff fcf2 	bl	8002aa8 <RCCEx_PLL2_Config>
 80030c4:	4605      	mov	r5, r0
      break;
 80030c6:	e7f0      	b.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 80030c8:	462e      	mov	r6, r5
 80030ca:	e7d5      	b.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80030cc:	4a40      	ldr	r2, [pc, #256]	; (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80030ce:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80030d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80030d4:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 80030d6:	b985      	cbnz	r5, 80030fa <HAL_RCCEx_PeriphCLKConfig+0x43a>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80030d8:	4a3d      	ldr	r2, [pc, #244]	; (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80030da:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80030dc:	f023 0303 	bic.w	r3, r3, #3
 80030e0:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80030e2:	430b      	orrs	r3, r1
 80030e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80030e6:	e009      	b.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x43c>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80030e8:	2102      	movs	r1, #2
 80030ea:	1d20      	adds	r0, r4, #4
 80030ec:	f7ff fcdc 	bl	8002aa8 <RCCEx_PLL2_Config>
 80030f0:	4605      	mov	r5, r0
      break;
 80030f2:	e7f0      	b.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x416>
    switch(PeriphClkInit->FmcClockSelection)
 80030f4:	2601      	movs	r6, #1
 80030f6:	4635      	mov	r5, r6
 80030f8:	e000      	b.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x43c>
 80030fa:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80030fc:	6823      	ldr	r3, [r4, #0]
 80030fe:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8003102:	d11f      	bne.n	8003144 <HAL_RCCEx_PeriphCLKConfig+0x484>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003104:	6823      	ldr	r3, [r4, #0]
 8003106:	f013 0f01 	tst.w	r3, #1
 800310a:	f000 809b 	beq.w	8003244 <HAL_RCCEx_PeriphCLKConfig+0x584>
    switch(PeriphClkInit->Usart16ClockSelection)
 800310e:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8003110:	2b28      	cmp	r3, #40	; 0x28
 8003112:	f200 8095 	bhi.w	8003240 <HAL_RCCEx_PeriphCLKConfig+0x580>
 8003116:	e8df f003 	tbb	[pc, r3]
 800311a:	9383      	.short	0x9383
 800311c:	93939393 	.word	0x93939393
 8003120:	937e9393 	.word	0x937e9393
 8003124:	93939393 	.word	0x93939393
 8003128:	938c9393 	.word	0x938c9393
 800312c:	93939393 	.word	0x93939393
 8003130:	93839393 	.word	0x93839393
 8003134:	93939393 	.word	0x93939393
 8003138:	93839393 	.word	0x93839393
 800313c:	93939393 	.word	0x93939393
 8003140:	9393      	.short	0x9393
 8003142:	83          	.byte	0x83
 8003143:	00          	.byte	0x00
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003144:	4a23      	ldr	r2, [pc, #140]	; (80031d4 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8003146:	6813      	ldr	r3, [r2, #0]
 8003148:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800314c:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800314e:	f7fd facd 	bl	80006ec <HAL_GetTick>
 8003152:	4607      	mov	r7, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003154:	4b1f      	ldr	r3, [pc, #124]	; (80031d4 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f413 7f80 	tst.w	r3, #256	; 0x100
 800315c:	d105      	bne.n	800316a <HAL_RCCEx_PeriphCLKConfig+0x4aa>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800315e:	f7fd fac5 	bl	80006ec <HAL_GetTick>
 8003162:	1bc0      	subs	r0, r0, r7
 8003164:	2864      	cmp	r0, #100	; 0x64
 8003166:	d9f5      	bls.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0x494>
        ret = HAL_TIMEOUT;
 8003168:	2503      	movs	r5, #3
    if(ret == HAL_OK)
 800316a:	2d00      	cmp	r5, #0
 800316c:	d14f      	bne.n	800320e <HAL_RCCEx_PeriphCLKConfig+0x54e>
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800316e:	4b18      	ldr	r3, [pc, #96]	; (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8003170:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003172:	f8d4 20b0 	ldr.w	r2, [r4, #176]	; 0xb0
 8003176:	4053      	eors	r3, r2
 8003178:	f413 7f40 	tst.w	r3, #768	; 0x300
 800317c:	d00c      	beq.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800317e:	4b14      	ldr	r3, [pc, #80]	; (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8003180:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003182:	f422 7240 	bic.w	r2, r2, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8003186:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8003188:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 800318c:	6719      	str	r1, [r3, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800318e:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8003190:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8003194:	6719      	str	r1, [r3, #112]	; 0x70
        RCC->BDCR = tmpreg;
 8003196:	671a      	str	r2, [r3, #112]	; 0x70
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003198:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 800319c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80031a0:	d01a      	beq.n	80031d8 <HAL_RCCEx_PeriphCLKConfig+0x518>
      if(ret == HAL_OK)
 80031a2:	2d00      	cmp	r5, #0
 80031a4:	d135      	bne.n	8003212 <HAL_RCCEx_PeriphCLKConfig+0x552>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80031a6:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 80031aa:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80031ae:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 80031b2:	d022      	beq.n	80031fa <HAL_RCCEx_PeriphCLKConfig+0x53a>
 80031b4:	4a06      	ldr	r2, [pc, #24]	; (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80031b6:	6913      	ldr	r3, [r2, #16]
 80031b8:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80031bc:	6113      	str	r3, [r2, #16]
 80031be:	4904      	ldr	r1, [pc, #16]	; (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80031c0:	6f0b      	ldr	r3, [r1, #112]	; 0x70
 80031c2:	f8d4 20b0 	ldr.w	r2, [r4, #176]	; 0xb0
 80031c6:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80031ca:	4313      	orrs	r3, r2
 80031cc:	670b      	str	r3, [r1, #112]	; 0x70
 80031ce:	e799      	b.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x444>
 80031d0:	58024400 	.word	0x58024400
 80031d4:	58024800 	.word	0x58024800
        tickstart = HAL_GetTick();
 80031d8:	f7fd fa88 	bl	80006ec <HAL_GetTick>
 80031dc:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80031de:	4b87      	ldr	r3, [pc, #540]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x73c>)
 80031e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031e2:	f013 0f02 	tst.w	r3, #2
 80031e6:	d1dc      	bne.n	80031a2 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031e8:	f7fd fa80 	bl	80006ec <HAL_GetTick>
 80031ec:	1bc0      	subs	r0, r0, r7
 80031ee:	f241 3388 	movw	r3, #5000	; 0x1388
 80031f2:	4298      	cmp	r0, r3
 80031f4:	d9f3      	bls.n	80031de <HAL_RCCEx_PeriphCLKConfig+0x51e>
            ret = HAL_TIMEOUT;
 80031f6:	2503      	movs	r5, #3
 80031f8:	e7d3      	b.n	80031a2 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80031fa:	4880      	ldr	r0, [pc, #512]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x73c>)
 80031fc:	6902      	ldr	r2, [r0, #16]
 80031fe:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 8003202:	497f      	ldr	r1, [pc, #508]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x740>)
 8003204:	ea01 1313 	and.w	r3, r1, r3, lsr #4
 8003208:	4313      	orrs	r3, r2
 800320a:	6103      	str	r3, [r0, #16]
 800320c:	e7d7      	b.n	80031be <HAL_RCCEx_PeriphCLKConfig+0x4fe>
      status = ret;
 800320e:	462e      	mov	r6, r5
 8003210:	e778      	b.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x444>
        status = ret;
 8003212:	462e      	mov	r6, r5
 8003214:	e776      	b.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x444>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003216:	2101      	movs	r1, #1
 8003218:	1d20      	adds	r0, r4, #4
 800321a:	f7ff fc45 	bl	8002aa8 <RCCEx_PLL2_Config>
 800321e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003220:	b9e5      	cbnz	r5, 800325c <HAL_RCCEx_PeriphCLKConfig+0x59c>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003222:	4a76      	ldr	r2, [pc, #472]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x73c>)
 8003224:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8003226:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 800322a:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 800322c:	430b      	orrs	r3, r1
 800322e:	6553      	str	r3, [r2, #84]	; 0x54
 8003230:	e008      	b.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x584>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003232:	2101      	movs	r1, #1
 8003234:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003238:	f7ff fcbc 	bl	8002bb4 <RCCEx_PLL3_Config>
 800323c:	4605      	mov	r5, r0
      break;
 800323e:	e7ef      	b.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x560>
    switch(PeriphClkInit->Usart16ClockSelection)
 8003240:	2601      	movs	r6, #1
 8003242:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003244:	6823      	ldr	r3, [r4, #0]
 8003246:	f013 0f02 	tst.w	r3, #2
 800324a:	d022      	beq.n	8003292 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
    switch(PeriphClkInit->Usart234578ClockSelection)
 800324c:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800324e:	2b05      	cmp	r3, #5
 8003250:	d81b      	bhi.n	800328a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
 8003252:	e8df f003 	tbb	[pc, r3]
 8003256:	050a      	.short	0x050a
 8003258:	0a0a0a13 	.word	0x0a0a0a13
 800325c:	462e      	mov	r6, r5
 800325e:	e7f1      	b.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x584>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003260:	2101      	movs	r1, #1
 8003262:	1d20      	adds	r0, r4, #4
 8003264:	f7ff fc20 	bl	8002aa8 <RCCEx_PLL2_Config>
 8003268:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800326a:	b98d      	cbnz	r5, 8003290 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800326c:	4a63      	ldr	r2, [pc, #396]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x73c>)
 800326e:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8003270:	f023 0307 	bic.w	r3, r3, #7
 8003274:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8003276:	430b      	orrs	r3, r1
 8003278:	6553      	str	r3, [r2, #84]	; 0x54
 800327a:	e00a      	b.n	8003292 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800327c:	2101      	movs	r1, #1
 800327e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003282:	f7ff fc97 	bl	8002bb4 <RCCEx_PLL3_Config>
 8003286:	4605      	mov	r5, r0
      break;
 8003288:	e7ef      	b.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x5aa>
    switch(PeriphClkInit->Usart234578ClockSelection)
 800328a:	2601      	movs	r6, #1
 800328c:	4635      	mov	r5, r6
 800328e:	e000      	b.n	8003292 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
 8003290:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003292:	6823      	ldr	r3, [r4, #0]
 8003294:	f013 0f04 	tst.w	r3, #4
 8003298:	d022      	beq.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x620>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800329a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800329e:	2b05      	cmp	r3, #5
 80032a0:	d81a      	bhi.n	80032d8 <HAL_RCCEx_PeriphCLKConfig+0x618>
 80032a2:	e8df f003 	tbb	[pc, r3]
 80032a6:	0308      	.short	0x0308
 80032a8:	08080812 	.word	0x08080812
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80032ac:	2101      	movs	r1, #1
 80032ae:	1d20      	adds	r0, r4, #4
 80032b0:	f7ff fbfa 	bl	8002aa8 <RCCEx_PLL2_Config>
 80032b4:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80032b6:	b995      	cbnz	r5, 80032de <HAL_RCCEx_PeriphCLKConfig+0x61e>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80032b8:	4a50      	ldr	r2, [pc, #320]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x73c>)
 80032ba:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80032bc:	f023 0307 	bic.w	r3, r3, #7
 80032c0:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 80032c4:	430b      	orrs	r3, r1
 80032c6:	6593      	str	r3, [r2, #88]	; 0x58
 80032c8:	e00a      	b.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x620>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80032ca:	2101      	movs	r1, #1
 80032cc:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80032d0:	f7ff fc70 	bl	8002bb4 <RCCEx_PLL3_Config>
 80032d4:	4605      	mov	r5, r0
      break;
 80032d6:	e7ee      	b.n	80032b6 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80032d8:	2601      	movs	r6, #1
 80032da:	4635      	mov	r5, r6
 80032dc:	e000      	b.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x620>
 80032de:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80032e0:	6823      	ldr	r3, [r4, #0]
 80032e2:	f013 0f20 	tst.w	r3, #32
 80032e6:	d027      	beq.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0x678>
    switch(PeriphClkInit->Lptim1ClockSelection)
 80032e8:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 80032ec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80032f0:	d040      	beq.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0x6b4>
 80032f2:	d816      	bhi.n	8003322 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80032f4:	b13b      	cbz	r3, 8003306 <HAL_RCCEx_PeriphCLKConfig+0x646>
 80032f6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80032fa:	d10f      	bne.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x65c>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80032fc:	2100      	movs	r1, #0
 80032fe:	1d20      	adds	r0, r4, #4
 8003300:	f7ff fbd2 	bl	8002aa8 <RCCEx_PLL2_Config>
 8003304:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003306:	2d00      	cmp	r5, #0
 8003308:	d13b      	bne.n	8003382 <HAL_RCCEx_PeriphCLKConfig+0x6c2>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800330a:	4a3c      	ldr	r2, [pc, #240]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x73c>)
 800330c:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800330e:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8003312:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8003316:	430b      	orrs	r3, r1
 8003318:	6553      	str	r3, [r2, #84]	; 0x54
 800331a:	e00d      	b.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0x678>
    switch(PeriphClkInit->Lptim1ClockSelection)
 800331c:	2601      	movs	r6, #1
 800331e:	4635      	mov	r5, r6
 8003320:	e00a      	b.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8003322:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003326:	d0ee      	beq.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x646>
 8003328:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800332c:	d0eb      	beq.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x646>
 800332e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003332:	d0e8      	beq.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x646>
 8003334:	2601      	movs	r6, #1
 8003336:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003338:	6823      	ldr	r3, [r4, #0]
 800333a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800333e:	d030      	beq.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8003340:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8003344:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003348:	d04b      	beq.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0x722>
 800334a:	d81f      	bhi.n	800338c <HAL_RCCEx_PeriphCLKConfig+0x6cc>
 800334c:	b13b      	cbz	r3, 800335e <HAL_RCCEx_PeriphCLKConfig+0x69e>
 800334e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003352:	d118      	bne.n	8003386 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003354:	2100      	movs	r1, #0
 8003356:	1d20      	adds	r0, r4, #4
 8003358:	f7ff fba6 	bl	8002aa8 <RCCEx_PLL2_Config>
 800335c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800335e:	2d00      	cmp	r5, #0
 8003360:	d146      	bne.n	80033f0 <HAL_RCCEx_PeriphCLKConfig+0x730>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003362:	4a26      	ldr	r2, [pc, #152]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x73c>)
 8003364:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8003366:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 800336a:	f8d4 1098 	ldr.w	r1, [r4, #152]	; 0x98
 800336e:	430b      	orrs	r3, r1
 8003370:	6593      	str	r3, [r2, #88]	; 0x58
 8003372:	e016      	b.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003374:	2102      	movs	r1, #2
 8003376:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800337a:	f7ff fc1b 	bl	8002bb4 <RCCEx_PLL3_Config>
 800337e:	4605      	mov	r5, r0
      break;
 8003380:	e7c1      	b.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x646>
 8003382:	462e      	mov	r6, r5
 8003384:	e7d8      	b.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0x678>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8003386:	2601      	movs	r6, #1
 8003388:	4635      	mov	r5, r6
 800338a:	e00a      	b.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
 800338c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003390:	d0e5      	beq.n	800335e <HAL_RCCEx_PeriphCLKConfig+0x69e>
 8003392:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003396:	d0e2      	beq.n	800335e <HAL_RCCEx_PeriphCLKConfig+0x69e>
 8003398:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800339c:	d0df      	beq.n	800335e <HAL_RCCEx_PeriphCLKConfig+0x69e>
 800339e:	2601      	movs	r6, #1
 80033a0:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80033a2:	6823      	ldr	r3, [r4, #0]
 80033a4:	f013 0f80 	tst.w	r3, #128	; 0x80
 80033a8:	d037      	beq.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x75a>
    switch(PeriphClkInit->Lptim345ClockSelection)
 80033aa:	f8d4 309c 	ldr.w	r3, [r4, #156]	; 0x9c
 80033ae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80033b2:	f000 80a2 	beq.w	80034fa <HAL_RCCEx_PeriphCLKConfig+0x83a>
 80033b6:	d825      	bhi.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x744>
 80033b8:	b13b      	cbz	r3, 80033ca <HAL_RCCEx_PeriphCLKConfig+0x70a>
 80033ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033be:	d119      	bne.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x734>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80033c0:	2100      	movs	r1, #0
 80033c2:	1d20      	adds	r0, r4, #4
 80033c4:	f7ff fb70 	bl	8002aa8 <RCCEx_PLL2_Config>
 80033c8:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80033ca:	2d00      	cmp	r5, #0
 80033cc:	f040 809c 	bne.w	8003508 <HAL_RCCEx_PeriphCLKConfig+0x848>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80033d0:	4a0a      	ldr	r2, [pc, #40]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x73c>)
 80033d2:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80033d4:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80033d8:	f8d4 109c 	ldr.w	r1, [r4, #156]	; 0x9c
 80033dc:	430b      	orrs	r3, r1
 80033de:	6593      	str	r3, [r2, #88]	; 0x58
 80033e0:	e01b      	b.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x75a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80033e2:	2102      	movs	r1, #2
 80033e4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80033e8:	f7ff fbe4 	bl	8002bb4 <RCCEx_PLL3_Config>
 80033ec:	4605      	mov	r5, r0
      break;
 80033ee:	e7b6      	b.n	800335e <HAL_RCCEx_PeriphCLKConfig+0x69e>
 80033f0:	462e      	mov	r6, r5
 80033f2:	e7d6      	b.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
    switch(PeriphClkInit->Lptim345ClockSelection)
 80033f4:	2601      	movs	r6, #1
 80033f6:	4635      	mov	r5, r6
 80033f8:	e00f      	b.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x75a>
 80033fa:	bf00      	nop
 80033fc:	58024400 	.word	0x58024400
 8003400:	00ffffcf 	.word	0x00ffffcf
 8003404:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003408:	d0df      	beq.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x70a>
 800340a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800340e:	d0dc      	beq.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x70a>
 8003410:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003414:	d0d9      	beq.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x70a>
 8003416:	2601      	movs	r6, #1
 8003418:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800341a:	6823      	ldr	r3, [r4, #0]
 800341c:	f013 0f08 	tst.w	r3, #8
 8003420:	d00c      	beq.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x77c>
    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8003422:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8003426:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800342a:	d06f      	beq.n	800350c <HAL_RCCEx_PeriphCLKConfig+0x84c>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800342c:	4a8e      	ldr	r2, [pc, #568]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800342e:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8003430:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003434:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8003438:	430b      	orrs	r3, r1
 800343a:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800343c:	6823      	ldr	r3, [r4, #0]
 800343e:	f013 0f10 	tst.w	r3, #16
 8003442:	d00c      	beq.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x79e>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8003444:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8003448:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800344c:	d067      	beq.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x85e>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800344e:	4a86      	ldr	r2, [pc, #536]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 8003450:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8003452:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003456:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 800345a:	430b      	orrs	r3, r1
 800345c:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800345e:	6823      	ldr	r3, [r4, #0]
 8003460:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8003464:	d00b      	beq.n	800347e <HAL_RCCEx_PeriphCLKConfig+0x7be>
    switch(PeriphClkInit->AdcClockSelection)
 8003466:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
 800346a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800346e:	d06e      	beq.n	800354e <HAL_RCCEx_PeriphCLKConfig+0x88e>
 8003470:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003474:	d061      	beq.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x87a>
 8003476:	2b00      	cmp	r3, #0
 8003478:	d05a      	beq.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0x870>
 800347a:	2601      	movs	r6, #1
 800347c:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800347e:	6823      	ldr	r3, [r4, #0]
 8003480:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8003484:	d00c      	beq.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0x7e0>
    switch(PeriphClkInit->UsbClockSelection)
 8003486:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 800348a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800348e:	d076      	beq.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x8be>
 8003490:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003494:	d069      	beq.n	800356a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
 8003496:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800349a:	d061      	beq.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x8a0>
 800349c:	2601      	movs	r6, #1
 800349e:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80034a0:	6823      	ldr	r3, [r4, #0]
 80034a2:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80034a6:	d007      	beq.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x7f8>
    switch(PeriphClkInit->SdmmcClockSelection)
 80034a8:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d070      	beq.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x8d0>
 80034ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034b2:	d07b      	beq.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x8ec>
 80034b4:	2601      	movs	r6, #1
 80034b6:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80034b8:	6823      	ldr	r3, [r4, #0]
 80034ba:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 80034be:	d17d      	bne.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0x8fc>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80034c0:	6823      	ldr	r3, [r4, #0]
 80034c2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80034c6:	f000 8086 	beq.w	80035d6 <HAL_RCCEx_PeriphCLKConfig+0x916>
    switch(PeriphClkInit->RngClockSelection)
 80034ca:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 80034cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80034d0:	f000 80ba 	beq.w	8003648 <HAL_RCCEx_PeriphCLKConfig+0x988>
 80034d4:	d97c      	bls.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x910>
 80034d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80034da:	d003      	beq.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0x824>
 80034dc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80034e0:	f040 80b0 	bne.w	8003644 <HAL_RCCEx_PeriphCLKConfig+0x984>
    if(ret == HAL_OK)
 80034e4:	2d00      	cmp	r5, #0
 80034e6:	f040 80b5 	bne.w	8003654 <HAL_RCCEx_PeriphCLKConfig+0x994>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80034ea:	4a5f      	ldr	r2, [pc, #380]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 80034ec:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80034ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034f2:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 80034f4:	430b      	orrs	r3, r1
 80034f6:	6553      	str	r3, [r2, #84]	; 0x54
 80034f8:	e06d      	b.n	80035d6 <HAL_RCCEx_PeriphCLKConfig+0x916>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80034fa:	2102      	movs	r1, #2
 80034fc:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003500:	f7ff fb58 	bl	8002bb4 <RCCEx_PLL3_Config>
 8003504:	4605      	mov	r5, r0
      break;
 8003506:	e760      	b.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x70a>
 8003508:	462e      	mov	r6, r5
 800350a:	e786      	b.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x75a>
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800350c:	2102      	movs	r1, #2
 800350e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003512:	f7ff fb4f 	bl	8002bb4 <RCCEx_PLL3_Config>
 8003516:	2800      	cmp	r0, #0
 8003518:	d088      	beq.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x76c>
          status = HAL_ERROR;
 800351a:	2601      	movs	r6, #1
 800351c:	e786      	b.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x76c>
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800351e:	2102      	movs	r1, #2
 8003520:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003524:	f7ff fb46 	bl	8002bb4 <RCCEx_PLL3_Config>
 8003528:	2800      	cmp	r0, #0
 800352a:	d090      	beq.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x78e>
        status = HAL_ERROR;
 800352c:	2601      	movs	r6, #1
 800352e:	e78e      	b.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x78e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003530:	2100      	movs	r1, #0
 8003532:	1d20      	adds	r0, r4, #4
 8003534:	f7ff fab8 	bl	8002aa8 <RCCEx_PLL2_Config>
 8003538:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800353a:	b97d      	cbnz	r5, 800355c <HAL_RCCEx_PeriphCLKConfig+0x89c>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800353c:	4a4a      	ldr	r2, [pc, #296]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800353e:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8003540:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003544:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 8003548:	430b      	orrs	r3, r1
 800354a:	6593      	str	r3, [r2, #88]	; 0x58
 800354c:	e797      	b.n	800347e <HAL_RCCEx_PeriphCLKConfig+0x7be>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800354e:	2102      	movs	r1, #2
 8003550:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003554:	f7ff fb2e 	bl	8002bb4 <RCCEx_PLL3_Config>
 8003558:	4605      	mov	r5, r0
      break;
 800355a:	e7ee      	b.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x87a>
 800355c:	462e      	mov	r6, r5
 800355e:	e78e      	b.n	800347e <HAL_RCCEx_PeriphCLKConfig+0x7be>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003560:	4a41      	ldr	r2, [pc, #260]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 8003562:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8003564:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003568:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 800356a:	b97d      	cbnz	r5, 800358c <HAL_RCCEx_PeriphCLKConfig+0x8cc>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800356c:	4a3e      	ldr	r2, [pc, #248]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800356e:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8003570:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8003574:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 8003578:	430b      	orrs	r3, r1
 800357a:	6553      	str	r3, [r2, #84]	; 0x54
 800357c:	e790      	b.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0x7e0>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800357e:	2101      	movs	r1, #1
 8003580:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003584:	f7ff fb16 	bl	8002bb4 <RCCEx_PLL3_Config>
 8003588:	4605      	mov	r5, r0
      break;
 800358a:	e7ee      	b.n	800356a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
 800358c:	462e      	mov	r6, r5
 800358e:	e787      	b.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0x7e0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003590:	4a35      	ldr	r2, [pc, #212]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 8003592:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8003594:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003598:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 800359a:	b96d      	cbnz	r5, 80035b8 <HAL_RCCEx_PeriphCLKConfig+0x8f8>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800359c:	4a32      	ldr	r2, [pc, #200]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800359e:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80035a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80035a4:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80035a6:	430b      	orrs	r3, r1
 80035a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80035aa:	e785      	b.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x7f8>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80035ac:	2102      	movs	r1, #2
 80035ae:	1d20      	adds	r0, r4, #4
 80035b0:	f7ff fa7a 	bl	8002aa8 <RCCEx_PLL2_Config>
 80035b4:	4605      	mov	r5, r0
      break;
 80035b6:	e7f0      	b.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x8da>
 80035b8:	462e      	mov	r6, r5
 80035ba:	e77d      	b.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x7f8>
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 80035bc:	2102      	movs	r1, #2
 80035be:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80035c2:	f7ff faf7 	bl	8002bb4 <RCCEx_PLL3_Config>
 80035c6:	2800      	cmp	r0, #0
 80035c8:	f43f af7a 	beq.w	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x800>
      status=HAL_ERROR;
 80035cc:	2601      	movs	r6, #1
 80035ce:	e777      	b.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x800>
    switch(PeriphClkInit->RngClockSelection)
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d087      	beq.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0x824>
 80035d4:	2601      	movs	r6, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80035d6:	6823      	ldr	r3, [r4, #0]
 80035d8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80035dc:	d006      	beq.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x92c>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80035de:	4a22      	ldr	r2, [pc, #136]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 80035e0:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80035e2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80035e6:	6f21      	ldr	r1, [r4, #112]	; 0x70
 80035e8:	430b      	orrs	r3, r1
 80035ea:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80035ec:	6823      	ldr	r3, [r4, #0]
 80035ee:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80035f2:	d007      	beq.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x944>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80035f4:	4a1c      	ldr	r2, [pc, #112]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 80035f6:	6913      	ldr	r3, [r2, #16]
 80035f8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80035fc:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
 8003600:	430b      	orrs	r3, r1
 8003602:	6113      	str	r3, [r2, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003604:	6823      	ldr	r3, [r4, #0]
 8003606:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 800360a:	d006      	beq.n	800361a <HAL_RCCEx_PeriphCLKConfig+0x95a>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800360c:	4a16      	ldr	r2, [pc, #88]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800360e:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8003610:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003614:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8003616:	430b      	orrs	r3, r1
 8003618:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800361a:	6823      	ldr	r3, [r4, #0]
 800361c:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8003620:	d009      	beq.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0x976>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003622:	4b11      	ldr	r3, [pc, #68]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 8003624:	691a      	ldr	r2, [r3, #16]
 8003626:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800362a:	611a      	str	r2, [r3, #16]
 800362c:	691a      	ldr	r2, [r3, #16]
 800362e:	f8d4 10b8 	ldr.w	r1, [r4, #184]	; 0xb8
 8003632:	430a      	orrs	r2, r1
 8003634:	611a      	str	r2, [r3, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003636:	6823      	ldr	r3, [r4, #0]
 8003638:	2b00      	cmp	r3, #0
 800363a:	db0d      	blt.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0x998>
  if (status == HAL_OK)
 800363c:	b106      	cbz	r6, 8003640 <HAL_RCCEx_PeriphCLKConfig+0x980>
  return HAL_ERROR;
 800363e:	2601      	movs	r6, #1
}
 8003640:	4630      	mov	r0, r6
 8003642:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch(PeriphClkInit->RngClockSelection)
 8003644:	2601      	movs	r6, #1
 8003646:	e7c6      	b.n	80035d6 <HAL_RCCEx_PeriphCLKConfig+0x916>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003648:	4a07      	ldr	r2, [pc, #28]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800364a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800364c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003650:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8003652:	e747      	b.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0x824>
 8003654:	462e      	mov	r6, r5
 8003656:	e7be      	b.n	80035d6 <HAL_RCCEx_PeriphCLKConfig+0x916>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003658:	4a03      	ldr	r2, [pc, #12]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800365a:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800365c:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8003660:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8003662:	430b      	orrs	r3, r1
 8003664:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003666:	e7e9      	b.n	800363c <HAL_RCCEx_PeriphCLKConfig+0x97c>
 8003668:	58024400 	.word	0x58024400

0800366c <HAL_RCCEx_GetD3PCLK1Freq>:
{
 800366c:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800366e:	f7ff f9ab 	bl	80029c8 <HAL_RCC_GetHCLKFreq>
 8003672:	4b05      	ldr	r3, [pc, #20]	; (8003688 <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 8003674:	6a1b      	ldr	r3, [r3, #32]
 8003676:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800367a:	4a04      	ldr	r2, [pc, #16]	; (800368c <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 800367c:	5cd3      	ldrb	r3, [r2, r3]
 800367e:	f003 031f 	and.w	r3, r3, #31
}
 8003682:	40d8      	lsrs	r0, r3
 8003684:	bd08      	pop	{r3, pc}
 8003686:	bf00      	nop
 8003688:	58024400 	.word	0x58024400
 800368c:	08009528 	.word	0x08009528

08003690 <HAL_RCCEx_GetPLL2ClockFreq>:
{
 8003690:	b430      	push	{r4, r5}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003692:	4a78      	ldr	r2, [pc, #480]	; (8003874 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>)
 8003694:	6a91      	ldr	r1, [r2, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8003696:	6a94      	ldr	r4, [r2, #40]	; 0x28
 8003698:	f3c4 3505 	ubfx	r5, r4, #12, #6
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800369c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800369e:	f3c3 1300 	ubfx	r3, r3, #4, #1
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80036a2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80036a4:	f3c2 02cc 	ubfx	r2, r2, #3, #13
 80036a8:	fb03 f302 	mul.w	r3, r3, r2
  if (pll2m != 0U)
 80036ac:	f414 3f7c 	tst.w	r4, #258048	; 0x3f000
 80036b0:	f000 80da 	beq.w	8003868 <HAL_RCCEx_GetPLL2ClockFreq+0x1d8>
 80036b4:	f001 0103 	and.w	r1, r1, #3
 80036b8:	ee07 3a90 	vmov	s15, r3
 80036bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 80036c0:	2901      	cmp	r1, #1
 80036c2:	d066      	beq.n	8003792 <HAL_RCCEx_GetPLL2ClockFreq+0x102>
 80036c4:	2902      	cmp	r1, #2
 80036c6:	f000 80b2 	beq.w	800382e <HAL_RCCEx_GetPLL2ClockFreq+0x19e>
 80036ca:	b1e1      	cbz	r1, 8003706 <HAL_RCCEx_GetPLL2ClockFreq+0x76>
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80036cc:	ee07 5a10 	vmov	s14, r5
 80036d0:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80036d4:	ed9f 6a68 	vldr	s12, [pc, #416]	; 8003878 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>
 80036d8:	eec6 6a07 	vdiv.f32	s13, s12, s14
 80036dc:	4b65      	ldr	r3, [pc, #404]	; (8003874 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>)
 80036de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036e4:	ee07 3a10 	vmov	s14, r3
 80036e8:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80036ec:	ed9f 6a63 	vldr	s12, [pc, #396]	; 800387c <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
 80036f0:	ee67 7a86 	vmul.f32	s15, s15, s12
 80036f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036f8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80036fc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003700:	ee66 6aa7 	vmul.f32	s13, s13, s15
      break;
 8003704:	e061      	b.n	80037ca <HAL_RCCEx_GetPLL2ClockFreq+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003706:	4b5b      	ldr	r3, [pc, #364]	; (8003874 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f013 0f20 	tst.w	r3, #32
 800370e:	d023      	beq.n	8003758 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003710:	4958      	ldr	r1, [pc, #352]	; (8003874 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>)
 8003712:	680a      	ldr	r2, [r1, #0]
 8003714:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8003718:	4b59      	ldr	r3, [pc, #356]	; (8003880 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>)
 800371a:	40d3      	lsrs	r3, r2
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800371c:	ee07 3a10 	vmov	s14, r3
 8003720:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8003724:	ee06 5a90 	vmov	s13, r5
 8003728:	eeb8 6a66 	vcvt.f32.u32	s12, s13
 800372c:	eec7 6a06 	vdiv.f32	s13, s14, s12
 8003730:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 8003732:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003736:	ee07 3a10 	vmov	s14, r3
 800373a:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800373e:	ed9f 6a4f 	vldr	s12, [pc, #316]	; 800387c <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
 8003742:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003746:	ee77 7a27 	vadd.f32	s15, s14, s15
 800374a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800374e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003752:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003756:	e038      	b.n	80037ca <HAL_RCCEx_GetPLL2ClockFreq+0x13a>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003758:	ee07 5a10 	vmov	s14, r5
 800375c:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8003760:	ed9f 6a48 	vldr	s12, [pc, #288]	; 8003884 <HAL_RCCEx_GetPLL2ClockFreq+0x1f4>
 8003764:	eec6 6a07 	vdiv.f32	s13, s12, s14
 8003768:	4b42      	ldr	r3, [pc, #264]	; (8003874 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>)
 800376a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800376c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003770:	ee07 3a10 	vmov	s14, r3
 8003774:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8003778:	ed9f 6a40 	vldr	s12, [pc, #256]	; 800387c <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
 800377c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003780:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003784:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003788:	ee77 7a87 	vadd.f32	s15, s15, s14
 800378c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003790:	e01b      	b.n	80037ca <HAL_RCCEx_GetPLL2ClockFreq+0x13a>
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003792:	ee07 5a10 	vmov	s14, r5
 8003796:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800379a:	ed9f 6a37 	vldr	s12, [pc, #220]	; 8003878 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>
 800379e:	eec6 6a07 	vdiv.f32	s13, s12, s14
 80037a2:	4b34      	ldr	r3, [pc, #208]	; (8003874 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>)
 80037a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037aa:	ee07 3a10 	vmov	s14, r3
 80037ae:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80037b2:	ed9f 6a32 	vldr	s12, [pc, #200]	; 800387c <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
 80037b6:	ee67 7a86 	vmul.f32	s15, s15, s12
 80037ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80037be:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80037c2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80037c6:	ee66 6aa7 	vmul.f32	s13, s13, s15
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80037ca:	4a2a      	ldr	r2, [pc, #168]	; (8003874 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>)
 80037cc:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80037ce:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80037d2:	ee07 3a10 	vmov	s14, r3
 80037d6:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80037da:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80037de:	ee37 7a06 	vadd.f32	s14, s14, s12
 80037e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80037e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80037ea:	edc0 7a00 	vstr	s15, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 80037ee:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80037f0:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80037f4:	ee07 3a10 	vmov	s14, r3
 80037f8:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80037fc:	ee37 7a06 	vadd.f32	s14, s14, s12
 8003800:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003804:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003808:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 800380c:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800380e:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8003812:	ee07 3a90 	vmov	s15, r3
 8003816:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800381a:	ee77 7a86 	vadd.f32	s15, s15, s12
 800381e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003822:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8003826:	ed80 7a02 	vstr	s14, [r0, #8]
}
 800382a:	bc30      	pop	{r4, r5}
 800382c:	4770      	bx	lr
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800382e:	ee07 5a10 	vmov	s14, r5
 8003832:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8003836:	ed9f 6a14 	vldr	s12, [pc, #80]	; 8003888 <HAL_RCCEx_GetPLL2ClockFreq+0x1f8>
 800383a:	eec6 6a07 	vdiv.f32	s13, s12, s14
 800383e:	4b0d      	ldr	r3, [pc, #52]	; (8003874 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>)
 8003840:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003842:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003846:	ee07 3a10 	vmov	s14, r3
 800384a:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800384e:	ed9f 6a0b 	vldr	s12, [pc, #44]	; 800387c <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
 8003852:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003856:	ee77 7a27 	vadd.f32	s15, s14, s15
 800385a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800385e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003862:	ee66 6aa7 	vmul.f32	s13, s13, s15
      break;
 8003866:	e7b0      	b.n	80037ca <HAL_RCCEx_GetPLL2ClockFreq+0x13a>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8003868:	2300      	movs	r3, #0
 800386a:	6003      	str	r3, [r0, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800386c:	6043      	str	r3, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800386e:	6083      	str	r3, [r0, #8]
}
 8003870:	e7db      	b.n	800382a <HAL_RCCEx_GetPLL2ClockFreq+0x19a>
 8003872:	bf00      	nop
 8003874:	58024400 	.word	0x58024400
 8003878:	4a742400 	.word	0x4a742400
 800387c:	39000000 	.word	0x39000000
 8003880:	03d09000 	.word	0x03d09000
 8003884:	4c742400 	.word	0x4c742400
 8003888:	4af42400 	.word	0x4af42400

0800388c <HAL_RCCEx_GetPLL3ClockFreq>:
{
 800388c:	b430      	push	{r4, r5}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800388e:	4a78      	ldr	r2, [pc, #480]	; (8003a70 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>)
 8003890:	6a91      	ldr	r1, [r2, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8003892:	6a94      	ldr	r4, [r2, #40]	; 0x28
 8003894:	f3c4 5505 	ubfx	r5, r4, #20, #6
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8003898:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800389a:	f3c3 2300 	ubfx	r3, r3, #8, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800389e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80038a0:	f3c2 02cc 	ubfx	r2, r2, #3, #13
 80038a4:	fb03 f302 	mul.w	r3, r3, r2
  if (pll3m != 0U)
 80038a8:	f014 7f7c 	tst.w	r4, #66060288	; 0x3f00000
 80038ac:	f000 80da 	beq.w	8003a64 <HAL_RCCEx_GetPLL3ClockFreq+0x1d8>
 80038b0:	f001 0103 	and.w	r1, r1, #3
 80038b4:	ee07 3a90 	vmov	s15, r3
 80038b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 80038bc:	2901      	cmp	r1, #1
 80038be:	d066      	beq.n	800398e <HAL_RCCEx_GetPLL3ClockFreq+0x102>
 80038c0:	2902      	cmp	r1, #2
 80038c2:	f000 80b2 	beq.w	8003a2a <HAL_RCCEx_GetPLL3ClockFreq+0x19e>
 80038c6:	b1e1      	cbz	r1, 8003902 <HAL_RCCEx_GetPLL3ClockFreq+0x76>
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80038c8:	ee07 5a10 	vmov	s14, r5
 80038cc:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80038d0:	ed9f 6a68 	vldr	s12, [pc, #416]	; 8003a74 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>
 80038d4:	eec6 6a07 	vdiv.f32	s13, s12, s14
 80038d8:	4b65      	ldr	r3, [pc, #404]	; (8003a70 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>)
 80038da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038e0:	ee07 3a10 	vmov	s14, r3
 80038e4:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80038e8:	ed9f 6a63 	vldr	s12, [pc, #396]	; 8003a78 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
 80038ec:	ee67 7a86 	vmul.f32	s15, s15, s12
 80038f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038f4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80038f8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80038fc:	ee66 6aa7 	vmul.f32	s13, s13, s15
      break;
 8003900:	e061      	b.n	80039c6 <HAL_RCCEx_GetPLL3ClockFreq+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003902:	4b5b      	ldr	r3, [pc, #364]	; (8003a70 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f013 0f20 	tst.w	r3, #32
 800390a:	d023      	beq.n	8003954 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800390c:	4958      	ldr	r1, [pc, #352]	; (8003a70 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>)
 800390e:	680a      	ldr	r2, [r1, #0]
 8003910:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8003914:	4b59      	ldr	r3, [pc, #356]	; (8003a7c <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>)
 8003916:	40d3      	lsrs	r3, r2
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003918:	ee07 3a10 	vmov	s14, r3
 800391c:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8003920:	ee06 5a90 	vmov	s13, r5
 8003924:	eeb8 6a66 	vcvt.f32.u32	s12, s13
 8003928:	eec7 6a06 	vdiv.f32	s13, s14, s12
 800392c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800392e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003932:	ee07 3a10 	vmov	s14, r3
 8003936:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800393a:	ed9f 6a4f 	vldr	s12, [pc, #316]	; 8003a78 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
 800393e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003942:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003946:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800394a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800394e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003952:	e038      	b.n	80039c6 <HAL_RCCEx_GetPLL3ClockFreq+0x13a>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003954:	ee07 5a10 	vmov	s14, r5
 8003958:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800395c:	ed9f 6a48 	vldr	s12, [pc, #288]	; 8003a80 <HAL_RCCEx_GetPLL3ClockFreq+0x1f4>
 8003960:	eec6 6a07 	vdiv.f32	s13, s12, s14
 8003964:	4b42      	ldr	r3, [pc, #264]	; (8003a70 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>)
 8003966:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003968:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800396c:	ee07 3a10 	vmov	s14, r3
 8003970:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8003974:	ed9f 6a40 	vldr	s12, [pc, #256]	; 8003a78 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
 8003978:	ee67 7a86 	vmul.f32	s15, s15, s12
 800397c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003980:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003984:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003988:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800398c:	e01b      	b.n	80039c6 <HAL_RCCEx_GetPLL3ClockFreq+0x13a>
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800398e:	ee07 5a10 	vmov	s14, r5
 8003992:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8003996:	ed9f 6a37 	vldr	s12, [pc, #220]	; 8003a74 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>
 800399a:	eec6 6a07 	vdiv.f32	s13, s12, s14
 800399e:	4b34      	ldr	r3, [pc, #208]	; (8003a70 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>)
 80039a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039a6:	ee07 3a10 	vmov	s14, r3
 80039aa:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80039ae:	ed9f 6a32 	vldr	s12, [pc, #200]	; 8003a78 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
 80039b2:	ee67 7a86 	vmul.f32	s15, s15, s12
 80039b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039ba:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80039be:	ee77 7a87 	vadd.f32	s15, s15, s14
 80039c2:	ee66 6aa7 	vmul.f32	s13, s13, s15
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 80039c6:	4a2a      	ldr	r2, [pc, #168]	; (8003a70 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>)
 80039c8:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80039ca:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80039ce:	ee07 3a10 	vmov	s14, r3
 80039d2:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80039d6:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80039da:	ee37 7a06 	vadd.f32	s14, s14, s12
 80039de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80039e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80039e6:	edc0 7a00 	vstr	s15, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 80039ea:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80039ec:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80039f0:	ee07 3a10 	vmov	s14, r3
 80039f4:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80039f8:	ee37 7a06 	vadd.f32	s14, s14, s12
 80039fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003a00:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a04:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8003a08:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8003a0a:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8003a0e:	ee07 3a90 	vmov	s15, r3
 8003a12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a16:	ee77 7a86 	vadd.f32	s15, s15, s12
 8003a1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a1e:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8003a22:	ed80 7a02 	vstr	s14, [r0, #8]
}
 8003a26:	bc30      	pop	{r4, r5}
 8003a28:	4770      	bx	lr
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003a2a:	ee07 5a10 	vmov	s14, r5
 8003a2e:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8003a32:	ed9f 6a14 	vldr	s12, [pc, #80]	; 8003a84 <HAL_RCCEx_GetPLL3ClockFreq+0x1f8>
 8003a36:	eec6 6a07 	vdiv.f32	s13, s12, s14
 8003a3a:	4b0d      	ldr	r3, [pc, #52]	; (8003a70 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>)
 8003a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a42:	ee07 3a10 	vmov	s14, r3
 8003a46:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8003a4a:	ed9f 6a0b 	vldr	s12, [pc, #44]	; 8003a78 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
 8003a4e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003a52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a56:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003a5a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003a5e:	ee66 6aa7 	vmul.f32	s13, s13, s15
      break;
 8003a62:	e7b0      	b.n	80039c6 <HAL_RCCEx_GetPLL3ClockFreq+0x13a>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8003a64:	2300      	movs	r3, #0
 8003a66:	6003      	str	r3, [r0, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8003a68:	6043      	str	r3, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8003a6a:	6083      	str	r3, [r0, #8]
}
 8003a6c:	e7db      	b.n	8003a26 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>
 8003a6e:	bf00      	nop
 8003a70:	58024400 	.word	0x58024400
 8003a74:	4a742400 	.word	0x4a742400
 8003a78:	39000000 	.word	0x39000000
 8003a7c:	03d09000 	.word	0x03d09000
 8003a80:	4c742400 	.word	0x4c742400
 8003a84:	4af42400 	.word	0x4af42400

08003a88 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003a88:	b538      	push	{r3, r4, r5, lr}
 8003a8a:	4604      	mov	r4, r0
  /* Clear RSF flag */
#if defined(RTC_ICSR_RSF)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#endif /* RTC_ICSR_RSF */
#if defined(RTC_ISR_RSF)
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003a8c:	6802      	ldr	r2, [r0, #0]
 8003a8e:	68d3      	ldr	r3, [r2, #12]
 8003a90:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003a94:	60d3      	str	r3, [r2, #12]
#endif /* RTC_ISR_RSF */

  tickstart = HAL_GetTick();
 8003a96:	f7fc fe29 	bl	80006ec <HAL_GetTick>
 8003a9a:	4605      	mov	r5, r0
  /* Wait the registers to be synchronised */
#if defined(RTC_ICSR_RSF)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#endif /* RTC_ICSR_RSF */
#if defined(RTC_ISR_RSF)
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003a9c:	6823      	ldr	r3, [r4, #0]
 8003a9e:	68db      	ldr	r3, [r3, #12]
 8003aa0:	f013 0f20 	tst.w	r3, #32
 8003aa4:	d107      	bne.n	8003ab6 <HAL_RTC_WaitForSynchro+0x2e>
#endif /* RTC_ISR_RSF */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003aa6:	f7fc fe21 	bl	80006ec <HAL_GetTick>
 8003aaa:	1b40      	subs	r0, r0, r5
 8003aac:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8003ab0:	d9f4      	bls.n	8003a9c <HAL_RTC_WaitForSynchro+0x14>
      {
        return HAL_TIMEOUT;
 8003ab2:	2003      	movs	r0, #3
 8003ab4:	e000      	b.n	8003ab8 <HAL_RTC_WaitForSynchro+0x30>
      }
    }

  return HAL_OK;
 8003ab6:	2000      	movs	r0, #0
}
 8003ab8:	bd38      	pop	{r3, r4, r5, pc}

08003aba <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003aba:	b570      	push	{r4, r5, r6, lr}
      }
    }
  }
#endif /* RTC_ICSR_INITF */
#if defined(RTC_ISR_INITF)
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8003abc:	6803      	ldr	r3, [r0, #0]
 8003abe:	68da      	ldr	r2, [r3, #12]
 8003ac0:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003ac4:	d002      	beq.n	8003acc <RTC_EnterInitMode+0x12>
  HAL_StatusTypeDef status = HAL_OK;
 8003ac6:	2600      	movs	r6, #0
    }
  }
#endif /* RTC_ISR_INITF */

  return status;
}
 8003ac8:	4630      	mov	r0, r6
 8003aca:	bd70      	pop	{r4, r5, r6, pc}
 8003acc:	4604      	mov	r4, r0
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003ace:	f04f 32ff 	mov.w	r2, #4294967295
 8003ad2:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8003ad4:	f7fc fe0a 	bl	80006ec <HAL_GetTick>
 8003ad8:	4605      	mov	r5, r0
  HAL_StatusTypeDef status = HAL_OK;
 8003ada:	2600      	movs	r6, #0
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8003adc:	6823      	ldr	r3, [r4, #0]
 8003ade:	68db      	ldr	r3, [r3, #12]
 8003ae0:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003ae4:	d1f0      	bne.n	8003ac8 <RTC_EnterInitMode+0xe>
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8003ae6:	f7fc fe01 	bl	80006ec <HAL_GetTick>
 8003aea:	1b40      	subs	r0, r0, r5
 8003aec:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8003af0:	d9f4      	bls.n	8003adc <RTC_EnterInitMode+0x22>
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003af2:	2603      	movs	r6, #3
 8003af4:	f884 6021 	strb.w	r6, [r4, #33]	; 0x21
 8003af8:	e7f0      	b.n	8003adc <RTC_EnterInitMode+0x22>
	...

08003afc <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003afc:	b510      	push	{r4, lr}
 8003afe:	4604      	mov	r4, r0
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);

#elif defined(RTC_ISR_INITF)

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INITF);
 8003b00:	4b10      	ldr	r3, [pc, #64]	; (8003b44 <RTC_ExitInitMode+0x48>)
 8003b02:	68da      	ldr	r2, [r3, #12]
 8003b04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b08:	60da      	str	r2, [r3, #12]

#endif /* RTC_ISR_INITF */
  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8003b0a:	689b      	ldr	r3, [r3, #8]
 8003b0c:	f013 0f20 	tst.w	r3, #32
 8003b10:	d106      	bne.n	8003b20 <RTC_ExitInitMode+0x24>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003b12:	f7ff ffb9 	bl	8003a88 <HAL_RTC_WaitForSynchro>
 8003b16:	b198      	cbz	r0, 8003b40 <RTC_ExitInitMode+0x44>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003b18:	2003      	movs	r0, #3
 8003b1a:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
      status = HAL_TIMEOUT;
 8003b1e:	e00f      	b.n	8003b40 <RTC_ExitInitMode+0x44>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003b20:	4a08      	ldr	r2, [pc, #32]	; (8003b44 <RTC_ExitInitMode+0x48>)
 8003b22:	6893      	ldr	r3, [r2, #8]
 8003b24:	f023 0320 	bic.w	r3, r3, #32
 8003b28:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003b2a:	f7ff ffad 	bl	8003a88 <HAL_RTC_WaitForSynchro>
 8003b2e:	b110      	cbz	r0, 8003b36 <RTC_ExitInitMode+0x3a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003b30:	2003      	movs	r0, #3
 8003b32:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
      status = HAL_TIMEOUT;
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003b36:	4a03      	ldr	r2, [pc, #12]	; (8003b44 <RTC_ExitInitMode+0x48>)
 8003b38:	6893      	ldr	r3, [r2, #8]
 8003b3a:	f043 0320 	orr.w	r3, r3, #32
 8003b3e:	6093      	str	r3, [r2, #8]
  }

  return status;
}
 8003b40:	bd10      	pop	{r4, pc}
 8003b42:	bf00      	nop
 8003b44:	58004000 	.word	0x58004000

08003b48 <HAL_RTC_Init>:
  if(hrtc != NULL)
 8003b48:	2800      	cmp	r0, #0
 8003b4a:	d044      	beq.n	8003bd6 <HAL_RTC_Init+0x8e>
{
 8003b4c:	b538      	push	{r3, r4, r5, lr}
 8003b4e:	4604      	mov	r4, r0
    if(hrtc->State == HAL_RTC_STATE_RESET)
 8003b50:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8003b54:	b1a3      	cbz	r3, 8003b80 <HAL_RTC_Init+0x38>
    hrtc->State = HAL_RTC_STATE_BUSY;
 8003b56:	2302      	movs	r3, #2
 8003b58:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003b5c:	6823      	ldr	r3, [r4, #0]
 8003b5e:	22ca      	movs	r2, #202	; 0xca
 8003b60:	625a      	str	r2, [r3, #36]	; 0x24
 8003b62:	6823      	ldr	r3, [r4, #0]
 8003b64:	2253      	movs	r2, #83	; 0x53
 8003b66:	625a      	str	r2, [r3, #36]	; 0x24
    status = RTC_EnterInitMode(hrtc);
 8003b68:	4620      	mov	r0, r4
 8003b6a:	f7ff ffa6 	bl	8003aba <RTC_EnterInitMode>
    if (status == HAL_OK)
 8003b6e:	b160      	cbz	r0, 8003b8a <HAL_RTC_Init+0x42>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003b70:	6823      	ldr	r3, [r4, #0]
 8003b72:	22ff      	movs	r2, #255	; 0xff
 8003b74:	625a      	str	r2, [r3, #36]	; 0x24
    if (status == HAL_OK)
 8003b76:	b910      	cbnz	r0, 8003b7e <HAL_RTC_Init+0x36>
      hrtc->State = HAL_RTC_STATE_READY;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
}
 8003b7e:	bd38      	pop	{r3, r4, r5, pc}
      hrtc->Lock = HAL_UNLOCKED;
 8003b80:	f880 3020 	strb.w	r3, [r0, #32]
      HAL_RTC_MspInit(hrtc);
 8003b84:	f004 f84c 	bl	8007c20 <HAL_RTC_MspInit>
 8003b88:	e7e5      	b.n	8003b56 <HAL_RTC_Init+0xe>
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8003b8a:	6822      	ldr	r2, [r4, #0]
 8003b8c:	6891      	ldr	r1, [r2, #8]
 8003b8e:	4b13      	ldr	r3, [pc, #76]	; (8003bdc <HAL_RTC_Init+0x94>)
 8003b90:	400b      	ands	r3, r1
 8003b92:	6093      	str	r3, [r2, #8]
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003b94:	6821      	ldr	r1, [r4, #0]
 8003b96:	688a      	ldr	r2, [r1, #8]
 8003b98:	6863      	ldr	r3, [r4, #4]
 8003b9a:	6920      	ldr	r0, [r4, #16]
 8003b9c:	4303      	orrs	r3, r0
 8003b9e:	69a0      	ldr	r0, [r4, #24]
 8003ba0:	4303      	orrs	r3, r0
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	608b      	str	r3, [r1, #8]
      hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 8003ba6:	68a1      	ldr	r1, [r4, #8]
 8003ba8:	68e3      	ldr	r3, [r4, #12]
 8003baa:	6822      	ldr	r2, [r4, #0]
 8003bac:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8003bb0:	6113      	str	r3, [r2, #16]
      status = RTC_ExitInitMode(hrtc);
 8003bb2:	4620      	mov	r0, r4
 8003bb4:	f7ff ffa2 	bl	8003afc <RTC_ExitInitMode>
      if(status == HAL_OK)
 8003bb8:	2800      	cmp	r0, #0
 8003bba:	d1d9      	bne.n	8003b70 <HAL_RTC_Init+0x28>
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8003bbc:	6822      	ldr	r2, [r4, #0]
 8003bbe:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8003bc0:	f023 0303 	bic.w	r3, r3, #3
 8003bc4:	64d3      	str	r3, [r2, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8003bc6:	6821      	ldr	r1, [r4, #0]
 8003bc8:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 8003bca:	69e2      	ldr	r2, [r4, #28]
 8003bcc:	6965      	ldr	r5, [r4, #20]
 8003bce:	432a      	orrs	r2, r5
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003bd4:	e7cc      	b.n	8003b70 <HAL_RTC_Init+0x28>
  HAL_StatusTypeDef status = HAL_ERROR;
 8003bd6:	2001      	movs	r0, #1
}
 8003bd8:	4770      	bx	lr
 8003bda:	bf00      	nop
 8003bdc:	ff8fffbf 	.word	0xff8fffbf

08003be0 <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 8003be0:	2300      	movs	r3, #0
  uint8_t  bcdlow  = Value;

  while (bcdlow >= 10U)
 8003be2:	2809      	cmp	r0, #9
 8003be4:	d903      	bls.n	8003bee <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
 8003be6:	3301      	adds	r3, #1
    bcdlow -= 10U;
 8003be8:	380a      	subs	r0, #10
 8003bea:	b2c0      	uxtb	r0, r0
 8003bec:	e7f9      	b.n	8003be2 <RTC_ByteToBcd2+0x2>
  }

  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 8003bee:	011b      	lsls	r3, r3, #4
 8003bf0:	b2db      	uxtb	r3, r3
}
 8003bf2:	4318      	orrs	r0, r3
 8003bf4:	4770      	bx	lr
	...

08003bf8 <HAL_RTC_SetTime>:
  __HAL_LOCK(hrtc);
 8003bf8:	f890 3020 	ldrb.w	r3, [r0, #32]
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d05b      	beq.n	8003cb8 <HAL_RTC_SetTime+0xc0>
{
 8003c00:	b570      	push	{r4, r5, r6, lr}
 8003c02:	4604      	mov	r4, r0
 8003c04:	460d      	mov	r5, r1
 8003c06:	4616      	mov	r6, r2
  __HAL_LOCK(hrtc);
 8003c08:	2301      	movs	r3, #1
 8003c0a:	f880 3020 	strb.w	r3, [r0, #32]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003c0e:	2302      	movs	r3, #2
 8003c10:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003c14:	6803      	ldr	r3, [r0, #0]
 8003c16:	22ca      	movs	r2, #202	; 0xca
 8003c18:	625a      	str	r2, [r3, #36]	; 0x24
 8003c1a:	6803      	ldr	r3, [r0, #0]
 8003c1c:	2253      	movs	r2, #83	; 0x53
 8003c1e:	625a      	str	r2, [r3, #36]	; 0x24
  status = RTC_EnterInitMode(hrtc);
 8003c20:	f7ff ff4b 	bl	8003aba <RTC_EnterInitMode>
  if (status == HAL_OK)
 8003c24:	bb58      	cbnz	r0, 8003c7e <HAL_RTC_SetTime+0x86>
    if(Format == RTC_FORMAT_BIN)
 8003c26:	2e00      	cmp	r6, #0
 8003c28:	d134      	bne.n	8003c94 <HAL_RTC_SetTime+0x9c>
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003c2a:	6823      	ldr	r3, [r4, #0]
 8003c2c:	689b      	ldr	r3, [r3, #8]
 8003c2e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003c32:	d101      	bne.n	8003c38 <HAL_RTC_SetTime+0x40>
        sTime->TimeFormat = 0x00U;
 8003c34:	2300      	movs	r3, #0
 8003c36:	70eb      	strb	r3, [r5, #3]
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003c38:	7828      	ldrb	r0, [r5, #0]
 8003c3a:	f7ff ffd1 	bl	8003be0 <RTC_ByteToBcd2>
 8003c3e:	0406      	lsls	r6, r0, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003c40:	7868      	ldrb	r0, [r5, #1]
 8003c42:	f7ff ffcd 	bl	8003be0 <RTC_ByteToBcd2>
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003c46:	ea46 2600 	orr.w	r6, r6, r0, lsl #8
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 8003c4a:	78a8      	ldrb	r0, [r5, #2]
 8003c4c:	f7ff ffc8 	bl	8003be0 <RTC_ByteToBcd2>
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003c50:	4330      	orrs	r0, r6
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003c52:	78eb      	ldrb	r3, [r5, #3]
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003c54:	ea40 5083 	orr.w	r0, r0, r3, lsl #22
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003c58:	6822      	ldr	r2, [r4, #0]
 8003c5a:	4b18      	ldr	r3, [pc, #96]	; (8003cbc <HAL_RTC_SetTime+0xc4>)
 8003c5c:	4003      	ands	r3, r0
 8003c5e:	6013      	str	r3, [r2, #0]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8003c60:	6822      	ldr	r2, [r4, #0]
 8003c62:	6893      	ldr	r3, [r2, #8]
 8003c64:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c68:	6093      	str	r3, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003c6a:	6821      	ldr	r1, [r4, #0]
 8003c6c:	688b      	ldr	r3, [r1, #8]
 8003c6e:	68ea      	ldr	r2, [r5, #12]
 8003c70:	6928      	ldr	r0, [r5, #16]
 8003c72:	4302      	orrs	r2, r0
 8003c74:	4313      	orrs	r3, r2
 8003c76:	608b      	str	r3, [r1, #8]
    status = RTC_ExitInitMode(hrtc);
 8003c78:	4620      	mov	r0, r4
 8003c7a:	f7ff ff3f 	bl	8003afc <RTC_ExitInitMode>
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003c7e:	6823      	ldr	r3, [r4, #0]
 8003c80:	22ff      	movs	r2, #255	; 0xff
 8003c82:	625a      	str	r2, [r3, #36]	; 0x24
  if (status == HAL_OK)
 8003c84:	b910      	cbnz	r0, 8003c8c <HAL_RTC_SetTime+0x94>
    hrtc->State = HAL_RTC_STATE_READY;
 8003c86:	2301      	movs	r3, #1
 8003c88:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  __HAL_UNLOCK(hrtc);
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	f884 3020 	strb.w	r3, [r4, #32]
}
 8003c92:	bd70      	pop	{r4, r5, r6, pc}
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003c94:	6823      	ldr	r3, [r4, #0]
 8003c96:	689b      	ldr	r3, [r3, #8]
 8003c98:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003c9c:	d101      	bne.n	8003ca2 <HAL_RTC_SetTime+0xaa>
        sTime->TimeFormat = 0x00U;
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	70eb      	strb	r3, [r5, #3]
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003ca2:	782b      	ldrb	r3, [r5, #0]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003ca4:	7868      	ldrb	r0, [r5, #1]
 8003ca6:	0200      	lsls	r0, r0, #8
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003ca8:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 8003cac:	78ab      	ldrb	r3, [r5, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003cae:	4318      	orrs	r0, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003cb0:	78eb      	ldrb	r3, [r5, #3]
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003cb2:	ea40 5083 	orr.w	r0, r0, r3, lsl #22
 8003cb6:	e7cf      	b.n	8003c58 <HAL_RTC_SetTime+0x60>
  __HAL_LOCK(hrtc);
 8003cb8:	2002      	movs	r0, #2
}
 8003cba:	4770      	bx	lr
 8003cbc:	007f7f7f 	.word	0x007f7f7f

08003cc0 <HAL_RTC_SetDate>:
  __HAL_LOCK(hrtc);
 8003cc0:	f890 3020 	ldrb.w	r3, [r0, #32]
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d04a      	beq.n	8003d5e <HAL_RTC_SetDate+0x9e>
{
 8003cc8:	b570      	push	{r4, r5, r6, lr}
 8003cca:	4604      	mov	r4, r0
 8003ccc:	460e      	mov	r6, r1
  __HAL_LOCK(hrtc);
 8003cce:	2301      	movs	r3, #1
 8003cd0:	f880 3020 	strb.w	r3, [r0, #32]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003cd4:	2302      	movs	r3, #2
 8003cd6:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003cda:	b93a      	cbnz	r2, 8003cec <HAL_RTC_SetDate+0x2c>
 8003cdc:	784b      	ldrb	r3, [r1, #1]
 8003cde:	f013 0f10 	tst.w	r3, #16
 8003ce2:	d003      	beq.n	8003cec <HAL_RTC_SetDate+0x2c>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003ce4:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 8003ce8:	330a      	adds	r3, #10
 8003cea:	704b      	strb	r3, [r1, #1]
  if(Format == RTC_FORMAT_BIN)
 8003cec:	bb22      	cbnz	r2, 8003d38 <HAL_RTC_SetDate+0x78>
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003cee:	78f0      	ldrb	r0, [r6, #3]
 8003cf0:	f7ff ff76 	bl	8003be0 <RTC_ByteToBcd2>
 8003cf4:	0405      	lsls	r5, r0, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003cf6:	7870      	ldrb	r0, [r6, #1]
 8003cf8:	f7ff ff72 	bl	8003be0 <RTC_ByteToBcd2>
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003cfc:	ea45 2500 	orr.w	r5, r5, r0, lsl #8
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8003d00:	78b0      	ldrb	r0, [r6, #2]
 8003d02:	f7ff ff6d 	bl	8003be0 <RTC_ByteToBcd2>
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003d06:	4305      	orrs	r5, r0
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8003d08:	7830      	ldrb	r0, [r6, #0]
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003d0a:	ea45 3540 	orr.w	r5, r5, r0, lsl #13
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003d0e:	6823      	ldr	r3, [r4, #0]
 8003d10:	22ca      	movs	r2, #202	; 0xca
 8003d12:	625a      	str	r2, [r3, #36]	; 0x24
 8003d14:	6823      	ldr	r3, [r4, #0]
 8003d16:	2253      	movs	r2, #83	; 0x53
 8003d18:	625a      	str	r2, [r3, #36]	; 0x24
  status = RTC_EnterInitMode(hrtc);
 8003d1a:	4620      	mov	r0, r4
 8003d1c:	f7ff fecd 	bl	8003aba <RTC_EnterInitMode>
  if (status == HAL_OK)
 8003d20:	b1a8      	cbz	r0, 8003d4e <HAL_RTC_SetDate+0x8e>
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003d22:	6823      	ldr	r3, [r4, #0]
 8003d24:	22ff      	movs	r2, #255	; 0xff
 8003d26:	625a      	str	r2, [r3, #36]	; 0x24
  if (status == HAL_OK)
 8003d28:	b910      	cbnz	r0, 8003d30 <HAL_RTC_SetDate+0x70>
    hrtc->State = HAL_RTC_STATE_READY;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  __HAL_UNLOCK(hrtc);
 8003d30:	2300      	movs	r3, #0
 8003d32:	f884 3020 	strb.w	r3, [r4, #32]
}
 8003d36:	bd70      	pop	{r4, r5, r6, pc}
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003d38:	78f3      	ldrb	r3, [r6, #3]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8003d3a:	7875      	ldrb	r5, [r6, #1]
 8003d3c:	022d      	lsls	r5, r5, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003d3e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
                  (((uint32_t)sDate->Date)    << RTC_DR_DU_Pos) | \
 8003d42:	78b0      	ldrb	r0, [r6, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8003d44:	4305      	orrs	r5, r0
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8003d46:	7830      	ldrb	r0, [r6, #0]
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003d48:	ea45 3540 	orr.w	r5, r5, r0, lsl #13
 8003d4c:	e7df      	b.n	8003d0e <HAL_RTC_SetDate+0x4e>
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003d4e:	6822      	ldr	r2, [r4, #0]
 8003d50:	4b04      	ldr	r3, [pc, #16]	; (8003d64 <HAL_RTC_SetDate+0xa4>)
 8003d52:	402b      	ands	r3, r5
 8003d54:	6053      	str	r3, [r2, #4]
    status = RTC_ExitInitMode(hrtc);
 8003d56:	4620      	mov	r0, r4
 8003d58:	f7ff fed0 	bl	8003afc <RTC_ExitInitMode>
 8003d5c:	e7e1      	b.n	8003d22 <HAL_RTC_SetDate+0x62>
  __HAL_LOCK(hrtc);
 8003d5e:	2002      	movs	r0, #2
}
 8003d60:	4770      	bx	lr
 8003d62:	bf00      	nop
 8003d64:	00ffff3f 	.word	0x00ffff3f

08003d68 <SPI_GetPacketSize>:
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8003d68:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8003d6a:	095b      	lsrs	r3, r3, #5
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8003d6c:	68c0      	ldr	r0, [r0, #12]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8003d6e:	3008      	adds	r0, #8
 8003d70:	08c0      	lsrs	r0, r0, #3

  return data_size * fifo_threashold;
}
 8003d72:	fb03 0000 	mla	r0, r3, r0, r0
 8003d76:	4770      	bx	lr

08003d78 <HAL_SPI_Init>:
  if (hspi == NULL)
 8003d78:	2800      	cmp	r0, #0
 8003d7a:	f000 8097 	beq.w	8003eac <HAL_SPI_Init+0x134>
{
 8003d7e:	b570      	push	{r4, r5, r6, lr}
 8003d80:	4604      	mov	r4, r0
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d82:	2300      	movs	r3, #0
 8003d84:	6283      	str	r3, [r0, #40]	; 0x28
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8003d86:	6805      	ldr	r5, [r0, #0]
 8003d88:	4b4c      	ldr	r3, [pc, #304]	; (8003ebc <HAL_SPI_Init+0x144>)
 8003d8a:	4e4d      	ldr	r6, [pc, #308]	; (8003ec0 <HAL_SPI_Init+0x148>)
 8003d8c:	429d      	cmp	r5, r3
 8003d8e:	bf18      	it	ne
 8003d90:	42b5      	cmpne	r5, r6
 8003d92:	bf14      	ite	ne
 8003d94:	2601      	movne	r6, #1
 8003d96:	2600      	moveq	r6, #0
 8003d98:	d007      	beq.n	8003daa <HAL_SPI_Init+0x32>
 8003d9a:	f5a3 4374 	sub.w	r3, r3, #62464	; 0xf400
 8003d9e:	429d      	cmp	r5, r3
 8003da0:	d003      	beq.n	8003daa <HAL_SPI_Init+0x32>
 8003da2:	68c3      	ldr	r3, [r0, #12]
 8003da4:	2b0f      	cmp	r3, #15
 8003da6:	f200 8083 	bhi.w	8003eb0 <HAL_SPI_Init+0x138>
  packet_length = SPI_GetPacketSize(hspi);
 8003daa:	4620      	mov	r0, r4
 8003dac:	f7ff ffdc 	bl	8003d68 <SPI_GetPacketSize>
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8003db0:	b126      	cbz	r6, 8003dbc <HAL_SPI_Init+0x44>
 8003db2:	4b44      	ldr	r3, [pc, #272]	; (8003ec4 <HAL_SPI_Init+0x14c>)
 8003db4:	429d      	cmp	r5, r3
 8003db6:	d001      	beq.n	8003dbc <HAL_SPI_Init+0x44>
 8003db8:	2808      	cmp	r0, #8
 8003dba:	d87b      	bhi.n	8003eb4 <HAL_SPI_Init+0x13c>
 8003dbc:	4a3f      	ldr	r2, [pc, #252]	; (8003ebc <HAL_SPI_Init+0x144>)
 8003dbe:	4b40      	ldr	r3, [pc, #256]	; (8003ec0 <HAL_SPI_Init+0x148>)
 8003dc0:	429d      	cmp	r5, r3
 8003dc2:	bf18      	it	ne
 8003dc4:	4295      	cmpne	r5, r2
 8003dc6:	d003      	beq.n	8003dd0 <HAL_SPI_Init+0x58>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8003dc8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003dcc:	429d      	cmp	r5, r3
 8003dce:	d101      	bne.n	8003dd4 <HAL_SPI_Init+0x5c>
 8003dd0:	2810      	cmp	r0, #16
 8003dd2:	d871      	bhi.n	8003eb8 <HAL_SPI_Init+0x140>
  if (hspi->State == HAL_SPI_STATE_RESET)
 8003dd4:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d054      	beq.n	8003e86 <HAL_SPI_Init+0x10e>
  hspi->State = HAL_SPI_STATE_BUSY;
 8003ddc:	2302      	movs	r3, #2
 8003dde:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  __HAL_SPI_DISABLE(hspi);
 8003de2:	6822      	ldr	r2, [r4, #0]
 8003de4:	6813      	ldr	r3, [r2, #0]
 8003de6:	f023 0301 	bic.w	r3, r3, #1
 8003dea:	6013      	str	r3, [r2, #0]
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW))
 8003dec:	69a3      	ldr	r3, [r4, #24]
 8003dee:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003df2:	d04e      	beq.n	8003e92 <HAL_SPI_Init+0x11a>
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8003df4:	69e3      	ldr	r3, [r4, #28]
 8003df6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	68e1      	ldr	r1, [r4, #12]
 8003e00:	6822      	ldr	r2, [r4, #0]
 8003e02:	430b      	orrs	r3, r1
 8003e04:	6093      	str	r3, [r2, #8]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 8003e06:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003e08:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	69a2      	ldr	r2, [r4, #24]
 8003e12:	4313      	orrs	r3, r2
 8003e14:	6922      	ldr	r2, [r4, #16]
 8003e16:	4313      	orrs	r3, r2
 8003e18:	6962      	ldr	r2, [r4, #20]
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	6a22      	ldr	r2, [r4, #32]
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	6862      	ldr	r2, [r4, #4]
 8003e22:	4313      	orrs	r3, r2
 8003e24:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8003e26:	4313      	orrs	r3, r2
 8003e28:	68a2      	ldr	r2, [r4, #8]
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8003e32:	6822      	ldr	r2, [r4, #0]
 8003e34:	430b      	orrs	r3, r1
 8003e36:	60d3      	str	r3, [r2, #12]
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8003e38:	6863      	ldr	r3, [r4, #4]
 8003e3a:	b96b      	cbnz	r3, 8003e58 <HAL_SPI_Init+0xe0>
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8003e3c:	6822      	ldr	r2, [r4, #0]
 8003e3e:	6893      	ldr	r3, [r2, #8]
 8003e40:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8003e44:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003e48:	6093      	str	r3, [r2, #8]
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8003e4a:	6822      	ldr	r2, [r4, #0]
 8003e4c:	6893      	ldr	r3, [r2, #8]
 8003e4e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003e52:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003e56:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003e58:	6822      	ldr	r2, [r4, #0]
 8003e5a:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8003e5c:	f023 0301 	bic.w	r3, r3, #1
 8003e60:	6513      	str	r3, [r2, #80]	; 0x50
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8003e62:	6863      	ldr	r3, [r4, #4]
 8003e64:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8003e68:	d006      	beq.n	8003e78 <HAL_SPI_Init+0x100>
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8003e6a:	6822      	ldr	r2, [r4, #0]
 8003e6c:	68d3      	ldr	r3, [r2, #12]
 8003e6e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003e72:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8003e74:	430b      	orrs	r3, r1
 8003e76:	60d3      	str	r3, [r2, #12]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003e78:	2000      	movs	r0, #0
 8003e7a:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
}
 8003e84:	bd70      	pop	{r4, r5, r6, pc}
    hspi->Lock = HAL_UNLOCKED;
 8003e86:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
    HAL_SPI_MspInit(hspi);
 8003e8a:	4620      	mov	r0, r4
 8003e8c:	f003 fed8 	bl	8007c40 <HAL_SPI_MspInit>
 8003e90:	e7a4      	b.n	8003ddc <HAL_SPI_Init+0x64>
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW))
 8003e92:	6863      	ldr	r3, [r4, #4]
 8003e94:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003e98:	d1ac      	bne.n	8003df4 <HAL_SPI_Init+0x7c>
 8003e9a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d1a9      	bne.n	8003df4 <HAL_SPI_Init+0x7c>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8003ea0:	6822      	ldr	r2, [r4, #0]
 8003ea2:	6813      	ldr	r3, [r2, #0]
 8003ea4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003ea8:	6013      	str	r3, [r2, #0]
 8003eaa:	e7a3      	b.n	8003df4 <HAL_SPI_Init+0x7c>
    return HAL_ERROR;
 8003eac:	2001      	movs	r0, #1
}
 8003eae:	4770      	bx	lr
    return HAL_ERROR;
 8003eb0:	2001      	movs	r0, #1
 8003eb2:	e7e7      	b.n	8003e84 <HAL_SPI_Init+0x10c>
    return HAL_ERROR;
 8003eb4:	2001      	movs	r0, #1
 8003eb6:	e7e5      	b.n	8003e84 <HAL_SPI_Init+0x10c>
 8003eb8:	2001      	movs	r0, #1
 8003eba:	e7e3      	b.n	8003e84 <HAL_SPI_Init+0x10c>
 8003ebc:	40013000 	.word	0x40013000
 8003ec0:	40003800 	.word	0x40003800
 8003ec4:	40003c00 	.word	0x40003c00

08003ec8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003ec8:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003eca:	6a03      	ldr	r3, [r0, #32]
 8003ecc:	f023 0301 	bic.w	r3, r3, #1
 8003ed0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ed2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ed4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003ed6:	6985      	ldr	r5, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003ed8:	4a1e      	ldr	r2, [pc, #120]	; (8003f54 <TIM_OC1_SetConfig+0x8c>)
 8003eda:	402a      	ands	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003edc:	680e      	ldr	r6, [r1, #0]
 8003ede:	4316      	orrs	r6, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003ee0:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003ee4:	688d      	ldr	r5, [r1, #8]
 8003ee6:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003ee8:	4a1b      	ldr	r2, [pc, #108]	; (8003f58 <TIM_OC1_SetConfig+0x90>)
 8003eea:	4d1c      	ldr	r5, [pc, #112]	; (8003f5c <TIM_OC1_SetConfig+0x94>)
 8003eec:	42a8      	cmp	r0, r5
 8003eee:	bf18      	it	ne
 8003ef0:	4290      	cmpne	r0, r2
 8003ef2:	bf0c      	ite	eq
 8003ef4:	2201      	moveq	r2, #1
 8003ef6:	2200      	movne	r2, #0
 8003ef8:	d00c      	beq.n	8003f14 <TIM_OC1_SetConfig+0x4c>
 8003efa:	f505 4580 	add.w	r5, r5, #16384	; 0x4000
 8003efe:	42a8      	cmp	r0, r5
 8003f00:	bf14      	ite	ne
 8003f02:	2500      	movne	r5, #0
 8003f04:	2501      	moveq	r5, #1
 8003f06:	4f16      	ldr	r7, [pc, #88]	; (8003f60 <TIM_OC1_SetConfig+0x98>)
 8003f08:	42b8      	cmp	r0, r7
 8003f0a:	d003      	beq.n	8003f14 <TIM_OC1_SetConfig+0x4c>
 8003f0c:	b915      	cbnz	r5, 8003f14 <TIM_OC1_SetConfig+0x4c>
 8003f0e:	4d15      	ldr	r5, [pc, #84]	; (8003f64 <TIM_OC1_SetConfig+0x9c>)
 8003f10:	42a8      	cmp	r0, r5
 8003f12:	d105      	bne.n	8003f20 <TIM_OC1_SetConfig+0x58>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003f14:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003f18:	68cd      	ldr	r5, [r1, #12]
 8003f1a:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003f1c:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f20:	b95a      	cbnz	r2, 8003f3a <TIM_OC1_SetConfig+0x72>
 8003f22:	4a11      	ldr	r2, [pc, #68]	; (8003f68 <TIM_OC1_SetConfig+0xa0>)
 8003f24:	4290      	cmp	r0, r2
 8003f26:	bf14      	ite	ne
 8003f28:	2200      	movne	r2, #0
 8003f2a:	2201      	moveq	r2, #1
 8003f2c:	4d0c      	ldr	r5, [pc, #48]	; (8003f60 <TIM_OC1_SetConfig+0x98>)
 8003f2e:	42a8      	cmp	r0, r5
 8003f30:	d003      	beq.n	8003f3a <TIM_OC1_SetConfig+0x72>
 8003f32:	b912      	cbnz	r2, 8003f3a <TIM_OC1_SetConfig+0x72>
 8003f34:	4a0b      	ldr	r2, [pc, #44]	; (8003f64 <TIM_OC1_SetConfig+0x9c>)
 8003f36:	4290      	cmp	r0, r2
 8003f38:	d105      	bne.n	8003f46 <TIM_OC1_SetConfig+0x7e>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003f3a:	f424 7240 	bic.w	r2, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003f3e:	694c      	ldr	r4, [r1, #20]
 8003f40:	4314      	orrs	r4, r2
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003f42:	698a      	ldr	r2, [r1, #24]
 8003f44:	4314      	orrs	r4, r2
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f46:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f48:	6186      	str	r6, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003f4a:	684a      	ldr	r2, [r1, #4]
 8003f4c:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f4e:	6203      	str	r3, [r0, #32]
}
 8003f50:	bcf0      	pop	{r4, r5, r6, r7}
 8003f52:	4770      	bx	lr
 8003f54:	fffeff8c 	.word	0xfffeff8c
 8003f58:	40010000 	.word	0x40010000
 8003f5c:	40010400 	.word	0x40010400
 8003f60:	40014000 	.word	0x40014000
 8003f64:	40014800 	.word	0x40014800
 8003f68:	40014400 	.word	0x40014400

08003f6c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003f6c:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003f6e:	6a03      	ldr	r3, [r0, #32]
 8003f70:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003f74:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f76:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f78:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003f7a:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003f7c:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f80:	680e      	ldr	r6, [r1, #0]
 8003f82:	4316      	orrs	r6, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003f84:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003f88:	688a      	ldr	r2, [r1, #8]
 8003f8a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003f8e:	4a16      	ldr	r2, [pc, #88]	; (8003fe8 <TIM_OC3_SetConfig+0x7c>)
 8003f90:	4d16      	ldr	r5, [pc, #88]	; (8003fec <TIM_OC3_SetConfig+0x80>)
 8003f92:	42a8      	cmp	r0, r5
 8003f94:	bf18      	it	ne
 8003f96:	4290      	cmpne	r0, r2
 8003f98:	bf0c      	ite	eq
 8003f9a:	2201      	moveq	r2, #1
 8003f9c:	2200      	movne	r2, #0
 8003f9e:	d106      	bne.n	8003fae <TIM_OC3_SetConfig+0x42>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003fa0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003fa4:	68cd      	ldr	r5, [r1, #12]
 8003fa6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003faa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fae:	b95a      	cbnz	r2, 8003fc8 <TIM_OC3_SetConfig+0x5c>
 8003fb0:	4a0f      	ldr	r2, [pc, #60]	; (8003ff0 <TIM_OC3_SetConfig+0x84>)
 8003fb2:	4290      	cmp	r0, r2
 8003fb4:	bf14      	ite	ne
 8003fb6:	2200      	movne	r2, #0
 8003fb8:	2201      	moveq	r2, #1
 8003fba:	4d0e      	ldr	r5, [pc, #56]	; (8003ff4 <TIM_OC3_SetConfig+0x88>)
 8003fbc:	42a8      	cmp	r0, r5
 8003fbe:	d003      	beq.n	8003fc8 <TIM_OC3_SetConfig+0x5c>
 8003fc0:	b912      	cbnz	r2, 8003fc8 <TIM_OC3_SetConfig+0x5c>
 8003fc2:	4a0d      	ldr	r2, [pc, #52]	; (8003ff8 <TIM_OC3_SetConfig+0x8c>)
 8003fc4:	4290      	cmp	r0, r2
 8003fc6:	d107      	bne.n	8003fd8 <TIM_OC3_SetConfig+0x6c>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003fc8:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003fcc:	694a      	ldr	r2, [r1, #20]
 8003fce:	ea44 1402 	orr.w	r4, r4, r2, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003fd2:	698a      	ldr	r2, [r1, #24]
 8003fd4:	ea44 1402 	orr.w	r4, r4, r2, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fd8:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003fda:	61c6      	str	r6, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003fdc:	684a      	ldr	r2, [r1, #4]
 8003fde:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003fe0:	6203      	str	r3, [r0, #32]
}
 8003fe2:	bc70      	pop	{r4, r5, r6}
 8003fe4:	4770      	bx	lr
 8003fe6:	bf00      	nop
 8003fe8:	40010000 	.word	0x40010000
 8003fec:	40010400 	.word	0x40010400
 8003ff0:	40014400 	.word	0x40014400
 8003ff4:	40014000 	.word	0x40014000
 8003ff8:	40014800 	.word	0x40014800

08003ffc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003ffc:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003ffe:	6a03      	ldr	r3, [r0, #32]
 8004000:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004004:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004006:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004008:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800400a:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800400c:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004010:	680d      	ldr	r5, [r1, #0]
 8004012:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004016:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800401a:	688d      	ldr	r5, [r1, #8]
 800401c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004020:	4e0f      	ldr	r6, [pc, #60]	; (8004060 <TIM_OC4_SetConfig+0x64>)
 8004022:	4d10      	ldr	r5, [pc, #64]	; (8004064 <TIM_OC4_SetConfig+0x68>)
 8004024:	42a8      	cmp	r0, r5
 8004026:	bf18      	it	ne
 8004028:	42b0      	cmpne	r0, r6
 800402a:	d00d      	beq.n	8004048 <TIM_OC4_SetConfig+0x4c>
 800402c:	f505 4580 	add.w	r5, r5, #16384	; 0x4000
 8004030:	42a8      	cmp	r0, r5
 8004032:	bf14      	ite	ne
 8004034:	2500      	movne	r5, #0
 8004036:	2501      	moveq	r5, #1
 8004038:	f506 4680 	add.w	r6, r6, #16384	; 0x4000
 800403c:	42b0      	cmp	r0, r6
 800403e:	d003      	beq.n	8004048 <TIM_OC4_SetConfig+0x4c>
 8004040:	b915      	cbnz	r5, 8004048 <TIM_OC4_SetConfig+0x4c>
 8004042:	4d09      	ldr	r5, [pc, #36]	; (8004068 <TIM_OC4_SetConfig+0x6c>)
 8004044:	42a8      	cmp	r0, r5
 8004046:	d104      	bne.n	8004052 <TIM_OC4_SetConfig+0x56>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004048:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800404c:	694d      	ldr	r5, [r1, #20]
 800404e:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004052:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004054:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004056:	684a      	ldr	r2, [r1, #4]
 8004058:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800405a:	6203      	str	r3, [r0, #32]
}
 800405c:	bc70      	pop	{r4, r5, r6}
 800405e:	4770      	bx	lr
 8004060:	40010000 	.word	0x40010000
 8004064:	40010400 	.word	0x40010400
 8004068:	40014800 	.word	0x40014800

0800406c <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800406c:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800406e:	6a03      	ldr	r3, [r0, #32]
 8004070:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004074:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004076:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004078:	6842      	ldr	r2, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800407a:	6d44      	ldr	r4, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800407c:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004080:	680d      	ldr	r5, [r1, #0]
 8004082:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004084:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004088:	688d      	ldr	r5, [r1, #8]
 800408a:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800408e:	4e10      	ldr	r6, [pc, #64]	; (80040d0 <TIM_OC5_SetConfig+0x64>)
 8004090:	4d10      	ldr	r5, [pc, #64]	; (80040d4 <TIM_OC5_SetConfig+0x68>)
 8004092:	42a8      	cmp	r0, r5
 8004094:	bf18      	it	ne
 8004096:	42b0      	cmpne	r0, r6
 8004098:	d00d      	beq.n	80040b6 <TIM_OC5_SetConfig+0x4a>
 800409a:	f505 4580 	add.w	r5, r5, #16384	; 0x4000
 800409e:	42a8      	cmp	r0, r5
 80040a0:	bf14      	ite	ne
 80040a2:	2500      	movne	r5, #0
 80040a4:	2501      	moveq	r5, #1
 80040a6:	f506 4680 	add.w	r6, r6, #16384	; 0x4000
 80040aa:	42b0      	cmp	r0, r6
 80040ac:	d003      	beq.n	80040b6 <TIM_OC5_SetConfig+0x4a>
 80040ae:	b915      	cbnz	r5, 80040b6 <TIM_OC5_SetConfig+0x4a>
 80040b0:	4d09      	ldr	r5, [pc, #36]	; (80040d8 <TIM_OC5_SetConfig+0x6c>)
 80040b2:	42a8      	cmp	r0, r5
 80040b4:	d104      	bne.n	80040c0 <TIM_OC5_SetConfig+0x54>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80040b6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80040ba:	694d      	ldr	r5, [r1, #20]
 80040bc:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040c0:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80040c2:	6544      	str	r4, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80040c4:	684a      	ldr	r2, [r1, #4]
 80040c6:	6582      	str	r2, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040c8:	6203      	str	r3, [r0, #32]
}
 80040ca:	bc70      	pop	{r4, r5, r6}
 80040cc:	4770      	bx	lr
 80040ce:	bf00      	nop
 80040d0:	40010000 	.word	0x40010000
 80040d4:	40010400 	.word	0x40010400
 80040d8:	40014800 	.word	0x40014800

080040dc <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80040dc:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80040de:	6a03      	ldr	r3, [r0, #32]
 80040e0:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80040e4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040e6:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040e8:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80040ea:	6d42      	ldr	r2, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80040ec:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80040f0:	680d      	ldr	r5, [r1, #0]
 80040f2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80040f6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80040fa:	688d      	ldr	r5, [r1, #8]
 80040fc:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004100:	4e0f      	ldr	r6, [pc, #60]	; (8004140 <TIM_OC6_SetConfig+0x64>)
 8004102:	4d10      	ldr	r5, [pc, #64]	; (8004144 <TIM_OC6_SetConfig+0x68>)
 8004104:	42a8      	cmp	r0, r5
 8004106:	bf18      	it	ne
 8004108:	42b0      	cmpne	r0, r6
 800410a:	d00d      	beq.n	8004128 <TIM_OC6_SetConfig+0x4c>
 800410c:	f505 4580 	add.w	r5, r5, #16384	; 0x4000
 8004110:	42a8      	cmp	r0, r5
 8004112:	bf14      	ite	ne
 8004114:	2500      	movne	r5, #0
 8004116:	2501      	moveq	r5, #1
 8004118:	f506 4680 	add.w	r6, r6, #16384	; 0x4000
 800411c:	42b0      	cmp	r0, r6
 800411e:	d003      	beq.n	8004128 <TIM_OC6_SetConfig+0x4c>
 8004120:	b915      	cbnz	r5, 8004128 <TIM_OC6_SetConfig+0x4c>
 8004122:	4d09      	ldr	r5, [pc, #36]	; (8004148 <TIM_OC6_SetConfig+0x6c>)
 8004124:	42a8      	cmp	r0, r5
 8004126:	d104      	bne.n	8004132 <TIM_OC6_SetConfig+0x56>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004128:	f424 3400 	bic.w	r4, r4, #131072	; 0x20000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800412c:	694d      	ldr	r5, [r1, #20]
 800412e:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004132:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004134:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004136:	684a      	ldr	r2, [r1, #4]
 8004138:	65c2      	str	r2, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800413a:	6203      	str	r3, [r0, #32]
}
 800413c:	bc70      	pop	{r4, r5, r6}
 800413e:	4770      	bx	lr
 8004140:	40010000 	.word	0x40010000
 8004144:	40010400 	.word	0x40010400
 8004148:	40014800 	.word	0x40014800

0800414c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800414c:	b430      	push	{r4, r5}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800414e:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004150:	6a05      	ldr	r5, [r0, #32]
 8004152:	f025 0501 	bic.w	r5, r5, #1
 8004156:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004158:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800415a:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800415e:	ea44 1402 	orr.w	r4, r4, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004162:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8004166:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004168:	6184      	str	r4, [r0, #24]
  TIMx->CCER = tmpccer;
 800416a:	6203      	str	r3, [r0, #32]
}
 800416c:	bc30      	pop	{r4, r5}
 800416e:	4770      	bx	lr

08004170 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004170:	b430      	push	{r4, r5}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004172:	6a05      	ldr	r5, [r0, #32]
 8004174:	f025 0510 	bic.w	r5, r5, #16
 8004178:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800417a:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 800417c:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800417e:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004182:	ea44 3402 	orr.w	r4, r4, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004186:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800418a:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800418e:	6184      	str	r4, [r0, #24]
  TIMx->CCER = tmpccer;
 8004190:	6203      	str	r3, [r0, #32]
}
 8004192:	bc30      	pop	{r4, r5}
 8004194:	4770      	bx	lr
	...

08004198 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004198:	6882      	ldr	r2, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800419a:	4b03      	ldr	r3, [pc, #12]	; (80041a8 <TIM_ITRx_SetConfig+0x10>)
 800419c:	4013      	ands	r3, r2
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800419e:	430b      	orrs	r3, r1
 80041a0:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80041a4:	6083      	str	r3, [r0, #8]
}
 80041a6:	4770      	bx	lr
 80041a8:	ffcfff8f 	.word	0xffcfff8f

080041ac <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 80041ac:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80041b0:	b2db      	uxtb	r3, r3
 80041b2:	2b01      	cmp	r3, #1
 80041b4:	d111      	bne.n	80041da <HAL_TIM_Base_Start+0x2e>
  htim->State = HAL_TIM_STATE_BUSY;
 80041b6:	2302      	movs	r3, #2
 80041b8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80041bc:	6802      	ldr	r2, [r0, #0]
 80041be:	6891      	ldr	r1, [r2, #8]
 80041c0:	4b08      	ldr	r3, [pc, #32]	; (80041e4 <HAL_TIM_Base_Start+0x38>)
 80041c2:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041c4:	2b06      	cmp	r3, #6
 80041c6:	bf18      	it	ne
 80041c8:	f5b3 3f80 	cmpne.w	r3, #65536	; 0x10000
 80041cc:	d007      	beq.n	80041de <HAL_TIM_Base_Start+0x32>
    __HAL_TIM_ENABLE(htim);
 80041ce:	6813      	ldr	r3, [r2, #0]
 80041d0:	f043 0301 	orr.w	r3, r3, #1
 80041d4:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80041d6:	2000      	movs	r0, #0
 80041d8:	4770      	bx	lr
    return HAL_ERROR;
 80041da:	2001      	movs	r0, #1
 80041dc:	4770      	bx	lr
  return HAL_OK;
 80041de:	2000      	movs	r0, #0
}
 80041e0:	4770      	bx	lr
 80041e2:	bf00      	nop
 80041e4:	00010007 	.word	0x00010007

080041e8 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 80041e8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80041ec:	b2db      	uxtb	r3, r3
 80041ee:	2b01      	cmp	r3, #1
 80041f0:	d116      	bne.n	8004220 <HAL_TIM_Base_Start_IT+0x38>
  htim->State = HAL_TIM_STATE_BUSY;
 80041f2:	2302      	movs	r3, #2
 80041f4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80041f8:	6802      	ldr	r2, [r0, #0]
 80041fa:	68d3      	ldr	r3, [r2, #12]
 80041fc:	f043 0301 	orr.w	r3, r3, #1
 8004200:	60d3      	str	r3, [r2, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004202:	6802      	ldr	r2, [r0, #0]
 8004204:	6891      	ldr	r1, [r2, #8]
 8004206:	4b08      	ldr	r3, [pc, #32]	; (8004228 <HAL_TIM_Base_Start_IT+0x40>)
 8004208:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800420a:	2b06      	cmp	r3, #6
 800420c:	bf18      	it	ne
 800420e:	f5b3 3f80 	cmpne.w	r3, #65536	; 0x10000
 8004212:	d007      	beq.n	8004224 <HAL_TIM_Base_Start_IT+0x3c>
    __HAL_TIM_ENABLE(htim);
 8004214:	6813      	ldr	r3, [r2, #0]
 8004216:	f043 0301 	orr.w	r3, r3, #1
 800421a:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 800421c:	2000      	movs	r0, #0
 800421e:	4770      	bx	lr
    return HAL_ERROR;
 8004220:	2001      	movs	r0, #1
 8004222:	4770      	bx	lr
  return HAL_OK;
 8004224:	2000      	movs	r0, #0
}
 8004226:	4770      	bx	lr
 8004228:	00010007 	.word	0x00010007

0800422c <HAL_TIM_OC_MspInit>:
}
 800422c:	4770      	bx	lr

0800422e <HAL_TIM_OC_DelayElapsedCallback>:
}
 800422e:	4770      	bx	lr

08004230 <HAL_TIM_IC_CaptureCallback>:
}
 8004230:	4770      	bx	lr

08004232 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8004232:	4770      	bx	lr

08004234 <HAL_TIM_TriggerCallback>:
}
 8004234:	4770      	bx	lr

08004236 <HAL_TIM_IRQHandler>:
{
 8004236:	b510      	push	{r4, lr}
 8004238:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800423a:	6803      	ldr	r3, [r0, #0]
 800423c:	691a      	ldr	r2, [r3, #16]
 800423e:	f012 0f02 	tst.w	r2, #2
 8004242:	d011      	beq.n	8004268 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004244:	68da      	ldr	r2, [r3, #12]
 8004246:	f012 0f02 	tst.w	r2, #2
 800424a:	d00d      	beq.n	8004268 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800424c:	f06f 0202 	mvn.w	r2, #2
 8004250:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004252:	2301      	movs	r3, #1
 8004254:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004256:	6803      	ldr	r3, [r0, #0]
 8004258:	699b      	ldr	r3, [r3, #24]
 800425a:	f013 0f03 	tst.w	r3, #3
 800425e:	d079      	beq.n	8004354 <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 8004260:	f7ff ffe6 	bl	8004230 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004264:	2300      	movs	r3, #0
 8004266:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004268:	6823      	ldr	r3, [r4, #0]
 800426a:	691a      	ldr	r2, [r3, #16]
 800426c:	f012 0f04 	tst.w	r2, #4
 8004270:	d012      	beq.n	8004298 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004272:	68da      	ldr	r2, [r3, #12]
 8004274:	f012 0f04 	tst.w	r2, #4
 8004278:	d00e      	beq.n	8004298 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800427a:	f06f 0204 	mvn.w	r2, #4
 800427e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004280:	2302      	movs	r3, #2
 8004282:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004284:	6823      	ldr	r3, [r4, #0]
 8004286:	699b      	ldr	r3, [r3, #24]
 8004288:	f413 7f40 	tst.w	r3, #768	; 0x300
 800428c:	d068      	beq.n	8004360 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 800428e:	4620      	mov	r0, r4
 8004290:	f7ff ffce 	bl	8004230 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004294:	2300      	movs	r3, #0
 8004296:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004298:	6823      	ldr	r3, [r4, #0]
 800429a:	691a      	ldr	r2, [r3, #16]
 800429c:	f012 0f08 	tst.w	r2, #8
 80042a0:	d012      	beq.n	80042c8 <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80042a2:	68da      	ldr	r2, [r3, #12]
 80042a4:	f012 0f08 	tst.w	r2, #8
 80042a8:	d00e      	beq.n	80042c8 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80042aa:	f06f 0208 	mvn.w	r2, #8
 80042ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80042b0:	2304      	movs	r3, #4
 80042b2:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80042b4:	6823      	ldr	r3, [r4, #0]
 80042b6:	69db      	ldr	r3, [r3, #28]
 80042b8:	f013 0f03 	tst.w	r3, #3
 80042bc:	d057      	beq.n	800436e <HAL_TIM_IRQHandler+0x138>
        HAL_TIM_IC_CaptureCallback(htim);
 80042be:	4620      	mov	r0, r4
 80042c0:	f7ff ffb6 	bl	8004230 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042c4:	2300      	movs	r3, #0
 80042c6:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80042c8:	6823      	ldr	r3, [r4, #0]
 80042ca:	691a      	ldr	r2, [r3, #16]
 80042cc:	f012 0f10 	tst.w	r2, #16
 80042d0:	d012      	beq.n	80042f8 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80042d2:	68da      	ldr	r2, [r3, #12]
 80042d4:	f012 0f10 	tst.w	r2, #16
 80042d8:	d00e      	beq.n	80042f8 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80042da:	f06f 0210 	mvn.w	r2, #16
 80042de:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80042e0:	2308      	movs	r3, #8
 80042e2:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80042e4:	6823      	ldr	r3, [r4, #0]
 80042e6:	69db      	ldr	r3, [r3, #28]
 80042e8:	f413 7f40 	tst.w	r3, #768	; 0x300
 80042ec:	d046      	beq.n	800437c <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 80042ee:	4620      	mov	r0, r4
 80042f0:	f7ff ff9e 	bl	8004230 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042f4:	2300      	movs	r3, #0
 80042f6:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80042f8:	6823      	ldr	r3, [r4, #0]
 80042fa:	691a      	ldr	r2, [r3, #16]
 80042fc:	f012 0f01 	tst.w	r2, #1
 8004300:	d003      	beq.n	800430a <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004302:	68da      	ldr	r2, [r3, #12]
 8004304:	f012 0f01 	tst.w	r2, #1
 8004308:	d13f      	bne.n	800438a <HAL_TIM_IRQHandler+0x154>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800430a:	6823      	ldr	r3, [r4, #0]
 800430c:	691a      	ldr	r2, [r3, #16]
 800430e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8004312:	d003      	beq.n	800431c <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004314:	68da      	ldr	r2, [r3, #12]
 8004316:	f012 0f80 	tst.w	r2, #128	; 0x80
 800431a:	d13d      	bne.n	8004398 <HAL_TIM_IRQHandler+0x162>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800431c:	6823      	ldr	r3, [r4, #0]
 800431e:	691a      	ldr	r2, [r3, #16]
 8004320:	f412 7f80 	tst.w	r2, #256	; 0x100
 8004324:	d003      	beq.n	800432e <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004326:	68da      	ldr	r2, [r3, #12]
 8004328:	f012 0f80 	tst.w	r2, #128	; 0x80
 800432c:	d13b      	bne.n	80043a6 <HAL_TIM_IRQHandler+0x170>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800432e:	6823      	ldr	r3, [r4, #0]
 8004330:	691a      	ldr	r2, [r3, #16]
 8004332:	f012 0f40 	tst.w	r2, #64	; 0x40
 8004336:	d003      	beq.n	8004340 <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004338:	68da      	ldr	r2, [r3, #12]
 800433a:	f012 0f40 	tst.w	r2, #64	; 0x40
 800433e:	d139      	bne.n	80043b4 <HAL_TIM_IRQHandler+0x17e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004340:	6823      	ldr	r3, [r4, #0]
 8004342:	691a      	ldr	r2, [r3, #16]
 8004344:	f012 0f20 	tst.w	r2, #32
 8004348:	d003      	beq.n	8004352 <HAL_TIM_IRQHandler+0x11c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800434a:	68da      	ldr	r2, [r3, #12]
 800434c:	f012 0f20 	tst.w	r2, #32
 8004350:	d137      	bne.n	80043c2 <HAL_TIM_IRQHandler+0x18c>
}
 8004352:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004354:	f7ff ff6b 	bl	800422e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004358:	4620      	mov	r0, r4
 800435a:	f7ff ff6a 	bl	8004232 <HAL_TIM_PWM_PulseFinishedCallback>
 800435e:	e781      	b.n	8004264 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004360:	4620      	mov	r0, r4
 8004362:	f7ff ff64 	bl	800422e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004366:	4620      	mov	r0, r4
 8004368:	f7ff ff63 	bl	8004232 <HAL_TIM_PWM_PulseFinishedCallback>
 800436c:	e792      	b.n	8004294 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800436e:	4620      	mov	r0, r4
 8004370:	f7ff ff5d 	bl	800422e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004374:	4620      	mov	r0, r4
 8004376:	f7ff ff5c 	bl	8004232 <HAL_TIM_PWM_PulseFinishedCallback>
 800437a:	e7a3      	b.n	80042c4 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800437c:	4620      	mov	r0, r4
 800437e:	f7ff ff56 	bl	800422e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004382:	4620      	mov	r0, r4
 8004384:	f7ff ff55 	bl	8004232 <HAL_TIM_PWM_PulseFinishedCallback>
 8004388:	e7b4      	b.n	80042f4 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800438a:	f06f 0201 	mvn.w	r2, #1
 800438e:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8004390:	4620      	mov	r0, r4
 8004392:	f003 fb29 	bl	80079e8 <HAL_TIM_PeriodElapsedCallback>
 8004396:	e7b8      	b.n	800430a <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004398:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800439c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800439e:	4620      	mov	r0, r4
 80043a0:	f000 fa53 	bl	800484a <HAL_TIMEx_BreakCallback>
 80043a4:	e7ba      	b.n	800431c <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80043a6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80043aa:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80043ac:	4620      	mov	r0, r4
 80043ae:	f000 fa4d 	bl	800484c <HAL_TIMEx_Break2Callback>
 80043b2:	e7bc      	b.n	800432e <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80043b4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80043b8:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80043ba:	4620      	mov	r0, r4
 80043bc:	f7ff ff3a 	bl	8004234 <HAL_TIM_TriggerCallback>
 80043c0:	e7be      	b.n	8004340 <HAL_TIM_IRQHandler+0x10a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80043c2:	f06f 0220 	mvn.w	r2, #32
 80043c6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 80043c8:	4620      	mov	r0, r4
 80043ca:	f000 fa3d 	bl	8004848 <HAL_TIMEx_CommutCallback>
}
 80043ce:	e7c0      	b.n	8004352 <HAL_TIM_IRQHandler+0x11c>

080043d0 <TIM_Base_SetConfig>:
{
 80043d0:	b470      	push	{r4, r5, r6}
  tmpcr1 = TIMx->CR1;
 80043d2:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80043d4:	4c37      	ldr	r4, [pc, #220]	; (80044b4 <TIM_Base_SetConfig+0xe4>)
 80043d6:	42a0      	cmp	r0, r4
 80043d8:	bf14      	ite	ne
 80043da:	2400      	movne	r4, #0
 80043dc:	2401      	moveq	r4, #1
 80043de:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80043e2:	bf14      	ite	ne
 80043e4:	4622      	movne	r2, r4
 80043e6:	f044 0201 	orreq.w	r2, r4, #1
 80043ea:	b9aa      	cbnz	r2, 8004418 <TIM_Base_SetConfig+0x48>
 80043ec:	4d32      	ldr	r5, [pc, #200]	; (80044b8 <TIM_Base_SetConfig+0xe8>)
 80043ee:	42a8      	cmp	r0, r5
 80043f0:	bf14      	ite	ne
 80043f2:	2500      	movne	r5, #0
 80043f4:	2501      	moveq	r5, #1
 80043f6:	4e31      	ldr	r6, [pc, #196]	; (80044bc <TIM_Base_SetConfig+0xec>)
 80043f8:	42b0      	cmp	r0, r6
 80043fa:	d00d      	beq.n	8004418 <TIM_Base_SetConfig+0x48>
 80043fc:	b965      	cbnz	r5, 8004418 <TIM_Base_SetConfig+0x48>
 80043fe:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
 8004402:	f505 3582 	add.w	r5, r5, #66560	; 0x10400
 8004406:	42a8      	cmp	r0, r5
 8004408:	bf14      	ite	ne
 800440a:	2500      	movne	r5, #0
 800440c:	2501      	moveq	r5, #1
 800440e:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8004412:	42b0      	cmp	r0, r6
 8004414:	d000      	beq.n	8004418 <TIM_Base_SetConfig+0x48>
 8004416:	b11d      	cbz	r5, 8004420 <TIM_Base_SetConfig+0x50>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004418:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800441c:	684d      	ldr	r5, [r1, #4]
 800441e:	432b      	orrs	r3, r5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004420:	bb12      	cbnz	r2, 8004468 <TIM_Base_SetConfig+0x98>
 8004422:	4a25      	ldr	r2, [pc, #148]	; (80044b8 <TIM_Base_SetConfig+0xe8>)
 8004424:	4290      	cmp	r0, r2
 8004426:	bf14      	ite	ne
 8004428:	2200      	movne	r2, #0
 800442a:	2201      	moveq	r2, #1
 800442c:	4d23      	ldr	r5, [pc, #140]	; (80044bc <TIM_Base_SetConfig+0xec>)
 800442e:	42a8      	cmp	r0, r5
 8004430:	d01a      	beq.n	8004468 <TIM_Base_SetConfig+0x98>
 8004432:	b9ca      	cbnz	r2, 8004468 <TIM_Base_SetConfig+0x98>
 8004434:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8004438:	f502 3282 	add.w	r2, r2, #66560	; 0x10400
 800443c:	4290      	cmp	r0, r2
 800443e:	bf14      	ite	ne
 8004440:	2200      	movne	r2, #0
 8004442:	2201      	moveq	r2, #1
 8004444:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8004448:	42a8      	cmp	r0, r5
 800444a:	d00d      	beq.n	8004468 <TIM_Base_SetConfig+0x98>
 800444c:	b962      	cbnz	r2, 8004468 <TIM_Base_SetConfig+0x98>
 800444e:	4a1c      	ldr	r2, [pc, #112]	; (80044c0 <TIM_Base_SetConfig+0xf0>)
 8004450:	4290      	cmp	r0, r2
 8004452:	bf14      	ite	ne
 8004454:	2200      	movne	r2, #0
 8004456:	2201      	moveq	r2, #1
 8004458:	f505 359a 	add.w	r5, r5, #78848	; 0x13400
 800445c:	42a8      	cmp	r0, r5
 800445e:	d003      	beq.n	8004468 <TIM_Base_SetConfig+0x98>
 8004460:	b912      	cbnz	r2, 8004468 <TIM_Base_SetConfig+0x98>
 8004462:	4a18      	ldr	r2, [pc, #96]	; (80044c4 <TIM_Base_SetConfig+0xf4>)
 8004464:	4290      	cmp	r0, r2
 8004466:	d103      	bne.n	8004470 <TIM_Base_SetConfig+0xa0>
    tmpcr1 &= ~TIM_CR1_CKD;
 8004468:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800446c:	68ca      	ldr	r2, [r1, #12]
 800446e:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004470:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004474:	694a      	ldr	r2, [r1, #20]
 8004476:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8004478:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800447a:	688a      	ldr	r2, [r1, #8]
 800447c:	62c2      	str	r2, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800447e:	680a      	ldr	r2, [r1, #0]
 8004480:	6282      	str	r2, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004482:	4b11      	ldr	r3, [pc, #68]	; (80044c8 <TIM_Base_SetConfig+0xf8>)
 8004484:	4298      	cmp	r0, r3
 8004486:	bf14      	ite	ne
 8004488:	4623      	movne	r3, r4
 800448a:	f044 0301 	orreq.w	r3, r4, #1
 800448e:	b95b      	cbnz	r3, 80044a8 <TIM_Base_SetConfig+0xd8>
 8004490:	4b0b      	ldr	r3, [pc, #44]	; (80044c0 <TIM_Base_SetConfig+0xf0>)
 8004492:	4298      	cmp	r0, r3
 8004494:	bf14      	ite	ne
 8004496:	2300      	movne	r3, #0
 8004498:	2301      	moveq	r3, #1
 800449a:	4a0c      	ldr	r2, [pc, #48]	; (80044cc <TIM_Base_SetConfig+0xfc>)
 800449c:	4290      	cmp	r0, r2
 800449e:	d003      	beq.n	80044a8 <TIM_Base_SetConfig+0xd8>
 80044a0:	b913      	cbnz	r3, 80044a8 <TIM_Base_SetConfig+0xd8>
 80044a2:	4b08      	ldr	r3, [pc, #32]	; (80044c4 <TIM_Base_SetConfig+0xf4>)
 80044a4:	4298      	cmp	r0, r3
 80044a6:	d101      	bne.n	80044ac <TIM_Base_SetConfig+0xdc>
    TIMx->RCR = Structure->RepetitionCounter;
 80044a8:	690b      	ldr	r3, [r1, #16]
 80044aa:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80044ac:	2301      	movs	r3, #1
 80044ae:	6143      	str	r3, [r0, #20]
}
 80044b0:	bc70      	pop	{r4, r5, r6}
 80044b2:	4770      	bx	lr
 80044b4:	40010000 	.word	0x40010000
 80044b8:	40000800 	.word	0x40000800
 80044bc:	40000400 	.word	0x40000400
 80044c0:	40014400 	.word	0x40014400
 80044c4:	40014800 	.word	0x40014800
 80044c8:	40010400 	.word	0x40010400
 80044cc:	40014000 	.word	0x40014000

080044d0 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80044d0:	b360      	cbz	r0, 800452c <HAL_TIM_Base_Init+0x5c>
{
 80044d2:	b510      	push	{r4, lr}
 80044d4:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80044d6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80044da:	b313      	cbz	r3, 8004522 <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 80044dc:	2302      	movs	r3, #2
 80044de:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044e2:	4621      	mov	r1, r4
 80044e4:	f851 0b04 	ldr.w	r0, [r1], #4
 80044e8:	f7ff ff72 	bl	80043d0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80044ec:	2301      	movs	r3, #1
 80044ee:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044f2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80044f6:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80044fa:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80044fe:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8004502:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004506:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800450a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800450e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004512:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8004516:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800451a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800451e:	2000      	movs	r0, #0
}
 8004520:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8004522:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8004526:	f003 fbc7 	bl	8007cb8 <HAL_TIM_Base_MspInit>
 800452a:	e7d7      	b.n	80044dc <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 800452c:	2001      	movs	r0, #1
}
 800452e:	4770      	bx	lr

08004530 <HAL_TIM_OC_Init>:
  if (htim == NULL)
 8004530:	b360      	cbz	r0, 800458c <HAL_TIM_OC_Init+0x5c>
{
 8004532:	b510      	push	{r4, lr}
 8004534:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8004536:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800453a:	b313      	cbz	r3, 8004582 <HAL_TIM_OC_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 800453c:	2302      	movs	r3, #2
 800453e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004542:	4621      	mov	r1, r4
 8004544:	f851 0b04 	ldr.w	r0, [r1], #4
 8004548:	f7ff ff42 	bl	80043d0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800454c:	2301      	movs	r3, #1
 800454e:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004552:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8004556:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800455a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800455e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8004562:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004566:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800456a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800456e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004572:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8004576:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800457a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800457e:	2000      	movs	r0, #0
}
 8004580:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8004582:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 8004586:	f7ff fe51 	bl	800422c <HAL_TIM_OC_MspInit>
 800458a:	e7d7      	b.n	800453c <HAL_TIM_OC_Init+0xc>
    return HAL_ERROR;
 800458c:	2001      	movs	r0, #1
}
 800458e:	4770      	bx	lr

08004590 <TIM_OC2_SetConfig>:
{
 8004590:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004592:	6a03      	ldr	r3, [r0, #32]
 8004594:	f023 0310 	bic.w	r3, r3, #16
 8004598:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800459a:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800459c:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800459e:	6985      	ldr	r5, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80045a0:	4a1a      	ldr	r2, [pc, #104]	; (800460c <TIM_OC2_SetConfig+0x7c>)
 80045a2:	402a      	ands	r2, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80045a4:	680e      	ldr	r6, [r1, #0]
 80045a6:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 80045aa:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80045ae:	688a      	ldr	r2, [r1, #8]
 80045b0:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80045b4:	4a16      	ldr	r2, [pc, #88]	; (8004610 <TIM_OC2_SetConfig+0x80>)
 80045b6:	4d17      	ldr	r5, [pc, #92]	; (8004614 <TIM_OC2_SetConfig+0x84>)
 80045b8:	42a8      	cmp	r0, r5
 80045ba:	bf18      	it	ne
 80045bc:	4290      	cmpne	r0, r2
 80045be:	bf0c      	ite	eq
 80045c0:	2201      	moveq	r2, #1
 80045c2:	2200      	movne	r2, #0
 80045c4:	d106      	bne.n	80045d4 <TIM_OC2_SetConfig+0x44>
    tmpccer &= ~TIM_CCER_CC2NP;
 80045c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80045ca:	68cd      	ldr	r5, [r1, #12]
 80045cc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 80045d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045d4:	b95a      	cbnz	r2, 80045ee <TIM_OC2_SetConfig+0x5e>
 80045d6:	4a10      	ldr	r2, [pc, #64]	; (8004618 <TIM_OC2_SetConfig+0x88>)
 80045d8:	4290      	cmp	r0, r2
 80045da:	bf14      	ite	ne
 80045dc:	2200      	movne	r2, #0
 80045de:	2201      	moveq	r2, #1
 80045e0:	4d0e      	ldr	r5, [pc, #56]	; (800461c <TIM_OC2_SetConfig+0x8c>)
 80045e2:	42a8      	cmp	r0, r5
 80045e4:	d003      	beq.n	80045ee <TIM_OC2_SetConfig+0x5e>
 80045e6:	b912      	cbnz	r2, 80045ee <TIM_OC2_SetConfig+0x5e>
 80045e8:	4a0d      	ldr	r2, [pc, #52]	; (8004620 <TIM_OC2_SetConfig+0x90>)
 80045ea:	4290      	cmp	r0, r2
 80045ec:	d107      	bne.n	80045fe <TIM_OC2_SetConfig+0x6e>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80045ee:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80045f2:	694a      	ldr	r2, [r1, #20]
 80045f4:	ea44 0482 	orr.w	r4, r4, r2, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80045f8:	698a      	ldr	r2, [r1, #24]
 80045fa:	ea44 0482 	orr.w	r4, r4, r2, lsl #2
  TIMx->CR2 = tmpcr2;
 80045fe:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004600:	6186      	str	r6, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8004602:	684a      	ldr	r2, [r1, #4]
 8004604:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8004606:	6203      	str	r3, [r0, #32]
}
 8004608:	bc70      	pop	{r4, r5, r6}
 800460a:	4770      	bx	lr
 800460c:	feff8cff 	.word	0xfeff8cff
 8004610:	40010000 	.word	0x40010000
 8004614:	40010400 	.word	0x40010400
 8004618:	40014400 	.word	0x40014400
 800461c:	40014000 	.word	0x40014000
 8004620:	40014800 	.word	0x40014800

08004624 <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 8004624:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004628:	2b01      	cmp	r3, #1
 800462a:	d02e      	beq.n	800468a <HAL_TIM_OC_ConfigChannel+0x66>
{
 800462c:	b510      	push	{r4, lr}
 800462e:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8004630:	2301      	movs	r3, #1
 8004632:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8004636:	2a14      	cmp	r2, #20
 8004638:	d80f      	bhi.n	800465a <HAL_TIM_OC_ConfigChannel+0x36>
 800463a:	e8df f002 	tbb	[pc, r2]
 800463e:	0e0b      	.short	0x0e0b
 8004640:	0e120e0e 	.word	0x0e120e0e
 8004644:	0e160e0e 	.word	0x0e160e0e
 8004648:	0e1a0e0e 	.word	0x0e1a0e0e
 800464c:	0e1e0e0e 	.word	0x0e1e0e0e
 8004650:	0e0e      	.short	0x0e0e
 8004652:	22          	.byte	0x22
 8004653:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004654:	6800      	ldr	r0, [r0, #0]
 8004656:	f7ff fc37 	bl	8003ec8 <TIM_OC1_SetConfig>
  __HAL_UNLOCK(htim);
 800465a:	2000      	movs	r0, #0
 800465c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8004660:	bd10      	pop	{r4, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004662:	6800      	ldr	r0, [r0, #0]
 8004664:	f7ff ff94 	bl	8004590 <TIM_OC2_SetConfig>
      break;
 8004668:	e7f7      	b.n	800465a <HAL_TIM_OC_ConfigChannel+0x36>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800466a:	6800      	ldr	r0, [r0, #0]
 800466c:	f7ff fc7e 	bl	8003f6c <TIM_OC3_SetConfig>
      break;
 8004670:	e7f3      	b.n	800465a <HAL_TIM_OC_ConfigChannel+0x36>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004672:	6800      	ldr	r0, [r0, #0]
 8004674:	f7ff fcc2 	bl	8003ffc <TIM_OC4_SetConfig>
      break;
 8004678:	e7ef      	b.n	800465a <HAL_TIM_OC_ConfigChannel+0x36>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800467a:	6800      	ldr	r0, [r0, #0]
 800467c:	f7ff fcf6 	bl	800406c <TIM_OC5_SetConfig>
      break;
 8004680:	e7eb      	b.n	800465a <HAL_TIM_OC_ConfigChannel+0x36>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004682:	6800      	ldr	r0, [r0, #0]
 8004684:	f7ff fd2a 	bl	80040dc <TIM_OC6_SetConfig>
      break;
 8004688:	e7e7      	b.n	800465a <HAL_TIM_OC_ConfigChannel+0x36>
  __HAL_LOCK(htim);
 800468a:	2002      	movs	r0, #2
}
 800468c:	4770      	bx	lr

0800468e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800468e:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004690:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004692:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004696:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 800469a:	430a      	orrs	r2, r1
 800469c:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800469e:	6082      	str	r2, [r0, #8]
}
 80046a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80046a4:	4770      	bx	lr
	...

080046a8 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80046a8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80046ac:	2b01      	cmp	r3, #1
 80046ae:	d077      	beq.n	80047a0 <HAL_TIM_ConfigClockSource+0xf8>
{
 80046b0:	b510      	push	{r4, lr}
 80046b2:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80046b4:	2301      	movs	r3, #1
 80046b6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80046ba:	2302      	movs	r3, #2
 80046bc:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80046c0:	6802      	ldr	r2, [r0, #0]
 80046c2:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046c4:	4b37      	ldr	r3, [pc, #220]	; (80047a4 <HAL_TIM_ConfigClockSource+0xfc>)
 80046c6:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 80046c8:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 80046ca:	680b      	ldr	r3, [r1, #0]
 80046cc:	2b60      	cmp	r3, #96	; 0x60
 80046ce:	d053      	beq.n	8004778 <HAL_TIM_ConfigClockSource+0xd0>
 80046d0:	d90e      	bls.n	80046f0 <HAL_TIM_ConfigClockSource+0x48>
 80046d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046d6:	d043      	beq.n	8004760 <HAL_TIM_ConfigClockSource+0xb8>
 80046d8:	d92d      	bls.n	8004736 <HAL_TIM_ConfigClockSource+0x8e>
 80046da:	4a33      	ldr	r2, [pc, #204]	; (80047a8 <HAL_TIM_ConfigClockSource+0x100>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d025      	beq.n	800472c <HAL_TIM_ConfigClockSource+0x84>
 80046e0:	d937      	bls.n	8004752 <HAL_TIM_ConfigClockSource+0xaa>
 80046e2:	4a32      	ldr	r2, [pc, #200]	; (80047ac <HAL_TIM_ConfigClockSource+0x104>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d021      	beq.n	800472c <HAL_TIM_ConfigClockSource+0x84>
 80046e8:	3210      	adds	r2, #16
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d01e      	beq.n	800472c <HAL_TIM_ConfigClockSource+0x84>
 80046ee:	e013      	b.n	8004718 <HAL_TIM_ConfigClockSource+0x70>
 80046f0:	2b40      	cmp	r3, #64	; 0x40
 80046f2:	d04b      	beq.n	800478c <HAL_TIM_ConfigClockSource+0xe4>
 80046f4:	d90b      	bls.n	800470e <HAL_TIM_ConfigClockSource+0x66>
 80046f6:	2b50      	cmp	r3, #80	; 0x50
 80046f8:	d10e      	bne.n	8004718 <HAL_TIM_ConfigClockSource+0x70>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80046fa:	68ca      	ldr	r2, [r1, #12]
 80046fc:	6849      	ldr	r1, [r1, #4]
 80046fe:	6820      	ldr	r0, [r4, #0]
 8004700:	f7ff fd24 	bl	800414c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004704:	2150      	movs	r1, #80	; 0x50
 8004706:	6820      	ldr	r0, [r4, #0]
 8004708:	f7ff fd46 	bl	8004198 <TIM_ITRx_SetConfig>
      break;
 800470c:	e004      	b.n	8004718 <HAL_TIM_ConfigClockSource+0x70>
  switch (sClockSourceConfig->ClockSource)
 800470e:	2b20      	cmp	r3, #32
 8004710:	d00c      	beq.n	800472c <HAL_TIM_ConfigClockSource+0x84>
 8004712:	d908      	bls.n	8004726 <HAL_TIM_ConfigClockSource+0x7e>
 8004714:	2b30      	cmp	r3, #48	; 0x30
 8004716:	d009      	beq.n	800472c <HAL_TIM_ConfigClockSource+0x84>
  htim->State = HAL_TIM_STATE_READY;
 8004718:	2301      	movs	r3, #1
 800471a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800471e:	2000      	movs	r0, #0
 8004720:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8004724:	bd10      	pop	{r4, pc}
  switch (sClockSourceConfig->ClockSource)
 8004726:	b10b      	cbz	r3, 800472c <HAL_TIM_ConfigClockSource+0x84>
 8004728:	2b10      	cmp	r3, #16
 800472a:	d1f5      	bne.n	8004718 <HAL_TIM_ConfigClockSource+0x70>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800472c:	4619      	mov	r1, r3
 800472e:	6820      	ldr	r0, [r4, #0]
 8004730:	f7ff fd32 	bl	8004198 <TIM_ITRx_SetConfig>
      break;
 8004734:	e7f0      	b.n	8004718 <HAL_TIM_ConfigClockSource+0x70>
  switch (sClockSourceConfig->ClockSource)
 8004736:	2b70      	cmp	r3, #112	; 0x70
 8004738:	d1ee      	bne.n	8004718 <HAL_TIM_ConfigClockSource+0x70>
      TIM_ETR_SetConfig(htim->Instance,
 800473a:	68cb      	ldr	r3, [r1, #12]
 800473c:	684a      	ldr	r2, [r1, #4]
 800473e:	6889      	ldr	r1, [r1, #8]
 8004740:	6820      	ldr	r0, [r4, #0]
 8004742:	f7ff ffa4 	bl	800468e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004746:	6822      	ldr	r2, [r4, #0]
 8004748:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800474a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 800474e:	6093      	str	r3, [r2, #8]
      break;
 8004750:	e7e2      	b.n	8004718 <HAL_TIM_ConfigClockSource+0x70>
  switch (sClockSourceConfig->ClockSource)
 8004752:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004756:	d0e9      	beq.n	800472c <HAL_TIM_ConfigClockSource+0x84>
 8004758:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800475c:	d0e6      	beq.n	800472c <HAL_TIM_ConfigClockSource+0x84>
 800475e:	e7db      	b.n	8004718 <HAL_TIM_ConfigClockSource+0x70>
      TIM_ETR_SetConfig(htim->Instance,
 8004760:	68cb      	ldr	r3, [r1, #12]
 8004762:	684a      	ldr	r2, [r1, #4]
 8004764:	6889      	ldr	r1, [r1, #8]
 8004766:	6820      	ldr	r0, [r4, #0]
 8004768:	f7ff ff91 	bl	800468e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800476c:	6822      	ldr	r2, [r4, #0]
 800476e:	6893      	ldr	r3, [r2, #8]
 8004770:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004774:	6093      	str	r3, [r2, #8]
      break;
 8004776:	e7cf      	b.n	8004718 <HAL_TIM_ConfigClockSource+0x70>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004778:	68ca      	ldr	r2, [r1, #12]
 800477a:	6849      	ldr	r1, [r1, #4]
 800477c:	6820      	ldr	r0, [r4, #0]
 800477e:	f7ff fcf7 	bl	8004170 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004782:	2160      	movs	r1, #96	; 0x60
 8004784:	6820      	ldr	r0, [r4, #0]
 8004786:	f7ff fd07 	bl	8004198 <TIM_ITRx_SetConfig>
      break;
 800478a:	e7c5      	b.n	8004718 <HAL_TIM_ConfigClockSource+0x70>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800478c:	68ca      	ldr	r2, [r1, #12]
 800478e:	6849      	ldr	r1, [r1, #4]
 8004790:	6820      	ldr	r0, [r4, #0]
 8004792:	f7ff fcdb 	bl	800414c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004796:	2140      	movs	r1, #64	; 0x40
 8004798:	6820      	ldr	r0, [r4, #0]
 800479a:	f7ff fcfd 	bl	8004198 <TIM_ITRx_SetConfig>
      break;
 800479e:	e7bb      	b.n	8004718 <HAL_TIM_ConfigClockSource+0x70>
  __HAL_LOCK(htim);
 80047a0:	2002      	movs	r0, #2
}
 80047a2:	4770      	bx	lr
 80047a4:	ffce0088 	.word	0xffce0088
 80047a8:	00100020 	.word	0x00100020
 80047ac:	00100030 	.word	0x00100030

080047b0 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80047b0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80047b4:	2b01      	cmp	r3, #1
 80047b6:	d041      	beq.n	800483c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
{
 80047b8:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(htim);
 80047ba:	2301      	movs	r3, #1
 80047bc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047c0:	2302      	movs	r3, #2
 80047c2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80047c6:	6803      	ldr	r3, [r0, #0]
 80047c8:	685a      	ldr	r2, [r3, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80047ca:	689d      	ldr	r5, [r3, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80047cc:	4e1c      	ldr	r6, [pc, #112]	; (8004840 <HAL_TIMEx_MasterConfigSynchronization+0x90>)
 80047ce:	4c1d      	ldr	r4, [pc, #116]	; (8004844 <HAL_TIMEx_MasterConfigSynchronization+0x94>)
 80047d0:	42a3      	cmp	r3, r4
 80047d2:	bf18      	it	ne
 80047d4:	42b3      	cmpne	r3, r6
 80047d6:	d103      	bne.n	80047e0 <HAL_TIMEx_MasterConfigSynchronization+0x30>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80047d8:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80047dc:	684c      	ldr	r4, [r1, #4]
 80047de:	4322      	orrs	r2, r4
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80047e0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80047e4:	680c      	ldr	r4, [r1, #0]
 80047e6:	4322      	orrs	r2, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80047e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047ea:	6803      	ldr	r3, [r0, #0]
 80047ec:	4a14      	ldr	r2, [pc, #80]	; (8004840 <HAL_TIMEx_MasterConfigSynchronization+0x90>)
 80047ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047f2:	bf18      	it	ne
 80047f4:	4293      	cmpne	r3, r2
 80047f6:	d013      	beq.n	8004820 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80047f8:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d00f      	beq.n	8004820 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8004800:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004804:	4293      	cmp	r3, r2
 8004806:	d00b      	beq.n	8004820 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8004808:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800480c:	4293      	cmp	r3, r2
 800480e:	d007      	beq.n	8004820 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8004810:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8004814:	4293      	cmp	r3, r2
 8004816:	d003      	beq.n	8004820 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8004818:	f5a2 426c 	sub.w	r2, r2, #60416	; 0xec00
 800481c:	4293      	cmp	r3, r2
 800481e:	d104      	bne.n	800482a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004820:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004824:	688a      	ldr	r2, [r1, #8]
 8004826:	4315      	orrs	r5, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004828:	609d      	str	r5, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800482a:	2301      	movs	r3, #1
 800482c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004830:	2300      	movs	r3, #0
 8004832:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8004836:	4618      	mov	r0, r3
}
 8004838:	bc70      	pop	{r4, r5, r6}
 800483a:	4770      	bx	lr
  __HAL_LOCK(htim);
 800483c:	2002      	movs	r0, #2
}
 800483e:	4770      	bx	lr
 8004840:	40010000 	.word	0x40010000
 8004844:	40010400 	.word	0x40010400

08004848 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004848:	4770      	bx	lr

0800484a <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800484a:	4770      	bx	lr

0800484c <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800484c:	4770      	bx	lr
	...

08004850 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004850:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004854:	b086      	sub	sp, #24
 8004856:	4604      	mov	r4, r0
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8004858:	6801      	ldr	r1, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800485a:	6883      	ldr	r3, [r0, #8]
 800485c:	6902      	ldr	r2, [r0, #16]
 800485e:	4313      	orrs	r3, r2
 8004860:	6942      	ldr	r2, [r0, #20]
 8004862:	4313      	orrs	r3, r2
 8004864:	69c2      	ldr	r2, [r0, #28]
 8004866:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)huart->FifoMode;
 8004868:	6e42      	ldr	r2, [r0, #100]	; 0x64
 800486a:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800486c:	6808      	ldr	r0, [r1, #0]
 800486e:	4a88      	ldr	r2, [pc, #544]	; (8004a90 <UART_SetConfig+0x240>)
 8004870:	4002      	ands	r2, r0
 8004872:	431a      	orrs	r2, r3
 8004874:	600a      	str	r2, [r1, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004876:	6822      	ldr	r2, [r4, #0]
 8004878:	6853      	ldr	r3, [r2, #4]
 800487a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800487e:	68e1      	ldr	r1, [r4, #12]
 8004880:	430b      	orrs	r3, r1
 8004882:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004884:	69a1      	ldr	r1, [r4, #24]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004886:	6822      	ldr	r2, [r4, #0]
 8004888:	4b82      	ldr	r3, [pc, #520]	; (8004a94 <UART_SetConfig+0x244>)
 800488a:	429a      	cmp	r2, r3
 800488c:	d001      	beq.n	8004892 <UART_SetConfig+0x42>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800488e:	6a23      	ldr	r3, [r4, #32]
 8004890:	4319      	orrs	r1, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004892:	6890      	ldr	r0, [r2, #8]
 8004894:	4b80      	ldr	r3, [pc, #512]	; (8004a98 <UART_SetConfig+0x248>)
 8004896:	4003      	ands	r3, r0
 8004898:	430b      	orrs	r3, r1
 800489a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800489c:	6822      	ldr	r2, [r4, #0]
 800489e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80048a0:	f023 030f 	bic.w	r3, r3, #15
 80048a4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80048a6:	430b      	orrs	r3, r1
 80048a8:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80048aa:	6822      	ldr	r2, [r4, #0]
 80048ac:	4b7b      	ldr	r3, [pc, #492]	; (8004a9c <UART_SetConfig+0x24c>)
 80048ae:	429a      	cmp	r2, r3
 80048b0:	d021      	beq.n	80048f6 <UART_SetConfig+0xa6>
 80048b2:	4b7b      	ldr	r3, [pc, #492]	; (8004aa0 <UART_SetConfig+0x250>)
 80048b4:	429a      	cmp	r2, r3
 80048b6:	f000 808c 	beq.w	80049d2 <UART_SetConfig+0x182>
 80048ba:	4b7a      	ldr	r3, [pc, #488]	; (8004aa4 <UART_SetConfig+0x254>)
 80048bc:	429a      	cmp	r2, r3
 80048be:	f000 80a2 	beq.w	8004a06 <UART_SetConfig+0x1b6>
 80048c2:	4b79      	ldr	r3, [pc, #484]	; (8004aa8 <UART_SetConfig+0x258>)
 80048c4:	429a      	cmp	r2, r3
 80048c6:	f000 80b5 	beq.w	8004a34 <UART_SetConfig+0x1e4>
 80048ca:	4b78      	ldr	r3, [pc, #480]	; (8004aac <UART_SetConfig+0x25c>)
 80048cc:	429a      	cmp	r2, r3
 80048ce:	f000 80c8 	beq.w	8004a62 <UART_SetConfig+0x212>
 80048d2:	4b77      	ldr	r3, [pc, #476]	; (8004ab0 <UART_SetConfig+0x260>)
 80048d4:	429a      	cmp	r2, r3
 80048d6:	f000 80f3 	beq.w	8004ac0 <UART_SetConfig+0x270>
 80048da:	4b76      	ldr	r3, [pc, #472]	; (8004ab4 <UART_SetConfig+0x264>)
 80048dc:	429a      	cmp	r2, r3
 80048de:	f000 8118 	beq.w	8004b12 <UART_SetConfig+0x2c2>
 80048e2:	4b75      	ldr	r3, [pc, #468]	; (8004ab8 <UART_SetConfig+0x268>)
 80048e4:	429a      	cmp	r2, r3
 80048e6:	f000 812b 	beq.w	8004b40 <UART_SetConfig+0x2f0>
 80048ea:	4b6a      	ldr	r3, [pc, #424]	; (8004a94 <UART_SetConfig+0x244>)
 80048ec:	429a      	cmp	r2, r3
 80048ee:	f000 813e 	beq.w	8004b6e <UART_SetConfig+0x31e>
 80048f2:	2380      	movs	r3, #128	; 0x80
 80048f4:	e033      	b.n	800495e <UART_SetConfig+0x10e>
 80048f6:	4b71      	ldr	r3, [pc, #452]	; (8004abc <UART_SetConfig+0x26c>)
 80048f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048fa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80048fe:	2b28      	cmp	r3, #40	; 0x28
 8004900:	d865      	bhi.n	80049ce <UART_SetConfig+0x17e>
 8004902:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004906:	0029      	.short	0x0029
 8004908:	00640064 	.word	0x00640064
 800490c:	00640064 	.word	0x00640064
 8004910:	00640064 	.word	0x00640064
 8004914:	014c0064 	.word	0x014c0064
 8004918:	00640064 	.word	0x00640064
 800491c:	00640064 	.word	0x00640064
 8004920:	00640064 	.word	0x00640064
 8004924:	002b0064 	.word	0x002b0064
 8004928:	00640064 	.word	0x00640064
 800492c:	00640064 	.word	0x00640064
 8004930:	00640064 	.word	0x00640064
 8004934:	005e0064 	.word	0x005e0064
 8004938:	00640064 	.word	0x00640064
 800493c:	00640064 	.word	0x00640064
 8004940:	00640064 	.word	0x00640064
 8004944:	00600064 	.word	0x00600064
 8004948:	00640064 	.word	0x00640064
 800494c:	00640064 	.word	0x00640064
 8004950:	00640064 	.word	0x00640064
 8004954:	00620064 	.word	0x00620064
 8004958:	2301      	movs	r3, #1
 800495a:	e000      	b.n	800495e <UART_SetConfig+0x10e>
 800495c:	2308      	movs	r3, #8

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800495e:	494d      	ldr	r1, [pc, #308]	; (8004a94 <UART_SetConfig+0x244>)
 8004960:	428a      	cmp	r2, r1
 8004962:	f000 812e 	beq.w	8004bc2 <UART_SetConfig+0x372>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004966:	69e0      	ldr	r0, [r4, #28]
 8004968:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800496c:	f000 81b0 	beq.w	8004cd0 <UART_SetConfig+0x480>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004970:	2b20      	cmp	r3, #32
 8004972:	f200 8209 	bhi.w	8004d88 <UART_SetConfig+0x538>
 8004976:	2b20      	cmp	r3, #32
 8004978:	f200 825d 	bhi.w	8004e36 <UART_SetConfig+0x5e6>
 800497c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004980:	0230022a 	.word	0x0230022a
 8004984:	025b025b 	.word	0x025b025b
 8004988:	025b0233 	.word	0x025b0233
 800498c:	025b025b 	.word	0x025b025b
 8004990:	025b0238 	.word	0x025b0238
 8004994:	025b025b 	.word	0x025b025b
 8004998:	025b025b 	.word	0x025b025b
 800499c:	025b025b 	.word	0x025b025b
 80049a0:	025b023d 	.word	0x025b023d
 80049a4:	025b025b 	.word	0x025b025b
 80049a8:	025b025b 	.word	0x025b025b
 80049ac:	025b025b 	.word	0x025b025b
 80049b0:	025b025b 	.word	0x025b025b
 80049b4:	025b025b 	.word	0x025b025b
 80049b8:	025b025b 	.word	0x025b025b
 80049bc:	025b025b 	.word	0x025b025b
 80049c0:	0249      	.short	0x0249
  UART_GETCLOCKSOURCE(huart, clocksource);
 80049c2:	2310      	movs	r3, #16
 80049c4:	e7cb      	b.n	800495e <UART_SetConfig+0x10e>
 80049c6:	2320      	movs	r3, #32
 80049c8:	e7c9      	b.n	800495e <UART_SetConfig+0x10e>
 80049ca:	2340      	movs	r3, #64	; 0x40
 80049cc:	e7c7      	b.n	800495e <UART_SetConfig+0x10e>
 80049ce:	2380      	movs	r3, #128	; 0x80
 80049d0:	e7c5      	b.n	800495e <UART_SetConfig+0x10e>
 80049d2:	4b3a      	ldr	r3, [pc, #232]	; (8004abc <UART_SetConfig+0x26c>)
 80049d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049d6:	f003 0307 	and.w	r3, r3, #7
 80049da:	2b05      	cmp	r3, #5
 80049dc:	d811      	bhi.n	8004a02 <UART_SetConfig+0x1b2>
 80049de:	e8df f013 	tbh	[pc, r3, lsl #1]
 80049e2:	0006      	.short	0x0006
 80049e4:	000800e0 	.word	0x000800e0
 80049e8:	000c000a 	.word	0x000c000a
 80049ec:	000e      	.short	0x000e
 80049ee:	2300      	movs	r3, #0
 80049f0:	e7b5      	b.n	800495e <UART_SetConfig+0x10e>
 80049f2:	2308      	movs	r3, #8
 80049f4:	e7b3      	b.n	800495e <UART_SetConfig+0x10e>
 80049f6:	2310      	movs	r3, #16
 80049f8:	e7b1      	b.n	800495e <UART_SetConfig+0x10e>
 80049fa:	2320      	movs	r3, #32
 80049fc:	e7af      	b.n	800495e <UART_SetConfig+0x10e>
 80049fe:	2340      	movs	r3, #64	; 0x40
 8004a00:	e7ad      	b.n	800495e <UART_SetConfig+0x10e>
 8004a02:	2380      	movs	r3, #128	; 0x80
 8004a04:	e7ab      	b.n	800495e <UART_SetConfig+0x10e>
 8004a06:	4b2d      	ldr	r3, [pc, #180]	; (8004abc <UART_SetConfig+0x26c>)
 8004a08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a0a:	f003 0307 	and.w	r3, r3, #7
 8004a0e:	2b05      	cmp	r3, #5
 8004a10:	d80e      	bhi.n	8004a30 <UART_SetConfig+0x1e0>
 8004a12:	e8df f003 	tbb	[pc, r3]
 8004a16:	c803      	.short	0xc803
 8004a18:	0b090705 	.word	0x0b090705
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	e79e      	b.n	800495e <UART_SetConfig+0x10e>
 8004a20:	2308      	movs	r3, #8
 8004a22:	e79c      	b.n	800495e <UART_SetConfig+0x10e>
 8004a24:	2310      	movs	r3, #16
 8004a26:	e79a      	b.n	800495e <UART_SetConfig+0x10e>
 8004a28:	2320      	movs	r3, #32
 8004a2a:	e798      	b.n	800495e <UART_SetConfig+0x10e>
 8004a2c:	2340      	movs	r3, #64	; 0x40
 8004a2e:	e796      	b.n	800495e <UART_SetConfig+0x10e>
 8004a30:	2380      	movs	r3, #128	; 0x80
 8004a32:	e794      	b.n	800495e <UART_SetConfig+0x10e>
 8004a34:	4b21      	ldr	r3, [pc, #132]	; (8004abc <UART_SetConfig+0x26c>)
 8004a36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a38:	f003 0307 	and.w	r3, r3, #7
 8004a3c:	2b05      	cmp	r3, #5
 8004a3e:	d80e      	bhi.n	8004a5e <UART_SetConfig+0x20e>
 8004a40:	e8df f003 	tbb	[pc, r3]
 8004a44:	0705b303 	.word	0x0705b303
 8004a48:	0b09      	.short	0x0b09
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	e787      	b.n	800495e <UART_SetConfig+0x10e>
 8004a4e:	2308      	movs	r3, #8
 8004a50:	e785      	b.n	800495e <UART_SetConfig+0x10e>
 8004a52:	2310      	movs	r3, #16
 8004a54:	e783      	b.n	800495e <UART_SetConfig+0x10e>
 8004a56:	2320      	movs	r3, #32
 8004a58:	e781      	b.n	800495e <UART_SetConfig+0x10e>
 8004a5a:	2340      	movs	r3, #64	; 0x40
 8004a5c:	e77f      	b.n	800495e <UART_SetConfig+0x10e>
 8004a5e:	2380      	movs	r3, #128	; 0x80
 8004a60:	e77d      	b.n	800495e <UART_SetConfig+0x10e>
 8004a62:	4b16      	ldr	r3, [pc, #88]	; (8004abc <UART_SetConfig+0x26c>)
 8004a64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a66:	f003 0307 	and.w	r3, r3, #7
 8004a6a:	2b05      	cmp	r3, #5
 8004a6c:	d80e      	bhi.n	8004a8c <UART_SetConfig+0x23c>
 8004a6e:	e8df f003 	tbb	[pc, r3]
 8004a72:	9e03      	.short	0x9e03
 8004a74:	0b090705 	.word	0x0b090705
 8004a78:	2300      	movs	r3, #0
 8004a7a:	e770      	b.n	800495e <UART_SetConfig+0x10e>
 8004a7c:	2308      	movs	r3, #8
 8004a7e:	e76e      	b.n	800495e <UART_SetConfig+0x10e>
 8004a80:	2310      	movs	r3, #16
 8004a82:	e76c      	b.n	800495e <UART_SetConfig+0x10e>
 8004a84:	2320      	movs	r3, #32
 8004a86:	e76a      	b.n	800495e <UART_SetConfig+0x10e>
 8004a88:	2340      	movs	r3, #64	; 0x40
 8004a8a:	e768      	b.n	800495e <UART_SetConfig+0x10e>
 8004a8c:	2380      	movs	r3, #128	; 0x80
 8004a8e:	e766      	b.n	800495e <UART_SetConfig+0x10e>
 8004a90:	cfff69f3 	.word	0xcfff69f3
 8004a94:	58000c00 	.word	0x58000c00
 8004a98:	11fff4ff 	.word	0x11fff4ff
 8004a9c:	40011000 	.word	0x40011000
 8004aa0:	40004400 	.word	0x40004400
 8004aa4:	40004800 	.word	0x40004800
 8004aa8:	40004c00 	.word	0x40004c00
 8004aac:	40005000 	.word	0x40005000
 8004ab0:	40011400 	.word	0x40011400
 8004ab4:	40007800 	.word	0x40007800
 8004ab8:	40007c00 	.word	0x40007c00
 8004abc:	58024400 	.word	0x58024400
 8004ac0:	4b7e      	ldr	r3, [pc, #504]	; (8004cbc <UART_SetConfig+0x46c>)
 8004ac2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ac4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004ac8:	2b28      	cmp	r3, #40	; 0x28
 8004aca:	d820      	bhi.n	8004b0e <UART_SetConfig+0x2be>
 8004acc:	e8df f003 	tbb	[pc, r3]
 8004ad0:	1f1f1f15 	.word	0x1f1f1f15
 8004ad4:	1f1f1f1f 	.word	0x1f1f1f1f
 8004ad8:	1f1f1f71 	.word	0x1f1f1f71
 8004adc:	1f1f1f1f 	.word	0x1f1f1f1f
 8004ae0:	1f1f1f17 	.word	0x1f1f1f17
 8004ae4:	1f1f1f1f 	.word	0x1f1f1f1f
 8004ae8:	1f1f1f19 	.word	0x1f1f1f19
 8004aec:	1f1f1f1f 	.word	0x1f1f1f1f
 8004af0:	1f1f1f1b 	.word	0x1f1f1f1b
 8004af4:	1f1f1f1f 	.word	0x1f1f1f1f
 8004af8:	1d          	.byte	0x1d
 8004af9:	00          	.byte	0x00
 8004afa:	2301      	movs	r3, #1
 8004afc:	e72f      	b.n	800495e <UART_SetConfig+0x10e>
 8004afe:	2308      	movs	r3, #8
 8004b00:	e72d      	b.n	800495e <UART_SetConfig+0x10e>
 8004b02:	2310      	movs	r3, #16
 8004b04:	e72b      	b.n	800495e <UART_SetConfig+0x10e>
 8004b06:	2320      	movs	r3, #32
 8004b08:	e729      	b.n	800495e <UART_SetConfig+0x10e>
 8004b0a:	2340      	movs	r3, #64	; 0x40
 8004b0c:	e727      	b.n	800495e <UART_SetConfig+0x10e>
 8004b0e:	2380      	movs	r3, #128	; 0x80
 8004b10:	e725      	b.n	800495e <UART_SetConfig+0x10e>
 8004b12:	4b6a      	ldr	r3, [pc, #424]	; (8004cbc <UART_SetConfig+0x46c>)
 8004b14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b16:	f003 0307 	and.w	r3, r3, #7
 8004b1a:	2b05      	cmp	r3, #5
 8004b1c:	d80e      	bhi.n	8004b3c <UART_SetConfig+0x2ec>
 8004b1e:	e8df f003 	tbb	[pc, r3]
 8004b22:	4a03      	.short	0x4a03
 8004b24:	0b090705 	.word	0x0b090705
 8004b28:	2300      	movs	r3, #0
 8004b2a:	e718      	b.n	800495e <UART_SetConfig+0x10e>
 8004b2c:	2308      	movs	r3, #8
 8004b2e:	e716      	b.n	800495e <UART_SetConfig+0x10e>
 8004b30:	2310      	movs	r3, #16
 8004b32:	e714      	b.n	800495e <UART_SetConfig+0x10e>
 8004b34:	2320      	movs	r3, #32
 8004b36:	e712      	b.n	800495e <UART_SetConfig+0x10e>
 8004b38:	2340      	movs	r3, #64	; 0x40
 8004b3a:	e710      	b.n	800495e <UART_SetConfig+0x10e>
 8004b3c:	2380      	movs	r3, #128	; 0x80
 8004b3e:	e70e      	b.n	800495e <UART_SetConfig+0x10e>
 8004b40:	4b5e      	ldr	r3, [pc, #376]	; (8004cbc <UART_SetConfig+0x46c>)
 8004b42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b44:	f003 0307 	and.w	r3, r3, #7
 8004b48:	2b05      	cmp	r3, #5
 8004b4a:	d80e      	bhi.n	8004b6a <UART_SetConfig+0x31a>
 8004b4c:	e8df f003 	tbb	[pc, r3]
 8004b50:	07053503 	.word	0x07053503
 8004b54:	0b09      	.short	0x0b09
 8004b56:	2300      	movs	r3, #0
 8004b58:	e701      	b.n	800495e <UART_SetConfig+0x10e>
 8004b5a:	2308      	movs	r3, #8
 8004b5c:	e6ff      	b.n	800495e <UART_SetConfig+0x10e>
 8004b5e:	2310      	movs	r3, #16
 8004b60:	e6fd      	b.n	800495e <UART_SetConfig+0x10e>
 8004b62:	2320      	movs	r3, #32
 8004b64:	e6fb      	b.n	800495e <UART_SetConfig+0x10e>
 8004b66:	2340      	movs	r3, #64	; 0x40
 8004b68:	e6f9      	b.n	800495e <UART_SetConfig+0x10e>
 8004b6a:	2380      	movs	r3, #128	; 0x80
 8004b6c:	e6f7      	b.n	800495e <UART_SetConfig+0x10e>
 8004b6e:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8004b72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b74:	f003 0307 	and.w	r3, r3, #7
 8004b78:	2b05      	cmp	r3, #5
 8004b7a:	d80e      	bhi.n	8004b9a <UART_SetConfig+0x34a>
 8004b7c:	e8df f003 	tbb	[pc, r3]
 8004b80:	07051f03 	.word	0x07051f03
 8004b84:	0b09      	.short	0x0b09
 8004b86:	2302      	movs	r3, #2
 8004b88:	e6e9      	b.n	800495e <UART_SetConfig+0x10e>
 8004b8a:	2308      	movs	r3, #8
 8004b8c:	e6e7      	b.n	800495e <UART_SetConfig+0x10e>
 8004b8e:	2310      	movs	r3, #16
 8004b90:	e6e5      	b.n	800495e <UART_SetConfig+0x10e>
 8004b92:	2320      	movs	r3, #32
 8004b94:	e6e3      	b.n	800495e <UART_SetConfig+0x10e>
 8004b96:	2340      	movs	r3, #64	; 0x40
 8004b98:	e6e1      	b.n	800495e <UART_SetConfig+0x10e>
 8004b9a:	2380      	movs	r3, #128	; 0x80
 8004b9c:	e6df      	b.n	800495e <UART_SetConfig+0x10e>
 8004b9e:	2304      	movs	r3, #4
 8004ba0:	e6dd      	b.n	800495e <UART_SetConfig+0x10e>
 8004ba2:	2304      	movs	r3, #4
 8004ba4:	e6db      	b.n	800495e <UART_SetConfig+0x10e>
 8004ba6:	2304      	movs	r3, #4
 8004ba8:	e6d9      	b.n	800495e <UART_SetConfig+0x10e>
 8004baa:	2304      	movs	r3, #4
 8004bac:	e6d7      	b.n	800495e <UART_SetConfig+0x10e>
 8004bae:	2304      	movs	r3, #4
 8004bb0:	e6d5      	b.n	800495e <UART_SetConfig+0x10e>
 8004bb2:	2304      	movs	r3, #4
 8004bb4:	e6d3      	b.n	800495e <UART_SetConfig+0x10e>
 8004bb6:	2304      	movs	r3, #4
 8004bb8:	e6d1      	b.n	800495e <UART_SetConfig+0x10e>
 8004bba:	2304      	movs	r3, #4
 8004bbc:	e6cf      	b.n	800495e <UART_SetConfig+0x10e>
 8004bbe:	2304      	movs	r3, #4
 8004bc0:	e6cd      	b.n	800495e <UART_SetConfig+0x10e>
    switch (clocksource)
 8004bc2:	2b20      	cmp	r3, #32
 8004bc4:	d827      	bhi.n	8004c16 <UART_SetConfig+0x3c6>
 8004bc6:	2b02      	cmp	r3, #2
 8004bc8:	f0c0 8127 	bcc.w	8004e1a <UART_SetConfig+0x5ca>
 8004bcc:	3b02      	subs	r3, #2
 8004bce:	2b1e      	cmp	r3, #30
 8004bd0:	f200 8125 	bhi.w	8004e1e <UART_SetConfig+0x5ce>
 8004bd4:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004bd8:	01230052 	.word	0x01230052
 8004bdc:	01230058 	.word	0x01230058
 8004be0:	01230123 	.word	0x01230123
 8004be4:	0123005d 	.word	0x0123005d
 8004be8:	01230123 	.word	0x01230123
 8004bec:	01230123 	.word	0x01230123
 8004bf0:	01230123 	.word	0x01230123
 8004bf4:	01230062 	.word	0x01230062
 8004bf8:	01230123 	.word	0x01230123
 8004bfc:	01230123 	.word	0x01230123
 8004c00:	01230123 	.word	0x01230123
 8004c04:	01230123 	.word	0x01230123
 8004c08:	01230123 	.word	0x01230123
 8004c0c:	01230123 	.word	0x01230123
 8004c10:	01230123 	.word	0x01230123
 8004c14:	006e      	.short	0x006e
 8004c16:	2b40      	cmp	r3, #64	; 0x40
 8004c18:	d12e      	bne.n	8004c78 <UART_SetConfig+0x428>
        pclk = (uint32_t) LSE_VALUE;
 8004c1a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004c1e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004c20:	4b27      	ldr	r3, [pc, #156]	; (8004cc0 <UART_SetConfig+0x470>)
 8004c22:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8004c26:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004c2a:	6865      	ldr	r5, [r4, #4]
 8004c2c:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8004c30:	4299      	cmp	r1, r3
 8004c32:	f200 80f6 	bhi.w	8004e22 <UART_SetConfig+0x5d2>
 8004c36:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8004c3a:	f200 80f4 	bhi.w	8004e26 <UART_SetConfig+0x5d6>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004c3e:	f04f 0800 	mov.w	r8, #0
 8004c42:	b292      	uxth	r2, r2
 8004c44:	2300      	movs	r3, #0
 8004c46:	4641      	mov	r1, r8
 8004c48:	f7fb fb9a 	bl	8000380 <__aeabi_uldivmod>
 8004c4c:	020f      	lsls	r7, r1, #8
 8004c4e:	ea47 6710 	orr.w	r7, r7, r0, lsr #24
 8004c52:	0206      	lsls	r6, r0, #8
 8004c54:	0868      	lsrs	r0, r5, #1
 8004c56:	462a      	mov	r2, r5
 8004c58:	4643      	mov	r3, r8
 8004c5a:	1830      	adds	r0, r6, r0
 8004c5c:	f147 0100 	adc.w	r1, r7, #0
 8004c60:	f7fb fb8e 	bl	8000380 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004c64:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 8004c68:	4b16      	ldr	r3, [pc, #88]	; (8004cc4 <UART_SetConfig+0x474>)
 8004c6a:	429a      	cmp	r2, r3
 8004c6c:	f200 80dd 	bhi.w	8004e2a <UART_SetConfig+0x5da>
          huart->Instance->BRR = usartdiv;
 8004c70:	6823      	ldr	r3, [r4, #0]
 8004c72:	60d8      	str	r0, [r3, #12]
 8004c74:	4640      	mov	r0, r8
 8004c76:	e0a2      	b.n	8004dbe <UART_SetConfig+0x56e>
    switch (clocksource)
 8004c78:	2001      	movs	r0, #1
 8004c7a:	e0a0      	b.n	8004dbe <UART_SetConfig+0x56e>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8004c7c:	f7fe fcf6 	bl	800366c <HAL_RCCEx_GetD3PCLK1Freq>
    if (pclk != 0U)
 8004c80:	2800      	cmp	r0, #0
 8004c82:	d1cc      	bne.n	8004c1e <UART_SetConfig+0x3ce>
 8004c84:	2000      	movs	r0, #0
 8004c86:	e09a      	b.n	8004dbe <UART_SetConfig+0x56e>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004c88:	a803      	add	r0, sp, #12
 8004c8a:	f7fe fd01 	bl	8003690 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004c8e:	9804      	ldr	r0, [sp, #16]
        break;
 8004c90:	e7f6      	b.n	8004c80 <UART_SetConfig+0x430>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004c92:	4668      	mov	r0, sp
 8004c94:	f7fe fdfa 	bl	800388c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004c98:	9801      	ldr	r0, [sp, #4]
        break;
 8004c9a:	e7f1      	b.n	8004c80 <UART_SetConfig+0x430>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004c9c:	4b07      	ldr	r3, [pc, #28]	; (8004cbc <UART_SetConfig+0x46c>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f013 0f20 	tst.w	r3, #32
 8004ca4:	d008      	beq.n	8004cb8 <UART_SetConfig+0x468>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004ca6:	4b05      	ldr	r3, [pc, #20]	; (8004cbc <UART_SetConfig+0x46c>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004cae:	4806      	ldr	r0, [pc, #24]	; (8004cc8 <UART_SetConfig+0x478>)
 8004cb0:	40d8      	lsrs	r0, r3
 8004cb2:	e7e5      	b.n	8004c80 <UART_SetConfig+0x430>
    switch (clocksource)
 8004cb4:	4805      	ldr	r0, [pc, #20]	; (8004ccc <UART_SetConfig+0x47c>)
 8004cb6:	e7b2      	b.n	8004c1e <UART_SetConfig+0x3ce>
          pclk = (uint32_t) HSI_VALUE;
 8004cb8:	4803      	ldr	r0, [pc, #12]	; (8004cc8 <UART_SetConfig+0x478>)
 8004cba:	e7b0      	b.n	8004c1e <UART_SetConfig+0x3ce>
 8004cbc:	58024400 	.word	0x58024400
 8004cc0:	080094bc 	.word	0x080094bc
 8004cc4:	000ffcff 	.word	0x000ffcff
 8004cc8:	03d09000 	.word	0x03d09000
 8004ccc:	003d0900 	.word	0x003d0900
    switch (clocksource)
 8004cd0:	2b20      	cmp	r3, #32
 8004cd2:	d815      	bhi.n	8004d00 <UART_SetConfig+0x4b0>
 8004cd4:	2b20      	cmp	r3, #32
 8004cd6:	f200 80aa 	bhi.w	8004e2e <UART_SetConfig+0x5de>
 8004cda:	e8df f003 	tbb	[pc, r3]
 8004cde:	3832      	.short	0x3832
 8004ce0:	a83ba8a8 	.word	0xa83ba8a8
 8004ce4:	a840a8a8 	.word	0xa840a8a8
 8004ce8:	a8a8a8a8 	.word	0xa8a8a8a8
 8004cec:	a845a8a8 	.word	0xa845a8a8
 8004cf0:	a8a8a8a8 	.word	0xa8a8a8a8
 8004cf4:	a8a8a8a8 	.word	0xa8a8a8a8
 8004cf8:	a8a8a8a8 	.word	0xa8a8a8a8
 8004cfc:	a8a8      	.short	0xa8a8
 8004cfe:	51          	.byte	0x51
 8004cff:	00          	.byte	0x00
 8004d00:	2b40      	cmp	r3, #64	; 0x40
 8004d02:	d11c      	bne.n	8004d3e <UART_SetConfig+0x4ee>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004d04:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004d06:	4b4e      	ldr	r3, [pc, #312]	; (8004e40 <UART_SetConfig+0x5f0>)
 8004d08:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004d0c:	fbb0 f0f3 	udiv	r0, r0, r3
 8004d10:	6862      	ldr	r2, [r4, #4]
 8004d12:	0853      	lsrs	r3, r2, #1
 8004d14:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8004d18:	fbb0 f0f2 	udiv	r0, r0, r2
 8004d1c:	b280      	uxth	r0, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d1e:	f1a0 0210 	sub.w	r2, r0, #16
 8004d22:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8004d26:	429a      	cmp	r2, r3
 8004d28:	f200 8083 	bhi.w	8004e32 <UART_SetConfig+0x5e2>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004d2c:	f020 030f 	bic.w	r3, r0, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004d30:	f3c0 0042 	ubfx	r0, r0, #1, #3
 8004d34:	4318      	orrs	r0, r3
        huart->Instance->BRR = brrtemp;
 8004d36:	6823      	ldr	r3, [r4, #0]
 8004d38:	60d8      	str	r0, [r3, #12]
 8004d3a:	2000      	movs	r0, #0
 8004d3c:	e03f      	b.n	8004dbe <UART_SetConfig+0x56e>
    switch (clocksource)
 8004d3e:	2001      	movs	r0, #1
 8004d40:	e03d      	b.n	8004dbe <UART_SetConfig+0x56e>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d42:	f7fd fe63 	bl	8002a0c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8004d46:	2800      	cmp	r0, #0
 8004d48:	d1dc      	bne.n	8004d04 <UART_SetConfig+0x4b4>
 8004d4a:	2000      	movs	r0, #0
 8004d4c:	e037      	b.n	8004dbe <UART_SetConfig+0x56e>
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d4e:	f7fd fe6f 	bl	8002a30 <HAL_RCC_GetPCLK2Freq>
        break;
 8004d52:	e7f8      	b.n	8004d46 <UART_SetConfig+0x4f6>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004d54:	a803      	add	r0, sp, #12
 8004d56:	f7fe fc9b 	bl	8003690 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004d5a:	9804      	ldr	r0, [sp, #16]
        break;
 8004d5c:	e7f3      	b.n	8004d46 <UART_SetConfig+0x4f6>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004d5e:	4668      	mov	r0, sp
 8004d60:	f7fe fd94 	bl	800388c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004d64:	9801      	ldr	r0, [sp, #4]
        break;
 8004d66:	e7ee      	b.n	8004d46 <UART_SetConfig+0x4f6>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004d68:	4b36      	ldr	r3, [pc, #216]	; (8004e44 <UART_SetConfig+0x5f4>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f013 0f20 	tst.w	r3, #32
 8004d70:	d008      	beq.n	8004d84 <UART_SetConfig+0x534>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004d72:	4b34      	ldr	r3, [pc, #208]	; (8004e44 <UART_SetConfig+0x5f4>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004d7a:	4833      	ldr	r0, [pc, #204]	; (8004e48 <UART_SetConfig+0x5f8>)
 8004d7c:	40d8      	lsrs	r0, r3
 8004d7e:	e7e2      	b.n	8004d46 <UART_SetConfig+0x4f6>
    switch (clocksource)
 8004d80:	4832      	ldr	r0, [pc, #200]	; (8004e4c <UART_SetConfig+0x5fc>)
 8004d82:	e7bf      	b.n	8004d04 <UART_SetConfig+0x4b4>
          pclk = (uint32_t) HSI_VALUE;
 8004d84:	4830      	ldr	r0, [pc, #192]	; (8004e48 <UART_SetConfig+0x5f8>)
 8004d86:	e7bd      	b.n	8004d04 <UART_SetConfig+0x4b4>
    switch (clocksource)
 8004d88:	2b40      	cmp	r3, #64	; 0x40
 8004d8a:	d117      	bne.n	8004dbc <UART_SetConfig+0x56c>
        break;
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
        break;
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d8c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    }

    if (pclk != 0U)
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004d90:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004d92:	4b2b      	ldr	r3, [pc, #172]	; (8004e40 <UART_SetConfig+0x5f0>)
 8004d94:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004d98:	fbb0 f0f3 	udiv	r0, r0, r3
 8004d9c:	6863      	ldr	r3, [r4, #4]
 8004d9e:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8004da2:	fbb0 f0f3 	udiv	r0, r0, r3
 8004da6:	b280      	uxth	r0, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004da8:	f1a0 0210 	sub.w	r2, r0, #16
 8004dac:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8004db0:	429a      	cmp	r2, r3
 8004db2:	d842      	bhi.n	8004e3a <UART_SetConfig+0x5ea>
      {
        huart->Instance->BRR = usartdiv;
 8004db4:	6823      	ldr	r3, [r4, #0]
 8004db6:	60d8      	str	r0, [r3, #12]
 8004db8:	2000      	movs	r0, #0
 8004dba:	e000      	b.n	8004dbe <UART_SetConfig+0x56e>
    switch (clocksource)
 8004dbc:	2001      	movs	r0, #1
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8004dc4:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004dc8:	2300      	movs	r3, #0
 8004dca:	66e3      	str	r3, [r4, #108]	; 0x6c
  huart->TxISR = NULL;
 8004dcc:	6723      	str	r3, [r4, #112]	; 0x70

  return ret;
}
 8004dce:	b006      	add	sp, #24
 8004dd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        pclk = HAL_RCC_GetPCLK1Freq();
 8004dd4:	f7fd fe1a 	bl	8002a0c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8004dd8:	2800      	cmp	r0, #0
 8004dda:	d1d9      	bne.n	8004d90 <UART_SetConfig+0x540>
 8004ddc:	2000      	movs	r0, #0
 8004dde:	e7ee      	b.n	8004dbe <UART_SetConfig+0x56e>
        pclk = HAL_RCC_GetPCLK2Freq();
 8004de0:	f7fd fe26 	bl	8002a30 <HAL_RCC_GetPCLK2Freq>
        break;
 8004de4:	e7f8      	b.n	8004dd8 <UART_SetConfig+0x588>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004de6:	a803      	add	r0, sp, #12
 8004de8:	f7fe fc52 	bl	8003690 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004dec:	9804      	ldr	r0, [sp, #16]
        break;
 8004dee:	e7f3      	b.n	8004dd8 <UART_SetConfig+0x588>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004df0:	4668      	mov	r0, sp
 8004df2:	f7fe fd4b 	bl	800388c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004df6:	9801      	ldr	r0, [sp, #4]
        break;
 8004df8:	e7ee      	b.n	8004dd8 <UART_SetConfig+0x588>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004dfa:	4b12      	ldr	r3, [pc, #72]	; (8004e44 <UART_SetConfig+0x5f4>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f013 0f20 	tst.w	r3, #32
 8004e02:	d008      	beq.n	8004e16 <UART_SetConfig+0x5c6>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004e04:	4b0f      	ldr	r3, [pc, #60]	; (8004e44 <UART_SetConfig+0x5f4>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004e0c:	480e      	ldr	r0, [pc, #56]	; (8004e48 <UART_SetConfig+0x5f8>)
 8004e0e:	40d8      	lsrs	r0, r3
 8004e10:	e7e2      	b.n	8004dd8 <UART_SetConfig+0x588>
    switch (clocksource)
 8004e12:	480e      	ldr	r0, [pc, #56]	; (8004e4c <UART_SetConfig+0x5fc>)
 8004e14:	e7bc      	b.n	8004d90 <UART_SetConfig+0x540>
          pclk = (uint32_t) HSI_VALUE;
 8004e16:	480c      	ldr	r0, [pc, #48]	; (8004e48 <UART_SetConfig+0x5f8>)
 8004e18:	e7ba      	b.n	8004d90 <UART_SetConfig+0x540>
    switch (clocksource)
 8004e1a:	2001      	movs	r0, #1
 8004e1c:	e7cf      	b.n	8004dbe <UART_SetConfig+0x56e>
 8004e1e:	2001      	movs	r0, #1
 8004e20:	e7cd      	b.n	8004dbe <UART_SetConfig+0x56e>
        ret = HAL_ERROR;
 8004e22:	2001      	movs	r0, #1
 8004e24:	e7cb      	b.n	8004dbe <UART_SetConfig+0x56e>
 8004e26:	2001      	movs	r0, #1
 8004e28:	e7c9      	b.n	8004dbe <UART_SetConfig+0x56e>
          ret = HAL_ERROR;
 8004e2a:	2001      	movs	r0, #1
 8004e2c:	e7c7      	b.n	8004dbe <UART_SetConfig+0x56e>
    switch (clocksource)
 8004e2e:	2001      	movs	r0, #1
 8004e30:	e7c5      	b.n	8004dbe <UART_SetConfig+0x56e>
        ret = HAL_ERROR;
 8004e32:	2001      	movs	r0, #1
 8004e34:	e7c3      	b.n	8004dbe <UART_SetConfig+0x56e>
    switch (clocksource)
 8004e36:	2001      	movs	r0, #1
 8004e38:	e7c1      	b.n	8004dbe <UART_SetConfig+0x56e>
        ret = HAL_ERROR;
 8004e3a:	2001      	movs	r0, #1
 8004e3c:	e7bf      	b.n	8004dbe <UART_SetConfig+0x56e>
 8004e3e:	bf00      	nop
 8004e40:	080094bc 	.word	0x080094bc
 8004e44:	58024400 	.word	0x58024400
 8004e48:	03d09000 	.word	0x03d09000
 8004e4c:	003d0900 	.word	0x003d0900

08004e50 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004e50:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004e52:	f013 0f01 	tst.w	r3, #1
 8004e56:	d006      	beq.n	8004e66 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004e58:	6802      	ldr	r2, [r0, #0]
 8004e5a:	6853      	ldr	r3, [r2, #4]
 8004e5c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004e60:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8004e62:	430b      	orrs	r3, r1
 8004e64:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004e66:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004e68:	f013 0f02 	tst.w	r3, #2
 8004e6c:	d006      	beq.n	8004e7c <UART_AdvFeatureConfig+0x2c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004e6e:	6802      	ldr	r2, [r0, #0]
 8004e70:	6853      	ldr	r3, [r2, #4]
 8004e72:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e76:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8004e78:	430b      	orrs	r3, r1
 8004e7a:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004e7c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004e7e:	f013 0f04 	tst.w	r3, #4
 8004e82:	d006      	beq.n	8004e92 <UART_AdvFeatureConfig+0x42>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004e84:	6802      	ldr	r2, [r0, #0]
 8004e86:	6853      	ldr	r3, [r2, #4]
 8004e88:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004e8c:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8004e8e:	430b      	orrs	r3, r1
 8004e90:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004e92:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004e94:	f013 0f08 	tst.w	r3, #8
 8004e98:	d006      	beq.n	8004ea8 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004e9a:	6802      	ldr	r2, [r0, #0]
 8004e9c:	6853      	ldr	r3, [r2, #4]
 8004e9e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004ea2:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8004ea4:	430b      	orrs	r3, r1
 8004ea6:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004ea8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004eaa:	f013 0f10 	tst.w	r3, #16
 8004eae:	d006      	beq.n	8004ebe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004eb0:	6802      	ldr	r2, [r0, #0]
 8004eb2:	6893      	ldr	r3, [r2, #8]
 8004eb4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004eb8:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8004eba:	430b      	orrs	r3, r1
 8004ebc:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004ebe:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004ec0:	f013 0f20 	tst.w	r3, #32
 8004ec4:	d006      	beq.n	8004ed4 <UART_AdvFeatureConfig+0x84>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004ec6:	6802      	ldr	r2, [r0, #0]
 8004ec8:	6893      	ldr	r3, [r2, #8]
 8004eca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004ece:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8004ed0:	430b      	orrs	r3, r1
 8004ed2:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004ed4:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004ed6:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004eda:	d00a      	beq.n	8004ef2 <UART_AdvFeatureConfig+0xa2>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004edc:	6802      	ldr	r2, [r0, #0]
 8004ede:	6853      	ldr	r3, [r2, #4]
 8004ee0:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004ee4:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8004ee6:	430b      	orrs	r3, r1
 8004ee8:	6053      	str	r3, [r2, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004eea:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004eec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004ef0:	d00b      	beq.n	8004f0a <UART_AdvFeatureConfig+0xba>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004ef2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004ef4:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004ef8:	d006      	beq.n	8004f08 <UART_AdvFeatureConfig+0xb8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004efa:	6802      	ldr	r2, [r0, #0]
 8004efc:	6853      	ldr	r3, [r2, #4]
 8004efe:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8004f02:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8004f04:	430b      	orrs	r3, r1
 8004f06:	6053      	str	r3, [r2, #4]
  }
}
 8004f08:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004f0a:	6802      	ldr	r2, [r0, #0]
 8004f0c:	6853      	ldr	r3, [r2, #4]
 8004f0e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004f12:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8004f14:	430b      	orrs	r3, r1
 8004f16:	6053      	str	r3, [r2, #4]
 8004f18:	e7eb      	b.n	8004ef2 <UART_AdvFeatureConfig+0xa2>

08004f1a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004f1a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f1e:	4605      	mov	r5, r0
 8004f20:	460f      	mov	r7, r1
 8004f22:	4616      	mov	r6, r2
 8004f24:	4699      	mov	r9, r3
 8004f26:	f8dd 8020 	ldr.w	r8, [sp, #32]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f2a:	682c      	ldr	r4, [r5, #0]
 8004f2c:	69e4      	ldr	r4, [r4, #28]
 8004f2e:	ea37 0304 	bics.w	r3, r7, r4
 8004f32:	bf0c      	ite	eq
 8004f34:	2401      	moveq	r4, #1
 8004f36:	2400      	movne	r4, #0
 8004f38:	42b4      	cmp	r4, r6
 8004f3a:	d141      	bne.n	8004fc0 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f3c:	f1b8 3fff 	cmp.w	r8, #4294967295
 8004f40:	d0f3      	beq.n	8004f2a <UART_WaitOnFlagUntilTimeout+0x10>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f42:	f7fb fbd3 	bl	80006ec <HAL_GetTick>
 8004f46:	eba0 0009 	sub.w	r0, r0, r9
 8004f4a:	4540      	cmp	r0, r8
 8004f4c:	d824      	bhi.n	8004f98 <UART_WaitOnFlagUntilTimeout+0x7e>
 8004f4e:	f1b8 0f00 	cmp.w	r8, #0
 8004f52:	d021      	beq.n	8004f98 <UART_WaitOnFlagUntilTimeout+0x7e>
        __HAL_UNLOCK(huart);

        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004f54:	682b      	ldr	r3, [r5, #0]
 8004f56:	681a      	ldr	r2, [r3, #0]
 8004f58:	f012 0f04 	tst.w	r2, #4
 8004f5c:	d0e5      	beq.n	8004f2a <UART_WaitOnFlagUntilTimeout+0x10>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004f5e:	69da      	ldr	r2, [r3, #28]
 8004f60:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8004f64:	d0e1      	beq.n	8004f2a <UART_WaitOnFlagUntilTimeout+0x10>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004f66:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004f6a:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8004f6c:	682a      	ldr	r2, [r5, #0]
 8004f6e:	6813      	ldr	r3, [r2, #0]
 8004f70:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004f74:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f76:	682a      	ldr	r2, [r5, #0]
 8004f78:	6893      	ldr	r3, [r2, #8]
 8004f7a:	f023 0301 	bic.w	r3, r3, #1
 8004f7e:	6093      	str	r3, [r2, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004f80:	2320      	movs	r3, #32
 8004f82:	f8c5 3080 	str.w	r3, [r5, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8004f86:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004f8a:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f8e:	2300      	movs	r3, #0
 8004f90:	f885 307c 	strb.w	r3, [r5, #124]	; 0x7c

          return HAL_TIMEOUT;
 8004f94:	2003      	movs	r0, #3
 8004f96:	e014      	b.n	8004fc2 <UART_WaitOnFlagUntilTimeout+0xa8>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8004f98:	682a      	ldr	r2, [r5, #0]
 8004f9a:	6813      	ldr	r3, [r2, #0]
 8004f9c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004fa0:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fa2:	682a      	ldr	r2, [r5, #0]
 8004fa4:	6893      	ldr	r3, [r2, #8]
 8004fa6:	f023 0301 	bic.w	r3, r3, #1
 8004faa:	6093      	str	r3, [r2, #8]
        huart->gState = HAL_UART_STATE_READY;
 8004fac:	2320      	movs	r3, #32
 8004fae:	f8c5 3080 	str.w	r3, [r5, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8004fb2:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
        __HAL_UNLOCK(huart);
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	f885 307c 	strb.w	r3, [r5, #124]	; 0x7c
        return HAL_TIMEOUT;
 8004fbc:	2003      	movs	r0, #3
 8004fbe:	e000      	b.n	8004fc2 <UART_WaitOnFlagUntilTimeout+0xa8>
        }
      }
    }
  }
  return HAL_OK;
 8004fc0:	2000      	movs	r0, #0
}
 8004fc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08004fc6 <UART_CheckIdleState>:
{
 8004fc6:	b530      	push	{r4, r5, lr}
 8004fc8:	b083      	sub	sp, #12
 8004fca:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fcc:	2300      	movs	r3, #0
 8004fce:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  tickstart = HAL_GetTick();
 8004fd2:	f7fb fb8b 	bl	80006ec <HAL_GetTick>
 8004fd6:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004fd8:	6823      	ldr	r3, [r4, #0]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f013 0f08 	tst.w	r3, #8
 8004fe0:	d10e      	bne.n	8005000 <UART_CheckIdleState+0x3a>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004fe2:	6823      	ldr	r3, [r4, #0]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f013 0f04 	tst.w	r3, #4
 8004fea:	d117      	bne.n	800501c <UART_CheckIdleState+0x56>
  huart->gState = HAL_UART_STATE_READY;
 8004fec:	2320      	movs	r3, #32
 8004fee:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8004ff2:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8004ff6:	2000      	movs	r0, #0
 8004ff8:	f884 007c 	strb.w	r0, [r4, #124]	; 0x7c
}
 8004ffc:	b003      	add	sp, #12
 8004ffe:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005000:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005004:	9300      	str	r3, [sp, #0]
 8005006:	4603      	mov	r3, r0
 8005008:	2200      	movs	r2, #0
 800500a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800500e:	4620      	mov	r0, r4
 8005010:	f7ff ff83 	bl	8004f1a <UART_WaitOnFlagUntilTimeout>
 8005014:	2800      	cmp	r0, #0
 8005016:	d0e4      	beq.n	8004fe2 <UART_CheckIdleState+0x1c>
      return HAL_TIMEOUT;
 8005018:	2003      	movs	r0, #3
 800501a:	e7ef      	b.n	8004ffc <UART_CheckIdleState+0x36>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800501c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005020:	9300      	str	r3, [sp, #0]
 8005022:	462b      	mov	r3, r5
 8005024:	2200      	movs	r2, #0
 8005026:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800502a:	4620      	mov	r0, r4
 800502c:	f7ff ff75 	bl	8004f1a <UART_WaitOnFlagUntilTimeout>
 8005030:	2800      	cmp	r0, #0
 8005032:	d0db      	beq.n	8004fec <UART_CheckIdleState+0x26>
      return HAL_TIMEOUT;
 8005034:	2003      	movs	r0, #3
 8005036:	e7e1      	b.n	8004ffc <UART_CheckIdleState+0x36>

08005038 <HAL_LIN_Init>:
  if (huart == NULL)
 8005038:	2800      	cmp	r0, #0
 800503a:	d042      	beq.n	80050c2 <HAL_LIN_Init+0x8a>
{
 800503c:	b538      	push	{r3, r4, r5, lr}
 800503e:	460d      	mov	r5, r1
 8005040:	4604      	mov	r4, r0
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005042:	69c3      	ldr	r3, [r0, #28]
 8005044:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005048:	d03d      	beq.n	80050c6 <HAL_LIN_Init+0x8e>
  if (huart->Init.WordLength != UART_WORDLENGTH_8B)
 800504a:	6883      	ldr	r3, [r0, #8]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d13c      	bne.n	80050ca <HAL_LIN_Init+0x92>
  if (huart->gState == HAL_UART_STATE_RESET)
 8005050:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 8005054:	b363      	cbz	r3, 80050b0 <HAL_LIN_Init+0x78>
  huart->gState = HAL_UART_STATE_BUSY;
 8005056:	2324      	movs	r3, #36	; 0x24
 8005058:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  __HAL_UART_DISABLE(huart);
 800505c:	6822      	ldr	r2, [r4, #0]
 800505e:	6813      	ldr	r3, [r2, #0]
 8005060:	f023 0301 	bic.w	r3, r3, #1
 8005064:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005066:	4620      	mov	r0, r4
 8005068:	f7ff fbf2 	bl	8004850 <UART_SetConfig>
 800506c:	2801      	cmp	r0, #1
 800506e:	d01e      	beq.n	80050ae <HAL_LIN_Init+0x76>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005070:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005072:	bb13      	cbnz	r3, 80050ba <HAL_LIN_Init+0x82>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8005074:	6822      	ldr	r2, [r4, #0]
 8005076:	6853      	ldr	r3, [r2, #4]
 8005078:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800507c:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN | USART_CR3_SCEN));
 800507e:	6822      	ldr	r2, [r4, #0]
 8005080:	6893      	ldr	r3, [r2, #8]
 8005082:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8005086:	6093      	str	r3, [r2, #8]
  SET_BIT(huart->Instance->CR2, USART_CR2_LINEN);
 8005088:	6822      	ldr	r2, [r4, #0]
 800508a:	6853      	ldr	r3, [r2, #4]
 800508c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005090:	6053      	str	r3, [r2, #4]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_LBDL, BreakDetectLength);
 8005092:	6822      	ldr	r2, [r4, #0]
 8005094:	6853      	ldr	r3, [r2, #4]
 8005096:	f023 0320 	bic.w	r3, r3, #32
 800509a:	432b      	orrs	r3, r5
 800509c:	6053      	str	r3, [r2, #4]
  __HAL_UART_ENABLE(huart);
 800509e:	6822      	ldr	r2, [r4, #0]
 80050a0:	6813      	ldr	r3, [r2, #0]
 80050a2:	f043 0301 	orr.w	r3, r3, #1
 80050a6:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 80050a8:	4620      	mov	r0, r4
 80050aa:	f7ff ff8c 	bl	8004fc6 <UART_CheckIdleState>
}
 80050ae:	bd38      	pop	{r3, r4, r5, pc}
    huart->Lock = HAL_UNLOCKED;
 80050b0:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
    HAL_UART_MspInit(huart);
 80050b4:	f002 fe18 	bl	8007ce8 <HAL_UART_MspInit>
 80050b8:	e7cd      	b.n	8005056 <HAL_LIN_Init+0x1e>
    UART_AdvFeatureConfig(huart);
 80050ba:	4620      	mov	r0, r4
 80050bc:	f7ff fec8 	bl	8004e50 <UART_AdvFeatureConfig>
 80050c0:	e7d8      	b.n	8005074 <HAL_LIN_Init+0x3c>
    return HAL_ERROR;
 80050c2:	2001      	movs	r0, #1
}
 80050c4:	4770      	bx	lr
    return HAL_ERROR;
 80050c6:	2001      	movs	r0, #1
 80050c8:	e7f1      	b.n	80050ae <HAL_LIN_Init+0x76>
    return HAL_ERROR;
 80050ca:	2001      	movs	r0, #1
 80050cc:	e7ef      	b.n	80050ae <HAL_LIN_Init+0x76>
	...

080050d0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80050d0:	b084      	sub	sp, #16
 80050d2:	4603      	mov	r3, r0
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 80050d4:	4a18      	ldr	r2, [pc, #96]	; (8005138 <UARTEx_SetNbDataToProcess+0x68>)
 80050d6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80050da:	aa04      	add	r2, sp, #16
 80050dc:	e902 0003 	stmdb	r2, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 80050e0:	4916      	ldr	r1, [pc, #88]	; (800513c <UARTEx_SetNbDataToProcess+0x6c>)
 80050e2:	466a      	mov	r2, sp
 80050e4:	c903      	ldmia	r1, {r0, r1}
 80050e6:	e882 0003 	stmia.w	r2, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80050ea:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80050ec:	b932      	cbnz	r2, 80050fc <UARTEx_SetNbDataToProcess+0x2c>
  {
    huart->NbTxDataToProcess = 1U;
 80050ee:	2201      	movs	r2, #1
 80050f0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80050f4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80050f8:	b004      	add	sp, #16
 80050fa:	4770      	bx	lr
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80050fc:	6819      	ldr	r1, [r3, #0]
 80050fe:	688a      	ldr	r2, [r1, #8]
 8005100:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005104:	6888      	ldr	r0, [r1, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8005106:	a904      	add	r1, sp, #16
 8005108:	eb01 7050 	add.w	r0, r1, r0, lsr #29
 800510c:	f810 1c08 	ldrb.w	r1, [r0, #-8]
 8005110:	0109      	lsls	r1, r1, #4
 8005112:	f810 0c10 	ldrb.w	r0, [r0, #-16]
 8005116:	fb91 f1f0 	sdiv	r1, r1, r0
 800511a:	f8a3 106a 	strh.w	r1, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 800511e:	a904      	add	r1, sp, #16
 8005120:	440a      	add	r2, r1
 8005122:	f812 1c08 	ldrb.w	r1, [r2, #-8]
 8005126:	0109      	lsls	r1, r1, #4
 8005128:	f812 2c10 	ldrb.w	r2, [r2, #-16]
 800512c:	fb91 f2f2 	sdiv	r2, r1, r2
 8005130:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8005134:	e7e0      	b.n	80050f8 <UARTEx_SetNbDataToProcess+0x28>
 8005136:	bf00      	nop
 8005138:	080094d4 	.word	0x080094d4
 800513c:	08009538 	.word	0x08009538

08005140 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8005140:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
 8005144:	2b01      	cmp	r3, #1
 8005146:	d018      	beq.n	800517a <HAL_UARTEx_DisableFifoMode+0x3a>
 8005148:	2301      	movs	r3, #1
 800514a:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_BUSY;
 800514e:	2324      	movs	r3, #36	; 0x24
 8005150:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005154:	6803      	ldr	r3, [r0, #0]
 8005156:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8005158:	6819      	ldr	r1, [r3, #0]
 800515a:	f021 0101 	bic.w	r1, r1, #1
 800515e:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005160:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005164:	2300      	movs	r3, #0
 8005166:	6643      	str	r3, [r0, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005168:	6801      	ldr	r1, [r0, #0]
 800516a:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 800516c:	2220      	movs	r2, #32
 800516e:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
  __HAL_UNLOCK(huart);
 8005172:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
  return HAL_OK;
 8005176:	4618      	mov	r0, r3
 8005178:	4770      	bx	lr
  __HAL_LOCK(huart);
 800517a:	2002      	movs	r0, #2
}
 800517c:	4770      	bx	lr

0800517e <HAL_UARTEx_SetTxFifoThreshold>:
{
 800517e:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8005180:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
 8005184:	2b01      	cmp	r3, #1
 8005186:	d01d      	beq.n	80051c4 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 8005188:	4604      	mov	r4, r0
 800518a:	2301      	movs	r3, #1
 800518c:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_BUSY;
 8005190:	2324      	movs	r3, #36	; 0x24
 8005192:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005196:	6803      	ldr	r3, [r0, #0]
 8005198:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800519a:	681a      	ldr	r2, [r3, #0]
 800519c:	f022 0201 	bic.w	r2, r2, #1
 80051a0:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80051a2:	6802      	ldr	r2, [r0, #0]
 80051a4:	6893      	ldr	r3, [r2, #8]
 80051a6:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 80051aa:	4319      	orrs	r1, r3
 80051ac:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 80051ae:	f7ff ff8f 	bl	80050d0 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80051b2:	6823      	ldr	r3, [r4, #0]
 80051b4:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80051b6:	2320      	movs	r3, #32
 80051b8:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  __HAL_UNLOCK(huart);
 80051bc:	2000      	movs	r0, #0
 80051be:	f884 007c 	strb.w	r0, [r4, #124]	; 0x7c
}
 80051c2:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 80051c4:	2002      	movs	r0, #2
 80051c6:	e7fc      	b.n	80051c2 <HAL_UARTEx_SetTxFifoThreshold+0x44>

080051c8 <HAL_UARTEx_SetRxFifoThreshold>:
{
 80051c8:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 80051ca:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
 80051ce:	2b01      	cmp	r3, #1
 80051d0:	d01d      	beq.n	800520e <HAL_UARTEx_SetRxFifoThreshold+0x46>
 80051d2:	4604      	mov	r4, r0
 80051d4:	2301      	movs	r3, #1
 80051d6:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_BUSY;
 80051da:	2324      	movs	r3, #36	; 0x24
 80051dc:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80051e0:	6803      	ldr	r3, [r0, #0]
 80051e2:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	f022 0201 	bic.w	r2, r2, #1
 80051ea:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80051ec:	6802      	ldr	r2, [r0, #0]
 80051ee:	6893      	ldr	r3, [r2, #8]
 80051f0:	f023 6360 	bic.w	r3, r3, #234881024	; 0xe000000
 80051f4:	4319      	orrs	r1, r3
 80051f6:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 80051f8:	f7ff ff6a 	bl	80050d0 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80051fc:	6823      	ldr	r3, [r4, #0]
 80051fe:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8005200:	2320      	movs	r3, #32
 8005202:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  __HAL_UNLOCK(huart);
 8005206:	2000      	movs	r0, #0
 8005208:	f884 007c 	strb.w	r0, [r4, #124]	; 0x7c
}
 800520c:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 800520e:	2002      	movs	r0, #2
 8005210:	e7fc      	b.n	800520c <HAL_UARTEx_SetRxFifoThreshold+0x44>
	...

08005214 <USB_CoreReset>:
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t count = 0U;
 8005214:	2300      	movs	r3, #0

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8005216:	3301      	adds	r3, #1
 8005218:	4a0c      	ldr	r2, [pc, #48]	; (800524c <USB_CoreReset+0x38>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d811      	bhi.n	8005242 <USB_CoreReset+0x2e>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800521e:	6902      	ldr	r2, [r0, #16]
 8005220:	2a00      	cmp	r2, #0
 8005222:	daf8      	bge.n	8005216 <USB_CoreReset+0x2>

  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005224:	6903      	ldr	r3, [r0, #16]
 8005226:	f043 0301 	orr.w	r3, r3, #1
 800522a:	6103      	str	r3, [r0, #16]
  count = 0U;
 800522c:	2300      	movs	r3, #0

  do
  {
    if (++count > 200000U)
 800522e:	3301      	adds	r3, #1
 8005230:	4a06      	ldr	r2, [pc, #24]	; (800524c <USB_CoreReset+0x38>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d807      	bhi.n	8005246 <USB_CoreReset+0x32>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005236:	6902      	ldr	r2, [r0, #16]
 8005238:	f012 0f01 	tst.w	r2, #1
 800523c:	d1f7      	bne.n	800522e <USB_CoreReset+0x1a>

  return HAL_OK;
 800523e:	2000      	movs	r0, #0
 8005240:	4770      	bx	lr
      return HAL_TIMEOUT;
 8005242:	2003      	movs	r0, #3
 8005244:	4770      	bx	lr
      return HAL_TIMEOUT;
 8005246:	2003      	movs	r0, #3
}
 8005248:	4770      	bx	lr
 800524a:	bf00      	nop
 800524c:	00030d40 	.word	0x00030d40

08005250 <USB_CoreInit>:
{
 8005250:	b084      	sub	sp, #16
 8005252:	b510      	push	{r4, lr}
 8005254:	4604      	mov	r4, r0
 8005256:	a803      	add	r0, sp, #12
 8005258:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800525c:	9b08      	ldr	r3, [sp, #32]
 800525e:	2b01      	cmp	r3, #1
 8005260:	d11d      	bne.n	800529e <USB_CoreInit+0x4e>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005262:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005264:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005268:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800526a:	68e2      	ldr	r2, [r4, #12]
 800526c:	4b1a      	ldr	r3, [pc, #104]	; (80052d8 <USB_CoreInit+0x88>)
 800526e:	4013      	ands	r3, r2
 8005270:	60e3      	str	r3, [r4, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005272:	68e3      	ldr	r3, [r4, #12]
 8005274:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8005278:	60e3      	str	r3, [r4, #12]
    if (cfg.use_external_vbus == 1U)
 800527a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800527c:	2b01      	cmp	r3, #1
 800527e:	d009      	beq.n	8005294 <USB_CoreInit+0x44>
    ret = USB_CoreReset(USBx);
 8005280:	4620      	mov	r0, r4
 8005282:	f7ff ffc7 	bl	8005214 <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 8005286:	9b06      	ldr	r3, [sp, #24]
 8005288:	2b01      	cmp	r3, #1
 800528a:	d01b      	beq.n	80052c4 <USB_CoreInit+0x74>
}
 800528c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005290:	b004      	add	sp, #16
 8005292:	4770      	bx	lr
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005294:	68e3      	ldr	r3, [r4, #12]
 8005296:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800529a:	60e3      	str	r3, [r4, #12]
 800529c:	e7f0      	b.n	8005280 <USB_CoreInit+0x30>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800529e:	68e3      	ldr	r3, [r4, #12]
 80052a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80052a4:	60e3      	str	r3, [r4, #12]
    ret = USB_CoreReset(USBx);
 80052a6:	4620      	mov	r0, r4
 80052a8:	f7ff ffb4 	bl	8005214 <USB_CoreReset>
    if (cfg.battery_charging_enable == 0U)
 80052ac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80052ae:	b923      	cbnz	r3, 80052ba <USB_CoreInit+0x6a>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80052b0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80052b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052b6:	63a3      	str	r3, [r4, #56]	; 0x38
 80052b8:	e7e5      	b.n	8005286 <USB_CoreInit+0x36>
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80052ba:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80052bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80052c0:	63a3      	str	r3, [r4, #56]	; 0x38
 80052c2:	e7e0      	b.n	8005286 <USB_CoreInit+0x36>
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80052c4:	68a3      	ldr	r3, [r4, #8]
 80052c6:	f043 0306 	orr.w	r3, r3, #6
 80052ca:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80052cc:	68a3      	ldr	r3, [r4, #8]
 80052ce:	f043 0320 	orr.w	r3, r3, #32
 80052d2:	60a3      	str	r3, [r4, #8]
 80052d4:	e7da      	b.n	800528c <USB_CoreInit+0x3c>
 80052d6:	bf00      	nop
 80052d8:	ffbdffbf 	.word	0xffbdffbf

080052dc <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 80052dc:	2a02      	cmp	r2, #2
 80052de:	d00a      	beq.n	80052f6 <USB_SetTurnaroundTime+0x1a>
    UsbTrd = USBD_HS_TRDT_VALUE;
 80052e0:	2109      	movs	r1, #9
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80052e2:	68c2      	ldr	r2, [r0, #12]
 80052e4:	f422 5270 	bic.w	r2, r2, #15360	; 0x3c00
 80052e8:	60c2      	str	r2, [r0, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80052ea:	68c3      	ldr	r3, [r0, #12]
 80052ec:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
 80052f0:	60c3      	str	r3, [r0, #12]
}
 80052f2:	2000      	movs	r0, #0
 80052f4:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80052f6:	4b20      	ldr	r3, [pc, #128]	; (8005378 <USB_SetTurnaroundTime+0x9c>)
 80052f8:	440b      	add	r3, r1
 80052fa:	4a20      	ldr	r2, [pc, #128]	; (800537c <USB_SetTurnaroundTime+0xa0>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d929      	bls.n	8005354 <USB_SetTurnaroundTime+0x78>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005300:	4b1f      	ldr	r3, [pc, #124]	; (8005380 <USB_SetTurnaroundTime+0xa4>)
 8005302:	440b      	add	r3, r1
 8005304:	4a1f      	ldr	r2, [pc, #124]	; (8005384 <USB_SetTurnaroundTime+0xa8>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d926      	bls.n	8005358 <USB_SetTurnaroundTime+0x7c>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800530a:	4b1f      	ldr	r3, [pc, #124]	; (8005388 <USB_SetTurnaroundTime+0xac>)
 800530c:	440b      	add	r3, r1
 800530e:	4a1f      	ldr	r2, [pc, #124]	; (800538c <USB_SetTurnaroundTime+0xb0>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d923      	bls.n	800535c <USB_SetTurnaroundTime+0x80>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8005314:	4b1e      	ldr	r3, [pc, #120]	; (8005390 <USB_SetTurnaroundTime+0xb4>)
 8005316:	440b      	add	r3, r1
 8005318:	4a1e      	ldr	r2, [pc, #120]	; (8005394 <USB_SetTurnaroundTime+0xb8>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d320      	bcc.n	8005360 <USB_SetTurnaroundTime+0x84>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800531e:	4b1e      	ldr	r3, [pc, #120]	; (8005398 <USB_SetTurnaroundTime+0xbc>)
 8005320:	440b      	add	r3, r1
 8005322:	4a1e      	ldr	r2, [pc, #120]	; (800539c <USB_SetTurnaroundTime+0xc0>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d91d      	bls.n	8005364 <USB_SetTurnaroundTime+0x88>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005328:	4b1d      	ldr	r3, [pc, #116]	; (80053a0 <USB_SetTurnaroundTime+0xc4>)
 800532a:	440b      	add	r3, r1
 800532c:	4a1d      	ldr	r2, [pc, #116]	; (80053a4 <USB_SetTurnaroundTime+0xc8>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d31a      	bcc.n	8005368 <USB_SetTurnaroundTime+0x8c>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005332:	4b1d      	ldr	r3, [pc, #116]	; (80053a8 <USB_SetTurnaroundTime+0xcc>)
 8005334:	440b      	add	r3, r1
 8005336:	4a1d      	ldr	r2, [pc, #116]	; (80053ac <USB_SetTurnaroundTime+0xd0>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d317      	bcc.n	800536c <USB_SetTurnaroundTime+0x90>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800533c:	4b1c      	ldr	r3, [pc, #112]	; (80053b0 <USB_SetTurnaroundTime+0xd4>)
 800533e:	440b      	add	r3, r1
 8005340:	4a1c      	ldr	r2, [pc, #112]	; (80053b4 <USB_SetTurnaroundTime+0xd8>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d314      	bcc.n	8005370 <USB_SetTurnaroundTime+0x94>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005346:	4b1c      	ldr	r3, [pc, #112]	; (80053b8 <USB_SetTurnaroundTime+0xdc>)
 8005348:	440b      	add	r3, r1
 800534a:	4a1c      	ldr	r2, [pc, #112]	; (80053bc <USB_SetTurnaroundTime+0xe0>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d211      	bcs.n	8005374 <USB_SetTurnaroundTime+0x98>
      UsbTrd = 0x7U;
 8005350:	2107      	movs	r1, #7
 8005352:	e7c6      	b.n	80052e2 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xFU;
 8005354:	210f      	movs	r1, #15
 8005356:	e7c4      	b.n	80052e2 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xEU;
 8005358:	210e      	movs	r1, #14
 800535a:	e7c2      	b.n	80052e2 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xDU;
 800535c:	210d      	movs	r1, #13
 800535e:	e7c0      	b.n	80052e2 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xCU;
 8005360:	210c      	movs	r1, #12
 8005362:	e7be      	b.n	80052e2 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xBU;
 8005364:	210b      	movs	r1, #11
 8005366:	e7bc      	b.n	80052e2 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xAU;
 8005368:	210a      	movs	r1, #10
 800536a:	e7ba      	b.n	80052e2 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x9U;
 800536c:	2109      	movs	r1, #9
 800536e:	e7b8      	b.n	80052e2 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x8U;
 8005370:	2108      	movs	r1, #8
 8005372:	e7b6      	b.n	80052e2 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x6U;
 8005374:	2106      	movs	r1, #6
 8005376:	e7b4      	b.n	80052e2 <USB_SetTurnaroundTime+0x6>
 8005378:	ff275340 	.word	0xff275340
 800537c:	000c34ff 	.word	0x000c34ff
 8005380:	ff1b1e40 	.word	0xff1b1e40
 8005384:	000f423f 	.word	0x000f423f
 8005388:	ff0bdc00 	.word	0xff0bdc00
 800538c:	00124f7f 	.word	0x00124f7f
 8005390:	fef98c80 	.word	0xfef98c80
 8005394:	0013d620 	.word	0x0013d620
 8005398:	fee5b660 	.word	0xfee5b660
 800539c:	0016e35f 	.word	0x0016e35f
 80053a0:	feced300 	.word	0xfeced300
 80053a4:	001b7740 	.word	0x001b7740
 80053a8:	feb35bc0 	.word	0xfeb35bc0
 80053ac:	002191c0 	.word	0x002191c0
 80053b0:	fe91ca00 	.word	0xfe91ca00
 80053b4:	00387520 	.word	0x00387520
 80053b8:	fe5954e0 	.word	0xfe5954e0
 80053bc:	00419ce0 	.word	0x00419ce0

080053c0 <USB_EnableGlobalInt>:
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80053c0:	6883      	ldr	r3, [r0, #8]
 80053c2:	f043 0301 	orr.w	r3, r3, #1
 80053c6:	6083      	str	r3, [r0, #8]
}
 80053c8:	2000      	movs	r0, #0
 80053ca:	4770      	bx	lr

080053cc <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80053cc:	6883      	ldr	r3, [r0, #8]
 80053ce:	f023 0301 	bic.w	r3, r3, #1
 80053d2:	6083      	str	r3, [r0, #8]
}
 80053d4:	2000      	movs	r0, #0
 80053d6:	4770      	bx	lr

080053d8 <USB_SetCurrentMode>:
{
 80053d8:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80053da:	68c3      	ldr	r3, [r0, #12]
 80053dc:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80053e0:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 80053e2:	2901      	cmp	r1, #1
 80053e4:	d009      	beq.n	80053fa <USB_SetCurrentMode+0x22>
  else if (mode == USB_DEVICE_MODE)
 80053e6:	b969      	cbnz	r1, 8005404 <USB_SetCurrentMode+0x2c>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80053e8:	68c3      	ldr	r3, [r0, #12]
 80053ea:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80053ee:	60c3      	str	r3, [r0, #12]
  HAL_Delay(50U);
 80053f0:	2032      	movs	r0, #50	; 0x32
 80053f2:	f7fb f981 	bl	80006f8 <HAL_Delay>
  return HAL_OK;
 80053f6:	2000      	movs	r0, #0
}
 80053f8:	bd08      	pop	{r3, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80053fa:	68c3      	ldr	r3, [r0, #12]
 80053fc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005400:	60c3      	str	r3, [r0, #12]
 8005402:	e7f5      	b.n	80053f0 <USB_SetCurrentMode+0x18>
    return HAL_ERROR;
 8005404:	2001      	movs	r0, #1
 8005406:	e7f7      	b.n	80053f8 <USB_SetCurrentMode+0x20>

08005408 <USB_FlushTxFifo>:
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005408:	0189      	lsls	r1, r1, #6
 800540a:	f041 0120 	orr.w	r1, r1, #32
 800540e:	6101      	str	r1, [r0, #16]
  uint32_t count = 0U;
 8005410:	2300      	movs	r3, #0
    if (++count > 200000U)
 8005412:	3301      	adds	r3, #1
 8005414:	4a05      	ldr	r2, [pc, #20]	; (800542c <USB_FlushTxFifo+0x24>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d805      	bhi.n	8005426 <USB_FlushTxFifo+0x1e>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800541a:	6902      	ldr	r2, [r0, #16]
 800541c:	f012 0f20 	tst.w	r2, #32
 8005420:	d1f7      	bne.n	8005412 <USB_FlushTxFifo+0xa>
  return HAL_OK;
 8005422:	2000      	movs	r0, #0
 8005424:	4770      	bx	lr
      return HAL_TIMEOUT;
 8005426:	2003      	movs	r0, #3
}
 8005428:	4770      	bx	lr
 800542a:	bf00      	nop
 800542c:	00030d40 	.word	0x00030d40

08005430 <USB_FlushRxFifo>:
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005430:	2310      	movs	r3, #16
 8005432:	6103      	str	r3, [r0, #16]
  uint32_t count = 0;
 8005434:	2300      	movs	r3, #0
    if (++count > 200000U)
 8005436:	3301      	adds	r3, #1
 8005438:	4a05      	ldr	r2, [pc, #20]	; (8005450 <USB_FlushRxFifo+0x20>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d805      	bhi.n	800544a <USB_FlushRxFifo+0x1a>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800543e:	6902      	ldr	r2, [r0, #16]
 8005440:	f012 0f10 	tst.w	r2, #16
 8005444:	d1f7      	bne.n	8005436 <USB_FlushRxFifo+0x6>
  return HAL_OK;
 8005446:	2000      	movs	r0, #0
 8005448:	4770      	bx	lr
      return HAL_TIMEOUT;
 800544a:	2003      	movs	r0, #3
}
 800544c:	4770      	bx	lr
 800544e:	bf00      	nop
 8005450:	00030d40 	.word	0x00030d40

08005454 <USB_SetDevSpeed>:
  USBx_DEVICE->DCFG |= speed;
 8005454:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8005458:	4319      	orrs	r1, r3
 800545a:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
}
 800545e:	2000      	movs	r0, #0
 8005460:	4770      	bx	lr
	...

08005464 <USB_DevInit>:
{
 8005464:	b084      	sub	sp, #16
 8005466:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800546a:	4604      	mov	r4, r0
 800546c:	a809      	add	r0, sp, #36	; 0x24
 800546e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005472:	4625      	mov	r5, r4
  for (i = 0U; i < 15U; i++)
 8005474:	2300      	movs	r3, #0
 8005476:	e006      	b.n	8005486 <USB_DevInit+0x22>
    USBx->DIEPTXF[i] = 0U;
 8005478:	f103 0240 	add.w	r2, r3, #64	; 0x40
 800547c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8005480:	2100      	movs	r1, #0
 8005482:	6051      	str	r1, [r2, #4]
  for (i = 0U; i < 15U; i++)
 8005484:	3301      	adds	r3, #1
 8005486:	2b0e      	cmp	r3, #14
 8005488:	d9f6      	bls.n	8005478 <USB_DevInit+0x14>
  if (cfg.vbus_sensing_enable == 0U)
 800548a:	f8dd 804c 	ldr.w	r8, [sp, #76]	; 0x4c
 800548e:	f1b8 0f00 	cmp.w	r8, #0
 8005492:	d124      	bne.n	80054de <USB_DevInit+0x7a>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005494:	f8d4 3804 	ldr.w	r3, [r4, #2052]	; 0x804
 8005498:	f043 0302 	orr.w	r3, r3, #2
 800549c:	f8c4 3804 	str.w	r3, [r4, #2052]	; 0x804
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80054a0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80054a2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80054a6:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80054a8:	6823      	ldr	r3, [r4, #0]
 80054aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80054ae:	6023      	str	r3, [r4, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80054b0:	6823      	ldr	r3, [r4, #0]
 80054b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80054b6:	6023      	str	r3, [r4, #0]
  USBx_PCGCCTL = 0U;
 80054b8:	2300      	movs	r3, #0
 80054ba:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80054be:	f504 6600 	add.w	r6, r4, #2048	; 0x800
 80054c2:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 80054c6:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80054ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80054cc:	2b01      	cmp	r3, #1
 80054ce:	d110      	bne.n	80054f2 <USB_DevInit+0x8e>
    if (cfg.speed == USBD_HS_SPEED)
 80054d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80054d2:	b94b      	cbnz	r3, 80054e8 <USB_DevInit+0x84>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80054d4:	2100      	movs	r1, #0
 80054d6:	4620      	mov	r0, r4
 80054d8:	f7ff ffbc 	bl	8005454 <USB_SetDevSpeed>
 80054dc:	e00d      	b.n	80054fa <USB_DevInit+0x96>
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80054de:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80054e0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80054e4:	63a3      	str	r3, [r4, #56]	; 0x38
 80054e6:	e7e7      	b.n	80054b8 <USB_DevInit+0x54>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80054e8:	2101      	movs	r1, #1
 80054ea:	4620      	mov	r0, r4
 80054ec:	f7ff ffb2 	bl	8005454 <USB_SetDevSpeed>
 80054f0:	e003      	b.n	80054fa <USB_DevInit+0x96>
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80054f2:	2103      	movs	r1, #3
 80054f4:	4620      	mov	r0, r4
 80054f6:	f7ff ffad 	bl	8005454 <USB_SetDevSpeed>
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80054fa:	2110      	movs	r1, #16
 80054fc:	4620      	mov	r0, r4
 80054fe:	f7ff ff83 	bl	8005408 <USB_FlushTxFifo>
 8005502:	4681      	mov	r9, r0
 8005504:	b108      	cbz	r0, 800550a <USB_DevInit+0xa6>
    ret = HAL_ERROR;
 8005506:	f04f 0901 	mov.w	r9, #1
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800550a:	4620      	mov	r0, r4
 800550c:	f7ff ff90 	bl	8005430 <USB_FlushRxFifo>
 8005510:	b108      	cbz	r0, 8005516 <USB_DevInit+0xb2>
    ret = HAL_ERROR;
 8005512:	f04f 0901 	mov.w	r9, #1
  USBx_DEVICE->DIEPMSK = 0U;
 8005516:	2300      	movs	r3, #0
 8005518:	6133      	str	r3, [r6, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800551a:	6173      	str	r3, [r6, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800551c:	61f3      	str	r3, [r6, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800551e:	e00a      	b.n	8005536 <USB_DevInit+0xd2>
      if (i == 0U)
 8005520:	b9c3      	cbnz	r3, 8005554 <USB_DevInit+0xf0>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005522:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8005526:	f8c2 0900 	str.w	r0, [r2, #2304]	; 0x900
    USBx_INEP(i)->DIEPTSIZ = 0U;
 800552a:	2200      	movs	r2, #0
 800552c:	610a      	str	r2, [r1, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800552e:	f64f 327f 	movw	r2, #64383	; 0xfb7f
 8005532:	608a      	str	r2, [r1, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005534:	3301      	adds	r3, #1
 8005536:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005538:	429f      	cmp	r7, r3
 800553a:	d910      	bls.n	800555e <USB_DevInit+0xfa>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800553c:	eb05 1243 	add.w	r2, r5, r3, lsl #5
 8005540:	f502 6110 	add.w	r1, r2, #2304	; 0x900
 8005544:	f8d2 0900 	ldr.w	r0, [r2, #2304]	; 0x900
 8005548:	2800      	cmp	r0, #0
 800554a:	dbe9      	blt.n	8005520 <USB_DevInit+0xbc>
      USBx_INEP(i)->DIEPCTL = 0U;
 800554c:	2000      	movs	r0, #0
 800554e:	f8c2 0900 	str.w	r0, [r2, #2304]	; 0x900
 8005552:	e7ea      	b.n	800552a <USB_DevInit+0xc6>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005554:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005558:	f8c2 0900 	str.w	r0, [r2, #2304]	; 0x900
 800555c:	e7e5      	b.n	800552a <USB_DevInit+0xc6>
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800555e:	2300      	movs	r3, #0
 8005560:	e00a      	b.n	8005578 <USB_DevInit+0x114>
      if (i == 0U)
 8005562:	b1bb      	cbz	r3, 8005594 <USB_DevInit+0x130>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005564:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005568:	f8c2 0b00 	str.w	r0, [r2, #2816]	; 0xb00
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800556c:	2200      	movs	r2, #0
 800556e:	610a      	str	r2, [r1, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005570:	f64f 327f 	movw	r2, #64383	; 0xfb7f
 8005574:	608a      	str	r2, [r1, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005576:	3301      	adds	r3, #1
 8005578:	429f      	cmp	r7, r3
 800557a:	d910      	bls.n	800559e <USB_DevInit+0x13a>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800557c:	eb05 1243 	add.w	r2, r5, r3, lsl #5
 8005580:	f502 6130 	add.w	r1, r2, #2816	; 0xb00
 8005584:	f8d2 0b00 	ldr.w	r0, [r2, #2816]	; 0xb00
 8005588:	2800      	cmp	r0, #0
 800558a:	dbea      	blt.n	8005562 <USB_DevInit+0xfe>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800558c:	2000      	movs	r0, #0
 800558e:	f8c2 0b00 	str.w	r0, [r2, #2816]	; 0xb00
 8005592:	e7eb      	b.n	800556c <USB_DevInit+0x108>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005594:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8005598:	f8c2 0b00 	str.w	r0, [r2, #2816]	; 0xb00
 800559c:	e7e6      	b.n	800556c <USB_DevInit+0x108>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800559e:	6933      	ldr	r3, [r6, #16]
 80055a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80055a4:	6133      	str	r3, [r6, #16]
  USBx->GINTMSK = 0U;
 80055a6:	2300      	movs	r3, #0
 80055a8:	61a3      	str	r3, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 80055aa:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 80055ae:	6163      	str	r3, [r4, #20]
  if (cfg.dma_enable == 0U)
 80055b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80055b2:	b91b      	cbnz	r3, 80055bc <USB_DevInit+0x158>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80055b4:	69a3      	ldr	r3, [r4, #24]
 80055b6:	f043 0310 	orr.w	r3, r3, #16
 80055ba:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80055bc:	69a2      	ldr	r2, [r4, #24]
 80055be:	4b0b      	ldr	r3, [pc, #44]	; (80055ec <USB_DevInit+0x188>)
 80055c0:	4313      	orrs	r3, r2
 80055c2:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 80055c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80055c6:	b11b      	cbz	r3, 80055d0 <USB_DevInit+0x16c>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80055c8:	69a3      	ldr	r3, [r4, #24]
 80055ca:	f043 0308 	orr.w	r3, r3, #8
 80055ce:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 80055d0:	f1b8 0f01 	cmp.w	r8, #1
 80055d4:	d004      	beq.n	80055e0 <USB_DevInit+0x17c>
}
 80055d6:	4648      	mov	r0, r9
 80055d8:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80055dc:	b004      	add	sp, #16
 80055de:	4770      	bx	lr
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80055e0:	69a2      	ldr	r2, [r4, #24]
 80055e2:	4b03      	ldr	r3, [pc, #12]	; (80055f0 <USB_DevInit+0x18c>)
 80055e4:	4313      	orrs	r3, r2
 80055e6:	61a3      	str	r3, [r4, #24]
 80055e8:	e7f5      	b.n	80055d6 <USB_DevInit+0x172>
 80055ea:	bf00      	nop
 80055ec:	803c3800 	.word	0x803c3800
 80055f0:	40000004 	.word	0x40000004

080055f4 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80055f4:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80055f8:	f013 0306 	ands.w	r3, r3, #6
 80055fc:	d005      	beq.n	800560a <USB_GetDevSpeed+0x16>
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80055fe:	2b06      	cmp	r3, #6
 8005600:	bf18      	it	ne
 8005602:	2b02      	cmpne	r3, #2
 8005604:	d103      	bne.n	800560e <USB_GetDevSpeed+0x1a>
    speed = USBD_FS_SPEED;
 8005606:	2002      	movs	r0, #2
 8005608:	4770      	bx	lr
    speed = USBD_HS_SPEED;
 800560a:	2000      	movs	r0, #0
 800560c:	4770      	bx	lr
    speed = 0xFU;
 800560e:	200f      	movs	r0, #15
}
 8005610:	4770      	bx	lr
	...

08005614 <USB_ActivateEndpoint>:
{
 8005614:	b470      	push	{r4, r5, r6}
  uint32_t epnum = (uint32_t)ep->num;
 8005616:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 8005618:	784b      	ldrb	r3, [r1, #1]
 800561a:	2b01      	cmp	r3, #1
 800561c:	d020      	beq.n	8005660 <USB_ActivateEndpoint+0x4c>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800561e:	f8d0 381c 	ldr.w	r3, [r0, #2076]	; 0x81c
 8005622:	f004 060f 	and.w	r6, r4, #15
 8005626:	2201      	movs	r2, #1
 8005628:	40b2      	lsls	r2, r6
 800562a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800562e:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005632:	eb00 1044 	add.w	r0, r0, r4, lsl #5
 8005636:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800563a:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800563e:	d10c      	bne.n	800565a <USB_ActivateEndpoint+0x46>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005640:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 8005644:	688b      	ldr	r3, [r1, #8]
 8005646:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800564a:	78c9      	ldrb	r1, [r1, #3]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800564c:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
 8005650:	4313      	orrs	r3, r2
 8005652:	4a13      	ldr	r2, [pc, #76]	; (80056a0 <USB_ActivateEndpoint+0x8c>)
 8005654:	431a      	orrs	r2, r3
 8005656:	f8c0 2b00 	str.w	r2, [r0, #2816]	; 0xb00
}
 800565a:	2000      	movs	r0, #0
 800565c:	bc70      	pop	{r4, r5, r6}
 800565e:	4770      	bx	lr
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005660:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 8005664:	f004 060f 	and.w	r6, r4, #15
 8005668:	40b3      	lsls	r3, r6
 800566a:	b29b      	uxth	r3, r3
 800566c:	4313      	orrs	r3, r2
 800566e:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005672:	eb00 1044 	add.w	r0, r0, r4, lsl #5
 8005676:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800567a:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800567e:	d1ec      	bne.n	800565a <USB_ActivateEndpoint+0x46>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005680:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 8005684:	688b      	ldr	r3, [r1, #8]
 8005686:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800568a:	78c9      	ldrb	r1, [r1, #3]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800568c:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005690:	ea43 5484 	orr.w	r4, r3, r4, lsl #22
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005694:	4314      	orrs	r4, r2
 8005696:	4b02      	ldr	r3, [pc, #8]	; (80056a0 <USB_ActivateEndpoint+0x8c>)
 8005698:	4323      	orrs	r3, r4
 800569a:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 800569e:	e7dc      	b.n	800565a <USB_ActivateEndpoint+0x46>
 80056a0:	10008000 	.word	0x10008000

080056a4 <USB_DeactivateEndpoint>:
{
 80056a4:	b430      	push	{r4, r5}
  uint32_t epnum = (uint32_t)ep->num;
 80056a6:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 80056a8:	784a      	ldrb	r2, [r1, #1]
 80056aa:	2a01      	cmp	r2, #1
 80056ac:	d024      	beq.n	80056f8 <USB_DeactivateEndpoint+0x54>
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80056ae:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 80056b2:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 80056b6:	2a00      	cmp	r2, #0
 80056b8:	db50      	blt.n	800575c <USB_DeactivateEndpoint+0xb8>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80056ba:	f8d0 583c 	ldr.w	r5, [r0, #2108]	; 0x83c
 80056be:	780a      	ldrb	r2, [r1, #0]
 80056c0:	f002 020f 	and.w	r2, r2, #15
 80056c4:	2401      	movs	r4, #1
 80056c6:	fa04 f202 	lsl.w	r2, r4, r2
 80056ca:	ea25 4202 	bic.w	r2, r5, r2, lsl #16
 80056ce:	f8c0 283c 	str.w	r2, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80056d2:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 80056d6:	7809      	ldrb	r1, [r1, #0]
 80056d8:	f001 010f 	and.w	r1, r1, #15
 80056dc:	408c      	lsls	r4, r1
 80056de:	ea22 4404 	bic.w	r4, r2, r4, lsl #16
 80056e2:	f8c0 481c 	str.w	r4, [r0, #2076]	; 0x81c
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80056e6:	f8d3 1b00 	ldr.w	r1, [r3, #2816]	; 0xb00
 80056ea:	4a23      	ldr	r2, [pc, #140]	; (8005778 <USB_DeactivateEndpoint+0xd4>)
 80056ec:	400a      	ands	r2, r1
 80056ee:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
}
 80056f2:	2000      	movs	r0, #0
 80056f4:	bc30      	pop	{r4, r5}
 80056f6:	4770      	bx	lr
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80056f8:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 80056fc:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 8005700:	2a00      	cmp	r2, #0
 8005702:	db1e      	blt.n	8005742 <USB_DeactivateEndpoint+0x9e>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005704:	f8d0 583c 	ldr.w	r5, [r0, #2108]	; 0x83c
 8005708:	780a      	ldrb	r2, [r1, #0]
 800570a:	f002 020f 	and.w	r2, r2, #15
 800570e:	2401      	movs	r4, #1
 8005710:	fa04 f202 	lsl.w	r2, r4, r2
 8005714:	b292      	uxth	r2, r2
 8005716:	ea25 0202 	bic.w	r2, r5, r2
 800571a:	f8c0 283c 	str.w	r2, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800571e:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 8005722:	7809      	ldrb	r1, [r1, #0]
 8005724:	f001 010f 	and.w	r1, r1, #15
 8005728:	408c      	lsls	r4, r1
 800572a:	b2a4      	uxth	r4, r4
 800572c:	ea22 0404 	bic.w	r4, r2, r4
 8005730:	f8c0 481c 	str.w	r4, [r0, #2076]	; 0x81c
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005734:	f8d3 1900 	ldr.w	r1, [r3, #2304]	; 0x900
 8005738:	4a10      	ldr	r2, [pc, #64]	; (800577c <USB_DeactivateEndpoint+0xd8>)
 800573a:	400a      	ands	r2, r1
 800573c:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
 8005740:	e7d7      	b.n	80056f2 <USB_DeactivateEndpoint+0x4e>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005742:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 8005746:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800574a:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800574e:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 8005752:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005756:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
 800575a:	e7d3      	b.n	8005704 <USB_DeactivateEndpoint+0x60>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800575c:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 8005760:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8005764:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005768:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 800576c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005770:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
 8005774:	e7a1      	b.n	80056ba <USB_DeactivateEndpoint+0x16>
 8005776:	bf00      	nop
 8005778:	eff37800 	.word	0xeff37800
 800577c:	ec337800 	.word	0xec337800

08005780 <USB_EP0StartXfer>:
{
 8005780:	b470      	push	{r4, r5, r6}
  uint32_t epnum = (uint32_t)ep->num;
 8005782:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8005784:	784c      	ldrb	r4, [r1, #1]
 8005786:	2c01      	cmp	r4, #1
 8005788:	d024      	beq.n	80057d4 <USB_EP0StartXfer+0x54>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800578a:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800578e:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
 8005792:	691d      	ldr	r5, [r3, #16]
 8005794:	4c3e      	ldr	r4, [pc, #248]	; (8005890 <USB_EP0StartXfer+0x110>)
 8005796:	402c      	ands	r4, r5
 8005798:	611c      	str	r4, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800579a:	691d      	ldr	r5, [r3, #16]
 800579c:	4c3d      	ldr	r4, [pc, #244]	; (8005894 <USB_EP0StartXfer+0x114>)
 800579e:	402c      	ands	r4, r5
 80057a0:	611c      	str	r4, [r3, #16]
    if (ep->xfer_len > 0U)
 80057a2:	694c      	ldr	r4, [r1, #20]
 80057a4:	b10c      	cbz	r4, 80057aa <USB_EP0StartXfer+0x2a>
      ep->xfer_len = ep->maxpacket;
 80057a6:	688c      	ldr	r4, [r1, #8]
 80057a8:	614c      	str	r4, [r1, #20]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80057aa:	691c      	ldr	r4, [r3, #16]
 80057ac:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 80057b0:	611c      	str	r4, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 80057b2:	691c      	ldr	r4, [r3, #16]
 80057b4:	688d      	ldr	r5, [r1, #8]
 80057b6:	f3c5 0512 	ubfx	r5, r5, #0, #19
 80057ba:	432c      	orrs	r4, r5
 80057bc:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 80057be:	2a01      	cmp	r2, #1
 80057c0:	d061      	beq.n	8005886 <USB_EP0StartXfer+0x106>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80057c2:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 80057c6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80057ca:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 80057ce:	2000      	movs	r0, #0
 80057d0:	bc70      	pop	{r4, r5, r6}
 80057d2:	4770      	bx	lr
    if (ep->xfer_len == 0U)
 80057d4:	694c      	ldr	r4, [r1, #20]
 80057d6:	bb5c      	cbnz	r4, 8005830 <USB_EP0StartXfer+0xb0>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80057d8:	eb00 1443 	add.w	r4, r0, r3, lsl #5
 80057dc:	f8d4 6910 	ldr.w	r6, [r4, #2320]	; 0x910
 80057e0:	4d2c      	ldr	r5, [pc, #176]	; (8005894 <USB_EP0StartXfer+0x114>)
 80057e2:	4035      	ands	r5, r6
 80057e4:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80057e8:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 80057ec:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 80057f0:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80057f4:	f8d4 6910 	ldr.w	r6, [r4, #2320]	; 0x910
 80057f8:	4d25      	ldr	r5, [pc, #148]	; (8005890 <USB_EP0StartXfer+0x110>)
 80057fa:	4035      	ands	r5, r6
 80057fc:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
    if (dma == 1U)
 8005800:	2a01      	cmp	r2, #1
 8005802:	d031      	beq.n	8005868 <USB_EP0StartXfer+0xe8>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005804:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8005808:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 800580c:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8005810:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
      if (ep->xfer_len > 0U)
 8005814:	694b      	ldr	r3, [r1, #20]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d0d9      	beq.n	80057ce <USB_EP0StartXfer+0x4e>
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800581a:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
 800581e:	780a      	ldrb	r2, [r1, #0]
 8005820:	f002 010f 	and.w	r1, r2, #15
 8005824:	2201      	movs	r2, #1
 8005826:	408a      	lsls	r2, r1
 8005828:	4313      	orrs	r3, r2
 800582a:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
 800582e:	e7ce      	b.n	80057ce <USB_EP0StartXfer+0x4e>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005830:	eb00 1443 	add.w	r4, r0, r3, lsl #5
 8005834:	f504 6410 	add.w	r4, r4, #2304	; 0x900
 8005838:	6926      	ldr	r6, [r4, #16]
 800583a:	4d15      	ldr	r5, [pc, #84]	; (8005890 <USB_EP0StartXfer+0x110>)
 800583c:	4035      	ands	r5, r6
 800583e:	6125      	str	r5, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005840:	6926      	ldr	r6, [r4, #16]
 8005842:	4d14      	ldr	r5, [pc, #80]	; (8005894 <USB_EP0StartXfer+0x114>)
 8005844:	4035      	ands	r5, r6
 8005846:	6125      	str	r5, [r4, #16]
      if (ep->xfer_len > ep->maxpacket)
 8005848:	694e      	ldr	r6, [r1, #20]
 800584a:	688d      	ldr	r5, [r1, #8]
 800584c:	42ae      	cmp	r6, r5
 800584e:	d900      	bls.n	8005852 <USB_EP0StartXfer+0xd2>
        ep->xfer_len = ep->maxpacket;
 8005850:	614d      	str	r5, [r1, #20]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005852:	6925      	ldr	r5, [r4, #16]
 8005854:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 8005858:	6125      	str	r5, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800585a:	6925      	ldr	r5, [r4, #16]
 800585c:	694e      	ldr	r6, [r1, #20]
 800585e:	f3c6 0612 	ubfx	r6, r6, #0, #19
 8005862:	4335      	orrs	r5, r6
 8005864:	6125      	str	r5, [r4, #16]
 8005866:	e7cb      	b.n	8005800 <USB_EP0StartXfer+0x80>
      if ((uint32_t)ep->dma_addr != 0U)
 8005868:	690a      	ldr	r2, [r1, #16]
 800586a:	b11a      	cbz	r2, 8005874 <USB_EP0StartXfer+0xf4>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800586c:	eb00 1143 	add.w	r1, r0, r3, lsl #5
 8005870:	f8c1 2914 	str.w	r2, [r1, #2324]	; 0x914
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005874:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8005878:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 800587c:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8005880:	f8c0 2900 	str.w	r2, [r0, #2304]	; 0x900
 8005884:	e7a3      	b.n	80057ce <USB_EP0StartXfer+0x4e>
      if ((uint32_t)ep->xfer_buff != 0U)
 8005886:	68ca      	ldr	r2, [r1, #12]
 8005888:	2a00      	cmp	r2, #0
 800588a:	d09a      	beq.n	80057c2 <USB_EP0StartXfer+0x42>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800588c:	615a      	str	r2, [r3, #20]
 800588e:	e798      	b.n	80057c2 <USB_EP0StartXfer+0x42>
 8005890:	fff80000 	.word	0xfff80000
 8005894:	e007ffff 	.word	0xe007ffff

08005898 <USB_WritePacket>:
{
 8005898:	b470      	push	{r4, r5, r6}
 800589a:	f89d 400c 	ldrb.w	r4, [sp, #12]
  if (dma == 0U)
 800589e:	b964      	cbnz	r4, 80058ba <USB_WritePacket+0x22>
    count32b = ((uint32_t)len + 3U) / 4U;
 80058a0:	3303      	adds	r3, #3
 80058a2:	089d      	lsrs	r5, r3, #2
    for (i = 0U; i < count32b; i++)
 80058a4:	42ac      	cmp	r4, r5
 80058a6:	d208      	bcs.n	80058ba <USB_WritePacket+0x22>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80058a8:	eb00 3302 	add.w	r3, r0, r2, lsl #12
 80058ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80058b0:	f851 6b04 	ldr.w	r6, [r1], #4
 80058b4:	601e      	str	r6, [r3, #0]
    for (i = 0U; i < count32b; i++)
 80058b6:	3401      	adds	r4, #1
 80058b8:	e7f4      	b.n	80058a4 <USB_WritePacket+0xc>
}
 80058ba:	2000      	movs	r0, #0
 80058bc:	bc70      	pop	{r4, r5, r6}
 80058be:	4770      	bx	lr

080058c0 <USB_EPStartXfer>:
{
 80058c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058c2:	b083      	sub	sp, #12
  uint32_t epnum = (uint32_t)ep->num;
 80058c4:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 80058c6:	784c      	ldrb	r4, [r1, #1]
 80058c8:	2c01      	cmp	r4, #1
 80058ca:	d029      	beq.n	8005920 <USB_EPStartXfer+0x60>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80058cc:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 80058d0:	f503 6430 	add.w	r4, r3, #2816	; 0xb00
 80058d4:	6926      	ldr	r6, [r4, #16]
 80058d6:	4d7c      	ldr	r5, [pc, #496]	; (8005ac8 <USB_EPStartXfer+0x208>)
 80058d8:	4035      	ands	r5, r6
 80058da:	6125      	str	r5, [r4, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80058dc:	6926      	ldr	r6, [r4, #16]
 80058de:	4d7b      	ldr	r5, [pc, #492]	; (8005acc <USB_EPStartXfer+0x20c>)
 80058e0:	4035      	ands	r5, r6
 80058e2:	6125      	str	r5, [r4, #16]
    if (ep->xfer_len == 0U)
 80058e4:	694d      	ldr	r5, [r1, #20]
 80058e6:	2d00      	cmp	r5, #0
 80058e8:	f040 80bf 	bne.w	8005a6a <USB_EPStartXfer+0x1aa>
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80058ec:	6925      	ldr	r5, [r4, #16]
 80058ee:	688e      	ldr	r6, [r1, #8]
 80058f0:	f3c6 0612 	ubfx	r6, r6, #0, #19
 80058f4:	4335      	orrs	r5, r6
 80058f6:	6125      	str	r5, [r4, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80058f8:	6925      	ldr	r5, [r4, #16]
 80058fa:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 80058fe:	6125      	str	r5, [r4, #16]
    if (dma == 1U)
 8005900:	2a01      	cmp	r2, #1
 8005902:	f000 80c7 	beq.w	8005a94 <USB_EPStartXfer+0x1d4>
    if (ep->type == EP_TYPE_ISOC)
 8005906:	78ca      	ldrb	r2, [r1, #3]
 8005908:	2a01      	cmp	r2, #1
 800590a:	f000 80c9 	beq.w	8005aa0 <USB_EPStartXfer+0x1e0>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800590e:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 8005912:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8005916:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
}
 800591a:	2000      	movs	r0, #0
 800591c:	b003      	add	sp, #12
 800591e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (ep->xfer_len == 0U)
 8005920:	694c      	ldr	r4, [r1, #20]
 8005922:	bb74      	cbnz	r4, 8005982 <USB_EPStartXfer+0xc2>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005924:	eb00 1443 	add.w	r4, r0, r3, lsl #5
 8005928:	f8d4 6910 	ldr.w	r6, [r4, #2320]	; 0x910
 800592c:	4d67      	ldr	r5, [pc, #412]	; (8005acc <USB_EPStartXfer+0x20c>)
 800592e:	4035      	ands	r5, r6
 8005930:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005934:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 8005938:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 800593c:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005940:	f8d4 6910 	ldr.w	r6, [r4, #2320]	; 0x910
 8005944:	4d60      	ldr	r5, [pc, #384]	; (8005ac8 <USB_EPStartXfer+0x208>)
 8005946:	4035      	ands	r5, r6
 8005948:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
    if (dma == 1U)
 800594c:	2a01      	cmp	r2, #1
 800594e:	d04a      	beq.n	80059e6 <USB_EPStartXfer+0x126>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005950:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8005954:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
 8005958:	f044 4404 	orr.w	r4, r4, #2214592512	; 0x84000000
 800595c:	f8c3 4900 	str.w	r4, [r3, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 8005960:	78cc      	ldrb	r4, [r1, #3]
 8005962:	2c01      	cmp	r4, #1
 8005964:	d068      	beq.n	8005a38 <USB_EPStartXfer+0x178>
        if (ep->xfer_len > 0U)
 8005966:	694b      	ldr	r3, [r1, #20]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d0d6      	beq.n	800591a <USB_EPStartXfer+0x5a>
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800596c:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 8005970:	7809      	ldrb	r1, [r1, #0]
 8005972:	f001 040f 	and.w	r4, r1, #15
 8005976:	2101      	movs	r1, #1
 8005978:	40a1      	lsls	r1, r4
 800597a:	430a      	orrs	r2, r1
 800597c:	f8c0 2834 	str.w	r2, [r0, #2100]	; 0x834
 8005980:	e7cb      	b.n	800591a <USB_EPStartXfer+0x5a>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005982:	eb00 1443 	add.w	r4, r0, r3, lsl #5
 8005986:	f8d4 6910 	ldr.w	r6, [r4, #2320]	; 0x910
 800598a:	4d4f      	ldr	r5, [pc, #316]	; (8005ac8 <USB_EPStartXfer+0x208>)
 800598c:	4035      	ands	r5, r6
 800598e:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005992:	f8d4 6910 	ldr.w	r6, [r4, #2320]	; 0x910
 8005996:	4d4d      	ldr	r5, [pc, #308]	; (8005acc <USB_EPStartXfer+0x20c>)
 8005998:	4035      	ands	r5, r6
 800599a:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800599e:	f8d4 6910 	ldr.w	r6, [r4, #2320]	; 0x910
 80059a2:	694d      	ldr	r5, [r1, #20]
 80059a4:	688f      	ldr	r7, [r1, #8]
 80059a6:	443d      	add	r5, r7
 80059a8:	3d01      	subs	r5, #1
 80059aa:	fbb5 f5f7 	udiv	r5, r5, r7
 80059ae:	4f48      	ldr	r7, [pc, #288]	; (8005ad0 <USB_EPStartXfer+0x210>)
 80059b0:	ea07 45c5 	and.w	r5, r7, r5, lsl #19
 80059b4:	4335      	orrs	r5, r6
 80059b6:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80059ba:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 80059be:	694e      	ldr	r6, [r1, #20]
 80059c0:	f3c6 0612 	ubfx	r6, r6, #0, #19
 80059c4:	4335      	orrs	r5, r6
 80059c6:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80059ca:	f504 6410 	add.w	r4, r4, #2304	; 0x900
      if (ep->type == EP_TYPE_ISOC)
 80059ce:	78cd      	ldrb	r5, [r1, #3]
 80059d0:	2d01      	cmp	r5, #1
 80059d2:	d1bb      	bne.n	800594c <USB_EPStartXfer+0x8c>
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80059d4:	6925      	ldr	r5, [r4, #16]
 80059d6:	f025 45c0 	bic.w	r5, r5, #1610612736	; 0x60000000
 80059da:	6125      	str	r5, [r4, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80059dc:	6925      	ldr	r5, [r4, #16]
 80059de:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80059e2:	6125      	str	r5, [r4, #16]
 80059e4:	e7b2      	b.n	800594c <USB_EPStartXfer+0x8c>
      if ((uint32_t)ep->dma_addr != 0U)
 80059e6:	690a      	ldr	r2, [r1, #16]
 80059e8:	b11a      	cbz	r2, 80059f2 <USB_EPStartXfer+0x132>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80059ea:	eb00 1443 	add.w	r4, r0, r3, lsl #5
 80059ee:	f8c4 2914 	str.w	r2, [r4, #2324]	; 0x914
      if (ep->type == EP_TYPE_ISOC)
 80059f2:	78ca      	ldrb	r2, [r1, #3]
 80059f4:	2a01      	cmp	r2, #1
 80059f6:	d008      	beq.n	8005a0a <USB_EPStartXfer+0x14a>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80059f8:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 80059fc:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 8005a00:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8005a04:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
 8005a08:	e787      	b.n	800591a <USB_EPStartXfer+0x5a>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005a0a:	f8d0 2808 	ldr.w	r2, [r0, #2056]	; 0x808
 8005a0e:	f412 7f80 	tst.w	r2, #256	; 0x100
 8005a12:	d108      	bne.n	8005a26 <USB_EPStartXfer+0x166>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005a14:	eb00 1143 	add.w	r1, r0, r3, lsl #5
 8005a18:	f8d1 2900 	ldr.w	r2, [r1, #2304]	; 0x900
 8005a1c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8005a20:	f8c1 2900 	str.w	r2, [r1, #2304]	; 0x900
 8005a24:	e7e8      	b.n	80059f8 <USB_EPStartXfer+0x138>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005a26:	eb00 1143 	add.w	r1, r0, r3, lsl #5
 8005a2a:	f8d1 2900 	ldr.w	r2, [r1, #2304]	; 0x900
 8005a2e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005a32:	f8c1 2900 	str.w	r2, [r1, #2304]	; 0x900
 8005a36:	e7df      	b.n	80059f8 <USB_EPStartXfer+0x138>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005a38:	f8d0 4808 	ldr.w	r4, [r0, #2056]	; 0x808
 8005a3c:	f414 7f80 	tst.w	r4, #256	; 0x100
 8005a40:	d10c      	bne.n	8005a5c <USB_EPStartXfer+0x19c>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005a42:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
 8005a46:	f044 5400 	orr.w	r4, r4, #536870912	; 0x20000000
 8005a4a:	f8c3 4900 	str.w	r4, [r3, #2304]	; 0x900
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8005a4e:	9200      	str	r2, [sp, #0]
 8005a50:	8a8b      	ldrh	r3, [r1, #20]
 8005a52:	780a      	ldrb	r2, [r1, #0]
 8005a54:	68c9      	ldr	r1, [r1, #12]
 8005a56:	f7ff ff1f 	bl	8005898 <USB_WritePacket>
 8005a5a:	e75e      	b.n	800591a <USB_EPStartXfer+0x5a>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005a5c:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
 8005a60:	f044 5480 	orr.w	r4, r4, #268435456	; 0x10000000
 8005a64:	f8c3 4900 	str.w	r4, [r3, #2304]	; 0x900
 8005a68:	e7f1      	b.n	8005a4e <USB_EPStartXfer+0x18e>
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005a6a:	688e      	ldr	r6, [r1, #8]
 8005a6c:	4435      	add	r5, r6
 8005a6e:	3d01      	subs	r5, #1
 8005a70:	fbb5 f5f6 	udiv	r5, r5, r6
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005a74:	6926      	ldr	r6, [r4, #16]
 8005a76:	4f16      	ldr	r7, [pc, #88]	; (8005ad0 <USB_EPStartXfer+0x210>)
 8005a78:	ea07 47c5 	and.w	r7, r7, r5, lsl #19
 8005a7c:	433e      	orrs	r6, r7
 8005a7e:	6126      	str	r6, [r4, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8005a80:	6927      	ldr	r7, [r4, #16]
 8005a82:	688e      	ldr	r6, [r1, #8]
 8005a84:	b2ad      	uxth	r5, r5
 8005a86:	fb06 f505 	mul.w	r5, r6, r5
 8005a8a:	f3c5 0512 	ubfx	r5, r5, #0, #19
 8005a8e:	433d      	orrs	r5, r7
 8005a90:	6125      	str	r5, [r4, #16]
 8005a92:	e735      	b.n	8005900 <USB_EPStartXfer+0x40>
      if ((uint32_t)ep->xfer_buff != 0U)
 8005a94:	68ca      	ldr	r2, [r1, #12]
 8005a96:	2a00      	cmp	r2, #0
 8005a98:	f43f af35 	beq.w	8005906 <USB_EPStartXfer+0x46>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005a9c:	6162      	str	r2, [r4, #20]
 8005a9e:	e732      	b.n	8005906 <USB_EPStartXfer+0x46>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005aa0:	f8d0 2808 	ldr.w	r2, [r0, #2056]	; 0x808
 8005aa4:	f412 7f80 	tst.w	r2, #256	; 0x100
 8005aa8:	d106      	bne.n	8005ab8 <USB_EPStartXfer+0x1f8>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005aaa:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 8005aae:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8005ab2:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
 8005ab6:	e72a      	b.n	800590e <USB_EPStartXfer+0x4e>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005ab8:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 8005abc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005ac0:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
 8005ac4:	e723      	b.n	800590e <USB_EPStartXfer+0x4e>
 8005ac6:	bf00      	nop
 8005ac8:	fff80000 	.word	0xfff80000
 8005acc:	e007ffff 	.word	0xe007ffff
 8005ad0:	1ff80000 	.word	0x1ff80000

08005ad4 <USB_ReadPacket>:
{
 8005ad4:	b410      	push	{r4}
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8005ad6:	3203      	adds	r2, #3
 8005ad8:	0894      	lsrs	r4, r2, #2
  for (i = 0U; i < count32b; i++)
 8005ada:	2300      	movs	r3, #0
 8005adc:	42a3      	cmp	r3, r4
 8005ade:	d206      	bcs.n	8005aee <USB_ReadPacket+0x1a>
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005ae0:	f500 5280 	add.w	r2, r0, #4096	; 0x1000
 8005ae4:	6812      	ldr	r2, [r2, #0]
 8005ae6:	f841 2b04 	str.w	r2, [r1], #4
  for (i = 0U; i < count32b; i++)
 8005aea:	3301      	adds	r3, #1
 8005aec:	e7f6      	b.n	8005adc <USB_ReadPacket+0x8>
}
 8005aee:	4608      	mov	r0, r1
 8005af0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005af4:	4770      	bx	lr

08005af6 <USB_EPSetStall>:
  uint32_t epnum = (uint32_t)ep->num;
 8005af6:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8005af8:	784a      	ldrb	r2, [r1, #1]
 8005afa:	2a01      	cmp	r2, #1
 8005afc:	d014      	beq.n	8005b28 <USB_EPSetStall+0x32>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005afe:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8005b02:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 8005b06:	2a00      	cmp	r2, #0
 8005b08:	db06      	blt.n	8005b18 <USB_EPSetStall+0x22>
 8005b0a:	b12b      	cbz	r3, 8005b18 <USB_EPSetStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8005b0c:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8005b10:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005b14:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8005b18:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8005b1c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005b20:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 8005b24:	2000      	movs	r0, #0
 8005b26:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005b28:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8005b2c:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 8005b30:	2a00      	cmp	r2, #0
 8005b32:	db06      	blt.n	8005b42 <USB_EPSetStall+0x4c>
 8005b34:	b12b      	cbz	r3, 8005b42 <USB_EPSetStall+0x4c>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8005b36:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8005b3a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005b3e:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8005b42:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8005b46:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005b4a:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 8005b4e:	e7e9      	b.n	8005b24 <USB_EPSetStall+0x2e>

08005b50 <USB_EPClearStall>:
  uint32_t epnum = (uint32_t)ep->num;
 8005b50:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8005b52:	784a      	ldrb	r2, [r1, #1]
 8005b54:	2a01      	cmp	r2, #1
 8005b56:	d00e      	beq.n	8005b76 <USB_EPClearStall+0x26>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005b58:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8005b5c:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8005b60:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005b64:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005b68:	78cb      	ldrb	r3, [r1, #3]
 8005b6a:	3b02      	subs	r3, #2
 8005b6c:	b2db      	uxtb	r3, r3
 8005b6e:	2b01      	cmp	r3, #1
 8005b70:	d915      	bls.n	8005b9e <USB_EPClearStall+0x4e>
}
 8005b72:	2000      	movs	r0, #0
 8005b74:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005b76:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8005b7a:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8005b7e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005b82:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005b86:	78cb      	ldrb	r3, [r1, #3]
 8005b88:	3b02      	subs	r3, #2
 8005b8a:	b2db      	uxtb	r3, r3
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d8f0      	bhi.n	8005b72 <USB_EPClearStall+0x22>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005b90:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8005b94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b98:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 8005b9c:	e7e9      	b.n	8005b72 <USB_EPClearStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005b9e:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8005ba2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ba6:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
 8005baa:	e7e2      	b.n	8005b72 <USB_EPClearStall+0x22>

08005bac <USB_SetDevAddress>:
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8005bac:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8005bb0:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005bb4:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8005bb8:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8005bbc:	0109      	lsls	r1, r1, #4
 8005bbe:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
 8005bc2:	4319      	orrs	r1, r3
 8005bc4:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
}
 8005bc8:	2000      	movs	r0, #0
 8005bca:	4770      	bx	lr

08005bcc <USB_DevConnect>:
{
 8005bcc:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8005bce:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 8005bd2:	f023 0302 	bic.w	r3, r3, #2
 8005bd6:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 8005bda:	2003      	movs	r0, #3
 8005bdc:	f7fa fd8c 	bl	80006f8 <HAL_Delay>
}
 8005be0:	2000      	movs	r0, #0
 8005be2:	bd08      	pop	{r3, pc}

08005be4 <USB_DevDisconnect>:
{
 8005be4:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005be6:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 8005bea:	f043 0302 	orr.w	r3, r3, #2
 8005bee:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 8005bf2:	2003      	movs	r0, #3
 8005bf4:	f7fa fd80 	bl	80006f8 <HAL_Delay>
}
 8005bf8:	2000      	movs	r0, #0
 8005bfa:	bd08      	pop	{r3, pc}

08005bfc <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 8005bfc:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 8005bfe:	6980      	ldr	r0, [r0, #24]
}
 8005c00:	4010      	ands	r0, r2
 8005c02:	4770      	bx	lr

08005c04 <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 8005c04:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 8005c08:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005c0c:	69c0      	ldr	r0, [r0, #28]
 8005c0e:	4018      	ands	r0, r3
}
 8005c10:	0c00      	lsrs	r0, r0, #16
 8005c12:	4770      	bx	lr

08005c14 <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 8005c14:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 8005c18:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005c1c:	69c0      	ldr	r0, [r0, #28]
 8005c1e:	4018      	ands	r0, r3
}
 8005c20:	b280      	uxth	r0, r0
 8005c22:	4770      	bx	lr

08005c24 <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8005c24:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 8005c28:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	; 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8005c2c:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 8005c30:	6940      	ldr	r0, [r0, #20]
}
 8005c32:	4010      	ands	r0, r2
 8005c34:	4770      	bx	lr

08005c36 <USB_ReadDevInEPInterrupt>:
{
 8005c36:	b410      	push	{r4}
  msk = USBx_DEVICE->DIEPMSK;
 8005c38:	f8d0 4810 	ldr.w	r4, [r0, #2064]	; 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 8005c3c:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8005c40:	f001 020f 	and.w	r2, r1, #15
 8005c44:	40d3      	lsrs	r3, r2
 8005c46:	01db      	lsls	r3, r3, #7
 8005c48:	b2db      	uxtb	r3, r3
 8005c4a:	4323      	orrs	r3, r4
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8005c4c:	eb00 1041 	add.w	r0, r0, r1, lsl #5
 8005c50:	f500 6010 	add.w	r0, r0, #2304	; 0x900
 8005c54:	6880      	ldr	r0, [r0, #8]
}
 8005c56:	4018      	ands	r0, r3
 8005c58:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005c5c:	4770      	bx	lr

08005c5e <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 8005c5e:	6940      	ldr	r0, [r0, #20]
}
 8005c60:	f000 0001 	and.w	r0, r0, #1
 8005c64:	4770      	bx	lr
	...

08005c68 <USB_ActivateSetup>:
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8005c68:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 8005c6c:	4b05      	ldr	r3, [pc, #20]	; (8005c84 <USB_ActivateSetup+0x1c>)
 8005c6e:	4013      	ands	r3, r2
 8005c70:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8005c74:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 8005c78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c7c:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
}
 8005c80:	2000      	movs	r0, #0
 8005c82:	4770      	bx	lr
 8005c84:	fffff800 	.word	0xfffff800

08005c88 <USB_EP0_OutStart>:
{
 8005c88:	b410      	push	{r4}
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005c8a:	6c04      	ldr	r4, [r0, #64]	; 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8005c8c:	4b15      	ldr	r3, [pc, #84]	; (8005ce4 <USB_EP0_OutStart+0x5c>)
 8005c8e:	429c      	cmp	r4, r3
 8005c90:	d903      	bls.n	8005c9a <USB_EP0_OutStart+0x12>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005c92:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	db16      	blt.n	8005cc8 <USB_EP0_OutStart+0x40>
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8005c9a:	2400      	movs	r4, #0
 8005c9c:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005ca0:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 8005ca4:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8005ca8:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8005cac:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 8005cb0:	f044 0418 	orr.w	r4, r4, #24
 8005cb4:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8005cb8:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 8005cbc:	f044 44c0 	orr.w	r4, r4, #1610612736	; 0x60000000
 8005cc0:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  if (dma == 1U)
 8005cc4:	2901      	cmp	r1, #1
 8005cc6:	d003      	beq.n	8005cd0 <USB_EP0_OutStart+0x48>
}
 8005cc8:	2000      	movs	r0, #0
 8005cca:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005cce:	4770      	bx	lr
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8005cd0:	f8c0 2b14 	str.w	r2, [r0, #2836]	; 0xb14
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8005cd4:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8005cd8:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8005cdc:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
 8005ce0:	e7f2      	b.n	8005cc8 <USB_EP0_OutStart+0x40>
 8005ce2:	bf00      	nop
 8005ce4:	4f54300a 	.word	0x4f54300a

08005ce8 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005ce8:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005cea:	f8d0 42bc 	ldr.w	r4, [r0, #700]	; 0x2bc

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8005cee:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 8005cf2:	b15b      	cbz	r3, 8005d0c <USBD_CDC_EP0_RxReady+0x24>
 8005cf4:	f894 0800 	ldrb.w	r0, [r4, #2048]	; 0x800
 8005cf8:	28ff      	cmp	r0, #255	; 0xff
 8005cfa:	d007      	beq.n	8005d0c <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8005cfc:	689b      	ldr	r3, [r3, #8]
 8005cfe:	f894 2801 	ldrb.w	r2, [r4, #2049]	; 0x801
 8005d02:	4621      	mov	r1, r4
 8005d04:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 8005d06:	23ff      	movs	r3, #255	; 0xff
 8005d08:	f884 3800 	strb.w	r3, [r4, #2048]	; 0x800

  }

  return (uint8_t)USBD_OK;
}
 8005d0c:	2000      	movs	r0, #0
 8005d0e:	bd10      	pop	{r4, pc}

08005d10 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8005d10:	2343      	movs	r3, #67	; 0x43
 8005d12:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_CfgFSDesc;
}
 8005d14:	4800      	ldr	r0, [pc, #0]	; (8005d18 <USBD_CDC_GetFSCfgDesc+0x8>)
 8005d16:	4770      	bx	lr
 8005d18:	20000008 	.word	0x20000008

08005d1c <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8005d1c:	2343      	movs	r3, #67	; 0x43
 8005d1e:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_CfgHSDesc;
}
 8005d20:	4800      	ldr	r0, [pc, #0]	; (8005d24 <USBD_CDC_GetHSCfgDesc+0x8>)
 8005d22:	4770      	bx	lr
 8005d24:	2000004c 	.word	0x2000004c

08005d28 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8005d28:	2343      	movs	r3, #67	; 0x43
 8005d2a:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
}
 8005d2c:	4800      	ldr	r0, [pc, #0]	; (8005d30 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 8005d2e:	4770      	bx	lr
 8005d30:	20000090 	.word	0x20000090

08005d34 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8005d34:	230a      	movs	r3, #10
 8005d36:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_DeviceQualifierDesc;
}
 8005d38:	4800      	ldr	r0, [pc, #0]	; (8005d3c <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 8005d3a:	4770      	bx	lr
 8005d3c:	200000d4 	.word	0x200000d4

08005d40 <USBD_CDC_DataOut>:
{
 8005d40:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005d42:	f8d0 52bc 	ldr.w	r5, [r0, #700]	; 0x2bc
  if (pdev->pClassData == NULL)
 8005d46:	b175      	cbz	r5, 8005d66 <USBD_CDC_DataOut+0x26>
 8005d48:	4604      	mov	r4, r0
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8005d4a:	f002 fa6a 	bl	8008222 <USBD_LL_GetRxDataSize>
 8005d4e:	f8c5 080c 	str.w	r0, [r5, #2060]	; 0x80c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8005d52:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 8005d56:	68db      	ldr	r3, [r3, #12]
 8005d58:	f605 010c 	addw	r1, r5, #2060	; 0x80c
 8005d5c:	f8d5 0804 	ldr.w	r0, [r5, #2052]	; 0x804
 8005d60:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 8005d62:	2000      	movs	r0, #0
}
 8005d64:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 8005d66:	2003      	movs	r0, #3
 8005d68:	e7fc      	b.n	8005d64 <USBD_CDC_DataOut+0x24>

08005d6a <USBD_CDC_DataIn>:
{
 8005d6a:	b538      	push	{r3, r4, r5, lr}
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8005d6c:	f8d0 42c4 	ldr.w	r4, [r0, #708]	; 0x2c4
  if (pdev->pClassData == NULL)
 8005d70:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc
 8005d74:	b34b      	cbz	r3, 8005dca <USBD_CDC_DataIn+0x60>
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8005d76:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8005d7a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8005d7e:	6992      	ldr	r2, [r2, #24]
 8005d80:	b14a      	cbz	r2, 8005d96 <USBD_CDC_DataIn+0x2c>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8005d82:	ebc1 05c1 	rsb	r5, r1, r1, lsl #3
 8005d86:	eb04 0485 	add.w	r4, r4, r5, lsl #2
 8005d8a:	6c65      	ldr	r5, [r4, #68]	; 0x44
 8005d8c:	fbb2 f4f5 	udiv	r4, r2, r5
 8005d90:	fb05 2214 	mls	r2, r5, r4, r2
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8005d94:	b16a      	cbz	r2, 8005db2 <USBD_CDC_DataIn+0x48>
    hcdc->TxState = 0U;
 8005d96:	2400      	movs	r4, #0
 8005d98:	f8c3 4814 	str.w	r4, [r3, #2068]	; 0x814
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8005d9c:	f8d0 22c0 	ldr.w	r2, [r0, #704]	; 0x2c0
 8005da0:	6915      	ldr	r5, [r2, #16]
 8005da2:	460a      	mov	r2, r1
 8005da4:	f503 6101 	add.w	r1, r3, #2064	; 0x810
 8005da8:	f8d3 0808 	ldr.w	r0, [r3, #2056]	; 0x808
 8005dac:	47a8      	blx	r5
  return (uint8_t)USBD_OK;
 8005dae:	4620      	mov	r0, r4
}
 8005db0:	bd38      	pop	{r3, r4, r5, pc}
    pdev->ep_in[epnum].total_length = 0U;
 8005db2:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 8005db6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8005dba:	2400      	movs	r4, #0
 8005dbc:	619c      	str	r4, [r3, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8005dbe:	4623      	mov	r3, r4
 8005dc0:	4622      	mov	r2, r4
 8005dc2:	f002 fa71 	bl	80082a8 <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 8005dc6:	4620      	mov	r0, r4
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8005dc8:	e7f2      	b.n	8005db0 <USBD_CDC_DataIn+0x46>
    return (uint8_t)USBD_FAIL;
 8005dca:	2003      	movs	r0, #3
 8005dcc:	e7f0      	b.n	8005db0 <USBD_CDC_DataIn+0x46>

08005dce <USBD_CDC_Setup>:
{
 8005dce:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005dd0:	b083      	sub	sp, #12
 8005dd2:	4606      	mov	r6, r0
 8005dd4:	460c      	mov	r4, r1
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005dd6:	f8d0 72bc 	ldr.w	r7, [r0, #700]	; 0x2bc
  uint8_t ifalt = 0U;
 8005dda:	2300      	movs	r3, #0
 8005ddc:	f88d 3007 	strb.w	r3, [sp, #7]
  uint16_t status_info = 0U;
 8005de0:	f8ad 3004 	strh.w	r3, [sp, #4]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005de4:	780b      	ldrb	r3, [r1, #0]
 8005de6:	f013 0560 	ands.w	r5, r3, #96	; 0x60
 8005dea:	d027      	beq.n	8005e3c <USBD_CDC_Setup+0x6e>
 8005dec:	2d20      	cmp	r5, #32
 8005dee:	d158      	bne.n	8005ea2 <USBD_CDC_Setup+0xd4>
    if (req->wLength != 0U)
 8005df0:	88ca      	ldrh	r2, [r1, #6]
 8005df2:	b1da      	cbz	r2, 8005e2c <USBD_CDC_Setup+0x5e>
      if ((req->bmRequest & 0x80U) != 0U)
 8005df4:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005df8:	d00c      	beq.n	8005e14 <USBD_CDC_Setup+0x46>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005dfa:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	4639      	mov	r1, r7
 8005e02:	7860      	ldrb	r0, [r4, #1]
 8005e04:	4798      	blx	r3
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 8005e06:	88e2      	ldrh	r2, [r4, #6]
 8005e08:	4639      	mov	r1, r7
 8005e0a:	4630      	mov	r0, r6
 8005e0c:	f000 fdfc 	bl	8006a08 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8005e10:	2500      	movs	r5, #0
 8005e12:	e049      	b.n	8005ea8 <USBD_CDC_Setup+0xda>
        hcdc->CmdOpCode = req->bRequest;
 8005e14:	784b      	ldrb	r3, [r1, #1]
 8005e16:	f887 3800 	strb.w	r3, [r7, #2048]	; 0x800
        hcdc->CmdLength = (uint8_t)req->wLength;
 8005e1a:	798b      	ldrb	r3, [r1, #6]
 8005e1c:	f887 3801 	strb.w	r3, [r7, #2049]	; 0x801
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8005e20:	88ca      	ldrh	r2, [r1, #6]
 8005e22:	4639      	mov	r1, r7
 8005e24:	f000 fe05 	bl	8006a32 <USBD_CtlPrepareRx>
  USBD_StatusTypeDef ret = USBD_OK;
 8005e28:	2500      	movs	r5, #0
 8005e2a:	e03d      	b.n	8005ea8 <USBD_CDC_Setup+0xda>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005e2c:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	2200      	movs	r2, #0
 8005e34:	7848      	ldrb	r0, [r1, #1]
 8005e36:	4798      	blx	r3
  USBD_StatusTypeDef ret = USBD_OK;
 8005e38:	2500      	movs	r5, #0
 8005e3a:	e035      	b.n	8005ea8 <USBD_CDC_Setup+0xda>
    switch (req->bRequest)
 8005e3c:	784f      	ldrb	r7, [r1, #1]
 8005e3e:	2f0b      	cmp	r7, #11
 8005e40:	d82b      	bhi.n	8005e9a <USBD_CDC_Setup+0xcc>
 8005e42:	e8df f007 	tbb	[pc, r7]
 8005e46:	3106      	.short	0x3106
 8005e48:	2a2a2a2a 	.word	0x2a2a2a2a
 8005e4c:	2a2a2a2a 	.word	0x2a2a2a2a
 8005e50:	2214      	.short	0x2214
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005e52:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8005e56:	2b03      	cmp	r3, #3
 8005e58:	d003      	beq.n	8005e62 <USBD_CDC_Setup+0x94>
        USBD_CtlError(pdev, req);
 8005e5a:	f000 fa9e 	bl	800639a <USBD_CtlError>
        ret = USBD_FAIL;
 8005e5e:	2503      	movs	r5, #3
 8005e60:	e022      	b.n	8005ea8 <USBD_CDC_Setup+0xda>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8005e62:	2202      	movs	r2, #2
 8005e64:	a901      	add	r1, sp, #4
 8005e66:	f000 fdcf 	bl	8006a08 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8005e6a:	463d      	mov	r5, r7
 8005e6c:	e01c      	b.n	8005ea8 <USBD_CDC_Setup+0xda>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005e6e:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8005e72:	2b03      	cmp	r3, #3
 8005e74:	d003      	beq.n	8005e7e <USBD_CDC_Setup+0xb0>
        USBD_CtlError(pdev, req);
 8005e76:	f000 fa90 	bl	800639a <USBD_CtlError>
        ret = USBD_FAIL;
 8005e7a:	2503      	movs	r5, #3
 8005e7c:	e014      	b.n	8005ea8 <USBD_CDC_Setup+0xda>
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8005e7e:	2201      	movs	r2, #1
 8005e80:	f10d 0107 	add.w	r1, sp, #7
 8005e84:	f000 fdc0 	bl	8006a08 <USBD_CtlSendData>
 8005e88:	e00e      	b.n	8005ea8 <USBD_CDC_Setup+0xda>
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8005e8a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8005e8e:	2b03      	cmp	r3, #3
 8005e90:	d00a      	beq.n	8005ea8 <USBD_CDC_Setup+0xda>
        USBD_CtlError(pdev, req);
 8005e92:	f000 fa82 	bl	800639a <USBD_CtlError>
        ret = USBD_FAIL;
 8005e96:	2503      	movs	r5, #3
 8005e98:	e006      	b.n	8005ea8 <USBD_CDC_Setup+0xda>
      USBD_CtlError(pdev, req);
 8005e9a:	f000 fa7e 	bl	800639a <USBD_CtlError>
      ret = USBD_FAIL;
 8005e9e:	2503      	movs	r5, #3
      break;
 8005ea0:	e002      	b.n	8005ea8 <USBD_CDC_Setup+0xda>
    USBD_CtlError(pdev, req);
 8005ea2:	f000 fa7a 	bl	800639a <USBD_CtlError>
    ret = USBD_FAIL;
 8005ea6:	2503      	movs	r5, #3
}
 8005ea8:	4628      	mov	r0, r5
 8005eaa:	b003      	add	sp, #12
 8005eac:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005eae <USBD_CDC_DeInit>:
{
 8005eae:	b538      	push	{r3, r4, r5, lr}
 8005eb0:	4604      	mov	r4, r0
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8005eb2:	2181      	movs	r1, #129	; 0x81
 8005eb4:	f002 f9d8 	bl	8008268 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8005eb8:	2500      	movs	r5, #0
 8005eba:	8725      	strh	r5, [r4, #56]	; 0x38
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8005ebc:	2101      	movs	r1, #1
 8005ebe:	4620      	mov	r0, r4
 8005ec0:	f002 f9d2 	bl	8008268 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8005ec4:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8005ec8:	2182      	movs	r1, #130	; 0x82
 8005eca:	4620      	mov	r0, r4
 8005ecc:	f002 f9cc 	bl	8008268 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8005ed0:	f8a4 504c 	strh.w	r5, [r4, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8005ed4:	f8a4 504e 	strh.w	r5, [r4, #78]	; 0x4e
  if (pdev->pClassData != NULL)
 8005ed8:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
 8005edc:	b14b      	cbz	r3, 8005ef2 <USBD_CDC_DeInit+0x44>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8005ede:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 8005ee2:	685b      	ldr	r3, [r3, #4]
 8005ee4:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8005ee6:	f8d4 02bc 	ldr.w	r0, [r4, #700]	; 0x2bc
 8005eea:	f002 fadb 	bl	80084a4 <free>
    pdev->pClassData = NULL;
 8005eee:	f8c4 52bc 	str.w	r5, [r4, #700]	; 0x2bc
}
 8005ef2:	2000      	movs	r0, #0
 8005ef4:	bd38      	pop	{r3, r4, r5, pc}

08005ef6 <USBD_CDC_Init>:
{
 8005ef6:	b570      	push	{r4, r5, r6, lr}
 8005ef8:	4604      	mov	r4, r0
  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005efa:	f640 001c 	movw	r0, #2076	; 0x81c
 8005efe:	f002 fac9 	bl	8008494 <malloc>
  if (hcdc == NULL)
 8005f02:	b3b8      	cbz	r0, 8005f74 <USBD_CDC_Init+0x7e>
 8005f04:	4606      	mov	r6, r0
  pdev->pClassData = (void *)hcdc;
 8005f06:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005f0a:	7c23      	ldrb	r3, [r4, #16]
 8005f0c:	bbbb      	cbnz	r3, 8005f7e <USBD_CDC_Init+0x88>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8005f0e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005f12:	2202      	movs	r2, #2
 8005f14:	2181      	movs	r1, #129	; 0x81
 8005f16:	4620      	mov	r0, r4
 8005f18:	f002 f99b 	bl	8008252 <USBD_LL_OpenEP>
     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8005f1c:	2501      	movs	r5, #1
 8005f1e:	8725      	strh	r5, [r4, #56]	; 0x38
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005f20:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005f24:	2202      	movs	r2, #2
 8005f26:	4629      	mov	r1, r5
 8005f28:	4620      	mov	r0, r4
 8005f2a:	f002 f992 	bl	8008252 <USBD_LL_OpenEP>
      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8005f2e:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8005f32:	2310      	movs	r3, #16
 8005f34:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8005f38:	2308      	movs	r3, #8
 8005f3a:	2203      	movs	r2, #3
 8005f3c:	2182      	movs	r1, #130	; 0x82
 8005f3e:	4620      	mov	r0, r4
 8005f40:	f002 f987 	bl	8008252 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8005f44:	2301      	movs	r3, #1
 8005f46:	f8a4 304c 	strh.w	r3, [r4, #76]	; 0x4c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8005f4a:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4798      	blx	r3
  hcdc->TxState = 0U;
 8005f52:	2300      	movs	r3, #0
 8005f54:	f8c6 3814 	str.w	r3, [r6, #2068]	; 0x814
  hcdc->RxState = 0U;
 8005f58:	f8c6 3818 	str.w	r3, [r6, #2072]	; 0x818
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005f5c:	7c25      	ldrb	r5, [r4, #16]
 8005f5e:	bb15      	cbnz	r5, 8005fa6 <USBD_CDC_Init+0xb0>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005f60:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005f64:	f8d6 2804 	ldr.w	r2, [r6, #2052]	; 0x804
 8005f68:	2101      	movs	r1, #1
 8005f6a:	4620      	mov	r0, r4
 8005f6c:	f002 f9a4 	bl	80082b8 <USBD_LL_PrepareReceive>
}
 8005f70:	4628      	mov	r0, r5
 8005f72:	bd70      	pop	{r4, r5, r6, pc}
    pdev->pClassData = NULL;
 8005f74:	2300      	movs	r3, #0
 8005f76:	f8c4 32bc 	str.w	r3, [r4, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8005f7a:	2502      	movs	r5, #2
 8005f7c:	e7f8      	b.n	8005f70 <USBD_CDC_Init+0x7a>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8005f7e:	2340      	movs	r3, #64	; 0x40
 8005f80:	2202      	movs	r2, #2
 8005f82:	2181      	movs	r1, #129	; 0x81
 8005f84:	4620      	mov	r0, r4
 8005f86:	f002 f964 	bl	8008252 <USBD_LL_OpenEP>
     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8005f8a:	2501      	movs	r5, #1
 8005f8c:	8725      	strh	r5, [r4, #56]	; 0x38
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005f8e:	2340      	movs	r3, #64	; 0x40
 8005f90:	2202      	movs	r2, #2
 8005f92:	4629      	mov	r1, r5
 8005f94:	4620      	mov	r0, r4
 8005f96:	f002 f95c 	bl	8008252 <USBD_LL_OpenEP>
      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8005f9a:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8005f9e:	2310      	movs	r3, #16
 8005fa0:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
 8005fa4:	e7c8      	b.n	8005f38 <USBD_CDC_Init+0x42>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005fa6:	2340      	movs	r3, #64	; 0x40
 8005fa8:	f8d6 2804 	ldr.w	r2, [r6, #2052]	; 0x804
 8005fac:	2101      	movs	r1, #1
 8005fae:	4620      	mov	r0, r4
 8005fb0:	f002 f982 	bl	80082b8 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 8005fb4:	2500      	movs	r5, #0
 8005fb6:	e7db      	b.n	8005f70 <USBD_CDC_Init+0x7a>

08005fb8 <USBD_CDC_RegisterInterface>:
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
  if (fops == NULL)
 8005fb8:	b119      	cbz	r1, 8005fc2 <USBD_CDC_RegisterInterface+0xa>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData = fops;
 8005fba:	f8c0 12c0 	str.w	r1, [r0, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8005fbe:	2000      	movs	r0, #0
 8005fc0:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8005fc2:	2003      	movs	r0, #3
}
 8005fc4:	4770      	bx	lr

08005fc6 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005fc6:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  hcdc->TxBuffer = pbuff;
 8005fca:	f8c3 1808 	str.w	r1, [r3, #2056]	; 0x808
  hcdc->TxLength = length;
 8005fce:	f8c3 2810 	str.w	r2, [r3, #2064]	; 0x810

  return (uint8_t)USBD_OK;
}
 8005fd2:	2000      	movs	r0, #0
 8005fd4:	4770      	bx	lr

08005fd6 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005fd6:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  hcdc->RxBuffer = pbuff;
 8005fda:	f8c3 1804 	str.w	r1, [r3, #2052]	; 0x804

  return (uint8_t)USBD_OK;
}
 8005fde:	2000      	movs	r0, #0
 8005fe0:	4770      	bx	lr

08005fe2 <USBD_CDC_TransmitPacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005fe2:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
  USBD_StatusTypeDef ret = USBD_BUSY;

  if (pdev->pClassData == NULL)
 8005fe6:	b1a2      	cbz	r2, 8006012 <USBD_CDC_TransmitPacket+0x30>
{
 8005fe8:	b508      	push	{r3, lr}
  {
    return (uint8_t)USBD_FAIL;
  }

  if (hcdc->TxState == 0U)
 8005fea:	f8d2 3814 	ldr.w	r3, [r2, #2068]	; 0x814
 8005fee:	b10b      	cbz	r3, 8005ff4 <USBD_CDC_TransmitPacket+0x12>
  USBD_StatusTypeDef ret = USBD_BUSY;
 8005ff0:	2001      	movs	r0, #1

    ret = USBD_OK;
  }

  return (uint8_t)ret;
}
 8005ff2:	bd08      	pop	{r3, pc}
    hcdc->TxState = 1U;
 8005ff4:	2301      	movs	r3, #1
 8005ff6:	f8c2 3814 	str.w	r3, [r2, #2068]	; 0x814
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8005ffa:	f8d2 3810 	ldr.w	r3, [r2, #2064]	; 0x810
 8005ffe:	62c3      	str	r3, [r0, #44]	; 0x2c
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8006000:	f8d2 3810 	ldr.w	r3, [r2, #2064]	; 0x810
 8006004:	f8d2 2808 	ldr.w	r2, [r2, #2056]	; 0x808
 8006008:	2181      	movs	r1, #129	; 0x81
 800600a:	f002 f94d 	bl	80082a8 <USBD_LL_Transmit>
    ret = USBD_OK;
 800600e:	2000      	movs	r0, #0
 8006010:	e7ef      	b.n	8005ff2 <USBD_CDC_TransmitPacket+0x10>
    return (uint8_t)USBD_FAIL;
 8006012:	2003      	movs	r0, #3
}
 8006014:	4770      	bx	lr

08006016 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006016:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006018:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc

  if (pdev->pClassData == NULL)
 800601c:	b192      	cbz	r2, 8006044 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800601e:	7c04      	ldrb	r4, [r0, #16]
 8006020:	b944      	cbnz	r4, 8006034 <USBD_CDC_ReceivePacket+0x1e>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006022:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006026:	f8d2 2804 	ldr.w	r2, [r2, #2052]	; 0x804
 800602a:	2101      	movs	r1, #1
 800602c:	f002 f944 	bl	80082b8 <USBD_LL_PrepareReceive>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
}
 8006030:	4620      	mov	r0, r4
 8006032:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006034:	2340      	movs	r3, #64	; 0x40
 8006036:	f8d2 2804 	ldr.w	r2, [r2, #2052]	; 0x804
 800603a:	2101      	movs	r1, #1
 800603c:	f002 f93c 	bl	80082b8 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 8006040:	2400      	movs	r4, #0
 8006042:	e7f5      	b.n	8006030 <USBD_CDC_ReceivePacket+0x1a>
    return (uint8_t)USBD_FAIL;
 8006044:	2403      	movs	r4, #3
 8006046:	e7f3      	b.n	8006030 <USBD_CDC_ReceivePacket+0x1a>

08006048 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006048:	b508      	push	{r3, lr}
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800604a:	b1b8      	cbz	r0, 800607c <USBD_Init+0x34>
 800604c:	4603      	mov	r3, r0
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 800604e:	f8d0 02b8 	ldr.w	r0, [r0, #696]	; 0x2b8
 8006052:	b110      	cbz	r0, 800605a <USBD_Init+0x12>
  {
    pdev->pClass = NULL;
 8006054:	2000      	movs	r0, #0
 8006056:	f8c3 02b8 	str.w	r0, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 800605a:	f8d3 02cc 	ldr.w	r0, [r3, #716]	; 0x2cc
 800605e:	b110      	cbz	r0, 8006066 <USBD_Init+0x1e>
  {
    pdev->pConfDesc = NULL;
 8006060:	2000      	movs	r0, #0
 8006062:	f8c3 02cc 	str.w	r0, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006066:	b109      	cbz	r1, 800606c <USBD_Init+0x24>
  {
    pdev->pDesc = pdesc;
 8006068:	f8c3 12b4 	str.w	r1, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800606c:	2101      	movs	r1, #1
 800606e:	f883 129c 	strb.w	r1, [r3, #668]	; 0x29c
  pdev->id = id;
 8006072:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8006074:	4618      	mov	r0, r3
 8006076:	f002 f883 	bl	8008180 <USBD_LL_Init>

  return ret;
}
 800607a:	bd08      	pop	{r3, pc}
    USBD_ErrLog("Invalid Device handle");
 800607c:	4805      	ldr	r0, [pc, #20]	; (8006094 <USBD_Init+0x4c>)
 800607e:	f002 fad9 	bl	8008634 <iprintf>
 8006082:	4805      	ldr	r0, [pc, #20]	; (8006098 <USBD_Init+0x50>)
 8006084:	f002 fad6 	bl	8008634 <iprintf>
 8006088:	200a      	movs	r0, #10
 800608a:	f002 faeb 	bl	8008664 <putchar>
    return USBD_FAIL;
 800608e:	2003      	movs	r0, #3
 8006090:	e7f3      	b.n	800607a <USBD_Init+0x32>
 8006092:	bf00      	nop
 8006094:	08009544 	.word	0x08009544
 8006098:	0800954c 	.word	0x0800954c

0800609c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800609c:	b510      	push	{r4, lr}
 800609e:	b082      	sub	sp, #8
  uint16_t len = 0U;
 80060a0:	2300      	movs	r3, #0
 80060a2:	f8ad 3006 	strh.w	r3, [sp, #6]

  if (pclass == NULL)
 80060a6:	b159      	cbz	r1, 80060c0 <USBD_RegisterClass+0x24>
 80060a8:	4604      	mov	r4, r0
#endif
    return USBD_FAIL;
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 80060aa:	f8c0 12b8 	str.w	r1, [r0, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 80060ae:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 80060b0:	f10d 0006 	add.w	r0, sp, #6
 80060b4:	4798      	blx	r3
 80060b6:	f8c4 02cc 	str.w	r0, [r4, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 80060ba:	2000      	movs	r0, #0
}
 80060bc:	b002      	add	sp, #8
 80060be:	bd10      	pop	{r4, pc}
    USBD_ErrLog("Invalid Class handle");
 80060c0:	4805      	ldr	r0, [pc, #20]	; (80060d8 <USBD_RegisterClass+0x3c>)
 80060c2:	f002 fab7 	bl	8008634 <iprintf>
 80060c6:	4805      	ldr	r0, [pc, #20]	; (80060dc <USBD_RegisterClass+0x40>)
 80060c8:	f002 fab4 	bl	8008634 <iprintf>
 80060cc:	200a      	movs	r0, #10
 80060ce:	f002 fac9 	bl	8008664 <putchar>
    return USBD_FAIL;
 80060d2:	2003      	movs	r0, #3
 80060d4:	e7f2      	b.n	80060bc <USBD_RegisterClass+0x20>
 80060d6:	bf00      	nop
 80060d8:	08009544 	.word	0x08009544
 80060dc:	08009564 	.word	0x08009564

080060e0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80060e0:	b508      	push	{r3, lr}
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80060e2:	f002 f8ae 	bl	8008242 <USBD_LL_Start>
}
 80060e6:	bd08      	pop	{r3, pc}

080060e8 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80060e8:	b508      	push	{r3, lr}
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 80060ea:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 80060ee:	b113      	cbz	r3, 80060f6 <USBD_SetClassConfig+0xe>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	4798      	blx	r3
  }

  return ret;
}
 80060f4:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef ret = USBD_FAIL;
 80060f6:	2003      	movs	r0, #3
 80060f8:	e7fc      	b.n	80060f4 <USBD_SetClassConfig+0xc>

080060fa <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80060fa:	b508      	push	{r3, lr}
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 80060fc:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8006100:	b10b      	cbz	r3, 8006106 <USBD_ClrClassConfig+0xc>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	4798      	blx	r3
  }

  return USBD_OK;
}
 8006106:	2000      	movs	r0, #0
 8006108:	bd08      	pop	{r3, pc}

0800610a <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800610a:	b538      	push	{r3, r4, r5, lr}
 800610c:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800610e:	f200 25aa 	addw	r5, r0, #682	; 0x2aa
 8006112:	4628      	mov	r0, r5
 8006114:	f000 f92d 	bl	8006372 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006118:	2301      	movs	r3, #1
 800611a:	f8c4 3294 	str.w	r3, [r4, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800611e:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	; 0x2b0
 8006122:	f8c4 3298 	str.w	r3, [r4, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006126:	f894 12aa 	ldrb.w	r1, [r4, #682]	; 0x2aa
 800612a:	f001 031f 	and.w	r3, r1, #31
 800612e:	2b01      	cmp	r3, #1
 8006130:	d00d      	beq.n	800614e <USBD_LL_SetupStage+0x44>
 8006132:	2b02      	cmp	r3, #2
 8006134:	d010      	beq.n	8006158 <USBD_LL_SetupStage+0x4e>
 8006136:	b12b      	cbz	r3, 8006144 <USBD_LL_SetupStage+0x3a>
    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
      break;

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8006138:	f001 0180 	and.w	r1, r1, #128	; 0x80
 800613c:	4620      	mov	r0, r4
 800613e:	f002 f89b 	bl	8008278 <USBD_LL_StallEP>
      break;
 8006142:	e003      	b.n	800614c <USBD_LL_SetupStage+0x42>
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8006144:	4629      	mov	r1, r5
 8006146:	4620      	mov	r0, r4
 8006148:	f000 face 	bl	80066e8 <USBD_StdDevReq>
  }

  return ret;
}
 800614c:	bd38      	pop	{r3, r4, r5, pc}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800614e:	4629      	mov	r1, r5
 8006150:	4620      	mov	r0, r4
 8006152:	f000 fb01 	bl	8006758 <USBD_StdItfReq>
      break;
 8006156:	e7f9      	b.n	800614c <USBD_LL_SetupStage+0x42>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8006158:	4629      	mov	r1, r5
 800615a:	4620      	mov	r0, r4
 800615c:	f000 fb30 	bl	80067c0 <USBD_StdEPReq>
      break;
 8006160:	e7f4      	b.n	800614c <USBD_LL_SetupStage+0x42>

08006162 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8006162:	b538      	push	{r3, r4, r5, lr}
 8006164:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8006166:	460d      	mov	r5, r1
 8006168:	bb31      	cbnz	r1, 80061b8 <USBD_LL_DataOutStage+0x56>
 800616a:	4613      	mov	r3, r2
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800616c:	f8d0 2294 	ldr.w	r2, [r0, #660]	; 0x294
 8006170:	2a03      	cmp	r2, #3
 8006172:	d001      	beq.n	8006178 <USBD_LL_DataOutStage+0x16>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8006174:	4608      	mov	r0, r1
}
 8006176:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 8006178:	f8d0 115c 	ldr.w	r1, [r0, #348]	; 0x15c
 800617c:	f8d0 2160 	ldr.w	r2, [r0, #352]	; 0x160
 8006180:	4291      	cmp	r1, r2
 8006182:	d80c      	bhi.n	800619e <USBD_LL_DataOutStage+0x3c>
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8006184:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8006188:	691b      	ldr	r3, [r3, #16]
 800618a:	b11b      	cbz	r3, 8006194 <USBD_LL_DataOutStage+0x32>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800618c:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8006190:	2a03      	cmp	r2, #3
 8006192:	d00f      	beq.n	80061b4 <USBD_LL_DataOutStage+0x52>
        (void)USBD_CtlSendStatus(pdev);
 8006194:	4620      	mov	r0, r4
 8006196:	f000 fc63 	bl	8006a60 <USBD_CtlSendStatus>
  return USBD_OK;
 800619a:	4628      	mov	r0, r5
 800619c:	e7eb      	b.n	8006176 <USBD_LL_DataOutStage+0x14>
        pep->rem_length -= pep->maxpacket;
 800619e:	1a89      	subs	r1, r1, r2
 80061a0:	f8c0 115c 	str.w	r1, [r0, #348]	; 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80061a4:	428a      	cmp	r2, r1
 80061a6:	bf28      	it	cs
 80061a8:	460a      	movcs	r2, r1
 80061aa:	4619      	mov	r1, r3
 80061ac:	f000 fc50 	bl	8006a50 <USBD_CtlContinueRx>
  return USBD_OK;
 80061b0:	4628      	mov	r0, r5
 80061b2:	e7e0      	b.n	8006176 <USBD_LL_DataOutStage+0x14>
          pdev->pClass->EP0_RxReady(pdev);
 80061b4:	4798      	blx	r3
 80061b6:	e7ed      	b.n	8006194 <USBD_LL_DataOutStage+0x32>
  else if ((pdev->pClass->DataOut != NULL) &&
 80061b8:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 80061bc:	699b      	ldr	r3, [r3, #24]
 80061be:	b12b      	cbz	r3, 80061cc <USBD_LL_DataOutStage+0x6a>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80061c0:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80061c4:	2a03      	cmp	r2, #3
 80061c6:	d103      	bne.n	80061d0 <USBD_LL_DataOutStage+0x6e>
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80061c8:	4798      	blx	r3
    if (ret != USBD_OK)
 80061ca:	e7d4      	b.n	8006176 <USBD_LL_DataOutStage+0x14>
    return USBD_FAIL;
 80061cc:	2003      	movs	r0, #3
 80061ce:	e7d2      	b.n	8006176 <USBD_LL_DataOutStage+0x14>
 80061d0:	2003      	movs	r0, #3
 80061d2:	e7d0      	b.n	8006176 <USBD_LL_DataOutStage+0x14>

080061d4 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80061d4:	b538      	push	{r3, r4, r5, lr}
 80061d6:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80061d8:	460d      	mov	r5, r1
 80061da:	2900      	cmp	r1, #0
 80061dc:	d148      	bne.n	8006270 <USBD_LL_DataInStage+0x9c>
 80061de:	4613      	mov	r3, r2
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80061e0:	f8d0 2294 	ldr.w	r2, [r0, #660]	; 0x294
 80061e4:	2a02      	cmp	r2, #2
 80061e6:	d005      	beq.n	80061f4 <USBD_LL_DataInStage+0x20>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 80061e8:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 80061ec:	2b01      	cmp	r3, #1
 80061ee:	d03a      	beq.n	8006266 <USBD_LL_DataInStage+0x92>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 80061f0:	4628      	mov	r0, r5
}
 80061f2:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 80061f4:	69c2      	ldr	r2, [r0, #28]
 80061f6:	6a01      	ldr	r1, [r0, #32]
 80061f8:	428a      	cmp	r2, r1
 80061fa:	d811      	bhi.n	8006220 <USBD_LL_DataInStage+0x4c>
        if ((pep->maxpacket == pep->rem_length) &&
 80061fc:	428a      	cmp	r2, r1
 80061fe:	d01b      	beq.n	8006238 <USBD_LL_DataInStage+0x64>
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8006200:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 8006204:	68db      	ldr	r3, [r3, #12]
 8006206:	b11b      	cbz	r3, 8006210 <USBD_LL_DataInStage+0x3c>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006208:	f894 229c 	ldrb.w	r2, [r4, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800620c:	2a03      	cmp	r2, #3
 800620e:	d027      	beq.n	8006260 <USBD_LL_DataInStage+0x8c>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8006210:	2180      	movs	r1, #128	; 0x80
 8006212:	4620      	mov	r0, r4
 8006214:	f002 f830 	bl	8008278 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8006218:	4620      	mov	r0, r4
 800621a:	f000 fc2c 	bl	8006a76 <USBD_CtlReceiveStatus>
 800621e:	e7e3      	b.n	80061e8 <USBD_LL_DataInStage+0x14>
        pep->rem_length -= pep->maxpacket;
 8006220:	1a52      	subs	r2, r2, r1
 8006222:	61c2      	str	r2, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8006224:	4619      	mov	r1, r3
 8006226:	f000 fbfc 	bl	8006a22 <USBD_CtlContinueSendData>
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800622a:	2300      	movs	r3, #0
 800622c:	461a      	mov	r2, r3
 800622e:	4619      	mov	r1, r3
 8006230:	4620      	mov	r0, r4
 8006232:	f002 f841 	bl	80082b8 <USBD_LL_PrepareReceive>
 8006236:	e7d7      	b.n	80061e8 <USBD_LL_DataInStage+0x14>
            (pep->total_length >= pep->maxpacket) &&
 8006238:	6983      	ldr	r3, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 800623a:	4299      	cmp	r1, r3
 800623c:	d8e0      	bhi.n	8006200 <USBD_LL_DataInStage+0x2c>
            (pep->total_length < pdev->ep0_data_len))
 800623e:	f8d0 2298 	ldr.w	r2, [r0, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8006242:	4293      	cmp	r3, r2
 8006244:	d2dc      	bcs.n	8006200 <USBD_LL_DataInStage+0x2c>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8006246:	2200      	movs	r2, #0
 8006248:	4611      	mov	r1, r2
 800624a:	f000 fbea 	bl	8006a22 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800624e:	2100      	movs	r1, #0
 8006250:	f8c4 1298 	str.w	r1, [r4, #664]	; 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006254:	460b      	mov	r3, r1
 8006256:	460a      	mov	r2, r1
 8006258:	4620      	mov	r0, r4
 800625a:	f002 f82d 	bl	80082b8 <USBD_LL_PrepareReceive>
 800625e:	e7c3      	b.n	80061e8 <USBD_LL_DataInStage+0x14>
            pdev->pClass->EP0_TxSent(pdev);
 8006260:	4620      	mov	r0, r4
 8006262:	4798      	blx	r3
 8006264:	e7d4      	b.n	8006210 <USBD_LL_DataInStage+0x3c>
      pdev->dev_test_mode = 0U;
 8006266:	2300      	movs	r3, #0
 8006268:	f884 32a0 	strb.w	r3, [r4, #672]	; 0x2a0
  return USBD_OK;
 800626c:	4628      	mov	r0, r5
 800626e:	e7c0      	b.n	80061f2 <USBD_LL_DataInStage+0x1e>
  else if ((pdev->pClass->DataIn != NULL) &&
 8006270:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8006274:	695b      	ldr	r3, [r3, #20]
 8006276:	b12b      	cbz	r3, 8006284 <USBD_LL_DataInStage+0xb0>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006278:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800627c:	2a03      	cmp	r2, #3
 800627e:	d103      	bne.n	8006288 <USBD_LL_DataInStage+0xb4>
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8006280:	4798      	blx	r3
    if (ret != USBD_OK)
 8006282:	e7b6      	b.n	80061f2 <USBD_LL_DataInStage+0x1e>
    return USBD_FAIL;
 8006284:	2003      	movs	r0, #3
 8006286:	e7b4      	b.n	80061f2 <USBD_LL_DataInStage+0x1e>
 8006288:	2003      	movs	r0, #3
 800628a:	e7b2      	b.n	80061f2 <USBD_LL_DataInStage+0x1e>

0800628c <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800628c:	b570      	push	{r4, r5, r6, lr}
 800628e:	4604      	mov	r4, r0
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006290:	2301      	movs	r3, #1
 8006292:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006296:	2300      	movs	r3, #0
 8006298:	f8c0 3294 	str.w	r3, [r0, #660]	; 0x294
  pdev->dev_config = 0U;
 800629c:	6043      	str	r3, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 800629e:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 80062a2:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc
 80062a6:	b123      	cbz	r3, 80062b2 <USBD_LL_Reset+0x26>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80062a8:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 80062ac:	685b      	ldr	r3, [r3, #4]
 80062ae:	2100      	movs	r1, #0
 80062b0:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80062b2:	2340      	movs	r3, #64	; 0x40
 80062b4:	2200      	movs	r2, #0
 80062b6:	4611      	mov	r1, r2
 80062b8:	4620      	mov	r0, r4
 80062ba:	f001 ffca 	bl	8008252 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80062be:	2601      	movs	r6, #1
 80062c0:	f8a4 6164 	strh.w	r6, [r4, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80062c4:	2540      	movs	r5, #64	; 0x40
 80062c6:	f8c4 5160 	str.w	r5, [r4, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80062ca:	462b      	mov	r3, r5
 80062cc:	2200      	movs	r2, #0
 80062ce:	2180      	movs	r1, #128	; 0x80
 80062d0:	4620      	mov	r0, r4
 80062d2:	f001 ffbe 	bl	8008252 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80062d6:	84a6      	strh	r6, [r4, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80062d8:	6225      	str	r5, [r4, #32]

  return USBD_OK;
}
 80062da:	2000      	movs	r0, #0
 80062dc:	bd70      	pop	{r4, r5, r6, pc}

080062de <USBD_LL_SetSpeed>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 80062de:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 80062e0:	2000      	movs	r0, #0
 80062e2:	4770      	bx	lr

080062e4 <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  pdev->dev_old_state = pdev->dev_state;
 80062e4:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80062e8:	f880 329d 	strb.w	r3, [r0, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80062ec:	2304      	movs	r3, #4
 80062ee:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  return USBD_OK;
}
 80062f2:	2000      	movs	r0, #0
 80062f4:	4770      	bx	lr

080062f6 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80062f6:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80062fa:	2b04      	cmp	r3, #4
 80062fc:	d001      	beq.n	8006302 <USBD_LL_Resume+0xc>
  {
    pdev->dev_state = pdev->dev_old_state;
  }

  return USBD_OK;
}
 80062fe:	2000      	movs	r0, #0
 8006300:	4770      	bx	lr
    pdev->dev_state = pdev->dev_old_state;
 8006302:	f890 329d 	ldrb.w	r3, [r0, #669]	; 0x29d
 8006306:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
 800630a:	e7f8      	b.n	80062fe <USBD_LL_Resume+0x8>

0800630c <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800630c:	b508      	push	{r3, lr}
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800630e:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8006312:	2b03      	cmp	r3, #3
 8006314:	d001      	beq.n	800631a <USBD_LL_SOF+0xe>
      pdev->pClass->SOF(pdev);
    }
  }

  return USBD_OK;
}
 8006316:	2000      	movs	r0, #0
 8006318:	bd08      	pop	{r3, pc}
    if (pdev->pClass->SOF != NULL)
 800631a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800631e:	69db      	ldr	r3, [r3, #28]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d0f8      	beq.n	8006316 <USBD_LL_SOF+0xa>
      pdev->pClass->SOF(pdev);
 8006324:	4798      	blx	r3
 8006326:	e7f6      	b.n	8006316 <USBD_LL_SOF+0xa>

08006328 <USBD_LL_IsoINIncomplete>:
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
}
 8006328:	2000      	movs	r0, #0
 800632a:	4770      	bx	lr

0800632c <USBD_LL_IsoOUTIncomplete>:
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
}
 800632c:	2000      	movs	r0, #0
 800632e:	4770      	bx	lr

08006330 <USBD_LL_DevConnected>:
{
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
}
 8006330:	2000      	movs	r0, #0
 8006332:	4770      	bx	lr

08006334 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8006334:	b508      	push	{r3, lr}
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006336:	2301      	movs	r3, #1
 8006338:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800633c:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8006340:	b113      	cbz	r3, 8006348 <USBD_LL_DevDisconnected+0x14>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8006342:	685b      	ldr	r3, [r3, #4]
 8006344:	7901      	ldrb	r1, [r0, #4]
 8006346:	4798      	blx	r3
  }

  return USBD_OK;
}
 8006348:	2000      	movs	r0, #0
 800634a:	bd08      	pop	{r3, pc}

0800634c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800634c:	4603      	mov	r3, r0
  uint8_t  len = 0U;
 800634e:	2000      	movs	r0, #0
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 8006350:	781a      	ldrb	r2, [r3, #0]
 8006352:	b11a      	cbz	r2, 800635c <USBD_GetLen+0x10>
  {
    len++;
 8006354:	3001      	adds	r0, #1
 8006356:	b2c0      	uxtb	r0, r0
    pbuff++;
 8006358:	3301      	adds	r3, #1
 800635a:	e7f9      	b.n	8006350 <USBD_GetLen+0x4>
  }

  return len;
}
 800635c:	4770      	bx	lr

0800635e <USBD_SetFeature>:
{
 800635e:	b508      	push	{r3, lr}
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006360:	884b      	ldrh	r3, [r1, #2]
 8006362:	2b01      	cmp	r3, #1
 8006364:	d000      	beq.n	8006368 <USBD_SetFeature+0xa>
}
 8006366:	bd08      	pop	{r3, pc}
    pdev->dev_remote_wakeup = 1U;
 8006368:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800636c:	f000 fb78 	bl	8006a60 <USBD_CtlSendStatus>
}
 8006370:	e7f9      	b.n	8006366 <USBD_SetFeature+0x8>

08006372 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 8006372:	780b      	ldrb	r3, [r1, #0]
 8006374:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 8006376:	784b      	ldrb	r3, [r1, #1]
 8006378:	7043      	strb	r3, [r0, #1]
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;

  _Byte1 = *(uint8_t *)_pbuff;
 800637a:	788b      	ldrb	r3, [r1, #2]
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;
 800637c:	78ca      	ldrb	r2, [r1, #3]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800637e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wValue = SWAPBYTE(pbuff);
 8006382:	8043      	strh	r3, [r0, #2]
  _Byte1 = *(uint8_t *)_pbuff;
 8006384:	790b      	ldrb	r3, [r1, #4]
  _Byte2 = *(uint8_t *)_pbuff;
 8006386:	794a      	ldrb	r2, [r1, #5]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 8006388:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wIndex = SWAPBYTE(pbuff);
 800638c:	8083      	strh	r3, [r0, #4]
  _Byte1 = *(uint8_t *)_pbuff;
 800638e:	798b      	ldrb	r3, [r1, #6]
  _Byte2 = *(uint8_t *)_pbuff;
 8006390:	79ca      	ldrb	r2, [r1, #7]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 8006392:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wLength = SWAPBYTE(pbuff);
 8006396:	80c3      	strh	r3, [r0, #6]
}
 8006398:	4770      	bx	lr

0800639a <USBD_CtlError>:
{
 800639a:	b510      	push	{r4, lr}
 800639c:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800639e:	2180      	movs	r1, #128	; 0x80
 80063a0:	f001 ff6a 	bl	8008278 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80063a4:	2100      	movs	r1, #0
 80063a6:	4620      	mov	r0, r4
 80063a8:	f001 ff66 	bl	8008278 <USBD_LL_StallEP>
}
 80063ac:	bd10      	pop	{r4, pc}

080063ae <USBD_GetDescriptor>:
{
 80063ae:	b530      	push	{r4, r5, lr}
 80063b0:	b083      	sub	sp, #12
 80063b2:	4604      	mov	r4, r0
 80063b4:	460d      	mov	r5, r1
  uint16_t len = 0U;
 80063b6:	2300      	movs	r3, #0
 80063b8:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 80063bc:	884a      	ldrh	r2, [r1, #2]
 80063be:	0a13      	lsrs	r3, r2, #8
 80063c0:	3b01      	subs	r3, #1
 80063c2:	2b06      	cmp	r3, #6
 80063c4:	f200 80ab 	bhi.w	800651e <USBD_GetDescriptor+0x170>
 80063c8:	e8df f003 	tbb	[pc, r3]
 80063cc:	a9331f04 	.word	0xa9331f04
 80063d0:	8da9      	.short	0x8da9
 80063d2:	9a          	.byte	0x9a
 80063d3:	00          	.byte	0x00
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80063d4:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f10d 0106 	add.w	r1, sp, #6
 80063de:	7c00      	ldrb	r0, [r0, #16]
 80063e0:	4798      	blx	r3
    if (req->wLength != 0U)
 80063e2:	88ea      	ldrh	r2, [r5, #6]
 80063e4:	2a00      	cmp	r2, #0
 80063e6:	f000 80a3 	beq.w	8006530 <USBD_GetDescriptor+0x182>
      if (len != 0U)
 80063ea:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	f000 8099 	beq.w	8006526 <USBD_GetDescriptor+0x178>
        len = MIN(len, req->wLength);
 80063f4:	429a      	cmp	r2, r3
 80063f6:	bf28      	it	cs
 80063f8:	461a      	movcs	r2, r3
 80063fa:	f8ad 2006 	strh.w	r2, [sp, #6]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 80063fe:	4601      	mov	r1, r0
 8006400:	4620      	mov	r0, r4
 8006402:	f000 fb01 	bl	8006a08 <USBD_CtlSendData>
}
 8006406:	b003      	add	sp, #12
 8006408:	bd30      	pop	{r4, r5, pc}
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800640a:	7c03      	ldrb	r3, [r0, #16]
 800640c:	b943      	cbnz	r3, 8006420 <USBD_GetDescriptor+0x72>
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800640e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8006412:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006414:	f10d 0006 	add.w	r0, sp, #6
 8006418:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800641a:	2302      	movs	r3, #2
 800641c:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800641e:	e7e0      	b.n	80063e2 <USBD_GetDescriptor+0x34>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8006420:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8006424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006426:	f10d 0006 	add.w	r0, sp, #6
 800642a:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800642c:	2302      	movs	r3, #2
 800642e:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8006430:	e7d7      	b.n	80063e2 <USBD_GetDescriptor+0x34>
    switch ((uint8_t)(req->wValue))
 8006432:	b2d2      	uxtb	r2, r2
 8006434:	2a05      	cmp	r2, #5
 8006436:	d852      	bhi.n	80064de <USBD_GetDescriptor+0x130>
 8006438:	e8df f002 	tbb	[pc, r2]
 800643c:	2a1d1003 	.word	0x2a1d1003
 8006440:	4437      	.short	0x4437
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006442:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8006446:	685b      	ldr	r3, [r3, #4]
 8006448:	b123      	cbz	r3, 8006454 <USBD_GetDescriptor+0xa6>
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800644a:	f10d 0106 	add.w	r1, sp, #6
 800644e:	7c00      	ldrb	r0, [r0, #16]
 8006450:	4798      	blx	r3
  if (err != 0U)
 8006452:	e7c6      	b.n	80063e2 <USBD_GetDescriptor+0x34>
        USBD_CtlError(pdev, req);
 8006454:	4629      	mov	r1, r5
 8006456:	f7ff ffa0 	bl	800639a <USBD_CtlError>
  if (err != 0U)
 800645a:	e7d4      	b.n	8006406 <USBD_GetDescriptor+0x58>
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800645c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8006460:	689b      	ldr	r3, [r3, #8]
 8006462:	b123      	cbz	r3, 800646e <USBD_GetDescriptor+0xc0>
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006464:	f10d 0106 	add.w	r1, sp, #6
 8006468:	7c00      	ldrb	r0, [r0, #16]
 800646a:	4798      	blx	r3
  if (err != 0U)
 800646c:	e7b9      	b.n	80063e2 <USBD_GetDescriptor+0x34>
        USBD_CtlError(pdev, req);
 800646e:	4629      	mov	r1, r5
 8006470:	f7ff ff93 	bl	800639a <USBD_CtlError>
  if (err != 0U)
 8006474:	e7c7      	b.n	8006406 <USBD_GetDescriptor+0x58>
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006476:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800647a:	68db      	ldr	r3, [r3, #12]
 800647c:	b123      	cbz	r3, 8006488 <USBD_GetDescriptor+0xda>
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800647e:	f10d 0106 	add.w	r1, sp, #6
 8006482:	7c00      	ldrb	r0, [r0, #16]
 8006484:	4798      	blx	r3
  if (err != 0U)
 8006486:	e7ac      	b.n	80063e2 <USBD_GetDescriptor+0x34>
        USBD_CtlError(pdev, req);
 8006488:	4629      	mov	r1, r5
 800648a:	f7ff ff86 	bl	800639a <USBD_CtlError>
  if (err != 0U)
 800648e:	e7ba      	b.n	8006406 <USBD_GetDescriptor+0x58>
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006490:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8006494:	691b      	ldr	r3, [r3, #16]
 8006496:	b123      	cbz	r3, 80064a2 <USBD_GetDescriptor+0xf4>
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006498:	f10d 0106 	add.w	r1, sp, #6
 800649c:	7c00      	ldrb	r0, [r0, #16]
 800649e:	4798      	blx	r3
  if (err != 0U)
 80064a0:	e79f      	b.n	80063e2 <USBD_GetDescriptor+0x34>
        USBD_CtlError(pdev, req);
 80064a2:	4629      	mov	r1, r5
 80064a4:	f7ff ff79 	bl	800639a <USBD_CtlError>
  if (err != 0U)
 80064a8:	e7ad      	b.n	8006406 <USBD_GetDescriptor+0x58>
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80064aa:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80064ae:	695b      	ldr	r3, [r3, #20]
 80064b0:	b123      	cbz	r3, 80064bc <USBD_GetDescriptor+0x10e>
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80064b2:	f10d 0106 	add.w	r1, sp, #6
 80064b6:	7c00      	ldrb	r0, [r0, #16]
 80064b8:	4798      	blx	r3
  if (err != 0U)
 80064ba:	e792      	b.n	80063e2 <USBD_GetDescriptor+0x34>
        USBD_CtlError(pdev, req);
 80064bc:	4629      	mov	r1, r5
 80064be:	f7ff ff6c 	bl	800639a <USBD_CtlError>
  if (err != 0U)
 80064c2:	e7a0      	b.n	8006406 <USBD_GetDescriptor+0x58>
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80064c4:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80064c8:	699b      	ldr	r3, [r3, #24]
 80064ca:	b123      	cbz	r3, 80064d6 <USBD_GetDescriptor+0x128>
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80064cc:	f10d 0106 	add.w	r1, sp, #6
 80064d0:	7c00      	ldrb	r0, [r0, #16]
 80064d2:	4798      	blx	r3
  if (err != 0U)
 80064d4:	e785      	b.n	80063e2 <USBD_GetDescriptor+0x34>
        USBD_CtlError(pdev, req);
 80064d6:	4629      	mov	r1, r5
 80064d8:	f7ff ff5f 	bl	800639a <USBD_CtlError>
  if (err != 0U)
 80064dc:	e793      	b.n	8006406 <USBD_GetDescriptor+0x58>
      USBD_CtlError(pdev, req);
 80064de:	4629      	mov	r1, r5
 80064e0:	f7ff ff5b 	bl	800639a <USBD_CtlError>
  if (err != 0U)
 80064e4:	e78f      	b.n	8006406 <USBD_GetDescriptor+0x58>
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80064e6:	7c03      	ldrb	r3, [r0, #16]
 80064e8:	b933      	cbnz	r3, 80064f8 <USBD_GetDescriptor+0x14a>
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80064ea:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 80064ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064f0:	f10d 0006 	add.w	r0, sp, #6
 80064f4:	4798      	blx	r3
  if (err != 0U)
 80064f6:	e774      	b.n	80063e2 <USBD_GetDescriptor+0x34>
      USBD_CtlError(pdev, req);
 80064f8:	4629      	mov	r1, r5
 80064fa:	f7ff ff4e 	bl	800639a <USBD_CtlError>
  if (err != 0U)
 80064fe:	e782      	b.n	8006406 <USBD_GetDescriptor+0x58>
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006500:	7c03      	ldrb	r3, [r0, #16]
 8006502:	b943      	cbnz	r3, 8006516 <USBD_GetDescriptor+0x168>
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8006504:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8006508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800650a:	f10d 0006 	add.w	r0, sp, #6
 800650e:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006510:	2307      	movs	r3, #7
 8006512:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8006514:	e765      	b.n	80063e2 <USBD_GetDescriptor+0x34>
      USBD_CtlError(pdev, req);
 8006516:	4629      	mov	r1, r5
 8006518:	f7ff ff3f 	bl	800639a <USBD_CtlError>
  if (err != 0U)
 800651c:	e773      	b.n	8006406 <USBD_GetDescriptor+0x58>
    USBD_CtlError(pdev, req);
 800651e:	4629      	mov	r1, r5
 8006520:	f7ff ff3b 	bl	800639a <USBD_CtlError>
    return;
 8006524:	e76f      	b.n	8006406 <USBD_GetDescriptor+0x58>
        USBD_CtlError(pdev, req);
 8006526:	4629      	mov	r1, r5
 8006528:	4620      	mov	r0, r4
 800652a:	f7ff ff36 	bl	800639a <USBD_CtlError>
 800652e:	e76a      	b.n	8006406 <USBD_GetDescriptor+0x58>
      (void)USBD_CtlSendStatus(pdev);
 8006530:	4620      	mov	r0, r4
 8006532:	f000 fa95 	bl	8006a60 <USBD_CtlSendStatus>
 8006536:	e766      	b.n	8006406 <USBD_GetDescriptor+0x58>

08006538 <USBD_SetAddress>:
{
 8006538:	b538      	push	{r3, r4, r5, lr}
 800653a:	4604      	mov	r4, r0
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800653c:	888b      	ldrh	r3, [r1, #4]
 800653e:	b9f3      	cbnz	r3, 800657e <USBD_SetAddress+0x46>
 8006540:	88cb      	ldrh	r3, [r1, #6]
 8006542:	b9e3      	cbnz	r3, 800657e <USBD_SetAddress+0x46>
 8006544:	884b      	ldrh	r3, [r1, #2]
 8006546:	2b7f      	cmp	r3, #127	; 0x7f
 8006548:	d819      	bhi.n	800657e <USBD_SetAddress+0x46>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800654a:	f003 057f 	and.w	r5, r3, #127	; 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800654e:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8006552:	2b03      	cmp	r3, #3
 8006554:	d00c      	beq.n	8006570 <USBD_SetAddress+0x38>
      pdev->dev_address = dev_addr;
 8006556:	f880 529e 	strb.w	r5, [r0, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800655a:	4629      	mov	r1, r5
 800655c:	f001 fe9c 	bl	8008298 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8006560:	4620      	mov	r0, r4
 8006562:	f000 fa7d 	bl	8006a60 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 8006566:	b135      	cbz	r5, 8006576 <USBD_SetAddress+0x3e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006568:	2302      	movs	r3, #2
 800656a:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 800656e:	e009      	b.n	8006584 <USBD_SetAddress+0x4c>
      USBD_CtlError(pdev, req);
 8006570:	f7ff ff13 	bl	800639a <USBD_CtlError>
 8006574:	e006      	b.n	8006584 <USBD_SetAddress+0x4c>
        pdev->dev_state = USBD_STATE_DEFAULT;
 8006576:	2301      	movs	r3, #1
 8006578:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 800657c:	e002      	b.n	8006584 <USBD_SetAddress+0x4c>
    USBD_CtlError(pdev, req);
 800657e:	4620      	mov	r0, r4
 8006580:	f7ff ff0b 	bl	800639a <USBD_CtlError>
}
 8006584:	bd38      	pop	{r3, r4, r5, pc}
	...

08006588 <USBD_SetConfig>:
{
 8006588:	b570      	push	{r4, r5, r6, lr}
 800658a:	4604      	mov	r4, r0
 800658c:	460e      	mov	r6, r1
  cfgidx = (uint8_t)(req->wValue);
 800658e:	788d      	ldrb	r5, [r1, #2]
 8006590:	4b2d      	ldr	r3, [pc, #180]	; (8006648 <USBD_SetConfig+0xc0>)
 8006592:	701d      	strb	r5, [r3, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006594:	2d01      	cmp	r5, #1
 8006596:	d80f      	bhi.n	80065b8 <USBD_SetConfig+0x30>
  switch (pdev->dev_state)
 8006598:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800659c:	2b02      	cmp	r3, #2
 800659e:	d00f      	beq.n	80065c0 <USBD_SetConfig+0x38>
 80065a0:	2b03      	cmp	r3, #3
 80065a2:	d023      	beq.n	80065ec <USBD_SetConfig+0x64>
    USBD_CtlError(pdev, req);
 80065a4:	f7ff fef9 	bl	800639a <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 80065a8:	4b27      	ldr	r3, [pc, #156]	; (8006648 <USBD_SetConfig+0xc0>)
 80065aa:	7819      	ldrb	r1, [r3, #0]
 80065ac:	4620      	mov	r0, r4
 80065ae:	f7ff fda4 	bl	80060fa <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 80065b2:	2503      	movs	r5, #3
}
 80065b4:	4628      	mov	r0, r5
 80065b6:	bd70      	pop	{r4, r5, r6, pc}
    USBD_CtlError(pdev, req);
 80065b8:	f7ff feef 	bl	800639a <USBD_CtlError>
    return USBD_FAIL;
 80065bc:	2503      	movs	r5, #3
 80065be:	e7f9      	b.n	80065b4 <USBD_SetConfig+0x2c>
    if (cfgidx != 0U)
 80065c0:	b18d      	cbz	r5, 80065e6 <USBD_SetConfig+0x5e>
      pdev->dev_config = cfgidx;
 80065c2:	6045      	str	r5, [r0, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 80065c4:	4629      	mov	r1, r5
 80065c6:	f7ff fd8f 	bl	80060e8 <USBD_SetClassConfig>
      if (ret != USBD_OK)
 80065ca:	4605      	mov	r5, r0
 80065cc:	b120      	cbz	r0, 80065d8 <USBD_SetConfig+0x50>
        USBD_CtlError(pdev, req);
 80065ce:	4631      	mov	r1, r6
 80065d0:	4620      	mov	r0, r4
 80065d2:	f7ff fee2 	bl	800639a <USBD_CtlError>
 80065d6:	e7ed      	b.n	80065b4 <USBD_SetConfig+0x2c>
        (void)USBD_CtlSendStatus(pdev);
 80065d8:	4620      	mov	r0, r4
 80065da:	f000 fa41 	bl	8006a60 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 80065de:	2303      	movs	r3, #3
 80065e0:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 80065e4:	e7e6      	b.n	80065b4 <USBD_SetConfig+0x2c>
      (void)USBD_CtlSendStatus(pdev);
 80065e6:	f000 fa3b 	bl	8006a60 <USBD_CtlSendStatus>
 80065ea:	e7e3      	b.n	80065b4 <USBD_SetConfig+0x2c>
    if (cfgidx == 0U)
 80065ec:	b1cd      	cbz	r5, 8006622 <USBD_SetConfig+0x9a>
    else if (cfgidx != pdev->dev_config)
 80065ee:	6841      	ldr	r1, [r0, #4]
 80065f0:	428d      	cmp	r5, r1
 80065f2:	d025      	beq.n	8006640 <USBD_SetConfig+0xb8>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80065f4:	b2c9      	uxtb	r1, r1
 80065f6:	f7ff fd80 	bl	80060fa <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 80065fa:	4b13      	ldr	r3, [pc, #76]	; (8006648 <USBD_SetConfig+0xc0>)
 80065fc:	7819      	ldrb	r1, [r3, #0]
 80065fe:	6061      	str	r1, [r4, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 8006600:	4620      	mov	r0, r4
 8006602:	f7ff fd71 	bl	80060e8 <USBD_SetClassConfig>
      if (ret != USBD_OK)
 8006606:	4605      	mov	r5, r0
 8006608:	b1b0      	cbz	r0, 8006638 <USBD_SetConfig+0xb0>
        USBD_CtlError(pdev, req);
 800660a:	4631      	mov	r1, r6
 800660c:	4620      	mov	r0, r4
 800660e:	f7ff fec4 	bl	800639a <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006612:	7921      	ldrb	r1, [r4, #4]
 8006614:	4620      	mov	r0, r4
 8006616:	f7ff fd70 	bl	80060fa <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800661a:	2302      	movs	r3, #2
 800661c:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 8006620:	e7c8      	b.n	80065b4 <USBD_SetConfig+0x2c>
      pdev->dev_state = USBD_STATE_ADDRESSED;
 8006622:	2302      	movs	r3, #2
 8006624:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 8006628:	6045      	str	r5, [r0, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800662a:	4629      	mov	r1, r5
 800662c:	f7ff fd65 	bl	80060fa <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 8006630:	4620      	mov	r0, r4
 8006632:	f000 fa15 	bl	8006a60 <USBD_CtlSendStatus>
 8006636:	e7bd      	b.n	80065b4 <USBD_SetConfig+0x2c>
        (void)USBD_CtlSendStatus(pdev);
 8006638:	4620      	mov	r0, r4
 800663a:	f000 fa11 	bl	8006a60 <USBD_CtlSendStatus>
 800663e:	e7b9      	b.n	80065b4 <USBD_SetConfig+0x2c>
      (void)USBD_CtlSendStatus(pdev);
 8006640:	f000 fa0e 	bl	8006a60 <USBD_CtlSendStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 8006644:	2500      	movs	r5, #0
 8006646:	e7b5      	b.n	80065b4 <USBD_SetConfig+0x2c>
 8006648:	20000204 	.word	0x20000204

0800664c <USBD_GetConfig>:
{
 800664c:	b508      	push	{r3, lr}
  if (req->wLength != 1U)
 800664e:	88cb      	ldrh	r3, [r1, #6]
 8006650:	2b01      	cmp	r3, #1
 8006652:	d10a      	bne.n	800666a <USBD_GetConfig+0x1e>
    switch (pdev->dev_state)
 8006654:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8006658:	2b02      	cmp	r3, #2
 800665a:	d909      	bls.n	8006670 <USBD_GetConfig+0x24>
 800665c:	2b03      	cmp	r3, #3
 800665e:	d109      	bne.n	8006674 <USBD_GetConfig+0x28>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8006660:	2201      	movs	r2, #1
 8006662:	1d01      	adds	r1, r0, #4
 8006664:	f000 f9d0 	bl	8006a08 <USBD_CtlSendData>
      break;
 8006668:	e001      	b.n	800666e <USBD_GetConfig+0x22>
    USBD_CtlError(pdev, req);
 800666a:	f7ff fe96 	bl	800639a <USBD_CtlError>
}
 800666e:	bd08      	pop	{r3, pc}
    switch (pdev->dev_state)
 8006670:	b25b      	sxtb	r3, r3
 8006672:	b913      	cbnz	r3, 800667a <USBD_GetConfig+0x2e>
      USBD_CtlError(pdev, req);
 8006674:	f7ff fe91 	bl	800639a <USBD_CtlError>
}
 8006678:	e7f9      	b.n	800666e <USBD_GetConfig+0x22>
      pdev->dev_default_config = 0U;
 800667a:	4601      	mov	r1, r0
 800667c:	2300      	movs	r3, #0
 800667e:	f841 3f08 	str.w	r3, [r1, #8]!
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8006682:	2201      	movs	r2, #1
 8006684:	f000 f9c0 	bl	8006a08 <USBD_CtlSendData>
      break;
 8006688:	e7f1      	b.n	800666e <USBD_GetConfig+0x22>

0800668a <USBD_GetStatus>:
{
 800668a:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 800668c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8006690:	3b01      	subs	r3, #1
 8006692:	2b02      	cmp	r3, #2
 8006694:	d812      	bhi.n	80066bc <USBD_GetStatus+0x32>
    if (req->wLength != 0x2U)
 8006696:	88cb      	ldrh	r3, [r1, #6]
 8006698:	2b02      	cmp	r3, #2
 800669a:	d10c      	bne.n	80066b6 <USBD_GetStatus+0x2c>
    pdev->dev_config_status = 0U;
 800669c:	2300      	movs	r3, #0
 800669e:	60c3      	str	r3, [r0, #12]
    if (pdev->dev_remote_wakeup != 0U)
 80066a0:	f8d0 32a4 	ldr.w	r3, [r0, #676]	; 0x2a4
 80066a4:	b10b      	cbz	r3, 80066aa <USBD_GetStatus+0x20>
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80066a6:	2302      	movs	r3, #2
 80066a8:	60c3      	str	r3, [r0, #12]
    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80066aa:	2202      	movs	r2, #2
 80066ac:	f100 010c 	add.w	r1, r0, #12
 80066b0:	f000 f9aa 	bl	8006a08 <USBD_CtlSendData>
}
 80066b4:	bd08      	pop	{r3, pc}
      USBD_CtlError(pdev, req);
 80066b6:	f7ff fe70 	bl	800639a <USBD_CtlError>
      break;
 80066ba:	e7fb      	b.n	80066b4 <USBD_GetStatus+0x2a>
    USBD_CtlError(pdev, req);
 80066bc:	f7ff fe6d 	bl	800639a <USBD_CtlError>
}
 80066c0:	e7f8      	b.n	80066b4 <USBD_GetStatus+0x2a>

080066c2 <USBD_ClrFeature>:
{
 80066c2:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 80066c4:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80066c8:	3b01      	subs	r3, #1
 80066ca:	2b02      	cmp	r3, #2
 80066cc:	d809      	bhi.n	80066e2 <USBD_ClrFeature+0x20>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80066ce:	884b      	ldrh	r3, [r1, #2]
 80066d0:	2b01      	cmp	r3, #1
 80066d2:	d000      	beq.n	80066d6 <USBD_ClrFeature+0x14>
}
 80066d4:	bd08      	pop	{r3, pc}
        pdev->dev_remote_wakeup = 0U;
 80066d6:	2300      	movs	r3, #0
 80066d8:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80066dc:	f000 f9c0 	bl	8006a60 <USBD_CtlSendStatus>
 80066e0:	e7f8      	b.n	80066d4 <USBD_ClrFeature+0x12>
      USBD_CtlError(pdev, req);
 80066e2:	f7ff fe5a 	bl	800639a <USBD_CtlError>
}
 80066e6:	e7f5      	b.n	80066d4 <USBD_ClrFeature+0x12>

080066e8 <USBD_StdDevReq>:
{
 80066e8:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80066ea:	780c      	ldrb	r4, [r1, #0]
 80066ec:	f004 0460 	and.w	r4, r4, #96	; 0x60
 80066f0:	2c20      	cmp	r4, #32
 80066f2:	d006      	beq.n	8006702 <USBD_StdDevReq+0x1a>
 80066f4:	2c40      	cmp	r4, #64	; 0x40
 80066f6:	d004      	beq.n	8006702 <USBD_StdDevReq+0x1a>
 80066f8:	b154      	cbz	r4, 8006710 <USBD_StdDevReq+0x28>
    USBD_CtlError(pdev, req);
 80066fa:	f7ff fe4e 	bl	800639a <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80066fe:	2400      	movs	r4, #0
    break;
 8006700:	e004      	b.n	800670c <USBD_StdDevReq+0x24>
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006702:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8006706:	689b      	ldr	r3, [r3, #8]
 8006708:	4798      	blx	r3
 800670a:	4604      	mov	r4, r0
}
 800670c:	4620      	mov	r0, r4
 800670e:	bd38      	pop	{r3, r4, r5, pc}
    switch (req->bRequest)
 8006710:	784d      	ldrb	r5, [r1, #1]
 8006712:	2d09      	cmp	r5, #9
 8006714:	d81d      	bhi.n	8006752 <USBD_StdDevReq+0x6a>
 8006716:	e8df f005 	tbb	[pc, r5]
 800671a:	1912      	.short	0x1912
 800671c:	081c161c 	.word	0x081c161c
 8006720:	0b0f1c05 	.word	0x0b0f1c05
      USBD_GetDescriptor(pdev, req);
 8006724:	f7ff fe43 	bl	80063ae <USBD_GetDescriptor>
      break;
 8006728:	e7f0      	b.n	800670c <USBD_StdDevReq+0x24>
      USBD_SetAddress(pdev, req);
 800672a:	f7ff ff05 	bl	8006538 <USBD_SetAddress>
      break;
 800672e:	e7ed      	b.n	800670c <USBD_StdDevReq+0x24>
      ret = USBD_SetConfig(pdev, req);
 8006730:	f7ff ff2a 	bl	8006588 <USBD_SetConfig>
 8006734:	4604      	mov	r4, r0
      break;
 8006736:	e7e9      	b.n	800670c <USBD_StdDevReq+0x24>
      USBD_GetConfig(pdev, req);
 8006738:	f7ff ff88 	bl	800664c <USBD_GetConfig>
      break;
 800673c:	e7e6      	b.n	800670c <USBD_StdDevReq+0x24>
      USBD_GetStatus(pdev, req);
 800673e:	f7ff ffa4 	bl	800668a <USBD_GetStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 8006742:	462c      	mov	r4, r5
      break;
 8006744:	e7e2      	b.n	800670c <USBD_StdDevReq+0x24>
      USBD_SetFeature(pdev, req);
 8006746:	f7ff fe0a 	bl	800635e <USBD_SetFeature>
      break;
 800674a:	e7df      	b.n	800670c <USBD_StdDevReq+0x24>
      USBD_ClrFeature(pdev, req);
 800674c:	f7ff ffb9 	bl	80066c2 <USBD_ClrFeature>
      break;
 8006750:	e7dc      	b.n	800670c <USBD_StdDevReq+0x24>
      USBD_CtlError(pdev, req);
 8006752:	f7ff fe22 	bl	800639a <USBD_CtlError>
      break;
 8006756:	e7d9      	b.n	800670c <USBD_StdDevReq+0x24>

08006758 <USBD_StdItfReq>:
{
 8006758:	b570      	push	{r4, r5, r6, lr}
 800675a:	4605      	mov	r5, r0
 800675c:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800675e:	780b      	ldrb	r3, [r1, #0]
 8006760:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006764:	2b20      	cmp	r3, #32
 8006766:	d007      	beq.n	8006778 <USBD_StdItfReq+0x20>
 8006768:	2b40      	cmp	r3, #64	; 0x40
 800676a:	d005      	beq.n	8006778 <USBD_StdItfReq+0x20>
 800676c:	b123      	cbz	r3, 8006778 <USBD_StdItfReq+0x20>
    USBD_CtlError(pdev, req);
 800676e:	f7ff fe14 	bl	800639a <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8006772:	2600      	movs	r6, #0
}
 8006774:	4630      	mov	r0, r6
 8006776:	bd70      	pop	{r4, r5, r6, pc}
    switch (pdev->dev_state)
 8006778:	f895 329c 	ldrb.w	r3, [r5, #668]	; 0x29c
 800677c:	3b01      	subs	r3, #1
 800677e:	2b02      	cmp	r3, #2
 8006780:	d818      	bhi.n	80067b4 <USBD_StdItfReq+0x5c>
      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006782:	7923      	ldrb	r3, [r4, #4]
 8006784:	2b01      	cmp	r3, #1
 8006786:	d80f      	bhi.n	80067a8 <USBD_StdItfReq+0x50>
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006788:	f8d5 32b8 	ldr.w	r3, [r5, #696]	; 0x2b8
 800678c:	689b      	ldr	r3, [r3, #8]
 800678e:	4621      	mov	r1, r4
 8006790:	4628      	mov	r0, r5
 8006792:	4798      	blx	r3
 8006794:	4606      	mov	r6, r0
        if ((req->wLength == 0U) && (ret == USBD_OK))
 8006796:	88e3      	ldrh	r3, [r4, #6]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d1eb      	bne.n	8006774 <USBD_StdItfReq+0x1c>
 800679c:	2800      	cmp	r0, #0
 800679e:	d1e9      	bne.n	8006774 <USBD_StdItfReq+0x1c>
          (void)USBD_CtlSendStatus(pdev);
 80067a0:	4628      	mov	r0, r5
 80067a2:	f000 f95d 	bl	8006a60 <USBD_CtlSendStatus>
 80067a6:	e7e5      	b.n	8006774 <USBD_StdItfReq+0x1c>
        USBD_CtlError(pdev, req);
 80067a8:	4621      	mov	r1, r4
 80067aa:	4628      	mov	r0, r5
 80067ac:	f7ff fdf5 	bl	800639a <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80067b0:	2600      	movs	r6, #0
 80067b2:	e7df      	b.n	8006774 <USBD_StdItfReq+0x1c>
      USBD_CtlError(pdev, req);
 80067b4:	4621      	mov	r1, r4
 80067b6:	4628      	mov	r0, r5
 80067b8:	f7ff fdef 	bl	800639a <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80067bc:	2600      	movs	r6, #0
      break;
 80067be:	e7d9      	b.n	8006774 <USBD_StdItfReq+0x1c>

080067c0 <USBD_StdEPReq>:
{
 80067c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067c2:	4606      	mov	r6, r0
 80067c4:	460d      	mov	r5, r1
  ep_addr = LOBYTE(req->wIndex);
 80067c6:	888b      	ldrh	r3, [r1, #4]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80067c8:	780c      	ldrb	r4, [r1, #0]
 80067ca:	f004 0460 	and.w	r4, r4, #96	; 0x60
 80067ce:	2c20      	cmp	r4, #32
 80067d0:	d008      	beq.n	80067e4 <USBD_StdEPReq+0x24>
 80067d2:	b2d9      	uxtb	r1, r3
 80067d4:	2c40      	cmp	r4, #64	; 0x40
 80067d6:	d005      	beq.n	80067e4 <USBD_StdEPReq+0x24>
 80067d8:	b16c      	cbz	r4, 80067f6 <USBD_StdEPReq+0x36>
    USBD_CtlError(pdev, req);
 80067da:	4629      	mov	r1, r5
 80067dc:	f7ff fddd 	bl	800639a <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80067e0:	2400      	movs	r4, #0
    break;
 80067e2:	e006      	b.n	80067f2 <USBD_StdEPReq+0x32>
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80067e4:	f8d6 32b8 	ldr.w	r3, [r6, #696]	; 0x2b8
 80067e8:	689b      	ldr	r3, [r3, #8]
 80067ea:	4629      	mov	r1, r5
 80067ec:	4630      	mov	r0, r6
 80067ee:	4798      	blx	r3
 80067f0:	4604      	mov	r4, r0
}
 80067f2:	4620      	mov	r0, r4
 80067f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (req->bRequest)
 80067f6:	786f      	ldrb	r7, [r5, #1]
 80067f8:	2f01      	cmp	r7, #1
 80067fa:	d037      	beq.n	800686c <USBD_StdEPReq+0xac>
 80067fc:	2f03      	cmp	r7, #3
 80067fe:	d005      	beq.n	800680c <USBD_StdEPReq+0x4c>
 8006800:	2f00      	cmp	r7, #0
 8006802:	d063      	beq.n	80068cc <USBD_StdEPReq+0x10c>
      USBD_CtlError(pdev, req);
 8006804:	4629      	mov	r1, r5
 8006806:	f7ff fdc8 	bl	800639a <USBD_CtlError>
      break;
 800680a:	e7f2      	b.n	80067f2 <USBD_StdEPReq+0x32>
      switch (pdev->dev_state)
 800680c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8006810:	2b02      	cmp	r3, #2
 8006812:	d005      	beq.n	8006820 <USBD_StdEPReq+0x60>
 8006814:	2b03      	cmp	r3, #3
 8006816:	d016      	beq.n	8006846 <USBD_StdEPReq+0x86>
        USBD_CtlError(pdev, req);
 8006818:	4629      	mov	r1, r5
 800681a:	f7ff fdbe 	bl	800639a <USBD_CtlError>
        break;
 800681e:	e7e8      	b.n	80067f2 <USBD_StdEPReq+0x32>
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006820:	f1b1 0380 	subs.w	r3, r1, #128	; 0x80
 8006824:	bf18      	it	ne
 8006826:	2301      	movne	r3, #1
 8006828:	2900      	cmp	r1, #0
 800682a:	bf08      	it	eq
 800682c:	2300      	moveq	r3, #0
 800682e:	b133      	cbz	r3, 800683e <USBD_StdEPReq+0x7e>
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8006830:	f001 fd22 	bl	8008278 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8006834:	2180      	movs	r1, #128	; 0x80
 8006836:	4630      	mov	r0, r6
 8006838:	f001 fd1e 	bl	8008278 <USBD_LL_StallEP>
 800683c:	e7d9      	b.n	80067f2 <USBD_StdEPReq+0x32>
          USBD_CtlError(pdev, req);
 800683e:	4629      	mov	r1, r5
 8006840:	f7ff fdab 	bl	800639a <USBD_CtlError>
 8006844:	e7d5      	b.n	80067f2 <USBD_StdEPReq+0x32>
        if (req->wValue == USB_FEATURE_EP_HALT)
 8006846:	886b      	ldrh	r3, [r5, #2]
 8006848:	b94b      	cbnz	r3, 800685e <USBD_StdEPReq+0x9e>
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800684a:	f1b1 0380 	subs.w	r3, r1, #128	; 0x80
 800684e:	bf18      	it	ne
 8006850:	2301      	movne	r3, #1
 8006852:	2900      	cmp	r1, #0
 8006854:	bf08      	it	eq
 8006856:	2300      	moveq	r3, #0
 8006858:	b10b      	cbz	r3, 800685e <USBD_StdEPReq+0x9e>
 800685a:	88eb      	ldrh	r3, [r5, #6]
 800685c:	b11b      	cbz	r3, 8006866 <USBD_StdEPReq+0xa6>
        (void)USBD_CtlSendStatus(pdev);
 800685e:	4630      	mov	r0, r6
 8006860:	f000 f8fe 	bl	8006a60 <USBD_CtlSendStatus>
        break;
 8006864:	e7c5      	b.n	80067f2 <USBD_StdEPReq+0x32>
            (void)USBD_LL_StallEP(pdev, ep_addr);
 8006866:	f001 fd07 	bl	8008278 <USBD_LL_StallEP>
 800686a:	e7f8      	b.n	800685e <USBD_StdEPReq+0x9e>
      switch (pdev->dev_state)
 800686c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8006870:	2b02      	cmp	r3, #2
 8006872:	d005      	beq.n	8006880 <USBD_StdEPReq+0xc0>
 8006874:	2b03      	cmp	r3, #3
 8006876:	d016      	beq.n	80068a6 <USBD_StdEPReq+0xe6>
        USBD_CtlError(pdev, req);
 8006878:	4629      	mov	r1, r5
 800687a:	f7ff fd8e 	bl	800639a <USBD_CtlError>
        break;
 800687e:	e7b8      	b.n	80067f2 <USBD_StdEPReq+0x32>
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006880:	f1b1 0380 	subs.w	r3, r1, #128	; 0x80
 8006884:	bf18      	it	ne
 8006886:	2301      	movne	r3, #1
 8006888:	2900      	cmp	r1, #0
 800688a:	bf08      	it	eq
 800688c:	2300      	moveq	r3, #0
 800688e:	b133      	cbz	r3, 800689e <USBD_StdEPReq+0xde>
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8006890:	f001 fcf2 	bl	8008278 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8006894:	2180      	movs	r1, #128	; 0x80
 8006896:	4630      	mov	r0, r6
 8006898:	f001 fcee 	bl	8008278 <USBD_LL_StallEP>
 800689c:	e7a9      	b.n	80067f2 <USBD_StdEPReq+0x32>
          USBD_CtlError(pdev, req);
 800689e:	4629      	mov	r1, r5
 80068a0:	f7ff fd7b 	bl	800639a <USBD_CtlError>
 80068a4:	e7a5      	b.n	80067f2 <USBD_StdEPReq+0x32>
        if (req->wValue == USB_FEATURE_EP_HALT)
 80068a6:	886b      	ldrh	r3, [r5, #2]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d1a2      	bne.n	80067f2 <USBD_StdEPReq+0x32>
          if ((ep_addr & 0x7FU) != 0x00U)
 80068ac:	f011 0f7f 	tst.w	r1, #127	; 0x7f
 80068b0:	d109      	bne.n	80068c6 <USBD_StdEPReq+0x106>
          (void)USBD_CtlSendStatus(pdev);
 80068b2:	4630      	mov	r0, r6
 80068b4:	f000 f8d4 	bl	8006a60 <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80068b8:	f8d6 32b8 	ldr.w	r3, [r6, #696]	; 0x2b8
 80068bc:	689b      	ldr	r3, [r3, #8]
 80068be:	4629      	mov	r1, r5
 80068c0:	4630      	mov	r0, r6
 80068c2:	4798      	blx	r3
 80068c4:	e795      	b.n	80067f2 <USBD_StdEPReq+0x32>
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80068c6:	f001 fcdf 	bl	8008288 <USBD_LL_ClearStallEP>
 80068ca:	e7f2      	b.n	80068b2 <USBD_StdEPReq+0xf2>
      switch (pdev->dev_state)
 80068cc:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 80068d0:	2a02      	cmp	r2, #2
 80068d2:	d006      	beq.n	80068e2 <USBD_StdEPReq+0x122>
 80068d4:	2a03      	cmp	r2, #3
 80068d6:	d02e      	beq.n	8006936 <USBD_StdEPReq+0x176>
        USBD_CtlError(pdev, req);
 80068d8:	4629      	mov	r1, r5
 80068da:	f7ff fd5e 	bl	800639a <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80068de:	463c      	mov	r4, r7
        break;
 80068e0:	e787      	b.n	80067f2 <USBD_StdEPReq+0x32>
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80068e2:	f1b1 0280 	subs.w	r2, r1, #128	; 0x80
 80068e6:	bf18      	it	ne
 80068e8:	2201      	movne	r2, #1
 80068ea:	2900      	cmp	r1, #0
 80068ec:	bf08      	it	eq
 80068ee:	2200      	moveq	r2, #0
 80068f0:	b99a      	cbnz	r2, 800691a <USBD_StdEPReq+0x15a>
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80068f2:	f013 0f80 	tst.w	r3, #128	; 0x80
 80068f6:	d115      	bne.n	8006924 <USBD_StdEPReq+0x164>
              &pdev->ep_out[ep_addr & 0x7FU];
 80068f8:	f001 017f 	and.w	r1, r1, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80068fc:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8006900:	0089      	lsls	r1, r1, #2
 8006902:	f501 71a8 	add.w	r1, r1, #336	; 0x150
 8006906:	4401      	add	r1, r0
 8006908:	3104      	adds	r1, #4
        pep->status = 0x0000U;
 800690a:	2300      	movs	r3, #0
 800690c:	600b      	str	r3, [r1, #0]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800690e:	2202      	movs	r2, #2
 8006910:	4630      	mov	r0, r6
 8006912:	f000 f879 	bl	8006a08 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8006916:	463c      	mov	r4, r7
        break;
 8006918:	e76b      	b.n	80067f2 <USBD_StdEPReq+0x32>
          USBD_CtlError(pdev, req);
 800691a:	4629      	mov	r1, r5
 800691c:	f7ff fd3d 	bl	800639a <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8006920:	463c      	mov	r4, r7
          break;
 8006922:	e766      	b.n	80067f2 <USBD_StdEPReq+0x32>
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006924:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8006928:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800692c:	0089      	lsls	r1, r1, #2
 800692e:	3110      	adds	r1, #16
 8006930:	4401      	add	r1, r0
 8006932:	3104      	adds	r1, #4
 8006934:	e7e9      	b.n	800690a <USBD_StdEPReq+0x14a>
        if ((ep_addr & 0x80U) == 0x80U)
 8006936:	b25b      	sxtb	r3, r3
 8006938:	2b00      	cmp	r3, #0
 800693a:	db24      	blt.n	8006986 <USBD_StdEPReq+0x1c6>
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800693c:	f001 020f 	and.w	r2, r1, #15
 8006940:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8006944:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8006948:	f8b2 2164 	ldrh.w	r2, [r2, #356]	; 0x164
 800694c:	b34a      	cbz	r2, 80069a2 <USBD_StdEPReq+0x1e2>
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800694e:	2b00      	cmp	r3, #0
 8006950:	db2c      	blt.n	80069ac <USBD_StdEPReq+0x1ec>
              &pdev->ep_out[ep_addr & 0x7FU];
 8006952:	f001 037f 	and.w	r3, r1, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006956:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800695a:	009c      	lsls	r4, r3, #2
 800695c:	f504 74a8 	add.w	r4, r4, #336	; 0x150
 8006960:	4434      	add	r4, r6
 8006962:	3404      	adds	r4, #4
          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006964:	2980      	cmp	r1, #128	; 0x80
 8006966:	bf14      	ite	ne
 8006968:	2300      	movne	r3, #0
 800696a:	2301      	moveq	r3, #1
 800696c:	2900      	cmp	r1, #0
 800696e:	bf08      	it	eq
 8006970:	2301      	moveq	r3, #1
 8006972:	b323      	cbz	r3, 80069be <USBD_StdEPReq+0x1fe>
            pep->status = 0x0000U;
 8006974:	2300      	movs	r3, #0
 8006976:	6023      	str	r3, [r4, #0]
          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006978:	2202      	movs	r2, #2
 800697a:	4621      	mov	r1, r4
 800697c:	4630      	mov	r0, r6
 800697e:	f000 f843 	bl	8006a08 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8006982:	463c      	mov	r4, r7
          break;
 8006984:	e735      	b.n	80067f2 <USBD_StdEPReq+0x32>
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006986:	f001 020f 	and.w	r2, r1, #15
 800698a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800698e:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8006992:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8006994:	2a00      	cmp	r2, #0
 8006996:	d1da      	bne.n	800694e <USBD_StdEPReq+0x18e>
            USBD_CtlError(pdev, req);
 8006998:	4629      	mov	r1, r5
 800699a:	f7ff fcfe 	bl	800639a <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800699e:	463c      	mov	r4, r7
            break;
 80069a0:	e727      	b.n	80067f2 <USBD_StdEPReq+0x32>
            USBD_CtlError(pdev, req);
 80069a2:	4629      	mov	r1, r5
 80069a4:	f7ff fcf9 	bl	800639a <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80069a8:	463c      	mov	r4, r7
            break;
 80069aa:	e722      	b.n	80067f2 <USBD_StdEPReq+0x32>
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80069ac:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 80069b0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80069b4:	009c      	lsls	r4, r3, #2
 80069b6:	3410      	adds	r4, #16
 80069b8:	4434      	add	r4, r6
 80069ba:	3404      	adds	r4, #4
 80069bc:	e7d2      	b.n	8006964 <USBD_StdEPReq+0x1a4>
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80069be:	4630      	mov	r0, r6
 80069c0:	f001 fc18 	bl	80081f4 <USBD_LL_IsStallEP>
 80069c4:	b110      	cbz	r0, 80069cc <USBD_StdEPReq+0x20c>
            pep->status = 0x0001U;
 80069c6:	2301      	movs	r3, #1
 80069c8:	6023      	str	r3, [r4, #0]
 80069ca:	e7d5      	b.n	8006978 <USBD_StdEPReq+0x1b8>
            pep->status = 0x0000U;
 80069cc:	2300      	movs	r3, #0
 80069ce:	6023      	str	r3, [r4, #0]
 80069d0:	e7d2      	b.n	8006978 <USBD_StdEPReq+0x1b8>

080069d2 <USBD_GetString>:
  if (desc == NULL)
 80069d2:	b1c0      	cbz	r0, 8006a06 <USBD_GetString+0x34>
{
 80069d4:	b570      	push	{r4, r5, r6, lr}
 80069d6:	460d      	mov	r5, r1
 80069d8:	4616      	mov	r6, r2
 80069da:	4604      	mov	r4, r0
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80069dc:	f7ff fcb6 	bl	800634c <USBD_GetLen>
 80069e0:	3001      	adds	r0, #1
 80069e2:	0040      	lsls	r0, r0, #1
 80069e4:	8030      	strh	r0, [r6, #0]
  unicode[idx] = *(uint8_t *)len;
 80069e6:	7028      	strb	r0, [r5, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80069e8:	2303      	movs	r3, #3
 80069ea:	706b      	strb	r3, [r5, #1]
  idx++;
 80069ec:	2302      	movs	r3, #2
  while (*pdesc != (uint8_t)'\0')
 80069ee:	7822      	ldrb	r2, [r4, #0]
 80069f0:	b142      	cbz	r2, 8006a04 <USBD_GetString+0x32>
    unicode[idx] = *pdesc;
 80069f2:	54ea      	strb	r2, [r5, r3]
    pdesc++;
 80069f4:	3401      	adds	r4, #1
    idx++;
 80069f6:	1c5a      	adds	r2, r3, #1
 80069f8:	b2d2      	uxtb	r2, r2
    unicode[idx] = 0U;
 80069fa:	2100      	movs	r1, #0
 80069fc:	54a9      	strb	r1, [r5, r2]
    idx++;
 80069fe:	3302      	adds	r3, #2
 8006a00:	b2db      	uxtb	r3, r3
 8006a02:	e7f4      	b.n	80069ee <USBD_GetString+0x1c>
}
 8006a04:	bd70      	pop	{r4, r5, r6, pc}
 8006a06:	4770      	bx	lr

08006a08 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8006a08:	b510      	push	{r4, lr}
 8006a0a:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8006a0c:	2202      	movs	r2, #2
 8006a0e:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8006a12:	6183      	str	r3, [r0, #24]
  pdev->ep_in[0].rem_length = len;
 8006a14:	61c3      	str	r3, [r0, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006a16:	460a      	mov	r2, r1
 8006a18:	2100      	movs	r1, #0
 8006a1a:	f001 fc45 	bl	80082a8 <USBD_LL_Transmit>

  return USBD_OK;
}
 8006a1e:	2000      	movs	r0, #0
 8006a20:	bd10      	pop	{r4, pc}

08006a22 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8006a22:	b508      	push	{r3, lr}
 8006a24:	4613      	mov	r3, r2
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006a26:	460a      	mov	r2, r1
 8006a28:	2100      	movs	r1, #0
 8006a2a:	f001 fc3d 	bl	80082a8 <USBD_LL_Transmit>

  return USBD_OK;
}
 8006a2e:	2000      	movs	r0, #0
 8006a30:	bd08      	pop	{r3, pc}

08006a32 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8006a32:	b510      	push	{r4, lr}
 8006a34:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8006a36:	2203      	movs	r2, #3
 8006a38:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8006a3c:	f8c0 3158 	str.w	r3, [r0, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 8006a40:	f8c0 315c 	str.w	r3, [r0, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006a44:	460a      	mov	r2, r1
 8006a46:	2100      	movs	r1, #0
 8006a48:	f001 fc36 	bl	80082b8 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8006a4c:	2000      	movs	r0, #0
 8006a4e:	bd10      	pop	{r4, pc}

08006a50 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8006a50:	b508      	push	{r3, lr}
 8006a52:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006a54:	460a      	mov	r2, r1
 8006a56:	2100      	movs	r1, #0
 8006a58:	f001 fc2e 	bl	80082b8 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8006a5c:	2000      	movs	r0, #0
 8006a5e:	bd08      	pop	{r3, pc}

08006a60 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8006a60:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8006a62:	2304      	movs	r3, #4
 8006a64:	f8c0 3294 	str.w	r3, [r0, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8006a68:	2300      	movs	r3, #0
 8006a6a:	461a      	mov	r2, r3
 8006a6c:	4619      	mov	r1, r3
 8006a6e:	f001 fc1b 	bl	80082a8 <USBD_LL_Transmit>

  return USBD_OK;
}
 8006a72:	2000      	movs	r0, #0
 8006a74:	bd08      	pop	{r3, pc}

08006a76 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8006a76:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8006a78:	2305      	movs	r3, #5
 8006a7a:	f8c0 3294 	str.w	r3, [r0, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006a7e:	2300      	movs	r3, #0
 8006a80:	461a      	mov	r2, r3
 8006a82:	4619      	mov	r1, r3
 8006a84:	f001 fc18 	bl	80082b8 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8006a88:	2000      	movs	r0, #0
 8006a8a:	bd08      	pop	{r3, pc}

08006a8c <AFDCAN_CalcultateRamBlockAddresses>:
#define AFDCAN_MESSAGE_RAM_END_ADDRESS (SRAMCAN_BASE + AFDCAN_MESSAGE_RAM_SIZE - 0x4U) /* The Message RAM has a width of 4 Bytes */

// Functions
#ifdef __cplusplus
static HAL_StatusTypeDef AFDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8006a8c:	b430      	push	{r4, r5}
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8006a8e:	6b44      	ldr	r4, [r0, #52]	; 0x34

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8006a90:	6802      	ldr	r2, [r0, #0]
 8006a92:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
 8006a96:	4b70      	ldr	r3, [pc, #448]	; (8006c58 <AFDCAN_CalcultateRamBlockAddresses+0x1cc>)
 8006a98:	4019      	ands	r1, r3
 8006a9a:	ea41 0184 	orr.w	r1, r1, r4, lsl #2
 8006a9e:	f8c2 1084 	str.w	r1, [r2, #132]	; 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8006aa2:	6802      	ldr	r2, [r0, #0]
 8006aa4:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
 8006aa8:	f421 017f 	bic.w	r1, r1, #16711680	; 0xff0000
 8006aac:	6b85      	ldr	r5, [r0, #56]	; 0x38
 8006aae:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8006ab2:	f8c2 1084 	str.w	r1, [r2, #132]	; 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8006ab6:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8006ab8:	4422      	add	r2, r4
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8006aba:	6804      	ldr	r4, [r0, #0]
 8006abc:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 8006ac0:	4019      	ands	r1, r3
 8006ac2:	ea41 0182 	orr.w	r1, r1, r2, lsl #2
 8006ac6:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8006aca:	6804      	ldr	r4, [r0, #0]
 8006acc:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 8006ad0:	f421 01fe 	bic.w	r1, r1, #8323072	; 0x7f0000
 8006ad4:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 8006ad6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8006ada:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8006ade:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8006ae0:	eb02 0241 	add.w	r2, r2, r1, lsl #1
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8006ae4:	6804      	ldr	r4, [r0, #0]
 8006ae6:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 8006aea:	4019      	ands	r1, r3
 8006aec:	ea41 0182 	orr.w	r1, r1, r2, lsl #2
 8006af0:	f8c4 10a0 	str.w	r1, [r4, #160]	; 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8006af4:	6804      	ldr	r4, [r0, #0]
 8006af6:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 8006afa:	f421 01fe 	bic.w	r1, r1, #8323072	; 0x7f0000
 8006afe:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8006b00:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8006b04:	f8c4 10a0 	str.w	r1, [r4, #160]	; 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8006b08:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8006b0a:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8006b0c:	fb01 2404 	mla	r4, r1, r4, r2
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8006b10:	6802      	ldr	r2, [r0, #0]
 8006b12:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 8006b16:	4019      	ands	r1, r3
 8006b18:	ea41 0184 	orr.w	r1, r1, r4, lsl #2
 8006b1c:	f8c2 10b0 	str.w	r1, [r2, #176]	; 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8006b20:	6802      	ldr	r2, [r0, #0]
 8006b22:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 8006b26:	f421 01fe 	bic.w	r1, r1, #8323072	; 0x7f0000
 8006b2a:	6c85      	ldr	r5, [r0, #72]	; 0x48
 8006b2c:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8006b30:	f8c2 10b0 	str.w	r1, [r2, #176]	; 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8006b34:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8006b36:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8006b38:	fb01 4402 	mla	r4, r1, r2, r4
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8006b3c:	6802      	ldr	r2, [r0, #0]
 8006b3e:	f8d2 10ac 	ldr.w	r1, [r2, #172]	; 0xac
 8006b42:	4019      	ands	r1, r3
 8006b44:	ea41 0184 	orr.w	r1, r1, r4, lsl #2
 8006b48:	f8c2 10ac 	str.w	r1, [r2, #172]	; 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8006b4c:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8006b4e:	6d41      	ldr	r1, [r0, #84]	; 0x54
 8006b50:	fb01 4202 	mla	r2, r1, r2, r4
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8006b54:	6804      	ldr	r4, [r0, #0]
 8006b56:	f8d4 10f0 	ldr.w	r1, [r4, #240]	; 0xf0
 8006b5a:	4019      	ands	r1, r3
 8006b5c:	ea41 0182 	orr.w	r1, r1, r2, lsl #2
 8006b60:	f8c4 10f0 	str.w	r1, [r4, #240]	; 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8006b64:	6804      	ldr	r4, [r0, #0]
 8006b66:	f8d4 10f0 	ldr.w	r1, [r4, #240]	; 0xf0
 8006b6a:	f421 117c 	bic.w	r1, r1, #4128768	; 0x3f0000
 8006b6e:	6d85      	ldr	r5, [r0, #88]	; 0x58
 8006b70:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8006b74:	f8c4 10f0 	str.w	r1, [r4, #240]	; 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8006b78:	6d81      	ldr	r1, [r0, #88]	; 0x58
 8006b7a:	eb02 0241 	add.w	r2, r2, r1, lsl #1
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8006b7e:	6804      	ldr	r4, [r0, #0]
 8006b80:	f8d4 10c0 	ldr.w	r1, [r4, #192]	; 0xc0
 8006b84:	400b      	ands	r3, r1
 8006b86:	ea43 0282 	orr.w	r2, r3, r2, lsl #2
 8006b8a:	f8c4 20c0 	str.w	r2, [r4, #192]	; 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8006b8e:	6802      	ldr	r2, [r0, #0]
 8006b90:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8006b94:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8006b98:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
 8006b9a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8006b9e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8006ba2:	6802      	ldr	r2, [r0, #0]
 8006ba4:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8006ba8:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8006bac:	6e01      	ldr	r1, [r0, #96]	; 0x60
 8006bae:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8006bb2:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8006bb6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006bb8:	4a28      	ldr	r2, [pc, #160]	; (8006c5c <AFDCAN_CalcultateRamBlockAddresses+0x1d0>)
 8006bba:	441a      	add	r2, r3
 8006bbc:	0092      	lsls	r2, r2, #2
 8006bbe:	66c2      	str	r2, [r0, #108]	; 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8006bc0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8006bc2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006bc6:	6703      	str	r3, [r0, #112]	; 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8006bc8:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8006bca:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8006bce:	6743      	str	r3, [r0, #116]	; 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8006bd0:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8006bd2:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8006bd4:	fb01 f104 	mul.w	r1, r1, r4
 8006bd8:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8006bdc:	6783      	str	r3, [r0, #120]	; 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8006bde:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8006be0:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8006be2:	fb01 f104 	mul.w	r1, r1, r4
 8006be6:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8006bea:	67c3      	str	r3, [r0, #124]	; 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8006bec:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8006bee:	6d41      	ldr	r1, [r0, #84]	; 0x54
 8006bf0:	fb01 f104 	mul.w	r1, r1, r4
 8006bf4:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8006bf8:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8006bfc:	6d81      	ldr	r1, [r0, #88]	; 0x58
 8006bfe:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8006c02:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8006c06:	6dc4      	ldr	r4, [r0, #92]	; 0x5c
 8006c08:	6e85      	ldr	r5, [r0, #104]	; 0x68
 8006c0a:	fb05 f404 	mul.w	r4, r5, r4
 8006c0e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8006c12:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8006c16:	6e01      	ldr	r1, [r0, #96]	; 0x60
 8006c18:	fb01 f105 	mul.w	r1, r1, r5
 8006c1c:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8006c20:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90

  if (hfdcan->msgRam.EndAddress > AFDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8006c24:	490e      	ldr	r1, [pc, #56]	; (8006c60 <AFDCAN_CalcultateRamBlockAddresses+0x1d4>)
 8006c26:	428b      	cmp	r3, r1
 8006c28:	d807      	bhi.n	8006c3a <AFDCAN_CalcultateRamBlockAddresses+0x1ae>
    return HAL_ERROR;
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8006c2a:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	d90e      	bls.n	8006c50 <AFDCAN_CalcultateRamBlockAddresses+0x1c4>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8006c32:	2300      	movs	r3, #0
 8006c34:	f842 3b04 	str.w	r3, [r2], #4
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8006c38:	e7f7      	b.n	8006c2a <AFDCAN_CalcultateRamBlockAddresses+0x19e>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8006c3a:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
 8006c3e:	f043 0320 	orr.w	r3, r3, #32
 8006c42:	f8c0 309c 	str.w	r3, [r0, #156]	; 0x9c
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006c46:	2303      	movs	r3, #3
 8006c48:	f880 3098 	strb.w	r3, [r0, #152]	; 0x98
    return HAL_ERROR;
 8006c4c:	2001      	movs	r0, #1
 8006c4e:	e000      	b.n	8006c52 <AFDCAN_CalcultateRamBlockAddresses+0x1c6>
    }
  }

  /* Return function status */
  return HAL_OK;
 8006c50:	2000      	movs	r0, #0
}
 8006c52:	bc30      	pop	{r4, r5}
 8006c54:	4770      	bx	lr
 8006c56:	bf00      	nop
 8006c58:	ffff0003 	.word	0xffff0003
 8006c5c:	10002b00 	.word	0x10002b00
 8006c60:	4000d3fc 	.word	0x4000d3fc

08006c64 <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef>:
	// Destructor
	~AGpio(void) {;};
};

void AGpio::Init(GPIO_TypeDef *GPIOx, AGPIO_InitTypeDef *GPIO_Init)
{
 8006c64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c66:	b083      	sub	sp, #12
	uint32_t position = 0x00U;
 8006c68:	2300      	movs	r3, #0
 8006c6a:	e03a      	b.n	8006ce2 <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0x7e>
	          /* Enable SYSCFG Clock */
	          __HAL_RCC_SYSCFG_CLK_ENABLE();

	          temp = SYSCFG->EXTICR[position >> 2U];
	          temp &= ~(0x0FUL << (4U * (position & 0x03U)));
	          temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006c6c:	2009      	movs	r0, #9
 8006c6e:	e000      	b.n	8006c72 <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0xe>
 8006c70:	2000      	movs	r0, #0
 8006c72:	40b0      	lsls	r0, r6
 8006c74:	4338      	orrs	r0, r7
	          SYSCFG->EXTICR[position >> 2U] = temp;
 8006c76:	3502      	adds	r5, #2
 8006c78:	4e6f      	ldr	r6, [pc, #444]	; (8006e38 <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0x1d4>)
 8006c7a:	f846 0025 	str.w	r0, [r6, r5, lsl #2]

	          /* Clear EXTI line configuration */
	          temp = EXTI_CurrentCPU->IMR1;
 8006c7e:	486f      	ldr	r0, [pc, #444]	; (8006e3c <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0x1d8>)
 8006c80:	6805      	ldr	r5, [r0, #0]
	          temp &= ~(iocurrent);
 8006c82:	43e0      	mvns	r0, r4
 8006c84:	ea25 0604 	bic.w	r6, r5, r4
	          if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006c88:	6857      	ldr	r7, [r2, #4]
 8006c8a:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8006c8e:	d001      	beq.n	8006c94 <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0x30>
	          {
	            temp |= iocurrent;
 8006c90:	ea44 0605 	orr.w	r6, r4, r5
	          }
	          EXTI_CurrentCPU->IMR1 = temp;
 8006c94:	4d69      	ldr	r5, [pc, #420]	; (8006e3c <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0x1d8>)
 8006c96:	602e      	str	r6, [r5, #0]

	          temp = EXTI_CurrentCPU->EMR1;
 8006c98:	686e      	ldr	r6, [r5, #4]
	          temp &= ~(iocurrent);
 8006c9a:	ea00 0506 	and.w	r5, r0, r6
	          if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006c9e:	6857      	ldr	r7, [r2, #4]
 8006ca0:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8006ca4:	d001      	beq.n	8006caa <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0x46>
	          {
	            temp |= iocurrent;
 8006ca6:	ea44 0506 	orr.w	r5, r4, r6
	          }
	          EXTI_CurrentCPU->EMR1 = temp;
 8006caa:	4e64      	ldr	r6, [pc, #400]	; (8006e3c <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0x1d8>)
 8006cac:	6075      	str	r5, [r6, #4]

	          /* Clear Rising Falling edge configuration */
	          temp = EXTI->RTSR1;
 8006cae:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
 8006cb2:	682d      	ldr	r5, [r5, #0]
	          temp &= ~(iocurrent);
 8006cb4:	ea00 0605 	and.w	r6, r0, r5
	          if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006cb8:	6857      	ldr	r7, [r2, #4]
 8006cba:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8006cbe:	d001      	beq.n	8006cc4 <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0x60>
	          {
	            temp |= iocurrent;
 8006cc0:	ea44 0605 	orr.w	r6, r4, r5
	          }
	          EXTI->RTSR1 = temp;
 8006cc4:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
 8006cc8:	602e      	str	r6, [r5, #0]

	          temp = EXTI->FTSR1;
 8006cca:	686d      	ldr	r5, [r5, #4]
	          temp &= ~(iocurrent);
 8006ccc:	4028      	ands	r0, r5
	          if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006cce:	6856      	ldr	r6, [r2, #4]
 8006cd0:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8006cd4:	d001      	beq.n	8006cda <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0x76>
	          {
	            temp |= iocurrent;
 8006cd6:	ea44 0005 	orr.w	r0, r4, r5
	          }
	          EXTI->FTSR1 = temp;
 8006cda:	f04f 44b0 	mov.w	r4, #1476395008	; 0x58000000
 8006cde:	6060      	str	r0, [r4, #4]
	        }
	    }

	    position++;
 8006ce0:	3301      	adds	r3, #1
	while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006ce2:	6814      	ldr	r4, [r2, #0]
 8006ce4:	fa34 f003 	lsrs.w	r0, r4, r3
 8006ce8:	f000 80a3 	beq.w	8006e32 <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0x1ce>
	    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006cec:	2001      	movs	r0, #1
 8006cee:	4098      	lsls	r0, r3
	    if (iocurrent != 0x00U)
 8006cf0:	4004      	ands	r4, r0
 8006cf2:	d0f5      	beq.n	8006ce0 <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0x7c>
	        if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006cf4:	6855      	ldr	r5, [r2, #4]
 8006cf6:	1e6e      	subs	r6, r5, #1
 8006cf8:	2d11      	cmp	r5, #17
 8006cfa:	bf18      	it	ne
 8006cfc:	2e01      	cmpne	r6, #1
 8006cfe:	d901      	bls.n	8006d04 <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0xa0>
	            (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006d00:	2d12      	cmp	r5, #18
 8006d02:	d112      	bne.n	8006d2a <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0xc6>
	          temp = GPIOx->OSPEEDR;
 8006d04:	688e      	ldr	r6, [r1, #8]
	          temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006d06:	005f      	lsls	r7, r3, #1
 8006d08:	2503      	movs	r5, #3
 8006d0a:	40bd      	lsls	r5, r7
 8006d0c:	ea26 0605 	bic.w	r6, r6, r5
	          temp |= (GPIO_Init->Speed << (position * 2U));
 8006d10:	68d5      	ldr	r5, [r2, #12]
 8006d12:	40bd      	lsls	r5, r7
 8006d14:	4335      	orrs	r5, r6
	          GPIOx->OSPEEDR = temp;
 8006d16:	608d      	str	r5, [r1, #8]
	          temp = GPIOx->OTYPER;
 8006d18:	684e      	ldr	r6, [r1, #4]
	          temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006d1a:	ea26 0600 	bic.w	r6, r6, r0
	          temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006d1e:	6855      	ldr	r5, [r2, #4]
 8006d20:	f3c5 1000 	ubfx	r0, r5, #4, #1
 8006d24:	4098      	lsls	r0, r3
 8006d26:	4330      	orrs	r0, r6
	          GPIOx->OTYPER = temp;
 8006d28:	6048      	str	r0, [r1, #4]
	        temp = GPIOx->PUPDR;
 8006d2a:	68cf      	ldr	r7, [r1, #12]
	        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006d2c:	005e      	lsls	r6, r3, #1
 8006d2e:	2503      	movs	r5, #3
 8006d30:	40b5      	lsls	r5, r6
 8006d32:	43e8      	mvns	r0, r5
 8006d34:	ea27 0705 	bic.w	r7, r7, r5
	        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006d38:	6895      	ldr	r5, [r2, #8]
 8006d3a:	40b5      	lsls	r5, r6
 8006d3c:	433d      	orrs	r5, r7
	        GPIOx->PUPDR = temp;
 8006d3e:	60cd      	str	r5, [r1, #12]
	        if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006d40:	6855      	ldr	r5, [r2, #4]
 8006d42:	2d12      	cmp	r5, #18
 8006d44:	bf18      	it	ne
 8006d46:	2d02      	cmpne	r5, #2
 8006d48:	d113      	bne.n	8006d72 <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0x10e>
	          temp = GPIOx->AFR[position >> 3U];
 8006d4a:	08df      	lsrs	r7, r3, #3
 8006d4c:	3708      	adds	r7, #8
 8006d4e:	f851 e027 	ldr.w	lr, [r1, r7, lsl #2]
	          temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006d52:	f003 0507 	and.w	r5, r3, #7
 8006d56:	ea4f 0c85 	mov.w	ip, r5, lsl #2
 8006d5a:	250f      	movs	r5, #15
 8006d5c:	fa05 f50c 	lsl.w	r5, r5, ip
 8006d60:	ea2e 0e05 	bic.w	lr, lr, r5
	          temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006d64:	6915      	ldr	r5, [r2, #16]
 8006d66:	fa05 f50c 	lsl.w	r5, r5, ip
 8006d6a:	ea45 050e 	orr.w	r5, r5, lr
	          GPIOx->AFR[position >> 3U] = temp;
 8006d6e:	f841 5027 	str.w	r5, [r1, r7, lsl #2]
	        temp = GPIOx->MODER;
 8006d72:	680d      	ldr	r5, [r1, #0]
	        temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006d74:	4005      	ands	r5, r0
	        temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006d76:	6850      	ldr	r0, [r2, #4]
 8006d78:	f000 0003 	and.w	r0, r0, #3
 8006d7c:	40b0      	lsls	r0, r6
 8006d7e:	4328      	orrs	r0, r5
	        GPIOx->MODER = temp;
 8006d80:	6008      	str	r0, [r1, #0]
	        if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006d82:	6850      	ldr	r0, [r2, #4]
 8006d84:	f010 5f80 	tst.w	r0, #268435456	; 0x10000000
 8006d88:	d0aa      	beq.n	8006ce0 <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0x7c>
	          __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006d8a:	482d      	ldr	r0, [pc, #180]	; (8006e40 <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0x1dc>)
 8006d8c:	f8d0 50f4 	ldr.w	r5, [r0, #244]	; 0xf4
 8006d90:	f045 0502 	orr.w	r5, r5, #2
 8006d94:	f8c0 50f4 	str.w	r5, [r0, #244]	; 0xf4
 8006d98:	f8d0 00f4 	ldr.w	r0, [r0, #244]	; 0xf4
 8006d9c:	f000 0002 	and.w	r0, r0, #2
 8006da0:	9001      	str	r0, [sp, #4]
 8006da2:	9801      	ldr	r0, [sp, #4]
	          temp = SYSCFG->EXTICR[position >> 2U];
 8006da4:	089d      	lsrs	r5, r3, #2
 8006da6:	1cae      	adds	r6, r5, #2
 8006da8:	4823      	ldr	r0, [pc, #140]	; (8006e38 <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0x1d4>)
 8006daa:	f850 7026 	ldr.w	r7, [r0, r6, lsl #2]
	          temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006dae:	f003 0003 	and.w	r0, r3, #3
 8006db2:	0086      	lsls	r6, r0, #2
 8006db4:	200f      	movs	r0, #15
 8006db6:	40b0      	lsls	r0, r6
 8006db8:	ea27 0700 	bic.w	r7, r7, r0
	          temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006dbc:	4821      	ldr	r0, [pc, #132]	; (8006e44 <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0x1e0>)
 8006dbe:	4281      	cmp	r1, r0
 8006dc0:	f43f af56 	beq.w	8006c70 <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0xc>
 8006dc4:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8006dc8:	4281      	cmp	r1, r0
 8006dca:	d022      	beq.n	8006e12 <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0x1ae>
 8006dcc:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8006dd0:	4281      	cmp	r1, r0
 8006dd2:	d020      	beq.n	8006e16 <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0x1b2>
 8006dd4:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8006dd8:	4281      	cmp	r1, r0
 8006dda:	d01e      	beq.n	8006e1a <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0x1b6>
 8006ddc:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8006de0:	4281      	cmp	r1, r0
 8006de2:	d01c      	beq.n	8006e1e <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0x1ba>
 8006de4:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8006de8:	4281      	cmp	r1, r0
 8006dea:	d01a      	beq.n	8006e22 <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0x1be>
 8006dec:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8006df0:	4281      	cmp	r1, r0
 8006df2:	d018      	beq.n	8006e26 <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0x1c2>
 8006df4:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8006df8:	4281      	cmp	r1, r0
 8006dfa:	d016      	beq.n	8006e2a <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0x1c6>
 8006dfc:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8006e00:	4281      	cmp	r1, r0
 8006e02:	d014      	beq.n	8006e2e <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0x1ca>
 8006e04:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8006e08:	4281      	cmp	r1, r0
 8006e0a:	f43f af2f 	beq.w	8006c6c <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0x8>
 8006e0e:	200a      	movs	r0, #10
 8006e10:	e72f      	b.n	8006c72 <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0xe>
 8006e12:	2001      	movs	r0, #1
 8006e14:	e72d      	b.n	8006c72 <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0xe>
 8006e16:	2002      	movs	r0, #2
 8006e18:	e72b      	b.n	8006c72 <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0xe>
 8006e1a:	2003      	movs	r0, #3
 8006e1c:	e729      	b.n	8006c72 <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0xe>
 8006e1e:	2004      	movs	r0, #4
 8006e20:	e727      	b.n	8006c72 <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0xe>
 8006e22:	2005      	movs	r0, #5
 8006e24:	e725      	b.n	8006c72 <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0xe>
 8006e26:	2006      	movs	r0, #6
 8006e28:	e723      	b.n	8006c72 <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0xe>
 8006e2a:	2007      	movs	r0, #7
 8006e2c:	e721      	b.n	8006c72 <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0xe>
 8006e2e:	2008      	movs	r0, #8
 8006e30:	e71f      	b.n	8006c72 <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef+0xe>
	}
}
 8006e32:	b003      	add	sp, #12
 8006e34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e36:	bf00      	nop
 8006e38:	58000400 	.word	0x58000400
 8006e3c:	58000080 	.word	0x58000080
 8006e40:	58024400 	.word	0x58024400
 8006e44:	58020000 	.word	0x58020000

08006e48 <_ZN5AGpio8WritePinEP12GPIO_TypeDeft14AGPIO_PinState>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != AGPIO_PIN_RESET)
 8006e48:	b10b      	cbz	r3, 8006e4e <_ZN5AGpio8WritePinEP12GPIO_TypeDeft14AGPIO_PinState+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006e4a:	618a      	str	r2, [r1, #24]
 8006e4c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8006e4e:	0412      	lsls	r2, r2, #16
 8006e50:	618a      	str	r2, [r1, #24]
  }
}
 8006e52:	4770      	bx	lr

08006e54 <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef>:
	// Destructor
	~AFdCan(void) {;};
};

HAL_StatusTypeDef AFdCan::Init(FDCAN_HandleTypeDef *hfdcan)
{
 8006e54:	b530      	push	{r4, r5, lr}
 8006e56:	b095      	sub	sp, #84	; 0x54
 8006e58:	460c      	mov	r4, r1
	uint32_t tickstart;
	HAL_StatusTypeDef status;
	const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8006e5a:	224c      	movs	r2, #76	; 0x4c
 8006e5c:	49a0      	ldr	r1, [pc, #640]	; (80070e0 <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0x28c>)
 8006e5e:	a801      	add	r0, sp, #4
 8006e60:	f001 fb28 	bl	80084b4 <memcpy>

	/* Check FDCAN handle */
	if (hfdcan == NULL)
 8006e64:	2c00      	cmp	r4, #0
 8006e66:	f000 8138 	beq.w	80070da <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0x286>
	{
	return HAL_ERROR;
	}

	/* Check FDCAN instance */
	if (hfdcan->Instance == FDCAN1)
 8006e6a:	6823      	ldr	r3, [r4, #0]
 8006e6c:	4a9d      	ldr	r2, [pc, #628]	; (80070e4 <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0x290>)
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	d020      	beq.n	8006eb4 <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0x60>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8006e72:	f894 3098 	ldrb.w	r3, [r4, #152]	; 0x98
 8006e76:	b30b      	cbz	r3, 8006ebc <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0x68>
    HAL_FDCAN_MspInit(hfdcan);
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8006e78:	6822      	ldr	r2, [r4, #0]
 8006e7a:	6993      	ldr	r3, [r2, #24]
 8006e7c:	f023 0310 	bic.w	r3, r3, #16
 8006e80:	6193      	str	r3, [r2, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006e82:	f7f9 fc33 	bl	80006ec <HAL_GetTick>
 8006e86:	4605      	mov	r5, r0

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8006e88:	6823      	ldr	r3, [r4, #0]
 8006e8a:	699a      	ldr	r2, [r3, #24]
 8006e8c:	f012 0f08 	tst.w	r2, #8
 8006e90:	d01a      	beq.n	8006ec8 <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0x74>
  {
    if ((HAL_GetTick() - tickstart) > AFDCAN_TIMEOUT_VALUE)
 8006e92:	f7f9 fc2b 	bl	80006ec <HAL_GetTick>
 8006e96:	1b40      	subs	r0, r0, r5
 8006e98:	280a      	cmp	r0, #10
 8006e9a:	d9f5      	bls.n	8006e88 <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0x34>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8006e9c:	f8d4 309c 	ldr.w	r3, [r4, #156]	; 0x9c
 8006ea0:	f043 0301 	orr.w	r3, r3, #1
 8006ea4:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006ea8:	2303      	movs	r3, #3
 8006eaa:	f884 3098 	strb.w	r3, [r4, #152]	; 0x98

      return HAL_ERROR;
 8006eae:	2001      	movs	r0, #1
  /* Calculate each RAM block address */
  status = AFDCAN_CalcultateRamBlockAddresses(hfdcan);

  /* Return function status */
  return status;
}
 8006eb0:	b015      	add	sp, #84	; 0x54
 8006eb2:	bd30      	pop	{r4, r5, pc}
	hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8006eb4:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8006eb8:	6063      	str	r3, [r4, #4]
 8006eba:	e7da      	b.n	8006e72 <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0x1e>
    hfdcan->Lock = HAL_UNLOCKED;
 8006ebc:	f884 3099 	strb.w	r3, [r4, #153]	; 0x99
    HAL_FDCAN_MspInit(hfdcan);
 8006ec0:	4620      	mov	r0, r4
 8006ec2:	f000 fde3 	bl	8007a8c <HAL_FDCAN_MspInit>
 8006ec6:	e7d7      	b.n	8006e78 <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0x24>
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8006ec8:	699a      	ldr	r2, [r3, #24]
 8006eca:	f042 0201 	orr.w	r2, r2, #1
 8006ece:	619a      	str	r2, [r3, #24]
  tickstart = HAL_GetTick();
 8006ed0:	f7f9 fc0c 	bl	80006ec <HAL_GetTick>
 8006ed4:	4605      	mov	r5, r0
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8006ed6:	6823      	ldr	r3, [r4, #0]
 8006ed8:	699a      	ldr	r2, [r3, #24]
 8006eda:	f012 0f01 	tst.w	r2, #1
 8006ede:	d10f      	bne.n	8006f00 <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0xac>
    if ((HAL_GetTick() - tickstart) > AFDCAN_TIMEOUT_VALUE)
 8006ee0:	f7f9 fc04 	bl	80006ec <HAL_GetTick>
 8006ee4:	1b40      	subs	r0, r0, r5
 8006ee6:	280a      	cmp	r0, #10
 8006ee8:	d9f5      	bls.n	8006ed6 <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0x82>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8006eea:	f8d4 309c 	ldr.w	r3, [r4, #156]	; 0x9c
 8006eee:	f043 0301 	orr.w	r3, r3, #1
 8006ef2:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006ef6:	2303      	movs	r3, #3
 8006ef8:	f884 3098 	strb.w	r3, [r4, #152]	; 0x98
      return HAL_ERROR;
 8006efc:	2001      	movs	r0, #1
 8006efe:	e7d7      	b.n	8006eb0 <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0x5c>
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8006f00:	699a      	ldr	r2, [r3, #24]
 8006f02:	f042 0202 	orr.w	r2, r2, #2
 8006f06:	619a      	str	r2, [r3, #24]
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8006f08:	7c23      	ldrb	r3, [r4, #16]
 8006f0a:	2b01      	cmp	r3, #1
 8006f0c:	d040      	beq.n	8006f90 <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0x13c>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006f0e:	6822      	ldr	r2, [r4, #0]
 8006f10:	6993      	ldr	r3, [r2, #24]
 8006f12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f16:	6193      	str	r3, [r2, #24]
  if (hfdcan->Init.TransmitPause == ENABLE)
 8006f18:	7c63      	ldrb	r3, [r4, #17]
 8006f1a:	2b01      	cmp	r3, #1
 8006f1c:	d03e      	beq.n	8006f9c <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0x148>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006f1e:	6822      	ldr	r2, [r4, #0]
 8006f20:	6993      	ldr	r3, [r2, #24]
 8006f22:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006f26:	6193      	str	r3, [r2, #24]
  if (hfdcan->Init.ProtocolException == ENABLE)
 8006f28:	7ca3      	ldrb	r3, [r4, #18]
 8006f2a:	2b01      	cmp	r3, #1
 8006f2c:	d03c      	beq.n	8006fa8 <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0x154>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8006f2e:	6822      	ldr	r2, [r4, #0]
 8006f30:	6993      	ldr	r3, [r2, #24]
 8006f32:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006f36:	6193      	str	r3, [r2, #24]
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8006f38:	6822      	ldr	r2, [r4, #0]
 8006f3a:	6993      	ldr	r3, [r2, #24]
 8006f3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f40:	68a1      	ldr	r1, [r4, #8]
 8006f42:	430b      	orrs	r3, r1
 8006f44:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8006f46:	6822      	ldr	r2, [r4, #0]
 8006f48:	6993      	ldr	r3, [r2, #24]
 8006f4a:	f023 03a4 	bic.w	r3, r3, #164	; 0xa4
 8006f4e:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8006f50:	6822      	ldr	r2, [r4, #0]
 8006f52:	6913      	ldr	r3, [r2, #16]
 8006f54:	f023 0310 	bic.w	r3, r3, #16
 8006f58:	6113      	str	r3, [r2, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8006f5a:	68e3      	ldr	r3, [r4, #12]
 8006f5c:	2b01      	cmp	r3, #1
 8006f5e:	d029      	beq.n	8006fb4 <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0x160>
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d02c      	beq.n	8006fbe <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0x16a>
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8006f64:	2b02      	cmp	r3, #2
 8006f66:	f000 809b 	beq.w	80070a0 <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0x24c>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8006f6a:	6822      	ldr	r2, [r4, #0]
 8006f6c:	6993      	ldr	r3, [r2, #24]
 8006f6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f72:	6193      	str	r3, [r2, #24]
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8006f74:	6822      	ldr	r2, [r4, #0]
 8006f76:	6913      	ldr	r3, [r2, #16]
 8006f78:	f043 0310 	orr.w	r3, r3, #16
 8006f7c:	6113      	str	r3, [r2, #16]
      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8006f7e:	68e3      	ldr	r3, [r4, #12]
 8006f80:	2b03      	cmp	r3, #3
 8006f82:	d11c      	bne.n	8006fbe <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0x16a>
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006f84:	6822      	ldr	r2, [r4, #0]
 8006f86:	6993      	ldr	r3, [r2, #24]
 8006f88:	f043 0320 	orr.w	r3, r3, #32
 8006f8c:	6193      	str	r3, [r2, #24]
 8006f8e:	e016      	b.n	8006fbe <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0x16a>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006f90:	6822      	ldr	r2, [r4, #0]
 8006f92:	6993      	ldr	r3, [r2, #24]
 8006f94:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f98:	6193      	str	r3, [r2, #24]
 8006f9a:	e7bd      	b.n	8006f18 <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0xc4>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006f9c:	6822      	ldr	r2, [r4, #0]
 8006f9e:	6993      	ldr	r3, [r2, #24]
 8006fa0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006fa4:	6193      	str	r3, [r2, #24]
 8006fa6:	e7bf      	b.n	8006f28 <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0xd4>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8006fa8:	6822      	ldr	r2, [r4, #0]
 8006faa:	6993      	ldr	r3, [r2, #24]
 8006fac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006fb0:	6193      	str	r3, [r2, #24]
 8006fb2:	e7c1      	b.n	8006f38 <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0xe4>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8006fb4:	6822      	ldr	r2, [r4, #0]
 8006fb6:	6993      	ldr	r3, [r2, #24]
 8006fb8:	f043 0304 	orr.w	r3, r3, #4
 8006fbc:	6193      	str	r3, [r2, #24]
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006fbe:	69a3      	ldr	r3, [r4, #24]
 8006fc0:	1e5a      	subs	r2, r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006fc2:	69e3      	ldr	r3, [r4, #28]
 8006fc4:	3b01      	subs	r3, #1
 8006fc6:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006fc8:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006fcc:	6a22      	ldr	r2, [r4, #32]
 8006fce:	3a01      	subs	r2, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006fd0:	4313      	orrs	r3, r2
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8006fd2:	6962      	ldr	r2, [r4, #20]
 8006fd4:	3a01      	subs	r2, #1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006fd6:	6821      	ldr	r1, [r4, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006fd8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006fdc:	61cb      	str	r3, [r1, #28]
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8006fde:	68a3      	ldr	r3, [r4, #8]
 8006fe0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006fe4:	d062      	beq.n	80070ac <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0x258>
  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8006fe6:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8006fe8:	b133      	cbz	r3, 8006ff8 <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0x1a4>
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8006fea:	6822      	ldr	r2, [r4, #0]
 8006fec:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8006ff0:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8006ff2:	430b      	orrs	r3, r1
 8006ff4:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8006ff8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006ffa:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8006ffc:	42d3      	cmn	r3, r2
 8006ffe:	d00d      	beq.n	800701c <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0x1c8>
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8007000:	6821      	ldr	r1, [r4, #0]
 8007002:	f8d1 30c8 	ldr.w	r3, [r1, #200]	; 0xc8
 8007006:	f023 0307 	bic.w	r3, r3, #7
 800700a:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 800700c:	a814      	add	r0, sp, #80	; 0x50
 800700e:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8007012:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 8007016:	4313      	orrs	r3, r2
 8007018:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 800701c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800701e:	b16b      	cbz	r3, 800703c <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0x1e8>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS, (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
 8007020:	6821      	ldr	r1, [r4, #0]
 8007022:	f8d1 30bc 	ldr.w	r3, [r1, #188]	; 0xbc
 8007026:	f023 0307 	bic.w	r3, r3, #7
 800702a:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800702c:	a814      	add	r0, sp, #80	; 0x50
 800702e:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8007032:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 8007036:	4313      	orrs	r3, r2
 8007038:	f8c1 30bc 	str.w	r3, [r1, #188]	; 0xbc
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 800703c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800703e:	b173      	cbz	r3, 800705e <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0x20a>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS, (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
 8007040:	6821      	ldr	r1, [r4, #0]
 8007042:	f8d1 30bc 	ldr.w	r3, [r1, #188]	; 0xbc
 8007046:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800704a:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 800704c:	a814      	add	r0, sp, #80	; 0x50
 800704e:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8007052:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 8007056:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800705a:	f8c1 30bc 	str.w	r3, [r1, #188]	; 0xbc
  if (hfdcan->Init.RxBuffersNbr > 0U)
 800705e:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8007060:	b173      	cbz	r3, 8007080 <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0x22c>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS, (CvtEltSize[hfdcan->Init.RxBufferSize] << FDCAN_RXESC_RBDS_Pos));
 8007062:	6821      	ldr	r1, [r4, #0]
 8007064:	f8d1 30bc 	ldr.w	r3, [r1, #188]	; 0xbc
 8007068:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800706c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800706e:	a814      	add	r0, sp, #80	; 0x50
 8007070:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8007074:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 8007078:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800707c:	f8c1 30bc 	str.w	r3, [r1, #188]	; 0xbc
  if (hfdcan->Instance == FDCAN1)
 8007080:	6822      	ldr	r2, [r4, #0]
 8007082:	4b18      	ldr	r3, [pc, #96]	; (80070e4 <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0x290>)
 8007084:	429a      	cmp	r2, r3
 8007086:	d022      	beq.n	80070ce <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0x27a>
  hfdcan->LatestTxFifoQRequest = 0U;
 8007088:	2300      	movs	r3, #0
 800708a:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800708e:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8007092:	2301      	movs	r3, #1
 8007094:	f884 3098 	strb.w	r3, [r4, #152]	; 0x98
  status = AFDCAN_CalcultateRamBlockAddresses(hfdcan);
 8007098:	4620      	mov	r0, r4
 800709a:	f7ff fcf7 	bl	8006a8c <AFDCAN_CalcultateRamBlockAddresses>
  return status;
 800709e:	e707      	b.n	8006eb0 <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0x5c>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80070a0:	6822      	ldr	r2, [r4, #0]
 80070a2:	6993      	ldr	r3, [r2, #24]
 80070a4:	f043 0320 	orr.w	r3, r3, #32
 80070a8:	6193      	str	r3, [r2, #24]
 80070aa:	e788      	b.n	8006fbe <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0x16a>
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80070ac:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80070ae:	3b01      	subs	r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 80070b0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80070b2:	3a01      	subs	r2, #1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80070b4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 80070b8:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80070ba:	3a01      	subs	r2, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 80070bc:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80070c0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80070c2:	3a01      	subs	r2, #1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80070c4:	6821      	ldr	r1, [r4, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 80070c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80070ca:	60cb      	str	r3, [r1, #12]
 80070cc:	e78b      	b.n	8006fe6 <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0x192>
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 80070ce:	6862      	ldr	r2, [r4, #4]
 80070d0:	6893      	ldr	r3, [r2, #8]
 80070d2:	f023 0303 	bic.w	r3, r3, #3
 80070d6:	6093      	str	r3, [r2, #8]
 80070d8:	e7d6      	b.n	8007088 <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0x234>
	return HAL_ERROR;
 80070da:	2001      	movs	r0, #1
 80070dc:	e6e8      	b.n	8006eb0 <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef+0x5c>
 80070de:	bf00      	nop
 80070e0:	080094dc 	.word	0x080094dc
 80070e4:	4000a000 	.word	0x4000a000

080070e8 <_ZN11BusAnalizer12MX_GPIO_InitEv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void BusAnalizer::MX_GPIO_Init(void)
{
 80070e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070ec:	b08a      	sub	sp, #40	; 0x28
  AGPIO_InitTypeDef GPIO_InitStruct = {0};
 80070ee:	2400      	movs	r4, #0
 80070f0:	9405      	str	r4, [sp, #20]
 80070f2:	9406      	str	r4, [sp, #24]
 80070f4:	9407      	str	r4, [sp, #28]
 80070f6:	9408      	str	r4, [sp, #32]
 80070f8:	9409      	str	r4, [sp, #36]	; 0x24

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80070fa:	4b2c      	ldr	r3, [pc, #176]	; (80071ac <_ZN11BusAnalizer12MX_GPIO_InitEv+0xc4>)
 80070fc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8007100:	f042 0204 	orr.w	r2, r2, #4
 8007104:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8007108:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800710c:	f002 0204 	and.w	r2, r2, #4
 8007110:	9201      	str	r2, [sp, #4]
 8007112:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8007114:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8007118:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800711c:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8007120:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8007124:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8007128:	9202      	str	r2, [sp, #8]
 800712a:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800712c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8007130:	f042 0201 	orr.w	r2, r2, #1
 8007134:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8007138:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800713c:	f002 0201 	and.w	r2, r2, #1
 8007140:	9203      	str	r2, [sp, #12]
 8007142:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8007144:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8007148:	f042 0202 	orr.w	r2, r2, #2
 800714c:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8007150:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007154:	f003 0302 	and.w	r3, r3, #2
 8007158:	9304      	str	r3, [sp, #16]
 800715a:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  // HAL_GPIO_WritePin(GPIOA, FD1_STBM_Pin|FD2_STBM_Pin, GPIO_PIN_RESET);
  sAGpio.WritePin(GPIOA, FD1_STBM_Pin|FD2_STBM_Pin, AGPIO_PIN_RESET);
 800715c:	f8df 8058 	ldr.w	r8, [pc, #88]	; 80071b8 <_ZN11BusAnalizer12MX_GPIO_InitEv+0xd0>
 8007160:	4d13      	ldr	r5, [pc, #76]	; (80071b0 <_ZN11BusAnalizer12MX_GPIO_InitEv+0xc8>)
 8007162:	4623      	mov	r3, r4
 8007164:	2218      	movs	r2, #24
 8007166:	4641      	mov	r1, r8
 8007168:	4628      	mov	r0, r5
 800716a:	f7ff fe6d 	bl	8006e48 <_ZN5AGpio8WritePinEP12GPIO_TypeDeft14AGPIO_PinState>

  /*Configure GPIO pin Output Level */
  // HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
  sAGpio.WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1, AGPIO_PIN_RESET);
 800716e:	4e11      	ldr	r6, [pc, #68]	; (80071b4 <_ZN11BusAnalizer12MX_GPIO_InitEv+0xcc>)
 8007170:	4623      	mov	r3, r4
 8007172:	2203      	movs	r2, #3
 8007174:	4631      	mov	r1, r6
 8007176:	4628      	mov	r0, r5
 8007178:	f7ff fe66 	bl	8006e48 <_ZN5AGpio8WritePinEP12GPIO_TypeDeft14AGPIO_PinState>

  /*Configure GPIO pins : FD1_STBM_Pin FD2_STBM_Pin */
  GPIO_InitStruct.Pin = FD1_STBM_Pin|FD2_STBM_Pin;
 800717c:	2318      	movs	r3, #24
 800717e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007180:	2701      	movs	r7, #1
 8007182:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007184:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007186:	9408      	str	r4, [sp, #32]
  // HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  sAGpio.Init(GPIOA, &GPIO_InitStruct);
 8007188:	aa05      	add	r2, sp, #20
 800718a:	4641      	mov	r1, r8
 800718c:	4628      	mov	r0, r5
 800718e:	f7ff fd69 	bl	8006c64 <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8007192:	2303      	movs	r3, #3
 8007194:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007196:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007198:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800719a:	9408      	str	r4, [sp, #32]
  // HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  sAGpio.Init(GPIOB, &GPIO_InitStruct);
 800719c:	aa05      	add	r2, sp, #20
 800719e:	4631      	mov	r1, r6
 80071a0:	4628      	mov	r0, r5
 80071a2:	f7ff fd5f 	bl	8006c64 <_ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef>
}
 80071a6:	b00a      	add	sp, #40	; 0x28
 80071a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071ac:	58024400 	.word	0x58024400
 80071b0:	20000208 	.word	0x20000208
 80071b4:	58020400 	.word	0x58020400
 80071b8:	58020000 	.word	0x58020000

080071bc <_ZN11BusAnalizer13Error_HandlerEv>:
  */
void BusAnalizer::Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	if (ui8ErrorTransmisionCAN1 == 1)
 80071bc:	f890 20c8 	ldrb.w	r2, [r0, #200]	; 0xc8
 80071c0:	2a01      	cmp	r2, #1
 80071c2:	d000      	beq.n	80071c6 <_ZN11BusAnalizer13Error_HandlerEv+0xa>
	{
		ui32CounterTransmisionErrorCAN1++;
	}
	else
	{
      while(1);
 80071c4:	e7fe      	b.n	80071c4 <_ZN11BusAnalizer13Error_HandlerEv+0x8>
		ui32CounterTransmisionErrorCAN1++;
 80071c6:	f8d0 20c4 	ldr.w	r2, [r0, #196]	; 0xc4
 80071ca:	3201      	adds	r2, #1
 80071cc:	f8c0 20c4 	str.w	r2, [r0, #196]	; 0xc4
	}
  /* USER CODE END Error_Handler_Debug */
}
 80071d0:	4770      	bx	lr
	...

080071d4 <_ZN11BusAnalizer3RunEv>:
{
 80071d4:	b538      	push	{r3, r4, r5, lr}
 80071d6:	4604      	mov	r4, r0
	if(ui16MessageTriggerFlag == 1)
 80071d8:	f890 30c9 	ldrb.w	r3, [r0, #201]	; 0xc9
 80071dc:	b3ab      	cbz	r3, 800724a <_ZN11BusAnalizer3RunEv+0x76>
		ui16MessageTriggerFlag = 0;
 80071de:	2300      	movs	r3, #0
 80071e0:	f880 30c9 	strb.w	r3, [r0, #201]	; 0xc9
		FixedTxHeader.Identifier = 0x321;
 80071e4:	f240 3221 	movw	r2, #801	; 0x321
 80071e8:	f8c0 209c 	str.w	r2, [r0, #156]	; 0x9c
		FixedTxHeader.IdType = FDCAN_STANDARD_ID;
 80071ec:	f8c0 30a0 	str.w	r3, [r0, #160]	; 0xa0
		FixedTxHeader.TxFrameType = FDCAN_DATA_FRAME;
 80071f0:	f8c0 30a4 	str.w	r3, [r0, #164]	; 0xa4
		FixedTxHeader.DataLength = FDCAN_DLC_BYTES_3;
 80071f4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80071f8:	f8c0 20a8 	str.w	r2, [r0, #168]	; 0xa8
		FixedTxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80071fc:	f8c0 30ac 	str.w	r3, [r0, #172]	; 0xac
		FixedTxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 8007200:	f8c0 30b0 	str.w	r3, [r0, #176]	; 0xb0
		FixedTxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 8007204:	f8c0 30b4 	str.w	r3, [r0, #180]	; 0xb4
		FixedTxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8007208:	f8c0 30b8 	str.w	r3, [r0, #184]	; 0xb8
		FixedTxHeader.MessageMarker = 0;
 800720c:	f8c0 30bc 	str.w	r3, [r0, #188]	; 0xbc
		FixedTxData[0] = 0xBC;
 8007210:	23bc      	movs	r3, #188	; 0xbc
 8007212:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
		FixedTxData[1] = 0xAD;
 8007216:	23ad      	movs	r3, #173	; 0xad
 8007218:	f880 3031 	strb.w	r3, [r0, #49]	; 0x31
		FixedTxData[2] ++;
 800721c:	f890 3032 	ldrb.w	r3, [r0, #50]	; 0x32
 8007220:	3301      	adds	r3, #1
 8007222:	f880 3032 	strb.w	r3, [r0, #50]	; 0x32
		while (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &FixedTxHeader, FixedTxData) != HAL_OK)
 8007226:	f104 0230 	add.w	r2, r4, #48	; 0x30
 800722a:	f104 019c 	add.w	r1, r4, #156	; 0x9c
 800722e:	4829      	ldr	r0, [pc, #164]	; (80072d4 <_ZN11BusAnalizer3RunEv+0x100>)
 8007230:	f7f9 fb87 	bl	8000942 <HAL_FDCAN_AddMessageToTxFifoQ>
 8007234:	b148      	cbz	r0, 800724a <_ZN11BusAnalizer3RunEv+0x76>
		  ui8ErrorTransmisionCAN1 =1;
 8007236:	2301      	movs	r3, #1
 8007238:	f884 30c8 	strb.w	r3, [r4, #200]	; 0xc8
		  Error_Handler();
 800723c:	4620      	mov	r0, r4
 800723e:	f7ff ffbd 	bl	80071bc <_ZN11BusAnalizer13Error_HandlerEv>
		  ui8ErrorTransmisionCAN1 =0;
 8007242:	2300      	movs	r3, #0
 8007244:	f884 30c8 	strb.w	r3, [r4, #200]	; 0xc8
		while (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &FixedTxHeader, FixedTxData) != HAL_OK)
 8007248:	e7ed      	b.n	8007226 <_ZN11BusAnalizer3RunEv+0x52>
	if (ui8SetRequestToUsbCAN1==true)
 800724a:	f894 30d4 	ldrb.w	r3, [r4, #212]	; 0xd4
 800724e:	2b00      	cmp	r3, #0
 8007250:	d03f      	beq.n	80072d2 <_ZN11BusAnalizer3RunEv+0xfe>
		memcpy(&sText[0],&RxHeader.Identifier,sizeof(RxHeader.Identifier));
 8007252:	6823      	ldr	r3, [r4, #0]
 8007254:	63a3      	str	r3, [r4, #56]	; 0x38
		lui16Lengthpdu = ((uint32_t)RxHeader.DataLength & 0xFFFF0000) >> 16;
 8007256:	89e0      	ldrh	r0, [r4, #14]
		memcpy(&sText[ui8IndexOffset],&lui16Lengthpdu,sizeof(lui16Lengthpdu));
 8007258:	87a0      	strh	r0, [r4, #60]	; 0x3c
		memcpy(&sText[ui8IndexOffset],&ui32TimerValue,sizeof(ui32TimerValue));
 800725a:	f8d4 30cc 	ldr.w	r3, [r4, #204]	; 0xcc
 800725e:	f8c4 303e 	str.w	r3, [r4, #62]	; 0x3e
		for (uint8_t ui8Index=0;ui8Index<lui16Lengthpdu;ui8Index++)
 8007262:	2300      	movs	r3, #0
 8007264:	4283      	cmp	r3, r0
 8007266:	da0a      	bge.n	800727e <_ZN11BusAnalizer3RunEv+0xaa>
			sText[ui8Index +ui8IndexOffset] = RxData[ui8Index];
 8007268:	f103 020a 	add.w	r2, r3, #10
 800726c:	18e1      	adds	r1, r4, r3
 800726e:	f891 1028 	ldrb.w	r1, [r1, #40]	; 0x28
 8007272:	4422      	add	r2, r4
 8007274:	f882 1038 	strb.w	r1, [r2, #56]	; 0x38
		for (uint8_t ui8Index=0;ui8Index<lui16Lengthpdu;ui8Index++)
 8007278:	3301      	adds	r3, #1
 800727a:	b2db      	uxtb	r3, r3
 800727c:	e7f2      	b.n	8007264 <_ZN11BusAnalizer3RunEv+0x90>
		uint32_t lui32DeltameasureTransmit = __HAL_TIM_GET_COUNTER(&htim2);
 800727e:	4b16      	ldr	r3, [pc, #88]	; (80072d8 <_ZN11BusAnalizer3RunEv+0x104>)
 8007280:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8007284:	6a5d      	ldr	r5, [r3, #36]	; 0x24
 8007286:	e000      	b.n	800728a <_ZN11BusAnalizer3RunEv+0xb6>
		}while (ui8ErrorUSB != USBD_OK);
 8007288:	b173      	cbz	r3, 80072a8 <_ZN11BusAnalizer3RunEv+0xd4>
		  ui8ErrorUSB = CDC_Transmit_HS(static_cast<unsigned char *>(sText),2048);
 800728a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800728e:	f104 0038 	add.w	r0, r4, #56	; 0x38
 8007292:	f000 fea7 	bl	8007fe4 <CDC_Transmit_HS>
		  if (ui8ErrorUSB != USBD_OK) ui32USBerrors++;
 8007296:	4603      	mov	r3, r0
 8007298:	2800      	cmp	r0, #0
 800729a:	d0f5      	beq.n	8007288 <_ZN11BusAnalizer3RunEv+0xb4>
 800729c:	f8d4 20d0 	ldr.w	r2, [r4, #208]	; 0xd0
 80072a0:	3201      	adds	r2, #1
 80072a2:	f8c4 20d0 	str.w	r2, [r4, #208]	; 0xd0
 80072a6:	e7ef      	b.n	8007288 <_ZN11BusAnalizer3RunEv+0xb4>
		ui32DeltameasureTransmit = __HAL_TIM_GET_COUNTER(&htim2) -lui32DeltameasureTransmit;
 80072a8:	4b0b      	ldr	r3, [pc, #44]	; (80072d8 <_ZN11BusAnalizer3RunEv+0x104>)
 80072aa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80072ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072b0:	1b5b      	subs	r3, r3, r5
 80072b2:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
		if (ui32DeltameasureTransmit>ui32DeltameasureTransmitMax)
 80072b6:	f8d4 20dc 	ldr.w	r2, [r4, #220]	; 0xdc
 80072ba:	4293      	cmp	r3, r2
 80072bc:	d901      	bls.n	80072c2 <_ZN11BusAnalizer3RunEv+0xee>
			ui32DeltameasureTransmitMax = ui32DeltameasureTransmit;
 80072be:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
		GPIOB->ODR ^=0x1;
 80072c2:	4a06      	ldr	r2, [pc, #24]	; (80072dc <_ZN11BusAnalizer3RunEv+0x108>)
 80072c4:	6953      	ldr	r3, [r2, #20]
 80072c6:	f083 0301 	eor.w	r3, r3, #1
 80072ca:	6153      	str	r3, [r2, #20]
		ui8SetRequestToUsbCAN1 =false;
 80072cc:	2300      	movs	r3, #0
 80072ce:	f884 30d4 	strb.w	r3, [r4, #212]	; 0xd4
}
 80072d2:	bd38      	pop	{r3, r4, r5, pc}
 80072d4:	2000020c 	.word	0x2000020c
 80072d8:	20000208 	.word	0x20000208
 80072dc:	58020400 	.word	0x58020400

080072e0 <_ZN11BusAnalizer18SystemClock_ConfigEv>:
{
 80072e0:	b510      	push	{r4, lr}
 80072e2:	b0cc      	sub	sp, #304	; 0x130
 80072e4:	4604      	mov	r4, r0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80072e6:	224c      	movs	r2, #76	; 0x4c
 80072e8:	2100      	movs	r1, #0
 80072ea:	a839      	add	r0, sp, #228	; 0xe4
 80072ec:	f001 f8f0 	bl	80084d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80072f0:	2220      	movs	r2, #32
 80072f2:	2100      	movs	r1, #0
 80072f4:	a831      	add	r0, sp, #196	; 0xc4
 80072f6:	f001 f8eb 	bl	80084d0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80072fa:	22bc      	movs	r2, #188	; 0xbc
 80072fc:	2100      	movs	r1, #0
 80072fe:	a802      	add	r0, sp, #8
 8007300:	f001 f8e6 	bl	80084d0 <memset>
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8007304:	2002      	movs	r0, #2
 8007306:	f7fa fdc3 	bl	8001e90 <HAL_PWREx_ConfigSupply>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800730a:	2300      	movs	r3, #0
 800730c:	9301      	str	r3, [sp, #4]
 800730e:	4b35      	ldr	r3, [pc, #212]	; (80073e4 <_ZN11BusAnalizer18SystemClock_ConfigEv+0x104>)
 8007310:	699a      	ldr	r2, [r3, #24]
 8007312:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8007316:	619a      	str	r2, [r3, #24]
 8007318:	699b      	ldr	r3, [r3, #24]
 800731a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800731e:	9301      	str	r3, [sp, #4]
 8007320:	4b31      	ldr	r3, [pc, #196]	; (80073e8 <_ZN11BusAnalizer18SystemClock_ConfigEv+0x108>)
 8007322:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007324:	f042 0201 	orr.w	r2, r2, #1
 8007328:	62da      	str	r2, [r3, #44]	; 0x2c
 800732a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800732c:	f003 0301 	and.w	r3, r3, #1
 8007330:	9301      	str	r3, [sp, #4]
 8007332:	9b01      	ldr	r3, [sp, #4]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8007334:	4b2b      	ldr	r3, [pc, #172]	; (80073e4 <_ZN11BusAnalizer18SystemClock_ConfigEv+0x104>)
 8007336:	699b      	ldr	r3, [r3, #24]
 8007338:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 800733c:	d0fa      	beq.n	8007334 <_ZN11BusAnalizer18SystemClock_ConfigEv+0x54>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800733e:	2309      	movs	r3, #9
 8007340:	9339      	str	r3, [sp, #228]	; 0xe4
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8007342:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007346:	933a      	str	r3, [sp, #232]	; 0xe8
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8007348:	2201      	movs	r2, #1
 800734a:	923e      	str	r2, [sp, #248]	; 0xf8
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800734c:	2302      	movs	r3, #2
 800734e:	9342      	str	r3, [sp, #264]	; 0x108
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8007350:	9343      	str	r3, [sp, #268]	; 0x10c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8007352:	9244      	str	r2, [sp, #272]	; 0x110
  RCC_OscInitStruct.PLL.PLLN = 120;
 8007354:	2278      	movs	r2, #120	; 0x78
 8007356:	9245      	str	r2, [sp, #276]	; 0x114
  RCC_OscInitStruct.PLL.PLLP = 2;
 8007358:	9346      	str	r3, [sp, #280]	; 0x118
  RCC_OscInitStruct.PLL.PLLQ = 20;
 800735a:	2214      	movs	r2, #20
 800735c:	9247      	str	r2, [sp, #284]	; 0x11c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800735e:	9348      	str	r3, [sp, #288]	; 0x120
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8007360:	230c      	movs	r3, #12
 8007362:	9349      	str	r3, [sp, #292]	; 0x124
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8007364:	2300      	movs	r3, #0
 8007366:	934a      	str	r3, [sp, #296]	; 0x128
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8007368:	934b      	str	r3, [sp, #300]	; 0x12c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800736a:	a839      	add	r0, sp, #228	; 0xe4
 800736c:	f7fa fdc2 	bl	8001ef4 <HAL_RCC_OscConfig>
 8007370:	bb58      	cbnz	r0, 80073ca <_ZN11BusAnalizer18SystemClock_ConfigEv+0xea>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007372:	233f      	movs	r3, #63	; 0x3f
 8007374:	9331      	str	r3, [sp, #196]	; 0xc4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007376:	2303      	movs	r3, #3
 8007378:	9332      	str	r3, [sp, #200]	; 0xc8
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800737a:	2300      	movs	r3, #0
 800737c:	9333      	str	r3, [sp, #204]	; 0xcc
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800737e:	2308      	movs	r3, #8
 8007380:	9334      	str	r3, [sp, #208]	; 0xd0
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8007382:	2340      	movs	r3, #64	; 0x40
 8007384:	9335      	str	r3, [sp, #212]	; 0xd4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV16;
 8007386:	2270      	movs	r2, #112	; 0x70
 8007388:	9236      	str	r2, [sp, #216]	; 0xd8
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800738a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800738e:	9237      	str	r2, [sp, #220]	; 0xdc
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8007390:	9338      	str	r3, [sp, #224]	; 0xe0
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8007392:	2104      	movs	r1, #4
 8007394:	a831      	add	r0, sp, #196	; 0xc4
 8007396:	f7fb f9cd 	bl	8002734 <HAL_RCC_ClockConfig>
 800739a:	b9d0      	cbnz	r0, 80073d2 <_ZN11BusAnalizer18SystemClock_ConfigEv+0xf2>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_FDCAN
 800739c:	4b13      	ldr	r3, [pc, #76]	; (80073ec <_ZN11BusAnalizer18SystemClock_ConfigEv+0x10c>)
 800739e:	9302      	str	r3, [sp, #8]
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80073a0:	2300      	movs	r3, #0
 80073a2:	9319      	str	r3, [sp, #100]	; 0x64
  PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80073a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80073a8:	921d      	str	r2, [sp, #116]	; 0x74
  PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 80073aa:	9320      	str	r3, [sp, #128]	; 0x80
  PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 80073ac:	9322      	str	r3, [sp, #136]	; 0x88
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80073ae:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80073b2:	9323      	str	r3, [sp, #140]	; 0x8c
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80073b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80073b8:	932e      	str	r3, [sp, #184]	; 0xb8
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80073ba:	a802      	add	r0, sp, #8
 80073bc:	f7fb fc80 	bl	8002cc0 <HAL_RCCEx_PeriphCLKConfig>
 80073c0:	b958      	cbnz	r0, 80073da <_ZN11BusAnalizer18SystemClock_ConfigEv+0xfa>
  HAL_PWREx_EnableUSBVoltageDetector();
 80073c2:	f7fa fd8f 	bl	8001ee4 <HAL_PWREx_EnableUSBVoltageDetector>
}
 80073c6:	b04c      	add	sp, #304	; 0x130
 80073c8:	bd10      	pop	{r4, pc}
    Error_Handler();
 80073ca:	4620      	mov	r0, r4
 80073cc:	f7ff fef6 	bl	80071bc <_ZN11BusAnalizer13Error_HandlerEv>
 80073d0:	e7cf      	b.n	8007372 <_ZN11BusAnalizer18SystemClock_ConfigEv+0x92>
    Error_Handler();
 80073d2:	4620      	mov	r0, r4
 80073d4:	f7ff fef2 	bl	80071bc <_ZN11BusAnalizer13Error_HandlerEv>
 80073d8:	e7e0      	b.n	800739c <_ZN11BusAnalizer18SystemClock_ConfigEv+0xbc>
    Error_Handler();
 80073da:	4620      	mov	r0, r4
 80073dc:	f7ff feee 	bl	80071bc <_ZN11BusAnalizer13Error_HandlerEv>
 80073e0:	e7ef      	b.n	80073c2 <_ZN11BusAnalizer18SystemClock_ConfigEv+0xe2>
 80073e2:	bf00      	nop
 80073e4:	58024800 	.word	0x58024800
 80073e8:	58000400 	.word	0x58000400
 80073ec:	00449009 	.word	0x00449009

080073f0 <_ZN11BusAnalizer14MX_FDCAN1_InitEv>:
{
 80073f0:	b570      	push	{r4, r5, r6, lr}
 80073f2:	b08a      	sub	sp, #40	; 0x28
 80073f4:	4605      	mov	r5, r0
  hfdcan1.Instance = FDCAN1;
 80073f6:	4b2f      	ldr	r3, [pc, #188]	; (80074b4 <_ZN11BusAnalizer14MX_FDCAN1_InitEv+0xc4>)
 80073f8:	4a2f      	ldr	r2, [pc, #188]	; (80074b8 <_ZN11BusAnalizer14MX_FDCAN1_InitEv+0xc8>)
 80073fa:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80073fc:	2200      	movs	r2, #0
 80073fe:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.Mode = FDCAN_MODE_EXTERNAL_LOOPBACK;
 8007400:	2104      	movs	r1, #4
 8007402:	6119      	str	r1, [r3, #16]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8007404:	2401      	movs	r4, #1
 8007406:	751c      	strb	r4, [r3, #20]
  hfdcan1.Init.TransmitPause = DISABLE;
 8007408:	755a      	strb	r2, [r3, #21]
  hfdcan1.Init.ProtocolException = ENABLE;
 800740a:	759c      	strb	r4, [r3, #22]
  hfdcan1.Init.NominalPrescaler = 2;
 800740c:	2602      	movs	r6, #2
 800740e:	619e      	str	r6, [r3, #24]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8007410:	61dc      	str	r4, [r3, #28]
  hfdcan1.Init.NominalTimeSeg1 = 4;
 8007412:	6219      	str	r1, [r3, #32]
  hfdcan1.Init.NominalTimeSeg2 = 3;
 8007414:	2003      	movs	r0, #3
 8007416:	6258      	str	r0, [r3, #36]	; 0x24
  hfdcan1.Init.DataPrescaler = 2;
 8007418:	629e      	str	r6, [r3, #40]	; 0x28
  hfdcan1.Init.DataSyncJumpWidth = 1;
 800741a:	62dc      	str	r4, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg1 = 4;
 800741c:	6319      	str	r1, [r3, #48]	; 0x30
  hfdcan1.Init.DataTimeSeg2 = 3;
 800741e:	6358      	str	r0, [r3, #52]	; 0x34
  hfdcan1.Init.MessageRAMOffset = 0;
 8007420:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.StdFiltersNbr = 0;
 8007422:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan1.Init.ExtFiltersNbr = 0;
 8007424:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan1.Init.RxFifo0ElmtsNbr = 64;
 8007426:	2040      	movs	r0, #64	; 0x40
 8007428:	6458      	str	r0, [r3, #68]	; 0x44
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 800742a:	6499      	str	r1, [r3, #72]	; 0x48
  hfdcan1.Init.RxFifo1ElmtsNbr = 64;
 800742c:	64d8      	str	r0, [r3, #76]	; 0x4c
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 800742e:	6519      	str	r1, [r3, #80]	; 0x50
  hfdcan1.Init.RxBuffersNbr = 0;
 8007430:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8007432:	6599      	str	r1, [r3, #88]	; 0x58
  hfdcan1.Init.TxEventsNbr = 0;
 8007434:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan1.Init.TxBuffersNbr = 0;
 8007436:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan1.Init.TxFifoQueueElmtsNbr = 32;
 8007438:	2020      	movs	r0, #32
 800743a:	6658      	str	r0, [r3, #100]	; 0x64
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800743c:	669a      	str	r2, [r3, #104]	; 0x68
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800743e:	66d9      	str	r1, [r3, #108]	; 0x6c
  if (sAFdCan1.Init(&hfdcan1) != HAL_OK)
 8007440:	1859      	adds	r1, r3, r1
 8007442:	f103 00f0 	add.w	r0, r3, #240	; 0xf0
 8007446:	f7ff fd05 	bl	8006e54 <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef>
 800744a:	bb18      	cbnz	r0, 8007494 <_ZN11BusAnalizer14MX_FDCAN1_InitEv+0xa4>
    sFilterConfig.IdType = FDCAN_STANDARD_ID;
 800744c:	2300      	movs	r3, #0
 800744e:	9302      	str	r3, [sp, #8]
    sFilterConfig.FilterIndex = 0;
 8007450:	9303      	str	r3, [sp, #12]
    sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8007452:	2302      	movs	r3, #2
 8007454:	9304      	str	r3, [sp, #16]
    sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8007456:	2301      	movs	r3, #1
 8007458:	9305      	str	r3, [sp, #20]
    sFilterConfig.FilterID1 = 0x7FF;
 800745a:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800745e:	9306      	str	r3, [sp, #24]
    sFilterConfig.FilterID2 = 0x7FF;
 8007460:	9307      	str	r3, [sp, #28]
    if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 8007462:	a902      	add	r1, sp, #8
 8007464:	4815      	ldr	r0, [pc, #84]	; (80074bc <_ZN11BusAnalizer14MX_FDCAN1_InitEv+0xcc>)
 8007466:	f7f9 f9f3 	bl	8000850 <HAL_FDCAN_ConfigFilter>
 800746a:	b9b8      	cbnz	r0, 800749c <_ZN11BusAnalizer14MX_FDCAN1_InitEv+0xac>
    HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_ACCEPT_IN_RX_FIFO0, FDCAN_ACCEPT_IN_RX_FIFO0, FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE);
 800746c:	4c13      	ldr	r4, [pc, #76]	; (80074bc <_ZN11BusAnalizer14MX_FDCAN1_InitEv+0xcc>)
 800746e:	2301      	movs	r3, #1
 8007470:	9300      	str	r3, [sp, #0]
 8007472:	2200      	movs	r2, #0
 8007474:	4611      	mov	r1, r2
 8007476:	4620      	mov	r0, r4
 8007478:	f7f9 fa2d 	bl	80008d6 <HAL_FDCAN_ConfigGlobalFilter>
	if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK)
 800747c:	4620      	mov	r0, r4
 800747e:	f7f9 fa46 	bl	800090e <HAL_FDCAN_Start>
 8007482:	b978      	cbnz	r0, 80074a4 <_ZN11BusAnalizer14MX_FDCAN1_InitEv+0xb4>
	if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 8007484:	2200      	movs	r2, #0
 8007486:	2101      	movs	r1, #1
 8007488:	480c      	ldr	r0, [pc, #48]	; (80074bc <_ZN11BusAnalizer14MX_FDCAN1_InitEv+0xcc>)
 800748a:	f7f9 fb79 	bl	8000b80 <HAL_FDCAN_ActivateNotification>
 800748e:	b968      	cbnz	r0, 80074ac <_ZN11BusAnalizer14MX_FDCAN1_InitEv+0xbc>
}
 8007490:	b00a      	add	sp, #40	; 0x28
 8007492:	bd70      	pop	{r4, r5, r6, pc}
	Error_Handler();
 8007494:	4628      	mov	r0, r5
 8007496:	f7ff fe91 	bl	80071bc <_ZN11BusAnalizer13Error_HandlerEv>
 800749a:	e7d7      	b.n	800744c <_ZN11BusAnalizer14MX_FDCAN1_InitEv+0x5c>
      Error_Handler();
 800749c:	4628      	mov	r0, r5
 800749e:	f7ff fe8d 	bl	80071bc <_ZN11BusAnalizer13Error_HandlerEv>
 80074a2:	e7e3      	b.n	800746c <_ZN11BusAnalizer14MX_FDCAN1_InitEv+0x7c>
	Error_Handler();
 80074a4:	4628      	mov	r0, r5
 80074a6:	f7ff fe89 	bl	80071bc <_ZN11BusAnalizer13Error_HandlerEv>
 80074aa:	e7eb      	b.n	8007484 <_ZN11BusAnalizer14MX_FDCAN1_InitEv+0x94>
	Error_Handler();
 80074ac:	4628      	mov	r0, r5
 80074ae:	f7ff fe85 	bl	80071bc <_ZN11BusAnalizer13Error_HandlerEv>
}
 80074b2:	e7ed      	b.n	8007490 <_ZN11BusAnalizer14MX_FDCAN1_InitEv+0xa0>
 80074b4:	20000208 	.word	0x20000208
 80074b8:	4000a000 	.word	0x4000a000
 80074bc:	2000020c 	.word	0x2000020c

080074c0 <_ZN11BusAnalizer14MX_FDCAN2_InitEv>:
{
 80074c0:	b510      	push	{r4, lr}
 80074c2:	4604      	mov	r4, r0
  hfdcan2.Instance = FDCAN2;
 80074c4:	4b25      	ldr	r3, [pc, #148]	; (800755c <_ZN11BusAnalizer14MX_FDCAN2_InitEv+0x9c>)
 80074c6:	4a26      	ldr	r2, [pc, #152]	; (8007560 <_ZN11BusAnalizer14MX_FDCAN2_InitEv+0xa0>)
 80074c8:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80074cc:	2200      	movs	r2, #0
 80074ce:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 80074d2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  hfdcan2.Init.AutoRetransmission = DISABLE;
 80074d6:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
  hfdcan2.Init.TransmitPause = DISABLE;
 80074da:	f883 2105 	strb.w	r2, [r3, #261]	; 0x105
  hfdcan2.Init.ProtocolException = DISABLE;
 80074de:	f883 2106 	strb.w	r2, [r3, #262]	; 0x106
  hfdcan2.Init.NominalPrescaler = 1;
 80074e2:	2101      	movs	r1, #1
 80074e4:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 80074e8:	f8c3 110c 	str.w	r1, [r3, #268]	; 0x10c
  hfdcan2.Init.NominalTimeSeg1 = 2;
 80074ec:	2002      	movs	r0, #2
 80074ee:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
  hfdcan2.Init.NominalTimeSeg2 = 2;
 80074f2:	f8c3 0114 	str.w	r0, [r3, #276]	; 0x114
  hfdcan2.Init.DataPrescaler = 1;
 80074f6:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
  hfdcan2.Init.DataSyncJumpWidth = 1;
 80074fa:	f8c3 111c 	str.w	r1, [r3, #284]	; 0x11c
  hfdcan2.Init.DataTimeSeg1 = 1;
 80074fe:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
  hfdcan2.Init.DataTimeSeg2 = 1;
 8007502:	f8c3 1124 	str.w	r1, [r3, #292]	; 0x124
  hfdcan2.Init.MessageRAMOffset = 0;
 8007506:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
  hfdcan2.Init.StdFiltersNbr = 0;
 800750a:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
  hfdcan2.Init.ExtFiltersNbr = 0;
 800750e:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
  hfdcan2.Init.RxFifo0ElmtsNbr = 20;
 8007512:	2014      	movs	r0, #20
 8007514:	f8c3 0134 	str.w	r0, [r3, #308]	; 0x134
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8007518:	2104      	movs	r1, #4
 800751a:	f8c3 1138 	str.w	r1, [r3, #312]	; 0x138
  hfdcan2.Init.RxFifo1ElmtsNbr = 20;
 800751e:	f8c3 013c 	str.w	r0, [r3, #316]	; 0x13c
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8007522:	f8c3 1140 	str.w	r1, [r3, #320]	; 0x140
  hfdcan2.Init.RxBuffersNbr = 0;
 8007526:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 800752a:	f8c3 1148 	str.w	r1, [r3, #328]	; 0x148
  hfdcan2.Init.TxEventsNbr = 0;
 800752e:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
  hfdcan2.Init.TxBuffersNbr = 0;
 8007532:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
  hfdcan2.Init.TxFifoQueueElmtsNbr = 10;
 8007536:	200a      	movs	r0, #10
 8007538:	f8c3 0154 	str.w	r0, [r3, #340]	; 0x154
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800753c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8007540:	f8c3 115c 	str.w	r1, [r3, #348]	; 0x15c
  if (sAFdCan2.Init(&hfdcan2) != HAL_OK)
 8007544:	f103 01f4 	add.w	r1, r3, #244	; 0xf4
 8007548:	f503 70ca 	add.w	r0, r3, #404	; 0x194
 800754c:	f7ff fc82 	bl	8006e54 <_ZN6AFdCan4InitEP19FDCAN_HandleTypeDef>
 8007550:	b900      	cbnz	r0, 8007554 <_ZN11BusAnalizer14MX_FDCAN2_InitEv+0x94>
}
 8007552:	bd10      	pop	{r4, pc}
	Error_Handler();
 8007554:	4620      	mov	r0, r4
 8007556:	f7ff fe31 	bl	80071bc <_ZN11BusAnalizer13Error_HandlerEv>
}
 800755a:	e7fa      	b.n	8007552 <_ZN11BusAnalizer14MX_FDCAN2_InitEv+0x92>
 800755c:	20000208 	.word	0x20000208
 8007560:	4000a400 	.word	0x4000a400

08007564 <_ZN11BusAnalizer12MX_I2C1_InitEv>:
{
 8007564:	b510      	push	{r4, lr}
 8007566:	4604      	mov	r4, r0
  hi2c1.Instance = I2C1;
 8007568:	4819      	ldr	r0, [pc, #100]	; (80075d0 <_ZN11BusAnalizer12MX_I2C1_InitEv+0x6c>)
 800756a:	4a1a      	ldr	r2, [pc, #104]	; (80075d4 <_ZN11BusAnalizer12MX_I2C1_InitEv+0x70>)
 800756c:	f8c0 2198 	str.w	r2, [r0, #408]	; 0x198
  hi2c1.Init.Timing = 0x00303956;
 8007570:	4a19      	ldr	r2, [pc, #100]	; (80075d8 <_ZN11BusAnalizer12MX_I2C1_InitEv+0x74>)
 8007572:	f8c0 219c 	str.w	r2, [r0, #412]	; 0x19c
  hi2c1.Init.OwnAddress1 = 0;
 8007576:	2200      	movs	r2, #0
 8007578:	f8c0 21a0 	str.w	r2, [r0, #416]	; 0x1a0
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800757c:	2101      	movs	r1, #1
 800757e:	f8c0 11a4 	str.w	r1, [r0, #420]	; 0x1a4
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8007582:	f8c0 21a8 	str.w	r2, [r0, #424]	; 0x1a8
  hi2c1.Init.OwnAddress2 = 0;
 8007586:	f8c0 21ac 	str.w	r2, [r0, #428]	; 0x1ac
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800758a:	f8c0 21b0 	str.w	r2, [r0, #432]	; 0x1b0
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800758e:	f8c0 21b4 	str.w	r2, [r0, #436]	; 0x1b4
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8007592:	f8c0 21b8 	str.w	r2, [r0, #440]	; 0x1b8
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8007596:	f500 70cc 	add.w	r0, r0, #408	; 0x198
 800759a:	f7f9 fdd1 	bl	8001140 <HAL_I2C_Init>
 800759e:	b950      	cbnz	r0, 80075b6 <_ZN11BusAnalizer12MX_I2C1_InitEv+0x52>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80075a0:	2100      	movs	r1, #0
 80075a2:	480e      	ldr	r0, [pc, #56]	; (80075dc <_ZN11BusAnalizer12MX_I2C1_InitEv+0x78>)
 80075a4:	f7f9 fe2a 	bl	80011fc <HAL_I2CEx_ConfigAnalogFilter>
 80075a8:	b948      	cbnz	r0, 80075be <_ZN11BusAnalizer12MX_I2C1_InitEv+0x5a>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80075aa:	2100      	movs	r1, #0
 80075ac:	480b      	ldr	r0, [pc, #44]	; (80075dc <_ZN11BusAnalizer12MX_I2C1_InitEv+0x78>)
 80075ae:	f7f9 fe53 	bl	8001258 <HAL_I2CEx_ConfigDigitalFilter>
 80075b2:	b940      	cbnz	r0, 80075c6 <_ZN11BusAnalizer12MX_I2C1_InitEv+0x62>
}
 80075b4:	bd10      	pop	{r4, pc}
    Error_Handler();
 80075b6:	4620      	mov	r0, r4
 80075b8:	f7ff fe00 	bl	80071bc <_ZN11BusAnalizer13Error_HandlerEv>
 80075bc:	e7f0      	b.n	80075a0 <_ZN11BusAnalizer12MX_I2C1_InitEv+0x3c>
    Error_Handler();
 80075be:	4620      	mov	r0, r4
 80075c0:	f7ff fdfc 	bl	80071bc <_ZN11BusAnalizer13Error_HandlerEv>
 80075c4:	e7f1      	b.n	80075aa <_ZN11BusAnalizer12MX_I2C1_InitEv+0x46>
    Error_Handler();
 80075c6:	4620      	mov	r0, r4
 80075c8:	f7ff fdf8 	bl	80071bc <_ZN11BusAnalizer13Error_HandlerEv>
}
 80075cc:	e7f2      	b.n	80075b4 <_ZN11BusAnalizer12MX_I2C1_InitEv+0x50>
 80075ce:	bf00      	nop
 80075d0:	20000208 	.word	0x20000208
 80075d4:	40005400 	.word	0x40005400
 80075d8:	00303956 	.word	0x00303956
 80075dc:	200003a0 	.word	0x200003a0

080075e0 <_ZN11BusAnalizer11MX_RTC_InitEv>:
{
 80075e0:	b510      	push	{r4, lr}
 80075e2:	b086      	sub	sp, #24
 80075e4:	4604      	mov	r4, r0
  RTC_TimeTypeDef sTime = {0};
 80075e6:	2300      	movs	r3, #0
 80075e8:	9301      	str	r3, [sp, #4]
 80075ea:	9302      	str	r3, [sp, #8]
 80075ec:	9303      	str	r3, [sp, #12]
 80075ee:	9304      	str	r3, [sp, #16]
 80075f0:	9305      	str	r3, [sp, #20]
  RTC_DateTypeDef sDate = {0};
 80075f2:	9300      	str	r3, [sp, #0]
  hrtc.Instance = RTC;
 80075f4:	4822      	ldr	r0, [pc, #136]	; (8007680 <_ZN11BusAnalizer11MX_RTC_InitEv+0xa0>)
 80075f6:	4923      	ldr	r1, [pc, #140]	; (8007684 <_ZN11BusAnalizer11MX_RTC_InitEv+0xa4>)
 80075f8:	f8c0 11e4 	str.w	r1, [r0, #484]	; 0x1e4
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80075fc:	f8c0 31e8 	str.w	r3, [r0, #488]	; 0x1e8
  hrtc.Init.AsynchPrediv = 127;
 8007600:	217f      	movs	r1, #127	; 0x7f
 8007602:	f8c0 11ec 	str.w	r1, [r0, #492]	; 0x1ec
  hrtc.Init.SynchPrediv = 255;
 8007606:	21ff      	movs	r1, #255	; 0xff
 8007608:	f8c0 11f0 	str.w	r1, [r0, #496]	; 0x1f0
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800760c:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8007610:	f8c0 31fc 	str.w	r3, [r0, #508]	; 0x1fc
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8007614:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8007618:	f8c0 31f8 	str.w	r3, [r0, #504]	; 0x1f8
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800761c:	f500 70f2 	add.w	r0, r0, #484	; 0x1e4
 8007620:	f7fc fa92 	bl	8003b48 <HAL_RTC_Init>
 8007624:	b9f8      	cbnz	r0, 8007666 <_ZN11BusAnalizer11MX_RTC_InitEv+0x86>
  sTime.Hours = 0x0;
 8007626:	2300      	movs	r3, #0
 8007628:	f88d 3004 	strb.w	r3, [sp, #4]
  sTime.Minutes = 0x0;
 800762c:	f88d 3005 	strb.w	r3, [sp, #5]
  sTime.Seconds = 0x0;
 8007630:	f88d 3006 	strb.w	r3, [sp, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8007634:	9304      	str	r3, [sp, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8007636:	9305      	str	r3, [sp, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8007638:	2201      	movs	r2, #1
 800763a:	a901      	add	r1, sp, #4
 800763c:	4812      	ldr	r0, [pc, #72]	; (8007688 <_ZN11BusAnalizer11MX_RTC_InitEv+0xa8>)
 800763e:	f7fc fadb 	bl	8003bf8 <HAL_RTC_SetTime>
 8007642:	b9a0      	cbnz	r0, 800766e <_ZN11BusAnalizer11MX_RTC_InitEv+0x8e>
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8007644:	2201      	movs	r2, #1
 8007646:	f88d 2000 	strb.w	r2, [sp]
  sDate.Month = RTC_MONTH_JANUARY;
 800764a:	f88d 2001 	strb.w	r2, [sp, #1]
  sDate.Date = 0x1;
 800764e:	f88d 2002 	strb.w	r2, [sp, #2]
  sDate.Year = 0x0;
 8007652:	2300      	movs	r3, #0
 8007654:	f88d 3003 	strb.w	r3, [sp, #3]
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8007658:	4669      	mov	r1, sp
 800765a:	480b      	ldr	r0, [pc, #44]	; (8007688 <_ZN11BusAnalizer11MX_RTC_InitEv+0xa8>)
 800765c:	f7fc fb30 	bl	8003cc0 <HAL_RTC_SetDate>
 8007660:	b948      	cbnz	r0, 8007676 <_ZN11BusAnalizer11MX_RTC_InitEv+0x96>
}
 8007662:	b006      	add	sp, #24
 8007664:	bd10      	pop	{r4, pc}
    Error_Handler();
 8007666:	4620      	mov	r0, r4
 8007668:	f7ff fda8 	bl	80071bc <_ZN11BusAnalizer13Error_HandlerEv>
 800766c:	e7db      	b.n	8007626 <_ZN11BusAnalizer11MX_RTC_InitEv+0x46>
    Error_Handler();
 800766e:	4620      	mov	r0, r4
 8007670:	f7ff fda4 	bl	80071bc <_ZN11BusAnalizer13Error_HandlerEv>
 8007674:	e7e6      	b.n	8007644 <_ZN11BusAnalizer11MX_RTC_InitEv+0x64>
    Error_Handler();
 8007676:	4620      	mov	r0, r4
 8007678:	f7ff fda0 	bl	80071bc <_ZN11BusAnalizer13Error_HandlerEv>
}
 800767c:	e7f1      	b.n	8007662 <_ZN11BusAnalizer11MX_RTC_InitEv+0x82>
 800767e:	bf00      	nop
 8007680:	20000208 	.word	0x20000208
 8007684:	58004000 	.word	0x58004000
 8007688:	200003ec 	.word	0x200003ec

0800768c <_ZN11BusAnalizer12MX_SPI1_InitEv>:
{
 800768c:	b510      	push	{r4, lr}
 800768e:	4604      	mov	r4, r0
  hspi1.Instance = SPI1;
 8007690:	481c      	ldr	r0, [pc, #112]	; (8007704 <_ZN11BusAnalizer12MX_SPI1_InitEv+0x78>)
 8007692:	4a1d      	ldr	r2, [pc, #116]	; (8007708 <_ZN11BusAnalizer12MX_SPI1_InitEv+0x7c>)
 8007694:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 8007698:	2200      	movs	r2, #0
 800769a:	f8c0 220c 	str.w	r2, [r0, #524]	; 0x20c
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800769e:	f8c0 2210 	str.w	r2, [r0, #528]	; 0x210
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80076a2:	2103      	movs	r1, #3
 80076a4:	f8c0 1214 	str.w	r1, [r0, #532]	; 0x214
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80076a8:	f8c0 2218 	str.w	r2, [r0, #536]	; 0x218
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80076ac:	f8c0 221c 	str.w	r2, [r0, #540]	; 0x21c
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80076b0:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
 80076b4:	f8c0 1220 	str.w	r1, [r0, #544]	; 0x220
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80076b8:	f8c0 2228 	str.w	r2, [r0, #552]	; 0x228
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80076bc:	f8c0 222c 	str.w	r2, [r0, #556]	; 0x22c
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80076c0:	f8c0 2230 	str.w	r2, [r0, #560]	; 0x230
  hspi1.Init.CRCPolynomial = 0x0;
 80076c4:	f8c0 2234 	str.w	r2, [r0, #564]	; 0x234
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80076c8:	f8c0 223c 	str.w	r2, [r0, #572]	; 0x23c
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80076cc:	f8c0 2240 	str.w	r2, [r0, #576]	; 0x240
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80076d0:	f8c0 2244 	str.w	r2, [r0, #580]	; 0x244
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80076d4:	f8c0 2248 	str.w	r2, [r0, #584]	; 0x248
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80076d8:	f8c0 224c 	str.w	r2, [r0, #588]	; 0x24c
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80076dc:	f8c0 2250 	str.w	r2, [r0, #592]	; 0x250
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80076e0:	f8c0 2254 	str.w	r2, [r0, #596]	; 0x254
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80076e4:	f8c0 2258 	str.w	r2, [r0, #600]	; 0x258
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80076e8:	f8c0 225c 	str.w	r2, [r0, #604]	; 0x25c
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80076ec:	f8c0 2260 	str.w	r2, [r0, #608]	; 0x260
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80076f0:	f500 7002 	add.w	r0, r0, #520	; 0x208
 80076f4:	f7fc fb40 	bl	8003d78 <HAL_SPI_Init>
 80076f8:	b900      	cbnz	r0, 80076fc <_ZN11BusAnalizer12MX_SPI1_InitEv+0x70>
}
 80076fa:	bd10      	pop	{r4, pc}
    Error_Handler();
 80076fc:	4620      	mov	r0, r4
 80076fe:	f7ff fd5d 	bl	80071bc <_ZN11BusAnalizer13Error_HandlerEv>
}
 8007702:	e7fa      	b.n	80076fa <_ZN11BusAnalizer12MX_SPI1_InitEv+0x6e>
 8007704:	20000208 	.word	0x20000208
 8007708:	40013000 	.word	0x40013000

0800770c <_ZN11BusAnalizer12MX_TIM2_InitEv>:
{
 800770c:	b510      	push	{r4, lr}
 800770e:	b08e      	sub	sp, #56	; 0x38
 8007710:	4604      	mov	r4, r0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007712:	2300      	movs	r3, #0
 8007714:	930a      	str	r3, [sp, #40]	; 0x28
 8007716:	930b      	str	r3, [sp, #44]	; 0x2c
 8007718:	930c      	str	r3, [sp, #48]	; 0x30
 800771a:	930d      	str	r3, [sp, #52]	; 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800771c:	9307      	str	r3, [sp, #28]
 800771e:	9308      	str	r3, [sp, #32]
 8007720:	9309      	str	r3, [sp, #36]	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007722:	9300      	str	r3, [sp, #0]
 8007724:	9301      	str	r3, [sp, #4]
 8007726:	9302      	str	r3, [sp, #8]
 8007728:	9303      	str	r3, [sp, #12]
 800772a:	9304      	str	r3, [sp, #16]
 800772c:	9305      	str	r3, [sp, #20]
 800772e:	9306      	str	r3, [sp, #24]
  htim2.Instance = TIM2;
 8007730:	4824      	ldr	r0, [pc, #144]	; (80077c4 <_ZN11BusAnalizer12MX_TIM2_InitEv+0xb8>)
 8007732:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8007736:	f8c0 10a4 	str.w	r1, [r0, #164]	; 0xa4
  htim2.Init.Prescaler = 29;
 800773a:	211d      	movs	r1, #29
 800773c:	f8c0 10a8 	str.w	r1, [r0, #168]	; 0xa8
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007740:	f8c0 30ac 	str.w	r3, [r0, #172]	; 0xac
  htim2.Init.Period = 0xFFFFFFFF;
 8007744:	f04f 31ff 	mov.w	r1, #4294967295
 8007748:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800774c:	f8c0 30b4 	str.w	r3, [r0, #180]	; 0xb4
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007750:	f8c0 30bc 	str.w	r3, [r0, #188]	; 0xbc
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8007754:	30a4      	adds	r0, #164	; 0xa4
 8007756:	f7fc febb 	bl	80044d0 <HAL_TIM_Base_Init>
 800775a:	b9f8      	cbnz	r0, 800779c <_ZN11BusAnalizer12MX_TIM2_InitEv+0x90>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800775c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007760:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8007762:	a90a      	add	r1, sp, #40	; 0x28
 8007764:	4818      	ldr	r0, [pc, #96]	; (80077c8 <_ZN11BusAnalizer12MX_TIM2_InitEv+0xbc>)
 8007766:	f7fc ff9f 	bl	80046a8 <HAL_TIM_ConfigClockSource>
 800776a:	b9d8      	cbnz	r0, 80077a4 <_ZN11BusAnalizer12MX_TIM2_InitEv+0x98>
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 800776c:	4816      	ldr	r0, [pc, #88]	; (80077c8 <_ZN11BusAnalizer12MX_TIM2_InitEv+0xbc>)
 800776e:	f7fc fedf 	bl	8004530 <HAL_TIM_OC_Init>
 8007772:	b9d8      	cbnz	r0, 80077ac <_ZN11BusAnalizer12MX_TIM2_InitEv+0xa0>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007774:	2300      	movs	r3, #0
 8007776:	9307      	str	r3, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007778:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800777a:	a907      	add	r1, sp, #28
 800777c:	4812      	ldr	r0, [pc, #72]	; (80077c8 <_ZN11BusAnalizer12MX_TIM2_InitEv+0xbc>)
 800777e:	f7fd f817 	bl	80047b0 <HAL_TIMEx_MasterConfigSynchronization>
 8007782:	b9b8      	cbnz	r0, 80077b4 <_ZN11BusAnalizer12MX_TIM2_InitEv+0xa8>
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8007784:	2200      	movs	r2, #0
 8007786:	9200      	str	r2, [sp, #0]
  sConfigOC.Pulse = 0;
 8007788:	9201      	str	r2, [sp, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800778a:	9202      	str	r2, [sp, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800778c:	9204      	str	r2, [sp, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800778e:	4669      	mov	r1, sp
 8007790:	480d      	ldr	r0, [pc, #52]	; (80077c8 <_ZN11BusAnalizer12MX_TIM2_InitEv+0xbc>)
 8007792:	f7fc ff47 	bl	8004624 <HAL_TIM_OC_ConfigChannel>
 8007796:	b988      	cbnz	r0, 80077bc <_ZN11BusAnalizer12MX_TIM2_InitEv+0xb0>
}
 8007798:	b00e      	add	sp, #56	; 0x38
 800779a:	bd10      	pop	{r4, pc}
    Error_Handler();
 800779c:	4620      	mov	r0, r4
 800779e:	f7ff fd0d 	bl	80071bc <_ZN11BusAnalizer13Error_HandlerEv>
 80077a2:	e7db      	b.n	800775c <_ZN11BusAnalizer12MX_TIM2_InitEv+0x50>
    Error_Handler();
 80077a4:	4620      	mov	r0, r4
 80077a6:	f7ff fd09 	bl	80071bc <_ZN11BusAnalizer13Error_HandlerEv>
 80077aa:	e7df      	b.n	800776c <_ZN11BusAnalizer12MX_TIM2_InitEv+0x60>
    Error_Handler();
 80077ac:	4620      	mov	r0, r4
 80077ae:	f7ff fd05 	bl	80071bc <_ZN11BusAnalizer13Error_HandlerEv>
 80077b2:	e7df      	b.n	8007774 <_ZN11BusAnalizer12MX_TIM2_InitEv+0x68>
    Error_Handler();
 80077b4:	4620      	mov	r0, r4
 80077b6:	f7ff fd01 	bl	80071bc <_ZN11BusAnalizer13Error_HandlerEv>
 80077ba:	e7e3      	b.n	8007784 <_ZN11BusAnalizer12MX_TIM2_InitEv+0x78>
    Error_Handler();
 80077bc:	4620      	mov	r0, r4
 80077be:	f7ff fcfd 	bl	80071bc <_ZN11BusAnalizer13Error_HandlerEv>
}
 80077c2:	e7e9      	b.n	8007798 <_ZN11BusAnalizer12MX_TIM2_InitEv+0x8c>
 80077c4:	20000208 	.word	0x20000208
 80077c8:	200002ac 	.word	0x200002ac

080077cc <_ZN11BusAnalizer19MX_USART1_UART_InitEv>:
{
 80077cc:	b510      	push	{r4, lr}
 80077ce:	4604      	mov	r4, r0
  huart1.Instance = USART1;
 80077d0:	481f      	ldr	r0, [pc, #124]	; (8007850 <_ZN11BusAnalizer19MX_USART1_UART_InitEv+0x84>)
 80077d2:	4a20      	ldr	r2, [pc, #128]	; (8007854 <_ZN11BusAnalizer19MX_USART1_UART_InitEv+0x88>)
 80077d4:	f8c0 2290 	str.w	r2, [r0, #656]	; 0x290
  huart1.Init.BaudRate = 115200;
 80077d8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80077dc:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80077e0:	2100      	movs	r1, #0
 80077e2:	f8c0 1298 	str.w	r1, [r0, #664]	; 0x298
  huart1.Init.StopBits = UART_STOPBITS_1;
 80077e6:	f8c0 129c 	str.w	r1, [r0, #668]	; 0x29c
  huart1.Init.Parity = UART_PARITY_NONE;
 80077ea:	f8c0 12a0 	str.w	r1, [r0, #672]	; 0x2a0
  huart1.Init.Mode = UART_MODE_TX_RX;
 80077ee:	220c      	movs	r2, #12
 80077f0:	f8c0 22a4 	str.w	r2, [r0, #676]	; 0x2a4
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80077f4:	f8c0 12a8 	str.w	r1, [r0, #680]	; 0x2a8
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80077f8:	f8c0 12ac 	str.w	r1, [r0, #684]	; 0x2ac
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80077fc:	f8c0 12b0 	str.w	r1, [r0, #688]	; 0x2b0
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8007800:	f8c0 12b4 	str.w	r1, [r0, #692]	; 0x2b4
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8007804:	f8c0 12b8 	str.w	r1, [r0, #696]	; 0x2b8
  if (HAL_LIN_Init(&huart1, UART_LINBREAKDETECTLENGTH_10B) != HAL_OK)
 8007808:	f500 7024 	add.w	r0, r0, #656	; 0x290
 800780c:	f7fd fc14 	bl	8005038 <HAL_LIN_Init>
 8007810:	b970      	cbnz	r0, 8007830 <_ZN11BusAnalizer19MX_USART1_UART_InitEv+0x64>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007812:	2100      	movs	r1, #0
 8007814:	4810      	ldr	r0, [pc, #64]	; (8007858 <_ZN11BusAnalizer19MX_USART1_UART_InitEv+0x8c>)
 8007816:	f7fd fcb2 	bl	800517e <HAL_UARTEx_SetTxFifoThreshold>
 800781a:	b968      	cbnz	r0, 8007838 <_ZN11BusAnalizer19MX_USART1_UART_InitEv+0x6c>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800781c:	2100      	movs	r1, #0
 800781e:	480e      	ldr	r0, [pc, #56]	; (8007858 <_ZN11BusAnalizer19MX_USART1_UART_InitEv+0x8c>)
 8007820:	f7fd fcd2 	bl	80051c8 <HAL_UARTEx_SetRxFifoThreshold>
 8007824:	b960      	cbnz	r0, 8007840 <_ZN11BusAnalizer19MX_USART1_UART_InitEv+0x74>
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8007826:	480c      	ldr	r0, [pc, #48]	; (8007858 <_ZN11BusAnalizer19MX_USART1_UART_InitEv+0x8c>)
 8007828:	f7fd fc8a 	bl	8005140 <HAL_UARTEx_DisableFifoMode>
 800782c:	b960      	cbnz	r0, 8007848 <_ZN11BusAnalizer19MX_USART1_UART_InitEv+0x7c>
}
 800782e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8007830:	4620      	mov	r0, r4
 8007832:	f7ff fcc3 	bl	80071bc <_ZN11BusAnalizer13Error_HandlerEv>
 8007836:	e7ec      	b.n	8007812 <_ZN11BusAnalizer19MX_USART1_UART_InitEv+0x46>
    Error_Handler();
 8007838:	4620      	mov	r0, r4
 800783a:	f7ff fcbf 	bl	80071bc <_ZN11BusAnalizer13Error_HandlerEv>
 800783e:	e7ed      	b.n	800781c <_ZN11BusAnalizer19MX_USART1_UART_InitEv+0x50>
    Error_Handler();
 8007840:	4620      	mov	r0, r4
 8007842:	f7ff fcbb 	bl	80071bc <_ZN11BusAnalizer13Error_HandlerEv>
 8007846:	e7ee      	b.n	8007826 <_ZN11BusAnalizer19MX_USART1_UART_InitEv+0x5a>
    Error_Handler();
 8007848:	4620      	mov	r0, r4
 800784a:	f7ff fcb7 	bl	80071bc <_ZN11BusAnalizer13Error_HandlerEv>
}
 800784e:	e7ee      	b.n	800782e <_ZN11BusAnalizer19MX_USART1_UART_InitEv+0x62>
 8007850:	20000208 	.word	0x20000208
 8007854:	40011000 	.word	0x40011000
 8007858:	20000498 	.word	0x20000498

0800785c <_ZN11BusAnalizerC1Ev>:
BusAnalizer::BusAnalizer(void)
 800785c:	b538      	push	{r3, r4, r5, lr}
 800785e:	4604      	mov	r4, r0
 8007860:	2300      	movs	r3, #0
 8007862:	f8a0 30c0 	strh.w	r3, [r0, #192]	; 0xc0
 8007866:	f8c0 30c4 	str.w	r3, [r0, #196]	; 0xc4
 800786a:	f880 30c8 	strb.w	r3, [r0, #200]	; 0xc8
 800786e:	f880 30c9 	strb.w	r3, [r0, #201]	; 0xc9
 8007872:	f8c0 30cc 	str.w	r3, [r0, #204]	; 0xcc
 8007876:	f8c0 30d0 	str.w	r3, [r0, #208]	; 0xd0
 800787a:	f880 30d4 	strb.w	r3, [r0, #212]	; 0xd4
 800787e:	f8c0 30d8 	str.w	r3, [r0, #216]	; 0xd8
 8007882:	f8c0 30dc 	str.w	r3, [r0, #220]	; 0xdc
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8007886:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800788a:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800788e:	4a34      	ldr	r2, [pc, #208]	; (8007960 <_ZN11BusAnalizerC1Ev+0x104>)
 8007890:	f8c2 3250 	str.w	r3, [r2, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8007894:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8007898:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800789c:	6951      	ldr	r1, [r2, #20]
 800789e:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 80078a2:	6151      	str	r1, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80078a4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80078a8:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 80078ac:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80078b0:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 80078b4:	f8d2 0080 	ldr.w	r0, [r2, #128]	; 0x80

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80078b8:	f3c0 324e 	ubfx	r2, r0, #13, #15
 80078bc:	e000      	b.n	80078c0 <_ZN11BusAnalizerC1Ev+0x64>
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
    } while(sets-- != 0U);
 80078be:	461a      	mov	r2, r3
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80078c0:	f3c0 01c9 	ubfx	r1, r0, #3, #10
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80078c4:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80078c8:	ea03 1342 	and.w	r3, r3, r2, lsl #5
 80078cc:	ea43 7381 	orr.w	r3, r3, r1, lsl #30
 80078d0:	4d23      	ldr	r5, [pc, #140]	; (8007960 <_ZN11BusAnalizerC1Ev+0x104>)
 80078d2:	f8c5 3260 	str.w	r3, [r5, #608]	; 0x260
      } while (ways-- != 0U);
 80078d6:	460b      	mov	r3, r1
 80078d8:	3901      	subs	r1, #1
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d1f2      	bne.n	80078c4 <_ZN11BusAnalizerC1Ev+0x68>
    } while(sets-- != 0U);
 80078de:	1e53      	subs	r3, r2, #1
 80078e0:	2a00      	cmp	r2, #0
 80078e2:	d1ec      	bne.n	80078be <_ZN11BusAnalizerC1Ev+0x62>
 80078e4:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80078e8:	696b      	ldr	r3, [r5, #20]
 80078ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80078ee:	616b      	str	r3, [r5, #20]
 80078f0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80078f4:	f3bf 8f6f 	isb	sy
	HAL_Init();
 80078f8:	f7f8 febe 	bl	8000678 <HAL_Init>
	SystemClock_Config();
 80078fc:	4620      	mov	r0, r4
 80078fe:	f7ff fcef 	bl	80072e0 <_ZN11BusAnalizer18SystemClock_ConfigEv>
	MX_GPIO_Init();
 8007902:	4620      	mov	r0, r4
 8007904:	f7ff fbf0 	bl	80070e8 <_ZN11BusAnalizer12MX_GPIO_InitEv>
	MX_FDCAN1_Init();
 8007908:	4620      	mov	r0, r4
 800790a:	f7ff fd71 	bl	80073f0 <_ZN11BusAnalizer14MX_FDCAN1_InitEv>
	MX_FDCAN2_Init();
 800790e:	4620      	mov	r0, r4
 8007910:	f7ff fdd6 	bl	80074c0 <_ZN11BusAnalizer14MX_FDCAN2_InitEv>
	MX_I2C1_Init();
 8007914:	4620      	mov	r0, r4
 8007916:	f7ff fe25 	bl	8007564 <_ZN11BusAnalizer12MX_I2C1_InitEv>
	MX_RTC_Init();
 800791a:	4620      	mov	r0, r4
 800791c:	f7ff fe60 	bl	80075e0 <_ZN11BusAnalizer11MX_RTC_InitEv>
	MX_SPI1_Init();
 8007920:	4620      	mov	r0, r4
 8007922:	f7ff feb3 	bl	800768c <_ZN11BusAnalizer12MX_SPI1_InitEv>
	MX_USART1_UART_Init();
 8007926:	4620      	mov	r0, r4
 8007928:	f7ff ff50 	bl	80077cc <_ZN11BusAnalizer19MX_USART1_UART_InitEv>
	MX_TIM2_Init();
 800792c:	4620      	mov	r0, r4
 800792e:	f7ff feed 	bl	800770c <_ZN11BusAnalizer12MX_TIM2_InitEv>
	MX_USB_DEVICE_Init();
 8007932:	f000 fb07 	bl	8007f44 <MX_USB_DEVICE_Init>
	GPIOA->ODR &= 0xffe7;
 8007936:	4a0b      	ldr	r2, [pc, #44]	; (8007964 <_ZN11BusAnalizerC1Ev+0x108>)
 8007938:	6953      	ldr	r3, [r2, #20]
 800793a:	f023 0318 	bic.w	r3, r3, #24
 800793e:	041b      	lsls	r3, r3, #16
 8007940:	0c1b      	lsrs	r3, r3, #16
 8007942:	6153      	str	r3, [r2, #20]
	GPIOB->ODR ^=0x0003;
 8007944:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007948:	6953      	ldr	r3, [r2, #20]
 800794a:	f083 0303 	eor.w	r3, r3, #3
 800794e:	6153      	str	r3, [r2, #20]
	ui32CounterTransmisionErrorCAN1 =0;
 8007950:	2300      	movs	r3, #0
 8007952:	f8c4 30c4 	str.w	r3, [r4, #196]	; 0xc4
	HAL_TIM_Base_Start(&htim2);
 8007956:	4804      	ldr	r0, [pc, #16]	; (8007968 <_ZN11BusAnalizerC1Ev+0x10c>)
 8007958:	f7fc fc28 	bl	80041ac <HAL_TIM_Base_Start>
}
 800795c:	4620      	mov	r0, r4
 800795e:	bd38      	pop	{r3, r4, r5, pc}
 8007960:	e000ed00 	.word	0xe000ed00
 8007964:	58020000 	.word	0x58020000
 8007968:	200002ac 	.word	0x200002ac

0800796c <_Z41__static_initialization_and_destruction_0ii>:
  /* Infinite loop */
  while (1)
  {
	sBussAnalizer.Run();
  }
}
 800796c:	2801      	cmp	r0, #1
 800796e:	d000      	beq.n	8007972 <_Z41__static_initialization_and_destruction_0ii+0x6>
 8007970:	4770      	bx	lr
 8007972:	b508      	push	{r3, lr}
 8007974:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007978:	4299      	cmp	r1, r3
 800797a:	d000      	beq.n	800797e <_Z41__static_initialization_and_destruction_0ii+0x12>
 800797c:	bd08      	pop	{r3, pc}
BusAnalizer sBussAnalizer;
 800797e:	4802      	ldr	r0, [pc, #8]	; (8007988 <_Z41__static_initialization_and_destruction_0ii+0x1c>)
 8007980:	f7ff ff6c 	bl	800785c <_ZN11BusAnalizerC1Ev>
	AGpio(void) {;};
 8007984:	e7fa      	b.n	800797c <_Z41__static_initialization_and_destruction_0ii+0x10>
 8007986:	bf00      	nop
 8007988:	20000524 	.word	0x20000524

0800798c <HAL_FDCAN_RxFifo0Callback>:
  GPIOB->ODR ^=0x2;
 800798c:	4a14      	ldr	r2, [pc, #80]	; (80079e0 <HAL_FDCAN_RxFifo0Callback+0x54>)
 800798e:	6953      	ldr	r3, [r2, #20]
 8007990:	f083 0302 	eor.w	r3, r3, #2
 8007994:	6153      	str	r3, [r2, #20]
  if((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET)
 8007996:	f011 0f01 	tst.w	r1, #1
 800799a:	d100      	bne.n	800799e <HAL_FDCAN_RxFifo0Callback+0x12>
 800799c:	4770      	bx	lr
{
 800799e:	b510      	push	{r4, lr}
 80079a0:	4604      	mov	r4, r0
    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, sBussAnalizer.GetRxHeadearPointer(), sBussAnalizer.GetRxDataPointer()) != HAL_OK)
 80079a2:	4a10      	ldr	r2, [pc, #64]	; (80079e4 <HAL_FDCAN_RxFifo0Callback+0x58>)
 80079a4:	f502 7351 	add.w	r3, r2, #836	; 0x344
 80079a8:	f502 7247 	add.w	r2, r2, #796	; 0x31c
 80079ac:	2140      	movs	r1, #64	; 0x40
 80079ae:	f7f9 f803 	bl	80009b8 <HAL_FDCAN_GetRxMessage>
 80079b2:	b970      	cbnz	r0, 80079d2 <HAL_FDCAN_RxFifo0Callback+0x46>
    sBussAnalizer.SetTimerValueRxFifo0(__HAL_TIM_GET_COUNTER(&htim2));
 80079b4:	4b0b      	ldr	r3, [pc, #44]	; (80079e4 <HAL_FDCAN_RxFifo0Callback+0x58>)
 80079b6:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 80079ba:	6a52      	ldr	r2, [r2, #36]	; 0x24
  void MX_USART1_UART_Init(void);
  void MX_GPIO_Init(void);
  void Error_Handler(void);
  FDCAN_RxHeaderTypeDef *GetRxHeadearPointer(void){ return &(this->RxHeader);};
  uint8_t *GetRxDataPointer(void){return this->RxData;};
  void SetTimerValueRxFifo0(uint32_t lui32TimerValue){ui32TimerValue=lui32TimerValue;};
 80079bc:	f8c3 23e8 	str.w	r2, [r3, #1000]	; 0x3e8
  void SetRequesttoUsbCAN1(bool ub){ui8SetRequestToUsbCAN1 =ub;}
 80079c0:	2101      	movs	r1, #1
 80079c2:	f883 13f0 	strb.w	r1, [r3, #1008]	; 0x3f0
    if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 80079c6:	2200      	movs	r2, #0
 80079c8:	4620      	mov	r0, r4
 80079ca:	f7f9 f8d9 	bl	8000b80 <HAL_FDCAN_ActivateNotification>
 80079ce:	b918      	cbnz	r0, 80079d8 <HAL_FDCAN_RxFifo0Callback+0x4c>
}
 80079d0:	bd10      	pop	{r4, pc}
    Error_Handler();
 80079d2:	f000 fab5 	bl	8007f40 <Error_Handler>
 80079d6:	e7ed      	b.n	80079b4 <HAL_FDCAN_RxFifo0Callback+0x28>
      Error_Handler();
 80079d8:	f000 fab2 	bl	8007f40 <Error_Handler>
}
 80079dc:	e7f8      	b.n	80079d0 <HAL_FDCAN_RxFifo0Callback+0x44>
 80079de:	bf00      	nop
 80079e0:	58020400 	.word	0x58020400
 80079e4:	20000208 	.word	0x20000208

080079e8 <HAL_TIM_PeriodElapsedCallback>:
{
 80079e8:	b510      	push	{r4, lr}
 80079ea:	4604      	mov	r4, r0
  if (htim->Instance == TIM1) {
 80079ec:	6802      	ldr	r2, [r0, #0]
 80079ee:	4b10      	ldr	r3, [pc, #64]	; (8007a30 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80079f0:	429a      	cmp	r2, r3
 80079f2:	d004      	beq.n	80079fe <HAL_TIM_PeriodElapsedCallback+0x16>
  if (htim->Instance == TIM1) {
 80079f4:	6822      	ldr	r2, [r4, #0]
 80079f6:	4b0e      	ldr	r3, [pc, #56]	; (8007a30 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80079f8:	429a      	cmp	r2, r3
 80079fa:	d003      	beq.n	8007a04 <HAL_TIM_PeriodElapsedCallback+0x1c>
}
 80079fc:	bd10      	pop	{r4, pc}
    HAL_IncTick();
 80079fe:	f7f8 fe69 	bl	80006d4 <HAL_IncTick>
 8007a02:	e7f7      	b.n	80079f4 <HAL_TIM_PeriodElapsedCallback+0xc>
  void IncrementMessageTrigger(void){ui16MessageTrigger++;};
 8007a04:	4a0b      	ldr	r2, [pc, #44]	; (8007a34 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8007a06:	f8b2 33dc 	ldrh.w	r3, [r2, #988]	; 0x3dc
 8007a0a:	3301      	adds	r3, #1
 8007a0c:	b29b      	uxth	r3, r3
 8007a0e:	f8a2 33dc 	strh.w	r3, [r2, #988]	; 0x3dc
	    if ((sBussAnalizer.Getui16MessageTrigger()%5) == 0)
 8007a12:	4a09      	ldr	r2, [pc, #36]	; (8007a38 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8007a14:	fba2 1203 	umull	r1, r2, r2, r3
 8007a18:	0892      	lsrs	r2, r2, #2
 8007a1a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8007a1e:	1a9b      	subs	r3, r3, r2
 8007a20:	b29b      	uxth	r3, r3
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d1ea      	bne.n	80079fc <HAL_TIM_PeriodElapsedCallback+0x14>
  uint16_t Getui16MessageTrigger(void){return ui16MessageTrigger;};
  void SetMessageTriggerFlag(bool lbMessageflag){ui16MessageTriggerFlag = lbMessageflag;};
 8007a26:	4b03      	ldr	r3, [pc, #12]	; (8007a34 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8007a28:	2201      	movs	r2, #1
 8007a2a:	f883 23e5 	strb.w	r2, [r3, #997]	; 0x3e5
}
 8007a2e:	e7e5      	b.n	80079fc <HAL_TIM_PeriodElapsedCallback+0x14>
 8007a30:	40010000 	.word	0x40010000
 8007a34:	20000208 	.word	0x20000208
 8007a38:	cccccccd 	.word	0xcccccccd

08007a3c <main>:
{
 8007a3c:	b508      	push	{r3, lr}
	sBussAnalizer.Run();
 8007a3e:	4802      	ldr	r0, [pc, #8]	; (8007a48 <main+0xc>)
 8007a40:	f7ff fbc8 	bl	80071d4 <_ZN11BusAnalizer3RunEv>
  while (1)
 8007a44:	e7fb      	b.n	8007a3e <main+0x2>
 8007a46:	bf00      	nop
 8007a48:	20000524 	.word	0x20000524

08007a4c <_GLOBAL__sub_I__ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef>:
}
 8007a4c:	b508      	push	{r3, lr}
 8007a4e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8007a52:	2001      	movs	r0, #1
 8007a54:	f7ff ff8a 	bl	800796c <_Z41__static_initialization_and_destruction_0ii>
 8007a58:	bd08      	pop	{r3, pc}

08007a5a <_GLOBAL__sub_D__ZN5AGpio4InitEP12GPIO_TypeDefP17AGPIO_InitTypeDef>:
 8007a5a:	b508      	push	{r3, lr}
 8007a5c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8007a60:	2000      	movs	r0, #0
 8007a62:	f7ff ff83 	bl	800796c <_Z41__static_initialization_and_destruction_0ii>
 8007a66:	bd08      	pop	{r3, pc}

08007a68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007a68:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007a6a:	4b07      	ldr	r3, [pc, #28]	; (8007a88 <HAL_MspInit+0x20>)
 8007a6c:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8007a70:	f042 0202 	orr.w	r2, r2, #2
 8007a74:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8007a78:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8007a7c:	f003 0302 	and.w	r3, r3, #2
 8007a80:	9301      	str	r3, [sp, #4]
 8007a82:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007a84:	b002      	add	sp, #8
 8007a86:	4770      	bx	lr
 8007a88:	58024400 	.word	0x58024400

08007a8c <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8007a8c:	b510      	push	{r4, lr}
 8007a8e:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007a90:	2300      	movs	r3, #0
 8007a92:	9305      	str	r3, [sp, #20]
 8007a94:	9306      	str	r3, [sp, #24]
 8007a96:	9307      	str	r3, [sp, #28]
 8007a98:	9308      	str	r3, [sp, #32]
 8007a9a:	9309      	str	r3, [sp, #36]	; 0x24
  if(hfdcan->Instance==FDCAN1)
 8007a9c:	6803      	ldr	r3, [r0, #0]
 8007a9e:	4a3c      	ldr	r2, [pc, #240]	; (8007b90 <HAL_FDCAN_MspInit+0x104>)
 8007aa0:	4293      	cmp	r3, r2
 8007aa2:	d004      	beq.n	8007aae <HAL_FDCAN_MspInit+0x22>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
  else if(hfdcan->Instance==FDCAN2)
 8007aa4:	4a3b      	ldr	r2, [pc, #236]	; (8007b94 <HAL_FDCAN_MspInit+0x108>)
 8007aa6:	4293      	cmp	r3, r2
 8007aa8:	d041      	beq.n	8007b2e <HAL_FDCAN_MspInit+0xa2>
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }

}
 8007aaa:	b00a      	add	sp, #40	; 0x28
 8007aac:	bd10      	pop	{r4, pc}
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8007aae:	4a3a      	ldr	r2, [pc, #232]	; (8007b98 <HAL_FDCAN_MspInit+0x10c>)
 8007ab0:	6813      	ldr	r3, [r2, #0]
 8007ab2:	3301      	adds	r3, #1
 8007ab4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8007ab6:	2b01      	cmp	r3, #1
 8007ab8:	d02b      	beq.n	8007b12 <HAL_FDCAN_MspInit+0x86>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007aba:	4b38      	ldr	r3, [pc, #224]	; (8007b9c <HAL_FDCAN_MspInit+0x110>)
 8007abc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8007ac0:	f042 0201 	orr.w	r2, r2, #1
 8007ac4:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8007ac8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007acc:	f003 0301 	and.w	r3, r3, #1
 8007ad0:	9302      	str	r3, [sp, #8]
 8007ad2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8007ad4:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8007ad8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007ada:	2302      	movs	r3, #2
 8007adc:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007ade:	2400      	movs	r4, #0
 8007ae0:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007ae2:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8007ae4:	2309      	movs	r3, #9
 8007ae6:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007ae8:	a905      	add	r1, sp, #20
 8007aea:	482d      	ldr	r0, [pc, #180]	; (8007ba0 <HAL_FDCAN_MspInit+0x114>)
 8007aec:	f7f9 fa36 	bl	8000f5c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8007af0:	4622      	mov	r2, r4
 8007af2:	4621      	mov	r1, r4
 8007af4:	2013      	movs	r0, #19
 8007af6:	f7f8 fe2b 	bl	8000750 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8007afa:	2013      	movs	r0, #19
 8007afc:	f7f8 fe5a 	bl	80007b4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 0, 0);
 8007b00:	4622      	mov	r2, r4
 8007b02:	4621      	mov	r1, r4
 8007b04:	2015      	movs	r0, #21
 8007b06:	f7f8 fe23 	bl	8000750 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8007b0a:	2015      	movs	r0, #21
 8007b0c:	f7f8 fe52 	bl	80007b4 <HAL_NVIC_EnableIRQ>
 8007b10:	e7cb      	b.n	8007aaa <HAL_FDCAN_MspInit+0x1e>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8007b12:	4b22      	ldr	r3, [pc, #136]	; (8007b9c <HAL_FDCAN_MspInit+0x110>)
 8007b14:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
 8007b18:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007b1c:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
 8007b20:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8007b24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b28:	9301      	str	r3, [sp, #4]
 8007b2a:	9b01      	ldr	r3, [sp, #4]
 8007b2c:	e7c5      	b.n	8007aba <HAL_FDCAN_MspInit+0x2e>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8007b2e:	4a1a      	ldr	r2, [pc, #104]	; (8007b98 <HAL_FDCAN_MspInit+0x10c>)
 8007b30:	6813      	ldr	r3, [r2, #0]
 8007b32:	3301      	adds	r3, #1
 8007b34:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8007b36:	2b01      	cmp	r3, #1
 8007b38:	d01b      	beq.n	8007b72 <HAL_FDCAN_MspInit+0xe6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007b3a:	4b18      	ldr	r3, [pc, #96]	; (8007b9c <HAL_FDCAN_MspInit+0x110>)
 8007b3c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8007b40:	f042 0202 	orr.w	r2, r2, #2
 8007b44:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8007b48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007b4c:	f003 0302 	and.w	r3, r3, #2
 8007b50:	9304      	str	r3, [sp, #16]
 8007b52:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8007b54:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8007b58:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007b5a:	2302      	movs	r3, #2
 8007b5c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b5e:	2300      	movs	r3, #0
 8007b60:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007b62:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8007b64:	2309      	movs	r3, #9
 8007b66:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007b68:	a905      	add	r1, sp, #20
 8007b6a:	480e      	ldr	r0, [pc, #56]	; (8007ba4 <HAL_FDCAN_MspInit+0x118>)
 8007b6c:	f7f9 f9f6 	bl	8000f5c <HAL_GPIO_Init>
}
 8007b70:	e79b      	b.n	8007aaa <HAL_FDCAN_MspInit+0x1e>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8007b72:	4b0a      	ldr	r3, [pc, #40]	; (8007b9c <HAL_FDCAN_MspInit+0x110>)
 8007b74:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
 8007b78:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007b7c:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
 8007b80:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8007b84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b88:	9303      	str	r3, [sp, #12]
 8007b8a:	9b03      	ldr	r3, [sp, #12]
 8007b8c:	e7d5      	b.n	8007b3a <HAL_FDCAN_MspInit+0xae>
 8007b8e:	bf00      	nop
 8007b90:	4000a000 	.word	0x4000a000
 8007b94:	4000a400 	.word	0x4000a400
 8007b98:	20000604 	.word	0x20000604
 8007b9c:	58024400 	.word	0x58024400
 8007ba0:	58020000 	.word	0x58020000
 8007ba4:	58020400 	.word	0x58020400

08007ba8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8007ba8:	b510      	push	{r4, lr}
 8007baa:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007bac:	2300      	movs	r3, #0
 8007bae:	9303      	str	r3, [sp, #12]
 8007bb0:	9304      	str	r3, [sp, #16]
 8007bb2:	9305      	str	r3, [sp, #20]
 8007bb4:	9306      	str	r3, [sp, #24]
 8007bb6:	9307      	str	r3, [sp, #28]
  if(hi2c->Instance==I2C1)
 8007bb8:	6802      	ldr	r2, [r0, #0]
 8007bba:	4b16      	ldr	r3, [pc, #88]	; (8007c14 <HAL_I2C_MspInit+0x6c>)
 8007bbc:	429a      	cmp	r2, r3
 8007bbe:	d001      	beq.n	8007bc4 <HAL_I2C_MspInit+0x1c>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8007bc0:	b008      	add	sp, #32
 8007bc2:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007bc4:	4c14      	ldr	r4, [pc, #80]	; (8007c18 <HAL_I2C_MspInit+0x70>)
 8007bc6:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8007bca:	f043 0302 	orr.w	r3, r3, #2
 8007bce:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8007bd2:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8007bd6:	f003 0302 	and.w	r3, r3, #2
 8007bda:	9301      	str	r3, [sp, #4]
 8007bdc:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8007bde:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8007be2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007be4:	2312      	movs	r3, #18
 8007be6:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007be8:	2300      	movs	r3, #0
 8007bea:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007bec:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8007bee:	2304      	movs	r3, #4
 8007bf0:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007bf2:	a903      	add	r1, sp, #12
 8007bf4:	4809      	ldr	r0, [pc, #36]	; (8007c1c <HAL_I2C_MspInit+0x74>)
 8007bf6:	f7f9 f9b1 	bl	8000f5c <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8007bfa:	f8d4 30e8 	ldr.w	r3, [r4, #232]	; 0xe8
 8007bfe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007c02:	f8c4 30e8 	str.w	r3, [r4, #232]	; 0xe8
 8007c06:	f8d4 30e8 	ldr.w	r3, [r4, #232]	; 0xe8
 8007c0a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007c0e:	9302      	str	r3, [sp, #8]
 8007c10:	9b02      	ldr	r3, [sp, #8]
}
 8007c12:	e7d5      	b.n	8007bc0 <HAL_I2C_MspInit+0x18>
 8007c14:	40005400 	.word	0x40005400
 8007c18:	58024400 	.word	0x58024400
 8007c1c:	58020400 	.word	0x58020400

08007c20 <HAL_RTC_MspInit>:
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
  if(hrtc->Instance==RTC)
 8007c20:	6802      	ldr	r2, [r0, #0]
 8007c22:	4b05      	ldr	r3, [pc, #20]	; (8007c38 <HAL_RTC_MspInit+0x18>)
 8007c24:	429a      	cmp	r2, r3
 8007c26:	d000      	beq.n	8007c2a <HAL_RTC_MspInit+0xa>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8007c28:	4770      	bx	lr
    __HAL_RCC_RTC_ENABLE();
 8007c2a:	4a04      	ldr	r2, [pc, #16]	; (8007c3c <HAL_RTC_MspInit+0x1c>)
 8007c2c:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8007c2e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007c32:	6713      	str	r3, [r2, #112]	; 0x70
}
 8007c34:	e7f8      	b.n	8007c28 <HAL_RTC_MspInit+0x8>
 8007c36:	bf00      	nop
 8007c38:	58004000 	.word	0x58004000
 8007c3c:	58024400 	.word	0x58024400

08007c40 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8007c40:	b500      	push	{lr}
 8007c42:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007c44:	2300      	movs	r3, #0
 8007c46:	9303      	str	r3, [sp, #12]
 8007c48:	9304      	str	r3, [sp, #16]
 8007c4a:	9305      	str	r3, [sp, #20]
 8007c4c:	9306      	str	r3, [sp, #24]
 8007c4e:	9307      	str	r3, [sp, #28]
  if(hspi->Instance==SPI1)
 8007c50:	6802      	ldr	r2, [r0, #0]
 8007c52:	4b16      	ldr	r3, [pc, #88]	; (8007cac <HAL_SPI_MspInit+0x6c>)
 8007c54:	429a      	cmp	r2, r3
 8007c56:	d002      	beq.n	8007c5e <HAL_SPI_MspInit+0x1e>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8007c58:	b009      	add	sp, #36	; 0x24
 8007c5a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_SPI1_CLK_ENABLE();
 8007c5e:	4b14      	ldr	r3, [pc, #80]	; (8007cb0 <HAL_SPI_MspInit+0x70>)
 8007c60:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8007c64:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007c68:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 8007c6c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8007c70:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8007c74:	9201      	str	r2, [sp, #4]
 8007c76:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007c78:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8007c7c:	f042 0201 	orr.w	r2, r2, #1
 8007c80:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8007c84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007c88:	f003 0301 	and.w	r3, r3, #1
 8007c8c:	9302      	str	r3, [sp, #8]
 8007c8e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8007c90:	23e0      	movs	r3, #224	; 0xe0
 8007c92:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c94:	2302      	movs	r3, #2
 8007c96:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c98:	2300      	movs	r3, #0
 8007c9a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007c9c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8007c9e:	2305      	movs	r3, #5
 8007ca0:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007ca2:	a903      	add	r1, sp, #12
 8007ca4:	4803      	ldr	r0, [pc, #12]	; (8007cb4 <HAL_SPI_MspInit+0x74>)
 8007ca6:	f7f9 f959 	bl	8000f5c <HAL_GPIO_Init>
}
 8007caa:	e7d5      	b.n	8007c58 <HAL_SPI_MspInit+0x18>
 8007cac:	40013000 	.word	0x40013000
 8007cb0:	58024400 	.word	0x58024400
 8007cb4:	58020000 	.word	0x58020000

08007cb8 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 8007cb8:	6803      	ldr	r3, [r0, #0]
 8007cba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007cbe:	d000      	beq.n	8007cc2 <HAL_TIM_Base_MspInit+0xa>
 8007cc0:	4770      	bx	lr
{
 8007cc2:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8007cc4:	4b07      	ldr	r3, [pc, #28]	; (8007ce4 <HAL_TIM_Base_MspInit+0x2c>)
 8007cc6:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8007cca:	f042 0201 	orr.w	r2, r2, #1
 8007cce:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8007cd2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8007cd6:	f003 0301 	and.w	r3, r3, #1
 8007cda:	9301      	str	r3, [sp, #4]
 8007cdc:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8007cde:	b002      	add	sp, #8
 8007ce0:	4770      	bx	lr
 8007ce2:	bf00      	nop
 8007ce4:	58024400 	.word	0x58024400

08007ce8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007ce8:	b500      	push	{lr}
 8007cea:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007cec:	2300      	movs	r3, #0
 8007cee:	9303      	str	r3, [sp, #12]
 8007cf0:	9304      	str	r3, [sp, #16]
 8007cf2:	9305      	str	r3, [sp, #20]
 8007cf4:	9306      	str	r3, [sp, #24]
 8007cf6:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART1)
 8007cf8:	6802      	ldr	r2, [r0, #0]
 8007cfa:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007cfe:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
 8007d02:	429a      	cmp	r2, r3
 8007d04:	d002      	beq.n	8007d0c <HAL_UART_MspInit+0x24>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8007d06:	b009      	add	sp, #36	; 0x24
 8007d08:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_USART1_CLK_ENABLE();
 8007d0c:	4b13      	ldr	r3, [pc, #76]	; (8007d5c <HAL_UART_MspInit+0x74>)
 8007d0e:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8007d12:	f042 0210 	orr.w	r2, r2, #16
 8007d16:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 8007d1a:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8007d1e:	f002 0210 	and.w	r2, r2, #16
 8007d22:	9201      	str	r2, [sp, #4]
 8007d24:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007d26:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8007d2a:	f042 0201 	orr.w	r2, r2, #1
 8007d2e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8007d32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007d36:	f003 0301 	and.w	r3, r3, #1
 8007d3a:	9302      	str	r3, [sp, #8]
 8007d3c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8007d3e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8007d42:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007d44:	2302      	movs	r3, #2
 8007d46:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007d48:	2300      	movs	r3, #0
 8007d4a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007d4c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8007d4e:	2307      	movs	r3, #7
 8007d50:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007d52:	a903      	add	r1, sp, #12
 8007d54:	4802      	ldr	r0, [pc, #8]	; (8007d60 <HAL_UART_MspInit+0x78>)
 8007d56:	f7f9 f901 	bl	8000f5c <HAL_GPIO_Init>
}
 8007d5a:	e7d4      	b.n	8007d06 <HAL_UART_MspInit+0x1e>
 8007d5c:	58024400 	.word	0x58024400
 8007d60:	58020000 	.word	0x58020000

08007d64 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007d64:	b500      	push	{lr}
 8007d66:	b08b      	sub	sp, #44	; 0x2c
 8007d68:	4601      	mov	r1, r0
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	2019      	movs	r0, #25
 8007d6e:	f7f8 fcef 	bl	8000750 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8007d72:	2019      	movs	r0, #25
 8007d74:	f7f8 fd1e 	bl	80007b4 <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8007d78:	4b16      	ldr	r3, [pc, #88]	; (8007dd4 <HAL_InitTick+0x70>)
 8007d7a:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8007d7e:	f042 0201 	orr.w	r2, r2, #1
 8007d82:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 8007d86:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8007d8a:	f003 0301 	and.w	r3, r3, #1
 8007d8e:	9300      	str	r3, [sp, #0]
 8007d90:	9b00      	ldr	r3, [sp, #0]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8007d92:	a901      	add	r1, sp, #4
 8007d94:	a802      	add	r0, sp, #8
 8007d96:	f7fa fe5d 	bl	8002a54 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8007d9a:	f7fa fe49 	bl	8002a30 <HAL_RCC_GetPCLK2Freq>
 8007d9e:	0043      	lsls	r3, r0, #1

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8007da0:	480d      	ldr	r0, [pc, #52]	; (8007dd8 <HAL_InitTick+0x74>)
 8007da2:	fba0 2303 	umull	r2, r3, r0, r3
 8007da6:	0c9b      	lsrs	r3, r3, #18
 8007da8:	3b01      	subs	r3, #1

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8007daa:	480c      	ldr	r0, [pc, #48]	; (8007ddc <HAL_InitTick+0x78>)
 8007dac:	4a0c      	ldr	r2, [pc, #48]	; (8007de0 <HAL_InitTick+0x7c>)
 8007dae:	6002      	str	r2, [r0, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8007db0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8007db4:	60c2      	str	r2, [r0, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8007db6:	6043      	str	r3, [r0, #4]
  htim1.Init.ClockDivision = 0;
 8007db8:	2300      	movs	r3, #0
 8007dba:	6103      	str	r3, [r0, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007dbc:	6083      	str	r3, [r0, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8007dbe:	f7fc fb87 	bl	80044d0 <HAL_TIM_Base_Init>
 8007dc2:	b118      	cbz	r0, 8007dcc <HAL_InitTick+0x68>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
  }

  /* Return function status */
  return HAL_ERROR;
 8007dc4:	2001      	movs	r0, #1
}
 8007dc6:	b00b      	add	sp, #44	; 0x2c
 8007dc8:	f85d fb04 	ldr.w	pc, [sp], #4
    return HAL_TIM_Base_Start_IT(&htim1);
 8007dcc:	4803      	ldr	r0, [pc, #12]	; (8007ddc <HAL_InitTick+0x78>)
 8007dce:	f7fc fa0b 	bl	80041e8 <HAL_TIM_Base_Start_IT>
 8007dd2:	e7f8      	b.n	8007dc6 <HAL_InitTick+0x62>
 8007dd4:	58024400 	.word	0x58024400
 8007dd8:	431bde83 	.word	0x431bde83
 8007ddc:	2000061c 	.word	0x2000061c
 8007de0:	40010000 	.word	0x40010000

08007de4 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8007de4:	4770      	bx	lr

08007de6 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007de6:	e7fe      	b.n	8007de6 <HardFault_Handler>

08007de8 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007de8:	e7fe      	b.n	8007de8 <MemManage_Handler>

08007dea <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007dea:	e7fe      	b.n	8007dea <BusFault_Handler>

08007dec <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007dec:	e7fe      	b.n	8007dec <UsageFault_Handler>

08007dee <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007dee:	4770      	bx	lr

08007df0 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007df0:	4770      	bx	lr

08007df2 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007df2:	4770      	bx	lr

08007df4 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8007df4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8007df6:	4802      	ldr	r0, [pc, #8]	; (8007e00 <FDCAN1_IT0_IRQHandler+0xc>)
 8007df8:	f7f8 ff1a 	bl	8000c30 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8007dfc:	bd08      	pop	{r3, pc}
 8007dfe:	bf00      	nop
 8007e00:	2000020c 	.word	0x2000020c

08007e04 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 8007e04:	b508      	push	{r3, lr}
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8007e06:	4802      	ldr	r0, [pc, #8]	; (8007e10 <FDCAN1_IT1_IRQHandler+0xc>)
 8007e08:	f7f8 ff12 	bl	8000c30 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 8007e0c:	bd08      	pop	{r3, pc}
 8007e0e:	bf00      	nop
 8007e10:	2000020c 	.word	0x2000020c

08007e14 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8007e14:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8007e16:	4802      	ldr	r0, [pc, #8]	; (8007e20 <TIM1_UP_IRQHandler+0xc>)
 8007e18:	f7fc fa0d 	bl	8004236 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8007e1c:	bd08      	pop	{r3, pc}
 8007e1e:	bf00      	nop
 8007e20:	2000061c 	.word	0x2000061c

08007e24 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8007e24:	b508      	push	{r3, lr}
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8007e26:	4802      	ldr	r0, [pc, #8]	; (8007e30 <OTG_HS_IRQHandler+0xc>)
 8007e28:	f7f9 fc0a 	bl	8001640 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8007e2c:	bd08      	pop	{r3, pc}
 8007e2e:	bf00      	nop
 8007e30:	20001938 	.word	0x20001938

08007e34 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007e34:	b570      	push	{r4, r5, r6, lr}
 8007e36:	460c      	mov	r4, r1
 8007e38:	4616      	mov	r6, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007e3a:	2500      	movs	r5, #0
 8007e3c:	42b5      	cmp	r5, r6
 8007e3e:	da07      	bge.n	8007e50 <_read+0x1c>
	{
		*ptr++ = __io_getchar();
 8007e40:	f3af 8000 	nop.w
 8007e44:	4621      	mov	r1, r4
 8007e46:	f801 0b01 	strb.w	r0, [r1], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007e4a:	3501      	adds	r5, #1
		*ptr++ = __io_getchar();
 8007e4c:	460c      	mov	r4, r1
 8007e4e:	e7f5      	b.n	8007e3c <_read+0x8>
	}

return len;
}
 8007e50:	4630      	mov	r0, r6
 8007e52:	bd70      	pop	{r4, r5, r6, pc}

08007e54 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8007e54:	b570      	push	{r4, r5, r6, lr}
 8007e56:	460c      	mov	r4, r1
 8007e58:	4616      	mov	r6, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007e5a:	2500      	movs	r5, #0
 8007e5c:	42b5      	cmp	r5, r6
 8007e5e:	da05      	bge.n	8007e6c <_write+0x18>
	{
		__io_putchar(*ptr++);
 8007e60:	f814 0b01 	ldrb.w	r0, [r4], #1
 8007e64:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007e68:	3501      	adds	r5, #1
 8007e6a:	e7f7      	b.n	8007e5c <_write+0x8>
	}
	return len;
}
 8007e6c:	4630      	mov	r0, r6
 8007e6e:	bd70      	pop	{r4, r5, r6, pc}

08007e70 <_sbrk>:

caddr_t _sbrk(int incr)
{
 8007e70:	b508      	push	{r3, lr}
 8007e72:	4603      	mov	r3, r0
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8007e74:	4a0b      	ldr	r2, [pc, #44]	; (8007ea4 <_sbrk+0x34>)
 8007e76:	6812      	ldr	r2, [r2, #0]
 8007e78:	b142      	cbz	r2, 8007e8c <_sbrk+0x1c>
		heap_end = &end;

	prev_heap_end = heap_end;
 8007e7a:	4a0a      	ldr	r2, [pc, #40]	; (8007ea4 <_sbrk+0x34>)
 8007e7c:	6810      	ldr	r0, [r2, #0]
	if (heap_end + incr > stack_ptr)
 8007e7e:	4403      	add	r3, r0
 8007e80:	466a      	mov	r2, sp
 8007e82:	4293      	cmp	r3, r2
 8007e84:	d806      	bhi.n	8007e94 <_sbrk+0x24>
//		abort();
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 8007e86:	4a07      	ldr	r2, [pc, #28]	; (8007ea4 <_sbrk+0x34>)
 8007e88:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 8007e8a:	bd08      	pop	{r3, pc}
		heap_end = &end;
 8007e8c:	4a05      	ldr	r2, [pc, #20]	; (8007ea4 <_sbrk+0x34>)
 8007e8e:	4906      	ldr	r1, [pc, #24]	; (8007ea8 <_sbrk+0x38>)
 8007e90:	6011      	str	r1, [r2, #0]
 8007e92:	e7f2      	b.n	8007e7a <_sbrk+0xa>
		errno = ENOMEM;
 8007e94:	f000 fad4 	bl	8008440 <__errno>
 8007e98:	230c      	movs	r3, #12
 8007e9a:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8007e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8007ea0:	e7f3      	b.n	8007e8a <_sbrk+0x1a>
 8007ea2:	bf00      	nop
 8007ea4:	20000608 	.word	0x20000608
 8007ea8:	20001f50 	.word	0x20001f50

08007eac <_close>:

int _close(int file)
{
	return -1;
}
 8007eac:	f04f 30ff 	mov.w	r0, #4294967295
 8007eb0:	4770      	bx	lr

08007eb2 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8007eb2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007eb6:	604b      	str	r3, [r1, #4]
	return 0;
}
 8007eb8:	2000      	movs	r0, #0
 8007eba:	4770      	bx	lr

08007ebc <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8007ebc:	2001      	movs	r0, #1
 8007ebe:	4770      	bx	lr

08007ec0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8007ec0:	2000      	movs	r0, #0
 8007ec2:	4770      	bx	lr

08007ec4 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8007ec4:	4a18      	ldr	r2, [pc, #96]	; (8007f28 <SystemInit+0x64>)
 8007ec6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8007eca:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007ece:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8007ed2:	4b16      	ldr	r3, [pc, #88]	; (8007f2c <SystemInit+0x68>)
 8007ed4:	681a      	ldr	r2, [r3, #0]
 8007ed6:	f042 0201 	orr.w	r2, r2, #1
 8007eda:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8007edc:	2200      	movs	r2, #0
 8007ede:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8007ee0:	6818      	ldr	r0, [r3, #0]
 8007ee2:	4913      	ldr	r1, [pc, #76]	; (8007f30 <SystemInit+0x6c>)
 8007ee4:	4001      	ands	r1, r0
 8007ee6:	6019      	str	r1, [r3, #0]

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8007ee8:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8007eea:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8007eec:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 8007eee:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 8007ef0:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 8007ef2:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8007ef4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 8007ef6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8007ef8:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 8007efa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8007efc:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8007efe:	6819      	ldr	r1, [r3, #0]
 8007f00:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8007f04:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8007f06:	661a      	str	r2, [r3, #96]	; 0x60
  SCB->VTOR = FLASH_BANK2_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
#endif /* VECT_TAB_SRAM */

#else
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8007f08:	4b0a      	ldr	r3, [pc, #40]	; (8007f34 <SystemInit+0x70>)
 8007f0a:	681a      	ldr	r2, [r3, #0]
 8007f0c:	4b0a      	ldr	r3, [pc, #40]	; (8007f38 <SystemInit+0x74>)
 8007f0e:	4013      	ands	r3, r2
 8007f10:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007f14:	d202      	bcs.n	8007f1c <SystemInit+0x58>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8007f16:	4b09      	ldr	r3, [pc, #36]	; (8007f3c <SystemInit+0x78>)
 8007f18:	2201      	movs	r2, #1
 8007f1a:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007f1c:	4b02      	ldr	r3, [pc, #8]	; (8007f28 <SystemInit+0x64>)
 8007f1e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007f22:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8007f24:	4770      	bx	lr
 8007f26:	bf00      	nop
 8007f28:	e000ed00 	.word	0xe000ed00
 8007f2c:	58024400 	.word	0x58024400
 8007f30:	eaf6ed7f 	.word	0xeaf6ed7f
 8007f34:	5c001000 	.word	0x5c001000
 8007f38:	ffff0000 	.word	0xffff0000
 8007f3c:	51008108 	.word	0x51008108

08007f40 <Error_Handler>:

void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1);
 8007f40:	e7fe      	b.n	8007f40 <Error_Handler>
	...

08007f44 <MX_USB_DEVICE_Init>:
  /* USER CODE END Error_Handler_Debug */
}

void MX_USB_DEVICE_Init(void)
{
 8007f44:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 8007f46:	2201      	movs	r2, #1
 8007f48:	490e      	ldr	r1, [pc, #56]	; (8007f84 <MX_USB_DEVICE_Init+0x40>)
 8007f4a:	480f      	ldr	r0, [pc, #60]	; (8007f88 <MX_USB_DEVICE_Init+0x44>)
 8007f4c:	f7fe f87c 	bl	8006048 <USBD_Init>
 8007f50:	b980      	cbnz	r0, 8007f74 <MX_USB_DEVICE_Init+0x30>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 8007f52:	490e      	ldr	r1, [pc, #56]	; (8007f8c <MX_USB_DEVICE_Init+0x48>)
 8007f54:	480c      	ldr	r0, [pc, #48]	; (8007f88 <MX_USB_DEVICE_Init+0x44>)
 8007f56:	f7fe f8a1 	bl	800609c <USBD_RegisterClass>
 8007f5a:	b968      	cbnz	r0, 8007f78 <MX_USB_DEVICE_Init+0x34>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 8007f5c:	490c      	ldr	r1, [pc, #48]	; (8007f90 <MX_USB_DEVICE_Init+0x4c>)
 8007f5e:	480a      	ldr	r0, [pc, #40]	; (8007f88 <MX_USB_DEVICE_Init+0x44>)
 8007f60:	f7fe f82a 	bl	8005fb8 <USBD_CDC_RegisterInterface>
 8007f64:	b950      	cbnz	r0, 8007f7c <MX_USB_DEVICE_Init+0x38>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 8007f66:	4808      	ldr	r0, [pc, #32]	; (8007f88 <MX_USB_DEVICE_Init+0x44>)
 8007f68:	f7fe f8ba 	bl	80060e0 <USBD_Start>
 8007f6c:	b940      	cbnz	r0, 8007f80 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 8007f6e:	f7f9 ffb9 	bl	8001ee4 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007f72:	bd08      	pop	{r3, pc}
    Error_Handler();
 8007f74:	f7ff ffe4 	bl	8007f40 <Error_Handler>
    Error_Handler();
 8007f78:	f7ff ffe2 	bl	8007f40 <Error_Handler>
    Error_Handler();
 8007f7c:	f7ff ffe0 	bl	8007f40 <Error_Handler>
    Error_Handler();
 8007f80:	f7ff ffde 	bl	8007f40 <Error_Handler>
 8007f84:	20000168 	.word	0x20000168
 8007f88:	20000668 	.word	0x20000668
 8007f8c:	200000e0 	.word	0x200000e0
 8007f90:	20000120 	.word	0x20000120

08007f94 <CDC_DeInit_HS>:
static int8_t CDC_DeInit_HS(void)
{
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
  /* USER CODE END 9 */
}
 8007f94:	2000      	movs	r0, #0
 8007f96:	4770      	bx	lr

08007f98 <CDC_Control_HS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 10 */
}
 8007f98:	2000      	movs	r0, #0
 8007f9a:	4770      	bx	lr

08007f9c <CDC_TransmitCplt_HS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
}
 8007f9c:	2000      	movs	r0, #0
 8007f9e:	4770      	bx	lr

08007fa0 <CDC_Receive_HS>:
{
 8007fa0:	b510      	push	{r4, lr}
 8007fa2:	4601      	mov	r1, r0
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
 8007fa4:	4c04      	ldr	r4, [pc, #16]	; (8007fb8 <CDC_Receive_HS+0x18>)
 8007fa6:	4620      	mov	r0, r4
 8007fa8:	f7fe f815 	bl	8005fd6 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 8007fac:	4620      	mov	r0, r4
 8007fae:	f7fe f832 	bl	8006016 <USBD_CDC_ReceivePacket>
}
 8007fb2:	2000      	movs	r0, #0
 8007fb4:	bd10      	pop	{r4, pc}
 8007fb6:	bf00      	nop
 8007fb8:	20000668 	.word	0x20000668

08007fbc <CDC_Init_HS>:
{
 8007fbc:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 8007fbe:	4c06      	ldr	r4, [pc, #24]	; (8007fd8 <CDC_Init_HS+0x1c>)
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	4906      	ldr	r1, [pc, #24]	; (8007fdc <CDC_Init_HS+0x20>)
 8007fc4:	4620      	mov	r0, r4
 8007fc6:	f7fd fffe 	bl	8005fc6 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 8007fca:	4905      	ldr	r1, [pc, #20]	; (8007fe0 <CDC_Init_HS+0x24>)
 8007fcc:	4620      	mov	r0, r4
 8007fce:	f7fe f802 	bl	8005fd6 <USBD_CDC_SetRxBuffer>
}
 8007fd2:	2000      	movs	r0, #0
 8007fd4:	bd10      	pop	{r4, pc}
 8007fd6:	bf00      	nop
 8007fd8:	20000668 	.word	0x20000668
 8007fdc:	20001138 	.word	0x20001138
 8007fe0:	20000938 	.word	0x20000938

08007fe4 <CDC_Transmit_HS>:
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceHS.pClassData;
 8007fe4:	4b09      	ldr	r3, [pc, #36]	; (800800c <CDC_Transmit_HS+0x28>)
 8007fe6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
  if (hcdc->TxState != 0){
 8007fea:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
 8007fee:	b10b      	cbz	r3, 8007ff4 <CDC_Transmit_HS+0x10>
    return USBD_BUSY;
 8007ff0:	2001      	movs	r0, #1
}
 8007ff2:	4770      	bx	lr
{
 8007ff4:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, Buf, Len);
 8007ff6:	4c05      	ldr	r4, [pc, #20]	; (800800c <CDC_Transmit_HS+0x28>)
 8007ff8:	460a      	mov	r2, r1
 8007ffa:	4601      	mov	r1, r0
 8007ffc:	4620      	mov	r0, r4
 8007ffe:	f7fd ffe2 	bl	8005fc6 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceHS);
 8008002:	4620      	mov	r0, r4
 8008004:	f7fd ffed 	bl	8005fe2 <USBD_CDC_TransmitPacket>
}
 8008008:	bd10      	pop	{r4, pc}
 800800a:	bf00      	nop
 800800c:	20000668 	.word	0x20000668

08008010 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008010:	b530      	push	{r4, r5, lr}
 8008012:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008014:	2300      	movs	r3, #0
 8008016:	9303      	str	r3, [sp, #12]
 8008018:	9304      	str	r3, [sp, #16]
 800801a:	9305      	str	r3, [sp, #20]
 800801c:	9306      	str	r3, [sp, #24]
 800801e:	9307      	str	r3, [sp, #28]
  if(pcdHandle->Instance==USB_OTG_HS)
 8008020:	6802      	ldr	r2, [r0, #0]
 8008022:	4b1b      	ldr	r3, [pc, #108]	; (8008090 <HAL_PCD_MspInit+0x80>)
 8008024:	429a      	cmp	r2, r3
 8008026:	d001      	beq.n	800802c <HAL_PCD_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 8008028:	b009      	add	sp, #36	; 0x24
 800802a:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800802c:	4c19      	ldr	r4, [pc, #100]	; (8008094 <HAL_PCD_MspInit+0x84>)
 800802e:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8008032:	f043 0302 	orr.w	r3, r3, #2
 8008036:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 800803a:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 800803e:	f003 0302 	and.w	r3, r3, #2
 8008042:	9301      	str	r3, [sp, #4]
 8008044:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8008046:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800804a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800804c:	2302      	movs	r3, #2
 800804e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008050:	2500      	movs	r5, #0
 8008052:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008054:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG2_FS;
 8008056:	230c      	movs	r3, #12
 8008058:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800805a:	eb0d 0103 	add.w	r1, sp, r3
 800805e:	480e      	ldr	r0, [pc, #56]	; (8008098 <HAL_PCD_MspInit+0x88>)
 8008060:	f7f8 ff7c 	bl	8000f5c <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 8008064:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
 8008068:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800806c:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 8008070:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
 8008074:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008078:	9302      	str	r3, [sp, #8]
 800807a:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 800807c:	462a      	mov	r2, r5
 800807e:	4629      	mov	r1, r5
 8008080:	204d      	movs	r0, #77	; 0x4d
 8008082:	f7f8 fb65 	bl	8000750 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 8008086:	204d      	movs	r0, #77	; 0x4d
 8008088:	f7f8 fb94 	bl	80007b4 <HAL_NVIC_EnableIRQ>
}
 800808c:	e7cc      	b.n	8008028 <HAL_PCD_MspInit+0x18>
 800808e:	bf00      	nop
 8008090:	40040000 	.word	0x40040000
 8008094:	58024400 	.word	0x58024400
 8008098:	58020400 	.word	0x58020400

0800809c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800809c:	b508      	push	{r3, lr}
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800809e:	f500 7171 	add.w	r1, r0, #964	; 0x3c4
 80080a2:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 80080a6:	f7fe f830 	bl	800610a <USBD_LL_SetupStage>
}
 80080aa:	bd08      	pop	{r3, pc}

080080ac <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80080ac:	b508      	push	{r3, lr}
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80080ae:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 80080b2:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80080b6:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80080ba:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 80080be:	f7fe f850 	bl	8006162 <USBD_LL_DataOutStage>
}
 80080c2:	bd08      	pop	{r3, pc}

080080c4 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80080c4:	b508      	push	{r3, lr}
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80080c6:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 80080ca:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80080ce:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80080d0:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 80080d4:	f7fe f87e 	bl	80061d4 <USBD_LL_DataInStage>
}
 80080d8:	bd08      	pop	{r3, pc}

080080da <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80080da:	b508      	push	{r3, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80080dc:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 80080e0:	f7fe f914 	bl	800630c <USBD_LL_SOF>
}
 80080e4:	bd08      	pop	{r3, pc}

080080e6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80080e6:	b510      	push	{r4, lr}
 80080e8:	4604      	mov	r4, r0
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80080ea:	68c3      	ldr	r3, [r0, #12]
 80080ec:	b13b      	cbz	r3, 80080fe <HAL_PCD_ResetCallback+0x18>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80080ee:	2b02      	cmp	r3, #2
 80080f0:	d101      	bne.n	80080f6 <HAL_PCD_ResetCallback+0x10>
  {
    speed = USBD_SPEED_FULL;
 80080f2:	2101      	movs	r1, #1
 80080f4:	e004      	b.n	8008100 <HAL_PCD_ResetCallback+0x1a>
  }
  else
  {
    Error_Handler();
 80080f6:	f7ff ff23 	bl	8007f40 <Error_Handler>
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80080fa:	2101      	movs	r1, #1
 80080fc:	e000      	b.n	8008100 <HAL_PCD_ResetCallback+0x1a>
    speed = USBD_SPEED_HIGH;
 80080fe:	2100      	movs	r1, #0
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008100:	f8d4 0404 	ldr.w	r0, [r4, #1028]	; 0x404
 8008104:	f7fe f8eb 	bl	80062de <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008108:	f8d4 0404 	ldr.w	r0, [r4, #1028]	; 0x404
 800810c:	f7fe f8be 	bl	800628c <USBD_LL_Reset>
}
 8008110:	bd10      	pop	{r4, pc}
	...

08008114 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008114:	b510      	push	{r4, lr}
 8008116:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008118:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800811c:	f7fe f8e2 	bl	80062e4 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8008120:	6822      	ldr	r2, [r4, #0]
 8008122:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 8008126:	f043 0301 	orr.w	r3, r3, #1
 800812a:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800812e:	6a23      	ldr	r3, [r4, #32]
 8008130:	b123      	cbz	r3, 800813c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008132:	4a03      	ldr	r2, [pc, #12]	; (8008140 <HAL_PCD_SuspendCallback+0x2c>)
 8008134:	6913      	ldr	r3, [r2, #16]
 8008136:	f043 0306 	orr.w	r3, r3, #6
 800813a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800813c:	bd10      	pop	{r4, pc}
 800813e:	bf00      	nop
 8008140:	e000ed00 	.word	0xe000ed00

08008144 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008144:	b508      	push	{r3, lr}
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008146:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800814a:	f7fe f8d4 	bl	80062f6 <USBD_LL_Resume>
}
 800814e:	bd08      	pop	{r3, pc}

08008150 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008150:	b508      	push	{r3, lr}
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008152:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8008156:	f7fe f8e9 	bl	800632c <USBD_LL_IsoOUTIncomplete>
}
 800815a:	bd08      	pop	{r3, pc}

0800815c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800815c:	b508      	push	{r3, lr}
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800815e:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8008162:	f7fe f8e1 	bl	8006328 <USBD_LL_IsoINIncomplete>
}
 8008166:	bd08      	pop	{r3, pc}

08008168 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008168:	b508      	push	{r3, lr}
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800816a:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800816e:	f7fe f8df 	bl	8006330 <USBD_LL_DevConnected>
}
 8008172:	bd08      	pop	{r3, pc}

08008174 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008174:	b508      	push	{r3, lr}
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8008176:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800817a:	f7fe f8db 	bl	8006334 <USBD_LL_DevDisconnected>
}
 800817e:	bd08      	pop	{r3, pc}

08008180 <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 8008180:	7803      	ldrb	r3, [r0, #0]
 8008182:	2b01      	cmp	r3, #1
 8008184:	d001      	beq.n	800818a <USBD_LL_Init+0xa>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
  }
  return USBD_OK;
}
 8008186:	2000      	movs	r0, #0
 8008188:	4770      	bx	lr
{
 800818a:	b510      	push	{r4, lr}
  hpcd_USB_OTG_HS.pData = pdev;
 800818c:	4b17      	ldr	r3, [pc, #92]	; (80081ec <USBD_LL_Init+0x6c>)
 800818e:	f8c3 0404 	str.w	r0, [r3, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_HS;
 8008192:	f8c0 32c4 	str.w	r3, [r0, #708]	; 0x2c4
  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8008196:	4a16      	ldr	r2, [pc, #88]	; (80081f0 <USBD_LL_Init+0x70>)
 8008198:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 800819a:	2209      	movs	r2, #9
 800819c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 800819e:	2102      	movs	r1, #2
 80081a0:	60d9      	str	r1, [r3, #12]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 80081a2:	2200      	movs	r2, #0
 80081a4:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 80081a6:	6199      	str	r1, [r3, #24]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 80081a8:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 80081aa:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 80081ac:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_HS.Init.battery_charging_enable = ENABLE;
 80081ae:	2101      	movs	r1, #1
 80081b0:	6299      	str	r1, [r3, #40]	; 0x28
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 80081b2:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 80081b4:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 80081b6:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 80081b8:	4618      	mov	r0, r3
 80081ba:	f7f9 f8e2 	bl	8001382 <HAL_PCD_Init>
 80081be:	b990      	cbnz	r0, 80081e6 <USBD_LL_Init+0x66>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 80081c0:	4c0a      	ldr	r4, [pc, #40]	; (80081ec <USBD_LL_Init+0x6c>)
 80081c2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80081c6:	4620      	mov	r0, r4
 80081c8:	f7f9 fe47 	bl	8001e5a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 80081cc:	2280      	movs	r2, #128	; 0x80
 80081ce:	2100      	movs	r1, #0
 80081d0:	4620      	mov	r0, r4
 80081d2:	f7f9 fe1e 	bl	8001e12 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 80081d6:	f44f 72ba 	mov.w	r2, #372	; 0x174
 80081da:	2101      	movs	r1, #1
 80081dc:	4620      	mov	r0, r4
 80081de:	f7f9 fe18 	bl	8001e12 <HAL_PCDEx_SetTxFiFo>
}
 80081e2:	2000      	movs	r0, #0
 80081e4:	bd10      	pop	{r4, pc}
    Error_Handler( );
 80081e6:	f7ff feab 	bl	8007f40 <Error_Handler>
 80081ea:	e7e9      	b.n	80081c0 <USBD_LL_Init+0x40>
 80081ec:	20001938 	.word	0x20001938
 80081f0:	40040000 	.word	0x40040000

080081f4 <USBD_LL_IsStallEP>:
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80081f4:	f8d0 32c4 	ldr.w	r3, [r0, #708]	; 0x2c4

  if((ep_addr & 0x80) == 0x80)
 80081f8:	f011 0f80 	tst.w	r1, #128	; 0x80
 80081fc:	d108      	bne.n	8008210 <USBD_LL_IsStallEP+0x1c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80081fe:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8008202:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8008206:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800820a:	f891 01fe 	ldrb.w	r0, [r1, #510]	; 0x1fe
  }
}
 800820e:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008210:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8008214:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8008218:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800821c:	f891 003e 	ldrb.w	r0, [r1, #62]	; 0x3e
 8008220:	4770      	bx	lr

08008222 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008222:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008224:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 8008228:	f7f9 fd40 	bl	8001cac <HAL_PCD_EP_GetRxCount>
}
 800822c:	bd08      	pop	{r3, pc}

0800822e <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 800822e:	2803      	cmp	r0, #3
 8008230:	d805      	bhi.n	800823e <USBD_Get_USB_Status+0x10>
 8008232:	e8df f000 	tbb	[pc, r0]
 8008236:	0405      	.short	0x0405
 8008238:	0502      	.short	0x0502
    break;
    case HAL_ERROR :
      usb_status = USBD_FAIL;
    break;
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800823a:	2001      	movs	r0, #1
    break;
 800823c:	4770      	bx	lr
      usb_status = USBD_FAIL;
 800823e:	2003      	movs	r0, #3
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 8008240:	4770      	bx	lr

08008242 <USBD_LL_Start>:
{
 8008242:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 8008244:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 8008248:	f7f9 f935 	bl	80014b6 <HAL_PCD_Start>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800824c:	f7ff ffef 	bl	800822e <USBD_Get_USB_Status>
}
 8008250:	bd08      	pop	{r3, pc}

08008252 <USBD_LL_OpenEP>:
{
 8008252:	b510      	push	{r4, lr}
 8008254:	4614      	mov	r4, r2
 8008256:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008258:	4623      	mov	r3, r4
 800825a:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800825e:	f7f9 fc7a 	bl	8001b56 <HAL_PCD_EP_Open>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8008262:	f7ff ffe4 	bl	800822e <USBD_Get_USB_Status>
}
 8008266:	bd10      	pop	{r4, pc}

08008268 <USBD_LL_CloseEP>:
{
 8008268:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800826a:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800826e:	f7f9 fcb5 	bl	8001bdc <HAL_PCD_EP_Close>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8008272:	f7ff ffdc 	bl	800822e <USBD_Get_USB_Status>
}
 8008276:	bd08      	pop	{r3, pc}

08008278 <USBD_LL_StallEP>:
{
 8008278:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800827a:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800827e:	f7f9 fd49 	bl	8001d14 <HAL_PCD_EP_SetStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8008282:	f7ff ffd4 	bl	800822e <USBD_Get_USB_Status>
}
 8008286:	bd08      	pop	{r3, pc}

08008288 <USBD_LL_ClearStallEP>:
{
 8008288:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800828a:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800828e:	f7f9 fd85 	bl	8001d9c <HAL_PCD_EP_ClrStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8008292:	f7ff ffcc 	bl	800822e <USBD_Get_USB_Status>
}
 8008296:	bd08      	pop	{r3, pc}

08008298 <USBD_LL_SetUSBAddress>:
{
 8008298:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800829a:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800829e:	f7f9 fc46 	bl	8001b2e <HAL_PCD_SetAddress>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80082a2:	f7ff ffc4 	bl	800822e <USBD_Get_USB_Status>
}
 80082a6:	bd08      	pop	{r3, pc}

080082a8 <USBD_LL_Transmit>:
{
 80082a8:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80082aa:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 80082ae:	f7f9 fd06 	bl	8001cbe <HAL_PCD_EP_Transmit>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80082b2:	f7ff ffbc 	bl	800822e <USBD_Get_USB_Status>
}
 80082b6:	bd08      	pop	{r3, pc}

080082b8 <USBD_LL_PrepareReceive>:
{
 80082b8:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80082ba:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 80082be:	f7f9 fcc6 	bl	8001c4e <HAL_PCD_EP_Receive>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80082c2:	f7ff ffb4 	bl	800822e <USBD_Get_USB_Status>
}
 80082c6:	bd08      	pop	{r3, pc}

080082c8 <USBD_HS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 80082c8:	2312      	movs	r3, #18
 80082ca:	800b      	strh	r3, [r1, #0]
  return USBD_HS_DeviceDesc;
}
 80082cc:	4800      	ldr	r0, [pc, #0]	; (80082d0 <USBD_HS_DeviceDescriptor+0x8>)
 80082ce:	4770      	bx	lr
 80082d0:	20000134 	.word	0x20000134

080082d4 <USBD_HS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80082d4:	2304      	movs	r3, #4
 80082d6:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 80082d8:	4800      	ldr	r0, [pc, #0]	; (80082dc <USBD_HS_LangIDStrDescriptor+0x8>)
 80082da:	4770      	bx	lr
 80082dc:	20000148 	.word	0x20000148

080082e0 <IntToUnicode>:
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 80082e0:	2300      	movs	r3, #0
 80082e2:	4293      	cmp	r3, r2
 80082e4:	d217      	bcs.n	8008316 <IntToUnicode+0x36>
{
 80082e6:	b430      	push	{r4, r5}
 80082e8:	e00b      	b.n	8008302 <IntToUnicode+0x22>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80082ea:	3437      	adds	r4, #55	; 0x37
 80082ec:	f801 4013 	strb.w	r4, [r1, r3, lsl #1]
    }

    value = value << 4;
 80082f0:	0100      	lsls	r0, r0, #4

    pbuf[2 * idx + 1] = 0;
 80082f2:	005c      	lsls	r4, r3, #1
 80082f4:	3401      	adds	r4, #1
 80082f6:	2500      	movs	r5, #0
 80082f8:	550d      	strb	r5, [r1, r4]
  for (idx = 0; idx < len; idx++)
 80082fa:	3301      	adds	r3, #1
 80082fc:	b2db      	uxtb	r3, r3
 80082fe:	4293      	cmp	r3, r2
 8008300:	d207      	bcs.n	8008312 <IntToUnicode+0x32>
    if (((value >> 28)) < 0xA)
 8008302:	0f04      	lsrs	r4, r0, #28
 8008304:	f1b0 4f20 	cmp.w	r0, #2684354560	; 0xa0000000
 8008308:	d2ef      	bcs.n	80082ea <IntToUnicode+0xa>
      pbuf[2 * idx] = (value >> 28) + '0';
 800830a:	3430      	adds	r4, #48	; 0x30
 800830c:	f801 4013 	strb.w	r4, [r1, r3, lsl #1]
 8008310:	e7ee      	b.n	80082f0 <IntToUnicode+0x10>
  }
}
 8008312:	bc30      	pop	{r4, r5}
 8008314:	4770      	bx	lr
 8008316:	4770      	bx	lr

08008318 <Get_SerialNum>:
{
 8008318:	b538      	push	{r3, r4, r5, lr}
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800831a:	4b0b      	ldr	r3, [pc, #44]	; (8008348 <Get_SerialNum+0x30>)
 800831c:	6818      	ldr	r0, [r3, #0]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800831e:	3304      	adds	r3, #4
 8008320:	681c      	ldr	r4, [r3, #0]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008322:	3304      	adds	r3, #4
 8008324:	681b      	ldr	r3, [r3, #0]
  if (deviceserial0 != 0)
 8008326:	18c0      	adds	r0, r0, r3
 8008328:	d100      	bne.n	800832c <Get_SerialNum+0x14>
}
 800832a:	bd38      	pop	{r3, r4, r5, pc}
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800832c:	4d07      	ldr	r5, [pc, #28]	; (800834c <Get_SerialNum+0x34>)
 800832e:	2208      	movs	r2, #8
 8008330:	f105 011a 	add.w	r1, r5, #26
 8008334:	f7ff ffd4 	bl	80082e0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008338:	2204      	movs	r2, #4
 800833a:	f105 012a 	add.w	r1, r5, #42	; 0x2a
 800833e:	4620      	mov	r0, r4
 8008340:	f7ff ffce 	bl	80082e0 <IntToUnicode>
}
 8008344:	e7f1      	b.n	800832a <Get_SerialNum+0x12>
 8008346:	bf00      	nop
 8008348:	1ff1e800 	.word	0x1ff1e800
 800834c:	20000134 	.word	0x20000134

08008350 <USBD_HS_SerialStrDescriptor>:
{
 8008350:	b508      	push	{r3, lr}
  *length = USB_SIZ_STRING_SERIAL;
 8008352:	231a      	movs	r3, #26
 8008354:	800b      	strh	r3, [r1, #0]
  Get_SerialNum();
 8008356:	f7ff ffdf 	bl	8008318 <Get_SerialNum>
}
 800835a:	4801      	ldr	r0, [pc, #4]	; (8008360 <USBD_HS_SerialStrDescriptor+0x10>)
 800835c:	bd08      	pop	{r3, pc}
 800835e:	bf00      	nop
 8008360:	2000014c 	.word	0x2000014c

08008364 <USBD_HS_ProductStrDescriptor>:
{
 8008364:	b508      	push	{r3, lr}
 8008366:	460a      	mov	r2, r1
  if(speed == 0)
 8008368:	b928      	cbnz	r0, 8008376 <USBD_HS_ProductStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 800836a:	4905      	ldr	r1, [pc, #20]	; (8008380 <USBD_HS_ProductStrDescriptor+0x1c>)
 800836c:	4805      	ldr	r0, [pc, #20]	; (8008384 <USBD_HS_ProductStrDescriptor+0x20>)
 800836e:	f7fe fb30 	bl	80069d2 <USBD_GetString>
}
 8008372:	4803      	ldr	r0, [pc, #12]	; (8008380 <USBD_HS_ProductStrDescriptor+0x1c>)
 8008374:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 8008376:	4902      	ldr	r1, [pc, #8]	; (8008380 <USBD_HS_ProductStrDescriptor+0x1c>)
 8008378:	4802      	ldr	r0, [pc, #8]	; (8008384 <USBD_HS_ProductStrDescriptor+0x20>)
 800837a:	f7fe fb2a 	bl	80069d2 <USBD_GetString>
 800837e:	e7f8      	b.n	8008372 <USBD_HS_ProductStrDescriptor+0xe>
 8008380:	20001d40 	.word	0x20001d40
 8008384:	0800957c 	.word	0x0800957c

08008388 <USBD_HS_ManufacturerStrDescriptor>:
{
 8008388:	b510      	push	{r4, lr}
 800838a:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800838c:	4c03      	ldr	r4, [pc, #12]	; (800839c <USBD_HS_ManufacturerStrDescriptor+0x14>)
 800838e:	4621      	mov	r1, r4
 8008390:	4803      	ldr	r0, [pc, #12]	; (80083a0 <USBD_HS_ManufacturerStrDescriptor+0x18>)
 8008392:	f7fe fb1e 	bl	80069d2 <USBD_GetString>
}
 8008396:	4620      	mov	r0, r4
 8008398:	bd10      	pop	{r4, pc}
 800839a:	bf00      	nop
 800839c:	20001d40 	.word	0x20001d40
 80083a0:	08009594 	.word	0x08009594

080083a4 <USBD_HS_ConfigStrDescriptor>:
{
 80083a4:	b508      	push	{r3, lr}
 80083a6:	460a      	mov	r2, r1
  if(speed == USBD_SPEED_HIGH)
 80083a8:	b928      	cbnz	r0, 80083b6 <USBD_HS_ConfigStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 80083aa:	4905      	ldr	r1, [pc, #20]	; (80083c0 <USBD_HS_ConfigStrDescriptor+0x1c>)
 80083ac:	4805      	ldr	r0, [pc, #20]	; (80083c4 <USBD_HS_ConfigStrDescriptor+0x20>)
 80083ae:	f7fe fb10 	bl	80069d2 <USBD_GetString>
}
 80083b2:	4803      	ldr	r0, [pc, #12]	; (80083c0 <USBD_HS_ConfigStrDescriptor+0x1c>)
 80083b4:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 80083b6:	4902      	ldr	r1, [pc, #8]	; (80083c0 <USBD_HS_ConfigStrDescriptor+0x1c>)
 80083b8:	4802      	ldr	r0, [pc, #8]	; (80083c4 <USBD_HS_ConfigStrDescriptor+0x20>)
 80083ba:	f7fe fb0a 	bl	80069d2 <USBD_GetString>
 80083be:	e7f8      	b.n	80083b2 <USBD_HS_ConfigStrDescriptor+0xe>
 80083c0:	20001d40 	.word	0x20001d40
 80083c4:	080095a8 	.word	0x080095a8

080083c8 <USBD_HS_InterfaceStrDescriptor>:
{
 80083c8:	b508      	push	{r3, lr}
 80083ca:	460a      	mov	r2, r1
  if(speed == 0)
 80083cc:	b928      	cbnz	r0, 80083da <USBD_HS_InterfaceStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 80083ce:	4905      	ldr	r1, [pc, #20]	; (80083e4 <USBD_HS_InterfaceStrDescriptor+0x1c>)
 80083d0:	4805      	ldr	r0, [pc, #20]	; (80083e8 <USBD_HS_InterfaceStrDescriptor+0x20>)
 80083d2:	f7fe fafe 	bl	80069d2 <USBD_GetString>
}
 80083d6:	4803      	ldr	r0, [pc, #12]	; (80083e4 <USBD_HS_InterfaceStrDescriptor+0x1c>)
 80083d8:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 80083da:	4902      	ldr	r1, [pc, #8]	; (80083e4 <USBD_HS_InterfaceStrDescriptor+0x1c>)
 80083dc:	4802      	ldr	r0, [pc, #8]	; (80083e8 <USBD_HS_InterfaceStrDescriptor+0x20>)
 80083de:	f7fe faf8 	bl	80069d2 <USBD_GetString>
 80083e2:	e7f8      	b.n	80083d6 <USBD_HS_InterfaceStrDescriptor+0xe>
 80083e4:	20001d40 	.word	0x20001d40
 80083e8:	080095b4 	.word	0x080095b4

080083ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80083ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8008424 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80083f0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80083f2:	e003      	b.n	80083fc <LoopCopyDataInit>

080083f4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80083f4:	4b0c      	ldr	r3, [pc, #48]	; (8008428 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80083f6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80083f8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80083fa:	3104      	adds	r1, #4

080083fc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80083fc:	480b      	ldr	r0, [pc, #44]	; (800842c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80083fe:	4b0c      	ldr	r3, [pc, #48]	; (8008430 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8008400:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8008402:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8008404:	d3f6      	bcc.n	80083f4 <CopyDataInit>
  ldr  r2, =_sbss
 8008406:	4a0b      	ldr	r2, [pc, #44]	; (8008434 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8008408:	e002      	b.n	8008410 <LoopFillZerobss>

0800840a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800840a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800840c:	f842 3b04 	str.w	r3, [r2], #4

08008410 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8008410:	4b09      	ldr	r3, [pc, #36]	; (8008438 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8008412:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8008414:	d3f9      	bcc.n	800840a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8008416:	f7ff fd55 	bl	8007ec4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800841a:	f000 f817 	bl	800844c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800841e:	f7ff fb0d 	bl	8007a3c <main>
  bx  lr    
 8008422:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8008424:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8008428:	08009674 	.word	0x08009674
  ldr  r0, =_sdata
 800842c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8008430:	200001e8 	.word	0x200001e8
  ldr  r2, =_sbss
 8008434:	200001e8 	.word	0x200001e8
  ldr  r3, = _ebss
 8008438:	20001f50 	.word	0x20001f50

0800843c <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800843c:	e7fe      	b.n	800843c <ADC3_IRQHandler>
	...

08008440 <__errno>:
 8008440:	4b01      	ldr	r3, [pc, #4]	; (8008448 <__errno+0x8>)
 8008442:	6818      	ldr	r0, [r3, #0]
 8008444:	4770      	bx	lr
 8008446:	bf00      	nop
 8008448:	20000184 	.word	0x20000184

0800844c <__libc_init_array>:
 800844c:	b570      	push	{r4, r5, r6, lr}
 800844e:	4d0d      	ldr	r5, [pc, #52]	; (8008484 <__libc_init_array+0x38>)
 8008450:	4c0d      	ldr	r4, [pc, #52]	; (8008488 <__libc_init_array+0x3c>)
 8008452:	1b64      	subs	r4, r4, r5
 8008454:	10a4      	asrs	r4, r4, #2
 8008456:	2600      	movs	r6, #0
 8008458:	42a6      	cmp	r6, r4
 800845a:	d109      	bne.n	8008470 <__libc_init_array+0x24>
 800845c:	4d0b      	ldr	r5, [pc, #44]	; (800848c <__libc_init_array+0x40>)
 800845e:	4c0c      	ldr	r4, [pc, #48]	; (8008490 <__libc_init_array+0x44>)
 8008460:	f000 fff2 	bl	8009448 <_init>
 8008464:	1b64      	subs	r4, r4, r5
 8008466:	10a4      	asrs	r4, r4, #2
 8008468:	2600      	movs	r6, #0
 800846a:	42a6      	cmp	r6, r4
 800846c:	d105      	bne.n	800847a <__libc_init_array+0x2e>
 800846e:	bd70      	pop	{r4, r5, r6, pc}
 8008470:	f855 3b04 	ldr.w	r3, [r5], #4
 8008474:	4798      	blx	r3
 8008476:	3601      	adds	r6, #1
 8008478:	e7ee      	b.n	8008458 <__libc_init_array+0xc>
 800847a:	f855 3b04 	ldr.w	r3, [r5], #4
 800847e:	4798      	blx	r3
 8008480:	3601      	adds	r6, #1
 8008482:	e7f2      	b.n	800846a <__libc_init_array+0x1e>
 8008484:	08009664 	.word	0x08009664
 8008488:	08009664 	.word	0x08009664
 800848c:	08009664 	.word	0x08009664
 8008490:	0800966c 	.word	0x0800966c

08008494 <malloc>:
 8008494:	4b02      	ldr	r3, [pc, #8]	; (80084a0 <malloc+0xc>)
 8008496:	4601      	mov	r1, r0
 8008498:	6818      	ldr	r0, [r3, #0]
 800849a:	f000 b871 	b.w	8008580 <_malloc_r>
 800849e:	bf00      	nop
 80084a0:	20000184 	.word	0x20000184

080084a4 <free>:
 80084a4:	4b02      	ldr	r3, [pc, #8]	; (80084b0 <free+0xc>)
 80084a6:	4601      	mov	r1, r0
 80084a8:	6818      	ldr	r0, [r3, #0]
 80084aa:	f000 b819 	b.w	80084e0 <_free_r>
 80084ae:	bf00      	nop
 80084b0:	20000184 	.word	0x20000184

080084b4 <memcpy>:
 80084b4:	440a      	add	r2, r1
 80084b6:	4291      	cmp	r1, r2
 80084b8:	f100 33ff 	add.w	r3, r0, #4294967295
 80084bc:	d100      	bne.n	80084c0 <memcpy+0xc>
 80084be:	4770      	bx	lr
 80084c0:	b510      	push	{r4, lr}
 80084c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80084c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80084ca:	4291      	cmp	r1, r2
 80084cc:	d1f9      	bne.n	80084c2 <memcpy+0xe>
 80084ce:	bd10      	pop	{r4, pc}

080084d0 <memset>:
 80084d0:	4402      	add	r2, r0
 80084d2:	4603      	mov	r3, r0
 80084d4:	4293      	cmp	r3, r2
 80084d6:	d100      	bne.n	80084da <memset+0xa>
 80084d8:	4770      	bx	lr
 80084da:	f803 1b01 	strb.w	r1, [r3], #1
 80084de:	e7f9      	b.n	80084d4 <memset+0x4>

080084e0 <_free_r>:
 80084e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80084e2:	2900      	cmp	r1, #0
 80084e4:	d048      	beq.n	8008578 <_free_r+0x98>
 80084e6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80084ea:	9001      	str	r0, [sp, #4]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	f1a1 0404 	sub.w	r4, r1, #4
 80084f2:	bfb8      	it	lt
 80084f4:	18e4      	addlt	r4, r4, r3
 80084f6:	f000 f9d3 	bl	80088a0 <__malloc_lock>
 80084fa:	4a20      	ldr	r2, [pc, #128]	; (800857c <_free_r+0x9c>)
 80084fc:	9801      	ldr	r0, [sp, #4]
 80084fe:	6813      	ldr	r3, [r2, #0]
 8008500:	4615      	mov	r5, r2
 8008502:	b933      	cbnz	r3, 8008512 <_free_r+0x32>
 8008504:	6063      	str	r3, [r4, #4]
 8008506:	6014      	str	r4, [r2, #0]
 8008508:	b003      	add	sp, #12
 800850a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800850e:	f000 b9cd 	b.w	80088ac <__malloc_unlock>
 8008512:	42a3      	cmp	r3, r4
 8008514:	d90b      	bls.n	800852e <_free_r+0x4e>
 8008516:	6821      	ldr	r1, [r4, #0]
 8008518:	1862      	adds	r2, r4, r1
 800851a:	4293      	cmp	r3, r2
 800851c:	bf04      	itt	eq
 800851e:	681a      	ldreq	r2, [r3, #0]
 8008520:	685b      	ldreq	r3, [r3, #4]
 8008522:	6063      	str	r3, [r4, #4]
 8008524:	bf04      	itt	eq
 8008526:	1852      	addeq	r2, r2, r1
 8008528:	6022      	streq	r2, [r4, #0]
 800852a:	602c      	str	r4, [r5, #0]
 800852c:	e7ec      	b.n	8008508 <_free_r+0x28>
 800852e:	461a      	mov	r2, r3
 8008530:	685b      	ldr	r3, [r3, #4]
 8008532:	b10b      	cbz	r3, 8008538 <_free_r+0x58>
 8008534:	42a3      	cmp	r3, r4
 8008536:	d9fa      	bls.n	800852e <_free_r+0x4e>
 8008538:	6811      	ldr	r1, [r2, #0]
 800853a:	1855      	adds	r5, r2, r1
 800853c:	42a5      	cmp	r5, r4
 800853e:	d10b      	bne.n	8008558 <_free_r+0x78>
 8008540:	6824      	ldr	r4, [r4, #0]
 8008542:	4421      	add	r1, r4
 8008544:	1854      	adds	r4, r2, r1
 8008546:	42a3      	cmp	r3, r4
 8008548:	6011      	str	r1, [r2, #0]
 800854a:	d1dd      	bne.n	8008508 <_free_r+0x28>
 800854c:	681c      	ldr	r4, [r3, #0]
 800854e:	685b      	ldr	r3, [r3, #4]
 8008550:	6053      	str	r3, [r2, #4]
 8008552:	4421      	add	r1, r4
 8008554:	6011      	str	r1, [r2, #0]
 8008556:	e7d7      	b.n	8008508 <_free_r+0x28>
 8008558:	d902      	bls.n	8008560 <_free_r+0x80>
 800855a:	230c      	movs	r3, #12
 800855c:	6003      	str	r3, [r0, #0]
 800855e:	e7d3      	b.n	8008508 <_free_r+0x28>
 8008560:	6825      	ldr	r5, [r4, #0]
 8008562:	1961      	adds	r1, r4, r5
 8008564:	428b      	cmp	r3, r1
 8008566:	bf04      	itt	eq
 8008568:	6819      	ldreq	r1, [r3, #0]
 800856a:	685b      	ldreq	r3, [r3, #4]
 800856c:	6063      	str	r3, [r4, #4]
 800856e:	bf04      	itt	eq
 8008570:	1949      	addeq	r1, r1, r5
 8008572:	6021      	streq	r1, [r4, #0]
 8008574:	6054      	str	r4, [r2, #4]
 8008576:	e7c7      	b.n	8008508 <_free_r+0x28>
 8008578:	b003      	add	sp, #12
 800857a:	bd30      	pop	{r4, r5, pc}
 800857c:	20000610 	.word	0x20000610

08008580 <_malloc_r>:
 8008580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008582:	1ccd      	adds	r5, r1, #3
 8008584:	f025 0503 	bic.w	r5, r5, #3
 8008588:	3508      	adds	r5, #8
 800858a:	2d0c      	cmp	r5, #12
 800858c:	bf38      	it	cc
 800858e:	250c      	movcc	r5, #12
 8008590:	2d00      	cmp	r5, #0
 8008592:	4606      	mov	r6, r0
 8008594:	db01      	blt.n	800859a <_malloc_r+0x1a>
 8008596:	42a9      	cmp	r1, r5
 8008598:	d903      	bls.n	80085a2 <_malloc_r+0x22>
 800859a:	230c      	movs	r3, #12
 800859c:	6033      	str	r3, [r6, #0]
 800859e:	2000      	movs	r0, #0
 80085a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085a2:	f000 f97d 	bl	80088a0 <__malloc_lock>
 80085a6:	4921      	ldr	r1, [pc, #132]	; (800862c <_malloc_r+0xac>)
 80085a8:	680a      	ldr	r2, [r1, #0]
 80085aa:	4614      	mov	r4, r2
 80085ac:	b99c      	cbnz	r4, 80085d6 <_malloc_r+0x56>
 80085ae:	4f20      	ldr	r7, [pc, #128]	; (8008630 <_malloc_r+0xb0>)
 80085b0:	683b      	ldr	r3, [r7, #0]
 80085b2:	b923      	cbnz	r3, 80085be <_malloc_r+0x3e>
 80085b4:	4621      	mov	r1, r4
 80085b6:	4630      	mov	r0, r6
 80085b8:	f000 f86a 	bl	8008690 <_sbrk_r>
 80085bc:	6038      	str	r0, [r7, #0]
 80085be:	4629      	mov	r1, r5
 80085c0:	4630      	mov	r0, r6
 80085c2:	f000 f865 	bl	8008690 <_sbrk_r>
 80085c6:	1c43      	adds	r3, r0, #1
 80085c8:	d123      	bne.n	8008612 <_malloc_r+0x92>
 80085ca:	230c      	movs	r3, #12
 80085cc:	6033      	str	r3, [r6, #0]
 80085ce:	4630      	mov	r0, r6
 80085d0:	f000 f96c 	bl	80088ac <__malloc_unlock>
 80085d4:	e7e3      	b.n	800859e <_malloc_r+0x1e>
 80085d6:	6823      	ldr	r3, [r4, #0]
 80085d8:	1b5b      	subs	r3, r3, r5
 80085da:	d417      	bmi.n	800860c <_malloc_r+0x8c>
 80085dc:	2b0b      	cmp	r3, #11
 80085de:	d903      	bls.n	80085e8 <_malloc_r+0x68>
 80085e0:	6023      	str	r3, [r4, #0]
 80085e2:	441c      	add	r4, r3
 80085e4:	6025      	str	r5, [r4, #0]
 80085e6:	e004      	b.n	80085f2 <_malloc_r+0x72>
 80085e8:	6863      	ldr	r3, [r4, #4]
 80085ea:	42a2      	cmp	r2, r4
 80085ec:	bf0c      	ite	eq
 80085ee:	600b      	streq	r3, [r1, #0]
 80085f0:	6053      	strne	r3, [r2, #4]
 80085f2:	4630      	mov	r0, r6
 80085f4:	f000 f95a 	bl	80088ac <__malloc_unlock>
 80085f8:	f104 000b 	add.w	r0, r4, #11
 80085fc:	1d23      	adds	r3, r4, #4
 80085fe:	f020 0007 	bic.w	r0, r0, #7
 8008602:	1ac2      	subs	r2, r0, r3
 8008604:	d0cc      	beq.n	80085a0 <_malloc_r+0x20>
 8008606:	1a1b      	subs	r3, r3, r0
 8008608:	50a3      	str	r3, [r4, r2]
 800860a:	e7c9      	b.n	80085a0 <_malloc_r+0x20>
 800860c:	4622      	mov	r2, r4
 800860e:	6864      	ldr	r4, [r4, #4]
 8008610:	e7cc      	b.n	80085ac <_malloc_r+0x2c>
 8008612:	1cc4      	adds	r4, r0, #3
 8008614:	f024 0403 	bic.w	r4, r4, #3
 8008618:	42a0      	cmp	r0, r4
 800861a:	d0e3      	beq.n	80085e4 <_malloc_r+0x64>
 800861c:	1a21      	subs	r1, r4, r0
 800861e:	4630      	mov	r0, r6
 8008620:	f000 f836 	bl	8008690 <_sbrk_r>
 8008624:	3001      	adds	r0, #1
 8008626:	d1dd      	bne.n	80085e4 <_malloc_r+0x64>
 8008628:	e7cf      	b.n	80085ca <_malloc_r+0x4a>
 800862a:	bf00      	nop
 800862c:	20000610 	.word	0x20000610
 8008630:	20000614 	.word	0x20000614

08008634 <iprintf>:
 8008634:	b40f      	push	{r0, r1, r2, r3}
 8008636:	4b0a      	ldr	r3, [pc, #40]	; (8008660 <iprintf+0x2c>)
 8008638:	b513      	push	{r0, r1, r4, lr}
 800863a:	681c      	ldr	r4, [r3, #0]
 800863c:	b124      	cbz	r4, 8008648 <iprintf+0x14>
 800863e:	69a3      	ldr	r3, [r4, #24]
 8008640:	b913      	cbnz	r3, 8008648 <iprintf+0x14>
 8008642:	4620      	mov	r0, r4
 8008644:	f000 f88c 	bl	8008760 <__sinit>
 8008648:	ab05      	add	r3, sp, #20
 800864a:	9a04      	ldr	r2, [sp, #16]
 800864c:	68a1      	ldr	r1, [r4, #8]
 800864e:	9301      	str	r3, [sp, #4]
 8008650:	4620      	mov	r0, r4
 8008652:	f000 f95b 	bl	800890c <_vfiprintf_r>
 8008656:	b002      	add	sp, #8
 8008658:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800865c:	b004      	add	sp, #16
 800865e:	4770      	bx	lr
 8008660:	20000184 	.word	0x20000184

08008664 <putchar>:
 8008664:	4b09      	ldr	r3, [pc, #36]	; (800868c <putchar+0x28>)
 8008666:	b513      	push	{r0, r1, r4, lr}
 8008668:	681c      	ldr	r4, [r3, #0]
 800866a:	4601      	mov	r1, r0
 800866c:	b134      	cbz	r4, 800867c <putchar+0x18>
 800866e:	69a3      	ldr	r3, [r4, #24]
 8008670:	b923      	cbnz	r3, 800867c <putchar+0x18>
 8008672:	9001      	str	r0, [sp, #4]
 8008674:	4620      	mov	r0, r4
 8008676:	f000 f873 	bl	8008760 <__sinit>
 800867a:	9901      	ldr	r1, [sp, #4]
 800867c:	68a2      	ldr	r2, [r4, #8]
 800867e:	4620      	mov	r0, r4
 8008680:	b002      	add	sp, #8
 8008682:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008686:	f000 bc05 	b.w	8008e94 <_putc_r>
 800868a:	bf00      	nop
 800868c:	20000184 	.word	0x20000184

08008690 <_sbrk_r>:
 8008690:	b538      	push	{r3, r4, r5, lr}
 8008692:	4d06      	ldr	r5, [pc, #24]	; (80086ac <_sbrk_r+0x1c>)
 8008694:	2300      	movs	r3, #0
 8008696:	4604      	mov	r4, r0
 8008698:	4608      	mov	r0, r1
 800869a:	602b      	str	r3, [r5, #0]
 800869c:	f7ff fbe8 	bl	8007e70 <_sbrk>
 80086a0:	1c43      	adds	r3, r0, #1
 80086a2:	d102      	bne.n	80086aa <_sbrk_r+0x1a>
 80086a4:	682b      	ldr	r3, [r5, #0]
 80086a6:	b103      	cbz	r3, 80086aa <_sbrk_r+0x1a>
 80086a8:	6023      	str	r3, [r4, #0]
 80086aa:	bd38      	pop	{r3, r4, r5, pc}
 80086ac:	20001f4c 	.word	0x20001f4c

080086b0 <std>:
 80086b0:	2300      	movs	r3, #0
 80086b2:	b510      	push	{r4, lr}
 80086b4:	4604      	mov	r4, r0
 80086b6:	e9c0 3300 	strd	r3, r3, [r0]
 80086ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80086be:	6083      	str	r3, [r0, #8]
 80086c0:	8181      	strh	r1, [r0, #12]
 80086c2:	6643      	str	r3, [r0, #100]	; 0x64
 80086c4:	81c2      	strh	r2, [r0, #14]
 80086c6:	6183      	str	r3, [r0, #24]
 80086c8:	4619      	mov	r1, r3
 80086ca:	2208      	movs	r2, #8
 80086cc:	305c      	adds	r0, #92	; 0x5c
 80086ce:	f7ff feff 	bl	80084d0 <memset>
 80086d2:	4b05      	ldr	r3, [pc, #20]	; (80086e8 <std+0x38>)
 80086d4:	6263      	str	r3, [r4, #36]	; 0x24
 80086d6:	4b05      	ldr	r3, [pc, #20]	; (80086ec <std+0x3c>)
 80086d8:	62a3      	str	r3, [r4, #40]	; 0x28
 80086da:	4b05      	ldr	r3, [pc, #20]	; (80086f0 <std+0x40>)
 80086dc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80086de:	4b05      	ldr	r3, [pc, #20]	; (80086f4 <std+0x44>)
 80086e0:	6224      	str	r4, [r4, #32]
 80086e2:	6323      	str	r3, [r4, #48]	; 0x30
 80086e4:	bd10      	pop	{r4, pc}
 80086e6:	bf00      	nop
 80086e8:	08008f25 	.word	0x08008f25
 80086ec:	08008f47 	.word	0x08008f47
 80086f0:	08008f7f 	.word	0x08008f7f
 80086f4:	08008fa3 	.word	0x08008fa3

080086f8 <_cleanup_r>:
 80086f8:	4901      	ldr	r1, [pc, #4]	; (8008700 <_cleanup_r+0x8>)
 80086fa:	f000 b8af 	b.w	800885c <_fwalk_reent>
 80086fe:	bf00      	nop
 8008700:	0800927d 	.word	0x0800927d

08008704 <__sfmoreglue>:
 8008704:	b570      	push	{r4, r5, r6, lr}
 8008706:	1e4a      	subs	r2, r1, #1
 8008708:	2568      	movs	r5, #104	; 0x68
 800870a:	4355      	muls	r5, r2
 800870c:	460e      	mov	r6, r1
 800870e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008712:	f7ff ff35 	bl	8008580 <_malloc_r>
 8008716:	4604      	mov	r4, r0
 8008718:	b140      	cbz	r0, 800872c <__sfmoreglue+0x28>
 800871a:	2100      	movs	r1, #0
 800871c:	e9c0 1600 	strd	r1, r6, [r0]
 8008720:	300c      	adds	r0, #12
 8008722:	60a0      	str	r0, [r4, #8]
 8008724:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008728:	f7ff fed2 	bl	80084d0 <memset>
 800872c:	4620      	mov	r0, r4
 800872e:	bd70      	pop	{r4, r5, r6, pc}

08008730 <__sfp_lock_acquire>:
 8008730:	4801      	ldr	r0, [pc, #4]	; (8008738 <__sfp_lock_acquire+0x8>)
 8008732:	f000 b8b3 	b.w	800889c <__retarget_lock_acquire_recursive>
 8008736:	bf00      	nop
 8008738:	20001f48 	.word	0x20001f48

0800873c <__sfp_lock_release>:
 800873c:	4801      	ldr	r0, [pc, #4]	; (8008744 <__sfp_lock_release+0x8>)
 800873e:	f000 b8ae 	b.w	800889e <__retarget_lock_release_recursive>
 8008742:	bf00      	nop
 8008744:	20001f48 	.word	0x20001f48

08008748 <__sinit_lock_acquire>:
 8008748:	4801      	ldr	r0, [pc, #4]	; (8008750 <__sinit_lock_acquire+0x8>)
 800874a:	f000 b8a7 	b.w	800889c <__retarget_lock_acquire_recursive>
 800874e:	bf00      	nop
 8008750:	20001f43 	.word	0x20001f43

08008754 <__sinit_lock_release>:
 8008754:	4801      	ldr	r0, [pc, #4]	; (800875c <__sinit_lock_release+0x8>)
 8008756:	f000 b8a2 	b.w	800889e <__retarget_lock_release_recursive>
 800875a:	bf00      	nop
 800875c:	20001f43 	.word	0x20001f43

08008760 <__sinit>:
 8008760:	b510      	push	{r4, lr}
 8008762:	4604      	mov	r4, r0
 8008764:	f7ff fff0 	bl	8008748 <__sinit_lock_acquire>
 8008768:	69a3      	ldr	r3, [r4, #24]
 800876a:	b11b      	cbz	r3, 8008774 <__sinit+0x14>
 800876c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008770:	f7ff bff0 	b.w	8008754 <__sinit_lock_release>
 8008774:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008778:	6523      	str	r3, [r4, #80]	; 0x50
 800877a:	4b13      	ldr	r3, [pc, #76]	; (80087c8 <__sinit+0x68>)
 800877c:	4a13      	ldr	r2, [pc, #76]	; (80087cc <__sinit+0x6c>)
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	62a2      	str	r2, [r4, #40]	; 0x28
 8008782:	42a3      	cmp	r3, r4
 8008784:	bf04      	itt	eq
 8008786:	2301      	moveq	r3, #1
 8008788:	61a3      	streq	r3, [r4, #24]
 800878a:	4620      	mov	r0, r4
 800878c:	f000 f820 	bl	80087d0 <__sfp>
 8008790:	6060      	str	r0, [r4, #4]
 8008792:	4620      	mov	r0, r4
 8008794:	f000 f81c 	bl	80087d0 <__sfp>
 8008798:	60a0      	str	r0, [r4, #8]
 800879a:	4620      	mov	r0, r4
 800879c:	f000 f818 	bl	80087d0 <__sfp>
 80087a0:	2200      	movs	r2, #0
 80087a2:	60e0      	str	r0, [r4, #12]
 80087a4:	2104      	movs	r1, #4
 80087a6:	6860      	ldr	r0, [r4, #4]
 80087a8:	f7ff ff82 	bl	80086b0 <std>
 80087ac:	68a0      	ldr	r0, [r4, #8]
 80087ae:	2201      	movs	r2, #1
 80087b0:	2109      	movs	r1, #9
 80087b2:	f7ff ff7d 	bl	80086b0 <std>
 80087b6:	68e0      	ldr	r0, [r4, #12]
 80087b8:	2202      	movs	r2, #2
 80087ba:	2112      	movs	r1, #18
 80087bc:	f7ff ff78 	bl	80086b0 <std>
 80087c0:	2301      	movs	r3, #1
 80087c2:	61a3      	str	r3, [r4, #24]
 80087c4:	e7d2      	b.n	800876c <__sinit+0xc>
 80087c6:	bf00      	nop
 80087c8:	080095c4 	.word	0x080095c4
 80087cc:	080086f9 	.word	0x080086f9

080087d0 <__sfp>:
 80087d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087d2:	4607      	mov	r7, r0
 80087d4:	f7ff ffac 	bl	8008730 <__sfp_lock_acquire>
 80087d8:	4b1e      	ldr	r3, [pc, #120]	; (8008854 <__sfp+0x84>)
 80087da:	681e      	ldr	r6, [r3, #0]
 80087dc:	69b3      	ldr	r3, [r6, #24]
 80087de:	b913      	cbnz	r3, 80087e6 <__sfp+0x16>
 80087e0:	4630      	mov	r0, r6
 80087e2:	f7ff ffbd 	bl	8008760 <__sinit>
 80087e6:	3648      	adds	r6, #72	; 0x48
 80087e8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80087ec:	3b01      	subs	r3, #1
 80087ee:	d503      	bpl.n	80087f8 <__sfp+0x28>
 80087f0:	6833      	ldr	r3, [r6, #0]
 80087f2:	b30b      	cbz	r3, 8008838 <__sfp+0x68>
 80087f4:	6836      	ldr	r6, [r6, #0]
 80087f6:	e7f7      	b.n	80087e8 <__sfp+0x18>
 80087f8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80087fc:	b9d5      	cbnz	r5, 8008834 <__sfp+0x64>
 80087fe:	4b16      	ldr	r3, [pc, #88]	; (8008858 <__sfp+0x88>)
 8008800:	60e3      	str	r3, [r4, #12]
 8008802:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008806:	6665      	str	r5, [r4, #100]	; 0x64
 8008808:	f000 f847 	bl	800889a <__retarget_lock_init_recursive>
 800880c:	f7ff ff96 	bl	800873c <__sfp_lock_release>
 8008810:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008814:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008818:	6025      	str	r5, [r4, #0]
 800881a:	61a5      	str	r5, [r4, #24]
 800881c:	2208      	movs	r2, #8
 800881e:	4629      	mov	r1, r5
 8008820:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008824:	f7ff fe54 	bl	80084d0 <memset>
 8008828:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800882c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008830:	4620      	mov	r0, r4
 8008832:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008834:	3468      	adds	r4, #104	; 0x68
 8008836:	e7d9      	b.n	80087ec <__sfp+0x1c>
 8008838:	2104      	movs	r1, #4
 800883a:	4638      	mov	r0, r7
 800883c:	f7ff ff62 	bl	8008704 <__sfmoreglue>
 8008840:	4604      	mov	r4, r0
 8008842:	6030      	str	r0, [r6, #0]
 8008844:	2800      	cmp	r0, #0
 8008846:	d1d5      	bne.n	80087f4 <__sfp+0x24>
 8008848:	f7ff ff78 	bl	800873c <__sfp_lock_release>
 800884c:	230c      	movs	r3, #12
 800884e:	603b      	str	r3, [r7, #0]
 8008850:	e7ee      	b.n	8008830 <__sfp+0x60>
 8008852:	bf00      	nop
 8008854:	080095c4 	.word	0x080095c4
 8008858:	ffff0001 	.word	0xffff0001

0800885c <_fwalk_reent>:
 800885c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008860:	4606      	mov	r6, r0
 8008862:	4688      	mov	r8, r1
 8008864:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008868:	2700      	movs	r7, #0
 800886a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800886e:	f1b9 0901 	subs.w	r9, r9, #1
 8008872:	d505      	bpl.n	8008880 <_fwalk_reent+0x24>
 8008874:	6824      	ldr	r4, [r4, #0]
 8008876:	2c00      	cmp	r4, #0
 8008878:	d1f7      	bne.n	800886a <_fwalk_reent+0xe>
 800887a:	4638      	mov	r0, r7
 800887c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008880:	89ab      	ldrh	r3, [r5, #12]
 8008882:	2b01      	cmp	r3, #1
 8008884:	d907      	bls.n	8008896 <_fwalk_reent+0x3a>
 8008886:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800888a:	3301      	adds	r3, #1
 800888c:	d003      	beq.n	8008896 <_fwalk_reent+0x3a>
 800888e:	4629      	mov	r1, r5
 8008890:	4630      	mov	r0, r6
 8008892:	47c0      	blx	r8
 8008894:	4307      	orrs	r7, r0
 8008896:	3568      	adds	r5, #104	; 0x68
 8008898:	e7e9      	b.n	800886e <_fwalk_reent+0x12>

0800889a <__retarget_lock_init_recursive>:
 800889a:	4770      	bx	lr

0800889c <__retarget_lock_acquire_recursive>:
 800889c:	4770      	bx	lr

0800889e <__retarget_lock_release_recursive>:
 800889e:	4770      	bx	lr

080088a0 <__malloc_lock>:
 80088a0:	4801      	ldr	r0, [pc, #4]	; (80088a8 <__malloc_lock+0x8>)
 80088a2:	f7ff bffb 	b.w	800889c <__retarget_lock_acquire_recursive>
 80088a6:	bf00      	nop
 80088a8:	20001f44 	.word	0x20001f44

080088ac <__malloc_unlock>:
 80088ac:	4801      	ldr	r0, [pc, #4]	; (80088b4 <__malloc_unlock+0x8>)
 80088ae:	f7ff bff6 	b.w	800889e <__retarget_lock_release_recursive>
 80088b2:	bf00      	nop
 80088b4:	20001f44 	.word	0x20001f44

080088b8 <__sfputc_r>:
 80088b8:	6893      	ldr	r3, [r2, #8]
 80088ba:	3b01      	subs	r3, #1
 80088bc:	2b00      	cmp	r3, #0
 80088be:	b410      	push	{r4}
 80088c0:	6093      	str	r3, [r2, #8]
 80088c2:	da08      	bge.n	80088d6 <__sfputc_r+0x1e>
 80088c4:	6994      	ldr	r4, [r2, #24]
 80088c6:	42a3      	cmp	r3, r4
 80088c8:	db01      	blt.n	80088ce <__sfputc_r+0x16>
 80088ca:	290a      	cmp	r1, #10
 80088cc:	d103      	bne.n	80088d6 <__sfputc_r+0x1e>
 80088ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80088d2:	f000 bb6b 	b.w	8008fac <__swbuf_r>
 80088d6:	6813      	ldr	r3, [r2, #0]
 80088d8:	1c58      	adds	r0, r3, #1
 80088da:	6010      	str	r0, [r2, #0]
 80088dc:	7019      	strb	r1, [r3, #0]
 80088de:	4608      	mov	r0, r1
 80088e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80088e4:	4770      	bx	lr

080088e6 <__sfputs_r>:
 80088e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088e8:	4606      	mov	r6, r0
 80088ea:	460f      	mov	r7, r1
 80088ec:	4614      	mov	r4, r2
 80088ee:	18d5      	adds	r5, r2, r3
 80088f0:	42ac      	cmp	r4, r5
 80088f2:	d101      	bne.n	80088f8 <__sfputs_r+0x12>
 80088f4:	2000      	movs	r0, #0
 80088f6:	e007      	b.n	8008908 <__sfputs_r+0x22>
 80088f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088fc:	463a      	mov	r2, r7
 80088fe:	4630      	mov	r0, r6
 8008900:	f7ff ffda 	bl	80088b8 <__sfputc_r>
 8008904:	1c43      	adds	r3, r0, #1
 8008906:	d1f3      	bne.n	80088f0 <__sfputs_r+0xa>
 8008908:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800890c <_vfiprintf_r>:
 800890c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008910:	460d      	mov	r5, r1
 8008912:	b09d      	sub	sp, #116	; 0x74
 8008914:	4614      	mov	r4, r2
 8008916:	4698      	mov	r8, r3
 8008918:	4606      	mov	r6, r0
 800891a:	b118      	cbz	r0, 8008924 <_vfiprintf_r+0x18>
 800891c:	6983      	ldr	r3, [r0, #24]
 800891e:	b90b      	cbnz	r3, 8008924 <_vfiprintf_r+0x18>
 8008920:	f7ff ff1e 	bl	8008760 <__sinit>
 8008924:	4b89      	ldr	r3, [pc, #548]	; (8008b4c <_vfiprintf_r+0x240>)
 8008926:	429d      	cmp	r5, r3
 8008928:	d11b      	bne.n	8008962 <_vfiprintf_r+0x56>
 800892a:	6875      	ldr	r5, [r6, #4]
 800892c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800892e:	07d9      	lsls	r1, r3, #31
 8008930:	d405      	bmi.n	800893e <_vfiprintf_r+0x32>
 8008932:	89ab      	ldrh	r3, [r5, #12]
 8008934:	059a      	lsls	r2, r3, #22
 8008936:	d402      	bmi.n	800893e <_vfiprintf_r+0x32>
 8008938:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800893a:	f7ff ffaf 	bl	800889c <__retarget_lock_acquire_recursive>
 800893e:	89ab      	ldrh	r3, [r5, #12]
 8008940:	071b      	lsls	r3, r3, #28
 8008942:	d501      	bpl.n	8008948 <_vfiprintf_r+0x3c>
 8008944:	692b      	ldr	r3, [r5, #16]
 8008946:	b9eb      	cbnz	r3, 8008984 <_vfiprintf_r+0x78>
 8008948:	4629      	mov	r1, r5
 800894a:	4630      	mov	r0, r6
 800894c:	f000 fb92 	bl	8009074 <__swsetup_r>
 8008950:	b1c0      	cbz	r0, 8008984 <_vfiprintf_r+0x78>
 8008952:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008954:	07dc      	lsls	r4, r3, #31
 8008956:	d50e      	bpl.n	8008976 <_vfiprintf_r+0x6a>
 8008958:	f04f 30ff 	mov.w	r0, #4294967295
 800895c:	b01d      	add	sp, #116	; 0x74
 800895e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008962:	4b7b      	ldr	r3, [pc, #492]	; (8008b50 <_vfiprintf_r+0x244>)
 8008964:	429d      	cmp	r5, r3
 8008966:	d101      	bne.n	800896c <_vfiprintf_r+0x60>
 8008968:	68b5      	ldr	r5, [r6, #8]
 800896a:	e7df      	b.n	800892c <_vfiprintf_r+0x20>
 800896c:	4b79      	ldr	r3, [pc, #484]	; (8008b54 <_vfiprintf_r+0x248>)
 800896e:	429d      	cmp	r5, r3
 8008970:	bf08      	it	eq
 8008972:	68f5      	ldreq	r5, [r6, #12]
 8008974:	e7da      	b.n	800892c <_vfiprintf_r+0x20>
 8008976:	89ab      	ldrh	r3, [r5, #12]
 8008978:	0598      	lsls	r0, r3, #22
 800897a:	d4ed      	bmi.n	8008958 <_vfiprintf_r+0x4c>
 800897c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800897e:	f7ff ff8e 	bl	800889e <__retarget_lock_release_recursive>
 8008982:	e7e9      	b.n	8008958 <_vfiprintf_r+0x4c>
 8008984:	2300      	movs	r3, #0
 8008986:	9309      	str	r3, [sp, #36]	; 0x24
 8008988:	2320      	movs	r3, #32
 800898a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800898e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008992:	2330      	movs	r3, #48	; 0x30
 8008994:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008b58 <_vfiprintf_r+0x24c>
 8008998:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800899c:	f04f 0901 	mov.w	r9, #1
 80089a0:	4623      	mov	r3, r4
 80089a2:	469a      	mov	sl, r3
 80089a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80089a8:	b10a      	cbz	r2, 80089ae <_vfiprintf_r+0xa2>
 80089aa:	2a25      	cmp	r2, #37	; 0x25
 80089ac:	d1f9      	bne.n	80089a2 <_vfiprintf_r+0x96>
 80089ae:	ebba 0b04 	subs.w	fp, sl, r4
 80089b2:	d00b      	beq.n	80089cc <_vfiprintf_r+0xc0>
 80089b4:	465b      	mov	r3, fp
 80089b6:	4622      	mov	r2, r4
 80089b8:	4629      	mov	r1, r5
 80089ba:	4630      	mov	r0, r6
 80089bc:	f7ff ff93 	bl	80088e6 <__sfputs_r>
 80089c0:	3001      	adds	r0, #1
 80089c2:	f000 80aa 	beq.w	8008b1a <_vfiprintf_r+0x20e>
 80089c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80089c8:	445a      	add	r2, fp
 80089ca:	9209      	str	r2, [sp, #36]	; 0x24
 80089cc:	f89a 3000 	ldrb.w	r3, [sl]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	f000 80a2 	beq.w	8008b1a <_vfiprintf_r+0x20e>
 80089d6:	2300      	movs	r3, #0
 80089d8:	f04f 32ff 	mov.w	r2, #4294967295
 80089dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80089e0:	f10a 0a01 	add.w	sl, sl, #1
 80089e4:	9304      	str	r3, [sp, #16]
 80089e6:	9307      	str	r3, [sp, #28]
 80089e8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80089ec:	931a      	str	r3, [sp, #104]	; 0x68
 80089ee:	4654      	mov	r4, sl
 80089f0:	2205      	movs	r2, #5
 80089f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089f6:	4858      	ldr	r0, [pc, #352]	; (8008b58 <_vfiprintf_r+0x24c>)
 80089f8:	f7f7 fc72 	bl	80002e0 <memchr>
 80089fc:	9a04      	ldr	r2, [sp, #16]
 80089fe:	b9d8      	cbnz	r0, 8008a38 <_vfiprintf_r+0x12c>
 8008a00:	06d1      	lsls	r1, r2, #27
 8008a02:	bf44      	itt	mi
 8008a04:	2320      	movmi	r3, #32
 8008a06:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a0a:	0713      	lsls	r3, r2, #28
 8008a0c:	bf44      	itt	mi
 8008a0e:	232b      	movmi	r3, #43	; 0x2b
 8008a10:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a14:	f89a 3000 	ldrb.w	r3, [sl]
 8008a18:	2b2a      	cmp	r3, #42	; 0x2a
 8008a1a:	d015      	beq.n	8008a48 <_vfiprintf_r+0x13c>
 8008a1c:	9a07      	ldr	r2, [sp, #28]
 8008a1e:	4654      	mov	r4, sl
 8008a20:	2000      	movs	r0, #0
 8008a22:	f04f 0c0a 	mov.w	ip, #10
 8008a26:	4621      	mov	r1, r4
 8008a28:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a2c:	3b30      	subs	r3, #48	; 0x30
 8008a2e:	2b09      	cmp	r3, #9
 8008a30:	d94e      	bls.n	8008ad0 <_vfiprintf_r+0x1c4>
 8008a32:	b1b0      	cbz	r0, 8008a62 <_vfiprintf_r+0x156>
 8008a34:	9207      	str	r2, [sp, #28]
 8008a36:	e014      	b.n	8008a62 <_vfiprintf_r+0x156>
 8008a38:	eba0 0308 	sub.w	r3, r0, r8
 8008a3c:	fa09 f303 	lsl.w	r3, r9, r3
 8008a40:	4313      	orrs	r3, r2
 8008a42:	9304      	str	r3, [sp, #16]
 8008a44:	46a2      	mov	sl, r4
 8008a46:	e7d2      	b.n	80089ee <_vfiprintf_r+0xe2>
 8008a48:	9b03      	ldr	r3, [sp, #12]
 8008a4a:	1d19      	adds	r1, r3, #4
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	9103      	str	r1, [sp, #12]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	bfbb      	ittet	lt
 8008a54:	425b      	neglt	r3, r3
 8008a56:	f042 0202 	orrlt.w	r2, r2, #2
 8008a5a:	9307      	strge	r3, [sp, #28]
 8008a5c:	9307      	strlt	r3, [sp, #28]
 8008a5e:	bfb8      	it	lt
 8008a60:	9204      	strlt	r2, [sp, #16]
 8008a62:	7823      	ldrb	r3, [r4, #0]
 8008a64:	2b2e      	cmp	r3, #46	; 0x2e
 8008a66:	d10c      	bne.n	8008a82 <_vfiprintf_r+0x176>
 8008a68:	7863      	ldrb	r3, [r4, #1]
 8008a6a:	2b2a      	cmp	r3, #42	; 0x2a
 8008a6c:	d135      	bne.n	8008ada <_vfiprintf_r+0x1ce>
 8008a6e:	9b03      	ldr	r3, [sp, #12]
 8008a70:	1d1a      	adds	r2, r3, #4
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	9203      	str	r2, [sp, #12]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	bfb8      	it	lt
 8008a7a:	f04f 33ff 	movlt.w	r3, #4294967295
 8008a7e:	3402      	adds	r4, #2
 8008a80:	9305      	str	r3, [sp, #20]
 8008a82:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008b68 <_vfiprintf_r+0x25c>
 8008a86:	7821      	ldrb	r1, [r4, #0]
 8008a88:	2203      	movs	r2, #3
 8008a8a:	4650      	mov	r0, sl
 8008a8c:	f7f7 fc28 	bl	80002e0 <memchr>
 8008a90:	b140      	cbz	r0, 8008aa4 <_vfiprintf_r+0x198>
 8008a92:	2340      	movs	r3, #64	; 0x40
 8008a94:	eba0 000a 	sub.w	r0, r0, sl
 8008a98:	fa03 f000 	lsl.w	r0, r3, r0
 8008a9c:	9b04      	ldr	r3, [sp, #16]
 8008a9e:	4303      	orrs	r3, r0
 8008aa0:	3401      	adds	r4, #1
 8008aa2:	9304      	str	r3, [sp, #16]
 8008aa4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008aa8:	482c      	ldr	r0, [pc, #176]	; (8008b5c <_vfiprintf_r+0x250>)
 8008aaa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008aae:	2206      	movs	r2, #6
 8008ab0:	f7f7 fc16 	bl	80002e0 <memchr>
 8008ab4:	2800      	cmp	r0, #0
 8008ab6:	d03f      	beq.n	8008b38 <_vfiprintf_r+0x22c>
 8008ab8:	4b29      	ldr	r3, [pc, #164]	; (8008b60 <_vfiprintf_r+0x254>)
 8008aba:	bb1b      	cbnz	r3, 8008b04 <_vfiprintf_r+0x1f8>
 8008abc:	9b03      	ldr	r3, [sp, #12]
 8008abe:	3307      	adds	r3, #7
 8008ac0:	f023 0307 	bic.w	r3, r3, #7
 8008ac4:	3308      	adds	r3, #8
 8008ac6:	9303      	str	r3, [sp, #12]
 8008ac8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008aca:	443b      	add	r3, r7
 8008acc:	9309      	str	r3, [sp, #36]	; 0x24
 8008ace:	e767      	b.n	80089a0 <_vfiprintf_r+0x94>
 8008ad0:	fb0c 3202 	mla	r2, ip, r2, r3
 8008ad4:	460c      	mov	r4, r1
 8008ad6:	2001      	movs	r0, #1
 8008ad8:	e7a5      	b.n	8008a26 <_vfiprintf_r+0x11a>
 8008ada:	2300      	movs	r3, #0
 8008adc:	3401      	adds	r4, #1
 8008ade:	9305      	str	r3, [sp, #20]
 8008ae0:	4619      	mov	r1, r3
 8008ae2:	f04f 0c0a 	mov.w	ip, #10
 8008ae6:	4620      	mov	r0, r4
 8008ae8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008aec:	3a30      	subs	r2, #48	; 0x30
 8008aee:	2a09      	cmp	r2, #9
 8008af0:	d903      	bls.n	8008afa <_vfiprintf_r+0x1ee>
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d0c5      	beq.n	8008a82 <_vfiprintf_r+0x176>
 8008af6:	9105      	str	r1, [sp, #20]
 8008af8:	e7c3      	b.n	8008a82 <_vfiprintf_r+0x176>
 8008afa:	fb0c 2101 	mla	r1, ip, r1, r2
 8008afe:	4604      	mov	r4, r0
 8008b00:	2301      	movs	r3, #1
 8008b02:	e7f0      	b.n	8008ae6 <_vfiprintf_r+0x1da>
 8008b04:	ab03      	add	r3, sp, #12
 8008b06:	9300      	str	r3, [sp, #0]
 8008b08:	462a      	mov	r2, r5
 8008b0a:	4b16      	ldr	r3, [pc, #88]	; (8008b64 <_vfiprintf_r+0x258>)
 8008b0c:	a904      	add	r1, sp, #16
 8008b0e:	4630      	mov	r0, r6
 8008b10:	f3af 8000 	nop.w
 8008b14:	4607      	mov	r7, r0
 8008b16:	1c78      	adds	r0, r7, #1
 8008b18:	d1d6      	bne.n	8008ac8 <_vfiprintf_r+0x1bc>
 8008b1a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008b1c:	07d9      	lsls	r1, r3, #31
 8008b1e:	d405      	bmi.n	8008b2c <_vfiprintf_r+0x220>
 8008b20:	89ab      	ldrh	r3, [r5, #12]
 8008b22:	059a      	lsls	r2, r3, #22
 8008b24:	d402      	bmi.n	8008b2c <_vfiprintf_r+0x220>
 8008b26:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008b28:	f7ff feb9 	bl	800889e <__retarget_lock_release_recursive>
 8008b2c:	89ab      	ldrh	r3, [r5, #12]
 8008b2e:	065b      	lsls	r3, r3, #25
 8008b30:	f53f af12 	bmi.w	8008958 <_vfiprintf_r+0x4c>
 8008b34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008b36:	e711      	b.n	800895c <_vfiprintf_r+0x50>
 8008b38:	ab03      	add	r3, sp, #12
 8008b3a:	9300      	str	r3, [sp, #0]
 8008b3c:	462a      	mov	r2, r5
 8008b3e:	4b09      	ldr	r3, [pc, #36]	; (8008b64 <_vfiprintf_r+0x258>)
 8008b40:	a904      	add	r1, sp, #16
 8008b42:	4630      	mov	r0, r6
 8008b44:	f000 f880 	bl	8008c48 <_printf_i>
 8008b48:	e7e4      	b.n	8008b14 <_vfiprintf_r+0x208>
 8008b4a:	bf00      	nop
 8008b4c:	080095e8 	.word	0x080095e8
 8008b50:	08009608 	.word	0x08009608
 8008b54:	080095c8 	.word	0x080095c8
 8008b58:	08009628 	.word	0x08009628
 8008b5c:	08009632 	.word	0x08009632
 8008b60:	00000000 	.word	0x00000000
 8008b64:	080088e7 	.word	0x080088e7
 8008b68:	0800962e 	.word	0x0800962e

08008b6c <_printf_common>:
 8008b6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b70:	4616      	mov	r6, r2
 8008b72:	4699      	mov	r9, r3
 8008b74:	688a      	ldr	r2, [r1, #8]
 8008b76:	690b      	ldr	r3, [r1, #16]
 8008b78:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008b7c:	4293      	cmp	r3, r2
 8008b7e:	bfb8      	it	lt
 8008b80:	4613      	movlt	r3, r2
 8008b82:	6033      	str	r3, [r6, #0]
 8008b84:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008b88:	4607      	mov	r7, r0
 8008b8a:	460c      	mov	r4, r1
 8008b8c:	b10a      	cbz	r2, 8008b92 <_printf_common+0x26>
 8008b8e:	3301      	adds	r3, #1
 8008b90:	6033      	str	r3, [r6, #0]
 8008b92:	6823      	ldr	r3, [r4, #0]
 8008b94:	0699      	lsls	r1, r3, #26
 8008b96:	bf42      	ittt	mi
 8008b98:	6833      	ldrmi	r3, [r6, #0]
 8008b9a:	3302      	addmi	r3, #2
 8008b9c:	6033      	strmi	r3, [r6, #0]
 8008b9e:	6825      	ldr	r5, [r4, #0]
 8008ba0:	f015 0506 	ands.w	r5, r5, #6
 8008ba4:	d106      	bne.n	8008bb4 <_printf_common+0x48>
 8008ba6:	f104 0a19 	add.w	sl, r4, #25
 8008baa:	68e3      	ldr	r3, [r4, #12]
 8008bac:	6832      	ldr	r2, [r6, #0]
 8008bae:	1a9b      	subs	r3, r3, r2
 8008bb0:	42ab      	cmp	r3, r5
 8008bb2:	dc26      	bgt.n	8008c02 <_printf_common+0x96>
 8008bb4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008bb8:	1e13      	subs	r3, r2, #0
 8008bba:	6822      	ldr	r2, [r4, #0]
 8008bbc:	bf18      	it	ne
 8008bbe:	2301      	movne	r3, #1
 8008bc0:	0692      	lsls	r2, r2, #26
 8008bc2:	d42b      	bmi.n	8008c1c <_printf_common+0xb0>
 8008bc4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008bc8:	4649      	mov	r1, r9
 8008bca:	4638      	mov	r0, r7
 8008bcc:	47c0      	blx	r8
 8008bce:	3001      	adds	r0, #1
 8008bd0:	d01e      	beq.n	8008c10 <_printf_common+0xa4>
 8008bd2:	6823      	ldr	r3, [r4, #0]
 8008bd4:	68e5      	ldr	r5, [r4, #12]
 8008bd6:	6832      	ldr	r2, [r6, #0]
 8008bd8:	f003 0306 	and.w	r3, r3, #6
 8008bdc:	2b04      	cmp	r3, #4
 8008bde:	bf08      	it	eq
 8008be0:	1aad      	subeq	r5, r5, r2
 8008be2:	68a3      	ldr	r3, [r4, #8]
 8008be4:	6922      	ldr	r2, [r4, #16]
 8008be6:	bf0c      	ite	eq
 8008be8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008bec:	2500      	movne	r5, #0
 8008bee:	4293      	cmp	r3, r2
 8008bf0:	bfc4      	itt	gt
 8008bf2:	1a9b      	subgt	r3, r3, r2
 8008bf4:	18ed      	addgt	r5, r5, r3
 8008bf6:	2600      	movs	r6, #0
 8008bf8:	341a      	adds	r4, #26
 8008bfa:	42b5      	cmp	r5, r6
 8008bfc:	d11a      	bne.n	8008c34 <_printf_common+0xc8>
 8008bfe:	2000      	movs	r0, #0
 8008c00:	e008      	b.n	8008c14 <_printf_common+0xa8>
 8008c02:	2301      	movs	r3, #1
 8008c04:	4652      	mov	r2, sl
 8008c06:	4649      	mov	r1, r9
 8008c08:	4638      	mov	r0, r7
 8008c0a:	47c0      	blx	r8
 8008c0c:	3001      	adds	r0, #1
 8008c0e:	d103      	bne.n	8008c18 <_printf_common+0xac>
 8008c10:	f04f 30ff 	mov.w	r0, #4294967295
 8008c14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c18:	3501      	adds	r5, #1
 8008c1a:	e7c6      	b.n	8008baa <_printf_common+0x3e>
 8008c1c:	18e1      	adds	r1, r4, r3
 8008c1e:	1c5a      	adds	r2, r3, #1
 8008c20:	2030      	movs	r0, #48	; 0x30
 8008c22:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008c26:	4422      	add	r2, r4
 8008c28:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008c2c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008c30:	3302      	adds	r3, #2
 8008c32:	e7c7      	b.n	8008bc4 <_printf_common+0x58>
 8008c34:	2301      	movs	r3, #1
 8008c36:	4622      	mov	r2, r4
 8008c38:	4649      	mov	r1, r9
 8008c3a:	4638      	mov	r0, r7
 8008c3c:	47c0      	blx	r8
 8008c3e:	3001      	adds	r0, #1
 8008c40:	d0e6      	beq.n	8008c10 <_printf_common+0xa4>
 8008c42:	3601      	adds	r6, #1
 8008c44:	e7d9      	b.n	8008bfa <_printf_common+0x8e>
	...

08008c48 <_printf_i>:
 8008c48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c4c:	460c      	mov	r4, r1
 8008c4e:	4691      	mov	r9, r2
 8008c50:	7e27      	ldrb	r7, [r4, #24]
 8008c52:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008c54:	2f78      	cmp	r7, #120	; 0x78
 8008c56:	4680      	mov	r8, r0
 8008c58:	469a      	mov	sl, r3
 8008c5a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008c5e:	d807      	bhi.n	8008c70 <_printf_i+0x28>
 8008c60:	2f62      	cmp	r7, #98	; 0x62
 8008c62:	d80a      	bhi.n	8008c7a <_printf_i+0x32>
 8008c64:	2f00      	cmp	r7, #0
 8008c66:	f000 80d8 	beq.w	8008e1a <_printf_i+0x1d2>
 8008c6a:	2f58      	cmp	r7, #88	; 0x58
 8008c6c:	f000 80a3 	beq.w	8008db6 <_printf_i+0x16e>
 8008c70:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008c74:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008c78:	e03a      	b.n	8008cf0 <_printf_i+0xa8>
 8008c7a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008c7e:	2b15      	cmp	r3, #21
 8008c80:	d8f6      	bhi.n	8008c70 <_printf_i+0x28>
 8008c82:	a001      	add	r0, pc, #4	; (adr r0, 8008c88 <_printf_i+0x40>)
 8008c84:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008c88:	08008ce1 	.word	0x08008ce1
 8008c8c:	08008cf5 	.word	0x08008cf5
 8008c90:	08008c71 	.word	0x08008c71
 8008c94:	08008c71 	.word	0x08008c71
 8008c98:	08008c71 	.word	0x08008c71
 8008c9c:	08008c71 	.word	0x08008c71
 8008ca0:	08008cf5 	.word	0x08008cf5
 8008ca4:	08008c71 	.word	0x08008c71
 8008ca8:	08008c71 	.word	0x08008c71
 8008cac:	08008c71 	.word	0x08008c71
 8008cb0:	08008c71 	.word	0x08008c71
 8008cb4:	08008e01 	.word	0x08008e01
 8008cb8:	08008d25 	.word	0x08008d25
 8008cbc:	08008de3 	.word	0x08008de3
 8008cc0:	08008c71 	.word	0x08008c71
 8008cc4:	08008c71 	.word	0x08008c71
 8008cc8:	08008e23 	.word	0x08008e23
 8008ccc:	08008c71 	.word	0x08008c71
 8008cd0:	08008d25 	.word	0x08008d25
 8008cd4:	08008c71 	.word	0x08008c71
 8008cd8:	08008c71 	.word	0x08008c71
 8008cdc:	08008deb 	.word	0x08008deb
 8008ce0:	680b      	ldr	r3, [r1, #0]
 8008ce2:	1d1a      	adds	r2, r3, #4
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	600a      	str	r2, [r1, #0]
 8008ce8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008cec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008cf0:	2301      	movs	r3, #1
 8008cf2:	e0a3      	b.n	8008e3c <_printf_i+0x1f4>
 8008cf4:	6825      	ldr	r5, [r4, #0]
 8008cf6:	6808      	ldr	r0, [r1, #0]
 8008cf8:	062e      	lsls	r6, r5, #24
 8008cfa:	f100 0304 	add.w	r3, r0, #4
 8008cfe:	d50a      	bpl.n	8008d16 <_printf_i+0xce>
 8008d00:	6805      	ldr	r5, [r0, #0]
 8008d02:	600b      	str	r3, [r1, #0]
 8008d04:	2d00      	cmp	r5, #0
 8008d06:	da03      	bge.n	8008d10 <_printf_i+0xc8>
 8008d08:	232d      	movs	r3, #45	; 0x2d
 8008d0a:	426d      	negs	r5, r5
 8008d0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d10:	485e      	ldr	r0, [pc, #376]	; (8008e8c <_printf_i+0x244>)
 8008d12:	230a      	movs	r3, #10
 8008d14:	e019      	b.n	8008d4a <_printf_i+0x102>
 8008d16:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008d1a:	6805      	ldr	r5, [r0, #0]
 8008d1c:	600b      	str	r3, [r1, #0]
 8008d1e:	bf18      	it	ne
 8008d20:	b22d      	sxthne	r5, r5
 8008d22:	e7ef      	b.n	8008d04 <_printf_i+0xbc>
 8008d24:	680b      	ldr	r3, [r1, #0]
 8008d26:	6825      	ldr	r5, [r4, #0]
 8008d28:	1d18      	adds	r0, r3, #4
 8008d2a:	6008      	str	r0, [r1, #0]
 8008d2c:	0628      	lsls	r0, r5, #24
 8008d2e:	d501      	bpl.n	8008d34 <_printf_i+0xec>
 8008d30:	681d      	ldr	r5, [r3, #0]
 8008d32:	e002      	b.n	8008d3a <_printf_i+0xf2>
 8008d34:	0669      	lsls	r1, r5, #25
 8008d36:	d5fb      	bpl.n	8008d30 <_printf_i+0xe8>
 8008d38:	881d      	ldrh	r5, [r3, #0]
 8008d3a:	4854      	ldr	r0, [pc, #336]	; (8008e8c <_printf_i+0x244>)
 8008d3c:	2f6f      	cmp	r7, #111	; 0x6f
 8008d3e:	bf0c      	ite	eq
 8008d40:	2308      	moveq	r3, #8
 8008d42:	230a      	movne	r3, #10
 8008d44:	2100      	movs	r1, #0
 8008d46:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008d4a:	6866      	ldr	r6, [r4, #4]
 8008d4c:	60a6      	str	r6, [r4, #8]
 8008d4e:	2e00      	cmp	r6, #0
 8008d50:	bfa2      	ittt	ge
 8008d52:	6821      	ldrge	r1, [r4, #0]
 8008d54:	f021 0104 	bicge.w	r1, r1, #4
 8008d58:	6021      	strge	r1, [r4, #0]
 8008d5a:	b90d      	cbnz	r5, 8008d60 <_printf_i+0x118>
 8008d5c:	2e00      	cmp	r6, #0
 8008d5e:	d04d      	beq.n	8008dfc <_printf_i+0x1b4>
 8008d60:	4616      	mov	r6, r2
 8008d62:	fbb5 f1f3 	udiv	r1, r5, r3
 8008d66:	fb03 5711 	mls	r7, r3, r1, r5
 8008d6a:	5dc7      	ldrb	r7, [r0, r7]
 8008d6c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008d70:	462f      	mov	r7, r5
 8008d72:	42bb      	cmp	r3, r7
 8008d74:	460d      	mov	r5, r1
 8008d76:	d9f4      	bls.n	8008d62 <_printf_i+0x11a>
 8008d78:	2b08      	cmp	r3, #8
 8008d7a:	d10b      	bne.n	8008d94 <_printf_i+0x14c>
 8008d7c:	6823      	ldr	r3, [r4, #0]
 8008d7e:	07df      	lsls	r7, r3, #31
 8008d80:	d508      	bpl.n	8008d94 <_printf_i+0x14c>
 8008d82:	6923      	ldr	r3, [r4, #16]
 8008d84:	6861      	ldr	r1, [r4, #4]
 8008d86:	4299      	cmp	r1, r3
 8008d88:	bfde      	ittt	le
 8008d8a:	2330      	movle	r3, #48	; 0x30
 8008d8c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008d90:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008d94:	1b92      	subs	r2, r2, r6
 8008d96:	6122      	str	r2, [r4, #16]
 8008d98:	f8cd a000 	str.w	sl, [sp]
 8008d9c:	464b      	mov	r3, r9
 8008d9e:	aa03      	add	r2, sp, #12
 8008da0:	4621      	mov	r1, r4
 8008da2:	4640      	mov	r0, r8
 8008da4:	f7ff fee2 	bl	8008b6c <_printf_common>
 8008da8:	3001      	adds	r0, #1
 8008daa:	d14c      	bne.n	8008e46 <_printf_i+0x1fe>
 8008dac:	f04f 30ff 	mov.w	r0, #4294967295
 8008db0:	b004      	add	sp, #16
 8008db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008db6:	4835      	ldr	r0, [pc, #212]	; (8008e8c <_printf_i+0x244>)
 8008db8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008dbc:	6823      	ldr	r3, [r4, #0]
 8008dbe:	680e      	ldr	r6, [r1, #0]
 8008dc0:	061f      	lsls	r7, r3, #24
 8008dc2:	f856 5b04 	ldr.w	r5, [r6], #4
 8008dc6:	600e      	str	r6, [r1, #0]
 8008dc8:	d514      	bpl.n	8008df4 <_printf_i+0x1ac>
 8008dca:	07d9      	lsls	r1, r3, #31
 8008dcc:	bf44      	itt	mi
 8008dce:	f043 0320 	orrmi.w	r3, r3, #32
 8008dd2:	6023      	strmi	r3, [r4, #0]
 8008dd4:	b91d      	cbnz	r5, 8008dde <_printf_i+0x196>
 8008dd6:	6823      	ldr	r3, [r4, #0]
 8008dd8:	f023 0320 	bic.w	r3, r3, #32
 8008ddc:	6023      	str	r3, [r4, #0]
 8008dde:	2310      	movs	r3, #16
 8008de0:	e7b0      	b.n	8008d44 <_printf_i+0xfc>
 8008de2:	6823      	ldr	r3, [r4, #0]
 8008de4:	f043 0320 	orr.w	r3, r3, #32
 8008de8:	6023      	str	r3, [r4, #0]
 8008dea:	2378      	movs	r3, #120	; 0x78
 8008dec:	4828      	ldr	r0, [pc, #160]	; (8008e90 <_printf_i+0x248>)
 8008dee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008df2:	e7e3      	b.n	8008dbc <_printf_i+0x174>
 8008df4:	065e      	lsls	r6, r3, #25
 8008df6:	bf48      	it	mi
 8008df8:	b2ad      	uxthmi	r5, r5
 8008dfa:	e7e6      	b.n	8008dca <_printf_i+0x182>
 8008dfc:	4616      	mov	r6, r2
 8008dfe:	e7bb      	b.n	8008d78 <_printf_i+0x130>
 8008e00:	680b      	ldr	r3, [r1, #0]
 8008e02:	6826      	ldr	r6, [r4, #0]
 8008e04:	6960      	ldr	r0, [r4, #20]
 8008e06:	1d1d      	adds	r5, r3, #4
 8008e08:	600d      	str	r5, [r1, #0]
 8008e0a:	0635      	lsls	r5, r6, #24
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	d501      	bpl.n	8008e14 <_printf_i+0x1cc>
 8008e10:	6018      	str	r0, [r3, #0]
 8008e12:	e002      	b.n	8008e1a <_printf_i+0x1d2>
 8008e14:	0671      	lsls	r1, r6, #25
 8008e16:	d5fb      	bpl.n	8008e10 <_printf_i+0x1c8>
 8008e18:	8018      	strh	r0, [r3, #0]
 8008e1a:	2300      	movs	r3, #0
 8008e1c:	6123      	str	r3, [r4, #16]
 8008e1e:	4616      	mov	r6, r2
 8008e20:	e7ba      	b.n	8008d98 <_printf_i+0x150>
 8008e22:	680b      	ldr	r3, [r1, #0]
 8008e24:	1d1a      	adds	r2, r3, #4
 8008e26:	600a      	str	r2, [r1, #0]
 8008e28:	681e      	ldr	r6, [r3, #0]
 8008e2a:	6862      	ldr	r2, [r4, #4]
 8008e2c:	2100      	movs	r1, #0
 8008e2e:	4630      	mov	r0, r6
 8008e30:	f7f7 fa56 	bl	80002e0 <memchr>
 8008e34:	b108      	cbz	r0, 8008e3a <_printf_i+0x1f2>
 8008e36:	1b80      	subs	r0, r0, r6
 8008e38:	6060      	str	r0, [r4, #4]
 8008e3a:	6863      	ldr	r3, [r4, #4]
 8008e3c:	6123      	str	r3, [r4, #16]
 8008e3e:	2300      	movs	r3, #0
 8008e40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008e44:	e7a8      	b.n	8008d98 <_printf_i+0x150>
 8008e46:	6923      	ldr	r3, [r4, #16]
 8008e48:	4632      	mov	r2, r6
 8008e4a:	4649      	mov	r1, r9
 8008e4c:	4640      	mov	r0, r8
 8008e4e:	47d0      	blx	sl
 8008e50:	3001      	adds	r0, #1
 8008e52:	d0ab      	beq.n	8008dac <_printf_i+0x164>
 8008e54:	6823      	ldr	r3, [r4, #0]
 8008e56:	079b      	lsls	r3, r3, #30
 8008e58:	d413      	bmi.n	8008e82 <_printf_i+0x23a>
 8008e5a:	68e0      	ldr	r0, [r4, #12]
 8008e5c:	9b03      	ldr	r3, [sp, #12]
 8008e5e:	4298      	cmp	r0, r3
 8008e60:	bfb8      	it	lt
 8008e62:	4618      	movlt	r0, r3
 8008e64:	e7a4      	b.n	8008db0 <_printf_i+0x168>
 8008e66:	2301      	movs	r3, #1
 8008e68:	4632      	mov	r2, r6
 8008e6a:	4649      	mov	r1, r9
 8008e6c:	4640      	mov	r0, r8
 8008e6e:	47d0      	blx	sl
 8008e70:	3001      	adds	r0, #1
 8008e72:	d09b      	beq.n	8008dac <_printf_i+0x164>
 8008e74:	3501      	adds	r5, #1
 8008e76:	68e3      	ldr	r3, [r4, #12]
 8008e78:	9903      	ldr	r1, [sp, #12]
 8008e7a:	1a5b      	subs	r3, r3, r1
 8008e7c:	42ab      	cmp	r3, r5
 8008e7e:	dcf2      	bgt.n	8008e66 <_printf_i+0x21e>
 8008e80:	e7eb      	b.n	8008e5a <_printf_i+0x212>
 8008e82:	2500      	movs	r5, #0
 8008e84:	f104 0619 	add.w	r6, r4, #25
 8008e88:	e7f5      	b.n	8008e76 <_printf_i+0x22e>
 8008e8a:	bf00      	nop
 8008e8c:	08009639 	.word	0x08009639
 8008e90:	0800964a 	.word	0x0800964a

08008e94 <_putc_r>:
 8008e94:	b570      	push	{r4, r5, r6, lr}
 8008e96:	460d      	mov	r5, r1
 8008e98:	4614      	mov	r4, r2
 8008e9a:	4606      	mov	r6, r0
 8008e9c:	b118      	cbz	r0, 8008ea6 <_putc_r+0x12>
 8008e9e:	6983      	ldr	r3, [r0, #24]
 8008ea0:	b90b      	cbnz	r3, 8008ea6 <_putc_r+0x12>
 8008ea2:	f7ff fc5d 	bl	8008760 <__sinit>
 8008ea6:	4b1c      	ldr	r3, [pc, #112]	; (8008f18 <_putc_r+0x84>)
 8008ea8:	429c      	cmp	r4, r3
 8008eaa:	d124      	bne.n	8008ef6 <_putc_r+0x62>
 8008eac:	6874      	ldr	r4, [r6, #4]
 8008eae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008eb0:	07d8      	lsls	r0, r3, #31
 8008eb2:	d405      	bmi.n	8008ec0 <_putc_r+0x2c>
 8008eb4:	89a3      	ldrh	r3, [r4, #12]
 8008eb6:	0599      	lsls	r1, r3, #22
 8008eb8:	d402      	bmi.n	8008ec0 <_putc_r+0x2c>
 8008eba:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008ebc:	f7ff fcee 	bl	800889c <__retarget_lock_acquire_recursive>
 8008ec0:	68a3      	ldr	r3, [r4, #8]
 8008ec2:	3b01      	subs	r3, #1
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	60a3      	str	r3, [r4, #8]
 8008ec8:	da05      	bge.n	8008ed6 <_putc_r+0x42>
 8008eca:	69a2      	ldr	r2, [r4, #24]
 8008ecc:	4293      	cmp	r3, r2
 8008ece:	db1c      	blt.n	8008f0a <_putc_r+0x76>
 8008ed0:	b2eb      	uxtb	r3, r5
 8008ed2:	2b0a      	cmp	r3, #10
 8008ed4:	d019      	beq.n	8008f0a <_putc_r+0x76>
 8008ed6:	6823      	ldr	r3, [r4, #0]
 8008ed8:	1c5a      	adds	r2, r3, #1
 8008eda:	6022      	str	r2, [r4, #0]
 8008edc:	701d      	strb	r5, [r3, #0]
 8008ede:	b2ed      	uxtb	r5, r5
 8008ee0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008ee2:	07da      	lsls	r2, r3, #31
 8008ee4:	d405      	bmi.n	8008ef2 <_putc_r+0x5e>
 8008ee6:	89a3      	ldrh	r3, [r4, #12]
 8008ee8:	059b      	lsls	r3, r3, #22
 8008eea:	d402      	bmi.n	8008ef2 <_putc_r+0x5e>
 8008eec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008eee:	f7ff fcd6 	bl	800889e <__retarget_lock_release_recursive>
 8008ef2:	4628      	mov	r0, r5
 8008ef4:	bd70      	pop	{r4, r5, r6, pc}
 8008ef6:	4b09      	ldr	r3, [pc, #36]	; (8008f1c <_putc_r+0x88>)
 8008ef8:	429c      	cmp	r4, r3
 8008efa:	d101      	bne.n	8008f00 <_putc_r+0x6c>
 8008efc:	68b4      	ldr	r4, [r6, #8]
 8008efe:	e7d6      	b.n	8008eae <_putc_r+0x1a>
 8008f00:	4b07      	ldr	r3, [pc, #28]	; (8008f20 <_putc_r+0x8c>)
 8008f02:	429c      	cmp	r4, r3
 8008f04:	bf08      	it	eq
 8008f06:	68f4      	ldreq	r4, [r6, #12]
 8008f08:	e7d1      	b.n	8008eae <_putc_r+0x1a>
 8008f0a:	4629      	mov	r1, r5
 8008f0c:	4622      	mov	r2, r4
 8008f0e:	4630      	mov	r0, r6
 8008f10:	f000 f84c 	bl	8008fac <__swbuf_r>
 8008f14:	4605      	mov	r5, r0
 8008f16:	e7e3      	b.n	8008ee0 <_putc_r+0x4c>
 8008f18:	080095e8 	.word	0x080095e8
 8008f1c:	08009608 	.word	0x08009608
 8008f20:	080095c8 	.word	0x080095c8

08008f24 <__sread>:
 8008f24:	b510      	push	{r4, lr}
 8008f26:	460c      	mov	r4, r1
 8008f28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f2c:	f000 fa58 	bl	80093e0 <_read_r>
 8008f30:	2800      	cmp	r0, #0
 8008f32:	bfab      	itete	ge
 8008f34:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008f36:	89a3      	ldrhlt	r3, [r4, #12]
 8008f38:	181b      	addge	r3, r3, r0
 8008f3a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008f3e:	bfac      	ite	ge
 8008f40:	6563      	strge	r3, [r4, #84]	; 0x54
 8008f42:	81a3      	strhlt	r3, [r4, #12]
 8008f44:	bd10      	pop	{r4, pc}

08008f46 <__swrite>:
 8008f46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f4a:	461f      	mov	r7, r3
 8008f4c:	898b      	ldrh	r3, [r1, #12]
 8008f4e:	05db      	lsls	r3, r3, #23
 8008f50:	4605      	mov	r5, r0
 8008f52:	460c      	mov	r4, r1
 8008f54:	4616      	mov	r6, r2
 8008f56:	d505      	bpl.n	8008f64 <__swrite+0x1e>
 8008f58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f5c:	2302      	movs	r3, #2
 8008f5e:	2200      	movs	r2, #0
 8008f60:	f000 f9c8 	bl	80092f4 <_lseek_r>
 8008f64:	89a3      	ldrh	r3, [r4, #12]
 8008f66:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f6a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008f6e:	81a3      	strh	r3, [r4, #12]
 8008f70:	4632      	mov	r2, r6
 8008f72:	463b      	mov	r3, r7
 8008f74:	4628      	mov	r0, r5
 8008f76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f7a:	f000 b869 	b.w	8009050 <_write_r>

08008f7e <__sseek>:
 8008f7e:	b510      	push	{r4, lr}
 8008f80:	460c      	mov	r4, r1
 8008f82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f86:	f000 f9b5 	bl	80092f4 <_lseek_r>
 8008f8a:	1c43      	adds	r3, r0, #1
 8008f8c:	89a3      	ldrh	r3, [r4, #12]
 8008f8e:	bf15      	itete	ne
 8008f90:	6560      	strne	r0, [r4, #84]	; 0x54
 8008f92:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008f96:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008f9a:	81a3      	strheq	r3, [r4, #12]
 8008f9c:	bf18      	it	ne
 8008f9e:	81a3      	strhne	r3, [r4, #12]
 8008fa0:	bd10      	pop	{r4, pc}

08008fa2 <__sclose>:
 8008fa2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008fa6:	f000 b8d3 	b.w	8009150 <_close_r>
	...

08008fac <__swbuf_r>:
 8008fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fae:	460e      	mov	r6, r1
 8008fb0:	4614      	mov	r4, r2
 8008fb2:	4605      	mov	r5, r0
 8008fb4:	b118      	cbz	r0, 8008fbe <__swbuf_r+0x12>
 8008fb6:	6983      	ldr	r3, [r0, #24]
 8008fb8:	b90b      	cbnz	r3, 8008fbe <__swbuf_r+0x12>
 8008fba:	f7ff fbd1 	bl	8008760 <__sinit>
 8008fbe:	4b21      	ldr	r3, [pc, #132]	; (8009044 <__swbuf_r+0x98>)
 8008fc0:	429c      	cmp	r4, r3
 8008fc2:	d12b      	bne.n	800901c <__swbuf_r+0x70>
 8008fc4:	686c      	ldr	r4, [r5, #4]
 8008fc6:	69a3      	ldr	r3, [r4, #24]
 8008fc8:	60a3      	str	r3, [r4, #8]
 8008fca:	89a3      	ldrh	r3, [r4, #12]
 8008fcc:	071a      	lsls	r2, r3, #28
 8008fce:	d52f      	bpl.n	8009030 <__swbuf_r+0x84>
 8008fd0:	6923      	ldr	r3, [r4, #16]
 8008fd2:	b36b      	cbz	r3, 8009030 <__swbuf_r+0x84>
 8008fd4:	6923      	ldr	r3, [r4, #16]
 8008fd6:	6820      	ldr	r0, [r4, #0]
 8008fd8:	1ac0      	subs	r0, r0, r3
 8008fda:	6963      	ldr	r3, [r4, #20]
 8008fdc:	b2f6      	uxtb	r6, r6
 8008fde:	4283      	cmp	r3, r0
 8008fe0:	4637      	mov	r7, r6
 8008fe2:	dc04      	bgt.n	8008fee <__swbuf_r+0x42>
 8008fe4:	4621      	mov	r1, r4
 8008fe6:	4628      	mov	r0, r5
 8008fe8:	f000 f948 	bl	800927c <_fflush_r>
 8008fec:	bb30      	cbnz	r0, 800903c <__swbuf_r+0x90>
 8008fee:	68a3      	ldr	r3, [r4, #8]
 8008ff0:	3b01      	subs	r3, #1
 8008ff2:	60a3      	str	r3, [r4, #8]
 8008ff4:	6823      	ldr	r3, [r4, #0]
 8008ff6:	1c5a      	adds	r2, r3, #1
 8008ff8:	6022      	str	r2, [r4, #0]
 8008ffa:	701e      	strb	r6, [r3, #0]
 8008ffc:	6963      	ldr	r3, [r4, #20]
 8008ffe:	3001      	adds	r0, #1
 8009000:	4283      	cmp	r3, r0
 8009002:	d004      	beq.n	800900e <__swbuf_r+0x62>
 8009004:	89a3      	ldrh	r3, [r4, #12]
 8009006:	07db      	lsls	r3, r3, #31
 8009008:	d506      	bpl.n	8009018 <__swbuf_r+0x6c>
 800900a:	2e0a      	cmp	r6, #10
 800900c:	d104      	bne.n	8009018 <__swbuf_r+0x6c>
 800900e:	4621      	mov	r1, r4
 8009010:	4628      	mov	r0, r5
 8009012:	f000 f933 	bl	800927c <_fflush_r>
 8009016:	b988      	cbnz	r0, 800903c <__swbuf_r+0x90>
 8009018:	4638      	mov	r0, r7
 800901a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800901c:	4b0a      	ldr	r3, [pc, #40]	; (8009048 <__swbuf_r+0x9c>)
 800901e:	429c      	cmp	r4, r3
 8009020:	d101      	bne.n	8009026 <__swbuf_r+0x7a>
 8009022:	68ac      	ldr	r4, [r5, #8]
 8009024:	e7cf      	b.n	8008fc6 <__swbuf_r+0x1a>
 8009026:	4b09      	ldr	r3, [pc, #36]	; (800904c <__swbuf_r+0xa0>)
 8009028:	429c      	cmp	r4, r3
 800902a:	bf08      	it	eq
 800902c:	68ec      	ldreq	r4, [r5, #12]
 800902e:	e7ca      	b.n	8008fc6 <__swbuf_r+0x1a>
 8009030:	4621      	mov	r1, r4
 8009032:	4628      	mov	r0, r5
 8009034:	f000 f81e 	bl	8009074 <__swsetup_r>
 8009038:	2800      	cmp	r0, #0
 800903a:	d0cb      	beq.n	8008fd4 <__swbuf_r+0x28>
 800903c:	f04f 37ff 	mov.w	r7, #4294967295
 8009040:	e7ea      	b.n	8009018 <__swbuf_r+0x6c>
 8009042:	bf00      	nop
 8009044:	080095e8 	.word	0x080095e8
 8009048:	08009608 	.word	0x08009608
 800904c:	080095c8 	.word	0x080095c8

08009050 <_write_r>:
 8009050:	b538      	push	{r3, r4, r5, lr}
 8009052:	4d07      	ldr	r5, [pc, #28]	; (8009070 <_write_r+0x20>)
 8009054:	4604      	mov	r4, r0
 8009056:	4608      	mov	r0, r1
 8009058:	4611      	mov	r1, r2
 800905a:	2200      	movs	r2, #0
 800905c:	602a      	str	r2, [r5, #0]
 800905e:	461a      	mov	r2, r3
 8009060:	f7fe fef8 	bl	8007e54 <_write>
 8009064:	1c43      	adds	r3, r0, #1
 8009066:	d102      	bne.n	800906e <_write_r+0x1e>
 8009068:	682b      	ldr	r3, [r5, #0]
 800906a:	b103      	cbz	r3, 800906e <_write_r+0x1e>
 800906c:	6023      	str	r3, [r4, #0]
 800906e:	bd38      	pop	{r3, r4, r5, pc}
 8009070:	20001f4c 	.word	0x20001f4c

08009074 <__swsetup_r>:
 8009074:	4b32      	ldr	r3, [pc, #200]	; (8009140 <__swsetup_r+0xcc>)
 8009076:	b570      	push	{r4, r5, r6, lr}
 8009078:	681d      	ldr	r5, [r3, #0]
 800907a:	4606      	mov	r6, r0
 800907c:	460c      	mov	r4, r1
 800907e:	b125      	cbz	r5, 800908a <__swsetup_r+0x16>
 8009080:	69ab      	ldr	r3, [r5, #24]
 8009082:	b913      	cbnz	r3, 800908a <__swsetup_r+0x16>
 8009084:	4628      	mov	r0, r5
 8009086:	f7ff fb6b 	bl	8008760 <__sinit>
 800908a:	4b2e      	ldr	r3, [pc, #184]	; (8009144 <__swsetup_r+0xd0>)
 800908c:	429c      	cmp	r4, r3
 800908e:	d10f      	bne.n	80090b0 <__swsetup_r+0x3c>
 8009090:	686c      	ldr	r4, [r5, #4]
 8009092:	89a3      	ldrh	r3, [r4, #12]
 8009094:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009098:	0719      	lsls	r1, r3, #28
 800909a:	d42c      	bmi.n	80090f6 <__swsetup_r+0x82>
 800909c:	06dd      	lsls	r5, r3, #27
 800909e:	d411      	bmi.n	80090c4 <__swsetup_r+0x50>
 80090a0:	2309      	movs	r3, #9
 80090a2:	6033      	str	r3, [r6, #0]
 80090a4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80090a8:	81a3      	strh	r3, [r4, #12]
 80090aa:	f04f 30ff 	mov.w	r0, #4294967295
 80090ae:	e03e      	b.n	800912e <__swsetup_r+0xba>
 80090b0:	4b25      	ldr	r3, [pc, #148]	; (8009148 <__swsetup_r+0xd4>)
 80090b2:	429c      	cmp	r4, r3
 80090b4:	d101      	bne.n	80090ba <__swsetup_r+0x46>
 80090b6:	68ac      	ldr	r4, [r5, #8]
 80090b8:	e7eb      	b.n	8009092 <__swsetup_r+0x1e>
 80090ba:	4b24      	ldr	r3, [pc, #144]	; (800914c <__swsetup_r+0xd8>)
 80090bc:	429c      	cmp	r4, r3
 80090be:	bf08      	it	eq
 80090c0:	68ec      	ldreq	r4, [r5, #12]
 80090c2:	e7e6      	b.n	8009092 <__swsetup_r+0x1e>
 80090c4:	0758      	lsls	r0, r3, #29
 80090c6:	d512      	bpl.n	80090ee <__swsetup_r+0x7a>
 80090c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80090ca:	b141      	cbz	r1, 80090de <__swsetup_r+0x6a>
 80090cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80090d0:	4299      	cmp	r1, r3
 80090d2:	d002      	beq.n	80090da <__swsetup_r+0x66>
 80090d4:	4630      	mov	r0, r6
 80090d6:	f7ff fa03 	bl	80084e0 <_free_r>
 80090da:	2300      	movs	r3, #0
 80090dc:	6363      	str	r3, [r4, #52]	; 0x34
 80090de:	89a3      	ldrh	r3, [r4, #12]
 80090e0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80090e4:	81a3      	strh	r3, [r4, #12]
 80090e6:	2300      	movs	r3, #0
 80090e8:	6063      	str	r3, [r4, #4]
 80090ea:	6923      	ldr	r3, [r4, #16]
 80090ec:	6023      	str	r3, [r4, #0]
 80090ee:	89a3      	ldrh	r3, [r4, #12]
 80090f0:	f043 0308 	orr.w	r3, r3, #8
 80090f4:	81a3      	strh	r3, [r4, #12]
 80090f6:	6923      	ldr	r3, [r4, #16]
 80090f8:	b94b      	cbnz	r3, 800910e <__swsetup_r+0x9a>
 80090fa:	89a3      	ldrh	r3, [r4, #12]
 80090fc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009100:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009104:	d003      	beq.n	800910e <__swsetup_r+0x9a>
 8009106:	4621      	mov	r1, r4
 8009108:	4630      	mov	r0, r6
 800910a:	f000 f929 	bl	8009360 <__smakebuf_r>
 800910e:	89a0      	ldrh	r0, [r4, #12]
 8009110:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009114:	f010 0301 	ands.w	r3, r0, #1
 8009118:	d00a      	beq.n	8009130 <__swsetup_r+0xbc>
 800911a:	2300      	movs	r3, #0
 800911c:	60a3      	str	r3, [r4, #8]
 800911e:	6963      	ldr	r3, [r4, #20]
 8009120:	425b      	negs	r3, r3
 8009122:	61a3      	str	r3, [r4, #24]
 8009124:	6923      	ldr	r3, [r4, #16]
 8009126:	b943      	cbnz	r3, 800913a <__swsetup_r+0xc6>
 8009128:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800912c:	d1ba      	bne.n	80090a4 <__swsetup_r+0x30>
 800912e:	bd70      	pop	{r4, r5, r6, pc}
 8009130:	0781      	lsls	r1, r0, #30
 8009132:	bf58      	it	pl
 8009134:	6963      	ldrpl	r3, [r4, #20]
 8009136:	60a3      	str	r3, [r4, #8]
 8009138:	e7f4      	b.n	8009124 <__swsetup_r+0xb0>
 800913a:	2000      	movs	r0, #0
 800913c:	e7f7      	b.n	800912e <__swsetup_r+0xba>
 800913e:	bf00      	nop
 8009140:	20000184 	.word	0x20000184
 8009144:	080095e8 	.word	0x080095e8
 8009148:	08009608 	.word	0x08009608
 800914c:	080095c8 	.word	0x080095c8

08009150 <_close_r>:
 8009150:	b538      	push	{r3, r4, r5, lr}
 8009152:	4d06      	ldr	r5, [pc, #24]	; (800916c <_close_r+0x1c>)
 8009154:	2300      	movs	r3, #0
 8009156:	4604      	mov	r4, r0
 8009158:	4608      	mov	r0, r1
 800915a:	602b      	str	r3, [r5, #0]
 800915c:	f7fe fea6 	bl	8007eac <_close>
 8009160:	1c43      	adds	r3, r0, #1
 8009162:	d102      	bne.n	800916a <_close_r+0x1a>
 8009164:	682b      	ldr	r3, [r5, #0]
 8009166:	b103      	cbz	r3, 800916a <_close_r+0x1a>
 8009168:	6023      	str	r3, [r4, #0]
 800916a:	bd38      	pop	{r3, r4, r5, pc}
 800916c:	20001f4c 	.word	0x20001f4c

08009170 <__sflush_r>:
 8009170:	898a      	ldrh	r2, [r1, #12]
 8009172:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009176:	4605      	mov	r5, r0
 8009178:	0710      	lsls	r0, r2, #28
 800917a:	460c      	mov	r4, r1
 800917c:	d458      	bmi.n	8009230 <__sflush_r+0xc0>
 800917e:	684b      	ldr	r3, [r1, #4]
 8009180:	2b00      	cmp	r3, #0
 8009182:	dc05      	bgt.n	8009190 <__sflush_r+0x20>
 8009184:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009186:	2b00      	cmp	r3, #0
 8009188:	dc02      	bgt.n	8009190 <__sflush_r+0x20>
 800918a:	2000      	movs	r0, #0
 800918c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009190:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009192:	2e00      	cmp	r6, #0
 8009194:	d0f9      	beq.n	800918a <__sflush_r+0x1a>
 8009196:	2300      	movs	r3, #0
 8009198:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800919c:	682f      	ldr	r7, [r5, #0]
 800919e:	602b      	str	r3, [r5, #0]
 80091a0:	d032      	beq.n	8009208 <__sflush_r+0x98>
 80091a2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80091a4:	89a3      	ldrh	r3, [r4, #12]
 80091a6:	075a      	lsls	r2, r3, #29
 80091a8:	d505      	bpl.n	80091b6 <__sflush_r+0x46>
 80091aa:	6863      	ldr	r3, [r4, #4]
 80091ac:	1ac0      	subs	r0, r0, r3
 80091ae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80091b0:	b10b      	cbz	r3, 80091b6 <__sflush_r+0x46>
 80091b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80091b4:	1ac0      	subs	r0, r0, r3
 80091b6:	2300      	movs	r3, #0
 80091b8:	4602      	mov	r2, r0
 80091ba:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80091bc:	6a21      	ldr	r1, [r4, #32]
 80091be:	4628      	mov	r0, r5
 80091c0:	47b0      	blx	r6
 80091c2:	1c43      	adds	r3, r0, #1
 80091c4:	89a3      	ldrh	r3, [r4, #12]
 80091c6:	d106      	bne.n	80091d6 <__sflush_r+0x66>
 80091c8:	6829      	ldr	r1, [r5, #0]
 80091ca:	291d      	cmp	r1, #29
 80091cc:	d82c      	bhi.n	8009228 <__sflush_r+0xb8>
 80091ce:	4a2a      	ldr	r2, [pc, #168]	; (8009278 <__sflush_r+0x108>)
 80091d0:	40ca      	lsrs	r2, r1
 80091d2:	07d6      	lsls	r6, r2, #31
 80091d4:	d528      	bpl.n	8009228 <__sflush_r+0xb8>
 80091d6:	2200      	movs	r2, #0
 80091d8:	6062      	str	r2, [r4, #4]
 80091da:	04d9      	lsls	r1, r3, #19
 80091dc:	6922      	ldr	r2, [r4, #16]
 80091de:	6022      	str	r2, [r4, #0]
 80091e0:	d504      	bpl.n	80091ec <__sflush_r+0x7c>
 80091e2:	1c42      	adds	r2, r0, #1
 80091e4:	d101      	bne.n	80091ea <__sflush_r+0x7a>
 80091e6:	682b      	ldr	r3, [r5, #0]
 80091e8:	b903      	cbnz	r3, 80091ec <__sflush_r+0x7c>
 80091ea:	6560      	str	r0, [r4, #84]	; 0x54
 80091ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80091ee:	602f      	str	r7, [r5, #0]
 80091f0:	2900      	cmp	r1, #0
 80091f2:	d0ca      	beq.n	800918a <__sflush_r+0x1a>
 80091f4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80091f8:	4299      	cmp	r1, r3
 80091fa:	d002      	beq.n	8009202 <__sflush_r+0x92>
 80091fc:	4628      	mov	r0, r5
 80091fe:	f7ff f96f 	bl	80084e0 <_free_r>
 8009202:	2000      	movs	r0, #0
 8009204:	6360      	str	r0, [r4, #52]	; 0x34
 8009206:	e7c1      	b.n	800918c <__sflush_r+0x1c>
 8009208:	6a21      	ldr	r1, [r4, #32]
 800920a:	2301      	movs	r3, #1
 800920c:	4628      	mov	r0, r5
 800920e:	47b0      	blx	r6
 8009210:	1c41      	adds	r1, r0, #1
 8009212:	d1c7      	bne.n	80091a4 <__sflush_r+0x34>
 8009214:	682b      	ldr	r3, [r5, #0]
 8009216:	2b00      	cmp	r3, #0
 8009218:	d0c4      	beq.n	80091a4 <__sflush_r+0x34>
 800921a:	2b1d      	cmp	r3, #29
 800921c:	d001      	beq.n	8009222 <__sflush_r+0xb2>
 800921e:	2b16      	cmp	r3, #22
 8009220:	d101      	bne.n	8009226 <__sflush_r+0xb6>
 8009222:	602f      	str	r7, [r5, #0]
 8009224:	e7b1      	b.n	800918a <__sflush_r+0x1a>
 8009226:	89a3      	ldrh	r3, [r4, #12]
 8009228:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800922c:	81a3      	strh	r3, [r4, #12]
 800922e:	e7ad      	b.n	800918c <__sflush_r+0x1c>
 8009230:	690f      	ldr	r7, [r1, #16]
 8009232:	2f00      	cmp	r7, #0
 8009234:	d0a9      	beq.n	800918a <__sflush_r+0x1a>
 8009236:	0793      	lsls	r3, r2, #30
 8009238:	680e      	ldr	r6, [r1, #0]
 800923a:	bf08      	it	eq
 800923c:	694b      	ldreq	r3, [r1, #20]
 800923e:	600f      	str	r7, [r1, #0]
 8009240:	bf18      	it	ne
 8009242:	2300      	movne	r3, #0
 8009244:	eba6 0807 	sub.w	r8, r6, r7
 8009248:	608b      	str	r3, [r1, #8]
 800924a:	f1b8 0f00 	cmp.w	r8, #0
 800924e:	dd9c      	ble.n	800918a <__sflush_r+0x1a>
 8009250:	6a21      	ldr	r1, [r4, #32]
 8009252:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009254:	4643      	mov	r3, r8
 8009256:	463a      	mov	r2, r7
 8009258:	4628      	mov	r0, r5
 800925a:	47b0      	blx	r6
 800925c:	2800      	cmp	r0, #0
 800925e:	dc06      	bgt.n	800926e <__sflush_r+0xfe>
 8009260:	89a3      	ldrh	r3, [r4, #12]
 8009262:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009266:	81a3      	strh	r3, [r4, #12]
 8009268:	f04f 30ff 	mov.w	r0, #4294967295
 800926c:	e78e      	b.n	800918c <__sflush_r+0x1c>
 800926e:	4407      	add	r7, r0
 8009270:	eba8 0800 	sub.w	r8, r8, r0
 8009274:	e7e9      	b.n	800924a <__sflush_r+0xda>
 8009276:	bf00      	nop
 8009278:	20400001 	.word	0x20400001

0800927c <_fflush_r>:
 800927c:	b538      	push	{r3, r4, r5, lr}
 800927e:	690b      	ldr	r3, [r1, #16]
 8009280:	4605      	mov	r5, r0
 8009282:	460c      	mov	r4, r1
 8009284:	b913      	cbnz	r3, 800928c <_fflush_r+0x10>
 8009286:	2500      	movs	r5, #0
 8009288:	4628      	mov	r0, r5
 800928a:	bd38      	pop	{r3, r4, r5, pc}
 800928c:	b118      	cbz	r0, 8009296 <_fflush_r+0x1a>
 800928e:	6983      	ldr	r3, [r0, #24]
 8009290:	b90b      	cbnz	r3, 8009296 <_fflush_r+0x1a>
 8009292:	f7ff fa65 	bl	8008760 <__sinit>
 8009296:	4b14      	ldr	r3, [pc, #80]	; (80092e8 <_fflush_r+0x6c>)
 8009298:	429c      	cmp	r4, r3
 800929a:	d11b      	bne.n	80092d4 <_fflush_r+0x58>
 800929c:	686c      	ldr	r4, [r5, #4]
 800929e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d0ef      	beq.n	8009286 <_fflush_r+0xa>
 80092a6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80092a8:	07d0      	lsls	r0, r2, #31
 80092aa:	d404      	bmi.n	80092b6 <_fflush_r+0x3a>
 80092ac:	0599      	lsls	r1, r3, #22
 80092ae:	d402      	bmi.n	80092b6 <_fflush_r+0x3a>
 80092b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80092b2:	f7ff faf3 	bl	800889c <__retarget_lock_acquire_recursive>
 80092b6:	4628      	mov	r0, r5
 80092b8:	4621      	mov	r1, r4
 80092ba:	f7ff ff59 	bl	8009170 <__sflush_r>
 80092be:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80092c0:	07da      	lsls	r2, r3, #31
 80092c2:	4605      	mov	r5, r0
 80092c4:	d4e0      	bmi.n	8009288 <_fflush_r+0xc>
 80092c6:	89a3      	ldrh	r3, [r4, #12]
 80092c8:	059b      	lsls	r3, r3, #22
 80092ca:	d4dd      	bmi.n	8009288 <_fflush_r+0xc>
 80092cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80092ce:	f7ff fae6 	bl	800889e <__retarget_lock_release_recursive>
 80092d2:	e7d9      	b.n	8009288 <_fflush_r+0xc>
 80092d4:	4b05      	ldr	r3, [pc, #20]	; (80092ec <_fflush_r+0x70>)
 80092d6:	429c      	cmp	r4, r3
 80092d8:	d101      	bne.n	80092de <_fflush_r+0x62>
 80092da:	68ac      	ldr	r4, [r5, #8]
 80092dc:	e7df      	b.n	800929e <_fflush_r+0x22>
 80092de:	4b04      	ldr	r3, [pc, #16]	; (80092f0 <_fflush_r+0x74>)
 80092e0:	429c      	cmp	r4, r3
 80092e2:	bf08      	it	eq
 80092e4:	68ec      	ldreq	r4, [r5, #12]
 80092e6:	e7da      	b.n	800929e <_fflush_r+0x22>
 80092e8:	080095e8 	.word	0x080095e8
 80092ec:	08009608 	.word	0x08009608
 80092f0:	080095c8 	.word	0x080095c8

080092f4 <_lseek_r>:
 80092f4:	b538      	push	{r3, r4, r5, lr}
 80092f6:	4d07      	ldr	r5, [pc, #28]	; (8009314 <_lseek_r+0x20>)
 80092f8:	4604      	mov	r4, r0
 80092fa:	4608      	mov	r0, r1
 80092fc:	4611      	mov	r1, r2
 80092fe:	2200      	movs	r2, #0
 8009300:	602a      	str	r2, [r5, #0]
 8009302:	461a      	mov	r2, r3
 8009304:	f7fe fddc 	bl	8007ec0 <_lseek>
 8009308:	1c43      	adds	r3, r0, #1
 800930a:	d102      	bne.n	8009312 <_lseek_r+0x1e>
 800930c:	682b      	ldr	r3, [r5, #0]
 800930e:	b103      	cbz	r3, 8009312 <_lseek_r+0x1e>
 8009310:	6023      	str	r3, [r4, #0]
 8009312:	bd38      	pop	{r3, r4, r5, pc}
 8009314:	20001f4c 	.word	0x20001f4c

08009318 <__swhatbuf_r>:
 8009318:	b570      	push	{r4, r5, r6, lr}
 800931a:	460e      	mov	r6, r1
 800931c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009320:	2900      	cmp	r1, #0
 8009322:	b096      	sub	sp, #88	; 0x58
 8009324:	4614      	mov	r4, r2
 8009326:	461d      	mov	r5, r3
 8009328:	da07      	bge.n	800933a <__swhatbuf_r+0x22>
 800932a:	2300      	movs	r3, #0
 800932c:	602b      	str	r3, [r5, #0]
 800932e:	89b3      	ldrh	r3, [r6, #12]
 8009330:	061a      	lsls	r2, r3, #24
 8009332:	d410      	bmi.n	8009356 <__swhatbuf_r+0x3e>
 8009334:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009338:	e00e      	b.n	8009358 <__swhatbuf_r+0x40>
 800933a:	466a      	mov	r2, sp
 800933c:	f000 f862 	bl	8009404 <_fstat_r>
 8009340:	2800      	cmp	r0, #0
 8009342:	dbf2      	blt.n	800932a <__swhatbuf_r+0x12>
 8009344:	9a01      	ldr	r2, [sp, #4]
 8009346:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800934a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800934e:	425a      	negs	r2, r3
 8009350:	415a      	adcs	r2, r3
 8009352:	602a      	str	r2, [r5, #0]
 8009354:	e7ee      	b.n	8009334 <__swhatbuf_r+0x1c>
 8009356:	2340      	movs	r3, #64	; 0x40
 8009358:	2000      	movs	r0, #0
 800935a:	6023      	str	r3, [r4, #0]
 800935c:	b016      	add	sp, #88	; 0x58
 800935e:	bd70      	pop	{r4, r5, r6, pc}

08009360 <__smakebuf_r>:
 8009360:	898b      	ldrh	r3, [r1, #12]
 8009362:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009364:	079d      	lsls	r5, r3, #30
 8009366:	4606      	mov	r6, r0
 8009368:	460c      	mov	r4, r1
 800936a:	d507      	bpl.n	800937c <__smakebuf_r+0x1c>
 800936c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009370:	6023      	str	r3, [r4, #0]
 8009372:	6123      	str	r3, [r4, #16]
 8009374:	2301      	movs	r3, #1
 8009376:	6163      	str	r3, [r4, #20]
 8009378:	b002      	add	sp, #8
 800937a:	bd70      	pop	{r4, r5, r6, pc}
 800937c:	ab01      	add	r3, sp, #4
 800937e:	466a      	mov	r2, sp
 8009380:	f7ff ffca 	bl	8009318 <__swhatbuf_r>
 8009384:	9900      	ldr	r1, [sp, #0]
 8009386:	4605      	mov	r5, r0
 8009388:	4630      	mov	r0, r6
 800938a:	f7ff f8f9 	bl	8008580 <_malloc_r>
 800938e:	b948      	cbnz	r0, 80093a4 <__smakebuf_r+0x44>
 8009390:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009394:	059a      	lsls	r2, r3, #22
 8009396:	d4ef      	bmi.n	8009378 <__smakebuf_r+0x18>
 8009398:	f023 0303 	bic.w	r3, r3, #3
 800939c:	f043 0302 	orr.w	r3, r3, #2
 80093a0:	81a3      	strh	r3, [r4, #12]
 80093a2:	e7e3      	b.n	800936c <__smakebuf_r+0xc>
 80093a4:	4b0d      	ldr	r3, [pc, #52]	; (80093dc <__smakebuf_r+0x7c>)
 80093a6:	62b3      	str	r3, [r6, #40]	; 0x28
 80093a8:	89a3      	ldrh	r3, [r4, #12]
 80093aa:	6020      	str	r0, [r4, #0]
 80093ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80093b0:	81a3      	strh	r3, [r4, #12]
 80093b2:	9b00      	ldr	r3, [sp, #0]
 80093b4:	6163      	str	r3, [r4, #20]
 80093b6:	9b01      	ldr	r3, [sp, #4]
 80093b8:	6120      	str	r0, [r4, #16]
 80093ba:	b15b      	cbz	r3, 80093d4 <__smakebuf_r+0x74>
 80093bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80093c0:	4630      	mov	r0, r6
 80093c2:	f000 f831 	bl	8009428 <_isatty_r>
 80093c6:	b128      	cbz	r0, 80093d4 <__smakebuf_r+0x74>
 80093c8:	89a3      	ldrh	r3, [r4, #12]
 80093ca:	f023 0303 	bic.w	r3, r3, #3
 80093ce:	f043 0301 	orr.w	r3, r3, #1
 80093d2:	81a3      	strh	r3, [r4, #12]
 80093d4:	89a0      	ldrh	r0, [r4, #12]
 80093d6:	4305      	orrs	r5, r0
 80093d8:	81a5      	strh	r5, [r4, #12]
 80093da:	e7cd      	b.n	8009378 <__smakebuf_r+0x18>
 80093dc:	080086f9 	.word	0x080086f9

080093e0 <_read_r>:
 80093e0:	b538      	push	{r3, r4, r5, lr}
 80093e2:	4d07      	ldr	r5, [pc, #28]	; (8009400 <_read_r+0x20>)
 80093e4:	4604      	mov	r4, r0
 80093e6:	4608      	mov	r0, r1
 80093e8:	4611      	mov	r1, r2
 80093ea:	2200      	movs	r2, #0
 80093ec:	602a      	str	r2, [r5, #0]
 80093ee:	461a      	mov	r2, r3
 80093f0:	f7fe fd20 	bl	8007e34 <_read>
 80093f4:	1c43      	adds	r3, r0, #1
 80093f6:	d102      	bne.n	80093fe <_read_r+0x1e>
 80093f8:	682b      	ldr	r3, [r5, #0]
 80093fa:	b103      	cbz	r3, 80093fe <_read_r+0x1e>
 80093fc:	6023      	str	r3, [r4, #0]
 80093fe:	bd38      	pop	{r3, r4, r5, pc}
 8009400:	20001f4c 	.word	0x20001f4c

08009404 <_fstat_r>:
 8009404:	b538      	push	{r3, r4, r5, lr}
 8009406:	4d07      	ldr	r5, [pc, #28]	; (8009424 <_fstat_r+0x20>)
 8009408:	2300      	movs	r3, #0
 800940a:	4604      	mov	r4, r0
 800940c:	4608      	mov	r0, r1
 800940e:	4611      	mov	r1, r2
 8009410:	602b      	str	r3, [r5, #0]
 8009412:	f7fe fd4e 	bl	8007eb2 <_fstat>
 8009416:	1c43      	adds	r3, r0, #1
 8009418:	d102      	bne.n	8009420 <_fstat_r+0x1c>
 800941a:	682b      	ldr	r3, [r5, #0]
 800941c:	b103      	cbz	r3, 8009420 <_fstat_r+0x1c>
 800941e:	6023      	str	r3, [r4, #0]
 8009420:	bd38      	pop	{r3, r4, r5, pc}
 8009422:	bf00      	nop
 8009424:	20001f4c 	.word	0x20001f4c

08009428 <_isatty_r>:
 8009428:	b538      	push	{r3, r4, r5, lr}
 800942a:	4d06      	ldr	r5, [pc, #24]	; (8009444 <_isatty_r+0x1c>)
 800942c:	2300      	movs	r3, #0
 800942e:	4604      	mov	r4, r0
 8009430:	4608      	mov	r0, r1
 8009432:	602b      	str	r3, [r5, #0]
 8009434:	f7fe fd42 	bl	8007ebc <_isatty>
 8009438:	1c43      	adds	r3, r0, #1
 800943a:	d102      	bne.n	8009442 <_isatty_r+0x1a>
 800943c:	682b      	ldr	r3, [r5, #0]
 800943e:	b103      	cbz	r3, 8009442 <_isatty_r+0x1a>
 8009440:	6023      	str	r3, [r4, #0]
 8009442:	bd38      	pop	{r3, r4, r5, pc}
 8009444:	20001f4c 	.word	0x20001f4c

08009448 <_init>:
 8009448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800944a:	bf00      	nop
 800944c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800944e:	bc08      	pop	{r3}
 8009450:	469e      	mov	lr, r3
 8009452:	4770      	bx	lr

08009454 <_fini>:
 8009454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009456:	bf00      	nop
 8009458:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800945a:	bc08      	pop	{r3}
 800945c:	469e      	mov	lr, r3
 800945e:	4770      	bx	lr
