(S (PP (IN In) (NP (NP (DT the) (NN design) (NN flow)) (PP (IN of) (NP (JJ integrated) (NNS circuits))))) (, ,) (NP (JJ chip-level) (NN verification)) (VP (VBZ is) (NP (NP (DT an) (JJ important) (NN step)) (SBAR (WHNP (WDT that)) (S (VP (ADVP (NN sanity)) (VBZ checks) (SBAR (S (NP (DT the) (NN performance)) (VP (VBZ is) (SBAR (IN as) (S (VP (VBN expected)))))))))))) (. .))
(S (NP (NNP Power) (JJ grid) (NN verification)) (VP (VBZ is) (NP (NP (CD one)) (PP (IN of) (NP (NP (DT the) (ADJP (RBS most) (JJ expensive) (CC and) (JJ time-consuming)) (NNS steps)) (PP (IN of) (NP (JJ chip-level) (NN verification)))))) (, ,) (PP (JJ due) (TO to) (NP (PRP$ its) (ADJP (RB extremely) (JJ large)) (NN size)))) (. .))
(S (NP (JJ Efficient) (NN power) (JJ grid) (NN analysis) (NN technology)) (VP (VBZ is) (VP (ADVP (RB highly)) (VBN demanded) (SBAR (IN as) (S (NP (PRP it)) (VP (VP (VBZ saves) (NP (VBG computing) (NNS resources))) (CC and) (VP (NNS enables) (NP (RBR faster) (NN iteration)))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (DT a) (JJ topology-base) (NN power) (JJ grid) (NN transient) (NN analysis) (NN algorithm)) (VP (VBZ is) (VP (VBN proposed))) (. .))
(S (NP (JJ Nodal) (NN analysis)) (VP (VBZ is) (VP (VBN adopted) (S (VP (TO to) (VP (VB analyze) (NP (NP (DT the) (NN topology)) (SBAR (WHNP (WDT which)) (S (VP (VBZ is) (ADJP (RB mathematically) (JJ equivalent) (PP (TO to) (S (VP (ADVP (RB iteratively)) (VBG solving) (NP (DT a) (JJ positive) (JJ semi-definite) (JJ linear) (NN equation))))))))))))))) (. .))
(S (NP (NP (DT The) (NN convergence)) (PP (IN of) (NP (DT the) (NN method)))) (VP (VBZ is) (VP (VBN proved))) (. .))
