Begin Netlisting Feb 12 01:30:41 2024
INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the

"/home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/Sim/TOP/top_tb/adexl/results/data/Interactive.20/1/TOP:top_tb:1:1/netlist/digital/testfixture.verilog"
file. To print the stimulus name mapped table, set

simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file

before invoking Verilog netlister.
 
INFO (VLOGNET-62): Database internal net names will be printed for floating
instance ports. To prevent 
them from being printed, set
simVerilogProcessNullPorts = t either in CIW or 
the .simrc file.
 
INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist
Configuration list. 
If you want to print only those cellviews that need to be
re-netlisted in the 
list, set simVerilogIncrementalNetlistConfigList = t either
in CIW or the 
.simrc file.
 
INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to
"z". To get inout 
pins with initial state of "0", set
hnlVerilogIOInitStimulusStr = "0" 
either in CIW or the .simrc file.
 
INFO (AMS-2150): Generating the 'changedVarsSummary' file in the 'netlist'
directory. This file prints the values of the netlister control variables, which
are different from their default values. To disable the file creation, type
'envSetVal("ams.netlisterOpts" "print_control_vars" 'boolean nil )' in the
'.cdsinit' file.

INFO (VLOGNET-117): Re-netlisting the entire design.

INFO (VLOGNET-118): Using connection by name (explicit connections) for all
stopping and 
non-stopping cells.
 
WARNING (VLOGNET-110): The cell 'D_CELLS_JI3V/DECAP5JI3V/cmos_sch' has no ports.
Make sure that this was the intended 
design.
 
WARNING (VLOGNET-110): The cell 'D_CELLS_JI3V/DECAP7JI3V/cmos_sch' has no ports.
Make sure that this was the intended 
design.
 
WARNING (VLOGNET-110): The cell 'D_CELLS_JI3V/DECAP10JI3V/cmos_sch' has no
ports. Make sure that this was the intended 
design.
 
WARNING (VLOGNET-110): The cell 'D_CELLS_JI3V/DECAP15JI3V/cmos_sch' has no
ports. Make sure that this was the intended 
design.
 
WARNING (VLOGNET-110): The cell 'D_CELLS_JI3V/DECAP25JI3V/cmos_sch' has no
ports. Make sure that this was the intended 
design.
 
INFO (VLOGNET-169): Module port ordering for lib 'COUNTER_JI3', cell 'counter',
view 'schematic' will be
 done using the user specified port order as follows:

 => ("out<7:0>" "enable" "clk" "reset")

WARNING (VLOGNET-110): The cell 'TOP/top_tb/schematic' has no ports. Make sure
that this was the intended 
design.
 
INFO (VLOGNET-126): ---------- Beginning netlist configuration information
----------



LIB NAME                    CELL NAME                   VIEW NAME           
NOTE             
---------                   ---------                   ---------           
----             

PRIMLIB                     ne3                         spectre             
*Stopping View*  
PRIMLIB                     pe3                         spectre             
*Stopping View*  
PRIMLIB                     nedia                       spectre             
*Stopping View*  
PRIMLIB                     rpp1k1_3                    spectre             
*Stopping View*  
PRIMLIB                     pe3i                        spectre             
*Stopping View*  
PRIMLIB                     ne3i                        spectre             
*Stopping View*  
PRIMLIB                     rdp3                        spectre             
*Stopping View*  
PRIMLIB                     dn3                         spectre             
*Stopping View*  
PRIMLIB                     rdn3                        spectre             
*Stopping View*  
PRIMLIB                     ddnwmv                      spectre             
*Stopping View*  
PRIMLIB                     dipdnwmv                    spectre             
*Stopping View*  
PRIMLIB                     rpp1                        spectre             
*Stopping View*  
PRIMLIB                     dp3                         spectre             
*Stopping View*  
PRIMLIB                     dnpdd_scr                   spectre             
*Stopping View*  
PRIMLIB                     dpdd_scr                    spectre             
*Stopping View*  
PRIMLIB                     dpdnw                       spectre             
*Stopping View*  
PRIMLIB                     ddnw                        spectre             
*Stopping View*  
PRIMLIB                     dhpw                        spectre             
*Stopping View*  
PRIMLIB                     rnp1                        spectre             
*Stopping View*  
PRIMLIB                     rdp_io                      spectre             
*Stopping View*  
PRIMLIB                     dphnw                       spectre             
*Stopping View*  
PRIMLIB                     pmb                         spectre             
*Stopping View*  
PRIMLIB                     rpp1s                       spectre             
*Stopping View*  
PRIMLIB                     s_res                       spectre             
*Stopping View*  
COUNTER_JI3                 counter_stimulus            verilogams          
*Stopping View*  
analogLib                   vdc                         spectre             
*Stopping View*  
analogLib                   res                         spectre             
*Stopping View*  
analogLib                   vpulse                      spectre             
*Stopping View*  
TOP                         top_tb                      schematic               
             
TOP                         top                         schematic               
             
IORING                      ioring3                     schematic               
             
HV_CELLS                    HVDD4DJ5PKFs                schematic               
             
HV_CELLS                    ioh_d5pk                    schematic               
             
HV_CELLS                    HVDD4D2PK                   schematic               
             
HV_CELLS                    ioh_d2pk                    schematic               
             
HV_CELLS                    ioh_pe3isabhv_2800gcr       schematic               
             
HV_CELLS                    ioh_pe3isab_40_04           schematic               
             
HV_CELLS                    ioh_pmbsabhv_2000           schematic               
             
HV_CELLS                    ioh_pmbsab_40_10            schematic               
             
HV_CELLS                    HVD4SJD1R5PKFs              schematic               
             
HV_CELLS                    ioh_c5pk                    schematic               
             
HV_CELLS                    ioh_pmbsabhv_750            schematic               
             
HV_CELLS                    ioh_pmbsab_15_10            schematic               
             
HV_CELLS                    ioh_pe3isabhv_1050gcr       schematic               
             
HV_CELLS                    ioh_pe3isab_15_04           schematic               
             
HV_CELLS                    ioh_dhpw_2x100_stack3       schematic               
             
HV_CELLS                    ioh_dhpw_2x100              schematic               
             
HV_CELLS                    ioh_iscrd2_4x100            schematic               
             
IO_CELLS_JIC3V              APR04DPC                    cmos_sch                
             
IO_CELLS_JIC3V              jio_anrdio_pc               cmos_sch                
             
IO_CELLS_JIC3V              APR00DPC                    cmos_sch                
             
IO_CELLS_JIC3V              CORNERESDPC                 cmos_sch                
             
IO_CELLS_JIC3V              PWRCUTDCPC                  cmos_sch                
             
IO_CELLS_JIC3V              BT4PC                       cmos_sch                
             
IO_CELLS_JIC3V              jio_ts4_pc                  cmos_sch                
             
IO_CELLS_JIC3V              jio_tsctrl_pc               cmos_sch                
             
IO_CELLS_JIC3V              jio_tp4_pc                  cmos_sch                
             
IO_CELLS_JIC3V              ICPC                        cmos_sch                
             
IO_CELLS_JIC3V              jio_esd1_pc                 cmos_sch                
             
IO_CELLS_JIC3V              jio_ne3is_pc                cmos_sch                
             
IO_CELLS_JIC3V              jio_resp_pc                 cmos_sch                
             
IO_CELLS_JIC3V              jio_bufc_pc                 cmos_sch                
             
IO_CELLS_JIC3V              jio_ndtr_pc                 cmos_sch                
             
IO_CELLS_JIC3V              jio_opdio_pc                cmos_sch                
             
IO_CELLS_JIC3V              jio_lviodio_pc              cmos_sch                
             
IO_CELLS_JIC3V              jio_ipdio_pc                cmos_sch                
             
IO_CELLS_JIC3V              GNDORPADPC                  cmos_sch                
             
IO_CELLS_JIC3V              GNDPADPC                    cmos_sch                
             
IO_CELLS_JIC3V              VDDORPADPC                  cmos_sch                
             
IO_CELLS_JIC3V              VDDPADPC                    cmos_sch                
             
IO_CELLS_JIC3V              PSUBPADPC                   cmos_sch                
             
IO_CELLS_JIC3V              jio_andio_pc                cmos_sch                
             
IO_CELLS_JIC3V              jio_ne3i_pc                 cmos_sch                
             
IO_CELLS_JIC3V              jio_pe3i_pc                 cmos_sch                
             
COUNTER_JI3                 counter                     schematic               
             
D_CELLS_JI3V                DFRQJI3VX4                  cmos_sch                
             
D_CELLS_JI3V                BUJI3VX0                    cmos_sch                
             
D_CELLS_JI3V                BUJI3VX16                   cmos_sch                
             
D_CELLS_JI3V                ON211JI3VX1                 cmos_sch                
             
GATES_JI3V                  o2na3ji3v                   schematic               
             
D_CELLS_JI3V                DLY1JI3VX1                  cmos_sch                
             
D_CELLS_JI3V                AN21JI3VX1                  cmos_sch                
             
GATES_JI3V                  a2no2ji3v                   schematic               
             
D_CELLS_JI3V                AN22JI3VX1                  cmos_sch                
             
GATES_JI3V                  a22no2ji3v                  schematic               
             
D_CELLS_JI3V                DFRQJI3VX2                  cmos_sch                
             
D_CELLS_JI3V                EN2JI3VX0                   cmos_sch                
             
GATES_JI3V                  o2na2ji3v                   schematic               
             
D_CELLS_JI3V                NO2JI3VX0                   cmos_sch                
             
GATES_JI3V                  nor2ji3v                    schematic               
             
D_CELLS_JI3V                DFRQJI3VX1                  cmos_sch                
             
D_CELLS_JI3V                BUJI3VX1                    cmos_sch                
             
D_CELLS_JI3V                DECAP25JI3V                 cmos_sch                
             
D_CELLS_JI3V                DECAP15JI3V                 cmos_sch                
             
D_CELLS_JI3V                DECAP10JI3V                 cmos_sch                
             
D_CELLS_JI3V                DECAP7JI3V                  cmos_sch                
             
D_CELLS_JI3V                DECAP5JI3V                  cmos_sch                
             
D_CELLS_JI3V                BUJI3VX2                    cmos_sch                
             
D_CELLS_JI3V                DLY2JI3VX1                  cmos_sch                
             
D_CELLS_JI3V                INJI3VX0                    cmos_sch                
             
GATES_JI3V                  invrji3v                    schematic               
             
D_CELLS_JI3V                NA2JI3VX0                   cmos_sch                
             
GATES_JI3V                  nand2ji3v                   schematic               
             
INV_HV                      inv_hv                      schematic               
             
INV_LP                      inv                         schematic               
             

---------- End of netlist configuration information   ----------
Running netlist assembly..
End netlisting Feb 12 01:30:48 2024
