INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/sim_1/new/FIFO_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_Sim
