////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : claAdder4b.vf
// /___/   /\     Timestamp : 11/13/2015 18:45:43
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -sympath /home/knightcm/1516a-csse232-frenchkt-knightcm-lamd-peterseo/Final_Data_Path/ipcore_dir -intstyle ise -family spartan3e -verilog /home/knightcm/1516a-csse232-frenchkt-knightcm-lamd-peterseo/Final_Data_Path/claAdder4b.vf -w /home/knightcm/1516a-csse232-frenchkt-knightcm-lamd-peterseo/Final_Data_Path/claAdder4b.sch
//Design Name: claAdder4b
//Device: spartan3e
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module M2_1_MXILINX_claAdder4b(D0, 
                               D1, 
                               S0, 
                               O);

    input D0;
    input D1;
    input S0;
   output O;
   
   wire M0;
   wire M1;
   
   AND2B1  I_36_7 (.I0(S0), 
                  .I1(D0), 
                  .O(M0));
   OR2  I_36_8 (.I0(M1), 
               .I1(M0), 
               .O(O));
   AND2  I_36_9 (.I0(D1), 
                .I1(S0), 
                .O(M1));
endmodule
`timescale 1ns / 1ps

module INV4_MXILINX_claAdder4b(I0, 
                               I1, 
                               I2, 
                               I3, 
                               O0, 
                               O1, 
                               O2, 
                               O3);

    input I0;
    input I1;
    input I2;
    input I3;
   output O0;
   output O1;
   output O2;
   output O3;
   
   
   INV  I_36_37 (.I(I3), 
                .O(O3));
   INV  I_36_38 (.I(I2), 
                .O(O2));
   INV  I_36_39 (.I(I1), 
                .O(O1));
   INV  I_36_40 (.I(I0), 
                .O(O0));
endmodule
`timescale 1ns / 1ps

module M2_1E_MXILINX_claAdder4b(D0, 
                                D1, 
                                E, 
                                S0, 
                                O);

    input D0;
    input D1;
    input E;
    input S0;
   output O;
   
   wire M0;
   wire M1;
   
   AND3  I_36_30 (.I0(D1), 
                 .I1(E), 
                 .I2(S0), 
                 .O(M1));
   AND3B1  I_36_31 (.I0(S0), 
                   .I1(E), 
                   .I2(D0), 
                   .O(M0));
   OR2  I_36_38 (.I0(M1), 
                .I1(M0), 
                .O(O));
endmodule
`timescale 1ns / 1ps

module M4_1E_MXILINX_claAdder4b(D0, 
                                D1, 
                                D2, 
                                D3, 
                                E, 
                                S0, 
                                S1, 
                                O);

    input D0;
    input D1;
    input D2;
    input D3;
    input E;
    input S0;
    input S1;
   output O;
   
   wire M01;
   wire M23;
   
   (* HU_SET = "I_M01_442" *) 
   M2_1E_MXILINX_claAdder4b  I_M01 (.D0(D0), 
                                   .D1(D1), 
                                   .E(E), 
                                   .S0(S0), 
                                   .O(M01));
   (* HU_SET = "I_M23_441" *) 
   M2_1E_MXILINX_claAdder4b  I_M23 (.D0(D2), 
                                   .D1(D3), 
                                   .E(E), 
                                   .S0(S0), 
                                   .O(M23));
   MUXF5  I_O (.I0(M01), 
              .I1(M23), 
              .S(S1), 
              .O(O));
endmodule
`timescale 1ns / 1ps

module add1b_MUSER_claAdder4b(a, 
                              b, 
                              ci, 
                              co, 
                              r);

    input a;
    input b;
    input ci;
   output co;
   output r;
   
   wire anot;
   wire bnot;
   wire cinot;
   wire XLXN_1;
   wire XLXN_2;
   wire XLXN_3;
   wire XLXN_11;
   wire XLXN_12;
   wire XLXN_13;
   wire XLXN_14;
   
   AND2  XLXI_1 (.I0(a), 
                .I1(ci), 
                .O(XLXN_1));
   AND2  XLXI_2 (.I0(b), 
                .I1(ci), 
                .O(XLXN_2));
   AND2  XLXI_3 (.I0(b), 
                .I1(a), 
                .O(XLXN_3));
   OR3  XLXI_4 (.I0(XLXN_3), 
               .I1(XLXN_2), 
               .I2(XLXN_1), 
               .O(co));
   AND3  XLXI_5 (.I0(b), 
                .I1(a), 
                .I2(ci), 
                .O(XLXN_11));
   AND3  XLXI_6 (.I0(bnot), 
                .I1(anot), 
                .I2(ci), 
                .O(XLXN_12));
   AND3  XLXI_7 (.I0(bnot), 
                .I1(a), 
                .I2(cinot), 
                .O(XLXN_13));
   AND3  XLXI_8 (.I0(b), 
                .I1(anot), 
                .I2(cinot), 
                .O(XLXN_14));
   OR4  XLXI_9 (.I0(XLXN_14), 
               .I1(XLXN_13), 
               .I2(XLXN_12), 
               .I3(XLXN_11), 
               .O(r));
   INV  XLXI_33 (.I(a), 
                .O(anot));
   INV  XLXI_34 (.I(b), 
                .O(bnot));
   INV  XLXI_35 (.I(ci), 
                .O(cinot));
endmodule
`timescale 1ns / 1ps

module alu1b_MUSER_claAdder4b(a, 
                              b, 
                              ci, 
                              l, 
                              op, 
                              co, 
                              r, 
                              s);

    input a;
    input b;
    input ci;
    input l;
    input [2:0] op;
   output co;
   output r;
   output s;
   
   wire XLXN_8;
   wire XLXN_9;
   wire XLXN_13;
   wire XLXN_38;
   wire XLXN_40;
   wire s_DUMMY;
   
   assign s = s_DUMMY;
   AND2  XLXI_1 (.I0(XLXN_40), 
                .I1(a), 
                .O(XLXN_8));
   OR2  XLXI_2 (.I0(XLXN_40), 
               .I1(a), 
               .O(XLXN_9));
   add1b_MUSER_claAdder4b  XLXI_3 (.a(a), 
                                  .b(XLXN_40), 
                                  .ci(ci), 
                                  .co(co), 
                                  .r(s_DUMMY));
   (* HU_SET = "XLXI_8_443" *) 
   M4_1E_MXILINX_claAdder4b  XLXI_8 (.D0(XLXN_8), 
                                    .D1(XLXN_9), 
                                    .D2(s_DUMMY), 
                                    .D3(l), 
                                    .E(XLXN_13), 
                                    .S0(op[0]), 
                                    .S1(op[1]), 
                                    .O(r));
   VCC  XLXI_9 (.P(XLXN_13));
   (* HU_SET = "XLXI_15_444" *) 
   M2_1_MXILINX_claAdder4b  XLXI_15 (.D0(b), 
                                    .D1(XLXN_38), 
                                    .S0(op[2]), 
                                    .O(XLXN_40));
   INV  XLXI_16 (.I(b), 
                .O(XLXN_38));
endmodule
`timescale 1ns / 1ps

module claAdder4b(a, 
                  b, 
                  ci, 
                  less, 
                  op, 
                  c_out, 
                  c3, 
                  Gi, 
                  Pi, 
                  r, 
                  set_less, 
                  zero);

    input [3:0] a;
    input [3:0] b;
    input ci;
    input less;
    input [2:0] op;
   output c_out;
   output c3;
   output Gi;
   output Pi;
   output [3:0] r;
   output set_less;
   output zero;
   
   wire c1;
   wire c2;
   wire ground;
   wire g0;
   wire g1;
   wire g2;
   wire g3;
   wire nb0;
   wire nb1;
   wire nb2;
   wire nb3;
   wire p0;
   wire p0c0;
   wire p1;
   wire p1g0;
   wire p1p0c0;
   wire p2;
   wire p2g1;
   wire p2p1g0;
   wire p2p1p0c0;
   wire p3;
   wire p3g2;
   wire p3p2g1;
   wire p3p2p1g0;
   wire p3p2p1p0c0;
   wire sb0;
   wire sb1;
   wire sb2;
   wire sb3;
   wire c3_DUMMY;
   wire [3:0] r_DUMMY;
   
   assign c3 = c3_DUMMY;
   assign r[3:0] = r_DUMMY[3:0];
   AND2  XLXI_39 (.I0(sb0), 
                 .I1(a[0]), 
                 .O(g0));
   OR2  XLXI_40 (.I0(sb0), 
                .I1(a[0]), 
                .O(p0));
   AND2  XLXI_41 (.I0(p0), 
                 .I1(ci), 
                 .O(p0c0));
   AND2  XLXI_42 (.I0(sb1), 
                 .I1(a[1]), 
                 .O(g1));
   AND2  XLXI_45 (.I0(sb2), 
                 .I1(a[2]), 
                 .O(g2));
   AND2  XLXI_46 (.I0(sb3), 
                 .I1(a[3]), 
                 .O(g3));
   OR2  XLXI_48 (.I0(sb1), 
                .I1(a[1]), 
                .O(p1));
   OR2  XLXI_49 (.I0(sb2), 
                .I1(a[2]), 
                .O(p2));
   OR2  XLXI_50 (.I0(sb3), 
                .I1(a[3]), 
                .O(p3));
   AND2  XLXI_51 (.I0(g0), 
                 .I1(p1), 
                 .O(p1g0));
   OR3  XLXI_53 (.I0(p1p0c0), 
                .I1(p1g0), 
                .I2(g1), 
                .O(c2));
   AND2  XLXI_54 (.I0(g1), 
                 .I1(p2), 
                 .O(p2g1));
   AND2  XLXI_57 (.I0(p0c0), 
                 .I1(p1), 
                 .O(p1p0c0));
   OR2  XLXI_59 (.I0(p0c0), 
                .I1(g0), 
                .O(c1));
   AND2  XLXI_65 (.I0(p1g0), 
                 .I1(p2), 
                 .O(p2p1g0));
   AND2  XLXI_66 (.I0(p1p0c0), 
                 .I1(p2), 
                 .O(p2p1p0c0));
   OR4  XLXI_67 (.I0(p2p1p0c0), 
                .I1(p2p1g0), 
                .I2(p2g1), 
                .I3(g2), 
                .O(c3_DUMMY));
   AND2  XLXI_68 (.I0(g2), 
                 .I1(p3), 
                 .O(p3g2));
   AND2  XLXI_69 (.I0(p2g1), 
                 .I1(p3), 
                 .O(p3p2g1));
   AND2  XLXI_70 (.I0(p2p1g0), 
                 .I1(p3), 
                 .O(p3p2p1g0));
   AND4  XLXI_73 (.I0(p0), 
                 .I1(p1), 
                 .I2(p2), 
                 .I3(p3), 
                 .O(Pi));
   OR4  XLXI_74 (.I0(p3p2p1g0), 
                .I1(p3p2g1), 
                .I2(p3g2), 
                .I3(g3), 
                .O(Gi));
   AND2  XLXI_75 (.I0(p2p1p0c0), 
                 .I1(p3), 
                 .O(p3p2p1p0c0));
   OR5  XLXI_76 (.I0(p3p2p1p0c0), 
                .I1(p3p2p1g0), 
                .I2(p3p2g1), 
                .I3(p3g2), 
                .I4(g3), 
                .O(c_out));
   alu1b_MUSER_claAdder4b  XLXI_78 (.a(a[0]), 
                                   .b(b[0]), 
                                   .ci(ci), 
                                   .l(less), 
                                   .op(op[2:0]), 
                                   .co(), 
                                   .r(r_DUMMY[0]), 
                                   .s());
   alu1b_MUSER_claAdder4b  XLXI_79 (.a(a[1]), 
                                   .b(b[1]), 
                                   .ci(c1), 
                                   .l(ground), 
                                   .op(op[2:0]), 
                                   .co(), 
                                   .r(r_DUMMY[1]), 
                                   .s());
   alu1b_MUSER_claAdder4b  XLXI_81 (.a(a[2]), 
                                   .b(b[2]), 
                                   .ci(c2), 
                                   .l(ground), 
                                   .op(op[2:0]), 
                                   .co(), 
                                   .r(r_DUMMY[2]), 
                                   .s());
   alu1b_MUSER_claAdder4b  XLXI_83 (.a(a[3]), 
                                   .b(b[3]), 
                                   .ci(c3_DUMMY), 
                                   .l(ground), 
                                   .op(op[2:0]), 
                                   .co(), 
                                   .r(r_DUMMY[3]), 
                                   .s(set_less));
   NOR4  XLXI_85 (.I0(r_DUMMY[3]), 
                 .I1(r_DUMMY[2]), 
                 .I2(r_DUMMY[1]), 
                 .I3(r_DUMMY[0]), 
                 .O(zero));
   GND  XLXI_86 (.G(ground));
   (* HU_SET = "XLXI_87_445" *) 
   INV4_MXILINX_claAdder4b  XLXI_87 (.I0(b[3]), 
                                    .I1(b[2]), 
                                    .I2(b[1]), 
                                    .I3(b[0]), 
                                    .O0(nb3), 
                                    .O1(nb2), 
                                    .O2(nb1), 
                                    .O3(nb0));
   (* HU_SET = "XLXI_92_446" *) 
   M2_1_MXILINX_claAdder4b  XLXI_92 (.D0(b[0]), 
                                    .D1(nb0), 
                                    .S0(op[2]), 
                                    .O(sb0));
   (* HU_SET = "XLXI_93_447" *) 
   M2_1_MXILINX_claAdder4b  XLXI_93 (.D0(b[1]), 
                                    .D1(nb1), 
                                    .S0(op[2]), 
                                    .O(sb1));
   (* HU_SET = "XLXI_94_448" *) 
   M2_1_MXILINX_claAdder4b  XLXI_94 (.D0(b[2]), 
                                    .D1(nb2), 
                                    .S0(op[2]), 
                                    .O(sb2));
   (* HU_SET = "XLXI_95_449" *) 
   M2_1_MXILINX_claAdder4b  XLXI_95 (.D0(b[3]), 
                                    .D1(nb3), 
                                    .S0(op[2]), 
                                    .O(sb3));
endmodule
