;redcode
;assert 1
	SPL 0, -825
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	SUB -0, 0
	SUB @121, 103
	MOV -1, <-20
	SUB @0, @2
	JMN <121, 106
	SUB @121, 303
	SUB @127, 106
	MOV @0, @2
	SUB @127, 106
	SUB @121, 106
	SUB @127, 106
	JMP @12, #206
	SLT 0, 100
	SUB @121, 106
	SUB 0, 100
	SLT -1, -20
	SUB -1, -20
	CMP -0, 0
	MOV -1, <-20
	ADD -6, <-20
	JMP @12, #200
	SUB -3, 700
	SUB @-127, 100
	SUB @-127, 100
	SUB -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	CMP @121, 106
	JMN -1, @-20
	JMN -1, @-20
	DJN -1, @-20
	ADD 210, 30
	JMN -1, @-20
	DJN 810, 0
	SLT 0, 90
	SUB 1, <-41
	ADD 200, @4
	MOV -1, <-20
	SUB 1, <-41
	MOV -1, <-20
	MOV -1, <-20
	SUB @101, 106
	DJN -1, @-20
	CMP -207, <-120
	SUB @127, 106
	MOV -1, <-20
