<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1761322184">
  <File Type="PA-TCL" Name="sobel_rgb_axis.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="sobel_rgb_axis_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="sobel_rgb_axis_reports.tcl"/>
  <File Type="RDS-RDS" Name="sobel_rgb_axis.vds"/>
  <File Type="RDS-UTIL" Name="sobel_rgb_axis_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="sobel_rgb_axis_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="sobel_rgb_axis.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="sobel_rgb_axis_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="sobel_rgb_axis_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../KhanhTran_Lab3/hls/syn/verilog/sobel_rgb_axis_CTRL_s_axi.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../KhanhTran_Lab3/hls/syn/verilog/sobel_rgb_axis_flow_control_loop_pipe_sequential_init.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../KhanhTran_Lab3/hls/syn/verilog/sobel_rgb_axis_line0_RAM_2P_BRAM_1R1W.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../KhanhTran_Lab3/hls/syn/verilog/sobel_rgb_axis_line1_RAM_2P_BRAM_1R1W.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../KhanhTran_Lab3/hls/syn/verilog/sobel_rgb_axis_mac_muladd_8ns_5ns_8ns_13_4_1.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../KhanhTran_Lab3/hls/syn/verilog/sobel_rgb_axis_mac_muladd_8ns_7ns_16ns_16_4_1.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../KhanhTran_Lab3/hls/syn/verilog/sobel_rgb_axis_mul_31ns_11ns_41_2_1.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../KhanhTran_Lab3/hls/syn/verilog/sobel_rgb_axis_mul_8ns_9ns_16_1_1.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../KhanhTran_Lab3/hls/syn/verilog/sobel_rgb_axis_regslice_both.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../KhanhTran_Lab3/hls/syn/verilog/sobel_rgb_axis_sobel_rgb_axis_Pipeline_init_cols.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../KhanhTran_Lab3/hls/syn/verilog/sobel_rgb_axis_sobel_rgb_axis_Pipeline_row_loop_col_loop.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../KhanhTran_Lab3/hls/syn/verilog/sobel_rgb_axis.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="sobel_rgb_axis"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
