// Seed: 243381264
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wand id_8 = 1;
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    output supply1 id_0,
    output logic   id_1
);
  supply0 id_3;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3, id_3
  );
  assign id_3 = 1;
  assign id_3 = id_3;
  wand id_4;
  assign id_3 = id_3;
  assign id_0 = 1;
  always @(~id_4) begin
    id_1 <= 1;
  end
endmodule
