Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/sankara2004/240C/hw1/ChampSim_2/ChampSim/ipc1_public/server_016.champsimtrace.xz
LHT KB: 126.25
SCC KB: 1.56
Total KB: 127.81
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000000 cycles: 3497979 heartbeat IPC: 2.85879 cumulative IPC: 2.85879 (Simulation time: 0 hr 5 min 53 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 6996432 heartbeat IPC: 2.85841 cumulative IPC: 2.8586 (Simulation time: 0 hr 11 min 42 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 10490205 heartbeat IPC: 2.86224 cumulative IPC: 2.85981 (Simulation time: 0 hr 17 min 33 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 13788661 heartbeat IPC: 3.03172 cumulative IPC: 2.90093 (Simulation time: 0 hr 23 min 19 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 17024126 heartbeat IPC: 3.09075 cumulative IPC: 2.93701 (Simulation time: 0 hr 29 min 2 sec) 

Warmup complete CPU 0 instructions: 50000002 cycles: 17024126 (Simulation time: 0 hr 29 min 2 sec) 

Heartbeat CPU 0 instructions: 60000001 cycles: 24990215 heartbeat IPC: 1.25532 cumulative IPC: 1.25532 (Simulation time: 0 hr 36 min 38 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 31872193 heartbeat IPC: 1.45307 cumulative IPC: 1.34698 (Simulation time: 0 hr 44 min 22 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 38858105 heartbeat IPC: 1.43145 cumulative IPC: 1.37401 (Simulation time: 0 hr 52 min 15 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 45627215 heartbeat IPC: 1.4773 cumulative IPC: 1.39845 (Simulation time: 0 hr 59 min 54 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 52531197 heartbeat IPC: 1.44844 cumulative IPC: 1.40817 (Simulation time: 1 hr 7 min 22 sec) 
Finished CPU 0 instructions: 50000002 cycles: 35507072 cumulative IPC: 1.40817 (Simulation time: 1 hr 7 min 22 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.40817 instructions: 50000002 cycles: 35507072
L1D TOTAL     ACCESS:   18047561  HIT:   16780123  MISS:    1267438
L1D LOAD      ACCESS:    6565014  HIT:    5991617  MISS:     573397
L1D RFO       ACCESS:    5195992  HIT:    4973903  MISS:     222089
L1D PREFETCH  ACCESS:    6286555  HIT:    5814603  MISS:     471952
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6607427  ISSUED:    6505607  USEFUL:     112953  USELESS:     359017
L1D AVERAGE MISS LATENCY: 24.0741 cycles
L1I TOTAL     ACCESS:   22195070  HIT:   18283765  MISS:    3911305
L1I LOAD      ACCESS:    9778526  HIT:    9375830  MISS:     402696
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:   12416544  HIT:    8907935  MISS:    3508609
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   14368532  ISSUED:   14368532  USEFUL:    1829730  USELESS:    1678851
L1I AVERAGE MISS LATENCY: 15.197 cycles
L2C TOTAL     ACCESS:    7007443  HIT:    6425182  MISS:     582261
L2C LOAD      ACCESS:     582465  HIT:     470542  MISS:     111923
L2C RFO       ACCESS:     220229  HIT:     153453  MISS:      66776
L2C PREFETCH  ACCESS:    5776497  HIT:    5379462  MISS:     397035
L2C WRITEBACK ACCESS:     428252  HIT:     421725  MISS:       6527
L2C PREFETCH  REQUESTED:    3968380  ISSUED:    3963917  USEFUL:      16489  USELESS:     379906
L2C AVERAGE MISS LATENCY: 39.4414 cycles
LLC TOTAL     ACCESS:    1756419  HIT:    1721125  MISS:      35294
LLC LOAD      ACCESS:     111805  HIT:     107886  MISS:       3919
LLC RFO       ACCESS:      66775  HIT:      53214  MISS:      13561
LLC PREFETCH  ACCESS:    1461574  HIT:    1443897  MISS:      17677
LLC WRITEBACK ACCESS:     116265  HIT:     116128  MISS:        137
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       1558  USELESS:      16314
LLC AVERAGE MISS LATENCY: 178.219 cycles
Major fault: 0 Minor fault: 2381
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      11293  ROW_BUFFER_MISS:      23862
 DBUS_CONGESTED:      22731
 WQ ROW_BUFFER_HIT:       1406  ROW_BUFFER_MISS:      14568  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.7225% MPKI: 0.50376 Average ROB Occupancy at Mispredict: 123.146

Branch types
NOT_BRANCH: 40923903 81.8478%
BRANCH_DIRECT_JUMP: 487045 0.97409%
BRANCH_INDIRECT: 169158 0.338316%
BRANCH_CONDITIONAL: 6640823 13.2816%
BRANCH_DIRECT_CALL: 755586 1.51117%
BRANCH_INDIRECT_CALL: 133962 0.267924%
BRANCH_RETURN: 889566 1.77913%
BRANCH_OTHER: 0 0%

