#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Oct 20 16:44:20 2024
# Process ID: 43649
# Current directory: /mnt/9636D17436D15639/University/CE-Github-Repository/M.Sc-Computer-Architecture/Reconfigurable Computing System/HWs/HW1/Code/PL_PS_Nand_Gate_EBAZ/PL_PS_Nand_Gate_EBAZ.runs/design_1_NAND_gate_0_0_synth_1
# Command line: vivado -log design_1_NAND_gate_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_NAND_gate_0_0.tcl
# Log file: /mnt/9636D17436D15639/University/CE-Github-Repository/M.Sc-Computer-Architecture/Reconfigurable Computing System/HWs/HW1/Code/PL_PS_Nand_Gate_EBAZ/PL_PS_Nand_Gate_EBAZ.runs/design_1_NAND_gate_0_0_synth_1/design_1_NAND_gate_0_0.vds
# Journal file: /mnt/9636D17436D15639/University/CE-Github-Repository/M.Sc-Computer-Architecture/Reconfigurable Computing System/HWs/HW1/Code/PL_PS_Nand_Gate_EBAZ/PL_PS_Nand_Gate_EBAZ.runs/design_1_NAND_gate_0_0_synth_1/vivado.jou
# Running On: r3z4, OS: Linux, CPU Frequency: 899.944 MHz, CPU Physical cores: 6, Host memory: 12383 MB
#-----------------------------------------------------------
source design_1_NAND_gate_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1354.016 ; gain = 37.809 ; free physical = 258 ; free virtual = 4342
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/reza/_dev_sda1/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_NAND_gate_0_0
Command: synth_design -top design_1_NAND_gate_0_0 -part xc7z010clg400-3 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 44348
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 2103.754 ; gain = 407.715 ; free physical = 165 ; free virtual = 1416
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_NAND_gate_0_0' [/mnt/9636D17436D15639/University/CE-Github-Repository/M.Sc-Computer-Architecture/Reconfigurable Computing System/HWs/HW1/Code/PL_PS_Nand_Gate_EBAZ/PL_PS_Nand_Gate_EBAZ.gen/sources_1/bd/design_1/ip/design_1_NAND_gate_0_0/synth/design_1_NAND_gate_0_0.vhd:64]
INFO: [Synth 8-3491] module 'NAND_gate' declared at '/mnt/9636D17436D15639/University/CE-Github-Repository/M.Sc-Computer-Architecture/Reconfigurable Computing System/HWs/HW1/Code/PL_PS_Nand_Gate_EBAZ/PL_PS_Nand_Gate_EBAZ.srcs/sources_1/new/NAND_gate.vhd:5' bound to instance 'U0' of component 'NAND_gate' [/mnt/9636D17436D15639/University/CE-Github-Repository/M.Sc-Computer-Architecture/Reconfigurable Computing System/HWs/HW1/Code/PL_PS_Nand_Gate_EBAZ/PL_PS_Nand_Gate_EBAZ.gen/sources_1/bd/design_1/ip/design_1_NAND_gate_0_0/synth/design_1_NAND_gate_0_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'NAND_gate' [/mnt/9636D17436D15639/University/CE-Github-Repository/M.Sc-Computer-Architecture/Reconfigurable Computing System/HWs/HW1/Code/PL_PS_Nand_Gate_EBAZ/PL_PS_Nand_Gate_EBAZ.srcs/sources_1/new/NAND_gate.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'NAND_gate' (0#1) [/mnt/9636D17436D15639/University/CE-Github-Repository/M.Sc-Computer-Architecture/Reconfigurable Computing System/HWs/HW1/Code/PL_PS_Nand_Gate_EBAZ/PL_PS_Nand_Gate_EBAZ.srcs/sources_1/new/NAND_gate.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_NAND_gate_0_0' (0#1) [/mnt/9636D17436D15639/University/CE-Github-Repository/M.Sc-Computer-Architecture/Reconfigurable Computing System/HWs/HW1/Code/PL_PS_Nand_Gate_EBAZ/PL_PS_Nand_Gate_EBAZ.gen/sources_1/bd/design_1/ip/design_1_NAND_gate_0_0/synth/design_1_NAND_gate_0_0.vhd:64]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 2189.723 ; gain = 493.684 ; free physical = 186 ; free virtual = 1319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 2204.566 ; gain = 508.527 ; free physical = 179 ; free virtual = 1312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 2204.566 ; gain = 508.527 ; free physical = 179 ; free virtual = 1311
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2204.566 ; gain = 0.000 ; free physical = 190 ; free virtual = 1321
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2277.504 ; gain = 0.000 ; free physical = 197 ; free virtual = 1174
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2277.539 ; gain = 0.000 ; free physical = 208 ; free virtual = 1140
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 2277.539 ; gain = 581.500 ; free physical = 143 ; free virtual = 620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 2277.539 ; gain = 581.500 ; free physical = 142 ; free virtual = 622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 2277.539 ; gain = 581.500 ; free physical = 149 ; free virtual = 623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:41 . Memory (MB): peak = 2277.539 ; gain = 581.500 ; free physical = 140 ; free virtual = 629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:42 . Memory (MB): peak = 2277.539 ; gain = 581.500 ; free physical = 152 ; free virtual = 632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:49 . Memory (MB): peak = 2277.539 ; gain = 581.500 ; free physical = 148 ; free virtual = 599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:49 . Memory (MB): peak = 2277.539 ; gain = 581.500 ; free physical = 146 ; free virtual = 599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:50 . Memory (MB): peak = 2277.539 ; gain = 581.500 ; free physical = 139 ; free virtual = 586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:56 . Memory (MB): peak = 2277.539 ; gain = 581.500 ; free physical = 157 ; free virtual = 504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:56 . Memory (MB): peak = 2277.539 ; gain = 581.500 ; free physical = 146 ; free virtual = 502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:56 . Memory (MB): peak = 2277.539 ; gain = 581.500 ; free physical = 145 ; free virtual = 503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:56 . Memory (MB): peak = 2277.539 ; gain = 581.500 ; free physical = 143 ; free virtual = 503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:56 . Memory (MB): peak = 2277.539 ; gain = 581.500 ; free physical = 143 ; free virtual = 503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:56 . Memory (MB): peak = 2277.539 ; gain = 581.500 ; free physical = 141 ; free virtual = 501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:56 . Memory (MB): peak = 2277.539 ; gain = 581.500 ; free physical = 158 ; free virtual = 521
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:53 . Memory (MB): peak = 2277.539 ; gain = 508.527 ; free physical = 147 ; free virtual = 523
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:57 . Memory (MB): peak = 2277.539 ; gain = 581.500 ; free physical = 144 ; free virtual = 522
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2277.539 ; gain = 0.000 ; free physical = 148 ; free virtual = 523
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2277.539 ; gain = 0.000 ; free physical = 157 ; free virtual = 519
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 18bd4932
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:02:37 . Memory (MB): peak = 2277.539 ; gain = 905.711 ; free physical = 151 ; free virtual = 511
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1460.150; main = 1232.943; forked = 263.021
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3219.977; main = 2245.492; forked = 974.484
INFO: [Common 17-1381] The checkpoint '/mnt/9636D17436D15639/University/CE-Github-Repository/M.Sc-Computer-Architecture/Reconfigurable Computing System/HWs/HW1/Code/PL_PS_Nand_Gate_EBAZ/PL_PS_Nand_Gate_EBAZ.runs/design_1_NAND_gate_0_0_synth_1/design_1_NAND_gate_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 2277.539 ; gain = 0.000 ; free physical = 1266 ; free virtual = 1722
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_NAND_gate_0_0, cache-ID = 0a7bcd042bb88c8c
INFO: [Common 17-1381] The checkpoint '/mnt/9636D17436D15639/University/CE-Github-Repository/M.Sc-Computer-Architecture/Reconfigurable Computing System/HWs/HW1/Code/PL_PS_Nand_Gate_EBAZ/PL_PS_Nand_Gate_EBAZ.runs/design_1_NAND_gate_0_0_synth_1/design_1_NAND_gate_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_NAND_gate_0_0_utilization_synth.rpt -pb design_1_NAND_gate_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 20 16:47:48 2024...
