{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656156975872 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656156975876 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 25 14:36:15 2022 " "Processing started: Sat Jun 25 14:36:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656156975876 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156975876 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off C10_BAIKAL -c C10_BAIKAL " "Command: quartus_map --read_settings_files=on --write_settings_files=off C10_BAIKAL -c C10_BAIKAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156975876 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656156977032 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656156977032 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "int I2C_to_GPIO.v(15) " "Verilog HDL Declaration warning at I2C_to_GPIO.v(15): \"int\" is SystemVerilog-2005 keyword" {  } { { "I2C_to_GPIO.v" "" { Text "D:/fpga/C10_BAIKAL/I2C_to_GPIO.v" 15 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1656156983735 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "I2C_to_GPIO.v(40) " "Verilog HDL syntax warning at I2C_to_GPIO.v(40): extra block comment delimiter characters /* within block comment" {  } { { "I2C_to_GPIO.v" "" { Text "D:/fpga/C10_BAIKAL/I2C_to_GPIO.v" 40 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1656156983735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_to_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_to_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_to_GPIO " "Found entity 1: I2C_to_GPIO" {  } { { "I2C_to_GPIO.v" "" { Text "D:/fpga/C10_BAIKAL/I2C_to_GPIO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/sopc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/sopc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top " "Found entity 1: sopc_top" {  } { { "sopc_top/synthesis/sopc_top.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/sopc_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "sopc_top/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "sopc_top/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/sopc_top_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_irq_mapper " "Found entity 1: sopc_top_irq_mapper" {  } { { "sopc_top/synthesis/submodules/sopc_top_irq_mapper.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_mm_interconnect_2 " "Found entity 1: sopc_top_mm_interconnect_2" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_mm_interconnect_1_avalon_st_adapter " "Found entity 1: sopc_top_mm_interconnect_1_avalon_st_adapter" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_avalon_st_adapter.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: sopc_top_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_mm_interconnect_2_rsp_mux " "Found entity 1: sopc_top_mm_interconnect_2_rsp_mux" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_rsp_mux.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_top/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "sopc_top/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983768 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "sopc_top/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_mm_interconnect_2_rsp_demux " "Found entity 1: sopc_top_mm_interconnect_2_rsp_demux" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_rsp_demux.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_mm_interconnect_2_cmd_mux " "Found entity 1: sopc_top_mm_interconnect_2_cmd_mux" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_cmd_mux.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_mm_interconnect_2_cmd_demux " "Found entity 1: sopc_top_mm_interconnect_2_cmd_demux" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_cmd_demux.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "sopc_top/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_top/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "sopc_top/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983781 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "sopc_top/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "sopc_top/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "sopc_top/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_top_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at sopc_top_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_router_001.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656156983789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_top_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at sopc_top_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_router_001.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656156983789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_mm_interconnect_2_router_001_default_decode " "Found entity 1: sopc_top_mm_interconnect_2_router_001_default_decode" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_router_001.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983791 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_top_mm_interconnect_2_router_001 " "Found entity 2: sopc_top_mm_interconnect_2_router_001" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_router_001.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983791 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_top_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at sopc_top_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_router.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656156983792 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_top_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at sopc_top_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_router.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656156983793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_mm_interconnect_2_router_default_decode " "Found entity 1: sopc_top_mm_interconnect_2_router_default_decode" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_router.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983794 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_top_mm_interconnect_2_router " "Found entity 2: sopc_top_mm_interconnect_2_router" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_router.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "sopc_top/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "sopc_top/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "sopc_top/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "sopc_top/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "sopc_top/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_mm_interconnect_1 " "Found entity 1: sopc_top_mm_interconnect_1" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_mm_interconnect_1_rsp_mux_001 " "Found entity 1: sopc_top_mm_interconnect_1_rsp_mux_001" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_rsp_mux_001.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_mm_interconnect_1_rsp_mux " "Found entity 1: sopc_top_mm_interconnect_1_rsp_mux" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_mm_interconnect_1_rsp_demux_001 " "Found entity 1: sopc_top_mm_interconnect_1_rsp_demux_001" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_rsp_demux_001.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_mm_interconnect_1_rsp_demux " "Found entity 1: sopc_top_mm_interconnect_1_rsp_demux" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_mm_interconnect_1_cmd_mux_001 " "Found entity 1: sopc_top_mm_interconnect_1_cmd_mux_001" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_cmd_mux_001.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_mm_interconnect_1_cmd_mux " "Found entity 1: sopc_top_mm_interconnect_1_cmd_mux" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_mm_interconnect_1_cmd_demux_001 " "Found entity 1: sopc_top_mm_interconnect_1_cmd_demux_001" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_cmd_demux_001.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_mm_interconnect_1_cmd_demux " "Found entity 1: sopc_top_mm_interconnect_1_cmd_demux" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983835 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_top_mm_interconnect_1_router_003.sv(48) " "Verilog HDL Declaration information at sopc_top_mm_interconnect_1_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_003.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656156983837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_top_mm_interconnect_1_router_003.sv(49) " "Verilog HDL Declaration information at sopc_top_mm_interconnect_1_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_003.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656156983837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_mm_interconnect_1_router_003_default_decode " "Found entity 1: sopc_top_mm_interconnect_1_router_003_default_decode" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_003.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983839 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_top_mm_interconnect_1_router_003 " "Found entity 2: sopc_top_mm_interconnect_1_router_003" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_003.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_top_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at sopc_top_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_002.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656156983841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_top_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at sopc_top_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_002.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656156983841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_mm_interconnect_1_router_002_default_decode " "Found entity 1: sopc_top_mm_interconnect_1_router_002_default_decode" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_002.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983842 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_top_mm_interconnect_1_router_002 " "Found entity 2: sopc_top_mm_interconnect_1_router_002" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_002.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_top_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at sopc_top_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_001.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656156983844 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_top_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at sopc_top_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_001.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656156983844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_mm_interconnect_1_router_001_default_decode " "Found entity 1: sopc_top_mm_interconnect_1_router_001_default_decode" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_001.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983846 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_top_mm_interconnect_1_router_001 " "Found entity 2: sopc_top_mm_interconnect_1_router_001" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_001.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983846 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_top_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at sopc_top_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656156983848 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_top_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at sopc_top_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656156983848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_mm_interconnect_1_router_default_decode " "Found entity 1: sopc_top_mm_interconnect_1_router_default_decode" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983849 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_top_mm_interconnect_1_router " "Found entity 2: sopc_top_mm_interconnect_1_router" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/sopc_top_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_mm_interconnect_0 " "Found entity 1: sopc_top_mm_interconnect_0" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_0.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/sopc_top_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_timer_0 " "Found entity 1: sopc_top_timer_0" {  } { { "sopc_top/synthesis/submodules/sopc_top_timer_0.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/sopc_top_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_sysid_qsys_0 " "Found entity 1: sopc_top_sysid_qsys_0" {  } { { "sopc_top/synthesis/submodules/sopc_top_sysid_qsys_0.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_spi_1.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/sopc_top_spi_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_spi_1 " "Found entity 1: sopc_top_spi_1" {  } { { "sopc_top/synthesis/submodules/sopc_top_spi_1.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_spi_1.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/sopc_top_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_spi_0 " "Found entity 1: sopc_top_spi_0" {  } { { "sopc_top/synthesis/submodules/sopc_top_spi_0.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_pio_out.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/sopc_top_pio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_pio_out " "Found entity 1: sopc_top_pio_out" {  } { { "sopc_top/synthesis/submodules/sopc_top_pio_out.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_pio_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_pio_in.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/sopc_top_pio_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_pio_in " "Found entity 1: sopc_top_pio_in" {  } { { "sopc_top/synthesis/submodules/sopc_top_pio_in.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_pio_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_onchip_memory2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/sopc_top_onchip_memory2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_onchip_memory2_1 " "Found entity 1: sopc_top_onchip_memory2_1" {  } { { "sopc_top/synthesis/submodules/sopc_top_onchip_memory2_1.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_onchip_memory2_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/sopc_top_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_onchip_memory2_0 " "Found entity 1: sopc_top_onchip_memory2_0" {  } { { "sopc_top/synthesis/submodules/sopc_top_onchip_memory2_0.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_nios2_gen2_0 " "Found entity 1: sopc_top_nios2_gen2_0" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156983886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156983886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v 24 24 " "Found 24 design units, including 24 entities, in source file sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: sopc_top_nios2_gen2_0_cpu_ic_data_module" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984405 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_top_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: sopc_top_nios2_gen2_0_cpu_ic_tag_module" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984405 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc_top_nios2_gen2_0_cpu_bht_module " "Found entity 3: sopc_top_nios2_gen2_0_cpu_bht_module" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984405 ""} { "Info" "ISGN_ENTITY_NAME" "4 sopc_top_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: sopc_top_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984405 ""} { "Info" "ISGN_ENTITY_NAME" "5 sopc_top_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: sopc_top_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984405 ""} { "Info" "ISGN_ENTITY_NAME" "6 sopc_top_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 6: sopc_top_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984405 ""} { "Info" "ISGN_ENTITY_NAME" "7 sopc_top_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 7: sopc_top_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984405 ""} { "Info" "ISGN_ENTITY_NAME" "8 sopc_top_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 8: sopc_top_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984405 ""} { "Info" "ISGN_ENTITY_NAME" "9 sopc_top_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 9: sopc_top_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 1059 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984405 ""} { "Info" "ISGN_ENTITY_NAME" "10 sopc_top_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 10: sopc_top_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 1248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984405 ""} { "Info" "ISGN_ENTITY_NAME" "11 sopc_top_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 11: sopc_top_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 1431 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984405 ""} { "Info" "ISGN_ENTITY_NAME" "12 sopc_top_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 12: sopc_top_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 1499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984405 ""} { "Info" "ISGN_ENTITY_NAME" "13 sopc_top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: sopc_top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 1581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984405 ""} { "Info" "ISGN_ENTITY_NAME" "14 sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 1653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984405 ""} { "Info" "ISGN_ENTITY_NAME" "15 sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 1696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984405 ""} { "Info" "ISGN_ENTITY_NAME" "16 sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 16: sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 1743 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984405 ""} { "Info" "ISGN_ENTITY_NAME" "17 sopc_top_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 17: sopc_top_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 2229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984405 ""} { "Info" "ISGN_ENTITY_NAME" "18 sopc_top_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 18: sopc_top_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 2252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984405 ""} { "Info" "ISGN_ENTITY_NAME" "19 sopc_top_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 19: sopc_top_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 2322 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984405 ""} { "Info" "ISGN_ENTITY_NAME" "20 sopc_top_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 20: sopc_top_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 2339 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984405 ""} { "Info" "ISGN_ENTITY_NAME" "21 sopc_top_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 21: sopc_top_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984405 ""} { "Info" "ISGN_ENTITY_NAME" "22 sopc_top_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 22: sopc_top_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 2497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984405 ""} { "Info" "ISGN_ENTITY_NAME" "23 sopc_top_nios2_gen2_0_cpu_nios2_oci " "Found entity 23: sopc_top_nios2_gen2_0_cpu_nios2_oci" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 2678 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984405 ""} { "Info" "ISGN_ENTITY_NAME" "24 sopc_top_nios2_gen2_0_cpu " "Found entity 24: sopc_top_nios2_gen2_0_cpu" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 3223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: sopc_top_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: sopc_top_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_nios2_gen2_0_cpu_mult_cell " "Found entity 1: sopc_top_nios2_gen2_0_cpu_mult_cell" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_mult_cell.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_nios2_gen2_0_cpu_test_bench " "Found entity 1: sopc_top_nios2_gen2_0_cpu_test_bench" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "sopc_top/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file sopc_top/synthesis/submodules/sopc_top_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_jtag_uart_0_sim_scfifo_w " "Found entity 1: sopc_top_jtag_uart_0_sim_scfifo_w" {  } { { "sopc_top/synthesis/submodules/sopc_top_jtag_uart_0.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984438 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_top_jtag_uart_0_scfifo_w " "Found entity 2: sopc_top_jtag_uart_0_scfifo_w" {  } { { "sopc_top/synthesis/submodules/sopc_top_jtag_uart_0.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984438 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc_top_jtag_uart_0_sim_scfifo_r " "Found entity 3: sopc_top_jtag_uart_0_sim_scfifo_r" {  } { { "sopc_top/synthesis/submodules/sopc_top_jtag_uart_0.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984438 ""} { "Info" "ISGN_ENTITY_NAME" "4 sopc_top_jtag_uart_0_scfifo_r " "Found entity 4: sopc_top_jtag_uart_0_scfifo_r" {  } { { "sopc_top/synthesis/submodules/sopc_top_jtag_uart_0.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984438 ""} { "Info" "ISGN_ENTITY_NAME" "5 sopc_top_jtag_uart_0 " "Found entity 5: sopc_top_jtag_uart_0" {  } { { "sopc_top/synthesis/submodules/sopc_top_jtag_uart_0.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_i2cslave_to_avlmm_bridge " "Found entity 1: altera_i2cslave_to_avlmm_bridge" {  } { { "sopc_top/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altr_i2c_avl_mst_intf_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altr_i2c_avl_mst_intf_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_avl_mst_intf_gen " "Found entity 1: altr_i2c_avl_mst_intf_gen" {  } { { "sopc_top/synthesis/submodules/altr_i2c_avl_mst_intf_gen.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_i2c_avl_mst_intf_gen.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altr_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altr_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_clk_cnt " "Found entity 1: altr_i2c_clk_cnt" {  } { { "sopc_top/synthesis/submodules/altr_i2c_clk_cnt.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_i2c_clk_cnt.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984450 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altr_i2c_condt_det.v(164) " "Verilog HDL warning at altr_i2c_condt_det.v(164): extended using \"x\" or \"z\"" {  } { { "sopc_top/synthesis/submodules/altr_i2c_condt_det.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_i2c_condt_det.v" 164 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1656156984453 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altr_i2c_condt_det.v(39) " "Verilog HDL Declaration information at altr_i2c_condt_det.v(39): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "sopc_top/synthesis/submodules/altr_i2c_condt_det.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_i2c_condt_det.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656156984453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altr_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altr_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_condt_det " "Found entity 1: altr_i2c_condt_det" {  } { { "sopc_top/synthesis/submodules/altr_i2c_condt_det.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_i2c_condt_det.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altr_i2c_databuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altr_i2c_databuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_databuffer " "Found entity 1: altr_i2c_databuffer" {  } { { "sopc_top/synthesis/submodules/altr_i2c_databuffer.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_i2c_databuffer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984457 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altr_i2c_rxshifter.v(264) " "Verilog HDL warning at altr_i2c_rxshifter.v(264): extended using \"x\" or \"z\"" {  } { { "sopc_top/synthesis/submodules/altr_i2c_rxshifter.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_i2c_rxshifter.v" 264 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1656156984460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altr_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altr_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_rxshifter " "Found entity 1: altr_i2c_rxshifter" {  } { { "sopc_top/synthesis/submodules/altr_i2c_rxshifter.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_i2c_rxshifter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altr_i2c_slvfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altr_i2c_slvfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_slvfsm " "Found entity 1: altr_i2c_slvfsm" {  } { { "sopc_top/synthesis/submodules/altr_i2c_slvfsm.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_i2c_slvfsm.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altr_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altr_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_spksupp " "Found entity 1: altr_i2c_spksupp" {  } { { "sopc_top/synthesis/submodules/altr_i2c_spksupp.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_i2c_spksupp.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altr_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altr_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_txout " "Found entity 1: altr_i2c_txout" {  } { { "sopc_top/synthesis/submodules/altr_i2c_txout.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_i2c_txout.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984472 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altr_i2c_txshifter.v(224) " "Verilog HDL warning at altr_i2c_txshifter.v(224): extended using \"x\" or \"z\"" {  } { { "sopc_top/synthesis/submodules/altr_i2c_txshifter.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_i2c_txshifter.v" 224 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1656156984474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altr_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altr_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_txshifter " "Found entity 1: altr_i2c_txshifter" {  } { { "sopc_top/synthesis/submodules/altr_i2c_txshifter.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_i2c_txshifter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984487 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1656156984489 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656156984489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984491 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1656156984493 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1656156984493 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1656156984493 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656156984493 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656156984493 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656156984493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984502 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1656156984504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984506 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1656156984508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c_txout.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/sopc_top_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file sopc_top/synthesis/submodules/sopc_top_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_top_altpll_0_dffpipe_l2c " "Found entity 1: sopc_top_altpll_0_dffpipe_l2c" {  } { { "sopc_top/synthesis/submodules/sopc_top_altpll_0.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984525 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_top_altpll_0_stdsync_sv6 " "Found entity 2: sopc_top_altpll_0_stdsync_sv6" {  } { { "sopc_top/synthesis/submodules/sopc_top_altpll_0.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984525 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc_top_altpll_0_altpll_mdh2 " "Found entity 3: sopc_top_altpll_0_altpll_mdh2" {  } { { "sopc_top/synthesis/submodules/sopc_top_altpll_0.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984525 ""} { "Info" "ISGN_ENTITY_NAME" "4 sopc_top_altpll_0 " "Found entity 4: sopc_top_altpll_0" {  } { { "sopc_top/synthesis/submodules/sopc_top_altpll_0.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_altpll_0.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altr_uart_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altr_uart_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_uart_csr " "Found entity 1: altr_uart_csr" {  } { { "sopc_top/synthesis/submodules/altr_uart_csr.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_csr.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altr_uart_bit_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altr_uart_bit_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altr_uart_bit_timer " "Found entity 1: altr_uart_bit_timer" {  } { { "sopc_top/synthesis/submodules/altr_uart_bit_timer.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_bit_timer.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altr_uart_clkgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altr_uart_clkgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altr_uart_clkgen " "Found entity 1: altr_uart_clkgen" {  } { { "sopc_top/synthesis/submodules/altr_uart_clkgen.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_clkgen.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altr_uart_csrext.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altr_uart_csrext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altr_uart_csrext " "Found entity 1: altr_uart_csrext" {  } { { "sopc_top/synthesis/submodules/altr_uart_csrext.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_csrext.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altr_uart_data_cnt.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altr_uart_data_cnt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altr_uart_data_cnt " "Found entity 1: altr_uart_data_cnt" {  } { { "sopc_top/synthesis/submodules/altr_uart_data_cnt.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_data_cnt.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altr_uart_databuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altr_uart_databuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altr_uart_databuffer " "Found entity 1: altr_uart_databuffer" {  } { { "sopc_top/synthesis/submodules/altr_uart_databuffer.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_databuffer.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altr_uart_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altr_uart_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altr_uart_fifo " "Found entity 1: altr_uart_fifo" {  } { { "sopc_top/synthesis/submodules/altr_uart_fifo.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_fifo.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156984976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156984976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altr_uart_fifomem.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altr_uart_fifomem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altr_uart_fifomem " "Found entity 1: altr_uart_fifomem" {  } { { "sopc_top/synthesis/submodules/altr_uart_fifomem.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_fifomem.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156985038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156985038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altr_uart_interrupt.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altr_uart_interrupt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altr_uart_interrupt " "Found entity 1: altr_uart_interrupt" {  } { { "sopc_top/synthesis/submodules/altr_uart_interrupt.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_interrupt.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156985096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156985096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altr_uart_modem.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altr_uart_modem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altr_uart_modem " "Found entity 1: altr_uart_modem" {  } { { "sopc_top/synthesis/submodules/altr_uart_modem.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_modem.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156985149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156985149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altr_uart_rx_shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altr_uart_rx_shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altr_uart_rx_shift " "Found entity 1: altr_uart_rx_shift" {  } { { "sopc_top/synthesis/submodules/altr_uart_rx_shift.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_rx_shift.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156985207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156985207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altr_uart_rx_sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altr_uart_rx_sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altr_uart_rx_sync " "Found entity 1: altr_uart_rx_sync" {  } { { "sopc_top/synthesis/submodules/altr_uart_rx_sync.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_rx_sync.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156985260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156985260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altr_uart_rxfc.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altr_uart_rxfc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altr_uart_rxfc " "Found entity 1: altr_uart_rxfc" {  } { { "sopc_top/synthesis/submodules/altr_uart_rxfc.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_rxfc.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156985317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156985317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altr_uart_rxfsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altr_uart_rxfsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altr_uart_rxfsm " "Found entity 1: altr_uart_rxfsm" {  } { { "sopc_top/synthesis/submodules/altr_uart_rxfsm.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_rxfsm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156985372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156985372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altr_uart_rxin.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altr_uart_rxin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altr_uart_rxin " "Found entity 1: altr_uart_rxin" {  } { { "sopc_top/synthesis/submodules/altr_uart_rxin.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_rxin.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156985433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156985433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altr_uart_rxstor.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altr_uart_rxstor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altr_uart_rxstor " "Found entity 1: altr_uart_rxstor" {  } { { "sopc_top/synthesis/submodules/altr_uart_rxstor.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_rxstor.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156985497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156985497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altr_uart_rxswfc.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altr_uart_rxswfc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altr_uart_rxswfc " "Found entity 1: altr_uart_rxswfc" {  } { { "sopc_top/synthesis/submodules/altr_uart_rxswfc.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_rxswfc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156985550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156985550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altr_uart_sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altr_uart_sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altr_uart_dsync " "Found entity 1: altr_uart_dsync" {  } { { "sopc_top/synthesis/submodules/altr_uart_sync.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_sync.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156985603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156985603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altr_uart_tx_shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altr_uart_tx_shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altr_uart_tx_shift " "Found entity 1: altr_uart_tx_shift" {  } { { "sopc_top/synthesis/submodules/altr_uart_tx_shift.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_tx_shift.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156985662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156985662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altr_uart_txfc.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altr_uart_txfc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altr_uart_txfc " "Found entity 1: altr_uart_txfc" {  } { { "sopc_top/synthesis/submodules/altr_uart_txfc.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_txfc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156985719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156985719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altr_uart_txfsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altr_uart_txfsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altr_uart_txfsm " "Found entity 1: altr_uart_txfsm" {  } { { "sopc_top/synthesis/submodules/altr_uart_txfsm.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_txfsm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156985776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156985776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altr_uart_txout.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altr_uart_txout.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altr_uart_txout " "Found entity 1: altr_uart_txout" {  } { { "sopc_top/synthesis/submodules/altr_uart_txout.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_txout.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156985833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156985833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altr_uart_txstor.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altr_uart_txstor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altr_uart_txstor " "Found entity 1: altr_uart_txstor" {  } { { "sopc_top/synthesis/submodules/altr_uart_txstor.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_txstor.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156985891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156985891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altera_16550_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altera_16550_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_16550_uart " "Found entity 1: altera_16550_uart" {  } { { "sopc_top/synthesis/submodules/altera_16550_uart.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_16550_uart.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156985957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156985957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_top/synthesis/submodules/altr_uart_dmaintf.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_top/synthesis/submodules/altr_uart_dmaintf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altr_uart_dmaintf " "Found entity 1: altr_uart_dmaintf" {  } { { "sopc_top/synthesis/submodules/altr_uart_dmaintf.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_dmaintf.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156986016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156986016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c10_baikal.v 1 1 " "Found 1 design units, including 1 entities, in source file c10_baikal.v" { { "Info" "ISGN_ENTITY_NAME" "1 C10_BAIKAL " "Found entity 1: C10_BAIKAL" {  } { { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156986023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156986023 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sopc_top_spi_1.v(402) " "Verilog HDL or VHDL warning at sopc_top_spi_1.v(402): conditional expression evaluates to a constant" {  } { { "sopc_top/synthesis/submodules/sopc_top_spi_1.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_spi_1.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1656156986064 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "C10_BAIKAL " "Elaborating entity \"C10_BAIKAL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656156986671 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_1_PWM C10_BAIKAL.v(92) " "Output port \"FAN_1_PWM\" at C10_BAIKAL.v(92) has no driver" {  } { { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656156986673 "|C10_BAIKAL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_2_PWM C10_BAIKAL.v(98) " "Output port \"FAN_2_PWM\" at C10_BAIKAL.v(98) has no driver" {  } { { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656156986673 "|C10_BAIKAL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_to_GPIO I2C_to_GPIO:i2g_0 " "Elaborating entity \"I2C_to_GPIO\" for hierarchy \"I2C_to_GPIO:i2g_0\"" {  } { { "C10_BAIKAL.v" "i2g_0" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156986686 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sda_ack I2C_to_GPIO.v(33) " "Verilog HDL or VHDL warning at I2C_to_GPIO.v(33): object \"sda_ack\" assigned a value but never read" {  } { { "I2C_to_GPIO.v" "" { Text "D:/fpga/C10_BAIKAL/I2C_to_GPIO.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1656156986687 "|C10_BAIKAL|I2C_to_GPIO:i2g_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top sopc_top:sopc_0 " "Elaborating entity \"sopc_top\" for hierarchy \"sopc_top:sopc_0\"" {  } { { "C10_BAIKAL.v" "sopc_0" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156986690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_16550_uart sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0 " "Elaborating entity \"altera_16550_uart\" for hierarchy \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\"" {  } { { "sopc_top/synthesis/sopc_top.v" "a_16550_uart_0" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/sopc_top.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156986719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_uart_csr sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_csr:csr " "Elaborating entity \"altr_uart_csr\" for hierarchy \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_csr:csr\"" {  } { { "sopc_top/synthesis/submodules/altera_16550_uart.sv" "csr" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_16550_uart.sv" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156986804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_uart_csrext sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_csrext:csrext " "Elaborating entity \"altr_uart_csrext\" for hierarchy \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_csrext:csrext\"" {  } { { "sopc_top/synthesis/submodules/altera_16550_uart.sv" "csrext" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_16550_uart.sv" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156986862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_uart_interrupt sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_interrupt:interrupt " "Elaborating entity \"altr_uart_interrupt\" for hierarchy \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_interrupt:interrupt\"" {  } { { "sopc_top/synthesis/submodules/altera_16550_uart.sv" "interrupt" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_16550_uart.sv" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156986916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_uart_clkgen sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_clkgen:clkgen " "Elaborating entity \"altr_uart_clkgen\" for hierarchy \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_clkgen:clkgen\"" {  } { { "sopc_top/synthesis/submodules/altera_16550_uart.sv" "clkgen" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_16550_uart.sv" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156986972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_uart_modem sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_modem:modem " "Elaborating entity \"altr_uart_modem\" for hierarchy \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_modem:modem\"" {  } { { "sopc_top/synthesis/submodules/altera_16550_uart.sv" "modem" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_16550_uart.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156987026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_uart_txstor sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_txstor:txstor " "Elaborating entity \"altr_uart_txstor\" for hierarchy \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_txstor:txstor\"" {  } { { "sopc_top/synthesis/submodules/altera_16550_uart.sv" "txstor" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_16550_uart.sv" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156987081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_uart_fifo sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_txstor:txstor\|altr_uart_fifo:gen_txfifo.txfifo " "Elaborating entity \"altr_uart_fifo\" for hierarchy \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_txstor:txstor\|altr_uart_fifo:gen_txfifo.txfifo\"" {  } { { "sopc_top/synthesis/submodules/altr_uart_txstor.sv" "gen_txfifo.txfifo" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_txstor.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156987138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_uart_fifomem sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_txstor:txstor\|altr_uart_fifo:gen_txfifo.txfifo\|altr_uart_fifomem:i_fifomem " "Elaborating entity \"altr_uart_fifomem\" for hierarchy \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_txstor:txstor\|altr_uart_fifo:gen_txfifo.txfifo\|altr_uart_fifomem:i_fifomem\"" {  } { { "sopc_top/synthesis/submodules/altr_uart_fifo.sv" "i_fifomem" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_fifo.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156987194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_txstor:txstor\|altr_uart_fifo:gen_txfifo.txfifo\|altr_uart_fifomem:i_fifomem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_txstor:txstor\|altr_uart_fifo:gen_txfifo.txfifo\|altr_uart_fifomem:i_fifomem\|altsyncram:altsyncram_component\"" {  } { { "sopc_top/synthesis/submodules/altr_uart_fifomem.sv" "altsyncram_component" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_fifomem.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156987302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_txstor:txstor\|altr_uart_fifo:gen_txfifo.txfifo\|altr_uart_fifomem:i_fifomem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_txstor:txstor\|altr_uart_fifo:gen_txfifo.txfifo\|altr_uart_fifomem:i_fifomem\|altsyncram:altsyncram_component\"" {  } { { "sopc_top/synthesis/submodules/altr_uart_fifomem.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_fifomem.sv" 106 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156987303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_txstor:txstor\|altr_uart_fifo:gen_txfifo.txfifo\|altr_uart_fifomem:i_fifomem\|altsyncram:altsyncram_component " "Instantiated megafunction \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_txstor:txstor\|altr_uart_fifo:gen_txfifo.txfifo\|altr_uart_fifomem:i_fifomem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156987304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156987304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156987304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156987304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156987304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156987304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156987304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156987304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156987304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156987304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156987304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156987304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156987304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156987304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156987304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156987304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156987304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156987304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156987304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156987304 ""}  } { { "sopc_top/synthesis/submodules/altr_uart_fifomem.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_fifomem.sv" 106 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656156987304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j7q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j7q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j7q1 " "Found entity 1: altsyncram_j7q1" {  } { { "db/altsyncram_j7q1.tdf" "" { Text "D:/fpga/C10_BAIKAL/db/altsyncram_j7q1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156987357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156987357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j7q1 sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_txstor:txstor\|altr_uart_fifo:gen_txfifo.txfifo\|altr_uart_fifomem:i_fifomem\|altsyncram:altsyncram_component\|altsyncram_j7q1:auto_generated " "Elaborating entity \"altsyncram_j7q1\" for hierarchy \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_txstor:txstor\|altr_uart_fifo:gen_txfifo.txfifo\|altr_uart_fifomem:i_fifomem\|altsyncram:altsyncram_component\|altsyncram_j7q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156987360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_uart_databuffer sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_txstor:txstor\|altr_uart_databuffer:thr " "Elaborating entity \"altr_uart_databuffer\" for hierarchy \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_txstor:txstor\|altr_uart_databuffer:thr\"" {  } { { "sopc_top/synthesis/submodules/altr_uart_txstor.sv" "thr" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_txstor.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156987410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_uart_txfc sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_txfc:txfc " "Elaborating entity \"altr_uart_txfc\" for hierarchy \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_txfc:txfc\"" {  } { { "sopc_top/synthesis/submodules/altera_16550_uart.sv" "txfc" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_16550_uart.sv" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156987467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_uart_txout sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_txout:txout " "Elaborating entity \"altr_uart_txout\" for hierarchy \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_txout:txout\"" {  } { { "sopc_top/synthesis/submodules/altera_16550_uart.sv" "txout" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_16550_uart.sv" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156987518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_uart_txfsm sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_txout:txout\|altr_uart_txfsm:txfsm " "Elaborating entity \"altr_uart_txfsm\" for hierarchy \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_txout:txout\|altr_uart_txfsm:txfsm\"" {  } { { "sopc_top/synthesis/submodules/altr_uart_txout.sv" "txfsm" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_txout.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156987576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_uart_bit_timer sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_txout:txout\|altr_uart_bit_timer:tx_bit_timer " "Elaborating entity \"altr_uart_bit_timer\" for hierarchy \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_txout:txout\|altr_uart_bit_timer:tx_bit_timer\"" {  } { { "sopc_top/synthesis/submodules/altr_uart_txout.sv" "tx_bit_timer" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_txout.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156987632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_uart_data_cnt sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_txout:txout\|altr_uart_data_cnt:tx_data_cnt " "Elaborating entity \"altr_uart_data_cnt\" for hierarchy \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_txout:txout\|altr_uart_data_cnt:tx_data_cnt\"" {  } { { "sopc_top/synthesis/submodules/altr_uart_txout.sv" "tx_data_cnt" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_txout.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156987685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_uart_tx_shift sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_txout:txout\|altr_uart_tx_shift:tx_shift " "Elaborating entity \"altr_uart_tx_shift\" for hierarchy \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_txout:txout\|altr_uart_tx_shift:tx_shift\"" {  } { { "sopc_top/synthesis/submodules/altr_uart_txout.sv" "tx_shift" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_txout.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156987742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_uart_rx_sync sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_rx_sync:rx_sync " "Elaborating entity \"altr_uart_rx_sync\" for hierarchy \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_rx_sync:rx_sync\"" {  } { { "sopc_top/synthesis/submodules/altera_16550_uart.sv" "rx_sync" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_16550_uart.sv" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156987804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_uart_dsync sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_rx_sync:rx_sync\|altr_uart_dsync:sin_sync " "Elaborating entity \"altr_uart_dsync\" for hierarchy \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_rx_sync:rx_sync\|altr_uart_dsync:sin_sync\"" {  } { { "sopc_top/synthesis/submodules/altr_uart_rx_sync.sv" "sin_sync" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_rx_sync.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156987859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_uart_dsync sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_rx_sync:rx_sync\|altr_uart_dsync:cts_sync " "Elaborating entity \"altr_uart_dsync\" for hierarchy \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_rx_sync:rx_sync\|altr_uart_dsync:cts_sync\"" {  } { { "sopc_top/synthesis/submodules/altr_uart_rx_sync.sv" "cts_sync" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_rx_sync.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156987913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_uart_rxstor sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_rxstor:rxstor " "Elaborating entity \"altr_uart_rxstor\" for hierarchy \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_rxstor:rxstor\"" {  } { { "sopc_top/synthesis/submodules/altera_16550_uart.sv" "rxstor" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_16550_uart.sv" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_uart_fifo sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_rxstor:rxstor\|altr_uart_fifo:gen_rxfifo.rxfifo " "Elaborating entity \"altr_uart_fifo\" for hierarchy \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_rxstor:rxstor\|altr_uart_fifo:gen_rxfifo.rxfifo\"" {  } { { "sopc_top/synthesis/submodules/altr_uart_rxstor.sv" "gen_rxfifo.rxfifo" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_rxstor.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_uart_fifomem sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_rxstor:rxstor\|altr_uart_fifo:gen_rxfifo.rxfifo\|altr_uart_fifomem:i_fifomem " "Elaborating entity \"altr_uart_fifomem\" for hierarchy \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_rxstor:rxstor\|altr_uart_fifo:gen_rxfifo.rxfifo\|altr_uart_fifomem:i_fifomem\"" {  } { { "sopc_top/synthesis/submodules/altr_uart_fifo.sv" "i_fifomem" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_fifo.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_rxstor:rxstor\|altr_uart_fifo:gen_rxfifo.rxfifo\|altr_uart_fifomem:i_fifomem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_rxstor:rxstor\|altr_uart_fifo:gen_rxfifo.rxfifo\|altr_uart_fifomem:i_fifomem\|altsyncram:altsyncram_component\"" {  } { { "sopc_top/synthesis/submodules/altr_uart_fifomem.sv" "altsyncram_component" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_fifomem.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_rxstor:rxstor\|altr_uart_fifo:gen_rxfifo.rxfifo\|altr_uart_fifomem:i_fifomem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_rxstor:rxstor\|altr_uart_fifo:gen_rxfifo.rxfifo\|altr_uart_fifomem:i_fifomem\|altsyncram:altsyncram_component\"" {  } { { "sopc_top/synthesis/submodules/altr_uart_fifomem.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_fifomem.sv" 106 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_rxstor:rxstor\|altr_uart_fifo:gen_rxfifo.rxfifo\|altr_uart_fifomem:i_fifomem\|altsyncram:altsyncram_component " "Instantiated megafunction \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_rxstor:rxstor\|altr_uart_fifo:gen_rxfifo.rxfifo\|altr_uart_fifomem:i_fifomem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988136 ""}  } { { "sopc_top/synthesis/submodules/altr_uart_fifomem.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_fifomem.sv" 106 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656156988136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7aq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7aq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7aq1 " "Found entity 1: altsyncram_7aq1" {  } { { "db/altsyncram_7aq1.tdf" "" { Text "D:/fpga/C10_BAIKAL/db/altsyncram_7aq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156988189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156988189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7aq1 sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_rxstor:rxstor\|altr_uart_fifo:gen_rxfifo.rxfifo\|altr_uart_fifomem:i_fifomem\|altsyncram:altsyncram_component\|altsyncram_7aq1:auto_generated " "Elaborating entity \"altsyncram_7aq1\" for hierarchy \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_rxstor:rxstor\|altr_uart_fifo:gen_rxfifo.rxfifo\|altr_uart_fifomem:i_fifomem\|altsyncram:altsyncram_component\|altsyncram_7aq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_uart_databuffer sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_rxstor:rxstor\|altr_uart_databuffer:rb " "Elaborating entity \"altr_uart_databuffer\" for hierarchy \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_rxstor:rxstor\|altr_uart_databuffer:rb\"" {  } { { "sopc_top/synthesis/submodules/altr_uart_rxstor.sv" "rb" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_rxstor.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_uart_rxfc sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_rxfc:rxfc " "Elaborating entity \"altr_uart_rxfc\" for hierarchy \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_rxfc:rxfc\"" {  } { { "sopc_top/synthesis/submodules/altera_16550_uart.sv" "rxfc" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_16550_uart.sv" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_uart_rxswfc sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_rxfc:rxfc\|altr_uart_rxswfc:rxswfc " "Elaborating entity \"altr_uart_rxswfc\" for hierarchy \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_rxfc:rxfc\|altr_uart_rxswfc:rxswfc\"" {  } { { "sopc_top/synthesis/submodules/altr_uart_rxfc.sv" "rxswfc" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_rxfc.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_uart_rxin sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_rxin:rxin " "Elaborating entity \"altr_uart_rxin\" for hierarchy \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_rxin:rxin\"" {  } { { "sopc_top/synthesis/submodules/altera_16550_uart.sv" "rxin" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_16550_uart.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_uart_rxfsm sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_rxin:rxin\|altr_uart_rxfsm:rxfsm " "Elaborating entity \"altr_uart_rxfsm\" for hierarchy \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_rxin:rxin\|altr_uart_rxfsm:rxfsm\"" {  } { { "sopc_top/synthesis/submodules/altr_uart_rxin.sv" "rxfsm" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_rxin.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_uart_rx_shift sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_rxin:rxin\|altr_uart_rx_shift:rx_shift " "Elaborating entity \"altr_uart_rx_shift\" for hierarchy \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_rxin:rxin\|altr_uart_rx_shift:rx_shift\"" {  } { { "sopc_top/synthesis/submodules/altr_uart_rxin.sv" "rx_shift" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_rxin.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_uart_dmaintf sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_dmaintf:dmaintf " "Elaborating entity \"altr_uart_dmaintf\" for hierarchy \"sopc_top:sopc_0\|altera_16550_uart:a_16550_uart_0\|altr_uart_dmaintf:dmaintf\"" {  } { { "sopc_top/synthesis/submodules/altera_16550_uart.sv" "dmaintf" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_16550_uart.sv" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_altpll_0 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0 " "Elaborating entity \"sopc_top_altpll_0\" for hierarchy \"sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\"" {  } { { "sopc_top/synthesis/sopc_top.v" "altpll_0" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/sopc_top.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_altpll_0_stdsync_sv6 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"sopc_top_altpll_0_stdsync_sv6\" for hierarchy \"sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_altpll_0.v" "stdsync2" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_altpll_0.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_altpll_0_dffpipe_l2c sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_stdsync_sv6:stdsync2\|sopc_top_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"sopc_top_altpll_0_dffpipe_l2c\" for hierarchy \"sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_stdsync_sv6:stdsync2\|sopc_top_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_altpll_0.v" "dffpipe3" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_altpll_0_altpll_mdh2 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1 " "Elaborating entity \"sopc_top_altpll_0_altpll_mdh2\" for hierarchy \"sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_altpll_0.v" "sd1" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_altpll_0.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c sopc_top:sopc_0\|altera_avalon_i2c:i2c_0 " "Elaborating entity \"altera_avalon_i2c\" for hierarchy \"sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\"" {  } { { "sopc_top/synthesis/sopc_top.v" "i2c_0" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/sopc_top.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_csr sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr " "Elaborating entity \"altera_avalon_i2c_csr\" for hierarchy \"sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\"" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c.v" "u_csr" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988761 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altera_avalon_i2c_csr.v(255) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(255): truncated value with size 32 to match size of target (7)" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_csr.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656156988763 "|C10_BAIKAL|sopc_top:sopc_0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altera_avalon_i2c_csr.v(256) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(256): truncated value with size 32 to match size of target (7)" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_csr.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656156988763 "|C10_BAIKAL|sopc_top:sopc_0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altera_avalon_i2c_csr.v(257) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(257): truncated value with size 32 to match size of target (7)" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_csr.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656156988763 "|C10_BAIKAL|sopc_top:sopc_0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altera_avalon_i2c_csr.v(267) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(267): truncated value with size 32 to match size of target (7)" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_csr.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656156988763 "|C10_BAIKAL|sopc_top:sopc_0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altera_avalon_i2c_csr.v(268) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(268): truncated value with size 32 to match size of target (7)" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_csr.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656156988763 "|C10_BAIKAL|sopc_top:sopc_0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altera_avalon_i2c_csr.v(269) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(269): truncated value with size 32 to match size of target (7)" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_csr.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656156988763 "|C10_BAIKAL|sopc_top:sopc_0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_mstfsm sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm " "Elaborating entity \"altera_avalon_i2c_mstfsm\" for hierarchy \"sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm\"" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c.v" "u_mstfsm" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_rxshifter sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter " "Elaborating entity \"altera_avalon_i2c_rxshifter\" for hierarchy \"sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter\"" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c.v" "u_rxshifter" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txshifter sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter " "Elaborating entity \"altera_avalon_i2c_txshifter\" for hierarchy \"sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter\"" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c.v" "u_txshifter" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_spksupp sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp " "Elaborating entity \"altera_avalon_i2c_spksupp\" for hierarchy \"sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp\"" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c.v" "u_spksupp" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_det sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det " "Elaborating entity \"altera_avalon_i2c_condt_det\" for hierarchy \"sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det\"" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c.v" "u_condt_det" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_gen sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen " "Elaborating entity \"altera_avalon_i2c_condt_gen\" for hierarchy \"sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen\"" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c.v" "u_condt_gen" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_clk_cnt sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt " "Elaborating entity \"altera_avalon_i2c_clk_cnt\" for hierarchy \"sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt\"" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c.v" "u_clk_cnt" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txout sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout " "Elaborating entity \"altera_avalon_i2c_txout\" for hierarchy \"sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout\"" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c.v" "u_txout" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\"" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c.v" "u_txfifo" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988817 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1656156988818 "|C10_BAIKAL|sopc_top:sopc_0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988832 ""}  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656156988832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qrb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qrb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qrb1 " "Found entity 1: altsyncram_qrb1" {  } { { "db/altsyncram_qrb1.tdf" "" { Text "D:/fpga/C10_BAIKAL/db/altsyncram_qrb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156988885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156988885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qrb1 sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_qrb1:auto_generated " "Elaborating entity \"altsyncram_qrb1\" for hierarchy \"sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_qrb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\"" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c.v" "u_rxfifo" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988909 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1656156988910 "|C10_BAIKAL|sopc_top:sopc_0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988924 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156988924 ""}  } { { "sopc_top/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656156988924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8pb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8pb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8pb1 " "Found entity 1: altsyncram_8pb1" {  } { { "db/altsyncram_8pb1.tdf" "" { Text "D:/fpga/C10_BAIKAL/db/altsyncram_8pb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156988976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156988976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8pb1 sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_8pb1:auto_generated " "Elaborating entity \"altsyncram_8pb1\" for hierarchy \"sopc_top:sopc_0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_8pb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_i2cslave_to_avlmm_bridge sopc_top:sopc_0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0 " "Elaborating entity \"altera_i2cslave_to_avlmm_bridge\" for hierarchy \"sopc_top:sopc_0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\"" {  } { { "sopc_top/synthesis/sopc_top.v" "i2cslave_to_avlmm_bridge_0" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/sopc_top.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156988999 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_i2cslave_to_avlmm_bridge.v(701) " "Verilog HDL assignment warning at altera_i2cslave_to_avlmm_bridge.v(701): truncated value with size 32 to match size of target (2)" {  } { { "sopc_top/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656156989000 "|C10_BAIKAL|sopc_top:sopc_0|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_spksupp sopc_top:sopc_0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_spksupp:i_altr_i2c_spksupp " "Elaborating entity \"altr_i2c_spksupp\" for hierarchy \"sopc_top:sopc_0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_spksupp:i_altr_i2c_spksupp\"" {  } { { "sopc_top/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "i_altr_i2c_spksupp" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156989005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_condt_det sopc_top:sopc_0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_condt_det:i_altr_i2c_condt_det " "Elaborating entity \"altr_i2c_condt_det\" for hierarchy \"sopc_top:sopc_0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_condt_det:i_altr_i2c_condt_det\"" {  } { { "sopc_top/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "i_altr_i2c_condt_det" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156989011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_databuffer sopc_top:sopc_0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_databuffer:tx_databuffer " "Elaborating entity \"altr_i2c_databuffer\" for hierarchy \"sopc_top:sopc_0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_databuffer:tx_databuffer\"" {  } { { "sopc_top/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "tx_databuffer" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156989017 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altr_i2c_databuffer.v(48) " "Verilog HDL assignment warning at altr_i2c_databuffer.v(48): truncated value with size 32 to match size of target (1)" {  } { { "sopc_top/synthesis/submodules/altr_i2c_databuffer.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_i2c_databuffer.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656156989017 "|C10_BAIKAL|sopc_top:sopc_0|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0|altr_i2c_databuffer:tx_databuffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_slvfsm sopc_top:sopc_0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_slvfsm:i_altr_i2c_slvfsm " "Elaborating entity \"altr_i2c_slvfsm\" for hierarchy \"sopc_top:sopc_0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_slvfsm:i_altr_i2c_slvfsm\"" {  } { { "sopc_top/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "i_altr_i2c_slvfsm" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156989027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_avl_mst_intf_gen sopc_top:sopc_0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_avl_mst_intf_gen:i_altr_i2c_avl_mst_intf_gen " "Elaborating entity \"altr_i2c_avl_mst_intf_gen\" for hierarchy \"sopc_top:sopc_0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_avl_mst_intf_gen:i_altr_i2c_avl_mst_intf_gen\"" {  } { { "sopc_top/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "i_altr_i2c_avl_mst_intf_gen" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156989033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_txshifter sopc_top:sopc_0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_txshifter:i_altr_i2c_txshifter " "Elaborating entity \"altr_i2c_txshifter\" for hierarchy \"sopc_top:sopc_0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_txshifter:i_altr_i2c_txshifter\"" {  } { { "sopc_top/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "i_altr_i2c_txshifter" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156989040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_rxshifter sopc_top:sopc_0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_rxshifter:i_altr_i2c_rxshifter " "Elaborating entity \"altr_i2c_rxshifter\" for hierarchy \"sopc_top:sopc_0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_rxshifter:i_altr_i2c_rxshifter\"" {  } { { "sopc_top/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "i_altr_i2c_rxshifter" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156989047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_txout sopc_top:sopc_0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_txout:i_altr_i2c_txout " "Elaborating entity \"altr_i2c_txout\" for hierarchy \"sopc_top:sopc_0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_txout:i_altr_i2c_txout\"" {  } { { "sopc_top/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "i_altr_i2c_txout" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156989053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_clk_cnt sopc_top:sopc_0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_clk_cnt:i_altr_i2c_clk_cnt " "Elaborating entity \"altr_i2c_clk_cnt\" for hierarchy \"sopc_top:sopc_0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_clk_cnt:i_altr_i2c_clk_cnt\"" {  } { { "sopc_top/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "i_altr_i2c_clk_cnt" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156989059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_jtag_uart_0 sopc_top:sopc_0\|sopc_top_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"sopc_top_jtag_uart_0\" for hierarchy \"sopc_top:sopc_0\|sopc_top_jtag_uart_0:jtag_uart_0\"" {  } { { "sopc_top/synthesis/sopc_top.v" "jtag_uart_0" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/sopc_top.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156989066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_jtag_uart_0_scfifo_w sopc_top:sopc_0\|sopc_top_jtag_uart_0:jtag_uart_0\|sopc_top_jtag_uart_0_scfifo_w:the_sopc_top_jtag_uart_0_scfifo_w " "Elaborating entity \"sopc_top_jtag_uart_0_scfifo_w\" for hierarchy \"sopc_top:sopc_0\|sopc_top_jtag_uart_0:jtag_uart_0\|sopc_top_jtag_uart_0_scfifo_w:the_sopc_top_jtag_uart_0_scfifo_w\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_jtag_uart_0.v" "the_sopc_top_jtag_uart_0_scfifo_w" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156989071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sopc_top:sopc_0\|sopc_top_jtag_uart_0:jtag_uart_0\|sopc_top_jtag_uart_0_scfifo_w:the_sopc_top_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"sopc_top:sopc_0\|sopc_top_jtag_uart_0:jtag_uart_0\|sopc_top_jtag_uart_0_scfifo_w:the_sopc_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_jtag_uart_0.v" "wfifo" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156989249 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_top:sopc_0\|sopc_top_jtag_uart_0:jtag_uart_0\|sopc_top_jtag_uart_0_scfifo_w:the_sopc_top_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|sopc_top_jtag_uart_0:jtag_uart_0\|sopc_top_jtag_uart_0_scfifo_w:the_sopc_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_jtag_uart_0.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156989249 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_top:sopc_0\|sopc_top_jtag_uart_0:jtag_uart_0\|sopc_top_jtag_uart_0_scfifo_w:the_sopc_top_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"sopc_top:sopc_0\|sopc_top_jtag_uart_0:jtag_uart_0\|sopc_top_jtag_uart_0_scfifo_w:the_sopc_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156989250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156989250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156989250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156989250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156989250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156989250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156989250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156989250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156989250 ""}  } { { "sopc_top/synthesis/submodules/sopc_top_jtag_uart_0.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656156989250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_cr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_cr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_cr21 " "Found entity 1: scfifo_cr21" {  } { { "db/scfifo_cr21.tdf" "" { Text "D:/fpga/C10_BAIKAL/db/scfifo_cr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156989299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156989299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_cr21 sopc_top:sopc_0\|sopc_top_jtag_uart_0:jtag_uart_0\|sopc_top_jtag_uart_0_scfifo_w:the_sopc_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated " "Elaborating entity \"scfifo_cr21\" for hierarchy \"sopc_top:sopc_0\|sopc_top_jtag_uart_0:jtag_uart_0\|sopc_top_jtag_uart_0_scfifo_w:the_sopc_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156989302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_e011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_e011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_e011 " "Found entity 1: a_dpfifo_e011" {  } { { "db/a_dpfifo_e011.tdf" "" { Text "D:/fpga/C10_BAIKAL/db/a_dpfifo_e011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156989323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156989323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_e011 sopc_top:sopc_0\|sopc_top_jtag_uart_0:jtag_uart_0\|sopc_top_jtag_uart_0_scfifo_w:the_sopc_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo " "Elaborating entity \"a_dpfifo_e011\" for hierarchy \"sopc_top:sopc_0\|sopc_top_jtag_uart_0:jtag_uart_0\|sopc_top_jtag_uart_0_scfifo_w:the_sopc_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\"" {  } { { "db/scfifo_cr21.tdf" "dpfifo" { Text "D:/fpga/C10_BAIKAL/db/scfifo_cr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156989328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/fpga/C10_BAIKAL/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156989348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156989348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf sopc_top:sopc_0\|sopc_top_jtag_uart_0:jtag_uart_0\|sopc_top_jtag_uart_0_scfifo_w:the_sopc_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"sopc_top:sopc_0\|sopc_top_jtag_uart_0:jtag_uart_0\|sopc_top_jtag_uart_0_scfifo_w:the_sopc_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_e011.tdf" "fifo_state" { Text "D:/fpga/C10_BAIKAL/db/a_dpfifo_e011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156989354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6o7 " "Found entity 1: cntr_6o7" {  } { { "db/cntr_6o7.tdf" "" { Text "D:/fpga/C10_BAIKAL/db/cntr_6o7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156989397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156989397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6o7 sopc_top:sopc_0\|sopc_top_jtag_uart_0:jtag_uart_0\|sopc_top_jtag_uart_0_scfifo_w:the_sopc_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_6o7:count_usedw " "Elaborating entity \"cntr_6o7\" for hierarchy \"sopc_top:sopc_0\|sopc_top_jtag_uart_0:jtag_uart_0\|sopc_top_jtag_uart_0_scfifo_w:the_sopc_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_6o7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/fpga/C10_BAIKAL/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156989404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gio1 " "Found entity 1: altsyncram_gio1" {  } { { "db/altsyncram_gio1.tdf" "" { Text "D:/fpga/C10_BAIKAL/db/altsyncram_gio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156989448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156989448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gio1 sopc_top:sopc_0\|sopc_top_jtag_uart_0:jtag_uart_0\|sopc_top_jtag_uart_0_scfifo_w:the_sopc_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|altsyncram_gio1:FIFOram " "Elaborating entity \"altsyncram_gio1\" for hierarchy \"sopc_top:sopc_0\|sopc_top_jtag_uart_0:jtag_uart_0\|sopc_top_jtag_uart_0_scfifo_w:the_sopc_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|altsyncram_gio1:FIFOram\"" {  } { { "db/a_dpfifo_e011.tdf" "FIFOram" { Text "D:/fpga/C10_BAIKAL/db/a_dpfifo_e011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156989455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qnb " "Found entity 1: cntr_qnb" {  } { { "db/cntr_qnb.tdf" "" { Text "D:/fpga/C10_BAIKAL/db/cntr_qnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156989497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156989497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qnb sopc_top:sopc_0\|sopc_top_jtag_uart_0:jtag_uart_0\|sopc_top_jtag_uart_0_scfifo_w:the_sopc_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|cntr_qnb:rd_ptr_count " "Elaborating entity \"cntr_qnb\" for hierarchy \"sopc_top:sopc_0\|sopc_top_jtag_uart_0:jtag_uart_0\|sopc_top_jtag_uart_0_scfifo_w:the_sopc_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|cntr_qnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_e011.tdf" "rd_ptr_count" { Text "D:/fpga/C10_BAIKAL/db/a_dpfifo_e011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156989504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_jtag_uart_0_scfifo_r sopc_top:sopc_0\|sopc_top_jtag_uart_0:jtag_uart_0\|sopc_top_jtag_uart_0_scfifo_r:the_sopc_top_jtag_uart_0_scfifo_r " "Elaborating entity \"sopc_top_jtag_uart_0_scfifo_r\" for hierarchy \"sopc_top:sopc_0\|sopc_top_jtag_uart_0:jtag_uart_0\|sopc_top_jtag_uart_0_scfifo_r:the_sopc_top_jtag_uart_0_scfifo_r\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_jtag_uart_0.v" "the_sopc_top_jtag_uart_0_scfifo_r" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156989531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic sopc_top:sopc_0\|sopc_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sopc_top_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"sopc_top:sopc_0\|sopc_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sopc_top_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_jtag_uart_0.v" "sopc_top_jtag_uart_0_alt_jtag_atlantic" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156989816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_top:sopc_0\|sopc_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sopc_top_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|sopc_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sopc_top_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_jtag_uart_0.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156989817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_top:sopc_0\|sopc_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sopc_top_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"sopc_top:sopc_0\|sopc_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sopc_top_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156989817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156989817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156989817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156989817 ""}  } { { "sopc_top/synthesis/submodules/sopc_top_jtag_uart_0.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656156989817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter sopc_top:sopc_0\|sopc_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sopc_top_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"sopc_top:sopc_0\|sopc_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sopc_top_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156990262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl sopc_top:sopc_0\|sopc_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sopc_top_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"sopc_top:sopc_0\|sopc_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sopc_top_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156990380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge sopc_top:sopc_0\|altera_avalon_mm_bridge:mm_bridge_0 " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"sopc_top:sopc_0\|altera_avalon_mm_bridge:mm_bridge_0\"" {  } { { "sopc_top/synthesis/sopc_top.v" "mm_bridge_0" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/sopc_top.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156990418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_nios2_gen2_0 sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"sopc_top_nios2_gen2_0\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\"" {  } { { "sopc_top/synthesis/sopc_top.v" "nios2_gen2_0" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/sopc_top.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156990425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_nios2_gen2_0_cpu sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu " "Elaborating entity \"sopc_top_nios2_gen2_0_cpu\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0.v" "cpu" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156990450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_nios2_gen2_0_cpu_test_bench sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_test_bench:the_sopc_top_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"sopc_top_nios2_gen2_0_cpu_test_bench\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_test_bench:the_sopc_top_nios2_gen2_0_cpu_test_bench\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "the_sopc_top_nios2_gen2_0_cpu_test_bench" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 5508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156990492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_nios2_gen2_0_cpu_ic_data_module sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_ic_data_module:sopc_top_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"sopc_top_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_ic_data_module:sopc_top_nios2_gen2_0_cpu_ic_data\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "sopc_top_nios2_gen2_0_cpu_ic_data" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 6510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156990520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_ic_data_module:sopc_top_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_ic_data_module:sopc_top_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156990532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_ic_data_module:sopc_top_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_ic_data_module:sopc_top_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156990535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_ic_data_module:sopc_top_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_ic_data_module:sopc_top_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990535 ""}  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656156990535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdd1 " "Found entity 1: altsyncram_pdd1" {  } { { "db/altsyncram_pdd1.tdf" "" { Text "D:/fpga/C10_BAIKAL/db/altsyncram_pdd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156990592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156990592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdd1 sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_ic_data_module:sopc_top_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_pdd1:auto_generated " "Elaborating entity \"altsyncram_pdd1\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_ic_data_module:sopc_top_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_pdd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156990595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_nios2_gen2_0_cpu_ic_tag_module sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_ic_tag_module:sopc_top_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"sopc_top_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_ic_tag_module:sopc_top_nios2_gen2_0_cpu_ic_tag\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "sopc_top_nios2_gen2_0_cpu_ic_tag" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 6576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156990637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_ic_tag_module:sopc_top_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_ic_tag_module:sopc_top_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156990650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_ic_tag_module:sopc_top_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_ic_tag_module:sopc_top_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156990653 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_ic_tag_module:sopc_top_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_ic_tag_module:sopc_top_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990653 ""}  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656156990653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o6d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o6d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o6d1 " "Found entity 1: altsyncram_o6d1" {  } { { "db/altsyncram_o6d1.tdf" "" { Text "D:/fpga/C10_BAIKAL/db/altsyncram_o6d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156990706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156990706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o6d1 sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_ic_tag_module:sopc_top_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_o6d1:auto_generated " "Elaborating entity \"altsyncram_o6d1\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_ic_tag_module:sopc_top_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_o6d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156990709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_nios2_gen2_0_cpu_bht_module sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_bht_module:sopc_top_nios2_gen2_0_cpu_bht " "Elaborating entity \"sopc_top_nios2_gen2_0_cpu_bht_module\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_bht_module:sopc_top_nios2_gen2_0_cpu_bht\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "sopc_top_nios2_gen2_0_cpu_bht" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 6774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156990752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_bht_module:sopc_top_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_bht_module:sopc_top_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156990764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_bht_module:sopc_top_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_bht_module:sopc_top_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156990767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_bht_module:sopc_top_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_bht_module:sopc_top_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990768 ""}  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656156990768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_27d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_27d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_27d1 " "Found entity 1: altsyncram_27d1" {  } { { "db/altsyncram_27d1.tdf" "" { Text "D:/fpga/C10_BAIKAL/db/altsyncram_27d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156990820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156990820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_27d1 sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_bht_module:sopc_top_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_27d1:auto_generated " "Elaborating entity \"altsyncram_27d1\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_bht_module:sopc_top_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_27d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156990823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_nios2_gen2_0_cpu_register_bank_a_module sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_register_bank_a_module:sopc_top_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"sopc_top_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_register_bank_a_module:sopc_top_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "sopc_top_nios2_gen2_0_cpu_register_bank_a" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 7730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156990865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_register_bank_a_module:sopc_top_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_register_bank_a_module:sopc_top_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156990877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_register_bank_a_module:sopc_top_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_register_bank_a_module:sopc_top_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156990881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_register_bank_a_module:sopc_top_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_register_bank_a_module:sopc_top_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156990881 ""}  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656156990881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ic1 " "Found entity 1: altsyncram_8ic1" {  } { { "db/altsyncram_8ic1.tdf" "" { Text "D:/fpga/C10_BAIKAL/db/altsyncram_8ic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156990937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156990937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ic1 sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_register_bank_a_module:sopc_top_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8ic1:auto_generated " "Elaborating entity \"altsyncram_8ic1\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_register_bank_a_module:sopc_top_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8ic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156990940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_nios2_gen2_0_cpu_register_bank_b_module sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_register_bank_b_module:sopc_top_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"sopc_top_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_register_bank_b_module:sopc_top_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "sopc_top_nios2_gen2_0_cpu_register_bank_b" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 7748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156990983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_nios2_gen2_0_cpu_mult_cell sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"sopc_top_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "the_sopc_top_nios2_gen2_0_cpu_mult_cell" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 8333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156991015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156991049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_mult_cell.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156991050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONE10LP " "Parameter \"selected_device_family\" = \"CYCLONE10LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991050 ""}  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_mult_cell.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656156991050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_hkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_hkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_hkp2 " "Found entity 1: altera_mult_add_hkp2" {  } { { "db/altera_mult_add_hkp2.v" "" { Text "D:/fpga/C10_BAIKAL/db/altera_mult_add_hkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156991100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156991100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_hkp2 sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated " "Elaborating entity \"altera_mult_add_hkp2\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156991104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_hkp2.v" "altera_mult_add_rtl1" { Text "D:/fpga/C10_BAIKAL/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156991198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_hkp2.v" "" { Text "D:/fpga/C10_BAIKAL/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156991201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone 10 LP " "Parameter \"selected_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156991202 ""}  } { { "db/altera_mult_add_hkp2.v" "" { Text "D:/fpga/C10_BAIKAL/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656156991202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156991217 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "D:/fpga/C10_BAIKAL/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156991220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156991243 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "D:/fpga/C10_BAIKAL/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156991245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156991258 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "D:/fpga/C10_BAIKAL/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156991259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156991311 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "D:/fpga/C10_BAIKAL/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156991313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156991476 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "D:/fpga/C10_BAIKAL/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156991479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156991491 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "D:/fpga/C10_BAIKAL/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156991493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156991546 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "D:/fpga/C10_BAIKAL/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156991548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156991601 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "D:/fpga/C10_BAIKAL/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156991603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156991616 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "D:/fpga/C10_BAIKAL/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156991617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156991632 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "D:/fpga/C10_BAIKAL/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156991633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156991693 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "D:/fpga/C10_BAIKAL/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156991695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156992140 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "D:/fpga/C10_BAIKAL/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156992142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156992255 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "D:/fpga/C10_BAIKAL/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156992258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156992273 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "D:/fpga/C10_BAIKAL/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156992276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156992316 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "D:/fpga/C10_BAIKAL/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156992318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156992331 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "D:/fpga/C10_BAIKAL/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156992333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156992385 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "D:/fpga/C10_BAIKAL/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156992388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156992441 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "D:/fpga/C10_BAIKAL/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156992445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_nios2_gen2_0_cpu_nios2_oci sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"sopc_top_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "the_sopc_top_nios2_gen2_0_cpu_nios2_oci" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 8793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156994875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_nios2_gen2_0_cpu_nios2_oci_debug sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_debug:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"sopc_top_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_debug:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "the_sopc_top_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 2895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156994905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_debug:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_debug:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156994937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_debug:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_debug:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 429 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156994938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_debug:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_debug:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156994938 ""}  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 429 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656156994938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_nios2_gen2_0_cpu_nios2_oci_break sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_break:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"sopc_top_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_break:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "the_sopc_top_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 2925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156994968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_nios2_gen2_0_cpu_nios2_oci_xbrk sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_xbrk:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"sopc_top_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_xbrk:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "the_sopc_top_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 2948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156994996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_nios2_gen2_0_cpu_nios2_oci_dbrk sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_dbrk:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"sopc_top_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_dbrk:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "the_sopc_top_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 2975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_nios2_gen2_0_cpu_nios2_oci_itrace sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_itrace:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"sopc_top_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_itrace:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "the_sopc_top_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 3013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_nios2_gen2_0_cpu_nios2_oci_dtrace sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_dtrace:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"sopc_top_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_dtrace:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "the_sopc_top_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 3028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_nios2_gen2_0_cpu_nios2_oci_td_mode sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_dtrace:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_dtrace\|sopc_top_nios2_gen2_0_cpu_nios2_oci_td_mode:sopc_top_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"sopc_top_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_dtrace:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_dtrace\|sopc_top_nios2_gen2_0_cpu_nios2_oci_td_mode:sopc_top_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "sopc_top_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 1549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "the_sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 3043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo\|sopc_top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"sopc_top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo\|sopc_top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "the_sopc_top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 1862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo\|sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo\|sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "the_sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 1871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo\|sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo\|sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "the_sopc_top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_nios2_gen2_0_cpu_nios2_oci_pib sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_pib:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"sopc_top_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_pib:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "the_sopc_top_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 3048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_nios2_gen2_0_cpu_nios2_oci_im sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_im:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"sopc_top_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_im:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "the_sopc_top_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 3062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_nios2_gen2_0_cpu_nios2_avalon_reg sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_avalon_reg:the_sopc_top_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"sopc_top_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_avalon_reg:the_sopc_top_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "the_sopc_top_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 3081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_nios2_gen2_0_cpu_nios2_ocimem sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_ocimem:the_sopc_top_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"sopc_top_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_ocimem:the_sopc_top_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "the_sopc_top_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 3101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_nios2_gen2_0_cpu_ociram_sp_ram_module sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_ocimem:the_sopc_top_nios2_gen2_0_cpu_nios2_ocimem\|sopc_top_nios2_gen2_0_cpu_ociram_sp_ram_module:sopc_top_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"sopc_top_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_ocimem:the_sopc_top_nios2_gen2_0_cpu_nios2_ocimem\|sopc_top_nios2_gen2_0_cpu_ociram_sp_ram_module:sopc_top_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "sopc_top_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 2648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_ocimem:the_sopc_top_nios2_gen2_0_cpu_nios2_ocimem\|sopc_top_nios2_gen2_0_cpu_ociram_sp_ram_module:sopc_top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_ocimem:the_sopc_top_nios2_gen2_0_cpu_nios2_ocimem\|sopc_top_nios2_gen2_0_cpu_ociram_sp_ram_module:sopc_top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 2472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_ocimem:the_sopc_top_nios2_gen2_0_cpu_nios2_ocimem\|sopc_top_nios2_gen2_0_cpu_ociram_sp_ram_module:sopc_top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_ocimem:the_sopc_top_nios2_gen2_0_cpu_nios2_ocimem\|sopc_top_nios2_gen2_0_cpu_ociram_sp_ram_module:sopc_top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 2472 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_ocimem:the_sopc_top_nios2_gen2_0_cpu_nios2_ocimem\|sopc_top_nios2_gen2_0_cpu_ociram_sp_ram_module:sopc_top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_ocimem:the_sopc_top_nios2_gen2_0_cpu_nios2_ocimem\|sopc_top_nios2_gen2_0_cpu_ociram_sp_ram_module:sopc_top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995382 ""}  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 2472 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656156995382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3c71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3c71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3c71 " "Found entity 1: altsyncram_3c71" {  } { { "db/altsyncram_3c71.tdf" "" { Text "D:/fpga/C10_BAIKAL/db/altsyncram_3c71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156995437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156995437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3c71 sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_ocimem:the_sopc_top_nios2_gen2_0_cpu_nios2_ocimem\|sopc_top_nios2_gen2_0_cpu_ociram_sp_ram_module:sopc_top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated " "Elaborating entity \"altsyncram_3c71\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_ocimem:the_sopc_top_nios2_gen2_0_cpu_nios2_ocimem\|sopc_top_nios2_gen2_0_cpu_ociram_sp_ram_module:sopc_top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "the_sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 3203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_nios2_gen2_0_cpu_debug_slave_tck sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sopc_top_nios2_gen2_0_cpu_debug_slave_tck:the_sopc_top_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"sopc_top_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sopc_top_nios2_gen2_0_cpu_debug_slave_tck:the_sopc_top_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_sopc_top_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_nios2_gen2_0_cpu_debug_slave_sysclk sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sopc_top_nios2_gen2_0_cpu_debug_slave_sysclk:the_sopc_top_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"sopc_top_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sopc_top_nios2_gen2_0_cpu_debug_slave_sysclk:the_sopc_top_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_sopc_top_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_top_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_top_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper.v" "sopc_top_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_top_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_top_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_top_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_top_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995540 ""}  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656156995540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_top_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_top_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995548 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_top_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_top_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_top_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_top_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_top_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_top_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_top_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_sopc_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_top_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_onchip_memory2_0 sopc_top:sopc_0\|sopc_top_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"sopc_top_onchip_memory2_0\" for hierarchy \"sopc_top:sopc_0\|sopc_top_onchip_memory2_0:onchip_memory2_0\"" {  } { { "sopc_top/synthesis/sopc_top.v" "onchip_memory2_0" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/sopc_top.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc_top:sopc_0\|sopc_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc_top:sopc_0\|sopc_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_onchip_memory2_0.v" "the_altsyncram" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_top:sopc_0\|sopc_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|sopc_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_onchip_memory2_0.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_top:sopc_0\|sopc_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"sopc_top:sopc_0\|sopc_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sopc_top_onchip_memory2_0.hex " "Parameter \"init_file\" = \"sopc_top_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995605 ""}  } { { "sopc_top/synthesis/submodules/sopc_top_onchip_memory2_0.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656156995605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_09h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_09h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_09h1 " "Found entity 1: altsyncram_09h1" {  } { { "db/altsyncram_09h1.tdf" "" { Text "D:/fpga/C10_BAIKAL/db/altsyncram_09h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156995660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156995660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_09h1 sopc_top:sopc_0\|sopc_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_09h1:auto_generated " "Elaborating entity \"altsyncram_09h1\" for hierarchy \"sopc_top:sopc_0\|sopc_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_09h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_onchip_memory2_1 sopc_top:sopc_0\|sopc_top_onchip_memory2_1:onchip_memory2_1 " "Elaborating entity \"sopc_top_onchip_memory2_1\" for hierarchy \"sopc_top:sopc_0\|sopc_top_onchip_memory2_1:onchip_memory2_1\"" {  } { { "sopc_top/synthesis/sopc_top.v" "onchip_memory2_1" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/sopc_top.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc_top:sopc_0\|sopc_top_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc_top:sopc_0\|sopc_top_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_onchip_memory2_1.v" "the_altsyncram" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_onchip_memory2_1.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_top:sopc_0\|sopc_top_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|sopc_top_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_onchip_memory2_1.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_onchip_memory2_1.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_top:sopc_0\|sopc_top_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"sopc_top:sopc_0\|sopc_top_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sopc_top_onchip_memory2_1.hex " "Parameter \"init_file\" = \"sopc_top_onchip_memory2_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 64 " "Parameter \"maximum_depth\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656156995774 ""}  } { { "sopc_top/synthesis/submodules/sopc_top_onchip_memory2_1.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_onchip_memory2_1.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656156995774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l632.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l632.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l632 " "Found entity 1: altsyncram_l632" {  } { { "db/altsyncram_l632.tdf" "" { Text "D:/fpga/C10_BAIKAL/db/altsyncram_l632.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656156995830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656156995830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l632 sopc_top:sopc_0\|sopc_top_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_l632:auto_generated " "Elaborating entity \"altsyncram_l632\" for hierarchy \"sopc_top:sopc_0\|sopc_top_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_l632:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_pio_in sopc_top:sopc_0\|sopc_top_pio_in:pio_in " "Elaborating entity \"sopc_top_pio_in\" for hierarchy \"sopc_top:sopc_0\|sopc_top_pio_in:pio_in\"" {  } { { "sopc_top/synthesis/sopc_top.v" "pio_in" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/sopc_top.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_pio_out sopc_top:sopc_0\|sopc_top_pio_out:pio_out " "Elaborating entity \"sopc_top_pio_out\" for hierarchy \"sopc_top:sopc_0\|sopc_top_pio_out:pio_out\"" {  } { { "sopc_top/synthesis/sopc_top.v" "pio_out" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/sopc_top.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_spi_0 sopc_top:sopc_0\|sopc_top_spi_0:spi_0 " "Elaborating entity \"sopc_top_spi_0\" for hierarchy \"sopc_top:sopc_0\|sopc_top_spi_0:spi_0\"" {  } { { "sopc_top/synthesis/sopc_top.v" "spi_0" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/sopc_top.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156995988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_spi_1 sopc_top:sopc_0\|sopc_top_spi_1:spi_1 " "Elaborating entity \"sopc_top_spi_1\" for hierarchy \"sopc_top:sopc_0\|sopc_top_spi_1:spi_1\"" {  } { { "sopc_top/synthesis/sopc_top.v" "spi_1" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/sopc_top.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_sysid_qsys_0 sopc_top:sopc_0\|sopc_top_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"sopc_top_sysid_qsys_0\" for hierarchy \"sopc_top:sopc_0\|sopc_top_sysid_qsys_0:sysid_qsys_0\"" {  } { { "sopc_top/synthesis/sopc_top.v" "sysid_qsys_0" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/sopc_top.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_timer_0 sopc_top:sopc_0\|sopc_top_timer_0:timer_0 " "Elaborating entity \"sopc_top_timer_0\" for hierarchy \"sopc_top:sopc_0\|sopc_top_timer_0:timer_0\"" {  } { { "sopc_top/synthesis/sopc_top.v" "timer_0" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/sopc_top.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_mm_interconnect_0 sopc_top:sopc_0\|sopc_top_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"sopc_top_mm_interconnect_0\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_0:mm_interconnect_0\"" {  } { { "sopc_top/synthesis/sopc_top.v" "mm_interconnect_0" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/sopc_top.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sopc_top:sopc_0\|sopc_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:i2cslave_to_avlmm_bridge_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:i2cslave_to_avlmm_bridge_0_avalon_master_translator\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_0.v" "i2cslave_to_avlmm_bridge_0_avalon_master_translator" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_0.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_top:sopc_0\|sopc_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_1_s1_translator\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_0.v" "onchip_memory2_1_s1_translator" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_0.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_mm_interconnect_1 sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"sopc_top_mm_interconnect_1\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\"" {  } { { "sopc_top/synthesis/sopc_top.v" "mm_interconnect_1" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/sopc_top.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" "nios2_gen2_0_data_master_translator" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" "altpll_0_pll_slave_translator" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mm_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mm_bridge_0_s0_translator\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" "mm_bridge_0_s0_translator" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" "onchip_memory2_0_s1_translator" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" "nios2_gen2_0_data_master_agent" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" 833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" "nios2_gen2_0_debug_mem_slave_agent" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "sopc_top/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" 1039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" "mm_bridge_0_s0_agent_rsp_fifo" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" 1289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_mm_interconnect_1_router sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_router:router " "Elaborating entity \"sopc_top_mm_interconnect_1_router\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_router:router\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" "router" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" 1430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_mm_interconnect_1_router_default_decode sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_router:router\|sopc_top_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"sopc_top_mm_interconnect_1_router_default_decode\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_router:router\|sopc_top_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_mm_interconnect_1_router_001 sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"sopc_top_mm_interconnect_1_router_001\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_router_001:router_001\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" "router_001" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" 1446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_mm_interconnect_1_router_001_default_decode sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_router_001:router_001\|sopc_top_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"sopc_top_mm_interconnect_1_router_001_default_decode\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_router_001:router_001\|sopc_top_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_mm_interconnect_1_router_002 sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"sopc_top_mm_interconnect_1_router_002\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_router_002:router_002\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" "router_002" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" 1462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_mm_interconnect_1_router_002_default_decode sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_router_002:router_002\|sopc_top_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"sopc_top_mm_interconnect_1_router_002_default_decode\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_router_002:router_002\|sopc_top_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_mm_interconnect_1_router_003 sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_router_003:router_003 " "Elaborating entity \"sopc_top_mm_interconnect_1_router_003\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_router_003:router_003\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" "router_003" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" 1478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_mm_interconnect_1_router_003_default_decode sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_router_003:router_003\|sopc_top_mm_interconnect_1_router_003_default_decode:the_default_decode " "Elaborating entity \"sopc_top_mm_interconnect_1_router_003_default_decode\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_router_003:router_003\|sopc_top_mm_interconnect_1_router_003_default_decode:the_default_decode\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_003.sv" "the_default_decode" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" "nios2_gen2_0_instruction_master_limiter" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" 1560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_mm_interconnect_1_cmd_demux sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"sopc_top_mm_interconnect_1_cmd_demux\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" "cmd_demux" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_mm_interconnect_1_cmd_demux_001 sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"sopc_top_mm_interconnect_1_cmd_demux_001\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_cmd_demux_001:cmd_demux_001\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" "cmd_demux_001" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" 1618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_mm_interconnect_1_cmd_mux sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"sopc_top_mm_interconnect_1_cmd_mux\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" "cmd_mux" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" 1641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_cmd_mux.sv" "arb" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sopc_top/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_mm_interconnect_1_cmd_mux_001 sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"sopc_top_mm_interconnect_1_cmd_mux_001\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_cmd_mux_001:cmd_mux_001\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" "cmd_mux_001" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" 1658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_mm_interconnect_1_rsp_demux sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"sopc_top_mm_interconnect_1_rsp_demux\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" "rsp_demux" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_mm_interconnect_1_rsp_demux_001 sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"sopc_top_mm_interconnect_1_rsp_demux_001\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_rsp_demux_001:rsp_demux_001\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" "rsp_demux_001" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" 1738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_mm_interconnect_1_rsp_mux sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"sopc_top_mm_interconnect_1_rsp_mux\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" "rsp_mux" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" 1813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_rsp_mux.sv" "arb" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sopc_top/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_mm_interconnect_1_rsp_mux_001 sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"sopc_top_mm_interconnect_1_rsp_mux_001\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_rsp_mux_001:rsp_mux_001\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" "rsp_mux_001" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" 1836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_rsp_mux_001.sv" "arb" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_mm_interconnect_1_avalon_st_adapter sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"sopc_top_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" "avalon_st_adapter" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1.v" 1865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_mm_interconnect_1_avalon_st_adapter_error_adapter_0 sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|sopc_top_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"sopc_top_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_1:mm_interconnect_1\|sopc_top_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|sopc_top_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_mm_interconnect_2 sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"sopc_top_mm_interconnect_2\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\"" {  } { { "sopc_top/synthesis/sopc_top.v" "mm_interconnect_2" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/sopc_top.v" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:mm_bridge_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:mm_bridge_0_m0_translator\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" "mm_bridge_0_m0_translator" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:a_16550_uart_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:a_16550_uart_0_avalon_slave_translator\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" "a_16550_uart_0_avalon_slave_translator" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" 871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" "sysid_qsys_0_control_slave_translator" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:i2c_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:i2c_0_csr_translator\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" "i2c_0_csr_translator" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" 999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:pio_out_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:pio_out_s1_translator\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" "pio_out_s1_translator" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" 1063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:pio_in_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:pio_in_s1_translator\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" "pio_in_s1_translator" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" 1127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" "timer_0_s1_translator" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" 1191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:onchip_memory2_1_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:onchip_memory2_1_s2_translator\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" "onchip_memory2_1_s2_translator" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" 1255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" "spi_0_spi_control_port_translator" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" 1319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:spi_1_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:spi_1_spi_control_port_translator\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" "spi_1_spi_control_port_translator" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" 1383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:mm_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:mm_bridge_0_m0_agent\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" "mm_bridge_0_m0_agent" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" 1464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" 1548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "sopc_top/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" 1589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" "i2c_0_csr_agent_rsp_fifo" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" 1964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_mm_interconnect_2_router sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|sopc_top_mm_interconnect_2_router:router " "Elaborating entity \"sopc_top_mm_interconnect_2_router\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|sopc_top_mm_interconnect_2_router:router\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" "router" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" 2730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_mm_interconnect_2_router_default_decode sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|sopc_top_mm_interconnect_2_router:router\|sopc_top_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"sopc_top_mm_interconnect_2_router_default_decode\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|sopc_top_mm_interconnect_2_router:router\|sopc_top_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_router.sv" "the_default_decode" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_router.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_mm_interconnect_2_router_001 sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|sopc_top_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"sopc_top_mm_interconnect_2_router_001\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|sopc_top_mm_interconnect_2_router_001:router_001\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" "router_001" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" 2746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_mm_interconnect_2_router_001_default_decode sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|sopc_top_mm_interconnect_2_router_001:router_001\|sopc_top_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"sopc_top_mm_interconnect_2_router_001_default_decode\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|sopc_top_mm_interconnect_2_router_001:router_001\|sopc_top_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" "mm_bridge_0_m0_limiter" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" 2940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_mm_interconnect_2_cmd_demux sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|sopc_top_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"sopc_top_mm_interconnect_2_cmd_demux\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|sopc_top_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" "cmd_demux" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_mm_interconnect_2_cmd_mux sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|sopc_top_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"sopc_top_mm_interconnect_2_cmd_mux\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|sopc_top_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" "cmd_mux" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" 3028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_mm_interconnect_2_rsp_demux sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|sopc_top_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"sopc_top_mm_interconnect_2_rsp_demux\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|sopc_top_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" "rsp_demux" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" 3198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_mm_interconnect_2_rsp_mux sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|sopc_top_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"sopc_top_mm_interconnect_2_rsp_mux\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|sopc_top_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" "rsp_mux" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2.v" 3422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|sopc_top_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|sopc_top_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_rsp_mux.sv" "arb" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_mm_interconnect_2_rsp_mux.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|sopc_top_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sopc_top:sopc_0\|sopc_top_mm_interconnect_2:mm_interconnect_2\|sopc_top_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sopc_top/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_top_irq_mapper sopc_top:sopc_0\|sopc_top_irq_mapper:irq_mapper " "Elaborating entity \"sopc_top_irq_mapper\" for hierarchy \"sopc_top:sopc_0\|sopc_top_irq_mapper:irq_mapper\"" {  } { { "sopc_top/synthesis/sopc_top.v" "irq_mapper" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/sopc_top.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sopc_top:sopc_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sopc_top:sopc_0\|altera_reset_controller:rst_controller\"" {  } { { "sopc_top/synthesis/sopc_top.v" "rst_controller" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/sopc_top.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sopc_top:sopc_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sopc_top:sopc_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "sopc_top/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sopc_top:sopc_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sopc_top:sopc_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "sopc_top/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656156996712 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_sopc_top_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_sopc_top_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "the_sopc_top_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 3013 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1656156997922 "|C10_BAIKAL|sopc_top:sopc_0|sopc_top_nios2_gen2_0:nios2_gen2_0|sopc_top_nios2_gen2_0_cpu:cpu|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci|sopc_top_nios2_gen2_0_cpu_nios2_oci_itrace:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1656156998348 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.06.25.15:36:41 Progress: Loading sld04010814/alt_sld_fab_wrapper_hw.tcl " "2022.06.25.15:36:41 Progress: Loading sld04010814/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656157001092 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656157002878 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656157002966 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656157004960 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656157005040 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656157005120 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656157005214 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656157005218 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656157005219 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1656157005894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld04010814/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld04010814/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld04010814/alt_sld_fab.v" "" { Text "D:/fpga/C10_BAIKAL/db/ip/sld04010814/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656157006097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656157006097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld04010814/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld04010814/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld04010814/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/fpga/C10_BAIKAL/db/ip/sld04010814/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656157006172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656157006172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld04010814/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld04010814/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld04010814/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/fpga/C10_BAIKAL/db/ip/sld04010814/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656157006180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656157006180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld04010814/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld04010814/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld04010814/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/fpga/C10_BAIKAL/db/ip/sld04010814/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656157006239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656157006239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld04010814/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld04010814/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld04010814/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/fpga/C10_BAIKAL/db/ip/sld04010814/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656157006309 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld04010814/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/fpga/C10_BAIKAL/db/ip/sld04010814/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656157006309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656157006309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld04010814/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld04010814/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld04010814/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/fpga/C10_BAIKAL/db/ip/sld04010814/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656157006370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656157006370 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656157011255 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656157011255 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656157011255 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1656157011255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656157011349 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656157011349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656157011349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656157011349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656157011349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656157011349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656157011349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656157011349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656157011349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656157011349 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656157011349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_cp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_cp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_cp01 " "Found entity 1: mult_cp01" {  } { { "db/mult_cp01.tdf" "" { Text "D:/fpga/C10_BAIKAL/db/mult_cp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656157011400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656157011400 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656157011439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_mult_cell:the_sopc_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656157011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656157011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656157011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656157011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656157011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656157011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656157011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656157011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656157011439 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656157011439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c011 " "Found entity 1: mult_c011" {  } { { "db/mult_c011.tdf" "" { Text "D:/fpga/C10_BAIKAL/db/mult_c011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656157011490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656157011490 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1656157011961 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PM_I2C_SCL " "bidirectional pin \"PM_I2C_SCL\" has no driver" {  } { { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656157012086 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BMC_SPI_MISO " "bidirectional pin \"BMC_SPI_MISO\" has no driver" {  } { { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656157012086 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PEX_FATAL " "bidirectional pin \"PEX_FATAL\" has no driver" {  } { { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656157012086 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "XAUI_LS_OK_IN " "bidirectional pin \"XAUI_LS_OK_IN\" has no driver" {  } { { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656157012086 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "XAUI_LS_OK_OUT " "bidirectional pin \"XAUI_LS_OK_OUT\" has no driver" {  } { { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656157012086 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "XAUI_LOSA " "bidirectional pin \"XAUI_LOSA\" has no driver" {  } { { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656157012086 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPU_TXD " "bidirectional pin \"CPU_TXD\" has no driver" {  } { { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 99 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656157012086 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPU_RXD " "bidirectional pin \"CPU_RXD\" has no driver" {  } { { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656157012086 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1656157012086 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "XAUI_PDTRXAN VCC pin " "The pin \"XAUI_PDTRXAN\" is fed by VCC" {  } { { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 66 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1656157012086 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1656157012086 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sopc_top/synthesis/submodules/sopc_top_spi_0.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_spi_0.v" 244 -1 0 } } { "sopc_top/synthesis/submodules/sopc_top_spi_0.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_spi_0.v" 132 -1 0 } } { "sopc_top/synthesis/submodules/altr_uart_sync.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_sync.sv" 30 -1 0 } } { "sopc_top/synthesis/submodules/altr_uart_databuffer.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_databuffer.sv" 28 -1 0 } } { "sopc_top/synthesis/submodules/sopc_top_spi_1.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_spi_1.v" 243 -1 0 } } { "sopc_top/synthesis/submodules/sopc_top_spi_1.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_spi_1.v" 132 -1 0 } } { "sopc_top/synthesis/submodules/sopc_top_spi_0.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_spi_0.v" 254 -1 0 } } { "sopc_top/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_mm_bridge.v" 98 -1 0 } } { "sopc_top/synthesis/submodules/sopc_top_jtag_uart_0.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_jtag_uart_0.v" 352 -1 0 } } { "sopc_top/synthesis/submodules/altr_uart_sync.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altr_uart_sync.sv" 26 -1 0 } } { "sopc_top/synthesis/submodules/sopc_top_spi_1.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_spi_1.v" 253 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "sopc_top/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_mm_bridge.v" 159 -1 0 } } { "sopc_top/synthesis/submodules/sopc_top_jtag_uart_0.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_jtag_uart_0.v" 398 -1 0 } } { "sopc_top/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 36 -1 0 } } { "sopc_top/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_txshifter.v" 35 -1 0 } } { "sopc_top/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 47 -1 0 } } { "sopc_top/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 56 -1 0 } } { "sopc_top/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 37 -1 0 } } { "sopc_top/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_txshifter.v" 36 -1 0 } } { "sopc_top/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 37 -1 0 } } { "sopc_top/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 46 -1 0 } } { "sopc_top/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 54 -1 0 } } { "sopc_top/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_csr.v" 245 -1 0 } } { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 7179 -1 0 } } { "sopc_top/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "sopc_top/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_spksupp.v" 85 -1 0 } } { "sopc_top/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 127 -1 0 } } { "sopc_top/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_fifo.v" 43 -1 0 } } { "sopc_top/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_fifo.v" 42 -1 0 } } { "sopc_top/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_txshifter.v" 107 -1 0 } } { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 2415 -1 0 } } { "sopc_top/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_spksupp.v" 38 -1 0 } } { "sopc_top/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_spksupp.v" 130 -1 0 } } { "sopc_top/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_condt_det.v" 49 -1 0 } } { "sopc_top/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 -1 0 } } { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 3703 -1 0 } } { "sopc_top/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "sopc_top/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_spksupp.v" 34 -1 0 } } { "sopc_top/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_csr.v" 237 -1 0 } } { "sopc_top/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_csr.v" 229 -1 0 } } { "sopc_top/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_spksupp.v" 39 -1 0 } } { "sopc_top/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_condt_det.v" 48 -1 0 } } { "sopc_top/synthesis/submodules/sopc_top_altpll_0.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_altpll_0.v" 281 -1 0 } } { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 5433 -1 0 } } { "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.v" 7188 -1 0 } } { "sopc_top/synthesis/submodules/sopc_top_timer_0.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_timer_0.v" 167 -1 0 } } { "sopc_top/synthesis/submodules/sopc_top_timer_0.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_timer_0.v" 176 -1 0 } } { "sopc_top/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_i2c_spksupp.v" 37 -1 0 } } { "sopc_top/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_mm_bridge.v" 227 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1656157012114 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1656157012114 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "XAUI_PDTRXAN~synth " "Node \"XAUI_PDTRXAN~synth\"" {  } { { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656157013892 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656157013892 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SFP_TXDIS GND " "Pin \"SFP_TXDIS\" is stuck at GND" {  } { { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656157013893 "|C10_BAIKAL|SFP_TXDIS"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_1_PWM GND " "Pin \"FAN_1_PWM\" is stuck at GND" {  } { { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656157013893 "|C10_BAIKAL|FAN_1_PWM"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_2_PWM GND " "Pin \"FAN_2_PWM\" is stuck at GND" {  } { { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656157013893 "|C10_BAIKAL|FAN_2_PWM"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1656157013893 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656157014133 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "202 " "202 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1656157016918 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/fpga/C10_BAIKAL/output_files/C10_BAIKAL.map.smsg " "Generated suppressed messages file D:/fpga/C10_BAIKAL/output_files/C10_BAIKAL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656157018365 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1656157022317 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656157022317 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|pll7 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|pll7\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "sopc_top/synthesis/submodules/sopc_top_altpll_0.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_altpll_0.v" 150 -1 0 } } { "sopc_top/synthesis/submodules/sopc_top_altpll_0.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_altpll_0.v" 303 0 0 } } { "sopc_top/synthesis/sopc_top.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/sopc_top.v" 225 0 0 } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 328 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1656157022494 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SFP_TX_FAULT " "No output dependent on input pin \"SFP_TX_FAULT\"" {  } { { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656157022749 "|C10_BAIKAL|SFP_TX_FAULT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SFP_RS_0 " "No output dependent on input pin \"SFP_RS_0\"" {  } { { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656157022749 "|C10_BAIKAL|SFP_RS_0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SFP_RS_1 " "No output dependent on input pin \"SFP_RS_1\"" {  } { { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656157022749 "|C10_BAIKAL|SFP_RS_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SFP_PWR_FLT " "No output dependent on input pin \"SFP_PWR_FLT\"" {  } { { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656157022749 "|C10_BAIKAL|SFP_PWR_FLT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PEX_PGOOD " "No output dependent on input pin \"PEX_PGOOD\"" {  } { { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656157022749 "|C10_BAIKAL|PEX_PGOOD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TAHO_IN_1_1V8 " "No output dependent on input pin \"TAHO_IN_1_1V8\"" {  } { { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656157022749 "|C10_BAIKAL|TAHO_IN_1_1V8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TAHO_IN_2_1V8 " "No output dependent on input pin \"TAHO_IN_2_1V8\"" {  } { { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656157022749 "|C10_BAIKAL|TAHO_IN_2_1V8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIP_SW_1 " "No output dependent on input pin \"DIP_SW_1\"" {  } { { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656157022749 "|C10_BAIKAL|DIP_SW_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIP_SW_3 " "No output dependent on input pin \"DIP_SW_3\"" {  } { { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656157022749 "|C10_BAIKAL|DIP_SW_3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIP_SW_4 " "No output dependent on input pin \"DIP_SW_4\"" {  } { { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656157022749 "|C10_BAIKAL|DIP_SW_4"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1656157022749 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6204 " "Implemented 6204 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1656157022749 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1656157022749 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "30 " "Implemented 30 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1656157022749 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5845 " "Implemented 5845 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1656157022749 ""} { "Info" "ICUT_CUT_TM_RAMS" "265 " "Implemented 265 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1656157022749 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1656157022749 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1656157022749 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1656157022749 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5043 " "Peak virtual memory: 5043 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656157022814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 25 14:37:02 2022 " "Processing ended: Sat Jun 25 14:37:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656157022814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656157022814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656157022814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656157022814 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1656157024081 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656157024086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 25 14:37:03 2022 " "Processing started: Sat Jun 25 14:37:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656157024086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1656157024086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off C10_BAIKAL -c C10_BAIKAL " "Command: quartus_fit --read_settings_files=off --write_settings_files=off C10_BAIKAL -c C10_BAIKAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1656157024086 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1656157024204 ""}
{ "Info" "0" "" "Project  = C10_BAIKAL" {  } {  } 0 0 "Project  = C10_BAIKAL" 0 0 "Fitter" 0 0 1656157024205 ""}
{ "Info" "0" "" "Revision = C10_BAIKAL" {  } {  } 0 0 "Revision = C10_BAIKAL" 0 0 "Fitter" 0 0 1656157024205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1656157024348 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1656157024348 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "C10_BAIKAL 10CL006YE144C8G " "Selected device 10CL006YE144C8G for design \"C10_BAIKAL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1656157024402 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1656157024445 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1656157024445 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|pll7 Cyclone 10 LP PLL " "Implemented PLL \"sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|pll7\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] port" {  } { { "sopc_top/synthesis/submodules/sopc_top_altpll_0.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_altpll_0.v" 150 -1 0 } } { "" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 5372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1656157024478 ""}  } { { "sopc_top/synthesis/submodules/sopc_top_altpll_0.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_altpll_0.v" 150 -1 0 } } { "" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 5372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1656157024478 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1656157024573 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YE144C8G " "Device 10CL010YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656157025027 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YE144C8G " "Device 10CL016YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656157025027 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YE144C8G " "Device 10CL025YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656157025027 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1656157025027 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1656157025036 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1656157025037 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1656157025037 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1656157025037 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1656157025039 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1656157025116 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157025933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157025933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157025933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157025933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157025933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157025933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157025933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157025933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157025933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157025933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157025933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157025933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157025933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157025933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157025933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157025933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157025933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157025933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157025933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157025933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157025933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157025933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157025933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157025933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157025933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157025933 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1656157025933 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157025933 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1656157025933 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157025933 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157025933 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1656157025933 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1656157025933 ""}
{ "Info" "ISTA_SDC_FOUND" "C10_BAIKAL.out.sdc " "Reading SDC File: 'C10_BAIKAL.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1656157025986 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 40.000 -waveform \{0.000 20.000\} -name clk clk " "create_clock -period 40.000 -waveform \{0.000 20.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656157025991 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sopc_0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\]\} \{sopc_0\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{sopc_0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\]\} \{sopc_0\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656157025991 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1656157025991 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1656157025991 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock C10_BAIKAL.out.sdc 47 Incorrect assignment for clock.  Source node: clk already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated. " "Ignored create_clock at C10_BAIKAL.out.sdc(47): Incorrect assignment for clock.  Source node: clk already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated." { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{sys_clk\} -period 40.000 \[get_ports \{clk\}\] " "create_clock -name \{sys_clk\} -period 40.000 \[get_ports \{clk\}\]" {  } { { "D:/fpga/C10_BAIKAL/C10_BAIKAL.out.sdc" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.out.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1656157025991 ""}  } { { "D:/fpga/C10_BAIKAL/C10_BAIKAL.out.sdc" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.out.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1656157025991 ""}
{ "Info" "ISTA_SDC_FOUND" "sopc_top/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'sopc_top/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1656157026021 ""}
{ "Info" "ISTA_SDC_FOUND" "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1656157026030 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PM_I2C_SCL " "Node: PM_I2C_SCL was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_to_GPIO:i2g_0\|GPIO_interrupt_reg\[1\] PM_I2C_SCL " "Register I2C_to_GPIO:i2g_0\|GPIO_interrupt_reg\[1\] is being clocked by PM_I2C_SCL" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1656157026044 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1656157026044 "|C10_BAIKAL|PM_I2C_SCL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PM_I2C_SDA " "Node: PM_I2C_SDA was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_to_GPIO:i2g_0\|start PM_I2C_SDA " "Register I2C_to_GPIO:i2g_0\|start is being clocked by PM_I2C_SDA" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1656157026044 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1656157026044 "|C10_BAIKAL|PM_I2C_SDA"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1656157026078 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1656157026078 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1656157026078 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] (Rise) sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] (Rise) setup and hold " "From sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] (Rise) to sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1656157026078 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] (Rise) setup and hold " "From clk (Rise) to sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1656157026078 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1656157026078 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1656157026078 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1656157026096 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1656157026096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1656157026096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1656157026096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000          clk " "  40.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1656157026096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] " "  10.000 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1656157026096 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1656157026096 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 22 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN 22 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656157026514 ""}  } { { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 16035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656157026514 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656157026514 ""}  } { { "sopc_top/synthesis/submodules/sopc_top_altpll_0.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/sopc_top_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 5372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656157026514 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656157026514 ""}  } { { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 15524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656157026514 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sopc_top:sopc_0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node sopc_top:sopc_0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656157026514 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_top:sopc_0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node sopc_top:sopc_0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "sopc_top/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 7214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656157026514 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_debug:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_debug:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sopc_top:sopc_0\|sopc_top_nios2_gen2_0:nios2_gen2_0\|sopc_top_nios2_gen2_0_cpu:cpu\|sopc_top_nios2_gen2_0_cpu_nios2_oci:the_sopc_top_nios2_gen2_0_cpu_nios2_oci\|sopc_top_nios2_gen2_0_cpu_nios2_oci_debug:the_sopc_top_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 2433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656157026514 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656157026514 ""}  } { { "sopc_top/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/fpga/C10_BAIKAL/sopc_top/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656157026514 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~0  " "Automatically promoted node comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656157026514 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_to_GPIO:i2g_0\|GPIO_interrupt_reg~0 " "Destination node I2C_to_GPIO:i2g_0\|GPIO_interrupt_reg~0" {  } { { "I2C_to_GPIO.v" "" { Text "D:/fpga/C10_BAIKAL/I2C_to_GPIO.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 7748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656157026514 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_to_GPIO:i2g_0\|sda_out~5 " "Destination node I2C_to_GPIO:i2g_0\|sda_out~5" {  } { { "I2C_to_GPIO.v" "" { Text "D:/fpga/C10_BAIKAL/I2C_to_GPIO.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 7751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656157026514 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_to_GPIO:i2g_0\|GPIO_input_reg\[7\]~2 " "Destination node I2C_to_GPIO:i2g_0\|GPIO_input_reg\[7\]~2" {  } { { "I2C_to_GPIO.v" "" { Text "D:/fpga/C10_BAIKAL/I2C_to_GPIO.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 8189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656157026514 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656157026514 ""}  } { { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 7747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656157026514 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_to_GPIO:i2g_0\|reset  " "Automatically promoted node I2C_to_GPIO:i2g_0\|reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656157026514 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_to_GPIO:i2g_0\|reset~0 " "Destination node I2C_to_GPIO:i2g_0\|reset~0" {  } { { "I2C_to_GPIO.v" "" { Text "D:/fpga/C10_BAIKAL/I2C_to_GPIO.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 9567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656157026514 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656157026514 ""}  } { { "I2C_to_GPIO.v" "" { Text "D:/fpga/C10_BAIKAL/I2C_to_GPIO.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 6040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656157026514 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|comb~0  " "Automatically promoted node sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656157026514 ""}  } { { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 7213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656157026514 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1656157027160 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1656157027167 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1656157027168 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1656157027176 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1656157027189 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1656157027201 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1656157027402 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1656157027409 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1656157027409 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1656157027409 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "48 " "Created 48 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1656157027409 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1656157027409 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPI_CS_0 " "Node \"SPI_CS_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_CS_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656157027583 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPI_MOSI " "Node \"SPI_MOSI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_MOSI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656157027583 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1656157027583 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656157027583 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1656157027591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1656157028266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656157028974 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1656157029018 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1656157033296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656157033296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1656157034119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Router estimated average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1656157036229 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1656157036229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1656157038223 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1656157038223 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1656157038223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656157038225 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.04 " "Total time spent on timing analysis during the Fitter is 2.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1656157038417 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1656157038453 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1656157038837 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1656157038840 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1656157039394 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656157040366 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1656157040670 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "40 Cyclone 10 LP " "40 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SFP_TX_FAULT 3.3-V LVCMOS 2 " "Pin SFP_TX_FAULT uses I/O standard 3.3-V LVCMOS at 2" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SFP_TX_FAULT } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SFP_TX_FAULT" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SFP_RS_0 3.3-V LVCMOS 7 " "Pin SFP_RS_0 uses I/O standard 3.3-V LVCMOS at 7" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SFP_RS_0 } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SFP_RS_0" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SFP_RS_1 3.3-V LVCMOS 10 " "Pin SFP_RS_1 uses I/O standard 3.3-V LVCMOS at 10" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SFP_RS_1 } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SFP_RS_1" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SFP_PWR_FLT 3.3-V LVCMOS 23 " "Pin SFP_PWR_FLT uses I/O standard 3.3-V LVCMOS at 23" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SFP_PWR_FLT } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SFP_PWR_FLT" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PEX_PGOOD 3.3-V LVCMOS 101 " "Pin PEX_PGOOD uses I/O standard 3.3-V LVCMOS at 101" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { PEX_PGOOD } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PEX_PGOOD" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TAHO_IN_1_1V8 3.3-V LVCMOS 133 " "Pin TAHO_IN_1_1V8 uses I/O standard 3.3-V LVCMOS at 133" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { TAHO_IN_1_1V8 } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TAHO_IN_1_1V8" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TAHO_IN_2_1V8 3.3-V LVCMOS 144 " "Pin TAHO_IN_2_1V8 uses I/O standard 3.3-V LVCMOS at 144" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { TAHO_IN_2_1V8 } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TAHO_IN_2_1V8" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BMC_SPI_CLK 3.3-V LVCMOS 77 " "Pin BMC_SPI_CLK uses I/O standard 3.3-V LVCMOS at 77" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { BMC_SPI_CLK } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BMC_SPI_CLK" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 102 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BMC_SPI_CS 3.3-V LVCMOS 76 " "Pin BMC_SPI_CS uses I/O standard 3.3-V LVCMOS at 76" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { BMC_SPI_CS } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BMC_SPI_CS" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIP_SW_1 3.3-V LVCMOS 91 " "Pin DIP_SW_1 uses I/O standard 3.3-V LVCMOS at 91" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DIP_SW_1 } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIP_SW_1" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIP_SW_3 3.3-V LVCMOS 74 " "Pin DIP_SW_3 uses I/O standard 3.3-V LVCMOS at 74" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DIP_SW_3 } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIP_SW_3" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 111 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIP_SW_4 3.3-V LVCMOS 85 " "Pin DIP_SW_4 uses I/O standard 3.3-V LVCMOS at 85" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DIP_SW_4 } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIP_SW_4" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 112 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PEX_FATAL 3.3-V LVCMOS 135 " "Pin PEX_FATAL uses I/O standard 3.3-V LVCMOS at 135" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { PEX_FATAL } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PEX_FATAL" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XAUI_LS_OK_IN 3.3-V LVCMOS 141 " "Pin XAUI_LS_OK_IN uses I/O standard 3.3-V LVCMOS at 141" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { XAUI_LS_OK_IN } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XAUI_LS_OK_IN" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XAUI_LS_OK_OUT 3.3-V LVCMOS 142 " "Pin XAUI_LS_OK_OUT uses I/O standard 3.3-V LVCMOS at 142" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { XAUI_LS_OK_OUT } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XAUI_LS_OK_OUT" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XAUI_LOSA 3.3-V LVCMOS 143 " "Pin XAUI_LOSA uses I/O standard 3.3-V LVCMOS at 143" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { XAUI_LOSA } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XAUI_LOSA" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_SCL 3.3-V LVCMOS 106 " "Pin CLK_SCL uses I/O standard 3.3-V LVCMOS at 106" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { CLK_SCL } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_SCL" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_SDA 3.3-V LVCMOS 105 " "Pin CLK_SDA uses I/O standard 3.3-V LVCMOS at 105" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { CLK_SDA } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_SDA" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BOOT_CFG_0 3.3-V LVCMOS 128 " "Pin BOOT_CFG_0 uses I/O standard 3.3-V LVCMOS at 128" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { BOOT_CFG_0 } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BOOT_CFG_0" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BOOT_CFG_1 3.3-V LVCMOS 129 " "Pin BOOT_CFG_1 uses I/O standard 3.3-V LVCMOS at 129" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { BOOT_CFG_1 } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BOOT_CFG_1" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPU_RESET 3.3-V LVCMOS 132 " "Pin CPU_RESET uses I/O standard 3.3-V LVCMOS at 132" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { CPU_RESET } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_RESET" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PEX_PERST 3.3-V LVCMOS 136 " "Pin PEX_PERST uses I/O standard 3.3-V LVCMOS at 136" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { PEX_PERST } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PEX_PERST" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PEX_NT_PERST 3.3-V LVCMOS 137 " "Pin PEX_NT_PERST uses I/O standard 3.3-V LVCMOS at 137" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { PEX_NT_PERST } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PEX_NT_PERST" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XAUI_PDTRXAN 3.3-V LVCMOS 138 " "Pin XAUI_PDTRXAN uses I/O standard 3.3-V LVCMOS at 138" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { XAUI_PDTRXAN } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XAUI_PDTRXAN" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BMC_SPI_MOSI 3.3-V LVCMOS 75 " "Pin BMC_SPI_MOSI uses I/O standard 3.3-V LVCMOS at 75" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { BMC_SPI_MOSI } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BMC_SPI_MOSI" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BMC_SPI_MISO 3.3-V LVCMOS 80 " "Pin BMC_SPI_MISO uses I/O standard 3.3-V LVCMOS at 80" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { BMC_SPI_MISO } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BMC_SPI_MISO" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SFP_MODEDEF 3.3-V LVCMOS 1 " "Pin SFP_MODEDEF uses I/O standard 3.3-V LVCMOS at 1" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SFP_MODEDEF } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SFP_MODEDEF" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PMIC_PGOOD 3.3-V LVCMOS 90 " "Pin PMIC_PGOOD uses I/O standard 3.3-V LVCMOS at 90" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { PMIC_PGOOD } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMIC_PGOOD" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIP_SW_2 3.3-V LVCMOS 73 " "Pin DIP_SW_2 uses I/O standard 3.3-V LVCMOS at 73" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DIP_SW_2 } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIP_SW_2" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 110 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVCMOS 22 " "Pin clk uses I/O standard 3.3-V LVCMOS at 22" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SFP_RX_LOS 3.3-V LVCMOS 3 " "Pin SFP_RX_LOS uses I/O standard 3.3-V LVCMOS at 3" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SFP_RX_LOS } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SFP_RX_LOS" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVCMOS 88 " "Pin UART_RXD uses I/O standard 3.3-V LVCMOS at 88" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SLOT_PRSNT_3 3.3-V LVCMOS 59 " "Pin SLOT_PRSNT_3 uses I/O standard 3.3-V LVCMOS at 59" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SLOT_PRSNT_3 } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SLOT_PRSNT_3" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SLOT_PRSNT_2 3.3-V LVCMOS 58 " "Pin SLOT_PRSNT_2 uses I/O standard 3.3-V LVCMOS at 58" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SLOT_PRSNT_2 } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SLOT_PRSNT_2" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SLOT_PRSNT_1 3.3-V LVCMOS 55 " "Pin SLOT_PRSNT_1 uses I/O standard 3.3-V LVCMOS at 55" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SLOT_PRSNT_1 } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SLOT_PRSNT_1" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SLOT_PRSNT_0 3.3-V LVCMOS 54 " "Pin SLOT_PRSNT_0 uses I/O standard 3.3-V LVCMOS at 54" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SLOT_PRSNT_0 } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SLOT_PRSNT_0" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ATX_PGOOD 3.3-V LVCMOS 84 " "Pin ATX_PGOOD uses I/O standard 3.3-V LVCMOS at 84" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ATX_PGOOD } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ATX_PGOOD" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PWR_BTN 3.3-V LVCMOS 25 " "Pin PWR_BTN uses I/O standard 3.3-V LVCMOS at 25" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { PWR_BTN } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PWR_BTN" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST_SW 3.3-V LVCMOS 24 " "Pin RST_SW uses I/O standard 3.3-V LVCMOS at 24" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { RST_SW } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RST_SW" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_MISO 3.3-V LVCMOS 33 " "Pin GPIO_MISO uses I/O standard 3.3-V LVCMOS at 33" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO_MISO } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_MISO" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 124 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656157040698 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1656157040698 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "18 " "Following 18 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PEX_FATAL a permanently disabled " "Pin PEX_FATAL has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { PEX_FATAL } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PEX_FATAL" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656157040700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "XAUI_LS_OK_IN a permanently disabled " "Pin XAUI_LS_OK_IN has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { XAUI_LS_OK_IN } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XAUI_LS_OK_IN" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656157040700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "XAUI_LS_OK_OUT a permanently disabled " "Pin XAUI_LS_OK_OUT has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { XAUI_LS_OK_OUT } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XAUI_LS_OK_OUT" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656157040700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "XAUI_LOSA a permanently disabled " "Pin XAUI_LOSA has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { XAUI_LOSA } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XAUI_LOSA" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656157040700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_TXD a permanently disabled " "Pin CPU_TXD has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { CPU_TXD } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_TXD" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 99 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656157040700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_RXD a permanently disabled " "Pin CPU_RXD has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { CPU_RXD } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_RXD" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656157040700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "XAUI_PDTRXAN a permanently enabled " "Pin XAUI_PDTRXAN has a permanently enabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { XAUI_PDTRXAN } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XAUI_PDTRXAN" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656157040700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HP_PWRFLT_A a permanently disabled " "Pin HP_PWRFLT_A has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { HP_PWRFLT_A } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HP_PWRFLT_A" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656157040700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PEX_HPC_INT a permanently disabled " "Pin PEX_HPC_INT has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { PEX_HPC_INT } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PEX_HPC_INT" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656157040700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HP_BUTTON_A a permanently disabled " "Pin HP_BUTTON_A has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { HP_BUTTON_A } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HP_BUTTON_A" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656157040700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HP_PWREN_A a permanently disabled " "Pin HP_PWREN_A has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { HP_PWREN_A } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HP_PWREN_A" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656157040700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HP_PWR_GOOD a permanently disabled " "Pin HP_PWR_GOOD has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { HP_PWR_GOOD } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HP_PWR_GOOD" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656157040700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HP_PWR_LED a permanently disabled " "Pin HP_PWR_LED has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { HP_PWR_LED } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HP_PWR_LED" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656157040700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HP_CLKEN a permanently disabled " "Pin HP_CLKEN has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { HP_CLKEN } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HP_CLKEN" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656157040700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HP_PERSTA a permanently disabled " "Pin HP_PERSTA has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { HP_PERSTA } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HP_PERSTA" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656157040700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HP_ATNLED a permanently disabled " "Pin HP_ATNLED has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { HP_ATNLED } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HP_ATNLED" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656157040700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PM_I2C_SCL a permanently disabled " "Pin PM_I2C_SCL has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { PM_I2C_SCL } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PM_I2C_SCL" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656157040700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BMC_SPI_MISO a permanently disabled " "Pin BMC_SPI_MISO has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { BMC_SPI_MISO } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BMC_SPI_MISO" } } } } { "C10_BAIKAL.v" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "D:/fpga/C10_BAIKAL/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656157040700 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1656157040700 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/fpga/C10_BAIKAL/output_files/C10_BAIKAL.fit.smsg " "Generated suppressed messages file D:/fpga/C10_BAIKAL/output_files/C10_BAIKAL.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1656157040977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5852 " "Peak virtual memory: 5852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656157042204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 25 14:37:22 2022 " "Processing ended: Sat Jun 25 14:37:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656157042204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656157042204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656157042204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1656157042204 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1656157043155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656157043159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 25 14:37:23 2022 " "Processing started: Sat Jun 25 14:37:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656157043159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1656157043159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off C10_BAIKAL -c C10_BAIKAL " "Command: quartus_asm --read_settings_files=off --write_settings_files=off C10_BAIKAL -c C10_BAIKAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1656157043159 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1656157043589 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1656157044879 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1656157044893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656157045099 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 25 14:37:25 2022 " "Processing ended: Sat Jun 25 14:37:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656157045099 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656157045099 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656157045099 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1656157045099 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1656157045732 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1656157046288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656157046292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 25 14:37:25 2022 " "Processing started: Sat Jun 25 14:37:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656157046292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1656157046292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta C10_BAIKAL -c C10_BAIKAL " "Command: quartus_sta C10_BAIKAL -c C10_BAIKAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1656157046292 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1656157046414 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1656157047265 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1656157047265 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656157047300 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656157047300 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157047649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157047649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157047649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157047649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157047649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157047649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157047649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157047649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157047649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157047649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157047649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157047649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157047649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157047649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157047649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157047649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157047649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157047649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157047649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157047649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157047649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157047649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157047649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157047649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157047649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157047649 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1656157047649 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157047649 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1656157047649 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157047649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656157047649 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1656157047649 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1656157047649 ""}
{ "Info" "ISTA_SDC_FOUND" "C10_BAIKAL.out.sdc " "Reading SDC File: 'C10_BAIKAL.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1656157047688 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 40.000 -waveform \{0.000 20.000\} -name clk clk " "create_clock -period 40.000 -waveform \{0.000 20.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656157047689 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sopc_0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\]\} \{sopc_0\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{sopc_0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\]\} \{sopc_0\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656157047689 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656157047689 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1656157047689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock C10_BAIKAL.out.sdc 47 Incorrect assignment for clock.  Source node: clk already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated. " "Ignored create_clock at C10_BAIKAL.out.sdc(47): Incorrect assignment for clock.  Source node: clk already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated." { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{sys_clk\} -period 40.000 \[get_ports \{clk\}\] " "create_clock -name \{sys_clk\} -period 40.000 \[get_ports \{clk\}\]" {  } { { "D:/fpga/C10_BAIKAL/C10_BAIKAL.out.sdc" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.out.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1656157047690 ""}  } { { "D:/fpga/C10_BAIKAL/C10_BAIKAL.out.sdc" "" { Text "D:/fpga/C10_BAIKAL/C10_BAIKAL.out.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1656157047690 ""}
{ "Info" "ISTA_SDC_FOUND" "sopc_top/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'sopc_top/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1656157047706 ""}
{ "Info" "ISTA_SDC_FOUND" "sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'sopc_top/synthesis/submodules/sopc_top_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1656157047716 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PM_I2C_SCL " "Node: PM_I2C_SCL was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_to_GPIO:i2g_0\|GPIO_interrupt_reg\[1\] PM_I2C_SCL " "Register I2C_to_GPIO:i2g_0\|GPIO_interrupt_reg\[1\] is being clocked by PM_I2C_SCL" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1656157047729 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1656157047729 "|C10_BAIKAL|PM_I2C_SCL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PM_I2C_SDA " "Node: PM_I2C_SDA was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_to_GPIO:i2g_0\|stop PM_I2C_SDA " "Register I2C_to_GPIO:i2g_0\|stop is being clocked by PM_I2C_SDA" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1656157047729 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1656157047729 "|C10_BAIKAL|PM_I2C_SDA"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1656157047761 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1656157047761 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1656157047761 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] (Rise) sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] (Rise) setup and hold " "From sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] (Rise) to sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1656157047761 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] (Rise) setup and hold " "From clk (Rise) to sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1656157047761 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1656157047761 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1656157047761 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1656157047781 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1656157047793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.907 " "Worst-case setup slack is 0.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157047818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157047818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.907               0.000 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\]  " "    0.907               0.000 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157047818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.295               0.000 clk  " "   37.295               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157047818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.138               0.000 altera_reserved_tck  " "   45.138               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157047818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656157047818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.379 " "Worst-case hold slack is 0.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157047822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157047822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\]  " "    0.379               0.000 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157047822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157047822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clk  " "    0.453               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157047822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656157047822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.519 " "Worst-case recovery slack is 6.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157047825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157047825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.519               0.000 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\]  " "    6.519               0.000 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157047825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.926               0.000 altera_reserved_tck  " "   47.926               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157047825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656157047825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.674 " "Worst-case removal slack is 1.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157047829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157047829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.674               0.000 altera_reserved_tck  " "    1.674               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157047829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.233               0.000 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\]  " "    2.233               0.000 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157047829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656157047829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.506 " "Worst-case minimum pulse width slack is 4.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157047837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157047837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.506               0.000 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\]  " "    4.506               0.000 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157047837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.696               0.000 clk  " "   19.696               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157047837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.415               0.000 altera_reserved_tck  " "   49.415               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157047837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656157047837 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656157047894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656157047894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656157047894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.727 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.727" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656157047894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.803 ns " "Worst Case Available Settling Time: 15.803 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656157047894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656157047894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656157047894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656157047894 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656157047894 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1656157047899 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1656157047923 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1656157048524 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PM_I2C_SCL " "Node: PM_I2C_SCL was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_to_GPIO:i2g_0\|GPIO_interrupt_reg\[1\] PM_I2C_SCL " "Register I2C_to_GPIO:i2g_0\|GPIO_interrupt_reg\[1\] is being clocked by PM_I2C_SCL" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1656157048773 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1656157048773 "|C10_BAIKAL|PM_I2C_SCL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PM_I2C_SDA " "Node: PM_I2C_SDA was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_to_GPIO:i2g_0\|stop PM_I2C_SDA " "Register I2C_to_GPIO:i2g_0\|stop is being clocked by PM_I2C_SDA" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1656157048773 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1656157048773 "|C10_BAIKAL|PM_I2C_SDA"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1656157048791 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1656157048791 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1656157048791 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] (Rise) sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] (Rise) setup and hold " "From sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] (Rise) to sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1656157048791 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] (Rise) setup and hold " "From clk (Rise) to sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1656157048791 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1656157048791 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1656157048791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.442 " "Worst-case setup slack is 1.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157048828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157048828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.442               0.000 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\]  " "    1.442               0.000 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157048828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.559               0.000 clk  " "   37.559               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157048828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.495               0.000 altera_reserved_tck  " "   45.495               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157048828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656157048828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.363 " "Worst-case hold slack is 0.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157048834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157048834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\]  " "    0.363               0.000 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157048834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157048834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk  " "    0.401               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157048834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656157048834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.817 " "Worst-case recovery slack is 6.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157048838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157048838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.817               0.000 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\]  " "    6.817               0.000 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157048838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.209               0.000 altera_reserved_tck  " "   48.209               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157048838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656157048838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.494 " "Worst-case removal slack is 1.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157048843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157048843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.494               0.000 altera_reserved_tck  " "    1.494               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157048843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\]  " "    2.000               0.000 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157048843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656157048843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.537 " "Worst-case minimum pulse width slack is 4.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157048853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157048853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.537               0.000 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\]  " "    4.537               0.000 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157048853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.711               0.000 clk  " "   19.711               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157048853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.293               0.000 altera_reserved_tck  " "   49.293               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157048853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656157048853 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656157048923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656157048923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656157048923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.727 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.727" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656157048923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.096 ns " "Worst Case Available Settling Time: 16.096 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656157048923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656157048923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656157048923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656157048923 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656157048923 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1656157048929 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PM_I2C_SCL " "Node: PM_I2C_SCL was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_to_GPIO:i2g_0\|GPIO_interrupt_reg\[1\] PM_I2C_SCL " "Register I2C_to_GPIO:i2g_0\|GPIO_interrupt_reg\[1\] is being clocked by PM_I2C_SCL" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1656157049107 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1656157049107 "|C10_BAIKAL|PM_I2C_SCL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PM_I2C_SDA " "Node: PM_I2C_SDA was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_to_GPIO:i2g_0\|stop PM_I2C_SDA " "Register I2C_to_GPIO:i2g_0\|stop is being clocked by PM_I2C_SDA" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1656157049107 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1656157049107 "|C10_BAIKAL|PM_I2C_SDA"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1656157049127 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1656157049127 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1656157049127 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] (Rise) sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] (Rise) setup and hold " "From sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] (Rise) to sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1656157049127 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] (Rise) setup and hold " "From clk (Rise) to sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1656157049127 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1656157049127 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1656157049127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.925 " "Worst-case setup slack is 5.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157049149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157049149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.925               0.000 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\]  " "    5.925               0.000 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157049149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.842               0.000 clk  " "   38.842               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157049149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.085               0.000 altera_reserved_tck  " "   48.085               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157049149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656157049149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.124 " "Worst-case hold slack is 0.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157049156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157049156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\]  " "    0.124               0.000 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157049156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157049156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157049156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656157049156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.423 " "Worst-case recovery slack is 8.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157049162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157049162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.423               0.000 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\]  " "    8.423               0.000 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157049162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.408               0.000 altera_reserved_tck  " "   49.408               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157049162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656157049162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.693 " "Worst-case removal slack is 0.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157049168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157049168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.693               0.000 altera_reserved_tck  " "    0.693               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157049168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.012               0.000 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\]  " "    1.012               0.000 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157049168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656157049168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.705 " "Worst-case minimum pulse width slack is 4.705" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157049180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157049180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.705               0.000 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\]  " "    4.705               0.000 sopc_top:sopc_0\|sopc_top_altpll_0:altpll_0\|sopc_top_altpll_0_altpll_mdh2:sd1\|wire_pll7_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157049180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.241               0.000 clk  " "   19.241               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157049180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.270               0.000 altera_reserved_tck  " "   49.270               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656157049180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656157049180 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656157049266 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656157049266 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656157049266 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.727 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.727" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656157049266 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.188 ns " "Worst Case Available Settling Time: 18.188 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656157049266 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656157049266 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656157049266 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656157049266 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656157049266 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1656157049569 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1656157049570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 30 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656157049681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 25 14:37:29 2022 " "Processing ended: Sat Jun 25 14:37:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656157049681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656157049681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656157049681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1656157049681 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 96 s " "Quartus Prime Full Compilation was successful. 0 errors, 96 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1656157050387 ""}
