--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/ttsiod/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 5
TheBigLeonski.ncd TheBigLeonski.pcf

Design file:              TheBigLeonski.ncd
Physical constraint file: TheBigLeonski.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report, limited to 5 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - USB_RegCLK does not clock data to S_WE_N
WARNING:Timing:3225 - Timing constraint COMP "S_WE_N" OFFSET = OUT 16 ns AFTER 
   COMP "USB_RegCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(0)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(0)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(1)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(1)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(10)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(10)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(11)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(11)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(12)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(12)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(13)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(13)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(14)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(14)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(15)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(15)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(2)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(2)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(3)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(3)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(4)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(4)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(5)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(5)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(6)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(6)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(7)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(7)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(8)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(8)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(9)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(9)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3224 - The clock USB_RegCLK associated with TIMEGRP "S_A_GRP" 
   OFFSET = OUT 16 ns AFTER COMP "USB_RegCLK"; does not clock any registered 
   output components.
WARNING:Timing:3225 - Timing constraint TIMEGRP "S_A_GRP" OFFSET = OUT 16 ns 
   AFTER COMP "USB_RegCLK"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_StreamCLK = PERIOD TIMEGRP "USB_StreamCLK" 20.8 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_StreamCLK = PERIOD TIMEGRP "USB_StreamCLK" 20.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.100ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.800ns
  Low pulse: 10.400ns
  Low pulse limit: 4.350ns (Tdcmpw_CLKIN_25_50)
  Physical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: USB_StreamCLK_IBUFG
--------------------------------------------------------------------------------
Slack: 12.100ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.800ns
  High pulse: 10.400ns
  High pulse limit: 4.350ns (Tdcmpw_CLKIN_25_50)
  Physical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: USB_StreamCLK_IBUFG
--------------------------------------------------------------------------------
Slack: 14.813ns (period - min period limit)
  Period: 20.800ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpc)
  Physical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: USB_StreamCLK_IBUFG
--------------------------------------------------------------------------------
Slack: 14.813ns (period - min period limit)
  Period: 20.800ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpco)
  Physical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLK0
  Logical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLK0
  Location pin: DCM_X0Y0.CLK0
  Clock network: Interfaces/INST_ZestSC1_Host/StreamCLKFB
--------------------------------------------------------------------------------
Slack: 34.757ns (max period limit - period)
  Period: 20.800ns
  Max period limit: 55.557ns (18.000MHz) (Tdcmpc)
  Physical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: USB_StreamCLK_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RegCLK = PERIOD TIMEGRP "USB_RegCLK" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.987ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RegCLK = PERIOD TIMEGRP "USB_RegCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.013ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpc)
  Physical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: USB_RegCLK_IBUFG
--------------------------------------------------------------------------------
Slack: 14.013ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpco)
  Physical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLK0
  Logical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: Interfaces/INST_ZestSC1_Host/RegCLKFB
--------------------------------------------------------------------------------
Slack: 14.780ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.610ns (Tdcmpw_CLKIN_50_100)
  Physical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: USB_RegCLK_IBUFG
--------------------------------------------------------------------------------
Slack: 14.780ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.610ns (Tdcmpw_CLKIN_50_100)
  Physical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: USB_RegCLK_IBUFG
--------------------------------------------------------------------------------
Slack: 35.557ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 55.557ns (18.000MHz) (Tdcmpc)
  Physical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: USB_RegCLK_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Interfaces_INST_ZestSC1_Host_StreamCLKFB = PERIOD TIMEGRP 
        "Interfaces_INST_ZestSC1_Host_StreamCLKFB" TS_StreamCLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 642 paths analyzed, 148 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.536ns.
--------------------------------------------------------------------------------
Slack:                  14.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_2 (FF)
  Destination:          Interfaces/INST_ZestSC1_Host/StreamRead (FF)
  Requirement:          20.800ns
  Data Path Delay:      6.530ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.256 - 0.262)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_2 to Interfaces/INST_ZestSC1_Host/StreamRead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y1.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(3)
                                                       Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_2
    SLICE_X46Y2.G2       net (fanout=6)        0.569   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(2)
    SLICE_X46Y2.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(1)
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011_SW0
    SLICE_X45Y2.G2       net (fanout=1)        0.429   N562
    SLICE_X45Y2.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011
    SLICE_X45Y2.F3       net (fanout=5)        0.051   N5
    SLICE_X45Y2.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/GrantPeriod_not00011
    SLICE_X41Y3.G3       net (fanout=7)        0.935   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
    SLICE_X41Y3.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/Granted_not0001165
    SLICE_X41Y3.F4       net (fanout=2)        0.026   N4
    SLICE_X41Y3.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
    SLICE_X43Y3.CE       net (fanout=2)        0.925   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
    SLICE_X43Y3.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/StreamRead
                                                       Interfaces/INST_ZestSC1_Host/StreamRead
    -------------------------------------------------  ---------------------------
    Total                                      6.530ns (3.595ns logic, 2.935ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack:                  14.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_3 (FF)
  Destination:          Interfaces/INST_ZestSC1_Host/StreamRead (FF)
  Requirement:          20.800ns
  Data Path Delay:      6.502ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.256 - 0.262)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_3 to Interfaces/INST_ZestSC1_Host/StreamRead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(3)
                                                       Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_3
    SLICE_X46Y2.G1       net (fanout=5)        0.541   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(3)
    SLICE_X46Y2.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(1)
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011_SW0
    SLICE_X45Y2.G2       net (fanout=1)        0.429   N562
    SLICE_X45Y2.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011
    SLICE_X45Y2.F3       net (fanout=5)        0.051   N5
    SLICE_X45Y2.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/GrantPeriod_not00011
    SLICE_X41Y3.G3       net (fanout=7)        0.935   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
    SLICE_X41Y3.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/Granted_not0001165
    SLICE_X41Y3.F4       net (fanout=2)        0.026   N4
    SLICE_X41Y3.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
    SLICE_X43Y3.CE       net (fanout=2)        0.925   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
    SLICE_X43Y3.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/StreamRead
                                                       Interfaces/INST_ZestSC1_Host/StreamRead
    -------------------------------------------------  ---------------------------
    Total                                      6.502ns (3.595ns logic, 2.907ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack:                  14.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_1 (FF)
  Destination:          Interfaces/INST_ZestSC1_Host/StreamRead (FF)
  Requirement:          20.800ns
  Data Path Delay:      6.431ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_1 to Interfaces/INST_ZestSC1_Host/StreamRead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y2.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(1)
                                                       Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_1
    SLICE_X46Y2.G4       net (fanout=7)        0.470   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(1)
    SLICE_X46Y2.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(1)
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011_SW0
    SLICE_X45Y2.G2       net (fanout=1)        0.429   N562
    SLICE_X45Y2.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011
    SLICE_X45Y2.F3       net (fanout=5)        0.051   N5
    SLICE_X45Y2.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/GrantPeriod_not00011
    SLICE_X41Y3.G3       net (fanout=7)        0.935   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
    SLICE_X41Y3.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/Granted_not0001165
    SLICE_X41Y3.F4       net (fanout=2)        0.026   N4
    SLICE_X41Y3.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
    SLICE_X43Y3.CE       net (fanout=2)        0.925   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
    SLICE_X43Y3.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/StreamRead
                                                       Interfaces/INST_ZestSC1_Host/StreamRead
    -------------------------------------------------  ---------------------------
    Total                                      6.431ns (3.595ns logic, 2.836ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack:                  14.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_2 (FF)
  Destination:          Interfaces/INST_ZestSC1_Host/Granted (FF)
  Requirement:          20.800ns
  Data Path Delay:      6.304ns (Levels of Logic = 5)
  Clock Path Skew:      -0.062ns (0.200 - 0.262)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_2 to Interfaces/INST_ZestSC1_Host/Granted
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y1.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(3)
                                                       Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_2
    SLICE_X46Y2.G2       net (fanout=6)        0.569   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(2)
    SLICE_X46Y2.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(1)
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011_SW0
    SLICE_X45Y2.G2       net (fanout=1)        0.429   N562
    SLICE_X45Y2.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011
    SLICE_X45Y2.F3       net (fanout=5)        0.051   N5
    SLICE_X45Y2.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/GrantPeriod_not00011
    SLICE_X41Y3.G3       net (fanout=7)        0.935   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
    SLICE_X41Y3.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/Granted_not0001165
    SLICE_X41Y2.F4       net (fanout=2)        0.026   N4
    SLICE_X41Y2.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/Granted_not0001
                                                       Interfaces/INST_ZestSC1_Host/Granted_not0001
    SLICE_X41Y6.CE       net (fanout=1)        0.699   Interfaces/INST_ZestSC1_Host/Granted_not0001
    SLICE_X41Y6.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/Granted
                                                       Interfaces/INST_ZestSC1_Host/Granted
    -------------------------------------------------  ---------------------------
    Total                                      6.304ns (3.595ns logic, 2.709ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack:                  14.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_3 (FF)
  Destination:          Interfaces/INST_ZestSC1_Host/Granted (FF)
  Requirement:          20.800ns
  Data Path Delay:      6.276ns (Levels of Logic = 5)
  Clock Path Skew:      -0.062ns (0.200 - 0.262)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_3 to Interfaces/INST_ZestSC1_Host/Granted
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(3)
                                                       Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_3
    SLICE_X46Y2.G1       net (fanout=5)        0.541   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(3)
    SLICE_X46Y2.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(1)
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011_SW0
    SLICE_X45Y2.G2       net (fanout=1)        0.429   N562
    SLICE_X45Y2.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011
    SLICE_X45Y2.F3       net (fanout=5)        0.051   N5
    SLICE_X45Y2.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/GrantPeriod_not00011
    SLICE_X41Y3.G3       net (fanout=7)        0.935   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
    SLICE_X41Y3.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/Granted_not0001165
    SLICE_X41Y2.F4       net (fanout=2)        0.026   N4
    SLICE_X41Y2.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/Granted_not0001
                                                       Interfaces/INST_ZestSC1_Host/Granted_not0001
    SLICE_X41Y6.CE       net (fanout=1)        0.699   Interfaces/INST_ZestSC1_Host/Granted_not0001
    SLICE_X41Y6.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/Granted
                                                       Interfaces/INST_ZestSC1_Host/Granted
    -------------------------------------------------  ---------------------------
    Total                                      6.276ns (3.595ns logic, 2.681ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Interfaces_INST_ZestSC1_Host_StreamCLKFB = PERIOD TIMEGRP
        "Interfaces_INST_ZestSC1_Host_StreamCLKFB" TS_StreamCLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.434ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.800ns
  Low pulse: 10.400ns
  Low pulse limit: 0.683ns (Tcl)
  Physical resource: Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(1)/CLK
  Logical resource: Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_1/CK
  Location pin: SLICE_X46Y2.CLK
  Clock network: Interfaces/INST_ZestSC1_Host/StreamCLK
--------------------------------------------------------------------------------
Slack: 19.434ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.800ns
  High pulse: 10.400ns
  High pulse limit: 0.683ns (Tch)
  Physical resource: Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(1)/CLK
  Logical resource: Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_1/CK
  Location pin: SLICE_X46Y2.CLK
  Clock network: Interfaces/INST_ZestSC1_Host/StreamCLK
--------------------------------------------------------------------------------
Slack: 19.434ns (period - min period limit)
  Period: 20.800ns
  Min period limit: 1.366ns (732.064MHz) (Tcp)
  Physical resource: Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(1)/CLK
  Logical resource: Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_1/CK
  Location pin: SLICE_X46Y2.CLK
  Clock network: Interfaces/INST_ZestSC1_Host/StreamCLK
--------------------------------------------------------------------------------
Slack: 19.434ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.800ns
  Low pulse: 10.400ns
  Low pulse limit: 0.683ns (Tcl)
  Physical resource: Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(1)/CLK
  Logical resource: Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_0/CK
  Location pin: SLICE_X46Y2.CLK
  Clock network: Interfaces/INST_ZestSC1_Host/StreamCLK
--------------------------------------------------------------------------------
Slack: 19.434ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.800ns
  High pulse: 10.400ns
  High pulse limit: 0.683ns (Tch)
  Physical resource: Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(1)/CLK
  Logical resource: Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_0/CK
  Location pin: SLICE_X46Y2.CLK
  Clock network: Interfaces/INST_ZestSC1_Host/StreamCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Interfaces_INST_ZestSC1_Host_RegCLKFB = PERIOD TIMEGRP    
     "Interfaces_INST_ZestSC1_Host_RegCLKFB" TS_RegCLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1637 paths analyzed, 125 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.993ns.
--------------------------------------------------------------------------------
Slack:                  11.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/RegLastWR (FF)
  Destination:          myRST (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.979ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.636 - 0.650)
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/RegLastWR to myRST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y40.YQ      Tcko                  0.626   Interfaces/INST_ZestSC1_Host/RegLastWR
                                                       Interfaces/INST_ZestSC1_Host/RegLastWR
    SLICE_X23Y40.G1      net (fanout=1)        1.229   Interfaces/INST_ZestSC1_Host/RegLastWR
    SLICE_X23Y40.X       Tif5x                 0.793   myRST_not0001
                                                       myRST_not00011
                                                       myRST_not0001_f5
    C15.OCE              net (fanout=2)        5.807   myRST_not0001
    C15.OTCLK1           Tiooceck              0.524   IO(43)
                                                       myRST
    -------------------------------------------------  ---------------------------
    Total                                      8.979ns (1.943ns logic, 7.036ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  11.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/RegLastCS (FF)
  Destination:          myRST (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.076ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/RegLastCS to myRST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y40.YQ      Tcko                  0.626   Interfaces/INST_ZestSC1_Host/RegLastCS
                                                       Interfaces/INST_ZestSC1_Host/RegLastCS
    SLICE_X23Y40.G4      net (fanout=1)        0.326   Interfaces/INST_ZestSC1_Host/RegLastCS
    SLICE_X23Y40.X       Tif5x                 0.793   myRST_not0001
                                                       myRST_not00011
                                                       myRST_not0001_f5
    C15.OCE              net (fanout=2)        5.807   myRST_not0001
    C15.OTCLK1           Tiooceck              0.524   IO(43)
                                                       myRST
    -------------------------------------------------  ---------------------------
    Total                                      8.076ns (1.943ns logic, 6.133ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  11.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_15 (FF)
  Destination:          heartbeat (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.013ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_15 to heartbeat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y7.YQ       Tcko                  0.626   counter(14)
                                                       counter_15
    SLICE_X45Y7.G2       net (fanout=2)        1.231   counter(15)
    SLICE_X45Y7.COUT     Topcyg                0.904   counter_and0000_wg_cy(3)
                                                       counter_and0000_wg_lut(3)
                                                       counter_and0000_wg_cy(3)
    SLICE_X45Y8.CIN      net (fanout=1)        0.000   counter_and0000_wg_cy(3)
    SLICE_X45Y8.COUT     Tbyp                  0.111   counter_and0000_wg_cy(5)
                                                       counter_and0000_wg_cy(4)
                                                       counter_and0000_wg_cy(5)
    SLICE_X45Y9.CIN      net (fanout=1)        0.000   counter_and0000_wg_cy(5)
    SLICE_X45Y9.COUT     Tbyp                  0.111   counter_and0000_wg_cy(7)
                                                       counter_and0000_wg_cy(6)
                                                       counter_and0000_wg_cy(7)
    SLICE_X45Y10.CIN     net (fanout=1)        0.000   counter_and0000_wg_cy(7)
    SLICE_X45Y10.XB      Tcinxb                0.279   counter_and0000
                                                       counter_and0000_wg_cy(8)
    G16.OCE              net (fanout=18)       4.227   counter_and0000
    G16.OTCLK1           Tiooceck              0.524   IO(46)
                                                       heartbeat
    -------------------------------------------------  ---------------------------
    Total                                      8.013ns (2.555ns logic, 5.458ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  12.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_4 (FF)
  Destination:          heartbeat (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.924ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_4 to heartbeat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y2.XQ       Tcko                  0.626   counter(4)
                                                       counter_4
    SLICE_X45Y8.F4       net (fanout=2)        1.263   counter(4)
    SLICE_X45Y8.COUT     Topcyf                0.894   counter_and0000_wg_cy(5)
                                                       counter_and0000_wg_lut(4)
                                                       counter_and0000_wg_cy(4)
                                                       counter_and0000_wg_cy(5)
    SLICE_X45Y9.CIN      net (fanout=1)        0.000   counter_and0000_wg_cy(5)
    SLICE_X45Y9.COUT     Tbyp                  0.111   counter_and0000_wg_cy(7)
                                                       counter_and0000_wg_cy(6)
                                                       counter_and0000_wg_cy(7)
    SLICE_X45Y10.CIN     net (fanout=1)        0.000   counter_and0000_wg_cy(7)
    SLICE_X45Y10.XB      Tcinxb                0.279   counter_and0000
                                                       counter_and0000_wg_cy(8)
    G16.OCE              net (fanout=18)       4.227   counter_and0000
    G16.OTCLK1           Tiooceck              0.524   IO(46)
                                                       heartbeat
    -------------------------------------------------  ---------------------------
    Total                                      7.924ns (2.434ns logic, 5.490ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  12.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_3 (FF)
  Destination:          heartbeat (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.878ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_3 to heartbeat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y1.YQ       Tcko                  0.626   counter(2)
                                                       counter_3
    SLICE_X45Y8.G1       net (fanout=2)        1.207   counter(3)
    SLICE_X45Y8.COUT     Topcyg                0.904   counter_and0000_wg_cy(5)
                                                       counter_and0000_wg_lut(5)
                                                       counter_and0000_wg_cy(5)
    SLICE_X45Y9.CIN      net (fanout=1)        0.000   counter_and0000_wg_cy(5)
    SLICE_X45Y9.COUT     Tbyp                  0.111   counter_and0000_wg_cy(7)
                                                       counter_and0000_wg_cy(6)
                                                       counter_and0000_wg_cy(7)
    SLICE_X45Y10.CIN     net (fanout=1)        0.000   counter_and0000_wg_cy(7)
    SLICE_X45Y10.XB      Tcinxb                0.279   counter_and0000
                                                       counter_and0000_wg_cy(8)
    G16.OCE              net (fanout=18)       4.227   counter_and0000
    G16.OTCLK1           Tiooceck              0.524   IO(46)
                                                       heartbeat
    -------------------------------------------------  ---------------------------
    Total                                      7.878ns (2.444ns logic, 5.434ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Interfaces_INST_ZestSC1_Host_RegCLKFB = PERIOD TIMEGRP
        "Interfaces_INST_ZestSC1_Host_RegCLKFB" TS_RegCLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.007ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.993ns (334.113MHz) (Tdcmpco)
  Physical resource: LeonTheProfessional/clkgen0/xc3s.v/dll0/CLK2X
  Logical resource: LeonTheProfessional/clkgen0/xc3s.v/dll0/CLK2X
  Location pin: DCM_X1Y1.CLK2X
  Clock network: LeonTheProfessional/clkgen0/xc3s.v/clk_x
--------------------------------------------------------------------------------
Slack: 14.013ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpc)
  Physical resource: Interfaces/INST_SRAM/DCM_INST/CLKIN
  Logical resource: Interfaces/INST_SRAM/DCM_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 14.013ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpco)
  Physical resource: Interfaces/INST_SRAM/DCM_INST/CLK0
  Logical resource: Interfaces/INST_SRAM/DCM_INST/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: Interfaces/INST_SRAM/SramClkOut
--------------------------------------------------------------------------------
Slack: 14.013ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpc)
  Physical resource: LeonTheProfessional/clkgen0/xc3s.v/dll0/CLKIN
  Logical resource: LeonTheProfessional/clkgen0/xc3s.v/dll0/CLKIN
  Location pin: DCM_X1Y1.CLKIN
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 14.780ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.610ns (Tdcmpw_CLKIN_50_100)
  Physical resource: Interfaces/INST_SRAM/DCM_INST/CLKIN
  Logical resource: Interfaces/INST_SRAM/DCM_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Interfaces_INST_SRAM_SramClkOut = PERIOD TIMEGRP         
"Interfaces_INST_SRAM_SramClkOut"         
TS_Interfaces_INST_ZestSC1_Host_RegCLKFB PHASE -1.953125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.316ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Interfaces_INST_SRAM_SramClkOut = PERIOD TIMEGRP
        "Interfaces_INST_SRAM_SramClkOut"
        TS_Interfaces_INST_ZestSC1_Host_RegCLKFB PHASE -1.953125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.684ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.658ns (Tcl)
  Physical resource: S_CLK/OTCLK1
  Logical resource: Interfaces/INST_SRAM/OFDDRCPE_CLK_SRAM/FDDRCPE1/FF0/CK
  Location pin: B7.OTCLK1
  Clock network: Interfaces/INST_SRAM/SramClk
--------------------------------------------------------------------------------
Slack: 18.684ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.658ns (Tch)
  Physical resource: S_CLK/OTCLK1
  Logical resource: Interfaces/INST_SRAM/OFDDRCPE_CLK_SRAM/FDDRCPE1/FF0/CK
  Location pin: B7.OTCLK1
  Clock network: Interfaces/INST_SRAM/SramClk
--------------------------------------------------------------------------------
Slack: 18.684ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.316ns (759.878MHz) (Tcp)
  Physical resource: S_CLK/OTCLK1
  Logical resource: Interfaces/INST_SRAM/OFDDRCPE_CLK_SRAM/FDDRCPE1/FF0/CK
  Location pin: B7.OTCLK1
  Clock network: Interfaces/INST_SRAM/SramClk
--------------------------------------------------------------------------------
Slack: 18.684ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.658ns (Tcl)
  Physical resource: S_CLK/OTCLK2
  Logical resource: Interfaces/INST_SRAM/OFDDRCPE_CLK_SRAM/FDDRCPE1/FF1/CK
  Location pin: B7.OTCLK2
  Clock network: Interfaces/INST_SRAM/SramClk
--------------------------------------------------------------------------------
Slack: 18.684ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.658ns (Tch)
  Physical resource: S_CLK/OTCLK2
  Logical resource: Interfaces/INST_SRAM/OFDDRCPE_CLK_SRAM/FDDRCPE1/FF1/CK
  Location pin: B7.OTCLK2
  Clock network: Interfaces/INST_SRAM/SramClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_LeonTheProfessional_clkgen0_xc3s_v_clk0B = PERIOD TIMEGRP 
        "LeonTheProfessional_clkgen0_xc3s_v_clk0B"         
TS_Interfaces_INST_ZestSC1_Host_RegCLKFB / 0.714285714 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5330385 paths analyzed, 10450 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  27.831ns.
--------------------------------------------------------------------------------
Slack:                  0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_6 (FF)
  Destination:          LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r.A (RAM)
  Requirement:          28.000ns
  Data Path Delay:      27.712ns (Levels of Logic = 16)
  Clock Path Skew:      -0.119ns (0.590 - 0.709)
  Source Clock:         LeonTheProfessional/clkm rising at 0.000ns
  Destination Clock:    LeonTheProfessional/clkm rising at 28.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_6 to LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y54.XQ      Tcko                  0.626   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_6
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_6
    SLICE_X78Y40.G2      net (fanout=5)        3.508   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_6
    SLICE_X78Y40.Y       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/N588
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/bpdata_mux0000(6)_SW0
    SLICE_X54Y47.BY      net (fanout=10)       4.424   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/divi_op1(6)
    SLICE_X54Y47.COUT    Tbycy                 0.779   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(5)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(7)
    SLICE_X54Y48.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(7)
    SLICE_X54Y48.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(7)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(8)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(9)
    SLICE_X54Y49.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(9)
    SLICE_X54Y49.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(9)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(10)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(11)
    SLICE_X54Y50.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(11)
    SLICE_X54Y50.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(11)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(12)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(13)
    SLICE_X54Y51.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(13)
    SLICE_X54Y51.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(13)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(14)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(15)
    SLICE_X54Y52.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(15)
    SLICE_X54Y52.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(15)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(16)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(17)
    SLICE_X54Y53.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(17)
    SLICE_X54Y53.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(17)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(18)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(19)
    SLICE_X54Y54.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(19)
    SLICE_X54Y54.Y       Tciny                 0.803   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(19)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(20)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_xor(21)
    SLICE_X55Y46.G1      net (fanout=3)        1.345   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(20)
    SLICE_X55Y46.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000186
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000168
    SLICE_X55Y46.F4      net (fanout=1)        0.315   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000168/O
    SLICE_X55Y46.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000186
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000186
    SLICE_X56Y45.F2      net (fanout=1)        0.744   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000186
    SLICE_X56Y45.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000326
    SLICE_X51Y15.G1      net (fanout=8)        2.466   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
    SLICE_X51Y15.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N28
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021_2
    SLICE_X60Y10.F2      net (fanout=6)        1.233   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and000211
    SLICE_X60Y10.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N154
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_0_mux000031
    SLICE_X60Y18.BX      net (fanout=3)        1.397   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N154
    SLICE_X60Y18.X       Tbxx                  0.540   N1898
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_1_mux00009_SW0
    SLICE_X60Y20.F1      net (fanout=1)        0.499   N1898
    SLICE_X60Y20.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(1)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_1_mux000034
    RAMB16_X1Y4.ADDRA4   net (fanout=4)        4.552   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(1)
    RAMB16_X1Y4.CLKA     Tback                 0.304   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r.A
    -------------------------------------------------  ---------------------------
    Total                                     27.712ns (7.229ns logic, 20.483ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_6 (FF)
  Destination:          LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r.A (RAM)
  Requirement:          28.000ns
  Data Path Delay:      27.657ns (Levels of Logic = 17)
  Clock Path Skew:      -0.119ns (0.590 - 0.709)
  Source Clock:         LeonTheProfessional/clkm rising at 0.000ns
  Destination Clock:    LeonTheProfessional/clkm rising at 28.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_6 to LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y54.XQ      Tcko                  0.626   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_6
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_6
    SLICE_X78Y40.G2      net (fanout=5)        3.508   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_6
    SLICE_X78Y40.Y       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/N588
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/bpdata_mux0000(6)_SW0
    SLICE_X54Y47.BY      net (fanout=10)       4.424   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/divi_op1(6)
    SLICE_X54Y47.COUT    Tbycy                 0.779   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(5)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(7)
    SLICE_X54Y48.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(7)
    SLICE_X54Y48.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(7)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(8)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(9)
    SLICE_X54Y49.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(9)
    SLICE_X54Y49.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(9)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(10)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(11)
    SLICE_X54Y50.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(11)
    SLICE_X54Y50.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(11)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(12)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(13)
    SLICE_X54Y51.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(13)
    SLICE_X54Y51.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(13)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(14)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(15)
    SLICE_X54Y52.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(15)
    SLICE_X54Y52.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(15)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(16)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(17)
    SLICE_X54Y53.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(17)
    SLICE_X54Y53.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(17)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(18)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(19)
    SLICE_X54Y54.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(19)
    SLICE_X54Y54.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(19)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(20)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(21)
    SLICE_X54Y55.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(21)
    SLICE_X54Y55.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(21)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(22)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(23)
    SLICE_X54Y56.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(23)
    SLICE_X54Y56.X       Tcinx                 0.786   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(23)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_xor(24)
    SLICE_X54Y43.F1      net (fanout=3)        2.274   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(23)
    SLICE_X54Y43.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000299
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000299
    SLICE_X56Y45.F4      net (fanout=1)        0.313   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000299
    SLICE_X56Y45.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000326
    SLICE_X51Y15.G1      net (fanout=8)        2.466   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
    SLICE_X51Y15.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N28
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021_2
    SLICE_X60Y10.F2      net (fanout=6)        1.233   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and000211
    SLICE_X60Y10.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N154
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_0_mux000031
    SLICE_X60Y18.BX      net (fanout=3)        1.397   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N154
    SLICE_X60Y18.X       Tbxx                  0.540   N1898
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_1_mux00009_SW0
    SLICE_X60Y20.F1      net (fanout=1)        0.499   N1898
    SLICE_X60Y20.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(1)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_1_mux000034
    RAMB16_X1Y4.ADDRA4   net (fanout=4)        4.552   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(1)
    RAMB16_X1Y4.CLKA     Tback                 0.304   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r.A
    -------------------------------------------------  ---------------------------
    Total                                     27.657ns (6.991ns logic, 20.666ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  0.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_6 (FF)
  Destination:          LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r.A (RAM)
  Requirement:          28.000ns
  Data Path Delay:      27.498ns (Levels of Logic = 20)
  Clock Path Skew:      -0.119ns (0.590 - 0.709)
  Source Clock:         LeonTheProfessional/clkm rising at 0.000ns
  Destination Clock:    LeonTheProfessional/clkm rising at 28.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_6 to LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y54.XQ      Tcko                  0.626   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_6
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_6
    SLICE_X78Y40.G2      net (fanout=5)        3.508   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_6
    SLICE_X78Y40.Y       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/N588
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/bpdata_mux0000(6)_SW0
    SLICE_X54Y47.BY      net (fanout=10)       4.424   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/divi_op1(6)
    SLICE_X54Y47.COUT    Tbycy                 0.779   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(5)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(7)
    SLICE_X54Y48.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(7)
    SLICE_X54Y48.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(7)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(8)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(9)
    SLICE_X54Y49.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(9)
    SLICE_X54Y49.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(9)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(10)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(11)
    SLICE_X54Y50.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(11)
    SLICE_X54Y50.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(11)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(12)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(13)
    SLICE_X54Y51.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(13)
    SLICE_X54Y51.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(13)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(14)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(15)
    SLICE_X54Y52.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(15)
    SLICE_X54Y52.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(15)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(16)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(17)
    SLICE_X54Y53.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(17)
    SLICE_X54Y53.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(17)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(18)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(19)
    SLICE_X54Y54.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(19)
    SLICE_X54Y54.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(19)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(20)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(21)
    SLICE_X54Y55.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(21)
    SLICE_X54Y55.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(21)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(22)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(23)
    SLICE_X54Y56.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(23)
    SLICE_X54Y56.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(23)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(24)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(25)
    SLICE_X54Y57.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(25)
    SLICE_X54Y57.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(25)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(26)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(27)
    SLICE_X54Y58.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(27)
    SLICE_X54Y58.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(27)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(28)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(29)
    SLICE_X54Y59.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(29)
    SLICE_X54Y59.X       Tcinx                 0.786   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(29)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_xor(30)
    SLICE_X56Y45.G3      net (fanout=3)        2.102   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(29)
    SLICE_X56Y45.Y       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000137
    SLICE_X56Y45.F3      net (fanout=1)        0.014   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000137/O
    SLICE_X56Y45.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000326
    SLICE_X51Y15.G1      net (fanout=8)        2.466   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
    SLICE_X51Y15.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N28
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021_2
    SLICE_X60Y10.F2      net (fanout=6)        1.233   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and000211
    SLICE_X60Y10.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N154
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_0_mux000031
    SLICE_X60Y18.BX      net (fanout=3)        1.397   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N154
    SLICE_X60Y18.X       Tbxx                  0.540   N1898
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_1_mux00009_SW0
    SLICE_X60Y20.F1      net (fanout=1)        0.499   N1898
    SLICE_X60Y20.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(1)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_1_mux000034
    RAMB16_X1Y4.ADDRA4   net (fanout=4)        4.552   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(1)
    RAMB16_X1Y4.CLKA     Tback                 0.304   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r.A
    -------------------------------------------------  ---------------------------
    Total                                     27.498ns (7.303ns logic, 20.195ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  0.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_6 (FF)
  Destination:          LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r.A (RAM)
  Requirement:          28.000ns
  Data Path Delay:      27.432ns (Levels of Logic = 17)
  Clock Path Skew:      -0.119ns (0.590 - 0.709)
  Source Clock:         LeonTheProfessional/clkm rising at 0.000ns
  Destination Clock:    LeonTheProfessional/clkm rising at 28.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_6 to LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y54.XQ      Tcko                  0.626   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_6
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_6
    SLICE_X78Y40.G2      net (fanout=5)        3.508   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_6
    SLICE_X78Y40.Y       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/N588
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/bpdata_mux0000(6)_SW0
    SLICE_X54Y47.BY      net (fanout=10)       4.424   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/divi_op1(6)
    SLICE_X54Y47.COUT    Tbycy                 0.779   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(5)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(7)
    SLICE_X54Y48.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(7)
    SLICE_X54Y48.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(7)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(8)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(9)
    SLICE_X54Y49.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(9)
    SLICE_X54Y49.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(9)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(10)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(11)
    SLICE_X54Y50.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(11)
    SLICE_X54Y50.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(11)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(12)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(13)
    SLICE_X54Y51.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(13)
    SLICE_X54Y51.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(13)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(14)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(15)
    SLICE_X54Y52.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(15)
    SLICE_X54Y52.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(15)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(16)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(17)
    SLICE_X54Y53.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(17)
    SLICE_X54Y53.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(17)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(18)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(19)
    SLICE_X54Y54.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(19)
    SLICE_X54Y54.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(19)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(20)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(21)
    SLICE_X54Y55.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(21)
    SLICE_X54Y55.X       Tcinx                 0.786   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(21)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_xor(22)
    SLICE_X55Y42.F1      net (fanout=3)        0.933   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(21)
    SLICE_X55Y42.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq000085
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq000085
    SLICE_X56Y45.G1      net (fanout=1)        1.040   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq000085
    SLICE_X56Y45.Y       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000137
    SLICE_X56Y45.F3      net (fanout=1)        0.014   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000137/O
    SLICE_X56Y45.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000326
    SLICE_X51Y15.G1      net (fanout=8)        2.466   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
    SLICE_X51Y15.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N28
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021_2
    SLICE_X60Y10.F2      net (fanout=6)        1.233   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and000211
    SLICE_X60Y10.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N154
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_0_mux000031
    SLICE_X60Y18.BX      net (fanout=3)        1.397   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N154
    SLICE_X60Y18.X       Tbxx                  0.540   N1898
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_1_mux00009_SW0
    SLICE_X60Y20.F1      net (fanout=1)        0.499   N1898
    SLICE_X60Y20.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(1)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_1_mux000034
    RAMB16_X1Y4.ADDRA4   net (fanout=4)        4.552   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(1)
    RAMB16_X1Y4.CLKA     Tback                 0.304   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r.A
    -------------------------------------------------  ---------------------------
    Total                                     27.432ns (7.366ns logic, 20.066ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  0.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_6 (FF)
  Destination:          LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r.A (RAM)
  Requirement:          28.000ns
  Data Path Delay:      27.303ns (Levels of Logic = 16)
  Clock Path Skew:      -0.119ns (0.590 - 0.709)
  Source Clock:         LeonTheProfessional/clkm rising at 0.000ns
  Destination Clock:    LeonTheProfessional/clkm rising at 28.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_6 to LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y54.XQ      Tcko                  0.626   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_6
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_6
    SLICE_X78Y40.G2      net (fanout=5)        3.508   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_6
    SLICE_X78Y40.Y       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/N588
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/bpdata_mux0000(6)_SW0
    SLICE_X54Y47.BY      net (fanout=10)       4.424   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/divi_op1(6)
    SLICE_X54Y47.COUT    Tbycy                 0.779   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(5)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(7)
    SLICE_X54Y48.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(7)
    SLICE_X54Y48.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(7)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(8)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(9)
    SLICE_X54Y49.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(9)
    SLICE_X54Y49.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(9)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(10)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(11)
    SLICE_X54Y50.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(11)
    SLICE_X54Y50.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(11)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(12)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(13)
    SLICE_X54Y51.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(13)
    SLICE_X54Y51.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(13)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(14)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(15)
    SLICE_X54Y52.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(15)
    SLICE_X54Y52.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(15)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(16)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(17)
    SLICE_X54Y53.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(17)
    SLICE_X54Y53.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(17)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(18)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(19)
    SLICE_X54Y54.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(19)
    SLICE_X54Y54.X       Tcinx                 0.786   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(19)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_xor(20)
    SLICE_X57Y40.F2      net (fanout=3)        1.211   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(19)
    SLICE_X57Y40.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000227
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000227
    SLICE_X57Y43.F4      net (fanout=1)        0.302   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000227
    SLICE_X57Y43.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000257
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000257
    SLICE_X56Y45.F1      net (fanout=1)        0.499   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000257
    SLICE_X56Y45.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000326
    SLICE_X51Y15.G1      net (fanout=8)        2.466   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
    SLICE_X51Y15.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N28
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021_2
    SLICE_X60Y10.F2      net (fanout=6)        1.233   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and000211
    SLICE_X60Y10.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N154
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_0_mux000031
    SLICE_X60Y18.BX      net (fanout=3)        1.397   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N154
    SLICE_X60Y18.X       Tbxx                  0.540   N1898
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_1_mux00009_SW0
    SLICE_X60Y20.F1      net (fanout=1)        0.499   N1898
    SLICE_X60Y20.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(1)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_1_mux000034
    RAMB16_X1Y4.ADDRA4   net (fanout=4)        4.552   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(1)
    RAMB16_X1Y4.CLKA     Tback                 0.304   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r.A
    -------------------------------------------------  ---------------------------
    Total                                     27.303ns (7.212ns logic, 20.091ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_LeonTheProfessional_clkgen0_xc3s_v_clk0B = PERIOD TIMEGRP
        "LeonTheProfessional_clkgen0_xc3s_v_clk0B"
        TS_Interfaces_INST_ZestSC1_Host_RegCLKFB / 0.714285714 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 25.624ns (period - (min low pulse limit / (low pulse / period)))
  Period: 28.000ns
  Low pulse: 14.000ns
  Low pulse limit: 1.188ns (Tbpwl)
  Physical resource: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[3].x0/xc2v.x0/a11.x[0].r/CLKA
  Logical resource: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[3].x0/xc2v.x0/a11.x[0].r.A/CLKA
  Location pin: RAMB16_X1Y1.CLKA
  Clock network: LeonTheProfessional/clkm
--------------------------------------------------------------------------------
Slack: 25.624ns (period - (min high pulse limit / (high pulse / period)))
  Period: 28.000ns
  High pulse: 14.000ns
  High pulse limit: 1.188ns (Tbpwh)
  Physical resource: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[3].x0/xc2v.x0/a11.x[0].r/CLKA
  Logical resource: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[3].x0/xc2v.x0/a11.x[0].r.A/CLKA
  Location pin: RAMB16_X1Y1.CLKA
  Clock network: LeonTheProfessional/clkm
--------------------------------------------------------------------------------
Slack: 25.624ns (period - min period limit)
  Period: 28.000ns
  Min period limit: 2.376ns (420.875MHz) (Tbp)
  Physical resource: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[3].x0/xc2v.x0/a11.x[0].r/CLKA
  Logical resource: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[3].x0/xc2v.x0/a11.x[0].r.A/CLKA
  Location pin: RAMB16_X1Y1.CLKA
  Clock network: LeonTheProfessional/clkm
--------------------------------------------------------------------------------
Slack: 25.624ns (period - (min low pulse limit / (low pulse / period)))
  Period: 28.000ns
  Low pulse: 14.000ns
  Low pulse limit: 1.188ns (Tbpwl)
  Physical resource: LeonTheProfessional/ahbramgen.ahbram0/aram/nosbw.rx[3].x0/xc2v.x0/a12.x[0].r/CLKA
  Logical resource: LeonTheProfessional/ahbramgen.ahbram0/aram/nosbw.rx[3].x0/xc2v.x0/a12.x[0].r.A/CLKA
  Location pin: RAMB16_X0Y5.CLKA
  Clock network: LeonTheProfessional/clkm
--------------------------------------------------------------------------------
Slack: 25.624ns (period - (min high pulse limit / (high pulse / period)))
  Period: 28.000ns
  High pulse: 14.000ns
  High pulse limit: 1.188ns (Tbpwh)
  Physical resource: LeonTheProfessional/ahbramgen.ahbram0/aram/nosbw.rx[3].x0/xc2v.x0/a12.x[0].r/CLKA
  Logical resource: LeonTheProfessional/ahbramgen.ahbram0/aram/nosbw.rx[3].x0/xc2v.x0/a12.x[0].r.A/CLKA
  Location pin: RAMB16_X0Y5.CLKA
  Clock network: LeonTheProfessional/clkm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "S_WE_N" OFFSET = OUT 16 ns AFTER COMP "USB_RegCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(0)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(0)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.477ns.
--------------------------------------------------------------------------------
Slack:                  10.523ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(0) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.667ns (Levels of Logic = 2)
  Clock Path Delay:     -0.190ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X43Y0.CLK      net (fanout=36)       0.753   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.190ns (-2.273ns logic, 2.083ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X43Y0.G1       net (fanout=7)        0.936   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X43Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    M6.T1                net (fanout=16)       1.317   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    M6.PAD               Tiotp                 2.309   USB_StreamData(0)
                                                       USB_StreamData_0_OBUFT
                                                       USB_StreamData(0)
    -------------------------------------------------  ---------------------------
    Total                                      5.667ns (3.414ns logic, 2.253ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack:                  11.107ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(0) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.104ns (Levels of Logic = 2)
  Clock Path Delay:     -0.211ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X42Y3.CLK      net (fanout=36)       0.732   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.211ns (-2.273ns logic, 2.062ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y3.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X43Y0.G3       net (fanout=2)        0.373   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X43Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    M6.T1                net (fanout=16)       1.317   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    M6.PAD               Tiotp                 2.309   USB_StreamData(0)
                                                       USB_StreamData_0_OBUFT
                                                       USB_StreamData(0)
    -------------------------------------------------  ---------------------------
    Total                                      5.104ns (3.414ns logic, 1.690ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Slack:                  14.064ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_0 (FF)
  Destination:          USB_StreamData(0) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.168ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    M6.OTCLK1            net (fanout=36)       0.775   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.168ns (-2.273ns logic, 2.105ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_0 to USB_StreamData(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M6.PAD               Tiockp                2.104   USB_StreamData(0)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_0
                                                       USB_StreamData_0_OBUFT
                                                       USB_StreamData(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(1)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(1)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.793ns.
--------------------------------------------------------------------------------
Slack:                  10.207ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(1) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.983ns (Levels of Logic = 2)
  Clock Path Delay:     -0.190ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X43Y0.CLK      net (fanout=36)       0.753   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.190ns (-2.273ns logic, 2.083ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X43Y0.G1       net (fanout=7)        0.936   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X43Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    N6.T1                net (fanout=16)       1.633   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    N6.PAD               Tiotp                 2.309   USB_StreamData(1)
                                                       USB_StreamData_1_OBUFT
                                                       USB_StreamData(1)
    -------------------------------------------------  ---------------------------
    Total                                      5.983ns (3.414ns logic, 2.569ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack:                  10.791ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(1) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.420ns (Levels of Logic = 2)
  Clock Path Delay:     -0.211ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X42Y3.CLK      net (fanout=36)       0.732   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.211ns (-2.273ns logic, 2.062ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y3.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X43Y0.G3       net (fanout=2)        0.373   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X43Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    N6.T1                net (fanout=16)       1.633   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    N6.PAD               Tiotp                 2.309   USB_StreamData(1)
                                                       USB_StreamData_1_OBUFT
                                                       USB_StreamData(1)
    -------------------------------------------------  ---------------------------
    Total                                      5.420ns (3.414ns logic, 2.006ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------
Slack:                  14.064ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_1 (FF)
  Destination:          USB_StreamData(1) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.168ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    N6.OTCLK1            net (fanout=36)       0.775   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.168ns (-2.273ns logic, 2.105ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_1 to USB_StreamData(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N6.PAD               Tiockp                2.104   USB_StreamData(1)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_1
                                                       USB_StreamData_1_OBUFT
                                                       USB_StreamData(1)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(10)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(10)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.896ns.
--------------------------------------------------------------------------------
Slack:                  10.104ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(10) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.086ns (Levels of Logic = 2)
  Clock Path Delay:     -0.190ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X43Y0.CLK      net (fanout=36)       0.753   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.190ns (-2.273ns logic, 2.083ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(10)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X43Y0.G1       net (fanout=7)        0.936   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X43Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T13.T1               net (fanout=16)       1.736   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T13.PAD              Tiotp                 2.309   USB_StreamData(10)
                                                       USB_StreamData_10_OBUFT
                                                       USB_StreamData(10)
    -------------------------------------------------  ---------------------------
    Total                                      6.086ns (3.414ns logic, 2.672ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack:                  10.688ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(10) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.523ns (Levels of Logic = 2)
  Clock Path Delay:     -0.211ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X42Y3.CLK      net (fanout=36)       0.732   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.211ns (-2.273ns logic, 2.062ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(10)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y3.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X43Y0.G3       net (fanout=2)        0.373   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X43Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T13.T1               net (fanout=16)       1.736   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T13.PAD              Tiotp                 2.309   USB_StreamData(10)
                                                       USB_StreamData_10_OBUFT
                                                       USB_StreamData(10)
    -------------------------------------------------  ---------------------------
    Total                                      5.523ns (3.414ns logic, 2.109ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack:                  13.979ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_10 (FF)
  Destination:          USB_StreamData(10) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.083ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    T13.OTCLK1           net (fanout=36)       0.860   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.083ns (-2.273ns logic, 2.190ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_10 to USB_StreamData(10)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T13.PAD              Tiockp                2.104   USB_StreamData(10)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_10
                                                       USB_StreamData_10_OBUFT
                                                       USB_StreamData(10)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(11)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(11)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.613ns.
--------------------------------------------------------------------------------
Slack:                  9.387ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(11) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.803ns (Levels of Logic = 2)
  Clock Path Delay:     -0.190ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X43Y0.CLK      net (fanout=36)       0.753   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.190ns (-2.273ns logic, 2.083ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(11)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X43Y0.G1       net (fanout=7)        0.936   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X43Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R13.T1               net (fanout=16)       2.453   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R13.PAD              Tiotp                 2.309   USB_StreamData(11)
                                                       USB_StreamData_11_OBUFT
                                                       USB_StreamData(11)
    -------------------------------------------------  ---------------------------
    Total                                      6.803ns (3.414ns logic, 3.389ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack:                  9.971ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(11) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.240ns (Levels of Logic = 2)
  Clock Path Delay:     -0.211ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X42Y3.CLK      net (fanout=36)       0.732   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.211ns (-2.273ns logic, 2.062ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(11)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y3.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X43Y0.G3       net (fanout=2)        0.373   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X43Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R13.T1               net (fanout=16)       2.453   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R13.PAD              Tiotp                 2.309   USB_StreamData(11)
                                                       USB_StreamData_11_OBUFT
                                                       USB_StreamData(11)
    -------------------------------------------------  ---------------------------
    Total                                      6.240ns (3.414ns logic, 2.826ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack:                  13.979ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_11 (FF)
  Destination:          USB_StreamData(11) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.083ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    R13.OTCLK1           net (fanout=36)       0.860   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.083ns (-2.273ns logic, 2.190ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_11 to USB_StreamData(11)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R13.PAD              Tiockp                2.104   USB_StreamData(11)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_11
                                                       USB_StreamData_11_OBUFT
                                                       USB_StreamData(11)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(12)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(12)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.515ns.
--------------------------------------------------------------------------------
Slack:                  11.485ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(12) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.705ns (Levels of Logic = 2)
  Clock Path Delay:     -0.190ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X43Y0.CLK      net (fanout=36)       0.753   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.190ns (-2.273ns logic, 2.083ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(12)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X43Y0.G1       net (fanout=7)        0.936   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X43Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T10.T1               net (fanout=16)       0.355   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T10.PAD              Tiotp                 2.309   USB_StreamData(12)
                                                       USB_StreamData_12_OBUFT
                                                       USB_StreamData(12)
    -------------------------------------------------  ---------------------------
    Total                                      4.705ns (3.414ns logic, 1.291ns route)
                                                       (72.6% logic, 27.4% route)

--------------------------------------------------------------------------------
Slack:                  12.069ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(12) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.142ns (Levels of Logic = 2)
  Clock Path Delay:     -0.211ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X42Y3.CLK      net (fanout=36)       0.732   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.211ns (-2.273ns logic, 2.062ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(12)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y3.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X43Y0.G3       net (fanout=2)        0.373   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X43Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T10.T1               net (fanout=16)       0.355   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T10.PAD              Tiotp                 2.309   USB_StreamData(12)
                                                       USB_StreamData_12_OBUFT
                                                       USB_StreamData(12)
    -------------------------------------------------  ---------------------------
    Total                                      4.142ns (3.414ns logic, 0.728ns route)
                                                       (82.4% logic, 17.6% route)

--------------------------------------------------------------------------------
Slack:                  14.041ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_12 (FF)
  Destination:          USB_StreamData(12) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.145ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    T10.OTCLK1           net (fanout=36)       0.798   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.145ns (-2.273ns logic, 2.128ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_12 to USB_StreamData(12)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.PAD              Tiockp                2.104   USB_StreamData(12)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_12
                                                       USB_StreamData_12_OBUFT
                                                       USB_StreamData(12)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(13)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(13)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.896ns.
--------------------------------------------------------------------------------
Slack:                  10.104ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(13) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.086ns (Levels of Logic = 2)
  Clock Path Delay:     -0.190ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X43Y0.CLK      net (fanout=36)       0.753   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.190ns (-2.273ns logic, 2.083ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(13)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X43Y0.G1       net (fanout=7)        0.936   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X43Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    P13.T1               net (fanout=16)       1.736   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    P13.PAD              Tiotp                 2.309   USB_StreamData(13)
                                                       USB_StreamData_13_OBUFT
                                                       USB_StreamData(13)
    -------------------------------------------------  ---------------------------
    Total                                      6.086ns (3.414ns logic, 2.672ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack:                  10.688ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(13) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.523ns (Levels of Logic = 2)
  Clock Path Delay:     -0.211ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X42Y3.CLK      net (fanout=36)       0.732   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.211ns (-2.273ns logic, 2.062ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(13)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y3.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X43Y0.G3       net (fanout=2)        0.373   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X43Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    P13.T1               net (fanout=16)       1.736   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    P13.PAD              Tiotp                 2.309   USB_StreamData(13)
                                                       USB_StreamData_13_OBUFT
                                                       USB_StreamData(13)
    -------------------------------------------------  ---------------------------
    Total                                      5.523ns (3.414ns logic, 2.109ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack:                  13.979ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_13 (FF)
  Destination:          USB_StreamData(13) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.083ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    P13.OTCLK1           net (fanout=36)       0.860   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.083ns (-2.273ns logic, 2.190ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_13 to USB_StreamData(13)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P13.PAD              Tiockp                2.104   USB_StreamData(13)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_13
                                                       USB_StreamData_13_OBUFT
                                                       USB_StreamData(13)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(14)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(14)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.729ns.
--------------------------------------------------------------------------------
Slack:                  10.271ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(14) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.919ns (Levels of Logic = 2)
  Clock Path Delay:     -0.190ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X43Y0.CLK      net (fanout=36)       0.753   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.190ns (-2.273ns logic, 2.083ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(14)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X43Y0.G1       net (fanout=7)        0.936   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X43Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    N12.T1               net (fanout=16)       1.569   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    N12.PAD              Tiotp                 2.309   USB_StreamData(14)
                                                       USB_StreamData_14_OBUFT
                                                       USB_StreamData(14)
    -------------------------------------------------  ---------------------------
    Total                                      5.919ns (3.414ns logic, 2.505ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------
Slack:                  10.855ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(14) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.356ns (Levels of Logic = 2)
  Clock Path Delay:     -0.211ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X42Y3.CLK      net (fanout=36)       0.732   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.211ns (-2.273ns logic, 2.062ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(14)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y3.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X43Y0.G3       net (fanout=2)        0.373   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X43Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    N12.T1               net (fanout=16)       1.569   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    N12.PAD              Tiotp                 2.309   USB_StreamData(14)
                                                       USB_StreamData_14_OBUFT
                                                       USB_StreamData(14)
    -------------------------------------------------  ---------------------------
    Total                                      5.356ns (3.414ns logic, 1.942ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------
Slack:                  14.113ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_14 (FF)
  Destination:          USB_StreamData(14) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.217ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    N12.OTCLK1           net (fanout=36)       0.726   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.217ns (-2.273ns logic, 2.056ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_14 to USB_StreamData(14)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N12.PAD              Tiockp                2.104   USB_StreamData(14)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_14
                                                       USB_StreamData_14_OBUFT
                                                       USB_StreamData(14)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(15)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(15)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.041ns.
--------------------------------------------------------------------------------
Slack:                  9.959ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(15) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.231ns (Levels of Logic = 2)
  Clock Path Delay:     -0.190ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X43Y0.CLK      net (fanout=36)       0.753   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.190ns (-2.273ns logic, 2.083ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(15)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X43Y0.G1       net (fanout=7)        0.936   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X43Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T14.T1               net (fanout=16)       1.881   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T14.PAD              Tiotp                 2.309   USB_StreamData(15)
                                                       USB_StreamData_15_OBUFT
                                                       USB_StreamData(15)
    -------------------------------------------------  ---------------------------
    Total                                      6.231ns (3.414ns logic, 2.817ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack:                  10.543ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(15) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.668ns (Levels of Logic = 2)
  Clock Path Delay:     -0.211ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X42Y3.CLK      net (fanout=36)       0.732   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.211ns (-2.273ns logic, 2.062ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(15)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y3.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X43Y0.G3       net (fanout=2)        0.373   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X43Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T14.T1               net (fanout=16)       1.881   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T14.PAD              Tiotp                 2.309   USB_StreamData(15)
                                                       USB_StreamData_15_OBUFT
                                                       USB_StreamData(15)
    -------------------------------------------------  ---------------------------
    Total                                      5.668ns (3.414ns logic, 2.254ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack:                  14.108ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_15 (FF)
  Destination:          USB_StreamData(15) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.212ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    T14.OTCLK1           net (fanout=36)       0.731   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.212ns (-2.273ns logic, 2.061ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_15 to USB_StreamData(15)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T14.PAD              Tiockp                2.104   USB_StreamData(15)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_15
                                                       USB_StreamData_15_OBUFT
                                                       USB_StreamData(15)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(2)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(2)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.490ns.
--------------------------------------------------------------------------------
Slack:                  10.510ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(2) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.680ns (Levels of Logic = 2)
  Clock Path Delay:     -0.190ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X43Y0.CLK      net (fanout=36)       0.753   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.190ns (-2.273ns logic, 2.083ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X43Y0.G1       net (fanout=7)        0.936   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X43Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R7.T1                net (fanout=16)       1.330   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R7.PAD               Tiotp                 2.309   USB_StreamData(2)
                                                       USB_StreamData_2_OBUFT
                                                       USB_StreamData(2)
    -------------------------------------------------  ---------------------------
    Total                                      5.680ns (3.414ns logic, 2.266ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack:                  11.094ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(2) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.117ns (Levels of Logic = 2)
  Clock Path Delay:     -0.211ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X42Y3.CLK      net (fanout=36)       0.732   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.211ns (-2.273ns logic, 2.062ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y3.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X43Y0.G3       net (fanout=2)        0.373   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X43Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R7.T1                net (fanout=16)       1.330   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R7.PAD               Tiotp                 2.309   USB_StreamData(2)
                                                       USB_StreamData_2_OBUFT
                                                       USB_StreamData(2)
    -------------------------------------------------  ---------------------------
    Total                                      5.117ns (3.414ns logic, 1.703ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------
Slack:                  14.046ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_2 (FF)
  Destination:          USB_StreamData(2) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.150ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    R7.OTCLK1            net (fanout=36)       0.793   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.150ns (-2.273ns logic, 2.123ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_2 to USB_StreamData(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.PAD               Tiockp                2.104   USB_StreamData(2)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_2
                                                       USB_StreamData_2_OBUFT
                                                       USB_StreamData(2)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(3)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(3)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.943ns.
--------------------------------------------------------------------------------
Slack:                  11.057ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(3) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.133ns (Levels of Logic = 2)
  Clock Path Delay:     -0.190ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X43Y0.CLK      net (fanout=36)       0.753   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.190ns (-2.273ns logic, 2.083ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X43Y0.G1       net (fanout=7)        0.936   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X43Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T7.T1                net (fanout=16)       0.783   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T7.PAD               Tiotp                 2.309   USB_StreamData(3)
                                                       USB_StreamData_3_OBUFT
                                                       USB_StreamData(3)
    -------------------------------------------------  ---------------------------
    Total                                      5.133ns (3.414ns logic, 1.719ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------
Slack:                  11.641ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(3) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.570ns (Levels of Logic = 2)
  Clock Path Delay:     -0.211ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X42Y3.CLK      net (fanout=36)       0.732   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.211ns (-2.273ns logic, 2.062ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y3.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X43Y0.G3       net (fanout=2)        0.373   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X43Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T7.T1                net (fanout=16)       0.783   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T7.PAD               Tiotp                 2.309   USB_StreamData(3)
                                                       USB_StreamData_3_OBUFT
                                                       USB_StreamData(3)
    -------------------------------------------------  ---------------------------
    Total                                      4.570ns (3.414ns logic, 1.156ns route)
                                                       (74.7% logic, 25.3% route)

--------------------------------------------------------------------------------
Slack:                  14.046ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_3 (FF)
  Destination:          USB_StreamData(3) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.150ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    T7.OTCLK1            net (fanout=36)       0.793   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.150ns (-2.273ns logic, 2.123ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_3 to USB_StreamData(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.PAD               Tiockp                2.104   USB_StreamData(3)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_3
                                                       USB_StreamData_3_OBUFT
                                                       USB_StreamData(3)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(4)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(4)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.515ns.
--------------------------------------------------------------------------------
Slack:                  11.485ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(4) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.705ns (Levels of Logic = 2)
  Clock Path Delay:     -0.190ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X43Y0.CLK      net (fanout=36)       0.753   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.190ns (-2.273ns logic, 2.083ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(4)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X43Y0.G1       net (fanout=7)        0.936   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X43Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R10.T1               net (fanout=16)       0.355   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R10.PAD              Tiotp                 2.309   USB_StreamData(4)
                                                       USB_StreamData_4_OBUFT
                                                       USB_StreamData(4)
    -------------------------------------------------  ---------------------------
    Total                                      4.705ns (3.414ns logic, 1.291ns route)
                                                       (72.6% logic, 27.4% route)

--------------------------------------------------------------------------------
Slack:                  12.069ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(4) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.142ns (Levels of Logic = 2)
  Clock Path Delay:     -0.211ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X42Y3.CLK      net (fanout=36)       0.732   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.211ns (-2.273ns logic, 2.062ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(4)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y3.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X43Y0.G3       net (fanout=2)        0.373   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X43Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R10.T1               net (fanout=16)       0.355   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R10.PAD              Tiotp                 2.309   USB_StreamData(4)
                                                       USB_StreamData_4_OBUFT
                                                       USB_StreamData(4)
    -------------------------------------------------  ---------------------------
    Total                                      4.142ns (3.414ns logic, 0.728ns route)
                                                       (82.4% logic, 17.6% route)

--------------------------------------------------------------------------------
Slack:                  14.054ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_4 (FF)
  Destination:          USB_StreamData(4) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.158ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    R10.OTCLK1           net (fanout=36)       0.785   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.158ns (-2.273ns logic, 2.115ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_4 to USB_StreamData(4)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.PAD              Tiockp                2.104   USB_StreamData(4)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_4
                                                       USB_StreamData_4_OBUFT
                                                       USB_StreamData(4)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(5)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(5)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.803ns.
--------------------------------------------------------------------------------
Slack:                  11.197ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(5) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.993ns (Levels of Logic = 2)
  Clock Path Delay:     -0.190ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X43Y0.CLK      net (fanout=36)       0.753   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.190ns (-2.273ns logic, 2.083ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(5)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X43Y0.G1       net (fanout=7)        0.936   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X43Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    P10.T1               net (fanout=16)       0.643   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    P10.PAD              Tiotp                 2.309   USB_StreamData(5)
                                                       USB_StreamData_5_OBUFT
                                                       USB_StreamData(5)
    -------------------------------------------------  ---------------------------
    Total                                      4.993ns (3.414ns logic, 1.579ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------
Slack:                  11.781ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(5) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.430ns (Levels of Logic = 2)
  Clock Path Delay:     -0.211ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X42Y3.CLK      net (fanout=36)       0.732   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.211ns (-2.273ns logic, 2.062ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(5)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y3.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X43Y0.G3       net (fanout=2)        0.373   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X43Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    P10.T1               net (fanout=16)       0.643   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    P10.PAD              Tiotp                 2.309   USB_StreamData(5)
                                                       USB_StreamData_5_OBUFT
                                                       USB_StreamData(5)
    -------------------------------------------------  ---------------------------
    Total                                      4.430ns (3.414ns logic, 1.016ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------
Slack:                  14.054ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_5 (FF)
  Destination:          USB_StreamData(5) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.158ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    P10.OTCLK1           net (fanout=36)       0.785   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.158ns (-2.273ns logic, 2.115ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_5 to USB_StreamData(5)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P10.PAD              Tiockp                2.104   USB_StreamData(5)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_5
                                                       USB_StreamData_5_OBUFT
                                                       USB_StreamData(5)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(6)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(6)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.863ns.
--------------------------------------------------------------------------------
Slack:                  11.137ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(6) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.053ns (Levels of Logic = 2)
  Clock Path Delay:     -0.190ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X43Y0.CLK      net (fanout=36)       0.753   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.190ns (-2.273ns logic, 2.083ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(6)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X43Y0.G1       net (fanout=7)        0.936   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X43Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    N11.T1               net (fanout=16)       0.703   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    N11.PAD              Tiotp                 2.309   USB_StreamData(6)
                                                       USB_StreamData_6_OBUFT
                                                       USB_StreamData(6)
    -------------------------------------------------  ---------------------------
    Total                                      5.053ns (3.414ns logic, 1.639ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------
Slack:                  11.721ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(6) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.490ns (Levels of Logic = 2)
  Clock Path Delay:     -0.211ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X42Y3.CLK      net (fanout=36)       0.732   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.211ns (-2.273ns logic, 2.062ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(6)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y3.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X43Y0.G3       net (fanout=2)        0.373   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X43Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    N11.T1               net (fanout=16)       0.703   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    N11.PAD              Tiotp                 2.309   USB_StreamData(6)
                                                       USB_StreamData_6_OBUFT
                                                       USB_StreamData(6)
    -------------------------------------------------  ---------------------------
    Total                                      4.490ns (3.414ns logic, 1.076ns route)
                                                       (76.0% logic, 24.0% route)

--------------------------------------------------------------------------------
Slack:                  14.070ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_6 (FF)
  Destination:          USB_StreamData(6) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.174ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    N11.OTCLK1           net (fanout=36)       0.769   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.174ns (-2.273ns logic, 2.099ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_6 to USB_StreamData(6)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N11.PAD              Tiockp                2.104   USB_StreamData(6)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_6
                                                       USB_StreamData_6_OBUFT
                                                       USB_StreamData(6)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(7)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(7)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.253ns.
--------------------------------------------------------------------------------
Slack:                  10.747ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(7) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.443ns (Levels of Logic = 2)
  Clock Path Delay:     -0.190ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X43Y0.CLK      net (fanout=36)       0.753   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.190ns (-2.273ns logic, 2.083ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(7)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X43Y0.G1       net (fanout=7)        0.936   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X43Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    M11.T1               net (fanout=16)       1.093   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    M11.PAD              Tiotp                 2.309   USB_StreamData(7)
                                                       USB_StreamData_7_OBUFT
                                                       USB_StreamData(7)
    -------------------------------------------------  ---------------------------
    Total                                      5.443ns (3.414ns logic, 2.029ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack:                  11.331ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(7) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.880ns (Levels of Logic = 2)
  Clock Path Delay:     -0.211ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X42Y3.CLK      net (fanout=36)       0.732   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.211ns (-2.273ns logic, 2.062ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(7)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y3.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X43Y0.G3       net (fanout=2)        0.373   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X43Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    M11.T1               net (fanout=16)       1.093   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    M11.PAD              Tiotp                 2.309   USB_StreamData(7)
                                                       USB_StreamData_7_OBUFT
                                                       USB_StreamData(7)
    -------------------------------------------------  ---------------------------
    Total                                      4.880ns (3.414ns logic, 1.466ns route)
                                                       (70.0% logic, 30.0% route)

--------------------------------------------------------------------------------
Slack:                  14.070ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_7 (FF)
  Destination:          USB_StreamData(7) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.174ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    M11.OTCLK1           net (fanout=36)       0.769   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.174ns (-2.273ns logic, 2.099ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_7 to USB_StreamData(7)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M11.PAD              Tiockp                2.104   USB_StreamData(7)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_7
                                                       USB_StreamData_7_OBUFT
                                                       USB_StreamData(7)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(8)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(8)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.162ns.
--------------------------------------------------------------------------------
Slack:                  10.838ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(8) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.352ns (Levels of Logic = 2)
  Clock Path Delay:     -0.190ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X43Y0.CLK      net (fanout=36)       0.753   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.190ns (-2.273ns logic, 2.083ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(8)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X43Y0.G1       net (fanout=7)        0.936   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X43Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R12.T1               net (fanout=16)       1.002   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R12.PAD              Tiotp                 2.309   USB_StreamData(8)
                                                       USB_StreamData_8_OBUFT
                                                       USB_StreamData(8)
    -------------------------------------------------  ---------------------------
    Total                                      5.352ns (3.414ns logic, 1.938ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack:                  11.422ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(8) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.789ns (Levels of Logic = 2)
  Clock Path Delay:     -0.211ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X42Y3.CLK      net (fanout=36)       0.732   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.211ns (-2.273ns logic, 2.062ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(8)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y3.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X43Y0.G3       net (fanout=2)        0.373   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X43Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R12.T1               net (fanout=16)       1.002   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R12.PAD              Tiotp                 2.309   USB_StreamData(8)
                                                       USB_StreamData_8_OBUFT
                                                       USB_StreamData(8)
    -------------------------------------------------  ---------------------------
    Total                                      4.789ns (3.414ns logic, 1.375ns route)
                                                       (71.3% logic, 28.7% route)

--------------------------------------------------------------------------------
Slack:                  14.077ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_8 (FF)
  Destination:          USB_StreamData(8) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.181ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    R12.OTCLK1           net (fanout=36)       0.762   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.181ns (-2.273ns logic, 2.092ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_8 to USB_StreamData(8)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R12.PAD              Tiockp                2.104   USB_StreamData(8)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_8
                                                       USB_StreamData_8_OBUFT
                                                       USB_StreamData(8)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(9)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(9)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.253ns.
--------------------------------------------------------------------------------
Slack:                  10.747ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(9) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.443ns (Levels of Logic = 2)
  Clock Path Delay:     -0.190ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X43Y0.CLK      net (fanout=36)       0.753   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.190ns (-2.273ns logic, 2.083ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(9)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X43Y0.G1       net (fanout=7)        0.936   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X43Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    P12.T1               net (fanout=16)       1.093   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    P12.PAD              Tiotp                 2.309   USB_StreamData(9)
                                                       USB_StreamData_9_OBUFT
                                                       USB_StreamData(9)
    -------------------------------------------------  ---------------------------
    Total                                      5.443ns (3.414ns logic, 2.029ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack:                  11.331ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(9) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.880ns (Levels of Logic = 2)
  Clock Path Delay:     -0.211ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X42Y3.CLK      net (fanout=36)       0.732   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.211ns (-2.273ns logic, 2.062ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(9)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y3.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X43Y0.G3       net (fanout=2)        0.373   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X43Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    P12.T1               net (fanout=16)       1.093   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    P12.PAD              Tiotp                 2.309   USB_StreamData(9)
                                                       USB_StreamData_9_OBUFT
                                                       USB_StreamData(9)
    -------------------------------------------------  ---------------------------
    Total                                      4.880ns (3.414ns logic, 1.466ns route)
                                                       (70.0% logic, 30.0% route)

--------------------------------------------------------------------------------
Slack:                  14.077ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_9 (FF)
  Destination:          USB_StreamData(9) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.181ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    P12.OTCLK1           net (fanout=36)       0.762   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.181ns (-2.273ns logic, 2.092ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_9 to USB_StreamData(9)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P12.PAD              Tiockp                2.104   USB_StreamData(9)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_9
                                                       USB_StreamData_9_OBUFT
                                                       USB_StreamData(9)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamFlags_n(0)" OFFSET = IN 7 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   3.926ns.
--------------------------------------------------------------------------------
Slack:                  3.074ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               USB_StreamFlags_n(0) (PAD)
  Destination:          Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty (FF)
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.906ns (Levels of Logic = 2)
  Clock Path Delay:     -1.020ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: USB_StreamFlags_n(0) to Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.672   USB_StreamFlags_n(0)
                                                       USB_StreamFlags_n(0)
                                                       USB_StreamFlags_n_0_IBUF
    SLICE_X35Y1.F3       net (fanout=2)        0.613   USB_StreamFlags_n_0_IBUF
    SLICE_X35Y1.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_not0001
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_not00011
    SLICE_X34Y1.CE       net (fanout=1)        0.618   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_not0001
    SLICE_X34Y1.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    -------------------------------------------------  ---------------------------
    Total                                      2.906ns (1.675ns logic, 1.231ns route)
                                                       (57.6% logic, 42.4% route)

  Minimum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.527   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.491   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.525   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.574   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.286   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X34Y1.CLK      net (fanout=36)       0.627   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.020ns (-2.712ns logic, 1.692ns route)

--------------------------------------------------------------------------------
Slack:                  3.869ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               USB_StreamFlags_n(0) (PAD)
  Destination:          Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty (FF)
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.111ns (Levels of Logic = 2)
  Clock Path Delay:     -1.020ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: USB_StreamFlags_n(0) to Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.672   USB_StreamFlags_n(0)
                                                       USB_StreamFlags_n(0)
                                                       USB_StreamFlags_n_0_IBUF
    SLICE_X34Y1.G2       net (fanout=2)        0.839   USB_StreamFlags_n_0_IBUF
    SLICE_X34Y1.CLK      Tgck                  0.600   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_mux00001
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    -------------------------------------------------  ---------------------------
    Total                                      2.111ns (1.272ns logic, 0.839ns route)
                                                       (60.3% logic, 39.7% route)

  Minimum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.527   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.491   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.525   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.574   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.286   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X34Y1.CLK      net (fanout=36)       0.627   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.020ns (-2.712ns logic, 1.692ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamFlags_n(1)" OFFSET = IN 7 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.511ns.
--------------------------------------------------------------------------------
Slack:                  1.489ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               USB_StreamFlags_n(1) (PAD)
  Destination:          Interfaces/INST_ZestSC1_Host/FX2FIFOFull (FF)
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      4.498ns (Levels of Logic = 2)
  Clock Path Delay:     -1.013ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: USB_StreamFlags_n(1) to Interfaces/INST_ZestSC1_Host/FX2FIFOFull
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 0.672   USB_StreamFlags_n(1)
                                                       USB_StreamFlags_n(1)
                                                       USB_StreamFlags_n_1_IBUF
    SLICE_X37Y0.F2       net (fanout=2)        1.632   USB_StreamFlags_n_1_IBUF
    SLICE_X37Y0.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/FX2FIFOFull
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOFull_not00011
    SLICE_X37Y0.CE       net (fanout=1)        1.191   Interfaces/INST_ZestSC1_Host/FX2FIFOFull_not0001
    SLICE_X37Y0.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/FX2FIFOFull
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOFull
    -------------------------------------------------  ---------------------------
    Total                                      4.498ns (1.675ns logic, 2.823ns route)
                                                       (37.2% logic, 62.8% route)

  Minimum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/FX2FIFOFull
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.527   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.491   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.525   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.574   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.286   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X37Y0.CLK      net (fanout=36)       0.634   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.013ns (-2.712ns logic, 1.699ns route)

--------------------------------------------------------------------------------
Slack:                  3.179ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               USB_StreamFlags_n(1) (PAD)
  Destination:          Interfaces/INST_ZestSC1_Host/FX2FIFOFull (FF)
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.808ns (Levels of Logic = 2)
  Clock Path Delay:     -1.013ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: USB_StreamFlags_n(1) to Interfaces/INST_ZestSC1_Host/FX2FIFOFull
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 0.672   USB_StreamFlags_n(1)
                                                       USB_StreamFlags_n(1)
                                                       USB_StreamFlags_n_1_IBUF
    SLICE_X37Y0.G2       net (fanout=2)        1.586   USB_StreamFlags_n_1_IBUF
    SLICE_X37Y0.CLK      Tgck                  0.550   Interfaces/INST_ZestSC1_Host/FX2FIFOFull
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOFull_mux00001
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOFull
    -------------------------------------------------  ---------------------------
    Total                                      2.808ns (1.222ns logic, 1.586ns route)
                                                       (43.5% logic, 56.5% route)

  Minimum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/FX2FIFOFull
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.527   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.491   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.525   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.574   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.286   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X37Y0.CLK      net (fanout=36)       0.634   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.013ns (-2.712ns logic, 1.699ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamSLOE_n" OFFSET = OUT 8 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.667ns.
--------------------------------------------------------------------------------
Slack:                  3.333ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamRead (FF)
  Destination:          USB_StreamSLOE_n (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      4.878ns (Levels of Logic = 2)
  Clock Path Delay:     -0.211ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamRead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X43Y3.CLK      net (fanout=36)       0.732   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.211ns (-2.273ns logic, 2.062ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamRead to USB_StreamSLOE_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y3.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamRead
                                                       Interfaces/INST_ZestSC1_Host/StreamRead
    SLICE_X38Y1.G1       net (fanout=3)        0.850   Interfaces/INST_ZestSC1_Host/StreamRead
    SLICE_X38Y1.Y        Tilo                  0.529   USB_StreamFIFOADDR_1_OBUF
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamSLOE_n1
    N8.O1                net (fanout=2)        0.316   USB_StreamFIFOADDR_1_OBUF
    N8.PAD               Tioop                 2.557   USB_StreamSLOE_n
                                                       USB_StreamSLOE_n_OBUF
                                                       USB_StreamSLOE_n
    -------------------------------------------------  ---------------------------
    Total                                      4.878ns (3.712ns logic, 1.166ns route)
                                                       (76.1% logic, 23.9% route)

--------------------------------------------------------------------------------
Slack:                  3.458ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/ReadCycle (FF)
  Destination:          USB_StreamSLOE_n (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      4.747ns (Levels of Logic = 2)
  Clock Path Delay:     -0.205ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/ReadCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X34Y0.CLK      net (fanout=36)       0.738   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.205ns (-2.273ns logic, 2.068ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/ReadCycle to USB_StreamSLOE_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/ReadCycle
                                                       Interfaces/INST_ZestSC1_Host/ReadCycle
    SLICE_X38Y1.G4       net (fanout=4)        0.719   Interfaces/INST_ZestSC1_Host/ReadCycle
    SLICE_X38Y1.Y        Tilo                  0.529   USB_StreamFIFOADDR_1_OBUF
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamSLOE_n1
    N8.O1                net (fanout=2)        0.316   USB_StreamFIFOADDR_1_OBUF
    N8.PAD               Tioop                 2.557   USB_StreamSLOE_n
                                                       USB_StreamSLOE_n_OBUF
                                                       USB_StreamSLOE_n
    -------------------------------------------------  ---------------------------
    Total                                      4.747ns (3.712ns logic, 1.035ns route)
                                                       (78.2% logic, 21.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamSLRD_n" OFFSET = OUT 8 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.409ns.
--------------------------------------------------------------------------------
Slack:                  2.591ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/ReadCycle (FF)
  Destination:          USB_StreamSLRD_n (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      5.614ns (Levels of Logic = 3)
  Clock Path Delay:     -0.205ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/ReadCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X34Y0.CLK      net (fanout=36)       0.738   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.205ns (-2.273ns logic, 2.068ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/ReadCycle to USB_StreamSLRD_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/ReadCycle
                                                       Interfaces/INST_ZestSC1_Host/ReadCycle
    SLICE_X34Y0.G4       net (fanout=4)        0.397   Interfaces/INST_ZestSC1_Host/ReadCycle
    SLICE_X34Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/ReadCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamSLRD_n_SW0
    SLICE_X35Y1.G1       net (fanout=2)        0.308   N305
    SLICE_X35Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_not0001
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamSLRD_n
    P5.O1                net (fanout=2)        0.718   USB_StreamSLRD_n_OBUF
    P5.PAD               Tioop                 2.557   USB_StreamSLRD_n
                                                       USB_StreamSLRD_n_OBUF
                                                       USB_StreamSLRD_n
    -------------------------------------------------  ---------------------------
    Total                                      5.614ns (4.191ns logic, 1.423ns route)
                                                       (74.7% logic, 25.3% route)

--------------------------------------------------------------------------------
Slack:                  2.700ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/FIFOInWriteCount_3 (FF)
  Destination:          USB_StreamSLRD_n (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      5.500ns (Levels of Logic = 2)
  Clock Path Delay:     -0.200ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/FIFOInWriteCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X39Y1.CLK      net (fanout=36)       0.743   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.200ns (-2.273ns logic, 2.073ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/FIFOInWriteCount_3 to USB_StreamSLRD_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/FIFOInWriteCount(3)
                                                       Interfaces/INST_ZestSC1_Host/FIFOInWriteCount_3
    SLICE_X35Y1.G2       net (fanout=8)        1.120   Interfaces/INST_ZestSC1_Host/FIFOInWriteCount(3)
    SLICE_X35Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_not0001
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamSLRD_n
    P5.O1                net (fanout=2)        0.718   USB_StreamSLRD_n_OBUF
    P5.PAD               Tioop                 2.557   USB_StreamSLRD_n
                                                       USB_StreamSLRD_n_OBUF
                                                       USB_StreamSLRD_n
    -------------------------------------------------  ---------------------------
    Total                                      5.500ns (3.662ns logic, 1.838ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------
Slack:                  2.850ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamRead (FF)
  Destination:          USB_StreamSLRD_n (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      5.361ns (Levels of Logic = 2)
  Clock Path Delay:     -0.211ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamRead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X43Y3.CLK      net (fanout=36)       0.732   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.211ns (-2.273ns logic, 2.062ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamRead to USB_StreamSLRD_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y3.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamRead
                                                       Interfaces/INST_ZestSC1_Host/StreamRead
    SLICE_X35Y1.G4       net (fanout=3)        0.981   Interfaces/INST_ZestSC1_Host/StreamRead
    SLICE_X35Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_not0001
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamSLRD_n
    P5.O1                net (fanout=2)        0.718   USB_StreamSLRD_n_OBUF
    P5.PAD               Tioop                 2.557   USB_StreamSLRD_n
                                                       USB_StreamSLRD_n_OBUF
                                                       USB_StreamSLRD_n
    -------------------------------------------------  ---------------------------
    Total                                      5.361ns (3.662ns logic, 1.699ns route)
                                                       (68.3% logic, 31.7% route)

--------------------------------------------------------------------------------
Slack:                  3.397ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty (FF)
  Destination:          USB_StreamSLRD_n (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      4.808ns (Levels of Logic = 2)
  Clock Path Delay:     -0.205ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X34Y1.CLK      net (fanout=36)       0.738   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.205ns (-2.273ns logic, 2.068ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty to USB_StreamSLRD_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y1.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    SLICE_X35Y1.G3       net (fanout=7)        0.428   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    SLICE_X35Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_not0001
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamSLRD_n
    P5.O1                net (fanout=2)        0.718   USB_StreamSLRD_n_OBUF
    P5.PAD               Tioop                 2.557   USB_StreamSLRD_n
                                                       USB_StreamSLRD_n_OBUF
                                                       USB_StreamSLRD_n
    -------------------------------------------------  ---------------------------
    Total                                      4.808ns (3.662ns logic, 1.146ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamSLWR_n" OFFSET = OUT 8 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.646ns.
--------------------------------------------------------------------------------
Slack:                  3.354ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamSLWR_n (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      4.836ns (Levels of Logic = 1)
  Clock Path Delay:     -0.190ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X43Y0.CLK      net (fanout=36)       0.753   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.190ns (-2.273ns logic, 2.083ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamSLWR_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    R6.O1                net (fanout=7)        1.653   Interfaces/INST_ZestSC1_Host/WriteCycle
    R6.PAD               Tioop                 2.557   USB_StreamSLWR_n
                                                       USB_StreamSLWR_n_OBUF
                                                       USB_StreamSLWR_n
    -------------------------------------------------  ---------------------------
    Total                                      4.836ns (3.183ns logic, 1.653ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "S_A_GRP" OFFSET = OUT 16 ns AFTER COMP 
"USB_RegCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_StreamCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_StreamCLK                   |     20.800ns|      8.700ns|      6.536ns|            0|            0|            0|          642|
| TS_Interfaces_INST_ZestSC1_Hos|     20.800ns|      6.536ns|          N/A|            0|            0|          642|            0|
| t_StreamCLKFB                 |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_RegCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_RegCLK                      |     20.000ns|      5.987ns|     19.879ns|            0|            0|            0|      5332022|
| TS_Interfaces_INST_ZestSC1_Hos|     20.000ns|      8.993ns|     19.879ns|            0|            0|         1637|      5330385|
| t_RegCLKFB                    |             |             |             |             |             |             |             |
|  TS_Interfaces_INST_SRAM_SramC|     20.000ns|      1.316ns|          N/A|            0|            0|            0|            0|
|  lkOut                        |             |             |             |             |             |             |             |
|  TS_LeonTheProfessional_clkgen|     28.000ns|     27.831ns|          N/A|            0|            0|      5330385|            0|
|  0_xc3s_v_clk0B               |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock USB_StreamCLK
--------------------+------------+------------+--------------------------------------+--------+
                    |Max Setup to|Max Hold to |                                      | Clock  |
Source              | clk (edge) | clk (edge) |Internal Clock(s)                     | Phase  |
--------------------+------------+------------+--------------------------------------+--------+
USB_StreamFlags_n(0)|    3.926(R)|   -1.496(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamFlags_n(1)|    5.511(R)|   -2.046(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
--------------------+------------+------------+--------------------------------------+--------+

Clock USB_StreamCLK to Pad
------------------+------------+--------------------------------------+--------+
                  | clk (edge) |                                      | Clock  |
Destination       |   to PAD   |Internal Clock(s)                     | Phase  |
------------------+------------+--------------------------------------+--------+
USB_StreamData(0) |    5.477(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(1) |    5.793(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(2) |    5.490(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(3) |    4.943(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(4) |    4.515(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(5) |    4.803(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(6) |    4.863(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(7) |    5.253(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(8) |    5.162(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(9) |    5.253(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(10)|    5.896(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(11)|    6.613(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(12)|    4.515(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(13)|    5.896(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(14)|    5.729(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(15)|    6.041(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamSLOE_n  |    4.667(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamSLRD_n  |    5.409(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamSLWR_n  |    4.646(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
------------------+------------+--------------------------------------+--------+

Clock to Setup on destination clock USB_RegCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USB_RegCLK     |   27.831|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock USB_StreamCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USB_StreamCLK  |    6.536|         |         |         |
---------------+---------+---------+---------+---------+

COMP "USB_StreamData(0)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(0)                              |        5.477|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(1)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(1)                              |        5.793|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(10)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(10)                             |        5.896|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(11)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(11)                             |        6.613|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(12)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(12)                             |        4.515|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(13)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(13)                             |        5.896|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(14)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(14)                             |        5.729|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(15)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(15)                             |        6.041|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(2)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(2)                              |        5.490|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(3)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(3)                              |        4.943|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(4)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(4)                              |        4.515|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(5)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(5)                              |        4.803|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(6)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(6)                              |        4.863|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(7)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(7)                              |        5.253|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(8)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(8)                              |        5.162|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(9)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(9)                              |        5.253|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamSLOE_n" OFFSET = OUT 8 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamSLOE_n                               |        4.667|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamSLRD_n" OFFSET = OUT 8 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamSLRD_n                               |        5.409|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamSLWR_n" OFFSET = OUT 8 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamSLWR_n                               |        4.646|         0.000|
-----------------------------------------------+-------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5332723 paths, 0 nets, and 38869 connections

Design statistics:
   Minimum period:  27.831ns{1}   (Maximum frequency:  35.931MHz)
   Minimum input required time before clock:   5.511ns
   Minimum output required time after clock:   6.613ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar  8 17:52:05 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 442 MB



