

================================================================
== Vitis HLS Report for 'load_layer_params_from_DRAM'
================================================================
* Date:           Mon Mar 27 21:27:24 2023

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      613|      613|  6.130 us|  6.130 us|  613|  613|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                           Loop Name                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH  |      590|      590|         4|          1|          1|   588|       yes|
        |- BIAS                                                        |        4|        4|         2|          1|          1|     4|       yes|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    481|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     63|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    301|    -|
|Register         |        -|    -|     406|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     406|    877|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+---+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+---------------------+---------+----+---+----+-----+
    |mul_6ns_10ns_15_1_1_U1  |mul_6ns_10ns_15_1_1  |        0|   0|  0|  63|    0|
    +------------------------+---------------------+---------+----+---+----+-----+
    |Total                   |                     |        0|   0|  0|  63|    0|
    +------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln73_1_fu_377_p2               |         +|   0|  0|  13|          10|           1|
    |add_ln73_fu_409_p2                 |         +|   0|  0|  11|           3|           1|
    |add_ln76_1_fu_395_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln76_fu_484_p2                 |         +|   0|  0|  10|           2|           1|
    |add_ln79_1_fu_577_p2               |         +|   0|  0|  14|           6|           1|
    |add_ln79_fu_538_p2                 |         +|   0|  0|  11|           3|           1|
    |add_ln82_fu_571_p2                 |         +|   0|  0|  11|           3|           1|
    |add_ln84_1_fu_614_p2               |         +|   0|  0|  10|          61|          61|
    |add_ln84_2_fu_643_p2               |         +|   0|  0|  10|          10|          10|
    |add_ln84_fu_515_p2                 |         +|   0|  0|  14|           7|           7|
    |add_ln91_fu_710_p2                 |         +|   0|  0|  11|           3|           1|
    |empty_35_fu_351_p2                 |         +|   0|  0|  71|          64|          64|
    |empty_38_fu_665_p2                 |         +|   0|  0|  71|          64|          64|
    |sub_ln84_1_fu_605_p2               |         -|   0|  0|  10|          61|          61|
    |sub_ln84_2_fu_635_p2               |         -|   0|  0|  10|          10|          10|
    |sub_ln84_fu_445_p2                 |         -|   0|  0|  14|           6|           6|
    |and_ln73_1_fu_478_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln73_fu_466_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln76_fu_532_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |icmp_ln73_fu_383_p2                |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln76_fu_389_p2                |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln79_fu_472_p2                |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln82_fu_460_p2                |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln91_fu_716_p2                |      icmp|   0|  0|   9|           3|           4|
    |or_ln76_1_fu_527_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln76_fu_490_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln79_1_fu_550_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln79_fu_544_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln73_1_fu_422_p3            |    select|   0|  0|   3|           1|           3|
    |select_ln73_fu_415_p3              |    select|   0|  0|   2|           1|           1|
    |select_ln76_1_fu_503_p3            |    select|   0|  0|   2|           1|           2|
    |select_ln76_2_fu_401_p3            |    select|   0|  0|   8|           1|           1|
    |select_ln76_fu_495_p3              |    select|   0|  0|   3|           1|           1|
    |select_ln79_1_fu_563_p3            |    select|   0|  0|   3|           1|           3|
    |select_ln79_2_fu_583_p3            |    select|   0|  0|   6|           1|           1|
    |select_ln79_fu_555_p3              |    select|   0|  0|   3|           1|           1|
    |select_ln96_1_fu_797_p3            |    select|   0|  0|  16|           1|          16|
    |select_ln96_2_fu_804_p3            |    select|   0|  0|  16|           1|          16|
    |select_ln96_3_fu_811_p3            |    select|   0|  0|  16|           1|          16|
    |select_ln96_fu_790_p3              |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    |xor_ln73_fu_455_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln76_fu_521_p2                 |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 481|         381|         417|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                |  106|         21|    1|         21|
    |ap_enable_reg_pp0_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |   14|          3|    1|          3|
    |ap_phi_mux_c_phi_fu_275_p4               |    9|          2|    2|          4|
    |ap_phi_mux_f_phi_fu_252_p4               |    9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten_phi_fu_287_p4  |    9|          2|    6|         12|
    |ap_phi_mux_kh_phi_fu_299_p4              |    9|          2|    3|          6|
    |ap_phi_mux_kw_phi_fu_311_p4              |    9|          2|    3|          6|
    |c_reg_271                                |    9|          2|    2|          4|
    |f_1_reg_319                              |    9|          2|    3|          6|
    |f_reg_248                                |    9|          2|    3|          6|
    |indvar_flatten13_reg_260                 |    9|          2|    8|         16|
    |indvar_flatten37_reg_237                 |    9|          2|   10|         20|
    |indvar_flatten_reg_283                   |    9|          2|    6|         12|
    |kh_reg_295                               |    9|          2|    3|          6|
    |kw_reg_307                               |    9|          2|    3|          6|
    |m_axi_wt_ARADDR                          |   14|          3|   64|        192|
    |m_axi_wt_ARLEN                           |   14|          3|   32|         96|
    |wt_blk_n_AR                              |    9|          2|    1|          2|
    |wt_blk_n_R                               |    9|          2|    1|          2|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  301|         64|  157|        430|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln82_reg_934                   |   3|   0|    3|          0|
    |add_ln84_reg_917                   |   7|   0|    7|          0|
    |ap_CS_fsm                          |  20|   0|   20|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |bias_buf16_07_fu_150               |  16|   0|   16|          0|
    |bias_buf2_05_fu_138                |  16|   0|   16|          0|
    |bias_buf3_04_fu_126                |  16|   0|   16|          0|
    |bias_buf_06_fu_142                 |  16|   0|   16|          0|
    |c_reg_271                          |   2|   0|    2|          0|
    |empty_reg_847                      |  15|   0|   15|          0|
    |f_1_reg_319                        |   3|   0|    3|          0|
    |f_reg_248                          |   3|   0|    3|          0|
    |icmp_ln73_reg_888                  |   1|   0|    1|          0|
    |icmp_ln76_reg_892                  |   1|   0|    1|          0|
    |indvar_flatten13_reg_260           |   8|   0|    8|          0|
    |indvar_flatten37_reg_237           |  10|   0|   10|          0|
    |indvar_flatten_reg_283             |   6|   0|    6|          0|
    |kh_reg_295                         |   3|   0|    3|          0|
    |kw_reg_307                         |   3|   0|    3|          0|
    |select_ln73_1_reg_907              |   3|   0|    3|          0|
    |select_ln76_1_reg_912              |   2|   0|    2|          0|
    |select_ln79_1_reg_928              |   3|   0|    3|          0|
    |select_ln79_2_reg_939              |   6|   0|    6|          0|
    |select_ln79_reg_923                |   3|   0|    3|          0|
    |select_ln79_reg_923_pp0_iter2_reg  |   3|   0|    3|          0|
    |trunc_ln84_1_reg_949               |   7|   0|    7|          0|
    |trunc_ln84_reg_944                 |  10|   0|   10|          0|
    |trunc_ln93_reg_1026                |   2|   0|    2|          0|
    |write_flag11_0_fu_134              |   1|   0|    1|          0|
    |write_flag4_0_fu_154               |   1|   0|    1|          0|
    |write_flag8_0_fu_146               |   1|   0|    1|          0|
    |write_flag_0_fu_130                |   1|   0|    1|          0|
    |wt_addr_1_reg_1011                 |  64|   0|   64|          0|
    |wt_addr_read_reg_954               |  16|   0|   16|          0|
    |wt_addr_reg_852                    |  64|   0|   64|          0|
    |icmp_ln73_reg_888                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 406|  32|  343|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+---------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  load_layer_params_from_DRAM|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  load_layer_params_from_DRAM|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  load_layer_params_from_DRAM|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  load_layer_params_from_DRAM|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  load_layer_params_from_DRAM|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  load_layer_params_from_DRAM|  return value|
|ap_return_0          |  out|   16|  ap_ctrl_hs|  load_layer_params_from_DRAM|  return value|
|ap_return_1          |  out|   16|  ap_ctrl_hs|  load_layer_params_from_DRAM|  return value|
|ap_return_2          |  out|   16|  ap_ctrl_hs|  load_layer_params_from_DRAM|  return value|
|ap_return_3          |  out|   16|  ap_ctrl_hs|  load_layer_params_from_DRAM|  return value|
|m_axi_wt_AWVALID     |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_AWREADY     |   in|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_AWADDR      |  out|   64|       m_axi|                           wt|       pointer|
|m_axi_wt_AWID        |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_AWLEN       |  out|   32|       m_axi|                           wt|       pointer|
|m_axi_wt_AWSIZE      |  out|    3|       m_axi|                           wt|       pointer|
|m_axi_wt_AWBURST     |  out|    2|       m_axi|                           wt|       pointer|
|m_axi_wt_AWLOCK      |  out|    2|       m_axi|                           wt|       pointer|
|m_axi_wt_AWCACHE     |  out|    4|       m_axi|                           wt|       pointer|
|m_axi_wt_AWPROT      |  out|    3|       m_axi|                           wt|       pointer|
|m_axi_wt_AWQOS       |  out|    4|       m_axi|                           wt|       pointer|
|m_axi_wt_AWREGION    |  out|    4|       m_axi|                           wt|       pointer|
|m_axi_wt_AWUSER      |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_WVALID      |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_WREADY      |   in|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_WDATA       |  out|   16|       m_axi|                           wt|       pointer|
|m_axi_wt_WSTRB       |  out|    2|       m_axi|                           wt|       pointer|
|m_axi_wt_WLAST       |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_WID         |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_WUSER       |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_ARVALID     |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_ARREADY     |   in|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_ARADDR      |  out|   64|       m_axi|                           wt|       pointer|
|m_axi_wt_ARID        |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_ARLEN       |  out|   32|       m_axi|                           wt|       pointer|
|m_axi_wt_ARSIZE      |  out|    3|       m_axi|                           wt|       pointer|
|m_axi_wt_ARBURST     |  out|    2|       m_axi|                           wt|       pointer|
|m_axi_wt_ARLOCK      |  out|    2|       m_axi|                           wt|       pointer|
|m_axi_wt_ARCACHE     |  out|    4|       m_axi|                           wt|       pointer|
|m_axi_wt_ARPROT      |  out|    3|       m_axi|                           wt|       pointer|
|m_axi_wt_ARQOS       |  out|    4|       m_axi|                           wt|       pointer|
|m_axi_wt_ARREGION    |  out|    4|       m_axi|                           wt|       pointer|
|m_axi_wt_ARUSER      |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_RVALID      |   in|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_RREADY      |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_RDATA       |   in|   16|       m_axi|                           wt|       pointer|
|m_axi_wt_RLAST       |   in|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_RID         |   in|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_RUSER       |   in|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_RRESP       |   in|    2|       m_axi|                           wt|       pointer|
|m_axi_wt_BVALID      |   in|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_BREADY      |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_BRESP       |   in|    2|       m_axi|                           wt|       pointer|
|m_axi_wt_BID         |   in|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_BUSER       |   in|    1|       m_axi|                           wt|       pointer|
|weight_buf_address0  |  out|   10|   ap_memory|                   weight_buf|         array|
|weight_buf_ce0       |  out|    1|   ap_memory|                   weight_buf|         array|
|weight_buf_we0       |  out|    1|   ap_memory|                   weight_buf|         array|
|weight_buf_d0        |  out|   16|   ap_memory|                   weight_buf|         array|
|p_read               |   in|   16|     ap_none|                       p_read|        scalar|
|p_read1              |   in|   16|     ap_none|                      p_read1|        scalar|
|p_read2              |   in|   16|     ap_none|                      p_read2|        scalar|
|p_read3              |   in|   16|     ap_none|                      p_read3|        scalar|
|weights              |   in|   64|     ap_none|                      weights|        scalar|
|bias                 |   in|   64|     ap_none|                         bias|        scalar|
|kernel_group_offset  |   in|    4|     ap_none|          kernel_group_offset|        scalar|
+---------------------+-----+-----+------------+-----------------------------+--------------+

