iverilog main.v uart.v bin2bcd.v main_tb.v
vvp a.out
