$date
	Sat May 10 16:54:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module module_deco_tecladohex_tb $end
$var wire 1 ! rdy $end
$var wire 4 " num [3:0] $end
$var reg 4 # col [3:0] $end
$var reg 4 $ fila [3:0] $end
$var reg 1 % tecla $end
$scope module uut $end
$var wire 4 & col [3:0] $end
$var wire 4 ' fila [3:0] $end
$var wire 1 % tecla $end
$var reg 4 ( num [3:0] $end
$var reg 1 ! rdy $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0 '
b0 &
0%
b0 $
b0 #
b0 "
0!
$end
#10
b1 "
b1 (
1!
1%
b1 #
b1 &
b1 $
b1 '
#20
b10 "
b10 (
b10 #
b10 &
#30
b11 "
b11 (
b100 #
b100 &
#40
b1010 "
b1010 (
b1000 #
b1000 &
#50
b100 "
b100 (
b1 #
b1 &
b10 $
b10 '
#60
b101 "
b101 (
b10 #
b10 &
#70
b110 "
b110 (
b100 #
b100 &
#80
b1011 "
b1011 (
b1000 #
b1000 &
#90
b111 "
b111 (
b1 #
b1 &
b100 $
b100 '
#100
b1000 "
b1000 (
b10 #
b10 &
#110
b1001 "
b1001 (
b100 #
b100 &
#120
b1100 "
b1100 (
b1000 #
b1000 &
#130
b1110 "
b1110 (
b1 #
b1 &
b1000 $
b1000 '
#140
b0 "
b0 (
b10 #
b10 &
#150
b1111 "
b1111 (
b100 #
b100 &
#160
b1101 "
b1101 (
b1000 #
b1000 &
#170
0!
b0 "
b0 (
0%
b0 #
b0 &
b0 $
b0 '
#180
0!
1%
b1 $
b1 '
#190
0%
b1 #
b1 &
#200
0!
1%
b10 #
b10 &
b0 $
b0 '
#210
