<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2025.1.1</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>6.715</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>6.715</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>6.715</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>3.285</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>3.285</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>3.285</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>3.285</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>52</BRAM>
      <CLB>0</CLB>
      <DSP>2</DSP>
      <FF>23336</FF>
      <LATCH>0</LATCH>
      <LUT>21389</LUT>
      <SRL>733</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>432</BRAM>
      <CLB>0</CLB>
      <DSP>360</DSP>
      <FF>141120</FF>
      <LUT>70560</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="top_kernel" DISPNAME="inst" RTLNAME="top_kernel">
      <SubModules count="24">A_m_axi_U C_m_axi_U control_s_axi_U denom_row_U grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_659 grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684 grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_786 grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918 top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U</SubModules>
      <Resources BRAM="52" DSP="2" FF="23336" LUT="21389"/>
      <LocalResources FF="151" LUT="1"/>
    </RtlModule>
    <RtlModule CELL="inst/A_m_axi_U" DEPTH="1" TYPE="resource" MODULENAME="A_m_axi" DISPNAME="A_m_axi_U" RTLNAME="top_kernel_A_m_axi">
      <Resources BRAM="2" FF="753" LUT="569"/>
      <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="A" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="A_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/C_m_axi_U" DEPTH="1" TYPE="resource" MODULENAME="C_m_axi" DISPNAME="C_m_axi_U" RTLNAME="top_kernel_C_m_axi">
      <Resources BRAM="1" FF="971" LUT="761"/>
      <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="C" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="C_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/control_s_axi_U" DEPTH="1" TYPE="resource" MODULENAME="control_s_axi" DISPNAME="control_s_axi_U" RTLNAME="top_kernel_control_s_axi">
      <Resources FF="181" LUT="164"/>
      <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/denom_row_U" DEPTH="1" TYPE="resource" MODULENAME="denom_row_RAM_1P_BRAM_1R1W" DISPNAME="denom_row_U" RTLNAME="top_kernel_denom_row_RAM_1P_BRAM_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="denom_row_U" SOURCE="" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="denom_row" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_659" DEPTH="1" TYPE="function" MODULENAME="top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3" DISPNAME="grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_659" RTLNAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="84" LUT="139"/>
      <LocalResources FF="82" LUT="116"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_659/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="top_kernel_flow_control_loop_pipe_sequential_init"/>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684" DEPTH="1" TYPE="function" MODULENAME="top_kernel_Pipeline_VITIS_LOOP_59_4" DISPNAME="grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684" RTLNAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_59_4">
      <SubModules count="9">flow_control_loop_pipe_sequential_init_U sdiv_38ns_24s_38_42_1_U12 sdiv_38ns_24s_38_42_1_U13 sdiv_38ns_24s_38_42_1_U14 sdiv_38ns_24s_38_42_1_U15 sdiv_38ns_24s_38_42_1_U16 sdiv_38ns_24s_38_42_1_U17 sdiv_38ns_24s_38_42_1_U18 sdiv_38ns_24s_38_42_1_U19</SubModules>
      <Resources FF="19923" LUT="18904"/>
      <LocalResources FF="1642" LUT="1337"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="top_kernel_flow_control_loop_pipe_sequential_init"/>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/sdiv_38ns_24s_38_42_1_U12" DEPTH="2" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_1" DISPNAME="sdiv_38ns_24s_38_42_1_U12" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_1">
      <Resources FF="2277" LUT="2152"/>
      <LocalResources FF="38" LUT="957"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_59_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U12" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln71" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/sdiv_38ns_24s_38_42_1_U13" DEPTH="2" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_1" DISPNAME="sdiv_38ns_24s_38_42_1_U13" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_1">
      <Resources FF="2277" LUT="2152"/>
      <LocalResources FF="38" LUT="957"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_59_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U13" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln71_1" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/sdiv_38ns_24s_38_42_1_U14" DEPTH="2" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_1" DISPNAME="sdiv_38ns_24s_38_42_1_U14" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_1">
      <Resources FF="2277" LUT="2152"/>
      <LocalResources FF="38" LUT="957"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_59_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U14" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln71_2" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/sdiv_38ns_24s_38_42_1_U15" DEPTH="2" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_1" DISPNAME="sdiv_38ns_24s_38_42_1_U15" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_1">
      <Resources FF="2277" LUT="2152"/>
      <LocalResources FF="38" LUT="957"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_59_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U15" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln71_3" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/sdiv_38ns_24s_38_42_1_U16" DEPTH="2" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_1" DISPNAME="sdiv_38ns_24s_38_42_1_U16" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_1">
      <Resources FF="2277" LUT="2152"/>
      <LocalResources FF="38" LUT="957"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_59_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U16" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln71_4" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/sdiv_38ns_24s_38_42_1_U17" DEPTH="2" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_1" DISPNAME="sdiv_38ns_24s_38_42_1_U17" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_1">
      <Resources FF="2277" LUT="2151"/>
      <LocalResources FF="38" LUT="956"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_59_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U17" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln71_5" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/sdiv_38ns_24s_38_42_1_U18" DEPTH="2" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_1" DISPNAME="sdiv_38ns_24s_38_42_1_U18" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_1">
      <Resources FF="2340" LUT="2467"/>
      <LocalResources FF="63" LUT="1110"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_59_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U18" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln71_6" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/sdiv_38ns_24s_38_42_1_U19" DEPTH="2" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_1" DISPNAME="sdiv_38ns_24s_38_42_1_U19" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_1">
      <Resources FF="2277" LUT="2152"/>
      <LocalResources FF="38" LUT="957"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_59_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U19" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln71_7" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_786" DEPTH="1" TYPE="function" MODULENAME="top_kernel_Pipeline_VITIS_LOOP_78_6" DISPNAME="grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_786" RTLNAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_78_6">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="1097" LUT="327"/>
      <LocalResources FF="1095" LUT="306"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_786/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="top_kernel_flow_control_loop_pipe_sequential_init"/>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918" DEPTH="1" TYPE="function" MODULENAME="top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9" DISPNAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918" RTLNAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U mul_24s_24s_48_1_1_U248</SubModules>
      <Resources DSP="2" FF="176" LUT="238"/>
      <LocalResources FF="174" LUT="85"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="top_kernel_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="55"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248" DEPTH="2" TYPE="resource" MODULENAME="mul_24s_24s_48_1_1" DISPNAME="mul_24s_24s_48_1_1_U248" RTLNAME="top_kernel_mul_24s_24s_48_1_1">
      <Resources DSP="2" LUT="98"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U248" SOURCE="top.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U248" SOURCE="top.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_1" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W"/>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="6.553" DATAPATH_LOGIC_DELAY="4.440" DATAPATH_NET_DELAY="2.113" ENDPOINT_PIN="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/select_ln96_7_reg_1822_reg[0]/S" LOGIC_LEVELS="15" MAX_FANOUT="25" SLACK="3.285" STARTPOINT_PIN="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U/ram_reg_bram_0/CLKARDCLK">
      <CELL NAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product_i_65" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_sparsemux_9_3_24_1_1.v" LINE_NUMBER="54" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product_i_41" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.v" LINE_NUMBER="554" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/icmp_ln96_1_reg_1796[0]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel.v" LINE_NUMBER="890" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/icmp_ln96_1_reg_1796[0]_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.v" LINE_NUMBER="1331" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/and_ln96_3_reg_1801[0]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.v" LINE_NUMBER="1243" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/select_ln96_7_reg_1822[23]_i_4" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.v" LINE_NUMBER="1403" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/select_ln96_7_reg_1822[23]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/select_ln96_7_reg_1822_reg[0]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.v" LINE_NUMBER="991" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U mul_24s_24s_48_1_1_U248 grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.553" DATAPATH_LOGIC_DELAY="4.440" DATAPATH_NET_DELAY="2.113" ENDPOINT_PIN="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/select_ln96_7_reg_1822_reg[10]/S" LOGIC_LEVELS="15" MAX_FANOUT="25" SLACK="3.285" STARTPOINT_PIN="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U/ram_reg_bram_0/CLKARDCLK">
      <CELL NAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product_i_65" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_sparsemux_9_3_24_1_1.v" LINE_NUMBER="54" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product_i_41" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.v" LINE_NUMBER="554" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/icmp_ln96_1_reg_1796[0]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel.v" LINE_NUMBER="890" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/icmp_ln96_1_reg_1796[0]_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.v" LINE_NUMBER="1331" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/and_ln96_3_reg_1801[0]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.v" LINE_NUMBER="1243" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/select_ln96_7_reg_1822[23]_i_4" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.v" LINE_NUMBER="1403" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/select_ln96_7_reg_1822[23]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/select_ln96_7_reg_1822_reg[10]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.v" LINE_NUMBER="991" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U mul_24s_24s_48_1_1_U248 grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.553" DATAPATH_LOGIC_DELAY="4.440" DATAPATH_NET_DELAY="2.113" ENDPOINT_PIN="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/select_ln96_7_reg_1822_reg[11]/S" LOGIC_LEVELS="15" MAX_FANOUT="25" SLACK="3.285" STARTPOINT_PIN="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U/ram_reg_bram_0/CLKARDCLK">
      <CELL NAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product_i_65" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_sparsemux_9_3_24_1_1.v" LINE_NUMBER="54" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product_i_41" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.v" LINE_NUMBER="554" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/icmp_ln96_1_reg_1796[0]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel.v" LINE_NUMBER="890" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/icmp_ln96_1_reg_1796[0]_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.v" LINE_NUMBER="1331" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/and_ln96_3_reg_1801[0]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.v" LINE_NUMBER="1243" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/select_ln96_7_reg_1822[23]_i_4" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.v" LINE_NUMBER="1403" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/select_ln96_7_reg_1822[23]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/select_ln96_7_reg_1822_reg[11]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.v" LINE_NUMBER="991" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U mul_24s_24s_48_1_1_U248 grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.553" DATAPATH_LOGIC_DELAY="4.440" DATAPATH_NET_DELAY="2.113" ENDPOINT_PIN="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/select_ln96_7_reg_1822_reg[12]/S" LOGIC_LEVELS="15" MAX_FANOUT="25" SLACK="3.285" STARTPOINT_PIN="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U/ram_reg_bram_0/CLKARDCLK">
      <CELL NAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product_i_65" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_sparsemux_9_3_24_1_1.v" LINE_NUMBER="54" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product_i_41" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.v" LINE_NUMBER="554" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/icmp_ln96_1_reg_1796[0]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel.v" LINE_NUMBER="890" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/icmp_ln96_1_reg_1796[0]_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.v" LINE_NUMBER="1331" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/and_ln96_3_reg_1801[0]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.v" LINE_NUMBER="1243" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/select_ln96_7_reg_1822[23]_i_4" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.v" LINE_NUMBER="1403" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/select_ln96_7_reg_1822[23]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/select_ln96_7_reg_1822_reg[12]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.v" LINE_NUMBER="991" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U mul_24s_24s_48_1_1_U248 grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.553" DATAPATH_LOGIC_DELAY="4.440" DATAPATH_NET_DELAY="2.113" ENDPOINT_PIN="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/select_ln96_7_reg_1822_reg[13]/S" LOGIC_LEVELS="15" MAX_FANOUT="25" SLACK="3.285" STARTPOINT_PIN="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U/ram_reg_bram_0/CLKARDCLK">
      <CELL NAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product_i_65" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_sparsemux_9_3_24_1_1.v" LINE_NUMBER="54" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product_i_41" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.v" LINE_NUMBER="554" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/icmp_ln96_1_reg_1796[0]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel.v" LINE_NUMBER="890" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/icmp_ln96_1_reg_1796[0]_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.v" LINE_NUMBER="1331" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/and_ln96_3_reg_1801[0]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.v" LINE_NUMBER="1243" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/select_ln96_7_reg_1822[23]_i_4" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.v" LINE_NUMBER="1403" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/select_ln96_7_reg_1822[23]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="mul_24s_24s_48_1_1_U248" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/select_ln96_7_reg_1822_reg[13]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.v" LINE_NUMBER="991" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U mul_24s_24s_48_1_1_U248 grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918</MODULE_INSTANCES>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/top_kernel_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/top_kernel_failfast_synth.rpt"/>
    <ReportFile TYPE="power" PATH="verilog/report/top_kernel_power_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/top_kernel_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/top_kernel_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/top_kernel_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/top_kernel_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Tue Feb 03 23:49:09 EST 2026"/>
    <item NAME="Version" VALUE="2025.1 (Build 6214317 on Sep 11 2025)"/>
    <item NAME="Project" VALUE="project_1"/>
    <item NAME="Solution" VALUE="hls (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynquplus"/>
    <item NAME="Target device" VALUE="xczu3eg-sbva484-1-e"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

