Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Nov 24 09:03:58 2024
| Host         : NORMANDI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.227        0.000                      0                  533        0.083        0.000                      0                  533        3.000        0.000                       0                   104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
clk                          {0.000 5.000}      10.000          100.000         
  clkfbout_clock_generator   {0.000 25.000}     50.000          20.000          
  video_clk_clock_generator  {0.000 7.692}      15.385          65.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                            3.000        0.000                       0                     1  
  clkfbout_clock_generator                                                                                                                                                    47.845        0.000                       0                     3  
  video_clk_clock_generator       10.227        0.000                      0                  533        0.083        0.000                      0                  533        6.712        0.000                       0                   100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                 
----------                 ----------                 --------                 
(none)                     clkfbout_clock_generator                              
(none)                     video_clk_clock_generator                             
(none)                                                video_clk_clock_generator  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_generator
  To Clock:  clkfbout_clock_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_generator
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clock_generator_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  video_clk_clock_generator
  To Clock:  video_clk_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack       10.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.227ns  (required time - arrival time)
  Source:                 video_generator_inst/pos_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_8/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.456ns (10.046%)  route 4.083ns (89.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 13.982 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.618    -0.922    video_generator_inst/video_clk
    SLICE_X68Y101        FDRE                                         r  video_generator_inst/pos_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  video_generator_inst/pos_y_reg[2]/Q
                         net (fo=24, routed)          4.083     3.617    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[10]
    RAMB36_X3Y22         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_8/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.618    13.982    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y22         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_8/CLKARDCLK
                         clock pessimism              0.560    14.542    
                         clock uncertainty           -0.132    14.410    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    13.844    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_8
  -------------------------------------------------------------------
                         required time                         13.844    
                         arrival time                          -3.617    
  -------------------------------------------------------------------
                         slack                                 10.227    

Slack (MET) :             10.251ns  (required time - arrival time)
  Source:                 video_generator_inst/pos_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 0.668ns (15.298%)  route 3.699ns (84.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 13.993 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.618    -0.922    video_generator_inst/video_clk
    SLICE_X66Y102        FDRE                                         r  video_generator_inst/pos_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.404 f  video_generator_inst/pos_y_reg[7]/Q
                         net (fo=36, routed)          2.821     2.417    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[15]
    SLICE_X81Y87         LUT1 (Prop_lut1_I0_O)        0.150     2.567 r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_0_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.877     3.445    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_0_ENARDEN_cooolgate_en_sig_1
    RAMB36_X3Y15         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.629    13.993    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y15         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_0/CLKARDCLK
                         clock pessimism              0.480    14.473    
                         clock uncertainty           -0.132    14.341    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    13.696    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_0
  -------------------------------------------------------------------
                         required time                         13.696    
                         arrival time                          -3.445    
  -------------------------------------------------------------------
                         slack                                 10.251    

Slack (MET) :             10.427ns  (required time - arrival time)
  Source:                 video_generator_inst/pos_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.670ns (15.998%)  route 3.518ns (84.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 13.990 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.618    -0.922    video_generator_inst/video_clk
    SLICE_X66Y102        FDRE                                         r  video_generator_inst/pos_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.404 f  video_generator_inst/pos_y_reg[7]/Q
                         net (fo=36, routed)          2.644     2.240    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[15]
    SLICE_X72Y85         LUT1 (Prop_lut1_I0_O)        0.152     2.392 r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_7_ENARDEN_cooolgate_en_gate_19/O
                         net (fo=1, routed)           0.874     3.266    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_7_ENARDEN_cooolgate_en_sig_10
    RAMB36_X2Y16         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.626    13.990    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X2Y16         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_7/CLKARDCLK
                         clock pessimism              0.480    14.470    
                         clock uncertainty           -0.132    14.338    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    13.693    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_7
  -------------------------------------------------------------------
                         required time                         13.693    
                         arrival time                          -3.266    
  -------------------------------------------------------------------
                         slack                                 10.427    

Slack (MET) :             10.496ns  (required time - arrival time)
  Source:                 video_generator_inst/pos_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.456ns (10.855%)  route 3.745ns (89.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 13.993 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.618    -0.922    video_generator_inst/video_clk
    SLICE_X68Y101        FDRE                                         r  video_generator_inst/pos_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  video_generator_inst/pos_y_reg[2]/Q
                         net (fo=24, routed)          3.745     3.279    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[10]
    RAMB36_X3Y15         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.629    13.993    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y15         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_0/CLKARDCLK
                         clock pessimism              0.480    14.473    
                         clock uncertainty           -0.132    14.341    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    13.775    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_0
  -------------------------------------------------------------------
                         required time                         13.775    
                         arrival time                          -3.279    
  -------------------------------------------------------------------
                         slack                                 10.496    

Slack (MET) :             10.540ns  (required time - arrival time)
  Source:                 video_generator_inst/pos_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 0.456ns (10.970%)  route 3.701ns (89.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 13.993 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.618    -0.922    video_generator_inst/video_clk
    SLICE_X69Y100        FDRE                                         r  video_generator_inst/pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  video_generator_inst/pos_x_reg[4]/Q
                         net (fo=25, routed)          3.701     3.235    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[4]
    RAMB36_X3Y15         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.629    13.993    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y15         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_0/CLKARDCLK
                         clock pessimism              0.480    14.473    
                         clock uncertainty           -0.132    14.341    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    13.775    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_0
  -------------------------------------------------------------------
                         required time                         13.775    
                         arrival time                          -3.235    
  -------------------------------------------------------------------
                         slack                                 10.540    

Slack (MET) :             10.553ns  (required time - arrival time)
  Source:                 video_generator_inst/pos_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 0.419ns (10.556%)  route 3.550ns (89.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 13.993 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.618    -0.922    video_generator_inst/video_clk
    SLICE_X69Y100        FDRE                                         r  video_generator_inst/pos_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y100        FDRE (Prop_fdre_C_Q)         0.419    -0.503 r  video_generator_inst/pos_x_reg[3]/Q
                         net (fo=24, routed)          3.550     3.047    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[3]
    RAMB36_X3Y15         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.629    13.993    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y15         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_0/CLKARDCLK
                         clock pessimism              0.480    14.473    
                         clock uncertainty           -0.132    14.341    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.741    13.600    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_0
  -------------------------------------------------------------------
                         required time                         13.600    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                 10.553    

Slack (MET) :             10.567ns  (required time - arrival time)
  Source:                 video_generator_inst/pos_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.419ns (10.594%)  route 3.536ns (89.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 13.993 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.618    -0.922    video_generator_inst/video_clk
    SLICE_X68Y101        FDRE                                         r  video_generator_inst/pos_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y101        FDRE (Prop_fdre_C_Q)         0.419    -0.503 r  video_generator_inst/pos_x_reg[7]/Q
                         net (fo=24, routed)          3.536     3.033    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[7]
    RAMB36_X3Y15         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.629    13.993    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y15         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_0/CLKARDCLK
                         clock pessimism              0.480    14.473    
                         clock uncertainty           -0.132    14.341    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.741    13.600    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_0
  -------------------------------------------------------------------
                         required time                         13.600    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                 10.567    

Slack (MET) :             10.568ns  (required time - arrival time)
  Source:                 video_generator_inst/pos_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_8/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.456ns (10.855%)  route 3.745ns (89.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 13.985 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.618    -0.922    video_generator_inst/video_clk
    SLICE_X68Y101        FDRE                                         r  video_generator_inst/pos_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  video_generator_inst/pos_y_reg[2]/Q
                         net (fo=24, routed)          3.745     3.279    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[10]
    RAMB36_X3Y21         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_8/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.621    13.985    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y21         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_8/CLKARDCLK
                         clock pessimism              0.560    14.545    
                         clock uncertainty           -0.132    14.413    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    13.847    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_8
  -------------------------------------------------------------------
                         required time                         13.847    
                         arrival time                          -3.279    
  -------------------------------------------------------------------
                         slack                                 10.568    

Slack (MET) :             10.655ns  (required time - arrival time)
  Source:                 video_generator_inst/pos_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 0.518ns (12.816%)  route 3.524ns (87.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 13.993 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.618    -0.922    video_generator_inst/video_clk
    SLICE_X66Y102        FDRE                                         r  video_generator_inst/pos_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.404 r  video_generator_inst/pos_y_reg[5]/Q
                         net (fo=24, routed)          3.524     3.120    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[13]
    RAMB36_X3Y15         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.629    13.993    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y15         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_0/CLKARDCLK
                         clock pessimism              0.480    14.473    
                         clock uncertainty           -0.132    14.341    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    13.775    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_0
  -------------------------------------------------------------------
                         required time                         13.775    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                 10.655    

Slack (MET) :             10.689ns  (required time - arrival time)
  Source:                 video_generator_inst/pos_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_0/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 0.456ns (11.376%)  route 3.552ns (88.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 13.993 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.618    -0.922    video_generator_inst/video_clk
    SLICE_X67Y100        FDRE                                         r  video_generator_inst/pos_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  video_generator_inst/pos_x_reg[1]/Q
                         net (fo=24, routed)          3.552     3.086    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[1]
    RAMB36_X3Y15         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_0/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.629    13.993    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y15         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_0/CLKARDCLK
                         clock pessimism              0.480    14.473    
                         clock uncertainty           -0.132    14.341    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    13.775    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_0
  -------------------------------------------------------------------
                         required time                         13.775    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                 10.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 video_generator_inst/pos_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.141ns (22.969%)  route 0.473ns (77.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.563    -0.601    video_generator_inst/video_clk
    SLICE_X69Y100        FDRE                                         r  video_generator_inst/pos_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  video_generator_inst/pos_x_reg[5]/Q
                         net (fo=24, routed)          0.473     0.013    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[5]
    RAMB36_X2Y19         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.910    -0.763    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X2Y19         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_1/CLKARDCLK
                         clock pessimism              0.509    -0.254    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.071    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_1
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 video_generator_inst/pos_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_10/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.128ns (23.862%)  route 0.408ns (76.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.563    -0.601    video_generator_inst/video_clk
    SLICE_X68Y101        FDRE                                         r  video_generator_inst/pos_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  video_generator_inst/pos_x_reg[7]/Q
                         net (fo=24, routed)          0.408    -0.065    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[7]
    RAMB36_X1Y19         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_10/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.882    -0.791    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X1Y19         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_10/CLKARDCLK
                         clock pessimism              0.509    -0.282    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.129    -0.153    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_10
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 video_generator_inst/pos_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_10/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.141ns (23.818%)  route 0.451ns (76.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.563    -0.601    video_generator_inst/video_clk
    SLICE_X67Y100        FDRE                                         r  video_generator_inst/pos_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  video_generator_inst/pos_x_reg[6]/Q
                         net (fo=24, routed)          0.451    -0.009    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[6]
    RAMB36_X1Y19         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_10/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.882    -0.791    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X1Y19         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_10/CLKARDCLK
                         clock pessimism              0.509    -0.282    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.099    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_10
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 video_generator_inst/pos_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_10/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.128ns (23.722%)  route 0.412ns (76.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.563    -0.601    video_generator_inst/video_clk
    SLICE_X68Y101        FDRE                                         r  video_generator_inst/pos_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  video_generator_inst/pos_y_reg[3]/Q
                         net (fo=24, routed)          0.412    -0.062    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[11]
    RAMB36_X1Y19         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_10/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.882    -0.791    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X1Y19         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_10/CLKARDCLK
                         clock pessimism              0.509    -0.282    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.130    -0.152    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_10
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 video_generator_inst/pos_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_10/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.128ns (23.384%)  route 0.419ns (76.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.563    -0.601    video_generator_inst/video_clk
    SLICE_X69Y100        FDRE                                         r  video_generator_inst/pos_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  video_generator_inst/pos_x_reg[3]/Q
                         net (fo=24, routed)          0.419    -0.054    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[3]
    RAMB36_X1Y19         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_10/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.882    -0.791    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X1Y19         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_10/CLKARDCLK
                         clock pessimism              0.509    -0.282    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.129    -0.153    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_10
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 video_generator_inst/pos_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_10/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.128ns (23.305%)  route 0.421ns (76.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.563    -0.601    video_generator_inst/video_clk
    SLICE_X68Y101        FDRE                                         r  video_generator_inst/pos_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  video_generator_inst/pos_y_reg[4]/Q
                         net (fo=25, routed)          0.421    -0.052    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[12]
    RAMB36_X1Y19         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_10/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.882    -0.791    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X1Y19         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_10/CLKARDCLK
                         clock pessimism              0.509    -0.282    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130    -0.152    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_10
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 video_generator_inst/pos_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_1/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.141ns (22.057%)  route 0.498ns (77.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.563    -0.601    video_generator_inst/video_clk
    SLICE_X67Y100        FDRE                                         r  video_generator_inst/pos_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  video_generator_inst/pos_x_reg[1]/Q
                         net (fo=24, routed)          0.498     0.038    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[1]
    RAMB36_X2Y19         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_1/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.910    -0.763    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X2Y19         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_1/CLKARDCLK
                         clock pessimism              0.509    -0.254    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.071    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_1
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 video_generator_inst/pos_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.141ns (22.039%)  route 0.499ns (77.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.563    -0.601    video_generator_inst/video_clk
    SLICE_X68Y101        FDRE                                         r  video_generator_inst/pos_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  video_generator_inst/pos_y_reg[1]/Q
                         net (fo=24, routed)          0.499     0.039    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[9]
    RAMB36_X2Y19         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.910    -0.763    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X2Y19         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_1/CLKARDCLK
                         clock pessimism              0.509    -0.254    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.071    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_1
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 video_generator_inst/pos_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_4/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.761%)  route 0.232ns (62.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.563    -0.601    video_generator_inst/video_clk
    SLICE_X67Y100        FDRE                                         r  video_generator_inst/pos_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  video_generator_inst/pos_x_reg[1]/Q
                         net (fo=24, routed)          0.232    -0.228    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[1]
    RAMB36_X1Y20         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_4/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.875    -0.798    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X1Y20         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_4/CLKARDCLK
                         clock pessimism              0.275    -0.523    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.340    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_4
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 video_generator_inst/pos_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.141ns (21.844%)  route 0.504ns (78.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.563    -0.601    video_generator_inst/video_clk
    SLICE_X67Y100        FDRE                                         r  video_generator_inst/pos_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  video_generator_inst/pos_x_reg[6]/Q
                         net (fo=24, routed)          0.504     0.044    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[6]
    RAMB36_X2Y19         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.910    -0.763    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X2Y19         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_1/CLKARDCLK
                         clock pessimism              0.509    -0.254    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.071    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_1
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         video_clk_clock_generator
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         15.385      12.493     RAMB36_X3Y15     video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y18     video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         15.385      12.493     RAMB36_X1Y18     video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         15.385      12.493     RAMB36_X3Y17     video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         15.385      12.493     RAMB36_X1Y16     video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y20     video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         15.385      12.493     RAMB36_X1Y20     video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         15.385      12.493     RAMB36_X1Y23     video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y22     video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y16     video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_7/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y101    color_gen.ROM_HS_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y101    color_gen.ROM_HS_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y101    color_gen.ROM_VS_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y101    color_gen.ROM_VS_reg[1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y101    VGA_B_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y101    VGA_B_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y100    VGA_B_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y100    VGA_B_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y100    VGA_B_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y100    VGA_B_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y101    color_gen.ROM_HS_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y101    color_gen.ROM_HS_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y101    color_gen.ROM_VS_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y101    color_gen.ROM_VS_reg[1]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y101    VGA_B_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y101    VGA_B_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y100    VGA_B_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y100    VGA_B_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y100    VGA_B_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y100    VGA_B_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clock_generator
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_generator'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock_generator_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_generator fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    clock_generator_inst/inst/clk_in1_clock_generator
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163    22.755 f  clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    23.298    clock_generator_inst/inst/clkfbout_clock_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.327 f  clock_generator_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.824    24.151    clock_generator_inst/inst/clkfbout_buf_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clock_generator_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_generator'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock_generator_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/clkfbout_clock_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clock_generator_inst/inst/clkfbout_buf_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clock_generator_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  video_clk_clock_generator
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_VS_reg/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.572ns  (logic 4.021ns (46.912%)  route 4.551ns (53.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.618    -0.922    video_clk
    SLICE_X68Y102        FDRE                                         r  VGA_VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  VGA_VS_reg/Q
                         net (fo=1, routed)           4.551     4.085    VGA_VS_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565     7.650 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     7.650    VGA_VS
    B12                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_HS_reg/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.423ns  (logic 4.021ns (47.731%)  route 4.403ns (52.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.618    -0.922    video_clk
    SLICE_X68Y102        FDRE                                         r  VGA_HS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  VGA_HS_reg/Q
                         net (fo=1, routed)           4.403     3.937    VGA_HS_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565     7.501 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     7.501    VGA_HS
    B11                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_G_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.863ns  (logic 4.056ns (51.588%)  route 3.807ns (48.412%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.617    -0.923    video_clk
    SLICE_X70Y104        FDRE                                         r  VGA_G_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.405 r  VGA_G_reg[0]/Q
                         net (fo=1, routed)           3.807     3.401    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538     6.940 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.940    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.699ns  (logic 4.003ns (51.995%)  route 3.696ns (48.005%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.700    -0.840    video_clk
    SLICE_X72Y101        FDRE                                         r  VGA_B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  VGA_B_reg[0]/Q
                         net (fo=1, routed)           3.696     3.312    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547     6.859 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.859    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.765ns  (logic 4.053ns (52.200%)  route 3.711ns (47.800%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.618    -0.922    video_clk
    SLICE_X70Y100        FDRE                                         r  VGA_R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.404 r  VGA_R_reg[2]/Q
                         net (fo=1, routed)           3.711     3.307    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535     6.843 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.843    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.647ns  (logic 4.041ns (52.853%)  route 3.605ns (47.147%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.618    -0.922    video_clk
    SLICE_X70Y100        FDRE                                         r  VGA_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.404 r  VGA_B_reg[2]/Q
                         net (fo=1, routed)           3.605     3.201    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.523     6.725 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.725    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.551ns  (logic 4.007ns (53.068%)  route 3.544ns (46.932%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.700    -0.840    video_clk
    SLICE_X72Y100        FDRE                                         r  VGA_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  VGA_B_reg[1]/Q
                         net (fo=1, routed)           3.544     3.160    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551     6.711 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.711    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_G_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.546ns  (logic 4.002ns (53.038%)  route 3.544ns (46.962%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.699    -0.841    video_clk
    SLICE_X72Y104        FDRE                                         r  VGA_G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.385 r  VGA_G_reg[2]/Q
                         net (fo=1, routed)           3.544     3.159    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546     6.705 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.705    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_G_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.539ns  (logic 4.063ns (53.888%)  route 3.476ns (46.112%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.617    -0.923    video_clk
    SLICE_X70Y104        FDRE                                         r  VGA_G_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.405 r  VGA_G_reg[1]/Q
                         net (fo=1, routed)           3.476     3.071    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545     6.616 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.616    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_G_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.447ns  (logic 4.002ns (53.747%)  route 3.444ns (46.253%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.700    -0.840    video_clk
    SLICE_X72Y101        FDRE                                         r  VGA_G_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  VGA_G_reg[3]/Q
                         net (fo=1, routed)           3.444     3.060    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546     6.607 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.607    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.372ns  (logic 1.395ns (58.841%)  route 0.976ns (41.159%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.589    -0.575    video_clk
    SLICE_X72Y104        FDRE                                         r  VGA_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  VGA_R_reg[0]/Q
                         net (fo=1, routed)           0.976     0.542    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     1.796 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.796    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_R_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.396ns  (logic 1.390ns (58.002%)  route 1.006ns (41.998%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.589    -0.575    video_clk
    SLICE_X72Y104        FDRE                                         r  VGA_R_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  VGA_R_reg[1]/Q
                         net (fo=1, routed)           1.006     0.572    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     1.821 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.821    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.393ns (57.032%)  route 1.050ns (42.968%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.590    -0.574    video_clk
    SLICE_X72Y100        FDRE                                         r  VGA_R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  VGA_R_reg[3]/Q
                         net (fo=1, routed)           1.050     0.616    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     1.869 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.869    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.535ns  (logic 1.393ns (54.955%)  route 1.142ns (45.045%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.590    -0.574    video_clk
    SLICE_X72Y101        FDRE                                         r  VGA_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  VGA_B_reg[3]/Q
                         net (fo=1, routed)           1.142     0.709    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     1.961 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.961    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_G_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.565ns  (logic 1.388ns (54.130%)  route 1.176ns (45.870%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.590    -0.574    video_clk
    SLICE_X72Y101        FDRE                                         r  VGA_G_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  VGA_G_reg[3]/Q
                         net (fo=1, routed)           1.176     0.743    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     1.990 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.990    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_G_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.592ns  (logic 1.388ns (53.553%)  route 1.204ns (46.447%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.589    -0.575    video_clk
    SLICE_X72Y104        FDRE                                         r  VGA_G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  VGA_G_reg[2]/Q
                         net (fo=1, routed)           1.204     0.770    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     2.017 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.017    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.597ns  (logic 1.393ns (53.640%)  route 1.204ns (46.360%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.590    -0.574    video_clk
    SLICE_X72Y100        FDRE                                         r  VGA_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  VGA_B_reg[1]/Q
                         net (fo=1, routed)           1.204     0.771    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.252     2.023 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.023    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_G_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.627ns  (logic 1.409ns (53.654%)  route 1.217ns (46.346%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.562    -0.602    video_clk
    SLICE_X70Y104        FDRE                                         r  VGA_G_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  VGA_G_reg[1]/Q
                         net (fo=1, routed)           1.217     0.779    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.245     2.025 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.025    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.671ns  (logic 1.388ns (51.989%)  route 1.282ns (48.011%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.563    -0.601    video_clk
    SLICE_X70Y100        FDRE                                         r  VGA_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  VGA_B_reg[2]/Q
                         net (fo=1, routed)           1.282     0.845    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.224     2.069 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.069    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.649ns  (logic 1.389ns (52.415%)  route 1.261ns (47.585%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.590    -0.574    video_clk
    SLICE_X72Y101        FDRE                                         r  VGA_B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  VGA_B_reg[0]/Q
                         net (fo=1, routed)           1.261     0.828    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.248     2.075 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.075    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  video_clk_clock_generator

Max Delay           119 Endpoints
Min Delay           119 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            VGA_R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.667ns  (logic 1.758ns (20.282%)  route 6.909ns (79.718%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SW_IBUF[14]_inst/O
                         net (fo=20, routed)          5.644     7.154    video_generator_inst/SW_IBUF[12]
    SLICE_X69Y102        LUT3 (Prop_lut3_I0_O)        0.124     7.278 f  video_generator_inst/VGA_R[3]_i_5/O
                         net (fo=4, routed)           1.265     8.543    video_generator_inst/VGA_R[3]_i_5_n_0
    SLICE_X72Y104        LUT6 (Prop_lut6_I0_O)        0.124     8.667 r  video_generator_inst/VGA_R[1]_i_1/O
                         net (fo=1, routed)           0.000     8.667    video_generator_inst_n_23
    SLICE_X72Y104        FDRE                                         r  VGA_R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.579    -1.442    video_clk
    SLICE_X72Y104        FDRE                                         r  VGA_R_reg[1]/C

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            VGA_R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.574ns  (logic 1.758ns (20.503%)  route 6.816ns (79.497%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SW_IBUF[14]_inst/O
                         net (fo=20, routed)          5.644     7.154    video_generator_inst/SW_IBUF[12]
    SLICE_X69Y102        LUT3 (Prop_lut3_I0_O)        0.124     7.278 f  video_generator_inst/VGA_R[3]_i_5/O
                         net (fo=4, routed)           1.172     8.450    video_generator_inst/VGA_R[3]_i_5_n_0
    SLICE_X72Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.574 r  video_generator_inst/VGA_R[3]_i_2/O
                         net (fo=1, routed)           0.000     8.574    video_generator_inst_n_21
    SLICE_X72Y100        FDRE                                         r  VGA_R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.580    -1.441    video_clk
    SLICE_X72Y100        FDRE                                         r  VGA_R_reg[3]/C

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            VGA_G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.531ns  (logic 2.010ns (23.560%)  route 6.521ns (76.440%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SW_IBUF[14]_inst/O
                         net (fo=20, routed)          5.652     7.162    video_generator_inst/SW_IBUF[12]
    SLICE_X70Y102        LUT3 (Prop_lut3_I2_O)        0.152     7.314 r  video_generator_inst/VGA_G[3]_i_2/O
                         net (fo=4, routed)           0.869     8.183    video_generator_inst/VGA_G[3]_i_2_n_0
    SLICE_X70Y104        LUT6 (Prop_lut6_I2_O)        0.348     8.531 r  video_generator_inst/VGA_G[0]_i_1/O
                         net (fo=1, routed)           0.000     8.531    video_generator_inst_n_20
    SLICE_X70Y104        FDRE                                         r  VGA_G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.496    -1.525    video_clk
    SLICE_X70Y104        FDRE                                         r  VGA_G_reg[0]/C

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            VGA_G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.521ns  (logic 2.010ns (23.588%)  route 6.511ns (76.412%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SW_IBUF[14]_inst/O
                         net (fo=20, routed)          5.652     7.162    video_generator_inst/SW_IBUF[12]
    SLICE_X70Y102        LUT3 (Prop_lut3_I2_O)        0.152     7.314 r  video_generator_inst/VGA_G[3]_i_2/O
                         net (fo=4, routed)           0.859     8.173    video_generator_inst/VGA_G[3]_i_2_n_0
    SLICE_X70Y104        LUT6 (Prop_lut6_I2_O)        0.348     8.521 r  video_generator_inst/VGA_G[1]_i_1/O
                         net (fo=1, routed)           0.000     8.521    video_generator_inst_n_19
    SLICE_X70Y104        FDRE                                         r  VGA_G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.496    -1.525    video_clk
    SLICE_X70Y104        FDRE                                         r  VGA_G_reg[1]/C

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            VGA_G_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.517ns  (logic 2.010ns (23.599%)  route 6.507ns (76.401%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SW_IBUF[14]_inst/O
                         net (fo=20, routed)          5.652     7.162    video_generator_inst/SW_IBUF[12]
    SLICE_X70Y102        LUT3 (Prop_lut3_I2_O)        0.152     7.314 r  video_generator_inst/VGA_G[3]_i_2/O
                         net (fo=4, routed)           0.855     8.169    video_generator_inst/VGA_G[3]_i_2_n_0
    SLICE_X72Y104        LUT6 (Prop_lut6_I2_O)        0.348     8.517 r  video_generator_inst/VGA_G[2]_i_1/O
                         net (fo=1, routed)           0.000     8.517    video_generator_inst_n_18
    SLICE_X72Y104        FDRE                                         r  VGA_G_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.579    -1.442    video_clk
    SLICE_X72Y104        FDRE                                         r  VGA_G_reg[2]/C

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            VGA_G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.508ns  (logic 2.010ns (23.623%)  route 6.498ns (76.377%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SW_IBUF[14]_inst/O
                         net (fo=20, routed)          5.652     7.162    video_generator_inst/SW_IBUF[12]
    SLICE_X70Y102        LUT3 (Prop_lut3_I2_O)        0.152     7.314 r  video_generator_inst/VGA_G[3]_i_2/O
                         net (fo=4, routed)           0.846     8.160    video_generator_inst/VGA_G[3]_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I2_O)        0.348     8.508 r  video_generator_inst/VGA_G[3]_i_1/O
                         net (fo=1, routed)           0.000     8.508    video_generator_inst_n_17
    SLICE_X72Y101        FDRE                                         r  VGA_G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.580    -1.441    video_clk
    SLICE_X72Y101        FDRE                                         r  VGA_G_reg[3]/C

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            VGA_R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.277ns  (logic 1.758ns (21.237%)  route 6.519ns (78.763%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SW_IBUF[14]_inst/O
                         net (fo=20, routed)          5.644     7.154    video_generator_inst/SW_IBUF[12]
    SLICE_X69Y102        LUT3 (Prop_lut3_I0_O)        0.124     7.278 f  video_generator_inst/VGA_R[3]_i_5/O
                         net (fo=4, routed)           0.875     8.153    video_generator_inst/VGA_R[3]_i_5_n_0
    SLICE_X72Y104        LUT6 (Prop_lut6_I0_O)        0.124     8.277 r  video_generator_inst/VGA_R[0]_i_1/O
                         net (fo=1, routed)           0.000     8.277    video_generator_inst_n_24
    SLICE_X72Y104        FDRE                                         r  VGA_R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.579    -1.442    video_clk
    SLICE_X72Y104        FDRE                                         r  VGA_R_reg[0]/C

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            VGA_R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.998ns  (logic 1.758ns (21.979%)  route 6.240ns (78.021%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SW_IBUF[14]_inst/O
                         net (fo=20, routed)          5.644     7.154    video_generator_inst/SW_IBUF[12]
    SLICE_X69Y102        LUT3 (Prop_lut3_I0_O)        0.124     7.278 f  video_generator_inst/VGA_R[3]_i_5/O
                         net (fo=4, routed)           0.596     7.874    video_generator_inst/VGA_R[3]_i_5_n_0
    SLICE_X70Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.998 r  video_generator_inst/VGA_R[2]_i_1/O
                         net (fo=1, routed)           0.000     7.998    video_generator_inst_n_22
    SLICE_X70Y100        FDRE                                         r  VGA_R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.497    -1.524    video_clk
    SLICE_X70Y100        FDRE                                         r  VGA_R_reg[2]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            VGA_B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.928ns  (logic 1.772ns (22.353%)  route 6.156ns (77.647%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[15]_inst/O
                         net (fo=10, routed)          4.339     5.863    video_generator_inst/SW_IBUF[13]
    SLICE_X69Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.987 f  video_generator_inst/VGA_R[3]_i_4/O
                         net (fo=12, routed)          1.817     7.804    video_generator_inst/VGA_R[3]_i_4_n_0
    SLICE_X72Y100        LUT6 (Prop_lut6_I1_O)        0.124     7.928 r  video_generator_inst/VGA_B[1]_i_1/O
                         net (fo=1, routed)           0.000     7.928    video_generator_inst_n_15
    SLICE_X72Y100        FDRE                                         r  VGA_B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.580    -1.441    video_clk
    SLICE_X72Y100        FDRE                                         r  VGA_B_reg[1]/C

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.694ns  (logic 1.662ns (21.599%)  route 6.032ns (78.401%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  SW_IBUF[14]_inst/O
                         net (fo=20, routed)          5.644     7.154    video_generator_inst/SW_IBUF[12]
    SLICE_X69Y102        LUT4 (Prop_lut4_I2_O)        0.152     7.306 r  video_generator_inst/VGA_HS_i_2/O
                         net (fo=1, routed)           0.388     7.694    video_generator_inst_n_12
    SLICE_X68Y102        FDRE                                         r  VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          1.497    -1.524    video_clk
    SLICE_X68Y102        FDRE                                         r  VGA_HS_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_11/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.605ns  (logic 0.000ns (0.000%)  route 0.605ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          0.605     0.605    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X3Y18         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_11/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.916    -0.757    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y18         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_11/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_11/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.000ns (0.000%)  route 0.651ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          0.651     0.651    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X3Y17         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_11/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.914    -0.759    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y17         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_11/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_0/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.000ns (0.000%)  route 0.814ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          0.814     0.814    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X3Y16         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_0/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.909    -0.764    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y16         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_0/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_0/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.000ns (0.000%)  route 0.893ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          0.893     0.893    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X3Y15         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_0/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.904    -0.769    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y15         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_0/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_7/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.945ns  (logic 0.000ns (0.000%)  route 0.945ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          0.945     0.945    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X2Y16         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_7/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.902    -0.771    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X2Y16         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_7/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_7/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.000ns (0.000%)  route 1.103ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          1.103     1.103    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X2Y17         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_7/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.907    -0.766    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X2Y17         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_7/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_2/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.000ns (0.000%)  route 1.217ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          1.217     1.217    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X1Y16         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_2/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.874    -0.799    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X1Y16         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_2/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_1/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.230ns  (logic 0.000ns (0.000%)  route 1.230ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          1.230     1.230    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X2Y18         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_1/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.909    -0.764    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X2Y18         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_1/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_1/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.266ns  (logic 0.000ns (0.000%)  route 1.266ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          1.266     1.266    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X2Y19         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_1/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.910    -0.763    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X2Y19         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_1/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_10/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.000ns (0.000%)  route 1.305ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          1.305     1.305    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X1Y18         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_10/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=98, routed)          0.881    -0.792    video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X1Y18         RAMB36E1                                     r  video_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_10/CLKARDCLK





