###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov  8 21:56:45 2016
#  Command:           optDesign -postRoute -drv
###############################################################
Path 1: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[22] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[22] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[0]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.517
- Setup                         7.328
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -4.361
- Arrival Time                  2.672
= Slack Time                   -7.033
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[0] ^ |          | 0.074 |       |   0.659 |   -6.374 | 
     | crcpkt2/U2460             | A ^ -> Y v        | INVX1    | 0.013 | 0.038 |   0.697 |   -6.336 | 
     | crcpkt2/U59               | A v -> Y v        | OR2X1    | 0.013 | 0.043 |   0.740 |   -6.293 | 
     | crcpkt2/U4                | A v -> Y v        | OR2X1    | 0.020 | 0.046 |   0.786 |   -6.247 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.047 | 0.025 |   0.811 |   -6.222 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.153 | 0.105 |   0.916 |   -6.117 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.017 | 0.058 |   0.974 |   -6.059 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.013 | 0.019 |   0.993 |   -6.040 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.033 | 0.059 |   1.052 |   -5.982 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.113 | 0.090 |   1.141 |   -5.892 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.181 | 0.128 |   1.269 |   -5.764 | 
     | crcpkt2/U4098             | A ^ -> Y v        | NAND3X1  | 0.013 | 0.077 |   1.346 |   -5.687 | 
     | crcpkt2/U512              | A v -> Y v        | BUFX2    | 0.004 | 0.035 |   1.381 |   -5.652 | 
     | crcpkt2/U48               | B v -> Y v        | OR2X2    | 0.123 | 0.098 |   1.480 |   -5.554 | 
     | crcpkt2/U1032             | A v -> Y ^        | INVX4    | 0.407 | 0.228 |   1.707 |   -5.326 | 
     | crcpkt2/U14               | B ^ -> Y ^        | AND2X2   | 0.566 | 0.351 |   2.059 |   -4.975 | 
     | crcpkt2/U5485             | A ^ -> Y v        | INVX2    | 0.521 | 0.333 |   2.392 |   -4.641 | 
     | crcpkt2/U5487             | D v -> Y ^        | AOI22X1  | 0.104 | 0.239 |   2.631 |   -4.403 | 
     | crcpkt2/U111              | A ^ -> Y ^        | BUFX2    | 0.020 | 0.042 |   2.672 |   -4.361 | 
     | crcpkt2/\data24_d_reg[22] | D ^               | DFFPOSX1 | 0.020 | 0.000 |   2.672 |   -4.361 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    7.033 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    7.075 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.163 | 0.142 |   0.184 |    7.218 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.126 | 0.089 |   0.273 |    7.307 | 
     | FECTS_clks_clk___L4_I10   | A v -> Y ^   | INVX8    | 0.247 | 0.197 |   0.470 |    7.503 | 
     | crcpkt2/\data24_d_reg[22] | CLK ^        | DFFPOSX1 | 0.293 | 0.047 |   0.517 |    7.550 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin crcpkt1/\data24_d_reg[14] /CLK 
Endpoint:   crcpkt1/\data24_d_reg[14] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.538
- Setup                         7.461
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -4.473
- Arrival Time                  2.464
= Slack Time                   -6.937
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.657
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt1[3] ^ |          | 0.070 |       |   0.657 |   -6.280 | 
     | crcpkt1/U2174             | A ^ -> Y v        | INVX1    | 0.010 | 0.036 |   0.692 |   -6.244 | 
     | crcpkt1/U57               | A v -> Y v        | OR2X1    | 0.014 | 0.041 |   0.734 |   -6.203 | 
     | crcpkt1/U3                | B v -> Y v        | OR2X1    | 0.028 | 0.060 |   0.793 |   -6.143 | 
     | crcpkt1/U2175             | C v -> Y ^        | NOR3X1   | 0.048 | 0.028 |   0.821 |   -6.116 | 
     | crcpkt1/FE_OFC893_n2925   | A ^ -> Y ^        | BUFX2    | 0.072 | 0.073 |   0.894 |   -6.043 | 
     | crcpkt1/U5                | B ^ -> Y ^        | AND2X1   | 0.029 | 0.045 |   0.939 |   -5.997 | 
     | crcpkt1/U83               | A ^ -> Y v        | INVX1    | 0.017 | 0.025 |   0.965 |   -5.972 | 
     | crcpkt1/U56               | A v -> Y v        | OR2X1    | 0.022 | 0.048 |   1.013 |   -5.924 | 
     | crcpkt1/U704              | A v -> Y ^        | INVX1    | 0.011 | 0.027 |   1.040 |   -5.897 | 
     | crcpkt1/U18               | B ^ -> Y ^        | AND2X2   | 0.059 | 0.064 |   1.103 |   -5.833 | 
     | crcpkt1/U3993             | A ^ -> Y v        | NAND3X1  | 0.013 | 0.028 |   1.131 |   -5.806 | 
     | crcpkt1/U512              | A v -> Y v        | BUFX2    | 0.003 | 0.034 |   1.165 |   -5.772 | 
     | crcpkt1/U51               | B v -> Y v        | OR2X2    | 0.091 | 0.082 |   1.247 |   -5.690 | 
     | crcpkt1/U1033             | A v -> Y ^        | INVX4    | 0.449 | 0.161 |   1.408 |   -5.529 | 
     | crcpkt1/U14               | B ^ -> Y ^        | AND2X2   | 0.269 | 0.214 |   1.621 |   -5.315 | 
     | crcpkt1/FE_OFC891_n5212   | A ^ -> Y ^        | BUFX2    | 0.452 | 0.219 |   1.841 |   -5.096 | 
     | crcpkt1/U5489             | A ^ -> Y v        | INVX2    | 0.495 | 0.360 |   2.201 |   -4.736 | 
     | crcpkt1/U5499             | D v -> Y ^        | AOI22X1  | 0.090 | 0.224 |   2.424 |   -4.512 | 
     | crcpkt1/U115              | A ^ -> Y ^        | BUFX2    | 0.016 | 0.039 |   2.464 |   -4.473 | 
     | crcpkt1/\data24_d_reg[14] | D ^               | DFFPOSX1 | 0.016 | 0.000 |   2.464 |   -4.473 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.937 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.979 | 
     | FECTS_clks_clk___L2_I1    | A v -> Y ^   | INVX8    | 0.213 | 0.250 |   0.292 |    7.228 | 
     | FECTS_clks_clk___L3_I2    | A ^ -> Y v   | INVX8    | 0.140 | 0.092 |   0.383 |    7.320 | 
     | FECTS_clks_clk___L4_I11   | A v -> Y ^   | INVX8    | 0.247 | 0.113 |   0.496 |    7.433 | 
     | crcpkt1/\data24_d_reg[14] | CLK ^        | DFFPOSX1 | 0.316 | 0.042 |   0.538 |    7.475 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin crcpkt1/\data24_d_reg[1] /CLK 
Endpoint:   crcpkt1/\data24_d_reg[1] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.540
- Setup                         7.464
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -4.473
- Arrival Time                  2.462
= Slack Time                   -6.935
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.657
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt1[3] ^ |          | 0.070 |       |   0.657 |   -6.278 | 
     | crcpkt1/U2174            | A ^ -> Y v        | INVX1    | 0.010 | 0.036 |   0.692 |   -6.243 | 
     | crcpkt1/U57              | A v -> Y v        | OR2X1    | 0.014 | 0.041 |   0.734 |   -6.202 | 
     | crcpkt1/U3               | B v -> Y v        | OR2X1    | 0.028 | 0.060 |   0.793 |   -6.142 | 
     | crcpkt1/U2175            | C v -> Y ^        | NOR3X1   | 0.048 | 0.028 |   0.821 |   -6.114 | 
     | crcpkt1/FE_OFC893_n2925  | A ^ -> Y ^        | BUFX2    | 0.072 | 0.073 |   0.894 |   -6.041 | 
     | crcpkt1/U5               | B ^ -> Y ^        | AND2X1   | 0.029 | 0.045 |   0.939 |   -5.996 | 
     | crcpkt1/U83              | A ^ -> Y v        | INVX1    | 0.017 | 0.025 |   0.965 |   -5.971 | 
     | crcpkt1/U56              | A v -> Y v        | OR2X1    | 0.022 | 0.048 |   1.013 |   -5.922 | 
     | crcpkt1/U704             | A v -> Y ^        | INVX1    | 0.011 | 0.027 |   1.040 |   -5.896 | 
     | crcpkt1/U18              | B ^ -> Y ^        | AND2X2   | 0.059 | 0.064 |   1.103 |   -5.832 | 
     | crcpkt1/U3993            | A ^ -> Y v        | NAND3X1  | 0.013 | 0.028 |   1.131 |   -5.804 | 
     | crcpkt1/U512             | A v -> Y v        | BUFX2    | 0.003 | 0.034 |   1.165 |   -5.770 | 
     | crcpkt1/U51              | B v -> Y v        | OR2X2    | 0.091 | 0.082 |   1.247 |   -5.689 | 
     | crcpkt1/U1033            | A v -> Y ^        | INVX4    | 0.449 | 0.161 |   1.408 |   -5.528 | 
     | crcpkt1/U14              | B ^ -> Y ^        | AND2X2   | 0.269 | 0.214 |   1.621 |   -5.314 | 
     | crcpkt1/FE_OFC891_n5212  | A ^ -> Y ^        | BUFX2    | 0.452 | 0.219 |   1.841 |   -5.095 | 
     | crcpkt1/U5489            | A ^ -> Y v        | INVX2    | 0.495 | 0.360 |   2.200 |   -4.735 | 
     | crcpkt1/U5512            | D v -> Y ^        | AOI22X1  | 0.086 | 0.222 |   2.423 |   -4.512 | 
     | crcpkt1/U128             | A ^ -> Y ^        | BUFX2    | 0.017 | 0.039 |   2.462 |   -4.473 | 
     | crcpkt1/\data24_d_reg[1] | D ^               | DFFPOSX1 | 0.017 | 0.000 |   2.462 |   -4.473 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.935 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.977 | 
     | FECTS_clks_clk___L2_I1   | A v -> Y ^   | INVX8    | 0.213 | 0.250 |   0.292 |    7.227 | 
     | FECTS_clks_clk___L3_I2   | A ^ -> Y v   | INVX8    | 0.140 | 0.092 |   0.383 |    7.319 | 
     | FECTS_clks_clk___L4_I11  | A v -> Y ^   | INVX8    | 0.247 | 0.113 |   0.496 |    7.431 | 
     | crcpkt1/\data24_d_reg[1] | CLK ^        | DFFPOSX1 | 0.315 | 0.045 |   0.541 |    7.476 | 
     +-----------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin crcpkt1/\data24_d_reg[17] /CLK 
Endpoint:   crcpkt1/\data24_d_reg[17] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.540
- Setup                         7.456
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -4.465
- Arrival Time                  2.466
= Slack Time                   -6.931
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.657
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt1[3] ^ |          | 0.070 |       |   0.657 |   -6.274 | 
     | crcpkt1/U2174             | A ^ -> Y v        | INVX1    | 0.010 | 0.036 |   0.692 |   -6.239 | 
     | crcpkt1/U57               | A v -> Y v        | OR2X1    | 0.014 | 0.041 |   0.734 |   -6.197 | 
     | crcpkt1/U3                | B v -> Y v        | OR2X1    | 0.028 | 0.060 |   0.793 |   -6.138 | 
     | crcpkt1/U2175             | C v -> Y ^        | NOR3X1   | 0.048 | 0.028 |   0.821 |   -6.110 | 
     | crcpkt1/FE_OFC893_n2925   | A ^ -> Y ^        | BUFX2    | 0.072 | 0.073 |   0.894 |   -6.037 | 
     | crcpkt1/U5                | B ^ -> Y ^        | AND2X1   | 0.029 | 0.045 |   0.939 |   -5.992 | 
     | crcpkt1/U83               | A ^ -> Y v        | INVX1    | 0.017 | 0.025 |   0.965 |   -5.966 | 
     | crcpkt1/U56               | A v -> Y v        | OR2X1    | 0.022 | 0.048 |   1.013 |   -5.918 | 
     | crcpkt1/U704              | A v -> Y ^        | INVX1    | 0.011 | 0.027 |   1.040 |   -5.891 | 
     | crcpkt1/U18               | B ^ -> Y ^        | AND2X2   | 0.059 | 0.064 |   1.103 |   -5.828 | 
     | crcpkt1/U3993             | A ^ -> Y v        | NAND3X1  | 0.013 | 0.028 |   1.131 |   -5.800 | 
     | crcpkt1/U512              | A v -> Y v        | BUFX2    | 0.003 | 0.034 |   1.165 |   -5.766 | 
     | crcpkt1/U51               | B v -> Y v        | OR2X2    | 0.091 | 0.082 |   1.247 |   -5.684 | 
     | crcpkt1/U1033             | A v -> Y ^        | INVX4    | 0.449 | 0.161 |   1.408 |   -5.524 | 
     | crcpkt1/U14               | B ^ -> Y ^        | AND2X2   | 0.269 | 0.214 |   1.621 |   -5.310 | 
     | crcpkt1/FE_OFC891_n5212   | A ^ -> Y ^        | BUFX2    | 0.452 | 0.219 |   1.841 |   -5.090 | 
     | crcpkt1/U5489             | A ^ -> Y v        | INVX2    | 0.495 | 0.360 |   2.201 |   -4.731 | 
     | crcpkt1/U5496             | D v -> Y ^        | AOI22X1  | 0.091 | 0.226 |   2.426 |   -4.505 | 
     | crcpkt1/U112              | A ^ -> Y ^        | BUFX2    | 0.017 | 0.040 |   2.466 |   -4.465 | 
     | crcpkt1/\data24_d_reg[17] | D ^               | DFFPOSX1 | 0.017 | 0.000 |   2.466 |   -4.465 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.931 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.973 | 
     | FECTS_clks_clk___L2_I1    | A v -> Y ^   | INVX8    | 0.213 | 0.250 |   0.292 |    7.223 | 
     | FECTS_clks_clk___L3_I2    | A ^ -> Y v   | INVX8    | 0.140 | 0.092 |   0.383 |    7.314 | 
     | FECTS_clks_clk___L4_I11   | A v -> Y ^   | INVX8    | 0.247 | 0.113 |   0.496 |    7.427 | 
     | crcpkt1/\data24_d_reg[17] | CLK ^        | DFFPOSX1 | 0.315 | 0.045 |   0.540 |    7.471 | 
     +------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[10] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[10] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[0]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.507
- Setup                         7.196
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -4.238
- Arrival Time                  2.675
= Slack Time                   -6.913
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[0] ^ |          | 0.074 |       |   0.659 |   -6.254 | 
     | crcpkt2/U2460             | A ^ -> Y v        | INVX1    | 0.013 | 0.038 |   0.697 |   -6.216 | 
     | crcpkt2/U59               | A v -> Y v        | OR2X1    | 0.013 | 0.043 |   0.740 |   -6.173 | 
     | crcpkt2/U4                | A v -> Y v        | OR2X1    | 0.020 | 0.046 |   0.786 |   -6.127 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.047 | 0.025 |   0.811 |   -6.102 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.153 | 0.105 |   0.916 |   -5.997 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.017 | 0.058 |   0.974 |   -5.938 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.013 | 0.019 |   0.993 |   -5.920 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.033 | 0.059 |   1.052 |   -5.861 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.113 | 0.090 |   1.141 |   -5.771 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.181 | 0.128 |   1.269 |   -5.643 | 
     | crcpkt2/U4098             | A ^ -> Y v        | NAND3X1  | 0.013 | 0.077 |   1.346 |   -5.567 | 
     | crcpkt2/U512              | A v -> Y v        | BUFX2    | 0.004 | 0.035 |   1.381 |   -5.532 | 
     | crcpkt2/U48               | B v -> Y v        | OR2X2    | 0.123 | 0.098 |   1.480 |   -5.433 | 
     | crcpkt2/U1032             | A v -> Y ^        | INVX4    | 0.407 | 0.228 |   1.707 |   -5.205 | 
     | crcpkt2/U14               | B ^ -> Y ^        | AND2X2   | 0.566 | 0.351 |   2.059 |   -4.854 | 
     | crcpkt2/U5485             | A ^ -> Y v        | INVX2    | 0.521 | 0.333 |   2.392 |   -4.521 | 
     | crcpkt2/U5499             | D v -> Y ^        | AOI22X1  | 0.106 | 0.240 |   2.632 |   -4.281 | 
     | crcpkt2/U123              | A ^ -> Y ^        | BUFX2    | 0.022 | 0.043 |   2.674 |   -4.238 | 
     | crcpkt2/\data24_d_reg[10] | D ^               | DFFPOSX1 | 0.022 | 0.000 |   2.675 |   -4.238 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.913 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.955 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.163 | 0.142 |   0.184 |    7.097 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.126 | 0.089 |   0.273 |    7.186 | 
     | FECTS_clks_clk___L4_I10   | A v -> Y ^   | INVX8    | 0.247 | 0.197 |   0.470 |    7.383 | 
     | crcpkt2/\data24_d_reg[10] | CLK ^        | DFFPOSX1 | 0.290 | 0.037 |   0.507 |    7.420 | 
     +------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[16] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[16] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[0]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.507
- Setup                         7.183
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -4.226
- Arrival Time                  2.675
= Slack Time                   -6.901
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[0] ^ |          | 0.074 |       |   0.659 |   -6.242 | 
     | crcpkt2/U2460             | A ^ -> Y v        | INVX1    | 0.013 | 0.038 |   0.697 |   -6.204 | 
     | crcpkt2/U59               | A v -> Y v        | OR2X1    | 0.013 | 0.043 |   0.740 |   -6.161 | 
     | crcpkt2/U4                | A v -> Y v        | OR2X1    | 0.020 | 0.046 |   0.786 |   -6.115 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.047 | 0.025 |   0.811 |   -6.090 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.153 | 0.105 |   0.916 |   -5.985 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.017 | 0.058 |   0.974 |   -5.927 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.013 | 0.019 |   0.993 |   -5.908 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.033 | 0.059 |   1.052 |   -5.849 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.113 | 0.090 |   1.141 |   -5.760 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.181 | 0.128 |   1.269 |   -5.632 | 
     | crcpkt2/U4098             | A ^ -> Y v        | NAND3X1  | 0.013 | 0.077 |   1.346 |   -5.555 | 
     | crcpkt2/U512              | A v -> Y v        | BUFX2    | 0.004 | 0.035 |   1.381 |   -5.520 | 
     | crcpkt2/U48               | B v -> Y v        | OR2X2    | 0.123 | 0.098 |   1.480 |   -5.421 | 
     | crcpkt2/U1032             | A v -> Y ^        | INVX4    | 0.407 | 0.228 |   1.707 |   -5.194 | 
     | crcpkt2/U14               | B ^ -> Y ^        | AND2X2   | 0.566 | 0.351 |   2.059 |   -4.842 | 
     | crcpkt2/U5485             | A ^ -> Y v        | INVX2    | 0.521 | 0.333 |   2.392 |   -4.509 | 
     | crcpkt2/U5493             | D v -> Y ^        | AOI22X1  | 0.105 | 0.240 |   2.632 |   -4.269 | 
     | crcpkt2/U117              | A ^ -> Y ^        | BUFX2    | 0.022 | 0.043 |   2.674 |   -4.227 | 
     | crcpkt2/\data24_d_reg[16] | D ^               | DFFPOSX1 | 0.022 | 0.000 |   2.675 |   -4.226 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.901 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.943 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.163 | 0.142 |   0.184 |    7.085 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.126 | 0.089 |   0.273 |    7.174 | 
     | FECTS_clks_clk___L4_I10   | A v -> Y ^   | INVX8    | 0.247 | 0.197 |   0.470 |    7.371 | 
     | crcpkt2/\data24_d_reg[16] | CLK ^        | DFFPOSX1 | 0.290 | 0.037 |   0.507 |    7.408 | 
     +------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin crcpkt1/\data24_d_reg[13] /CLK 
Endpoint:   crcpkt1/\data24_d_reg[13] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.527
- Setup                         7.453
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -4.476
- Arrival Time                  2.414
= Slack Time                   -6.890
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.657
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt1[3] ^ |          | 0.070 |       |   0.657 |   -6.233 | 
     | crcpkt1/U2174             | A ^ -> Y v        | INVX1    | 0.010 | 0.036 |   0.692 |   -6.198 | 
     | crcpkt1/U57               | A v -> Y v        | OR2X1    | 0.014 | 0.041 |   0.734 |   -6.156 | 
     | crcpkt1/U3                | B v -> Y v        | OR2X1    | 0.028 | 0.060 |   0.793 |   -6.097 | 
     | crcpkt1/U2175             | C v -> Y ^        | NOR3X1   | 0.048 | 0.028 |   0.821 |   -6.069 | 
     | crcpkt1/FE_OFC893_n2925   | A ^ -> Y ^        | BUFX2    | 0.072 | 0.073 |   0.894 |   -5.996 | 
     | crcpkt1/U5                | B ^ -> Y ^        | AND2X1   | 0.029 | 0.045 |   0.939 |   -5.951 | 
     | crcpkt1/U83               | A ^ -> Y v        | INVX1    | 0.017 | 0.025 |   0.965 |   -5.925 | 
     | crcpkt1/U56               | A v -> Y v        | OR2X1    | 0.022 | 0.048 |   1.013 |   -5.877 | 
     | crcpkt1/U704              | A v -> Y ^        | INVX1    | 0.011 | 0.027 |   1.040 |   -5.850 | 
     | crcpkt1/U18               | B ^ -> Y ^        | AND2X2   | 0.059 | 0.064 |   1.103 |   -5.787 | 
     | crcpkt1/U3993             | A ^ -> Y v        | NAND3X1  | 0.013 | 0.028 |   1.131 |   -5.759 | 
     | crcpkt1/U512              | A v -> Y v        | BUFX2    | 0.003 | 0.034 |   1.165 |   -5.725 | 
     | crcpkt1/U51               | B v -> Y v        | OR2X2    | 0.091 | 0.082 |   1.247 |   -5.643 | 
     | crcpkt1/U1033             | A v -> Y ^        | INVX4    | 0.449 | 0.161 |   1.408 |   -5.483 | 
     | crcpkt1/U14               | B ^ -> Y ^        | AND2X2   | 0.269 | 0.214 |   1.621 |   -5.269 | 
     | crcpkt1/FE_OFC891_n5212   | A ^ -> Y ^        | BUFX2    | 0.452 | 0.219 |   1.841 |   -5.049 | 
     | crcpkt1/U5489             | A ^ -> Y v        | INVX2    | 0.495 | 0.360 |   2.201 |   -4.690 | 
     | crcpkt1/U5500             | D v -> Y ^        | AOI22X1  | 0.086 | 0.175 |   2.375 |   -4.515 | 
     | crcpkt1/U116              | A ^ -> Y ^        | BUFX2    | 0.016 | 0.039 |   2.414 |   -4.476 | 
     | crcpkt1/\data24_d_reg[13] | D ^               | DFFPOSX1 | 0.016 | 0.000 |   2.414 |   -4.476 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.890 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.932 | 
     | FECTS_clks_clk___L2_I2    | A v -> Y ^   | INVX8    | 0.156 | 0.146 |   0.188 |    7.078 | 
     | FECTS_clks_clk___L3_I5    | A ^ -> Y v   | INVX8    | 0.124 | 0.062 |   0.251 |    7.141 | 
     | FECTS_clks_clk___L4_I26   | A v -> Y ^   | INVX8    | 0.275 | 0.233 |   0.484 |    7.374 | 
     | crcpkt1/\data24_d_reg[13] | CLK ^        | DFFPOSX1 | 0.317 | 0.043 |   0.527 |    7.417 | 
     +------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[5] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[5] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[0]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.500
- Setup                         7.113
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -4.163
- Arrival Time                  2.677
= Slack Time                   -6.840
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[0] ^ |          | 0.074 |       |   0.659 |   -6.181 | 
     | crcpkt2/U2460            | A ^ -> Y v        | INVX1    | 0.013 | 0.038 |   0.697 |   -6.143 | 
     | crcpkt2/U59              | A v -> Y v        | OR2X1    | 0.013 | 0.043 |   0.740 |   -6.100 | 
     | crcpkt2/U4               | A v -> Y v        | OR2X1    | 0.020 | 0.046 |   0.786 |   -6.054 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.047 | 0.025 |   0.811 |   -6.029 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.153 | 0.105 |   0.916 |   -5.923 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.017 | 0.058 |   0.974 |   -5.865 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.013 | 0.019 |   0.993 |   -5.846 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.033 | 0.059 |   1.052 |   -5.788 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.113 | 0.090 |   1.141 |   -5.698 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.181 | 0.128 |   1.269 |   -5.570 | 
     | crcpkt2/U4098            | A ^ -> Y v        | NAND3X1  | 0.013 | 0.077 |   1.346 |   -5.493 | 
     | crcpkt2/U512             | A v -> Y v        | BUFX2    | 0.004 | 0.035 |   1.381 |   -5.458 | 
     | crcpkt2/U48              | B v -> Y v        | OR2X2    | 0.123 | 0.098 |   1.480 |   -5.360 | 
     | crcpkt2/U1032            | A v -> Y ^        | INVX4    | 0.407 | 0.228 |   1.707 |   -5.132 | 
     | crcpkt2/U14              | B ^ -> Y ^        | AND2X2   | 0.566 | 0.351 |   2.059 |   -4.781 | 
     | crcpkt2/U5485            | A ^ -> Y v        | INVX2    | 0.521 | 0.333 |   2.392 |   -4.447 | 
     | crcpkt2/U5504            | D v -> Y ^        | AOI22X1  | 0.112 | 0.242 |   2.634 |   -4.205 | 
     | crcpkt2/U128             | A ^ -> Y ^        | BUFX2    | 0.021 | 0.042 |   2.677 |   -4.163 | 
     | crcpkt2/\data24_d_reg[5] | D ^               | DFFPOSX1 | 0.021 | 0.000 |   2.677 |   -4.163 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.840 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.882 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.163 | 0.142 |   0.184 |    7.024 | 
     | FECTS_clks_clk___L3_I1   | A ^ -> Y v   | INVX8    | 0.126 | 0.089 |   0.273 |    7.113 | 
     | FECTS_clks_clk___L4_I10  | A v -> Y ^   | INVX8    | 0.247 | 0.197 |   0.470 |    7.310 | 
     | crcpkt2/\data24_d_reg[5] | CLK ^        | DFFPOSX1 | 0.287 | 0.030 |   0.500 |    7.340 | 
     +-----------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin crcpkt1/\data24_d_reg[21] /CLK 
Endpoint:   crcpkt1/\data24_d_reg[21] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.545
- Setup                         7.366
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -4.371
- Arrival Time                  2.466
= Slack Time                   -6.837
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.657
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt1[3] ^ |          | 0.070 |       |   0.657 |   -6.181 | 
     | crcpkt1/U2174             | A ^ -> Y v        | INVX1    | 0.010 | 0.036 |   0.692 |   -6.145 | 
     | crcpkt1/U57               | A v -> Y v        | OR2X1    | 0.014 | 0.041 |   0.734 |   -6.104 | 
     | crcpkt1/U3                | B v -> Y v        | OR2X1    | 0.028 | 0.060 |   0.793 |   -6.044 | 
     | crcpkt1/U2175             | C v -> Y ^        | NOR3X1   | 0.048 | 0.028 |   0.821 |   -6.017 | 
     | crcpkt1/FE_OFC893_n2925   | A ^ -> Y ^        | BUFX2    | 0.072 | 0.073 |   0.894 |   -5.943 | 
     | crcpkt1/U5                | B ^ -> Y ^        | AND2X1   | 0.029 | 0.045 |   0.939 |   -5.898 | 
     | crcpkt1/U83               | A ^ -> Y v        | INVX1    | 0.017 | 0.025 |   0.965 |   -5.873 | 
     | crcpkt1/U56               | A v -> Y v        | OR2X1    | 0.022 | 0.048 |   1.013 |   -5.824 | 
     | crcpkt1/U704              | A v -> Y ^        | INVX1    | 0.011 | 0.027 |   1.040 |   -5.798 | 
     | crcpkt1/U18               | B ^ -> Y ^        | AND2X2   | 0.059 | 0.064 |   1.103 |   -5.734 | 
     | crcpkt1/U3993             | A ^ -> Y v        | NAND3X1  | 0.013 | 0.028 |   1.131 |   -5.706 | 
     | crcpkt1/U512              | A v -> Y v        | BUFX2    | 0.003 | 0.034 |   1.165 |   -5.672 | 
     | crcpkt1/U51               | B v -> Y v        | OR2X2    | 0.091 | 0.082 |   1.247 |   -5.591 | 
     | crcpkt1/U1033             | A v -> Y ^        | INVX4    | 0.449 | 0.161 |   1.408 |   -5.430 | 
     | crcpkt1/U14               | B ^ -> Y ^        | AND2X2   | 0.269 | 0.214 |   1.621 |   -5.216 | 
     | crcpkt1/FE_OFC891_n5212   | A ^ -> Y ^        | BUFX2    | 0.452 | 0.219 |   1.841 |   -4.997 | 
     | crcpkt1/U5489             | A ^ -> Y v        | INVX2    | 0.495 | 0.360 |   2.200 |   -4.637 | 
     | crcpkt1/U5492             | D v -> Y ^        | AOI22X1  | 0.089 | 0.225 |   2.425 |   -4.412 | 
     | crcpkt1/U108              | A ^ -> Y ^        | BUFX2    | 0.019 | 0.041 |   2.466 |   -4.371 | 
     | crcpkt1/\data24_d_reg[21] | D ^               | DFFPOSX1 | 0.019 | 0.000 |   2.466 |   -4.371 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.837 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.879 | 
     | FECTS_clks_clk___L2_I2    | A v -> Y ^   | INVX8    | 0.156 | 0.146 |   0.188 |    7.026 | 
     | FECTS_clks_clk___L3_I5    | A ^ -> Y v   | INVX8    | 0.124 | 0.062 |   0.250 |    7.088 | 
     | FECTS_clks_clk___L4_I25   | A v -> Y ^   | INVX8    | 0.271 | 0.256 |   0.506 |    7.344 | 
     | crcpkt1/\data24_d_reg[21] | CLK ^        | DFFPOSX1 | 0.317 | 0.039 |   0.545 |    7.382 | 
     +------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[6] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[6] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[0]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.499
- Setup                         7.539
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -4.589
- Arrival Time                  2.248
= Slack Time                   -6.837
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[0] ^ |          | 0.074 |       |   0.659 |   -6.178 | 
     | crcpkt2/U2460            | A ^ -> Y v        | INVX1    | 0.013 | 0.038 |   0.697 |   -6.140 | 
     | crcpkt2/U59              | A v -> Y v        | OR2X1    | 0.013 | 0.043 |   0.740 |   -6.097 | 
     | crcpkt2/U4               | A v -> Y v        | OR2X1    | 0.020 | 0.046 |   0.786 |   -6.051 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.047 | 0.025 |   0.811 |   -6.026 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.153 | 0.105 |   0.916 |   -5.921 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.017 | 0.058 |   0.974 |   -5.863 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.013 | 0.019 |   0.993 |   -5.844 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.033 | 0.059 |   1.052 |   -5.785 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.113 | 0.090 |   1.141 |   -5.696 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.181 | 0.128 |   1.269 |   -5.568 | 
     | crcpkt2/U63              | A ^ -> Y v        | INVX1    | 0.058 | 0.138 |   1.408 |   -5.430 | 
     | crcpkt2/U1698            | A v -> Y v        | OR2X2    | 0.230 | 0.130 |   1.538 |   -5.299 | 
     | crcpkt2/U1694            | A v -> Y v        | OR2X2    | 0.134 | 0.180 |   1.718 |   -5.120 | 
     | crcpkt2/U1695            | A v -> Y ^        | INVX2    | 0.531 | 0.285 |   2.003 |   -4.834 | 
     | crcpkt2/U5017            | C ^ -> Y v        | AOI22X1  | 0.154 | 0.192 |   2.195 |   -4.642 | 
     | crcpkt2/U5018            | A v -> Y ^        | INVX1    | 0.001 | 0.053 |   2.248 |   -4.589 | 
     | crcpkt2/\crcin8_d_reg[6] | D ^               | DFFPOSX1 | 0.001 | 0.000 |   2.248 |   -4.589 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.837 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.879 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.163 | 0.142 |   0.184 |    7.021 | 
     | FECTS_clks_clk___L3_I0   | A ^ -> Y v   | INVX8    | 0.163 | 0.122 |   0.306 |    7.143 | 
     | FECTS_clks_clk___L4_I1   | A v -> Y ^   | INVX8    | 0.250 | 0.139 |   0.445 |    7.282 | 
     | crcpkt2/\crcin8_d_reg[6] | CLK ^        | DFFPOSX1 | 0.280 | 0.054 |   0.499 |    7.336 | 
     +-----------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin crcpkt1/\crcin8_d_reg[26] /CLK 
Endpoint:   crcpkt1/\crcin8_d_reg[26] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[3]              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.606
- Setup                         7.616
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -4.559
- Arrival Time                  2.190
= Slack Time                   -6.749
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.636
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt1[3] v |          | 0.051 |       |   0.636 |   -6.113 | 
     | crcpkt1/U2174             | A v -> Y ^        | INVX1    | 0.478 | 0.020 |   0.656 |   -6.093 | 
     | crcpkt1/U57               | A ^ -> Y ^        | OR2X1    | 0.016 | 0.056 |   0.712 |   -6.037 | 
     | crcpkt1/U3                | B ^ -> Y ^        | OR2X1    | 0.047 | 0.066 |   0.779 |   -5.971 | 
     | crcpkt1/U2175             | C ^ -> Y v        | NOR3X1   | 0.026 | 0.029 |   0.808 |   -5.941 | 
     | crcpkt1/FE_OFC893_n2925   | A v -> Y v        | BUFX2    | 0.041 | 0.059 |   0.867 |   -5.882 | 
     | crcpkt1/U5                | B v -> Y v        | AND2X1   | 0.017 | 0.054 |   0.922 |   -5.827 | 
     | crcpkt1/U83               | A v -> Y ^        | INVX1    | 0.478 | 0.011 |   0.932 |   -5.817 | 
     | crcpkt1/U56               | A ^ -> Y ^        | OR2X1    | 0.031 | 0.066 |   0.998 |   -5.751 | 
     | crcpkt1/U704              | A ^ -> Y v        | INVX1    | 0.030 | 0.035 |   1.033 |   -5.716 | 
     | crcpkt1/U18               | B v -> Y v        | AND2X2   | 0.037 | 0.065 |   1.098 |   -5.651 | 
     | crcpkt1/U61               | A v -> Y ^        | INVX1    | 0.067 | 0.069 |   1.167 |   -5.582 | 
     | crcpkt1/U1696             | A ^ -> Y ^        | OR2X2    | 0.153 | 0.126 |   1.293 |   -5.456 | 
     | crcpkt1/FE_OFC890_n4920   | A ^ -> Y ^        | BUFX2    | 0.360 | 0.193 |   1.486 |   -5.263 | 
     | crcpkt1/U1695             | A ^ -> Y ^        | OR2X2    | 0.203 | 0.197 |   1.684 |   -5.065 | 
     | crcpkt1/FE_OFC889_n4915   | A ^ -> Y ^        | BUFX2    | 0.401 | 0.205 |   1.889 |   -4.860 | 
     | crcpkt1/U5061             | B ^ -> Y v        | AOI22X1  | 0.139 | 0.253 |   2.142 |   -4.607 | 
     | crcpkt1/U5062             | A v -> Y ^        | INVX1    | 0.014 | 0.048 |   2.190 |   -4.559 | 
     | crcpkt1/\crcin8_d_reg[26] | D ^               | DFFPOSX1 | 0.014 | 0.000 |   2.190 |   -4.559 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.749 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.791 | 
     | FECTS_clks_clk___L2_I3    | A v -> Y ^   | INVX8    | 0.205 | 0.251 |   0.293 |    7.043 | 
     | FECTS_clks_clk___L3_I7    | A ^ -> Y v   | INVX8    | 0.132 | 0.074 |   0.368 |    7.117 | 
     | FECTS_clks_clk___L4_I32   | A v -> Y ^   | INVX8    | 0.259 | 0.188 |   0.556 |    7.305 | 
     | crcpkt1/\crcin8_d_reg[26] | CLK ^        | DFFPOSX1 | 0.309 | 0.050 |   0.606 |    7.355 | 
     +------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[4] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[4] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[0]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.499
- Setup                         7.418
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -4.470
- Arrival Time                  2.271
= Slack Time                   -6.741
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[0] ^ |          | 0.074 |       |   0.659 |   -6.082 | 
     | crcpkt2/U2460            | A ^ -> Y v        | INVX1    | 0.013 | 0.038 |   0.697 |   -6.044 | 
     | crcpkt2/U59              | A v -> Y v        | OR2X1    | 0.013 | 0.043 |   0.740 |   -6.001 | 
     | crcpkt2/U4               | A v -> Y v        | OR2X1    | 0.020 | 0.046 |   0.786 |   -5.955 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.047 | 0.025 |   0.811 |   -5.930 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.153 | 0.105 |   0.916 |   -5.825 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.017 | 0.058 |   0.974 |   -5.766 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.013 | 0.019 |   0.993 |   -5.748 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.033 | 0.059 |   1.052 |   -5.689 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.113 | 0.090 |   1.142 |   -5.599 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.181 | 0.128 |   1.269 |   -5.471 | 
     | crcpkt2/U63              | A ^ -> Y v        | INVX1    | 0.058 | 0.138 |   1.408 |   -5.333 | 
     | crcpkt2/U1698            | A v -> Y v        | OR2X2    | 0.230 | 0.130 |   1.538 |   -5.203 | 
     | crcpkt2/U1694            | A v -> Y v        | OR2X2    | 0.134 | 0.180 |   1.718 |   -5.023 | 
     | crcpkt2/U1695            | A v -> Y ^        | INVX2    | 0.531 | 0.285 |   2.003 |   -4.738 | 
     | crcpkt2/U5013            | C ^ -> Y v        | AOI22X1  | 0.173 | 0.208 |   2.211 |   -4.530 | 
     | crcpkt2/U5014            | A v -> Y ^        | INVX1    | 0.004 | 0.061 |   2.271 |   -4.470 | 
     | crcpkt2/\crcin8_d_reg[4] | D ^               | DFFPOSX1 | 0.004 | 0.000 |   2.271 |   -4.470 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.741 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.783 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.163 | 0.142 |   0.184 |    6.925 | 
     | FECTS_clks_clk___L3_I0   | A ^ -> Y v   | INVX8    | 0.163 | 0.122 |   0.306 |    7.047 | 
     | FECTS_clks_clk___L4_I1   | A v -> Y ^   | INVX8    | 0.250 | 0.139 |   0.445 |    7.186 | 
     | crcpkt2/\crcin8_d_reg[4] | CLK ^        | DFFPOSX1 | 0.280 | 0.054 |   0.499 |    7.240 | 
     +-----------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[20] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[20] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[0]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.496
- Setup                         6.936
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -3.990
- Arrival Time                  2.673
= Slack Time                   -6.663
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[0] ^ |          | 0.074 |       |   0.659 |   -6.004 | 
     | crcpkt2/U2460             | A ^ -> Y v        | INVX1    | 0.013 | 0.038 |   0.697 |   -5.966 | 
     | crcpkt2/U59               | A v -> Y v        | OR2X1    | 0.013 | 0.043 |   0.740 |   -5.923 | 
     | crcpkt2/U4                | A v -> Y v        | OR2X1    | 0.020 | 0.046 |   0.786 |   -5.877 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.047 | 0.025 |   0.811 |   -5.852 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.153 | 0.105 |   0.916 |   -5.747 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.017 | 0.058 |   0.974 |   -5.689 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.013 | 0.019 |   0.993 |   -5.670 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.033 | 0.059 |   1.052 |   -5.612 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.113 | 0.090 |   1.141 |   -5.522 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.181 | 0.128 |   1.269 |   -5.394 | 
     | crcpkt2/U4098             | A ^ -> Y v        | NAND3X1  | 0.013 | 0.077 |   1.346 |   -5.317 | 
     | crcpkt2/U512              | A v -> Y v        | BUFX2    | 0.004 | 0.035 |   1.381 |   -5.282 | 
     | crcpkt2/U48               | B v -> Y v        | OR2X2    | 0.123 | 0.098 |   1.480 |   -5.184 | 
     | crcpkt2/U1032             | A v -> Y ^        | INVX4    | 0.407 | 0.228 |   1.707 |   -4.956 | 
     | crcpkt2/U14               | B ^ -> Y ^        | AND2X2   | 0.566 | 0.351 |   2.059 |   -4.605 | 
     | crcpkt2/U5485             | A ^ -> Y v        | INVX2    | 0.521 | 0.333 |   2.392 |   -4.271 | 
     | crcpkt2/U5489             | D v -> Y ^        | AOI22X1  | 0.108 | 0.238 |   2.630 |   -4.033 | 
     | crcpkt2/U113              | A ^ -> Y ^        | BUFX2    | 0.022 | 0.043 |   2.673 |   -3.990 | 
     | crcpkt2/\data24_d_reg[20] | D ^               | DFFPOSX1 | 0.022 | 0.000 |   2.673 |   -3.990 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.663 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.705 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.163 | 0.142 |   0.184 |    6.848 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.126 | 0.089 |   0.273 |    6.937 | 
     | FECTS_clks_clk___L4_I10   | A v -> Y ^   | INVX8    | 0.247 | 0.197 |   0.470 |    7.133 | 
     | crcpkt2/\data24_d_reg[20] | CLK ^        | DFFPOSX1 | 0.282 | 0.026 |   0.496 |    7.160 | 
     +------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin crcpkt0/\data24_d_reg[13] /CLK 
Endpoint:   crcpkt0/\data24_d_reg[13] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt0[0]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.467
- Setup                         7.445
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -4.528
- Arrival Time                  2.123
= Slack Time                   -6.651
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.664
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt0[0] ^ |          | 0.081 |       |   0.664 |   -5.988 | 
     | crcpkt0/U2122             | A ^ -> Y v        | INVX1    | 0.013 | 0.041 |   0.705 |   -5.947 | 
     | crcpkt0/U71               | A v -> Y v        | OR2X1    | 0.017 | 0.044 |   0.749 |   -5.902 | 
     | crcpkt0/U7                | A v -> Y v        | OR2X1    | 0.023 | 0.048 |   0.797 |   -5.854 | 
     | crcpkt0/U2124             | C v -> Y ^        | NOR3X1   | 0.096 | 0.059 |   0.856 |   -5.795 | 
     | crcpkt0/U53               | B ^ -> Y ^        | AND2X2   | 0.015 | 0.039 |   0.895 |   -5.756 | 
     | crcpkt0/U54               | A ^ -> Y v        | INVX1    | 0.014 | 0.019 |   0.914 |   -5.737 | 
     | crcpkt0/U32               | A v -> Y v        | OR2X1    | 0.014 | 0.041 |   0.956 |   -5.696 | 
     | crcpkt0/U55               | A v -> Y ^        | INVX1    | 0.478 | 0.012 |   0.968 |   -5.684 | 
     | crcpkt0/U3                | B ^ -> Y ^        | AND2X1   | 0.110 | 0.073 |   1.040 |   -5.611 | 
     | crcpkt0/U3984             | A ^ -> Y v        | NAND3X1  | 0.015 | 0.035 |   1.075 |   -5.576 | 
     | crcpkt0/U462              | A v -> Y v        | BUFX2    | 0.004 | 0.035 |   1.110 |   -5.541 | 
     | crcpkt0/U33               | B v -> Y v        | OR2X1    | 0.023 | 0.055 |   1.165 |   -5.487 | 
     | crcpkt0/U983              | A v -> Y ^        | INVX4    | 0.449 | 0.085 |   1.249 |   -5.402 | 
     | crcpkt0/U12               | B ^ -> Y ^        | AND2X2   | 0.419 | 0.384 |   1.633 |   -5.018 | 
     | crcpkt0/U5443             | A ^ -> Y v        | INVX4    | 0.311 | 0.152 |   1.785 |   -4.866 | 
     | crcpkt0/U5454             | D v -> Y ^        | AOI22X1  | 0.079 | 0.298 |   2.084 |   -4.567 | 
     | crcpkt0/U96               | A ^ -> Y ^        | BUFX2    | 0.016 | 0.039 |   2.123 |   -4.528 | 
     | crcpkt0/\data24_d_reg[13] | D ^               | DFFPOSX1 | 0.016 | 0.000 |   2.123 |   -4.528 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.651 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.693 | 
     | FECTS_clks_clk___L2_I2    | A v -> Y ^   | INVX8    | 0.156 | 0.146 |   0.188 |    6.840 | 
     | FECTS_clks_clk___L3_I4    | A ^ -> Y v   | INVX8    | 0.142 | 0.094 |   0.282 |    6.933 | 
     | FECTS_clks_clk___L4_I22   | A v -> Y ^   | INVX8    | 0.257 | 0.142 |   0.424 |    7.075 | 
     | crcpkt0/\data24_d_reg[13] | CLK ^        | DFFPOSX1 | 0.317 | 0.043 |   0.467 |    7.118 | 
     +------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin crcpkt0/\data24_d_reg[8] /CLK 
Endpoint:   crcpkt0/\data24_d_reg[8] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt0[0]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.475
- Setup                         7.397
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -4.472
- Arrival Time                  2.124
= Slack Time                   -6.596
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.664
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt0[0] ^ |          | 0.081 |       |   0.664 |   -5.932 | 
     | crcpkt0/U2122            | A ^ -> Y v        | INVX1    | 0.013 | 0.041 |   0.705 |   -5.891 | 
     | crcpkt0/U71              | A v -> Y v        | OR2X1    | 0.017 | 0.044 |   0.749 |   -5.847 | 
     | crcpkt0/U7               | A v -> Y v        | OR2X1    | 0.023 | 0.048 |   0.797 |   -5.799 | 
     | crcpkt0/U2124            | C v -> Y ^        | NOR3X1   | 0.096 | 0.059 |   0.856 |   -5.740 | 
     | crcpkt0/U53              | B ^ -> Y ^        | AND2X2   | 0.015 | 0.039 |   0.895 |   -5.701 | 
     | crcpkt0/U54              | A ^ -> Y v        | INVX1    | 0.014 | 0.019 |   0.914 |   -5.682 | 
     | crcpkt0/U32              | A v -> Y v        | OR2X1    | 0.014 | 0.041 |   0.956 |   -5.641 | 
     | crcpkt0/U55              | A v -> Y ^        | INVX1    | 0.478 | 0.012 |   0.968 |   -5.629 | 
     | crcpkt0/U3               | B ^ -> Y ^        | AND2X1   | 0.110 | 0.073 |   1.040 |   -5.556 | 
     | crcpkt0/U3984            | A ^ -> Y v        | NAND3X1  | 0.015 | 0.035 |   1.075 |   -5.521 | 
     | crcpkt0/U462             | A v -> Y v        | BUFX2    | 0.004 | 0.035 |   1.110 |   -5.486 | 
     | crcpkt0/U33              | B v -> Y v        | OR2X1    | 0.023 | 0.055 |   1.165 |   -5.431 | 
     | crcpkt0/U983             | A v -> Y ^        | INVX4    | 0.449 | 0.085 |   1.249 |   -5.347 | 
     | crcpkt0/U12              | B ^ -> Y ^        | AND2X2   | 0.419 | 0.384 |   1.633 |   -4.963 | 
     | crcpkt0/U5443            | A ^ -> Y v        | INVX4    | 0.311 | 0.152 |   1.785 |   -4.811 | 
     | crcpkt0/U5459            | D v -> Y ^        | AOI22X1  | 0.081 | 0.299 |   2.084 |   -4.512 | 
     | crcpkt0/U101             | A ^ -> Y ^        | BUFX2    | 0.017 | 0.040 |   2.124 |   -4.472 | 
     | crcpkt0/\data24_d_reg[8] | D ^               | DFFPOSX1 | 0.017 | 0.000 |   2.124 |   -4.472 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.596 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.638 | 
     | FECTS_clks_clk___L2_I2   | A v -> Y ^   | INVX8    | 0.156 | 0.146 |   0.188 |    6.784 | 
     | FECTS_clks_clk___L3_I4   | A ^ -> Y v   | INVX8    | 0.142 | 0.094 |   0.282 |    6.878 | 
     | FECTS_clks_clk___L4_I22  | A v -> Y ^   | INVX8    | 0.257 | 0.142 |   0.424 |    7.020 | 
     | crcpkt0/\data24_d_reg[8] | CLK ^        | DFFPOSX1 | 0.319 | 0.052 |   0.476 |    7.072 | 
     +-----------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin crcpkt0/\data24_d_reg[6] /CLK 
Endpoint:   crcpkt0/\data24_d_reg[6] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt0[0]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.469
- Setup                         7.375
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -4.455
- Arrival Time                  2.126
= Slack Time                   -6.581
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.664
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt0[0] ^ |          | 0.081 |       |   0.664 |   -5.917 | 
     | crcpkt0/U2122            | A ^ -> Y v        | INVX1    | 0.013 | 0.041 |   0.705 |   -5.876 | 
     | crcpkt0/U71              | A v -> Y v        | OR2X1    | 0.017 | 0.044 |   0.749 |   -5.832 | 
     | crcpkt0/U7               | A v -> Y v        | OR2X1    | 0.023 | 0.048 |   0.797 |   -5.784 | 
     | crcpkt0/U2124            | C v -> Y ^        | NOR3X1   | 0.096 | 0.059 |   0.856 |   -5.725 | 
     | crcpkt0/U53              | B ^ -> Y ^        | AND2X2   | 0.015 | 0.039 |   0.895 |   -5.686 | 
     | crcpkt0/U54              | A ^ -> Y v        | INVX1    | 0.014 | 0.019 |   0.914 |   -5.667 | 
     | crcpkt0/U32              | A v -> Y v        | OR2X1    | 0.014 | 0.041 |   0.956 |   -5.626 | 
     | crcpkt0/U55              | A v -> Y ^        | INVX1    | 0.478 | 0.012 |   0.968 |   -5.614 | 
     | crcpkt0/U3               | B ^ -> Y ^        | AND2X1   | 0.110 | 0.073 |   1.040 |   -5.541 | 
     | crcpkt0/U3984            | A ^ -> Y v        | NAND3X1  | 0.015 | 0.035 |   1.075 |   -5.506 | 
     | crcpkt0/U462             | A v -> Y v        | BUFX2    | 0.004 | 0.035 |   1.110 |   -5.471 | 
     | crcpkt0/U33              | B v -> Y v        | OR2X1    | 0.023 | 0.055 |   1.165 |   -5.417 | 
     | crcpkt0/U983             | A v -> Y ^        | INVX4    | 0.449 | 0.085 |   1.249 |   -5.332 | 
     | crcpkt0/U12              | B ^ -> Y ^        | AND2X2   | 0.419 | 0.384 |   1.633 |   -4.948 | 
     | crcpkt0/U5443            | A ^ -> Y v        | INVX4    | 0.311 | 0.152 |   1.786 |   -4.796 | 
     | crcpkt0/U5461            | D v -> Y ^        | AOI22X1  | 0.076 | 0.301 |   2.086 |   -4.495 | 
     | crcpkt0/U103             | A ^ -> Y ^        | BUFX2    | 0.017 | 0.040 |   2.126 |   -4.455 | 
     | crcpkt0/\data24_d_reg[6] | D ^               | DFFPOSX1 | 0.017 | 0.000 |   2.126 |   -4.455 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.581 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.623 | 
     | FECTS_clks_clk___L2_I2   | A v -> Y ^   | INVX8    | 0.156 | 0.146 |   0.188 |    6.769 | 
     | FECTS_clks_clk___L3_I4   | A ^ -> Y v   | INVX8    | 0.142 | 0.094 |   0.282 |    6.863 | 
     | FECTS_clks_clk___L4_I19  | A v -> Y ^   | INVX8    | 0.228 | 0.141 |   0.423 |    7.004 | 
     | crcpkt0/\data24_d_reg[6] | CLK ^        | DFFPOSX1 | 0.322 | 0.047 |   0.469 |    7.051 | 
     +-----------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin crcpkt0/\data24_d_reg[11] /CLK 
Endpoint:   crcpkt0/\data24_d_reg[11] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt0[0]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.472
- Setup                         7.382
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -4.460
- Arrival Time                  2.121
= Slack Time                   -6.581
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.664
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt0[0] ^ |          | 0.081 |       |   0.664 |   -5.917 | 
     | crcpkt0/U2122             | A ^ -> Y v        | INVX1    | 0.013 | 0.041 |   0.705 |   -5.876 | 
     | crcpkt0/U71               | A v -> Y v        | OR2X1    | 0.017 | 0.044 |   0.749 |   -5.832 | 
     | crcpkt0/U7                | A v -> Y v        | OR2X1    | 0.023 | 0.048 |   0.797 |   -5.784 | 
     | crcpkt0/U2124             | C v -> Y ^        | NOR3X1   | 0.096 | 0.059 |   0.856 |   -5.725 | 
     | crcpkt0/U53               | B ^ -> Y ^        | AND2X2   | 0.015 | 0.039 |   0.895 |   -5.686 | 
     | crcpkt0/U54               | A ^ -> Y v        | INVX1    | 0.014 | 0.019 |   0.914 |   -5.667 | 
     | crcpkt0/U32               | A v -> Y v        | OR2X1    | 0.014 | 0.041 |   0.956 |   -5.626 | 
     | crcpkt0/U55               | A v -> Y ^        | INVX1    | 0.478 | 0.012 |   0.968 |   -5.614 | 
     | crcpkt0/U3                | B ^ -> Y ^        | AND2X1   | 0.110 | 0.073 |   1.040 |   -5.541 | 
     | crcpkt0/U3984             | A ^ -> Y v        | NAND3X1  | 0.015 | 0.035 |   1.075 |   -5.506 | 
     | crcpkt0/U462              | A v -> Y v        | BUFX2    | 0.004 | 0.035 |   1.110 |   -5.471 | 
     | crcpkt0/U33               | B v -> Y v        | OR2X1    | 0.023 | 0.055 |   1.165 |   -5.417 | 
     | crcpkt0/U983              | A v -> Y ^        | INVX4    | 0.449 | 0.085 |   1.249 |   -5.332 | 
     | crcpkt0/U12               | B ^ -> Y ^        | AND2X2   | 0.419 | 0.384 |   1.633 |   -4.948 | 
     | crcpkt0/U5443             | A ^ -> Y v        | INVX4    | 0.311 | 0.152 |   1.786 |   -4.796 | 
     | crcpkt0/U5456             | D v -> Y ^        | AOI22X1  | 0.071 | 0.297 |   2.083 |   -4.499 | 
     | crcpkt0/U98               | A ^ -> Y ^        | BUFX2    | 0.015 | 0.038 |   2.121 |   -4.460 | 
     | crcpkt0/\data24_d_reg[11] | D ^               | DFFPOSX1 | 0.015 | 0.000 |   2.121 |   -4.460 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.581 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.623 | 
     | FECTS_clks_clk___L2_I2    | A v -> Y ^   | INVX8    | 0.156 | 0.146 |   0.188 |    6.769 | 
     | FECTS_clks_clk___L3_I4    | A ^ -> Y v   | INVX8    | 0.142 | 0.094 |   0.282 |    6.863 | 
     | FECTS_clks_clk___L4_I19   | A v -> Y ^   | INVX8    | 0.228 | 0.141 |   0.423 |    7.004 | 
     | crcpkt0/\data24_d_reg[11] | CLK ^        | DFFPOSX1 | 0.326 | 0.049 |   0.472 |    7.053 | 
     +------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin crcpkt1/\crcin8_d_reg[21] /CLK 
Endpoint:   crcpkt1/\crcin8_d_reg[21] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.609
- Setup                         7.473
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -4.414
- Arrival Time                  2.130
= Slack Time                   -6.544
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.657
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt1[3] ^ |          | 0.070 |       |   0.657 |   -5.887 | 
     | crcpkt1/U2174             | A ^ -> Y v        | INVX1    | 0.010 | 0.036 |   0.692 |   -5.852 | 
     | crcpkt1/U57               | A v -> Y v        | OR2X1    | 0.014 | 0.041 |   0.734 |   -5.811 | 
     | crcpkt1/U3                | B v -> Y v        | OR2X1    | 0.028 | 0.060 |   0.793 |   -5.751 | 
     | crcpkt1/U2175             | C v -> Y ^        | NOR3X1   | 0.048 | 0.028 |   0.821 |   -5.723 | 
     | crcpkt1/FE_OFC893_n2925   | A ^ -> Y ^        | BUFX2    | 0.072 | 0.073 |   0.894 |   -5.650 | 
     | crcpkt1/U5                | B ^ -> Y ^        | AND2X1   | 0.029 | 0.045 |   0.939 |   -5.605 | 
     | crcpkt1/U83               | A ^ -> Y v        | INVX1    | 0.017 | 0.025 |   0.965 |   -5.579 | 
     | crcpkt1/U56               | A v -> Y v        | OR2X1    | 0.022 | 0.048 |   1.013 |   -5.531 | 
     | crcpkt1/U704              | A v -> Y ^        | INVX1    | 0.011 | 0.027 |   1.040 |   -5.504 | 
     | crcpkt1/U18               | B ^ -> Y ^        | AND2X2   | 0.059 | 0.064 |   1.104 |   -5.441 | 
     | crcpkt1/U61               | A ^ -> Y v        | INVX1    | 0.059 | 0.068 |   1.171 |   -5.373 | 
     | crcpkt1/U1696             | A v -> Y v        | OR2X2    | 0.105 | 0.101 |   1.273 |   -5.272 | 
     | crcpkt1/FE_OFC890_n4920   | A v -> Y v        | BUFX2    | 0.312 | 0.140 |   1.412 |   -5.132 | 
     | crcpkt1/U1693             | A v -> Y v        | OR2X2    | 0.210 | 0.230 |   1.642 |   -4.902 | 
     | crcpkt1/U1694             | A v -> Y ^        | INVX4    | 0.370 | 0.254 |   1.896 |   -4.648 | 
     | crcpkt1/U5051             | C ^ -> Y v        | AOI22X1  | 0.073 | 0.208 |   2.105 |   -4.439 | 
     | crcpkt1/U5052             | A v -> Y ^        | INVX1    | 0.015 | 0.025 |   2.130 |   -4.414 | 
     | crcpkt1/\crcin8_d_reg[21] | D ^               | DFFPOSX1 | 0.015 | 0.000 |   2.130 |   -4.414 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.544 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.586 | 
     | FECTS_clks_clk___L2_I1    | A v -> Y ^   | INVX8    | 0.213 | 0.250 |   0.292 |    6.836 | 
     | FECTS_clks_clk___L3_I2    | A ^ -> Y v   | INVX8    | 0.140 | 0.092 |   0.383 |    6.927 | 
     | FECTS_clks_clk___L4_I14   | A v -> Y ^   | INVX8    | 0.235 | 0.182 |   0.565 |    7.110 | 
     | crcpkt1/\crcin8_d_reg[21] | CLK ^        | DFFPOSX1 | 0.317 | 0.044 |   0.609 |    7.153 | 
     +------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin crcpkt0/\crcin8_d_reg[21] /CLK 
Endpoint:   crcpkt0/\crcin8_d_reg[21] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt0[0]              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.493
- Setup                         7.488
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -4.545
- Arrival Time                  1.990
= Slack Time                   -6.536
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.641
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt0[0] v |          | 0.057 |       |   0.640 |   -5.895 | 
     | crcpkt0/U2122             | A v -> Y ^        | INVX1    | 0.478 | 0.026 |   0.667 |   -5.869 | 
     | crcpkt0/U71               | A ^ -> Y ^        | OR2X1    | 0.022 | 0.061 |   0.727 |   -5.808 | 
     | crcpkt0/U7                | A ^ -> Y ^        | OR2X1    | 0.039 | 0.050 |   0.777 |   -5.758 | 
     | crcpkt0/U2124             | C ^ -> Y v        | NOR3X1   | 0.055 | 0.047 |   0.825 |   -5.711 | 
     | crcpkt0/U53               | B v -> Y v        | AND2X2   | 0.011 | 0.052 |   0.877 |   -5.659 | 
     | crcpkt0/U54               | A v -> Y ^        | INVX1    | 0.478 | 0.004 |   0.881 |   -5.655 | 
     | crcpkt0/U32               | A ^ -> Y ^        | OR2X1    | 0.015 | 0.056 |   0.937 |   -5.599 | 
     | crcpkt0/U55               | A ^ -> Y v        | INVX1    | 0.020 | 0.023 |   0.960 |   -5.575 | 
     | crcpkt0/U3                | B v -> Y v        | AND2X1   | 0.073 | 0.086 |   1.046 |   -5.489 | 
     | crcpkt0/U40               | A v -> Y ^        | INVX1    | 0.102 | 0.100 |   1.147 |   -5.389 | 
     | crcpkt0/U1648             | A ^ -> Y ^        | OR2X2    | 0.401 | 0.185 |   1.331 |   -5.204 | 
     | crcpkt0/U4962             | A ^ -> Y ^        | OR2X2    | 0.195 | 0.181 |   1.512 |   -5.024 | 
     | crcpkt0/FE_OFC71_n4868    | A ^ -> Y ^        | BUFX4    | 0.221 | 0.073 |   1.585 |   -4.951 | 
     | crcpkt0/U5005             | B ^ -> Y v        | AOI22X1  | 0.165 | 0.349 |   1.934 |   -4.602 | 
     | crcpkt0/U5006             | A v -> Y ^        | INVX1    | 0.002 | 0.057 |   1.990 |   -4.545 | 
     | crcpkt0/\crcin8_d_reg[21] | D ^               | DFFPOSX1 | 0.002 | 0.000 |   1.990 |   -4.545 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.536 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.578 | 
     | FECTS_clks_clk___L2_I2    | A v -> Y ^   | INVX8    | 0.156 | 0.146 |   0.188 |    6.724 | 
     | FECTS_clks_clk___L3_I4    | A ^ -> Y v   | INVX8    | 0.142 | 0.094 |   0.282 |    6.817 | 
     | FECTS_clks_clk___L4_I22   | A v -> Y ^   | INVX8    | 0.257 | 0.142 |   0.424 |    6.959 | 
     | crcpkt0/\crcin8_d_reg[21] | CLK ^        | DFFPOSX1 | 0.349 | 0.069 |   0.492 |    7.028 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin crcpkt1/\data24_d_reg[20] /CLK 
Endpoint:   crcpkt1/\data24_d_reg[20] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.522
- Setup                         7.041
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -4.069
- Arrival Time                  2.439
= Slack Time                   -6.508
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.657
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt1[3] ^ |          | 0.070 |       |   0.657 |   -5.851 | 
     | crcpkt1/U2174             | A ^ -> Y v        | INVX1    | 0.010 | 0.036 |   0.692 |   -5.815 | 
     | crcpkt1/U57               | A v -> Y v        | OR2X1    | 0.014 | 0.041 |   0.734 |   -5.774 | 
     | crcpkt1/U3                | B v -> Y v        | OR2X1    | 0.028 | 0.060 |   0.793 |   -5.715 | 
     | crcpkt1/U2175             | C v -> Y ^        | NOR3X1   | 0.048 | 0.028 |   0.821 |   -5.687 | 
     | crcpkt1/FE_OFC893_n2925   | A ^ -> Y ^        | BUFX2    | 0.072 | 0.073 |   0.894 |   -5.614 | 
     | crcpkt1/U5                | B ^ -> Y ^        | AND2X1   | 0.029 | 0.045 |   0.939 |   -5.569 | 
     | crcpkt1/U83               | A ^ -> Y v        | INVX1    | 0.017 | 0.025 |   0.965 |   -5.543 | 
     | crcpkt1/U56               | A v -> Y v        | OR2X1    | 0.022 | 0.048 |   1.013 |   -5.495 | 
     | crcpkt1/U704              | A v -> Y ^        | INVX1    | 0.011 | 0.027 |   1.040 |   -5.468 | 
     | crcpkt1/U18               | B ^ -> Y ^        | AND2X2   | 0.059 | 0.064 |   1.103 |   -5.404 | 
     | crcpkt1/U3993             | A ^ -> Y v        | NAND3X1  | 0.013 | 0.028 |   1.131 |   -5.377 | 
     | crcpkt1/U512              | A v -> Y v        | BUFX2    | 0.003 | 0.034 |   1.165 |   -5.343 | 
     | crcpkt1/U51               | B v -> Y v        | OR2X2    | 0.091 | 0.082 |   1.247 |   -5.261 | 
     | crcpkt1/U1033             | A v -> Y ^        | INVX4    | 0.449 | 0.161 |   1.408 |   -5.100 | 
     | crcpkt1/U14               | B ^ -> Y ^        | AND2X2   | 0.269 | 0.214 |   1.621 |   -4.887 | 
     | crcpkt1/FE_OFC891_n5212   | A ^ -> Y ^        | BUFX2    | 0.452 | 0.219 |   1.841 |   -4.667 | 
     | crcpkt1/U5489             | A ^ -> Y v        | INVX2    | 0.495 | 0.360 |   2.201 |   -4.307 | 
     | crcpkt1/U5493             | D v -> Y ^        | AOI22X1  | 0.104 | 0.193 |   2.393 |   -4.115 | 
     | crcpkt1/U109              | A ^ -> Y ^        | BUFX2    | 0.026 | 0.046 |   2.439 |   -4.069 | 
     | crcpkt1/\data24_d_reg[20] | D ^               | DFFPOSX1 | 0.026 | 0.000 |   2.439 |   -4.069 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.508 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.550 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.163 | 0.142 |   0.184 |    6.692 | 
     | FECTS_clks_clk___L3_I0    | A ^ -> Y v   | INVX8    | 0.163 | 0.122 |   0.306 |    6.814 | 
     | FECTS_clks_clk___L4_I4    | A v -> Y ^   | INVX8    | 0.282 | 0.184 |   0.490 |    6.998 | 
     | crcpkt1/\data24_d_reg[20] | CLK ^        | DFFPOSX1 | 0.324 | 0.032 |   0.522 |    7.030 | 
     +------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin crcpkt0/\crcin8_d_reg[16] /CLK 
Endpoint:   crcpkt0/\crcin8_d_reg[16] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt0[0]              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.491
- Setup                         7.437
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -4.496
- Arrival Time                  1.991
= Slack Time                   -6.486
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.641
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt0[0] v |          | 0.057 |       |   0.640 |   -5.846 | 
     | crcpkt0/U2122             | A v -> Y ^        | INVX1    | 0.478 | 0.026 |   0.667 |   -5.820 | 
     | crcpkt0/U71               | A ^ -> Y ^        | OR2X1    | 0.022 | 0.061 |   0.727 |   -5.759 | 
     | crcpkt0/U7                | A ^ -> Y ^        | OR2X1    | 0.039 | 0.050 |   0.777 |   -5.709 | 
     | crcpkt0/U2124             | C ^ -> Y v        | NOR3X1   | 0.055 | 0.047 |   0.825 |   -5.662 | 
     | crcpkt0/U53               | B v -> Y v        | AND2X2   | 0.011 | 0.052 |   0.877 |   -5.610 | 
     | crcpkt0/U54               | A v -> Y ^        | INVX1    | 0.478 | 0.004 |   0.881 |   -5.605 | 
     | crcpkt0/U32               | A ^ -> Y ^        | OR2X1    | 0.015 | 0.056 |   0.937 |   -5.549 | 
     | crcpkt0/U55               | A ^ -> Y v        | INVX1    | 0.020 | 0.023 |   0.960 |   -5.526 | 
     | crcpkt0/U3                | B v -> Y v        | AND2X1   | 0.073 | 0.086 |   1.046 |   -5.440 | 
     | crcpkt0/U40               | A v -> Y ^        | INVX1    | 0.102 | 0.100 |   1.147 |   -5.340 | 
     | crcpkt0/U1648             | A ^ -> Y ^        | OR2X2    | 0.401 | 0.185 |   1.331 |   -5.155 | 
     | crcpkt0/U4962             | A ^ -> Y ^        | OR2X2    | 0.195 | 0.181 |   1.512 |   -4.974 | 
     | crcpkt0/FE_OFC71_n4868    | A ^ -> Y ^        | BUFX4    | 0.221 | 0.073 |   1.585 |   -4.902 | 
     | crcpkt0/U4995             | B ^ -> Y v        | AOI22X1  | 0.165 | 0.348 |   1.933 |   -4.553 | 
     | crcpkt0/U4996             | A v -> Y ^        | INVX1    | 0.003 | 0.057 |   1.991 |   -4.496 | 
     | crcpkt0/\crcin8_d_reg[16] | D ^               | DFFPOSX1 | 0.003 | 0.000 |   1.991 |   -4.496 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.486 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.528 | 
     | FECTS_clks_clk___L2_I2    | A v -> Y ^   | INVX8    | 0.156 | 0.146 |   0.188 |    6.675 | 
     | FECTS_clks_clk___L3_I4    | A ^ -> Y v   | INVX8    | 0.142 | 0.094 |   0.282 |    6.768 | 
     | FECTS_clks_clk___L4_I22   | A v -> Y ^   | INVX8    | 0.257 | 0.142 |   0.424 |    6.910 | 
     | crcpkt0/\crcin8_d_reg[16] | CLK ^        | DFFPOSX1 | 0.349 | 0.067 |   0.491 |    6.977 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[15] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[15] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[0]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.499
- Setup                         7.162
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -4.213
- Arrival Time                  2.241
= Slack Time                   -6.454
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[0] ^ |          | 0.074 |       |   0.659 |   -5.795 | 
     | crcpkt2/U2460             | A ^ -> Y v        | INVX1    | 0.013 | 0.038 |   0.697 |   -5.757 | 
     | crcpkt2/U59               | A v -> Y v        | OR2X1    | 0.013 | 0.043 |   0.740 |   -5.714 | 
     | crcpkt2/U4                | A v -> Y v        | OR2X1    | 0.020 | 0.046 |   0.786 |   -5.668 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.047 | 0.025 |   0.811 |   -5.643 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.153 | 0.105 |   0.916 |   -5.538 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.017 | 0.058 |   0.974 |   -5.480 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.013 | 0.019 |   0.993 |   -5.461 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.033 | 0.059 |   1.052 |   -5.403 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.113 | 0.090 |   1.142 |   -5.313 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.181 | 0.128 |   1.269 |   -5.185 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.058 | 0.138 |   1.408 |   -5.047 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.230 | 0.130 |   1.538 |   -4.917 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.134 | 0.180 |   1.718 |   -4.737 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.531 | 0.285 |   2.003 |   -4.451 | 
     | crcpkt2/U5035             | C ^ -> Y v        | AOI22X1  | 0.126 | 0.196 |   2.199 |   -4.255 | 
     | crcpkt2/U5036             | A v -> Y ^        | INVX1    | 0.013 | 0.042 |   2.241 |   -4.213 | 
     | crcpkt2/\crcin8_d_reg[15] | D ^               | DFFPOSX1 | 0.013 | 0.000 |   2.241 |   -4.213 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.454 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.497 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.163 | 0.142 |   0.184 |    6.639 | 
     | FECTS_clks_clk___L3_I0    | A ^ -> Y v   | INVX8    | 0.163 | 0.122 |   0.306 |    6.761 | 
     | FECTS_clks_clk___L4_I1    | A v -> Y ^   | INVX8    | 0.250 | 0.139 |   0.445 |    6.900 | 
     | crcpkt2/\crcin8_d_reg[15] | CLK ^        | DFFPOSX1 | 0.280 | 0.054 |   0.499 |    6.953 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[15] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[15] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[0]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.489
- Setup                         6.706
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -3.767
- Arrival Time                  2.673
= Slack Time                   -6.440
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[0] ^ |          | 0.074 |       |   0.659 |   -5.781 | 
     | crcpkt2/U2460             | A ^ -> Y v        | INVX1    | 0.013 | 0.038 |   0.697 |   -5.743 | 
     | crcpkt2/U59               | A v -> Y v        | OR2X1    | 0.013 | 0.043 |   0.740 |   -5.700 | 
     | crcpkt2/U4                | A v -> Y v        | OR2X1    | 0.020 | 0.046 |   0.786 |   -5.654 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.047 | 0.025 |   0.811 |   -5.629 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.153 | 0.105 |   0.916 |   -5.524 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.017 | 0.058 |   0.974 |   -5.466 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.013 | 0.019 |   0.993 |   -5.447 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.033 | 0.059 |   1.052 |   -5.388 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.113 | 0.090 |   1.142 |   -5.299 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.181 | 0.128 |   1.269 |   -5.171 | 
     | crcpkt2/U4098             | A ^ -> Y v        | NAND3X1  | 0.013 | 0.077 |   1.346 |   -5.094 | 
     | crcpkt2/U512              | A v -> Y v        | BUFX2    | 0.004 | 0.035 |   1.381 |   -5.059 | 
     | crcpkt2/U48               | B v -> Y v        | OR2X2    | 0.123 | 0.098 |   1.480 |   -4.960 | 
     | crcpkt2/U1032             | A v -> Y ^        | INVX4    | 0.407 | 0.228 |   1.708 |   -4.733 | 
     | crcpkt2/U14               | B ^ -> Y ^        | AND2X2   | 0.566 | 0.351 |   2.059 |   -4.381 | 
     | crcpkt2/U5485             | A ^ -> Y v        | INVX2    | 0.521 | 0.333 |   2.392 |   -4.048 | 
     | crcpkt2/U5494             | D v -> Y ^        | AOI22X1  | 0.108 | 0.238 |   2.630 |   -3.810 | 
     | crcpkt2/U118              | A ^ -> Y ^        | BUFX2    | 0.022 | 0.043 |   2.673 |   -3.767 | 
     | crcpkt2/\data24_d_reg[15] | D ^               | DFFPOSX1 | 0.022 | 0.000 |   2.673 |   -3.767 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.440 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.482 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.163 | 0.142 |   0.184 |    6.624 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.126 | 0.089 |   0.273 |    6.713 | 
     | FECTS_clks_clk___L4_I10   | A v -> Y ^   | INVX8    | 0.247 | 0.197 |   0.470 |    6.910 | 
     | crcpkt2/\data24_d_reg[15] | CLK ^        | DFFPOSX1 | 0.275 | 0.019 |   0.489 |    6.929 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[5] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[5] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[0]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.499
- Setup                         7.125
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -4.175
- Arrival Time                  2.243
= Slack Time                   -6.418
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[0] ^ |          | 0.074 |       |   0.659 |   -5.759 | 
     | crcpkt2/U2460            | A ^ -> Y v        | INVX1    | 0.013 | 0.038 |   0.697 |   -5.721 | 
     | crcpkt2/U59              | A v -> Y v        | OR2X1    | 0.013 | 0.043 |   0.740 |   -5.678 | 
     | crcpkt2/U4               | A v -> Y v        | OR2X1    | 0.020 | 0.046 |   0.786 |   -5.632 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.047 | 0.025 |   0.811 |   -5.607 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.153 | 0.105 |   0.916 |   -5.502 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.017 | 0.058 |   0.974 |   -5.444 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.013 | 0.019 |   0.993 |   -5.425 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.033 | 0.059 |   1.052 |   -5.367 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.113 | 0.090 |   1.142 |   -5.277 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.181 | 0.128 |   1.269 |   -5.149 | 
     | crcpkt2/U63              | A ^ -> Y v        | INVX1    | 0.058 | 0.138 |   1.408 |   -5.011 | 
     | crcpkt2/U1698            | A v -> Y v        | OR2X2    | 0.230 | 0.130 |   1.538 |   -4.880 | 
     | crcpkt2/U1694            | A v -> Y v        | OR2X2    | 0.134 | 0.180 |   1.718 |   -4.701 | 
     | crcpkt2/U1695            | A v -> Y ^        | INVX2    | 0.531 | 0.285 |   2.003 |   -4.415 | 
     | crcpkt2/U5015            | C ^ -> Y v        | AOI22X1  | 0.148 | 0.189 |   2.192 |   -4.226 | 
     | crcpkt2/U5016            | A v -> Y ^        | INVX1    | 0.014 | 0.051 |   2.243 |   -4.175 | 
     | crcpkt2/\crcin8_d_reg[5] | D ^               | DFFPOSX1 | 0.014 | 0.000 |   2.243 |   -4.175 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.418 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.460 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.163 | 0.142 |   0.184 |    6.603 | 
     | FECTS_clks_clk___L3_I0   | A ^ -> Y v   | INVX8    | 0.163 | 0.122 |   0.306 |    6.725 | 
     | FECTS_clks_clk___L4_I1   | A v -> Y ^   | INVX8    | 0.250 | 0.139 |   0.445 |    6.863 | 
     | crcpkt2/\crcin8_d_reg[5] | CLK ^        | DFFPOSX1 | 0.280 | 0.054 |   0.499 |    6.918 | 
     +-----------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin crcpkt1/\data24_d_reg[3] /CLK 
Endpoint:   crcpkt1/\data24_d_reg[3] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.634
- Setup                         7.024
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -3.940
- Arrival Time                  2.467
= Slack Time                   -6.407
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.657
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt1[3] ^ |          | 0.070 |       |   0.657 |   -5.750 | 
     | crcpkt1/U2174            | A ^ -> Y v        | INVX1    | 0.010 | 0.036 |   0.692 |   -5.715 | 
     | crcpkt1/U57              | A v -> Y v        | OR2X1    | 0.014 | 0.041 |   0.734 |   -5.674 | 
     | crcpkt1/U3               | B v -> Y v        | OR2X1    | 0.028 | 0.060 |   0.793 |   -5.614 | 
     | crcpkt1/U2175            | C v -> Y ^        | NOR3X1   | 0.048 | 0.028 |   0.821 |   -5.586 | 
     | crcpkt1/FE_OFC893_n2925  | A ^ -> Y ^        | BUFX2    | 0.072 | 0.073 |   0.894 |   -5.513 | 
     | crcpkt1/U5               | B ^ -> Y ^        | AND2X1   | 0.029 | 0.045 |   0.939 |   -5.468 | 
     | crcpkt1/U83              | A ^ -> Y v        | INVX1    | 0.017 | 0.025 |   0.965 |   -5.443 | 
     | crcpkt1/U56              | A v -> Y v        | OR2X1    | 0.022 | 0.048 |   1.013 |   -5.394 | 
     | crcpkt1/U704             | A v -> Y ^        | INVX1    | 0.011 | 0.027 |   1.040 |   -5.368 | 
     | crcpkt1/U18              | B ^ -> Y ^        | AND2X2   | 0.059 | 0.064 |   1.103 |   -5.304 | 
     | crcpkt1/U3993            | A ^ -> Y v        | NAND3X1  | 0.013 | 0.028 |   1.131 |   -5.276 | 
     | crcpkt1/U512             | A v -> Y v        | BUFX2    | 0.003 | 0.034 |   1.165 |   -5.242 | 
     | crcpkt1/U51              | B v -> Y v        | OR2X2    | 0.091 | 0.082 |   1.247 |   -5.160 | 
     | crcpkt1/U1033            | A v -> Y ^        | INVX4    | 0.449 | 0.161 |   1.408 |   -5.000 | 
     | crcpkt1/U14              | B ^ -> Y ^        | AND2X2   | 0.269 | 0.214 |   1.621 |   -4.786 | 
     | crcpkt1/FE_OFC891_n5212  | A ^ -> Y ^        | BUFX2    | 0.452 | 0.219 |   1.841 |   -4.566 | 
     | crcpkt1/U5489            | A ^ -> Y v        | INVX2    | 0.495 | 0.360 |   2.201 |   -4.207 | 
     | crcpkt1/U5510            | D v -> Y ^        | AOI22X1  | 0.094 | 0.225 |   2.426 |   -3.981 | 
     | crcpkt1/U126             | A ^ -> Y ^        | BUFX2    | 0.019 | 0.041 |   2.467 |   -3.940 | 
     | crcpkt1/\data24_d_reg[3] | D ^               | DFFPOSX1 | 0.019 | 0.000 |   2.467 |   -3.940 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.407 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.449 | 
     | FECTS_clks_clk___L2_I1   | A v -> Y ^   | INVX8    | 0.213 | 0.250 |   0.292 |    6.699 | 
     | FECTS_clks_clk___L3_I2   | A ^ -> Y v   | INVX8    | 0.140 | 0.092 |   0.383 |    6.790 | 
     | FECTS_clks_clk___L4_I14  | A v -> Y ^   | INVX8    | 0.235 | 0.182 |   0.565 |    6.973 | 
     | crcpkt1/\data24_d_reg[3] | CLK ^        | DFFPOSX1 | 0.344 | 0.069 |   0.634 |    7.041 | 
     +-----------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[10] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[10] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[0]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.496
- Setup                         7.091
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -4.145
- Arrival Time                  2.247
= Slack Time                   -6.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[0] ^ |          | 0.074 |       |   0.659 |   -5.732 | 
     | crcpkt2/U2460             | A ^ -> Y v        | INVX1    | 0.013 | 0.038 |   0.697 |   -5.694 | 
     | crcpkt2/U59               | A v -> Y v        | OR2X1    | 0.013 | 0.043 |   0.740 |   -5.651 | 
     | crcpkt2/U4                | A v -> Y v        | OR2X1    | 0.020 | 0.046 |   0.786 |   -5.605 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.047 | 0.025 |   0.811 |   -5.580 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.153 | 0.105 |   0.916 |   -5.475 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.017 | 0.058 |   0.974 |   -5.417 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.013 | 0.019 |   0.993 |   -5.398 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.033 | 0.059 |   1.052 |   -5.340 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.113 | 0.090 |   1.141 |   -5.250 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.181 | 0.128 |   1.269 |   -5.122 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.058 | 0.138 |   1.408 |   -4.984 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.230 | 0.130 |   1.538 |   -4.853 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.134 | 0.180 |   1.718 |   -4.674 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.531 | 0.285 |   2.003 |   -4.388 | 
     | crcpkt2/U5025             | C ^ -> Y v        | AOI22X1  | 0.125 | 0.200 |   2.203 |   -4.188 | 
     | crcpkt2/U5026             | A v -> Y ^        | INVX1    | 0.015 | 0.043 |   2.247 |   -4.145 | 
     | crcpkt2/\crcin8_d_reg[10] | D ^               | DFFPOSX1 | 0.015 | 0.000 |   2.247 |   -4.145 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.391 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.433 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.163 | 0.142 |   0.184 |    6.576 | 
     | FECTS_clks_clk___L3_I0    | A ^ -> Y v   | INVX8    | 0.163 | 0.122 |   0.306 |    6.698 | 
     | FECTS_clks_clk___L4_I1    | A v -> Y ^   | INVX8    | 0.250 | 0.139 |   0.445 |    6.836 | 
     | crcpkt2/\crcin8_d_reg[10] | CLK ^        | DFFPOSX1 | 0.281 | 0.051 |   0.496 |    6.888 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[9] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[9] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[0]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.498
- Setup                         7.097
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -4.149
- Arrival Time                  2.226
= Slack Time                   -6.374
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[0] ^ |          | 0.074 |       |   0.659 |   -5.715 | 
     | crcpkt2/U2460            | A ^ -> Y v        | INVX1    | 0.013 | 0.038 |   0.697 |   -5.677 | 
     | crcpkt2/U59              | A v -> Y v        | OR2X1    | 0.013 | 0.043 |   0.740 |   -5.634 | 
     | crcpkt2/U4               | A v -> Y v        | OR2X1    | 0.020 | 0.046 |   0.786 |   -5.588 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.047 | 0.025 |   0.811 |   -5.563 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.153 | 0.105 |   0.916 |   -5.458 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.017 | 0.058 |   0.974 |   -5.400 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.013 | 0.019 |   0.993 |   -5.381 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.033 | 0.059 |   1.052 |   -5.323 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.113 | 0.090 |   1.141 |   -5.233 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.181 | 0.128 |   1.269 |   -5.105 | 
     | crcpkt2/U63              | A ^ -> Y v        | INVX1    | 0.058 | 0.138 |   1.408 |   -4.967 | 
     | crcpkt2/U1698            | A v -> Y v        | OR2X2    | 0.230 | 0.130 |   1.538 |   -4.837 | 
     | crcpkt2/U1694            | A v -> Y v        | OR2X2    | 0.134 | 0.180 |   1.718 |   -4.657 | 
     | crcpkt2/U1695            | A v -> Y ^        | INVX2    | 0.531 | 0.285 |   2.003 |   -4.371 | 
     | crcpkt2/U5023            | C ^ -> Y v        | AOI22X1  | 0.099 | 0.189 |   2.192 |   -4.182 | 
     | crcpkt2/U5024            | A v -> Y ^        | INVX1    | 0.015 | 0.034 |   2.226 |   -4.149 | 
     | crcpkt2/\crcin8_d_reg[9] | D ^               | DFFPOSX1 | 0.015 | 0.000 |   2.226 |   -4.149 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.374 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.416 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.163 | 0.142 |   0.184 |    6.559 | 
     | FECTS_clks_clk___L3_I0   | A ^ -> Y v   | INVX8    | 0.163 | 0.122 |   0.306 |    6.681 | 
     | FECTS_clks_clk___L4_I1   | A v -> Y ^   | INVX8    | 0.250 | 0.139 |   0.445 |    6.819 | 
     | crcpkt2/\crcin8_d_reg[9] | CLK ^        | DFFPOSX1 | 0.280 | 0.053 |   0.498 |    6.873 | 
     +-----------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin crcpkt1/\data24_d_reg[10] /CLK 
Endpoint:   crcpkt1/\data24_d_reg[10] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.609
- Setup                         6.963
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -3.905
- Arrival Time                  2.458
= Slack Time                   -6.362
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.657
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt1[3] ^ |          | 0.070 |       |   0.657 |   -5.705 | 
     | crcpkt1/U2174             | A ^ -> Y v        | INVX1    | 0.010 | 0.036 |   0.692 |   -5.670 | 
     | crcpkt1/U57               | A v -> Y v        | OR2X1    | 0.014 | 0.041 |   0.734 |   -5.629 | 
     | crcpkt1/U3                | B v -> Y v        | OR2X1    | 0.028 | 0.060 |   0.793 |   -5.569 | 
     | crcpkt1/U2175             | C v -> Y ^        | NOR3X1   | 0.048 | 0.028 |   0.821 |   -5.541 | 
     | crcpkt1/FE_OFC893_n2925   | A ^ -> Y ^        | BUFX2    | 0.072 | 0.073 |   0.894 |   -5.468 | 
     | crcpkt1/U5                | B ^ -> Y ^        | AND2X1   | 0.029 | 0.045 |   0.939 |   -5.423 | 
     | crcpkt1/U83               | A ^ -> Y v        | INVX1    | 0.017 | 0.025 |   0.965 |   -5.398 | 
     | crcpkt1/U56               | A v -> Y v        | OR2X1    | 0.022 | 0.048 |   1.013 |   -5.349 | 
     | crcpkt1/U704              | A v -> Y ^        | INVX1    | 0.011 | 0.027 |   1.040 |   -5.323 | 
     | crcpkt1/U18               | B ^ -> Y ^        | AND2X2   | 0.059 | 0.064 |   1.103 |   -5.259 | 
     | crcpkt1/U3993             | A ^ -> Y v        | NAND3X1  | 0.013 | 0.028 |   1.131 |   -5.231 | 
     | crcpkt1/U512              | A v -> Y v        | BUFX2    | 0.003 | 0.034 |   1.165 |   -5.197 | 
     | crcpkt1/U51               | B v -> Y v        | OR2X2    | 0.091 | 0.082 |   1.247 |   -5.116 | 
     | crcpkt1/U1033             | A v -> Y ^        | INVX4    | 0.449 | 0.161 |   1.408 |   -4.955 | 
     | crcpkt1/U14               | B ^ -> Y ^        | AND2X2   | 0.269 | 0.214 |   1.621 |   -4.741 | 
     | crcpkt1/FE_OFC891_n5212   | A ^ -> Y ^        | BUFX2    | 0.452 | 0.219 |   1.841 |   -4.522 | 
     | crcpkt1/U5489             | A ^ -> Y v        | INVX2    | 0.495 | 0.360 |   2.201 |   -4.162 | 
     | crcpkt1/U5503             | D v -> Y ^        | AOI22X1  | 0.088 | 0.217 |   2.418 |   -3.944 | 
     | crcpkt1/U119              | A ^ -> Y ^        | BUFX2    | 0.018 | 0.040 |   2.458 |   -3.905 | 
     | crcpkt1/\data24_d_reg[10] | D ^               | DFFPOSX1 | 0.018 | 0.000 |   2.458 |   -3.905 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.362 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.404 | 
     | FECTS_clks_clk___L2_I3    | A v -> Y ^   | INVX8    | 0.205 | 0.251 |   0.293 |    6.656 | 
     | FECTS_clks_clk___L3_I7    | A ^ -> Y v   | INVX8    | 0.132 | 0.074 |   0.368 |    6.730 | 
     | FECTS_clks_clk___L4_I35   | A v -> Y ^   | INVX8    | 0.269 | 0.226 |   0.594 |    6.956 | 
     | crcpkt1/\data24_d_reg[10] | CLK ^        | DFFPOSX1 | 0.279 | 0.015 |   0.609 |    6.971 | 
     +------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin crcpkt0/\data24_d_reg[0] /CLK 
Endpoint:   crcpkt0/\data24_d_reg[0] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt0[0]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.479
- Setup                         7.162
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -4.233
- Arrival Time                  2.129
= Slack Time                   -6.362
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.664
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt0[0] ^ |          | 0.081 |       |   0.664 |   -5.698 | 
     | crcpkt0/U2122            | A ^ -> Y v        | INVX1    | 0.013 | 0.041 |   0.705 |   -5.658 | 
     | crcpkt0/U71              | A v -> Y v        | OR2X1    | 0.017 | 0.044 |   0.749 |   -5.613 | 
     | crcpkt0/U7               | A v -> Y v        | OR2X1    | 0.023 | 0.048 |   0.797 |   -5.565 | 
     | crcpkt0/U2124            | C v -> Y ^        | NOR3X1   | 0.096 | 0.059 |   0.856 |   -5.506 | 
     | crcpkt0/U53              | B ^ -> Y ^        | AND2X2   | 0.015 | 0.039 |   0.895 |   -5.467 | 
     | crcpkt0/U54              | A ^ -> Y v        | INVX1    | 0.014 | 0.019 |   0.914 |   -5.448 | 
     | crcpkt0/U32              | A v -> Y v        | OR2X1    | 0.014 | 0.041 |   0.956 |   -5.407 | 
     | crcpkt0/U55              | A v -> Y ^        | INVX1    | 0.478 | 0.012 |   0.968 |   -5.395 | 
     | crcpkt0/U3               | B ^ -> Y ^        | AND2X1   | 0.110 | 0.073 |   1.040 |   -5.322 | 
     | crcpkt0/U3984            | A ^ -> Y v        | NAND3X1  | 0.015 | 0.035 |   1.075 |   -5.287 | 
     | crcpkt0/U462             | A v -> Y v        | BUFX2    | 0.004 | 0.035 |   1.110 |   -5.252 | 
     | crcpkt0/U33              | B v -> Y v        | OR2X1    | 0.023 | 0.055 |   1.165 |   -5.198 | 
     | crcpkt0/U983             | A v -> Y ^        | INVX4    | 0.449 | 0.085 |   1.249 |   -5.113 | 
     | crcpkt0/U12              | B ^ -> Y ^        | AND2X2   | 0.419 | 0.384 |   1.633 |   -4.729 | 
     | crcpkt0/U5443            | A ^ -> Y v        | INVX4    | 0.311 | 0.152 |   1.786 |   -4.577 | 
     | crcpkt0/U5467            | D v -> Y ^        | AOI22X1  | 0.084 | 0.304 |   2.090 |   -4.273 | 
     | crcpkt0/U109             | A ^ -> Y ^        | BUFX2    | 0.017 | 0.040 |   2.129 |   -4.233 | 
     | crcpkt0/\data24_d_reg[0] | D ^               | DFFPOSX1 | 0.017 | 0.000 |   2.129 |   -4.233 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.362 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.404 | 
     | FECTS_clks_clk___L2_I2   | A v -> Y ^   | INVX8    | 0.156 | 0.146 |   0.188 |    6.550 | 
     | FECTS_clks_clk___L3_I4   | A ^ -> Y v   | INVX8    | 0.142 | 0.094 |   0.282 |    6.644 | 
     | FECTS_clks_clk___L4_I19  | A v -> Y ^   | INVX8    | 0.228 | 0.141 |   0.423 |    6.785 | 
     | crcpkt0/\data24_d_reg[0] | CLK ^        | DFFPOSX1 | 0.338 | 0.056 |   0.479 |    6.841 | 
     +-----------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin crcpkt1/\crcin8_d_reg[13] /CLK 
Endpoint:   crcpkt1/\crcin8_d_reg[13] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.612
- Setup                         7.262
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -4.201
- Arrival Time                  2.145
= Slack Time                   -6.346
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.657
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt1[3] ^ |          | 0.070 |       |   0.657 |   -5.689 | 
     | crcpkt1/U2174             | A ^ -> Y v        | INVX1    | 0.010 | 0.036 |   0.692 |   -5.654 | 
     | crcpkt1/U57               | A v -> Y v        | OR2X1    | 0.014 | 0.041 |   0.734 |   -5.612 | 
     | crcpkt1/U3                | B v -> Y v        | OR2X1    | 0.028 | 0.060 |   0.793 |   -5.553 | 
     | crcpkt1/U2175             | C v -> Y ^        | NOR3X1   | 0.048 | 0.028 |   0.821 |   -5.525 | 
     | crcpkt1/FE_OFC893_n2925   | A ^ -> Y ^        | BUFX2    | 0.072 | 0.073 |   0.894 |   -5.452 | 
     | crcpkt1/U5                | B ^ -> Y ^        | AND2X1   | 0.029 | 0.045 |   0.939 |   -5.407 | 
     | crcpkt1/U83               | A ^ -> Y v        | INVX1    | 0.017 | 0.025 |   0.965 |   -5.381 | 
     | crcpkt1/U56               | A v -> Y v        | OR2X1    | 0.022 | 0.048 |   1.013 |   -5.333 | 
     | crcpkt1/U704              | A v -> Y ^        | INVX1    | 0.011 | 0.027 |   1.040 |   -5.306 | 
     | crcpkt1/U18               | B ^ -> Y ^        | AND2X2   | 0.059 | 0.064 |   1.104 |   -5.242 | 
     | crcpkt1/U61               | A ^ -> Y v        | INVX1    | 0.059 | 0.068 |   1.171 |   -5.175 | 
     | crcpkt1/U1696             | A v -> Y v        | OR2X2    | 0.105 | 0.101 |   1.273 |   -5.073 | 
     | crcpkt1/FE_OFC890_n4920   | A v -> Y v        | BUFX2    | 0.312 | 0.140 |   1.412 |   -4.934 | 
     | crcpkt1/U1693             | A v -> Y v        | OR2X2    | 0.210 | 0.230 |   1.642 |   -4.704 | 
     | crcpkt1/U1694             | A v -> Y ^        | INVX4    | 0.370 | 0.254 |   1.896 |   -4.450 | 
     | crcpkt1/U5035             | C ^ -> Y v        | AOI22X1  | 0.162 | 0.194 |   2.090 |   -4.256 | 
     | crcpkt1/U5036             | A v -> Y ^        | INVX1    | 0.002 | 0.056 |   2.145 |   -4.201 | 
     | crcpkt1/\crcin8_d_reg[13] | D ^               | DFFPOSX1 | 0.002 | 0.000 |   2.145 |   -4.201 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.346 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.388 | 
     | FECTS_clks_clk___L2_I1    | A v -> Y ^   | INVX8    | 0.213 | 0.250 |   0.292 |    6.638 | 
     | FECTS_clks_clk___L3_I2    | A ^ -> Y v   | INVX8    | 0.140 | 0.092 |   0.383 |    6.729 | 
     | FECTS_clks_clk___L4_I11   | A v -> Y ^   | INVX8    | 0.247 | 0.113 |   0.496 |    6.842 | 
     | crcpkt1/\crcin8_d_reg[13] | CLK ^        | DFFPOSX1 | 0.365 | 0.116 |   0.612 |    6.958 | 
     +------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[18] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[18] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[0]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.499
- Setup                         7.038
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -4.089
- Arrival Time                  2.245
= Slack Time                   -6.334
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[0] ^ |          | 0.074 |       |   0.659 |   -5.675 | 
     | crcpkt2/U2460             | A ^ -> Y v        | INVX1    | 0.013 | 0.038 |   0.697 |   -5.637 | 
     | crcpkt2/U59               | A v -> Y v        | OR2X1    | 0.013 | 0.043 |   0.740 |   -5.594 | 
     | crcpkt2/U4                | A v -> Y v        | OR2X1    | 0.020 | 0.046 |   0.786 |   -5.548 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.047 | 0.025 |   0.811 |   -5.522 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.153 | 0.105 |   0.916 |   -5.417 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.017 | 0.058 |   0.974 |   -5.359 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.013 | 0.019 |   0.993 |   -5.340 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.033 | 0.059 |   1.052 |   -5.282 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.113 | 0.090 |   1.141 |   -5.192 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.181 | 0.128 |   1.269 |   -5.064 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.058 | 0.138 |   1.408 |   -4.926 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.230 | 0.130 |   1.538 |   -4.796 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.134 | 0.180 |   1.718 |   -4.616 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.531 | 0.285 |   2.003 |   -4.331 | 
     | crcpkt2/U5041             | C ^ -> Y v        | AOI22X1  | 0.102 | 0.205 |   2.208 |   -4.125 | 
     | crcpkt2/U5042             | A v -> Y ^        | INVX1    | 0.017 | 0.036 |   2.244 |   -4.089 | 
     | crcpkt2/\crcin8_d_reg[18] | D ^               | DFFPOSX1 | 0.017 | 0.000 |   2.245 |   -4.089 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.334 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.376 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.163 | 0.142 |   0.184 |    6.518 | 
     | FECTS_clks_clk___L3_I0    | A ^ -> Y v   | INVX8    | 0.163 | 0.122 |   0.306 |    6.640 | 
     | FECTS_clks_clk___L4_I1    | A v -> Y ^   | INVX8    | 0.250 | 0.139 |   0.445 |    6.779 | 
     | crcpkt2/\crcin8_d_reg[18] | CLK ^        | DFFPOSX1 | 0.280 | 0.054 |   0.499 |    6.833 | 
     +------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin crcpkt1/\data24_d_reg[0] /CLK 
Endpoint:   crcpkt1/\data24_d_reg[0] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.613
- Setup                         6.936
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -3.873
- Arrival Time                  2.457
= Slack Time                   -6.329
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.657
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt1[3] ^ |          | 0.070 |       |   0.657 |   -5.672 | 
     | crcpkt1/U2174            | A ^ -> Y v        | INVX1    | 0.010 | 0.036 |   0.692 |   -5.637 | 
     | crcpkt1/U57              | A v -> Y v        | OR2X1    | 0.014 | 0.041 |   0.734 |   -5.596 | 
     | crcpkt1/U3               | B v -> Y v        | OR2X1    | 0.028 | 0.060 |   0.793 |   -5.536 | 
     | crcpkt1/U2175            | C v -> Y ^        | NOR3X1   | 0.048 | 0.028 |   0.821 |   -5.508 | 
     | crcpkt1/FE_OFC893_n2925  | A ^ -> Y ^        | BUFX2    | 0.072 | 0.073 |   0.894 |   -5.435 | 
     | crcpkt1/U5               | B ^ -> Y ^        | AND2X1   | 0.029 | 0.045 |   0.939 |   -5.390 | 
     | crcpkt1/U83              | A ^ -> Y v        | INVX1    | 0.017 | 0.025 |   0.965 |   -5.365 | 
     | crcpkt1/U56              | A v -> Y v        | OR2X1    | 0.022 | 0.048 |   1.013 |   -5.316 | 
     | crcpkt1/U704             | A v -> Y ^        | INVX1    | 0.011 | 0.027 |   1.040 |   -5.290 | 
     | crcpkt1/U18              | B ^ -> Y ^        | AND2X2   | 0.059 | 0.064 |   1.103 |   -5.226 | 
     | crcpkt1/U3993            | A ^ -> Y v        | NAND3X1  | 0.013 | 0.028 |   1.131 |   -5.198 | 
     | crcpkt1/U512             | A v -> Y v        | BUFX2    | 0.003 | 0.034 |   1.165 |   -5.164 | 
     | crcpkt1/U51              | B v -> Y v        | OR2X2    | 0.091 | 0.082 |   1.247 |   -5.082 | 
     | crcpkt1/U1033            | A v -> Y ^        | INVX4    | 0.449 | 0.161 |   1.408 |   -4.922 | 
     | crcpkt1/U14              | B ^ -> Y ^        | AND2X2   | 0.269 | 0.214 |   1.621 |   -4.708 | 
     | crcpkt1/FE_OFC891_n5212  | A ^ -> Y ^        | BUFX2    | 0.452 | 0.219 |   1.841 |   -4.489 | 
     | crcpkt1/U5489            | A ^ -> Y v        | INVX2    | 0.495 | 0.360 |   2.200 |   -4.129 | 
     | crcpkt1/U5513            | D v -> Y ^        | AOI22X1  | 0.089 | 0.215 |   2.416 |   -3.913 | 
     | crcpkt1/U129             | A ^ -> Y ^        | BUFX2    | 0.018 | 0.040 |   2.456 |   -3.873 | 
     | crcpkt1/\data24_d_reg[0] | D ^               | DFFPOSX1 | 0.018 | 0.000 |   2.457 |   -3.873 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.329 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.371 | 
     | FECTS_clks_clk___L2_I3   | A v -> Y ^   | INVX8    | 0.205 | 0.251 |   0.293 |    6.623 | 
     | FECTS_clks_clk___L3_I7   | A ^ -> Y v   | INVX8    | 0.132 | 0.074 |   0.368 |    6.697 | 
     | FECTS_clks_clk___L4_I35  | A v -> Y ^   | INVX8    | 0.269 | 0.226 |   0.594 |    6.923 | 
     | crcpkt1/\data24_d_reg[0] | CLK ^        | DFFPOSX1 | 0.279 | 0.019 |   0.613 |    6.942 | 
     +-----------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin crcpkt1/\data24_d_reg[12] /CLK 
Endpoint:   crcpkt1/\data24_d_reg[12] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.618
- Setup                         6.935
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -3.868
- Arrival Time                  2.456
= Slack Time                   -6.324
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.657
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt1[3] ^ |          | 0.070 |       |   0.657 |   -5.667 | 
     | crcpkt1/U2174             | A ^ -> Y v        | INVX1    | 0.010 | 0.036 |   0.692 |   -5.631 | 
     | crcpkt1/U57               | A v -> Y v        | OR2X1    | 0.014 | 0.041 |   0.734 |   -5.590 | 
     | crcpkt1/U3                | B v -> Y v        | OR2X1    | 0.028 | 0.060 |   0.793 |   -5.530 | 
     | crcpkt1/U2175             | C v -> Y ^        | NOR3X1   | 0.048 | 0.028 |   0.821 |   -5.503 | 
     | crcpkt1/FE_OFC893_n2925   | A ^ -> Y ^        | BUFX2    | 0.072 | 0.073 |   0.894 |   -5.430 | 
     | crcpkt1/U5                | B ^ -> Y ^        | AND2X1   | 0.029 | 0.045 |   0.939 |   -5.385 | 
     | crcpkt1/U83               | A ^ -> Y v        | INVX1    | 0.017 | 0.025 |   0.965 |   -5.359 | 
     | crcpkt1/U56               | A v -> Y v        | OR2X1    | 0.022 | 0.048 |   1.013 |   -5.311 | 
     | crcpkt1/U704              | A v -> Y ^        | INVX1    | 0.011 | 0.027 |   1.040 |   -5.284 | 
     | crcpkt1/U18               | B ^ -> Y ^        | AND2X2   | 0.059 | 0.064 |   1.103 |   -5.220 | 
     | crcpkt1/U3993             | A ^ -> Y v        | NAND3X1  | 0.013 | 0.028 |   1.131 |   -5.193 | 
     | crcpkt1/U512              | A v -> Y v        | BUFX2    | 0.003 | 0.034 |   1.165 |   -5.159 | 
     | crcpkt1/U51               | B v -> Y v        | OR2X2    | 0.091 | 0.082 |   1.247 |   -5.077 | 
     | crcpkt1/U1033             | A v -> Y ^        | INVX4    | 0.449 | 0.161 |   1.408 |   -4.916 | 
     | crcpkt1/U14               | B ^ -> Y ^        | AND2X2   | 0.269 | 0.214 |   1.621 |   -4.703 | 
     | crcpkt1/FE_OFC891_n5212   | A ^ -> Y ^        | BUFX2    | 0.452 | 0.219 |   1.841 |   -4.483 | 
     | crcpkt1/U5489             | A ^ -> Y v        | INVX2    | 0.495 | 0.360 |   2.200 |   -4.123 | 
     | crcpkt1/U5501             | D v -> Y ^        | AOI22X1  | 0.093 | 0.215 |   2.416 |   -3.908 | 
     | crcpkt1/U117              | A ^ -> Y ^        | BUFX2    | 0.018 | 0.040 |   2.456 |   -3.868 | 
     | crcpkt1/\data24_d_reg[12] | D ^               | DFFPOSX1 | 0.018 | 0.000 |   2.456 |   -3.868 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.324 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.366 | 
     | FECTS_clks_clk___L2_I3    | A v -> Y ^   | INVX8    | 0.205 | 0.251 |   0.293 |    6.617 | 
     | FECTS_clks_clk___L3_I7    | A ^ -> Y v   | INVX8    | 0.132 | 0.074 |   0.368 |    6.692 | 
     | FECTS_clks_clk___L4_I35   | A v -> Y ^   | INVX8    | 0.269 | 0.226 |   0.594 |    6.918 | 
     | crcpkt1/\data24_d_reg[12] | CLK ^        | DFFPOSX1 | 0.278 | 0.024 |   0.618 |    6.942 | 
     +------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin crcpkt0/\data24_d_reg[21] /CLK 
Endpoint:   crcpkt0/\data24_d_reg[21] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt0[0]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.478
- Setup                         7.132
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -4.203
- Arrival Time                  2.116
= Slack Time                   -6.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.664
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt0[0] ^ |          | 0.081 |       |   0.664 |   -5.655 | 
     | crcpkt0/U2122             | A ^ -> Y v        | INVX1    | 0.013 | 0.041 |   0.705 |   -5.614 | 
     | crcpkt0/U71               | A v -> Y v        | OR2X1    | 0.017 | 0.044 |   0.749 |   -5.570 | 
     | crcpkt0/U7                | A v -> Y v        | OR2X1    | 0.023 | 0.048 |   0.797 |   -5.522 | 
     | crcpkt0/U2124             | C v -> Y ^        | NOR3X1   | 0.096 | 0.059 |   0.856 |   -5.463 | 
     | crcpkt0/U53               | B ^ -> Y ^        | AND2X2   | 0.015 | 0.039 |   0.895 |   -5.424 | 
     | crcpkt0/U54               | A ^ -> Y v        | INVX1    | 0.014 | 0.019 |   0.914 |   -5.405 | 
     | crcpkt0/U32               | A v -> Y v        | OR2X1    | 0.014 | 0.041 |   0.956 |   -5.364 | 
     | crcpkt0/U55               | A v -> Y ^        | INVX1    | 0.478 | 0.012 |   0.968 |   -5.351 | 
     | crcpkt0/U3                | B ^ -> Y ^        | AND2X1   | 0.110 | 0.073 |   1.040 |   -5.279 | 
     | crcpkt0/U3984             | A ^ -> Y v        | NAND3X1  | 0.015 | 0.035 |   1.075 |   -5.244 | 
     | crcpkt0/U462              | A v -> Y v        | BUFX2    | 0.004 | 0.035 |   1.110 |   -5.209 | 
     | crcpkt0/U33               | B v -> Y v        | OR2X1    | 0.023 | 0.055 |   1.165 |   -5.154 | 
     | crcpkt0/U983              | A v -> Y ^        | INVX4    | 0.449 | 0.085 |   1.249 |   -5.070 | 
     | crcpkt0/U12               | B ^ -> Y ^        | AND2X2   | 0.419 | 0.384 |   1.633 |   -4.686 | 
     | crcpkt0/U5443             | A ^ -> Y v        | INVX4    | 0.311 | 0.152 |   1.786 |   -4.534 | 
     | crcpkt0/U5446             | D v -> Y ^        | AOI22X1  | 0.071 | 0.292 |   2.078 |   -4.241 | 
     | crcpkt0/U88               | A ^ -> Y ^        | BUFX2    | 0.014 | 0.038 |   2.116 |   -4.203 | 
     | crcpkt0/\data24_d_reg[21] | D ^               | DFFPOSX1 | 0.014 | 0.000 |   2.116 |   -4.203 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.319 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.361 | 
     | FECTS_clks_clk___L2_I2    | A v -> Y ^   | INVX8    | 0.156 | 0.146 |   0.188 |    6.507 | 
     | FECTS_clks_clk___L3_I4    | A ^ -> Y v   | INVX8    | 0.142 | 0.094 |   0.282 |    6.601 | 
     | FECTS_clks_clk___L4_I23   | A v -> Y ^   | INVX8    | 0.226 | 0.159 |   0.441 |    6.760 | 
     | crcpkt0/\data24_d_reg[21] | CLK ^        | DFFPOSX1 | 0.281 | 0.037 |   0.478 |    6.797 | 
     +------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin crcpkt1/\crcin8_d_reg[3] /CLK 
Endpoint:   crcpkt1/\crcin8_d_reg[3] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[3]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.678
- Setup                         7.245
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -4.117
- Arrival Time                  2.159
= Slack Time                   -6.276
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.636
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt1[3] v |          | 0.051 |       |   0.636 |   -5.640 | 
     | crcpkt1/U2174            | A v -> Y ^        | INVX1    | 0.478 | 0.020 |   0.656 |   -5.620 | 
     | crcpkt1/U57              | A ^ -> Y ^        | OR2X1    | 0.016 | 0.056 |   0.712 |   -5.564 | 
     | crcpkt1/U3               | B ^ -> Y ^        | OR2X1    | 0.047 | 0.066 |   0.778 |   -5.498 | 
     | crcpkt1/U2175            | C ^ -> Y v        | NOR3X1   | 0.026 | 0.029 |   0.808 |   -5.468 | 
     | crcpkt1/FE_OFC893_n2925  | A v -> Y v        | BUFX2    | 0.041 | 0.059 |   0.867 |   -5.409 | 
     | crcpkt1/U5               | B v -> Y v        | AND2X1   | 0.017 | 0.054 |   0.921 |   -5.355 | 
     | crcpkt1/U83              | A v -> Y ^        | INVX1    | 0.478 | 0.011 |   0.932 |   -5.344 | 
     | crcpkt1/U56              | A ^ -> Y ^        | OR2X1    | 0.031 | 0.066 |   0.998 |   -5.278 | 
     | crcpkt1/U704             | A ^ -> Y v        | INVX1    | 0.030 | 0.035 |   1.033 |   -5.243 | 
     | crcpkt1/U18              | B v -> Y v        | AND2X2   | 0.037 | 0.065 |   1.098 |   -5.178 | 
     | crcpkt1/U61              | A v -> Y ^        | INVX1    | 0.067 | 0.069 |   1.167 |   -5.109 | 
     | crcpkt1/U1696            | A ^ -> Y ^        | OR2X2    | 0.153 | 0.126 |   1.293 |   -4.983 | 
     | crcpkt1/FE_OFC890_n4920  | A ^ -> Y ^        | BUFX2    | 0.360 | 0.193 |   1.486 |   -4.790 | 
     | crcpkt1/U1695            | A ^ -> Y ^        | OR2X2    | 0.203 | 0.197 |   1.684 |   -4.592 | 
     | crcpkt1/FE_OFC889_n4915  | A ^ -> Y ^        | BUFX2    | 0.401 | 0.205 |   1.889 |   -4.387 | 
     | crcpkt1/U5015            | B ^ -> Y v        | AOI22X1  | 0.133 | 0.225 |   2.114 |   -4.162 | 
     | crcpkt1/U5016            | A v -> Y ^        | INVX1    | 0.013 | 0.045 |   2.159 |   -4.117 | 
     | crcpkt1/\crcin8_d_reg[3] | D ^               | DFFPOSX1 | 0.013 | 0.000 |   2.159 |   -4.117 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.276 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.318 | 
     | FECTS_clks_clk___L2_I1   | A v -> Y ^   | INVX8    | 0.213 | 0.250 |   0.292 |    6.568 | 
     | FECTS_clks_clk___L3_I3   | A ^ -> Y v   | INVX8    | 0.130 | 0.078 |   0.370 |    6.646 | 
     | FECTS_clks_clk___L4_I18  | A v -> Y ^   | INVX8    | 0.291 | 0.259 |   0.629 |    6.905 | 
     | crcpkt1/\crcin8_d_reg[3] | CLK ^        | DFFPOSX1 | 0.340 | 0.049 |   0.678 |    6.954 | 
     +-----------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin crcpkt1/\crcin8_d_reg[25] /CLK 
Endpoint:   crcpkt1/\crcin8_d_reg[25] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[3]              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.569
- Setup                         7.115
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -4.095
- Arrival Time                  2.180
= Slack Time                   -6.275
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.636
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt1[3] v |          | 0.051 |       |   0.636 |   -5.639 | 
     | crcpkt1/U2174             | A v -> Y ^        | INVX1    | 0.478 | 0.020 |   0.656 |   -5.619 | 
     | crcpkt1/U57               | A ^ -> Y ^        | OR2X1    | 0.016 | 0.056 |   0.712 |   -5.563 | 
     | crcpkt1/U3                | B ^ -> Y ^        | OR2X1    | 0.047 | 0.066 |   0.779 |   -5.497 | 
     | crcpkt1/U2175             | C ^ -> Y v        | NOR3X1   | 0.026 | 0.029 |   0.808 |   -5.467 | 
     | crcpkt1/FE_OFC893_n2925   | A v -> Y v        | BUFX2    | 0.041 | 0.059 |   0.867 |   -5.408 | 
     | crcpkt1/U5                | B v -> Y v        | AND2X1   | 0.017 | 0.054 |   0.922 |   -5.354 | 
     | crcpkt1/U83               | A v -> Y ^        | INVX1    | 0.478 | 0.011 |   0.932 |   -5.343 | 
     | crcpkt1/U56               | A ^ -> Y ^        | OR2X1    | 0.031 | 0.066 |   0.998 |   -5.277 | 
     | crcpkt1/U704              | A ^ -> Y v        | INVX1    | 0.030 | 0.035 |   1.033 |   -5.242 | 
     | crcpkt1/U18               | B v -> Y v        | AND2X2   | 0.037 | 0.065 |   1.098 |   -5.177 | 
     | crcpkt1/U61               | A v -> Y ^        | INVX1    | 0.067 | 0.069 |   1.167 |   -5.108 | 
     | crcpkt1/U1696             | A ^ -> Y ^        | OR2X2    | 0.153 | 0.126 |   1.293 |   -4.982 | 
     | crcpkt1/FE_OFC890_n4920   | A ^ -> Y ^        | BUFX2    | 0.360 | 0.193 |   1.486 |   -4.789 | 
     | crcpkt1/U1695             | A ^ -> Y ^        | OR2X2    | 0.203 | 0.197 |   1.684 |   -4.592 | 
     | crcpkt1/FE_OFC889_n4915   | A ^ -> Y ^        | BUFX2    | 0.401 | 0.205 |   1.889 |   -4.386 | 
     | crcpkt1/U5059             | B ^ -> Y v        | AOI22X1  | 0.133 | 0.247 |   2.136 |   -4.139 | 
     | crcpkt1/U5060             | A v -> Y ^        | INVX1    | 0.012 | 0.044 |   2.180 |   -4.095 | 
     | crcpkt1/\crcin8_d_reg[25] | D ^               | DFFPOSX1 | 0.012 | 0.000 |   2.180 |   -4.095 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.275 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.317 | 
     | FECTS_clks_clk___L2_I1    | A v -> Y ^   | INVX8    | 0.213 | 0.250 |   0.292 |    6.567 | 
     | FECTS_clks_clk___L3_I2    | A ^ -> Y v   | INVX8    | 0.140 | 0.092 |   0.383 |    6.658 | 
     | FECTS_clks_clk___L4_I11   | A v -> Y ^   | INVX8    | 0.247 | 0.113 |   0.496 |    6.771 | 
     | crcpkt1/\crcin8_d_reg[25] | CLK ^        | DFFPOSX1 | 0.352 | 0.073 |   0.569 |    6.844 | 
     +------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin crcpkt1/\data24_d_reg[8] /CLK 
Endpoint:   crcpkt1/\data24_d_reg[8] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.603
- Setup                         6.861
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -3.807
- Arrival Time                  2.466
= Slack Time                   -6.273
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.657
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt1[3] ^ |          | 0.070 |       |   0.657 |   -5.616 | 
     | crcpkt1/U2174            | A ^ -> Y v        | INVX1    | 0.010 | 0.036 |   0.692 |   -5.581 | 
     | crcpkt1/U57              | A v -> Y v        | OR2X1    | 0.014 | 0.041 |   0.734 |   -5.540 | 
     | crcpkt1/U3               | B v -> Y v        | OR2X1    | 0.028 | 0.060 |   0.793 |   -5.480 | 
     | crcpkt1/U2175            | C v -> Y ^        | NOR3X1   | 0.048 | 0.028 |   0.821 |   -5.452 | 
     | crcpkt1/FE_OFC893_n2925  | A ^ -> Y ^        | BUFX2    | 0.072 | 0.073 |   0.894 |   -5.379 | 
     | crcpkt1/U5               | B ^ -> Y ^        | AND2X1   | 0.029 | 0.045 |   0.939 |   -5.334 | 
     | crcpkt1/U83              | A ^ -> Y v        | INVX1    | 0.017 | 0.025 |   0.965 |   -5.309 | 
     | crcpkt1/U56              | A v -> Y v        | OR2X1    | 0.022 | 0.048 |   1.013 |   -5.260 | 
     | crcpkt1/U704             | A v -> Y ^        | INVX1    | 0.011 | 0.027 |   1.040 |   -5.234 | 
     | crcpkt1/U18              | B ^ -> Y ^        | AND2X2   | 0.059 | 0.064 |   1.103 |   -5.170 | 
     | crcpkt1/U3993            | A ^ -> Y v        | NAND3X1  | 0.013 | 0.028 |   1.131 |   -5.142 | 
     | crcpkt1/U512             | A v -> Y v        | BUFX2    | 0.003 | 0.034 |   1.165 |   -5.108 | 
     | crcpkt1/U51              | B v -> Y v        | OR2X2    | 0.091 | 0.082 |   1.247 |   -5.027 | 
     | crcpkt1/U1033            | A v -> Y ^        | INVX4    | 0.449 | 0.161 |   1.408 |   -4.866 | 
     | crcpkt1/U14              | B ^ -> Y ^        | AND2X2   | 0.269 | 0.214 |   1.621 |   -4.652 | 
     | crcpkt1/FE_OFC891_n5212  | A ^ -> Y ^        | BUFX2    | 0.452 | 0.219 |   1.841 |   -4.433 | 
     | crcpkt1/U5489            | A ^ -> Y v        | INVX2    | 0.495 | 0.360 |   2.201 |   -4.073 | 
     | crcpkt1/U5505            | D v -> Y ^        | AOI22X1  | 0.094 | 0.225 |   2.425 |   -3.848 | 
     | crcpkt1/U121             | A ^ -> Y ^        | BUFX2    | 0.018 | 0.041 |   2.466 |   -3.807 | 
     | crcpkt1/\data24_d_reg[8] | D ^               | DFFPOSX1 | 0.018 | 0.000 |   2.466 |   -3.807 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.273 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.315 | 
     | FECTS_clks_clk___L2_I3   | A v -> Y ^   | INVX8    | 0.205 | 0.251 |   0.293 |    6.567 | 
     | FECTS_clks_clk___L3_I7   | A ^ -> Y v   | INVX8    | 0.132 | 0.074 |   0.368 |    6.641 | 
     | FECTS_clks_clk___L4_I35  | A v -> Y ^   | INVX8    | 0.269 | 0.226 |   0.594 |    6.867 | 
     | crcpkt1/\data24_d_reg[8] | CLK ^        | DFFPOSX1 | 0.276 | 0.009 |   0.603 |    6.877 | 
     +-----------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin crcpkt1/\crcin8_d_reg[4] /CLK 
Endpoint:   crcpkt1/\crcin8_d_reg[4] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[3]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.678
- Setup                         7.226
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -4.098
- Arrival Time                  2.159
= Slack Time                   -6.257
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.636
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt1[3] v |          | 0.051 |       |   0.636 |   -5.621 | 
     | crcpkt1/U2174            | A v -> Y ^        | INVX1    | 0.478 | 0.020 |   0.656 |   -5.601 | 
     | crcpkt1/U57              | A ^ -> Y ^        | OR2X1    | 0.016 | 0.056 |   0.712 |   -5.545 | 
     | crcpkt1/U3               | B ^ -> Y ^        | OR2X1    | 0.047 | 0.066 |   0.778 |   -5.479 | 
     | crcpkt1/U2175            | C ^ -> Y v        | NOR3X1   | 0.026 | 0.029 |   0.808 |   -5.449 | 
     | crcpkt1/FE_OFC893_n2925  | A v -> Y v        | BUFX2    | 0.041 | 0.059 |   0.867 |   -5.390 | 
     | crcpkt1/U5               | B v -> Y v        | AND2X1   | 0.017 | 0.054 |   0.921 |   -5.336 | 
     | crcpkt1/U83              | A v -> Y ^        | INVX1    | 0.478 | 0.011 |   0.932 |   -5.325 | 
     | crcpkt1/U56              | A ^ -> Y ^        | OR2X1    | 0.031 | 0.066 |   0.998 |   -5.259 | 
     | crcpkt1/U704             | A ^ -> Y v        | INVX1    | 0.030 | 0.035 |   1.033 |   -5.224 | 
     | crcpkt1/U18              | B v -> Y v        | AND2X2   | 0.037 | 0.065 |   1.098 |   -5.159 | 
     | crcpkt1/U61              | A v -> Y ^        | INVX1    | 0.067 | 0.069 |   1.167 |   -5.090 | 
     | crcpkt1/U1696            | A ^ -> Y ^        | OR2X2    | 0.153 | 0.126 |   1.293 |   -4.964 | 
     | crcpkt1/FE_OFC890_n4920  | A ^ -> Y ^        | BUFX2    | 0.360 | 0.193 |   1.486 |   -4.771 | 
     | crcpkt1/U1695            | A ^ -> Y ^        | OR2X2    | 0.203 | 0.197 |   1.684 |   -4.573 | 
     | crcpkt1/FE_OFC889_n4915  | A ^ -> Y ^        | BUFX2    | 0.401 | 0.205 |   1.889 |   -4.368 | 
     | crcpkt1/U5017            | B ^ -> Y v        | AOI22X1  | 0.132 | 0.225 |   2.114 |   -4.143 | 
     | crcpkt1/U5018            | A v -> Y ^        | INVX1    | 0.014 | 0.045 |   2.159 |   -4.098 | 
     | crcpkt1/\crcin8_d_reg[4] | D ^               | DFFPOSX1 | 0.014 | 0.000 |   2.159 |   -4.098 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.257 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.299 | 
     | FECTS_clks_clk___L2_I1   | A v -> Y ^   | INVX8    | 0.213 | 0.250 |   0.292 |    6.549 | 
     | FECTS_clks_clk___L3_I3   | A ^ -> Y v   | INVX8    | 0.130 | 0.078 |   0.370 |    6.627 | 
     | FECTS_clks_clk___L4_I18  | A v -> Y ^   | INVX8    | 0.291 | 0.259 |   0.629 |    6.886 | 
     | crcpkt1/\crcin8_d_reg[4] | CLK ^        | DFFPOSX1 | 0.340 | 0.049 |   0.678 |    6.935 | 
     +-----------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[2] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[2] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[0]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.510
- Setup                         6.520
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -3.560
- Arrival Time                  2.677
= Slack Time                   -6.237
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[0] ^ |          | 0.074 |       |   0.659 |   -5.578 | 
     | crcpkt2/U2460            | A ^ -> Y v        | INVX1    | 0.013 | 0.038 |   0.697 |   -5.540 | 
     | crcpkt2/U59              | A v -> Y v        | OR2X1    | 0.013 | 0.043 |   0.740 |   -5.497 | 
     | crcpkt2/U4               | A v -> Y v        | OR2X1    | 0.020 | 0.046 |   0.786 |   -5.451 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.047 | 0.025 |   0.811 |   -5.426 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.153 | 0.105 |   0.916 |   -5.320 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.017 | 0.058 |   0.974 |   -5.262 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.013 | 0.019 |   0.993 |   -5.244 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.033 | 0.059 |   1.052 |   -5.185 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.113 | 0.090 |   1.142 |   -5.095 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.181 | 0.128 |   1.269 |   -4.967 | 
     | crcpkt2/U4098            | A ^ -> Y v        | NAND3X1  | 0.013 | 0.077 |   1.346 |   -4.890 | 
     | crcpkt2/U512             | A v -> Y v        | BUFX2    | 0.004 | 0.035 |   1.381 |   -4.855 | 
     | crcpkt2/U48              | B v -> Y v        | OR2X2    | 0.123 | 0.098 |   1.480 |   -4.757 | 
     | crcpkt2/U1032            | A v -> Y ^        | INVX4    | 0.407 | 0.228 |   1.708 |   -4.529 | 
     | crcpkt2/U14              | B ^ -> Y ^        | AND2X2   | 0.566 | 0.351 |   2.059 |   -4.178 | 
     | crcpkt2/U5485            | A ^ -> Y v        | INVX2    | 0.521 | 0.333 |   2.392 |   -3.845 | 
     | crcpkt2/U5507            | D v -> Y ^        | AOI22X1  | 0.112 | 0.242 |   2.634 |   -3.603 | 
     | crcpkt2/U131             | A ^ -> Y ^        | BUFX2    | 0.022 | 0.043 |   2.677 |   -3.560 | 
     | crcpkt2/\data24_d_reg[2] | D ^               | DFFPOSX1 | 0.022 | 0.000 |   2.677 |   -3.560 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.237 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.279 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.163 | 0.142 |   0.184 |    6.421 | 
     | FECTS_clks_clk___L3_I1   | A ^ -> Y v   | INVX8    | 0.126 | 0.089 |   0.273 |    6.510 | 
     | FECTS_clks_clk___L4_I9   | A v -> Y ^   | INVX8    | 0.264 | 0.222 |   0.496 |    6.732 | 
     | crcpkt2/\data24_d_reg[2] | CLK ^        | DFFPOSX1 | 0.268 | 0.014 |   0.510 |    6.746 | 
     +-----------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[11] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[11] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[0]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.491
- Setup                         6.921
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -3.980
- Arrival Time                  2.244
= Slack Time                   -6.223
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[0] ^ |          | 0.074 |       |   0.659 |   -5.564 | 
     | crcpkt2/U2460             | A ^ -> Y v        | INVX1    | 0.013 | 0.038 |   0.697 |   -5.526 | 
     | crcpkt2/U59               | A v -> Y v        | OR2X1    | 0.013 | 0.043 |   0.740 |   -5.483 | 
     | crcpkt2/U4                | A v -> Y v        | OR2X1    | 0.020 | 0.046 |   0.786 |   -5.437 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.047 | 0.025 |   0.811 |   -5.412 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.153 | 0.105 |   0.916 |   -5.307 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.017 | 0.058 |   0.974 |   -5.249 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.013 | 0.019 |   0.993 |   -5.230 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.033 | 0.059 |   1.052 |   -5.172 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.113 | 0.090 |   1.142 |   -5.082 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.181 | 0.128 |   1.269 |   -4.954 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.058 | 0.138 |   1.408 |   -4.816 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.230 | 0.130 |   1.538 |   -4.685 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.134 | 0.180 |   1.718 |   -4.506 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.531 | 0.285 |   2.003 |   -4.220 | 
     | crcpkt2/U5027             | C ^ -> Y v        | AOI22X1  | 0.099 | 0.202 |   2.205 |   -4.018 | 
     | crcpkt2/U5028             | A v -> Y ^        | INVX1    | 0.022 | 0.038 |   2.244 |   -3.980 | 
     | crcpkt2/\crcin8_d_reg[11] | D ^               | DFFPOSX1 | 0.022 | 0.000 |   2.244 |   -3.980 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.223 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.265 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.163 | 0.142 |   0.184 |    6.408 | 
     | FECTS_clks_clk___L3_I0    | A ^ -> Y v   | INVX8    | 0.163 | 0.122 |   0.306 |    6.530 | 
     | FECTS_clks_clk___L4_I1    | A v -> Y ^   | INVX8    | 0.250 | 0.139 |   0.445 |    6.668 | 
     | crcpkt2/\crcin8_d_reg[11] | CLK ^        | DFFPOSX1 | 0.282 | 0.046 |   0.491 |    6.715 | 
     +------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin crcpkt1/\data24_d_reg[19] /CLK 
Endpoint:   crcpkt1/\data24_d_reg[19] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.520
- Setup                         6.759
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -3.789
- Arrival Time                  2.417
= Slack Time                   -6.205
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.657
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt1[3] ^ |          | 0.070 |       |   0.657 |   -5.549 | 
     | crcpkt1/U2174             | A ^ -> Y v        | INVX1    | 0.010 | 0.036 |   0.692 |   -5.513 | 
     | crcpkt1/U57               | A v -> Y v        | OR2X1    | 0.014 | 0.041 |   0.734 |   -5.472 | 
     | crcpkt1/U3                | B v -> Y v        | OR2X1    | 0.028 | 0.060 |   0.793 |   -5.412 | 
     | crcpkt1/U2175             | C v -> Y ^        | NOR3X1   | 0.048 | 0.028 |   0.821 |   -5.385 | 
     | crcpkt1/FE_OFC893_n2925   | A ^ -> Y ^        | BUFX2    | 0.072 | 0.073 |   0.894 |   -5.311 | 
     | crcpkt1/U5                | B ^ -> Y ^        | AND2X1   | 0.029 | 0.045 |   0.939 |   -5.266 | 
     | crcpkt1/U83               | A ^ -> Y v        | INVX1    | 0.017 | 0.025 |   0.965 |   -5.241 | 
     | crcpkt1/U56               | A v -> Y v        | OR2X1    | 0.022 | 0.048 |   1.013 |   -5.192 | 
     | crcpkt1/U704              | A v -> Y ^        | INVX1    | 0.011 | 0.027 |   1.040 |   -5.166 | 
     | crcpkt1/U18               | B ^ -> Y ^        | AND2X2   | 0.059 | 0.064 |   1.103 |   -5.102 | 
     | crcpkt1/U3993             | A ^ -> Y v        | NAND3X1  | 0.013 | 0.028 |   1.131 |   -5.074 | 
     | crcpkt1/U512              | A v -> Y v        | BUFX2    | 0.003 | 0.034 |   1.165 |   -5.040 | 
     | crcpkt1/U51               | B v -> Y v        | OR2X2    | 0.091 | 0.082 |   1.247 |   -4.959 | 
     | crcpkt1/U1033             | A v -> Y ^        | INVX4    | 0.449 | 0.161 |   1.408 |   -4.798 | 
     | crcpkt1/U14               | B ^ -> Y ^        | AND2X2   | 0.269 | 0.214 |   1.621 |   -4.584 | 
     | crcpkt1/FE_OFC891_n5212   | A ^ -> Y ^        | BUFX2    | 0.452 | 0.219 |   1.841 |   -4.365 | 
     | crcpkt1/U5489             | A ^ -> Y v        | INVX2    | 0.495 | 0.360 |   2.201 |   -4.005 | 
     | crcpkt1/U5494             | D v -> Y ^        | AOI22X1  | 0.083 | 0.178 |   2.378 |   -3.827 | 
     | crcpkt1/U110              | A ^ -> Y ^        | BUFX2    | 0.016 | 0.039 |   2.417 |   -3.789 | 
     | crcpkt1/\data24_d_reg[19] | D ^               | DFFPOSX1 | 0.016 | 0.000 |   2.417 |   -3.789 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.205 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.247 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.163 | 0.142 |   0.184 |    6.390 | 
     | FECTS_clks_clk___L3_I0    | A ^ -> Y v   | INVX8    | 0.163 | 0.122 |   0.306 |    6.512 | 
     | FECTS_clks_clk___L4_I3    | A v -> Y ^   | INVX8    | 0.262 | 0.189 |   0.496 |    6.701 | 
     | crcpkt1/\data24_d_reg[19] | CLK ^        | DFFPOSX1 | 0.271 | 0.024 |   0.520 |    6.725 | 
     +------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin crcpkt1/\data24_d_reg[16] /CLK 
Endpoint:   crcpkt1/\data24_d_reg[16] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.523
- Setup                         6.677
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -3.703
- Arrival Time                  2.421
= Slack Time                   -6.125
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.657
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt1[3] ^ |          | 0.070 |       |   0.657 |   -5.468 | 
     | crcpkt1/U2174             | A ^ -> Y v        | INVX1    | 0.010 | 0.036 |   0.692 |   -5.432 | 
     | crcpkt1/U57               | A v -> Y v        | OR2X1    | 0.014 | 0.041 |   0.734 |   -5.391 | 
     | crcpkt1/U3                | B v -> Y v        | OR2X1    | 0.028 | 0.060 |   0.793 |   -5.331 | 
     | crcpkt1/U2175             | C v -> Y ^        | NOR3X1   | 0.048 | 0.028 |   0.821 |   -5.304 | 
     | crcpkt1/FE_OFC893_n2925   | A ^ -> Y ^        | BUFX2    | 0.072 | 0.073 |   0.894 |   -5.231 | 
     | crcpkt1/U5                | B ^ -> Y ^        | AND2X1   | 0.029 | 0.045 |   0.939 |   -5.186 | 
     | crcpkt1/U83               | A ^ -> Y v        | INVX1    | 0.017 | 0.025 |   0.965 |   -5.160 | 
     | crcpkt1/U56               | A v -> Y v        | OR2X1    | 0.022 | 0.048 |   1.013 |   -5.112 | 
     | crcpkt1/U704              | A v -> Y ^        | INVX1    | 0.011 | 0.027 |   1.040 |   -5.085 | 
     | crcpkt1/U18               | B ^ -> Y ^        | AND2X2   | 0.059 | 0.064 |   1.103 |   -5.021 | 
     | crcpkt1/U3993             | A ^ -> Y v        | NAND3X1  | 0.013 | 0.028 |   1.131 |   -4.994 | 
     | crcpkt1/U512              | A v -> Y v        | BUFX2    | 0.003 | 0.034 |   1.165 |   -4.960 | 
     | crcpkt1/U51               | B v -> Y v        | OR2X2    | 0.091 | 0.082 |   1.247 |   -4.878 | 
     | crcpkt1/U1033             | A v -> Y ^        | INVX4    | 0.449 | 0.161 |   1.408 |   -4.717 | 
     | crcpkt1/U14               | B ^ -> Y ^        | AND2X2   | 0.269 | 0.214 |   1.621 |   -4.503 | 
     | crcpkt1/FE_OFC891_n5212   | A ^ -> Y ^        | BUFX2    | 0.452 | 0.219 |   1.841 |   -4.284 | 
     | crcpkt1/U5489             | A ^ -> Y v        | INVX2    | 0.495 | 0.360 |   2.201 |   -3.924 | 
     | crcpkt1/U5497             | D v -> Y ^        | AOI22X1  | 0.090 | 0.181 |   2.382 |   -3.743 | 
     | crcpkt1/U113              | A ^ -> Y ^        | BUFX2    | 0.017 | 0.040 |   2.421 |   -3.703 | 
     | crcpkt1/\data24_d_reg[16] | D ^               | DFFPOSX1 | 0.017 | 0.000 |   2.421 |   -3.703 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.125 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.167 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.163 | 0.142 |   0.184 |    6.309 | 
     | FECTS_clks_clk___L3_I0    | A ^ -> Y v   | INVX8    | 0.163 | 0.122 |   0.306 |    6.431 | 
     | FECTS_clks_clk___L4_I3    | A v -> Y ^   | INVX8    | 0.262 | 0.189 |   0.496 |    6.620 | 
     | crcpkt1/\data24_d_reg[16] | CLK ^        | DFFPOSX1 | 0.269 | 0.027 |   0.523 |    6.648 | 
     +------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin crcpkt0/\crcin8_d_reg[20] /CLK 
Endpoint:   crcpkt0/\crcin8_d_reg[20] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt0[0]              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.468
- Setup                         7.048
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -4.131
- Arrival Time                  1.990
= Slack Time                   -6.120
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.641
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt0[0] v |          | 0.057 |       |   0.641 |   -5.480 | 
     | crcpkt0/U2122             | A v -> Y ^        | INVX1    | 0.478 | 0.026 |   0.667 |   -5.454 | 
     | crcpkt0/U71               | A ^ -> Y ^        | OR2X1    | 0.022 | 0.061 |   0.727 |   -5.393 | 
     | crcpkt0/U7                | A ^ -> Y ^        | OR2X1    | 0.039 | 0.050 |   0.777 |   -5.343 | 
     | crcpkt0/U2124             | C ^ -> Y v        | NOR3X1   | 0.055 | 0.047 |   0.825 |   -5.296 | 
     | crcpkt0/U53               | B v -> Y v        | AND2X2   | 0.011 | 0.052 |   0.877 |   -5.244 | 
     | crcpkt0/U54               | A v -> Y ^        | INVX1    | 0.478 | 0.004 |   0.881 |   -5.239 | 
     | crcpkt0/U32               | A ^ -> Y ^        | OR2X1    | 0.015 | 0.056 |   0.937 |   -5.183 | 
     | crcpkt0/U55               | A ^ -> Y v        | INVX1    | 0.020 | 0.023 |   0.960 |   -5.160 | 
     | crcpkt0/U3                | B v -> Y v        | AND2X1   | 0.073 | 0.086 |   1.046 |   -5.074 | 
     | crcpkt0/U40               | A v -> Y ^        | INVX1    | 0.102 | 0.100 |   1.147 |   -4.974 | 
     | crcpkt0/U1648             | A ^ -> Y ^        | OR2X2    | 0.401 | 0.185 |   1.332 |   -4.789 | 
     | crcpkt0/U4962             | A ^ -> Y ^        | OR2X2    | 0.195 | 0.181 |   1.512 |   -4.608 | 
     | crcpkt0/FE_OFC71_n4868    | A ^ -> Y ^        | BUFX4    | 0.221 | 0.073 |   1.585 |   -4.536 | 
     | crcpkt0/U5003             | B ^ -> Y v        | AOI22X1  | 0.166 | 0.349 |   1.934 |   -4.187 | 
     | crcpkt0/U5004             | A v -> Y ^        | INVX1    | 0.001 | 0.056 |   1.990 |   -4.131 | 
     | crcpkt0/\crcin8_d_reg[20] | D ^               | DFFPOSX1 | 0.001 | 0.000 |   1.990 |   -4.131 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.120 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.162 | 
     | FECTS_clks_clk___L2_I2    | A v -> Y ^   | INVX8    | 0.156 | 0.146 |   0.188 |    6.308 | 
     | FECTS_clks_clk___L3_I4    | A ^ -> Y v   | INVX8    | 0.142 | 0.094 |   0.282 |    6.402 | 
     | FECTS_clks_clk___L4_I21   | A v -> Y ^   | INVX8    | 0.243 | 0.158 |   0.440 |    6.561 | 
     | crcpkt0/\crcin8_d_reg[20] | CLK ^        | DFFPOSX1 | 0.266 | 0.027 |   0.468 |    6.588 | 
     +------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin crcpkt1/\crcin8_d_reg[22] /CLK 
Endpoint:   crcpkt1/\crcin8_d_reg[22] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[3]              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.572
- Setup                         6.957
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -3.935
- Arrival Time                  2.183
= Slack Time                   -6.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.636
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt1[3] v |          | 0.051 |       |   0.636 |   -5.482 | 
     | crcpkt1/U2174             | A v -> Y ^        | INVX1    | 0.478 | 0.020 |   0.656 |   -5.462 | 
     | crcpkt1/U57               | A ^ -> Y ^        | OR2X1    | 0.016 | 0.056 |   0.712 |   -5.406 | 
     | crcpkt1/U3                | B ^ -> Y ^        | OR2X1    | 0.047 | 0.066 |   0.779 |   -5.340 | 
     | crcpkt1/U2175             | C ^ -> Y v        | NOR3X1   | 0.026 | 0.029 |   0.808 |   -5.310 | 
     | crcpkt1/FE_OFC893_n2925   | A v -> Y v        | BUFX2    | 0.041 | 0.059 |   0.867 |   -5.251 | 
     | crcpkt1/U5                | B v -> Y v        | AND2X1   | 0.017 | 0.054 |   0.922 |   -5.197 | 
     | crcpkt1/U83               | A v -> Y ^        | INVX1    | 0.478 | 0.011 |   0.932 |   -5.186 | 
     | crcpkt1/U56               | A ^ -> Y ^        | OR2X1    | 0.031 | 0.066 |   0.998 |   -5.120 | 
     | crcpkt1/U704              | A ^ -> Y v        | INVX1    | 0.030 | 0.035 |   1.033 |   -5.085 | 
     | crcpkt1/U18               | B v -> Y v        | AND2X2   | 0.037 | 0.065 |   1.098 |   -5.020 | 
     | crcpkt1/U61               | A v -> Y ^        | INVX1    | 0.067 | 0.069 |   1.167 |   -4.951 | 
     | crcpkt1/U1696             | A ^ -> Y ^        | OR2X2    | 0.153 | 0.126 |   1.293 |   -4.825 | 
     | crcpkt1/FE_OFC890_n4920   | A ^ -> Y ^        | BUFX2    | 0.360 | 0.193 |   1.486 |   -4.632 | 
     | crcpkt1/U1695             | A ^ -> Y ^        | OR2X2    | 0.203 | 0.197 |   1.684 |   -4.435 | 
     | crcpkt1/FE_OFC889_n4915   | A ^ -> Y ^        | BUFX2    | 0.401 | 0.205 |   1.889 |   -4.229 | 
     | crcpkt1/U5053             | B ^ -> Y v        | AOI22X1  | 0.133 | 0.247 |   2.136 |   -3.982 | 
     | crcpkt1/U5054             | A v -> Y ^        | INVX1    | 0.016 | 0.047 |   2.183 |   -3.935 | 
     | crcpkt1/\crcin8_d_reg[22] | D ^               | DFFPOSX1 | 0.016 | 0.000 |   2.183 |   -3.935 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.118 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.160 | 
     | FECTS_clks_clk___L2_I1    | A v -> Y ^   | INVX8    | 0.213 | 0.250 |   0.292 |    6.410 | 
     | FECTS_clks_clk___L3_I2    | A ^ -> Y v   | INVX8    | 0.140 | 0.092 |   0.383 |    6.501 | 
     | FECTS_clks_clk___L4_I11   | A v -> Y ^   | INVX8    | 0.247 | 0.113 |   0.496 |    6.614 | 
     | crcpkt1/\crcin8_d_reg[22] | CLK ^        | DFFPOSX1 | 0.354 | 0.076 |   0.572 |    6.690 | 
     +------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin crcpkt1/\crcin8_d_reg[11] /CLK 
Endpoint:   crcpkt1/\crcin8_d_reg[11] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.677
- Setup                         7.196
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -4.069
- Arrival Time                  2.048
= Slack Time                   -6.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.657
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt1[3] ^ |          | 0.070 |       |   0.657 |   -5.461 | 
     | crcpkt1/U2174             | A ^ -> Y v        | INVX1    | 0.010 | 0.036 |   0.692 |   -5.425 | 
     | crcpkt1/U57               | A v -> Y v        | OR2X1    | 0.014 | 0.041 |   0.734 |   -5.384 | 
     | crcpkt1/U3                | B v -> Y v        | OR2X1    | 0.028 | 0.060 |   0.793 |   -5.324 | 
     | crcpkt1/U2175             | C v -> Y ^        | NOR3X1   | 0.048 | 0.028 |   0.821 |   -5.297 | 
     | crcpkt1/FE_OFC893_n2925   | A ^ -> Y ^        | BUFX2    | 0.072 | 0.073 |   0.894 |   -5.224 | 
     | crcpkt1/U5                | B ^ -> Y ^        | AND2X1   | 0.029 | 0.045 |   0.939 |   -5.178 | 
     | crcpkt1/U83               | A ^ -> Y v        | INVX1    | 0.017 | 0.025 |   0.965 |   -5.153 | 
     | crcpkt1/U56               | A v -> Y v        | OR2X1    | 0.022 | 0.048 |   1.013 |   -5.104 | 
     | crcpkt1/U704              | A v -> Y ^        | INVX1    | 0.011 | 0.027 |   1.040 |   -5.078 | 
     | crcpkt1/U18               | B ^ -> Y ^        | AND2X2   | 0.059 | 0.064 |   1.104 |   -5.014 | 
     | crcpkt1/U61               | A ^ -> Y v        | INVX1    | 0.059 | 0.068 |   1.171 |   -4.946 | 
     | crcpkt1/U1696             | A v -> Y v        | OR2X2    | 0.105 | 0.101 |   1.273 |   -4.845 | 
     | crcpkt1/FE_OFC890_n4920   | A v -> Y v        | BUFX2    | 0.312 | 0.140 |   1.412 |   -4.705 | 
     | crcpkt1/U1693             | A v -> Y v        | OR2X2    | 0.210 | 0.230 |   1.642 |   -4.475 | 
     | crcpkt1/U1694             | A v -> Y ^        | INVX4    | 0.370 | 0.254 |   1.896 |   -4.221 | 
     | crcpkt1/U5031             | C ^ -> Y v        | AOI22X1  | 0.072 | 0.128 |   2.024 |   -4.094 | 
     | crcpkt1/U5032             | A v -> Y ^        | INVX1    | 0.015 | 0.024 |   2.048 |   -4.069 | 
     | crcpkt1/\crcin8_d_reg[11] | D ^               | DFFPOSX1 | 0.015 | 0.000 |   2.048 |   -4.069 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.117 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.160 | 
     | FECTS_clks_clk___L2_I1    | A v -> Y ^   | INVX8    | 0.213 | 0.250 |   0.292 |    6.409 | 
     | FECTS_clks_clk___L3_I3    | A ^ -> Y v   | INVX8    | 0.130 | 0.078 |   0.370 |    6.487 | 
     | FECTS_clks_clk___L4_I18   | A v -> Y ^   | INVX8    | 0.291 | 0.259 |   0.629 |    6.746 | 
     | crcpkt1/\crcin8_d_reg[11] | CLK ^        | DFFPOSX1 | 0.340 | 0.048 |   0.677 |    6.794 | 
     +------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin crcpkt1/\data24_d_reg[11] /CLK 
Endpoint:   crcpkt1/\data24_d_reg[11] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.655
- Setup                         6.726
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -3.620
- Arrival Time                  2.490
= Slack Time                   -6.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.657
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt1[3] ^ |          | 0.070 |       |   0.657 |   -5.453 | 
     | crcpkt1/U2174             | A ^ -> Y v        | INVX1    | 0.010 | 0.036 |   0.692 |   -5.418 | 
     | crcpkt1/U57               | A v -> Y v        | OR2X1    | 0.014 | 0.041 |   0.734 |   -5.377 | 
     | crcpkt1/U3                | B v -> Y v        | OR2X1    | 0.028 | 0.060 |   0.793 |   -5.317 | 
     | crcpkt1/U2175             | C v -> Y ^        | NOR3X1   | 0.048 | 0.028 |   0.821 |   -5.289 | 
     | crcpkt1/FE_OFC893_n2925   | A ^ -> Y ^        | BUFX2    | 0.072 | 0.073 |   0.894 |   -5.216 | 
     | crcpkt1/U5                | B ^ -> Y ^        | AND2X1   | 0.029 | 0.045 |   0.939 |   -5.171 | 
     | crcpkt1/U83               | A ^ -> Y v        | INVX1    | 0.017 | 0.025 |   0.965 |   -5.146 | 
     | crcpkt1/U56               | A v -> Y v        | OR2X1    | 0.022 | 0.048 |   1.013 |   -5.097 | 
     | crcpkt1/U704              | A v -> Y ^        | INVX1    | 0.011 | 0.027 |   1.040 |   -5.071 | 
     | crcpkt1/U18               | B ^ -> Y ^        | AND2X2   | 0.059 | 0.064 |   1.103 |   -5.007 | 
     | crcpkt1/U3993             | A ^ -> Y v        | NAND3X1  | 0.013 | 0.028 |   1.131 |   -4.979 | 
     | crcpkt1/U512              | A v -> Y v        | BUFX2    | 0.003 | 0.034 |   1.165 |   -4.945 | 
     | crcpkt1/U51               | B v -> Y v        | OR2X2    | 0.091 | 0.082 |   1.247 |   -4.863 | 
     | crcpkt1/U1033             | A v -> Y ^        | INVX4    | 0.449 | 0.161 |   1.408 |   -4.703 | 
     | crcpkt1/U14               | B ^ -> Y ^        | AND2X2   | 0.269 | 0.214 |   1.621 |   -4.489 | 
     | crcpkt1/FE_OFC891_n5212   | A ^ -> Y ^        | BUFX2    | 0.452 | 0.219 |   1.841 |   -4.269 | 
     | crcpkt1/U5489             | A ^ -> Y v        | INVX2    | 0.495 | 0.360 |   2.201 |   -3.910 | 
     | crcpkt1/U5502             | D v -> Y ^        | AOI22X1  | 0.123 | 0.246 |   2.446 |   -3.664 | 
     | crcpkt1/U118              | A ^ -> Y ^        | BUFX2    | 0.022 | 0.043 |   2.490 |   -3.620 | 
     | crcpkt1/\data24_d_reg[11] | D ^               | DFFPOSX1 | 0.022 | 0.000 |   2.490 |   -3.620 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.110 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.152 | 
     | FECTS_clks_clk___L2_I1    | A v -> Y ^   | INVX8    | 0.213 | 0.250 |   0.292 |    6.402 | 
     | FECTS_clks_clk___L3_I2    | A ^ -> Y v   | INVX8    | 0.140 | 0.092 |   0.383 |    6.493 | 
     | FECTS_clks_clk___L4_I14   | A v -> Y ^   | INVX8    | 0.235 | 0.182 |   0.565 |    6.676 | 
     | crcpkt1/\data24_d_reg[11] | CLK ^        | DFFPOSX1 | 0.359 | 0.090 |   0.655 |    6.765 | 
     +------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin crcpkt1/\data24_d_reg[7] /CLK 
Endpoint:   crcpkt1/\data24_d_reg[7] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.608
- Setup                         6.691
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -3.633
- Arrival Time                  2.468
= Slack Time                   -6.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.657
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt1[3] ^ |          | 0.070 |       |   0.657 |   -5.444 | 
     | crcpkt1/U2174            | A ^ -> Y v        | INVX1    | 0.010 | 0.036 |   0.692 |   -5.408 | 
     | crcpkt1/U57              | A v -> Y v        | OR2X1    | 0.014 | 0.041 |   0.734 |   -5.367 | 
     | crcpkt1/U3               | B v -> Y v        | OR2X1    | 0.028 | 0.060 |   0.793 |   -5.307 | 
     | crcpkt1/U2175            | C v -> Y ^        | NOR3X1   | 0.048 | 0.028 |   0.821 |   -5.280 | 
     | crcpkt1/FE_OFC893_n2925  | A ^ -> Y ^        | BUFX2    | 0.072 | 0.073 |   0.894 |   -5.207 | 
     | crcpkt1/U5               | B ^ -> Y ^        | AND2X1   | 0.029 | 0.045 |   0.939 |   -5.161 | 
     | crcpkt1/U83              | A ^ -> Y v        | INVX1    | 0.017 | 0.025 |   0.965 |   -5.136 | 
     | crcpkt1/U56              | A v -> Y v        | OR2X1    | 0.022 | 0.048 |   1.013 |   -5.088 | 
     | crcpkt1/U704             | A v -> Y ^        | INVX1    | 0.011 | 0.027 |   1.040 |   -5.061 | 
     | crcpkt1/U18              | B ^ -> Y ^        | AND2X2   | 0.059 | 0.064 |   1.103 |   -4.997 | 
     | crcpkt1/U3993            | A ^ -> Y v        | NAND3X1  | 0.013 | 0.028 |   1.131 |   -4.969 | 
     | crcpkt1/U512             | A v -> Y v        | BUFX2    | 0.003 | 0.034 |   1.165 |   -4.935 | 
     | crcpkt1/U51              | B v -> Y v        | OR2X2    | 0.091 | 0.082 |   1.247 |   -4.854 | 
     | crcpkt1/U1033            | A v -> Y ^        | INVX4    | 0.449 | 0.161 |   1.408 |   -4.693 | 
     | crcpkt1/U14              | B ^ -> Y ^        | AND2X2   | 0.269 | 0.214 |   1.621 |   -4.479 | 
     | crcpkt1/FE_OFC891_n5212  | A ^ -> Y ^        | BUFX2    | 0.452 | 0.219 |   1.841 |   -4.260 | 
     | crcpkt1/U5489            | A ^ -> Y v        | INVX2    | 0.495 | 0.360 |   2.201 |   -3.900 | 
     | crcpkt1/U5506            | D v -> Y ^        | AOI22X1  | 0.093 | 0.227 |   2.428 |   -3.673 | 
     | crcpkt1/U122             | A ^ -> Y ^        | BUFX2    | 0.018 | 0.040 |   2.468 |   -3.633 | 
     | crcpkt1/\data24_d_reg[7] | D ^               | DFFPOSX1 | 0.018 | 0.000 |   2.468 |   -3.633 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.101 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.143 | 
     | FECTS_clks_clk___L2_I3   | A v -> Y ^   | INVX8    | 0.205 | 0.251 |   0.293 |    6.394 | 
     | FECTS_clks_clk___L3_I7   | A ^ -> Y v   | INVX8    | 0.132 | 0.074 |   0.368 |    6.469 | 
     | FECTS_clks_clk___L4_I35  | A v -> Y ^   | INVX8    | 0.269 | 0.226 |   0.594 |    6.694 | 
     | crcpkt1/\data24_d_reg[7] | CLK ^        | DFFPOSX1 | 0.271 | 0.015 |   0.609 |    6.709 | 
     +-----------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin crcpkt0/\crcin8_d_reg[17] /CLK 
Endpoint:   crcpkt0/\crcin8_d_reg[17] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt0[0]              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.467
- Setup                         7.030
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -4.113
- Arrival Time                  1.986
= Slack Time                   -6.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.641
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt0[0] v |          | 0.057 |       |   0.641 |   -5.458 | 
     | crcpkt0/U2122             | A v -> Y ^        | INVX1    | 0.478 | 0.026 |   0.667 |   -5.432 | 
     | crcpkt0/U71               | A ^ -> Y ^        | OR2X1    | 0.022 | 0.061 |   0.727 |   -5.371 | 
     | crcpkt0/U7                | A ^ -> Y ^        | OR2X1    | 0.039 | 0.050 |   0.777 |   -5.321 | 
     | crcpkt0/U2124             | C ^ -> Y v        | NOR3X1   | 0.055 | 0.047 |   0.825 |   -5.274 | 
     | crcpkt0/U53               | B v -> Y v        | AND2X2   | 0.011 | 0.052 |   0.877 |   -5.222 | 
     | crcpkt0/U54               | A v -> Y ^        | INVX1    | 0.478 | 0.004 |   0.881 |   -5.218 | 
     | crcpkt0/U32               | A ^ -> Y ^        | OR2X1    | 0.015 | 0.056 |   0.937 |   -5.162 | 
     | crcpkt0/U55               | A ^ -> Y v        | INVX1    | 0.020 | 0.023 |   0.960 |   -5.138 | 
     | crcpkt0/U3                | B v -> Y v        | AND2X1   | 0.073 | 0.086 |   1.046 |   -5.052 | 
     | crcpkt0/U40               | A v -> Y ^        | INVX1    | 0.102 | 0.100 |   1.147 |   -4.952 | 
     | crcpkt0/U1648             | A ^ -> Y ^        | OR2X2    | 0.401 | 0.185 |   1.332 |   -4.767 | 
     | crcpkt0/U4962             | A ^ -> Y ^        | OR2X2    | 0.195 | 0.181 |   1.512 |   -4.587 | 
     | crcpkt0/FE_OFC71_n4868    | A ^ -> Y ^        | BUFX4    | 0.221 | 0.073 |   1.585 |   -4.514 | 
     | crcpkt0/U4997             | B ^ -> Y v        | AOI22X1  | 0.162 | 0.345 |   1.930 |   -4.169 | 
     | crcpkt0/U4998             | A v -> Y ^        | INVX1    | 0.001 | 0.055 |   1.986 |   -4.113 | 
     | crcpkt0/\crcin8_d_reg[17] | D ^               | DFFPOSX1 | 0.001 | 0.000 |   1.986 |   -4.113 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.099 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.141 | 
     | FECTS_clks_clk___L2_I2    | A v -> Y ^   | INVX8    | 0.156 | 0.146 |   0.188 |    6.287 | 
     | FECTS_clks_clk___L3_I4    | A ^ -> Y v   | INVX8    | 0.142 | 0.094 |   0.282 |    6.381 | 
     | FECTS_clks_clk___L4_I21   | A v -> Y ^   | INVX8    | 0.243 | 0.158 |   0.440 |    6.539 | 
     | crcpkt0/\crcin8_d_reg[17] | CLK ^        | DFFPOSX1 | 0.266 | 0.027 |   0.467 |    6.566 | 
     +------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin crcpkt1/\data24_d_reg[18] /CLK 
Endpoint:   crcpkt1/\data24_d_reg[18] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.606
- Setup                         6.665
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -3.609
- Arrival Time                  2.471
= Slack Time                   -6.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.657
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt1[3] ^ |          | 0.070 |       |   0.657 |   -5.423 | 
     | crcpkt1/U2174             | A ^ -> Y v        | INVX1    | 0.010 | 0.036 |   0.692 |   -5.387 | 
     | crcpkt1/U57               | A v -> Y v        | OR2X1    | 0.014 | 0.041 |   0.734 |   -5.346 | 
     | crcpkt1/U3                | B v -> Y v        | OR2X1    | 0.028 | 0.060 |   0.793 |   -5.286 | 
     | crcpkt1/U2175             | C v -> Y ^        | NOR3X1   | 0.048 | 0.028 |   0.821 |   -5.259 | 
     | crcpkt1/FE_OFC893_n2925   | A ^ -> Y ^        | BUFX2    | 0.072 | 0.073 |   0.894 |   -5.186 | 
     | crcpkt1/U5                | B ^ -> Y ^        | AND2X1   | 0.029 | 0.045 |   0.939 |   -5.140 | 
     | crcpkt1/U83               | A ^ -> Y v        | INVX1    | 0.017 | 0.025 |   0.965 |   -5.115 | 
     | crcpkt1/U56               | A v -> Y v        | OR2X1    | 0.022 | 0.048 |   1.013 |   -5.067 | 
     | crcpkt1/U704              | A v -> Y ^        | INVX1    | 0.011 | 0.027 |   1.040 |   -5.040 | 
     | crcpkt1/U18               | B ^ -> Y ^        | AND2X2   | 0.059 | 0.064 |   1.103 |   -4.976 | 
     | crcpkt1/U3993             | A ^ -> Y v        | NAND3X1  | 0.013 | 0.028 |   1.131 |   -4.948 | 
     | crcpkt1/U512              | A v -> Y v        | BUFX2    | 0.003 | 0.034 |   1.165 |   -4.914 | 
     | crcpkt1/U51               | B v -> Y v        | OR2X2    | 0.091 | 0.082 |   1.247 |   -4.833 | 
     | crcpkt1/U1033             | A v -> Y ^        | INVX4    | 0.449 | 0.161 |   1.408 |   -4.672 | 
     | crcpkt1/U14               | B ^ -> Y ^        | AND2X2   | 0.269 | 0.214 |   1.621 |   -4.458 | 
     | crcpkt1/FE_OFC891_n5212   | A ^ -> Y ^        | BUFX2    | 0.452 | 0.219 |   1.841 |   -4.239 | 
     | crcpkt1/U5489             | A ^ -> Y v        | INVX2    | 0.495 | 0.360 |   2.201 |   -3.879 | 
     | crcpkt1/U5495             | D v -> Y ^        | AOI22X1  | 0.098 | 0.229 |   2.429 |   -3.650 | 
     | crcpkt1/U111              | A ^ -> Y ^        | BUFX2    | 0.019 | 0.041 |   2.471 |   -3.609 | 
     | crcpkt1/\data24_d_reg[18] | D ^               | DFFPOSX1 | 0.019 | 0.000 |   2.471 |   -3.609 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.080 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.122 | 
     | FECTS_clks_clk___L2_I3    | A v -> Y ^   | INVX8    | 0.205 | 0.251 |   0.293 |    6.373 | 
     | FECTS_clks_clk___L3_I7    | A ^ -> Y v   | INVX8    | 0.132 | 0.074 |   0.368 |    6.447 | 
     | FECTS_clks_clk___L4_I35   | A v -> Y ^   | INVX8    | 0.269 | 0.226 |   0.594 |    6.673 | 
     | crcpkt1/\data24_d_reg[18] | CLK ^        | DFFPOSX1 | 0.271 | 0.013 |   0.606 |    6.686 | 
     +------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin crcpkt1/\data24_d_reg[2] /CLK 
Endpoint:   crcpkt1/\data24_d_reg[2] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.607
- Setup                         6.638
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -3.581
- Arrival Time                  2.468
= Slack Time                   -6.049
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.657
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt1[3] ^ |          | 0.070 |       |   0.657 |   -5.392 | 
     | crcpkt1/U2174            | A ^ -> Y v        | INVX1    | 0.010 | 0.036 |   0.692 |   -5.356 | 
     | crcpkt1/U57              | A v -> Y v        | OR2X1    | 0.014 | 0.041 |   0.734 |   -5.315 | 
     | crcpkt1/U3               | B v -> Y v        | OR2X1    | 0.028 | 0.060 |   0.793 |   -5.255 | 
     | crcpkt1/U2175            | C v -> Y ^        | NOR3X1   | 0.048 | 0.028 |   0.821 |   -5.228 | 
     | crcpkt1/FE_OFC893_n2925  | A ^ -> Y ^        | BUFX2    | 0.072 | 0.073 |   0.894 |   -5.155 | 
     | crcpkt1/U5               | B ^ -> Y ^        | AND2X1   | 0.029 | 0.045 |   0.939 |   -5.109 | 
     | crcpkt1/U83              | A ^ -> Y v        | INVX1    | 0.017 | 0.025 |   0.965 |   -5.084 | 
     | crcpkt1/U56              | A v -> Y v        | OR2X1    | 0.022 | 0.048 |   1.013 |   -5.035 | 
     | crcpkt1/U704             | A v -> Y ^        | INVX1    | 0.011 | 0.027 |   1.040 |   -5.009 | 
     | crcpkt1/U18              | B ^ -> Y ^        | AND2X2   | 0.059 | 0.064 |   1.103 |   -4.945 | 
     | crcpkt1/U3993            | A ^ -> Y v        | NAND3X1  | 0.013 | 0.028 |   1.131 |   -4.917 | 
     | crcpkt1/U512             | A v -> Y v        | BUFX2    | 0.003 | 0.034 |   1.165 |   -4.883 | 
     | crcpkt1/U51              | B v -> Y v        | OR2X2    | 0.091 | 0.082 |   1.247 |   -4.802 | 
     | crcpkt1/U1033            | A v -> Y ^        | INVX4    | 0.449 | 0.161 |   1.408 |   -4.641 | 
     | crcpkt1/U14              | B ^ -> Y ^        | AND2X2   | 0.269 | 0.214 |   1.621 |   -4.427 | 
     | crcpkt1/FE_OFC891_n5212  | A ^ -> Y ^        | BUFX2    | 0.452 | 0.219 |   1.841 |   -4.208 | 
     | crcpkt1/U5489            | A ^ -> Y v        | INVX2    | 0.495 | 0.360 |   2.201 |   -3.848 | 
     | crcpkt1/U5511            | D v -> Y ^        | AOI22X1  | 0.091 | 0.225 |   2.426 |   -3.623 | 
     | crcpkt1/U127             | A ^ -> Y ^        | BUFX2    | 0.020 | 0.042 |   2.468 |   -3.581 | 
     | crcpkt1/\data24_d_reg[2] | D ^               | DFFPOSX1 | 0.020 | 0.000 |   2.468 |   -3.581 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.049 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.099 | 0.042 |   0.042 |    6.091 | 
     | FECTS_clks_clk___L2_I3   | A v -> Y ^   | INVX8    | 0.205 | 0.251 |   0.293 |    6.342 | 
     | FECTS_clks_clk___L3_I7   | A ^ -> Y v   | INVX8    | 0.132 | 0.074 |   0.368 |    6.416 | 
     | FECTS_clks_clk___L4_I35  | A v -> Y ^   | INVX8    | 0.269 | 0.226 |   0.594 |    6.642 | 
     | crcpkt1/\data24_d_reg[2] | CLK ^        | DFFPOSX1 | 0.271 | 0.014 |   0.608 |    6.656 | 
     +-----------------------------------------------------------------------------------------+ 

