#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55a7e05e6010 .scope module, "openmips_min_sopc_tb" "openmips_min_sopc_tb" 2 10;
 .timescale -9 -12;
v0x55a7e06457b0_0 .var "CLOCK_50", 0 0;
v0x55a7e0645850_0 .var "rst", 0 0;
S_0x55a7e05e6190 .scope module, "openmips_min_sopc0" "openmips_min_sopc" 2 30, 3 9 0, S_0x55a7e05e6010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
v0x55a7e0645350_0 .net "clk", 0 0, v0x55a7e06457b0_0;  1 drivers
v0x55a7e0645410_0 .net "inst", 31 0, v0x55a7e060c550_0;  1 drivers
v0x55a7e06454d0_0 .net "inst_addr", 31 0, L_0x55a7e0645910;  1 drivers
v0x55a7e06455c0_0 .net "rom_ce", 0 0, v0x55a7e06413c0_0;  1 drivers
v0x55a7e0645660_0 .net "rst", 0 0, v0x55a7e0645850_0;  1 drivers
S_0x55a7e05f4930 .scope module, "inst_rom0" "inst_rom" 3 30, 4 7 0, S_0x55a7e05e6190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ce"
    .port_info 1 /INPUT 32 "addr"
    .port_info 2 /OUTPUT 32 "inst"
v0x55a7e06135f0_0 .net "addr", 31 0, L_0x55a7e0645910;  alias, 1 drivers
v0x55a7e060bf50_0 .net "ce", 0 0, v0x55a7e06413c0_0;  alias, 1 drivers
v0x55a7e060c550_0 .var "inst", 31 0;
v0x55a7e061c3f0 .array "inst_mem", 3 0, 31 0;
v0x55a7e061c3f0_0 .array/port v0x55a7e061c3f0, 0;
v0x55a7e061c3f0_1 .array/port v0x55a7e061c3f0, 1;
E_0x55a7e05bd350/0 .event edge, v0x55a7e060bf50_0, v0x55a7e06135f0_0, v0x55a7e061c3f0_0, v0x55a7e061c3f0_1;
v0x55a7e061c3f0_2 .array/port v0x55a7e061c3f0, 2;
v0x55a7e061c3f0_3 .array/port v0x55a7e061c3f0, 3;
E_0x55a7e05bd350/1 .event edge, v0x55a7e061c3f0_2, v0x55a7e061c3f0_3;
E_0x55a7e05bd350 .event/or E_0x55a7e05bd350/0, E_0x55a7e05bd350/1;
S_0x55a7e063b3c0 .scope module, "openmips0" "openmips" 3 20, 5 16 0, S_0x55a7e05e6190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "rom_data_i"
    .port_info 3 /OUTPUT 32 "rom_addr_o"
    .port_info 4 /OUTPUT 1 "rom_ce_o"
L_0x55a7e0645910 .functor BUFZ 32, v0x55a7e0641550_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a7e0642c00_0 .net "clk", 0 0, v0x55a7e06457b0_0;  alias, 1 drivers
v0x55a7e0642cc0_0 .net "ex_aluop_i", 7 0, v0x55a7e063e8e0_0;  1 drivers
v0x55a7e0642d80_0 .net "ex_alusel_i", 2 0, v0x55a7e063e980_0;  1 drivers
v0x55a7e0642e70_0 .net "ex_reg1_i", 31 0, v0x55a7e063ea80_0;  1 drivers
v0x55a7e0642f80_0 .net "ex_reg2_i", 31 0, v0x55a7e063eb50_0;  1 drivers
v0x55a7e06430e0_0 .net "ex_wd_i", 4 0, v0x55a7e063ec40_0;  1 drivers
v0x55a7e06431f0_0 .net "ex_wd_o", 4 0, v0x55a7e063bdf0_0;  1 drivers
v0x55a7e0643300_0 .net "ex_wdata_o", 31 0, v0x55a7e063bed0_0;  1 drivers
v0x55a7e0643410_0 .net "ex_wreg_i", 0 0, v0x55a7e063ed10_0;  1 drivers
v0x55a7e06434b0_0 .net "ex_wreg_o", 0 0, v0x55a7e063c070_0;  1 drivers
v0x55a7e06435a0_0 .net "id_aluop_o", 7 0, v0x55a7e063d070_0;  1 drivers
v0x55a7e06436b0_0 .net "id_alusel_o", 2 0, v0x55a7e063d170_0;  1 drivers
v0x55a7e06437c0_0 .net "id_inst_i", 31 0, v0x55a7e063f8a0_0;  1 drivers
v0x55a7e06438d0_0 .net "id_pc_i", 31 0, v0x55a7e063f960_0;  1 drivers
v0x55a7e06439e0_0 .net "id_reg1_o", 31 0, v0x55a7e063db50_0;  1 drivers
v0x55a7e0643af0_0 .net "id_reg2_o", 31 0, v0x55a7e063deb0_0;  1 drivers
v0x55a7e0643c00_0 .net "id_wd_o", 4 0, v0x55a7e063e0f0_0;  1 drivers
v0x55a7e0643e20_0 .net "id_wreg_o", 0 0, v0x55a7e063e1d0_0;  1 drivers
v0x55a7e0643f10_0 .net "mem_wd_i", 4 0, v0x55a7e063c890_0;  1 drivers
v0x55a7e0644020_0 .net "mem_wd_o", 4 0, v0x55a7e06401d0_0;  1 drivers
v0x55a7e0644130_0 .net "mem_wdata_i", 31 0, v0x55a7e063c980_0;  1 drivers
v0x55a7e0644240_0 .net "mem_wdata_o", 31 0, v0x55a7e0640390_0;  1 drivers
v0x55a7e0644350_0 .net "mem_wreg_i", 0 0, v0x55a7e063ca40_0;  1 drivers
v0x55a7e0644440_0 .net "mem_wreg_o", 0 0, v0x55a7e0640540_0;  1 drivers
v0x55a7e0644530_0 .net "pc", 31 0, v0x55a7e0641550_0;  1 drivers
v0x55a7e0644640_0 .net "reg1_addr", 4 0, v0x55a7e063d990_0;  1 drivers
v0x55a7e0644750_0 .net "reg1_data", 31 0, v0x55a7e0641e40_0;  1 drivers
v0x55a7e0644860_0 .net "reg1_read", 0 0, v0x55a7e063dc30_0;  1 drivers
v0x55a7e0644950_0 .net "reg2_addr", 4 0, v0x55a7e063dcf0_0;  1 drivers
v0x55a7e0644a60_0 .net "reg2_data", 31 0, v0x55a7e0641f10_0;  1 drivers
v0x55a7e0644b70_0 .net "reg2_read", 0 0, v0x55a7e063df90_0;  1 drivers
v0x55a7e0644c60_0 .net "rom_addr_o", 31 0, L_0x55a7e0645910;  alias, 1 drivers
v0x55a7e0644d20_0 .net "rom_ce_o", 0 0, v0x55a7e06413c0_0;  alias, 1 drivers
v0x55a7e0644e10_0 .net "rom_data_i", 31 0, v0x55a7e060c550_0;  alias, 1 drivers
v0x55a7e0644f00_0 .net "rst", 0 0, v0x55a7e0645850_0;  alias, 1 drivers
v0x55a7e0644fa0_0 .net "wb_wd_i", 4 0, v0x55a7e0640e60_0;  1 drivers
v0x55a7e06450b0_0 .net "wb_wdata_i", 31 0, v0x55a7e0640f00_0;  1 drivers
v0x55a7e06451c0_0 .net "wb_wreg_i", 0 0, v0x55a7e0640fc0_0;  1 drivers
S_0x55a7e063b590 .scope module, "ex0" "ex" 5 157, 6 7 0, S_0x55a7e063b3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 8 "aluop_i"
    .port_info 2 /INPUT 3 "alusel_i"
    .port_info 3 /INPUT 32 "reg1_i"
    .port_info 4 /INPUT 32 "reg2_i"
    .port_info 5 /INPUT 5 "wd_i"
    .port_info 6 /INPUT 1 "wreg_i"
    .port_info 7 /OUTPUT 5 "wd_o"
    .port_info 8 /OUTPUT 1 "wreg_o"
    .port_info 9 /OUTPUT 32 "wdata_o"
v0x55a7e060d210_0 .net "aluop_i", 7 0, v0x55a7e063e8e0_0;  alias, 1 drivers
v0x55a7e0618a90_0 .net "alusel_i", 2 0, v0x55a7e063e980_0;  alias, 1 drivers
v0x55a7e063b980_0 .var "logicout", 31 0;
v0x55a7e063ba40_0 .net "reg1_i", 31 0, v0x55a7e063ea80_0;  alias, 1 drivers
v0x55a7e063bb20_0 .net "reg2_i", 31 0, v0x55a7e063eb50_0;  alias, 1 drivers
v0x55a7e063bc50_0 .net "rst", 0 0, v0x55a7e0645850_0;  alias, 1 drivers
v0x55a7e063bd10_0 .net "wd_i", 4 0, v0x55a7e063ec40_0;  alias, 1 drivers
v0x55a7e063bdf0_0 .var "wd_o", 4 0;
v0x55a7e063bed0_0 .var "wdata_o", 31 0;
v0x55a7e063bfb0_0 .net "wreg_i", 0 0, v0x55a7e063ed10_0;  alias, 1 drivers
v0x55a7e063c070_0 .var "wreg_o", 0 0;
E_0x55a7e05ecdc0 .event edge, v0x55a7e063bd10_0, v0x55a7e063bfb0_0, v0x55a7e0618a90_0, v0x55a7e063b980_0;
E_0x55a7e060ddd0 .event edge, v0x55a7e063bc50_0, v0x55a7e060d210_0, v0x55a7e063ba40_0, v0x55a7e063bb20_0;
S_0x55a7e063c270 .scope module, "ex_mem0" "ex_mem" 5 176, 7 7 0, S_0x55a7e063b3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 5 "ex_wd"
    .port_info 3 /INPUT 1 "ex_wreg"
    .port_info 4 /INPUT 32 "ex_wdata"
    .port_info 5 /OUTPUT 5 "mem_wd"
    .port_info 6 /OUTPUT 1 "mem_wreg"
    .port_info 7 /OUTPUT 32 "mem_wdata"
v0x55a7e063c550_0 .net "clk", 0 0, v0x55a7e06457b0_0;  alias, 1 drivers
v0x55a7e063c630_0 .net "ex_wd", 4 0, v0x55a7e063bdf0_0;  alias, 1 drivers
v0x55a7e063c6f0_0 .net "ex_wdata", 31 0, v0x55a7e063bed0_0;  alias, 1 drivers
v0x55a7e063c7c0_0 .net "ex_wreg", 0 0, v0x55a7e063c070_0;  alias, 1 drivers
v0x55a7e063c890_0 .var "mem_wd", 4 0;
v0x55a7e063c980_0 .var "mem_wdata", 31 0;
v0x55a7e063ca40_0 .var "mem_wreg", 0 0;
v0x55a7e063cb00_0 .net "rst", 0 0, v0x55a7e0645850_0;  alias, 1 drivers
E_0x55a7e060e210 .event posedge, v0x55a7e063c550_0;
S_0x55a7e063ccd0 .scope module, "id0" "id" 5 95, 8 7 0, S_0x55a7e063b3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 32 "pc_i"
    .port_info 2 /INPUT 32 "inst_i"
    .port_info 3 /INPUT 32 "reg1_data_i"
    .port_info 4 /INPUT 32 "reg2_data_i"
    .port_info 5 /OUTPUT 1 "reg1_read_o"
    .port_info 6 /OUTPUT 1 "reg2_read_o"
    .port_info 7 /OUTPUT 5 "reg1_addr_o"
    .port_info 8 /OUTPUT 5 "reg2_addr_o"
    .port_info 9 /OUTPUT 8 "aluop_o"
    .port_info 10 /OUTPUT 3 "alusel_o"
    .port_info 11 /OUTPUT 32 "reg1_o"
    .port_info 12 /OUTPUT 32 "reg2_o"
    .port_info 13 /OUTPUT 5 "wd_o"
    .port_info 14 /OUTPUT 1 "wreg_o"
v0x55a7e063d070_0 .var "aluop_o", 7 0;
v0x55a7e063d170_0 .var "alusel_o", 2 0;
v0x55a7e063d250_0 .var "imm", 31 0;
v0x55a7e063d340_0 .net "inst_i", 31 0, v0x55a7e063f8a0_0;  alias, 1 drivers
v0x55a7e063d420_0 .var "instvalid", 0 0;
v0x55a7e063d530_0 .net "op", 5 0, L_0x55a7e06459a0;  1 drivers
v0x55a7e063d610_0 .net "op2", 4 0, L_0x55a7e0645a40;  1 drivers
v0x55a7e063d6f0_0 .net "op3", 5 0, L_0x55a7e0645ae0;  1 drivers
v0x55a7e063d7d0_0 .net "op4", 4 0, L_0x55a7e0645b80;  1 drivers
v0x55a7e063d8b0_0 .net "pc_i", 31 0, v0x55a7e063f960_0;  alias, 1 drivers
v0x55a7e063d990_0 .var "reg1_addr_o", 4 0;
v0x55a7e063da70_0 .net "reg1_data_i", 31 0, v0x55a7e0641e40_0;  alias, 1 drivers
v0x55a7e063db50_0 .var "reg1_o", 31 0;
v0x55a7e063dc30_0 .var "reg1_read_o", 0 0;
v0x55a7e063dcf0_0 .var "reg2_addr_o", 4 0;
v0x55a7e063ddd0_0 .net "reg2_data_i", 31 0, v0x55a7e0641f10_0;  alias, 1 drivers
v0x55a7e063deb0_0 .var "reg2_o", 31 0;
v0x55a7e063df90_0 .var "reg2_read_o", 0 0;
v0x55a7e063e050_0 .net "rst", 0 0, v0x55a7e0645850_0;  alias, 1 drivers
v0x55a7e063e0f0_0 .var "wd_o", 4 0;
v0x55a7e063e1d0_0 .var "wreg_o", 0 0;
E_0x55a7e05bc8d0 .event edge, v0x55a7e063bc50_0, v0x55a7e063df90_0, v0x55a7e063ddd0_0, v0x55a7e063d250_0;
E_0x55a7e05bcf40 .event edge, v0x55a7e063bc50_0, v0x55a7e063dc30_0, v0x55a7e063da70_0, v0x55a7e063d250_0;
E_0x55a7e061e460 .event edge, v0x55a7e063bc50_0, v0x55a7e063d340_0, v0x55a7e063d530_0;
L_0x55a7e06459a0 .part v0x55a7e063f8a0_0, 26, 6;
L_0x55a7e0645a40 .part v0x55a7e063f8a0_0, 6, 5;
L_0x55a7e0645ae0 .part v0x55a7e063f8a0_0, 0, 6;
L_0x55a7e0645b80 .part v0x55a7e063f8a0_0, 16, 5;
S_0x55a7e063e4f0 .scope module, "id_ex0" "id_ex" 5 135, 9 7 0, S_0x55a7e063b3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 8 "id_aluop"
    .port_info 3 /INPUT 3 "id_alusel"
    .port_info 4 /INPUT 32 "id_reg1"
    .port_info 5 /INPUT 32 "id_reg2"
    .port_info 6 /INPUT 5 "id_wd"
    .port_info 7 /INPUT 1 "id_wreg"
    .port_info 8 /OUTPUT 8 "ex_aluop"
    .port_info 9 /OUTPUT 3 "ex_alusel"
    .port_info 10 /OUTPUT 32 "ex_reg1"
    .port_info 11 /OUTPUT 32 "ex_reg2"
    .port_info 12 /OUTPUT 5 "ex_wd"
    .port_info 13 /OUTPUT 1 "ex_wreg"
v0x55a7e063e820_0 .net "clk", 0 0, v0x55a7e06457b0_0;  alias, 1 drivers
v0x55a7e063e8e0_0 .var "ex_aluop", 7 0;
v0x55a7e063e980_0 .var "ex_alusel", 2 0;
v0x55a7e063ea80_0 .var "ex_reg1", 31 0;
v0x55a7e063eb50_0 .var "ex_reg2", 31 0;
v0x55a7e063ec40_0 .var "ex_wd", 4 0;
v0x55a7e063ed10_0 .var "ex_wreg", 0 0;
v0x55a7e063ede0_0 .net "id_aluop", 7 0, v0x55a7e063d070_0;  alias, 1 drivers
v0x55a7e063eeb0_0 .net "id_alusel", 2 0, v0x55a7e063d170_0;  alias, 1 drivers
v0x55a7e063ef80_0 .net "id_reg1", 31 0, v0x55a7e063db50_0;  alias, 1 drivers
v0x55a7e063f050_0 .net "id_reg2", 31 0, v0x55a7e063deb0_0;  alias, 1 drivers
v0x55a7e063f120_0 .net "id_wd", 4 0, v0x55a7e063e0f0_0;  alias, 1 drivers
v0x55a7e063f1f0_0 .net "id_wreg", 0 0, v0x55a7e063e1d0_0;  alias, 1 drivers
v0x55a7e063f2c0_0 .net "rst", 0 0, v0x55a7e0645850_0;  alias, 1 drivers
S_0x55a7e063f520 .scope module, "if_id0" "if_id" 5 85, 10 7 0, S_0x55a7e063b3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "if_pc"
    .port_info 3 /INPUT 32 "if_inst"
    .port_info 4 /OUTPUT 32 "id_pc"
    .port_info 5 /OUTPUT 32 "id_inst"
v0x55a7e063f790_0 .net "clk", 0 0, v0x55a7e06457b0_0;  alias, 1 drivers
v0x55a7e063f8a0_0 .var "id_inst", 31 0;
v0x55a7e063f960_0 .var "id_pc", 31 0;
v0x55a7e063fa30_0 .net "if_inst", 31 0, v0x55a7e060c550_0;  alias, 1 drivers
v0x55a7e063fb00_0 .net "if_pc", 31 0, v0x55a7e0641550_0;  alias, 1 drivers
v0x55a7e063fbf0_0 .net "rst", 0 0, v0x55a7e0645850_0;  alias, 1 drivers
S_0x55a7e063fd90 .scope module, "mem0" "mem" 5 195, 11 7 0, S_0x55a7e063b3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 5 "wd_i"
    .port_info 2 /INPUT 1 "wreg_i"
    .port_info 3 /INPUT 32 "wdata_i"
    .port_info 4 /OUTPUT 5 "wd_o"
    .port_info 5 /OUTPUT 1 "wreg_o"
    .port_info 6 /OUTPUT 32 "wdata_o"
v0x55a7e0640050_0 .net "rst", 0 0, v0x55a7e0645850_0;  alias, 1 drivers
v0x55a7e0640110_0 .net "wd_i", 4 0, v0x55a7e063c890_0;  alias, 1 drivers
v0x55a7e06401d0_0 .var "wd_o", 4 0;
v0x55a7e06402a0_0 .net "wdata_i", 31 0, v0x55a7e063c980_0;  alias, 1 drivers
v0x55a7e0640390_0 .var "wdata_o", 31 0;
v0x55a7e06404a0_0 .net "wreg_i", 0 0, v0x55a7e063ca40_0;  alias, 1 drivers
v0x55a7e0640540_0 .var "wreg_o", 0 0;
E_0x55a7e063ffc0 .event edge, v0x55a7e063bc50_0, v0x55a7e063c890_0, v0x55a7e063ca40_0, v0x55a7e063c980_0;
S_0x55a7e0640700 .scope module, "mem_wb0" "mem_wb" 5 210, 12 7 0, S_0x55a7e063b3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 5 "mem_wd"
    .port_info 3 /INPUT 1 "mem_wreg"
    .port_info 4 /INPUT 32 "mem_wdata"
    .port_info 5 /OUTPUT 5 "wb_wd"
    .port_info 6 /OUTPUT 1 "wb_wreg"
    .port_info 7 /OUTPUT 32 "wb_wdata"
v0x55a7e06409f0_0 .net "clk", 0 0, v0x55a7e06457b0_0;  alias, 1 drivers
v0x55a7e0640ab0_0 .net "mem_wd", 4 0, v0x55a7e06401d0_0;  alias, 1 drivers
v0x55a7e0640ba0_0 .net "mem_wdata", 31 0, v0x55a7e0640390_0;  alias, 1 drivers
v0x55a7e0640ca0_0 .net "mem_wreg", 0 0, v0x55a7e0640540_0;  alias, 1 drivers
v0x55a7e0640d70_0 .net "rst", 0 0, v0x55a7e0645850_0;  alias, 1 drivers
v0x55a7e0640e60_0 .var "wb_wd", 4 0;
v0x55a7e0640f00_0 .var "wb_wdata", 31 0;
v0x55a7e0640fc0_0 .var "wb_wreg", 0 0;
S_0x55a7e06411d0 .scope module, "pc_reg0" "pc_reg" 5 75, 13 7 0, S_0x55a7e063b3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 32 "pc"
    .port_info 3 /OUTPUT 1 "ce"
v0x55a7e06413c0_0 .var "ce", 0 0;
v0x55a7e06414b0_0 .net "clk", 0 0, v0x55a7e06457b0_0;  alias, 1 drivers
v0x55a7e0641550_0 .var "pc", 31 0;
v0x55a7e0641650_0 .net "rst", 0 0, v0x55a7e0645850_0;  alias, 1 drivers
S_0x55a7e0641760 .scope module, "regfile1" "regfile" 5 120, 14 7 0, S_0x55a7e063b3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 5 "waddr"
    .port_info 4 /INPUT 32 "wdata"
    .port_info 5 /INPUT 1 "re1"
    .port_info 6 /INPUT 5 "raddr1"
    .port_info 7 /OUTPUT 32 "rdata1"
    .port_info 8 /INPUT 1 "re2"
    .port_info 9 /INPUT 5 "raddr2"
    .port_info 10 /OUTPUT 32 "rdata2"
v0x55a7e0641bc0_0 .net "clk", 0 0, v0x55a7e06457b0_0;  alias, 1 drivers
v0x55a7e0641c80_0 .net "raddr1", 4 0, v0x55a7e063d990_0;  alias, 1 drivers
v0x55a7e0641d40_0 .net "raddr2", 4 0, v0x55a7e063dcf0_0;  alias, 1 drivers
v0x55a7e0641e40_0 .var "rdata1", 31 0;
v0x55a7e0641f10_0 .var "rdata2", 31 0;
v0x55a7e0641fb0_0 .net "re1", 0 0, v0x55a7e063dc30_0;  alias, 1 drivers
v0x55a7e0642080_0 .net "re2", 0 0, v0x55a7e063df90_0;  alias, 1 drivers
v0x55a7e0642150 .array "regs", 31 0, 31 0;
v0x55a7e06426a0_0 .net "rst", 0 0, v0x55a7e0645850_0;  alias, 1 drivers
v0x55a7e0642850_0 .net "waddr", 4 0, v0x55a7e0640e60_0;  alias, 1 drivers
v0x55a7e0642940_0 .net "wdata", 31 0, v0x55a7e0640f00_0;  alias, 1 drivers
v0x55a7e0642a10_0 .net "we", 0 0, v0x55a7e0640fc0_0;  alias, 1 drivers
E_0x55a7e061e580/0 .event edge, v0x55a7e063bc50_0, v0x55a7e063dcf0_0, v0x55a7e0640e60_0, v0x55a7e0640fc0_0;
v0x55a7e0642150_0 .array/port v0x55a7e0642150, 0;
v0x55a7e0642150_1 .array/port v0x55a7e0642150, 1;
E_0x55a7e061e580/1 .event edge, v0x55a7e063df90_0, v0x55a7e0640f00_0, v0x55a7e0642150_0, v0x55a7e0642150_1;
v0x55a7e0642150_2 .array/port v0x55a7e0642150, 2;
v0x55a7e0642150_3 .array/port v0x55a7e0642150, 3;
v0x55a7e0642150_4 .array/port v0x55a7e0642150, 4;
v0x55a7e0642150_5 .array/port v0x55a7e0642150, 5;
E_0x55a7e061e580/2 .event edge, v0x55a7e0642150_2, v0x55a7e0642150_3, v0x55a7e0642150_4, v0x55a7e0642150_5;
v0x55a7e0642150_6 .array/port v0x55a7e0642150, 6;
v0x55a7e0642150_7 .array/port v0x55a7e0642150, 7;
v0x55a7e0642150_8 .array/port v0x55a7e0642150, 8;
v0x55a7e0642150_9 .array/port v0x55a7e0642150, 9;
E_0x55a7e061e580/3 .event edge, v0x55a7e0642150_6, v0x55a7e0642150_7, v0x55a7e0642150_8, v0x55a7e0642150_9;
v0x55a7e0642150_10 .array/port v0x55a7e0642150, 10;
v0x55a7e0642150_11 .array/port v0x55a7e0642150, 11;
v0x55a7e0642150_12 .array/port v0x55a7e0642150, 12;
v0x55a7e0642150_13 .array/port v0x55a7e0642150, 13;
E_0x55a7e061e580/4 .event edge, v0x55a7e0642150_10, v0x55a7e0642150_11, v0x55a7e0642150_12, v0x55a7e0642150_13;
v0x55a7e0642150_14 .array/port v0x55a7e0642150, 14;
v0x55a7e0642150_15 .array/port v0x55a7e0642150, 15;
v0x55a7e0642150_16 .array/port v0x55a7e0642150, 16;
v0x55a7e0642150_17 .array/port v0x55a7e0642150, 17;
E_0x55a7e061e580/5 .event edge, v0x55a7e0642150_14, v0x55a7e0642150_15, v0x55a7e0642150_16, v0x55a7e0642150_17;
v0x55a7e0642150_18 .array/port v0x55a7e0642150, 18;
v0x55a7e0642150_19 .array/port v0x55a7e0642150, 19;
v0x55a7e0642150_20 .array/port v0x55a7e0642150, 20;
v0x55a7e0642150_21 .array/port v0x55a7e0642150, 21;
E_0x55a7e061e580/6 .event edge, v0x55a7e0642150_18, v0x55a7e0642150_19, v0x55a7e0642150_20, v0x55a7e0642150_21;
v0x55a7e0642150_22 .array/port v0x55a7e0642150, 22;
v0x55a7e0642150_23 .array/port v0x55a7e0642150, 23;
v0x55a7e0642150_24 .array/port v0x55a7e0642150, 24;
v0x55a7e0642150_25 .array/port v0x55a7e0642150, 25;
E_0x55a7e061e580/7 .event edge, v0x55a7e0642150_22, v0x55a7e0642150_23, v0x55a7e0642150_24, v0x55a7e0642150_25;
v0x55a7e0642150_26 .array/port v0x55a7e0642150, 26;
v0x55a7e0642150_27 .array/port v0x55a7e0642150, 27;
v0x55a7e0642150_28 .array/port v0x55a7e0642150, 28;
v0x55a7e0642150_29 .array/port v0x55a7e0642150, 29;
E_0x55a7e061e580/8 .event edge, v0x55a7e0642150_26, v0x55a7e0642150_27, v0x55a7e0642150_28, v0x55a7e0642150_29;
v0x55a7e0642150_30 .array/port v0x55a7e0642150, 30;
v0x55a7e0642150_31 .array/port v0x55a7e0642150, 31;
E_0x55a7e061e580/9 .event edge, v0x55a7e0642150_30, v0x55a7e0642150_31;
E_0x55a7e061e580 .event/or E_0x55a7e061e580/0, E_0x55a7e061e580/1, E_0x55a7e061e580/2, E_0x55a7e061e580/3, E_0x55a7e061e580/4, E_0x55a7e061e580/5, E_0x55a7e061e580/6, E_0x55a7e061e580/7, E_0x55a7e061e580/8, E_0x55a7e061e580/9;
E_0x55a7e0641a40/0 .event edge, v0x55a7e063bc50_0, v0x55a7e063d990_0, v0x55a7e0640e60_0, v0x55a7e0640fc0_0;
E_0x55a7e0641a40/1 .event edge, v0x55a7e063dc30_0, v0x55a7e0640f00_0, v0x55a7e0642150_0, v0x55a7e0642150_1;
E_0x55a7e0641a40/2 .event edge, v0x55a7e0642150_2, v0x55a7e0642150_3, v0x55a7e0642150_4, v0x55a7e0642150_5;
E_0x55a7e0641a40/3 .event edge, v0x55a7e0642150_6, v0x55a7e0642150_7, v0x55a7e0642150_8, v0x55a7e0642150_9;
E_0x55a7e0641a40/4 .event edge, v0x55a7e0642150_10, v0x55a7e0642150_11, v0x55a7e0642150_12, v0x55a7e0642150_13;
E_0x55a7e0641a40/5 .event edge, v0x55a7e0642150_14, v0x55a7e0642150_15, v0x55a7e0642150_16, v0x55a7e0642150_17;
E_0x55a7e0641a40/6 .event edge, v0x55a7e0642150_18, v0x55a7e0642150_19, v0x55a7e0642150_20, v0x55a7e0642150_21;
E_0x55a7e0641a40/7 .event edge, v0x55a7e0642150_22, v0x55a7e0642150_23, v0x55a7e0642150_24, v0x55a7e0642150_25;
E_0x55a7e0641a40/8 .event edge, v0x55a7e0642150_26, v0x55a7e0642150_27, v0x55a7e0642150_28, v0x55a7e0642150_29;
E_0x55a7e0641a40/9 .event edge, v0x55a7e0642150_30, v0x55a7e0642150_31;
E_0x55a7e0641a40 .event/or E_0x55a7e0641a40/0, E_0x55a7e0641a40/1, E_0x55a7e0641a40/2, E_0x55a7e0641a40/3, E_0x55a7e0641a40/4, E_0x55a7e0641a40/5, E_0x55a7e0641a40/6, E_0x55a7e0641a40/7, E_0x55a7e0641a40/8, E_0x55a7e0641a40/9;
    .scope S_0x55a7e06411d0;
T_0 ;
    %wait E_0x55a7e060e210;
    %load/vec4 v0x55a7e06413c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7e0641550_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55a7e0641550_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55a7e0641550_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55a7e06411d0;
T_1 ;
    %wait E_0x55a7e060e210;
    %load/vec4 v0x55a7e0641650_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a7e06413c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a7e06413c0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55a7e063f520;
T_2 ;
    %wait E_0x55a7e060e210;
    %load/vec4 v0x55a7e063fbf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7e063f960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7e063f8a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55a7e063fb00_0;
    %assign/vec4 v0x55a7e063f960_0, 0;
    %load/vec4 v0x55a7e063fa30_0;
    %assign/vec4 v0x55a7e063f8a0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55a7e063ccd0;
T_3 ;
    %wait E_0x55a7e061e460;
    %load/vec4 v0x55a7e063e050_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a7e063d070_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55a7e063d170_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55a7e063e0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a7e063e1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a7e063d420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a7e063dc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a7e063df90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55a7e063d990_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55a7e063dcf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7e063d250_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a7e063d070_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55a7e063d170_0, 0;
    %load/vec4 v0x55a7e063d340_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0x55a7e063e0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a7e063e1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a7e063d420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a7e063dc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a7e063df90_0, 0;
    %load/vec4 v0x55a7e063d340_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x55a7e063d990_0, 0;
    %load/vec4 v0x55a7e063d340_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x55a7e063dcf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7e063d250_0, 0;
    %load/vec4 v0x55a7e063d530_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a7e063e1d0_0, 0;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v0x55a7e063d070_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55a7e063d170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a7e063dc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a7e063df90_0, 0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55a7e063d340_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a7e063d250_0, 0;
    %load/vec4 v0x55a7e063d340_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x55a7e063e0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a7e063d420_0, 0;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55a7e063ccd0;
T_4 ;
    %wait E_0x55a7e05bcf40;
    %load/vec4 v0x55a7e063e050_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7e063db50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55a7e063dc30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x55a7e063da70_0;
    %assign/vec4 v0x55a7e063db50_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x55a7e063dc30_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x55a7e063d250_0;
    %assign/vec4 v0x55a7e063db50_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7e063db50_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55a7e063ccd0;
T_5 ;
    %wait E_0x55a7e05bc8d0;
    %load/vec4 v0x55a7e063e050_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7e063deb0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55a7e063df90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x55a7e063ddd0_0;
    %assign/vec4 v0x55a7e063deb0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x55a7e063df90_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x55a7e063d250_0;
    %assign/vec4 v0x55a7e063deb0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7e063deb0_0, 0;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55a7e0641760;
T_6 ;
    %wait E_0x55a7e060e210;
    %load/vec4 v0x55a7e06426a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x55a7e0642a10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a7e0642850_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55a7e0642940_0;
    %load/vec4 v0x55a7e0642850_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a7e0642150, 0, 4;
    %vpi_call 14 36 "$display", v0x55a7e0642940_0 {0 0 0};
T_6.2 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55a7e0641760;
T_7 ;
    %wait E_0x55a7e0641a40;
    %load/vec4 v0x55a7e06426a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7e0641e40_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55a7e0641c80_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7e0641e40_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55a7e0641c80_0;
    %load/vec4 v0x55a7e0642850_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a7e0642a10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55a7e0641fb0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55a7e0642940_0;
    %assign/vec4 v0x55a7e0641e40_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55a7e0641fb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x55a7e0641c80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55a7e0642150, 4;
    %assign/vec4 v0x55a7e0641e40_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7e0641e40_0, 0;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55a7e0641760;
T_8 ;
    %wait E_0x55a7e061e580;
    %load/vec4 v0x55a7e06426a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7e0641f10_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55a7e0641d40_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7e0641f10_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55a7e0641d40_0;
    %load/vec4 v0x55a7e0642850_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a7e0642a10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55a7e0642080_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x55a7e0642940_0;
    %assign/vec4 v0x55a7e0641f10_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x55a7e0642080_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x55a7e0641d40_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55a7e0642150, 4;
    %assign/vec4 v0x55a7e0641f10_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7e0641f10_0, 0;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55a7e063e4f0;
T_9 ;
    %wait E_0x55a7e060e210;
    %load/vec4 v0x55a7e063f2c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a7e063e8e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55a7e063e980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7e063ea80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7e063eb50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55a7e063ec40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a7e063ed10_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55a7e063ede0_0;
    %assign/vec4 v0x55a7e063e8e0_0, 0;
    %load/vec4 v0x55a7e063eeb0_0;
    %assign/vec4 v0x55a7e063e980_0, 0;
    %load/vec4 v0x55a7e063ef80_0;
    %assign/vec4 v0x55a7e063ea80_0, 0;
    %load/vec4 v0x55a7e063f050_0;
    %assign/vec4 v0x55a7e063eb50_0, 0;
    %load/vec4 v0x55a7e063f120_0;
    %assign/vec4 v0x55a7e063ec40_0, 0;
    %load/vec4 v0x55a7e063f1f0_0;
    %assign/vec4 v0x55a7e063ed10_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55a7e063b590;
T_10 ;
    %wait E_0x55a7e060ddd0;
    %load/vec4 v0x55a7e063bc50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7e063b980_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55a7e060d210_0;
    %dup/vec4;
    %pushi/vec4 37, 0, 8;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7e063b980_0, 0;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x55a7e063ba40_0;
    %load/vec4 v0x55a7e063bb20_0;
    %or;
    %assign/vec4 v0x55a7e063b980_0, 0;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55a7e063b590;
T_11 ;
    %wait E_0x55a7e05ecdc0;
    %load/vec4 v0x55a7e063bd10_0;
    %assign/vec4 v0x55a7e063bdf0_0, 0;
    %load/vec4 v0x55a7e063bfb0_0;
    %assign/vec4 v0x55a7e063c070_0, 0;
    %load/vec4 v0x55a7e0618a90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7e063bed0_0, 0;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0x55a7e063b980_0;
    %assign/vec4 v0x55a7e063bed0_0, 0;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55a7e063c270;
T_12 ;
    %wait E_0x55a7e060e210;
    %load/vec4 v0x55a7e063cb00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55a7e063c890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a7e063ca40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7e063c980_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55a7e063c630_0;
    %assign/vec4 v0x55a7e063c890_0, 0;
    %load/vec4 v0x55a7e063c7c0_0;
    %assign/vec4 v0x55a7e063ca40_0, 0;
    %load/vec4 v0x55a7e063c6f0_0;
    %assign/vec4 v0x55a7e063c980_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55a7e063fd90;
T_13 ;
    %wait E_0x55a7e063ffc0;
    %load/vec4 v0x55a7e0640050_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55a7e06401d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a7e0640540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7e0640390_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55a7e0640110_0;
    %assign/vec4 v0x55a7e06401d0_0, 0;
    %load/vec4 v0x55a7e06404a0_0;
    %assign/vec4 v0x55a7e0640540_0, 0;
    %load/vec4 v0x55a7e06402a0_0;
    %assign/vec4 v0x55a7e0640390_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55a7e0640700;
T_14 ;
    %wait E_0x55a7e060e210;
    %load/vec4 v0x55a7e0640d70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55a7e0640e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a7e0640fc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7e0640f00_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55a7e0640ab0_0;
    %assign/vec4 v0x55a7e0640e60_0, 0;
    %load/vec4 v0x55a7e0640ca0_0;
    %assign/vec4 v0x55a7e0640fc0_0, 0;
    %load/vec4 v0x55a7e0640ba0_0;
    %assign/vec4 v0x55a7e0640f00_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55a7e05f4930;
T_15 ;
    %pushi/vec4 872485120, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a7e061c3f0, 4, 0;
    %pushi/vec4 872546336, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a7e061c3f0, 4, 0;
    %pushi/vec4 872677120, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a7e061c3f0, 4, 0;
    %pushi/vec4 872742911, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a7e061c3f0, 4, 0;
    %end;
    .thread T_15;
    .scope S_0x55a7e05f4930;
T_16 ;
    %wait E_0x55a7e05bd350;
    %load/vec4 v0x55a7e060bf50_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7e060c550_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55a7e06135f0_0;
    %parti/s 17, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x55a7e061c3f0, 4;
    %assign/vec4 v0x55a7e060c550_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55a7e05e6010;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7e06457b0_0, 0, 1;
T_17.0 ;
    %delay 10000, 0;
    %load/vec4 v0x55a7e06457b0_0;
    %inv;
    %store/vec4 v0x55a7e06457b0_0, 0, 1;
    %jmp T_17.0;
    %end;
    .thread T_17;
    .scope S_0x55a7e05e6010;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a7e0645850_0, 0, 1;
    %delay 19000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7e0645850_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "openmips_min_sopc_tb.v";
    "./openmips_min_sopc.v";
    "./inst_rom.v";
    "./openmips.v";
    "./ex.v";
    "./ex_mem.v";
    "./id.v";
    "./id_ex.v";
    "./if_id.v";
    "./mem.v";
    "./mem_wb.v";
    "./pc_reg.v";
    "./regfile.v";
