ISim log file
Running: F:\Programs\Verilog\FPGA_Group\test_br0101\microblaze\pcores\plb_dac_v2_00_a\devl\projnav\tb_plbdac200a_ul_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/pcores/plb_dac_v2_00_a/devl/projnav/tb_plbdac200a_ul_isim_beh.wdb 
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
WARNING: File "F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/pcores/plb_dac_v2_00_a/hdl/verilog/user_logic.v" Line 408.  For instance uut/saw_wave_gen_1/, width 8 of formal port index is not equal to width 1 of actual signal saw_index.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1.00us
# run 1.00us
# run 10.00us
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
WARNING: File "F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/pcores/plb_dac_v2_00_a/hdl/verilog/user_logic.v" Line 408.  For instance uut/saw_wave_gen_1/, width 8 of formal port index is not equal to width 1 of actual signal saw_index.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 10.00us
# run 10.00us
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 10.00us
# run 10.00us
# run 1.00us
# run 10.00us
# run 10.00us
# run 10.00us
# run 10.00us
# run 10.00us
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 62.700us
# run 10us
