
---------- Begin Simulation Statistics ----------
final_tick                                62757824500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 317794                       # Simulator instruction rate (inst/s)
host_mem_usage                                 680940                       # Number of bytes of host memory used
host_op_rate                                   347766                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   314.67                       # Real time elapsed on the host
host_tick_rate                              199440396                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431277                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.062758                       # Number of seconds simulated
sim_ticks                                 62757824500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431277                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.255156                       # CPI: cycles per instruction
system.cpu.discardedOps                        376467                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        10611343                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.796713                       # IPC: instructions per cycle
system.cpu.numCycles                        125515649                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955010     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645992     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534319     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431277                       # Class of committed instruction
system.cpu.tickCycles                       114904306                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6946                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         47099                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           27                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       587736                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1141                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1176890                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1145                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1347                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6591                       # Transaction distribution
system.membus.trans_dist::CleanEvict              351                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38810                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38810                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1347                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        87256                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  87256                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2991872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2991872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             40157                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   40157    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               40157                       # Request fanout histogram
system.membus.reqLayer0.occupancy            80737500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          219642488                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  62757824500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            550339                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        56494                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       534721                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4447                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38819                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38819                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        535123                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15216                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1604967                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       161081                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1766048                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     68470016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6652032                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               75122048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7930                       # Total snoops (count)
system.tol2bus.snoopTraffic                    421824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           597088                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001976                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.044562                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 595912     99.80%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1172      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             597088                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1173069000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          81054995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         802684999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  62757824500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               534588                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                14407                       # number of demand (read+write) hits
system.l2.demand_hits::total                   548995                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              534588                       # number of overall hits
system.l2.overall_hits::.cpu.data               14407                       # number of overall hits
system.l2.overall_hits::total                  548995                       # number of overall hits
system.l2.demand_misses::.cpu.inst                535                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              39628                       # number of demand (read+write) misses
system.l2.demand_misses::total                  40163                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               535                       # number of overall misses
system.l2.overall_misses::.cpu.data             39628                       # number of overall misses
system.l2.overall_misses::total                 40163                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39855000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3255946500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3295801500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39855000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3255946500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3295801500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           535123                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            54035                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               589158                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          535123                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           54035                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              589158                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.733377                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068170                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.733377                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068170                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74495.327103                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82162.776320                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82060.640390                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74495.327103                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82162.776320                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82060.640390                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6591                       # number of writebacks
system.l2.writebacks::total                      6591                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           534                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         39623                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             40157                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          534                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        39623                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40157                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34451500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2859382000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2893833500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34451500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2859382000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2893833500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.733284                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.068160                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.733284                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.068160                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64515.917603                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72164.702319                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72062.990263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64515.917603                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72164.702319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72062.990263                       # average overall mshr miss latency
system.l2.replacements                           7930                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        49903                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            49903                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        49903                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        49903                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       534714                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           534714                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       534714                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       534714                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          157                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           157                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     9                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38810                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3184361000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3184361000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38819                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38819                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999768                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999768                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82050.012883                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82050.012883                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2796261000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2796261000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999768                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999768                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72050.012883                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72050.012883                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         534588                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             534588                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          535                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              535                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39855000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39855000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       535123                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         535123                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74495.327103                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74495.327103                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          534                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          534                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34451500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34451500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000998                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000998                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64515.917603                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64515.917603                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14398                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14398                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          818                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             818                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     71585500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     71585500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        15216                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15216                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.053759                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.053759                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87512.836186                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87512.836186                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          813                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          813                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     63121000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     63121000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.053431                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.053431                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77639.606396                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77639.606396                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  62757824500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26201.098202                       # Cycle average of tags in use
system.l2.tags.total_refs                     1176700                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     40698                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.912969                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      39.580808                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       257.331825                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25904.185569                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007853                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.790533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.799594                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3320                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        29023                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1217561                       # Number of tag accesses
system.l2.tags.data_accesses                  1217561                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62757824500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      6591.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       534.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.029613403652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          362                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          362                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              102954                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6177                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       40157                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6591                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40157                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6591                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     16                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.04                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40157                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6591                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   39909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     110.848066                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.904910                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1730.911000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          361     99.72%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-33791            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           362                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.035912                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.033403                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.300199                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3      0.83%      0.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              341     94.20%     95.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               17      4.70%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           362                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2570048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               421824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     40.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   62755269000                       # Total gap between requests
system.mem_ctrls.avgGap                    1342416.12                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        34176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2534848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       417856                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 544569.546065128525                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 40390947.586145214736                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 6658229.524830006994                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          534                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        39623                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6591                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     12495034                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1228952110                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1297193779738                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     23398.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31016.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 196812893.30                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        34176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2535872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2570048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        34176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        34176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       421824                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       421824                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          534                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        39623                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          40157                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         6591                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          6591                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       544570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     40407264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         40951834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       544570                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       544570                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      6721457                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         6721457                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      6721457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       544570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     40407264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        47673291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                40141                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6529                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1344                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1310                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1321                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1369                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1199                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1171                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1197                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1186                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1191                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1222                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1207                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1197                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         1185                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         1184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         1178                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         1293                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         1336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         1224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         1298                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         1282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         1294                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         1298                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         1314                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         1304                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         1302                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         1305                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         1314                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         1294                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          275                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          254                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          279                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          228                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          145                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          145                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          137                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          145                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          148                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          137                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          141                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          154                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16          156                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17          146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18          151                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19          192                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20          209                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21          200                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22          276                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23          258                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24          271                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25          272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26          278                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27          273                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28          271                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29          270                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30          265                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31          271                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               539300772                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             133749812                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1241447144                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13435.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30927.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               29592                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               5240                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.72                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           80.26                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        11837                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   252.328800                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   194.177148                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   211.553641                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1732     14.63%     14.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7169     60.56%     75.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          814      6.88%     82.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          482      4.07%     86.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          546      4.61%     90.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          373      3.15%     93.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          287      2.42%     96.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          362      3.06%     99.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           72      0.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        11837                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2569024                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             417856                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               40.935517                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                6.658230                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.25                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy    9888003.216001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    17456128.754399                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   55968923.471993                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  8867691.504000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5447395729.775620                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 14821057110.837160                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 10252358359.622641                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  30612991947.181320                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   487.795621                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  31237402636                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2821000000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  28699421864                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy    8571889.872001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    15129929.606399                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   54133921.766393                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  6534585.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5447395729.775620                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 13432429854.009153                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 11211004587.686649                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  30175200497.835739                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   480.819734                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  34180937442                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2821000000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  25755887058                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  62757824500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  62757824500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     27581787                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27581787                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27581787                       # number of overall hits
system.cpu.icache.overall_hits::total        27581787                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       535123                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         535123                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       535123                       # number of overall misses
system.cpu.icache.overall_misses::total        535123                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   6990847500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6990847500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   6990847500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6990847500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28116910                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28116910                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28116910                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28116910                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.019032                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019032                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.019032                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019032                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13064.001174                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13064.001174                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13064.001174                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13064.001174                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       534721                       # number of writebacks
system.cpu.icache.writebacks::total            534721                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       535123                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       535123                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       535123                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       535123                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   6455724500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6455724500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   6455724500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6455724500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.019032                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019032                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.019032                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019032                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12064.001174                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12064.001174                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12064.001174                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12064.001174                       # average overall mshr miss latency
system.cpu.icache.replacements                 534721                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27581787                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27581787                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       535123                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        535123                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   6990847500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6990847500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28116910                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28116910                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.019032                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019032                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13064.001174                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13064.001174                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       535123                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       535123                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   6455724500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6455724500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.019032                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019032                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12064.001174                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12064.001174                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  62757824500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           401.789888                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28116910                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            535123                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             52.542892                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             86500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   401.789888                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.784746                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.784746                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          391                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          56768943                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         56768943                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62757824500                       # Cumulative time (in ticks) in various power states
system.cpu.thread22784.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread22784.numOps               109431277                       # Number of Ops committed
system.cpu.thread22784.numMemRefs                   0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62757824500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62757824500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35612573                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35612573                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35615892                       # number of overall hits
system.cpu.dcache.overall_hits::total        35615892                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        73567                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          73567                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        73609                       # number of overall misses
system.cpu.dcache.overall_misses::total         73609                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4626324500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4626324500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4626324500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4626324500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35686140                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35686140                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35689501                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35689501                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002062                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002062                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002062                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002062                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62885.865945                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62885.865945                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62849.984377                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62849.984377                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        49903                       # number of writebacks
system.cpu.dcache.writebacks::total             49903                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19569                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19569                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19569                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19569                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        53998                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        53998                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        54035                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        54035                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3486868000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3486868000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3488292000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3488292000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001513                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001513                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001514                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001514                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64574.021260                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64574.021260                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64556.158046                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64556.158046                       # average overall mshr miss latency
system.cpu.dcache.replacements                  53011                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21413649                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21413649                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        18223                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         18223                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    322277500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    322277500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21431872                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21431872                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000850                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000850                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 17685.205510                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17685.205510                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3044                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3044                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15179                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15179                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    244183000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    244183000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000708                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000708                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16086.896370                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16086.896370                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14198924                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14198924                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55344                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55344                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4304047000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4304047000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254268                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254268                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003883                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003883                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77768.990315                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77768.990315                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16525                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16525                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38819                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38819                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3242685000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3242685000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83533.450115                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83533.450115                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3319                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3319                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           42                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           42                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.012496                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.012496                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1424000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1424000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011009                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011009                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 38486.486486                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 38486.486486                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  62757824500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.558059                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35848087                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             54035                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            663.423466                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.558059                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996639                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996639                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          515                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          426                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          71789357                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         71789357                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62757824500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  62757824500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                20360241                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16297475                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53386                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8737475                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8736078                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.984011                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050570                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                325                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434001                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300030                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133971                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1037                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            49060516                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17106411                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9763865                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62757824500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62757824500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
