<profile>

<section name = "Vitis HLS Report for 'eucHW'" level="0">
<item name = "Date">Wed Mar 23 01:33:23 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)</item>
<item name = "Project">EucHLS</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010i-clg400-1L</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.567 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">97, 97, 0.970 us, 0.970 us, 98, 98, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 224, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 2, 765, 1886, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 587, -</column>
<column name="Register">-, -, 608, -, -</column>
<specialColumn name="Available">120, 80, 35200, 17600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 2, 3, 15, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 560, 680, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U1">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fsqrt_32ns_32ns_32_16_no_dsp_1_U4">fsqrt_32ns_32ns_32_16_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="mul_9s_9s_18_1_1_U5">mul_9s_9s_18_1_1, 0, 0, 0, 51, 0</column>
<column name="mul_9s_9s_18_1_1_U6">mul_9s_9s_18_1_1, 0, 0, 0, 51, 0</column>
<column name="mul_9s_9s_18_1_1_U7">mul_9s_9s_18_1_1, 0, 0, 0, 51, 0</column>
<column name="mul_9s_9s_18_1_1_U8">mul_9s_9s_18_1_1, 0, 0, 0, 51, 0</column>
<column name="mul_9s_9s_18_1_1_U9">mul_9s_9s_18_1_1, 0, 0, 0, 51, 0</column>
<column name="mul_9s_9s_18_1_1_U10">mul_9s_9s_18_1_1, 0, 0, 0, 51, 0</column>
<column name="mul_9s_9s_18_1_1_U11">mul_9s_9s_18_1_1, 0, 0, 0, 51, 0</column>
<column name="mul_9s_9s_18_1_1_U12">mul_9s_9s_18_1_1, 0, 0, 0, 51, 0</column>
<column name="mul_9s_9s_18_1_1_U13">mul_9s_9s_18_1_1, 0, 0, 0, 51, 0</column>
<column name="mul_9s_9s_18_1_1_U14">mul_9s_9s_18_1_1, 0, 0, 0, 51, 0</column>
<column name="mul_9s_9s_18_1_1_U15">mul_9s_9s_18_1_1, 0, 0, 0, 51, 0</column>
<column name="mul_9s_9s_18_1_1_U16">mul_9s_9s_18_1_1, 0, 0, 0, 51, 0</column>
<column name="mul_9s_9s_18_1_1_U17">mul_9s_9s_18_1_1, 0, 0, 0, 51, 0</column>
<column name="mul_9s_9s_18_1_1_U18">mul_9s_9s_18_1_1, 0, 0, 0, 51, 0</column>
<column name="mul_9s_9s_18_1_1_U19">mul_9s_9s_18_1_1, 0, 0, 0, 51, 0</column>
<column name="mul_9s_9s_18_1_1_U20">mul_9s_9s_18_1_1, 0, 0, 0, 51, 0</column>
<column name="sitofp_32s_32_6_no_dsp_1_U2">sitofp_32s_32_6_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="sitofp_32s_32_6_no_dsp_1_U3">sitofp_32s_32_6_no_dsp_1, 0, 0, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="sub_ln16_10_fu_559_p2">-, 0, 0, 14, 9, 9</column>
<column name="sub_ln16_11_fu_573_p2">-, 0, 0, 14, 9, 9</column>
<column name="sub_ln16_12_fu_587_p2">-, 0, 0, 14, 9, 9</column>
<column name="sub_ln16_13_fu_601_p2">-, 0, 0, 14, 9, 9</column>
<column name="sub_ln16_14_fu_615_p2">-, 0, 0, 14, 9, 9</column>
<column name="sub_ln16_15_fu_629_p2">-, 0, 0, 14, 9, 9</column>
<column name="sub_ln16_1_fu_423_p2">-, 0, 0, 14, 9, 9</column>
<column name="sub_ln16_2_fu_447_p2">-, 0, 0, 14, 9, 9</column>
<column name="sub_ln16_3_fu_461_p2">-, 0, 0, 14, 9, 9</column>
<column name="sub_ln16_4_fu_475_p2">-, 0, 0, 14, 9, 9</column>
<column name="sub_ln16_5_fu_489_p2">-, 0, 0, 14, 9, 9</column>
<column name="sub_ln16_6_fu_503_p2">-, 0, 0, 14, 9, 9</column>
<column name="sub_ln16_7_fu_517_p2">-, 0, 0, 14, 9, 9</column>
<column name="sub_ln16_8_fu_531_p2">-, 0, 0, 14, 9, 9</column>
<column name="sub_ln16_9_fu_545_p2">-, 0, 0, 14, 9, 9</column>
<column name="sub_ln16_fu_399_p2">-, 0, 0, 14, 9, 9</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">494, 99, 1, 99</column>
<column name="grp_fu_364_p0">14, 3, 32, 96</column>
<column name="grp_fu_364_p1">14, 3, 32, 96</column>
<column name="grp_fu_368_p0">65, 16, 32, 512</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">98, 0, 98, 0</column>
<column name="conv12_1_reg_930">32, 0, 32, 0</column>
<column name="mul_ln16_10_reg_1010">18, 0, 18, 0</column>
<column name="mul_ln16_11_reg_1020">18, 0, 18, 0</column>
<column name="mul_ln16_12_reg_1030">18, 0, 18, 0</column>
<column name="mul_ln16_13_reg_1040">18, 0, 18, 0</column>
<column name="mul_ln16_14_reg_1050">18, 0, 18, 0</column>
<column name="mul_ln16_15_reg_1060">18, 0, 18, 0</column>
<column name="mul_ln16_1_reg_840">18, 0, 18, 0</column>
<column name="mul_ln16_2_reg_925">18, 0, 18, 0</column>
<column name="mul_ln16_3_reg_940">18, 0, 18, 0</column>
<column name="mul_ln16_4_reg_950">18, 0, 18, 0</column>
<column name="mul_ln16_5_reg_960">18, 0, 18, 0</column>
<column name="mul_ln16_6_reg_970">18, 0, 18, 0</column>
<column name="mul_ln16_7_reg_980">18, 0, 18, 0</column>
<column name="mul_ln16_8_reg_990">18, 0, 18, 0</column>
<column name="mul_ln16_9_reg_1000">18, 0, 18, 0</column>
<column name="mul_ln16_reg_835">18, 0, 18, 0</column>
<column name="reg_379">32, 0, 32, 0</column>
<column name="reg_385">32, 0, 32, 0</column>
<column name="sub_ln16_10_reg_885">9, 0, 9, 0</column>
<column name="sub_ln16_11_reg_890">9, 0, 9, 0</column>
<column name="sub_ln16_12_reg_895">9, 0, 9, 0</column>
<column name="sub_ln16_13_reg_900">9, 0, 9, 0</column>
<column name="sub_ln16_14_reg_905">9, 0, 9, 0</column>
<column name="sub_ln16_15_reg_910">9, 0, 9, 0</column>
<column name="sub_ln16_2_reg_845">9, 0, 9, 0</column>
<column name="sub_ln16_3_reg_850">9, 0, 9, 0</column>
<column name="sub_ln16_4_reg_855">9, 0, 9, 0</column>
<column name="sub_ln16_5_reg_860">9, 0, 9, 0</column>
<column name="sub_ln16_6_reg_865">9, 0, 9, 0</column>
<column name="sub_ln16_7_reg_870">9, 0, 9, 0</column>
<column name="sub_ln16_8_reg_875">9, 0, 9, 0</column>
<column name="sub_ln16_9_reg_880">9, 0, 9, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_AWADDR">in, 9, s_axi, control, pointer</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, pointer</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, pointer</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_ARADDR">in, 9, s_axi, control, pointer</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, pointer</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, pointer</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, eucHW, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, eucHW, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, eucHW, return value</column>
</table>
</item>
</section>
</profile>
