srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: The vhdl library search path for library "std" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: The vhdl library search path for library "synopsys" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: The vhdl library search path for library "ieee" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: The vhdl library search path for library "unimacro" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: The vhdl library search path for library "unisim" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: The vhdl library search path for library "vl" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: The vhdl library search path for library "xpm" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
-- Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/sig_fct_sat_dure.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'sig_fct_sat_dure' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'sig_fct_sat_dure' (VHDL-9006)
Listing tops:
VHDLTop: library:xil_defaultlib entity:sig_fct_sat_dure arch:
VHDLTop: library:xil_defaultlib entity:sig_fct_sat_dure arch:
END of tops
C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/sig_fct_sat_dure.vhd(43): INFO: executing 'sig_fct_sat_dure_default(Behavioral)' (VHDL-1067)
srcscan exits with return value 0
