# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../RSA.srcs/sources_1/new/ALU.vhd" \
"../../../../RSA.srcs/sim_1/new/ALU_testbench.vhd" \

# Do not sort compile order
nosort
