Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: CRTcontroller2018spring.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CRTcontroller2018spring.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CRTcontroller2018spring"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : CRTcontroller2018spring
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\UniversalCounter10bits.v" into library work
Parsing module <UniversalCounter10bits>.
Analyzing Verilog file "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\ClockedNegativeOneShot.v" into library work
Parsing module <ClockedNegativeOneShot>.
Analyzing Verilog file "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\vsyncModule2018spring_template.v" into library work
Parsing module <vsyncModule2018spring_template>.
Analyzing Verilog file "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\hsyncModule2018spring.v" into library work
Parsing module <hsyncModule2018spring>.
Analyzing Verilog file "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\CRTClock2018spring_template.v" into library work
Parsing module <CRTClock2018spring_template>.
Analyzing Verilog file "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\CRTcontroller2018spring.v" into library work
Parsing module <CRTcontroller2018spring>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <CRTcontroller2018spring>.

Elaborating module <hsyncModule2018spring>.

Elaborating module <ClockedNegativeOneShot>.

Elaborating module <UniversalCounter10bits>.

Elaborating module <vsyncModule2018spring_template>.
WARNING:HDLCompiler:1127 - "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\vsyncModule2018spring_template.v" Line 16: Assignment to NextLineOneShot ignored, since the identifier is never used

Elaborating module <CRTClock2018spring_template>.
WARNING:HDLCompiler:1499 - "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\CRTClock2018spring_template.v" Line 6: Empty module <CRTClock2018spring_template> remains a black box.
WARNING:Xst:2972 - "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\vsyncModule2018spring_template.v" line 16. All outputs of instance <RestartUnit> of block <ClockedNegativeOneShot> are unconnected in block <vsyncModule2018spring_template>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CRTcontroller2018spring>.
    Related source file is "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\CRTcontroller2018spring.v".
        ResolutionSize = 10
        SystemClockSize = 10
        vSynchPulse = 10'b0000000010
        vFrontPorch = 10'b0000001010
        vBackPorch = 10'b0000011101
        hSynchPulse = 10'b0001011111
        hFrontPorch = 10'b0000011001
        hBackPorch = 10'b0000101000
    Summary:
	no macro.
Unit <CRTcontroller2018spring> synthesized.

Synthesizing Unit <hsyncModule2018spring>.
    Related source file is "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\hsyncModule2018spring.v".
        xresolution = 10
INFO:Xst:3210 - "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\hsyncModule2018spring.v" line 31: Output port <TerminalCount> of the instance <XPositionCounter> is unconnected or connected to loadless signal.
    Found 10-bit adder for signal <n0037> created at line 26.
    Found 10-bit adder for signal <ActiveVideo[9]_SynchPulse[9]_add_7_OUT> created at line 26.
    Found 10-bit adder for signal <EndCount> created at line 23.
    Found 10-bit comparator equal for signal <LineEnd> created at line 22
    Found 10-bit comparator lessequal for signal <n0005> created at line 26
    Found 10-bit comparator lessequal for signal <n0008> created at line 26
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <hsyncModule2018spring> synthesized.

Synthesizing Unit <ClockedNegativeOneShot>.
    Related source file is "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\ClockedNegativeOneShot.v".
        State0 = 0
        State1 = 1
        State2 = 2
        State3 = 3
    Found 2-bit register for signal <State>.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | CLOCK (rising_edge)                            |
    | Reset              | Reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 01                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <ClockedNegativeOneShot> synthesized.

Synthesizing Unit <UniversalCounter10bits>.
    Related source file is "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\UniversalCounter10bits.v".
        length = 10
    Found 10-bit register for signal <Q>.
    Found 10-bit subtractor for signal <Q[9]_GND_4_o_sub_7_OUT> created at line 25.
    Found 10-bit adder for signal <Q[9]_GND_4_o_add_3_OUT> created at line 22.
    Found 1-bit 4-to-1 multiplexer for signal <TerminalCount> created at line 19.
    Found 10-bit comparator lessequal for signal <n0001> created at line 21
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <UniversalCounter10bits> synthesized.

Synthesizing Unit <vsyncModule2018spring_template>.
    Related source file is "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\vsyncModule2018spring_template.v".
        yresolution = 10
WARNING:Xst:647 - Input <SynchPulse> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FrontPorch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ActiveVideo> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BackPorch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\vsyncModule2018spring_template.v" line 16: Output port <OneShot> of the instance <RestartUnit> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <vsyncModule2018spring_template> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 3
 10-bit addsub                                         : 1
# Registers                                            : 1
 10-bit register                                       : 1
# Comparators                                          : 4
 10-bit comparator equal                               : 1
 10-bit comparator lessequal                           : 3
# Multiplexers                                         : 9
 1-bit 4-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 8
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 3
 10-bit addsub                                         : 1
# Registers                                            : 10
 Flip-Flops                                            : 10
# Comparators                                          : 4
 10-bit comparator equal                               : 1
 10-bit comparator lessequal                           : 3
# Multiplexers                                         : 9
 1-bit 4-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 8
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <hsyncModule/FSM_0> on signal <State[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 01    | 001
 00    | 010
 11    | 100
-------------------

Optimizing unit <CRTcontroller2018spring> ...

Optimizing unit <hsyncModule2018spring> ...

Optimizing unit <UniversalCounter10bits> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CRTcontroller2018spring, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 12
 Flip-Flops                                            : 12

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CRTcontroller2018spring.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 127
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 7
#      LUT3                        : 4
#      LUT4                        : 36
#      LUT5                        : 15
#      LUT6                        : 39
#      MUXCY                       : 17
#      MUXF7                       : 4
#      VCC                         : 1
# FlipFlops/Latches                : 12
#      FDCE                        : 10
#      FDR                         : 1
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 42
#      IBUF                        : 31
#      OBUF                        : 11
# Others                           : 1
#      CRTClock2018spring_template : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              12  out of  126800     0%  
 Number of Slice LUTs:                  104  out of  63400     0%  
    Number used as Logic:               104  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    105
   Number with an unused Flip Flop:      93  out of    105    88%  
   Number with an unused LUT:             1  out of    105     0%  
   Number of fully used LUT-FF pairs:    11  out of    105    10%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          64
 Number of bonded IOBs:                  43  out of    210    20%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 12    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.880ns (Maximum Frequency: 257.699MHz)
   Minimum input arrival time before clock: 4.231ns
   Maximum output required time after clock: 2.790ns
   Maximum combinational path delay: 3.473ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 3.880ns (frequency: 257.699MHz)
  Total number of paths / destination ports: 4862 / 21
-------------------------------------------------------------------------
Delay:               3.880ns (Levels of Logic = 6)
  Source:            hsyncModule/XPositionCounter/Q_8 (FF)
  Destination:       hsyncModule/XPositionCounter/Q_8 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: hsyncModule/XPositionCounter/Q_8 to hsyncModule/XPositionCounter/Q_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.361   0.720  hsyncModule/XPositionCounter/Q_8 (hsyncModule/XPositionCounter/Q_8)
     LUT5:I0->O            1   0.097   0.295  hsyncModule/XPositionCounter/Q[9]_BeginCount[9]_equal_6_o<9>_SW0 (N4)
     LUT6:I5->O           21   0.097   0.602  hsyncModule/XPositionCounter/Q[9]_BeginCount[9]_equal_6_o<9> (hsyncModule/XPositionCounter/Q[9]_BeginCount[9]_equal_6_o)
     LUT6:I3->O            5   0.097   0.575  hsyncModule/XPositionCounter/Mmux_NextQ_A71 (hsyncModule/XPositionCounter/Mmux_NextQ_rs_A<6>)
     LUT6:I2->O            1   0.097   0.000  hsyncModule/XPositionCounter/Mmux_NextQ_rs_xor<8>11_SW0_SW0_SW2_F (N40)
     MUXF7:I0->O           1   0.277   0.556  hsyncModule/XPositionCounter/Mmux_NextQ_rs_xor<8>11_SW0_SW0_SW2 (N33)
     LUT6:I2->O            1   0.097   0.000  hsyncModule/XPositionCounter/Mmux_NextQ_rs_xor<8>11 (hsyncModule/XPositionCounter/NextQ<8>)
     FDCE:D                    0.008          hsyncModule/XPositionCounter/Q_8
    ----------------------------------------
    Total                      3.880ns (1.131ns logic, 2.750ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 7178 / 34
-------------------------------------------------------------------------
Offset:              4.231ns (Levels of Logic = 8)
  Source:            Xresolution<7> (PAD)
  Destination:       hsyncModule/XPositionCounter/Q_8 (FF)
  Destination Clock: clock rising

  Data Path: Xresolution<7> to hsyncModule/XPositionCounter/Q_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.001   0.598  Xresolution_7_IBUF (Xresolution_7_IBUF)
     LUT4:I0->O            4   0.097   0.570  hsyncModule/Madd_EndCount_xor<8>11 (hsyncModule/EndCount<8>)
     LUT6:I2->O            3   0.097   0.521  hsyncModule/LineEnd102 (hsyncModule/LineEnd101)
     LUT5:I2->O           33   0.097   0.402  hsyncModule/LineEnd104 (hsyncModule/LineEnd)
     LUT4:I3->O            8   0.097   0.715  hsyncModule/XPositionCounter/Mmux_NextQ_rs_xor<8>11_SW0_SW1 (N20)
     LUT6:I1->O            1   0.097   0.000  hsyncModule/XPositionCounter/Mmux_NextQ_rs_xor<8>11_SW0_SW0_SW2_F (N40)
     MUXF7:I0->O           1   0.277   0.556  hsyncModule/XPositionCounter/Mmux_NextQ_rs_xor<8>11_SW0_SW0_SW2 (N33)
     LUT6:I2->O            1   0.097   0.000  hsyncModule/XPositionCounter/Mmux_NextQ_rs_xor<8>11 (hsyncModule/XPositionCounter/NextQ<8>)
     FDCE:D                    0.008          hsyncModule/XPositionCounter/Q_8
    ----------------------------------------
    Total                      4.231ns (0.868ns logic, 3.363ns route)
                                       (20.5% logic, 79.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 46 / 11
-------------------------------------------------------------------------
Offset:              2.790ns (Levels of Logic = 8)
  Source:            hsyncModule/XPositionCounter/Q_0 (FF)
  Destination:       hsync (PAD)
  Source Clock:      clock rising

  Data Path: hsyncModule/XPositionCounter/Q_0 to hsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            14   0.361   0.616  hsyncModule/XPositionCounter/Q_0 (hsyncModule/XPositionCounter/Q_0)
     LUT4:I0->O            1   0.097   0.000  hsyncModule/Mcompar_xcount[9]_ActiveVideo[9]_LessThan_9_o_lut<0> (hsyncModule/Mcompar_xcount[9]_ActiveVideo[9]_LessThan_9_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  hsyncModule/Mcompar_xcount[9]_ActiveVideo[9]_LessThan_9_o_cy<0> (hsyncModule/Mcompar_xcount[9]_ActiveVideo[9]_LessThan_9_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  hsyncModule/Mcompar_xcount[9]_ActiveVideo[9]_LessThan_9_o_cy<1> (hsyncModule/Mcompar_xcount[9]_ActiveVideo[9]_LessThan_9_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  hsyncModule/Mcompar_xcount[9]_ActiveVideo[9]_LessThan_9_o_cy<2> (hsyncModule/Mcompar_xcount[9]_ActiveVideo[9]_LessThan_9_o_cy<2>)
     MUXCY:CI->O           1   0.253   0.295  hsyncModule/Mcompar_xcount[9]_ActiveVideo[9]_LessThan_9_o_cy<3> (hsyncModule/Mcompar_xcount[9]_ActiveVideo[9]_LessThan_9_o_cy<3>)
     LUT5:I4->O            1   0.097   0.295  hsyncModule/Mcompar_xcount[9]_ActiveVideo[9]_LessThan_9_o_cy<4> (hsyncModule/xcount[9]_ActiveVideo[9]_LessThan_9_o)
     LUT6:I5->O            1   0.097   0.279  hsyncModule/hsync1 (hsync_OBUF)
     OBUF:I->O                 0.000          hsync_OBUF (hsync)
    ----------------------------------------
    Total                      2.790ns (1.304ns logic, 1.486ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 202 / 23
-------------------------------------------------------------------------
Delay:               3.473ns (Levels of Logic = 7)
  Source:            Xresolution<3> (PAD)
  Destination:       hsync (PAD)

  Data Path: Xresolution<3> to hsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   0.752  Xresolution_3_IBUF (Xresolution_3_IBUF)
     LUT5:I0->O            5   0.097   0.530  hsyncModule/Madd_n0037_xor<9>131 (hsyncModule/Madd_n0037_xor<9>13)
     LUT4:I1->O            2   0.097   0.561  hsyncModule/Madd_n0037_xor<6>11 (hsyncModule/n0037<6>)
     LUT4:I0->O            1   0.097   0.000  hsyncModule/Mcompar_ActiveVideo[9]_xcount[9]_LessThan_6_o_lut<3> (hsyncModule/Mcompar_ActiveVideo[9]_xcount[9]_LessThan_6_o_lut<3>)
     MUXCY:S->O            1   0.583   0.379  hsyncModule/Mcompar_ActiveVideo[9]_xcount[9]_LessThan_6_o_cy<3> (hsyncModule/Mcompar_ActiveVideo[9]_xcount[9]_LessThan_6_o_cy<3>)
     LUT6:I4->O            1   0.097   0.279  hsyncModule/hsync1 (hsync_OBUF)
     OBUF:I->O                 0.000          hsync_OBUF (hsync)
    ----------------------------------------
    Total                      3.473ns (0.972ns logic, 2.501ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    3.880|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.39 secs
 
--> 

Total memory usage is 448248 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    3 (   0 filtered)

