Classic Timing Analyzer report for RS_11_15_coder_decoder_refactored
Thu Apr 07 12:57:49 2016
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'in_clk'
  6. tco
  7. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                               ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------+-----------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                       ; To                                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------+-----------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 22.900 ns                        ; RS_Decoder:inst5|D_CONTROLLER:dec_controller|MR_WE_0       ; Main_RAM_wr                             ; in_clk     ; --       ; 0            ;
; Clock Setup: 'in_clk'        ; N/A   ; None          ; 3.68 MHz ( period = 271.500 ns ) ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[1] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[3] ; in_clk     ; in_clk   ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                            ;                                         ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------+-----------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPF10K50RC240-3    ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                              ;
+------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name  ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; in_clk           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; DS_start_impulse ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'in_clk'                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                       ; To                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 3.68 MHz ( period = 271.500 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[1] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 269.200 ns              ;
; N/A                                     ; 3.69 MHz ( period = 270.700 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[2] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 268.400 ns              ;
; N/A                                     ; 3.70 MHz ( period = 270.200 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[0] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 267.900 ns              ;
; N/A                                     ; 3.70 MHz ( period = 270.100 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[1] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 267.800 ns              ;
; N/A                                     ; 3.70 MHz ( period = 270.100 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[1] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 267.800 ns              ;
; N/A                                     ; 3.70 MHz ( period = 270.100 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[2] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 267.800 ns              ;
; N/A                                     ; 3.70 MHz ( period = 270.100 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[3] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 267.800 ns              ;
; N/A                                     ; 3.70 MHz ( period = 270.000 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[1] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 267.700 ns              ;
; N/A                                     ; 3.70 MHz ( period = 270.000 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[1] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 267.700 ns              ;
; N/A                                     ; 3.71 MHz ( period = 269.600 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[0] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 267.300 ns              ;
; N/A                                     ; 3.71 MHz ( period = 269.300 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[2] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 267.000 ns              ;
; N/A                                     ; 3.71 MHz ( period = 269.200 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[2] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 266.900 ns              ;
; N/A                                     ; 3.71 MHz ( period = 269.200 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[2] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 266.900 ns              ;
; N/A                                     ; 3.72 MHz ( period = 268.900 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[3] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 266.600 ns              ;
; N/A                                     ; 3.72 MHz ( period = 268.800 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[0] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 266.500 ns              ;
; N/A                                     ; 3.72 MHz ( period = 268.700 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[0] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 266.400 ns              ;
; N/A                                     ; 3.72 MHz ( period = 268.700 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[0] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 266.400 ns              ;
; N/A                                     ; 3.72 MHz ( period = 268.700 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[1] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 266.400 ns              ;
; N/A                                     ; 3.72 MHz ( period = 268.700 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[2] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 266.400 ns              ;
; N/A                                     ; 3.72 MHz ( period = 268.700 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[3] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 266.400 ns              ;
; N/A                                     ; 3.72 MHz ( period = 268.600 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[1] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 266.300 ns              ;
; N/A                                     ; 3.72 MHz ( period = 268.600 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[2] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 266.300 ns              ;
; N/A                                     ; 3.72 MHz ( period = 268.600 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[3] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 266.300 ns              ;
; N/A                                     ; 3.72 MHz ( period = 268.600 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[1] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 266.300 ns              ;
; N/A                                     ; 3.72 MHz ( period = 268.600 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[2] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 266.300 ns              ;
; N/A                                     ; 3.72 MHz ( period = 268.600 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[3] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 266.300 ns              ;
; N/A                                     ; 3.73 MHz ( period = 268.200 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[0] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 265.900 ns              ;
; N/A                                     ; 3.73 MHz ( period = 268.100 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[0] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 265.800 ns              ;
; N/A                                     ; 3.73 MHz ( period = 268.100 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[0] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 265.800 ns              ;
; N/A                                     ; 3.74 MHz ( period = 267.500 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[3] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 265.200 ns              ;
; N/A                                     ; 3.74 MHz ( period = 267.400 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[3] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 265.100 ns              ;
; N/A                                     ; 3.74 MHz ( period = 267.400 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[3] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 265.100 ns              ;
; N/A                                     ; 3.99 MHz ( period = 250.400 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[1] ; RS_Decoder:inst5|RS_Locator:rsloc|e1L[0] ; in_clk     ; in_clk   ; None                        ; None                      ; 248.100 ns              ;
; N/A                                     ; 4.00 MHz ( period = 250.100 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[1] ; RS_Decoder:inst5|RS_Locator:rsloc|e1L[2] ; in_clk     ; in_clk   ; None                        ; None                      ; 247.800 ns              ;
; N/A                                     ; 4.00 MHz ( period = 250.100 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[1] ; RS_Decoder:inst5|RS_Locator:rsloc|e1L[3] ; in_clk     ; in_clk   ; None                        ; None                      ; 247.800 ns              ;
; N/A                                     ; 4.00 MHz ( period = 250.000 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[1] ; RS_Decoder:inst5|RS_Locator:rsloc|e1L[1] ; in_clk     ; in_clk   ; None                        ; None                      ; 247.700 ns              ;
; N/A                                     ; 4.01 MHz ( period = 249.600 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[2] ; RS_Decoder:inst5|RS_Locator:rsloc|e1L[0] ; in_clk     ; in_clk   ; None                        ; None                      ; 247.300 ns              ;
; N/A                                     ; 4.01 MHz ( period = 249.300 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[2] ; RS_Decoder:inst5|RS_Locator:rsloc|e1L[2] ; in_clk     ; in_clk   ; None                        ; None                      ; 247.000 ns              ;
; N/A                                     ; 4.01 MHz ( period = 249.300 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[2] ; RS_Decoder:inst5|RS_Locator:rsloc|e1L[3] ; in_clk     ; in_clk   ; None                        ; None                      ; 247.000 ns              ;
; N/A                                     ; 4.01 MHz ( period = 249.200 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[2] ; RS_Decoder:inst5|RS_Locator:rsloc|e1L[1] ; in_clk     ; in_clk   ; None                        ; None                      ; 246.900 ns              ;
; N/A                                     ; 4.01 MHz ( period = 249.100 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[0] ; RS_Decoder:inst5|RS_Locator:rsloc|e1L[0] ; in_clk     ; in_clk   ; None                        ; None                      ; 246.800 ns              ;
; N/A                                     ; 4.02 MHz ( period = 249.000 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[1] ; RS_Decoder:inst5|RS_Locator:rsloc|e1L[0] ; in_clk     ; in_clk   ; None                        ; None                      ; 246.700 ns              ;
; N/A                                     ; 4.02 MHz ( period = 249.000 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[2] ; RS_Decoder:inst5|RS_Locator:rsloc|e1L[0] ; in_clk     ; in_clk   ; None                        ; None                      ; 246.700 ns              ;
; N/A                                     ; 4.02 MHz ( period = 249.000 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[3] ; RS_Decoder:inst5|RS_Locator:rsloc|e1L[0] ; in_clk     ; in_clk   ; None                        ; None                      ; 246.700 ns              ;
; N/A                                     ; 4.02 MHz ( period = 248.800 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[0] ; RS_Decoder:inst5|RS_Locator:rsloc|e1L[2] ; in_clk     ; in_clk   ; None                        ; None                      ; 246.500 ns              ;
; N/A                                     ; 4.02 MHz ( period = 248.800 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[0] ; RS_Decoder:inst5|RS_Locator:rsloc|e1L[3] ; in_clk     ; in_clk   ; None                        ; None                      ; 246.500 ns              ;
; N/A                                     ; 4.02 MHz ( period = 248.700 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[0] ; RS_Decoder:inst5|RS_Locator:rsloc|e1L[1] ; in_clk     ; in_clk   ; None                        ; None                      ; 246.400 ns              ;
; N/A                                     ; 4.02 MHz ( period = 248.700 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[1] ; RS_Decoder:inst5|RS_Locator:rsloc|e1L[2] ; in_clk     ; in_clk   ; None                        ; None                      ; 246.400 ns              ;
; N/A                                     ; 4.02 MHz ( period = 248.700 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[2] ; RS_Decoder:inst5|RS_Locator:rsloc|e1L[2] ; in_clk     ; in_clk   ; None                        ; None                      ; 246.400 ns              ;
; N/A                                     ; 4.02 MHz ( period = 248.700 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[3] ; RS_Decoder:inst5|RS_Locator:rsloc|e1L[2] ; in_clk     ; in_clk   ; None                        ; None                      ; 246.400 ns              ;
; N/A                                     ; 4.02 MHz ( period = 248.700 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[1] ; RS_Decoder:inst5|RS_Locator:rsloc|e1L[3] ; in_clk     ; in_clk   ; None                        ; None                      ; 246.400 ns              ;
; N/A                                     ; 4.02 MHz ( period = 248.700 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[2] ; RS_Decoder:inst5|RS_Locator:rsloc|e1L[3] ; in_clk     ; in_clk   ; None                        ; None                      ; 246.400 ns              ;
; N/A                                     ; 4.02 MHz ( period = 248.700 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[3] ; RS_Decoder:inst5|RS_Locator:rsloc|e1L[3] ; in_clk     ; in_clk   ; None                        ; None                      ; 246.400 ns              ;
; N/A                                     ; 4.02 MHz ( period = 248.600 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[1] ; RS_Decoder:inst5|RS_Locator:rsloc|e1L[1] ; in_clk     ; in_clk   ; None                        ; None                      ; 246.300 ns              ;
; N/A                                     ; 4.02 MHz ( period = 248.600 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[2] ; RS_Decoder:inst5|RS_Locator:rsloc|e1L[1] ; in_clk     ; in_clk   ; None                        ; None                      ; 246.300 ns              ;
; N/A                                     ; 4.02 MHz ( period = 248.600 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[3] ; RS_Decoder:inst5|RS_Locator:rsloc|e1L[1] ; in_clk     ; in_clk   ; None                        ; None                      ; 246.300 ns              ;
; N/A                                     ; 4.02 MHz ( period = 248.500 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[0] ; RS_Decoder:inst5|RS_Locator:rsloc|e1L[0] ; in_clk     ; in_clk   ; None                        ; None                      ; 246.200 ns              ;
; N/A                                     ; 4.03 MHz ( period = 248.200 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[0] ; RS_Decoder:inst5|RS_Locator:rsloc|e1L[2] ; in_clk     ; in_clk   ; None                        ; None                      ; 245.900 ns              ;
; N/A                                     ; 4.03 MHz ( period = 248.200 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[0] ; RS_Decoder:inst5|RS_Locator:rsloc|e1L[3] ; in_clk     ; in_clk   ; None                        ; None                      ; 245.900 ns              ;
; N/A                                     ; 4.03 MHz ( period = 248.100 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[0] ; RS_Decoder:inst5|RS_Locator:rsloc|e1L[1] ; in_clk     ; in_clk   ; None                        ; None                      ; 245.800 ns              ;
; N/A                                     ; 4.04 MHz ( period = 247.800 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[3] ; RS_Decoder:inst5|RS_Locator:rsloc|e1L[0] ; in_clk     ; in_clk   ; None                        ; None                      ; 245.500 ns              ;
; N/A                                     ; 4.04 MHz ( period = 247.500 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[3] ; RS_Decoder:inst5|RS_Locator:rsloc|e1L[2] ; in_clk     ; in_clk   ; None                        ; None                      ; 245.200 ns              ;
; N/A                                     ; 4.04 MHz ( period = 247.500 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[3] ; RS_Decoder:inst5|RS_Locator:rsloc|e1L[3] ; in_clk     ; in_clk   ; None                        ; None                      ; 245.200 ns              ;
; N/A                                     ; 4.04 MHz ( period = 247.400 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[3] ; RS_Decoder:inst5|RS_Locator:rsloc|e1L[1] ; in_clk     ; in_clk   ; None                        ; None                      ; 245.100 ns              ;
; N/A                                     ; 4.27 MHz ( period = 234.100 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[1] ; RS_Decoder:inst5|RS_Locator:rsloc|u1[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 231.800 ns              ;
; N/A                                     ; 4.28 MHz ( period = 233.400 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[1] ; RS_Decoder:inst5|RS_Locator:rsloc|u1[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 231.100 ns              ;
; N/A                                     ; 4.29 MHz ( period = 233.300 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[2] ; RS_Decoder:inst5|RS_Locator:rsloc|u1[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 231.000 ns              ;
; N/A                                     ; 4.30 MHz ( period = 232.800 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[0] ; RS_Decoder:inst5|RS_Locator:rsloc|u1[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 230.500 ns              ;
; N/A                                     ; 4.30 MHz ( period = 232.700 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[1] ; RS_Decoder:inst5|RS_Locator:rsloc|u1[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 230.400 ns              ;
; N/A                                     ; 4.30 MHz ( period = 232.700 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[2] ; RS_Decoder:inst5|RS_Locator:rsloc|u1[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 230.400 ns              ;
; N/A                                     ; 4.30 MHz ( period = 232.700 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[3] ; RS_Decoder:inst5|RS_Locator:rsloc|u1[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 230.400 ns              ;
; N/A                                     ; 4.30 MHz ( period = 232.600 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[2] ; RS_Decoder:inst5|RS_Locator:rsloc|u1[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 230.300 ns              ;
; N/A                                     ; 4.31 MHz ( period = 232.200 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[0] ; RS_Decoder:inst5|RS_Locator:rsloc|u1[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 229.900 ns              ;
; N/A                                     ; 4.31 MHz ( period = 232.100 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[0] ; RS_Decoder:inst5|RS_Locator:rsloc|u1[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 229.800 ns              ;
; N/A                                     ; 4.31 MHz ( period = 232.000 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[1] ; RS_Decoder:inst5|RS_Locator:rsloc|u1[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 229.700 ns              ;
; N/A                                     ; 4.31 MHz ( period = 232.000 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[1] ; RS_Decoder:inst5|RS_Locator:rsloc|u1[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 229.700 ns              ;
; N/A                                     ; 4.31 MHz ( period = 232.000 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[2] ; RS_Decoder:inst5|RS_Locator:rsloc|u1[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 229.700 ns              ;
; N/A                                     ; 4.31 MHz ( period = 232.000 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[3] ; RS_Decoder:inst5|RS_Locator:rsloc|u1[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 229.700 ns              ;
; N/A                                     ; 4.32 MHz ( period = 231.500 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[3] ; RS_Decoder:inst5|RS_Locator:rsloc|u1[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 229.200 ns              ;
; N/A                                     ; 4.32 MHz ( period = 231.500 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[0] ; RS_Decoder:inst5|RS_Locator:rsloc|u1[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 229.200 ns              ;
; N/A                                     ; 4.33 MHz ( period = 231.200 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[2] ; RS_Decoder:inst5|RS_Locator:rsloc|u1[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 228.900 ns              ;
; N/A                                     ; 4.33 MHz ( period = 230.800 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[3] ; RS_Decoder:inst5|RS_Locator:rsloc|u1[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 228.500 ns              ;
; N/A                                     ; 4.33 MHz ( period = 230.700 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[0] ; RS_Decoder:inst5|RS_Locator:rsloc|u1[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 228.400 ns              ;
; N/A                                     ; 4.34 MHz ( period = 230.600 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[1] ; RS_Decoder:inst5|RS_Locator:rsloc|u1[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 228.300 ns              ;
; N/A                                     ; 4.34 MHz ( period = 230.600 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[2] ; RS_Decoder:inst5|RS_Locator:rsloc|u1[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 228.300 ns              ;
; N/A                                     ; 4.34 MHz ( period = 230.600 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[3] ; RS_Decoder:inst5|RS_Locator:rsloc|u1[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 228.300 ns              ;
; N/A                                     ; 4.35 MHz ( period = 230.100 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[0] ; RS_Decoder:inst5|RS_Locator:rsloc|u1[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 227.800 ns              ;
; N/A                                     ; 4.36 MHz ( period = 229.400 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[1] ; RS_Decoder:inst5|RS_Locator:rsloc|u1[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 227.100 ns              ;
; N/A                                     ; 4.36 MHz ( period = 229.400 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[3] ; RS_Decoder:inst5|RS_Locator:rsloc|u1[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 227.100 ns              ;
; N/A                                     ; 4.37 MHz ( period = 228.600 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[2] ; RS_Decoder:inst5|RS_Locator:rsloc|u1[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 226.300 ns              ;
; N/A                                     ; 4.38 MHz ( period = 228.100 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[0] ; RS_Decoder:inst5|RS_Locator:rsloc|u1[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 225.800 ns              ;
; N/A                                     ; 4.39 MHz ( period = 228.000 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[1] ; RS_Decoder:inst5|RS_Locator:rsloc|u1[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 225.700 ns              ;
; N/A                                     ; 4.39 MHz ( period = 228.000 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[2] ; RS_Decoder:inst5|RS_Locator:rsloc|u1[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 225.700 ns              ;
; N/A                                     ; 4.39 MHz ( period = 228.000 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[3] ; RS_Decoder:inst5|RS_Locator:rsloc|u1[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 225.700 ns              ;
; N/A                                     ; 4.40 MHz ( period = 227.500 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[0] ; RS_Decoder:inst5|RS_Locator:rsloc|u1[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 225.200 ns              ;
; N/A                                     ; 4.41 MHz ( period = 226.800 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[3] ; RS_Decoder:inst5|RS_Locator:rsloc|u1[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 224.500 ns              ;
; N/A                                     ; 7.78 MHz ( period = 128.500 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out2[0] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 126.200 ns              ;
; N/A                                     ; 7.81 MHz ( period = 128.100 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out2[3] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 125.800 ns              ;
; N/A                                     ; 7.84 MHz ( period = 127.500 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out2[1] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 125.200 ns              ;
; N/A                                     ; 7.85 MHz ( period = 127.400 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out2[2] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 125.100 ns              ;
; N/A                                     ; 7.87 MHz ( period = 127.000 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out2[0] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 124.700 ns              ;
; N/A                                     ; 7.89 MHz ( period = 126.700 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out2[0] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 124.400 ns              ;
; N/A                                     ; 7.90 MHz ( period = 126.600 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out2[3] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 124.300 ns              ;
; N/A                                     ; 7.91 MHz ( period = 126.500 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out2[0] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 124.200 ns              ;
; N/A                                     ; 7.91 MHz ( period = 126.500 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out2[0] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 124.200 ns              ;
; N/A                                     ; 7.91 MHz ( period = 126.500 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out2[0] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 124.200 ns              ;
; N/A                                     ; 7.91 MHz ( period = 126.400 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out2[0] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 124.100 ns              ;
; N/A                                     ; 7.92 MHz ( period = 126.300 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out2[0] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 124.000 ns              ;
; N/A                                     ; 7.92 MHz ( period = 126.300 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out2[3] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 124.000 ns              ;
; N/A                                     ; 7.93 MHz ( period = 126.100 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out2[3] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 123.800 ns              ;
; N/A                                     ; 7.93 MHz ( period = 126.100 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out2[3] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 123.800 ns              ;
; N/A                                     ; 7.93 MHz ( period = 126.100 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out2[3] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 123.800 ns              ;
; N/A                                     ; 7.94 MHz ( period = 126.000 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out2[3] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 123.700 ns              ;
; N/A                                     ; 7.94 MHz ( period = 126.000 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out2[1] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 123.700 ns              ;
; N/A                                     ; 7.94 MHz ( period = 125.900 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out2[3] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 123.600 ns              ;
; N/A                                     ; 7.94 MHz ( period = 125.900 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out2[2] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 123.600 ns              ;
; N/A                                     ; 7.96 MHz ( period = 125.700 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out2[1] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 123.400 ns              ;
; N/A                                     ; 7.96 MHz ( period = 125.600 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out2[2] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 123.300 ns              ;
; N/A                                     ; 7.97 MHz ( period = 125.500 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out2[1] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 123.200 ns              ;
; N/A                                     ; 7.97 MHz ( period = 125.500 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out2[1] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 123.200 ns              ;
; N/A                                     ; 7.97 MHz ( period = 125.500 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out2[1] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 123.200 ns              ;
; N/A                                     ; 7.97 MHz ( period = 125.400 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out2[2] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 123.100 ns              ;
; N/A                                     ; 7.97 MHz ( period = 125.400 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out2[2] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 123.100 ns              ;
; N/A                                     ; 7.97 MHz ( period = 125.400 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out2[2] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 123.100 ns              ;
; N/A                                     ; 7.97 MHz ( period = 125.400 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out2[1] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 123.100 ns              ;
; N/A                                     ; 7.98 MHz ( period = 125.300 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out2[1] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 123.000 ns              ;
; N/A                                     ; 7.98 MHz ( period = 125.300 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out2[2] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 123.000 ns              ;
; N/A                                     ; 7.99 MHz ( period = 125.200 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out2[2] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 122.900 ns              ;
; N/A                                     ; 8.00 MHz ( period = 125.000 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[3] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 122.700 ns              ;
; N/A                                     ; 8.02 MHz ( period = 124.700 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[1] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 122.400 ns              ;
; N/A                                     ; 8.05 MHz ( period = 124.300 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[0] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 122.000 ns              ;
; N/A                                     ; 8.05 MHz ( period = 124.200 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[2] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 121.900 ns              ;
; N/A                                     ; 8.10 MHz ( period = 123.500 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[3] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 121.200 ns              ;
; N/A                                     ; 8.12 MHz ( period = 123.200 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[1] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 120.900 ns              ;
; N/A                                     ; 8.12 MHz ( period = 123.200 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[3] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 120.900 ns              ;
; N/A                                     ; 8.13 MHz ( period = 123.000 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[3] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 120.700 ns              ;
; N/A                                     ; 8.13 MHz ( period = 123.000 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[3] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 120.700 ns              ;
; N/A                                     ; 8.13 MHz ( period = 123.000 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[3] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 120.700 ns              ;
; N/A                                     ; 8.13 MHz ( period = 123.000 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[1] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 120.700 ns              ;
; N/A                                     ; 8.14 MHz ( period = 122.900 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[3] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 120.600 ns              ;
; N/A                                     ; 8.14 MHz ( period = 122.900 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[1] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 120.600 ns              ;
; N/A                                     ; 8.14 MHz ( period = 122.800 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[3] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 120.500 ns              ;
; N/A                                     ; 8.14 MHz ( period = 122.800 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[0] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 120.500 ns              ;
; N/A                                     ; 8.15 MHz ( period = 122.700 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[1] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 120.400 ns              ;
; N/A                                     ; 8.15 MHz ( period = 122.700 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[1] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 120.400 ns              ;
; N/A                                     ; 8.15 MHz ( period = 122.700 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[1] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 120.400 ns              ;
; N/A                                     ; 8.15 MHz ( period = 122.700 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[2] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 120.400 ns              ;
; N/A                                     ; 8.16 MHz ( period = 122.600 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[1] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 120.300 ns              ;
; N/A                                     ; 8.16 MHz ( period = 122.500 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[1] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 120.200 ns              ;
; N/A                                     ; 8.16 MHz ( period = 122.500 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[0] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 120.200 ns              ;
; N/A                                     ; 8.16 MHz ( period = 122.500 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[2] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 120.200 ns              ;
; N/A                                     ; 8.17 MHz ( period = 122.400 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[2] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 120.100 ns              ;
; N/A                                     ; 8.18 MHz ( period = 122.300 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[0] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 120.000 ns              ;
; N/A                                     ; 8.18 MHz ( period = 122.300 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[0] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 120.000 ns              ;
; N/A                                     ; 8.18 MHz ( period = 122.300 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[0] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 120.000 ns              ;
; N/A                                     ; 8.18 MHz ( period = 122.200 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[2] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 119.900 ns              ;
; N/A                                     ; 8.18 MHz ( period = 122.200 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[2] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 119.900 ns              ;
; N/A                                     ; 8.18 MHz ( period = 122.200 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[2] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 119.900 ns              ;
; N/A                                     ; 8.18 MHz ( period = 122.200 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[0] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 119.900 ns              ;
; N/A                                     ; 8.19 MHz ( period = 122.100 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[0] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 119.800 ns              ;
; N/A                                     ; 8.19 MHz ( period = 122.100 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[2] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 119.800 ns              ;
; N/A                                     ; 8.20 MHz ( period = 122.000 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[2] ; RS_Decoder:inst5|RS_Locator:rsloc|v1[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 119.700 ns              ;
; N/A                                     ; 8.22 MHz ( period = 121.700 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[0] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 119.400 ns              ;
; N/A                                     ; 8.23 MHz ( period = 121.500 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[1] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 119.200 ns              ;
; N/A                                     ; 8.25 MHz ( period = 121.200 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[1] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 118.900 ns              ;
; N/A                                     ; 8.26 MHz ( period = 121.000 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[2] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 118.700 ns              ;
; N/A                                     ; 8.27 MHz ( period = 120.900 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[1] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 118.600 ns              ;
; N/A                                     ; 8.29 MHz ( period = 120.700 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[2] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 118.400 ns              ;
; N/A                                     ; 8.29 MHz ( period = 120.700 ns )                    ; RS_Decoder:inst5|RS_Locator:rsloc|state[2]                 ; RS_Decoder:inst5|RS_Locator:rsloc|v2[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 118.400 ns              ;
; N/A                                     ; 8.29 MHz ( period = 120.600 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[1] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 118.300 ns              ;
; N/A                                     ; 8.31 MHz ( period = 120.400 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[2] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 118.100 ns              ;
; N/A                                     ; 8.31 MHz ( period = 120.300 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[2] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 118.000 ns              ;
; N/A                                     ; 8.32 MHz ( period = 120.200 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[0] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 117.900 ns              ;
; N/A                                     ; 8.34 MHz ( period = 119.900 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[0] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 117.600 ns              ;
; N/A                                     ; 8.36 MHz ( period = 119.600 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[0] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 117.300 ns              ;
; N/A                                     ; 8.36 MHz ( period = 119.600 ns )                    ; RS_Decoder:inst5|RS_Locator:rsloc|state[5]                 ; RS_Decoder:inst5|RS_Locator:rsloc|v2[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 117.300 ns              ;
; N/A                                     ; 8.36 MHz ( period = 119.600 ns )                    ; RS_Decoder:inst5|RS_Locator:rsloc|state[6]                 ; RS_Decoder:inst5|RS_Locator:rsloc|v2[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 117.300 ns              ;
; N/A                                     ; 8.39 MHz ( period = 119.200 ns )                    ; RS_Decoder:inst5|RS_Locator:rsloc|state[2]                 ; RS_Decoder:inst5|RS_Locator:rsloc|v2[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 116.900 ns              ;
; N/A                                     ; 8.40 MHz ( period = 119.100 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[1] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 116.800 ns              ;
; N/A                                     ; 8.40 MHz ( period = 119.100 ns )                    ; RS_Decoder:inst5|RS_Locator:rsloc|state[7]                 ; RS_Decoder:inst5|RS_Locator:rsloc|v2[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 116.800 ns              ;
; N/A                                     ; 8.41 MHz ( period = 118.900 ns )                    ; RS_Decoder:inst5|RS_Locator:rsloc|state[2]                 ; RS_Decoder:inst5|RS_Locator:rsloc|v2[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 116.600 ns              ;
; N/A                                     ; 8.41 MHz ( period = 118.900 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[0] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 116.600 ns              ;
; N/A                                     ; 8.42 MHz ( period = 118.800 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[2] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 116.500 ns              ;
; N/A                                     ; 8.42 MHz ( period = 118.800 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[1] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 116.500 ns              ;
; N/A                                     ; 8.42 MHz ( period = 118.700 ns )                    ; RS_Decoder:inst5|RS_Locator:rsloc|state[2]                 ; RS_Decoder:inst5|RS_Locator:rsloc|v1[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 116.400 ns              ;
; N/A                                     ; 8.42 MHz ( period = 118.700 ns )                    ; RS_Decoder:inst5|RS_Locator:rsloc|state[2]                 ; RS_Decoder:inst5|RS_Locator:rsloc|v1[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 116.400 ns              ;
; N/A                                     ; 8.42 MHz ( period = 118.700 ns )                    ; RS_Decoder:inst5|RS_Locator:rsloc|state[2]                 ; RS_Decoder:inst5|RS_Locator:rsloc|v1[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 116.400 ns              ;
; N/A                                     ; 8.43 MHz ( period = 118.600 ns )                    ; RS_Decoder:inst5|RS_Locator:rsloc|state[2]                 ; RS_Decoder:inst5|RS_Locator:rsloc|v2[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 116.300 ns              ;
; N/A                                     ; 8.44 MHz ( period = 118.500 ns )                    ; RS_Decoder:inst5|RS_Locator:rsloc|state[2]                 ; RS_Decoder:inst5|RS_Locator:rsloc|v1[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 116.200 ns              ;
; N/A                                     ; 8.44 MHz ( period = 118.500 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[1] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 116.200 ns              ;
; N/A                                     ; 8.44 MHz ( period = 118.500 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[2] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 116.200 ns              ;
; N/A                                     ; 8.46 MHz ( period = 118.200 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[2] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[0]  ; in_clk     ; in_clk   ; None                        ; None                      ; 115.900 ns              ;
; N/A                                     ; 8.46 MHz ( period = 118.200 ns )                    ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[3] ; RS_Decoder:inst5|RS_Locator:rsloc|v2[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 115.900 ns              ;
; N/A                                     ; 8.47 MHz ( period = 118.100 ns )                    ; RS_Decoder:inst5|RS_Locator:rsloc|state[5]                 ; RS_Decoder:inst5|RS_Locator:rsloc|v2[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 115.800 ns              ;
; N/A                                     ; 8.47 MHz ( period = 118.100 ns )                    ; RS_Decoder:inst5|RS_Locator:rsloc|state[6]                 ; RS_Decoder:inst5|RS_Locator:rsloc|v2[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 115.800 ns              ;
; N/A                                     ; 8.49 MHz ( period = 117.800 ns )                    ; RS_Decoder:inst5|RS_Locator:rsloc|state[5]                 ; RS_Decoder:inst5|RS_Locator:rsloc|v2[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 115.500 ns              ;
; N/A                                     ; 8.49 MHz ( period = 117.800 ns )                    ; RS_Decoder:inst5|RS_Locator:rsloc|state[6]                 ; RS_Decoder:inst5|RS_Locator:rsloc|v2[2]  ; in_clk     ; in_clk   ; None                        ; None                      ; 115.500 ns              ;
; N/A                                     ; 8.50 MHz ( period = 117.600 ns )                    ; RS_Decoder:inst5|RS_Locator:rsloc|state[6]                 ; RS_Decoder:inst5|RS_Locator:rsloc|v1[1]  ; in_clk     ; in_clk   ; None                        ; None                      ; 115.300 ns              ;
; N/A                                     ; 8.50 MHz ( period = 117.600 ns )                    ; RS_Decoder:inst5|RS_Locator:rsloc|state[5]                 ; RS_Decoder:inst5|RS_Locator:rsloc|v1[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 115.300 ns              ;
; N/A                                     ; 8.50 MHz ( period = 117.600 ns )                    ; RS_Decoder:inst5|RS_Locator:rsloc|state[6]                 ; RS_Decoder:inst5|RS_Locator:rsloc|v1[3]  ; in_clk     ; in_clk   ; None                        ; None                      ; 115.300 ns              ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                            ;                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                        ;
+-------+--------------+------------+-----------------------------------------------------------------+-------------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                            ; To                      ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------+-------------------------+------------+
; N/A   ; None         ; 22.900 ns  ; RS_Decoder:inst5|D_CONTROLLER:dec_controller|MR_WE_0            ; Main_RAM_wr             ; in_clk     ;
; N/A   ; None         ; 19.800 ns  ; RS_Encoder:inst3|CONTROLLER:controller|CTRL                     ; RS_encoder_data2        ; in_clk     ;
; N/A   ; None         ; 18.900 ns  ; RS_Encoder:inst3|CONTROLLER:controller|CTRL                     ; RS_encoder_data3        ; in_clk     ;
; N/A   ; None         ; 18.300 ns  ; RS_Decoder:inst5|D_CONTROLLER:dec_controller|reset_device       ; Main_RAM_wr             ; in_clk     ;
; N/A   ; None         ; 18.200 ns  ; RS_Decoder:inst5|D_CONTROLLER:dec_controller|device_in_work     ; Main_RAM_wr             ; in_clk     ;
; N/A   ; None         ; 18.100 ns  ; RS_Encoder:inst3|CONTROLLER:controller|CTRL                     ; RS_encoder_data0        ; in_clk     ;
; N/A   ; None         ; 18.100 ns  ; Data_Source:inst|reset_device                                   ; Data_source_end_of_work ; in_clk     ;
; N/A   ; None         ; 17.600 ns  ; RS_Encoder:inst3|CONTROLLER:controller|CTRL                     ; RS_encoder_data1        ; in_clk     ;
; N/A   ; None         ; 17.500 ns  ; Data_Source:inst|Data_out[2]                                    ; RS_encoder_data2        ; in_clk     ;
; N/A   ; None         ; 17.200 ns  ; RS_Decoder:inst5|D_CONTROLLER:dec_controller|reset_device       ; Decoder_end_of_work     ; in_clk     ;
; N/A   ; None         ; 16.800 ns  ; RS_Encoder:inst3|FOUR_BIT_REGISTER:four_bit_reg_4|DATA_OUT2     ; RS_encoder_data2        ; in_clk     ;
; N/A   ; None         ; 16.600 ns  ; RS_Decoder:inst5|D_CONTROLLER:dec_controller|device_in_work     ; Decoder_end_of_work     ; in_clk     ;
; N/A   ; None         ; 16.400 ns  ; RS_Decoder:inst5|D_CONTROLLER:dec_controller|MR_WE_1            ; Main_RAM_wr             ; in_clk     ;
; N/A   ; None         ; 15.700 ns  ; Data_Source:inst|Data_out[3]                                    ; RS_encoder_data3        ; in_clk     ;
; N/A   ; None         ; 15.700 ns  ; RS_Encoder:inst3|FOUR_BIT_REGISTER:four_bit_reg_4|DATA_OUT3     ; RS_encoder_data3        ; in_clk     ;
; N/A   ; None         ; 15.700 ns  ; Data_Source:inst|device_in_work                                 ; Data_source_end_of_work ; in_clk     ;
; N/A   ; None         ; 15.000 ns  ; Data_Source:inst|Data_out[0]                                    ; RS_encoder_data0        ; in_clk     ;
; N/A   ; None         ; 14.900 ns  ; RS_Encoder:inst3|FOUR_BIT_REGISTER:four_bit_reg_4|DATA_OUT0     ; RS_encoder_data0        ; in_clk     ;
; N/A   ; None         ; 14.500 ns  ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[2]      ; syndrome_3_2            ; in_clk     ;
; N/A   ; None         ; 14.400 ns  ; Err_Module:inst11|start_imp                                     ; RS_Decoder_start        ; in_clk     ;
; N/A   ; None         ; 14.300 ns  ; RS_Decoder:inst5|D_CONTROLLER:dec_controller|GMXE               ; galua_XOR_ena           ; in_clk     ;
; N/A   ; None         ; 14.100 ns  ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[1]      ; syndrome_3_1            ; in_clk     ;
; N/A   ; None         ; 13.900 ns  ; RS_Encoder:inst3|CONTROLLER:controller|reset_device             ; RS_Encoder_end_work     ; in_clk     ;
; N/A   ; None         ; 13.400 ns  ; RS_Decoder:inst5|TABLE:tab1|Data_out[0]                         ; POS_ERR_0_3             ; in_clk     ;
; N/A   ; None         ; 13.400 ns  ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[3]      ; syndrome_0_3            ; in_clk     ;
; N/A   ; None         ; 13.400 ns  ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[2]      ; syndrome_0_2            ; in_clk     ;
; N/A   ; None         ; 13.400 ns  ; RS_Decoder:inst5|PROC_XOR:decoderXOR|Data_out[2]                ; SYNDROME_2              ; in_clk     ;
; N/A   ; None         ; 13.400 ns  ; Err_Module:inst11|Data_out[3]                                   ; RS_Encoder_broken_data3 ; in_clk     ;
; N/A   ; None         ; 13.400 ns  ; RS_Encoder:inst3|CONTROLLER:controller|device_in_work           ; RS_Encoder_end_work     ; in_clk     ;
; N/A   ; None         ; 13.200 ns  ; RS_Decoder:inst5|MAIN_RAM:main_RAM|DATA_OUT[2]                  ; RAM_to_mult2            ; in_clk     ;
; N/A   ; None         ; 13.200 ns  ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[1]      ; syndrome_1_1            ; in_clk     ;
; N/A   ; None         ; 13.200 ns  ; Data_Source:inst|Data_out[1]                                    ; RS_encoder_data1        ; in_clk     ;
; N/A   ; None         ; 13.200 ns  ; RS_Encoder:inst3|FOUR_BIT_REGISTER:four_bit_reg_4|DATA_OUT1     ; RS_encoder_data1        ; in_clk     ;
; N/A   ; None         ; 13.100 ns  ; RS_Decoder:inst5|RS_Locator:rsloc|v1[2]                         ; ERR_AMPLY_0_2           ; in_clk     ;
; N/A   ; None         ; 13.100 ns  ; RS_Decoder:inst5|PROC_XOR:decoderXOR|Data_out[1]                ; SYNDROME_1              ; in_clk     ;
; N/A   ; None         ; 13.000 ns  ; RS_Decoder:inst5|D_CONTROLLER:dec_controller|T1E                ; tab1_ena                ; in_clk     ;
; N/A   ; None         ; 13.000 ns  ; RS_Decoder:inst5|PROC_XOR:decoderXOR|Data_out[3]                ; SYNDROME_3              ; in_clk     ;
; N/A   ; None         ; 13.000 ns  ; Err_Module:inst11|Data_out[2]                                   ; RS_Encoder_broken_data2 ; in_clk     ;
; N/A   ; None         ; 13.000 ns  ; Err_Module:inst11|Data_out[0]                                   ; RS_Encoder_broken_data0 ; in_clk     ;
; N/A   ; None         ; 12.900 ns  ; RS_Decoder:inst5|D_CONTROLLER:dec_controller|RE                 ; repair_enable           ; in_clk     ;
; N/A   ; None         ; 12.900 ns  ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[3]      ; syndrome_1_3            ; in_clk     ;
; N/A   ; None         ; 12.900 ns  ; Err_Module:inst11|Data_out[1]                                   ; RS_Encoder_broken_data1 ; in_clk     ;
; N/A   ; None         ; 12.800 ns  ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[0]      ; syndrome_3_0            ; in_clk     ;
; N/A   ; None         ; 12.700 ns  ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[2]      ; syndrome_1_2            ; in_clk     ;
; N/A   ; None         ; 12.700 ns  ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[0]      ; syndrome_0_0            ; in_clk     ;
; N/A   ; None         ; 12.700 ns  ; Data_Source:inst|Data_out[0]                                    ; Data_source_out0        ; in_clk     ;
; N/A   ; None         ; 12.600 ns  ; RS_Decoder:inst5|TABLE:tab1|Data_out[1]                         ; POS_ERR_0_2             ; in_clk     ;
; N/A   ; None         ; 12.500 ns  ; RS_Decoder:inst5|DTRIGGER:Trig1|DATA_OUT                        ; MULTY_FACTOR_1          ; in_clk     ;
; N/A   ; None         ; 12.500 ns  ; RS_Decoder:inst5|DTRIGGER:Trig0|DATA_OUT                        ; MULTY_FACTOR_0          ; in_clk     ;
; N/A   ; None         ; 12.400 ns  ; RS_Decoder:inst5|MAIN_RAM:main_RAM|DATA_OUT[0]                  ; RAM_to_mult0            ; in_clk     ;
; N/A   ; None         ; 12.400 ns  ; rtl~3                                                           ; Main_RAM_ADR3           ; in_clk     ;
; N/A   ; None         ; 12.400 ns  ; RS_Decoder:inst5|D_CONTROLLER:dec_controller|MR_RE              ; Main_RAM_rd             ; in_clk     ;
; N/A   ; None         ; 12.300 ns  ; RS_Decoder:inst5|D_CONTROLLER:dec_controller|K_AMP[2]           ; KILL_AMPLY_2            ; in_clk     ;
; N/A   ; None         ; 12.300 ns  ; RS_Decoder:inst5|D_CONTROLLER:dec_controller|K_AMP[1]           ; KILL_AMPLY_1            ; in_clk     ;
; N/A   ; None         ; 12.300 ns  ; RS_Decoder:inst5|D_CONTROLLER:dec_controller|K_AMP[0]           ; KILL_AMPLY_0            ; in_clk     ;
; N/A   ; None         ; 12.300 ns  ; RS_Decoder:inst5|RS_Locator:rsloc|v2[0]                         ; ERR_AMPLY_1_0           ; in_clk     ;
; N/A   ; None         ; 12.200 ns  ; RS_Decoder:inst5|RS_Locator:rsloc|v1[1]                         ; ERR_AMPLY_0_1           ; in_clk     ;
; N/A   ; None         ; 12.200 ns  ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[0]      ; syndrome_1_0            ; in_clk     ;
; N/A   ; None         ; 12.000 ns  ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out2[1]      ; syndrome_2_1            ; in_clk     ;
; N/A   ; None         ; 12.000 ns  ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out2[0]      ; syndrome_2_0            ; in_clk     ;
; N/A   ; None         ; 12.000 ns  ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out0[1]      ; syndrome_0_1            ; in_clk     ;
; N/A   ; None         ; 11.800 ns  ; RS_Decoder:inst5|TABLE:tab2|Data_out[2]                         ; POS_ERR_1_1             ; in_clk     ;
; N/A   ; None         ; 11.800 ns  ; RS_Decoder:inst5|TABLE:tab2|Data_out[3]                         ; POS_ERR_1_0             ; in_clk     ;
; N/A   ; None         ; 11.800 ns  ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out2[3]      ; syndrome_2_2            ; in_clk     ;
; N/A   ; None         ; 11.700 ns  ; RS_Decoder:inst5|RS_Locator:rsloc|v1[0]                         ; ERR_AMPLY_0_0           ; in_clk     ;
; N/A   ; None         ; 11.700 ns  ; rtl~2                                                           ; Main_RAM_ADR2           ; in_clk     ;
; N/A   ; None         ; 11.700 ns  ; RS_Decoder:inst5|RS_Locator:rsloc|error                         ; Decoder_error           ; in_clk     ;
; N/A   ; None         ; 11.700 ns  ; RS_Decoder:inst5|RS_Locator:rsloc|error_number[0]               ; Total_errors0           ; in_clk     ;
; N/A   ; None         ; 11.700 ns  ; RS_Decoder:inst5|PROC_XOR:decoderXOR|Repaired_data_out[2]       ; Decoded_data1           ; in_clk     ;
; N/A   ; None         ; 11.600 ns  ; RS_Decoder:inst5|MULTIPLYER_GALUA:decode_multiplier|Data_out[2] ; multip_to_xor_2         ; in_clk     ;
; N/A   ; None         ; 11.600 ns  ; RS_Decoder:inst5|MULTIPLYER_GALUA:decode_multiplier|Data_out[0] ; multip_to_xor_0         ; in_clk     ;
; N/A   ; None         ; 11.500 ns  ; RS_Decoder:inst5|D_CONTROLLER:dec_controller|K_AMP[3]           ; KILL_AMPLY_3            ; in_clk     ;
; N/A   ; None         ; 11.500 ns  ; RS_Decoder:inst5|D_CONTROLLER:dec_controller|KE                 ; kill_error              ; in_clk     ;
; N/A   ; None         ; 11.500 ns  ; RS_Decoder:inst5|RS_Locator:rsloc|v2[3]                         ; ERR_AMPLY_1_3           ; in_clk     ;
; N/A   ; None         ; 11.500 ns  ; RS_Decoder:inst5|TABLE:tab2|Data_out[1]                         ; POS_ERR_1_2             ; in_clk     ;
; N/A   ; None         ; 11.500 ns  ; RS_Decoder:inst5|DTRIGGER:Trig3|DATA_OUT                        ; MULTY_FACTOR_3          ; in_clk     ;
; N/A   ; None         ; 11.500 ns  ; RS_Decoder:inst5|DTRIGGER:Trig2|DATA_OUT                        ; MULTY_FACTOR_2          ; in_clk     ;
; N/A   ; None         ; 11.500 ns  ; Data_Source:inst|Data_out[1]                                    ; Data_source_out1        ; in_clk     ;
; N/A   ; None         ; 11.300 ns  ; RS_Decoder:inst5|TABLE:tab2|Data_out[0]                         ; POS_ERR_1_3             ; in_clk     ;
; N/A   ; None         ; 11.200 ns  ; RS_Decoder:inst5|TABLE:tab1|Data_out[2]                         ; POS_ERR_0_1             ; in_clk     ;
; N/A   ; None         ; 11.200 ns  ; RS_Decoder:inst5|D_CONTROLLER:dec_controller|SR_ADR[1]          ; syndrome_ram_ADR_1      ; in_clk     ;
; N/A   ; None         ; 11.200 ns  ; RS_Decoder:inst5|D_CONTROLLER:dec_controller|SR_RE              ; syndrome_ram_RD         ; in_clk     ;
; N/A   ; None         ; 11.200 ns  ; Err_Module:inst11|err                                           ; ERROR_IN_AIR            ; in_clk     ;
; N/A   ; None         ; 11.100 ns  ; RS_Decoder:inst5|RS_Locator:rsloc|v2[2]                         ; ERR_AMPLY_1_2           ; in_clk     ;
; N/A   ; None         ; 11.100 ns  ; RS_Decoder:inst5|MAIN_RAM:main_RAM|DATA_OUT[3]                  ; RAM_to_mult3            ; in_clk     ;
; N/A   ; None         ; 11.100 ns  ; RS_Decoder:inst5|MAIN_RAM:main_RAM|DATA_OUT[1]                  ; RAM_to_mult1            ; in_clk     ;
; N/A   ; None         ; 11.000 ns  ; RS_Decoder:inst5|D_CONTROLLER:dec_controller|T1E~13             ; tab2_ena                ; in_clk     ;
; N/A   ; None         ; 11.000 ns  ; RS_Decoder:inst5|D_CONTROLLER:dec_controller|CT                 ; cut_tail                ; in_clk     ;
; N/A   ; None         ; 11.000 ns  ; RS_Decoder:inst5|RS_Locator:rsloc|v2[1]                         ; ERR_AMPLY_1_1           ; in_clk     ;
; N/A   ; None         ; 11.000 ns  ; RS_Decoder:inst5|TABLE:tab1|Data_out[3]                         ; POS_ERR_0_0             ; in_clk     ;
; N/A   ; None         ; 11.000 ns  ; RS_Decoder:inst5|MULTIPLYER_GALUA:decode_multiplier|Data_out[3] ; multip_to_xor_3         ; in_clk     ;
; N/A   ; None         ; 11.000 ns  ; RS_Decoder:inst5|MULTIPLYER_GALUA:decode_multiplier|Data_out[1] ; multip_to_xor_1         ; in_clk     ;
; N/A   ; None         ; 11.000 ns  ; RS_Decoder:inst5|D_CONTROLLER:dec_controller|SL                 ; Start_locator           ; in_clk     ;
; N/A   ; None         ; 11.000 ns  ; RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out3[3]      ; syndrome_3_3            ; in_clk     ;
; N/A   ; None         ; 11.000 ns  ; RS_Decoder:inst5|D_CONTROLLER:dec_controller|SR_ADR[0]          ; syndrome_ram_ADR_0      ; in_clk     ;
; N/A   ; None         ; 11.000 ns  ; RS_Decoder:inst5|D_CONTROLLER:dec_controller|SR_WE              ; syndrome_ram_WE         ; in_clk     ;
; N/A   ; None         ; 11.000 ns  ; rtl~1                                                           ; Main_RAM_ADR1           ; in_clk     ;
; N/A   ; None         ; 11.000 ns  ; rtl~0                                                           ; Main_RAM_ADR0           ; in_clk     ;
; N/A   ; None         ; 11.000 ns  ; RS_Decoder:inst5|RS_Locator:rsloc|done                          ; Done                    ; in_clk     ;
; N/A   ; None         ; 11.000 ns  ; RS_Decoder:inst5|RS_Locator:rsloc|error_number[1]               ; Total_errors1           ; in_clk     ;
; N/A   ; None         ; 11.000 ns  ; RS_Decoder:inst5|PROC_XOR:decoderXOR|Repaired_data_out[0]       ; Decoded_data3           ; in_clk     ;
; N/A   ; None         ; 11.000 ns  ; RS_Decoder:inst5|PROC_XOR:decoderXOR|Repaired_data_out[1]       ; Decoded_data2           ; in_clk     ;
; N/A   ; None         ; 11.000 ns  ; RS_Decoder:inst5|PROC_XOR:decoderXOR|Repaired_data_out[3]       ; Decoded_data0           ; in_clk     ;
; N/A   ; None         ; 11.000 ns  ; Data_Source:inst|Data_out[3]                                    ; Data_source_out3        ; in_clk     ;
; N/A   ; None         ; 11.000 ns  ; Data_Source:inst|Data_out[2]                                    ; Data_source_out2        ; in_clk     ;
; N/A   ; None         ; 10.800 ns  ; RS_Decoder:inst5|RS_Locator:rsloc|v1[3]                         ; ERR_AMPLY_0_3           ; in_clk     ;
; N/A   ; None         ; 10.800 ns  ; RS_Decoder:inst5|PROC_XOR:decoderXOR|Data_out[0]                ; SYNDROME_0              ; in_clk     ;
+-------+--------------+------------+-----------------------------------------------------------------+-------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Thu Apr 07 12:57:48 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RS_11_15_coder_decoder_refactored -c RS_11_15_coder_decoder_refactored
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "in_clk" is an undefined clock
    Info: Assuming node "DS_start_impulse" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Err_Module:inst11|start_imp" as buffer
Info: Clock "in_clk" has Internal fmax of 3.68 MHz between source register "RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[1]" and destination register "RS_Decoder:inst5|RS_Locator:rsloc|v1[3]" (period= 271.5 ns)
    Info: + Longest register to register delay is 269.200 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_F22; Fanout = 58; REG Node = 'RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[1]'
        Info: 2: + IC(2.900 ns) + CELL(1.900 ns) = 4.800 ns; Loc. = LC7_F23; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|Mux171~5'
        Info: 3: + IC(0.300 ns) + CELL(1.900 ns) = 7.000 ns; Loc. = LC6_F23; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~55'
        Info: 4: + IC(0.300 ns) + CELL(1.400 ns) = 8.700 ns; Loc. = LC1_F23; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~75'
        Info: 5: + IC(2.200 ns) + CELL(1.900 ns) = 12.800 ns; Loc. = LC6_F25; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~69'
        Info: 6: + IC(0.300 ns) + CELL(1.400 ns) = 14.500 ns; Loc. = LC5_F25; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~63'
        Info: 7: + IC(0.300 ns) + CELL(1.400 ns) = 16.200 ns; Loc. = LC1_F25; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~57'
        Info: 8: + IC(2.100 ns) + CELL(1.400 ns) = 19.700 ns; Loc. = LC6_F26; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~75'
        Info: 9: + IC(0.300 ns) + CELL(1.400 ns) = 21.400 ns; Loc. = LC1_F26; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~51'
        Info: 10: + IC(2.100 ns) + CELL(1.900 ns) = 25.400 ns; Loc. = LC4_F21; Fanout = 15; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_add_sub:Add1|addcore:adder|unreg_res_node[7]'
        Info: 11: + IC(0.300 ns) + CELL(1.400 ns) = 27.100 ns; Loc. = LC7_F21; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|lpm_abs_sg9:my_abs_num|cs1a[0]~254'
        Info: 12: + IC(0.300 ns) + CELL(1.400 ns) = 28.800 ns; Loc. = LC1_F21; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|lpm_abs_sg9:my_abs_num|cs1a[1]~249'
        Info: 13: + IC(2.000 ns) + CELL(1.400 ns) = 32.200 ns; Loc. = LC6_F19; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|lpm_abs_sg9:my_abs_num|cs1a[2]~241'
        Info: 14: + IC(0.300 ns) + CELL(1.400 ns) = 33.900 ns; Loc. = LC4_F19; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|lpm_abs_sg9:my_abs_num|cs1a[3]~233'
        Info: 15: + IC(0.300 ns) + CELL(1.400 ns) = 35.600 ns; Loc. = LC8_F19; Fanout = 4; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|lpm_abs_sg9:my_abs_num|cs1a[4]~266'
        Info: 16: + IC(0.300 ns) + CELL(1.900 ns) = 37.800 ns; Loc. = LC7_F19; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_dbc:add_sub_28|add_sub_cella[1]~332'
        Info: 17: + IC(3.100 ns) + CELL(1.400 ns) = 42.300 ns; Loc. = LC4_F18; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_dbc:add_sub_28|add_sub_cella[2]~326'
        Info: 18: + IC(0.300 ns) + CELL(1.400 ns) = 44.000 ns; Loc. = LC1_F18; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_dbc:add_sub_28|add_sub_cella[3]~320'
        Info: 19: + IC(0.300 ns) + CELL(1.400 ns) = 45.700 ns; Loc. = LC5_F18; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_dbc:add_sub_28|add_sub_cella[4]~314'
        Info: 20: + IC(2.000 ns) + CELL(1.400 ns) = 49.100 ns; Loc. = LC7_F15; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_dbc:add_sub_28|add_sub_cella[5]~310'
        Info: 21: + IC(0.300 ns) + CELL(1.400 ns) = 50.800 ns; Loc. = LC2_F15; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_dbc:add_sub_28|add_sub_cella[6]~306'
        Info: 22: + IC(0.300 ns) + CELL(1.400 ns) = 52.500 ns; Loc. = LC3_F15; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_dbc:add_sub_28|add_sub_cella[7]~302'
        Info: 23: + IC(0.300 ns) + CELL(1.400 ns) = 54.200 ns; Loc. = LC4_F15; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_dbc:add_sub_28|add_sub_cella[8]~298'
        Info: 24: + IC(0.300 ns) + CELL(1.400 ns) = 55.900 ns; Loc. = LC8_F15; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_dbc:add_sub_28|add_sub_cella[9]~294'
        Info: 25: + IC(0.300 ns) + CELL(1.400 ns) = 57.600 ns; Loc. = LC6_F15; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_dbc:add_sub_28|add_sub_cella[10]~290'
        Info: 26: + IC(0.300 ns) + CELL(1.400 ns) = 59.300 ns; Loc. = LC1_F15; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_dbc:add_sub_28|add_sub_cella[11]~286'
        Info: 27: + IC(2.000 ns) + CELL(1.400 ns) = 62.700 ns; Loc. = LC1_F14; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_dbc:add_sub_28|add_sub_cella[12]~282'
        Info: 28: + IC(0.300 ns) + CELL(1.400 ns) = 64.400 ns; Loc. = LC3_F14; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_dbc:add_sub_28|add_sub_cella[13]~278'
        Info: 29: + IC(0.300 ns) + CELL(1.400 ns) = 66.100 ns; Loc. = LC5_F14; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_dbc:add_sub_28|add_sub_cella[14]~274'
        Info: 30: + IC(0.300 ns) + CELL(1.400 ns) = 67.800 ns; Loc. = LC6_F14; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_dbc:add_sub_28|add_sub_cella[15]~270'
        Info: 31: + IC(0.300 ns) + CELL(1.400 ns) = 69.500 ns; Loc. = LC4_F14; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_dbc:add_sub_28|add_sub_cella[16]~266'
        Info: 32: + IC(0.300 ns) + CELL(1.400 ns) = 71.200 ns; Loc. = LC7_F14; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_dbc:add_sub_28|add_sub_cella[17]~262'
        Info: 33: + IC(0.300 ns) + CELL(1.400 ns) = 72.900 ns; Loc. = LC8_F14; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_dbc:add_sub_28|add_sub_cella[18]~258'
        Info: 34: + IC(0.300 ns) + CELL(1.400 ns) = 74.600 ns; Loc. = LC2_F14; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_dbc:add_sub_28|add_sub_cella[19]~254'
        Info: 35: + IC(2.000 ns) + CELL(1.400 ns) = 78.000 ns; Loc. = LC7_F12; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_dbc:add_sub_28|add_sub_cella[20]~250'
        Info: 36: + IC(0.300 ns) + CELL(1.400 ns) = 79.700 ns; Loc. = LC3_F12; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_dbc:add_sub_28|add_sub_cella[21]~246'
        Info: 37: + IC(0.300 ns) + CELL(1.400 ns) = 81.400 ns; Loc. = LC4_F12; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_dbc:add_sub_28|add_sub_cella[22]~242'
        Info: 38: + IC(0.300 ns) + CELL(1.400 ns) = 83.100 ns; Loc. = LC6_F12; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_dbc:add_sub_28|add_sub_cella[23]~238'
        Info: 39: + IC(0.300 ns) + CELL(1.400 ns) = 84.800 ns; Loc. = LC2_F12; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_dbc:add_sub_28|add_sub_cella[24]~234'
        Info: 40: + IC(0.300 ns) + CELL(1.400 ns) = 86.500 ns; Loc. = LC5_F12; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_dbc:add_sub_28|add_sub_cella[25]~230'
        Info: 41: + IC(0.300 ns) + CELL(1.400 ns) = 88.200 ns; Loc. = LC8_F12; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_dbc:add_sub_28|add_sub_cella[26]~226'
        Info: 42: + IC(0.300 ns) + CELL(1.400 ns) = 89.900 ns; Loc. = LC1_F12; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_dbc:add_sub_28|add_sub_cella[27]~222'
        Info: 43: + IC(3.600 ns) + CELL(1.400 ns) = 94.900 ns; Loc. = LC8_C12; Fanout = 87; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_dbc:add_sub_28|add_sub_cella[28]~214'
        Info: 44: + IC(2.700 ns) + CELL(1.900 ns) = 99.500 ns; Loc. = LC4_C10; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|StageOut[896]~3952'
        Info: 45: + IC(0.300 ns) + CELL(1.900 ns) = 101.700 ns; Loc. = LC6_C10; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_ebc:add_sub_29|add_sub_cella[1]~812'
        Info: 46: + IC(2.100 ns) + CELL(1.400 ns) = 105.200 ns; Loc. = LC8_C14; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_ebc:add_sub_29|add_sub_cella[2]~1032'
        Info: 47: + IC(2.100 ns) + CELL(1.400 ns) = 108.700 ns; Loc. = LC6_C8; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_ebc:add_sub_29|add_sub_cella[3]~1024'
        Info: 48: + IC(0.300 ns) + CELL(1.400 ns) = 110.400 ns; Loc. = LC1_C8; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_ebc:add_sub_29|add_sub_cella[4]~1016'
        Info: 49: + IC(2.000 ns) + CELL(1.400 ns) = 113.800 ns; Loc. = LC2_C6; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_ebc:add_sub_29|add_sub_cella[5]~1008'
        Info: 50: + IC(0.300 ns) + CELL(1.400 ns) = 115.500 ns; Loc. = LC6_C6; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_ebc:add_sub_29|add_sub_cella[6]~1000'
        Info: 51: + IC(0.300 ns) + CELL(1.400 ns) = 117.200 ns; Loc. = LC7_C6; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_ebc:add_sub_29|add_sub_cella[7]~992'
        Info: 52: + IC(0.300 ns) + CELL(1.400 ns) = 118.900 ns; Loc. = LC1_C6; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_ebc:add_sub_29|add_sub_cella[8]~984'
        Info: 53: + IC(2.100 ns) + CELL(1.400 ns) = 122.400 ns; Loc. = LC5_C12; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_ebc:add_sub_29|add_sub_cella[9]~976'
        Info: 54: + IC(0.300 ns) + CELL(1.400 ns) = 124.100 ns; Loc. = LC4_C12; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_ebc:add_sub_29|add_sub_cella[10]~968'
        Info: 55: + IC(0.300 ns) + CELL(1.400 ns) = 125.800 ns; Loc. = LC1_C12; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_ebc:add_sub_29|add_sub_cella[11]~960'
        Info: 56: + IC(0.300 ns) + CELL(1.400 ns) = 127.500 ns; Loc. = LC2_C12; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_ebc:add_sub_29|add_sub_cella[12]~952'
        Info: 57: + IC(0.300 ns) + CELL(1.400 ns) = 129.200 ns; Loc. = LC6_C12; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_ebc:add_sub_29|add_sub_cella[13]~944'
        Info: 58: + IC(3.300 ns) + CELL(1.400 ns) = 133.900 ns; Loc. = LC7_C20; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_ebc:add_sub_29|add_sub_cella[14]~936'
        Info: 59: + IC(0.300 ns) + CELL(1.400 ns) = 135.600 ns; Loc. = LC6_C20; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_ebc:add_sub_29|add_sub_cella[15]~928'
        Info: 60: + IC(0.300 ns) + CELL(1.400 ns) = 137.300 ns; Loc. = LC4_C20; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_ebc:add_sub_29|add_sub_cella[16]~920'
        Info: 61: + IC(2.200 ns) + CELL(1.400 ns) = 140.900 ns; Loc. = LC8_C32; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_ebc:add_sub_29|add_sub_cella[17]~912'
        Info: 62: + IC(0.300 ns) + CELL(1.400 ns) = 142.600 ns; Loc. = LC1_C32; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_ebc:add_sub_29|add_sub_cella[18]~904'
        Info: 63: + IC(2.200 ns) + CELL(1.400 ns) = 146.200 ns; Loc. = LC8_C33; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_ebc:add_sub_29|add_sub_cella[19]~896'
        Info: 64: + IC(0.300 ns) + CELL(1.400 ns) = 147.900 ns; Loc. = LC1_C33; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_ebc:add_sub_29|add_sub_cella[20]~888'
        Info: 65: + IC(3.200 ns) + CELL(1.400 ns) = 152.500 ns; Loc. = LC5_D27; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_ebc:add_sub_29|add_sub_cella[21]~880'
        Info: 66: + IC(0.300 ns) + CELL(1.400 ns) = 154.200 ns; Loc. = LC1_D27; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_ebc:add_sub_29|add_sub_cella[22]~872'
        Info: 67: + IC(2.300 ns) + CELL(1.400 ns) = 157.900 ns; Loc. = LC7_D19; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_ebc:add_sub_29|add_sub_cella[23]~864'
        Info: 68: + IC(0.300 ns) + CELL(1.400 ns) = 159.600 ns; Loc. = LC6_D19; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_ebc:add_sub_29|add_sub_cella[24]~856'
        Info: 69: + IC(0.300 ns) + CELL(1.400 ns) = 161.300 ns; Loc. = LC3_D19; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_ebc:add_sub_29|add_sub_cella[25]~848'
        Info: 70: + IC(3.000 ns) + CELL(1.400 ns) = 165.700 ns; Loc. = LC1_C22; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_ebc:add_sub_29|add_sub_cella[26]~840'
        Info: 71: + IC(0.300 ns) + CELL(1.400 ns) = 167.400 ns; Loc. = LC4_C22; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_ebc:add_sub_29|add_sub_cella[27]~832'
        Info: 72: + IC(0.300 ns) + CELL(1.400 ns) = 169.100 ns; Loc. = LC7_C22; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_ebc:add_sub_29|add_sub_cella[28]~824'
        Info: 73: + IC(0.300 ns) + CELL(1.400 ns) = 170.800 ns; Loc. = LC2_C22; Fanout = 90; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_ebc:add_sub_29|add_sub_cella[29]~804'
        Info: 74: + IC(5.200 ns) + CELL(1.900 ns) = 177.900 ns; Loc. = LC3_C31; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|StageOut[931]~4069'
        Info: 75: + IC(2.200 ns) + CELL(0.900 ns) = 181.000 ns; Loc. = LC5_C21; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_fbc:add_sub_30|add_sub_cella[4]~COUT'
        Info: 76: + IC(0.000 ns) + CELL(0.200 ns) = 181.200 ns; Loc. = LC6_C21; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_fbc:add_sub_30|add_sub_cella[5]~COUT'
        Info: 77: + IC(0.000 ns) + CELL(0.200 ns) = 181.400 ns; Loc. = LC7_C21; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_fbc:add_sub_30|add_sub_cella[6]~COUT'
        Info: 78: + IC(0.000 ns) + CELL(0.200 ns) = 181.600 ns; Loc. = LC8_C21; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_fbc:add_sub_30|add_sub_cella[7]~COUT'
        Info: 79: + IC(0.400 ns) + CELL(0.200 ns) = 182.200 ns; Loc. = LC1_C23; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_fbc:add_sub_30|add_sub_cella[8]~COUT'
        Info: 80: + IC(0.000 ns) + CELL(0.200 ns) = 182.400 ns; Loc. = LC2_C23; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_fbc:add_sub_30|add_sub_cella[9]~COUT'
        Info: 81: + IC(0.000 ns) + CELL(0.200 ns) = 182.600 ns; Loc. = LC3_C23; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_fbc:add_sub_30|add_sub_cella[10]~COUT'
        Info: 82: + IC(0.000 ns) + CELL(0.200 ns) = 182.800 ns; Loc. = LC4_C23; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_fbc:add_sub_30|add_sub_cella[11]~COUT'
        Info: 83: + IC(0.000 ns) + CELL(0.200 ns) = 183.000 ns; Loc. = LC5_C23; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_fbc:add_sub_30|add_sub_cella[12]~COUT'
        Info: 84: + IC(0.000 ns) + CELL(0.200 ns) = 183.200 ns; Loc. = LC6_C23; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_fbc:add_sub_30|add_sub_cella[13]~COUT'
        Info: 85: + IC(0.000 ns) + CELL(0.200 ns) = 183.400 ns; Loc. = LC7_C23; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_fbc:add_sub_30|add_sub_cella[14]~COUT'
        Info: 86: + IC(0.000 ns) + CELL(0.200 ns) = 183.600 ns; Loc. = LC8_C23; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_fbc:add_sub_30|add_sub_cella[15]~COUT'
        Info: 87: + IC(0.400 ns) + CELL(0.200 ns) = 184.200 ns; Loc. = LC1_C25; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_fbc:add_sub_30|add_sub_cella[16]~COUT'
        Info: 88: + IC(0.000 ns) + CELL(0.200 ns) = 184.400 ns; Loc. = LC2_C25; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_fbc:add_sub_30|add_sub_cella[17]~COUT'
        Info: 89: + IC(0.000 ns) + CELL(0.200 ns) = 184.600 ns; Loc. = LC3_C25; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_fbc:add_sub_30|add_sub_cella[18]~COUT'
        Info: 90: + IC(0.000 ns) + CELL(0.200 ns) = 184.800 ns; Loc. = LC4_C25; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_fbc:add_sub_30|add_sub_cella[19]~COUT'
        Info: 91: + IC(0.000 ns) + CELL(0.200 ns) = 185.000 ns; Loc. = LC5_C25; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_fbc:add_sub_30|add_sub_cella[20]~COUT'
        Info: 92: + IC(0.000 ns) + CELL(0.200 ns) = 185.200 ns; Loc. = LC6_C25; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_fbc:add_sub_30|add_sub_cella[21]~COUT'
        Info: 93: + IC(0.000 ns) + CELL(0.200 ns) = 185.400 ns; Loc. = LC7_C25; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_fbc:add_sub_30|add_sub_cella[22]~COUT'
        Info: 94: + IC(0.000 ns) + CELL(0.200 ns) = 185.600 ns; Loc. = LC8_C25; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_fbc:add_sub_30|add_sub_cella[23]~COUT'
        Info: 95: + IC(0.400 ns) + CELL(0.200 ns) = 186.200 ns; Loc. = LC1_C27; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_fbc:add_sub_30|add_sub_cella[24]~COUT'
        Info: 96: + IC(0.000 ns) + CELL(0.200 ns) = 186.400 ns; Loc. = LC2_C27; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_fbc:add_sub_30|add_sub_cella[25]~COUT'
        Info: 97: + IC(0.000 ns) + CELL(0.200 ns) = 186.600 ns; Loc. = LC3_C27; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_fbc:add_sub_30|add_sub_cella[26]~COUT'
        Info: 98: + IC(0.000 ns) + CELL(0.200 ns) = 186.800 ns; Loc. = LC4_C27; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_fbc:add_sub_30|add_sub_cella[27]~COUT'
        Info: 99: + IC(0.000 ns) + CELL(0.200 ns) = 187.000 ns; Loc. = LC5_C27; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_fbc:add_sub_30|add_sub_cella[28]~COUT'
        Info: 100: + IC(0.000 ns) + CELL(0.200 ns) = 187.200 ns; Loc. = LC6_C27; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_fbc:add_sub_30|add_sub_cella[29]~COUT'
        Info: 101: + IC(0.000 ns) + CELL(0.200 ns) = 187.400 ns; Loc. = LC7_C27; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_fbc:add_sub_30|cout'
        Info: 102: + IC(0.000 ns) + CELL(1.200 ns) = 188.600 ns; Loc. = LC8_C27; Fanout = 64; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_fbc:add_sub_30|add_sub_cella[30]~1125'
        Info: 103: + IC(7.200 ns) + CELL(1.900 ns) = 197.700 ns; Loc. = LC2_C5; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|StageOut[963]~4077'
        Info: 104: + IC(2.100 ns) + CELL(0.900 ns) = 200.700 ns; Loc. = LC7_C9; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_gbc:add_sub_31|add_sub_cella[4]~COUT'
        Info: 105: + IC(0.000 ns) + CELL(0.200 ns) = 200.900 ns; Loc. = LC8_C9; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_gbc:add_sub_31|add_sub_cella[5]~COUT'
        Info: 106: + IC(0.400 ns) + CELL(0.200 ns) = 201.500 ns; Loc. = LC1_C11; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_gbc:add_sub_31|add_sub_cella[6]~COUT'
        Info: 107: + IC(0.000 ns) + CELL(0.200 ns) = 201.700 ns; Loc. = LC2_C11; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_gbc:add_sub_31|add_sub_cella[7]~COUT'
        Info: 108: + IC(0.000 ns) + CELL(0.200 ns) = 201.900 ns; Loc. = LC3_C11; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_gbc:add_sub_31|add_sub_cella[8]~COUT'
        Info: 109: + IC(0.000 ns) + CELL(0.200 ns) = 202.100 ns; Loc. = LC4_C11; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_gbc:add_sub_31|add_sub_cella[9]~COUT'
        Info: 110: + IC(0.000 ns) + CELL(0.200 ns) = 202.300 ns; Loc. = LC5_C11; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_gbc:add_sub_31|add_sub_cella[10]~COUT'
        Info: 111: + IC(0.000 ns) + CELL(0.200 ns) = 202.500 ns; Loc. = LC6_C11; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_gbc:add_sub_31|add_sub_cella[11]~COUT'
        Info: 112: + IC(0.000 ns) + CELL(0.200 ns) = 202.700 ns; Loc. = LC7_C11; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_gbc:add_sub_31|add_sub_cella[12]~COUT'
        Info: 113: + IC(0.000 ns) + CELL(0.200 ns) = 202.900 ns; Loc. = LC8_C11; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_gbc:add_sub_31|add_sub_cella[13]~COUT'
        Info: 114: + IC(0.400 ns) + CELL(0.200 ns) = 203.500 ns; Loc. = LC1_C13; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_gbc:add_sub_31|add_sub_cella[14]~COUT'
        Info: 115: + IC(0.000 ns) + CELL(0.200 ns) = 203.700 ns; Loc. = LC2_C13; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_gbc:add_sub_31|add_sub_cella[15]~COUT'
        Info: 116: + IC(0.000 ns) + CELL(0.200 ns) = 203.900 ns; Loc. = LC3_C13; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_gbc:add_sub_31|add_sub_cella[16]~COUT'
        Info: 117: + IC(0.000 ns) + CELL(0.200 ns) = 204.100 ns; Loc. = LC4_C13; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_gbc:add_sub_31|add_sub_cella[17]~COUT'
        Info: 118: + IC(0.000 ns) + CELL(0.200 ns) = 204.300 ns; Loc. = LC5_C13; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_gbc:add_sub_31|add_sub_cella[18]~COUT'
        Info: 119: + IC(0.000 ns) + CELL(0.200 ns) = 204.500 ns; Loc. = LC6_C13; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_gbc:add_sub_31|add_sub_cella[19]~COUT'
        Info: 120: + IC(0.000 ns) + CELL(0.200 ns) = 204.700 ns; Loc. = LC7_C13; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_gbc:add_sub_31|add_sub_cella[20]~COUT'
        Info: 121: + IC(0.000 ns) + CELL(0.200 ns) = 204.900 ns; Loc. = LC8_C13; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_gbc:add_sub_31|add_sub_cella[21]~COUT'
        Info: 122: + IC(0.400 ns) + CELL(0.200 ns) = 205.500 ns; Loc. = LC1_C15; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_gbc:add_sub_31|add_sub_cella[22]~COUT'
        Info: 123: + IC(0.000 ns) + CELL(0.200 ns) = 205.700 ns; Loc. = LC2_C15; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_gbc:add_sub_31|add_sub_cella[23]~COUT'
        Info: 124: + IC(0.000 ns) + CELL(0.200 ns) = 205.900 ns; Loc. = LC3_C15; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_gbc:add_sub_31|add_sub_cella[24]~COUT'
        Info: 125: + IC(0.000 ns) + CELL(0.200 ns) = 206.100 ns; Loc. = LC4_C15; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_gbc:add_sub_31|add_sub_cella[25]~COUT'
        Info: 126: + IC(0.000 ns) + CELL(0.200 ns) = 206.300 ns; Loc. = LC5_C15; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_gbc:add_sub_31|add_sub_cella[26]~COUT'
        Info: 127: + IC(0.000 ns) + CELL(0.200 ns) = 206.500 ns; Loc. = LC6_C15; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_gbc:add_sub_31|add_sub_cella[27]~COUT'
        Info: 128: + IC(0.000 ns) + CELL(0.200 ns) = 206.700 ns; Loc. = LC7_C15; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_gbc:add_sub_31|add_sub_cella[28]~COUT'
        Info: 129: + IC(0.000 ns) + CELL(0.200 ns) = 206.900 ns; Loc. = LC8_C15; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_gbc:add_sub_31|add_sub_cella[29]~COUT'
        Info: 130: + IC(0.400 ns) + CELL(0.200 ns) = 207.500 ns; Loc. = LC1_C17; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_gbc:add_sub_31|add_sub_cella[30]~COUT'
        Info: 131: + IC(0.000 ns) + CELL(0.200 ns) = 207.700 ns; Loc. = LC2_C17; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_gbc:add_sub_31|cout'
        Info: 132: + IC(0.000 ns) + CELL(1.200 ns) = 208.900 ns; Loc. = LC3_C17; Fanout = 6; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|add_sub_gbc:add_sub_31|add_sub_cella[31]~1545'
        Info: 133: + IC(2.300 ns) + CELL(1.900 ns) = 213.100 ns; Loc. = LC8_C18; Fanout = 3; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|alt_u_div_cqe:divider|StageOut[994]~3948'
        Info: 134: + IC(2.800 ns) + CELL(1.900 ns) = 217.800 ns; Loc. = LC6_C17; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|lpm_divide:Mod0|lpm_divide_bao:auto_generated|abs_divider_0dg:divider|add_sub_l2f:compl_add_rem|add_sub_cella[2]'
        Info: 135: + IC(2.100 ns) + CELL(1.400 ns) = 221.300 ns; Loc. = LC6_C18; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|u1~2040'
        Info: 136: + IC(5.300 ns) + CELL(1.900 ns) = 228.500 ns; Loc. = LC1_H23; Fanout = 15; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|u1~2041'
        Info: 137: + IC(2.500 ns) + CELL(1.900 ns) = 232.900 ns; Loc. = LC1_H20; Fanout = 4; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|Mux244~3'
        Info: 138: + IC(2.700 ns) + CELL(1.900 ns) = 237.500 ns; Loc. = LC6_H24; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|Mux275~97'
        Info: 139: + IC(0.300 ns) + CELL(1.900 ns) = 239.700 ns; Loc. = LC7_H24; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|Mux275~98'
        Info: 140: + IC(0.300 ns) + CELL(1.400 ns) = 241.400 ns; Loc. = LC8_H24; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|Mux275~99'
        Info: 141: + IC(0.300 ns) + CELL(1.900 ns) = 243.600 ns; Loc. = LC1_H24; Fanout = 2; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|Mux275~102'
        Info: 142: + IC(3.200 ns) + CELL(1.900 ns) = 248.700 ns; Loc. = LC3_J24; Fanout = 15; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|e1L~240'
        Info: 143: + IC(2.500 ns) + CELL(1.900 ns) = 253.100 ns; Loc. = LC2_J25; Fanout = 4; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|Mux295~3'
        Info: 144: + IC(2.500 ns) + CELL(1.900 ns) = 257.500 ns; Loc. = LC6_J19; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|Mux340~285'
        Info: 145: + IC(0.300 ns) + CELL(1.900 ns) = 259.700 ns; Loc. = LC7_J19; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|Mux340~286'
        Info: 146: + IC(0.300 ns) + CELL(1.400 ns) = 261.400 ns; Loc. = LC1_J19; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|Mux340~287'
        Info: 147: + IC(2.100 ns) + CELL(1.900 ns) = 265.400 ns; Loc. = LC3_J20; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|Mux340~290'
        Info: 148: + IC(0.300 ns) + CELL(1.900 ns) = 267.600 ns; Loc. = LC4_J20; Fanout = 1; COMB Node = 'RS_Decoder:inst5|RS_Locator:rsloc|v1~975'
        Info: 149: + IC(0.300 ns) + CELL(1.300 ns) = 269.200 ns; Loc. = LC8_J20; Fanout = 3; REG Node = 'RS_Decoder:inst5|RS_Locator:rsloc|v1[3]'
        Info: Total cell delay = 153.100 ns ( 56.87 % )
        Info: Total interconnect delay = 116.100 ns ( 43.13 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "in_clk" to destination register is 4.900 ns
            Info: 1: + IC(0.000 ns) + CELL(2.200 ns) = 2.200 ns; Loc. = PIN_91; Fanout = 411; CLK Node = 'in_clk'
            Info: 2: + IC(2.700 ns) + CELL(0.000 ns) = 4.900 ns; Loc. = LC8_J20; Fanout = 3; REG Node = 'RS_Decoder:inst5|RS_Locator:rsloc|v1[3]'
            Info: Total cell delay = 2.200 ns ( 44.90 % )
            Info: Total interconnect delay = 2.700 ns ( 55.10 % )
        Info: - Longest clock path from clock "in_clk" to source register is 4.900 ns
            Info: 1: + IC(0.000 ns) + CELL(2.200 ns) = 2.200 ns; Loc. = PIN_91; Fanout = 411; CLK Node = 'in_clk'
            Info: 2: + IC(2.700 ns) + CELL(0.000 ns) = 4.900 ns; Loc. = LC7_F22; Fanout = 58; REG Node = 'RS_Decoder:inst5|SYNDROME_RAM:syndrome_memory|Data_out1[1]'
            Info: Total cell delay = 2.200 ns ( 44.90 % )
            Info: Total interconnect delay = 2.700 ns ( 55.10 % )
    Info: + Micro clock to output delay of source is 0.900 ns
    Info: + Micro setup delay of destination is 1.400 ns
Info: No valid register-to-register data paths exist for clock "DS_start_impulse"
Info: tco from clock "in_clk" to destination pin "Main_RAM_wr" through register "RS_Decoder:inst5|D_CONTROLLER:dec_controller|MR_WE_0" is 22.900 ns
    Info: + Longest clock path from clock "in_clk" to source register is 11.900 ns
        Info: 1: + IC(0.000 ns) + CELL(2.200 ns) = 2.200 ns; Loc. = PIN_91; Fanout = 411; CLK Node = 'in_clk'
        Info: 2: + IC(2.700 ns) + CELL(0.900 ns) = 5.800 ns; Loc. = LC6_I28; Fanout = 3; REG Node = 'Err_Module:inst11|start_imp'
        Info: 3: + IC(6.100 ns) + CELL(0.000 ns) = 11.900 ns; Loc. = LC4_B11; Fanout = 40; REG Node = 'RS_Decoder:inst5|D_CONTROLLER:dec_controller|MR_WE_0'
        Info: Total cell delay = 3.100 ns ( 26.05 % )
        Info: Total interconnect delay = 8.800 ns ( 73.95 % )
    Info: + Micro clock to output delay of source is 0.900 ns
    Info: + Longest register to pin delay is 10.100 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_B11; Fanout = 40; REG Node = 'RS_Decoder:inst5|D_CONTROLLER:dec_controller|MR_WE_0'
        Info: 2: + IC(0.300 ns) + CELL(1.400 ns) = 1.700 ns; Loc. = LC1_B11; Fanout = 8; COMB Node = 'RS_Decoder:inst5|D_CONTROLLER:dec_controller|MAIN_RAM_WR'
        Info: 3: + IC(4.700 ns) + CELL(3.700 ns) = 10.100 ns; Loc. = PIN_53; Fanout = 0; PIN Node = 'Main_RAM_wr'
        Info: Total cell delay = 5.100 ns ( 50.50 % )
        Info: Total interconnect delay = 5.000 ns ( 49.50 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 187 megabytes
    Info: Processing ended: Thu Apr 07 12:57:49 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


