Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Nov 20 14:48:03 2024
| Host         : DESKTOP-0G38QBS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file nds_capture_top_timing_summary_routed.rpt -pb nds_capture_top_timing_summary_routed.pb -rpx nds_capture_top_timing_summary_routed.rpx -warn_on_violation
| Design       : nds_capture_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T_B1
                            (input port)
  Destination:            LED0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.668ns  (logic 5.203ns (41.072%)  route 7.465ns (58.928%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D11                                               0.000     0.000 r  T_B1 (IN)
                         net (fo=0)                   0.000     0.000    T_B1
    D11                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  T_B1_IBUF_inst/O
                         net (fo=1, routed)           2.624     4.059    pins_xor/T_B1_IBUF
    SLICE_X0Y94          LUT6 (Prop_lut6_I5_O)        0.124     4.183 r  pins_xor/LED0_OBUF_inst_i_2/O
                         net (fo=1, routed)           2.232     6.415    pins_xor/LED0_OBUF_inst_i_2_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I2_O)        0.124     6.539 r  pins_xor/LED0_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.610     9.149    LED0_OBUF
    C13                  OBUF (Prop_obuf_I_O)         3.519    12.668 r  LED0_OBUF_inst/O
                         net (fo=0)                   0.000    12.668    LED0
    C13                                                               r  LED0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T_G5
                            (input port)
  Destination:            LED2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.751ns  (logic 5.004ns (57.183%)  route 3.747ns (42.817%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  T_G5 (IN)
                         net (fo=0)                   0.000     0.000    T_G5
    C12                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  T_G5_IBUF_inst/O
                         net (fo=2, routed)           3.747     5.233    LED2_OBUF
    D14                  OBUF (Prop_obuf_I_O)         3.517     8.751 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000     8.751    LED2
    D14                                                               r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T_R5
                            (input port)
  Destination:            LED1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.407ns  (logic 4.978ns (59.206%)  route 3.430ns (40.794%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  T_R5 (IN)
                         net (fo=0)                   0.000     0.000    T_R5
    G18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  T_R5_IBUF_inst/O
                         net (fo=2, routed)           3.430     4.893    LED1_OBUF
    C14                  OBUF (Prop_obuf_I_O)         3.514     8.407 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000     8.407    LED1
    C14                                                               r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T_B5
                            (input port)
  Destination:            LED3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.836ns  (logic 4.983ns (63.588%)  route 2.853ns (36.412%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  T_B5 (IN)
                         net (fo=0)                   0.000     0.000    T_B5
    H13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  T_B5_IBUF_inst/O
                         net (fo=2, routed)           2.853     4.312    LED3_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.525     7.836 r  LED3_OBUF_inst/O
                         net (fo=0)                   0.000     7.836    LED3
    D15                                                               r  LED3 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T_B5
                            (input port)
  Destination:            LED3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.322ns  (logic 1.452ns (62.521%)  route 0.870ns (37.479%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  T_B5 (IN)
                         net (fo=0)                   0.000     0.000    T_B5
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  T_B5_IBUF_inst/O
                         net (fo=2, routed)           0.870     1.097    LED3_OBUF
    D15                  OBUF (Prop_obuf_I_O)         1.226     2.322 r  LED3_OBUF_inst/O
                         net (fo=0)                   0.000     2.322    LED3
    D15                                                               r  LED3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T_R5
                            (input port)
  Destination:            LED1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.535ns  (logic 1.447ns (57.062%)  route 1.089ns (42.938%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  T_R5 (IN)
                         net (fo=0)                   0.000     0.000    T_R5
    G18                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  T_R5_IBUF_inst/O
                         net (fo=2, routed)           1.089     1.320    LED1_OBUF
    C14                  OBUF (Prop_obuf_I_O)         1.215     2.535 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000     2.535    LED1
    C14                                                               r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T_R2
                            (input port)
  Destination:            LED0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.631ns  (logic 1.475ns (56.077%)  route 1.156ns (43.923%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  T_R2 (IN)
                         net (fo=0)                   0.000     0.000    T_R2
    K16                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  T_R2_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.617    pins_xor/T_R2_IBUF
    SLICE_X0Y62          LUT6 (Prop_lut6_I0_O)        0.045     0.662 r  pins_xor/LED0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.749     1.411    LED0_OBUF
    C13                  OBUF (Prop_obuf_I_O)         1.220     2.631 r  LED0_OBUF_inst/O
                         net (fo=0)                   0.000     2.631    LED0
    C13                                                               r  LED0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T_G5
                            (input port)
  Destination:            LED2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.695ns  (logic 1.473ns (54.656%)  route 1.222ns (45.344%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  T_G5 (IN)
                         net (fo=0)                   0.000     0.000    T_G5
    C12                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  T_G5_IBUF_inst/O
                         net (fo=2, routed)           1.222     1.476    LED2_OBUF
    D14                  OBUF (Prop_obuf_I_O)         1.218     2.695 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000     2.695    LED2
    D14                                                               r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------





