\doxysection{core\+\_\+cm55.\+h}
\hypertarget{_include_2core__cm55_8h_source}{}\label{_include_2core__cm55_8h_source}\index{VGA\_Driver/Drivers/CMSIS/Include/core\_cm55.h@{VGA\_Driver/Drivers/CMSIS/Include/core\_cm55.h}}
\mbox{\hyperlink{_include_2core__cm55_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ \textcolor{comment}{/**************************************************************************/}}
\DoxyCodeLine{00007\ \textcolor{comment}{/*}}
\DoxyCodeLine{00008\ \textcolor{comment}{\ *\ Copyright\ (c)\ 2018-\/2022\ Arm\ Limited.\ All\ rights\ reserved.}}
\DoxyCodeLine{00009\ \textcolor{comment}{\ *}}
\DoxyCodeLine{00010\ \textcolor{comment}{\ *\ SPDX-\/License-\/Identifier:\ Apache-\/2.0}}
\DoxyCodeLine{00011\ \textcolor{comment}{\ *}}
\DoxyCodeLine{00012\ \textcolor{comment}{\ *\ Licensed\ under\ the\ Apache\ License,\ Version\ 2.0\ (the\ License);\ you\ may}}
\DoxyCodeLine{00013\ \textcolor{comment}{\ *\ not\ use\ this\ file\ except\ in\ compliance\ with\ the\ License.}}
\DoxyCodeLine{00014\ \textcolor{comment}{\ *\ You\ may\ obtain\ a\ copy\ of\ the\ License\ at}}
\DoxyCodeLine{00015\ \textcolor{comment}{\ *}}
\DoxyCodeLine{00016\ \textcolor{comment}{\ *\ www.apache.org/licenses/LICENSE-\/2.0}}
\DoxyCodeLine{00017\ \textcolor{comment}{\ *}}
\DoxyCodeLine{00018\ \textcolor{comment}{\ *\ Unless\ required\ by\ applicable\ law\ or\ agreed\ to\ in\ writing,\ software}}
\DoxyCodeLine{00019\ \textcolor{comment}{\ *\ distributed\ under\ the\ License\ is\ distributed\ on\ an\ AS\ IS\ BASIS,\ WITHOUT}}
\DoxyCodeLine{00020\ \textcolor{comment}{\ *\ WARRANTIES\ OR\ CONDITIONS\ OF\ ANY\ KIND,\ either\ express\ or\ implied.}}
\DoxyCodeLine{00021\ \textcolor{comment}{\ *\ See\ the\ License\ for\ the\ specific\ language\ governing\ permissions\ and}}
\DoxyCodeLine{00022\ \textcolor{comment}{\ *\ limitations\ under\ the\ License.}}
\DoxyCodeLine{00023\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00024\ }
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#if\ \ \ defined\ (\ \_\_ICCARM\_\_\ )}}
\DoxyCodeLine{00026\ \textcolor{preprocessor}{\ \ \#pragma\ system\_include\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ treat\ file\ as\ system\ include\ file\ for\ MISRA\ check\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00027\ \textcolor{preprocessor}{\#elif\ defined\ (\_\_clang\_\_)}}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\ \ \#pragma\ clang\ system\_header\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ treat\ file\ as\ system\ include\ file\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00029\ \textcolor{preprocessor}{\#elif\ defined\ (\ \_\_GNUC\_\_\ )}}
\DoxyCodeLine{00030\ \textcolor{preprocessor}{\ \ \#pragma\ GCC\ diagnostic\ ignored\ "{}-\/Wpedantic"{}\ \ \ }\textcolor{comment}{/*\ disable\ pedantic\ warning\ due\ to\ unnamed\ structs/unions\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00031\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00032\ }
\DoxyCodeLine{00033\ \textcolor{preprocessor}{\#ifndef\ \_\_CORE\_CM55\_H\_GENERIC}}
\DoxyCodeLine{00034\ \textcolor{preprocessor}{\#define\ \_\_CORE\_CM55\_H\_GENERIC}}
\DoxyCodeLine{00035\ }
\DoxyCodeLine{00036\ \textcolor{preprocessor}{\#include\ <stdint.h>}}
\DoxyCodeLine{00037\ }
\DoxyCodeLine{00038\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00039\ \ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00040\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00041\ }
\DoxyCodeLine{00057\ \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{00058\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMSIS\ definitions}}
\DoxyCodeLine{00059\ \textcolor{comment}{\ ******************************************************************************/}}
\DoxyCodeLine{00065\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{_include_2cmsis__version_8h}{cmsis\_version.h}}"{}}}
\DoxyCodeLine{00066\ }
\DoxyCodeLine{00067\ \textcolor{comment}{/*\ \ CMSIS\ CM55\ definitions\ */}}
\DoxyCodeLine{00068\ \textcolor{preprocessor}{\#define\ \_\_CM55\_CMSIS\_VERSION\_MAIN\ \ (\_\_CM\_CMSIS\_VERSION\_MAIN)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00069\ \textcolor{preprocessor}{\#define\ \_\_CM55\_CMSIS\_VERSION\_SUB\ \ \ (\_\_CM\_CMSIS\_VERSION\_SUB)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00070\ \textcolor{preprocessor}{\#define\ \_\_CM55\_CMSIS\_VERSION\ \ \ \ \ \ \ ((\_\_CM55\_CMSIS\_VERSION\_MAIN\ <<\ 16U)\ |\ \(\backslash\)}}
\DoxyCodeLine{00071\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_CM55\_CMSIS\_VERSION\_SUB\ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ }}
\DoxyCodeLine{00073\ \textcolor{preprocessor}{\#define\ \_\_CORTEX\_M\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (55U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00075\ \textcolor{preprocessor}{\#if\ defined\ (\ \_\_CC\_ARM\ )}}
\DoxyCodeLine{00076\ \textcolor{preprocessor}{\ \ \#error\ Legacy\ Arm\ Compiler\ does\ not\ support\ Armv8.1-\/M\ target\ architecture.}}
\DoxyCodeLine{00077\ \textcolor{preprocessor}{\#elif\ defined\ (\_\_ARMCC\_VERSION)\ \&\&\ (\_\_ARMCC\_VERSION\ >=\ 6010050)}}
\DoxyCodeLine{00078\ \textcolor{preprocessor}{\ \ \#if\ defined\ \_\_ARM\_FP}}
\DoxyCodeLine{00079\ \textcolor{preprocessor}{\ \ \ \ \#if\ defined\ (\_\_FPU\_PRESENT)\ \&\&\ (\_\_FPU\_PRESENT\ ==\ 1U)}}
\DoxyCodeLine{00080\ \textcolor{preprocessor}{\ \ \ \ \ \ \#define\ \_\_FPU\_USED\ \ \ \ \ \ \ 1U}}
\DoxyCodeLine{00081\ \textcolor{preprocessor}{\ \ \ \ \#else}}
\DoxyCodeLine{00082\ \textcolor{preprocessor}{\ \ \ \ \ \ \#error\ "{}Compiler\ generates\ FPU\ instructions\ for\ a\ device\ without\ an\ FPU\ (check\ \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{00083\ \textcolor{preprocessor}{\ \ \ \ \ \ \#define\ \_\_FPU\_USED\ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{00084\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{00085\ \textcolor{preprocessor}{\ \ \#else}}
\DoxyCodeLine{00086\ \textcolor{preprocessor}{\ \ \ \ \#define\ \_\_FPU\_USED\ \ \ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{00087\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00088\ }
\DoxyCodeLine{00089\ \textcolor{preprocessor}{\ \ \#if\ defined(\_\_ARM\_FEATURE\_DSP)}}
\DoxyCodeLine{00090\ \textcolor{preprocessor}{\ \ \ \ \#if\ defined(\_\_DSP\_PRESENT)\ \&\&\ (\_\_DSP\_PRESENT\ ==\ 1U)}}
\DoxyCodeLine{00091\ \textcolor{preprocessor}{\ \ \ \ \ \ \#define\ \_\_DSP\_USED\ \ \ \ \ \ \ 1U}}
\DoxyCodeLine{00092\ \textcolor{preprocessor}{\ \ \ \ \#else}}
\DoxyCodeLine{00093\ \textcolor{preprocessor}{\ \ \ \ \ \ \#error\ "{}Compiler\ generates\ DSP\ (SIMD)\ instructions\ for\ a\ devices\ without\ DSP\ extensions\ (check\ \_\_DSP\_PRESENT)"{}}}
\DoxyCodeLine{00094\ \textcolor{preprocessor}{\ \ \ \ \ \ \#define\ \_\_DSP\_USED\ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{00095\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{00096\ \textcolor{preprocessor}{\ \ \#else}}
\DoxyCodeLine{00097\ \textcolor{preprocessor}{\ \ \ \ \#define\ \_\_DSP\_USED\ \ \ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{00098\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00099\ }
\DoxyCodeLine{00100\ \textcolor{preprocessor}{\#elif\ defined\ (\ \_\_GNUC\_\_\ )}}
\DoxyCodeLine{00101\ \textcolor{preprocessor}{\ \ \#if\ defined\ (\_\_VFP\_FP\_\_)\ \&\&\ !defined(\_\_SOFTFP\_\_)}}
\DoxyCodeLine{00102\ \textcolor{preprocessor}{\ \ \ \ \#if\ defined\ (\_\_FPU\_PRESENT)\ \&\&\ (\_\_FPU\_PRESENT\ ==\ 1U)}}
\DoxyCodeLine{00103\ \textcolor{preprocessor}{\ \ \ \ \ \ \#define\ \_\_FPU\_USED\ \ \ \ \ \ \ 1U}}
\DoxyCodeLine{00104\ \textcolor{preprocessor}{\ \ \ \ \#else}}
\DoxyCodeLine{00105\ \textcolor{preprocessor}{\ \ \ \ \ \ \#error\ "{}Compiler\ generates\ FPU\ instructions\ for\ a\ device\ without\ an\ FPU\ (check\ \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{00106\ \textcolor{preprocessor}{\ \ \ \ \ \ \#define\ \_\_FPU\_USED\ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{00107\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{00108\ \textcolor{preprocessor}{\ \ \#else}}
\DoxyCodeLine{00109\ \textcolor{preprocessor}{\ \ \ \ \#define\ \_\_FPU\_USED\ \ \ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{00110\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00111\ }
\DoxyCodeLine{00112\ \textcolor{preprocessor}{\ \ \#if\ defined(\_\_ARM\_FEATURE\_DSP)}}
\DoxyCodeLine{00113\ \textcolor{preprocessor}{\ \ \ \ \#if\ defined(\_\_DSP\_PRESENT)\ \&\&\ (\_\_DSP\_PRESENT\ ==\ 1U)}}
\DoxyCodeLine{00114\ \textcolor{preprocessor}{\ \ \ \ \ \ \#define\ \_\_DSP\_USED\ \ \ \ \ \ \ 1U}}
\DoxyCodeLine{00115\ \textcolor{preprocessor}{\ \ \ \ \#else}}
\DoxyCodeLine{00116\ \textcolor{preprocessor}{\ \ \ \ \ \ \#error\ "{}Compiler\ generates\ DSP\ (SIMD)\ instructions\ for\ a\ devices\ without\ DSP\ extensions\ (check\ \_\_DSP\_PRESENT)"{}}}
\DoxyCodeLine{00117\ \textcolor{preprocessor}{\ \ \ \ \ \ \#define\ \_\_DSP\_USED\ \ \ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{00118\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{00119\ \textcolor{preprocessor}{\ \ \#else}}
\DoxyCodeLine{00120\ \textcolor{preprocessor}{\ \ \ \ \#define\ \_\_DSP\_USED\ \ \ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{00121\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00122\ }
\DoxyCodeLine{00123\ \textcolor{preprocessor}{\#elif\ defined\ (\ \_\_ICCARM\_\_\ )}}
\DoxyCodeLine{00124\ \textcolor{preprocessor}{\ \ \#if\ defined\ \_\_ARMVFP\_\_}}
\DoxyCodeLine{00125\ \textcolor{preprocessor}{\ \ \ \ \#if\ defined\ (\_\_FPU\_PRESENT)\ \&\&\ (\_\_FPU\_PRESENT\ ==\ 1U)}}
\DoxyCodeLine{00126\ \textcolor{preprocessor}{\ \ \ \ \ \ \#define\ \_\_FPU\_USED\ \ \ \ \ \ \ 1U}}
\DoxyCodeLine{00127\ \textcolor{preprocessor}{\ \ \ \ \#else}}
\DoxyCodeLine{00128\ \textcolor{preprocessor}{\ \ \ \ \ \ \#error\ "{}Compiler\ generates\ FPU\ instructions\ for\ a\ device\ without\ an\ FPU\ (check\ \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{00129\ \textcolor{preprocessor}{\ \ \ \ \ \ \#define\ \_\_FPU\_USED\ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{00130\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{00131\ \textcolor{preprocessor}{\ \ \#else}}
\DoxyCodeLine{00132\ \textcolor{preprocessor}{\ \ \ \ \#define\ \_\_FPU\_USED\ \ \ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{00133\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00134\ }
\DoxyCodeLine{00135\ \textcolor{preprocessor}{\ \ \#if\ defined(\_\_ARM\_FEATURE\_DSP)}}
\DoxyCodeLine{00136\ \textcolor{preprocessor}{\ \ \ \ \#if\ defined(\_\_DSP\_PRESENT)\ \&\&\ (\_\_DSP\_PRESENT\ ==\ 1U)}}
\DoxyCodeLine{00137\ \textcolor{preprocessor}{\ \ \ \ \ \ \#define\ \_\_DSP\_USED\ \ \ \ \ \ \ 1U}}
\DoxyCodeLine{00138\ \textcolor{preprocessor}{\ \ \ \ \#else}}
\DoxyCodeLine{00139\ \textcolor{preprocessor}{\ \ \ \ \ \ \#error\ "{}Compiler\ generates\ DSP\ (SIMD)\ instructions\ for\ a\ devices\ without\ DSP\ extensions\ (check\ \_\_DSP\_PRESENT)"{}}}
\DoxyCodeLine{00140\ \textcolor{preprocessor}{\ \ \ \ \ \ \#define\ \_\_DSP\_USED\ \ \ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{00141\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{00142\ \textcolor{preprocessor}{\ \ \#else}}
\DoxyCodeLine{00143\ \textcolor{preprocessor}{\ \ \ \ \#define\ \_\_DSP\_USED\ \ \ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{00144\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00145\ }
\DoxyCodeLine{00146\ \textcolor{preprocessor}{\#elif\ defined\ (\ \_\_TI\_ARM\_\_\ )}}
\DoxyCodeLine{00147\ \textcolor{preprocessor}{\ \ \#if\ defined\ \_\_TI\_VFP\_SUPPORT\_\_}}
\DoxyCodeLine{00148\ \textcolor{preprocessor}{\ \ \ \ \#if\ defined\ (\_\_FPU\_PRESENT)\ \&\&\ (\_\_FPU\_PRESENT\ ==\ 1U)}}
\DoxyCodeLine{00149\ \textcolor{preprocessor}{\ \ \ \ \ \ \#define\ \_\_FPU\_USED\ \ \ \ \ \ \ 1U}}
\DoxyCodeLine{00150\ \textcolor{preprocessor}{\ \ \ \ \#else}}
\DoxyCodeLine{00151\ \textcolor{preprocessor}{\ \ \ \ \ \ \#error\ "{}Compiler\ generates\ FPU\ instructions\ for\ a\ device\ without\ an\ FPU\ (check\ \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{00152\ \textcolor{preprocessor}{\ \ \ \ \ \ \#define\ \_\_FPU\_USED\ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{00153\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{00154\ \textcolor{preprocessor}{\ \ \#else}}
\DoxyCodeLine{00155\ \textcolor{preprocessor}{\ \ \ \ \#define\ \_\_FPU\_USED\ \ \ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{00156\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00157\ }
\DoxyCodeLine{00158\ \textcolor{preprocessor}{\#elif\ defined\ (\ \_\_TASKING\_\_\ )}}
\DoxyCodeLine{00159\ \textcolor{preprocessor}{\ \ \#if\ defined\ \_\_FPU\_VFP\_\_}}
\DoxyCodeLine{00160\ \textcolor{preprocessor}{\ \ \ \ \#if\ defined\ (\_\_FPU\_PRESENT)\ \&\&\ (\_\_FPU\_PRESENT\ ==\ 1U)}}
\DoxyCodeLine{00161\ \textcolor{preprocessor}{\ \ \ \ \ \ \#define\ \_\_FPU\_USED\ \ \ \ \ \ \ 1U}}
\DoxyCodeLine{00162\ \textcolor{preprocessor}{\ \ \ \ \#else}}
\DoxyCodeLine{00163\ \textcolor{preprocessor}{\ \ \ \ \ \ \#error\ "{}Compiler\ generates\ FPU\ instructions\ for\ a\ device\ without\ an\ FPU\ (check\ \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{00164\ \textcolor{preprocessor}{\ \ \ \ \ \ \#define\ \_\_FPU\_USED\ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{00165\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{00166\ \textcolor{preprocessor}{\ \ \#else}}
\DoxyCodeLine{00167\ \textcolor{preprocessor}{\ \ \ \ \#define\ \_\_FPU\_USED\ \ \ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{00168\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00169\ }
\DoxyCodeLine{00170\ \textcolor{preprocessor}{\#elif\ defined\ (\ \_\_CSMC\_\_\ )}}
\DoxyCodeLine{00171\ \textcolor{preprocessor}{\ \ \#if\ (\ \_\_CSMC\_\_\ \&\ 0x400U)}}
\DoxyCodeLine{00172\ \textcolor{preprocessor}{\ \ \ \ \#if\ defined\ (\_\_FPU\_PRESENT)\ \&\&\ (\_\_FPU\_PRESENT\ ==\ 1U)}}
\DoxyCodeLine{00173\ \textcolor{preprocessor}{\ \ \ \ \ \ \#define\ \_\_FPU\_USED\ \ \ \ \ \ \ 1U}}
\DoxyCodeLine{00174\ \textcolor{preprocessor}{\ \ \ \ \#else}}
\DoxyCodeLine{00175\ \textcolor{preprocessor}{\ \ \ \ \ \ \#error\ "{}Compiler\ generates\ FPU\ instructions\ for\ a\ device\ without\ an\ FPU\ (check\ \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{00176\ \textcolor{preprocessor}{\ \ \ \ \ \ \#define\ \_\_FPU\_USED\ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{00177\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{00178\ \textcolor{preprocessor}{\ \ \#else}}
\DoxyCodeLine{00179\ \textcolor{preprocessor}{\ \ \ \ \#define\ \_\_FPU\_USED\ \ \ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{00180\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00181\ }
\DoxyCodeLine{00182\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00183\ }
\DoxyCodeLine{00184\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{_include_2cmsis__compiler_8h}{cmsis\_compiler.h}}"{}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ CMSIS\ compiler\ specific\ defines\ */}}
\DoxyCodeLine{00185\ }
\DoxyCodeLine{00186\ }
\DoxyCodeLine{00187\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00188\ \}}
\DoxyCodeLine{00189\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00190\ }
\DoxyCodeLine{00191\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_CORE\_CM55\_H\_GENERIC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00192\ }
\DoxyCodeLine{00193\ \textcolor{preprocessor}{\#ifndef\ \_\_CMSIS\_GENERIC}}
\DoxyCodeLine{00194\ }
\DoxyCodeLine{00195\ \textcolor{preprocessor}{\#ifndef\ \_\_CORE\_CM55\_H\_DEPENDANT}}
\DoxyCodeLine{00196\ \textcolor{preprocessor}{\#define\ \_\_CORE\_CM55\_H\_DEPENDANT}}
\DoxyCodeLine{00197\ }
\DoxyCodeLine{00198\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00199\ \ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00200\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00201\ }
\DoxyCodeLine{00202\ \textcolor{comment}{/*\ check\ device\ defines\ and\ use\ defaults\ */}}
\DoxyCodeLine{00203\ \textcolor{preprocessor}{\#if\ defined\ \_\_CHECK\_DEVICE\_DEFINES}}
\DoxyCodeLine{00204\ \textcolor{preprocessor}{\ \ \#ifndef\ \_\_CM55\_REV}}
\DoxyCodeLine{00205\ \textcolor{preprocessor}{\ \ \ \ \#define\ \_\_CM55\_REV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000U}}
\DoxyCodeLine{00206\ \textcolor{preprocessor}{\ \ \ \ \#warning\ "{}\_\_CM55\_REV\ not\ defined\ in\ device\ header\ file;\ using\ default!"{}}}
\DoxyCodeLine{00207\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00208\ }
\DoxyCodeLine{00209\ \textcolor{preprocessor}{\ \ \#ifndef\ \_\_FPU\_PRESENT}}
\DoxyCodeLine{00210\ \textcolor{preprocessor}{\ \ \ \ \#define\ \_\_FPU\_PRESENT\ \ \ \ \ \ \ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{00211\ \textcolor{preprocessor}{\ \ \ \ \#warning\ "{}\_\_FPU\_PRESENT\ not\ defined\ in\ device\ header\ file;\ using\ default!"{}}}
\DoxyCodeLine{00212\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00213\ }
\DoxyCodeLine{00214\ \textcolor{preprocessor}{\ \ \#if\ \_\_FPU\_PRESENT\ !=\ 0U}}
\DoxyCodeLine{00215\ \textcolor{preprocessor}{\ \ \ \ \#ifndef\ \_\_FPU\_DP}}
\DoxyCodeLine{00216\ \textcolor{preprocessor}{\ \ \ \ \ \ \#define\ \_\_FPU\_DP\ \ \ \ \ \ \ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{00217\ \textcolor{preprocessor}{\ \ \ \ \ \ \#warning\ "{}\_\_FPU\_DP\ not\ defined\ in\ device\ header\ file;\ using\ default!"{}}}
\DoxyCodeLine{00218\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{00219\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00220\ }
\DoxyCodeLine{00221\ \textcolor{preprocessor}{\ \ \#ifndef\ \_\_MPU\_PRESENT}}
\DoxyCodeLine{00222\ \textcolor{preprocessor}{\ \ \ \ \#define\ \_\_MPU\_PRESENT\ \ \ \ \ \ \ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{00223\ \textcolor{preprocessor}{\ \ \ \ \#warning\ "{}\_\_MPU\_PRESENT\ not\ defined\ in\ device\ header\ file;\ using\ default!"{}}}
\DoxyCodeLine{00224\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00225\ }
\DoxyCodeLine{00226\ \textcolor{preprocessor}{\ \ \#ifndef\ \_\_ICACHE\_PRESENT}}
\DoxyCodeLine{00227\ \textcolor{preprocessor}{\ \ \ \ \#define\ \_\_ICACHE\_PRESENT\ \ \ \ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{00228\ \textcolor{preprocessor}{\ \ \ \ \#warning\ "{}\_\_ICACHE\_PRESENT\ not\ defined\ in\ device\ header\ file;\ using\ default!"{}}}
\DoxyCodeLine{00229\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00230\ }
\DoxyCodeLine{00231\ \textcolor{preprocessor}{\ \ \#ifndef\ \_\_DCACHE\_PRESENT}}
\DoxyCodeLine{00232\ \textcolor{preprocessor}{\ \ \ \ \#define\ \_\_DCACHE\_PRESENT\ \ \ \ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{00233\ \textcolor{preprocessor}{\ \ \ \ \#warning\ "{}\_\_DCACHE\_PRESENT\ not\ defined\ in\ device\ header\ file;\ using\ default!"{}}}
\DoxyCodeLine{00234\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00235\ }
\DoxyCodeLine{00236\ \textcolor{preprocessor}{\ \ \#ifndef\ \_\_VTOR\_PRESENT}}
\DoxyCodeLine{00237\ \textcolor{preprocessor}{\ \ \ \ \#define\ \_\_VTOR\_PRESENT\ \ \ \ \ \ \ \ \ \ \ \ \ 1U}}
\DoxyCodeLine{00238\ \textcolor{preprocessor}{\ \ \ \ \#warning\ "{}\_\_VTOR\_PRESENT\ not\ defined\ in\ device\ header\ file;\ using\ default!"{}}}
\DoxyCodeLine{00239\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00240\ }
\DoxyCodeLine{00241\ \textcolor{preprocessor}{\ \ \#ifndef\ \_\_PMU\_PRESENT}}
\DoxyCodeLine{00242\ \textcolor{preprocessor}{\ \ \ \ \#define\ \_\_PMU\_PRESENT\ \ \ \ \ \ \ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{00243\ \textcolor{preprocessor}{\ \ \ \ \#warning\ "{}\_\_PMU\_PRESENT\ not\ defined\ in\ device\ header\ file;\ using\ default!"{}}}
\DoxyCodeLine{00244\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00245\ }
\DoxyCodeLine{00246\ \textcolor{preprocessor}{\ \ \#if\ \_\_PMU\_PRESENT\ !=\ 0U}}
\DoxyCodeLine{00247\ \textcolor{preprocessor}{\ \ \ \ \#ifndef\ \_\_PMU\_NUM\_EVENTCNT}}
\DoxyCodeLine{00248\ \textcolor{preprocessor}{\ \ \ \ \ \ \#define\ \_\_PMU\_NUM\_EVENTCNT\ \ \ \ \ \ 8U}}
\DoxyCodeLine{00249\ \textcolor{preprocessor}{\ \ \ \ \ \ \#warning\ "{}\_\_PMU\_NUM\_EVENTCNT\ not\ defined\ in\ device\ header\ file;\ using\ default!"{}}}
\DoxyCodeLine{00250\ \textcolor{preprocessor}{\ \ \ \ \#elif\ (\_\_PMU\_NUM\_EVENTCNT\ >\ 8\ ||\ \_\_PMU\_NUM\_EVENTCNT\ <\ 2)}}
\DoxyCodeLine{00251\ \textcolor{preprocessor}{\ \ \ \ \#error\ "{}\_\_PMU\_NUM\_EVENTCNT\ is\ out\ of\ range\ in\ device\ header\ file!"{}\ */}}
\DoxyCodeLine{00252\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{00253\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00254\ }
\DoxyCodeLine{00255\ \textcolor{preprocessor}{\ \ \#ifndef\ \_\_SAUREGION\_PRESENT}}
\DoxyCodeLine{00256\ \textcolor{preprocessor}{\ \ \ \ \#define\ \_\_SAUREGION\_PRESENT\ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{00257\ \textcolor{preprocessor}{\ \ \ \ \#warning\ "{}\_\_SAUREGION\_PRESENT\ not\ defined\ in\ device\ header\ file;\ using\ default!"{}}}
\DoxyCodeLine{00258\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00259\ }
\DoxyCodeLine{00260\ \textcolor{preprocessor}{\ \ \#ifndef\ \_\_DSP\_PRESENT}}
\DoxyCodeLine{00261\ \textcolor{preprocessor}{\ \ \ \ \#define\ \_\_DSP\_PRESENT\ \ \ \ \ \ \ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{00262\ \textcolor{preprocessor}{\ \ \ \ \#warning\ "{}\_\_DSP\_PRESENT\ not\ defined\ in\ device\ header\ file;\ using\ default!"{}}}
\DoxyCodeLine{00263\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00264\ }
\DoxyCodeLine{00265\ \textcolor{preprocessor}{\ \ \#ifndef\ \_\_NVIC\_PRIO\_BITS}}
\DoxyCodeLine{00266\ \textcolor{preprocessor}{\ \ \ \ \#define\ \_\_NVIC\_PRIO\_BITS\ \ \ \ \ \ \ \ \ \ 3U}}
\DoxyCodeLine{00267\ \textcolor{preprocessor}{\ \ \ \ \#warning\ "{}\_\_NVIC\_PRIO\_BITS\ not\ defined\ in\ device\ header\ file;\ using\ default!"{}}}
\DoxyCodeLine{00268\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00269\ }
\DoxyCodeLine{00270\ \textcolor{preprocessor}{\ \ \#ifndef\ \_\_Vendor\_SysTickConfig}}
\DoxyCodeLine{00271\ \textcolor{preprocessor}{\ \ \ \ \#define\ \_\_Vendor\_SysTickConfig\ \ \ \ 0U}}
\DoxyCodeLine{00272\ \textcolor{preprocessor}{\ \ \ \ \#warning\ "{}\_\_Vendor\_SysTickConfig\ not\ defined\ in\ device\ header\ file;\ using\ default!"{}}}
\DoxyCodeLine{00273\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00274\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00275\ }
\DoxyCodeLine{00276\ \textcolor{comment}{/*\ IO\ definitions\ (access\ restrictions\ to\ peripheral\ registers)\ */}}
\DoxyCodeLine{00284\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00285\ \textcolor{preprocessor}{\ \ \#define\ \ \ \_\_I\ \ \ \ \ volatile\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00286\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00287\ \textcolor{preprocessor}{\ \ \#define\ \ \ \_\_I\ \ \ \ \ volatile\ const\ \ \ \ \ \ \ }}
\DoxyCodeLine{00288\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00289\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_O\ \ \ \ \ volatile\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00290\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_IO\ \ \ \ volatile\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00292\ \textcolor{comment}{/*\ following\ defines\ should\ be\ used\ for\ structure\ members\ */}}
\DoxyCodeLine{00293\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_IM\ \ \ \ \ volatile\ const\ \ \ \ \ \ }}
\DoxyCodeLine{00294\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_OM\ \ \ \ \ volatile\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00295\ \textcolor{preprocessor}{\#define\ \ \ \ \ \_\_IOM\ \ \ \ volatile\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00301\ \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{00302\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Register\ Abstraction}}
\DoxyCodeLine{00303\ \textcolor{comment}{\ \ Core\ Register\ contain:}}
\DoxyCodeLine{00304\ \textcolor{comment}{\ \ -\/\ Core\ Register}}
\DoxyCodeLine{00305\ \textcolor{comment}{\ \ -\/\ Core\ NVIC\ Register}}
\DoxyCodeLine{00306\ \textcolor{comment}{\ \ -\/\ Core\ EWIC\ Register}}
\DoxyCodeLine{00307\ \textcolor{comment}{\ \ -\/\ Core\ SCB\ Register}}
\DoxyCodeLine{00308\ \textcolor{comment}{\ \ -\/\ Core\ SysTick\ Register}}
\DoxyCodeLine{00309\ \textcolor{comment}{\ \ -\/\ Core\ Debug\ Register}}
\DoxyCodeLine{00310\ \textcolor{comment}{\ \ -\/\ Core\ PMU\ Register}}
\DoxyCodeLine{00311\ \textcolor{comment}{\ \ -\/\ Core\ MPU\ Register}}
\DoxyCodeLine{00312\ \textcolor{comment}{\ \ -\/\ Core\ SAU\ Register}}
\DoxyCodeLine{00313\ \textcolor{comment}{\ \ -\/\ Core\ FPU\ Register}}
\DoxyCodeLine{00314\ \textcolor{comment}{\ ******************************************************************************/}}
\DoxyCodeLine{00330\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{union}}
\DoxyCodeLine{00331\ \{}
\DoxyCodeLine{00332\ \ \ \textcolor{keyword}{struct}}
\DoxyCodeLine{00333\ \ \ \{}
\DoxyCodeLine{00334\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:16;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00335\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00336\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:7;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00337\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00338\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00339\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00340\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00341\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00342\ \ \ \}\ b;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00343\ \ \ uint32\_t\ w;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00344\ \}\ \mbox{\hyperlink{union_a_p_s_r___type}{APSR\_Type}};}
\DoxyCodeLine{00345\ }
\DoxyCodeLine{00346\ \textcolor{comment}{/*\ APSR\ Register\ Definitions\ */}}
\DoxyCodeLine{00347\ \textcolor{preprocessor}{\#define\ APSR\_N\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 31U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00348\ \textcolor{preprocessor}{\#define\ APSR\_N\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ APSR\_N\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00350\ \textcolor{preprocessor}{\#define\ APSR\_Z\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 30U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00351\ \textcolor{preprocessor}{\#define\ APSR\_Z\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ APSR\_Z\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00353\ \textcolor{preprocessor}{\#define\ APSR\_C\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 29U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00354\ \textcolor{preprocessor}{\#define\ APSR\_C\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ APSR\_C\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00356\ \textcolor{preprocessor}{\#define\ APSR\_V\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 28U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00357\ \textcolor{preprocessor}{\#define\ APSR\_V\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ APSR\_V\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00359\ \textcolor{preprocessor}{\#define\ APSR\_Q\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 27U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00360\ \textcolor{preprocessor}{\#define\ APSR\_Q\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ APSR\_Q\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00362\ \textcolor{preprocessor}{\#define\ APSR\_GE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00363\ \textcolor{preprocessor}{\#define\ APSR\_GE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ APSR\_GE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00369\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{union}}
\DoxyCodeLine{00370\ \{}
\DoxyCodeLine{00371\ \ \ \textcolor{keyword}{struct}}
\DoxyCodeLine{00372\ \ \ \{}
\DoxyCodeLine{00373\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00374\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:23;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00375\ \ \ \}\ b;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00376\ \ \ uint32\_t\ w;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00377\ \}\ \mbox{\hyperlink{union_i_p_s_r___type}{IPSR\_Type}};}
\DoxyCodeLine{00378\ }
\DoxyCodeLine{00379\ \textcolor{comment}{/*\ IPSR\ Register\ Definitions\ */}}
\DoxyCodeLine{00380\ \textcolor{preprocessor}{\#define\ IPSR\_ISR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00381\ \textcolor{preprocessor}{\#define\ IPSR\_ISR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ }\textcolor{comment}{/*<<\ IPSR\_ISR\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00387\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{union}}
\DoxyCodeLine{00388\ \{}
\DoxyCodeLine{00389\ \ \ \textcolor{keyword}{struct}}
\DoxyCodeLine{00390\ \ \ \{}
\DoxyCodeLine{00391\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00392\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:7;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00393\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00394\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:4;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00395\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}:1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00396\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777}{IT}}:2;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00397\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00398\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00399\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00400\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00401\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00402\ \ \ \}\ b;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00403\ \ \ uint32\_t\ w;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00404\ \}\ \mbox{\hyperlink{unionx_p_s_r___type}{xPSR\_Type}};}
\DoxyCodeLine{00405\ }
\DoxyCodeLine{00406\ \textcolor{comment}{/*\ xPSR\ Register\ Definitions\ */}}
\DoxyCodeLine{00407\ \textcolor{preprocessor}{\#define\ xPSR\_N\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 31U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00408\ \textcolor{preprocessor}{\#define\ xPSR\_N\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ xPSR\_N\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00410\ \textcolor{preprocessor}{\#define\ xPSR\_Z\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 30U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00411\ \textcolor{preprocessor}{\#define\ xPSR\_Z\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ xPSR\_Z\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00413\ \textcolor{preprocessor}{\#define\ xPSR\_C\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 29U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00414\ \textcolor{preprocessor}{\#define\ xPSR\_C\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ xPSR\_C\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00416\ \textcolor{preprocessor}{\#define\ xPSR\_V\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 28U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00417\ \textcolor{preprocessor}{\#define\ xPSR\_V\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ xPSR\_V\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00419\ \textcolor{preprocessor}{\#define\ xPSR\_Q\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 27U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00420\ \textcolor{preprocessor}{\#define\ xPSR\_Q\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ xPSR\_Q\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00422\ \textcolor{preprocessor}{\#define\ xPSR\_IT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 25U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00423\ \textcolor{preprocessor}{\#define\ xPSR\_IT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3UL\ <<\ xPSR\_IT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00425\ \textcolor{preprocessor}{\#define\ xPSR\_T\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 24U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00426\ \textcolor{preprocessor}{\#define\ xPSR\_T\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ xPSR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00428\ \textcolor{preprocessor}{\#define\ xPSR\_GE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00429\ \textcolor{preprocessor}{\#define\ xPSR\_GE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ xPSR\_GE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00431\ \textcolor{preprocessor}{\#define\ xPSR\_ISR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00432\ \textcolor{preprocessor}{\#define\ xPSR\_ISR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ }\textcolor{comment}{/*<<\ xPSR\_ISR\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00438\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{union}}
\DoxyCodeLine{00439\ \{}
\DoxyCodeLine{00440\ \ \ \textcolor{keyword}{struct}}
\DoxyCodeLine{00441\ \ \ \{}
\DoxyCodeLine{00442\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}{nPRIV}}:1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00443\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}:1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00444\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}{FPCA}}:1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00445\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}{SFPA}}:1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00446\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:28;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00447\ \ \ \}\ b;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00448\ \ \ uint32\_t\ w;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00449\ \}\ \mbox{\hyperlink{union_c_o_n_t_r_o_l___type}{CONTROL\_Type}};}
\DoxyCodeLine{00450\ }
\DoxyCodeLine{00451\ \textcolor{comment}{/*\ CONTROL\ Register\ Definitions\ */}}
\DoxyCodeLine{00452\ \textcolor{preprocessor}{\#define\ CONTROL\_SFPA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00453\ \textcolor{preprocessor}{\#define\ CONTROL\_SFPA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ CONTROL\_SFPA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00455\ \textcolor{preprocessor}{\#define\ CONTROL\_FPCA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00456\ \textcolor{preprocessor}{\#define\ CONTROL\_FPCA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ CONTROL\_FPCA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00458\ \textcolor{preprocessor}{\#define\ CONTROL\_SPSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00459\ \textcolor{preprocessor}{\#define\ CONTROL\_SPSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ CONTROL\_SPSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00461\ \textcolor{preprocessor}{\#define\ CONTROL\_nPRIV\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00462\ \textcolor{preprocessor}{\#define\ CONTROL\_nPRIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ }\textcolor{comment}{/*<<\ CONTROL\_nPRIV\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00477\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00478\ \{}
\DoxyCodeLine{00479\ \ \ \_\_IOM\ uint32\_t\ ISER[16U];\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00480\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED0[16U];}
\DoxyCodeLine{00481\ \ \ \_\_IOM\ uint32\_t\ ICER[16U];\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00482\ \ \ \ \ \ \ \ \ uint32\_t\ RSERVED1[16U];}
\DoxyCodeLine{00483\ \ \ \_\_IOM\ uint32\_t\ ISPR[16U];\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00484\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED2[16U];}
\DoxyCodeLine{00485\ \ \ \_\_IOM\ uint32\_t\ ICPR[16U];\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00486\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED3[16U];}
\DoxyCodeLine{00487\ \ \ \_\_IOM\ uint32\_t\ IABR[16U];\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00488\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED4[16U];}
\DoxyCodeLine{00489\ \ \ \_\_IOM\ uint32\_t\ ITNS[16U];\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00490\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED5[16U];}
\DoxyCodeLine{00491\ \ \ \_\_IOM\ uint8\_t\ \ IPR[496U];\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00492\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED6[580U];}
\DoxyCodeLine{00493\ \ \ \_\_OM\ \ uint32\_t\ STIR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00494\ \}\ \ \mbox{\hyperlink{struct_n_v_i_c___type}{NVIC\_Type}};}
\DoxyCodeLine{00495\ }
\DoxyCodeLine{00496\ \textcolor{comment}{/*\ Software\ Triggered\ Interrupt\ Register\ Definitions\ */}}
\DoxyCodeLine{00497\ \textcolor{preprocessor}{\#define\ NVIC\_STIR\_INTID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00498\ \textcolor{preprocessor}{\#define\ NVIC\_STIR\_INTID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ }\textcolor{comment}{/*<<\ NVIC\_STIR\_INTID\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00513\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00514\ \{}
\DoxyCodeLine{00515\ \ \ \_\_IM\ \ uint32\_t\ CPUID;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00516\ \ \ \_\_IOM\ uint32\_t\ ICSR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00517\ \ \ \_\_IOM\ uint32\_t\ VTOR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00518\ \ \ \_\_IOM\ uint32\_t\ AIRCR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00519\ \ \ \_\_IOM\ uint32\_t\ SCR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00520\ \ \ \_\_IOM\ uint32\_t\ CCR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00521\ \ \ \_\_IOM\ uint8\_t\ \ SHPR[12U];\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00522\ \ \ \_\_IOM\ uint32\_t\ SHCSR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00523\ \ \ \_\_IOM\ uint32\_t\ CFSR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00524\ \ \ \_\_IOM\ uint32\_t\ HFSR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00525\ \ \ \_\_IOM\ uint32\_t\ DFSR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00526\ \ \ \_\_IOM\ uint32\_t\ MMFAR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00527\ \ \ \_\_IOM\ uint32\_t\ BFAR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00528\ \ \ \_\_IOM\ uint32\_t\ AFSR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00529\ \ \ \_\_IM\ \ uint32\_t\ ID\_PFR[2U];\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00530\ \ \ \_\_IM\ \ uint32\_t\ ID\_DFR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00531\ \ \ \_\_IM\ \ uint32\_t\ ID\_AFR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00532\ \ \ \_\_IM\ \ uint32\_t\ ID\_MMFR[4U];\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00533\ \ \ \_\_IM\ \ uint32\_t\ ID\_ISAR[6U];\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00534\ \ \ \_\_IM\ \ uint32\_t\ CLIDR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00535\ \ \ \_\_IM\ \ uint32\_t\ CTR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00536\ \ \ \_\_IM\ \ uint32\_t\ CCSIDR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00537\ \ \ \_\_IOM\ uint32\_t\ CSSELR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00538\ \ \ \_\_IOM\ uint32\_t\ CPACR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00539\ \ \ \_\_IOM\ uint32\_t\ NSACR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00540\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED7[21U];}
\DoxyCodeLine{00541\ \ \ \_\_IOM\ uint32\_t\ SFSR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00542\ \ \ \_\_IOM\ uint32\_t\ SFAR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00543\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED3[69U];}
\DoxyCodeLine{00544\ \ \ \_\_OM\ \ uint32\_t\ STIR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00545\ \ \ \_\_IOM\ uint32\_t\ RFSR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00546\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED4[14U];}
\DoxyCodeLine{00547\ \ \ \_\_IM\ \ uint32\_t\ MVFR0;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00548\ \ \ \_\_IM\ \ uint32\_t\ MVFR1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00549\ \ \ \_\_IM\ \ uint32\_t\ MVFR2;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00550\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED5[1U];}
\DoxyCodeLine{00551\ \ \ \_\_OM\ \ uint32\_t\ ICIALLU;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00552\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED6[1U];}
\DoxyCodeLine{00553\ \ \ \_\_OM\ \ uint32\_t\ ICIMVAU;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00554\ \ \ \_\_OM\ \ uint32\_t\ DCIMVAC;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00555\ \ \ \_\_OM\ \ uint32\_t\ DCISW;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00556\ \ \ \_\_OM\ \ uint32\_t\ DCCMVAU;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00557\ \ \ \_\_OM\ \ uint32\_t\ DCCMVAC;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00558\ \ \ \_\_OM\ \ uint32\_t\ DCCSW;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00559\ \ \ \_\_OM\ \ uint32\_t\ DCCIMVAC;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00560\ \ \ \_\_OM\ \ uint32\_t\ DCCISW;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00561\ \ \ \_\_OM\ \ uint32\_t\ BPIALL;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00562\ \}\ \mbox{\hyperlink{struct_s_c_b___type}{SCB\_Type}};}
\DoxyCodeLine{00563\ }
\DoxyCodeLine{00564\ \textcolor{comment}{/*\ SCB\ CPUID\ Register\ Definitions\ */}}
\DoxyCodeLine{00565\ \textcolor{preprocessor}{\#define\ SCB\_CPUID\_IMPLEMENTER\_Pos\ \ \ \ \ \ \ \ \ \ 24U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00566\ \textcolor{preprocessor}{\#define\ SCB\_CPUID\_IMPLEMENTER\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ SCB\_CPUID\_IMPLEMENTER\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00568\ \textcolor{preprocessor}{\#define\ SCB\_CPUID\_VARIANT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 20U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00569\ \textcolor{preprocessor}{\#define\ SCB\_CPUID\_VARIANT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SCB\_CPUID\_VARIANT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00571\ \textcolor{preprocessor}{\#define\ SCB\_CPUID\_ARCHITECTURE\_Pos\ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00572\ \textcolor{preprocessor}{\#define\ SCB\_CPUID\_ARCHITECTURE\_Msk\ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SCB\_CPUID\_ARCHITECTURE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00574\ \textcolor{preprocessor}{\#define\ SCB\_CPUID\_PARTNO\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00575\ \textcolor{preprocessor}{\#define\ SCB\_CPUID\_PARTNO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ SCB\_CPUID\_PARTNO\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00577\ \textcolor{preprocessor}{\#define\ SCB\_CPUID\_REVISION\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00578\ \textcolor{preprocessor}{\#define\ SCB\_CPUID\_REVISION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ }\textcolor{comment}{/*<<\ SCB\_CPUID\_REVISION\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00580\ \textcolor{comment}{/*\ SCB\ Interrupt\ Control\ State\ Register\ Definitions\ */}}
\DoxyCodeLine{00581\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_PENDNMISET\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 31U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00582\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_PENDNMISET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_ICSR\_PENDNMISET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00584\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_NMIPENDSET\_Pos\ \ \ \ \ \ \ \ \ \ \ \ SCB\_ICSR\_PENDNMISET\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00585\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_NMIPENDSET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ SCB\_ICSR\_PENDNMISET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00587\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_PENDNMICLR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 30U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00588\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_PENDNMICLR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_ICSR\_PENDNMICLR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00590\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_PENDSVSET\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 28U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00591\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_PENDSVSET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_ICSR\_PENDSVSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00593\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_PENDSVCLR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 27U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00594\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_PENDSVCLR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_ICSR\_PENDSVCLR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00596\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_PENDSTSET\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 26U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00597\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_PENDSTSET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_ICSR\_PENDSTSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00599\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_PENDSTCLR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 25U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00600\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_PENDSTCLR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_ICSR\_PENDSTCLR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00602\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_STTNS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 24U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00603\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_STTNS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_ICSR\_STTNS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00605\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_ISRPREEMPT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 23U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00606\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_ISRPREEMPT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_ICSR\_ISRPREEMPT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00608\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_ISRPENDING\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 22U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00609\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_ISRPENDING\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_ICSR\_ISRPENDING\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00611\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_VECTPENDING\_Pos\ \ \ \ \ \ \ \ \ \ \ 12U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00612\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_VECTPENDING\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ <<\ SCB\_ICSR\_VECTPENDING\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00614\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_RETTOBASE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 11U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00615\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_RETTOBASE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_ICSR\_RETTOBASE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00617\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_VECTACTIVE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00618\ \textcolor{preprocessor}{\#define\ SCB\_ICSR\_VECTACTIVE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ }\textcolor{comment}{/*<<\ SCB\_ICSR\_VECTACTIVE\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00620\ \textcolor{comment}{/*\ SCB\ Vector\ Table\ Offset\ Register\ Definitions\ */}}
\DoxyCodeLine{00621\ \textcolor{preprocessor}{\#define\ SCB\_VTOR\_TBLOFF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 7U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00622\ \textcolor{preprocessor}{\#define\ SCB\_VTOR\_TBLOFF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FFFFFFUL\ <<\ SCB\_VTOR\_TBLOFF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00624\ \textcolor{comment}{/*\ SCB\ Application\ Interrupt\ and\ Reset\ Control\ Register\ Definitions\ */}}
\DoxyCodeLine{00625\ \textcolor{preprocessor}{\#define\ SCB\_AIRCR\_VECTKEY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00626\ \textcolor{preprocessor}{\#define\ SCB\_AIRCR\_VECTKEY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ SCB\_AIRCR\_VECTKEY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00628\ \textcolor{preprocessor}{\#define\ SCB\_AIRCR\_VECTKEYSTAT\_Pos\ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00629\ \textcolor{preprocessor}{\#define\ SCB\_AIRCR\_VECTKEYSTAT\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ SCB\_AIRCR\_VECTKEYSTAT\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00631\ \textcolor{preprocessor}{\#define\ SCB\_AIRCR\_ENDIANESS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 15U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00632\ \textcolor{preprocessor}{\#define\ SCB\_AIRCR\_ENDIANESS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_AIRCR\_ENDIANESS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00634\ \textcolor{preprocessor}{\#define\ SCB\_AIRCR\_PRIS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 14U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00635\ \textcolor{preprocessor}{\#define\ SCB\_AIRCR\_PRIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_AIRCR\_PRIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00637\ \textcolor{preprocessor}{\#define\ SCB\_AIRCR\_BFHFNMINS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 13U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00638\ \textcolor{preprocessor}{\#define\ SCB\_AIRCR\_BFHFNMINS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_AIRCR\_BFHFNMINS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00640\ \textcolor{preprocessor}{\#define\ SCB\_AIRCR\_PRIGROUP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00641\ \textcolor{preprocessor}{\#define\ SCB\_AIRCR\_PRIGROUP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (7UL\ <<\ SCB\_AIRCR\_PRIGROUP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00643\ \textcolor{preprocessor}{\#define\ SCB\_AIRCR\_IESB\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 5U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00644\ \textcolor{preprocessor}{\#define\ SCB\_AIRCR\_IESB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_AIRCR\_IESB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00646\ \textcolor{preprocessor}{\#define\ SCB\_AIRCR\_DIT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00647\ \textcolor{preprocessor}{\#define\ SCB\_AIRCR\_DIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_AIRCR\_DIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00649\ \textcolor{preprocessor}{\#define\ SCB\_AIRCR\_SYSRESETREQS\_Pos\ \ \ \ \ \ \ \ \ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00650\ \textcolor{preprocessor}{\#define\ SCB\_AIRCR\_SYSRESETREQS\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_AIRCR\_SYSRESETREQS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00652\ \textcolor{preprocessor}{\#define\ SCB\_AIRCR\_SYSRESETREQ\_Pos\ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00653\ \textcolor{preprocessor}{\#define\ SCB\_AIRCR\_SYSRESETREQ\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_AIRCR\_SYSRESETREQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00655\ \textcolor{preprocessor}{\#define\ SCB\_AIRCR\_VECTCLRACTIVE\_Pos\ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00656\ \textcolor{preprocessor}{\#define\ SCB\_AIRCR\_VECTCLRACTIVE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_AIRCR\_VECTCLRACTIVE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00658\ \textcolor{comment}{/*\ SCB\ System\ Control\ Register\ Definitions\ */}}
\DoxyCodeLine{00659\ \textcolor{preprocessor}{\#define\ SCB\_SCR\_SEVONPEND\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00660\ \textcolor{preprocessor}{\#define\ SCB\_SCR\_SEVONPEND\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_SCR\_SEVONPEND\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00662\ \textcolor{preprocessor}{\#define\ SCB\_SCR\_SLEEPDEEPS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00663\ \textcolor{preprocessor}{\#define\ SCB\_SCR\_SLEEPDEEPS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_SCR\_SLEEPDEEPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00665\ \textcolor{preprocessor}{\#define\ SCB\_SCR\_SLEEPDEEP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00666\ \textcolor{preprocessor}{\#define\ SCB\_SCR\_SLEEPDEEP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_SCR\_SLEEPDEEP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00668\ \textcolor{preprocessor}{\#define\ SCB\_SCR\_SLEEPONEXIT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00669\ \textcolor{preprocessor}{\#define\ SCB\_SCR\_SLEEPONEXIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_SCR\_SLEEPONEXIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00671\ \textcolor{comment}{/*\ SCB\ Configuration\ Control\ Register\ Definitions\ */}}
\DoxyCodeLine{00672\ \textcolor{preprocessor}{\#define\ SCB\_CCR\_TRD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 20U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00673\ \textcolor{preprocessor}{\#define\ SCB\_CCR\_TRD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_CCR\_TRD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00675\ \textcolor{preprocessor}{\#define\ SCB\_CCR\_LOB\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 19U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00676\ \textcolor{preprocessor}{\#define\ SCB\_CCR\_LOB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_CCR\_LOB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00678\ \textcolor{preprocessor}{\#define\ SCB\_CCR\_BP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 18U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00679\ \textcolor{preprocessor}{\#define\ SCB\_CCR\_BP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_CCR\_BP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00681\ \textcolor{preprocessor}{\#define\ SCB\_CCR\_IC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 17U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00682\ \textcolor{preprocessor}{\#define\ SCB\_CCR\_IC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_CCR\_IC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00684\ \textcolor{preprocessor}{\#define\ SCB\_CCR\_DC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00685\ \textcolor{preprocessor}{\#define\ SCB\_CCR\_DC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_CCR\_DC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00687\ \textcolor{preprocessor}{\#define\ SCB\_CCR\_STKOFHFNMIGN\_Pos\ \ \ \ \ \ \ \ \ \ \ 10U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00688\ \textcolor{preprocessor}{\#define\ SCB\_CCR\_STKOFHFNMIGN\_Msk\ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_CCR\_STKOFHFNMIGN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00690\ \textcolor{preprocessor}{\#define\ SCB\_CCR\_BFHFNMIGN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00691\ \textcolor{preprocessor}{\#define\ SCB\_CCR\_BFHFNMIGN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_CCR\_BFHFNMIGN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00693\ \textcolor{preprocessor}{\#define\ SCB\_CCR\_DIV\_0\_TRP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00694\ \textcolor{preprocessor}{\#define\ SCB\_CCR\_DIV\_0\_TRP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_CCR\_DIV\_0\_TRP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00696\ \textcolor{preprocessor}{\#define\ SCB\_CCR\_UNALIGN\_TRP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00697\ \textcolor{preprocessor}{\#define\ SCB\_CCR\_UNALIGN\_TRP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_CCR\_UNALIGN\_TRP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00699\ \textcolor{preprocessor}{\#define\ SCB\_CCR\_USERSETMPEND\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00700\ \textcolor{preprocessor}{\#define\ SCB\_CCR\_USERSETMPEND\_Msk\ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_CCR\_USERSETMPEND\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00702\ \textcolor{comment}{/*\ SCB\ System\ Handler\ Control\ and\ State\ Register\ Definitions\ */}}
\DoxyCodeLine{00703\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_HARDFAULTPENDED\_Pos\ \ \ \ \ \ 21U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00704\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_HARDFAULTPENDED\_Msk\ \ \ \ \ \ (1UL\ <<\ SCB\_SHCSR\_HARDFAULTPENDED\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00706\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_SECUREFAULTPENDED\_Pos\ \ \ \ 20U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00707\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_SECUREFAULTPENDED\_Msk\ \ \ \ (1UL\ <<\ SCB\_SHCSR\_SECUREFAULTPENDED\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00709\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_SECUREFAULTENA\_Pos\ \ \ \ \ \ \ 19U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00710\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_SECUREFAULTENA\_Msk\ \ \ \ \ \ \ (1UL\ <<\ SCB\_SHCSR\_SECUREFAULTENA\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00712\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_USGFAULTENA\_Pos\ \ \ \ \ \ \ \ \ \ 18U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00713\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_USGFAULTENA\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_SHCSR\_USGFAULTENA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00715\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_BUSFAULTENA\_Pos\ \ \ \ \ \ \ \ \ \ 17U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00716\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_BUSFAULTENA\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_SHCSR\_BUSFAULTENA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00718\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_MEMFAULTENA\_Pos\ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00719\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_MEMFAULTENA\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_SHCSR\_MEMFAULTENA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00721\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_SVCALLPENDED\_Pos\ \ \ \ \ \ \ \ \ 15U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00722\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_SVCALLPENDED\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_SHCSR\_SVCALLPENDED\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00724\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_BUSFAULTPENDED\_Pos\ \ \ \ \ \ \ 14U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00725\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_BUSFAULTPENDED\_Msk\ \ \ \ \ \ \ (1UL\ <<\ SCB\_SHCSR\_BUSFAULTPENDED\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00727\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_MEMFAULTPENDED\_Pos\ \ \ \ \ \ \ 13U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00728\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_MEMFAULTPENDED\_Msk\ \ \ \ \ \ \ (1UL\ <<\ SCB\_SHCSR\_MEMFAULTPENDED\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00730\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_USGFAULTPENDED\_Pos\ \ \ \ \ \ \ 12U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00731\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_USGFAULTPENDED\_Msk\ \ \ \ \ \ \ (1UL\ <<\ SCB\_SHCSR\_USGFAULTPENDED\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00733\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_SYSTICKACT\_Pos\ \ \ \ \ \ \ \ \ \ \ 11U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00734\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_SYSTICKACT\_Msk\ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_SHCSR\_SYSTICKACT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00736\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_PENDSVACT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 10U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00737\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_PENDSVACT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_SHCSR\_PENDSVACT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00739\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_MONITORACT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00740\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_MONITORACT\_Msk\ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_SHCSR\_MONITORACT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00742\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_SVCALLACT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 7U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00743\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_SVCALLACT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_SHCSR\_SVCALLACT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00745\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_NMIACT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 5U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00746\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_NMIACT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_SHCSR\_NMIACT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00748\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_SECUREFAULTACT\_Pos\ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00749\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_SECUREFAULTACT\_Msk\ \ \ \ \ \ \ (1UL\ <<\ SCB\_SHCSR\_SECUREFAULTACT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00751\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_USGFAULTACT\_Pos\ \ \ \ \ \ \ \ \ \ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00752\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_USGFAULTACT\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_SHCSR\_USGFAULTACT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00754\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_HARDFAULTACT\_Pos\ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00755\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_HARDFAULTACT\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_SHCSR\_HARDFAULTACT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00757\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_BUSFAULTACT\_Pos\ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00758\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_BUSFAULTACT\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_SHCSR\_BUSFAULTACT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00760\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_MEMFAULTACT\_Pos\ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00761\ \textcolor{preprocessor}{\#define\ SCB\_SHCSR\_MEMFAULTACT\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ }\textcolor{comment}{/*<<\ SCB\_SHCSR\_MEMFAULTACT\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00763\ \textcolor{comment}{/*\ SCB\ Configurable\ Fault\ Status\ Register\ Definitions\ */}}
\DoxyCodeLine{00764\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_USGFAULTSR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00765\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_USGFAULTSR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ SCB\_CFSR\_USGFAULTSR\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00767\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_BUSFAULTSR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00768\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_BUSFAULTSR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ SCB\_CFSR\_BUSFAULTSR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00770\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_MEMFAULTSR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00771\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_MEMFAULTSR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ }\textcolor{comment}{/*<<\ SCB\_CFSR\_MEMFAULTSR\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00773\ \textcolor{comment}{/*\ MemManage\ Fault\ Status\ Register\ (part\ of\ SCB\ Configurable\ Fault\ Status\ Register)\ */}}
\DoxyCodeLine{00774\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_MMARVALID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (SCB\_CFSR\_MEMFAULTSR\_Pos\ +\ 7U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00775\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_MMARVALID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_CFSR\_MMARVALID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00777\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_MLSPERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SCB\_CFSR\_MEMFAULTSR\_Pos\ +\ 5U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00778\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_MLSPERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_CFSR\_MLSPERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00780\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_MSTKERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SCB\_CFSR\_MEMFAULTSR\_Pos\ +\ 4U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00781\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_MSTKERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_CFSR\_MSTKERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00783\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_MUNSTKERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (SCB\_CFSR\_MEMFAULTSR\_Pos\ +\ 3U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00784\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_MUNSTKERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_CFSR\_MUNSTKERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00786\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_DACCVIOL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SCB\_CFSR\_MEMFAULTSR\_Pos\ +\ 1U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00787\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_DACCVIOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_CFSR\_DACCVIOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00789\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_IACCVIOL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SCB\_CFSR\_MEMFAULTSR\_Pos\ +\ 0U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00790\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_IACCVIOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ }\textcolor{comment}{/*<<\ SCB\_CFSR\_IACCVIOL\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00792\ \textcolor{comment}{/*\ BusFault\ Status\ Register\ (part\ of\ SCB\ Configurable\ Fault\ Status\ Register)\ */}}
\DoxyCodeLine{00793\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_BFARVALID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (SCB\_CFSR\_BUSFAULTSR\_Pos\ +\ 7U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00794\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_BFARVALID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_CFSR\_BFARVALID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00796\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_LSPERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SCB\_CFSR\_BUSFAULTSR\_Pos\ +\ 5U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00797\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_LSPERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_CFSR\_LSPERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00799\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_STKERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SCB\_CFSR\_BUSFAULTSR\_Pos\ +\ 4U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00800\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_STKERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_CFSR\_STKERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00802\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_UNSTKERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (SCB\_CFSR\_BUSFAULTSR\_Pos\ +\ 3U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00803\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_UNSTKERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_CFSR\_UNSTKERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00805\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_IMPRECISERR\_Pos\ \ \ \ \ \ \ \ \ \ (SCB\_CFSR\_BUSFAULTSR\_Pos\ +\ 2U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00806\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_IMPRECISERR\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_CFSR\_IMPRECISERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00808\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_PRECISERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (SCB\_CFSR\_BUSFAULTSR\_Pos\ +\ 1U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00809\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_PRECISERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_CFSR\_PRECISERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00811\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_IBUSERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SCB\_CFSR\_BUSFAULTSR\_Pos\ +\ 0U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00812\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_IBUSERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_CFSR\_IBUSERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00814\ \textcolor{comment}{/*\ UsageFault\ Status\ Register\ (part\ of\ SCB\ Configurable\ Fault\ Status\ Register)\ */}}
\DoxyCodeLine{00815\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_DIVBYZERO\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (SCB\_CFSR\_USGFAULTSR\_Pos\ +\ 9U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00816\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_DIVBYZERO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_CFSR\_DIVBYZERO\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00818\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_UNALIGNED\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (SCB\_CFSR\_USGFAULTSR\_Pos\ +\ 8U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00819\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_UNALIGNED\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_CFSR\_UNALIGNED\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00821\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_STKOF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SCB\_CFSR\_USGFAULTSR\_Pos\ +\ 4U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00822\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_STKOF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_CFSR\_STKOF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00824\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_NOCP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SCB\_CFSR\_USGFAULTSR\_Pos\ +\ 3U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00825\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_NOCP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_CFSR\_NOCP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00827\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_INVPC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SCB\_CFSR\_USGFAULTSR\_Pos\ +\ 2U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00828\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_INVPC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_CFSR\_INVPC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00830\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_INVSTATE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (SCB\_CFSR\_USGFAULTSR\_Pos\ +\ 1U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00831\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_INVSTATE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_CFSR\_INVSTATE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00833\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_UNDEFINSTR\_Pos\ \ \ \ \ \ \ \ \ \ \ (SCB\_CFSR\_USGFAULTSR\_Pos\ +\ 0U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00834\ \textcolor{preprocessor}{\#define\ SCB\_CFSR\_UNDEFINSTR\_Msk\ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_CFSR\_UNDEFINSTR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00836\ \textcolor{comment}{/*\ SCB\ Hard\ Fault\ Status\ Register\ Definitions\ */}}
\DoxyCodeLine{00837\ \textcolor{preprocessor}{\#define\ SCB\_HFSR\_DEBUGEVT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 31U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00838\ \textcolor{preprocessor}{\#define\ SCB\_HFSR\_DEBUGEVT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_HFSR\_DEBUGEVT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00840\ \textcolor{preprocessor}{\#define\ SCB\_HFSR\_FORCED\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 30U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00841\ \textcolor{preprocessor}{\#define\ SCB\_HFSR\_FORCED\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_HFSR\_FORCED\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00843\ \textcolor{preprocessor}{\#define\ SCB\_HFSR\_VECTTBL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00844\ \textcolor{preprocessor}{\#define\ SCB\_HFSR\_VECTTBL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_HFSR\_VECTTBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00846\ \textcolor{comment}{/*\ SCB\ Debug\ Fault\ Status\ Register\ Definitions\ */}}
\DoxyCodeLine{00847\ \textcolor{preprocessor}{\#define\ SCB\_DFSR\_PMU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 5U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00848\ \textcolor{preprocessor}{\#define\ SCB\_DFSR\_PMU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_DFSR\_PMU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00850\ \textcolor{preprocessor}{\#define\ SCB\_DFSR\_EXTERNAL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00851\ \textcolor{preprocessor}{\#define\ SCB\_DFSR\_EXTERNAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_DFSR\_EXTERNAL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00853\ \textcolor{preprocessor}{\#define\ SCB\_DFSR\_VCATCH\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00854\ \textcolor{preprocessor}{\#define\ SCB\_DFSR\_VCATCH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_DFSR\_VCATCH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00856\ \textcolor{preprocessor}{\#define\ SCB\_DFSR\_DWTTRAP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00857\ \textcolor{preprocessor}{\#define\ SCB\_DFSR\_DWTTRAP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_DFSR\_DWTTRAP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00859\ \textcolor{preprocessor}{\#define\ SCB\_DFSR\_BKPT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00860\ \textcolor{preprocessor}{\#define\ SCB\_DFSR\_BKPT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_DFSR\_BKPT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00862\ \textcolor{preprocessor}{\#define\ SCB\_DFSR\_HALTED\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00863\ \textcolor{preprocessor}{\#define\ SCB\_DFSR\_HALTED\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ }\textcolor{comment}{/*<<\ SCB\_DFSR\_HALTED\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00865\ \textcolor{comment}{/*\ SCB\ Non-\/Secure\ Access\ Control\ Register\ Definitions\ */}}
\DoxyCodeLine{00866\ \textcolor{preprocessor}{\#define\ SCB\_NSACR\_CP11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 11U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00867\ \textcolor{preprocessor}{\#define\ SCB\_NSACR\_CP11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_NSACR\_CP11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00869\ \textcolor{preprocessor}{\#define\ SCB\_NSACR\_CP10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 10U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00870\ \textcolor{preprocessor}{\#define\ SCB\_NSACR\_CP10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_NSACR\_CP10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00872\ \textcolor{preprocessor}{\#define\ SCB\_NSACR\_CP7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 7U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00873\ \textcolor{preprocessor}{\#define\ SCB\_NSACR\_CP7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_NSACR\_CP7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00875\ \textcolor{preprocessor}{\#define\ SCB\_NSACR\_CP6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 6U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00876\ \textcolor{preprocessor}{\#define\ SCB\_NSACR\_CP6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_NSACR\_CP6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00878\ \textcolor{preprocessor}{\#define\ SCB\_NSACR\_CP5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 5U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00879\ \textcolor{preprocessor}{\#define\ SCB\_NSACR\_CP5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_NSACR\_CP5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00881\ \textcolor{preprocessor}{\#define\ SCB\_NSACR\_CP4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00882\ \textcolor{preprocessor}{\#define\ SCB\_NSACR\_CP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_NSACR\_CP4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00884\ \textcolor{preprocessor}{\#define\ SCB\_NSACR\_CP3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00885\ \textcolor{preprocessor}{\#define\ SCB\_NSACR\_CP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_NSACR\_CP3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00887\ \textcolor{preprocessor}{\#define\ SCB\_NSACR\_CP2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00888\ \textcolor{preprocessor}{\#define\ SCB\_NSACR\_CP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_NSACR\_CP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00890\ \textcolor{preprocessor}{\#define\ SCB\_NSACR\_CP1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00891\ \textcolor{preprocessor}{\#define\ SCB\_NSACR\_CP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_NSACR\_CP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00893\ \textcolor{preprocessor}{\#define\ SCB\_NSACR\_CP0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00894\ \textcolor{preprocessor}{\#define\ SCB\_NSACR\_CP0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ }\textcolor{comment}{/*<<\ SCB\_NSACR\_CP0\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00896\ \textcolor{comment}{/*\ SCB\ Debug\ Feature\ Register\ 0\ Definitions\ */}}
\DoxyCodeLine{00897\ \textcolor{preprocessor}{\#define\ SCB\_ID\_DFR\_UDE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 28U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00898\ \textcolor{preprocessor}{\#define\ SCB\_ID\_DFR\_UDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SCB\_ID\_DFR\_UDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00900\ \textcolor{preprocessor}{\#define\ SCB\_ID\_DFR\_MProfDbg\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 20U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00901\ \textcolor{preprocessor}{\#define\ SCB\_ID\_DFR\_MProfDbg\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SCB\_ID\_DFR\_MProfDbg\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00903\ \textcolor{comment}{/*\ SCB\ Cache\ Level\ ID\ Register\ Definitions\ */}}
\DoxyCodeLine{00904\ \textcolor{preprocessor}{\#define\ SCB\_CLIDR\_LOUU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 27U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00905\ \textcolor{preprocessor}{\#define\ SCB\_CLIDR\_LOUU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7UL\ <<\ SCB\_CLIDR\_LOUU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00907\ \textcolor{preprocessor}{\#define\ SCB\_CLIDR\_LOC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 24U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00908\ \textcolor{preprocessor}{\#define\ SCB\_CLIDR\_LOC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7UL\ <<\ SCB\_CLIDR\_LOC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00910\ \textcolor{comment}{/*\ SCB\ Cache\ Type\ Register\ Definitions\ */}}
\DoxyCodeLine{00911\ \textcolor{preprocessor}{\#define\ SCB\_CTR\_FORMAT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 29U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00912\ \textcolor{preprocessor}{\#define\ SCB\_CTR\_FORMAT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7UL\ <<\ SCB\_CTR\_FORMAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00914\ \textcolor{preprocessor}{\#define\ SCB\_CTR\_CWG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 24U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00915\ \textcolor{preprocessor}{\#define\ SCB\_CTR\_CWG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SCB\_CTR\_CWG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00917\ \textcolor{preprocessor}{\#define\ SCB\_CTR\_ERG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 20U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00918\ \textcolor{preprocessor}{\#define\ SCB\_CTR\_ERG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SCB\_CTR\_ERG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00920\ \textcolor{preprocessor}{\#define\ SCB\_CTR\_DMINLINE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00921\ \textcolor{preprocessor}{\#define\ SCB\_CTR\_DMINLINE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SCB\_CTR\_DMINLINE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00923\ \textcolor{preprocessor}{\#define\ SCB\_CTR\_IMINLINE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00924\ \textcolor{preprocessor}{\#define\ SCB\_CTR\_IMINLINE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ }\textcolor{comment}{/*<<\ SCB\_CTR\_IMINLINE\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00926\ \textcolor{comment}{/*\ SCB\ Cache\ Size\ ID\ Register\ Definitions\ */}}
\DoxyCodeLine{00927\ \textcolor{preprocessor}{\#define\ SCB\_CCSIDR\_WT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 31U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00928\ \textcolor{preprocessor}{\#define\ SCB\_CCSIDR\_WT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_CCSIDR\_WT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00930\ \textcolor{preprocessor}{\#define\ SCB\_CCSIDR\_WB\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 30U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00931\ \textcolor{preprocessor}{\#define\ SCB\_CCSIDR\_WB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_CCSIDR\_WB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00933\ \textcolor{preprocessor}{\#define\ SCB\_CCSIDR\_RA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 29U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00934\ \textcolor{preprocessor}{\#define\ SCB\_CCSIDR\_RA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_CCSIDR\_RA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00936\ \textcolor{preprocessor}{\#define\ SCB\_CCSIDR\_WA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 28U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00937\ \textcolor{preprocessor}{\#define\ SCB\_CCSIDR\_WA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_CCSIDR\_WA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00939\ \textcolor{preprocessor}{\#define\ SCB\_CCSIDR\_NUMSETS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 13U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00940\ \textcolor{preprocessor}{\#define\ SCB\_CCSIDR\_NUMSETS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ SCB\_CCSIDR\_NUMSETS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00942\ \textcolor{preprocessor}{\#define\ SCB\_CCSIDR\_ASSOCIATIVITY\_Pos\ \ \ \ \ \ \ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00943\ \textcolor{preprocessor}{\#define\ SCB\_CCSIDR\_ASSOCIATIVITY\_Msk\ \ \ \ \ \ \ (0x3FFUL\ <<\ SCB\_CCSIDR\_ASSOCIATIVITY\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{00945\ \textcolor{preprocessor}{\#define\ SCB\_CCSIDR\_LINESIZE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00946\ \textcolor{preprocessor}{\#define\ SCB\_CCSIDR\_LINESIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (7UL\ }\textcolor{comment}{/*<<\ SCB\_CCSIDR\_LINESIZE\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00948\ \textcolor{comment}{/*\ SCB\ Cache\ Size\ Selection\ Register\ Definitions\ */}}
\DoxyCodeLine{00949\ \textcolor{preprocessor}{\#define\ SCB\_CSSELR\_LEVEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00950\ \textcolor{preprocessor}{\#define\ SCB\_CSSELR\_LEVEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7UL\ <<\ SCB\_CSSELR\_LEVEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00952\ \textcolor{preprocessor}{\#define\ SCB\_CSSELR\_IND\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00953\ \textcolor{preprocessor}{\#define\ SCB\_CSSELR\_IND\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ }\textcolor{comment}{/*<<\ SCB\_CSSELR\_IND\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00955\ \textcolor{comment}{/*\ SCB\ Software\ Triggered\ Interrupt\ Register\ Definitions\ */}}
\DoxyCodeLine{00956\ \textcolor{preprocessor}{\#define\ SCB\_STIR\_INTID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00957\ \textcolor{preprocessor}{\#define\ SCB\_STIR\_INTID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ }\textcolor{comment}{/*<<\ SCB\_STIR\_INTID\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00959\ \textcolor{comment}{/*\ SCB\ RAS\ Fault\ Status\ Register\ Definitions\ */}}
\DoxyCodeLine{00960\ \textcolor{preprocessor}{\#define\ SCB\_RFSR\_V\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 31U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00961\ \textcolor{preprocessor}{\#define\ SCB\_RFSR\_V\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SCB\_RFSR\_V\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00963\ \textcolor{preprocessor}{\#define\ SCB\_RFSR\_IS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00964\ \textcolor{preprocessor}{\#define\ SCB\_RFSR\_IS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ SCB\_RFSR\_IS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00966\ \textcolor{preprocessor}{\#define\ SCB\_RFSR\_UET\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00967\ \textcolor{preprocessor}{\#define\ SCB\_RFSR\_UET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3UL\ }\textcolor{comment}{/*<<\ SCB\_RFSR\_UET\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00969\ \textcolor{comment}{/*\ SCB\ D-\/Cache\ Invalidate\ by\ Set-\/way\ Register\ Definitions\ */}}
\DoxyCodeLine{00970\ \textcolor{preprocessor}{\#define\ SCB\_DCISW\_WAY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 30U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00971\ \textcolor{preprocessor}{\#define\ SCB\_DCISW\_WAY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3UL\ <<\ SCB\_DCISW\_WAY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00973\ \textcolor{preprocessor}{\#define\ SCB\_DCISW\_SET\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 5U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00974\ \textcolor{preprocessor}{\#define\ SCB\_DCISW\_SET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ <<\ SCB\_DCISW\_SET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00976\ \textcolor{comment}{/*\ SCB\ D-\/Cache\ Clean\ by\ Set-\/way\ Register\ Definitions\ */}}
\DoxyCodeLine{00977\ \textcolor{preprocessor}{\#define\ SCB\_DCCSW\_WAY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 30U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00978\ \textcolor{preprocessor}{\#define\ SCB\_DCCSW\_WAY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3UL\ <<\ SCB\_DCCSW\_WAY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00980\ \textcolor{preprocessor}{\#define\ SCB\_DCCSW\_SET\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 5U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00981\ \textcolor{preprocessor}{\#define\ SCB\_DCCSW\_SET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ <<\ SCB\_DCCSW\_SET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00983\ \textcolor{comment}{/*\ SCB\ D-\/Cache\ Clean\ and\ Invalidate\ by\ Set-\/way\ Register\ Definitions\ */}}
\DoxyCodeLine{00984\ \textcolor{preprocessor}{\#define\ SCB\_DCCISW\_WAY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 30U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00985\ \textcolor{preprocessor}{\#define\ SCB\_DCCISW\_WAY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3UL\ <<\ SCB\_DCCISW\_WAY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00987\ \textcolor{preprocessor}{\#define\ SCB\_DCCISW\_SET\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 5U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00988\ \textcolor{preprocessor}{\#define\ SCB\_DCCISW\_SET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ <<\ SCB\_DCCISW\_SET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01003\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{01004\ \{}
\DoxyCodeLine{01005\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED0[1U];}
\DoxyCodeLine{01006\ \ \ \_\_IM\ \ uint32\_t\ ICTR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01007\ \ \ \_\_IOM\ uint32\_t\ ACTLR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01008\ \ \ \_\_IOM\ uint32\_t\ CPPWR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01009\ \}\ \mbox{\hyperlink{struct_i_c_b___type}{ICB\_Type}};}
\DoxyCodeLine{01010\ }
\DoxyCodeLine{01011\ \textcolor{comment}{/*\ Auxiliary\ Control\ Register\ Definitions\ */}}
\DoxyCodeLine{01012\ \textcolor{preprocessor}{\#define\ ICB\_ACTLR\_DISCRITAXIRUW\_Pos\ \ \ \ \ 27U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01013\ \textcolor{preprocessor}{\#define\ ICB\_ACTLR\_DISCRITAXIRUW\_Msk\ \ \ \ \ (1UL\ <<\ ICB\_ACTLR\_DISCRITAXIRUW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01015\ \textcolor{preprocessor}{\#define\ ICB\_ACTLR\_DISDI\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01016\ \textcolor{preprocessor}{\#define\ ICB\_ACTLR\_DISDI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (3UL\ <<\ ICB\_ACTLR\_DISDI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01018\ \textcolor{preprocessor}{\#define\ ICB\_ACTLR\_DISCRITAXIRUR\_Pos\ \ \ \ \ 15U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01019\ \textcolor{preprocessor}{\#define\ ICB\_ACTLR\_DISCRITAXIRUR\_Msk\ \ \ \ \ (1UL\ <<\ ICB\_ACTLR\_DISCRITAXIRUR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01021\ \textcolor{preprocessor}{\#define\ ICB\_ACTLR\_EVENTBUSEN\_Pos\ \ \ \ \ \ \ \ 14U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01022\ \textcolor{preprocessor}{\#define\ ICB\_ACTLR\_EVENTBUSEN\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ ICB\_ACTLR\_EVENTBUSEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01024\ \textcolor{preprocessor}{\#define\ ICB\_ACTLR\_EVENTBUSEN\_S\_Pos\ \ \ \ \ \ 13U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01025\ \textcolor{preprocessor}{\#define\ ICB\_ACTLR\_EVENTBUSEN\_S\_Msk\ \ \ \ \ \ (1UL\ <<\ ICB\_ACTLR\_EVENTBUSEN\_S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01027\ \textcolor{preprocessor}{\#define\ ICB\_ACTLR\_DISITMATBFLUSH\_Pos\ \ \ \ 12U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01028\ \textcolor{preprocessor}{\#define\ ICB\_ACTLR\_DISITMATBFLUSH\_Msk\ \ \ \ (1UL\ <<\ ICB\_ACTLR\_DISITMATBFLUSH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01030\ \textcolor{preprocessor}{\#define\ ICB\_ACTLR\_DISNWAMODE\_Pos\ \ \ \ \ \ \ \ 11U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01031\ \textcolor{preprocessor}{\#define\ ICB\_ACTLR\_DISNWAMODE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ ICB\_ACTLR\_DISNWAMODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01033\ \textcolor{preprocessor}{\#define\ ICB\_ACTLR\_FPEXCODIS\_Pos\ \ \ \ \ \ \ \ \ 10U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01034\ \textcolor{preprocessor}{\#define\ ICB\_ACTLR\_FPEXCODIS\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ ICB\_ACTLR\_FPEXCODIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01036\ \textcolor{preprocessor}{\#define\ ICB\_ACTLR\_DISOLAP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 7U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01037\ \textcolor{preprocessor}{\#define\ ICB\_ACTLR\_DISOLAP\_Msk\ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ ICB\_ACTLR\_DISOLAP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01039\ \textcolor{preprocessor}{\#define\ ICB\_ACTLR\_DISOLAPS\_Pos\ \ \ \ \ \ \ \ \ \ \ 6U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01040\ \textcolor{preprocessor}{\#define\ ICB\_ACTLR\_DISOLAPS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ ICB\_ACTLR\_DISOLAPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01042\ \textcolor{preprocessor}{\#define\ ICB\_ACTLR\_DISLOBR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 5U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01043\ \textcolor{preprocessor}{\#define\ ICB\_ACTLR\_DISLOBR\_Msk\ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ ICB\_ACTLR\_DISLOBR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01045\ \textcolor{preprocessor}{\#define\ ICB\_ACTLR\_DISLO\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01046\ \textcolor{preprocessor}{\#define\ ICB\_ACTLR\_DISLO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ ICB\_ACTLR\_DISLO\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01048\ \textcolor{preprocessor}{\#define\ ICB\_ACTLR\_DISLOLEP\_Pos\ \ \ \ \ \ \ \ \ \ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01049\ \textcolor{preprocessor}{\#define\ ICB\_ACTLR\_DISLOLEP\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ ICB\_ACTLR\_DISLOLEP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01051\ \textcolor{preprocessor}{\#define\ ICB\_ACTLR\_DISFOLD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01052\ \textcolor{preprocessor}{\#define\ ICB\_ACTLR\_DISFOLD\_Msk\ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ ICB\_ACTLR\_DISFOLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01054\ \textcolor{comment}{/*\ Interrupt\ Controller\ Type\ Register\ Definitions\ */}}
\DoxyCodeLine{01055\ \textcolor{preprocessor}{\#define\ ICB\_ICTR\_INTLINESNUM\_Pos\ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01056\ \textcolor{preprocessor}{\#define\ ICB\_ICTR\_INTLINESNUM\_Msk\ \ \ \ \ \ \ \ (0xFUL\ }\textcolor{comment}{/*<<\ ICB\_ICTR\_INTLINESNUM\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01071\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{01072\ \{}
\DoxyCodeLine{01073\ \ \ \_\_IOM\ uint32\_t\ CTRL;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01074\ \ \ \_\_IOM\ uint32\_t\ LOAD;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01075\ \ \ \_\_IOM\ uint32\_t\ VAL;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01076\ \ \ \_\_IM\ \ uint32\_t\ CALIB;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01077\ \}\ \mbox{\hyperlink{struct_sys_tick___type}{SysTick\_Type}};}
\DoxyCodeLine{01078\ }
\DoxyCodeLine{01079\ \textcolor{comment}{/*\ SysTick\ Control\ /\ Status\ Register\ Definitions\ */}}
\DoxyCodeLine{01080\ \textcolor{preprocessor}{\#define\ SysTick\_CTRL\_COUNTFLAG\_Pos\ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01081\ \textcolor{preprocessor}{\#define\ SysTick\_CTRL\_COUNTFLAG\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ SysTick\_CTRL\_COUNTFLAG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01083\ \textcolor{preprocessor}{\#define\ SysTick\_CTRL\_CLKSOURCE\_Pos\ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01084\ \textcolor{preprocessor}{\#define\ SysTick\_CTRL\_CLKSOURCE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ SysTick\_CTRL\_CLKSOURCE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01086\ \textcolor{preprocessor}{\#define\ SysTick\_CTRL\_TICKINT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01087\ \textcolor{preprocessor}{\#define\ SysTick\_CTRL\_TICKINT\_Msk\ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SysTick\_CTRL\_TICKINT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01089\ \textcolor{preprocessor}{\#define\ SysTick\_CTRL\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01090\ \textcolor{preprocessor}{\#define\ SysTick\_CTRL\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (1UL\ }\textcolor{comment}{/*<<\ SysTick\_CTRL\_ENABLE\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01092\ \textcolor{comment}{/*\ SysTick\ Reload\ Register\ Definitions\ */}}
\DoxyCodeLine{01093\ \textcolor{preprocessor}{\#define\ SysTick\_LOAD\_RELOAD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01094\ \textcolor{preprocessor}{\#define\ SysTick\_LOAD\_RELOAD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFUL\ }\textcolor{comment}{/*<<\ SysTick\_LOAD\_RELOAD\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ }}
\DoxyCodeLine{01096\ \textcolor{comment}{/*\ SysTick\ Current\ Register\ Definitions\ */}}
\DoxyCodeLine{01097\ \textcolor{preprocessor}{\#define\ SysTick\_VAL\_CURRENT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01098\ \textcolor{preprocessor}{\#define\ SysTick\_VAL\_CURRENT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFUL\ }\textcolor{comment}{/*<<\ SysTick\_VAL\_CURRENT\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ }}
\DoxyCodeLine{01100\ \textcolor{comment}{/*\ SysTick\ Calibration\ Register\ Definitions\ */}}
\DoxyCodeLine{01101\ \textcolor{preprocessor}{\#define\ SysTick\_CALIB\_NOREF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 31U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01102\ \textcolor{preprocessor}{\#define\ SysTick\_CALIB\_NOREF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SysTick\_CALIB\_NOREF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01104\ \textcolor{preprocessor}{\#define\ SysTick\_CALIB\_SKEW\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 30U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01105\ \textcolor{preprocessor}{\#define\ SysTick\_CALIB\_SKEW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SysTick\_CALIB\_SKEW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01107\ \textcolor{preprocessor}{\#define\ SysTick\_CALIB\_TENMS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01108\ \textcolor{preprocessor}{\#define\ SysTick\_CALIB\_TENMS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFUL\ }\textcolor{comment}{/*<<\ SysTick\_CALIB\_TENMS\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ }}
\DoxyCodeLine{01123\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{01124\ \{}
\DoxyCodeLine{01125\ \ \ \_\_OM\ \ \textcolor{keyword}{union}}
\DoxyCodeLine{01126\ \ \ \{}
\DoxyCodeLine{01127\ \ \ \ \ \_\_OM\ \ uint8\_t\ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}{u8}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01128\ \ \ \ \ \_\_OM\ \ uint16\_t\ \ \ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}{u16}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01129\ \ \ \ \ \_\_OM\ \ uint32\_t\ \ \ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}{u32}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01130\ \ \ \}\ \ PORT\ [32U];\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01131\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED0[864U];}
\DoxyCodeLine{01132\ \ \ \_\_IOM\ uint32\_t\ TER;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01133\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED1[15U];}
\DoxyCodeLine{01134\ \ \ \_\_IOM\ uint32\_t\ TPR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01135\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED2[15U];}
\DoxyCodeLine{01136\ \ \ \_\_IOM\ uint32\_t\ TCR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01137\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED3[32U];}
\DoxyCodeLine{01138\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED4[43U];}
\DoxyCodeLine{01139\ \ \ \_\_OM\ \ uint32\_t\ LAR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01140\ \ \ \_\_IM\ \ uint32\_t\ LSR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01141\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED5[1U];}
\DoxyCodeLine{01142\ \ \ \_\_IM\ \ uint32\_t\ DEVARCH;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01143\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED6[3U];}
\DoxyCodeLine{01144\ \ \ \_\_IM\ \ uint32\_t\ DEVTYPE;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01145\ \ \ \_\_IM\ \ uint32\_t\ PID4;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01146\ \ \ \_\_IM\ \ uint32\_t\ PID5;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01147\ \ \ \_\_IM\ \ uint32\_t\ PID6;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01148\ \ \ \_\_IM\ \ uint32\_t\ PID7;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01149\ \ \ \_\_IM\ \ uint32\_t\ PID0;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01150\ \ \ \_\_IM\ \ uint32\_t\ PID1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01151\ \ \ \_\_IM\ \ uint32\_t\ PID2;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01152\ \ \ \_\_IM\ \ uint32\_t\ PID3;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01153\ \ \ \_\_IM\ \ uint32\_t\ CID0;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01154\ \ \ \_\_IM\ \ uint32\_t\ CID1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01155\ \ \ \_\_IM\ \ uint32\_t\ CID2;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01156\ \ \ \_\_IM\ \ uint32\_t\ CID3;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01157\ \}\ \mbox{\hyperlink{struct_i_t_m___type}{ITM\_Type}};}
\DoxyCodeLine{01158\ }
\DoxyCodeLine{01159\ \textcolor{comment}{/*\ ITM\ Stimulus\ Port\ Register\ Definitions\ */}}
\DoxyCodeLine{01160\ \textcolor{preprocessor}{\#define\ ITM\_STIM\_DISABLED\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01161\ \textcolor{preprocessor}{\#define\ ITM\_STIM\_DISABLED\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ITM\_STIM\_DISABLED\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01163\ \textcolor{preprocessor}{\#define\ ITM\_STIM\_FIFOREADY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01164\ \textcolor{preprocessor}{\#define\ ITM\_STIM\_FIFOREADY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ }\textcolor{comment}{/*<<\ ITM\_STIM\_FIFOREADY\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01166\ \textcolor{comment}{/*\ ITM\ Trace\ Privilege\ Register\ Definitions\ */}}
\DoxyCodeLine{01167\ \textcolor{preprocessor}{\#define\ ITM\_TPR\_PRIVMASK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01168\ \textcolor{preprocessor}{\#define\ ITM\_TPR\_PRIVMASK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ }\textcolor{comment}{/*<<\ ITM\_TPR\_PRIVMASK\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01170\ \textcolor{comment}{/*\ ITM\ Trace\ Control\ Register\ Definitions\ */}}
\DoxyCodeLine{01171\ \textcolor{preprocessor}{\#define\ ITM\_TCR\_BUSY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 23U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01172\ \textcolor{preprocessor}{\#define\ ITM\_TCR\_BUSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ ITM\_TCR\_BUSY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01174\ \textcolor{preprocessor}{\#define\ ITM\_TCR\_TRACEBUSID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01175\ \textcolor{preprocessor}{\#define\ ITM\_TCR\_TRACEBUSID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ ITM\_TCR\_TRACEBUSID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01177\ \textcolor{preprocessor}{\#define\ ITM\_TCR\_GTSFREQ\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 10U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01178\ \textcolor{preprocessor}{\#define\ ITM\_TCR\_GTSFREQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3UL\ <<\ ITM\_TCR\_GTSFREQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01180\ \textcolor{preprocessor}{\#define\ ITM\_TCR\_TSPRESCALE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01181\ \textcolor{preprocessor}{\#define\ ITM\_TCR\_TSPRESCALE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (3UL\ <<\ ITM\_TCR\_TSPRESCALE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01183\ \textcolor{preprocessor}{\#define\ ITM\_TCR\_STALLENA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 5U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01184\ \textcolor{preprocessor}{\#define\ ITM\_TCR\_STALLENA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ ITM\_TCR\_STALLENA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01186\ \textcolor{preprocessor}{\#define\ ITM\_TCR\_SWOENA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01187\ \textcolor{preprocessor}{\#define\ ITM\_TCR\_SWOENA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ ITM\_TCR\_SWOENA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01189\ \textcolor{preprocessor}{\#define\ ITM\_TCR\_DWTENA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01190\ \textcolor{preprocessor}{\#define\ ITM\_TCR\_DWTENA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ ITM\_TCR\_DWTENA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01192\ \textcolor{preprocessor}{\#define\ ITM\_TCR\_SYNCENA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01193\ \textcolor{preprocessor}{\#define\ ITM\_TCR\_SYNCENA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ ITM\_TCR\_SYNCENA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01195\ \textcolor{preprocessor}{\#define\ ITM\_TCR\_TSENA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01196\ \textcolor{preprocessor}{\#define\ ITM\_TCR\_TSENA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ ITM\_TCR\_TSENA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01198\ \textcolor{preprocessor}{\#define\ ITM\_TCR\_ITMENA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01199\ \textcolor{preprocessor}{\#define\ ITM\_TCR\_ITMENA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ }\textcolor{comment}{/*<<\ ITM\_TCR\_ITMENA\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01201\ \textcolor{comment}{/*\ ITM\ Lock\ Status\ Register\ Definitions\ */}}
\DoxyCodeLine{01202\ \textcolor{preprocessor}{\#define\ ITM\_LSR\_ByteAcc\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01203\ \textcolor{preprocessor}{\#define\ ITM\_LSR\_ByteAcc\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ ITM\_LSR\_ByteAcc\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01205\ \textcolor{preprocessor}{\#define\ ITM\_LSR\_Access\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01206\ \textcolor{preprocessor}{\#define\ ITM\_LSR\_Access\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ ITM\_LSR\_Access\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01208\ \textcolor{preprocessor}{\#define\ ITM\_LSR\_Present\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01209\ \textcolor{preprocessor}{\#define\ ITM\_LSR\_Present\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ }\textcolor{comment}{/*<<\ ITM\_LSR\_Present\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ end\ of\ group\ CMSIS\_ITM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01212\ }
\DoxyCodeLine{01213\ }
\DoxyCodeLine{01224\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{01225\ \{}
\DoxyCodeLine{01226\ \ \ \_\_IOM\ uint32\_t\ CTRL;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01227\ \ \ \_\_IOM\ uint32\_t\ CYCCNT;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01228\ \ \ \_\_IOM\ uint32\_t\ CPICNT;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01229\ \ \ \_\_IOM\ uint32\_t\ EXCCNT;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01230\ \ \ \_\_IOM\ uint32\_t\ SLEEPCNT;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01231\ \ \ \_\_IOM\ uint32\_t\ LSUCNT;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01232\ \ \ \_\_IOM\ uint32\_t\ FOLDCNT;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01233\ \ \ \_\_IM\ \ uint32\_t\ PCSR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01234\ \ \ \_\_IOM\ uint32\_t\ COMP0;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01235\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED1[1U];}
\DoxyCodeLine{01236\ \ \ \_\_IOM\ uint32\_t\ FUNCTION0;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01237\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED2[1U];}
\DoxyCodeLine{01238\ \ \ \_\_IOM\ uint32\_t\ COMP1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01239\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED3[1U];}
\DoxyCodeLine{01240\ \ \ \_\_IOM\ uint32\_t\ FUNCTION1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01241\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED4[1U];}
\DoxyCodeLine{01242\ \ \ \_\_IOM\ uint32\_t\ COMP2;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01243\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED5[1U];}
\DoxyCodeLine{01244\ \ \ \_\_IOM\ uint32\_t\ FUNCTION2;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01245\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED6[1U];}
\DoxyCodeLine{01246\ \ \ \_\_IOM\ uint32\_t\ COMP3;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01247\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED7[1U];}
\DoxyCodeLine{01248\ \ \ \_\_IOM\ uint32\_t\ FUNCTION3;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01249\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED8[1U];}
\DoxyCodeLine{01250\ \ \ \_\_IOM\ uint32\_t\ COMP4;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01251\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED9[1U];}
\DoxyCodeLine{01252\ \ \ \_\_IOM\ uint32\_t\ FUNCTION4;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01253\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED10[1U];}
\DoxyCodeLine{01254\ \ \ \_\_IOM\ uint32\_t\ COMP5;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01255\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED11[1U];}
\DoxyCodeLine{01256\ \ \ \_\_IOM\ uint32\_t\ FUNCTION5;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01257\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED12[1U];}
\DoxyCodeLine{01258\ \ \ \_\_IOM\ uint32\_t\ COMP6;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01259\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED13[1U];}
\DoxyCodeLine{01260\ \ \ \_\_IOM\ uint32\_t\ FUNCTION6;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01261\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED14[1U];}
\DoxyCodeLine{01262\ \ \ \_\_IOM\ uint32\_t\ COMP7;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01263\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED15[1U];}
\DoxyCodeLine{01264\ \ \ \_\_IOM\ uint32\_t\ FUNCTION7;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01265\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED16[1U];}
\DoxyCodeLine{01266\ \ \ \_\_IOM\ uint32\_t\ COMP8;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01267\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED17[1U];}
\DoxyCodeLine{01268\ \ \ \_\_IOM\ uint32\_t\ FUNCTION8;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01269\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED18[1U];}
\DoxyCodeLine{01270\ \ \ \_\_IOM\ uint32\_t\ COMP9;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01271\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED19[1U];}
\DoxyCodeLine{01272\ \ \ \_\_IOM\ uint32\_t\ FUNCTION9;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01273\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED20[1U];}
\DoxyCodeLine{01274\ \ \ \_\_IOM\ uint32\_t\ COMP10;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01275\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED21[1U];}
\DoxyCodeLine{01276\ \ \ \_\_IOM\ uint32\_t\ FUNCTION10;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01277\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED22[1U];}
\DoxyCodeLine{01278\ \ \ \_\_IOM\ uint32\_t\ COMP11;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01279\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED23[1U];}
\DoxyCodeLine{01280\ \ \ \_\_IOM\ uint32\_t\ FUNCTION11;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01281\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED24[1U];}
\DoxyCodeLine{01282\ \ \ \_\_IOM\ uint32\_t\ COMP12;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01283\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED25[1U];}
\DoxyCodeLine{01284\ \ \ \_\_IOM\ uint32\_t\ FUNCTION12;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01285\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED26[1U];}
\DoxyCodeLine{01286\ \ \ \_\_IOM\ uint32\_t\ COMP13;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01287\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED27[1U];}
\DoxyCodeLine{01288\ \ \ \_\_IOM\ uint32\_t\ FUNCTION13;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01289\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED28[1U];}
\DoxyCodeLine{01290\ \ \ \_\_IOM\ uint32\_t\ COMP14;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01291\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED29[1U];}
\DoxyCodeLine{01292\ \ \ \_\_IOM\ uint32\_t\ FUNCTION14;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01293\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED30[1U];}
\DoxyCodeLine{01294\ \ \ \_\_IOM\ uint32\_t\ COMP15;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01295\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED31[1U];}
\DoxyCodeLine{01296\ \ \ \_\_IOM\ uint32\_t\ FUNCTION15;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01297\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED32[934U];}
\DoxyCodeLine{01298\ \ \ \_\_IM\ \ uint32\_t\ LSR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01299\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED33[1U];}
\DoxyCodeLine{01300\ \ \ \_\_IM\ \ uint32\_t\ DEVARCH;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01301\ \}\ \mbox{\hyperlink{struct_d_w_t___type}{DWT\_Type}};}
\DoxyCodeLine{01302\ }
\DoxyCodeLine{01303\ \textcolor{comment}{/*\ DWT\ Control\ Register\ Definitions\ */}}
\DoxyCodeLine{01304\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_NUMCOMP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 28U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01305\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_NUMCOMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ DWT\_CTRL\_NUMCOMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01307\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_NOTRCPKT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 27U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01308\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_NOTRCPKT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DWT\_CTRL\_NOTRCPKT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01310\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_NOEXTTRIG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 26U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01311\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_NOEXTTRIG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DWT\_CTRL\_NOEXTTRIG\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01313\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_NOCYCCNT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 25U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01314\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_NOCYCCNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DWT\_CTRL\_NOCYCCNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01316\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_NOPRFCNT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 24U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01317\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_NOPRFCNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DWT\_CTRL\_NOPRFCNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01319\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_CYCDISS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 23U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01320\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_CYCDISS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DWT\_CTRL\_CYCDISS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01322\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_CYCEVTENA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 22U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01323\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_CYCEVTENA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DWT\_CTRL\_CYCEVTENA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01325\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_FOLDEVTENA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 21U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01326\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_FOLDEVTENA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DWT\_CTRL\_FOLDEVTENA\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01328\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_LSUEVTENA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 20U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01329\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_LSUEVTENA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DWT\_CTRL\_LSUEVTENA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01331\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_SLEEPEVTENA\_Pos\ \ \ \ \ \ \ \ \ \ \ 19U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01332\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_SLEEPEVTENA\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DWT\_CTRL\_SLEEPEVTENA\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01334\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_EXCEVTENA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 18U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01335\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_EXCEVTENA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DWT\_CTRL\_EXCEVTENA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01337\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_CPIEVTENA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 17U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01338\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_CPIEVTENA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DWT\_CTRL\_CPIEVTENA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01340\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_EXCTRCENA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01341\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_EXCTRCENA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DWT\_CTRL\_EXCTRCENA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01343\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_PCSAMPLENA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 12U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01344\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_PCSAMPLENA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DWT\_CTRL\_PCSAMPLENA\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01346\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_SYNCTAP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 10U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01347\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_SYNCTAP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DWT\_CTRL\_SYNCTAP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01349\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_CYCTAP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 9U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01350\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_CYCTAP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DWT\_CTRL\_CYCTAP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01352\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_POSTINIT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 5U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01353\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_POSTINIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ DWT\_CTRL\_POSTINIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01355\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_POSTPRESET\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01356\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_POSTPRESET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ DWT\_CTRL\_POSTPRESET\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01358\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_CYCCNTENA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01359\ \textcolor{preprocessor}{\#define\ DWT\_CTRL\_CYCCNTENA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ }\textcolor{comment}{/*<<\ DWT\_CTRL\_CYCCNTENA\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ }}
\DoxyCodeLine{01361\ \textcolor{comment}{/*\ DWT\ CPI\ Count\ Register\ Definitions\ */}}
\DoxyCodeLine{01362\ \textcolor{preprocessor}{\#define\ DWT\_CPICNT\_CPICNT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01363\ \textcolor{preprocessor}{\#define\ DWT\_CPICNT\_CPICNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ }\textcolor{comment}{/*<<\ DWT\_CPICNT\_CPICNT\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ }}
\DoxyCodeLine{01365\ \textcolor{comment}{/*\ DWT\ Exception\ Overhead\ Count\ Register\ Definitions\ */}}
\DoxyCodeLine{01366\ \textcolor{preprocessor}{\#define\ DWT\_EXCCNT\_EXCCNT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01367\ \textcolor{preprocessor}{\#define\ DWT\_EXCCNT\_EXCCNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ }\textcolor{comment}{/*<<\ DWT\_EXCCNT\_EXCCNT\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ }}
\DoxyCodeLine{01369\ \textcolor{comment}{/*\ DWT\ Sleep\ Count\ Register\ Definitions\ */}}
\DoxyCodeLine{01370\ \textcolor{preprocessor}{\#define\ DWT\_SLEEPCNT\_SLEEPCNT\_Pos\ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01371\ \textcolor{preprocessor}{\#define\ DWT\_SLEEPCNT\_SLEEPCNT\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ }\textcolor{comment}{/*<<\ DWT\_SLEEPCNT\_SLEEPCNT\_Pos*/}\textcolor{preprocessor}{)\ \ \ }}
\DoxyCodeLine{01373\ \textcolor{comment}{/*\ DWT\ LSU\ Count\ Register\ Definitions\ */}}
\DoxyCodeLine{01374\ \textcolor{preprocessor}{\#define\ DWT\_LSUCNT\_LSUCNT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01375\ \textcolor{preprocessor}{\#define\ DWT\_LSUCNT\_LSUCNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ }\textcolor{comment}{/*<<\ DWT\_LSUCNT\_LSUCNT\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ }}
\DoxyCodeLine{01377\ \textcolor{comment}{/*\ DWT\ Folded-\/instruction\ Count\ Register\ Definitions\ */}}
\DoxyCodeLine{01378\ \textcolor{preprocessor}{\#define\ DWT\_FOLDCNT\_FOLDCNT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01379\ \textcolor{preprocessor}{\#define\ DWT\_FOLDCNT\_FOLDCNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ }\textcolor{comment}{/*<<\ DWT\_FOLDCNT\_FOLDCNT\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ }}
\DoxyCodeLine{01381\ \textcolor{comment}{/*\ DWT\ Comparator\ Function\ Register\ Definitions\ */}}
\DoxyCodeLine{01382\ \textcolor{preprocessor}{\#define\ DWT\_FUNCTION\_ID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 27U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01383\ \textcolor{preprocessor}{\#define\ DWT\_FUNCTION\_ID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ DWT\_FUNCTION\_ID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01385\ \textcolor{preprocessor}{\#define\ DWT\_FUNCTION\_MATCHED\_Pos\ \ \ \ \ \ \ \ \ \ \ 24U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01386\ \textcolor{preprocessor}{\#define\ DWT\_FUNCTION\_MATCHED\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DWT\_FUNCTION\_MATCHED\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01388\ \textcolor{preprocessor}{\#define\ DWT\_FUNCTION\_DATAVSIZE\_Pos\ \ \ \ \ \ \ \ \ 10U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01389\ \textcolor{preprocessor}{\#define\ DWT\_FUNCTION\_DATAVSIZE\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DWT\_FUNCTION\_DATAVSIZE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{01391\ \textcolor{preprocessor}{\#define\ DWT\_FUNCTION\_ACTION\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01392\ \textcolor{preprocessor}{\#define\ DWT\_FUNCTION\_ACTION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DWT\_FUNCTION\_ACTION\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01394\ \textcolor{preprocessor}{\#define\ DWT\_FUNCTION\_MATCH\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01395\ \textcolor{preprocessor}{\#define\ DWT\_FUNCTION\_MATCH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ }\textcolor{comment}{/*<<\ DWT\_FUNCTION\_MATCH\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ end\ of\ group\ CMSIS\_DWT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01398\ }
\DoxyCodeLine{01399\ }
\DoxyCodeLine{01410\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{01411\ \{}
\DoxyCodeLine{01412\ \ \ \_\_IOM\ uint32\_t\ MSCR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01413\ \ \ \_\_IOM\ uint32\_t\ PFCR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01414\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED1[2U];}
\DoxyCodeLine{01415\ \ \ \_\_IOM\ uint32\_t\ ITCMCR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01416\ \ \ \_\_IOM\ uint32\_t\ DTCMCR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01417\ \ \ \_\_IOM\ uint32\_t\ PAHBCR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01418\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED2[313U];}
\DoxyCodeLine{01419\ \ \ \_\_IOM\ uint32\_t\ ITGU\_CTRL;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01420\ \ \ \_\_IOM\ uint32\_t\ ITGU\_CFG;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01421\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED3[2U];}
\DoxyCodeLine{01422\ \ \ \_\_IOM\ uint32\_t\ ITGU\_LUT[16U];\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01423\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED4[44U];}
\DoxyCodeLine{01424\ \ \ \_\_IOM\ uint32\_t\ DTGU\_CTRL;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01425\ \ \ \_\_IOM\ uint32\_t\ DTGU\_CFG;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01426\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED5[2U];}
\DoxyCodeLine{01427\ \ \ \_\_IOM\ uint32\_t\ DTGU\_LUT[16U];\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01428\ \}\ \mbox{\hyperlink{struct_mem_sys_ctl___type}{MemSysCtl\_Type}};}
\DoxyCodeLine{01429\ }
\DoxyCodeLine{01430\ \textcolor{comment}{/*\ MEMSYSCTL\ Memory\ System\ Control\ Register\ (MSCR)\ Register\ Definitions\ */}}
\DoxyCodeLine{01431\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_MSCR\_CPWRDN\_Pos\ \ \ \ \ \ \ \ \ \ 17U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01432\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_MSCR\_CPWRDN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ MEMSYSCTL\_MSCR\_CPWRDN\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01434\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_MSCR\_DCCLEAN\_Pos\ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01435\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_MSCR\_DCCLEAN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ MEMSYSCTL\_MSCR\_DCCLEAN\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{01437\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_MSCR\_ICACTIVE\_Pos\ \ \ \ \ \ \ \ 13U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01438\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_MSCR\_ICACTIVE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ MEMSYSCTL\_MSCR\_ICACTIVE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{01440\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_MSCR\_DCACTIVE\_Pos\ \ \ \ \ \ \ \ 12U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01441\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_MSCR\_DCACTIVE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ MEMSYSCTL\_MSCR\_DCACTIVE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{01443\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_MSCR\_TECCCHKDIS\_Pos\ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01444\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_MSCR\_TECCCHKDIS\_Msk\ \ \ \ \ \ (0x1UL\ <<\ MEMSYSCTL\_MSCR\_TECCCHKDIS\_Pos)\ \ \ \ }}
\DoxyCodeLine{01446\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_MSCR\_EVECCFAULT\_Pos\ \ \ \ \ \ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01447\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_MSCR\_EVECCFAULT\_Msk\ \ \ \ \ \ (0x1UL\ <<\ MEMSYSCTL\_MSCR\_EVECCFAULT\_Pos)\ \ \ \ }}
\DoxyCodeLine{01449\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_MSCR\_FORCEWT\_Pos\ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01450\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_MSCR\_FORCEWT\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ MEMSYSCTL\_MSCR\_FORCEWT\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{01452\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_MSCR\_ECCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01453\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_MSCR\_ECCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ MEMSYSCTL\_MSCR\_ECCEN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01455\ \textcolor{comment}{/*\ MEMSYSCTL\ Prefetcher\ Control\ Register\ (PFCR)\ Register\ Definitions\ */}}
\DoxyCodeLine{01456\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_PFCR\_MAX\_OS\_Pos\ \ \ \ \ \ \ \ \ \ \ 7U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01457\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_PFCR\_MAX\_OS\_Msk\ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ MEMSYSCTL\_PFCR\_MAX\_OS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01459\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_PFCR\_MAX\_LA\_Pos\ \ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01460\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_PFCR\_MAX\_LA\_Msk\ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ MEMSYSCTL\_PFCR\_MAX\_LA\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01462\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_PFCR\_MIN\_LA\_Pos\ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01463\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_PFCR\_MIN\_LA\_Msk\ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ MEMSYSCTL\_PFCR\_MIN\_LA\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01465\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_PFCR\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01466\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_PFCR\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ }\textcolor{comment}{/*<<\ MEMSYSCTL\_PFCR\_ENABLE\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ }}
\DoxyCodeLine{01468\ \textcolor{comment}{/*\ MEMSYSCTL\ ITCM\ Control\ Register\ (ITCMCR)\ Register\ Definitions\ */}}
\DoxyCodeLine{01469\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_ITCMCR\_SZ\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01470\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_ITCMCR\_SZ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ MEMSYSCTL\_ITCMCR\_SZ\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01472\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_ITCMCR\_EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01473\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_ITCMCR\_EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ }\textcolor{comment}{/*<<\ MEMSYSCTL\_ITCMCR\_EN\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ }}
\DoxyCodeLine{01475\ \textcolor{comment}{/*\ MEMSYSCTL\ DTCM\ Control\ Register\ (DTCMCR)\ Register\ Definitions\ */}}
\DoxyCodeLine{01476\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_DTCMCR\_SZ\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01477\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_DTCMCR\_SZ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ MEMSYSCTL\_DTCMCR\_SZ\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01479\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_DTCMCR\_EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01480\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_DTCMCR\_EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ }\textcolor{comment}{/*<<\ MEMSYSCTL\_DTCMCR\_EN\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ }}
\DoxyCodeLine{01482\ \textcolor{comment}{/*\ MEMSYSCTL\ P-\/AHB\ Control\ Register\ (PAHBCR)\ Register\ Definitions\ */}}
\DoxyCodeLine{01483\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_PAHBCR\_SZ\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01484\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_PAHBCR\_SZ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ MEMSYSCTL\_PAHBCR\_SZ\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01486\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_PAHBCR\_EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01487\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_PAHBCR\_EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ }\textcolor{comment}{/*<<\ MEMSYSCTL\_PAHBCR\_EN\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ }}
\DoxyCodeLine{01489\ \textcolor{comment}{/*\ MEMSYSCTL\ ITGU\ Control\ Register\ (ITGU\_CTRL)\ Register\ Definitions\ */}}
\DoxyCodeLine{01490\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_ITGU\_CTRL\_DEREN\_Pos\ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01491\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_ITGU\_CTRL\_DEREN\_Msk\ \ \ \ \ \ (0x1UL\ <<\ MEMSYSCTL\_ITGU\_CTRL\_DEREN\_Pos)\ \ \ \ }}
\DoxyCodeLine{01493\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_ITGU\_CTRL\_DBFEN\_Pos\ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01494\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_ITGU\_CTRL\_DBFEN\_Msk\ \ \ \ \ \ (0x1UL\ }\textcolor{comment}{/*<<\ MEMSYSCTL\_ITGU\_CTRL\_DBFEN\_Pos*/}\textcolor{preprocessor}{)\ }}
\DoxyCodeLine{01496\ \textcolor{comment}{/*\ MEMSYSCTL\ ITGU\ Configuration\ Register\ (ITGU\_CFG)\ Register\ Definitions\ */}}
\DoxyCodeLine{01497\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_ITGU\_CFG\_PRESENT\_Pos\ \ \ \ \ 31U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01498\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_ITGU\_CFG\_PRESENT\_Msk\ \ \ \ \ (0x1UL\ <<\ MEMSYSCTL\_ITGU\_CFG\_PRESENT\_Pos)\ \ \ }}
\DoxyCodeLine{01500\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_ITGU\_CFG\_NUMBLKS\_Pos\ \ \ \ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01501\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_ITGU\_CFG\_NUMBLKS\_Msk\ \ \ \ \ (0xFUL\ <<\ MEMSYSCTL\_ITGU\_CFG\_NUMBLKS\_Pos)\ \ \ }}
\DoxyCodeLine{01503\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_ITGU\_CFG\_BLKSZ\_Pos\ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01504\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_ITGU\_CFG\_BLKSZ\_Msk\ \ \ \ \ \ \ (0xFUL\ }\textcolor{comment}{/*<<\ MEMSYSCTL\_ITGU\_CFG\_BLKSZ\_Pos*/}\textcolor{preprocessor}{)\ }}
\DoxyCodeLine{01506\ \textcolor{comment}{/*\ MEMSYSCTL\ DTGU\ Control\ Registers\ (DTGU\_CTRL)\ Register\ Definitions\ */}}
\DoxyCodeLine{01507\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_DTGU\_CTRL\_DEREN\_Pos\ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01508\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_DTGU\_CTRL\_DEREN\_Msk\ \ \ \ \ \ (0x1UL\ <<\ MEMSYSCTL\_DTGU\_CTRL\_DEREN\_Pos)\ \ \ \ }}
\DoxyCodeLine{01510\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_DTGU\_CTRL\_DBFEN\_Pos\ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01511\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_DTGU\_CTRL\_DBFEN\_Msk\ \ \ \ \ \ (0x1UL\ }\textcolor{comment}{/*<<\ MEMSYSCTL\_DTGU\_CTRL\_DBFEN\_Pos*/}\textcolor{preprocessor}{)\ }}
\DoxyCodeLine{01513\ \textcolor{comment}{/*\ MEMSYSCTL\ DTGU\ Configuration\ Register\ (DTGU\_CFG)\ Register\ Definitions\ */}}
\DoxyCodeLine{01514\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_DTGU\_CFG\_PRESENT\_Pos\ \ \ \ \ 31U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01515\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_DTGU\_CFG\_PRESENT\_Msk\ \ \ \ \ (0x1UL\ <<\ MEMSYSCTL\_DTGU\_CFG\_PRESENT\_Pos)\ \ \ }}
\DoxyCodeLine{01517\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_DTGU\_CFG\_NUMBLKS\_Pos\ \ \ \ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01518\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_DTGU\_CFG\_NUMBLKS\_Msk\ \ \ \ \ (0xFUL\ <<\ MEMSYSCTL\_DTGU\_CFG\_NUMBLKS\_Pos)\ \ \ }}
\DoxyCodeLine{01520\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_DTGU\_CFG\_BLKSZ\_Pos\ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01521\ \textcolor{preprocessor}{\#define\ MEMSYSCTL\_DTGU\_CFG\_BLKSZ\_Msk\ \ \ \ \ \ \ (0xFUL\ }\textcolor{comment}{/*<<\ MEMSYSCTL\_DTGU\_CFG\_BLKSZ\_Pos*/}\textcolor{preprocessor}{)\ \ }\textcolor{comment}{/*\ end\ of\ group\ MemSysCtl\_Type\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01525\ }
\DoxyCodeLine{01526\ }
\DoxyCodeLine{01537\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{01538\ \{}
\DoxyCodeLine{01539\ \ \ \_\_IOM\ uint32\_t\ CPDLPSTATE;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01540\ \ \ \_\_IOM\ uint32\_t\ DPDLPSTATE;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01541\ \}\ \mbox{\hyperlink{struct_pwr_mod_ctl___type}{PwrModCtl\_Type}};}
\DoxyCodeLine{01542\ }
\DoxyCodeLine{01543\ \textcolor{comment}{/*\ PWRMODCTL\ Core\ Power\ Domain\ Low\ Power\ State\ (CPDLPSTATE)\ Register\ Definitions\ */}}
\DoxyCodeLine{01544\ \textcolor{preprocessor}{\#define\ PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Pos\ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01545\ \textcolor{preprocessor}{\#define\ PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Msk\ \ (0x3UL\ <<\ PWRMODCTL\_CPDLPSTATE\_RLPSTATE\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{01547\ \textcolor{preprocessor}{\#define\ PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Pos\ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01548\ \textcolor{preprocessor}{\#define\ PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Msk\ \ (0x3UL\ <<\ PWRMODCTL\_CPDLPSTATE\_ELPSTATE\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{01550\ \textcolor{preprocessor}{\#define\ PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Pos\ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01551\ \textcolor{preprocessor}{\#define\ PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Msk\ \ (0x3UL\ }\textcolor{comment}{/*<<\ PWRMODCTL\_CPDLPSTATE\_CLPSTATE\_Pos*/}\textcolor{preprocessor}{)\ }}
\DoxyCodeLine{01553\ \textcolor{comment}{/*\ PWRMODCTL\ Debug\ Power\ Domain\ Low\ Power\ State\ (DPDLPSTATE)\ Register\ Definitions\ */}}
\DoxyCodeLine{01554\ \textcolor{preprocessor}{\#define\ PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Pos\ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01555\ \textcolor{preprocessor}{\#define\ PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Msk\ \ (0x3UL\ }\textcolor{comment}{/*<<\ PWRMODCTL\_DPDLPSTATE\_DLPSTATE\_Pos*/}\textcolor{preprocessor}{)\ \ }\textcolor{comment}{/*\ end\ of\ group\ PwrModCtl\_Type\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01558\ }
\DoxyCodeLine{01559\ }
\DoxyCodeLine{01570\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{01571\ \{}
\DoxyCodeLine{01572\ \ \ \_\_OM\ \ uint32\_t\ EVENTSPR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01573\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED0[31U];}
\DoxyCodeLine{01574\ \ \ \_\_IM\ \ uint32\_t\ EVENTMASKA;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01575\ \ \ \_\_IM\ \ uint32\_t\ EVENTMASK[15];\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01576\ \}\ \mbox{\hyperlink{struct_e_w_i_c___type}{EWIC\_Type}};}
\DoxyCodeLine{01577\ }
\DoxyCodeLine{01578\ \textcolor{comment}{/*\ EWIC\ External\ Wakeup\ Interrupt\ Controller\ (EVENTSPR)\ Register\ Definitions\ */}}
\DoxyCodeLine{01579\ \textcolor{preprocessor}{\#define\ EWIC\_EVENTSPR\_EDBGREQ\_Pos\ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01580\ \textcolor{preprocessor}{\#define\ EWIC\_EVENTSPR\_EDBGREQ\_Msk\ \ (0x1UL\ <<\ EWIC\_EVENTSPR\_EDBGREQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01582\ \textcolor{preprocessor}{\#define\ EWIC\_EVENTSPR\_NMI\_Pos\ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01583\ \textcolor{preprocessor}{\#define\ EWIC\_EVENTSPR\_NMI\_Msk\ \ (0x1UL\ <<\ EWIC\_EVENTSPR\_NMI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01585\ \textcolor{preprocessor}{\#define\ EWIC\_EVENTSPR\_EVENT\_Pos\ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01586\ \textcolor{preprocessor}{\#define\ EWIC\_EVENTSPR\_EVENT\_Msk\ \ (0x1UL\ }\textcolor{comment}{/*<<\ EWIC\_EVENTSPR\_EVENT\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01588\ \textcolor{comment}{/*\ EWIC\ External\ Wakeup\ Interrupt\ Controller\ (EVENTMASKA)\ Register\ Definitions\ */}}
\DoxyCodeLine{01589\ \textcolor{preprocessor}{\#define\ EWIC\_EVENTMASKA\_EDBGREQ\_Pos\ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01590\ \textcolor{preprocessor}{\#define\ EWIC\_EVENTMASKA\_EDBGREQ\_Msk\ \ (0x1UL\ <<\ EWIC\_EVENTMASKA\_EDBGREQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01592\ \textcolor{preprocessor}{\#define\ EWIC\_EVENTMASKA\_NMI\_Pos\ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01593\ \textcolor{preprocessor}{\#define\ EWIC\_EVENTMASKA\_NMI\_Msk\ \ (0x1UL\ <<\ EWIC\_EVENTMASKA\_NMI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01595\ \textcolor{preprocessor}{\#define\ EWIC\_EVENTMASKA\_EVENT\_Pos\ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01596\ \textcolor{preprocessor}{\#define\ EWIC\_EVENTMASKA\_EVENT\_Msk\ \ (0x1UL\ }\textcolor{comment}{/*<<\ EWIC\_EVENTMASKA\_EVENT\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01598\ \textcolor{comment}{/*\ EWIC\ External\ Wakeup\ Interrupt\ Controller\ (EVENTMASK)\ Register\ Definitions\ */}}
\DoxyCodeLine{01599\ \textcolor{preprocessor}{\#define\ EWIC\_EVENTMASK\_IRQ\_Pos\ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01600\ \textcolor{preprocessor}{\#define\ EWIC\_EVENTMASK\_IRQ\_Msk\ \ (0xFFFFFFFFUL\ }\textcolor{comment}{/*<<\ EWIC\_EVENTMASKA\_IRQ\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ end\ of\ group\ EWIC\_Type\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01603\ }
\DoxyCodeLine{01604\ }
\DoxyCodeLine{01615\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{01616\ \{}
\DoxyCodeLine{01617\ \ \ \_\_IOM\ uint32\_t\ IEBR0;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01618\ \ \ \_\_IOM\ uint32\_t\ IEBR1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01619\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED0[2U];}
\DoxyCodeLine{01620\ \ \ \_\_IOM\ uint32\_t\ DEBR0;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01621\ \ \ \_\_IOM\ uint32\_t\ DEBR1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01622\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED1[2U];}
\DoxyCodeLine{01623\ \ \ \_\_IOM\ uint32\_t\ TEBR0;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01624\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED2[1U];}
\DoxyCodeLine{01625\ \ \ \_\_IOM\ uint32\_t\ TEBR1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01626\ \}\ \mbox{\hyperlink{struct_err_bnk___type}{ErrBnk\_Type}};}
\DoxyCodeLine{01627\ }
\DoxyCodeLine{01628\ \textcolor{comment}{/*\ ERRBNK\ Instruction\ Cache\ Error\ Bank\ Register\ 0\ (IEBR0)\ Register\ Definitions\ */}}
\DoxyCodeLine{01629\ \textcolor{preprocessor}{\#define\ ERRBNK\_IEBR0\_SWDEF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 30U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01630\ \textcolor{preprocessor}{\#define\ ERRBNK\_IEBR0\_SWDEF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ERRBNK\_IEBR0\_SWDEF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01632\ \textcolor{preprocessor}{\#define\ ERRBNK\_IEBR0\_BANK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01633\ \textcolor{preprocessor}{\#define\ ERRBNK\_IEBR0\_BANK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ERRBNK\_IEBR0\_BANK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01635\ \textcolor{preprocessor}{\#define\ ERRBNK\_IEBR0\_LOCATION\_Pos\ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01636\ \textcolor{preprocessor}{\#define\ ERRBNK\_IEBR0\_LOCATION\_Msk\ \ \ \ \ \ \ \ \ \ (0x3FFFUL\ <<\ ERRBNK\_IEBR0\_LOCATION\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{01638\ \textcolor{preprocessor}{\#define\ ERRBNK\_IEBR0\_LOCKED\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01639\ \textcolor{preprocessor}{\#define\ ERRBNK\_IEBR0\_LOCKED\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ERRBNK\_IEBR0\_LOCKED\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01641\ \textcolor{preprocessor}{\#define\ ERRBNK\_IEBR0\_VALID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01642\ \textcolor{preprocessor}{\#define\ ERRBNK\_IEBR0\_VALID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ }\textcolor{comment}{/*ERRBNK\_IEBR0\_VALID\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ }}
\DoxyCodeLine{01644\ \textcolor{comment}{/*\ ERRBNK\ Instruction\ Cache\ Error\ Bank\ Register\ 1\ (IEBR1)\ Register\ Definitions\ */}}
\DoxyCodeLine{01645\ \textcolor{preprocessor}{\#define\ ERRBNK\_IEBR1\_SWDEF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 30U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01646\ \textcolor{preprocessor}{\#define\ ERRBNK\_IEBR1\_SWDEF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ERRBNK\_IEBR1\_SWDEF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01648\ \textcolor{preprocessor}{\#define\ ERRBNK\_IEBR1\_BANK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01649\ \textcolor{preprocessor}{\#define\ ERRBNK\_IEBR1\_BANK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ERRBNK\_IEBR1\_BANK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01651\ \textcolor{preprocessor}{\#define\ ERRBNK\_IEBR1\_LOCATION\_Pos\ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01652\ \textcolor{preprocessor}{\#define\ ERRBNK\_IEBR1\_LOCATION\_Msk\ \ \ \ \ \ \ \ \ \ (0x3FFFUL\ <<\ ERRBNK\_IEBR1\_LOCATION\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{01654\ \textcolor{preprocessor}{\#define\ ERRBNK\_IEBR1\_LOCKED\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01655\ \textcolor{preprocessor}{\#define\ ERRBNK\_IEBR1\_LOCKED\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ERRBNK\_IEBR1\_LOCKED\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01657\ \textcolor{preprocessor}{\#define\ ERRBNK\_IEBR1\_VALID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01658\ \textcolor{preprocessor}{\#define\ ERRBNK\_IEBR1\_VALID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ }\textcolor{comment}{/*ERRBNK\_IEBR1\_VALID\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ }}
\DoxyCodeLine{01660\ \textcolor{comment}{/*\ ERRBNK\ Data\ Cache\ Error\ Bank\ Register\ 0\ (DEBR0)\ Register\ Definitions\ */}}
\DoxyCodeLine{01661\ \textcolor{preprocessor}{\#define\ ERRBNK\_DEBR0\_SWDEF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 30U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01662\ \textcolor{preprocessor}{\#define\ ERRBNK\_DEBR0\_SWDEF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ERRBNK\_DEBR0\_SWDEF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01664\ \textcolor{preprocessor}{\#define\ ERRBNK\_DEBR0\_TYPE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 17U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01665\ \textcolor{preprocessor}{\#define\ ERRBNK\_DEBR0\_TYPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ERRBNK\_DEBR0\_TYPE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01667\ \textcolor{preprocessor}{\#define\ ERRBNK\_DEBR0\_BANK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01668\ \textcolor{preprocessor}{\#define\ ERRBNK\_DEBR0\_BANK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ERRBNK\_DEBR0\_BANK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01670\ \textcolor{preprocessor}{\#define\ ERRBNK\_DEBR0\_LOCATION\_Pos\ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01671\ \textcolor{preprocessor}{\#define\ ERRBNK\_DEBR0\_LOCATION\_Msk\ \ \ \ \ \ \ \ \ \ (0x3FFFUL\ <<\ ERRBNK\_DEBR0\_LOCATION\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{01673\ \textcolor{preprocessor}{\#define\ ERRBNK\_DEBR0\_LOCKED\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01674\ \textcolor{preprocessor}{\#define\ ERRBNK\_DEBR0\_LOCKED\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ERRBNK\_DEBR0\_LOCKED\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01676\ \textcolor{preprocessor}{\#define\ ERRBNK\_DEBR0\_VALID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01677\ \textcolor{preprocessor}{\#define\ ERRBNK\_DEBR0\_VALID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ }\textcolor{comment}{/*ERRBNK\_DEBR0\_VALID\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ }}
\DoxyCodeLine{01679\ \textcolor{comment}{/*\ ERRBNK\ Data\ Cache\ Error\ Bank\ Register\ 1\ (DEBR1)\ Register\ Definitions\ */}}
\DoxyCodeLine{01680\ \textcolor{preprocessor}{\#define\ ERRBNK\_DEBR1\_SWDEF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 30U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01681\ \textcolor{preprocessor}{\#define\ ERRBNK\_DEBR1\_SWDEF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ERRBNK\_DEBR1\_SWDEF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01683\ \textcolor{preprocessor}{\#define\ ERRBNK\_DEBR1\_TYPE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 17U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01684\ \textcolor{preprocessor}{\#define\ ERRBNK\_DEBR1\_TYPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ERRBNK\_DEBR1\_TYPE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01686\ \textcolor{preprocessor}{\#define\ ERRBNK\_DEBR1\_BANK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01687\ \textcolor{preprocessor}{\#define\ ERRBNK\_DEBR1\_BANK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ERRBNK\_DEBR1\_BANK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01689\ \textcolor{preprocessor}{\#define\ ERRBNK\_DEBR1\_LOCATION\_Pos\ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01690\ \textcolor{preprocessor}{\#define\ ERRBNK\_DEBR1\_LOCATION\_Msk\ \ \ \ \ \ \ \ \ \ (0x3FFFUL\ <<\ ERRBNK\_DEBR1\_LOCATION\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{01692\ \textcolor{preprocessor}{\#define\ ERRBNK\_DEBR1\_LOCKED\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01693\ \textcolor{preprocessor}{\#define\ ERRBNK\_DEBR1\_LOCKED\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ERRBNK\_DEBR1\_LOCKED\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01695\ \textcolor{preprocessor}{\#define\ ERRBNK\_DEBR1\_VALID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01696\ \textcolor{preprocessor}{\#define\ ERRBNK\_DEBR1\_VALID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ }\textcolor{comment}{/*ERRBNK\_DEBR1\_VALID\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ }}
\DoxyCodeLine{01698\ \textcolor{comment}{/*\ ERRBNK\ TCM\ Error\ Bank\ Register\ 0\ (TEBR0)\ Register\ Definitions\ */}}
\DoxyCodeLine{01699\ \textcolor{preprocessor}{\#define\ ERRBNK\_TEBR0\_SWDEF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 30U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01700\ \textcolor{preprocessor}{\#define\ ERRBNK\_TEBR0\_SWDEF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ERRBNK\_TEBR0\_SWDEF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01702\ \textcolor{preprocessor}{\#define\ ERRBNK\_TEBR0\_POISON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 28U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01703\ \textcolor{preprocessor}{\#define\ ERRBNK\_TEBR0\_POISON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ERRBNK\_TEBR0\_POISON\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01705\ \textcolor{preprocessor}{\#define\ ERRBNK\_TEBR0\_TYPE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 27U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01706\ \textcolor{preprocessor}{\#define\ ERRBNK\_TEBR0\_TYPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ERRBNK\_TEBR0\_TYPE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01708\ \textcolor{preprocessor}{\#define\ ERRBNK\_TEBR0\_BANK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 24U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01709\ \textcolor{preprocessor}{\#define\ ERRBNK\_TEBR0\_BANK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ERRBNK\_TEBR0\_BANK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01711\ \textcolor{preprocessor}{\#define\ ERRBNK\_TEBR0\_LOCATION\_Pos\ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01712\ \textcolor{preprocessor}{\#define\ ERRBNK\_TEBR0\_LOCATION\_Msk\ \ \ \ \ \ \ \ \ \ (0x3FFFFFUL\ <<\ ERRBNK\_TEBR0\_LOCATION\_Pos)\ \ \ }}
\DoxyCodeLine{01714\ \textcolor{preprocessor}{\#define\ ERRBNK\_TEBR0\_LOCKED\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01715\ \textcolor{preprocessor}{\#define\ ERRBNK\_TEBR0\_LOCKED\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ERRBNK\_TEBR0\_LOCKED\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01717\ \textcolor{preprocessor}{\#define\ ERRBNK\_TEBR0\_VALID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01718\ \textcolor{preprocessor}{\#define\ ERRBNK\_TEBR0\_VALID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ }\textcolor{comment}{/*ERRBNK\_TEBR0\_VALID\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ }}
\DoxyCodeLine{01720\ \textcolor{comment}{/*\ ERRBNK\ TCM\ Error\ Bank\ Register\ 1\ (TEBR1)\ Register\ Definitions\ */}}
\DoxyCodeLine{01721\ \textcolor{preprocessor}{\#define\ ERRBNK\_TEBR1\_SWDEF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 30U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01722\ \textcolor{preprocessor}{\#define\ ERRBNK\_TEBR1\_SWDEF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ERRBNK\_TEBR1\_SWDEF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01724\ \textcolor{preprocessor}{\#define\ ERRBNK\_TEBR1\_POISON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 28U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01725\ \textcolor{preprocessor}{\#define\ ERRBNK\_TEBR1\_POISON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ERRBNK\_TEBR1\_POISON\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01727\ \textcolor{preprocessor}{\#define\ ERRBNK\_TEBR1\_TYPE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 27U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01728\ \textcolor{preprocessor}{\#define\ ERRBNK\_TEBR1\_TYPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ERRBNK\_TEBR1\_TYPE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01730\ \textcolor{preprocessor}{\#define\ ERRBNK\_TEBR1\_BANK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 24U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01731\ \textcolor{preprocessor}{\#define\ ERRBNK\_TEBR1\_BANK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ERRBNK\_TEBR1\_BANK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01733\ \textcolor{preprocessor}{\#define\ ERRBNK\_TEBR1\_LOCATION\_Pos\ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01734\ \textcolor{preprocessor}{\#define\ ERRBNK\_TEBR1\_LOCATION\_Msk\ \ \ \ \ \ \ \ \ \ (0x3FFFFFUL\ <<\ ERRBNK\_TEBR1\_LOCATION\_Pos)\ \ \ }}
\DoxyCodeLine{01736\ \textcolor{preprocessor}{\#define\ ERRBNK\_TEBR1\_LOCKED\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01737\ \textcolor{preprocessor}{\#define\ ERRBNK\_TEBR1\_LOCKED\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ERRBNK\_TEBR1\_LOCKED\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01739\ \textcolor{preprocessor}{\#define\ ERRBNK\_TEBR1\_VALID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01740\ \textcolor{preprocessor}{\#define\ ERRBNK\_TEBR1\_VALID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ }\textcolor{comment}{/*ERRBNK\_TEBR1\_VALID\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ end\ of\ group\ ErrBnk\_Type\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01743\ }
\DoxyCodeLine{01744\ }
\DoxyCodeLine{01755\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{01756\ \{}
\DoxyCodeLine{01757\ \ \ \_\_OM\ \ uint32\_t\ CFGINFOSEL;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01758\ \ \ \_\_IM\ \ uint32\_t\ CFGINFORD;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01759\ \}\ \mbox{\hyperlink{struct_prc_cfg_inf___type}{PrcCfgInf\_Type}};}
\DoxyCodeLine{01760\ }
\DoxyCodeLine{01761\ \textcolor{comment}{/*\ PRCCFGINF\ Processor\ Configuration\ Information\ Selection\ Register\ (CFGINFOSEL)\ Definitions\ */}}
\DoxyCodeLine{01762\ }
\DoxyCodeLine{01763\ \textcolor{comment}{/*\ PRCCFGINF\ Processor\ Configuration\ Information\ Read\ Data\ Register\ (CFGINFORD)\ Definitions\ */}}
\DoxyCodeLine{01764\ \ \textcolor{comment}{/*\ end\ of\ group\ PrcCfgInf\_Type\ */}}
\DoxyCodeLine{01766\ }
\DoxyCodeLine{01767\ }
\DoxyCodeLine{01778\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{01779\ \{}
\DoxyCodeLine{01780\ \ \ \_\_IM\ \ uint32\_t\ STLNVICPENDOR;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01781\ \ \ \_\_IM\ \ uint32\_t\ STLNVICACTVOR;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01782\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED0[2U];}
\DoxyCodeLine{01783\ \ \ \_\_OM\ \ uint32\_t\ STLIDMPUSR;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01784\ \ \ \_\_IM\ \ uint32\_t\ STLIMPUOR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01785\ \ \ \_\_IM\ \ uint32\_t\ STLD0MPUOR;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01786\ \ \ \_\_IM\ \ uint32\_t\ STLD1MPUOR;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01788\ \}\ \mbox{\hyperlink{struct_s_t_l___type}{STL\_Type}};}
\DoxyCodeLine{01789\ }
\DoxyCodeLine{01790\ \textcolor{comment}{/*\ STL\ Software\ Test\ Library\ Observation\ Register\ (STLNVICPENDOR)\ Definitions\ */}}
\DoxyCodeLine{01791\ \textcolor{preprocessor}{\#define\ STL\_STLNVICPENDOR\_VALID\_Pos\ \ \ \ \ \ \ \ 18U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01792\ \textcolor{preprocessor}{\#define\ STL\_STLNVICPENDOR\_VALID\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ STL\_STLNVICPENDOR\_VALID\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{01794\ \textcolor{preprocessor}{\#define\ STL\_STLNVICPENDOR\_TARGET\_Pos\ \ \ \ \ \ \ 17U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01795\ \textcolor{preprocessor}{\#define\ STL\_STLNVICPENDOR\_TARGET\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ STL\_STLNVICPENDOR\_TARGET\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{01797\ \textcolor{preprocessor}{\#define\ STL\_STLNVICPENDOR\_PRIORITY\_Pos\ \ \ \ \ \ 9U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01798\ \textcolor{preprocessor}{\#define\ STL\_STLNVICPENDOR\_PRIORITY\_Msk\ \ \ \ \ (0xFFUL\ <<\ STL\_STLNVICPENDOR\_PRIORITY\_Pos)\ \ }}
\DoxyCodeLine{01800\ \textcolor{preprocessor}{\#define\ STL\_STLNVICPENDOR\_INTNUM\_Pos\ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01801\ \textcolor{preprocessor}{\#define\ STL\_STLNVICPENDOR\_INTNUM\_Msk\ \ \ \ \ \ \ (0x1FFUL\ }\textcolor{comment}{/*<<\ STL\_STLNVICPENDOR\_INTNUM\_Pos*/}\textcolor{preprocessor}{)\ }}
\DoxyCodeLine{01803\ \textcolor{comment}{/*\ STL\ Software\ Test\ Library\ Observation\ Register\ (STLNVICACTVOR)\ Definitions\ */}}
\DoxyCodeLine{01804\ \textcolor{preprocessor}{\#define\ STL\_STLNVICACTVOR\_VALID\_Pos\ \ \ \ \ \ \ \ 18U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01805\ \textcolor{preprocessor}{\#define\ STL\_STLNVICACTVOR\_VALID\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ STL\_STLNVICACTVOR\_VALID\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{01807\ \textcolor{preprocessor}{\#define\ STL\_STLNVICACTVOR\_TARGET\_Pos\ \ \ \ \ \ \ 17U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01808\ \textcolor{preprocessor}{\#define\ STL\_STLNVICACTVOR\_TARGET\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ STL\_STLNVICACTVOR\_TARGET\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{01810\ \textcolor{preprocessor}{\#define\ STL\_STLNVICACTVOR\_PRIORITY\_Pos\ \ \ \ \ \ 9U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01811\ \textcolor{preprocessor}{\#define\ STL\_STLNVICACTVOR\_PRIORITY\_Msk\ \ \ \ \ (0xFFUL\ <<\ STL\_STLNVICACTVOR\_PRIORITY\_Pos)\ \ }}
\DoxyCodeLine{01813\ \textcolor{preprocessor}{\#define\ STL\_STLNVICACTVOR\_INTNUM\_Pos\ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01814\ \textcolor{preprocessor}{\#define\ STL\_STLNVICACTVOR\_INTNUM\_Msk\ \ \ \ \ \ \ (0x1FFUL\ }\textcolor{comment}{/*<<\ STL\_STLNVICACTVOR\_INTNUM\_Pos*/}\textcolor{preprocessor}{)\ }}
\DoxyCodeLine{01816\ \textcolor{comment}{/*\ STL\ Software\ Test\ Library\ Observation\ Register\ (STLIDMPUSR)\ Definitions\ */}}
\DoxyCodeLine{01817\ \textcolor{preprocessor}{\#define\ STL\_STLIDMPUSR\_ADDR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 5U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01818\ \textcolor{preprocessor}{\#define\ STL\_STLIDMPUSR\_ADDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFFFFUL\ <<\ STL\_STLIDMPUSR\_ADDR\_Pos)\ \ \ \ }}
\DoxyCodeLine{01820\ \textcolor{preprocessor}{\#define\ STL\_STLIDMPUSR\_INSTR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01821\ \textcolor{preprocessor}{\#define\ STL\_STLIDMPUSR\_INSTR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ STL\_STLIDMPUSR\_INSTR\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01823\ \textcolor{preprocessor}{\#define\ STL\_STLIDMPUSR\_DATA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01824\ \textcolor{preprocessor}{\#define\ STL\_STLIDMPUSR\_DATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ STL\_STLIDMPUSR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01826\ \textcolor{comment}{/*\ STL\ Software\ Test\ Library\ Observation\ Register\ (STLIMPUOR)\ Definitions\ */}}
\DoxyCodeLine{01827\ \textcolor{preprocessor}{\#define\ STL\_STLIMPUOR\_HITREGION\_Pos\ \ \ \ \ \ \ \ \ 9U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01828\ \textcolor{preprocessor}{\#define\ STL\_STLIMPUOR\_HITREGION\_Msk\ \ \ \ \ \ \ \ (0xFFUL\ <<\ STL\_STLIMPUOR\_HITREGION\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{01830\ \textcolor{preprocessor}{\#define\ STL\_STLIMPUOR\_ATTR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01831\ \textcolor{preprocessor}{\#define\ STL\_STLIMPUOR\_ATTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ }\textcolor{comment}{/*<<\ STL\_STLIMPUOR\_ATTR\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ }}
\DoxyCodeLine{01833\ \textcolor{comment}{/*\ STL\ Software\ Test\ Library\ Observation\ Register\ (STLD0MPUOR)\ Definitions\ */}}
\DoxyCodeLine{01834\ \textcolor{preprocessor}{\#define\ STL\_STLD0MPUOR\_HITREGION\_Pos\ \ \ \ \ \ \ \ 9U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01835\ \textcolor{preprocessor}{\#define\ STL\_STLD0MPUOR\_HITREGION\_Msk\ \ \ \ \ \ \ (0xFFUL\ <<\ STL\_STLD0MPUOR\_HITREGION\_Pos)\ \ \ \ }}
\DoxyCodeLine{01837\ \textcolor{preprocessor}{\#define\ STL\_STLD0MPUOR\_ATTR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01838\ \textcolor{preprocessor}{\#define\ STL\_STLD0MPUOR\_ATTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ }\textcolor{comment}{/*<<\ STL\_STLD0MPUOR\_ATTR\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ }}
\DoxyCodeLine{01840\ \textcolor{comment}{/*\ STL\ Software\ Test\ Library\ Observation\ Register\ (STLD1MPUOR)\ Definitions\ */}}
\DoxyCodeLine{01841\ \textcolor{preprocessor}{\#define\ STL\_STLD1MPUOR\_HITREGION\_Pos\ \ \ \ \ \ \ \ 9U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01842\ \textcolor{preprocessor}{\#define\ STL\_STLD1MPUOR\_HITREGION\_Msk\ \ \ \ \ \ \ (0xFFUL\ <<\ STL\_STLD1MPUOR\_HITREGION\_Pos)\ \ \ \ }}
\DoxyCodeLine{01844\ \textcolor{preprocessor}{\#define\ STL\_STLD1MPUOR\_ATTR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01845\ \textcolor{preprocessor}{\#define\ STL\_STLD1MPUOR\_ATTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ }\textcolor{comment}{/*<<\ STL\_STLD1MPUOR\_ATTR\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ }\textcolor{comment}{/*\ end\ of\ group\ STL\_Type\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01848\ }
\DoxyCodeLine{01849\ }
\DoxyCodeLine{01860\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{01861\ \{}
\DoxyCodeLine{01862\ \ \ \_\_IM\ \ uint32\_t\ SSPSR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01863\ \ \ \_\_IOM\ uint32\_t\ CSPSR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01864\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED0[2U];}
\DoxyCodeLine{01865\ \ \ \_\_IOM\ uint32\_t\ ACPR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01866\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED1[55U];}
\DoxyCodeLine{01867\ \ \ \_\_IOM\ uint32\_t\ SPPR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01868\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED2[131U];}
\DoxyCodeLine{01869\ \ \ \_\_IM\ \ uint32\_t\ FFSR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01870\ \ \ \_\_IOM\ uint32\_t\ FFCR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01871\ \ \ \_\_IOM\ uint32\_t\ PSCR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01872\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED3[809U];}
\DoxyCodeLine{01873\ \ \ \_\_OM\ \ uint32\_t\ LAR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01874\ \ \ \_\_IM\ \ uint32\_t\ LSR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01875\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED4[4U];}
\DoxyCodeLine{01876\ \ \ \_\_IM\ \ uint32\_t\ TYPE;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01877\ \ \ \_\_IM\ \ uint32\_t\ DEVTYPE;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01878\ \}\ \mbox{\hyperlink{struct_t_p_i___type}{TPI\_Type}};}
\DoxyCodeLine{01879\ }
\DoxyCodeLine{01880\ \textcolor{comment}{/*\ TPI\ Asynchronous\ Clock\ Prescaler\ Register\ Definitions\ */}}
\DoxyCodeLine{01881\ \textcolor{preprocessor}{\#define\ TPI\_ACPR\_SWOSCALER\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01882\ \textcolor{preprocessor}{\#define\ TPI\_ACPR\_SWOSCALER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ }\textcolor{comment}{/*<<\ TPI\_ACPR\_SWOSCALER\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ }}
\DoxyCodeLine{01884\ \textcolor{comment}{/*\ TPI\ Selected\ Pin\ Protocol\ Register\ Definitions\ */}}
\DoxyCodeLine{01885\ \textcolor{preprocessor}{\#define\ TPI\_SPPR\_TXMODE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01886\ \textcolor{preprocessor}{\#define\ TPI\_SPPR\_TXMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ }\textcolor{comment}{/*<<\ TPI\_SPPR\_TXMODE\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01888\ \textcolor{comment}{/*\ TPI\ Formatter\ and\ Flush\ Status\ Register\ Definitions\ */}}
\DoxyCodeLine{01889\ \textcolor{preprocessor}{\#define\ TPI\_FFSR\_FtNonStop\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01890\ \textcolor{preprocessor}{\#define\ TPI\_FFSR\_FtNonStop\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TPI\_FFSR\_FtNonStop\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01892\ \textcolor{preprocessor}{\#define\ TPI\_FFSR\_TCPresent\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01893\ \textcolor{preprocessor}{\#define\ TPI\_FFSR\_TCPresent\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TPI\_FFSR\_TCPresent\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01895\ \textcolor{preprocessor}{\#define\ TPI\_FFSR\_FtStopped\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01896\ \textcolor{preprocessor}{\#define\ TPI\_FFSR\_FtStopped\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TPI\_FFSR\_FtStopped\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01898\ \textcolor{preprocessor}{\#define\ TPI\_FFSR\_FlInProg\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01899\ \textcolor{preprocessor}{\#define\ TPI\_FFSR\_FlInProg\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ }\textcolor{comment}{/*<<\ TPI\_FFSR\_FlInProg\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01901\ \textcolor{comment}{/*\ TPI\ Formatter\ and\ Flush\ Control\ Register\ Definitions\ */}}
\DoxyCodeLine{01902\ \textcolor{preprocessor}{\#define\ TPI\_FFCR\_TrigIn\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01903\ \textcolor{preprocessor}{\#define\ TPI\_FFCR\_TrigIn\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TPI\_FFCR\_TrigIn\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01905\ \textcolor{preprocessor}{\#define\ TPI\_FFCR\_FOnMan\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 6U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01906\ \textcolor{preprocessor}{\#define\ TPI\_FFCR\_FOnMan\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TPI\_FFCR\_FOnMan\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01908\ \textcolor{preprocessor}{\#define\ TPI\_FFCR\_EnFmt\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01909\ \textcolor{preprocessor}{\#define\ TPI\_FFCR\_EnFmt\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ }\textcolor{comment}{/*TPI\_FFCR\_EnFmt\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01911\ \textcolor{comment}{/*\ TPI\ Periodic\ Synchronization\ Control\ Register\ Definitions\ */}}
\DoxyCodeLine{01912\ \textcolor{preprocessor}{\#define\ TPI\_PSCR\_PSCount\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01913\ \textcolor{preprocessor}{\#define\ TPI\_PSCR\_PSCount\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ }\textcolor{comment}{/*<<\ TPI\_PSCR\_PSCount\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01915\ \textcolor{comment}{/*\ TPI\ Software\ Lock\ Status\ Register\ Definitions\ */}}
\DoxyCodeLine{01916\ \textcolor{preprocessor}{\#define\ TPI\_LSR\_nTT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01917\ \textcolor{preprocessor}{\#define\ TPI\_LSR\_nTT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TPI\_LSR\_nTT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01919\ \textcolor{preprocessor}{\#define\ TPI\_LSR\_SLK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01920\ \textcolor{preprocessor}{\#define\ TPI\_LSR\_SLK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TPI\_LSR\_SLK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01922\ \textcolor{preprocessor}{\#define\ TPI\_LSR\_SLI\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01923\ \textcolor{preprocessor}{\#define\ TPI\_LSR\_SLI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ }\textcolor{comment}{/*<<\ TPI\_LSR\_SLI\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01925\ \textcolor{comment}{/*\ TPI\ DEVID\ Register\ Definitions\ */}}
\DoxyCodeLine{01926\ \textcolor{preprocessor}{\#define\ TPI\_DEVID\_NRZVALID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 11U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01927\ \textcolor{preprocessor}{\#define\ TPI\_DEVID\_NRZVALID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TPI\_DEVID\_NRZVALID\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01929\ \textcolor{preprocessor}{\#define\ TPI\_DEVID\_MANCVALID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 10U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01930\ \textcolor{preprocessor}{\#define\ TPI\_DEVID\_MANCVALID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TPI\_DEVID\_MANCVALID\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01932\ \textcolor{preprocessor}{\#define\ TPI\_DEVID\_PTINVALID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 9U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01933\ \textcolor{preprocessor}{\#define\ TPI\_DEVID\_PTINVALID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TPI\_DEVID\_PTINVALID\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01935\ \textcolor{preprocessor}{\#define\ TPI\_DEVID\_FIFOSZ\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 6U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01936\ \textcolor{preprocessor}{\#define\ TPI\_DEVID\_FIFOSZ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ TPI\_DEVID\_FIFOSZ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01938\ \textcolor{comment}{/*\ TPI\ DEVTYPE\ Register\ Definitions\ */}}
\DoxyCodeLine{01939\ \textcolor{preprocessor}{\#define\ TPI\_DEVTYPE\_SubType\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01940\ \textcolor{preprocessor}{\#define\ TPI\_DEVTYPE\_SubType\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ }\textcolor{comment}{/*<<\ TPI\_DEVTYPE\_SubType\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ }}
\DoxyCodeLine{01942\ \textcolor{preprocessor}{\#define\ TPI\_DEVTYPE\_MajorType\_Pos\ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01943\ \textcolor{preprocessor}{\#define\ TPI\_DEVTYPE\_MajorType\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ TPI\_DEVTYPE\_MajorType\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ end\ of\ group\ CMSIS\_TPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01946\ }
\DoxyCodeLine{01947\ \textcolor{preprocessor}{\#if\ defined\ (\_\_PMU\_PRESENT)\ \&\&\ (\_\_PMU\_PRESENT\ ==\ 1U)}}
\DoxyCodeLine{01958\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{01959\ \{}
\DoxyCodeLine{01960\ \ \ \_\_IOM\ uint32\_t\ EVCNTR[\_\_PMU\_NUM\_EVENTCNT];\ \ \ \ \ \ \ \ }
\DoxyCodeLine{01961\ \textcolor{preprocessor}{\#if\ \_\_PMU\_NUM\_EVENTCNT<31}}
\DoxyCodeLine{01962\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED0[31U-\/\_\_PMU\_NUM\_EVENTCNT];}
\DoxyCodeLine{01963\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01964\ \ \ \_\_IOM\ uint32\_t\ CCNTR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01965\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED1[224];}
\DoxyCodeLine{01966\ \ \ \_\_IOM\ uint32\_t\ EVTYPER[\_\_PMU\_NUM\_EVENTCNT];\ \ \ \ \ \ \ }
\DoxyCodeLine{01967\ \textcolor{preprocessor}{\#if\ \_\_PMU\_NUM\_EVENTCNT<31}}
\DoxyCodeLine{01968\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED2[31U-\/\_\_PMU\_NUM\_EVENTCNT];}
\DoxyCodeLine{01969\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01970\ \ \ \_\_IOM\ uint32\_t\ CCFILTR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01971\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED3[480];}
\DoxyCodeLine{01972\ \ \ \_\_IOM\ uint32\_t\ CNTENSET;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01973\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED4[7];}
\DoxyCodeLine{01974\ \ \ \_\_IOM\ uint32\_t\ CNTENCLR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01975\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED5[7];}
\DoxyCodeLine{01976\ \ \ \_\_IOM\ uint32\_t\ INTENSET;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01977\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED6[7];}
\DoxyCodeLine{01978\ \ \ \_\_IOM\ uint32\_t\ INTENCLR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01979\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED7[7];}
\DoxyCodeLine{01980\ \ \ \_\_IOM\ uint32\_t\ OVSCLR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01981\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED8[7];}
\DoxyCodeLine{01982\ \ \ \_\_IOM\ uint32\_t\ SWINC;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01983\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED9[7];}
\DoxyCodeLine{01984\ \ \ \_\_IOM\ uint32\_t\ OVSSET;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01985\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED10[79];}
\DoxyCodeLine{01986\ \ \ \_\_IOM\ uint32\_t\ TYPE;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01987\ \ \ \_\_IOM\ uint32\_t\ CTRL;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01988\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED11[108];}
\DoxyCodeLine{01989\ \ \ \_\_IOM\ uint32\_t\ AUTHSTATUS;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01990\ \ \ \_\_IOM\ uint32\_t\ DEVARCH;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01991\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED12[3];}
\DoxyCodeLine{01992\ \ \ \_\_IOM\ uint32\_t\ DEVTYPE;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01993\ \ \ \_\_IOM\ uint32\_t\ PIDR4;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01994\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED13[3];}
\DoxyCodeLine{01995\ \ \ \_\_IOM\ uint32\_t\ PIDR0;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01996\ \ \ \_\_IOM\ uint32\_t\ PIDR1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01997\ \ \ \_\_IOM\ uint32\_t\ PIDR2;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01998\ \ \ \_\_IOM\ uint32\_t\ PIDR3;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01999\ \ \ \_\_IOM\ uint32\_t\ CIDR0;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{02000\ \ \ \_\_IOM\ uint32\_t\ CIDR1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{02001\ \ \ \_\_IOM\ uint32\_t\ CIDR2;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{02002\ \ \ \_\_IOM\ uint32\_t\ CIDR3;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{02003\ \}\ PMU\_Type;}
\DoxyCodeLine{02004\ }
\DoxyCodeLine{02007\ \textcolor{preprocessor}{\#define\ PMU\_EVCNTR\_CNT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02008\ \textcolor{preprocessor}{\#define\ PMU\_EVCNTR\_CNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ }\textcolor{comment}{/*<<\ PMU\_EVCNTRx\_CNT\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02012\ \textcolor{preprocessor}{\#define\ PMU\_EVTYPER\_EVENTTOCNT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02013\ \textcolor{preprocessor}{\#define\ PMU\_EVTYPER\_EVENTTOCNT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ }\textcolor{comment}{/*<<\ EVTYPERx\_EVENTTOCNT\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ }}
\DoxyCodeLine{02017\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT0\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02018\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT0\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ }\textcolor{comment}{/*<<\ PMU\_CNTENSET\_CNT0\_ENABLE\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ }}
\DoxyCodeLine{02020\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT1\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02021\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT1\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENSET\_CNT1\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02023\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT2\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02024\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT2\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENSET\_CNT2\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02026\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT3\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02027\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT3\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENSET\_CNT3\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02029\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT4\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02030\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT4\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENSET\_CNT4\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02032\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT5\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 5U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02033\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT5\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENSET\_CNT5\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02035\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT6\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 6U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02036\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT6\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENSET\_CNT6\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02038\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT7\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 7U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02039\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT7\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENSET\_CNT7\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02041\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT8\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02042\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT8\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENSET\_CNT8\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02044\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT9\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 9U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02045\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT9\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENSET\_CNT9\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02047\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT10\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 10U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02048\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT10\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENSET\_CNT10\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02050\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT11\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 11U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02051\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT11\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENSET\_CNT11\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02053\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT12\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 12U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02054\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT12\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENSET\_CNT12\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02056\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT13\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 13U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02057\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT13\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENSET\_CNT13\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02059\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT14\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 14U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02060\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT14\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENSET\_CNT14\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02062\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT15\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 15U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02063\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT15\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENSET\_CNT15\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02065\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT16\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02066\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT16\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENSET\_CNT16\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02068\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT17\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 17U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02069\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT17\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENSET\_CNT17\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02071\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT18\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 18U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02072\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT18\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENSET\_CNT18\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02074\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT19\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 19U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02075\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT19\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENSET\_CNT19\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02077\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT20\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 20U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02078\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT20\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENSET\_CNT20\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02080\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT21\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 21U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02081\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT21\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENSET\_CNT21\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02083\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT22\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 22U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02084\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT22\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENSET\_CNT22\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02086\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT23\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 23U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02087\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT23\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENSET\_CNT23\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02089\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT24\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 24U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02090\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT24\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENSET\_CNT24\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02092\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT25\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 25U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02093\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT25\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENSET\_CNT25\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02095\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT26\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 26U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02096\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT26\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENSET\_CNT26\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02098\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT27\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 27U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02099\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT27\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENSET\_CNT27\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02101\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT28\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 28U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02102\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT28\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENSET\_CNT28\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02104\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT29\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 29U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02105\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT29\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENSET\_CNT29\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02107\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT30\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 30U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02108\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT30\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENSET\_CNT30\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02110\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CCNTR\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 31U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02111\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CCNTR\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENSET\_CCNTR\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02115\ \textcolor{preprocessor}{\#define\ PMU\_CNTENSET\_CNT0\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02116\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT0\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ }\textcolor{comment}{/*<<\ PMU\_CNTENCLR\_CNT0\_ENABLE\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ }}
\DoxyCodeLine{02118\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT1\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02119\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT1\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENCLR\_CNT1\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02121\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT2\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02122\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT2\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENCLR\_CNT2\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02124\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT3\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02125\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT3\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENCLR\_CNT3\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02127\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT4\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02128\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT4\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENCLR\_CNT4\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02130\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT5\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 5U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02131\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT5\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENCLR\_CNT5\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02133\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT6\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 6U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02134\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT6\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENCLR\_CNT6\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02136\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT7\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 7U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02137\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT7\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENCLR\_CNT7\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02139\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT8\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02140\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT8\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENCLR\_CNT8\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02142\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT9\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 9U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02143\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT9\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENCLR\_CNT9\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02145\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT10\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 10U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02146\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT10\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENCLR\_CNT10\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02148\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT11\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 11U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02149\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT11\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENCLR\_CNT11\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02151\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT12\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 12U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02152\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT12\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENCLR\_CNT12\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02154\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT13\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 13U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02155\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT13\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENCLR\_CNT13\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02157\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT14\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 14U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02158\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT14\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENCLR\_CNT14\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02160\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT15\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 15U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02161\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT15\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENCLR\_CNT15\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02163\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT16\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02164\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT16\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENCLR\_CNT16\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02166\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT17\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 17U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02167\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT17\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENCLR\_CNT17\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02169\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT18\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 18U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02170\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT18\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENCLR\_CNT18\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02172\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT19\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 19U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02173\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT19\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENCLR\_CNT19\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02175\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT20\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 20U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02176\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT20\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENCLR\_CNT20\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02178\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT21\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 21U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02179\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT21\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENCLR\_CNT21\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02181\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT22\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 22U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02182\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT22\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENCLR\_CNT22\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02184\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT23\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 23U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02185\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT23\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENCLR\_CNT23\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02187\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT24\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 24U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02188\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT24\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENCLR\_CNT24\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02190\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT25\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 25U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02191\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT25\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENCLR\_CNT25\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02193\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT26\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 26U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02194\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT26\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENCLR\_CNT26\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02196\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT27\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 27U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02197\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT27\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENCLR\_CNT27\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02199\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT28\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 28U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02200\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT28\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENCLR\_CNT28\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02202\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT29\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 29U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02203\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT29\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENCLR\_CNT29\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02205\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT30\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 30U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02206\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CNT30\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENCLR\_CNT30\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02208\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CCNTR\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 31U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02209\ \textcolor{preprocessor}{\#define\ PMU\_CNTENCLR\_CCNTR\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CNTENCLR\_CCNTR\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02213\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT0\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02214\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT0\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ }\textcolor{comment}{/*<<\ PMU\_INTENSET\_CNT0\_ENABLE\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ }}
\DoxyCodeLine{02216\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT1\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02217\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT1\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENSET\_CNT1\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02219\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT2\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02220\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT2\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENSET\_CNT2\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02222\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT3\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02223\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT3\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENSET\_CNT3\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02225\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT4\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02226\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT4\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENSET\_CNT4\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02228\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT5\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 5U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02229\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT5\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENSET\_CNT5\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02231\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT6\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 6U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02232\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT6\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENSET\_CNT6\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02234\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT7\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 7U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02235\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT7\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENSET\_CNT7\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02237\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT8\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02238\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT8\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENSET\_CNT8\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02240\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT9\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 9U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02241\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT9\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENSET\_CNT9\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02243\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT10\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 10U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02244\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT10\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENSET\_CNT10\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02246\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT11\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 11U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02247\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT11\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENSET\_CNT11\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02249\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT12\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 12U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02250\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT12\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENSET\_CNT12\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02252\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT13\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 13U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02253\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT13\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENSET\_CNT13\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02255\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT14\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 14U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02256\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT14\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENSET\_CNT14\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02258\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT15\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 15U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02259\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT15\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENSET\_CNT15\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02261\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT16\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02262\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT16\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENSET\_CNT16\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02264\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT17\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 17U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02265\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT17\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENSET\_CNT17\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02267\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT18\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 18U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02268\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT18\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENSET\_CNT18\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02270\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT19\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 19U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02271\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT19\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENSET\_CNT19\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02273\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT20\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 20U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02274\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT20\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENSET\_CNT20\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02276\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT21\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 21U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02277\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT21\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENSET\_CNT21\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02279\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT22\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 22U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02280\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT22\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENSET\_CNT22\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02282\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT23\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 23U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02283\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT23\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENSET\_CNT23\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02285\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT24\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 24U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02286\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT24\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENSET\_CNT24\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02288\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT25\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 25U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02289\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT25\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENSET\_CNT25\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02291\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT26\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 26U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02292\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT26\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENSET\_CNT26\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02294\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT27\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 27U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02295\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT27\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENSET\_CNT27\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02297\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT28\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 28U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02298\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT28\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENSET\_CNT28\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02300\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT29\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 29U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02301\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT29\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENSET\_CNT29\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02303\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT30\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 30U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02304\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT30\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENSET\_CNT30\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02306\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CYCCNT\_ENABLE\_Pos\ \ \ \ \ \ \ \ 31U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02307\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CCYCNT\_ENABLE\_Msk\ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENSET\_CYCCNT\_ENABLE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{02311\ \textcolor{preprocessor}{\#define\ PMU\_INTENSET\_CNT0\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02312\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT0\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ }\textcolor{comment}{/*<<\ PMU\_INTENCLR\_CNT0\_ENABLE\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ }}
\DoxyCodeLine{02314\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT1\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02315\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT1\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENCLR\_CNT1\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02317\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT2\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02318\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT2\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENCLR\_CNT2\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02320\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT3\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02321\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT3\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENCLR\_CNT3\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02323\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT4\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02324\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT4\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENCLR\_CNT4\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02326\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT5\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 5U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02327\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT5\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENCLR\_CNT5\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02329\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT6\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 6U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02330\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT6\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENCLR\_CNT6\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02332\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT7\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 7U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02333\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT7\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENCLR\_CNT7\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02335\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT8\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02336\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT8\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENCLR\_CNT8\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02338\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT9\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ 9U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02339\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT9\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENCLR\_CNT9\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02341\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT10\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 10U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02342\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT10\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENCLR\_CNT10\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02344\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT11\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 11U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02345\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT11\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENCLR\_CNT11\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02347\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT12\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 12U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02348\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT12\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENCLR\_CNT12\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02350\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT13\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 13U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02351\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT13\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENCLR\_CNT13\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02353\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT14\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 14U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02354\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT14\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENCLR\_CNT14\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02356\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT15\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 15U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02357\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT15\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENCLR\_CNT15\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02359\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT16\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02360\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT16\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENCLR\_CNT16\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02362\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT17\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 17U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02363\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT17\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENCLR\_CNT17\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02365\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT18\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 18U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02366\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT18\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENCLR\_CNT18\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02368\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT19\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 19U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02369\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT19\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENCLR\_CNT19\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02371\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT20\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 20U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02372\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT20\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENCLR\_CNT20\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02374\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT21\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 21U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02375\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT21\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENCLR\_CNT21\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02377\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT22\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 22U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02378\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT22\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENCLR\_CNT22\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02380\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT23\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 23U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02381\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT23\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENCLR\_CNT23\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02383\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT24\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 24U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02384\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT24\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENCLR\_CNT24\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02386\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT25\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 25U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02387\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT25\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENCLR\_CNT25\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02389\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT26\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 26U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02390\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT26\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENCLR\_CNT26\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02392\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT27\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 27U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02393\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT27\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENCLR\_CNT27\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02395\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT28\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 28U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02396\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT28\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENCLR\_CNT28\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02398\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT29\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 29U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02399\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT29\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENCLR\_CNT29\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02401\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT30\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ 30U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02402\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CNT30\_ENABLE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENCLR\_CNT30\_ENABLE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02404\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CYCCNT\_ENABLE\_Pos\ \ \ \ \ \ \ \ 31U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02405\ \textcolor{preprocessor}{\#define\ PMU\_INTENCLR\_CYCCNT\_ENABLE\_Msk\ \ \ \ \ \ \ (1UL\ <<\ PMU\_INTENCLR\_CYCCNT\_ENABLE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{02409\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT0\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02410\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT0\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ \ (1UL\ }\textcolor{comment}{/*<<\ PMU\_OVSSET\_CNT0\_STATUS\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ }}
\DoxyCodeLine{02412\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT1\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02413\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT1\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSSET\_CNT1\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02415\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT2\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02416\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT2\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSSET\_CNT2\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02418\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT3\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02419\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT3\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSSET\_CNT3\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02421\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT4\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02422\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT4\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSSET\_CNT4\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02424\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT5\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 5U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02425\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT5\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSSET\_CNT5\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02427\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT6\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 6U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02428\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT6\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSSET\_CNT6\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02430\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT7\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 7U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02431\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT7\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSSET\_CNT7\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02433\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT8\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02434\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT8\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSSET\_CNT8\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02436\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT9\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 9U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02437\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT9\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSSET\_CNT9\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02439\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT10\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 10U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02440\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT10\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSSET\_CNT10\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02442\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT11\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 11U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02443\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT11\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSSET\_CNT11\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02445\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT12\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 12U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02446\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT12\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSSET\_CNT12\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02448\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT13\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 13U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02449\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT13\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSSET\_CNT13\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02451\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT14\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 14U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02452\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT14\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSSET\_CNT14\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02454\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT15\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 15U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02455\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT15\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSSET\_CNT15\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02457\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT16\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02458\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT16\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSSET\_CNT16\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02460\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT17\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 17U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02461\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT17\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSSET\_CNT17\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02463\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT18\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 18U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02464\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT18\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSSET\_CNT18\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02466\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT19\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 19U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02467\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT19\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSSET\_CNT19\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02469\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT20\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 20U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02470\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT20\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSSET\_CNT20\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02472\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT21\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 21U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02473\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT21\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSSET\_CNT21\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02475\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT22\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 22U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02476\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT22\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSSET\_CNT22\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02478\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT23\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 23U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02479\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT23\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSSET\_CNT23\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02481\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT24\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 24U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02482\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT24\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSSET\_CNT24\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02484\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT25\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 25U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02485\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT25\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSSET\_CNT25\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02487\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT26\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 26U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02488\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT26\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSSET\_CNT26\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02490\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT27\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 27U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02491\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT27\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSSET\_CNT27\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02493\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT28\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 28U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02494\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT28\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSSET\_CNT28\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02496\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT29\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 29U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02497\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT29\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSSET\_CNT29\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02499\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT30\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 30U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02500\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CNT30\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSSET\_CNT30\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02502\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CYCCNT\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ 31U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02503\ \textcolor{preprocessor}{\#define\ PMU\_OVSSET\_CYCCNT\_STATUS\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSSET\_CYCCNT\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02507\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT0\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02508\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT0\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ \ (1UL\ }\textcolor{comment}{/*<<\ PMU\_OVSCLR\_CNT0\_STATUS\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ }}
\DoxyCodeLine{02510\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT1\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02511\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT1\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSCLR\_CNT1\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02513\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT2\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02514\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT2\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSCLR\_CNT2\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02516\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT3\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02517\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT3\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSCLR\_CNT3\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02519\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT4\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02520\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT4\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSCLR\_CNT4\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02522\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT5\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 5U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02523\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT5\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSCLR\_CNT5\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02525\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT6\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 6U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02526\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT6\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSCLR\_CNT6\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02528\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT7\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 7U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02529\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT7\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSCLR\_CNT7\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02531\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT8\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02532\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT8\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSCLR\_CNT8\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02534\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT9\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 9U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02535\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT9\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSCLR\_CNT9\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02537\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT10\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 10U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02538\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT10\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSCLR\_CNT10\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02540\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT11\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 11U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02541\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT11\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSCLR\_CNT11\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02543\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT12\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 12U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02544\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT12\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSCLR\_CNT12\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02546\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT13\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 13U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02547\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT13\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSCLR\_CNT13\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02549\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT14\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 14U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02550\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT14\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSCLR\_CNT14\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02552\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT15\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 15U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02553\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT15\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSCLR\_CNT15\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02555\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT16\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02556\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT16\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSCLR\_CNT16\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02558\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT17\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 17U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02559\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT17\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSCLR\_CNT17\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02561\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT18\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 18U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02562\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT18\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSCLR\_CNT18\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02564\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT19\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 19U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02565\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT19\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSCLR\_CNT19\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02567\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT20\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 20U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02568\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT20\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSCLR\_CNT20\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02570\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT21\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 21U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02571\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT21\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSCLR\_CNT21\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02573\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT22\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 22U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02574\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT22\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSCLR\_CNT22\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02576\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT23\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 23U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02577\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT23\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSCLR\_CNT23\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02579\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT24\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 24U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02580\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT24\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSCLR\_CNT24\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02582\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT25\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 25U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02583\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT25\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSCLR\_CNT25\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02585\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT26\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 26U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02586\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT26\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSCLR\_CNT26\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02588\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT27\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 27U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02589\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT27\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSCLR\_CNT27\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02591\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT28\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 28U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02592\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT28\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSCLR\_CNT28\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02594\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT29\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 29U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02595\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT29\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSCLR\_CNT29\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02597\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT30\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ \ 30U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02598\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CNT30\_STATUS\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSCLR\_CNT30\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02600\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CYCCNT\_STATUS\_Pos\ \ \ \ \ \ \ \ \ \ 31U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02601\ \textcolor{preprocessor}{\#define\ PMU\_OVSCLR\_CYCCNT\_STATUS\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_OVSCLR\_CYCCNT\_STATUS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02605\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02606\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ }\textcolor{comment}{/*<<\ PMU\_SWINC\_CNT0\_Pos\ */}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02608\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02609\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_SWINC\_CNT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02611\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02612\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_SWINC\_CNT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02614\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02615\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_SWINC\_CNT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02617\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02618\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_SWINC\_CNT4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02620\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 5U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02621\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_SWINC\_CNT5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02623\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 6U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02624\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_SWINC\_CNT6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02626\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 7U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02627\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_SWINC\_CNT7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02629\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02630\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_SWINC\_CNT8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02632\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 9U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02633\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_SWINC\_CNT9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02635\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 10U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02636\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_SWINC\_CNT10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02638\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 11U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02639\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_SWINC\_CNT11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02641\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 12U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02642\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_SWINC\_CNT12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02644\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 13U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02645\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_SWINC\_CNT13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02647\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 14U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02648\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_SWINC\_CNT14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02650\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 15U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02651\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_SWINC\_CNT15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02653\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT16\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02654\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_SWINC\_CNT16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02656\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT17\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 17U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02657\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_SWINC\_CNT17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02659\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT18\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 18U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02660\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_SWINC\_CNT18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02662\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT19\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 19U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02663\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_SWINC\_CNT19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02665\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT20\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 20U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02666\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_SWINC\_CNT20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02668\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT21\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 21U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02669\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_SWINC\_CNT21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02671\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT22\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 22U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02672\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_SWINC\_CNT22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02674\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT23\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 23U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02675\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_SWINC\_CNT23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02677\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT24\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 24U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02678\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_SWINC\_CNT24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02680\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT25\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 25U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02681\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_SWINC\_CNT25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02683\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT26\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 26U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02684\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_SWINC\_CNT26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02686\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT27\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 27U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02687\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_SWINC\_CNT27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02689\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT28\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 28U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02690\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_SWINC\_CNT28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02692\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT29\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 29U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02693\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_SWINC\_CNT29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02695\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT30\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 30U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02696\ \textcolor{preprocessor}{\#define\ PMU\_SWINC\_CNT30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_SWINC\_CNT30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02700\ \textcolor{preprocessor}{\#define\ PMU\_CTRL\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02701\ \textcolor{preprocessor}{\#define\ PMU\_CTRL\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ }\textcolor{comment}{/*<<\ PMU\_CTRL\_ENABLE\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02703\ \textcolor{preprocessor}{\#define\ PMU\_CTRL\_EVENTCNT\_RESET\_Pos\ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02704\ \textcolor{preprocessor}{\#define\ PMU\_CTRL\_EVENTCNT\_RESET\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CTRL\_EVENTCNT\_RESET\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02706\ \textcolor{preprocessor}{\#define\ PMU\_CTRL\_CYCCNT\_RESET\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02707\ \textcolor{preprocessor}{\#define\ PMU\_CTRL\_CYCCNT\_RESET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CTRL\_CYCCNT\_RESET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02709\ \textcolor{preprocessor}{\#define\ PMU\_CTRL\_CYCCNT\_DISABLE\_Pos\ \ \ \ \ \ \ \ \ \ \ 5U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02710\ \textcolor{preprocessor}{\#define\ PMU\_CTRL\_CYCCNT\_DISABLE\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CTRL\_CYCCNT\_DISABLE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02712\ \textcolor{preprocessor}{\#define\ PMU\_CTRL\_FRZ\_ON\_OV\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 9U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02713\ \textcolor{preprocessor}{\#define\ PMU\_CTRL\_FRZ\_ON\_OV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CTRL\_FRZ\_ON\_OVERFLOW\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02715\ \textcolor{preprocessor}{\#define\ PMU\_CTRL\_TRACE\_ON\_OV\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 11U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02716\ \textcolor{preprocessor}{\#define\ PMU\_CTRL\_TRACE\_ON\_OV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_CTRL\_TRACE\_ON\_OVERFLOW\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{02720\ \textcolor{preprocessor}{\#define\ PMU\_TYPE\_NUM\_CNTS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02721\ \textcolor{preprocessor}{\#define\ PMU\_TYPE\_NUM\_CNTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ }\textcolor{comment}{/*<<\ PMU\_TYPE\_NUM\_CNTS\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02723\ \textcolor{preprocessor}{\#define\ PMU\_TYPE\_SIZE\_CNTS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02724\ \textcolor{preprocessor}{\#define\ PMU\_TYPE\_SIZE\_CNTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FUL\ <<\ PMU\_TYPE\_SIZE\_CNTS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02726\ \textcolor{preprocessor}{\#define\ PMU\_TYPE\_CYCCNT\_PRESENT\_Pos\ \ \ \ \ \ \ \ \ \ \ 14U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02727\ \textcolor{preprocessor}{\#define\ PMU\_TYPE\_CYCCNT\_PRESENT\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_TYPE\_CYCCNT\_PRESENT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02729\ \textcolor{preprocessor}{\#define\ PMU\_TYPE\_FRZ\_OV\_SUPPORT\_Pos\ \ \ \ \ \ \ \ \ \ \ 21U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02730\ \textcolor{preprocessor}{\#define\ PMU\_TYPE\_FRZ\_OV\_SUPPORT\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ PMU\_TYPE\_FRZ\_OV\_SUPPORT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02732\ \textcolor{preprocessor}{\#define\ PMU\_TYPE\_TRACE\_ON\_OV\_SUPPORT\_Pos\ \ \ \ \ \ 23U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02733\ \textcolor{preprocessor}{\#define\ PMU\_TYPE\_TRACE\_ON\_OV\_SUPPORT\_Msk\ \ \ \ \ (1UL\ <<\ PMU\_TYPE\_FRZ\_OV\_SUPPORT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02737\ \textcolor{preprocessor}{\#define\ PMU\_AUTHSTATUS\_NSID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02738\ \textcolor{preprocessor}{\#define\ PMU\_AUTHSTATUS\_NSID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ }\textcolor{comment}{/*<<\ PMU\_AUTHSTATUS\_NSID\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02740\ \textcolor{preprocessor}{\#define\ PMU\_AUTHSTATUS\_NSNID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02741\ \textcolor{preprocessor}{\#define\ PMU\_AUTHSTATUS\_NSNID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ PMU\_AUTHSTATUS\_NSNID\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02743\ \textcolor{preprocessor}{\#define\ PMU\_AUTHSTATUS\_SID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02744\ \textcolor{preprocessor}{\#define\ PMU\_AUTHSTATUS\_SID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ PMU\_AUTHSTATUS\_SID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02746\ \textcolor{preprocessor}{\#define\ PMU\_AUTHSTATUS\_SNID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 6U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02747\ \textcolor{preprocessor}{\#define\ PMU\_AUTHSTATUS\_SNID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ PMU\_AUTHSTATUS\_SNID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02749\ \textcolor{preprocessor}{\#define\ PMU\_AUTHSTATUS\_NSUID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02750\ \textcolor{preprocessor}{\#define\ PMU\_AUTHSTATUS\_NSUID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ PMU\_AUTHSTATUS\_NSUID\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02752\ \textcolor{preprocessor}{\#define\ PMU\_AUTHSTATUS\_NSUNID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 18U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02753\ \textcolor{preprocessor}{\#define\ PMU\_AUTHSTATUS\_NSUNID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ PMU\_AUTHSTATUS\_NSUNID\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02755\ \textcolor{preprocessor}{\#define\ PMU\_AUTHSTATUS\_SUID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 20U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02756\ \textcolor{preprocessor}{\#define\ PMU\_AUTHSTATUS\_SUID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ PMU\_AUTHSTATUS\_SUID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02758\ \textcolor{preprocessor}{\#define\ PMU\_AUTHSTATUS\_SUNID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 22U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02759\ \textcolor{preprocessor}{\#define\ PMU\_AUTHSTATUS\_SUNID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ PMU\_AUTHSTATUS\_SUNID\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02763\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02764\ }
\DoxyCodeLine{02765\ \textcolor{preprocessor}{\#if\ defined\ (\_\_MPU\_PRESENT)\ \&\&\ (\_\_MPU\_PRESENT\ ==\ 1U)}}
\DoxyCodeLine{02776\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{02777\ \{}
\DoxyCodeLine{02778\ \ \ \_\_IM\ \ uint32\_t\ TYPE;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{02779\ \ \ \_\_IOM\ uint32\_t\ CTRL;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{02780\ \ \ \_\_IOM\ uint32\_t\ RNR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{02781\ \ \ \_\_IOM\ uint32\_t\ RBAR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{02782\ \ \ \_\_IOM\ uint32\_t\ RLAR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{02783\ \ \ \_\_IOM\ uint32\_t\ RBAR\_A1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{02784\ \ \ \_\_IOM\ uint32\_t\ RLAR\_A1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{02785\ \ \ \_\_IOM\ uint32\_t\ RBAR\_A2;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{02786\ \ \ \_\_IOM\ uint32\_t\ RLAR\_A2;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{02787\ \ \ \_\_IOM\ uint32\_t\ RBAR\_A3;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{02788\ \ \ \_\_IOM\ uint32\_t\ RLAR\_A3;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{02789\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED0[1];}
\DoxyCodeLine{02790\ \ \ \textcolor{keyword}{union\ }\{}
\DoxyCodeLine{02791\ \ \ \_\_IOM\ uint32\_t\ MAIR[2];}
\DoxyCodeLine{02792\ \ \ \textcolor{keyword}{struct\ }\{}
\DoxyCodeLine{02793\ \ \ \_\_IOM\ uint32\_t\ MAIR0;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{02794\ \ \ \_\_IOM\ uint32\_t\ MAIR1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{02795\ \ \ \};}
\DoxyCodeLine{02796\ \ \ \};}
\DoxyCodeLine{02797\ \}\ MPU\_Type;}
\DoxyCodeLine{02798\ }
\DoxyCodeLine{02799\ \textcolor{preprocessor}{\#define\ MPU\_TYPE\_RALIASES\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 4U}}
\DoxyCodeLine{02800\ }
\DoxyCodeLine{02801\ \textcolor{comment}{/*\ MPU\ Type\ Register\ Definitions\ */}}
\DoxyCodeLine{02802\ \textcolor{preprocessor}{\#define\ MPU\_TYPE\_IREGION\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02803\ \textcolor{preprocessor}{\#define\ MPU\_TYPE\_IREGION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ MPU\_TYPE\_IREGION\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02805\ \textcolor{preprocessor}{\#define\ MPU\_TYPE\_DREGION\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02806\ \textcolor{preprocessor}{\#define\ MPU\_TYPE\_DREGION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ MPU\_TYPE\_DREGION\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02808\ \textcolor{preprocessor}{\#define\ MPU\_TYPE\_SEPARATE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02809\ \textcolor{preprocessor}{\#define\ MPU\_TYPE\_SEPARATE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ }\textcolor{comment}{/*<<\ MPU\_TYPE\_SEPARATE\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02811\ \textcolor{comment}{/*\ MPU\ Control\ Register\ Definitions\ */}}
\DoxyCodeLine{02812\ \textcolor{preprocessor}{\#define\ MPU\_CTRL\_PRIVDEFENA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02813\ \textcolor{preprocessor}{\#define\ MPU\_CTRL\_PRIVDEFENA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ MPU\_CTRL\_PRIVDEFENA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02815\ \textcolor{preprocessor}{\#define\ MPU\_CTRL\_HFNMIENA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02816\ \textcolor{preprocessor}{\#define\ MPU\_CTRL\_HFNMIENA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ MPU\_CTRL\_HFNMIENA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02818\ \textcolor{preprocessor}{\#define\ MPU\_CTRL\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02819\ \textcolor{preprocessor}{\#define\ MPU\_CTRL\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ }\textcolor{comment}{/*<<\ MPU\_CTRL\_ENABLE\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02821\ \textcolor{comment}{/*\ MPU\ Region\ Number\ Register\ Definitions\ */}}
\DoxyCodeLine{02822\ \textcolor{preprocessor}{\#define\ MPU\_RNR\_REGION\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02823\ \textcolor{preprocessor}{\#define\ MPU\_RNR\_REGION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ }\textcolor{comment}{/*<<\ MPU\_RNR\_REGION\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02825\ \textcolor{comment}{/*\ MPU\ Region\ Base\ Address\ Register\ Definitions\ */}}
\DoxyCodeLine{02826\ \textcolor{preprocessor}{\#define\ MPU\_RBAR\_BASE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 5U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02827\ \textcolor{preprocessor}{\#define\ MPU\_RBAR\_BASE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFFFFUL\ <<\ MPU\_RBAR\_BASE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02829\ \textcolor{preprocessor}{\#define\ MPU\_RBAR\_SH\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02830\ \textcolor{preprocessor}{\#define\ MPU\_RBAR\_SH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ MPU\_RBAR\_SH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02832\ \textcolor{preprocessor}{\#define\ MPU\_RBAR\_AP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02833\ \textcolor{preprocessor}{\#define\ MPU\_RBAR\_AP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ MPU\_RBAR\_AP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02835\ \textcolor{preprocessor}{\#define\ MPU\_RBAR\_XN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02836\ \textcolor{preprocessor}{\#define\ MPU\_RBAR\_XN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (01UL\ }\textcolor{comment}{/*<<\ MPU\_RBAR\_XN\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02838\ \textcolor{comment}{/*\ MPU\ Region\ Limit\ Address\ Register\ Definitions\ */}}
\DoxyCodeLine{02839\ \textcolor{preprocessor}{\#define\ MPU\_RLAR\_LIMIT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 5U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02840\ \textcolor{preprocessor}{\#define\ MPU\_RLAR\_LIMIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFFFFUL\ <<\ MPU\_RLAR\_LIMIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02842\ \textcolor{preprocessor}{\#define\ MPU\_RLAR\_PXN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02843\ \textcolor{preprocessor}{\#define\ MPU\_RLAR\_PXN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ MPU\_RLAR\_PXN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02845\ \textcolor{preprocessor}{\#define\ MPU\_RLAR\_AttrIndx\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02846\ \textcolor{preprocessor}{\#define\ MPU\_RLAR\_AttrIndx\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (7UL\ <<\ MPU\_RLAR\_AttrIndx\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02848\ \textcolor{preprocessor}{\#define\ MPU\_RLAR\_EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02849\ \textcolor{preprocessor}{\#define\ MPU\_RLAR\_EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ }\textcolor{comment}{/*<<\ MPU\_RLAR\_EN\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02851\ \textcolor{comment}{/*\ MPU\ Memory\ Attribute\ Indirection\ Register\ 0\ Definitions\ */}}
\DoxyCodeLine{02852\ \textcolor{preprocessor}{\#define\ MPU\_MAIR0\_Attr3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 24U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02853\ \textcolor{preprocessor}{\#define\ MPU\_MAIR0\_Attr3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ MPU\_MAIR0\_Attr3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02855\ \textcolor{preprocessor}{\#define\ MPU\_MAIR0\_Attr2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02856\ \textcolor{preprocessor}{\#define\ MPU\_MAIR0\_Attr2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ MPU\_MAIR0\_Attr2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02858\ \textcolor{preprocessor}{\#define\ MPU\_MAIR0\_Attr1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02859\ \textcolor{preprocessor}{\#define\ MPU\_MAIR0\_Attr1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ MPU\_MAIR0\_Attr1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02861\ \textcolor{preprocessor}{\#define\ MPU\_MAIR0\_Attr0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02862\ \textcolor{preprocessor}{\#define\ MPU\_MAIR0\_Attr0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ }\textcolor{comment}{/*<<\ MPU\_MAIR0\_Attr0\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02864\ \textcolor{comment}{/*\ MPU\ Memory\ Attribute\ Indirection\ Register\ 1\ Definitions\ */}}
\DoxyCodeLine{02865\ \textcolor{preprocessor}{\#define\ MPU\_MAIR1\_Attr7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 24U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02866\ \textcolor{preprocessor}{\#define\ MPU\_MAIR1\_Attr7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ MPU\_MAIR1\_Attr7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02868\ \textcolor{preprocessor}{\#define\ MPU\_MAIR1\_Attr6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02869\ \textcolor{preprocessor}{\#define\ MPU\_MAIR1\_Attr6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ MPU\_MAIR1\_Attr6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02871\ \textcolor{preprocessor}{\#define\ MPU\_MAIR1\_Attr5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02872\ \textcolor{preprocessor}{\#define\ MPU\_MAIR1\_Attr5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ MPU\_MAIR1\_Attr5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02874\ \textcolor{preprocessor}{\#define\ MPU\_MAIR1\_Attr4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02875\ \textcolor{preprocessor}{\#define\ MPU\_MAIR1\_Attr4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ }\textcolor{comment}{/*<<\ MPU\_MAIR1\_Attr4\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02878\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02879\ }
\DoxyCodeLine{02880\ }
\DoxyCodeLine{02881\ \textcolor{preprocessor}{\#if\ defined\ (\_\_ARM\_FEATURE\_CMSE)\ \&\&\ (\_\_ARM\_FEATURE\_CMSE\ ==\ 3U)}}
\DoxyCodeLine{02892\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{02893\ \{}
\DoxyCodeLine{02894\ \ \ \_\_IOM\ uint32\_t\ CTRL;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{02895\ \ \ \_\_IM\ \ uint32\_t\ TYPE;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{02896\ \textcolor{preprocessor}{\#if\ defined\ (\_\_SAUREGION\_PRESENT)\ \&\&\ (\_\_SAUREGION\_PRESENT\ ==\ 1U)}}
\DoxyCodeLine{02897\ \ \ \_\_IOM\ uint32\_t\ RNR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{02898\ \ \ \_\_IOM\ uint32\_t\ RBAR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{02899\ \ \ \_\_IOM\ uint32\_t\ RLAR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{02900\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02901\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED0[3];}
\DoxyCodeLine{02902\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02903\ \ \ \_\_IOM\ uint32\_t\ SFSR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{02904\ \ \ \_\_IOM\ uint32\_t\ SFAR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{02905\ \}\ SAU\_Type;}
\DoxyCodeLine{02906\ }
\DoxyCodeLine{02907\ \textcolor{comment}{/*\ SAU\ Control\ Register\ Definitions\ */}}
\DoxyCodeLine{02908\ \textcolor{preprocessor}{\#define\ SAU\_CTRL\_ALLNS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02909\ \textcolor{preprocessor}{\#define\ SAU\_CTRL\_ALLNS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SAU\_CTRL\_ALLNS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02911\ \textcolor{preprocessor}{\#define\ SAU\_CTRL\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02912\ \textcolor{preprocessor}{\#define\ SAU\_CTRL\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ }\textcolor{comment}{/*<<\ SAU\_CTRL\_ENABLE\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02914\ \textcolor{comment}{/*\ SAU\ Type\ Register\ Definitions\ */}}
\DoxyCodeLine{02915\ \textcolor{preprocessor}{\#define\ SAU\_TYPE\_SREGION\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02916\ \textcolor{preprocessor}{\#define\ SAU\_TYPE\_SREGION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ }\textcolor{comment}{/*<<\ SAU\_TYPE\_SREGION\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02918\ \textcolor{preprocessor}{\#if\ defined\ (\_\_SAUREGION\_PRESENT)\ \&\&\ (\_\_SAUREGION\_PRESENT\ ==\ 1U)}}
\DoxyCodeLine{02919\ \textcolor{comment}{/*\ SAU\ Region\ Number\ Register\ Definitions\ */}}
\DoxyCodeLine{02920\ \textcolor{preprocessor}{\#define\ SAU\_RNR\_REGION\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02921\ \textcolor{preprocessor}{\#define\ SAU\_RNR\_REGION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ }\textcolor{comment}{/*<<\ SAU\_RNR\_REGION\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02923\ \textcolor{comment}{/*\ SAU\ Region\ Base\ Address\ Register\ Definitions\ */}}
\DoxyCodeLine{02924\ \textcolor{preprocessor}{\#define\ SAU\_RBAR\_BADDR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 5U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02925\ \textcolor{preprocessor}{\#define\ SAU\_RBAR\_BADDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFFFFUL\ <<\ SAU\_RBAR\_BADDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02927\ \textcolor{comment}{/*\ SAU\ Region\ Limit\ Address\ Register\ Definitions\ */}}
\DoxyCodeLine{02928\ \textcolor{preprocessor}{\#define\ SAU\_RLAR\_LADDR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 5U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02929\ \textcolor{preprocessor}{\#define\ SAU\_RLAR\_LADDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFFFFUL\ <<\ SAU\_RLAR\_LADDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02931\ \textcolor{preprocessor}{\#define\ SAU\_RLAR\_NSC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02932\ \textcolor{preprocessor}{\#define\ SAU\_RLAR\_NSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SAU\_RLAR\_NSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02934\ \textcolor{preprocessor}{\#define\ SAU\_RLAR\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02935\ \textcolor{preprocessor}{\#define\ SAU\_RLAR\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ }\textcolor{comment}{/*<<\ SAU\_RLAR\_ENABLE\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02937\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (\_\_SAUREGION\_PRESENT)\ \&\&\ (\_\_SAUREGION\_PRESENT\ ==\ 1U)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02938\ }
\DoxyCodeLine{02939\ \textcolor{comment}{/*\ Secure\ Fault\ Status\ Register\ Definitions\ */}}
\DoxyCodeLine{02940\ \textcolor{preprocessor}{\#define\ SAU\_SFSR\_LSERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 7U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02941\ \textcolor{preprocessor}{\#define\ SAU\_SFSR\_LSERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SAU\_SFSR\_LSERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02943\ \textcolor{preprocessor}{\#define\ SAU\_SFSR\_SFARVALID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 6U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02944\ \textcolor{preprocessor}{\#define\ SAU\_SFSR\_SFARVALID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SAU\_SFSR\_SFARVALID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02946\ \textcolor{preprocessor}{\#define\ SAU\_SFSR\_LSPERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 5U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02947\ \textcolor{preprocessor}{\#define\ SAU\_SFSR\_LSPERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SAU\_SFSR\_LSPERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02949\ \textcolor{preprocessor}{\#define\ SAU\_SFSR\_INVTRAN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02950\ \textcolor{preprocessor}{\#define\ SAU\_SFSR\_INVTRAN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SAU\_SFSR\_INVTRAN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02952\ \textcolor{preprocessor}{\#define\ SAU\_SFSR\_AUVIOL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02953\ \textcolor{preprocessor}{\#define\ SAU\_SFSR\_AUVIOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SAU\_SFSR\_AUVIOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02955\ \textcolor{preprocessor}{\#define\ SAU\_SFSR\_INVER\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02956\ \textcolor{preprocessor}{\#define\ SAU\_SFSR\_INVER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SAU\_SFSR\_INVER\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02958\ \textcolor{preprocessor}{\#define\ SAU\_SFSR\_INVIS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02959\ \textcolor{preprocessor}{\#define\ SAU\_SFSR\_INVIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ SAU\_SFSR\_INVIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02961\ \textcolor{preprocessor}{\#define\ SAU\_SFSR\_INVEP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02962\ \textcolor{preprocessor}{\#define\ SAU\_SFSR\_INVEP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ }\textcolor{comment}{/*<<\ SAU\_SFSR\_INVEP\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02965\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (\_\_ARM\_FEATURE\_CMSE)\ \&\&\ (\_\_ARM\_FEATURE\_CMSE\ ==\ 3U)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02966\ }
\DoxyCodeLine{02967\ }
\DoxyCodeLine{02978\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{02979\ \{}
\DoxyCodeLine{02980\ \ \ \ \ \ \ \ \ uint32\_t\ RESERVED0[1U];}
\DoxyCodeLine{02981\ \ \ \_\_IOM\ uint32\_t\ FPCCR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{02982\ \ \ \_\_IOM\ uint32\_t\ FPCAR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{02983\ \ \ \_\_IOM\ uint32\_t\ FPDSCR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{02984\ \ \ \_\_IM\ \ uint32\_t\ MVFR0;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{02985\ \ \ \_\_IM\ \ uint32\_t\ MVFR1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{02986\ \ \ \_\_IM\ \ uint32\_t\ MVFR2;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{02987\ \}\ \mbox{\hyperlink{struct_f_p_u___type}{FPU\_Type}};}
\DoxyCodeLine{02988\ }
\DoxyCodeLine{02989\ \textcolor{comment}{/*\ Floating-\/Point\ Context\ Control\ Register\ Definitions\ */}}
\DoxyCodeLine{02990\ \textcolor{preprocessor}{\#define\ FPU\_FPCCR\_ASPEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 31U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02991\ \textcolor{preprocessor}{\#define\ FPU\_FPCCR\_ASPEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ FPU\_FPCCR\_ASPEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02993\ \textcolor{preprocessor}{\#define\ FPU\_FPCCR\_LSPEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 30U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02994\ \textcolor{preprocessor}{\#define\ FPU\_FPCCR\_LSPEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ FPU\_FPCCR\_LSPEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02996\ \textcolor{preprocessor}{\#define\ FPU\_FPCCR\_LSPENS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 29U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02997\ \textcolor{preprocessor}{\#define\ FPU\_FPCCR\_LSPENS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ FPU\_FPCCR\_LSPENS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02999\ \textcolor{preprocessor}{\#define\ FPU\_FPCCR\_CLRONRET\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 28U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03000\ \textcolor{preprocessor}{\#define\ FPU\_FPCCR\_CLRONRET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ FPU\_FPCCR\_CLRONRET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03002\ \textcolor{preprocessor}{\#define\ FPU\_FPCCR\_CLRONRETS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 27U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03003\ \textcolor{preprocessor}{\#define\ FPU\_FPCCR\_CLRONRETS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ FPU\_FPCCR\_CLRONRETS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03005\ \textcolor{preprocessor}{\#define\ FPU\_FPCCR\_TS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 26U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03006\ \textcolor{preprocessor}{\#define\ FPU\_FPCCR\_TS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ FPU\_FPCCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03008\ \textcolor{preprocessor}{\#define\ FPU\_FPCCR\_UFRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 10U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03009\ \textcolor{preprocessor}{\#define\ FPU\_FPCCR\_UFRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ FPU\_FPCCR\_UFRDY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03011\ \textcolor{preprocessor}{\#define\ FPU\_FPCCR\_SPLIMVIOL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 9U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03012\ \textcolor{preprocessor}{\#define\ FPU\_FPCCR\_SPLIMVIOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ FPU\_FPCCR\_SPLIMVIOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03014\ \textcolor{preprocessor}{\#define\ FPU\_FPCCR\_MONRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03015\ \textcolor{preprocessor}{\#define\ FPU\_FPCCR\_MONRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ FPU\_FPCCR\_MONRDY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03017\ \textcolor{preprocessor}{\#define\ FPU\_FPCCR\_SFRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 7U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03018\ \textcolor{preprocessor}{\#define\ FPU\_FPCCR\_SFRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ FPU\_FPCCR\_SFRDY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03020\ \textcolor{preprocessor}{\#define\ FPU\_FPCCR\_BFRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 6U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03021\ \textcolor{preprocessor}{\#define\ FPU\_FPCCR\_BFRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ FPU\_FPCCR\_BFRDY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03023\ \textcolor{preprocessor}{\#define\ FPU\_FPCCR\_MMRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 5U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03024\ \textcolor{preprocessor}{\#define\ FPU\_FPCCR\_MMRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ FPU\_FPCCR\_MMRDY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03026\ \textcolor{preprocessor}{\#define\ FPU\_FPCCR\_HFRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03027\ \textcolor{preprocessor}{\#define\ FPU\_FPCCR\_HFRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ FPU\_FPCCR\_HFRDY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03029\ \textcolor{preprocessor}{\#define\ FPU\_FPCCR\_THREAD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03030\ \textcolor{preprocessor}{\#define\ FPU\_FPCCR\_THREAD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ FPU\_FPCCR\_THREAD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03032\ \textcolor{preprocessor}{\#define\ FPU\_FPCCR\_S\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03033\ \textcolor{preprocessor}{\#define\ FPU\_FPCCR\_S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ FPU\_FPCCR\_S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03035\ \textcolor{preprocessor}{\#define\ FPU\_FPCCR\_USER\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03036\ \textcolor{preprocessor}{\#define\ FPU\_FPCCR\_USER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ FPU\_FPCCR\_USER\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03038\ \textcolor{preprocessor}{\#define\ FPU\_FPCCR\_LSPACT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03039\ \textcolor{preprocessor}{\#define\ FPU\_FPCCR\_LSPACT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ }\textcolor{comment}{/*<<\ FPU\_FPCCR\_LSPACT\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03041\ \textcolor{comment}{/*\ Floating-\/Point\ Context\ Address\ Register\ Definitions\ */}}
\DoxyCodeLine{03042\ \textcolor{preprocessor}{\#define\ FPU\_FPCAR\_ADDRESS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03043\ \textcolor{preprocessor}{\#define\ FPU\_FPCAR\_ADDRESS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FFFFFFFUL\ <<\ FPU\_FPCAR\_ADDRESS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03045\ \textcolor{comment}{/*\ Floating-\/Point\ Default\ Status\ Control\ Register\ Definitions\ */}}
\DoxyCodeLine{03046\ \textcolor{preprocessor}{\#define\ FPU\_FPDSCR\_AHP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 26U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03047\ \textcolor{preprocessor}{\#define\ FPU\_FPDSCR\_AHP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ FPU\_FPDSCR\_AHP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03049\ \textcolor{preprocessor}{\#define\ FPU\_FPDSCR\_DN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 25U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03050\ \textcolor{preprocessor}{\#define\ FPU\_FPDSCR\_DN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ FPU\_FPDSCR\_DN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03052\ \textcolor{preprocessor}{\#define\ FPU\_FPDSCR\_FZ\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 24U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03053\ \textcolor{preprocessor}{\#define\ FPU\_FPDSCR\_FZ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ FPU\_FPDSCR\_FZ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03055\ \textcolor{preprocessor}{\#define\ FPU\_FPDSCR\_RMode\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 22U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03056\ \textcolor{preprocessor}{\#define\ FPU\_FPDSCR\_RMode\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3UL\ <<\ FPU\_FPDSCR\_RMode\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03058\ \textcolor{preprocessor}{\#define\ FPU\_FPDSCR\_FZ16\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 19U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03059\ \textcolor{preprocessor}{\#define\ FPU\_FPDSCR\_FZ16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ FPU\_FPDSCR\_FZ16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03061\ \textcolor{preprocessor}{\#define\ FPU\_FPDSCR\_LTPSIZE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03062\ \textcolor{preprocessor}{\#define\ FPU\_FPDSCR\_LTPSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (7UL\ <<\ FPU\_FPDSCR\_LTPSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03064\ \textcolor{comment}{/*\ Media\ and\ VFP\ Feature\ Register\ 0\ Definitions\ */}}
\DoxyCodeLine{03065\ \textcolor{preprocessor}{\#define\ FPU\_MVFR0\_FPRound\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 28U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03066\ \textcolor{preprocessor}{\#define\ FPU\_MVFR0\_FPRound\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FPU\_MVFR0\_FPRound\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03068\ \textcolor{preprocessor}{\#define\ FPU\_MVFR0\_FPSqrt\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 20U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03069\ \textcolor{preprocessor}{\#define\ FPU\_MVFR0\_FPSqrt\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FPU\_MVFR0\_FPSqrt\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03071\ \textcolor{preprocessor}{\#define\ FPU\_MVFR0\_FPDivide\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03072\ \textcolor{preprocessor}{\#define\ FPU\_MVFR0\_FPDivide\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FPU\_MVFR0\_FPDivide\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03074\ \textcolor{preprocessor}{\#define\ FPU\_MVFR0\_FPDP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03075\ \textcolor{preprocessor}{\#define\ FPU\_MVFR0\_FPDP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FPU\_MVFR0\_FPDP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03077\ \textcolor{preprocessor}{\#define\ FPU\_MVFR0\_FPSP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03078\ \textcolor{preprocessor}{\#define\ FPU\_MVFR0\_FPSP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FPU\_MVFR0\_FPSP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03080\ \textcolor{preprocessor}{\#define\ FPU\_MVFR0\_SIMDReg\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03081\ \textcolor{preprocessor}{\#define\ FPU\_MVFR0\_SIMDReg\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ }\textcolor{comment}{/*<<\ FPU\_MVFR0\_SIMDReg\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03083\ \textcolor{comment}{/*\ Media\ and\ VFP\ Feature\ Register\ 1\ Definitions\ */}}
\DoxyCodeLine{03084\ \textcolor{preprocessor}{\#define\ FPU\_MVFR1\_FMAC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 28U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03085\ \textcolor{preprocessor}{\#define\ FPU\_MVFR1\_FMAC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FPU\_MVFR1\_FMAC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03087\ \textcolor{preprocessor}{\#define\ FPU\_MVFR1\_FPHP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 24U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03088\ \textcolor{preprocessor}{\#define\ FPU\_MVFR1\_FPHP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FPU\_MVFR1\_FPHP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03090\ \textcolor{preprocessor}{\#define\ FPU\_MVFR1\_FP16\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 20U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03091\ \textcolor{preprocessor}{\#define\ FPU\_MVFR1\_FP16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FPU\_MVFR1\_FP16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03093\ \textcolor{preprocessor}{\#define\ FPU\_MVFR1\_MVE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03094\ \textcolor{preprocessor}{\#define\ FPU\_MVFR1\_MVE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FPU\_MVFR1\_MVE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03096\ \textcolor{preprocessor}{\#define\ FPU\_MVFR1\_FPDNaN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03097\ \textcolor{preprocessor}{\#define\ FPU\_MVFR1\_FPDNaN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FPU\_MVFR1\_FPDNaN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03099\ \textcolor{preprocessor}{\#define\ FPU\_MVFR1\_FPFtZ\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03100\ \textcolor{preprocessor}{\#define\ FPU\_MVFR1\_FPFtZ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ }\textcolor{comment}{/*<<\ FPU\_MVFR1\_FPFtZ\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03102\ \textcolor{comment}{/*\ Media\ and\ VFP\ Feature\ Register\ 2\ Definitions\ */}}
\DoxyCodeLine{03103\ \textcolor{preprocessor}{\#define\ FPU\_MVFR2\_FPMisc\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03104\ \textcolor{preprocessor}{\#define\ FPU\_MVFR2\_FPMisc\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FPU\_MVFR2\_FPMisc\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03108\ \textcolor{comment}{/*\ CoreDebug\ is\ deprecated.\ replaced\ by\ DCB\ (Debug\ Control\ Block)\ */}}
\DoxyCodeLine{03119\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{03120\ \{}
\DoxyCodeLine{03121\ \ \ \_\_IOM\ uint32\_t\ DHCSR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03122\ \ \ \_\_OM\ \ uint32\_t\ DCRSR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03123\ \ \ \_\_IOM\ uint32\_t\ DCRDR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03124\ \ \ \_\_IOM\ uint32\_t\ DEMCR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03125\ \ \ \_\_OM\ \ uint32\_t\ DSCEMCR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03126\ \ \ \_\_IOM\ uint32\_t\ DAUTHCTRL;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03127\ \ \ \_\_IOM\ uint32\_t\ DSCSR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03128\ \}\ \mbox{\hyperlink{struct_core_debug___type}{CoreDebug\_Type}};}
\DoxyCodeLine{03129\ }
\DoxyCodeLine{03130\ \textcolor{comment}{/*\ Debug\ Halting\ Control\ and\ Status\ Register\ Definitions\ */}}
\DoxyCodeLine{03131\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_DBGKEY\_Pos\ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03132\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_DBGKEY\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ CoreDebug\_DHCSR\_DBGKEY\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{03134\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos\ \ \ 26U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03135\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk\ \ \ (1UL\ <<\ CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{03137\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos\ \ \ \ \ 25U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03138\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk\ \ \ \ \ (1UL\ <<\ CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03140\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos\ \ \ \ 24U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03141\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk\ \ \ \ (1UL\ <<\ CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{03143\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_S\_FPD\_Pos\ \ \ \ \ \ \ \ \ \ 23U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03144\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_S\_FPD\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ CoreDebug\_DHCSR\_S\_FPD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03146\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_S\_SUIDE\_Pos\ \ \ \ \ \ \ \ 22U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03147\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_S\_SUIDE\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ CoreDebug\_DHCSR\_S\_SUIDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03149\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_S\_NSUIDE\_Pos\ \ \ \ \ \ \ 21U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03150\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_S\_NSUIDE\_Msk\ \ \ \ \ \ \ (1UL\ <<\ CoreDebug\_DHCSR\_S\_NSUIDE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03152\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_S\_SDE\_Pos\ \ \ \ \ \ \ \ \ \ 20U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03153\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_S\_SDE\_Msk\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ CoreDebug\_DHCSR\_S\_SDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03155\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_S\_LOCKUP\_Pos\ \ \ \ \ \ \ 19U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03156\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_S\_LOCKUP\_Msk\ \ \ \ \ \ \ (1UL\ <<\ CoreDebug\_DHCSR\_S\_LOCKUP\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03158\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_S\_SLEEP\_Pos\ \ \ \ \ \ \ \ 18U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03159\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_S\_SLEEP\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ CoreDebug\_DHCSR\_S\_SLEEP\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03161\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_S\_HALT\_Pos\ \ \ \ \ \ \ \ \ 17U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03162\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_S\_HALT\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ CoreDebug\_DHCSR\_S\_HALT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03164\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_S\_REGRDY\_Pos\ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03165\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_S\_REGRDY\_Msk\ \ \ \ \ \ \ (1UL\ <<\ CoreDebug\_DHCSR\_S\_REGRDY\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03167\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_C\_PMOV\_Pos\ \ \ \ \ \ \ \ \ \ 6U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03168\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_C\_PMOV\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ CoreDebug\_DHCSR\_C\_PMOV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03170\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos\ \ \ \ \ 5U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03171\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk\ \ \ \ (1UL\ <<\ CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{03173\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_C\_MASKINTS\_Pos\ \ \ \ \ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03174\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_C\_MASKINTS\_Msk\ \ \ \ \ (1UL\ <<\ CoreDebug\_DHCSR\_C\_MASKINTS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03176\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_C\_STEP\_Pos\ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03177\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_C\_STEP\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ CoreDebug\_DHCSR\_C\_STEP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03179\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_C\_HALT\_Pos\ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03180\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_C\_HALT\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ CoreDebug\_DHCSR\_C\_HALT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03182\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos\ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03183\ \textcolor{preprocessor}{\#define\ CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk\ \ \ \ \ \ (1UL\ }\textcolor{comment}{/*<<\ CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ }}
\DoxyCodeLine{03185\ \textcolor{comment}{/*\ Debug\ Core\ Register\ Selector\ Register\ Definitions\ */}}
\DoxyCodeLine{03186\ \textcolor{preprocessor}{\#define\ CoreDebug\_DCRSR\_REGWnR\_Pos\ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03187\ \textcolor{preprocessor}{\#define\ CoreDebug\_DCRSR\_REGWnR\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ CoreDebug\_DCRSR\_REGWnR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03189\ \textcolor{preprocessor}{\#define\ CoreDebug\_DCRSR\_REGSEL\_Pos\ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03190\ \textcolor{preprocessor}{\#define\ CoreDebug\_DCRSR\_REGSEL\_Msk\ \ \ \ \ \ \ \ \ (0x1FUL\ }\textcolor{comment}{/*<<\ CoreDebug\_DCRSR\_REGSEL\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ }}
\DoxyCodeLine{03192\ \textcolor{comment}{/*\ Debug\ Exception\ and\ Monitor\ Control\ Register\ Definitions\ */}}
\DoxyCodeLine{03193\ \textcolor{preprocessor}{\#define\ CoreDebug\_DEMCR\_TRCENA\_Pos\ \ \ \ \ \ \ \ \ 24U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03194\ \textcolor{preprocessor}{\#define\ CoreDebug\_DEMCR\_TRCENA\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ CoreDebug\_DEMCR\_TRCENA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03196\ \textcolor{preprocessor}{\#define\ CoreDebug\_DEMCR\_MON\_REQ\_Pos\ \ \ \ \ \ \ \ 19U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03197\ \textcolor{preprocessor}{\#define\ CoreDebug\_DEMCR\_MON\_REQ\_Msk\ \ \ \ \ \ \ \ (1UL\ <<\ CoreDebug\_DEMCR\_MON\_REQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03199\ \textcolor{preprocessor}{\#define\ CoreDebug\_DEMCR\_MON\_STEP\_Pos\ \ \ \ \ \ \ 18U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03200\ \textcolor{preprocessor}{\#define\ CoreDebug\_DEMCR\_MON\_STEP\_Msk\ \ \ \ \ \ \ (1UL\ <<\ CoreDebug\_DEMCR\_MON\_STEP\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03202\ \textcolor{preprocessor}{\#define\ CoreDebug\_DEMCR\_MON\_PEND\_Pos\ \ \ \ \ \ \ 17U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03203\ \textcolor{preprocessor}{\#define\ CoreDebug\_DEMCR\_MON\_PEND\_Msk\ \ \ \ \ \ \ (1UL\ <<\ CoreDebug\_DEMCR\_MON\_PEND\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03205\ \textcolor{preprocessor}{\#define\ CoreDebug\_DEMCR\_MON\_EN\_Pos\ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03206\ \textcolor{preprocessor}{\#define\ CoreDebug\_DEMCR\_MON\_EN\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ CoreDebug\_DEMCR\_MON\_EN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03208\ \textcolor{preprocessor}{\#define\ CoreDebug\_DEMCR\_VC\_HARDERR\_Pos\ \ \ \ \ 10U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03209\ \textcolor{preprocessor}{\#define\ CoreDebug\_DEMCR\_VC\_HARDERR\_Msk\ \ \ \ \ (1UL\ <<\ CoreDebug\_DEMCR\_VC\_HARDERR\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03211\ \textcolor{preprocessor}{\#define\ CoreDebug\_DEMCR\_VC\_INTERR\_Pos\ \ \ \ \ \ \ 9U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03212\ \textcolor{preprocessor}{\#define\ CoreDebug\_DEMCR\_VC\_INTERR\_Msk\ \ \ \ \ \ (1UL\ <<\ CoreDebug\_DEMCR\_VC\_INTERR\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03214\ \textcolor{preprocessor}{\#define\ CoreDebug\_DEMCR\_VC\_BUSERR\_Pos\ \ \ \ \ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03215\ \textcolor{preprocessor}{\#define\ CoreDebug\_DEMCR\_VC\_BUSERR\_Msk\ \ \ \ \ \ (1UL\ <<\ CoreDebug\_DEMCR\_VC\_BUSERR\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03217\ \textcolor{preprocessor}{\#define\ CoreDebug\_DEMCR\_VC\_STATERR\_Pos\ \ \ \ \ \ 7U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03218\ \textcolor{preprocessor}{\#define\ CoreDebug\_DEMCR\_VC\_STATERR\_Msk\ \ \ \ \ (1UL\ <<\ CoreDebug\_DEMCR\_VC\_STATERR\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03220\ \textcolor{preprocessor}{\#define\ CoreDebug\_DEMCR\_VC\_CHKERR\_Pos\ \ \ \ \ \ \ 6U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03221\ \textcolor{preprocessor}{\#define\ CoreDebug\_DEMCR\_VC\_CHKERR\_Msk\ \ \ \ \ \ (1UL\ <<\ CoreDebug\_DEMCR\_VC\_CHKERR\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03223\ \textcolor{preprocessor}{\#define\ CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos\ \ \ \ \ \ 5U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03224\ \textcolor{preprocessor}{\#define\ CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk\ \ \ \ \ (1UL\ <<\ CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03226\ \textcolor{preprocessor}{\#define\ CoreDebug\_DEMCR\_VC\_MMERR\_Pos\ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03227\ \textcolor{preprocessor}{\#define\ CoreDebug\_DEMCR\_VC\_MMERR\_Msk\ \ \ \ \ \ \ (1UL\ <<\ CoreDebug\_DEMCR\_VC\_MMERR\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03229\ \textcolor{preprocessor}{\#define\ CoreDebug\_DEMCR\_VC\_CORERESET\_Pos\ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03230\ \textcolor{preprocessor}{\#define\ CoreDebug\_DEMCR\_VC\_CORERESET\_Msk\ \ \ (1UL\ }\textcolor{comment}{/*<<\ CoreDebug\_DEMCR\_VC\_CORERESET\_Pos*/}\textcolor{preprocessor}{)\ \ }}
\DoxyCodeLine{03232\ \textcolor{comment}{/*\ Debug\ Set\ Clear\ Exception\ and\ Monitor\ Control\ Register\ Definitions\ */}}
\DoxyCodeLine{03233\ \textcolor{preprocessor}{\#define\ CoreDebug\_DSCEMCR\_CLR\_MON\_REQ\_Pos\ \ 19U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03234\ \textcolor{preprocessor}{\#define\ CoreDebug\_DSCEMCR\_CLR\_MON\_REQ\_Msk\ \ (1UL\ <<\ CoreDebug\_DSCEMCR\_CLR\_MON\_REQ\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{03236\ \textcolor{preprocessor}{\#define\ CoreDebug\_DSCEMCR\_CLR\_MON\_PEND\_Pos\ 17U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03237\ \textcolor{preprocessor}{\#define\ CoreDebug\_DSCEMCR\_CLR\_MON\_PEND\_Msk\ (1UL\ <<\ CoreDebug\_DSCEMCR\_CLR\_MON\_PEND\_Pos)\ \ \ \ }}
\DoxyCodeLine{03239\ \textcolor{preprocessor}{\#define\ CoreDebug\_DSCEMCR\_SET\_MON\_REQ\_Pos\ \ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03240\ \textcolor{preprocessor}{\#define\ CoreDebug\_DSCEMCR\_SET\_MON\_REQ\_Msk\ \ (1UL\ <<\ CoreDebug\_DSCEMCR\_SET\_MON\_REQ\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{03242\ \textcolor{preprocessor}{\#define\ CoreDebug\_DSCEMCR\_SET\_MON\_PEND\_Pos\ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03243\ \textcolor{preprocessor}{\#define\ CoreDebug\_DSCEMCR\_SET\_MON\_PEND\_Msk\ (1UL\ <<\ CoreDebug\_DSCEMCR\_SET\_MON\_PEND\_Pos)\ \ \ \ }}
\DoxyCodeLine{03245\ \textcolor{comment}{/*\ Debug\ Authentication\ Control\ Register\ Definitions\ */}}
\DoxyCodeLine{03246\ \textcolor{preprocessor}{\#define\ CoreDebug\_DAUTHCTRL\_UIDEN\_Pos\ \ \ \ \ \ 10U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03247\ \textcolor{preprocessor}{\#define\ CoreDebug\_DAUTHCTRL\_UIDEN\_Msk\ \ \ \ \ \ (1UL\ <<\ CoreDebug\_DAUTHCTRL\_UIDEN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03249\ \textcolor{preprocessor}{\#define\ CoreDebug\_DAUTHCTRL\_UIDAPEN\_Pos\ \ \ \ \ 9U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03250\ \textcolor{preprocessor}{\#define\ CoreDebug\_DAUTHCTRL\_UIDAPEN\_Msk\ \ \ \ (1UL\ <<\ CoreDebug\_DAUTHCTRL\_UIDAPEN\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{03252\ \textcolor{preprocessor}{\#define\ CoreDebug\_DAUTHCTRL\_FSDMA\_Pos\ \ \ \ \ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03253\ \textcolor{preprocessor}{\#define\ CoreDebug\_DAUTHCTRL\_FSDMA\_Msk\ \ \ \ \ \ (1UL\ <<\ CoreDebug\_DAUTHCTRL\_FSDMA\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03255\ \textcolor{preprocessor}{\#define\ CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos\ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03256\ \textcolor{preprocessor}{\#define\ CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk\ (1UL\ <<\ CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos)\ \ \ \ }}
\DoxyCodeLine{03258\ \textcolor{preprocessor}{\#define\ CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos\ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03259\ \textcolor{preprocessor}{\#define\ CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk\ (1UL\ <<\ CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{03261\ \textcolor{preprocessor}{\#define\ CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos\ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03262\ \textcolor{preprocessor}{\#define\ CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk\ \ (1UL\ <<\ CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{03264\ \textcolor{preprocessor}{\#define\ CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos\ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03265\ \textcolor{preprocessor}{\#define\ CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk\ \ (1UL\ }\textcolor{comment}{/*<<\ CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos*/}\textcolor{preprocessor}{)\ }}
\DoxyCodeLine{03267\ \textcolor{comment}{/*\ Debug\ Security\ Control\ and\ Status\ Register\ Definitions\ */}}
\DoxyCodeLine{03268\ \textcolor{preprocessor}{\#define\ CoreDebug\_DSCSR\_CDS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03269\ \textcolor{preprocessor}{\#define\ CoreDebug\_DSCSR\_CDS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ CoreDebug\_DSCSR\_CDS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03271\ \textcolor{preprocessor}{\#define\ CoreDebug\_DSCSR\_SBRSEL\_Pos\ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03272\ \textcolor{preprocessor}{\#define\ CoreDebug\_DSCSR\_SBRSEL\_Msk\ \ \ \ \ \ \ \ \ (1UL\ <<\ CoreDebug\_DSCSR\_SBRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03274\ \textcolor{preprocessor}{\#define\ CoreDebug\_DSCSR\_SBRSELEN\_Pos\ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03275\ \textcolor{preprocessor}{\#define\ CoreDebug\_DSCSR\_SBRSELEN\_Msk\ \ \ \ \ \ \ (1UL\ }\textcolor{comment}{/*<<\ CoreDebug\_DSCSR\_SBRSELEN\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ }}
\DoxyCodeLine{03290\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{03291\ \{}
\DoxyCodeLine{03292\ \ \ \_\_IOM\ uint32\_t\ DHCSR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03293\ \ \ \_\_OM\ \ uint32\_t\ DCRSR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03294\ \ \ \_\_IOM\ uint32\_t\ DCRDR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03295\ \ \ \_\_IOM\ uint32\_t\ DEMCR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03296\ \ \ \_\_OM\ \ uint32\_t\ DSCEMCR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03297\ \ \ \_\_IOM\ uint32\_t\ DAUTHCTRL;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03298\ \ \ \_\_IOM\ uint32\_t\ DSCSR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03299\ \}\ \mbox{\hyperlink{struct_d_c_b___type}{DCB\_Type}};}
\DoxyCodeLine{03300\ }
\DoxyCodeLine{03301\ \textcolor{comment}{/*\ DHCSR,\ Debug\ Halting\ Control\ and\ Status\ Register\ Definitions\ */}}
\DoxyCodeLine{03302\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_DBGKEY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03303\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_DBGKEY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ DCB\_DHCSR\_DBGKEY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03305\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_S\_RESTART\_ST\_Pos\ \ \ \ \ \ \ \ \ 26U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03306\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_S\_RESTART\_ST\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DHCSR\_S\_RESTART\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03308\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_S\_RESET\_ST\_Pos\ \ \ \ \ \ \ \ \ \ \ 25U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03309\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_S\_RESET\_ST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DHCSR\_S\_RESET\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03311\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_S\_RETIRE\_ST\_Pos\ \ \ \ \ \ \ \ \ \ 24U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03312\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_S\_RETIRE\_ST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DHCSR\_S\_RETIRE\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03314\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_S\_FPD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 23U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03315\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_S\_FPD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DHCSR\_S\_FPD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03317\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_S\_SUIDE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 22U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03318\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_S\_SUIDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DHCSR\_S\_SUIDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03320\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_S\_NSUIDE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 21U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03321\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_S\_NSUIDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DHCSR\_S\_NSUIDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03323\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_S\_SDE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 20U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03324\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_S\_SDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DHCSR\_S\_SDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03326\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_S\_LOCKUP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 19U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03327\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_S\_LOCKUP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DHCSR\_S\_LOCKUP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03329\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_S\_SLEEP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 18U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03330\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_S\_SLEEP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DHCSR\_S\_SLEEP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03332\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_S\_HALT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 17U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03333\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_S\_HALT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DHCSR\_S\_HALT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03335\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_S\_REGRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03336\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_S\_REGRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DHCSR\_S\_REGRDY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03338\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_C\_PMOV\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 6U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03339\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_C\_PMOV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DHCSR\_C\_PMOV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03341\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_C\_SNAPSTALL\_Pos\ \ \ \ \ \ \ \ \ \ \ 5U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03342\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_C\_SNAPSTALL\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DHCSR\_C\_SNAPSTALL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03344\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_C\_MASKINTS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03345\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_C\_MASKINTS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DHCSR\_C\_MASKINTS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03347\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_C\_STEP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03348\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_C\_STEP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DHCSR\_C\_STEP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03350\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_C\_HALT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03351\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_C\_HALT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DHCSR\_C\_HALT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03353\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_C\_DEBUGEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03354\ \textcolor{preprocessor}{\#define\ DCB\_DHCSR\_C\_DEBUGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ }\textcolor{comment}{/*<<\ DCB\_DHCSR\_C\_DEBUGEN\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03356\ \textcolor{comment}{/*\ DCRSR,\ Debug\ Core\ Register\ Select\ Register\ Definitions\ */}}
\DoxyCodeLine{03357\ \textcolor{preprocessor}{\#define\ DCB\_DCRSR\_REGWnR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03358\ \textcolor{preprocessor}{\#define\ DCB\_DCRSR\_REGWnR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DCRSR\_REGWnR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03360\ \textcolor{preprocessor}{\#define\ DCB\_DCRSR\_REGSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03361\ \textcolor{preprocessor}{\#define\ DCB\_DCRSR\_REGSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ }\textcolor{comment}{/*<<\ DCB\_DCRSR\_REGSEL\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03363\ \textcolor{comment}{/*\ DCRDR,\ Debug\ Core\ Register\ Data\ Register\ Definitions\ */}}
\DoxyCodeLine{03364\ \textcolor{preprocessor}{\#define\ DCB\_DCRDR\_DBGTMP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03365\ \textcolor{preprocessor}{\#define\ DCB\_DCRDR\_DBGTMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ }\textcolor{comment}{/*<<\ DCB\_DCRDR\_DBGTMP\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ }}
\DoxyCodeLine{03367\ \textcolor{comment}{/*\ DEMCR,\ Debug\ Exception\ and\ Monitor\ Control\ Register\ Definitions\ */}}
\DoxyCodeLine{03368\ \textcolor{preprocessor}{\#define\ DCB\_DEMCR\_TRCENA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 24U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03369\ \textcolor{preprocessor}{\#define\ DCB\_DEMCR\_TRCENA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DEMCR\_TRCENA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03371\ \textcolor{preprocessor}{\#define\ DCB\_DEMCR\_MONPRKEY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 23U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03372\ \textcolor{preprocessor}{\#define\ DCB\_DEMCR\_MONPRKEY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DEMCR\_MONPRKEY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03374\ \textcolor{preprocessor}{\#define\ DCB\_DEMCR\_UMON\_EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 21U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03375\ \textcolor{preprocessor}{\#define\ DCB\_DEMCR\_UMON\_EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DEMCR\_UMON\_EN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03377\ \textcolor{preprocessor}{\#define\ DCB\_DEMCR\_SDME\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 20U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03378\ \textcolor{preprocessor}{\#define\ DCB\_DEMCR\_SDME\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DEMCR\_SDME\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03380\ \textcolor{preprocessor}{\#define\ DCB\_DEMCR\_MON\_REQ\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 19U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03381\ \textcolor{preprocessor}{\#define\ DCB\_DEMCR\_MON\_REQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DEMCR\_MON\_REQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03383\ \textcolor{preprocessor}{\#define\ DCB\_DEMCR\_MON\_STEP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 18U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03384\ \textcolor{preprocessor}{\#define\ DCB\_DEMCR\_MON\_STEP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DEMCR\_MON\_STEP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03386\ \textcolor{preprocessor}{\#define\ DCB\_DEMCR\_MON\_PEND\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 17U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03387\ \textcolor{preprocessor}{\#define\ DCB\_DEMCR\_MON\_PEND\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DEMCR\_MON\_PEND\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03389\ \textcolor{preprocessor}{\#define\ DCB\_DEMCR\_MON\_EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03390\ \textcolor{preprocessor}{\#define\ DCB\_DEMCR\_MON\_EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DEMCR\_MON\_EN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03392\ \textcolor{preprocessor}{\#define\ DCB\_DEMCR\_VC\_SFERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 11U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03393\ \textcolor{preprocessor}{\#define\ DCB\_DEMCR\_VC\_SFERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DEMCR\_VC\_SFERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03395\ \textcolor{preprocessor}{\#define\ DCB\_DEMCR\_VC\_HARDERR\_Pos\ \ \ \ \ \ \ \ \ \ \ 10U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03396\ \textcolor{preprocessor}{\#define\ DCB\_DEMCR\_VC\_HARDERR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DEMCR\_VC\_HARDERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03398\ \textcolor{preprocessor}{\#define\ DCB\_DEMCR\_VC\_INTERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 9U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03399\ \textcolor{preprocessor}{\#define\ DCB\_DEMCR\_VC\_INTERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DEMCR\_VC\_INTERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03401\ \textcolor{preprocessor}{\#define\ DCB\_DEMCR\_VC\_BUSERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03402\ \textcolor{preprocessor}{\#define\ DCB\_DEMCR\_VC\_BUSERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DEMCR\_VC\_BUSERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03404\ \textcolor{preprocessor}{\#define\ DCB\_DEMCR\_VC\_STATERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 7U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03405\ \textcolor{preprocessor}{\#define\ DCB\_DEMCR\_VC\_STATERR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DEMCR\_VC\_STATERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03407\ \textcolor{preprocessor}{\#define\ DCB\_DEMCR\_VC\_CHKERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 6U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03408\ \textcolor{preprocessor}{\#define\ DCB\_DEMCR\_VC\_CHKERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DEMCR\_VC\_CHKERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03410\ \textcolor{preprocessor}{\#define\ DCB\_DEMCR\_VC\_NOCPERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 5U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03411\ \textcolor{preprocessor}{\#define\ DCB\_DEMCR\_VC\_NOCPERR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DEMCR\_VC\_NOCPERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03413\ \textcolor{preprocessor}{\#define\ DCB\_DEMCR\_VC\_MMERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03414\ \textcolor{preprocessor}{\#define\ DCB\_DEMCR\_VC\_MMERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DEMCR\_VC\_MMERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03416\ \textcolor{preprocessor}{\#define\ DCB\_DEMCR\_VC\_CORERESET\_Pos\ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03417\ \textcolor{preprocessor}{\#define\ DCB\_DEMCR\_VC\_CORERESET\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ }\textcolor{comment}{/*<<\ DCB\_DEMCR\_VC\_CORERESET\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ }}
\DoxyCodeLine{03419\ \textcolor{comment}{/*\ DSCEMCR,\ Debug\ Set\ Clear\ Exception\ and\ Monitor\ Control\ Register\ Definitions\ */}}
\DoxyCodeLine{03420\ \textcolor{preprocessor}{\#define\ DCB\_DSCEMCR\_CLR\_MON\_REQ\_Pos\ \ \ \ \ \ \ \ 19U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03421\ \textcolor{preprocessor}{\#define\ DCB\_DSCEMCR\_CLR\_MON\_REQ\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DSCEMCR\_CLR\_MON\_REQ\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03423\ \textcolor{preprocessor}{\#define\ DCB\_DSCEMCR\_CLR\_MON\_PEND\_Pos\ \ \ \ \ \ \ 17U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03424\ \textcolor{preprocessor}{\#define\ DCB\_DSCEMCR\_CLR\_MON\_PEND\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DSCEMCR\_CLR\_MON\_PEND\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03426\ \textcolor{preprocessor}{\#define\ DCB\_DSCEMCR\_SET\_MON\_REQ\_Pos\ \ \ \ \ \ \ \ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03427\ \textcolor{preprocessor}{\#define\ DCB\_DSCEMCR\_SET\_MON\_REQ\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DSCEMCR\_SET\_MON\_REQ\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03429\ \textcolor{preprocessor}{\#define\ DCB\_DSCEMCR\_SET\_MON\_PEND\_Pos\ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03430\ \textcolor{preprocessor}{\#define\ DCB\_DSCEMCR\_SET\_MON\_PEND\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DSCEMCR\_SET\_MON\_PEND\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03432\ \textcolor{comment}{/*\ DAUTHCTRL,\ Debug\ Authentication\ Control\ Register\ Definitions\ */}}
\DoxyCodeLine{03433\ \textcolor{preprocessor}{\#define\ DCB\_DAUTHCTRL\_UIDEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 10U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03434\ \textcolor{preprocessor}{\#define\ DCB\_DAUTHCTRL\_UIDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DAUTHCTRL\_UIDEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03436\ \textcolor{preprocessor}{\#define\ DCB\_DAUTHCTRL\_UIDAPEN\_Pos\ \ \ \ \ \ \ \ \ \ \ 9U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03437\ \textcolor{preprocessor}{\#define\ DCB\_DAUTHCTRL\_UIDAPEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DAUTHCTRL\_UIDAPEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03439\ \textcolor{preprocessor}{\#define\ DCB\_DAUTHCTRL\_FSDMA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03440\ \textcolor{preprocessor}{\#define\ DCB\_DAUTHCTRL\_FSDMA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DAUTHCTRL\_FSDMA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03442\ \textcolor{preprocessor}{\#define\ DCB\_DAUTHCTRL\_INTSPNIDEN\_Pos\ \ \ \ \ \ \ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03443\ \textcolor{preprocessor}{\#define\ DCB\_DAUTHCTRL\_INTSPNIDEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DAUTHCTRL\_INTSPNIDEN\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03445\ \textcolor{preprocessor}{\#define\ DCB\_DAUTHCTRL\_SPNIDENSEL\_Pos\ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03446\ \textcolor{preprocessor}{\#define\ DCB\_DAUTHCTRL\_SPNIDENSEL\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DAUTHCTRL\_SPNIDENSEL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03448\ \textcolor{preprocessor}{\#define\ DCB\_DAUTHCTRL\_INTSPIDEN\_Pos\ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03449\ \textcolor{preprocessor}{\#define\ DCB\_DAUTHCTRL\_INTSPIDEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DAUTHCTRL\_INTSPIDEN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03451\ \textcolor{preprocessor}{\#define\ DCB\_DAUTHCTRL\_SPIDENSEL\_Pos\ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03452\ \textcolor{preprocessor}{\#define\ DCB\_DAUTHCTRL\_SPIDENSEL\_Msk\ \ \ \ \ \ \ \ (0x1UL\ }\textcolor{comment}{/*<<\ DCB\_DAUTHCTRL\_SPIDENSEL\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ }}
\DoxyCodeLine{03454\ \textcolor{comment}{/*\ DSCSR,\ Debug\ Security\ Control\ and\ Status\ Register\ Definitions\ */}}
\DoxyCodeLine{03455\ \textcolor{preprocessor}{\#define\ DCB\_DSCSR\_CDSKEY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 17U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03456\ \textcolor{preprocessor}{\#define\ DCB\_DSCSR\_CDSKEY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DSCSR\_CDSKEY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03458\ \textcolor{preprocessor}{\#define\ DCB\_DSCSR\_CDS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03459\ \textcolor{preprocessor}{\#define\ DCB\_DSCSR\_CDS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DSCSR\_CDS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03461\ \textcolor{preprocessor}{\#define\ DCB\_DSCSR\_SBRSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03462\ \textcolor{preprocessor}{\#define\ DCB\_DSCSR\_SBRSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCB\_DSCSR\_SBRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03464\ \textcolor{preprocessor}{\#define\ DCB\_DSCSR\_SBRSELEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03465\ \textcolor{preprocessor}{\#define\ DCB\_DSCSR\_SBRSELEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ }\textcolor{comment}{/*<<\ DCB\_DSCSR\_SBRSELEN\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03481\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{03482\ \{}
\DoxyCodeLine{03483\ \ \ \_\_OM\ \ uint32\_t\ DLAR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03484\ \ \ \_\_IM\ \ uint32\_t\ DLSR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03485\ \ \ \_\_IM\ \ uint32\_t\ DAUTHSTATUS;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03486\ \ \ \_\_IM\ \ uint32\_t\ DDEVARCH;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03487\ \ \ \_\_IM\ \ uint32\_t\ DDEVTYPE;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03488\ \}\ \mbox{\hyperlink{struct_d_i_b___type}{DIB\_Type}};}
\DoxyCodeLine{03489\ }
\DoxyCodeLine{03490\ \textcolor{comment}{/*\ DLAR,\ SCS\ Software\ Lock\ Access\ Register\ Definitions\ */}}
\DoxyCodeLine{03491\ \textcolor{preprocessor}{\#define\ DIB\_DLAR\_KEY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03492\ \textcolor{preprocessor}{\#define\ DIB\_DLAR\_KEY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ }\textcolor{comment}{/*<<\ DIB\_DLAR\_KEY\_Pos\ */}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03494\ \textcolor{comment}{/*\ DLSR,\ SCS\ Software\ Lock\ Status\ Register\ Definitions\ */}}
\DoxyCodeLine{03495\ \textcolor{preprocessor}{\#define\ DIB\_DLSR\_nTT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03496\ \textcolor{preprocessor}{\#define\ DIB\_DLSR\_nTT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DIB\_DLSR\_nTT\_Pos\ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03498\ \textcolor{preprocessor}{\#define\ DIB\_DLSR\_SLK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03499\ \textcolor{preprocessor}{\#define\ DIB\_DLSR\_SLK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DIB\_DLSR\_SLK\_Pos\ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03501\ \textcolor{preprocessor}{\#define\ DIB\_DLSR\_SLI\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03502\ \textcolor{preprocessor}{\#define\ DIB\_DLSR\_SLI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ }\textcolor{comment}{/*<<\ DIB\_DLSR\_SLI\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03504\ \textcolor{comment}{/*\ DAUTHSTATUS,\ Debug\ Authentication\ Status\ Register\ Definitions\ */}}
\DoxyCodeLine{03505\ \textcolor{preprocessor}{\#define\ DIB\_DAUTHSTATUS\_SUNID\_Pos\ \ \ \ \ \ \ \ \ \ 22U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03506\ \textcolor{preprocessor}{\#define\ DIB\_DAUTHSTATUS\_SUNID\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DIB\_DAUTHSTATUS\_SUNID\_Pos\ )\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03508\ \textcolor{preprocessor}{\#define\ DIB\_DAUTHSTATUS\_SUID\_Pos\ \ \ \ \ \ \ \ \ \ \ 20U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03509\ \textcolor{preprocessor}{\#define\ DIB\_DAUTHSTATUS\_SUID\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DIB\_DAUTHSTATUS\_SUID\_Pos\ )\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03511\ \textcolor{preprocessor}{\#define\ DIB\_DAUTHSTATUS\_NSUNID\_Pos\ \ \ \ \ \ \ \ \ 18U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03512\ \textcolor{preprocessor}{\#define\ DIB\_DAUTHSTATUS\_NSUNID\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DIB\_DAUTHSTATUS\_NSUNID\_Pos\ )\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03514\ \textcolor{preprocessor}{\#define\ DIB\_DAUTHSTATUS\_NSUID\_Pos\ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03515\ \textcolor{preprocessor}{\#define\ DIB\_DAUTHSTATUS\_NSUID\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DIB\_DAUTHSTATUS\_NSUID\_Pos\ )\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03517\ \textcolor{preprocessor}{\#define\ DIB\_DAUTHSTATUS\_SNID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 6U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03518\ \textcolor{preprocessor}{\#define\ DIB\_DAUTHSTATUS\_SNID\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DIB\_DAUTHSTATUS\_SNID\_Pos\ )\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03520\ \textcolor{preprocessor}{\#define\ DIB\_DAUTHSTATUS\_SID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03521\ \textcolor{preprocessor}{\#define\ DIB\_DAUTHSTATUS\_SID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DIB\_DAUTHSTATUS\_SID\_Pos\ )\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03523\ \textcolor{preprocessor}{\#define\ DIB\_DAUTHSTATUS\_NSNID\_Pos\ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03524\ \textcolor{preprocessor}{\#define\ DIB\_DAUTHSTATUS\_NSNID\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DIB\_DAUTHSTATUS\_NSNID\_Pos\ )\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03526\ \textcolor{preprocessor}{\#define\ DIB\_DAUTHSTATUS\_NSID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03527\ \textcolor{preprocessor}{\#define\ DIB\_DAUTHSTATUS\_NSID\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ }\textcolor{comment}{/*<<\ DIB\_DAUTHSTATUS\_NSID\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03529\ \textcolor{comment}{/*\ DDEVARCH,\ SCS\ Device\ Architecture\ Register\ Definitions\ */}}
\DoxyCodeLine{03530\ \textcolor{preprocessor}{\#define\ DIB\_DDEVARCH\_ARCHITECT\_Pos\ \ \ \ \ \ \ \ \ 21U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03531\ \textcolor{preprocessor}{\#define\ DIB\_DDEVARCH\_ARCHITECT\_Msk\ \ \ \ \ \ \ \ \ (0x7FFUL\ <<\ DIB\_DDEVARCH\_ARCHITECT\_Pos\ )\ \ \ \ \ \ \ }}
\DoxyCodeLine{03533\ \textcolor{preprocessor}{\#define\ DIB\_DDEVARCH\_PRESENT\_Pos\ \ \ \ \ \ \ \ \ \ \ 20U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03534\ \textcolor{preprocessor}{\#define\ DIB\_DDEVARCH\_PRESENT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ DIB\_DDEVARCH\_PRESENT\_Pos\ )\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03536\ \textcolor{preprocessor}{\#define\ DIB\_DDEVARCH\_REVISION\_Pos\ \ \ \ \ \ \ \ \ \ 16U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03537\ \textcolor{preprocessor}{\#define\ DIB\_DDEVARCH\_REVISION\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ DIB\_DDEVARCH\_REVISION\_Pos\ )\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03539\ \textcolor{preprocessor}{\#define\ DIB\_DDEVARCH\_ARCHVER\_Pos\ \ \ \ \ \ \ \ \ \ \ 12U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03540\ \textcolor{preprocessor}{\#define\ DIB\_DDEVARCH\_ARCHVER\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ DIB\_DDEVARCH\_ARCHVER\_Pos\ )\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03542\ \textcolor{preprocessor}{\#define\ DIB\_DDEVARCH\_ARCHPART\_Pos\ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03543\ \textcolor{preprocessor}{\#define\ DIB\_DDEVARCH\_ARCHPART\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFFUL\ }\textcolor{comment}{/*<<\ DIB\_DDEVARCH\_ARCHPART\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ }}
\DoxyCodeLine{03545\ \textcolor{comment}{/*\ DDEVTYPE,\ SCS\ Device\ Type\ Register\ Definitions\ */}}
\DoxyCodeLine{03546\ \textcolor{preprocessor}{\#define\ DIB\_DDEVTYPE\_SUB\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03547\ \textcolor{preprocessor}{\#define\ DIB\_DDEVTYPE\_SUB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ DIB\_DDEVTYPE\_SUB\_Pos\ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03549\ \textcolor{preprocessor}{\#define\ DIB\_DDEVTYPE\_MAJOR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03550\ \textcolor{preprocessor}{\#define\ DIB\_DDEVTYPE\_MAJOR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ }\textcolor{comment}{/*<<\ DIB\_DDEVTYPE\_MAJOR\_Pos*/}\textcolor{preprocessor}{)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03569\ \textcolor{preprocessor}{\#define\ \_VAL2FLD(field,\ value)\ \ \ \ (((uint32\_t)(value)\ <<\ field\ \#\#\ \_Pos)\ \&\ field\ \#\#\ \_Msk)}}
\DoxyCodeLine{03570\ }
\DoxyCodeLine{03577\ \textcolor{preprocessor}{\#define\ \_FLD2VAL(field,\ value)\ \ \ \ (((uint32\_t)(value)\ \&\ field\ \#\#\ \_Msk)\ >>\ field\ \#\#\ \_Pos)}}
\DoxyCodeLine{03578\ }
\DoxyCodeLine{03589\ \textcolor{comment}{/*\ Memory\ mapping\ of\ Core\ Hardware\ */}}
\DoxyCodeLine{03590\ \textcolor{preprocessor}{\ \ \#define\ SCS\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (0xE000E000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03591\ \textcolor{preprocessor}{\ \ \#define\ ITM\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (0xE0000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03592\ \textcolor{preprocessor}{\ \ \#define\ DWT\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (0xE0001000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03593\ \textcolor{preprocessor}{\ \ \#define\ MEMSYSCTL\_BASE\ \ \ \ \ \ (0xE001E000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03594\ \textcolor{preprocessor}{\ \ \#define\ ERRBNK\_BASE\ \ \ \ \ \ \ \ \ (0xE001E100UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03595\ \textcolor{preprocessor}{\ \ \#define\ PWRMODCTL\_BASE\ \ \ \ \ \ (0xE001E300UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03596\ \textcolor{preprocessor}{\ \ \#define\ EWIC\_BASE\ \ \ \ \ \ \ \ \ \ \ (0xE001E400UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03597\ \textcolor{preprocessor}{\ \ \#define\ PRCCFGINF\_BASE\ \ \ \ \ \ (0xE001E700UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03598\ \textcolor{preprocessor}{\ \ \#define\ STL\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (0xE001E800UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03599\ \textcolor{preprocessor}{\ \ \#define\ TPI\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (0xE0040000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03600\ \textcolor{preprocessor}{\ \ \#define\ CoreDebug\_BASE\ \ \ \ \ \ (0xE000EDF0UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03601\ \textcolor{preprocessor}{\ \ \#define\ DCB\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (0xE000EDF0UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03602\ \textcolor{preprocessor}{\ \ \#define\ DIB\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (0xE000EFB0UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03603\ \textcolor{preprocessor}{\ \ \#define\ SysTick\_BASE\ \ \ \ \ \ \ \ (SCS\_BASE\ +\ \ 0x0010UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03604\ \textcolor{preprocessor}{\ \ \#define\ NVIC\_BASE\ \ \ \ \ \ \ \ \ \ \ (SCS\_BASE\ +\ \ 0x0100UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03605\ \textcolor{preprocessor}{\ \ \#define\ SCB\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (SCS\_BASE\ +\ \ 0x0D00UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03607\ \textcolor{preprocessor}{\ \ \#define\ ICB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ICB\_Type\ \ \ \ \ \ \ *)\ \ \ \ \ SCS\_BASE\ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{03608\ \textcolor{preprocessor}{\ \ \#define\ SCB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SCB\_Type\ \ \ \ \ \ \ *)\ \ \ \ \ SCB\_BASE\ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{03609\ \textcolor{preprocessor}{\ \ \#define\ SysTick\ \ \ \ \ \ \ \ \ \ \ \ \ ((SysTick\_Type\ \ \ *)\ \ \ \ \ SysTick\_BASE\ \ \ \ \ )\ }}
\DoxyCodeLine{03610\ \textcolor{preprocessor}{\ \ \#define\ NVIC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NVIC\_Type\ \ \ \ \ \ *)\ \ \ \ \ NVIC\_BASE\ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{03611\ \textcolor{preprocessor}{\ \ \#define\ ITM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ITM\_Type\ \ \ \ \ \ \ *)\ \ \ \ \ ITM\_BASE\ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{03612\ \textcolor{preprocessor}{\ \ \#define\ DWT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DWT\_Type\ \ \ \ \ \ \ *)\ \ \ \ \ DWT\_BASE\ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{03613\ \textcolor{preprocessor}{\ \ \#define\ TPI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TPI\_Type\ \ \ \ \ \ \ *)\ \ \ \ \ TPI\_BASE\ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{03614\ \textcolor{preprocessor}{\ \ \#define\ MEMSYSCTL\ \ \ \ \ \ \ \ \ \ \ ((MemSysCtl\_Type\ *)\ \ \ \ \ MEMSYSCTL\_BASE\ \ \ )\ }}
\DoxyCodeLine{03615\ \textcolor{preprocessor}{\ \ \#define\ ERRBNK\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ErrBnk\_Type\ \ \ \ *)\ \ \ \ \ ERRBNK\_BASE\ \ \ \ \ \ )\ }}
\DoxyCodeLine{03616\ \textcolor{preprocessor}{\ \ \#define\ PWRMODCTL\ \ \ \ \ \ \ \ \ \ \ ((PwrModCtl\_Type\ *)\ \ \ \ \ PWRMODCTL\_BASE\ \ \ )\ }}
\DoxyCodeLine{03617\ \textcolor{preprocessor}{\ \ \#define\ EWIC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((EWIC\_Type\ \ \ \ \ \ *)\ \ \ \ \ EWIC\_BASE\ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{03618\ \textcolor{preprocessor}{\ \ \#define\ PRCCFGINF\ \ \ \ \ \ \ \ \ \ \ ((PrcCfgInf\_Type\ *)\ \ \ \ \ PRCCFGINF\_BASE\ \ \ )\ }}
\DoxyCodeLine{03619\ \textcolor{preprocessor}{\ \ \#define\ STL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STL\_Type\ \ \ \ \ \ \ *)\ \ \ \ \ STL\_BASE\ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{03620\ \textcolor{preprocessor}{\ \ \#define\ CoreDebug\ \ \ \ \ \ \ \ \ \ \ ((CoreDebug\_Type\ *)\ \ \ \ \ CoreDebug\_BASE\ \ \ )\ }}
\DoxyCodeLine{03621\ \textcolor{preprocessor}{\ \ \#define\ DCB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DCB\_Type\ \ \ \ \ \ \ *)\ \ \ \ \ DCB\_BASE\ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{03622\ \textcolor{preprocessor}{\ \ \#define\ DIB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DIB\_Type\ \ \ \ \ \ \ *)\ \ \ \ \ DIB\_BASE\ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{03624\ \textcolor{preprocessor}{\ \ \#if\ defined\ (\_\_MPU\_PRESENT)\ \&\&\ (\_\_MPU\_PRESENT\ ==\ 1U)}}
\DoxyCodeLine{03625\ \textcolor{preprocessor}{\ \ \ \ \#define\ MPU\_BASE\ \ \ \ \ \ \ \ \ \ (SCS\_BASE\ +\ \ 0x0D90UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03626\ \textcolor{preprocessor}{\ \ \ \ \#define\ MPU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MPU\_Type\ \ \ \ \ \ \ *)\ \ \ \ \ MPU\_BASE\ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{03627\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{03628\ }
\DoxyCodeLine{03629\ \textcolor{preprocessor}{\ \ \#if\ defined\ (\_\_PMU\_PRESENT)\ \&\&\ (\_\_PMU\_PRESENT\ ==\ 1U)}}
\DoxyCodeLine{03630\ \textcolor{preprocessor}{\ \ \ \ \#define\ PMU\_BASE\ \ \ \ \ \ \ \ \ \ (0xE0003000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03631\ \textcolor{preprocessor}{\ \ \ \ \#define\ PMU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PMU\_Type\ \ \ \ \ \ \ *)\ \ \ \ \ PMU\_BASE\ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{03632\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{03633\ }
\DoxyCodeLine{03634\ \textcolor{preprocessor}{\ \ \#if\ defined\ (\_\_ARM\_FEATURE\_CMSE)\ \&\&\ (\_\_ARM\_FEATURE\_CMSE\ ==\ 3U)}}
\DoxyCodeLine{03635\ \textcolor{preprocessor}{\ \ \ \ \#define\ SAU\_BASE\ \ \ \ \ \ \ \ \ \ (SCS\_BASE\ +\ \ 0x0DD0UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03636\ \textcolor{preprocessor}{\ \ \ \ \#define\ SAU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SAU\_Type\ \ \ \ \ \ \ *)\ \ \ \ \ SAU\_BASE\ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{03637\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{03638\ }
\DoxyCodeLine{03639\ \textcolor{preprocessor}{\ \ \#define\ FPU\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (SCS\_BASE\ +\ \ 0x0F30UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03640\ \textcolor{preprocessor}{\ \ \#define\ FPU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FPU\_Type\ \ \ \ \ \ \ *)\ \ \ \ \ FPU\_BASE\ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{03642\ \textcolor{preprocessor}{\#if\ defined\ (\_\_ARM\_FEATURE\_CMSE)\ \&\&\ (\_\_ARM\_FEATURE\_CMSE\ ==\ 3U)}}
\DoxyCodeLine{03643\ \textcolor{preprocessor}{\ \ \#define\ SCS\_BASE\_NS\ \ \ \ \ \ \ \ \ (0xE002E000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03644\ \textcolor{preprocessor}{\ \ \#define\ CoreDebug\_BASE\_NS\ \ \ (0xE002EDF0UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03645\ \textcolor{preprocessor}{\ \ \#define\ DCB\_BASE\_NS\ \ \ \ \ \ \ \ \ (0xE002EDF0UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03646\ \textcolor{preprocessor}{\ \ \#define\ DIB\_BASE\_NS\ \ \ \ \ \ \ \ \ (0xE002EFB0UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03647\ \textcolor{preprocessor}{\ \ \#define\ SysTick\_BASE\_NS\ \ \ \ \ (SCS\_BASE\_NS\ +\ \ 0x0010UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03648\ \textcolor{preprocessor}{\ \ \#define\ NVIC\_BASE\_NS\ \ \ \ \ \ \ \ (SCS\_BASE\_NS\ +\ \ 0x0100UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03649\ \textcolor{preprocessor}{\ \ \#define\ SCB\_BASE\_NS\ \ \ \ \ \ \ \ \ (SCS\_BASE\_NS\ +\ \ 0x0D00UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03651\ \textcolor{preprocessor}{\ \ \#define\ ICB\_NS\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ICB\_Type\ \ \ \ \ \ \ *)\ \ \ \ \ SCS\_BASE\_NS\ \ \ \ \ \ )\ }}
\DoxyCodeLine{03652\ \textcolor{preprocessor}{\ \ \#define\ SCB\_NS\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SCB\_Type\ \ \ \ \ \ \ *)\ \ \ \ \ SCB\_BASE\_NS\ \ \ \ \ \ )\ }}
\DoxyCodeLine{03653\ \textcolor{preprocessor}{\ \ \#define\ SysTick\_NS\ \ \ \ \ \ \ \ \ \ ((SysTick\_Type\ \ \ *)\ \ \ \ \ SysTick\_BASE\_NS\ \ )\ }}
\DoxyCodeLine{03654\ \textcolor{preprocessor}{\ \ \#define\ NVIC\_NS\ \ \ \ \ \ \ \ \ \ \ \ \ ((NVIC\_Type\ \ \ \ \ \ *)\ \ \ \ \ NVIC\_BASE\_NS\ \ \ \ \ )\ }}
\DoxyCodeLine{03655\ \textcolor{preprocessor}{\ \ \#define\ CoreDebug\_NS\ \ \ \ \ \ \ \ ((CoreDebug\_Type\ *)\ \ \ \ \ CoreDebug\_BASE\_NS)\ }}
\DoxyCodeLine{03656\ \textcolor{preprocessor}{\ \ \#define\ DCB\_NS\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DCB\_Type\ \ \ \ \ \ \ *)\ \ \ \ \ DCB\_BASE\_NS\ \ \ \ \ \ )\ }}
\DoxyCodeLine{03657\ \textcolor{preprocessor}{\ \ \#define\ DIB\_NS\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DIB\_Type\ \ \ \ \ \ \ *)\ \ \ \ \ DIB\_BASE\_NS\ \ \ \ \ \ )\ }}
\DoxyCodeLine{03659\ \textcolor{preprocessor}{\ \ \#if\ defined\ (\_\_MPU\_PRESENT)\ \&\&\ (\_\_MPU\_PRESENT\ ==\ 1U)}}
\DoxyCodeLine{03660\ \textcolor{preprocessor}{\ \ \ \ \#define\ MPU\_BASE\_NS\ \ \ \ \ \ \ (SCS\_BASE\_NS\ +\ \ 0x0D90UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03661\ \textcolor{preprocessor}{\ \ \ \ \#define\ MPU\_NS\ \ \ \ \ \ \ \ \ \ \ \ ((MPU\_Type\ \ \ \ \ \ \ *)\ \ \ \ \ MPU\_BASE\_NS\ \ \ \ \ \ )\ }}
\DoxyCodeLine{03662\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{03663\ }
\DoxyCodeLine{03664\ \textcolor{preprocessor}{\ \ \#define\ FPU\_BASE\_NS\ \ \ \ \ \ \ \ \ (SCS\_BASE\_NS\ +\ \ 0x0F30UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{03665\ \textcolor{preprocessor}{\ \ \#define\ FPU\_NS\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FPU\_Type\ \ \ \ \ \ \ *)\ \ \ \ \ FPU\_BASE\_NS\ \ \ \ \ \ )\ }}
\DoxyCodeLine{03667\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (\_\_ARM\_FEATURE\_CMSE)\ \&\&\ (\_\_ARM\_FEATURE\_CMSE\ ==\ 3U)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03677\ \textcolor{preprocessor}{\#define\ ID\_ADR\ \ (ID\_AFR)\ \ \ \ }}
\DoxyCodeLine{03679\ \textcolor{comment}{/*\ 'SCnSCB'\ is\ deprecated\ and\ replaced\ by\ 'ICB'\ */}}
\DoxyCodeLine{03680\ \textcolor{keyword}{typedef}\ \mbox{\hyperlink{struct_i_c_b___type}{ICB\_Type}}\ \mbox{\hyperlink{struct_s_cn_s_c_b___type}{SCnSCB\_Type}};}
\DoxyCodeLine{03681\ }
\DoxyCodeLine{03682\ \textcolor{comment}{/*\ Auxiliary\ Control\ Register\ Definitions\ */}}
\DoxyCodeLine{03683\ \textcolor{preprocessor}{\#define\ SCnSCB\_ACTLR\_DISCRITAXIRUW\_Pos\ \ \ (ICB\_ACTLR\_DISCRITAXIRUW\_Pos)}}
\DoxyCodeLine{03684\ \textcolor{preprocessor}{\#define\ SCnSCB\_ACTLR\_DISCRITAXIRUW\_Msk\ \ \ (ICB\_ACTLR\_DISCRITAXIRUW\_Msk)}}
\DoxyCodeLine{03685\ }
\DoxyCodeLine{03686\ \textcolor{preprocessor}{\#define\ SCnSCB\_ACTLR\_DISDI\_Pos\ \ \ \ \ \ \ \ \ \ \ (ICB\_ACTLR\_DISDI\_Pos)}}
\DoxyCodeLine{03687\ \textcolor{preprocessor}{\#define\ SCnSCB\_ACTLR\_DISDI\_Msk\ \ \ \ \ \ \ \ \ \ \ (ICB\_ACTLR\_DISDI\_Msk)}}
\DoxyCodeLine{03688\ }
\DoxyCodeLine{03689\ \textcolor{preprocessor}{\#define\ SCnSCB\_ACTLR\_DISCRITAXIRUR\_Pos\ \ \ (ICB\_ACTLR\_DISCRITAXIRUR\_Pos)}}
\DoxyCodeLine{03690\ \textcolor{preprocessor}{\#define\ SCnSCB\_ACTLR\_DISCRITAXIRUR\_Msk\ \ \ (ICB\_ACTLR\_DISCRITAXIRUR\_Msk)}}
\DoxyCodeLine{03691\ }
\DoxyCodeLine{03692\ \textcolor{preprocessor}{\#define\ SCnSCB\_ACTLR\_EVENTBUSEN\_Pos\ \ \ \ \ \ (ICB\_ACTLR\_EVENTBUSEN\_Pos)}}
\DoxyCodeLine{03693\ \textcolor{preprocessor}{\#define\ SCnSCB\_ACTLR\_EVENTBUSEN\_Msk\ \ \ \ \ \ (ICB\_ACTLR\_EVENTBUSEN\_Msk)}}
\DoxyCodeLine{03694\ }
\DoxyCodeLine{03695\ \textcolor{preprocessor}{\#define\ SCnSCB\_ACTLR\_EVENTBUSEN\_S\_Pos\ \ \ \ (ICB\_ACTLR\_EVENTBUSEN\_S\_Pos)}}
\DoxyCodeLine{03696\ \textcolor{preprocessor}{\#define\ SCnSCB\_ACTLR\_EVENTBUSEN\_S\_Msk\ \ \ \ (ICB\_ACTLR\_EVENTBUSEN\_S\_Msk)}}
\DoxyCodeLine{03697\ }
\DoxyCodeLine{03698\ \textcolor{preprocessor}{\#define\ SCnSCB\_ACTLR\_DISITMATBFLUSH\_Pos\ \ (ICB\_ACTLR\_DISITMATBFLUSH\_Pos)}}
\DoxyCodeLine{03699\ \textcolor{preprocessor}{\#define\ SCnSCB\_ACTLR\_DISITMATBFLUSH\_Msk\ \ (ICB\_ACTLR\_DISITMATBFLUSH\_Msk)}}
\DoxyCodeLine{03700\ }
\DoxyCodeLine{03701\ \textcolor{preprocessor}{\#define\ SCnSCB\_ACTLR\_DISNWAMODE\_Pos\ \ \ \ \ \ (ICB\_ACTLR\_DISNWAMODE\_Pos)}}
\DoxyCodeLine{03702\ \textcolor{preprocessor}{\#define\ SCnSCB\_ACTLR\_DISNWAMODE\_Msk\ \ \ \ \ \ (ICB\_ACTLR\_DISNWAMODE\_Msk)}}
\DoxyCodeLine{03703\ }
\DoxyCodeLine{03704\ \textcolor{preprocessor}{\#define\ SCnSCB\_ACTLR\_FPEXCODIS\_Pos\ \ \ \ \ \ \ (ICB\_ACTLR\_FPEXCODIS\_Pos)}}
\DoxyCodeLine{03705\ \textcolor{preprocessor}{\#define\ SCnSCB\_ACTLR\_FPEXCODIS\_Msk\ \ \ \ \ \ \ (ICB\_ACTLR\_FPEXCODIS\_Msk)}}
\DoxyCodeLine{03706\ }
\DoxyCodeLine{03707\ \textcolor{preprocessor}{\#define\ SCnSCB\_ACTLR\_DISOLAP\_Pos\ \ \ \ \ \ \ \ \ (ICB\_ACTLR\_DISOLAP\_Pos)}}
\DoxyCodeLine{03708\ \textcolor{preprocessor}{\#define\ SCnSCB\_ACTLR\_DISOLAP\_Msk\ \ \ \ \ \ \ \ \ (ICB\_ACTLR\_DISOLAP\_Msk)}}
\DoxyCodeLine{03709\ }
\DoxyCodeLine{03710\ \textcolor{preprocessor}{\#define\ SCnSCB\_ACTLR\_DISOLAPS\_Pos\ \ \ \ \ \ \ \ (ICB\_ACTLR\_DISOLAPS\_Pos)}}
\DoxyCodeLine{03711\ \textcolor{preprocessor}{\#define\ SCnSCB\_ACTLR\_DISOLAPS\_Msk\ \ \ \ \ \ \ \ (ICB\_ACTLR\_DISOLAPS\_Msk)}}
\DoxyCodeLine{03712\ }
\DoxyCodeLine{03713\ \textcolor{preprocessor}{\#define\ SCnSCB\_ACTLR\_DISLOBR\_Pos\ \ \ \ \ \ \ \ \ (ICB\_ACTLR\_DISLOBR\_Pos)}}
\DoxyCodeLine{03714\ \textcolor{preprocessor}{\#define\ SCnSCB\_ACTLR\_DISLOBR\_Msk\ \ \ \ \ \ \ \ \ (ICB\_ACTLR\_DISLOBR\_Msk)}}
\DoxyCodeLine{03715\ }
\DoxyCodeLine{03716\ \textcolor{preprocessor}{\#define\ SCnSCB\_ACTLR\_DISLO\_Pos\ \ \ \ \ \ \ \ \ \ \ (ICB\_ACTLR\_DISLO\_Pos)}}
\DoxyCodeLine{03717\ \textcolor{preprocessor}{\#define\ SCnSCB\_ACTLR\_DISLO\_Msk\ \ \ \ \ \ \ \ \ \ \ (ICB\_ACTLR\_DISLO\_Msk)}}
\DoxyCodeLine{03718\ }
\DoxyCodeLine{03719\ \textcolor{preprocessor}{\#define\ SCnSCB\_ACTLR\_DISLOLEP\_Pos\ \ \ \ \ \ \ \ (ICB\_ACTLR\_DISLOLEP\_Pos)}}
\DoxyCodeLine{03720\ \textcolor{preprocessor}{\#define\ SCnSCB\_ACTLR\_DISLOLEP\_Msk\ \ \ \ \ \ \ \ (ICB\_ACTLR\_DISLOLEP\_Msk)}}
\DoxyCodeLine{03721\ }
\DoxyCodeLine{03722\ \textcolor{preprocessor}{\#define\ SCnSCB\_ACTLR\_DISFOLD\_Pos\ \ \ \ \ \ \ \ \ (ICB\_ACTLR\_DISFOLD\_Pos)}}
\DoxyCodeLine{03723\ \textcolor{preprocessor}{\#define\ SCnSCB\_ACTLR\_DISFOLD\_Msk\ \ \ \ \ \ \ \ \ (ICB\_ACTLR\_DISFOLD\_Msk)}}
\DoxyCodeLine{03724\ }
\DoxyCodeLine{03725\ \textcolor{comment}{/*\ Interrupt\ Controller\ Type\ Register\ Definitions\ */}}
\DoxyCodeLine{03726\ \textcolor{preprocessor}{\#define\ SCnSCB\_ICTR\_INTLINESNUM\_Pos\ \ \ \ \ \ (ICB\_ICTR\_INTLINESNUM\_Pos)}}
\DoxyCodeLine{03727\ \textcolor{preprocessor}{\#define\ SCnSCB\_ICTR\_INTLINESNUM\_Msk\ \ \ \ \ \ (ICB\_ICTR\_INTLINESNUM\_Msk)}}
\DoxyCodeLine{03728\ }
\DoxyCodeLine{03729\ \textcolor{preprocessor}{\#define\ SCnSCB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ICB)}}
\DoxyCodeLine{03730\ \textcolor{preprocessor}{\#define\ SCnSCB\_NS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ICB\_NS)}}
\DoxyCodeLine{03731\ }
\DoxyCodeLine{03735\ \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{03736\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Hardware\ Abstraction\ Layer}}
\DoxyCodeLine{03737\ \textcolor{comment}{\ \ Core\ Function\ Interface\ contains:}}
\DoxyCodeLine{03738\ \textcolor{comment}{\ \ -\/\ Core\ NVIC\ Functions}}
\DoxyCodeLine{03739\ \textcolor{comment}{\ \ -\/\ Core\ SysTick\ Functions}}
\DoxyCodeLine{03740\ \textcolor{comment}{\ \ -\/\ Core\ Debug\ Functions}}
\DoxyCodeLine{03741\ \textcolor{comment}{\ \ -\/\ Core\ Register\ Access\ Functions}}
\DoxyCodeLine{03742\ \textcolor{comment}{\ ******************************************************************************/}}
\DoxyCodeLine{03749\ \textcolor{comment}{/*\ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ \ \ NVIC\ functions\ \ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ */}}
\DoxyCodeLine{03757\ \textcolor{preprocessor}{\#ifdef\ CMSIS\_NVIC\_VIRTUAL}}
\DoxyCodeLine{03758\ \textcolor{preprocessor}{\ \ \#ifndef\ CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{03759\ \textcolor{preprocessor}{\ \ \ \ \#define\ CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE\ "{}cmsis\_nvic\_virtual.h"{}}}
\DoxyCodeLine{03760\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{03761\ \textcolor{preprocessor}{\ \ \#include\ CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{03762\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03763\ \textcolor{preprocessor}{\ \ \#define\ NVIC\_SetPriorityGrouping\ \ \ \ \_\_NVIC\_SetPriorityGrouping}}
\DoxyCodeLine{03764\ \textcolor{preprocessor}{\ \ \#define\ NVIC\_GetPriorityGrouping\ \ \ \ \_\_NVIC\_GetPriorityGrouping}}
\DoxyCodeLine{03765\ \textcolor{preprocessor}{\ \ \#define\ NVIC\_EnableIRQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_NVIC\_EnableIRQ}}
\DoxyCodeLine{03766\ \textcolor{preprocessor}{\ \ \#define\ NVIC\_GetEnableIRQ\ \ \ \ \ \ \ \ \ \ \ \_\_NVIC\_GetEnableIRQ}}
\DoxyCodeLine{03767\ \textcolor{preprocessor}{\ \ \#define\ NVIC\_DisableIRQ\ \ \ \ \ \ \ \ \ \ \ \ \ \_\_NVIC\_DisableIRQ}}
\DoxyCodeLine{03768\ \textcolor{preprocessor}{\ \ \#define\ NVIC\_GetPendingIRQ\ \ \ \ \ \ \ \ \ \ \_\_NVIC\_GetPendingIRQ}}
\DoxyCodeLine{03769\ \textcolor{preprocessor}{\ \ \#define\ NVIC\_SetPendingIRQ\ \ \ \ \ \ \ \ \ \ \_\_NVIC\_SetPendingIRQ}}
\DoxyCodeLine{03770\ \textcolor{preprocessor}{\ \ \#define\ NVIC\_ClearPendingIRQ\ \ \ \ \ \ \ \ \_\_NVIC\_ClearPendingIRQ}}
\DoxyCodeLine{03771\ \textcolor{preprocessor}{\ \ \#define\ NVIC\_GetActive\ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_NVIC\_GetActive}}
\DoxyCodeLine{03772\ \textcolor{preprocessor}{\ \ \#define\ NVIC\_SetPriority\ \ \ \ \ \ \ \ \ \ \ \ \_\_NVIC\_SetPriority}}
\DoxyCodeLine{03773\ \textcolor{preprocessor}{\ \ \#define\ NVIC\_GetPriority\ \ \ \ \ \ \ \ \ \ \ \ \_\_NVIC\_GetPriority}}
\DoxyCodeLine{03774\ \textcolor{preprocessor}{\ \ \#define\ NVIC\_SystemReset\ \ \ \ \ \ \ \ \ \ \ \ \_\_NVIC\_SystemReset}}
\DoxyCodeLine{03775\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CMSIS\_NVIC\_VIRTUAL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03776\ }
\DoxyCodeLine{03777\ \textcolor{preprocessor}{\#ifdef\ CMSIS\_VECTAB\_VIRTUAL}}
\DoxyCodeLine{03778\ \textcolor{preprocessor}{\ \ \#ifndef\ CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{03779\ \textcolor{preprocessor}{\ \ \ \ \#define\ CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE\ "{}cmsis\_vectab\_virtual.h"{}}}
\DoxyCodeLine{03780\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{03781\ \textcolor{preprocessor}{\ \ \#include\ CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{03782\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03783\ \textcolor{preprocessor}{\ \ \#define\ NVIC\_SetVector\ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_NVIC\_SetVector}}
\DoxyCodeLine{03784\ \textcolor{preprocessor}{\ \ \#define\ NVIC\_GetVector\ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_NVIC\_GetVector}}
\DoxyCodeLine{03785\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*\ (CMSIS\_VECTAB\_VIRTUAL)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03786\ }
\DoxyCodeLine{03787\ \textcolor{preprocessor}{\#define\ NVIC\_USER\_IRQ\_OFFSET\ \ \ \ \ \ \ \ \ \ 16}}
\DoxyCodeLine{03788\ }
\DoxyCodeLine{03789\ }
\DoxyCodeLine{03790\ \textcolor{comment}{/*\ Special\ LR\ values\ for\ Secure/Non-\/Secure\ call\ handling\ and\ exception\ handling\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03791\ }
\DoxyCodeLine{03792\ \textcolor{comment}{/*\ Function\ Return\ Payload\ (from\ ARMv8-\/M\ Architecture\ Reference\ Manual)\ LR\ value\ on\ entry\ from\ Secure\ BLXNS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03793\ \textcolor{preprocessor}{\#define\ FNC\_RETURN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFEFFFFFFUL)\ \ \ \ \ }\textcolor{comment}{/*\ bit\ [0]\ ignored\ when\ processing\ a\ branch\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03794\ }
\DoxyCodeLine{03795\ \textcolor{comment}{/*\ The\ following\ EXC\_RETURN\ mask\ values\ are\ used\ to\ evaluate\ the\ LR\ on\ exception\ entry\ */}}
\DoxyCodeLine{03796\ \textcolor{preprocessor}{\#define\ EXC\_RETURN\_PREFIX\ \ \ \ \ \ \ \ \ \ (0xFF000000UL)\ \ \ \ \ }\textcolor{comment}{/*\ bits\ [31:24]\ set\ to\ indicate\ an\ EXC\_RETURN\ value\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03797\ \textcolor{preprocessor}{\#define\ EXC\_RETURN\_S\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000040UL)\ \ \ \ \ }\textcolor{comment}{/*\ bit\ [6]\ stack\ used\ to\ push\ registers:\ 0=Non-\/secure\ 1=Secure\ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03798\ \textcolor{preprocessor}{\#define\ EXC\_RETURN\_DCRS\ \ \ \ \ \ \ \ \ \ \ \ (0x00000020UL)\ \ \ \ \ }\textcolor{comment}{/*\ bit\ [5]\ stacking\ rules\ for\ called\ registers:\ 0=skipped\ 1=saved\ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03799\ \textcolor{preprocessor}{\#define\ EXC\_RETURN\_FTYPE\ \ \ \ \ \ \ \ \ \ \ (0x00000010UL)\ \ \ \ \ }\textcolor{comment}{/*\ bit\ [4]\ allocate\ stack\ for\ floating-\/point\ context:\ 0=done\ 1=skipped\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03800\ \textcolor{preprocessor}{\#define\ EXC\_RETURN\_MODE\ \ \ \ \ \ \ \ \ \ \ \ (0x00000008UL)\ \ \ \ \ }\textcolor{comment}{/*\ bit\ [3]\ processor\ mode\ for\ return:\ 0=Handler\ mode\ 1=Thread\ mode\ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03801\ \textcolor{preprocessor}{\#define\ EXC\_RETURN\_SPSEL\ \ \ \ \ \ \ \ \ \ \ (0x00000004UL)\ \ \ \ \ }\textcolor{comment}{/*\ bit\ [2]\ stack\ pointer\ used\ to\ restore\ context:\ 0=MSP\ 1=PSP\ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03802\ \textcolor{preprocessor}{\#define\ EXC\_RETURN\_ES\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001UL)\ \ \ \ \ }\textcolor{comment}{/*\ bit\ [0]\ security\ state\ exception\ was\ taken\ to:\ 0=Non-\/secure\ 1=Secure\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03803\ }
\DoxyCodeLine{03804\ \textcolor{comment}{/*\ Integrity\ Signature\ (from\ ARMv8-\/M\ Architecture\ Reference\ Manual)\ for\ exception\ context\ stacking\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03805\ \textcolor{preprocessor}{\#if\ defined\ (\_\_FPU\_PRESENT)\ \&\&\ (\_\_FPU\_PRESENT\ ==\ 1U)\ \ }\textcolor{comment}{/*\ Value\ for\ processors\ with\ floating-\/point\ extension:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03806\ \textcolor{preprocessor}{\#define\ EXC\_INTEGRITY\_SIGNATURE\ \ \ \ \ (0xFEFA125AUL)\ \ \ \ \ }\textcolor{comment}{/*\ bit\ [0]\ SFTC\ must\ match\ LR\ bit[4]\ EXC\_RETURN\_FTYPE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03807\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03808\ \textcolor{preprocessor}{\#define\ EXC\_INTEGRITY\_SIGNATURE\ \ \ \ \ (0xFEFA125BUL)\ \ \ \ \ }\textcolor{comment}{/*\ Value\ for\ processors\ without\ floating-\/point\ extension\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03809\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03810\ }
\DoxyCodeLine{03811\ }
\DoxyCodeLine{03821\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ \_\_NVIC\_SetPriorityGrouping(uint32\_t\ PriorityGroup)}
\DoxyCodeLine{03822\ \{}
\DoxyCodeLine{03823\ \ \ uint32\_t\ reg\_value;}
\DoxyCodeLine{03824\ \ \ uint32\_t\ PriorityGroupTmp\ =\ (PriorityGroup\ \&\ (uint32\_t)0x07UL);\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ only\ values\ 0..7\ are\ used\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03825\ }
\DoxyCodeLine{03826\ \ \ reg\_value\ \ =\ \ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ read\ old\ register\ configuration\ \ \ \ */}}
\DoxyCodeLine{03827\ \ \ reg\_value\ \&=\ \string~((uint32\_t)(\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga90c7cf0c490e7ae55f9503a7fda1dd22}{SCB\_AIRCR\_VECTKEY\_Msk}}\ |\ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga8be60fff03f48d0d345868060dc6dae7}{SCB\_AIRCR\_PRIGROUP\_Msk}}));\ \textcolor{comment}{/*\ clear\ bits\ to\ change\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03828\ \ \ reg\_value\ \ =\ \ (reg\_value\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{03829\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x5FAUL\ <<\ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaaa27c0ba600bf82c3da08c748845b640}{SCB\_AIRCR\_VECTKEY\_Pos}})\ |}
\DoxyCodeLine{03830\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PriorityGroupTmp\ <<\ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaca155deccdeca0f2c76b8100d24196c8}{SCB\_AIRCR\_PRIGROUP\_Pos}})\ \ );\ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Insert\ write\ key\ and\ priority\ group\ */}}
\DoxyCodeLine{03831\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR\ =\ \ reg\_value;}
\DoxyCodeLine{03832\ \}}
\DoxyCodeLine{03833\ }
\DoxyCodeLine{03834\ }
\DoxyCodeLine{03840\ \_\_STATIC\_INLINE\ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae1de06155d072758b3453edb07d12459}{\_\_NVIC\_GetPriorityGrouping}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03841\ \{}
\DoxyCodeLine{03842\ \ \ \textcolor{keywordflow}{return}\ ((uint32\_t)((\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR\ \&\ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga8be60fff03f48d0d345868060dc6dae7}{SCB\_AIRCR\_PRIGROUP\_Msk}})\ >>\ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaca155deccdeca0f2c76b8100d24196c8}{SCB\_AIRCR\_PRIGROUP\_Pos}}));}
\DoxyCodeLine{03843\ \}}
\DoxyCodeLine{03844\ }
\DoxyCodeLine{03845\ }
\DoxyCodeLine{03852\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga71227e1376cde11eda03fcb62f1b33ea}{\_\_NVIC\_EnableIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{03853\ \{}
\DoxyCodeLine{03854\ \ \ \textcolor{keywordflow}{if}\ ((int32\_t)(IRQn)\ >=\ 0)}
\DoxyCodeLine{03855\ \ \ \{}
\DoxyCodeLine{03856\ \ \ \ \ \_\_COMPILER\_BARRIER();}
\DoxyCodeLine{03857\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISER[(((uint32\_t)IRQn)\ >>\ 5UL)]\ =\ (uint32\_t)(1UL\ <<\ (((uint32\_t)IRQn)\ \&\ 0x1FUL));}
\DoxyCodeLine{03858\ \ \ \ \ \_\_COMPILER\_BARRIER();}
\DoxyCodeLine{03859\ \ \ \}}
\DoxyCodeLine{03860\ \}}
\DoxyCodeLine{03861\ }
\DoxyCodeLine{03862\ }
\DoxyCodeLine{03871\ \_\_STATIC\_INLINE\ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaaeb5e7cc0eaad4e2817272e7bf742083}{\_\_NVIC\_GetEnableIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{03872\ \{}
\DoxyCodeLine{03873\ \ \ \textcolor{keywordflow}{if}\ ((int32\_t)(IRQn)\ >=\ 0)}
\DoxyCodeLine{03874\ \ \ \{}
\DoxyCodeLine{03875\ \ \ \ \ \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISER[(((uint32\_t)IRQn)\ >>\ 5UL)]\ \&\ (1UL\ <<\ (((uint32\_t)IRQn)\ \&\ 0x1FUL)))\ !=\ 0UL)\ ?\ 1UL\ :\ 0UL));}
\DoxyCodeLine{03876\ \ \ \}}
\DoxyCodeLine{03877\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{03878\ \ \ \{}
\DoxyCodeLine{03879\ \ \ \ \ \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{03880\ \ \ \}}
\DoxyCodeLine{03881\ \}}
\DoxyCodeLine{03882\ }
\DoxyCodeLine{03883\ }
\DoxyCodeLine{03890\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gae016e4c1986312044ee768806537d52f}{\_\_NVIC\_DisableIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{03891\ \{}
\DoxyCodeLine{03892\ \ \ \textcolor{keywordflow}{if}\ ((int32\_t)(IRQn)\ >=\ 0)}
\DoxyCodeLine{03893\ \ \ \{}
\DoxyCodeLine{03894\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ICER[(((uint32\_t)IRQn)\ >>\ 5UL)]\ =\ (uint32\_t)(1UL\ <<\ (((uint32\_t)IRQn)\ \&\ 0x1FUL));}
\DoxyCodeLine{03895\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga1224abad38b623ea154bf6dcf6993ebc}{\_\_DSB}}();}
\DoxyCodeLine{03896\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga02ee76ebe1fc72082d4ea683d35b5c89}{\_\_ISB}}();}
\DoxyCodeLine{03897\ \ \ \}}
\DoxyCodeLine{03898\ \}}
\DoxyCodeLine{03899\ }
\DoxyCodeLine{03900\ }
\DoxyCodeLine{03909\ \_\_STATIC\_INLINE\ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga5a92ca5fa801ad7adb92be7257ab9694}{\_\_NVIC\_GetPendingIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{03910\ \{}
\DoxyCodeLine{03911\ \ \ \textcolor{keywordflow}{if}\ ((int32\_t)(IRQn)\ >=\ 0)}
\DoxyCodeLine{03912\ \ \ \{}
\DoxyCodeLine{03913\ \ \ \ \ \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISPR[(((uint32\_t)IRQn)\ >>\ 5UL)]\ \&\ (1UL\ <<\ (((uint32\_t)IRQn)\ \&\ 0x1FUL)))\ !=\ 0UL)\ ?\ 1UL\ :\ 0UL));}
\DoxyCodeLine{03914\ \ \ \}}
\DoxyCodeLine{03915\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{03916\ \ \ \{}
\DoxyCodeLine{03917\ \ \ \ \ \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{03918\ \ \ \}}
\DoxyCodeLine{03919\ \}}
\DoxyCodeLine{03920\ }
\DoxyCodeLine{03921\ }
\DoxyCodeLine{03928\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaabefdd4b790b9a7308929938c0c1e1ad}{\_\_NVIC\_SetPendingIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{03929\ \{}
\DoxyCodeLine{03930\ \ \ \textcolor{keywordflow}{if}\ ((int32\_t)(IRQn)\ >=\ 0)}
\DoxyCodeLine{03931\ \ \ \{}
\DoxyCodeLine{03932\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISPR[(((uint32\_t)IRQn)\ >>\ 5UL)]\ =\ (uint32\_t)(1UL\ <<\ (((uint32\_t)IRQn)\ \&\ 0x1FUL));}
\DoxyCodeLine{03933\ \ \ \}}
\DoxyCodeLine{03934\ \}}
\DoxyCodeLine{03935\ }
\DoxyCodeLine{03936\ }
\DoxyCodeLine{03943\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga562a86dbdf14827d0fee8fdafb04d191}{\_\_NVIC\_ClearPendingIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{03944\ \{}
\DoxyCodeLine{03945\ \ \ \textcolor{keywordflow}{if}\ ((int32\_t)(IRQn)\ >=\ 0)}
\DoxyCodeLine{03946\ \ \ \{}
\DoxyCodeLine{03947\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ICPR[(((uint32\_t)IRQn)\ >>\ 5UL)]\ =\ (uint32\_t)(1UL\ <<\ (((uint32\_t)IRQn)\ \&\ 0x1FUL));}
\DoxyCodeLine{03948\ \ \ \}}
\DoxyCodeLine{03949\ \}}
\DoxyCodeLine{03950\ }
\DoxyCodeLine{03951\ }
\DoxyCodeLine{03960\ \_\_STATIC\_INLINE\ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaa2837003c28c45abf193fe5e8d27f593}{\_\_NVIC\_GetActive}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{03961\ \{}
\DoxyCodeLine{03962\ \ \ \textcolor{keywordflow}{if}\ ((int32\_t)(IRQn)\ >=\ 0)}
\DoxyCodeLine{03963\ \ \ \{}
\DoxyCodeLine{03964\ \ \ \ \ \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IABR[(((uint32\_t)IRQn)\ >>\ 5UL)]\ \&\ (1UL\ <<\ (((uint32\_t)IRQn)\ \&\ 0x1FUL)))\ !=\ 0UL)\ ?\ 1UL\ :\ 0UL));}
\DoxyCodeLine{03965\ \ \ \}}
\DoxyCodeLine{03966\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{03967\ \ \ \{}
\DoxyCodeLine{03968\ \ \ \ \ \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{03969\ \ \ \}}
\DoxyCodeLine{03970\ \}}
\DoxyCodeLine{03971\ }
\DoxyCodeLine{03972\ }
\DoxyCodeLine{03973\ \textcolor{preprocessor}{\#if\ defined\ (\_\_ARM\_FEATURE\_CMSE)\ \&\&\ (\_\_ARM\_FEATURE\_CMSE\ ==\ 3U)}}
\DoxyCodeLine{03982\ \_\_STATIC\_INLINE\ uint32\_t\ NVIC\_GetTargetState(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{03983\ \{}
\DoxyCodeLine{03984\ \ \ \textcolor{keywordflow}{if}\ ((int32\_t)(IRQn)\ >=\ 0)}
\DoxyCodeLine{03985\ \ \ \{}
\DoxyCodeLine{03986\ \ \ \ \ \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ITNS[(((uint32\_t)IRQn)\ >>\ 5UL)]\ \&\ (1UL\ <<\ (((uint32\_t)IRQn)\ \&\ 0x1FUL)))\ !=\ 0UL)\ ?\ 1UL\ :\ 0UL));}
\DoxyCodeLine{03987\ \ \ \}}
\DoxyCodeLine{03988\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{03989\ \ \ \{}
\DoxyCodeLine{03990\ \ \ \ \ \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{03991\ \ \ \}}
\DoxyCodeLine{03992\ \}}
\DoxyCodeLine{03993\ }
\DoxyCodeLine{03994\ }
\DoxyCodeLine{04003\ \_\_STATIC\_INLINE\ uint32\_t\ NVIC\_SetTargetState(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{04004\ \{}
\DoxyCodeLine{04005\ \ \ \textcolor{keywordflow}{if}\ ((int32\_t)(IRQn)\ >=\ 0)}
\DoxyCodeLine{04006\ \ \ \{}
\DoxyCodeLine{04007\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ITNS[(((uint32\_t)IRQn)\ >>\ 5UL)]\ |=\ \ ((uint32\_t)(1UL\ <<\ (((uint32\_t)IRQn)\ \&\ 0x1FUL)));}
\DoxyCodeLine{04008\ \ \ \ \ \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ITNS[(((uint32\_t)IRQn)\ >>\ 5UL)]\ \&\ (1UL\ <<\ (((uint32\_t)IRQn)\ \&\ 0x1FUL)))\ !=\ 0UL)\ ?\ 1UL\ :\ 0UL));}
\DoxyCodeLine{04009\ \ \ \}}
\DoxyCodeLine{04010\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{04011\ \ \ \{}
\DoxyCodeLine{04012\ \ \ \ \ \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{04013\ \ \ \}}
\DoxyCodeLine{04014\ \}}
\DoxyCodeLine{04015\ }
\DoxyCodeLine{04016\ }
\DoxyCodeLine{04025\ \_\_STATIC\_INLINE\ uint32\_t\ NVIC\_ClearTargetState(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{04026\ \{}
\DoxyCodeLine{04027\ \ \ \textcolor{keywordflow}{if}\ ((int32\_t)(IRQn)\ >=\ 0)}
\DoxyCodeLine{04028\ \ \ \{}
\DoxyCodeLine{04029\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ITNS[(((uint32\_t)IRQn)\ >>\ 5UL)]\ \&=\ \string~((uint32\_t)(1UL\ <<\ (((uint32\_t)IRQn)\ \&\ 0x1FUL)));}
\DoxyCodeLine{04030\ \ \ \ \ \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ITNS[(((uint32\_t)IRQn)\ >>\ 5UL)]\ \&\ (1UL\ <<\ (((uint32\_t)IRQn)\ \&\ 0x1FUL)))\ !=\ 0UL)\ ?\ 1UL\ :\ 0UL));}
\DoxyCodeLine{04031\ \ \ \}}
\DoxyCodeLine{04032\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{04033\ \ \ \{}
\DoxyCodeLine{04034\ \ \ \ \ \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{04035\ \ \ \}}
\DoxyCodeLine{04036\ \}}
\DoxyCodeLine{04037\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (\_\_ARM\_FEATURE\_CMSE)\ \&\&\ (\_\_ARM\_FEATURE\_CMSE\ ==\ 3U)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04038\ }
\DoxyCodeLine{04039\ }
\DoxyCodeLine{04049\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga505338e23563a9c074910fb14e7d45fd}{\_\_NVIC\_SetPriority}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn,\ uint32\_t\ priority)}
\DoxyCodeLine{04050\ \{}
\DoxyCodeLine{04051\ \ \ \textcolor{keywordflow}{if}\ ((int32\_t)(IRQn)\ >=\ 0)}
\DoxyCodeLine{04052\ \ \ \{}
\DoxyCodeLine{04053\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IPR[((uint32\_t)IRQn)]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ (uint8\_t)((priority\ <<\ (8U\ -\/\ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}))\ \&\ (uint32\_t)0xFFUL);}
\DoxyCodeLine{04054\ \ \ \}}
\DoxyCodeLine{04055\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{04056\ \ \ \{}
\DoxyCodeLine{04057\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHPR[(((uint32\_t)IRQn)\ \&\ 0xFUL)-\/4UL]\ =\ (uint8\_t)((priority\ <<\ (8U\ -\/\ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}))\ \&\ (uint32\_t)0xFFUL);}
\DoxyCodeLine{04058\ \ \ \}}
\DoxyCodeLine{04059\ \}}
\DoxyCodeLine{04060\ }
\DoxyCodeLine{04061\ }
\DoxyCodeLine{04071\ \_\_STATIC\_INLINE\ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaeb9dc99c8e7700668813144261b0bc73}{\_\_NVIC\_GetPriority}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{04072\ \{}
\DoxyCodeLine{04073\ }
\DoxyCodeLine{04074\ \ \ \textcolor{keywordflow}{if}\ ((int32\_t)(IRQn)\ >=\ 0)}
\DoxyCodeLine{04075\ \ \ \{}
\DoxyCodeLine{04076\ \ \ \ \ \textcolor{keywordflow}{return}(((uint32\_t)\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IPR[((uint32\_t)IRQn)]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (8U\ -\/\ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{04077\ \ \ \}}
\DoxyCodeLine{04078\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{04079\ \ \ \{}
\DoxyCodeLine{04080\ \ \ \ \ \textcolor{keywordflow}{return}(((uint32\_t)\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHPR[(((uint32\_t)IRQn)\ \&\ 0xFUL)-\/4UL]\ >>\ (8U\ -\/\ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{04081\ \ \ \}}
\DoxyCodeLine{04082\ \}}
\DoxyCodeLine{04083\ }
\DoxyCodeLine{04084\ }
\DoxyCodeLine{04096\ \_\_STATIC\_INLINE\ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gadb94ac5d892b376e4f3555ae0418ebac}{NVIC\_EncodePriority}}\ (uint32\_t\ PriorityGroup,\ uint32\_t\ PreemptPriority,\ uint32\_t\ SubPriority)}
\DoxyCodeLine{04097\ \{}
\DoxyCodeLine{04098\ \ \ uint32\_t\ PriorityGroupTmp\ =\ (PriorityGroup\ \&\ (uint32\_t)0x07UL);\ \ \ \textcolor{comment}{/*\ only\ values\ 0..7\ are\ used\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04099\ \ \ uint32\_t\ PreemptPriorityBits;}
\DoxyCodeLine{04100\ \ \ uint32\_t\ SubPriorityBits;}
\DoxyCodeLine{04101\ }
\DoxyCodeLine{04102\ \ \ PreemptPriorityBits\ =\ ((7UL\ -\/\ PriorityGroupTmp)\ >\ (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}))\ ?\ (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})\ :\ (uint32\_t)(7UL\ -\/\ PriorityGroupTmp);}
\DoxyCodeLine{04103\ \ \ SubPriorityBits\ \ \ \ \ =\ ((PriorityGroupTmp\ +\ (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}))\ <\ (uint32\_t)7UL)\ ?\ (uint32\_t)0UL\ :\ (uint32\_t)((PriorityGroupTmp\ -\/\ 7UL)\ +\ (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}));}
\DoxyCodeLine{04104\ }
\DoxyCodeLine{04105\ \ \ \textcolor{keywordflow}{return}\ (}
\DoxyCodeLine{04106\ \ \ \ \ \ \ \ \ \ \ \ ((PreemptPriority\ \&\ (uint32\_t)((1UL\ <<\ (PreemptPriorityBits))\ -\/\ 1UL))\ <<\ SubPriorityBits)\ |}
\DoxyCodeLine{04107\ \ \ \ \ \ \ \ \ \ \ \ ((SubPriority\ \ \ \ \ \&\ (uint32\_t)((1UL\ <<\ (SubPriorityBits\ \ \ \ ))\ -\/\ 1UL)))}
\DoxyCodeLine{04108\ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{04109\ \}}
\DoxyCodeLine{04110\ }
\DoxyCodeLine{04111\ }
\DoxyCodeLine{04123\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga3387607fd8a1a32cccd77d2ac672dd96}{NVIC\_DecodePriority}}\ (uint32\_t\ Priority,\ uint32\_t\ PriorityGroup,\ uint32\_t*\ \textcolor{keyword}{const}\ pPreemptPriority,\ uint32\_t*\ \textcolor{keyword}{const}\ pSubPriority)}
\DoxyCodeLine{04124\ \{}
\DoxyCodeLine{04125\ \ \ uint32\_t\ PriorityGroupTmp\ =\ (PriorityGroup\ \&\ (uint32\_t)0x07UL);\ \ \ \textcolor{comment}{/*\ only\ values\ 0..7\ are\ used\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04126\ \ \ uint32\_t\ PreemptPriorityBits;}
\DoxyCodeLine{04127\ \ \ uint32\_t\ SubPriorityBits;}
\DoxyCodeLine{04128\ }
\DoxyCodeLine{04129\ \ \ PreemptPriorityBits\ =\ ((7UL\ -\/\ PriorityGroupTmp)\ >\ (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}))\ ?\ (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})\ :\ (uint32\_t)(7UL\ -\/\ PriorityGroupTmp);}
\DoxyCodeLine{04130\ \ \ SubPriorityBits\ \ \ \ \ =\ ((PriorityGroupTmp\ +\ (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}))\ <\ (uint32\_t)7UL)\ ?\ (uint32\_t)0UL\ :\ (uint32\_t)((PriorityGroupTmp\ -\/\ 7UL)\ +\ (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}));}
\DoxyCodeLine{04131\ }
\DoxyCodeLine{04132\ \ \ *pPreemptPriority\ =\ (Priority\ >>\ SubPriorityBits)\ \&\ (uint32\_t)((1UL\ <<\ (PreemptPriorityBits))\ -\/\ 1UL);}
\DoxyCodeLine{04133\ \ \ *pSubPriority\ \ \ \ \ =\ (Priority\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \&\ (uint32\_t)((1UL\ <<\ (SubPriorityBits\ \ \ \ ))\ -\/\ 1UL);}
\DoxyCodeLine{04134\ \}}
\DoxyCodeLine{04135\ }
\DoxyCodeLine{04136\ }
\DoxyCodeLine{04146\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga0df355460bc1783d58f9d72ee4884208}{\_\_NVIC\_SetVector}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn,\ uint32\_t\ vector)}
\DoxyCodeLine{04147\ \{}
\DoxyCodeLine{04148\ \ \ uint32\_t\ *vectors\ =\ (uint32\_t\ *)\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>VTOR;}
\DoxyCodeLine{04149\ \ \ vectors[(int32\_t)IRQn\ +\ NVIC\_USER\_IRQ\_OFFSET]\ =\ vector;}
\DoxyCodeLine{04150\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga1224abad38b623ea154bf6dcf6993ebc}{\_\_DSB}}();}
\DoxyCodeLine{04151\ \}}
\DoxyCodeLine{04152\ }
\DoxyCodeLine{04153\ }
\DoxyCodeLine{04162\ \_\_STATIC\_INLINE\ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga44b665d2afb708121d9b10c76ff00ee5}{\_\_NVIC\_GetVector}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{04163\ \{}
\DoxyCodeLine{04164\ \ \ uint32\_t\ *vectors\ =\ (uint32\_t\ *)\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>VTOR;}
\DoxyCodeLine{04165\ \ \ \textcolor{keywordflow}{return}\ vectors[(int32\_t)IRQn\ +\ NVIC\_USER\_IRQ\_OFFSET];}
\DoxyCodeLine{04166\ \}}
\DoxyCodeLine{04167\ }
\DoxyCodeLine{04168\ }
\DoxyCodeLine{04173\ \_\_NO\_RETURN\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga0d9aa2d30fa54b41eb780c16e35b676c}{\_\_NVIC\_SystemReset}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04174\ \{}
\DoxyCodeLine{04175\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga1224abad38b623ea154bf6dcf6993ebc}{\_\_DSB}}();\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Ensure\ all\ outstanding\ memory\ accesses\ included}}
\DoxyCodeLine{04176\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ buffered\ write\ are\ completed\ before\ reset\ */}}
\DoxyCodeLine{04177\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR\ \ =\ (uint32\_t)((0x5FAUL\ <<\ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaaa27c0ba600bf82c3da08c748845b640}{SCB\_AIRCR\_VECTKEY\_Pos}})\ \ \ \ |}
\DoxyCodeLine{04178\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR\ \&\ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga8be60fff03f48d0d345868060dc6dae7}{SCB\_AIRCR\_PRIGROUP\_Msk}})\ |}
\DoxyCodeLine{04179\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaae1181119559a5bd36e62afa373fa720}{SCB\_AIRCR\_SYSRESETREQ\_Msk}}\ \ \ \ );\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Keep\ priority\ group\ unchanged\ */}}
\DoxyCodeLine{04180\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga1224abad38b623ea154bf6dcf6993ebc}{\_\_DSB}}();\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Ensure\ completion\ of\ memory\ access\ */}}
\DoxyCodeLine{04181\ }
\DoxyCodeLine{04182\ \ \ \textcolor{keywordflow}{for}(;;)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ wait\ until\ reset\ */}}
\DoxyCodeLine{04183\ \ \ \{}
\DoxyCodeLine{04184\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gabd585ddc865fb9b7f2493af1eee1a572}{\_\_NOP}}();}
\DoxyCodeLine{04185\ \ \ \}}
\DoxyCodeLine{04186\ \}}
\DoxyCodeLine{04187\ }
\DoxyCodeLine{04188\ \textcolor{preprocessor}{\#if\ defined\ (\_\_ARM\_FEATURE\_CMSE)\ \&\&\ (\_\_ARM\_FEATURE\_CMSE\ ==\ 3U)}}
\DoxyCodeLine{04198\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ TZ\_NVIC\_SetPriorityGrouping\_NS(uint32\_t\ PriorityGroup)}
\DoxyCodeLine{04199\ \{}
\DoxyCodeLine{04200\ \ \ uint32\_t\ reg\_value;}
\DoxyCodeLine{04201\ \ \ uint32\_t\ PriorityGroupTmp\ =\ (PriorityGroup\ \&\ (uint32\_t)0x07UL);\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ only\ values\ 0..7\ are\ used\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04202\ }
\DoxyCodeLine{04203\ \ \ reg\_value\ \ =\ \ SCB\_NS-\/>AIRCR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ read\ old\ register\ configuration\ \ \ \ */}}
\DoxyCodeLine{04204\ \ \ reg\_value\ \&=\ \string~((uint32\_t)(\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga90c7cf0c490e7ae55f9503a7fda1dd22}{SCB\_AIRCR\_VECTKEY\_Msk}}\ |\ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga8be60fff03f48d0d345868060dc6dae7}{SCB\_AIRCR\_PRIGROUP\_Msk}}));\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ clear\ bits\ to\ change\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04205\ \ \ reg\_value\ \ =\ \ (reg\_value\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{04206\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x5FAUL\ <<\ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaaa27c0ba600bf82c3da08c748845b640}{SCB\_AIRCR\_VECTKEY\_Pos}})\ |}
\DoxyCodeLine{04207\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PriorityGroupTmp\ <<\ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaca155deccdeca0f2c76b8100d24196c8}{SCB\_AIRCR\_PRIGROUP\_Pos}})\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );\ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Insert\ write\ key\ and\ priority\ group\ */}}
\DoxyCodeLine{04208\ \ \ SCB\_NS-\/>AIRCR\ =\ \ reg\_value;}
\DoxyCodeLine{04209\ \}}
\DoxyCodeLine{04210\ }
\DoxyCodeLine{04211\ }
\DoxyCodeLine{04217\ \_\_STATIC\_INLINE\ uint32\_t\ TZ\_NVIC\_GetPriorityGrouping\_NS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04218\ \{}
\DoxyCodeLine{04219\ \ \ \textcolor{keywordflow}{return}\ ((uint32\_t)((SCB\_NS-\/>AIRCR\ \&\ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga8be60fff03f48d0d345868060dc6dae7}{SCB\_AIRCR\_PRIGROUP\_Msk}})\ >>\ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaca155deccdeca0f2c76b8100d24196c8}{SCB\_AIRCR\_PRIGROUP\_Pos}}));}
\DoxyCodeLine{04220\ \}}
\DoxyCodeLine{04221\ }
\DoxyCodeLine{04222\ }
\DoxyCodeLine{04229\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ TZ\_NVIC\_EnableIRQ\_NS(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{04230\ \{}
\DoxyCodeLine{04231\ \ \ \textcolor{keywordflow}{if}\ ((int32\_t)(IRQn)\ >=\ 0)}
\DoxyCodeLine{04232\ \ \ \{}
\DoxyCodeLine{04233\ \ \ \ \ NVIC\_NS-\/>ISER[(((uint32\_t)IRQn)\ >>\ 5UL)]\ =\ (uint32\_t)(1UL\ <<\ (((uint32\_t)IRQn)\ \&\ 0x1FUL));}
\DoxyCodeLine{04234\ \ \ \}}
\DoxyCodeLine{04235\ \}}
\DoxyCodeLine{04236\ }
\DoxyCodeLine{04237\ }
\DoxyCodeLine{04246\ \_\_STATIC\_INLINE\ uint32\_t\ TZ\_NVIC\_GetEnableIRQ\_NS(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{04247\ \{}
\DoxyCodeLine{04248\ \ \ \textcolor{keywordflow}{if}\ ((int32\_t)(IRQn)\ >=\ 0)}
\DoxyCodeLine{04249\ \ \ \{}
\DoxyCodeLine{04250\ \ \ \ \ \textcolor{keywordflow}{return}((uint32\_t)(((NVIC\_NS-\/>ISER[(((uint32\_t)IRQn)\ >>\ 5UL)]\ \&\ (1UL\ <<\ (((uint32\_t)IRQn)\ \&\ 0x1FUL)))\ !=\ 0UL)\ ?\ 1UL\ :\ 0UL));}
\DoxyCodeLine{04251\ \ \ \}}
\DoxyCodeLine{04252\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{04253\ \ \ \{}
\DoxyCodeLine{04254\ \ \ \ \ \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{04255\ \ \ \}}
\DoxyCodeLine{04256\ \}}
\DoxyCodeLine{04257\ }
\DoxyCodeLine{04258\ }
\DoxyCodeLine{04265\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ TZ\_NVIC\_DisableIRQ\_NS(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{04266\ \{}
\DoxyCodeLine{04267\ \ \ \textcolor{keywordflow}{if}\ ((int32\_t)(IRQn)\ >=\ 0)}
\DoxyCodeLine{04268\ \ \ \{}
\DoxyCodeLine{04269\ \ \ \ \ NVIC\_NS-\/>ICER[(((uint32\_t)IRQn)\ >>\ 5UL)]\ =\ (uint32\_t)(1UL\ <<\ (((uint32\_t)IRQn)\ \&\ 0x1FUL));}
\DoxyCodeLine{04270\ \ \ \}}
\DoxyCodeLine{04271\ \}}
\DoxyCodeLine{04272\ }
\DoxyCodeLine{04273\ }
\DoxyCodeLine{04282\ \_\_STATIC\_INLINE\ uint32\_t\ TZ\_NVIC\_GetPendingIRQ\_NS(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{04283\ \{}
\DoxyCodeLine{04284\ \ \ \textcolor{keywordflow}{if}\ ((int32\_t)(IRQn)\ >=\ 0)}
\DoxyCodeLine{04285\ \ \ \{}
\DoxyCodeLine{04286\ \ \ \ \ \textcolor{keywordflow}{return}((uint32\_t)(((NVIC\_NS-\/>ISPR[(((uint32\_t)IRQn)\ >>\ 5UL)]\ \&\ (1UL\ <<\ (((uint32\_t)IRQn)\ \&\ 0x1FUL)))\ !=\ 0UL)\ ?\ 1UL\ :\ 0UL));}
\DoxyCodeLine{04287\ \ \ \}}
\DoxyCodeLine{04288\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{04289\ \ \ \{}
\DoxyCodeLine{04290\ \ \ \ \ \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{04291\ \ \ \}}
\DoxyCodeLine{04292\ \}}
\DoxyCodeLine{04293\ }
\DoxyCodeLine{04294\ }
\DoxyCodeLine{04301\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ TZ\_NVIC\_SetPendingIRQ\_NS(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{04302\ \{}
\DoxyCodeLine{04303\ \ \ \textcolor{keywordflow}{if}\ ((int32\_t)(IRQn)\ >=\ 0)}
\DoxyCodeLine{04304\ \ \ \{}
\DoxyCodeLine{04305\ \ \ \ \ NVIC\_NS-\/>ISPR[(((uint32\_t)IRQn)\ >>\ 5UL)]\ =\ (uint32\_t)(1UL\ <<\ (((uint32\_t)IRQn)\ \&\ 0x1FUL));}
\DoxyCodeLine{04306\ \ \ \}}
\DoxyCodeLine{04307\ \}}
\DoxyCodeLine{04308\ }
\DoxyCodeLine{04309\ }
\DoxyCodeLine{04316\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ TZ\_NVIC\_ClearPendingIRQ\_NS(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{04317\ \{}
\DoxyCodeLine{04318\ \ \ \textcolor{keywordflow}{if}\ ((int32\_t)(IRQn)\ >=\ 0)}
\DoxyCodeLine{04319\ \ \ \{}
\DoxyCodeLine{04320\ \ \ \ \ NVIC\_NS-\/>ICPR[(((uint32\_t)IRQn)\ >>\ 5UL)]\ =\ (uint32\_t)(1UL\ <<\ (((uint32\_t)IRQn)\ \&\ 0x1FUL));}
\DoxyCodeLine{04321\ \ \ \}}
\DoxyCodeLine{04322\ \}}
\DoxyCodeLine{04323\ }
\DoxyCodeLine{04324\ }
\DoxyCodeLine{04333\ \_\_STATIC\_INLINE\ uint32\_t\ TZ\_NVIC\_GetActive\_NS(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{04334\ \{}
\DoxyCodeLine{04335\ \ \ \textcolor{keywordflow}{if}\ ((int32\_t)(IRQn)\ >=\ 0)}
\DoxyCodeLine{04336\ \ \ \{}
\DoxyCodeLine{04337\ \ \ \ \ \textcolor{keywordflow}{return}((uint32\_t)(((NVIC\_NS-\/>IABR[(((uint32\_t)IRQn)\ >>\ 5UL)]\ \&\ (1UL\ <<\ (((uint32\_t)IRQn)\ \&\ 0x1FUL)))\ !=\ 0UL)\ ?\ 1UL\ :\ 0UL));}
\DoxyCodeLine{04338\ \ \ \}}
\DoxyCodeLine{04339\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{04340\ \ \ \{}
\DoxyCodeLine{04341\ \ \ \ \ \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{04342\ \ \ \}}
\DoxyCodeLine{04343\ \}}
\DoxyCodeLine{04344\ }
\DoxyCodeLine{04345\ }
\DoxyCodeLine{04355\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ TZ\_NVIC\_SetPriority\_NS(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn,\ uint32\_t\ priority)}
\DoxyCodeLine{04356\ \{}
\DoxyCodeLine{04357\ \ \ \textcolor{keywordflow}{if}\ ((int32\_t)(IRQn)\ >=\ 0)}
\DoxyCodeLine{04358\ \ \ \{}
\DoxyCodeLine{04359\ \ \ \ \ NVIC\_NS-\/>IPR[((uint32\_t)IRQn)]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ (uint8\_t)((priority\ <<\ (8U\ -\/\ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}))\ \&\ (uint32\_t)0xFFUL);}
\DoxyCodeLine{04360\ \ \ \}}
\DoxyCodeLine{04361\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{04362\ \ \ \{}
\DoxyCodeLine{04363\ \ \ \ \ SCB\_NS-\/>SHPR[(((uint32\_t)IRQn)\ \&\ 0xFUL)-\/4UL]\ =\ (uint8\_t)((priority\ <<\ (8U\ -\/\ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}))\ \&\ (uint32\_t)0xFFUL);}
\DoxyCodeLine{04364\ \ \ \}}
\DoxyCodeLine{04365\ \}}
\DoxyCodeLine{04366\ }
\DoxyCodeLine{04367\ }
\DoxyCodeLine{04376\ \_\_STATIC\_INLINE\ uint32\_t\ TZ\_NVIC\_GetPriority\_NS(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{04377\ \{}
\DoxyCodeLine{04378\ }
\DoxyCodeLine{04379\ \ \ \textcolor{keywordflow}{if}\ ((int32\_t)(IRQn)\ >=\ 0)}
\DoxyCodeLine{04380\ \ \ \{}
\DoxyCodeLine{04381\ \ \ \ \ \textcolor{keywordflow}{return}(((uint32\_t)NVIC\_NS-\/>IPR[((uint32\_t)IRQn)]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (8U\ -\/\ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{04382\ \ \ \}}
\DoxyCodeLine{04383\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{04384\ \ \ \{}
\DoxyCodeLine{04385\ \ \ \ \ \textcolor{keywordflow}{return}(((uint32\_t)SCB\_NS-\/>SHPR[(((uint32\_t)IRQn)\ \&\ 0xFUL)-\/4UL]\ >>\ (8U\ -\/\ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{04386\ \ \ \}}
\DoxyCodeLine{04387\ \}}
\DoxyCodeLine{04388\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \ defined\ (\_\_ARM\_FEATURE\_CMSE)\ \&\&(\_\_ARM\_FEATURE\_CMSE\ ==\ 3U)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04389\ }
\DoxyCodeLine{04392\ \textcolor{comment}{/*\ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ \ MPU\ functions\ \ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ */}}
\DoxyCodeLine{04393\ }
\DoxyCodeLine{04394\ \textcolor{preprocessor}{\#if\ defined\ (\_\_MPU\_PRESENT)\ \&\&\ (\_\_MPU\_PRESENT\ ==\ 1U)}}
\DoxyCodeLine{04395\ }
\DoxyCodeLine{04396\ \textcolor{preprocessor}{\#include\ "{}mpu\_armv8.h"{}}}
\DoxyCodeLine{04397\ }
\DoxyCodeLine{04398\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{04399\ }
\DoxyCodeLine{04400\ \textcolor{comment}{/*\ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ \ PMU\ functions\ and\ events\ \ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ */}}
\DoxyCodeLine{04401\ }
\DoxyCodeLine{04402\ \textcolor{preprocessor}{\#if\ defined\ (\_\_PMU\_PRESENT)\ \&\&\ (\_\_PMU\_PRESENT\ ==\ 1U)}}
\DoxyCodeLine{04403\ }
\DoxyCodeLine{04404\ \textcolor{preprocessor}{\#include\ "{}pmu\_armv8.h"{}}}
\DoxyCodeLine{04405\ }
\DoxyCodeLine{04411\ \textcolor{preprocessor}{\#define\ ARMCM55\_PMU\_ECC\_ERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0xC000\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04412\ \textcolor{preprocessor}{\#define\ ARMCM55\_PMU\_ECC\_ERR\_FATAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0xC001\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04413\ \textcolor{preprocessor}{\#define\ ARMCM55\_PMU\_ECC\_ERR\_DCACHE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0xC010\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04414\ \textcolor{preprocessor}{\#define\ ARMCM55\_PMU\_ECC\_ERR\_ICACHE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0xC011\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04415\ \textcolor{preprocessor}{\#define\ ARMCM55\_PMU\_ECC\_ERR\_FATAL\_DCACHE\ \ \ \ \ \ \ \ \ \ \ \ \ 0xC012\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04416\ \textcolor{preprocessor}{\#define\ ARMCM55\_PMU\_ECC\_ERR\_FATAL\_ICACHE\ \ \ \ \ \ \ \ \ \ \ \ \ 0xC013\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04417\ \textcolor{preprocessor}{\#define\ ARMCM55\_PMU\_ECC\_ERR\_DTCM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0xC020\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04418\ \textcolor{preprocessor}{\#define\ ARMCM55\_PMU\_ECC\_ERR\_ITCM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0xC021\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04419\ \textcolor{preprocessor}{\#define\ ARMCM55\_PMU\_ECC\_ERR\_FATAL\_DTCM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0xC022\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04420\ \textcolor{preprocessor}{\#define\ ARMCM55\_PMU\_ECC\_ERR\_FATAL\_ITCM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0xC023\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04421\ \textcolor{preprocessor}{\#define\ ARMCM55\_PMU\_PF\_LINEFILL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0xC100\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04422\ \textcolor{preprocessor}{\#define\ ARMCM55\_PMU\_PF\_CANCEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0xC101\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04423\ \textcolor{preprocessor}{\#define\ ARMCM55\_PMU\_PF\_DROP\_LINEFILL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0xC102\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04424\ \textcolor{preprocessor}{\#define\ ARMCM55\_PMU\_NWAMODE\_ENTER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0xC200\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04425\ \textcolor{preprocessor}{\#define\ ARMCM55\_PMU\_NWAMODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0xC201\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04426\ \textcolor{preprocessor}{\#define\ ARMCM55\_PMU\_SAHB\_ACCESS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0xC300\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04427\ \textcolor{preprocessor}{\#define\ ARMCM55\_PMU\_PAHB\_ACCESS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0xC301\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04428\ \textcolor{preprocessor}{\#define\ ARMCM55\_PMU\_AXI\_WRITE\_ACCESS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0xC302\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04429\ \textcolor{preprocessor}{\#define\ ARMCM55\_PMU\_AXI\_READ\_ACCESS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0xC303\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04430\ \textcolor{preprocessor}{\#define\ ARMCM55\_PMU\_DOSTIMEOUT\_DOUBLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0xC400\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04431\ \textcolor{preprocessor}{\#define\ ARMCM55\_PMU\_DOSTIMEOUT\_TRIPLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0xC401\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{04433\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{04434\ }
\DoxyCodeLine{04435\ \textcolor{comment}{/*\ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ \ FPU\ functions\ \ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ */}}
\DoxyCodeLine{04451\ \_\_STATIC\_INLINE\ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga6bcad99ce80a0e7e4ddc6f2379081756}{SCB\_GetFPUType}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04452\ \{}
\DoxyCodeLine{04453\ \ \ uint32\_t\ mvfr0;}
\DoxyCodeLine{04454\ }
\DoxyCodeLine{04455\ \ \ mvfr0\ =\ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gabc7c93f2594e85ece1e1a24f10591428}{FPU}}-\/>MVFR0;}
\DoxyCodeLine{04456\ \ \ \textcolor{keywordflow}{if}\ \ \ \ \ \ ((mvfr0\ \&\ (\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafa21854cf4bc343f8be949c353ac87f2}{FPU\_MVFR0\_FPSP\_Msk}}\ |\ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga252e67777339a86a87e401f5faf4931f}{FPU\_MVFR0\_FPDP\_Msk}}))\ ==\ 0x220U)}
\DoxyCodeLine{04457\ \ \ \{}
\DoxyCodeLine{04458\ \ \ \ \ \textcolor{keywordflow}{return}\ 2U;\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Double\ +\ Single\ precision\ FPU\ */}}
\DoxyCodeLine{04459\ \ \ \}}
\DoxyCodeLine{04460\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((mvfr0\ \&\ (\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafa21854cf4bc343f8be949c353ac87f2}{FPU\_MVFR0\_FPSP\_Msk}}\ |\ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga252e67777339a86a87e401f5faf4931f}{FPU\_MVFR0\_FPDP\_Msk}}))\ ==\ 0x020U)}
\DoxyCodeLine{04461\ \ \ \{}
\DoxyCodeLine{04462\ \ \ \ \ \textcolor{keywordflow}{return}\ 1U;\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Single\ precision\ FPU\ */}}
\DoxyCodeLine{04463\ \ \ \}}
\DoxyCodeLine{04464\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{04465\ \ \ \{}
\DoxyCodeLine{04466\ \ \ \ \ \textcolor{keywordflow}{return}\ 0U;\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ No\ FPU\ */}}
\DoxyCodeLine{04467\ \ \ \}}
\DoxyCodeLine{04468\ \}}
\DoxyCodeLine{04469\ }
\DoxyCodeLine{04470\ }
\DoxyCodeLine{04473\ \textcolor{comment}{/*\ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ \ MVE\ functions\ \ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ */}}
\DoxyCodeLine{04489\ \_\_STATIC\_INLINE\ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga9de35f6ff713a3cac7674baf49e22b72}{SCB\_GetMVEType}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04490\ \{}
\DoxyCodeLine{04491\ \ \ \textcolor{keyword}{const}\ uint32\_t\ mvfr1\ =\ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gabc7c93f2594e85ece1e1a24f10591428}{FPU}}-\/>MVFR1;}
\DoxyCodeLine{04492\ \ \ \textcolor{keywordflow}{if}\ \ \ \ \ \ ((mvfr1\ \&\ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga4b970cd91c425ab7d790ca299ab4b969}{FPU\_MVFR1\_MVE\_Msk}})\ ==\ (0x2U\ <<\ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab9f1486ce024c699adc33fb1e764bc3b}{FPU\_MVFR1\_MVE\_Pos}}))}
\DoxyCodeLine{04493\ \ \ \{}
\DoxyCodeLine{04494\ \ \ \ \ \textcolor{keywordflow}{return}\ 2U;}
\DoxyCodeLine{04495\ \ \ \}}
\DoxyCodeLine{04496\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((mvfr1\ \&\ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga4b970cd91c425ab7d790ca299ab4b969}{FPU\_MVFR1\_MVE\_Msk}})\ ==\ (0x1U\ <<\ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab9f1486ce024c699adc33fb1e764bc3b}{FPU\_MVFR1\_MVE\_Pos}}))}
\DoxyCodeLine{04497\ \ \ \{}
\DoxyCodeLine{04498\ \ \ \ \ \textcolor{keywordflow}{return}\ 1U;}
\DoxyCodeLine{04499\ \ \ \}}
\DoxyCodeLine{04500\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{04501\ \ \ \{}
\DoxyCodeLine{04502\ \ \ \ \ \textcolor{keywordflow}{return}\ 0U;}
\DoxyCodeLine{04503\ \ \ \}}
\DoxyCodeLine{04504\ \}}
\DoxyCodeLine{04505\ }
\DoxyCodeLine{04506\ }
\DoxyCodeLine{04510\ \textcolor{comment}{/*\ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ \ Cache\ functions\ \ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ */}}
\DoxyCodeLine{04511\ }
\DoxyCodeLine{04512\ \textcolor{preprocessor}{\#if\ ((defined\ (\_\_ICACHE\_PRESENT)\ \&\&\ (\_\_ICACHE\_PRESENT\ ==\ 1U))\ ||\ \(\backslash\)}}
\DoxyCodeLine{04513\ \textcolor{preprocessor}{\ \ \ \ \ (defined\ (\_\_DCACHE\_PRESENT)\ \&\&\ (\_\_DCACHE\_PRESENT\ ==\ 1U)))}}
\DoxyCodeLine{04514\ \textcolor{preprocessor}{\#include\ "{}cachel1\_armv7.h"{}}}
\DoxyCodeLine{04515\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{04516\ }
\DoxyCodeLine{04517\ }
\DoxyCodeLine{04518\ \textcolor{comment}{/*\ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ \ \ SAU\ functions\ \ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ */}}
\DoxyCodeLine{04526\ \textcolor{preprocessor}{\#if\ defined\ (\_\_ARM\_FEATURE\_CMSE)\ \&\&\ (\_\_ARM\_FEATURE\_CMSE\ ==\ 3U)}}
\DoxyCodeLine{04527\ }
\DoxyCodeLine{04532\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ TZ\_SAU\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04533\ \{}
\DoxyCodeLine{04534\ \ \ \ \ SAU-\/>CTRL\ |=\ \ (SAU\_CTRL\_ENABLE\_Msk);}
\DoxyCodeLine{04535\ \}}
\DoxyCodeLine{04536\ }
\DoxyCodeLine{04537\ }
\DoxyCodeLine{04538\ }
\DoxyCodeLine{04543\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ TZ\_SAU\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04544\ \{}
\DoxyCodeLine{04545\ \ \ \ \ SAU-\/>CTRL\ \&=\ \string~(SAU\_CTRL\_ENABLE\_Msk);}
\DoxyCodeLine{04546\ \}}
\DoxyCodeLine{04547\ }
\DoxyCodeLine{04548\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (\_\_ARM\_FEATURE\_CMSE)\ \&\&\ (\_\_ARM\_FEATURE\_CMSE\ ==\ 3U)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04549\ }
\DoxyCodeLine{04555\ \textcolor{comment}{/*\ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ \ \ \ Debug\ Control\ function\ \ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ */}}
\DoxyCodeLine{04569\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga8684eef21a32a624112814027635796b}{DCB\_SetAuthCtrl}}(uint32\_t\ value)}
\DoxyCodeLine{04570\ \{}
\DoxyCodeLine{04571\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga1224abad38b623ea154bf6dcf6993ebc}{\_\_DSB}}();}
\DoxyCodeLine{04572\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga02ee76ebe1fc72082d4ea683d35b5c89}{\_\_ISB}}();}
\DoxyCodeLine{04573\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga17ff3ff0a32abe8ce8ae632c6e31d772}{DCB}}-\/>DAUTHCTRL\ =\ value;}
\DoxyCodeLine{04574\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga1224abad38b623ea154bf6dcf6993ebc}{\_\_DSB}}();}
\DoxyCodeLine{04575\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga02ee76ebe1fc72082d4ea683d35b5c89}{\_\_ISB}}();}
\DoxyCodeLine{04576\ \}}
\DoxyCodeLine{04577\ }
\DoxyCodeLine{04578\ }
\DoxyCodeLine{04584\ \_\_STATIC\_INLINE\ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaf5c941317584778c1830125de083c23e}{DCB\_GetAuthCtrl}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04585\ \{}
\DoxyCodeLine{04586\ \ \ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga17ff3ff0a32abe8ce8ae632c6e31d772}{DCB}}-\/>DAUTHCTRL);}
\DoxyCodeLine{04587\ \}}
\DoxyCodeLine{04588\ }
\DoxyCodeLine{04589\ }
\DoxyCodeLine{04590\ \textcolor{preprocessor}{\#if\ defined\ (\_\_ARM\_FEATURE\_CMSE)\ \&\&\ (\_\_ARM\_FEATURE\_CMSE\ ==\ 3U)}}
\DoxyCodeLine{04596\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ TZ\_DCB\_SetAuthCtrl\_NS(uint32\_t\ value)}
\DoxyCodeLine{04597\ \{}
\DoxyCodeLine{04598\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga1224abad38b623ea154bf6dcf6993ebc}{\_\_DSB}}();}
\DoxyCodeLine{04599\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga02ee76ebe1fc72082d4ea683d35b5c89}{\_\_ISB}}();}
\DoxyCodeLine{04600\ \ \ \ \ DCB\_NS-\/>DAUTHCTRL\ =\ value;}
\DoxyCodeLine{04601\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga1224abad38b623ea154bf6dcf6993ebc}{\_\_DSB}}();}
\DoxyCodeLine{04602\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga02ee76ebe1fc72082d4ea683d35b5c89}{\_\_ISB}}();}
\DoxyCodeLine{04603\ \}}
\DoxyCodeLine{04604\ }
\DoxyCodeLine{04605\ }
\DoxyCodeLine{04611\ \_\_STATIC\_INLINE\ uint32\_t\ TZ\_DCB\_GetAuthCtrl\_NS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04612\ \{}
\DoxyCodeLine{04613\ \ \ \ \ \textcolor{keywordflow}{return}\ (DCB\_NS-\/>DAUTHCTRL);}
\DoxyCodeLine{04614\ \}}
\DoxyCodeLine{04615\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (\_\_ARM\_FEATURE\_CMSE)\ \&\&\ (\_\_ARM\_FEATURE\_CMSE\ ==\ 3U)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04616\ }
\DoxyCodeLine{04622\ \textcolor{comment}{/*\ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ \ \ \ Debug\ Identification\ function\ \ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ */}}
\DoxyCodeLine{04636\ \_\_STATIC\_INLINE\ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga170e6e52a7681cb223727c524975b5c6}{DIB\_GetAuthStatus}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04637\ \{}
\DoxyCodeLine{04638\ \ \ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaab10845ca61f0a991c300da5c5b56792}{DIB}}-\/>DAUTHSTATUS);}
\DoxyCodeLine{04639\ \}}
\DoxyCodeLine{04640\ }
\DoxyCodeLine{04641\ }
\DoxyCodeLine{04642\ \textcolor{preprocessor}{\#if\ defined\ (\_\_ARM\_FEATURE\_CMSE)\ \&\&\ (\_\_ARM\_FEATURE\_CMSE\ ==\ 3U)}}
\DoxyCodeLine{04648\ \_\_STATIC\_INLINE\ uint32\_t\ TZ\_DIB\_GetAuthStatus\_NS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04649\ \{}
\DoxyCodeLine{04650\ \ \ \ \ \textcolor{keywordflow}{return}\ (DIB\_NS-\/>DAUTHSTATUS);}
\DoxyCodeLine{04651\ \}}
\DoxyCodeLine{04652\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (\_\_ARM\_FEATURE\_CMSE)\ \&\&\ (\_\_ARM\_FEATURE\_CMSE\ ==\ 3U)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04653\ }
\DoxyCodeLine{04659\ \textcolor{comment}{/*\ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ \ \ \ SysTick\ function\ \ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ */}}
\DoxyCodeLine{04667\ \textcolor{preprocessor}{\#if\ defined\ (\_\_Vendor\_SysTickConfig)\ \&\&\ (\_\_Vendor\_SysTickConfig\ ==\ 0U)}}
\DoxyCodeLine{04668\ }
\DoxyCodeLine{04680\ \_\_STATIC\_INLINE\ uint32\_t\ SysTick\_Config(uint32\_t\ ticks)}
\DoxyCodeLine{04681\ \{}
\DoxyCodeLine{04682\ \ \ \textcolor{keywordflow}{if}\ ((ticks\ -\/\ 1UL)\ >\ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga265912a7962f0e1abd170336e579b1b1}{SysTick\_LOAD\_RELOAD\_Msk}})}
\DoxyCodeLine{04683\ \ \ \{}
\DoxyCodeLine{04684\ \ \ \ \ \textcolor{keywordflow}{return}\ (1UL);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Reload\ value\ impossible\ */}}
\DoxyCodeLine{04685\ \ \ \}}
\DoxyCodeLine{04686\ }
\DoxyCodeLine{04687\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>LOAD\ \ =\ (uint32\_t)(ticks\ -\/\ 1UL);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ set\ reload\ register\ */}}
\DoxyCodeLine{04688\ \ \ NVIC\_SetPriority\ (\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}},\ (1UL\ <<\ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})\ -\/\ 1UL);\ \textcolor{comment}{/*\ set\ Priority\ for\ Systick\ Interrupt\ */}}
\DoxyCodeLine{04689\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>VAL\ \ \ =\ 0UL;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Load\ the\ SysTick\ Counter\ Value\ */}}
\DoxyCodeLine{04690\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>CTRL\ \ =\ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaa41d06039797423a46596bd313d57373}{SysTick\_CTRL\_CLKSOURCE\_Msk}}\ |}
\DoxyCodeLine{04691\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga95bb984266ca764024836a870238a027}{SysTick\_CTRL\_TICKINT\_Msk}}\ \ \ |}
\DoxyCodeLine{04692\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga16c9fee0ed0235524bdeb38af328fd1f}{SysTick\_CTRL\_ENABLE\_Msk}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ SysTick\ IRQ\ and\ SysTick\ Timer\ */}}
\DoxyCodeLine{04693\ \ \ \textcolor{keywordflow}{return}\ (0UL);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Function\ successful\ */}}
\DoxyCodeLine{04694\ \}}
\DoxyCodeLine{04695\ }
\DoxyCodeLine{04696\ \textcolor{preprocessor}{\#if\ defined\ (\_\_ARM\_FEATURE\_CMSE)\ \&\&\ (\_\_ARM\_FEATURE\_CMSE\ ==\ 3U)}}
\DoxyCodeLine{04709\ \_\_STATIC\_INLINE\ uint32\_t\ TZ\_SysTick\_Config\_NS(uint32\_t\ ticks)}
\DoxyCodeLine{04710\ \{}
\DoxyCodeLine{04711\ \ \ \textcolor{keywordflow}{if}\ ((ticks\ -\/\ 1UL)\ >\ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga265912a7962f0e1abd170336e579b1b1}{SysTick\_LOAD\_RELOAD\_Msk}})}
\DoxyCodeLine{04712\ \ \ \{}
\DoxyCodeLine{04713\ \ \ \ \ \textcolor{keywordflow}{return}\ (1UL);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Reload\ value\ impossible\ */}}
\DoxyCodeLine{04714\ \ \ \}}
\DoxyCodeLine{04715\ }
\DoxyCodeLine{04716\ \ \ SysTick\_NS-\/>LOAD\ \ =\ (uint32\_t)(ticks\ -\/\ 1UL);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ set\ reload\ register\ */}}
\DoxyCodeLine{04717\ \ \ TZ\_NVIC\_SetPriority\_NS\ (\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}},\ (1UL\ <<\ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})\ -\/\ 1UL);\ \textcolor{comment}{/*\ set\ Priority\ for\ Systick\ Interrupt\ */}}
\DoxyCodeLine{04718\ \ \ SysTick\_NS-\/>VAL\ \ \ =\ 0UL;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Load\ the\ SysTick\ Counter\ Value\ */}}
\DoxyCodeLine{04719\ \ \ SysTick\_NS-\/>CTRL\ \ =\ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaa41d06039797423a46596bd313d57373}{SysTick\_CTRL\_CLKSOURCE\_Msk}}\ |}
\DoxyCodeLine{04720\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga95bb984266ca764024836a870238a027}{SysTick\_CTRL\_TICKINT\_Msk}}\ \ \ |}
\DoxyCodeLine{04721\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga16c9fee0ed0235524bdeb38af328fd1f}{SysTick\_CTRL\_ENABLE\_Msk}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ SysTick\ IRQ\ and\ SysTick\ Timer\ */}}
\DoxyCodeLine{04722\ \ \ \textcolor{keywordflow}{return}\ (0UL);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Function\ successful\ */}}
\DoxyCodeLine{04723\ \}}
\DoxyCodeLine{04724\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (\_\_ARM\_FEATURE\_CMSE)\ \&\&\ (\_\_ARM\_FEATURE\_CMSE\ ==\ 3U)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04725\ }
\DoxyCodeLine{04726\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{04727\ }
\DoxyCodeLine{04732\ \textcolor{comment}{/*\ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ Debug\ In/Output\ function\ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ */}}
\DoxyCodeLine{04740\ \textcolor{keyword}{extern}\ \textcolor{keyword}{volatile}\ int32\_t\ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{04741\ \textcolor{preprocessor}{\#define\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ITM\_RXBUFFER\_EMPTY\ \ ((int32\_t)0x5AA55AA5U)\ }}
\DoxyCodeLine{04752\ \_\_STATIC\_INLINE\ uint32\_t\ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac90a497bd64286b84552c2c553d3419e}{ITM\_SendChar}}\ (uint32\_t\ ch)}
\DoxyCodeLine{04753\ \{}
\DoxyCodeLine{04754\ \ \ \textcolor{keywordflow}{if}\ (((\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>TCR\ \&\ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga7dd53e3bff24ac09d94e61cb595cb2d9}{ITM\_TCR\_ITMENA\_Msk}})\ !=\ 0UL)\ \&\&\ \ \ \ \ \ \textcolor{comment}{/*\ ITM\ enabled\ */}}
\DoxyCodeLine{04755\ \ \ \ \ \ \ ((\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>TER\ \&\ 1UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ !=\ 0UL)\ \ \ )\ \ \ \ \ \textcolor{comment}{/*\ ITM\ Port\ \#0\ enabled\ */}}
\DoxyCodeLine{04756\ \ \ \{}
\DoxyCodeLine{04757\ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>PORT[0U].u32\ ==\ 0UL)}
\DoxyCodeLine{04758\ \ \ \ \ \{}
\DoxyCodeLine{04759\ \ \ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gabd585ddc865fb9b7f2493af1eee1a572}{\_\_NOP}}();}
\DoxyCodeLine{04760\ \ \ \ \ \}}
\DoxyCodeLine{04761\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>PORT[0U].u8\ =\ (uint8\_t)ch;}
\DoxyCodeLine{04762\ \ \ \}}
\DoxyCodeLine{04763\ \ \ \textcolor{keywordflow}{return}\ (ch);}
\DoxyCodeLine{04764\ \}}
\DoxyCodeLine{04765\ }
\DoxyCodeLine{04766\ }
\DoxyCodeLine{04773\ \_\_STATIC\_INLINE\ int32\_t\ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac3ee2c30a1ac4ed34c8a866a17decd53}{ITM\_ReceiveChar}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{04774\ \{}
\DoxyCodeLine{04775\ \ \ int32\_t\ ch\ =\ -\/1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ no\ character\ available\ */}}
\DoxyCodeLine{04776\ }
\DoxyCodeLine{04777\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}}\ !=\ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\_RXBUFFER\_EMPTY}})}
\DoxyCodeLine{04778\ \ \ \{}
\DoxyCodeLine{04779\ \ \ \ \ ch\ =\ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}};}
\DoxyCodeLine{04780\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}}\ =\ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\_RXBUFFER\_EMPTY}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ ready\ for\ next\ character\ */}}
\DoxyCodeLine{04781\ \ \ \}}
\DoxyCodeLine{04782\ }
\DoxyCodeLine{04783\ \ \ \textcolor{keywordflow}{return}\ (ch);}
\DoxyCodeLine{04784\ \}}
\DoxyCodeLine{04785\ }
\DoxyCodeLine{04786\ }
\DoxyCodeLine{04793\ \_\_STATIC\_INLINE\ int32\_t\ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae61ce9ca5917735325cd93b0fb21dd29}{ITM\_CheckChar}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{04794\ \{}
\DoxyCodeLine{04795\ }
\DoxyCodeLine{04796\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}}\ ==\ \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\_RXBUFFER\_EMPTY}})}
\DoxyCodeLine{04797\ \ \ \{}
\DoxyCodeLine{04798\ \ \ \ \ \textcolor{keywordflow}{return}\ (0);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ no\ character\ available\ */}}
\DoxyCodeLine{04799\ \ \ \}}
\DoxyCodeLine{04800\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{04801\ \ \ \{}
\DoxyCodeLine{04802\ \ \ \ \ \textcolor{keywordflow}{return}\ (1);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ \ \ \ character\ available\ */}}
\DoxyCodeLine{04803\ \ \ \}}
\DoxyCodeLine{04804\ \}}
\DoxyCodeLine{04805\ }
\DoxyCodeLine{04811\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{04812\ \}}
\DoxyCodeLine{04813\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{04814\ }
\DoxyCodeLine{04815\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_CORE\_CM55\_H\_DEPENDANT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04816\ }
\DoxyCodeLine{04817\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_CMSIS\_GENERIC\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
