Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto c6ddca7f70d64ddab6483ef4c8995d34 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot deco_tb_behav xil_defaultlib.deco_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.signal_ext
Compiling module xil_defaultlib.selectA
Compiling module xil_defaultlib.accumulator
Compiling module xil_defaultlib.selectB
Compiling module xil_defaultlib.operation
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.deco_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot deco_tb_behav
