Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Fri Oct  6 15:27:38 2023
| Host         : Mikkel-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Teset_Harness_timing_summary_routed.rpt -pb Teset_Harness_timing_summary_routed.pb -rpx Teset_Harness_timing_summary_routed.rpx -warn_on_violation
| Design       : Teset_Harness
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   41          inf        0.000                      0                   41           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            clk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.971ns  (logic 5.067ns (50.821%)  route 4.904ns (49.179%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_out_OBUF_BUFG_inst/O
                         net (fo=24, routed)          2.932     6.476    clk_out_OBUF_BUFG
    N18                  OBUF (Prop_obuf_I_O)         3.495     9.971 r  clk_out_OBUF_inst/O
                         net (fo=0)                   0.000     9.971    clk_out
    N18                                                               r  clk_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Master/ack_error_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ack_error
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.714ns  (logic 3.964ns (51.386%)  route 3.750ns (48.614%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE                         0.000     0.000 r  I2C_Master/ack_error_reg/C
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  I2C_Master/ack_error_reg/Q
                         net (fo=3, routed)           3.750     4.206    ack_error_OBUF
    A17                  OBUF (Prop_obuf_I_O)         3.508     7.714 r  ack_error_OBUF_inst/O
                         net (fo=0)                   0.000     7.714    ack_error
    A17                                                               r  ack_error (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Master/busy_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            busy
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.657ns  (logic 3.948ns (51.560%)  route 3.709ns (48.440%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE                         0.000     0.000 r  I2C_Master/busy_reg/C
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  I2C_Master/busy_reg/Q
                         net (fo=1, routed)           3.709     4.165    busy_OBUF
    C16                  OBUF (Prop_obuf_I_O)         3.492     7.657 r  busy_OBUF_inst/O
                         net (fo=0)                   0.000     7.657    busy
    C16                                                               r  busy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Master/data_clk_prev_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.067ns  (logic 4.475ns (63.318%)  route 2.592ns (36.682%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE                         0.000     0.000 r  I2C_Master/data_clk_prev_reg/C
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  I2C_Master/data_clk_prev_reg/Q
                         net (fo=10, routed)          0.863     1.282    I2C_Master/data_clk_prev
    SLICE_X1Y44          LUT4 (Prop_lut4_I0_O)        0.329     1.611 r  I2C_Master/sda_IOBUF_inst_i_1/O
                         net (fo=1, routed)           1.730     3.340    sda_IOBUF_inst/I
    G19                  OBUFT (Prop_obuft_I_O)       3.727     7.067 r  sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.067    sda
    G19                                                               r  sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Master/scl_clk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.519ns  (logic 4.186ns (64.215%)  route 2.333ns (35.785%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE                         0.000     0.000 r  I2C_Master/scl_clk_reg/C
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  I2C_Master/scl_clk_reg/Q
                         net (fo=1, routed)           0.654     1.172    I2C_Master/scl_clk__0
    SLICE_X0Y45          LUT2 (Prop_lut2_I1_O)        0.124     1.296 f  I2C_Master/scl_IOBUF_inst_i_1/O
                         net (fo=1, routed)           1.679     2.975    scl_IOBUF_inst/T
    G17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.544     6.519 r  scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.519    scl
    G17                                                               r  scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 begin_transaction
                            (input port)
  Destination:            I2C_Master/sda_int_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.449ns  (logic 1.835ns (28.455%)  route 4.614ns (71.545%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  begin_transaction (IN)
                         net (fo=0)                   0.000     0.000    begin_transaction
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  begin_transaction_IBUF_inst/O
                         net (fo=6, routed)           3.520     4.983    I2C_Master/begin_transaction_IBUF
    SLICE_X1Y44          LUT5 (Prop_lut5_I2_O)        0.124     5.107 r  I2C_Master/busy_i_3/O
                         net (fo=2, routed)           0.812     5.919    I2C_Master/busy_i_3_n_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I2_O)        0.124     6.043 r  I2C_Master/sda_int_i_3/O
                         net (fo=1, routed)           0.282     6.325    I2C_Master/sda_int4_out
    SLICE_X2Y44          LUT6 (Prop_lut6_I4_O)        0.124     6.449 r  I2C_Master/sda_int_i_1/O
                         net (fo=1, routed)           0.000     6.449    I2C_Master/sda_int_i_1_n_0
    SLICE_X2Y44          FDRE                                         r  I2C_Master/sda_int_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 begin_transaction
                            (input port)
  Destination:            I2C_Master/busy_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.053ns  (logic 1.711ns (28.267%)  route 4.342ns (71.733%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  begin_transaction (IN)
                         net (fo=0)                   0.000     0.000    begin_transaction
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  begin_transaction_IBUF_inst/O
                         net (fo=6, routed)           3.520     4.983    I2C_Master/begin_transaction_IBUF
    SLICE_X1Y44          LUT5 (Prop_lut5_I2_O)        0.124     5.107 r  I2C_Master/busy_i_3/O
                         net (fo=2, routed)           0.166     5.273    I2C_Master/busy_i_3_n_0
    SLICE_X1Y44          LUT6 (Prop_lut6_I0_O)        0.124     5.397 r  I2C_Master/busy_i_1/O
                         net (fo=1, routed)           0.656     6.053    I2C_Master/busy6_out
    SLICE_X0Y44          FDRE                                         r  I2C_Master/busy_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 begin_transaction
                            (input port)
  Destination:            I2C_Master/FSM_onehot_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.778ns  (logic 1.615ns (27.948%)  route 4.164ns (72.052%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  begin_transaction (IN)
                         net (fo=0)                   0.000     0.000    begin_transaction
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  begin_transaction_IBUF_inst/O
                         net (fo=6, routed)           3.520     4.983    I2C_Master/begin_transaction_IBUF
    SLICE_X1Y44          LUT2 (Prop_lut2_I1_O)        0.152     5.135 r  I2C_Master/FSM_onehot_state[8]_i_2/O
                         net (fo=1, routed)           0.644     5.778    I2C_Master/FSM_onehot_state[8]_i_2_n_0
    SLICE_X1Y44          FDRE                                         r  I2C_Master/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 begin_transaction
                            (input port)
  Destination:            I2C_Master/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.454ns  (logic 1.587ns (29.096%)  route 3.867ns (70.904%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  begin_transaction (IN)
                         net (fo=0)                   0.000     0.000    begin_transaction
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  begin_transaction_IBUF_inst/O
                         net (fo=6, routed)           3.867     5.330    I2C_Master/begin_transaction_IBUF
    SLICE_X1Y44          LUT5 (Prop_lut5_I2_O)        0.124     5.454 r  I2C_Master/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     5.454    I2C_Master/FSM_onehot_state[4]_i_1_n_0
    SLICE_X1Y44          FDRE                                         r  I2C_Master/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 begin_transaction
                            (input port)
  Destination:            I2C_Master/busy_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.115ns  (logic 1.587ns (31.028%)  route 3.528ns (68.972%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  begin_transaction (IN)
                         net (fo=0)                   0.000     0.000    begin_transaction
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  begin_transaction_IBUF_inst/O
                         net (fo=6, routed)           3.528     4.991    I2C_Master/begin_transaction_IBUF
    SLICE_X0Y44          LUT6 (Prop_lut6_I2_O)        0.124     5.115 r  I2C_Master/busy_i_2/O
                         net (fo=1, routed)           0.000     5.115    I2C_Master/busy_i_2_n_0
    SLICE_X0Y44          FDRE                                         r  I2C_Master/busy_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_Master/data_clk_prev_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C_Master/scl_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.227ns (68.300%)  route 0.105ns (31.700%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE                         0.000     0.000 r  I2C_Master/data_clk_prev_reg/C
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  I2C_Master/data_clk_prev_reg/Q
                         net (fo=10, routed)          0.105     0.233    I2C_Master/data_clk_prev
    SLICE_X0Y45          LUT5 (Prop_lut5_I1_O)        0.099     0.332 r  I2C_Master/scl_ena_i_1/O
                         net (fo=1, routed)           0.000     0.332    I2C_Master/scl_ena_i_1_n_0
    SLICE_X0Y45          FDRE                                         r  I2C_Master/scl_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Master/data_clk_prev_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C_Master/ack_error_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.227ns (68.096%)  route 0.106ns (31.904%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE                         0.000     0.000 r  I2C_Master/data_clk_prev_reg/C
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  I2C_Master/data_clk_prev_reg/Q
                         net (fo=10, routed)          0.106     0.234    I2C_Master/data_clk_prev
    SLICE_X0Y45          LUT6 (Prop_lut6_I2_O)        0.099     0.333 r  I2C_Master/ack_error_i_1/O
                         net (fo=1, routed)           0.000     0.333    I2C_Master/ack_error_i_1_n_0
    SLICE_X0Y45          FDRE                                         r  I2C_Master/ack_error_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Master/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C_Master/busy_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.492%)  route 0.155ns (45.508%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE                         0.000     0.000 r  I2C_Master/FSM_onehot_state_reg[4]/C
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  I2C_Master/FSM_onehot_state_reg[4]/Q
                         net (fo=9, routed)           0.155     0.296    I2C_Master/FSM_onehot_state_reg_n_0_[4]
    SLICE_X0Y44          LUT6 (Prop_lut6_I3_O)        0.045     0.341 r  I2C_Master/busy_i_2/O
                         net (fo=1, routed)           0.000     0.341    I2C_Master/busy_i_2_n_0
    SLICE_X0Y44          FDRE                                         r  I2C_Master/busy_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Master/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C_Master/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.639%)  route 0.167ns (47.361%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE                         0.000     0.000 r  I2C_Master/FSM_onehot_state_reg[5]/C
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  I2C_Master/FSM_onehot_state_reg[5]/Q
                         net (fo=5, routed)           0.167     0.308    I2C_Master/FSM_onehot_state_reg_n_0_[5]
    SLICE_X1Y44          LUT5 (Prop_lut5_I1_O)        0.045     0.353 r  I2C_Master/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     0.353    I2C_Master/FSM_onehot_state[4]_i_1_n_0
    SLICE_X1Y44          FDRE                                         r  I2C_Master/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Master/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C_Master/bit_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.186ns (51.426%)  route 0.176ns (48.574%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE                         0.000     0.000 r  I2C_Master/FSM_onehot_state_reg[4]/C
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  I2C_Master/FSM_onehot_state_reg[4]/Q
                         net (fo=9, routed)           0.176     0.317    I2C_Master/FSM_onehot_state_reg_n_0_[4]
    SLICE_X2Y44          LUT5 (Prop_lut5_I0_O)        0.045     0.362 r  I2C_Master/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.362    I2C_Master/bit_cnt[0]_i_1_n_0
    SLICE_X2Y44          FDRE                                         r  I2C_Master/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Master/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C_Master/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE                         0.000     0.000 r  I2C_Master/FSM_onehot_state_reg[0]/C
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  I2C_Master/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.180     0.321    I2C_Master/FSM_onehot_state_reg_n_0_[0]
    SLICE_X1Y45          LUT2 (Prop_lut2_I0_O)        0.042     0.363 r  I2C_Master/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.363    I2C_Master/FSM_onehot_state[1]_i_1_n_0
    SLICE_X1Y45          FDRE                                         r  I2C_Master/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Master/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C_Master/bit_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.143%)  route 0.178ns (48.857%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE                         0.000     0.000 r  I2C_Master/FSM_onehot_state_reg[4]/C
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  I2C_Master/FSM_onehot_state_reg[4]/Q
                         net (fo=9, routed)           0.178     0.319    I2C_Master/FSM_onehot_state_reg_n_0_[4]
    SLICE_X2Y44          LUT6 (Prop_lut6_I4_O)        0.045     0.364 r  I2C_Master/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.364    I2C_Master/bit_cnt[1]_i_1_n_0
    SLICE_X2Y44          FDRE                                         r  I2C_Master/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Master/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C_Master/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE                         0.000     0.000 r  I2C_Master/FSM_onehot_state_reg[0]/C
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  I2C_Master/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.180     0.321    I2C_Master/FSM_onehot_state_reg_n_0_[0]
    SLICE_X1Y45          LUT3 (Prop_lut3_I1_O)        0.045     0.366 r  I2C_Master/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    I2C_Master/FSM_onehot_state[0]_i_1_n_0
    SLICE_X1Y45          FDRE                                         r  I2C_Master/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Master/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C_Master/scl_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.209ns (56.245%)  route 0.163ns (43.755%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE                         0.000     0.000 r  I2C_Master/count_reg[0]/C
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  I2C_Master/count_reg[0]/Q
                         net (fo=9, routed)           0.163     0.327    I2C_Master/count__0[0]
    SLICE_X2Y54          LUT6 (Prop_lut6_I3_O)        0.045     0.372 r  I2C_Master/scl_clk/O
                         net (fo=1, routed)           0.000     0.372    I2C_Master/scl_clk_n_0
    SLICE_X2Y54          FDRE                                         r  I2C_Master/scl_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Master/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C_Master/data_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.209ns (55.944%)  route 0.165ns (44.056%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE                         0.000     0.000 r  I2C_Master/count_reg[0]/C
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  I2C_Master/count_reg[0]/Q
                         net (fo=9, routed)           0.165     0.329    I2C_Master/count__0[0]
    SLICE_X2Y54          LUT6 (Prop_lut6_I3_O)        0.045     0.374 r  I2C_Master/data_clk/O
                         net (fo=1, routed)           0.000     0.374    I2C_Master/data_clk_n_0
    SLICE_X2Y54          FDRE                                         r  I2C_Master/data_clk_reg/D
  -------------------------------------------------------------------    -------------------





