// Seed: 2165994716
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  reg id_3 = id_3;
  task id_4();
    input id_5;
    begin
      id_3 <= 1'h0;
      casex (1)
        id_4 / 1: id_5 = id_3 & 1'h0;
      endcase
    end
  endtask
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    module_1,
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0(
      id_4, id_1
  );
endmodule
