#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Aug 27 21:12:14 2022
# Process ID: 10524
# Current directory: D:/Documentos/GitHub/lab02-g03/Ejercicios/Proyectos/Ejercicio6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8092 D:\Documentos\GitHub\lab02-g03\Ejercicios\Proyectos\Ejercicio6\vivado_project.xpr
# Log file: D:/Documentos/GitHub/lab02-g03/Ejercicios/Proyectos/Ejercicio6/vivado.log
# Journal file: D:/Documentos/GitHub/lab02-g03/Ejercicios/Proyectos/Ejercicio6\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/Crisa/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
start_gui
open_project D:/Documentos/GitHub/lab02-g03/Ejercicios/Proyectos/Ejercicio6/vivado_project.xpr
INFO: [Project 1-313] Project file moved from 'D:/Documentos/GitHub/lab02-g03/Ejercicios/Proyectos/Ejercicio_6' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 714.492 ; gain = 90.707
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documentos/GitHub/lab02-g03/Ejercicios/Proyectos/Ejercicio6/vivado_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/Documentos/GitHub/lab02-g03/Ejercicios/Proyectos/Ejercicio6/vivado_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_memoria' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documentos/GitHub/lab02-g03/Ejercicios/Proyectos/Ejercicio6/vivado_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_memoria_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documentos/GitHub/lab02-g03/Ejercicios/Proyectos/Ejercicio6/vivado_project.srcs/sources_1/ip/WCLK/WCLK_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WCLK_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documentos/GitHub/lab02-g03/Ejercicios/Proyectos/Ejercicio6/vivado_project.srcs/sources_1/ip/WCLK/WCLK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WCLK
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documentos/GitHub/lab02-g03/Ejercicios/Proyectos/Ejercicio6/vivado_project.srcs/sources_1/imports/Ejercicio6/package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documentos/GitHub/lab02-g03/Ejercicios/Proyectos/Ejercicio6/vivado_project.srcs/sources_1/imports/Ejercicio6/module_memoria.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_memoria
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documentos/GitHub/lab02-g03/Ejercicios/Proyectos/Ejercicio6/vivado_project.srcs/sources_1/imports/Ejercicio6/top_module_memoria.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_memoria
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documentos/GitHub/lab02-g03/Ejercicios/Proyectos/Ejercicio6/vivado_project.srcs/sim_1/imports/Ejercicio6/tb_memoria.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_memoria
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documentos/GitHub/lab02-g03/Ejercicios/Proyectos/Ejercicio6/vivado_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documentos/GitHub/lab02-g03/Ejercicios/Proyectos/Ejercicio6/vivado_project.sim/sim_1/behav/xsim'
"xelab -wto 2c8cf76e5ed24f908f3bac0260de22da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_memoria_behav xil_defaultlib.tb_memoria xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c8cf76e5ed24f908f3bac0260de22da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_memoria_behav xil_defaultlib.tb_memoria xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pkg_bits
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.WCLK_clk_wiz
Compiling module xil_defaultlib.WCLK
Compiling module xil_defaultlib.module_memoria
Compiling module xil_defaultlib.top_module_memoria
Compiling module xil_defaultlib.tb_memoria
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_memoria_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documentos/GitHub/lab02-g03/Ejercicios/Proyectos/Ejercicio6/vivado_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_memoria_behav -key {Behavioral:sim_1:Functional:tb_memoria} -tclbatch {tb_memoria.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_memoria.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5000ns
$finish called at time : 3525 ns : File "D:/Documentos/GitHub/lab02-g03/Ejercicios/Proyectos/Ejercicio6/vivado_project.srcs/sim_1/imports/Ejercicio6/tb_memoria.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_memoria_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 799.898 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Documentos/GitHub/lab02-g03/Ejercicios/Proyectos/Ejercicio6/vivado_project.runs/synth_1

launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Documentos/GitHub/lab02-g03/Ejercicios/Proyectos/Ejercicio6/vivado_project.srcs/sources_1/ip/WCLK/WCLK.xci' is already up-to-date
[Sat Aug 27 21:14:30 2022] Launched synth_1...
Run output will be captured here: D:/Documentos/GitHub/lab02-g03/Ejercicios/Proyectos/Ejercicio6/vivado_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Documentos/GitHub/lab02-g03/Ejercicios/Proyectos/Ejercicio6/vivado_project.srcs/sources_1/ip/WCLK/WCLK.xci' is already up-to-date
[Sat Aug 27 21:15:31 2022] Launched impl_1...
Run output will be captured here: D:/Documentos/GitHub/lab02-g03/Ejercicios/Proyectos/Ejercicio6/vivado_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Documentos/GitHub/lab02-g03/Ejercicios/Proyectos/Ejercicio6/vivado_project.srcs/sources_1/ip/WCLK/WCLK.xci' is already up-to-date
[Sat Aug 27 21:17:08 2022] Launched impl_1...
Run output will be captured here: D:/Documentos/GitHub/lab02-g03/Ejercicios/Proyectos/Ejercicio6/vivado_project.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1661.574 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1661.574 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1661.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1806.895 ; gain = 1006.996
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274663147A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2877.875 ; gain = 1070.980
set_property PROGRAM.FILE {D:/Documentos/GitHub/lab02-g03/Ejercicios/Proyectos/Ejercicio6/vivado_project.runs/impl_1/top_module_memoria.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Documentos/GitHub/lab02-g03/Ejercicios/Proyectos/Ejercicio6/vivado_project.runs/impl_1/top_module_memoria.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug 27 21:21:30 2022...
