GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded
Accel-Sim [build accelsim-commit-e02c99dbadefc0b9dc95317100be2a446eec142c_modified_0.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   60 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   60 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                       1 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      20 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,1,1,4,0,0,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     N:64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    0 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        32 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1607.0:2962.0:1607.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-10240-numtimes-1/results/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,1 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  4,1 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                  4,1 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  4,1 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000000700 	high:11 low:8
addr_dec_mask[BK]    = 0000000000038080 	high:18 low:7
addr_dec_mask[ROW]   = 000000007ffc0000 	high:31 low:18
addr_dec_mask[COL]   = 000000000000787f 	high:15 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1607000000.000000:2962000000.000000:1607000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000062227753578:0.00000000033760972316:0.00000000062227753578:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: performance model initialization complete.
Processing kernel /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-10240-numtimes-1/results/traces/kernel-1.traceg
-kernel name = _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_
-kernel id = 1
-grid dim = (10,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 14
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fef22000000
-local mem base_addr = 0x00007fef20000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-10240-numtimes-1/results/traces/kernel-1.traceg
launching kernel name: _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_ uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 9,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 3529
gpu_sim_insn = 245760
gpu_ipc =      69.6401
gpu_tot_sim_cycle = 3529
gpu_tot_sim_insn = 245760
gpu_tot_ipc =      69.6401
gpu_tot_issued_cta = 10
gpu_occupancy = 36.5081% 
gpu_tot_occupancy = 36.5081% 
max_total_param_size = 0
gpu_stall_dramfull = 12177
gpu_stall_icnt2sh    = 67
partiton_level_parallism =       0.5497
partiton_level_parallism_total  =       0.5497
partiton_level_parallism_util =       3.1596
partiton_level_parallism_util_total  =       3.1596
L2_BW  =      52.1057 GB/Sec
L2_BW_total  =      52.1057 GB/Sec
gpu_total_sim_rate=245760

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3840
	L1I_total_cache_misses = 640
	L1I_total_cache_miss_rate = 0.1667
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3200
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 640
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 620
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3840

Total_core_cache_fail_stats:
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
26, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 
gpgpu_n_tot_thrd_icount = 245760
gpgpu_n_tot_w_icount = 7680
gpgpu_n_stall_shd_mem = 14353
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 1920
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 30720
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 960
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24218	W0_Idle:36973	W0_Scoreboard:237	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7680
single_issue_nums: WS0:3080	WS1:3060	
dual_issue_nums: WS0:380	WS1:390	
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 261120 {136:1920,}
traffic_breakdown_coretomem[INST_ACC_R] = 160 {8:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15360 {8:1920,}
traffic_breakdown_memtocore[INST_ACC_R] = 2720 {136:20,}
maxmflatency = 1833 
max_icnt2mem_latency = 438 
maxmrqlatency = 1312 
max_icnt2sh_latency = 7 
averagemflatency = 855 
avg_icnt2mem_latency = 40 
avg_mrq_latency = 292 
avg_icnt2sh_latency = 4 
mrq_lat_table:290 	1 	23 	99 	57 	210 	363 	777 	1433 	562 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	51 	279 	974 	616 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24 	1383 	250 	40 	58 	99 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1920 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       816       674      1056      1054      1070      1067      1248      1243      1360      1349      1325      1320      1387      1377      1458      1448 
dram[1]:      1004      1000      1017      1015      1030      1028      1195      1176      1247      1242      1318      1308      1352      1342      1423      1413 
dram[2]:      1010      1007      1024      1021      1037      1035      1151      1148      1164      1159      1236      1225      1298      1292      1269      1264 
dram[3]:      1017      1013      1030      1028      1044      1041      1155      1152      1170      1166      1227      1208      1335      1326      1345      1336 
dram[4]:      1023      1020      1037      1035      1051      1048      1186      1181      1196      1192      1277      1277      1377      1376      1357      1357 
dram[5]:      1030      1027      1044      1041      1056      1054      1193      1188      1202      1198      1254      1245      1430      1421      1458      1449 
dram[6]:      1069      1066      1082      1080      1096      1093      1207      1202      1234      1228      1222      1217      1307      1278      1259      1250 
dram[7]:      1037      1034      1051      1048      1063      1061      1183      1180      1196      1193      1190      1187      1398      1379      1203      1200 
average row accesses per activate:
dram[0]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[1]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[2]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[3]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[5]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[6]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[7]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
average row locality = 3842/130 = 29.553846
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram reads = 7688
bank skew: 68/32 = 2.12
chip skew: 968/960 = 1.01
number of total write accesses:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram writes = 7680
bank skew: 64/32 = 2.00
chip skew: 960/960 = 1.00
average mf latency per bank:
dram[0]:        107       106        95        95        90        93       138       142       131       134       147       150       140       143       102       106
dram[1]:        107       107       105       105        99       100       136       119       130       131       162       162       139       139       104       110
dram[2]:         90        91        82        86        79        79       114       114        93        95       126       126       117       117        74        73
dram[3]:        112       112        90        91        99       100       119       119       108       110       146       130       118       120        81        82
dram[4]:        103       104        85        86        74        76       104       105        96        95       114       115       118       119        83        84
dram[5]:        113       112        82        82        90        91       106       106        95        96       127       129       121       122        89        82
dram[6]:        103       104       110       109        80        81       118       118        90        90       114       114       117       101        77        76
dram[7]:         93        94        84        85        75        75       101       102        91        92       111       111       120       103        68        68
maximum mf latency per bank:
dram[0]:       1555      1565      1264      1273      1094      1103      1627      1661      1379      1387      1679      1689      1649      1696       978      1081
dram[1]:       1351      1360      1455      1463      1271      1282      1572      1428      1564      1579      1823      1833      1573      1507      1053      1273
dram[2]:       1133      1142      1059      1068       907       915      1344      1348      1112      1121      1500      1508      1246      1328       819       706
dram[3]:       1396      1403      1080      1088      1241      1249      1417      1424      1203      1210      1576      1497      1256      1301       879       887
dram[4]:       1329      1343      1160      1169       939       947      1269      1277      1169      1180      1193      1202      1335      1349       854       862
dram[5]:       1323      1333      1172      1181      1030      1038      1179      1187      1106      1114      1349      1412      1260      1202       958       807
dram[6]:       1287      1299      1547      1568       967      1129      1317      1325      1088      1097      1293      1304      1254      1106       799       807
dram[7]:       1074      1087      1140      1148       887       895      1056      1061      1090      1098      1185      1194      1255      1110       736       745
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6038 n_nop=4090 n_act=18 n_pre=2 n_ref_event=0 n_req=482 n_rd=8 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.6386
n_activity=4322 dram_eff=0.8922
bk0: 68a 2560i bk1: 68a 2545i bk2: 64a 2606i bk3: 64a 2876i bk4: 64a 3081i bk5: 64a 3033i bk6: 64a 2310i bk7: 64a 2358i bk8: 64a 2428i bk9: 64a 2401i bk10: 64a 2351i bk11: 64a 2335i bk12: 64a 2545i bk13: 64a 2513i bk14: 32a 4166i bk15: 32a 4120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962656
Row_Buffer_Locality_read = 0.991736
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.378778
Bank_Level_Parallism_Col = 12.409732
Bank_Level_Parallism_Ready = 6.826335
write_to_read_ratio_blp_rw_average = 0.478295
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.638622 
total_CMD = 6038 
util_bw = 3856 
Wasted_Col = 404 
Wasted_Row = 12 
Idle = 1766 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 2168 
RTWc_limit = 2140 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2168 
RTWc_limit_alone = 2140 

Commands details: 
total_CMD = 6038 
n_nop = 4090 
Read = 8 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 482 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1928 
Row_Bus_Util =  0.003312 
CoL_Bus_Util = 0.319311 
Either_Row_CoL_Bus_Util = 0.322623 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 39.937065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.9371
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6038 n_nop=4102 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.636
n_activity=4249 dram_eff=0.9037
bk0: 64a 2443i bk1: 64a 2428i bk2: 64a 2498i bk3: 64a 2446i bk4: 64a 2513i bk5: 64a 2468i bk6: 64a 2271i bk7: 64a 2403i bk8: 64a 2352i bk9: 64a 2335i bk10: 64a 2396i bk11: 64a 2372i bk12: 64a 2438i bk13: 64a 2413i bk14: 32a 4292i bk15: 32a 4172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.934875
Bank_Level_Parallism_Col = 12.931319
Bank_Level_Parallism_Ready = 7.090057
write_to_read_ratio_blp_rw_average = 0.487853
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.635972 
total_CMD = 6038 
util_bw = 3840 
Wasted_Col = 399 
Wasted_Row = 0 
Idle = 1799 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 30 
WTRc_limit = 2233 
RTWc_limit = 2240 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2233 
RTWc_limit_alone = 2240 

Commands details: 
total_CMD = 6038 
n_nop = 4102 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.002650 
CoL_Bus_Util = 0.317986 
Either_Row_CoL_Bus_Util = 0.320636 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 40.011429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.0114
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6038 n_nop=4103 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.636
n_activity=4223 dram_eff=0.9093
bk0: 64a 2368i bk1: 64a 2355i bk2: 64a 2383i bk3: 64a 2362i bk4: 64a 2376i bk5: 64a 2347i bk6: 64a 2243i bk7: 64a 2229i bk8: 64a 2247i bk9: 64a 2232i bk10: 64a 2272i bk11: 64a 2246i bk12: 64a 2363i bk13: 64a 2344i bk14: 32a 4292i bk15: 32a 4509i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.273742
Bank_Level_Parallism_Col = 13.270245
Bank_Level_Parallism_Ready = 7.260938
write_to_read_ratio_blp_rw_average = 0.483136
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.635972 
total_CMD = 6038 
util_bw = 3840 
Wasted_Col = 373 
Wasted_Row = 0 
Idle = 1825 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 35 
WTRc_limit = 2197 
RTWc_limit = 2205 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2197 
RTWc_limit_alone = 2205 

Commands details: 
total_CMD = 6038 
n_nop = 4103 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.002650 
CoL_Bus_Util = 0.317986 
Either_Row_CoL_Bus_Util = 0.320470 
Issued_on_Two_Bus_Simul_Util = 0.000166 
issued_two_Eff = 0.000517 
queue_avg = 39.585461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.5855
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6038 n_nop=4103 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.636
n_activity=4233 dram_eff=0.9072
bk0: 64a 2312i bk1: 64a 2297i bk2: 64a 2426i bk3: 64a 2389i bk4: 64a 2324i bk5: 64a 2313i bk6: 64a 2205i bk7: 64a 2192i bk8: 64a 2214i bk9: 64a 2199i bk10: 64a 2229i bk11: 64a 2304i bk12: 64a 2406i bk13: 64a 2381i bk14: 32a 4887i bk15: 32a 4785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.076267
Bank_Level_Parallism_Col = 13.072495
Bank_Level_Parallism_Ready = 7.075403
write_to_read_ratio_blp_rw_average = 0.477654
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.635972 
total_CMD = 6038 
util_bw = 3840 
Wasted_Col = 383 
Wasted_Row = 0 
Idle = 1815 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 42 
WTRc_limit = 2291 
RTWc_limit = 2149 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2291 
RTWc_limit_alone = 2149 

Commands details: 
total_CMD = 6038 
n_nop = 4103 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.002650 
CoL_Bus_Util = 0.317986 
Either_Row_CoL_Bus_Util = 0.320470 
Issued_on_Two_Bus_Simul_Util = 0.000166 
issued_two_Eff = 0.000517 
queue_avg = 39.515732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.5157
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6038 n_nop=4104 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.636
n_activity=4242 dram_eff=0.9052
bk0: 64a 2400i bk1: 64a 2387i bk2: 64a 2407i bk3: 64a 2396i bk4: 64a 2554i bk5: 64a 2577i bk6: 64a 2336i bk7: 64a 2320i bk8: 64a 2338i bk9: 64a 2363i bk10: 64a 2359i bk11: 64a 2351i bk12: 64a 2449i bk13: 64a 2456i bk14: 32a 4158i bk15: 32a 4135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.020562
Bank_Level_Parallism_Col = 13.014184
Bank_Level_Parallism_Ready = 7.127083
write_to_read_ratio_blp_rw_average = 0.486894
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.635972 
total_CMD = 6038 
util_bw = 3840 
Wasted_Col = 392 
Wasted_Row = 0 
Idle = 1806 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 24 
WTRc_limit = 2202 
RTWc_limit = 2221 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2202 
RTWc_limit_alone = 2221 

Commands details: 
total_CMD = 6038 
n_nop = 4104 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.002650 
CoL_Bus_Util = 0.317986 
Either_Row_CoL_Bus_Util = 0.320305 
Issued_on_Two_Bus_Simul_Util = 0.000331 
issued_two_Eff = 0.001034 
queue_avg = 39.880756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.8808
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6038 n_nop=4104 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.636
n_activity=4242 dram_eff=0.9052
bk0: 64a 2289i bk1: 64a 2275i bk2: 64a 2648i bk3: 64a 2772i bk4: 64a 2429i bk5: 64a 2418i bk6: 64a 2396i bk7: 64a 2340i bk8: 64a 2459i bk9: 64a 2381i bk10: 64a 2277i bk11: 64a 2285i bk12: 64a 2535i bk13: 64a 2511i bk14: 32a 3917i bk15: 32a 4474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.918932
Bank_Level_Parallism_Col = 12.915366
Bank_Level_Parallism_Ready = 7.055208
write_to_read_ratio_blp_rw_average = 0.479998
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.635972 
total_CMD = 6038 
util_bw = 3840 
Wasted_Col = 392 
Wasted_Row = 0 
Idle = 1806 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 23 
WTRc_limit = 2184 
RTWc_limit = 2150 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2184 
RTWc_limit_alone = 2150 

Commands details: 
total_CMD = 6038 
n_nop = 4104 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.002650 
CoL_Bus_Util = 0.317986 
Either_Row_CoL_Bus_Util = 0.320305 
Issued_on_Two_Bus_Simul_Util = 0.000331 
issued_two_Eff = 0.001034 
queue_avg = 39.697418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.6974
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents
MSHR: tag=0xf5537e00, atomic=0 1 entries : 0x559eb35ca3f0 :  mf: uid=  7675, sid07:w30, part=6, addr=0x7feef5537e00, load , size=128, unknown  status = IN_PARTITION_DRAM (3528), 

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6038 n_nop=4106 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=958 n_write=960 n_wr_bk=0 bw_util=0.6353
n_activity=4214 dram_eff=0.9103
bk0: 64a 2203i bk1: 64a 2190i bk2: 64a 2208i bk3: 64a 2325i bk4: 64a 2469i bk5: 64a 2439i bk6: 64a 2182i bk7: 64a 2167i bk8: 64a 2281i bk9: 64a 2246i bk10: 64a 2287i bk11: 64a 2261i bk12: 62a 2265i bk13: 64a 2314i bk14: 32a 4449i bk15: 32a 4509i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.356668
Bank_Level_Parallism_Col = 13.353905
Bank_Level_Parallism_Ready = 7.317518
write_to_read_ratio_blp_rw_average = 0.478746
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.635310 
total_CMD = 6038 
util_bw = 3836 
Wasted_Col = 378 
Wasted_Row = 0 
Idle = 1824 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 37 
WTRc_limit = 2287 
RTWc_limit = 2170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2287 
RTWc_limit_alone = 2170 

Commands details: 
total_CMD = 6038 
n_nop = 4106 
Read = 0 
Write = 960 
L2_Alloc = 958 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1918 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1918 
Row_Bus_Util =  0.002650 
CoL_Bus_Util = 0.317655 
Either_Row_CoL_Bus_Util = 0.319973 
Issued_on_Two_Bus_Simul_Util = 0.000331 
issued_two_Eff = 0.001035 
queue_avg = 39.664791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.6648
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6038 n_nop=4102 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.636
n_activity=4249 dram_eff=0.9037
bk0: 64a 2265i bk1: 64a 2252i bk2: 64a 2405i bk3: 64a 2433i bk4: 64a 2320i bk5: 64a 2300i bk6: 64a 2174i bk7: 64a 2225i bk8: 64a 2254i bk9: 64a 2232i bk10: 64a 2219i bk11: 64a 2205i bk12: 64a 2457i bk13: 64a 2629i bk14: 32a 4615i bk15: 32a 4533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.111609
Bank_Level_Parallism_Col = 13.107151
Bank_Level_Parallism_Ready = 7.260938
write_to_read_ratio_blp_rw_average = 0.486015
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.635972 
total_CMD = 6038 
util_bw = 3840 
Wasted_Col = 399 
Wasted_Row = 0 
Idle = 1799 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 32 
WTRc_limit = 2279 
RTWc_limit = 2141 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2279 
RTWc_limit_alone = 2141 

Commands details: 
total_CMD = 6038 
n_nop = 4102 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.002650 
CoL_Bus_Util = 0.317986 
Either_Row_CoL_Bus_Util = 0.320636 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 39.082973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.083

========= L2 cache stats =========
L2_cache_bank[0]: Access = 130, Miss = 121, Miss_rate = 0.931, Pending_hits = 9, Reservation_fails = 3
L2_cache_bank[1]: Access = 130, Miss = 121, Miss_rate = 0.931, Pending_hits = 9, Reservation_fails = 4
L2_cache_bank[2]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[3]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[4]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[8]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
L2_cache_bank[9]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9
L2_cache_bank[10]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[11]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[12]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[13]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[14]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1940
L2_total_cache_misses = 1922
L2_total_cache_miss_rate = 0.9907
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 33
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 33
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1920
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 33
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.136

icnt_total_pkts_mem_to_simt=2020
icnt_total_pkts_simt_to_mem=9620
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 30.0036
	minimum = 6
	maximum = 798
Network latency average = 23.4119
	minimum = 6
	maximum = 775
Slowest packet = 1212
Flit latency average = 26.9821
	minimum = 6
	maximum = 771
Slowest flit = 5589
Fragmentation average = 2.53196
	minimum = 0
	maximum = 746
Injected packet rate average = 0.011933
	minimum = 0 (at node 10)
	maximum = 0.0298324 (at node 0)
Accepted packet rate average = 0.011933
	minimum = 0 (at node 10)
	maximum = 0.0298324 (at node 0)
Injected flit rate average = 0.0357989
	minimum = 0 (at node 10)
	maximum = 0.147932 (at node 0)
Accepted flit rate average= 0.0357989
	minimum = 0 (at node 10)
	maximum = 0.0938029 (at node 20)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.0036 (1 samples)
	minimum = 6 (1 samples)
	maximum = 798 (1 samples)
Network latency average = 23.4119 (1 samples)
	minimum = 6 (1 samples)
	maximum = 775 (1 samples)
Flit latency average = 26.9821 (1 samples)
	minimum = 6 (1 samples)
	maximum = 771 (1 samples)
Fragmentation average = 2.53196 (1 samples)
	minimum = 0 (1 samples)
	maximum = 746 (1 samples)
Injected packet rate average = 0.011933 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0298324 (1 samples)
Accepted packet rate average = 0.011933 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0298324 (1 samples)
Injected flit rate average = 0.0357989 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.147932 (1 samples)
Accepted flit rate average = 0.0357989 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0938029 (1 samples)
Injected packet size average = 3 (1 samples)
Accepted packet size average = 3 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 245760 (inst/sec)
gpgpu_simulation_rate = 3529 (cycle/sec)
gpgpu_silicon_slowdown = 455369x
Processing kernel /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-10240-numtimes-1/results/traces/kernel-2.traceg
-kernel name = _Z11copy_kernelIdEvPKT_PS0_
-kernel id = 2
-grid dim = (10,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 6
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fef22000000
-local mem base_addr = 0x00007fef20000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-10240-numtimes-1/results/traces/kernel-2.traceg
launching kernel name: _Z11copy_kernelIdEvPKT_PS0_ uid: 2
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 9,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z11copy_kernelIdEvPKT_PS0_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 1103
gpu_sim_insn = 153600
gpu_ipc =     139.2566
gpu_tot_sim_cycle = 4632
gpu_tot_sim_insn = 399360
gpu_tot_ipc =      86.2176
gpu_tot_issued_cta = 20
gpu_occupancy = 44.2172% 
gpu_tot_occupancy = 38.2830% 
max_total_param_size = 0
gpu_stall_dramfull = 14789
gpu_stall_icnt2sh    = 6585
partiton_level_parallism =       1.1786
partiton_level_parallism_total  =       0.6995
partiton_level_parallism_util =       4.3624
partiton_level_parallism_util_total  =       3.5526
L2_BW  =     111.7128 GB/Sec
L2_BW_total  =      66.2997 GB/Sec
gpu_total_sim_rate=399360

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6400
	L1I_total_cache_misses = 1280
	L1I_total_cache_miss_rate = 0.2000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5120
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1240
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6400

Total_core_cache_fail_stats:
ctas_completed 20, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
26, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 
gpgpu_n_tot_thrd_icount = 399360
gpgpu_n_tot_w_icount = 12480
gpgpu_n_stall_shd_mem = 17078
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 640
gpgpu_n_mem_write_global = 2560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 10240
gpgpu_n_store_insn = 40960
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1600
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26645	W0_Idle:49977	W0_Scoreboard:905	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12480
single_issue_nums: WS0:5038	WS1:5012	
dual_issue_nums: WS0:601	WS1:614	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5120 {8:640,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 348160 {136:2560,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87040 {136:640,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 20480 {8:2560,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmflatency = 1833 
max_icnt2mem_latency = 438 
maxmrqlatency = 1312 
max_icnt2sh_latency = 70 
averagemflatency = 607 
avg_icnt2mem_latency = 30 
avg_mrq_latency = 292 
avg_icnt2sh_latency = 7 
mrq_lat_table:290 	1 	23 	99 	57 	210 	363 	777 	1433 	562 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1068 	542 	974 	616 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	392 	2116 	365 	99 	79 	103 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2567 	230 	322 	80 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	1 	4 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       816       674      1056      1054      1070      1067      1248      1243      1360      1349      1325      1320      1387      1377      1458      1448 
dram[1]:      1004      1000      1017      1015      1030      1028      1195      1176      1247      1242      1318      1308      1352      1342      1423      1413 
dram[2]:      1010      1007      1024      1021      1037      1035      1151      1148      1164      1159      1236      1225      1298      1292      1269      1264 
dram[3]:      1017      1013      1030      1028      1044      1041      1155      1152      1170      1166      1227      1208      1335      1326      1345      1336 
dram[4]:      1023      1020      1037      1035      1051      1048      1186      1181      1196      1192      1277      1277      1377      1376      1357      1357 
dram[5]:      1030      1027      1044      1041      1056      1054      1193      1188      1202      1198      1254      1245      1430      1421      1458      1449 
dram[6]:      1069      1066      1082      1080      1096      1093      1207      1202      1234      1228      1222      1217      1307      1278      1259      1250 
dram[7]:      1037      1034      1051      1048      1063      1061      1183      1180      1196      1193      1190      1187      1398      1379      1203      1200 
average row accesses per activate:
dram[0]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[1]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[2]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[3]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[5]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[6]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[7]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
average row locality = 3842/130 = 29.553846
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram reads = 7688
bank skew: 68/32 = 2.12
chip skew: 968/960 = 1.01
number of total write accesses:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram writes = 7680
bank skew: 64/32 = 2.00
chip skew: 960/960 = 1.00
average mf latency per bank:
dram[0]:        133       140       130       138       109       115       138       142       131       134       167       172       159       162       119       124
dram[1]:        139       130       142       130       118       114       136       119       130       131       184       180       157       157       121       128
dram[2]:        116       114       112       113        95        94       114       114        93        95       147       146       134       135        92        90
dram[3]:        136       137       117       117       113       114       119       119       108       110       164       149       135       138        98        99
dram[4]:        128       130       113       115        89        91       104       105        96        95       133       134       136       137       101       102
dram[5]:        139       139       110       111       105       107       106       106        95        96       145       147       139       140       107       100
dram[6]:        133       134       144       144        98        99       118       118        90        90       133       134       135       118        94        94
dram[7]:        123       125       118       120        94        94       101       102        91        92       131       131       137       121        85        86
maximum mf latency per bank:
dram[0]:       1555      1565      1264      1273      1094      1103      1627      1661      1379      1387      1679      1689      1649      1696       978      1081
dram[1]:       1351      1360      1455      1463      1271      1282      1572      1428      1564      1579      1823      1833      1573      1507      1053      1273
dram[2]:       1133      1142      1059      1068       907       915      1344      1348      1112      1121      1500      1508      1246      1328       819       706
dram[3]:       1396      1403      1080      1088      1241      1249      1417      1424      1203      1210      1576      1497      1256      1301       879       887
dram[4]:       1329      1343      1160      1169       939       947      1269      1277      1169      1180      1193      1202      1335      1349       854       862
dram[5]:       1323      1333      1172      1181      1030      1038      1179      1187      1106      1114      1349      1412      1260      1202       958       807
dram[6]:       1287      1299      1547      1568       967      1129      1317      1325      1088      1097      1293      1304      1254      1106       799       807
dram[7]:       1074      1087      1140      1148       887       895      1056      1061      1090      1098      1185      1194      1255      1110       736       745
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7925 n_nop=5977 n_act=18 n_pre=2 n_ref_event=0 n_req=482 n_rd=8 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.4866
n_activity=4322 dram_eff=0.8922
bk0: 68a 4447i bk1: 68a 4432i bk2: 64a 4493i bk3: 64a 4763i bk4: 64a 4968i bk5: 64a 4920i bk6: 64a 4197i bk7: 64a 4245i bk8: 64a 4315i bk9: 64a 4288i bk10: 64a 4238i bk11: 64a 4222i bk12: 64a 4432i bk13: 64a 4400i bk14: 32a 6053i bk15: 32a 6007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962656
Row_Buffer_Locality_read = 0.991736
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.378778
Bank_Level_Parallism_Col = 12.409732
Bank_Level_Parallism_Ready = 6.826335
write_to_read_ratio_blp_rw_average = 0.478295
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.486562 
total_CMD = 7925 
util_bw = 3856 
Wasted_Col = 404 
Wasted_Row = 12 
Idle = 3653 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 2168 
RTWc_limit = 2140 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2168 
RTWc_limit_alone = 2140 

Commands details: 
total_CMD = 7925 
n_nop = 5977 
Read = 8 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 482 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1928 
Row_Bus_Util =  0.002524 
CoL_Bus_Util = 0.243281 
Either_Row_CoL_Bus_Util = 0.245804 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 30.427761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.4278
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7925 n_nop=5989 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.4845
n_activity=4249 dram_eff=0.9037
bk0: 64a 4330i bk1: 64a 4315i bk2: 64a 4385i bk3: 64a 4333i bk4: 64a 4400i bk5: 64a 4355i bk6: 64a 4158i bk7: 64a 4290i bk8: 64a 4239i bk9: 64a 4222i bk10: 64a 4283i bk11: 64a 4259i bk12: 64a 4325i bk13: 64a 4300i bk14: 32a 6179i bk15: 32a 6059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.934875
Bank_Level_Parallism_Col = 12.931319
Bank_Level_Parallism_Ready = 7.090057
write_to_read_ratio_blp_rw_average = 0.487853
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.484543 
total_CMD = 7925 
util_bw = 3840 
Wasted_Col = 399 
Wasted_Row = 0 
Idle = 3686 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 30 
WTRc_limit = 2233 
RTWc_limit = 2240 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2233 
RTWc_limit_alone = 2240 

Commands details: 
total_CMD = 7925 
n_nop = 5989 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.002019 
CoL_Bus_Util = 0.242271 
Either_Row_CoL_Bus_Util = 0.244290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 30.484417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.4844
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7925 n_nop=5990 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.4845
n_activity=4223 dram_eff=0.9093
bk0: 64a 4255i bk1: 64a 4242i bk2: 64a 4270i bk3: 64a 4249i bk4: 64a 4263i bk5: 64a 4234i bk6: 64a 4130i bk7: 64a 4116i bk8: 64a 4134i bk9: 64a 4119i bk10: 64a 4159i bk11: 64a 4133i bk12: 64a 4250i bk13: 64a 4231i bk14: 32a 6179i bk15: 32a 6396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.273742
Bank_Level_Parallism_Col = 13.270245
Bank_Level_Parallism_Ready = 7.260938
write_to_read_ratio_blp_rw_average = 0.483136
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.484543 
total_CMD = 7925 
util_bw = 3840 
Wasted_Col = 373 
Wasted_Row = 0 
Idle = 3712 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 35 
WTRc_limit = 2197 
RTWc_limit = 2205 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2197 
RTWc_limit_alone = 2205 

Commands details: 
total_CMD = 7925 
n_nop = 5990 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.002019 
CoL_Bus_Util = 0.242271 
Either_Row_CoL_Bus_Util = 0.244164 
Issued_on_Two_Bus_Simul_Util = 0.000126 
issued_two_Eff = 0.000517 
queue_avg = 30.159874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.1599
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7925 n_nop=5990 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.4845
n_activity=4233 dram_eff=0.9072
bk0: 64a 4199i bk1: 64a 4184i bk2: 64a 4313i bk3: 64a 4276i bk4: 64a 4211i bk5: 64a 4200i bk6: 64a 4092i bk7: 64a 4079i bk8: 64a 4101i bk9: 64a 4086i bk10: 64a 4116i bk11: 64a 4191i bk12: 64a 4293i bk13: 64a 4268i bk14: 32a 6774i bk15: 32a 6672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.076267
Bank_Level_Parallism_Col = 13.072495
Bank_Level_Parallism_Ready = 7.075403
write_to_read_ratio_blp_rw_average = 0.477654
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.484543 
total_CMD = 7925 
util_bw = 3840 
Wasted_Col = 383 
Wasted_Row = 0 
Idle = 3702 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 42 
WTRc_limit = 2291 
RTWc_limit = 2149 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2291 
RTWc_limit_alone = 2149 

Commands details: 
total_CMD = 7925 
n_nop = 5990 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.002019 
CoL_Bus_Util = 0.242271 
Either_Row_CoL_Bus_Util = 0.244164 
Issued_on_Two_Bus_Simul_Util = 0.000126 
issued_two_Eff = 0.000517 
queue_avg = 30.106750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.1068
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7925 n_nop=5991 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.4845
n_activity=4242 dram_eff=0.9052
bk0: 64a 4287i bk1: 64a 4274i bk2: 64a 4294i bk3: 64a 4283i bk4: 64a 4441i bk5: 64a 4464i bk6: 64a 4223i bk7: 64a 4207i bk8: 64a 4225i bk9: 64a 4250i bk10: 64a 4246i bk11: 64a 4238i bk12: 64a 4336i bk13: 64a 4343i bk14: 32a 6045i bk15: 32a 6022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.020562
Bank_Level_Parallism_Col = 13.014184
Bank_Level_Parallism_Ready = 7.127083
write_to_read_ratio_blp_rw_average = 0.486894
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.484543 
total_CMD = 7925 
util_bw = 3840 
Wasted_Col = 392 
Wasted_Row = 0 
Idle = 3693 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 24 
WTRc_limit = 2202 
RTWc_limit = 2221 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2202 
RTWc_limit_alone = 2221 

Commands details: 
total_CMD = 7925 
n_nop = 5991 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.002019 
CoL_Bus_Util = 0.242271 
Either_Row_CoL_Bus_Util = 0.244038 
Issued_on_Two_Bus_Simul_Util = 0.000252 
issued_two_Eff = 0.001034 
queue_avg = 30.384857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.3849
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7925 n_nop=5991 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.4845
n_activity=4242 dram_eff=0.9052
bk0: 64a 4176i bk1: 64a 4162i bk2: 64a 4535i bk3: 64a 4659i bk4: 64a 4316i bk5: 64a 4305i bk6: 64a 4283i bk7: 64a 4227i bk8: 64a 4346i bk9: 64a 4268i bk10: 64a 4164i bk11: 64a 4172i bk12: 64a 4422i bk13: 64a 4398i bk14: 32a 5804i bk15: 32a 6361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.918932
Bank_Level_Parallism_Col = 12.915366
Bank_Level_Parallism_Ready = 7.055208
write_to_read_ratio_blp_rw_average = 0.479998
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.484543 
total_CMD = 7925 
util_bw = 3840 
Wasted_Col = 392 
Wasted_Row = 0 
Idle = 3693 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 23 
WTRc_limit = 2184 
RTWc_limit = 2150 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2184 
RTWc_limit_alone = 2150 

Commands details: 
total_CMD = 7925 
n_nop = 5991 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.002019 
CoL_Bus_Util = 0.242271 
Either_Row_CoL_Bus_Util = 0.244038 
Issued_on_Two_Bus_Simul_Util = 0.000252 
issued_two_Eff = 0.001034 
queue_avg = 30.245174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.2452
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7925 n_nop=5991 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.4845
n_activity=4228 dram_eff=0.9082
bk0: 64a 4090i bk1: 64a 4077i bk2: 64a 4095i bk3: 64a 4212i bk4: 64a 4356i bk5: 64a 4326i bk6: 64a 4069i bk7: 64a 4054i bk8: 64a 4168i bk9: 64a 4133i bk10: 64a 4174i bk11: 64a 4148i bk12: 64a 4150i bk13: 64a 4201i bk14: 32a 6336i bk15: 32a 6396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.347878
Bank_Level_Parallism_Col = 13.345114
Bank_Level_Parallism_Ready = 7.310937
write_to_read_ratio_blp_rw_average = 0.478406
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.484543 
total_CMD = 7925 
util_bw = 3840 
Wasted_Col = 378 
Wasted_Row = 0 
Idle = 3707 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 37 
WTRc_limit = 2287 
RTWc_limit = 2170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2287 
RTWc_limit_alone = 2170 

Commands details: 
total_CMD = 7925 
n_nop = 5991 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.002019 
CoL_Bus_Util = 0.242271 
Either_Row_CoL_Bus_Util = 0.244038 
Issued_on_Two_Bus_Simul_Util = 0.000252 
issued_two_Eff = 0.001034 
queue_avg = 30.220316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.2203
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7925 n_nop=5989 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.4845
n_activity=4249 dram_eff=0.9037
bk0: 64a 4152i bk1: 64a 4139i bk2: 64a 4292i bk3: 64a 4320i bk4: 64a 4207i bk5: 64a 4187i bk6: 64a 4061i bk7: 64a 4112i bk8: 64a 4141i bk9: 64a 4119i bk10: 64a 4106i bk11: 64a 4092i bk12: 64a 4344i bk13: 64a 4516i bk14: 32a 6502i bk15: 32a 6420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.111609
Bank_Level_Parallism_Col = 13.107151
Bank_Level_Parallism_Ready = 7.260938
write_to_read_ratio_blp_rw_average = 0.486015
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.484543 
total_CMD = 7925 
util_bw = 3840 
Wasted_Col = 399 
Wasted_Row = 0 
Idle = 3686 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 32 
WTRc_limit = 2279 
RTWc_limit = 2141 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2279 
RTWc_limit_alone = 2141 

Commands details: 
total_CMD = 7925 
n_nop = 5989 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.002019 
CoL_Bus_Util = 0.242271 
Either_Row_CoL_Bus_Util = 0.244290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 29.777035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.777

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220, Miss = 121, Miss_rate = 0.550, Pending_hits = 9, Reservation_fails = 3
L2_cache_bank[1]: Access = 220, Miss = 121, Miss_rate = 0.550, Pending_hits = 9, Reservation_fails = 4
L2_cache_bank[2]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[3]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[4]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[8]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 6
L2_cache_bank[9]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 9
L2_cache_bank[10]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[11]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[12]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[13]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[14]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3240
L2_total_cache_misses = 1922
L2_total_cache_miss_rate = 0.5932
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 33
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 640
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 640
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 33
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 640
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2560
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 33
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.104

icnt_total_pkts_mem_to_simt=5960
icnt_total_pkts_simt_to_mem=13480
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.4741
	minimum = 6
	maximum = 798
Network latency average = 20.6968
	minimum = 6
	maximum = 775
Slowest packet = 1212
Flit latency average = 22.6728
	minimum = 6
	maximum = 771
Slowest flit = 5589
Fragmentation average = 1.60046
	minimum = 0
	maximum = 746
Injected packet rate average = 0.0151828
	minimum = 0 (at node 36)
	maximum = 0.0257732 (at node 20)
Accepted packet rate average = 0.0151828
	minimum = 0 (at node 36)
	maximum = 0.0257732 (at node 20)
Injected flit rate average = 0.0455483
	minimum = 0 (at node 36)
	maximum = 0.112699 (at node 0)
Accepted flit rate average= 0.0455483
	minimum = 0 (at node 36)
	maximum = 0.10075 (at node 20)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.2388 (2 samples)
	minimum = 6 (2 samples)
	maximum = 798 (2 samples)
Network latency average = 22.0543 (2 samples)
	minimum = 6 (2 samples)
	maximum = 775 (2 samples)
Flit latency average = 24.8275 (2 samples)
	minimum = 6 (2 samples)
	maximum = 771 (2 samples)
Fragmentation average = 2.06621 (2 samples)
	minimum = 0 (2 samples)
	maximum = 746 (2 samples)
Injected packet rate average = 0.0135579 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0278028 (2 samples)
Accepted packet rate average = 0.0135579 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0278028 (2 samples)
Injected flit rate average = 0.0406736 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.130315 (2 samples)
Accepted flit rate average = 0.0406736 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0972763 (2 samples)
Injected packet size average = 3 (2 samples)
Accepted packet size average = 3 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 399360 (inst/sec)
gpgpu_simulation_rate = 4632 (cycle/sec)
gpgpu_silicon_slowdown = 346934x
Processing kernel /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-10240-numtimes-1/results/traces/kernel-3.traceg
-kernel name = _Z10mul_kernelIdEvPT_PKS0_
-kernel id = 3
-grid dim = (10,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fef22000000
-local mem base_addr = 0x00007fef20000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-10240-numtimes-1/results/traces/kernel-3.traceg
launching kernel name: _Z10mul_kernelIdEvPT_PKS0_ uid: 3
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 9,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z10mul_kernelIdEvPT_PKS0_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 860
gpu_sim_insn = 163840
gpu_ipc =     190.5116
gpu_tot_sim_cycle = 5492
gpu_tot_sim_insn = 563200
gpu_tot_ipc =     102.5492
gpu_tot_issued_cta = 30
gpu_occupancy = 42.9403% 
gpu_tot_occupancy = 39.0087% 
max_total_param_size = 0
gpu_stall_dramfull = 17305
gpu_stall_icnt2sh    = 12062
partiton_level_parallism =       1.4884
partiton_level_parallism_total  =       0.8230
partiton_level_parallism_util =       5.0000
partiton_level_parallism_util_total  =       3.8699
L2_BW  =     141.0739 GB/Sec
L2_BW_total  =      78.0087 GB/Sec
gpu_total_sim_rate=563200

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8960
	L1I_total_cache_misses = 1280
	L1I_total_cache_miss_rate = 0.1429
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7680
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1240
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8960

Total_core_cache_fail_stats:
ctas_completed 30, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
44, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 
gpgpu_n_tot_thrd_icount = 563200
gpgpu_n_tot_w_icount = 17600
gpgpu_n_stall_shd_mem = 20516
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1280
gpgpu_n_mem_write_global = 3200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 20480
gpgpu_n_store_insn = 51200
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2240
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:28994	W0_Idle:54373	W0_Scoreboard:6080	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17600
single_issue_nums: WS0:6958	WS1:6932	
dual_issue_nums: WS0:921	WS1:934	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10240 {8:1280,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 435200 {136:3200,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 174080 {136:1280,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 25600 {8:3200,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmflatency = 1833 
max_icnt2mem_latency = 438 
maxmrqlatency = 1312 
max_icnt2sh_latency = 70 
averagemflatency = 539 
avg_icnt2mem_latency = 32 
avg_mrq_latency = 292 
avg_icnt2sh_latency = 10 
mrq_lat_table:290 	1 	23 	99 	57 	210 	363 	777 	1433 	562 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2125 	765 	974 	616 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	463 	2952 	614 	138 	153 	114 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3218 	515 	593 	153 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	1 	4 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       816       674      1056      1054      1070      1067      1248      1243      1360      1349      1325      1320      1387      1377      1458      1448 
dram[1]:      1004      1000      1017      1015      1030      1028      1195      1176      1247      1242      1318      1308      1352      1342      1423      1413 
dram[2]:      1010      1007      1024      1021      1037      1035      1151      1148      1164      1159      1236      1225      1298      1292      1269      1264 
dram[3]:      1017      1013      1030      1028      1044      1041      1155      1152      1170      1166      1227      1208      1335      1326      1345      1336 
dram[4]:      1023      1020      1037      1035      1051      1048      1186      1181      1196      1192      1277      1277      1377      1376      1357      1357 
dram[5]:      1030      1027      1044      1041      1056      1054      1193      1188      1202      1198      1254      1245      1430      1421      1458      1449 
dram[6]:      1069      1066      1082      1080      1096      1093      1207      1202      1234      1228      1222      1217      1307      1278      1259      1250 
dram[7]:      1037      1034      1051      1048      1063      1061      1183      1180      1196      1193      1190      1187      1398      1379      1203      1200 
average row accesses per activate:
dram[0]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[1]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[2]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[3]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[5]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[6]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[7]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
average row locality = 3842/130 = 29.553846
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram reads = 7688
bank skew: 68/32 = 2.12
chip skew: 968/960 = 1.01
number of total write accesses:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram writes = 7680
bank skew: 64/32 = 2.00
chip skew: 960/960 = 1.00
average mf latency per bank:
dram[0]:        133       140       130       138       118       124       159       161       150       152       204       197       193       186       155       148
dram[1]:        139       130       142       130       129       124       158       141       151       152       212       209       183       184       149       156
dram[2]:        116       114       112       113       104       104       135       135       113       117       173       173       159       160       117       116
dram[3]:        136       137       117       117       122       123       138       139       125       128       193       179       163       166       128       129
dram[4]:        128       130       113       115        97       100       124       126       114       114       162       164       162       164       127       129
dram[5]:        139       139       110       111       114       117       126       128       114       114       173       176       166       167       135       128
dram[6]:        133       134       144       144       107       108       138       138       109       110       164       165       164       148       123       123
dram[7]:        123       125       118       120       103       103       121       122       109       111       165       166       170       154       118       119
maximum mf latency per bank:
dram[0]:       1555      1565      1264      1273      1094      1103      1627      1661      1379      1387      1679      1689      1649      1696       978      1081
dram[1]:       1351      1360      1455      1463      1271      1282      1572      1428      1564      1579      1823      1833      1573      1507      1053      1273
dram[2]:       1133      1142      1059      1068       907       915      1344      1348      1112      1121      1500      1508      1246      1328       819       706
dram[3]:       1396      1403      1080      1088      1241      1249      1417      1424      1203      1210      1576      1497      1256      1301       879       887
dram[4]:       1329      1343      1160      1169       939       947      1269      1277      1169      1180      1193      1202      1335      1349       854       862
dram[5]:       1323      1333      1172      1181      1030      1038      1179      1187      1106      1114      1349      1412      1260      1202       958       807
dram[6]:       1287      1299      1547      1568       967      1129      1317      1325      1088      1097      1293      1304      1254      1106       799       807
dram[7]:       1074      1087      1140      1148       887       895      1056      1061      1090      1098      1185      1194      1255      1110       736       745
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9397 n_nop=7449 n_act=18 n_pre=2 n_ref_event=0 n_req=482 n_rd=8 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.4103
n_activity=4322 dram_eff=0.8922
bk0: 68a 5919i bk1: 68a 5904i bk2: 64a 5965i bk3: 64a 6235i bk4: 64a 6440i bk5: 64a 6392i bk6: 64a 5669i bk7: 64a 5717i bk8: 64a 5787i bk9: 64a 5760i bk10: 64a 5710i bk11: 64a 5694i bk12: 64a 5904i bk13: 64a 5872i bk14: 32a 7525i bk15: 32a 7479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962656
Row_Buffer_Locality_read = 0.991736
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.378778
Bank_Level_Parallism_Col = 12.409732
Bank_Level_Parallism_Ready = 6.826335
write_to_read_ratio_blp_rw_average = 0.478295
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.410344 
total_CMD = 9397 
util_bw = 3856 
Wasted_Col = 404 
Wasted_Row = 12 
Idle = 5125 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 2168 
RTWc_limit = 2140 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2168 
RTWc_limit_alone = 2140 

Commands details: 
total_CMD = 9397 
n_nop = 7449 
Read = 8 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 482 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1928 
Row_Bus_Util =  0.002128 
CoL_Bus_Util = 0.205172 
Either_Row_CoL_Bus_Util = 0.207300 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 25.661381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6614
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9397 n_nop=7461 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.4086
n_activity=4249 dram_eff=0.9037
bk0: 64a 5802i bk1: 64a 5787i bk2: 64a 5857i bk3: 64a 5805i bk4: 64a 5872i bk5: 64a 5827i bk6: 64a 5630i bk7: 64a 5762i bk8: 64a 5711i bk9: 64a 5694i bk10: 64a 5755i bk11: 64a 5731i bk12: 64a 5797i bk13: 64a 5772i bk14: 32a 7651i bk15: 32a 7531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.934875
Bank_Level_Parallism_Col = 12.931319
Bank_Level_Parallism_Ready = 7.090057
write_to_read_ratio_blp_rw_average = 0.487853
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.408641 
total_CMD = 9397 
util_bw = 3840 
Wasted_Col = 399 
Wasted_Row = 0 
Idle = 5158 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 30 
WTRc_limit = 2233 
RTWc_limit = 2240 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2233 
RTWc_limit_alone = 2240 

Commands details: 
total_CMD = 9397 
n_nop = 7461 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001703 
CoL_Bus_Util = 0.204321 
Either_Row_CoL_Bus_Util = 0.206023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 25.709162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.7092
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9397 n_nop=7462 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.4086
n_activity=4223 dram_eff=0.9093
bk0: 64a 5727i bk1: 64a 5714i bk2: 64a 5742i bk3: 64a 5721i bk4: 64a 5735i bk5: 64a 5706i bk6: 64a 5602i bk7: 64a 5588i bk8: 64a 5606i bk9: 64a 5591i bk10: 64a 5631i bk11: 64a 5605i bk12: 64a 5722i bk13: 64a 5703i bk14: 32a 7651i bk15: 32a 7868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.273742
Bank_Level_Parallism_Col = 13.270245
Bank_Level_Parallism_Ready = 7.260938
write_to_read_ratio_blp_rw_average = 0.483136
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.408641 
total_CMD = 9397 
util_bw = 3840 
Wasted_Col = 373 
Wasted_Row = 0 
Idle = 5184 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 35 
WTRc_limit = 2197 
RTWc_limit = 2205 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2197 
RTWc_limit_alone = 2205 

Commands details: 
total_CMD = 9397 
n_nop = 7462 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001703 
CoL_Bus_Util = 0.204321 
Either_Row_CoL_Bus_Util = 0.205917 
Issued_on_Two_Bus_Simul_Util = 0.000106 
issued_two_Eff = 0.000517 
queue_avg = 25.435457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.4355
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9397 n_nop=7462 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.4086
n_activity=4233 dram_eff=0.9072
bk0: 64a 5671i bk1: 64a 5656i bk2: 64a 5785i bk3: 64a 5748i bk4: 64a 5683i bk5: 64a 5672i bk6: 64a 5564i bk7: 64a 5551i bk8: 64a 5573i bk9: 64a 5558i bk10: 64a 5588i bk11: 64a 5663i bk12: 64a 5765i bk13: 64a 5740i bk14: 32a 8246i bk15: 32a 8144i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.076267
Bank_Level_Parallism_Col = 13.072495
Bank_Level_Parallism_Ready = 7.075403
write_to_read_ratio_blp_rw_average = 0.477654
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.408641 
total_CMD = 9397 
util_bw = 3840 
Wasted_Col = 383 
Wasted_Row = 0 
Idle = 5174 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 42 
WTRc_limit = 2291 
RTWc_limit = 2149 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2291 
RTWc_limit_alone = 2149 

Commands details: 
total_CMD = 9397 
n_nop = 7462 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001703 
CoL_Bus_Util = 0.204321 
Either_Row_CoL_Bus_Util = 0.205917 
Issued_on_Two_Bus_Simul_Util = 0.000106 
issued_two_Eff = 0.000517 
queue_avg = 25.390657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.3907
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9397 n_nop=7463 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.4086
n_activity=4242 dram_eff=0.9052
bk0: 64a 5759i bk1: 64a 5746i bk2: 64a 5766i bk3: 64a 5755i bk4: 64a 5913i bk5: 64a 5936i bk6: 64a 5695i bk7: 64a 5679i bk8: 64a 5697i bk9: 64a 5722i bk10: 64a 5718i bk11: 64a 5710i bk12: 64a 5808i bk13: 64a 5815i bk14: 32a 7517i bk15: 32a 7494i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.020562
Bank_Level_Parallism_Col = 13.014184
Bank_Level_Parallism_Ready = 7.127083
write_to_read_ratio_blp_rw_average = 0.486894
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.408641 
total_CMD = 9397 
util_bw = 3840 
Wasted_Col = 392 
Wasted_Row = 0 
Idle = 5165 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 24 
WTRc_limit = 2202 
RTWc_limit = 2221 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2202 
RTWc_limit_alone = 2221 

Commands details: 
total_CMD = 9397 
n_nop = 7463 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001703 
CoL_Bus_Util = 0.204321 
Either_Row_CoL_Bus_Util = 0.205810 
Issued_on_Two_Bus_Simul_Util = 0.000213 
issued_two_Eff = 0.001034 
queue_avg = 25.625200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6252
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9397 n_nop=7463 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.4086
n_activity=4242 dram_eff=0.9052
bk0: 64a 5648i bk1: 64a 5634i bk2: 64a 6007i bk3: 64a 6131i bk4: 64a 5788i bk5: 64a 5777i bk6: 64a 5755i bk7: 64a 5699i bk8: 64a 5818i bk9: 64a 5740i bk10: 64a 5636i bk11: 64a 5644i bk12: 64a 5894i bk13: 64a 5870i bk14: 32a 7276i bk15: 32a 7833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.918932
Bank_Level_Parallism_Col = 12.915366
Bank_Level_Parallism_Ready = 7.055208
write_to_read_ratio_blp_rw_average = 0.479998
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.408641 
total_CMD = 9397 
util_bw = 3840 
Wasted_Col = 392 
Wasted_Row = 0 
Idle = 5165 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 23 
WTRc_limit = 2184 
RTWc_limit = 2150 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2184 
RTWc_limit_alone = 2150 

Commands details: 
total_CMD = 9397 
n_nop = 7463 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001703 
CoL_Bus_Util = 0.204321 
Either_Row_CoL_Bus_Util = 0.205810 
Issued_on_Two_Bus_Simul_Util = 0.000213 
issued_two_Eff = 0.001034 
queue_avg = 25.507397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.5074
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9397 n_nop=7463 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.4086
n_activity=4228 dram_eff=0.9082
bk0: 64a 5562i bk1: 64a 5549i bk2: 64a 5567i bk3: 64a 5684i bk4: 64a 5828i bk5: 64a 5798i bk6: 64a 5541i bk7: 64a 5526i bk8: 64a 5640i bk9: 64a 5605i bk10: 64a 5646i bk11: 64a 5620i bk12: 64a 5622i bk13: 64a 5673i bk14: 32a 7808i bk15: 32a 7868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.347878
Bank_Level_Parallism_Col = 13.345114
Bank_Level_Parallism_Ready = 7.310937
write_to_read_ratio_blp_rw_average = 0.478406
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.408641 
total_CMD = 9397 
util_bw = 3840 
Wasted_Col = 378 
Wasted_Row = 0 
Idle = 5179 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 37 
WTRc_limit = 2287 
RTWc_limit = 2170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2287 
RTWc_limit_alone = 2170 

Commands details: 
total_CMD = 9397 
n_nop = 7463 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001703 
CoL_Bus_Util = 0.204321 
Either_Row_CoL_Bus_Util = 0.205810 
Issued_on_Two_Bus_Simul_Util = 0.000213 
issued_two_Eff = 0.001034 
queue_avg = 25.486431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.4864
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9397 n_nop=7461 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.4086
n_activity=4249 dram_eff=0.9037
bk0: 64a 5624i bk1: 64a 5611i bk2: 64a 5764i bk3: 64a 5792i bk4: 64a 5679i bk5: 64a 5659i bk6: 64a 5533i bk7: 64a 5584i bk8: 64a 5613i bk9: 64a 5591i bk10: 64a 5578i bk11: 64a 5564i bk12: 64a 5816i bk13: 64a 5988i bk14: 32a 7974i bk15: 32a 7892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.111609
Bank_Level_Parallism_Col = 13.107151
Bank_Level_Parallism_Ready = 7.260938
write_to_read_ratio_blp_rw_average = 0.486015
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.408641 
total_CMD = 9397 
util_bw = 3840 
Wasted_Col = 399 
Wasted_Row = 0 
Idle = 5158 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 32 
WTRc_limit = 2279 
RTWc_limit = 2141 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2279 
RTWc_limit_alone = 2141 

Commands details: 
total_CMD = 9397 
n_nop = 7461 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001703 
CoL_Bus_Util = 0.204321 
Either_Row_CoL_Bus_Util = 0.206023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 25.112589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.1126

========= L2 cache stats =========
L2_cache_bank[0]: Access = 300, Miss = 121, Miss_rate = 0.403, Pending_hits = 9, Reservation_fails = 3
L2_cache_bank[1]: Access = 300, Miss = 121, Miss_rate = 0.403, Pending_hits = 9, Reservation_fails = 4
L2_cache_bank[2]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[3]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[4]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[8]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 6
L2_cache_bank[9]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 9
L2_cache_bank[10]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[11]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[12]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[13]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[14]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4520
L2_total_cache_misses = 1922
L2_total_cache_miss_rate = 0.4252
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 33
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 33
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 33
L2_cache_data_port_util = 0.117
L2_cache_fill_port_util = 0.087

icnt_total_pkts_mem_to_simt=9800
icnt_total_pkts_simt_to_mem=17320
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.0252
	minimum = 6
	maximum = 798
Network latency average = 20.2543
	minimum = 6
	maximum = 775
Slowest packet = 1212
Flit latency average = 21.415
	minimum = 6
	maximum = 771
Slowest flit = 5589
Fragmentation average = 1.28993
	minimum = 0
	maximum = 746
Injected packet rate average = 0.0178638
	minimum = 0 (at node 36)
	maximum = 0.031815 (at node 0)
Accepted packet rate average = 0.0178638
	minimum = 0 (at node 36)
	maximum = 0.031815 (at node 0)
Injected flit rate average = 0.0535915
	minimum = 0 (at node 36)
	maximum = 0.132991 (at node 0)
Accepted flit rate average= 0.0535915
	minimum = 0 (at node 36)
	maximum = 0.108685 (at node 20)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.501 (3 samples)
	minimum = 6 (3 samples)
	maximum = 798 (3 samples)
Network latency average = 21.4543 (3 samples)
	minimum = 6 (3 samples)
	maximum = 775 (3 samples)
Flit latency average = 23.69 (3 samples)
	minimum = 6 (3 samples)
	maximum = 771 (3 samples)
Fragmentation average = 1.80745 (3 samples)
	minimum = 0 (3 samples)
	maximum = 746 (3 samples)
Injected packet rate average = 0.0149932 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0291402 (3 samples)
Accepted packet rate average = 0.0149932 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0291402 (3 samples)
Injected flit rate average = 0.0449796 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.131207 (3 samples)
Accepted flit rate average = 0.0449796 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.101079 (3 samples)
Injected packet size average = 3 (3 samples)
Accepted packet size average = 3 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 563200 (inst/sec)
gpgpu_simulation_rate = 5492 (cycle/sec)
gpgpu_silicon_slowdown = 292607x
Processing kernel /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-10240-numtimes-1/results/traces/kernel-4.traceg
-kernel name = _Z10add_kernelIdEvPKT_S2_PS0_
-kernel id = 4
-grid dim = (10,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fef22000000
-local mem base_addr = 0x00007fef20000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-10240-numtimes-1/results/traces/kernel-4.traceg
launching kernel name: _Z10add_kernelIdEvPKT_S2_PS0_ uid: 4
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 9,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z10add_kernelIdEvPKT_S2_PS0_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 1155
gpu_sim_insn = 194560
gpu_ipc =     168.4502
gpu_tot_sim_cycle = 6647
gpu_tot_sim_insn = 757760
gpu_tot_ipc =     114.0003
gpu_tot_issued_cta = 40
gpu_occupancy = 43.4313% 
gpu_tot_occupancy = 39.7743% 
max_total_param_size = 0
gpu_stall_dramfull = 23766
gpu_stall_icnt2sh    = 23672
partiton_level_parallism =       1.6623
partiton_level_parallism_total  =       0.9689
partiton_level_parallism_util =       4.0851
partiton_level_parallism_util_total  =       3.9316
L2_BW  =     157.5630 GB/Sec
L2_BW_total  =      91.8322 GB/Sec
gpu_total_sim_rate=378880

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12160
	L1I_total_cache_misses = 1280
	L1I_total_cache_miss_rate = 0.1053
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10880
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1240
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12160

Total_core_cache_fail_stats:
ctas_completed 40, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
44, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 
gpgpu_n_tot_thrd_icount = 757760
gpgpu_n_tot_w_icount = 23680
gpgpu_n_stall_shd_mem = 25685
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2560
gpgpu_n_mem_write_global = 3840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 40960
gpgpu_n_store_insn = 61440
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3200
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31043	W0_Idle:59212	W0_Scoreboard:15383	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:23680
single_issue_nums: WS0:9732	WS1:9760	
dual_issue_nums: WS0:1054	WS1:1040	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20480 {8:2560,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 522240 {136:3840,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 348160 {136:2560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30720 {8:3840,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmflatency = 1833 
max_icnt2mem_latency = 483 
maxmrqlatency = 1312 
max_icnt2sh_latency = 71 
averagemflatency = 429 
avg_icnt2mem_latency = 34 
avg_mrq_latency = 292 
avg_icnt2sh_latency = 11 
mrq_lat_table:290 	1 	23 	99 	57 	210 	363 	777 	1433 	562 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3125 	1591 	1068 	616 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	644 	3723 	1233 	238 	203 	145 	254 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3749 	982 	1341 	325 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	2 	4 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       816       674      1056      1054      1070      1067      1248      1243      1360      1349      1325      1320      1387      1377      1458      1448 
dram[1]:      1004      1000      1017      1015      1030      1028      1195      1176      1247      1242      1318      1308      1352      1342      1423      1413 
dram[2]:      1010      1007      1024      1021      1037      1035      1151      1148      1164      1159      1236      1225      1298      1292      1269      1264 
dram[3]:      1017      1013      1030      1028      1044      1041      1155      1152      1170      1166      1227      1208      1335      1326      1345      1336 
dram[4]:      1023      1020      1037      1035      1051      1048      1186      1181      1196      1192      1277      1277      1377      1376      1357      1357 
dram[5]:      1030      1027      1044      1041      1056      1054      1193      1188      1202      1198      1254      1245      1430      1421      1458      1449 
dram[6]:      1069      1066      1082      1080      1096      1093      1207      1202      1234      1228      1222      1217      1307      1278      1259      1250 
dram[7]:      1037      1034      1051      1048      1063      1061      1183      1180      1196      1193      1190      1187      1398      1379      1203      1200 
average row accesses per activate:
dram[0]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[1]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[2]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[3]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[5]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[6]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[7]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
average row locality = 3842/130 = 29.553846
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram reads = 7688
bank skew: 68/32 = 2.12
chip skew: 968/960 = 1.01
number of total write accesses:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram writes = 7680
bank skew: 64/32 = 2.00
chip skew: 960/960 = 1.00
average mf latency per bank:
dram[0]:        175       171       169       167       171       165       219       207       210       199       222       215       212       204       173       165
dram[1]:        167       159       175       165       169       165       211       195       209       211       233       232       205       207       169       177
dram[2]:        153       151       143       145       148       148       182       183       160       164       192       193       178       181       135       136
dram[3]:        168       170       149       151       161       162       185       186       174       177       213       200       183       186       146       149
dram[4]:        159       162       147       149       139       142       168       170       159       159       182       185       185       187       148       151
dram[5]:        173       174       144       144       153       156       170       172       157       159       197       202       191       194       157       152
dram[6]:        171       169       182       178       153       151       183       180       155       152       188       188       192       174       151       148
dram[7]:        160       163       155       157       146       147       169       170       157       160       186       190       193       181       142       145
maximum mf latency per bank:
dram[0]:       1555      1565      1264      1273      1094      1103      1627      1661      1379      1387      1679      1689      1649      1696       978      1081
dram[1]:       1351      1360      1455      1463      1271      1282      1572      1428      1564      1579      1823      1833      1573      1507      1053      1273
dram[2]:       1133      1142      1059      1068       907       915      1344      1348      1112      1121      1500      1508      1246      1328       819       706
dram[3]:       1396      1403      1080      1088      1241      1249      1417      1424      1203      1210      1576      1497      1256      1301       879       887
dram[4]:       1329      1343      1160      1169       939       947      1269      1277      1169      1180      1193      1202      1335      1349       854       862
dram[5]:       1323      1333      1172      1181      1030      1038      1179      1187      1106      1114      1349      1412      1260      1202       958       807
dram[6]:       1287      1299      1547      1568       967      1129      1317      1325      1088      1097      1293      1304      1254      1106       799       807
dram[7]:       1074      1087      1140      1148       887       895      1056      1061      1090      1098      1185      1194      1255      1110       736       745
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11374 n_nop=9426 n_act=18 n_pre=2 n_ref_event=0 n_req=482 n_rd=8 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.339
n_activity=4322 dram_eff=0.8922
bk0: 68a 7896i bk1: 68a 7881i bk2: 64a 7942i bk3: 64a 8212i bk4: 64a 8417i bk5: 64a 8369i bk6: 64a 7646i bk7: 64a 7694i bk8: 64a 7764i bk9: 64a 7737i bk10: 64a 7687i bk11: 64a 7671i bk12: 64a 7881i bk13: 64a 7849i bk14: 32a 9502i bk15: 32a 9456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962656
Row_Buffer_Locality_read = 0.991736
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.378778
Bank_Level_Parallism_Col = 12.409732
Bank_Level_Parallism_Ready = 6.826335
write_to_read_ratio_blp_rw_average = 0.478295
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.339019 
total_CMD = 11374 
util_bw = 3856 
Wasted_Col = 404 
Wasted_Row = 12 
Idle = 7102 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 2168 
RTWc_limit = 2140 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2168 
RTWc_limit_alone = 2140 

Commands details: 
total_CMD = 11374 
n_nop = 9426 
Read = 8 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 482 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1928 
Row_Bus_Util =  0.001758 
CoL_Bus_Util = 0.169509 
Either_Row_CoL_Bus_Util = 0.171268 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 21.200985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.201
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11374 n_nop=9438 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.3376
n_activity=4249 dram_eff=0.9037
bk0: 64a 7779i bk1: 64a 7764i bk2: 64a 7834i bk3: 64a 7782i bk4: 64a 7849i bk5: 64a 7804i bk6: 64a 7607i bk7: 64a 7739i bk8: 64a 7688i bk9: 64a 7671i bk10: 64a 7732i bk11: 64a 7708i bk12: 64a 7774i bk13: 64a 7749i bk14: 32a 9628i bk15: 32a 9508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.934875
Bank_Level_Parallism_Col = 12.931319
Bank_Level_Parallism_Ready = 7.090057
write_to_read_ratio_blp_rw_average = 0.487853
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.337612 
total_CMD = 11374 
util_bw = 3840 
Wasted_Col = 399 
Wasted_Row = 0 
Idle = 7135 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 30 
WTRc_limit = 2233 
RTWc_limit = 2240 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2233 
RTWc_limit_alone = 2240 

Commands details: 
total_CMD = 11374 
n_nop = 9438 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001407 
CoL_Bus_Util = 0.168806 
Either_Row_CoL_Bus_Util = 0.170213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 21.240461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.2405
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11374 n_nop=9439 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.3376
n_activity=4223 dram_eff=0.9093
bk0: 64a 7704i bk1: 64a 7691i bk2: 64a 7719i bk3: 64a 7698i bk4: 64a 7712i bk5: 64a 7683i bk6: 64a 7579i bk7: 64a 7565i bk8: 64a 7583i bk9: 64a 7568i bk10: 64a 7608i bk11: 64a 7582i bk12: 64a 7699i bk13: 64a 7680i bk14: 32a 9628i bk15: 32a 9845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.273742
Bank_Level_Parallism_Col = 13.270245
Bank_Level_Parallism_Ready = 7.260938
write_to_read_ratio_blp_rw_average = 0.483136
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.337612 
total_CMD = 11374 
util_bw = 3840 
Wasted_Col = 373 
Wasted_Row = 0 
Idle = 7161 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 35 
WTRc_limit = 2197 
RTWc_limit = 2205 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2197 
RTWc_limit_alone = 2205 

Commands details: 
total_CMD = 11374 
n_nop = 9439 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001407 
CoL_Bus_Util = 0.168806 
Either_Row_CoL_Bus_Util = 0.170125 
Issued_on_Two_Bus_Simul_Util = 0.000088 
issued_two_Eff = 0.000517 
queue_avg = 21.014332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.0143
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11374 n_nop=9439 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.3376
n_activity=4233 dram_eff=0.9072
bk0: 64a 7648i bk1: 64a 7633i bk2: 64a 7762i bk3: 64a 7725i bk4: 64a 7660i bk5: 64a 7649i bk6: 64a 7541i bk7: 64a 7528i bk8: 64a 7550i bk9: 64a 7535i bk10: 64a 7565i bk11: 64a 7640i bk12: 64a 7742i bk13: 64a 7717i bk14: 32a 10223i bk15: 32a 10121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.076267
Bank_Level_Parallism_Col = 13.072495
Bank_Level_Parallism_Ready = 7.075403
write_to_read_ratio_blp_rw_average = 0.477654
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.337612 
total_CMD = 11374 
util_bw = 3840 
Wasted_Col = 383 
Wasted_Row = 0 
Idle = 7151 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 42 
WTRc_limit = 2291 
RTWc_limit = 2149 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2291 
RTWc_limit_alone = 2149 

Commands details: 
total_CMD = 11374 
n_nop = 9439 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001407 
CoL_Bus_Util = 0.168806 
Either_Row_CoL_Bus_Util = 0.170125 
Issued_on_Two_Bus_Simul_Util = 0.000088 
issued_two_Eff = 0.000517 
queue_avg = 20.977316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.9773
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11374 n_nop=9440 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.3376
n_activity=4242 dram_eff=0.9052
bk0: 64a 7736i bk1: 64a 7723i bk2: 64a 7743i bk3: 64a 7732i bk4: 64a 7890i bk5: 64a 7913i bk6: 64a 7672i bk7: 64a 7656i bk8: 64a 7674i bk9: 64a 7699i bk10: 64a 7695i bk11: 64a 7687i bk12: 64a 7785i bk13: 64a 7792i bk14: 32a 9494i bk15: 32a 9471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.020562
Bank_Level_Parallism_Col = 13.014184
Bank_Level_Parallism_Ready = 7.127083
write_to_read_ratio_blp_rw_average = 0.486894
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.337612 
total_CMD = 11374 
util_bw = 3840 
Wasted_Col = 392 
Wasted_Row = 0 
Idle = 7142 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 24 
WTRc_limit = 2202 
RTWc_limit = 2221 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2202 
RTWc_limit_alone = 2221 

Commands details: 
total_CMD = 11374 
n_nop = 9440 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001407 
CoL_Bus_Util = 0.168806 
Either_Row_CoL_Bus_Util = 0.170037 
Issued_on_Two_Bus_Simul_Util = 0.000176 
issued_two_Eff = 0.001034 
queue_avg = 21.171091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.1711
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11374 n_nop=9440 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.3376
n_activity=4242 dram_eff=0.9052
bk0: 64a 7625i bk1: 64a 7611i bk2: 64a 7984i bk3: 64a 8108i bk4: 64a 7765i bk5: 64a 7754i bk6: 64a 7732i bk7: 64a 7676i bk8: 64a 7795i bk9: 64a 7717i bk10: 64a 7613i bk11: 64a 7621i bk12: 64a 7871i bk13: 64a 7847i bk14: 32a 9253i bk15: 32a 9810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.918932
Bank_Level_Parallism_Col = 12.915366
Bank_Level_Parallism_Ready = 7.055208
write_to_read_ratio_blp_rw_average = 0.479998
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.337612 
total_CMD = 11374 
util_bw = 3840 
Wasted_Col = 392 
Wasted_Row = 0 
Idle = 7142 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 23 
WTRc_limit = 2184 
RTWc_limit = 2150 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2184 
RTWc_limit_alone = 2150 

Commands details: 
total_CMD = 11374 
n_nop = 9440 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001407 
CoL_Bus_Util = 0.168806 
Either_Row_CoL_Bus_Util = 0.170037 
Issued_on_Two_Bus_Simul_Util = 0.000176 
issued_two_Eff = 0.001034 
queue_avg = 21.073765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.0738
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11374 n_nop=9440 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.3376
n_activity=4228 dram_eff=0.9082
bk0: 64a 7539i bk1: 64a 7526i bk2: 64a 7544i bk3: 64a 7661i bk4: 64a 7805i bk5: 64a 7775i bk6: 64a 7518i bk7: 64a 7503i bk8: 64a 7617i bk9: 64a 7582i bk10: 64a 7623i bk11: 64a 7597i bk12: 64a 7599i bk13: 64a 7650i bk14: 32a 9785i bk15: 32a 9845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.347878
Bank_Level_Parallism_Col = 13.345114
Bank_Level_Parallism_Ready = 7.310937
write_to_read_ratio_blp_rw_average = 0.478406
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.337612 
total_CMD = 11374 
util_bw = 3840 
Wasted_Col = 378 
Wasted_Row = 0 
Idle = 7156 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 37 
WTRc_limit = 2287 
RTWc_limit = 2170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2287 
RTWc_limit_alone = 2170 

Commands details: 
total_CMD = 11374 
n_nop = 9440 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001407 
CoL_Bus_Util = 0.168806 
Either_Row_CoL_Bus_Util = 0.170037 
Issued_on_Two_Bus_Simul_Util = 0.000176 
issued_two_Eff = 0.001034 
queue_avg = 21.056444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.0564
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11374 n_nop=9438 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.3376
n_activity=4249 dram_eff=0.9037
bk0: 64a 7601i bk1: 64a 7588i bk2: 64a 7741i bk3: 64a 7769i bk4: 64a 7656i bk5: 64a 7636i bk6: 64a 7510i bk7: 64a 7561i bk8: 64a 7590i bk9: 64a 7568i bk10: 64a 7555i bk11: 64a 7541i bk12: 64a 7793i bk13: 64a 7965i bk14: 32a 9951i bk15: 32a 9869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.111609
Bank_Level_Parallism_Col = 13.107151
Bank_Level_Parallism_Ready = 7.260938
write_to_read_ratio_blp_rw_average = 0.486015
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.337612 
total_CMD = 11374 
util_bw = 3840 
Wasted_Col = 399 
Wasted_Row = 0 
Idle = 7135 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 32 
WTRc_limit = 2279 
RTWc_limit = 2141 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2279 
RTWc_limit_alone = 2141 

Commands details: 
total_CMD = 11374 
n_nop = 9438 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001407 
CoL_Bus_Util = 0.168806 
Either_Row_CoL_Bus_Util = 0.170213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 20.747581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.7476

========= L2 cache stats =========
L2_cache_bank[0]: Access = 420, Miss = 121, Miss_rate = 0.288, Pending_hits = 9, Reservation_fails = 3
L2_cache_bank[1]: Access = 420, Miss = 121, Miss_rate = 0.288, Pending_hits = 9, Reservation_fails = 4
L2_cache_bank[2]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[3]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[4]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[8]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 6
L2_cache_bank[9]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 9
L2_cache_bank[10]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[11]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[12]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[13]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[14]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6440
L2_total_cache_misses = 1922
L2_total_cache_miss_rate = 0.2984
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 33
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 33
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 33
L2_cache_data_port_util = 0.169
L2_cache_fill_port_util = 0.072

icnt_total_pkts_mem_to_simt=16840
icnt_total_pkts_simt_to_mem=21800
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 28.0602
	minimum = 6
	maximum = 798
Network latency average = 21.3836
	minimum = 6
	maximum = 775
Slowest packet = 1212
Flit latency average = 21.47
	minimum = 6
	maximum = 771
Slowest flit = 5589
Fragmentation average = 1.02717
	minimum = 0
	maximum = 746
Injected packet rate average = 0.0210286
	minimum = 0 (at node 36)
	maximum = 0.0342857 (at node 20)
Accepted packet rate average = 0.0210286
	minimum = 0 (at node 36)
	maximum = 0.0342857 (at node 20)
Injected flit rate average = 0.0630857
	minimum = 0 (at node 36)
	maximum = 0.109878 (at node 0)
Accepted flit rate average= 0.0630857
	minimum = 0 (at node 36)
	maximum = 0.112653 (at node 20)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.6408 (4 samples)
	minimum = 6 (4 samples)
	maximum = 798 (4 samples)
Network latency average = 21.4366 (4 samples)
	minimum = 6 (4 samples)
	maximum = 775 (4 samples)
Flit latency average = 23.135 (4 samples)
	minimum = 6 (4 samples)
	maximum = 771 (4 samples)
Fragmentation average = 1.61238 (4 samples)
	minimum = 0 (4 samples)
	maximum = 746 (4 samples)
Injected packet rate average = 0.016502 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0304266 (4 samples)
Accepted packet rate average = 0.016502 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0304266 (4 samples)
Injected flit rate average = 0.0495061 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.125875 (4 samples)
Accepted flit rate average = 0.0495061 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.103973 (4 samples)
Injected packet size average = 3 (4 samples)
Accepted packet size average = 3 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 378880 (inst/sec)
gpgpu_simulation_rate = 3323 (cycle/sec)
gpgpu_silicon_slowdown = 483599x
Processing kernel /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-10240-numtimes-1/results/traces/kernel-5.traceg
-kernel name = _Z12triad_kernelIdEvPT_PKS0_S3_
-kernel id = 5
-grid dim = (10,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fef22000000
-local mem base_addr = 0x00007fef20000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-10240-numtimes-1/results/traces/kernel-5.traceg
launching kernel name: _Z12triad_kernelIdEvPT_PKS0_S3_ uid: 5
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 9,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z12triad_kernelIdEvPT_PKS0_S3_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 1154
gpu_sim_insn = 194560
gpu_ipc =     168.5962
gpu_tot_sim_cycle = 7801
gpu_tot_sim_insn = 952320
gpu_tot_ipc =     122.0767
gpu_tot_issued_cta = 50
gpu_occupancy = 44.7903% 
gpu_tot_occupancy = 40.5228% 
max_total_param_size = 0
gpu_stall_dramfull = 30314
gpu_stall_icnt2sh    = 37229
partiton_level_parallism =       1.6638
partiton_level_parallism_total  =       1.0717
partiton_level_parallism_util =       4.7525
partiton_level_parallism_util_total  =       4.0940
L2_BW  =     157.6995 GB/Sec
L2_BW_total  =     101.5760 GB/Sec
gpu_total_sim_rate=476160

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15360
	L1I_total_cache_misses = 1280
	L1I_total_cache_miss_rate = 0.0833
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14080
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1240
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15360

Total_core_cache_fail_stats:
ctas_completed 50, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
64, 65, 65, 65, 64, 65, 65, 64, 65, 65, 64, 65, 64, 65, 63, 63, 63, 63, 63, 64, 63, 64, 64, 64, 64, 64, 63, 64, 64, 64, 64, 63, 
gpgpu_n_tot_thrd_icount = 952320
gpgpu_n_tot_w_icount = 29760
gpgpu_n_stall_shd_mem = 30510
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3840
gpgpu_n_mem_write_global = 4480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 61440
gpgpu_n_store_insn = 71680
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4160
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:34575	W0_Idle:63865	W0_Scoreboard:23667	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:29760
single_issue_nums: WS0:12546	WS1:12564	
dual_issue_nums: WS0:1167	WS1:1158	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 30720 {8:3840,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 609280 {136:4480,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 522240 {136:3840,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 35840 {8:4480,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmflatency = 1833 
max_icnt2mem_latency = 483 
maxmrqlatency = 1312 
max_icnt2sh_latency = 71 
averagemflatency = 400 
avg_icnt2mem_latency = 38 
avg_mrq_latency = 292 
avg_icnt2sh_latency = 13 
mrq_lat_table:290 	1 	23 	99 	57 	210 	363 	777 	1433 	562 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4044 	2417 	1243 	616 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	758 	4493 	2047 	257 	232 	185 	388 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4300 	1378 	2025 	612 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	3 	4 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       816       674      1056      1054      1070      1067      1248      1243      1360      1349      1325      1320      1387      1377      1458      1448 
dram[1]:      1004      1000      1017      1015      1030      1028      1195      1176      1247      1242      1318      1308      1352      1342      1423      1413 
dram[2]:      1010      1007      1024      1021      1037      1035      1151      1148      1164      1159      1236      1225      1298      1292      1269      1264 
dram[3]:      1017      1013      1030      1028      1044      1041      1155      1152      1170      1166      1227      1208      1335      1326      1345      1336 
dram[4]:      1023      1020      1037      1035      1051      1048      1186      1181      1196      1192      1277      1277      1377      1376      1357      1357 
dram[5]:      1030      1027      1044      1041      1056      1054      1193      1188      1202      1198      1254      1245      1430      1421      1458      1449 
dram[6]:      1069      1066      1082      1080      1096      1093      1207      1202      1234      1228      1222      1217      1307      1278      1259      1250 
dram[7]:      1037      1034      1051      1048      1063      1061      1183      1180      1196      1193      1190      1187      1398      1379      1203      1200 
average row accesses per activate:
dram[0]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[1]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[2]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[3]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[5]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[6]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[7]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
average row locality = 3842/130 = 29.553846
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram reads = 7688
bank skew: 68/32 = 2.12
chip skew: 968/960 = 1.01
number of total write accesses:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram writes = 7680
bank skew: 64/32 = 2.00
chip skew: 960/960 = 1.00
average mf latency per bank:
dram[0]:        194       191       188       185       203       195       258       242       247       231       276       266       263       252       229       217
dram[1]:        185       177       193       184       195       191       245       229       242       244       290       289       257       260       220       229
dram[2]:        171       170       161       164       177       178       218       220       197       202       254       255       238       241       197       199
dram[3]:        188       193       169       175       188       191       215       216       207       210       265       253       231       235       194       198
dram[4]:        181       183       171       174       167       171       202       205       192       192       231       235       231       234       197       200
dram[5]:        192       193       162       163       186       189       207       210       194       196       255       261       246       250       211       206
dram[6]:        193       192       206       203       186       184       220       218       192       189       240       241       241       222       203       201
dram[7]:        186       189       180       184       182       184       207       209       196       199       238       243       241       229       194       197
maximum mf latency per bank:
dram[0]:       1555      1565      1264      1273      1094      1103      1627      1661      1379      1387      1679      1689      1649      1696       978      1081
dram[1]:       1351      1360      1455      1463      1271      1282      1572      1428      1564      1579      1823      1833      1573      1507      1053      1273
dram[2]:       1133      1142      1059      1068       907       915      1344      1348      1112      1121      1500      1508      1246      1328       819       706
dram[3]:       1396      1403      1080      1088      1241      1249      1417      1424      1203      1210      1576      1497      1256      1301       879       887
dram[4]:       1329      1343      1160      1169       939       947      1269      1277      1169      1180      1193      1202      1335      1349       854       862
dram[5]:       1323      1333      1172      1181      1030      1038      1179      1187      1106      1114      1349      1412      1260      1202       958       807
dram[6]:       1287      1299      1547      1568       967      1129      1317      1325      1088      1097      1293      1304      1254      1106       799       807
dram[7]:       1074      1087      1140      1148       887       895      1056      1061      1090      1098      1185      1194      1255      1110       736       745
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13348 n_nop=11400 n_act=18 n_pre=2 n_ref_event=0 n_req=482 n_rd=8 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2889
n_activity=4322 dram_eff=0.8922
bk0: 68a 9870i bk1: 68a 9855i bk2: 64a 9916i bk3: 64a 10186i bk4: 64a 10391i bk5: 64a 10343i bk6: 64a 9620i bk7: 64a 9668i bk8: 64a 9738i bk9: 64a 9711i bk10: 64a 9661i bk11: 64a 9645i bk12: 64a 9855i bk13: 64a 9823i bk14: 32a 11476i bk15: 32a 11430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962656
Row_Buffer_Locality_read = 0.991736
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.378778
Bank_Level_Parallism_Col = 12.409732
Bank_Level_Parallism_Ready = 6.826335
write_to_read_ratio_blp_rw_average = 0.478295
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.288882 
total_CMD = 13348 
util_bw = 3856 
Wasted_Col = 404 
Wasted_Row = 12 
Idle = 9076 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 2168 
RTWc_limit = 2140 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2168 
RTWc_limit_alone = 2140 

Commands details: 
total_CMD = 13348 
n_nop = 11400 
Read = 8 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 482 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1928 
Row_Bus_Util =  0.001498 
CoL_Bus_Util = 0.144441 
Either_Row_CoL_Bus_Util = 0.145939 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 18.065628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.0656
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13348 n_nop=11412 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2877
n_activity=4249 dram_eff=0.9037
bk0: 64a 9753i bk1: 64a 9738i bk2: 64a 9808i bk3: 64a 9756i bk4: 64a 9823i bk5: 64a 9778i bk6: 64a 9581i bk7: 64a 9713i bk8: 64a 9662i bk9: 64a 9645i bk10: 64a 9706i bk11: 64a 9682i bk12: 64a 9748i bk13: 64a 9723i bk14: 32a 11602i bk15: 32a 11482i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.934875
Bank_Level_Parallism_Col = 12.931319
Bank_Level_Parallism_Ready = 7.090057
write_to_read_ratio_blp_rw_average = 0.487853
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.287684 
total_CMD = 13348 
util_bw = 3840 
Wasted_Col = 399 
Wasted_Row = 0 
Idle = 9109 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 30 
WTRc_limit = 2233 
RTWc_limit = 2240 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2233 
RTWc_limit_alone = 2240 

Commands details: 
total_CMD = 13348 
n_nop = 11412 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001199 
CoL_Bus_Util = 0.143842 
Either_Row_CoL_Bus_Util = 0.145040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 18.099266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.0993
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13348 n_nop=11413 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2877
n_activity=4223 dram_eff=0.9093
bk0: 64a 9678i bk1: 64a 9665i bk2: 64a 9693i bk3: 64a 9672i bk4: 64a 9686i bk5: 64a 9657i bk6: 64a 9553i bk7: 64a 9539i bk8: 64a 9557i bk9: 64a 9542i bk10: 64a 9582i bk11: 64a 9556i bk12: 64a 9673i bk13: 64a 9654i bk14: 32a 11602i bk15: 32a 11819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.273742
Bank_Level_Parallism_Col = 13.270245
Bank_Level_Parallism_Ready = 7.260938
write_to_read_ratio_blp_rw_average = 0.483136
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.287684 
total_CMD = 13348 
util_bw = 3840 
Wasted_Col = 373 
Wasted_Row = 0 
Idle = 9135 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 35 
WTRc_limit = 2197 
RTWc_limit = 2205 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2197 
RTWc_limit_alone = 2205 

Commands details: 
total_CMD = 13348 
n_nop = 11413 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001199 
CoL_Bus_Util = 0.143842 
Either_Row_CoL_Bus_Util = 0.144966 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.000517 
queue_avg = 17.906578 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.9066
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13348 n_nop=11413 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2877
n_activity=4233 dram_eff=0.9072
bk0: 64a 9622i bk1: 64a 9607i bk2: 64a 9736i bk3: 64a 9699i bk4: 64a 9634i bk5: 64a 9623i bk6: 64a 9515i bk7: 64a 9502i bk8: 64a 9524i bk9: 64a 9509i bk10: 64a 9539i bk11: 64a 9614i bk12: 64a 9716i bk13: 64a 9691i bk14: 32a 12197i bk15: 32a 12095i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.076267
Bank_Level_Parallism_Col = 13.072495
Bank_Level_Parallism_Ready = 7.075403
write_to_read_ratio_blp_rw_average = 0.477654
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.287684 
total_CMD = 13348 
util_bw = 3840 
Wasted_Col = 383 
Wasted_Row = 0 
Idle = 9125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 42 
WTRc_limit = 2291 
RTWc_limit = 2149 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2291 
RTWc_limit_alone = 2149 

Commands details: 
total_CMD = 13348 
n_nop = 11413 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001199 
CoL_Bus_Util = 0.143842 
Either_Row_CoL_Bus_Util = 0.144966 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.000517 
queue_avg = 17.875038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.875
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13348 n_nop=11414 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2877
n_activity=4242 dram_eff=0.9052
bk0: 64a 9710i bk1: 64a 9697i bk2: 64a 9717i bk3: 64a 9706i bk4: 64a 9864i bk5: 64a 9887i bk6: 64a 9646i bk7: 64a 9630i bk8: 64a 9648i bk9: 64a 9673i bk10: 64a 9669i bk11: 64a 9661i bk12: 64a 9759i bk13: 64a 9766i bk14: 32a 11468i bk15: 32a 11445i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.020562
Bank_Level_Parallism_Col = 13.014184
Bank_Level_Parallism_Ready = 7.127083
write_to_read_ratio_blp_rw_average = 0.486894
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.287684 
total_CMD = 13348 
util_bw = 3840 
Wasted_Col = 392 
Wasted_Row = 0 
Idle = 9116 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 24 
WTRc_limit = 2202 
RTWc_limit = 2221 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2202 
RTWc_limit_alone = 2221 

Commands details: 
total_CMD = 13348 
n_nop = 11414 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001199 
CoL_Bus_Util = 0.143842 
Either_Row_CoL_Bus_Util = 0.144891 
Issued_on_Two_Bus_Simul_Util = 0.000150 
issued_two_Eff = 0.001034 
queue_avg = 18.040155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.0402
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13348 n_nop=11414 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2877
n_activity=4242 dram_eff=0.9052
bk0: 64a 9599i bk1: 64a 9585i bk2: 64a 9958i bk3: 64a 10082i bk4: 64a 9739i bk5: 64a 9728i bk6: 64a 9706i bk7: 64a 9650i bk8: 64a 9769i bk9: 64a 9691i bk10: 64a 9587i bk11: 64a 9595i bk12: 64a 9845i bk13: 64a 9821i bk14: 32a 11227i bk15: 32a 11784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.918932
Bank_Level_Parallism_Col = 12.915366
Bank_Level_Parallism_Ready = 7.055208
write_to_read_ratio_blp_rw_average = 0.479998
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.287684 
total_CMD = 13348 
util_bw = 3840 
Wasted_Col = 392 
Wasted_Row = 0 
Idle = 9116 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 23 
WTRc_limit = 2184 
RTWc_limit = 2150 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2184 
RTWc_limit_alone = 2150 

Commands details: 
total_CMD = 13348 
n_nop = 11414 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001199 
CoL_Bus_Util = 0.143842 
Either_Row_CoL_Bus_Util = 0.144891 
Issued_on_Two_Bus_Simul_Util = 0.000150 
issued_two_Eff = 0.001034 
queue_avg = 17.957222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.9572
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13348 n_nop=11414 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2877
n_activity=4228 dram_eff=0.9082
bk0: 64a 9513i bk1: 64a 9500i bk2: 64a 9518i bk3: 64a 9635i bk4: 64a 9779i bk5: 64a 9749i bk6: 64a 9492i bk7: 64a 9477i bk8: 64a 9591i bk9: 64a 9556i bk10: 64a 9597i bk11: 64a 9571i bk12: 64a 9573i bk13: 64a 9624i bk14: 32a 11759i bk15: 32a 11819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.347878
Bank_Level_Parallism_Col = 13.345114
Bank_Level_Parallism_Ready = 7.310937
write_to_read_ratio_blp_rw_average = 0.478406
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.287684 
total_CMD = 13348 
util_bw = 3840 
Wasted_Col = 378 
Wasted_Row = 0 
Idle = 9130 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 37 
WTRc_limit = 2287 
RTWc_limit = 2170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2287 
RTWc_limit_alone = 2170 

Commands details: 
total_CMD = 13348 
n_nop = 11414 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001199 
CoL_Bus_Util = 0.143842 
Either_Row_CoL_Bus_Util = 0.144891 
Issued_on_Two_Bus_Simul_Util = 0.000150 
issued_two_Eff = 0.001034 
queue_avg = 17.942463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.9425
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13348 n_nop=11412 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2877
n_activity=4249 dram_eff=0.9037
bk0: 64a 9575i bk1: 64a 9562i bk2: 64a 9715i bk3: 64a 9743i bk4: 64a 9630i bk5: 64a 9610i bk6: 64a 9484i bk7: 64a 9535i bk8: 64a 9564i bk9: 64a 9542i bk10: 64a 9529i bk11: 64a 9515i bk12: 64a 9767i bk13: 64a 9939i bk14: 32a 11925i bk15: 32a 11843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.111609
Bank_Level_Parallism_Col = 13.107151
Bank_Level_Parallism_Ready = 7.260938
write_to_read_ratio_blp_rw_average = 0.486015
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.287684 
total_CMD = 13348 
util_bw = 3840 
Wasted_Col = 399 
Wasted_Row = 0 
Idle = 9109 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 32 
WTRc_limit = 2279 
RTWc_limit = 2141 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2279 
RTWc_limit_alone = 2141 

Commands details: 
total_CMD = 13348 
n_nop = 11412 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001199 
CoL_Bus_Util = 0.143842 
Either_Row_CoL_Bus_Util = 0.145040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 17.679277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.6793

========= L2 cache stats =========
L2_cache_bank[0]: Access = 540, Miss = 121, Miss_rate = 0.224, Pending_hits = 9, Reservation_fails = 3
L2_cache_bank[1]: Access = 540, Miss = 121, Miss_rate = 0.224, Pending_hits = 9, Reservation_fails = 4
L2_cache_bank[2]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[3]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[4]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[8]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 6
L2_cache_bank[9]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 9
L2_cache_bank[10]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[11]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[12]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[13]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[14]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8360
L2_total_cache_misses = 1922
L2_total_cache_miss_rate = 0.2299
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 33
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3840
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 33
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 33
L2_cache_data_port_util = 0.206
L2_cache_fill_port_util = 0.062

icnt_total_pkts_mem_to_simt=23880
icnt_total_pkts_simt_to_mem=26280
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.3956
	minimum = 6
	maximum = 798
Network latency average = 21.9068
	minimum = 6
	maximum = 775
Slowest packet = 1212
Flit latency average = 21.6649
	minimum = 6
	maximum = 771
Slowest flit = 5589
Fragmentation average = 0.919079
	minimum = 0
	maximum = 746
Injected packet rate average = 0.0232594
	minimum = 0 (at node 36)
	maximum = 0.03756 (at node 20)
Accepted packet rate average = 0.0232594
	minimum = 0 (at node 36)
	maximum = 0.03756 (at node 20)
Injected flit rate average = 0.0697781
	minimum = 0 (at node 36)
	maximum = 0.124783 (at node 0)
Accepted flit rate average= 0.0697781
	minimum = 0 (at node 36)
	maximum = 0.115462 (at node 20)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.9917 (5 samples)
	minimum = 6 (5 samples)
	maximum = 798 (5 samples)
Network latency average = 21.5307 (5 samples)
	minimum = 6 (5 samples)
	maximum = 775 (5 samples)
Flit latency average = 22.841 (5 samples)
	minimum = 6 (5 samples)
	maximum = 771 (5 samples)
Fragmentation average = 1.47372 (5 samples)
	minimum = 0 (5 samples)
	maximum = 746 (5 samples)
Injected packet rate average = 0.0178535 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0318533 (5 samples)
Accepted packet rate average = 0.0178535 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0318533 (5 samples)
Injected flit rate average = 0.0535605 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.125656 (5 samples)
Accepted flit rate average = 0.0535605 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.106271 (5 samples)
Injected packet size average = 3 (5 samples)
Accepted packet size average = 3 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 476160 (inst/sec)
gpgpu_simulation_rate = 3900 (cycle/sec)
gpgpu_silicon_slowdown = 412051x
Processing kernel /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-10240-numtimes-1/results/traces/kernel-6.traceg
-kernel name = _Z10dot_kernelIdEvPKT_S2_PS0_i
-kernel id = 6
-grid dim = (256,1,1)
-block dim = (1024,1,1)
-shmem = 8192
-nregs = 13
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fef22000000
-local mem base_addr = 0x00007fef20000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-10240-numtimes-1/results/traces/kernel-6.traceg
launching kernel name: _Z10dot_kernelIdEvPKT_S2_PS0_i uid: 6
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 19,0,0
thread block = 20,0,0
thread block = 21,0,0
thread block = 22,0,0
thread block = 23,0,0
thread block = 24,0,0
thread block = 25,0,0
thread block = 26,0,0
thread block = 27,0,0
thread block = 28,0,0
thread block = 29,0,0
thread block = 30,0,0
thread block = 31,0,0
thread block = 32,0,0
thread block = 33,0,0
thread block = 34,0,0
thread block = 35,0,0
thread block = 36,0,0
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
Destroy streams for kernel 6: size 0
kernel_name = _Z10dot_kernelIdEvPKT_S2_PS0_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 36574
gpu_sim_insn = 29827328
gpu_ipc =     815.5336
gpu_tot_sim_cycle = 44375
gpu_tot_sim_insn = 30779648
gpu_tot_ipc =     693.6259
gpu_tot_issued_cta = 306
gpu_occupancy = 94.1545% 
gpu_tot_occupancy = 89.1063% 
max_total_param_size = 0
gpu_stall_dramfull = 36048
gpu_stall_icnt2sh    = 48311
partiton_level_parallism =       0.0442
partiton_level_parallism_total  =       0.2248
partiton_level_parallism_util =       2.9597
partiton_level_parallism_util_total  =       3.8547
L2_BW  =       4.1880 GB/Sec
L2_BW_total  =      21.3085 GB/Sec
gpu_total_sim_rate=1183832

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 716224
	L1I_total_cache_misses = 4180
	L1I_total_cache_miss_rate = 0.0058
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9581
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 712044
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4180
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9581
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4060
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 716224

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9581
ctas_completed 306, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1508, 1437, 1427, 1429, 1428, 1431, 1430, 1429, 1431, 1430, 1424, 1435, 1431, 1437, 1429, 1434, 1431, 1434, 1430, 1431, 1430, 1431, 1432, 1433, 1435, 1432, 1431, 1434, 1433, 1433, 1433, 1466, 1239, 1179, 1175, 1178, 1175, 1174, 1169, 1171, 1169, 1170, 1168, 1169, 1171, 1172, 1171, 1173, 1173, 1172, 1171, 1170, 1171, 1172, 1171, 1172, 1170, 1175, 1174, 1173, 1178, 1181, 1187, 1193, 
gpgpu_n_tot_thrd_icount = 45545472
gpgpu_n_tot_w_icount = 1423296
gpgpu_n_stall_shd_mem = 63557
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5120
gpgpu_n_mem_write_global = 4736
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 81920
gpgpu_n_store_insn = 71936
gpgpu_n_shmem_insn = 1058304
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32320
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4800
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:577323	W0_Idle:189231	W0_Scoreboard:71526	W1:3584	W2:1536	W3:0	W4:1536	W5:0	W6:0	W7:0	W8:1536	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1536	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:256	W32:960064
single_issue_nums: WS0:491560	WS1:491040	
dual_issue_nums: WS0:110556	WS1:109792	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 40960 {8:5120,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 619520 {40:256,136:4480,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 696320 {136:5120,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37888 {8:4736,}
traffic_breakdown_memtocore[INST_ACC_R] = 16320 {136:120,}
maxmflatency = 1833 
max_icnt2mem_latency = 483 
maxmrqlatency = 1312 
max_icnt2sh_latency = 71 
averagemflatency = 374 
avg_icnt2mem_latency = 38 
avg_mrq_latency = 285 
avg_icnt2sh_latency = 13 
mrq_lat_table:375 	2 	24 	102 	57 	210 	363 	777 	1433 	562 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4735 	3219 	1286 	616 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1245 	5025 	2485 	257 	232 	185 	547 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4625 	1872 	2624 	730 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	4 	4 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       816       674      1056      1054      1070      1067      1248      1243      1360      1349      1325      1320      1387      1377      1458      1448 
dram[1]:      1004      1000      1017      1015      1030      1028      1195      1176      1247      1242      1318      1308      1352      1342      1423      1413 
dram[2]:      1010      4324      1024      1021      1037      1035      1151      1148      1164      1159      1236      1225      1298      1292      1269      1264 
dram[3]:      1017      1013      1030      1028      1044      1041      1155      1152      1170      1166      1227      1208      1335      1326      1345      1336 
dram[4]:      1023      1020      1037      1035      1051      1048      1186      1181      1196      1192      1277      1277      1377      1376      1357      1357 
dram[5]:      1030      1027      1044      1041      1056      1054      1193      1188      1202      1198      1254      1245      1430      1421      1458      1449 
dram[6]:      1069      1066      1082      1080      1096      1093      1207      1202      1234      1228      1222      1217      1307      1278      1259      1250 
dram[7]:      1037      1034      1051      1048      1063      1061      1183      1180      1196      1193      1190      1187      1398      1379      1203      1200 
average row accesses per activate:
dram[0]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 20.000000 19.000000 
dram[1]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 18.000000 21.000000 
dram[2]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 24.000000 20.000000 
dram[3]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 21.000000 21.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 21.000000 20.000000 
dram[5]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 26.000000 19.000000 
dram[6]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 19.000000 22.000000 
dram[7]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 18.000000 33.000000 
average row locality = 3932/134 = 29.343283
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        36        36 
dram[1]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        36        36 
dram[2]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        36        36 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        36        36 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        36        36 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        36        36 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        36        36 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        36        36 
total dram reads = 7768
bank skew: 68/36 = 1.89
chip skew: 976/968 = 1.01
number of total write accesses:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        35        34 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        33        36 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        39        35 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        36        36 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        36        35 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        34 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        34        37 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        33        48 
total dram writes = 7750
bank skew: 64/33 = 1.94
chip skew: 977/965 = 1.01
average mf latency per bank:
dram[0]:        232       229       237       235       239       232       288       273       279       263       276       266       263       252       240       231
dram[1]:        233       227       239       230       235       232       274       259       270       272       290       289       257       260       236       239
dram[2]:        213       204       220       214       221       215       253       249       231       231       254       255       238       241       206       213
dram[3]:        238       244       208       214       225       229       247       249       232       236       265       253       231       235       207       210
dram[4]:        221       224       221       225       205       210       232       235       225       226       231       235       231       234       210       215
dram[5]:        243       245       203       205       224       227       243       244       224       224       255       261       246       250       215       222
dram[6]:        242       234       265       258       230       223       257       249       231       225       240       241       241       222       218       212
dram[7]:        245       248       224       228       222       224       243       245       226       230       238       243       241       229       211       195
maximum mf latency per bank:
dram[0]:       1555      1565      1264      1273      1094      1103      1627      1661      1379      1387      1679      1689      1649      1696       978      1081
dram[1]:       1351      1360      1455      1463      1271      1282      1572      1428      1564      1579      1823      1833      1573      1507      1053      1273
dram[2]:       1133      1142      1059      1068       907       915      1344      1348      1112      1121      1500      1508      1246      1328       819       706
dram[3]:       1396      1403      1080      1088      1241      1249      1417      1424      1203      1210      1576      1497      1256      1301       879       887
dram[4]:       1329      1343      1160      1169       939       947      1269      1277      1169      1180      1193      1202      1335      1349       854       862
dram[5]:       1323      1333      1172      1181      1030      1038      1179      1187      1106      1114      1349      1412      1260      1202       958       807
dram[6]:       1287      1299      1547      1568       967      1129      1317      1325      1088      1097      1293      1304      1254      1106       799       807
dram[7]:       1074      1087      1140      1148       887       895      1056      1061      1090      1098      1185      1194      1255      1110       736       745
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75936 n_nop=73975 n_act=18 n_pre=2 n_ref_event=0 n_req=489 n_rd=8 n_rd_L2_A=968 n_write=965 n_wr_bk=0 bw_util=0.05112
n_activity=4407 dram_eff=0.8809
bk0: 68a 72458i bk1: 68a 72443i bk2: 64a 72504i bk3: 64a 72774i bk4: 64a 72979i bk5: 64a 72931i bk6: 64a 72208i bk7: 64a 72256i bk8: 64a 72326i bk9: 64a 72299i bk10: 64a 72249i bk11: 64a 72233i bk12: 64a 72443i bk13: 64a 72411i bk14: 36a 74049i bk15: 36a 73988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963190
Row_Buffer_Locality_read = 0.991803
Row_Buffer_Locality_write = 0.934694
Bank_Level_Parallism = 12.244676
Bank_Level_Parallism_Col = 12.274796
Bank_Level_Parallism_Ready = 6.787333
write_to_read_ratio_blp_rw_average = 0.475997
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.051122 
total_CMD = 75936 
util_bw = 3882 
Wasted_Col = 435 
Wasted_Row = 12 
Idle = 71607 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 2189 
RTWc_limit = 2150 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2189 
RTWc_limit_alone = 2150 

Commands details: 
total_CMD = 75936 
n_nop = 73975 
Read = 8 
Write = 965 
L2_Alloc = 968 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 489 
total_req = 1941 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1941 
Row_Bus_Util =  0.000263 
CoL_Bus_Util = 0.025561 
Either_Row_CoL_Bus_Util = 0.025824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.175569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.17557
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75936 n_nop=73975 n_act=18 n_pre=2 n_ref_event=0 n_req=489 n_rd=8 n_rd_L2_A=968 n_write=965 n_wr_bk=0 bw_util=0.05112
n_activity=4444 dram_eff=0.8735
bk0: 68a 72311i bk1: 68a 72295i bk2: 64a 72395i bk3: 64a 72343i bk4: 64a 72411i bk5: 64a 72366i bk6: 64a 72169i bk7: 64a 72301i bk8: 64a 72250i bk9: 64a 72233i bk10: 64a 72294i bk11: 64a 72270i bk12: 64a 72336i bk13: 64a 72311i bk14: 36a 74175i bk15: 36a 74055i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963190
Row_Buffer_Locality_read = 0.991803
Row_Buffer_Locality_write = 0.934694
Bank_Level_Parallism = 12.657063
Bank_Level_Parallism_Col = 12.723794
Bank_Level_Parallism_Ready = 7.024202
write_to_read_ratio_blp_rw_average = 0.480527
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.051122 
total_CMD = 75936 
util_bw = 3882 
Wasted_Col = 441 
Wasted_Row = 24 
Idle = 71589 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 30 
WTRc_limit = 2251 
RTWc_limit = 2240 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2251 
RTWc_limit_alone = 2240 

Commands details: 
total_CMD = 75936 
n_nop = 73975 
Read = 8 
Write = 965 
L2_Alloc = 968 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 489 
total_req = 1941 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1941 
Row_Bus_Util =  0.000263 
CoL_Bus_Util = 0.025561 
Either_Row_CoL_Bus_Util = 0.025824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.181482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.18148
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75936 n_nop=73971 n_act=18 n_pre=2 n_ref_event=0 n_req=494 n_rd=8 n_rd_L2_A=968 n_write=970 n_wr_bk=0 bw_util=0.05125
n_activity=4456 dram_eff=0.8734
bk0: 68a 72236i bk1: 68a 72222i bk2: 64a 72280i bk3: 64a 72259i bk4: 64a 72273i bk5: 64a 72244i bk6: 64a 72140i bk7: 64a 72126i bk8: 64a 72145i bk9: 64a 72130i bk10: 64a 72171i bk11: 64a 72145i bk12: 64a 72262i bk13: 64a 72243i bk14: 36a 74164i bk15: 36a 74381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963563
Row_Buffer_Locality_read = 0.991803
Row_Buffer_Locality_write = 0.936000
Bank_Level_Parallism = 12.911751
Bank_Level_Parallism_Col = 12.980061
Bank_Level_Parallism_Ready = 7.177287
write_to_read_ratio_blp_rw_average = 0.479361
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.051254 
total_CMD = 75936 
util_bw = 3892 
Wasted_Col = 435 
Wasted_Row = 24 
Idle = 71585 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 35 
WTRc_limit = 2215 
RTWc_limit = 2225 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2215 
RTWc_limit_alone = 2225 

Commands details: 
total_CMD = 75936 
n_nop = 73971 
Read = 8 
Write = 970 
L2_Alloc = 968 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 494 
total_req = 1946 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1946 
Row_Bus_Util =  0.000263 
CoL_Bus_Util = 0.025627 
Either_Row_CoL_Bus_Util = 0.025877 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000509 
queue_avg = 3.147875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.14787
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75936 n_nop=73985 n_act=16 n_pre=0 n_ref_event=0 n_req=490 n_rd=0 n_rd_L2_A=968 n_write=968 n_wr_bk=0 bw_util=0.05099
n_activity=4351 dram_eff=0.8899
bk0: 64a 72210i bk1: 64a 72195i bk2: 64a 72324i bk3: 64a 72287i bk4: 64a 72222i bk5: 64a 72211i bk6: 64a 72103i bk7: 64a 72090i bk8: 64a 72112i bk9: 64a 72097i bk10: 64a 72127i bk11: 64a 72202i bk12: 64a 72304i bk13: 64a 72279i bk14: 36a 74769i bk15: 36a 74668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967347
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.935484
Bank_Level_Parallism = 12.960122
Bank_Level_Parallism_Col = 12.956359
Bank_Level_Parallism_Ready = 7.025271
write_to_read_ratio_blp_rw_average = 0.474937
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.050990 
total_CMD = 75936 
util_bw = 3872 
Wasted_Col = 401 
Wasted_Row = 0 
Idle = 71663 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 42 
WTRc_limit = 2309 
RTWc_limit = 2149 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2309 
RTWc_limit_alone = 2149 

Commands details: 
total_CMD = 75936 
n_nop = 73985 
Read = 0 
Write = 968 
L2_Alloc = 968 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 490 
total_req = 1936 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1936 
Row_Bus_Util =  0.000211 
CoL_Bus_Util = 0.025495 
Either_Row_CoL_Bus_Util = 0.025693 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000513 
queue_avg = 3.142067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.14207
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75936 n_nop=73987 n_act=16 n_pre=0 n_ref_event=0 n_req=489 n_rd=0 n_rd_L2_A=968 n_write=967 n_wr_bk=0 bw_util=0.05096
n_activity=4354 dram_eff=0.8888
bk0: 64a 72298i bk1: 64a 72285i bk2: 64a 72305i bk3: 64a 72294i bk4: 64a 72452i bk5: 64a 72475i bk6: 64a 72234i bk7: 64a 72218i bk8: 64a 72236i bk9: 64a 72261i bk10: 64a 72257i bk11: 64a 72249i bk12: 64a 72347i bk13: 64a 72354i bk14: 36a 74040i bk15: 36a 74006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967280
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.935223
Bank_Level_Parallism = 12.874620
Bank_Level_Parallism_Col = 12.868286
Bank_Level_Parallism_Ready = 7.079587
write_to_read_ratio_blp_rw_average = 0.485185
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.050964 
total_CMD = 75936 
util_bw = 3870 
Wasted_Col = 420 
Wasted_Row = 0 
Idle = 71646 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 24 
WTRc_limit = 2220 
RTWc_limit = 2231 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2220 
RTWc_limit_alone = 2231 

Commands details: 
total_CMD = 75936 
n_nop = 73987 
Read = 0 
Write = 967 
L2_Alloc = 968 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 489 
total_req = 1935 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1935 
Row_Bus_Util =  0.000211 
CoL_Bus_Util = 0.025482 
Either_Row_CoL_Bus_Util = 0.025666 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001026 
queue_avg = 3.171092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.17109
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75936 n_nop=73983 n_act=16 n_pre=0 n_ref_event=0 n_req=493 n_rd=0 n_rd_L2_A=968 n_write=971 n_wr_bk=0 bw_util=0.05107
n_activity=4387 dram_eff=0.884
bk0: 64a 72187i bk1: 64a 72173i bk2: 64a 72546i bk3: 64a 72670i bk4: 64a 72327i bk5: 64a 72316i bk6: 64a 72294i bk7: 64a 72238i bk8: 64a 72357i bk9: 64a 72279i bk10: 64a 72175i bk11: 64a 72183i bk12: 64a 72433i bk13: 64a 72409i bk14: 36a 73799i bk15: 36a 74345i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967546
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.936255
Bank_Level_Parallism = 12.763238
Bank_Level_Parallism_Col = 12.759683
Bank_Level_Parallism_Ready = 6.995874
write_to_read_ratio_blp_rw_average = 0.478860
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.051069 
total_CMD = 75936 
util_bw = 3878 
Wasted_Col = 420 
Wasted_Row = 0 
Idle = 71638 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 23 
WTRc_limit = 2202 
RTWc_limit = 2160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2202 
RTWc_limit_alone = 2160 

Commands details: 
total_CMD = 75936 
n_nop = 73983 
Read = 0 
Write = 971 
L2_Alloc = 968 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 493 
total_req = 1939 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1939 
Row_Bus_Util =  0.000211 
CoL_Bus_Util = 0.025535 
Either_Row_CoL_Bus_Util = 0.025719 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001024 
queue_avg = 3.156685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.15668
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75936 n_nop=73987 n_act=16 n_pre=0 n_ref_event=0 n_req=489 n_rd=0 n_rd_L2_A=968 n_write=967 n_wr_bk=0 bw_util=0.05096
n_activity=4332 dram_eff=0.8934
bk0: 64a 72101i bk1: 64a 72088i bk2: 64a 72106i bk3: 64a 72223i bk4: 64a 72367i bk5: 64a 72337i bk6: 64a 72080i bk7: 64a 72065i bk8: 64a 72179i bk9: 64a 72144i bk10: 64a 72185i bk11: 64a 72159i bk12: 64a 72161i bk13: 64a 72212i bk14: 36a 74332i bk15: 36a 74380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967280
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.935223
Bank_Level_Parallism = 13.200328
Bank_Level_Parallism_Col = 13.197562
Bank_Level_Parallism_Ready = 7.262015
write_to_read_ratio_blp_rw_average = 0.477140
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.050964 
total_CMD = 75936 
util_bw = 3870 
Wasted_Col = 406 
Wasted_Row = 0 
Idle = 71660 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 37 
WTRc_limit = 2305 
RTWc_limit = 2180 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2305 
RTWc_limit_alone = 2180 

Commands details: 
total_CMD = 75936 
n_nop = 73987 
Read = 0 
Write = 967 
L2_Alloc = 968 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 489 
total_req = 1935 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1935 
Row_Bus_Util =  0.000211 
CoL_Bus_Util = 0.025482 
Either_Row_CoL_Bus_Util = 0.025666 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001026 
queue_avg = 3.154143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.15414
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75936 n_nop=73975 n_act=16 n_pre=0 n_ref_event=0 n_req=499 n_rd=0 n_rd_L2_A=968 n_write=977 n_wr_bk=0 bw_util=0.05123
n_activity=4411 dram_eff=0.8819
bk0: 64a 72163i bk1: 64a 72150i bk2: 64a 72303i bk3: 64a 72331i bk4: 64a 72218i bk5: 64a 72198i bk6: 64a 72072i bk7: 64a 72123i bk8: 64a 72152i bk9: 64a 72130i bk10: 64a 72117i bk11: 64a 72103i bk12: 64a 72355i bk13: 64a 72527i bk14: 36a 74498i bk15: 36a 74406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967936
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937743
Bank_Level_Parallism = 12.945311
Bank_Level_Parallism_Col = 12.940875
Bank_Level_Parallism_Ready = 7.180463
write_to_read_ratio_blp_rw_average = 0.485625
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.051227 
total_CMD = 75936 
util_bw = 3890 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 71620 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 32 
WTRc_limit = 2297 
RTWc_limit = 2150 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2297 
RTWc_limit_alone = 2150 

Commands details: 
total_CMD = 75936 
n_nop = 73975 
Read = 0 
Write = 977 
L2_Alloc = 968 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 499 
total_req = 1945 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1945 
Row_Bus_Util =  0.000211 
CoL_Bus_Util = 0.025614 
Either_Row_CoL_Bus_Util = 0.025824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.107670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.10767

========= L2 cache stats =========
L2_cache_bank[0]: Access = 636, Miss = 122, Miss_rate = 0.192, Pending_hits = 11, Reservation_fails = 3
L2_cache_bank[1]: Access = 636, Miss = 122, Miss_rate = 0.192, Pending_hits = 10, Reservation_fails = 4
L2_cache_bank[2]: Access = 636, Miss = 122, Miss_rate = 0.192, Pending_hits = 19, Reservation_fails = 1
L2_cache_bank[3]: Access = 636, Miss = 122, Miss_rate = 0.192, Pending_hits = 6, Reservation_fails = 1
L2_cache_bank[4]: Access = 636, Miss = 122, Miss_rate = 0.192, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[5]: Access = 636, Miss = 122, Miss_rate = 0.192, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 616, Miss = 121, Miss_rate = 0.196, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 616, Miss = 121, Miss_rate = 0.196, Pending_hits = 3, Reservation_fails = 1
L2_cache_bank[8]: Access = 616, Miss = 121, Miss_rate = 0.196, Pending_hits = 3, Reservation_fails = 6
L2_cache_bank[9]: Access = 616, Miss = 121, Miss_rate = 0.196, Pending_hits = 2, Reservation_fails = 9
L2_cache_bank[10]: Access = 616, Miss = 121, Miss_rate = 0.196, Pending_hits = 8, Reservation_fails = 2
L2_cache_bank[11]: Access = 616, Miss = 121, Miss_rate = 0.196, Pending_hits = 1, Reservation_fails = 2
L2_cache_bank[12]: Access = 616, Miss = 121, Miss_rate = 0.196, Pending_hits = 1, Reservation_fails = 2
L2_cache_bank[13]: Access = 616, Miss = 121, Miss_rate = 0.196, Pending_hits = 4, Reservation_fails = 2
L2_cache_bank[14]: Access = 616, Miss = 121, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 616, Miss = 121, Miss_rate = 0.196, Pending_hits = 15, Reservation_fails = 0
L2_total_cache_accesses = 9976
L2_total_cache_misses = 1942
L2_total_cache_miss_rate = 0.1947
L2_total_cache_pending_hits = 108
L2_total_cache_reservation_fails = 33
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2746
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 54
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1936
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 33
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 60
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 54
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 54
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 54
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4736
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 120
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 33
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=30936
icnt_total_pkts_simt_to_mem=28152
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 28.9381
	minimum = 6
	maximum = 798
Network latency average = 21.5317
	minimum = 6
	maximum = 775
Slowest packet = 1212
Flit latency average = 20.9686
	minimum = 6
	maximum = 771
Slowest flit = 5589
Fragmentation average = 0.770198
	minimum = 0
	maximum = 746
Injected packet rate average = 0.00487884
	minimum = 0 (at node 36)
	maximum = 0.00777601 (at node 20)
Accepted packet rate average = 0.00487884
	minimum = 0 (at node 36)
	maximum = 0.00777601 (at node 20)
Injected flit rate average = 0.0144487
	minimum = 0 (at node 36)
	maximum = 0.024404 (at node 20)
Accepted flit rate average= 0.0144487
	minimum = 0 (at node 36)
	maximum = 0.0216652 (at node 20)
Injected packet length average = 2.96151
Accepted packet length average = 2.96151
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.1495 (6 samples)
	minimum = 6 (6 samples)
	maximum = 798 (6 samples)
Network latency average = 21.5308 (6 samples)
	minimum = 6 (6 samples)
	maximum = 775 (6 samples)
Flit latency average = 22.5289 (6 samples)
	minimum = 6 (6 samples)
	maximum = 771 (6 samples)
Fragmentation average = 1.35647 (6 samples)
	minimum = 0 (6 samples)
	maximum = 746 (6 samples)
Injected packet rate average = 0.0156911 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0278404 (6 samples)
Accepted packet rate average = 0.0156911 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0278404 (6 samples)
Injected flit rate average = 0.0470419 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.108781 (6 samples)
Accepted flit rate average = 0.0470419 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0921697 (6 samples)
Injected packet size average = 2.99801 (6 samples)
Accepted packet size average = 2.99801 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 1183832 (inst/sec)
gpgpu_simulation_rate = 1706 (cycle/sec)
gpgpu_silicon_slowdown = 941969x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
