/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [5:0] _02_;
  wire [7:0] celloutsig_0_0z;
  wire [11:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [18:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [16:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = celloutsig_0_8z[13] ? _00_ : celloutsig_0_12z[8];
  reg [5:0] _04_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 6'h00;
    else _04_ <= celloutsig_0_0z[5:0];
  assign { _00_, _02_[4], _01_, _02_[2:0] } = _04_;
  assign celloutsig_1_19z = celloutsig_1_12z / { 1'h1, celloutsig_1_8z[1], celloutsig_1_7z };
  assign celloutsig_0_5z = in_data[8:1] / { 1'h1, celloutsig_0_0z[6:1], celloutsig_0_2z };
  assign celloutsig_1_3z = { in_data[184:183], celloutsig_1_2z[4:1], 1'h0, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } > { celloutsig_1_1z, celloutsig_1_2z[4:1], 1'h0, celloutsig_1_2z[4:1], 1'h0, celloutsig_1_1z };
  assign celloutsig_0_4z = { in_data[6:0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, _00_, _02_[4], _01_, _02_[2:0], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z } <= { _00_, _02_[4], _01_, _02_[2:0], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_22z = { celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_13z } <= { celloutsig_0_9z[2], celloutsig_0_15z, celloutsig_0_17z };
  assign celloutsig_0_17z = celloutsig_0_12z[10:2] && { celloutsig_0_8z[8:2], celloutsig_0_13z, celloutsig_0_6z };
  assign celloutsig_0_6z = in_data[54:42] < { in_data[29:27], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_15z = celloutsig_0_8z[18:14] < { _02_[4], _01_, _02_[2:1], celloutsig_0_6z };
  assign celloutsig_1_1z = { in_data[188:172], celloutsig_1_0z } < in_data[180:163];
  assign celloutsig_0_12z = { celloutsig_0_8z[15:5], celloutsig_0_7z } % { 1'h1, celloutsig_0_8z[3:2], celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_9z = celloutsig_0_8z[18] ? { celloutsig_0_8z[7:6], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z } : celloutsig_0_0z[5:1];
  assign celloutsig_0_2z = celloutsig_0_0z[7:6] != celloutsig_0_0z[3:2];
  assign celloutsig_1_7z = - { in_data[152:151], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_18z = ~ celloutsig_1_10z[6:4];
  assign celloutsig_1_12z = celloutsig_1_10z[8:2] | { in_data[100:98], celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_1_9z = | { celloutsig_1_2z[3:2], celloutsig_1_3z };
  assign celloutsig_0_3z = | { celloutsig_0_0z[7:1], _00_, _02_[4], _01_, _02_[2:0] };
  assign celloutsig_0_7z = celloutsig_0_6z & celloutsig_0_5z[2];
  assign celloutsig_1_0z = ~^ in_data[103:101];
  assign celloutsig_0_0z = in_data[89:82] >>> in_data[27:20];
  assign celloutsig_1_10z = { in_data[184:181], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_9z } >>> { celloutsig_1_6z[8:3], celloutsig_1_6z };
  assign celloutsig_1_4z = in_data[161:159] >>> { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z[4:1], 1'h0, celloutsig_1_3z } >>> { in_data[119], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_8z = celloutsig_1_7z ~^ { celloutsig_1_2z[4:3], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_8z = { celloutsig_0_5z[4:0], celloutsig_0_0z, _00_, _02_[4], _01_, _02_[2:0] } ^ { celloutsig_0_5z[1:0], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z, _00_, _02_[4], _01_, _02_[2:0], _00_, _02_[4], _01_, _02_[2:0], celloutsig_0_3z };
  assign celloutsig_0_23z = ~((celloutsig_0_6z & celloutsig_0_3z) | (celloutsig_0_22z & celloutsig_0_15z));
  assign celloutsig_1_5z = ~((in_data[175] & celloutsig_1_4z[0]) | (in_data[162] & celloutsig_1_4z[0]));
  assign { celloutsig_1_2z[1], celloutsig_1_2z[2], celloutsig_1_2z[4:3] } = { celloutsig_1_0z, celloutsig_1_0z, in_data[121:120] } ^ { celloutsig_1_1z, in_data[123], in_data[125:124] };
  assign { _02_[5], _02_[3] } = { _00_, _01_ };
  assign celloutsig_1_2z[0] = 1'h0;
  assign { out_data[130:128], out_data[102:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
