// Seed: 333059831
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    output tri id_2,
    input supply0 id_3,
    input wand id_4,
    input wire id_5,
    input supply0 id_6,
    output uwire id_7,
    input supply1 id_8,
    input tri0 id_9,
    input tri1 id_10,
    output wand id_11,
    input uwire id_12,
    input wand id_13,
    input uwire id_14,
    output tri id_15,
    output tri1 id_16,
    input wand id_17,
    input wire id_18,
    input wor id_19,
    input uwire id_20,
    output supply1 id_21
);
  assign id_0 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    input wor id_2,
    input supply0 id_3,
    input wor id_4,
    input wire id_5,
    input tri1 id_6,
    output tri id_7,
    output tri1 id_8,
    input tri1 id_9,
    input wand id_10,
    input tri0 id_11,
    input wand id_12,
    input wand id_13
);
  wire id_15;
  module_0(
      id_8,
      id_11,
      id_7,
      id_4,
      id_9,
      id_4,
      id_0,
      id_8,
      id_4,
      id_12,
      id_9,
      id_7,
      id_10,
      id_12,
      id_4,
      id_1,
      id_1,
      id_3,
      id_4,
      id_5,
      id_10,
      id_1
  );
  assign id_7 = id_10;
endmodule
