
GccBoardProject3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000085a0  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000014  20000000  000085a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00003e44  20000020  000085c0  00020014  2**4
                  ALLOC
  3 .stack        00002004  20003e64  0000c404  00020014  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
  6 .debug_info   0003efb6  00000000  00000000  00020095  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004f1e  00000000  00000000  0005f04b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000047a7  00000000  00000000  00063f69  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000d48  00000000  00000000  00068710  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000b88  00000000  00000000  00069458  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001e7fb  00000000  00000000  00069fe0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00013331  00000000  00000000  000887db  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000978e3  00000000  00000000  0009bb0c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002da8  00000000  00000000  001333f0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	68 5e 00 20 51 59 00 00 49 5a 00 00 49 5a 00 00     h^. QY..IZ..IZ..
	...
      2c:	1d 04 00 00 00 00 00 00 00 00 00 00 1d 05 00 00     ................
      3c:	65 05 00 00 49 5a 00 00 49 5a 00 00 49 5a 00 00     e...IZ..IZ..IZ..
      4c:	e9 35 00 00 49 5a 00 00 49 5a 00 00 3d 01 00 00     .5..IZ..IZ..=...
      5c:	49 5a 00 00 49 5a 00 00 8d 3c 00 00 a5 3c 00 00     IZ..IZ...<...<..
      6c:	bd 3c 00 00 d5 3c 00 00 ed 3c 00 00 05 3d 00 00     .<...<...<...=..
      7c:	7d 57 00 00 91 57 00 00 a5 57 00 00 35 58 00 00     }W...W...W..5X..
      8c:	49 58 00 00 5d 58 00 00 71 58 00 00 85 58 00 00     IX..]X..qX...X..
      9c:	d1 2e 00 00 49 5a 00 00 49 5a 00 00 49 5a 00 00     ....IZ..IZ..IZ..
      ac:	49 5a 00 00 00 00 00 00                             IZ......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000020 	.word	0x20000020
      d4:	00000000 	.word	0x00000000
      d8:	000085a0 	.word	0x000085a0

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000024 	.word	0x20000024
     108:	000085a0 	.word	0x000085a0
     10c:	000085a0 	.word	0x000085a0
     110:	00000000 	.word	0x00000000

00000114 <system_interrupt_enter_critical_section>:
	descriptor->BTCTRL.bit.STEPSEL = config->step_selection;
	descriptor->BTCTRL.bit.STEPSIZE = config->step_size;

	/* Set transfer size, source address and destination address */
	descriptor->BTCNT.reg = config->block_transfer_count;
	descriptor->SRCADDR.reg = config->source_address;
     114:	b580      	push	{r7, lr}
     116:	af00      	add	r7, sp, #0
     118:	4b02      	ldr	r3, [pc, #8]	; (124 <system_interrupt_enter_critical_section+0x10>)
	descriptor->DSTADDR.reg = config->destination_address;
     11a:	4798      	blx	r3
     11c:	46c0      	nop			; (mov r8, r8)
     11e:	46bd      	mov	sp, r7
     120:	bd80      	pop	{r7, pc}

	/* Set next transfer descriptor address */
	descriptor->DESCADDR.reg = config->next_descriptor_address;
     122:	46c0      	nop			; (mov r8, r8)
     124:	000022d5 	.word	0x000022d5

00000128 <system_interrupt_leave_critical_section>:
     128:	b580      	push	{r7, lr}
}
     12a:	af00      	add	r7, sp, #0
     12c:	4b02      	ldr	r3, [pc, #8]	; (138 <system_interrupt_leave_critical_section+0x10>)
     12e:	4798      	blx	r3
     130:	46c0      	nop			; (mov r8, r8)
     132:	46bd      	mov	sp, r7
     134:	bd80      	pop	{r7, pc}
     136:	46c0      	nop			; (mov r8, r8)
     138:	00002329 	.word	0x00002329

0000013c <DMAC_Handler>:
     13c:	b580      	push	{r7, lr}
     13e:	b086      	sub	sp, #24
     140:	af00      	add	r7, sp, #0
     142:	4b49      	ldr	r3, [pc, #292]	; (268 <DMAC_Handler+0x12c>)
	system_interrupt_enter_critical_section();
     144:	4798      	blx	r3
	active_channel =  DMAC->INTPEND.reg & DMAC_INTPEND_ID_Msk;
     146:	4b49      	ldr	r3, [pc, #292]	; (26c <DMAC_Handler+0x130>)
     148:	8c1b      	ldrh	r3, [r3, #32]
     14a:	b29b      	uxth	r3, r3
     14c:	b2da      	uxtb	r2, r3
     14e:	2317      	movs	r3, #23
     150:	18fb      	adds	r3, r7, r3
     152:	210f      	movs	r1, #15
     154:	400a      	ands	r2, r1
     156:	701a      	strb	r2, [r3, #0]
	resource = _dma_active_resource[active_channel];
     158:	2317      	movs	r3, #23
     15a:	18fb      	adds	r3, r7, r3
     15c:	781a      	ldrb	r2, [r3, #0]
     15e:	4b44      	ldr	r3, [pc, #272]	; (270 <DMAC_Handler+0x134>)
     160:	0092      	lsls	r2, r2, #2
     162:	58d3      	ldr	r3, [r2, r3]
     164:	613b      	str	r3, [r7, #16]
	DMAC->CHID.reg = DMAC_CHID_ID(resource->channel_id);
     166:	4a41      	ldr	r2, [pc, #260]	; (26c <DMAC_Handler+0x130>)
     168:	693b      	ldr	r3, [r7, #16]
     16a:	781b      	ldrb	r3, [r3, #0]
     16c:	210f      	movs	r1, #15
     16e:	400b      	ands	r3, r1
     170:	b2d9      	uxtb	r1, r3
     172:	233f      	movs	r3, #63	; 0x3f
     174:	54d1      	strb	r1, [r2, r3]
	isr = DMAC->CHINTFLAG.reg;
     176:	493d      	ldr	r1, [pc, #244]	; (26c <DMAC_Handler+0x130>)
     178:	230f      	movs	r3, #15
     17a:	18fb      	adds	r3, r7, r3
     17c:	224e      	movs	r2, #78	; 0x4e
     17e:	5c8a      	ldrb	r2, [r1, r2]
     180:	701a      	strb	r2, [r3, #0]
	total_size = descriptor_section[resource->channel_id].BTCNT.reg;
     182:	693b      	ldr	r3, [r7, #16]
     184:	781b      	ldrb	r3, [r3, #0]
     186:	4a3b      	ldr	r2, [pc, #236]	; (274 <DMAC_Handler+0x138>)
     188:	011b      	lsls	r3, r3, #4
     18a:	18d3      	adds	r3, r2, r3
     18c:	3302      	adds	r3, #2
     18e:	881b      	ldrh	r3, [r3, #0]
     190:	b29b      	uxth	r3, r3
     192:	60bb      	str	r3, [r7, #8]
	write_size = _write_back_section[resource->channel_id].BTCNT.reg;
     194:	693b      	ldr	r3, [r7, #16]
     196:	781b      	ldrb	r3, [r3, #0]
     198:	4a37      	ldr	r2, [pc, #220]	; (278 <DMAC_Handler+0x13c>)
     19a:	011b      	lsls	r3, r3, #4
     19c:	18d3      	adds	r3, r2, r3
     19e:	3302      	adds	r3, #2
     1a0:	881b      	ldrh	r3, [r3, #0]
     1a2:	b29b      	uxth	r3, r3
     1a4:	607b      	str	r3, [r7, #4]
	resource->transfered_size = total_size - write_size;
     1a6:	68ba      	ldr	r2, [r7, #8]
     1a8:	687b      	ldr	r3, [r7, #4]
     1aa:	1ad2      	subs	r2, r2, r3
     1ac:	693b      	ldr	r3, [r7, #16]
     1ae:	615a      	str	r2, [r3, #20]
	if (isr & DMAC_CHINTENCLR_TERR) {
     1b0:	230f      	movs	r3, #15
     1b2:	18fb      	adds	r3, r7, r3
     1b4:	781b      	ldrb	r3, [r3, #0]
     1b6:	2201      	movs	r2, #1
     1b8:	4013      	ands	r3, r2
     1ba:	d016      	beq.n	1ea <DMAC_Handler+0xae>
		DMAC->CHINTFLAG.reg = DMAC_CHINTENCLR_TERR;
     1bc:	4a2b      	ldr	r2, [pc, #172]	; (26c <DMAC_Handler+0x130>)
     1be:	234e      	movs	r3, #78	; 0x4e
     1c0:	2101      	movs	r1, #1
     1c2:	54d1      	strb	r1, [r2, r3]
		resource->job_status = STATUS_ERR_IO;
     1c4:	693b      	ldr	r3, [r7, #16]
     1c6:	2210      	movs	r2, #16
     1c8:	745a      	strb	r2, [r3, #17]
		if ((resource->callback_enable & (1<<DMA_CALLBACK_TRANSFER_ERROR)) &&
     1ca:	693b      	ldr	r3, [r7, #16]
     1cc:	7c1b      	ldrb	r3, [r3, #16]
     1ce:	001a      	movs	r2, r3
     1d0:	2301      	movs	r3, #1
     1d2:	4013      	ands	r3, r2
     1d4:	d042      	beq.n	25c <DMAC_Handler+0x120>
				(resource->callback[DMA_CALLBACK_TRANSFER_ERROR])) {
     1d6:	693b      	ldr	r3, [r7, #16]
     1d8:	685b      	ldr	r3, [r3, #4]
		if ((resource->callback_enable & (1<<DMA_CALLBACK_TRANSFER_ERROR)) &&
     1da:	2b00      	cmp	r3, #0
     1dc:	d03e      	beq.n	25c <DMAC_Handler+0x120>
			resource->callback[DMA_CALLBACK_TRANSFER_ERROR](resource);
     1de:	693b      	ldr	r3, [r7, #16]
     1e0:	685b      	ldr	r3, [r3, #4]
     1e2:	693a      	ldr	r2, [r7, #16]
     1e4:	0010      	movs	r0, r2
     1e6:	4798      	blx	r3
     1e8:	e038      	b.n	25c <DMAC_Handler+0x120>
	} else if (isr & DMAC_CHINTENCLR_TCMPL) {
     1ea:	230f      	movs	r3, #15
     1ec:	18fb      	adds	r3, r7, r3
     1ee:	781b      	ldrb	r3, [r3, #0]
     1f0:	2202      	movs	r2, #2
     1f2:	4013      	ands	r3, r2
     1f4:	d016      	beq.n	224 <DMAC_Handler+0xe8>
		DMAC->CHINTFLAG.reg = DMAC_CHINTENCLR_TCMPL;
     1f6:	4a1d      	ldr	r2, [pc, #116]	; (26c <DMAC_Handler+0x130>)
     1f8:	234e      	movs	r3, #78	; 0x4e
     1fa:	2102      	movs	r1, #2
     1fc:	54d1      	strb	r1, [r2, r3]
		resource->job_status = STATUS_OK;
     1fe:	693b      	ldr	r3, [r7, #16]
     200:	2200      	movs	r2, #0
     202:	745a      	strb	r2, [r3, #17]
		if ((resource->callback_enable & (1 << DMA_CALLBACK_TRANSFER_DONE)) &&
     204:	693b      	ldr	r3, [r7, #16]
     206:	7c1b      	ldrb	r3, [r3, #16]
     208:	001a      	movs	r2, r3
     20a:	2302      	movs	r3, #2
     20c:	4013      	ands	r3, r2
     20e:	d025      	beq.n	25c <DMAC_Handler+0x120>
				(resource->callback[DMA_CALLBACK_TRANSFER_DONE])) {
     210:	693b      	ldr	r3, [r7, #16]
     212:	689b      	ldr	r3, [r3, #8]
		if ((resource->callback_enable & (1 << DMA_CALLBACK_TRANSFER_DONE)) &&
     214:	2b00      	cmp	r3, #0
     216:	d021      	beq.n	25c <DMAC_Handler+0x120>
			resource->callback[DMA_CALLBACK_TRANSFER_DONE](resource);
     218:	693b      	ldr	r3, [r7, #16]
     21a:	689b      	ldr	r3, [r3, #8]
     21c:	693a      	ldr	r2, [r7, #16]
     21e:	0010      	movs	r0, r2
     220:	4798      	blx	r3
     222:	e01b      	b.n	25c <DMAC_Handler+0x120>
	} else if (isr & DMAC_CHINTENCLR_SUSP) {
     224:	230f      	movs	r3, #15
     226:	18fb      	adds	r3, r7, r3
     228:	781b      	ldrb	r3, [r3, #0]
     22a:	2204      	movs	r2, #4
     22c:	4013      	ands	r3, r2
     22e:	d015      	beq.n	25c <DMAC_Handler+0x120>
		DMAC->CHINTFLAG.reg = DMAC_CHINTENCLR_SUSP;
     230:	4a0e      	ldr	r2, [pc, #56]	; (26c <DMAC_Handler+0x130>)
     232:	234e      	movs	r3, #78	; 0x4e
     234:	2104      	movs	r1, #4
     236:	54d1      	strb	r1, [r2, r3]
		resource->job_status = STATUS_SUSPEND;
     238:	693b      	ldr	r3, [r7, #16]
     23a:	2206      	movs	r2, #6
     23c:	745a      	strb	r2, [r3, #17]
		if ((resource->callback_enable & (1 << DMA_CALLBACK_CHANNEL_SUSPEND)) &&
     23e:	693b      	ldr	r3, [r7, #16]
     240:	7c1b      	ldrb	r3, [r3, #16]
     242:	001a      	movs	r2, r3
     244:	2304      	movs	r3, #4
     246:	4013      	ands	r3, r2
     248:	d008      	beq.n	25c <DMAC_Handler+0x120>
			(resource->callback[DMA_CALLBACK_CHANNEL_SUSPEND])){
     24a:	693b      	ldr	r3, [r7, #16]
     24c:	68db      	ldr	r3, [r3, #12]
		if ((resource->callback_enable & (1 << DMA_CALLBACK_CHANNEL_SUSPEND)) &&
     24e:	2b00      	cmp	r3, #0
     250:	d004      	beq.n	25c <DMAC_Handler+0x120>
			resource->callback[DMA_CALLBACK_CHANNEL_SUSPEND](resource);
     252:	693b      	ldr	r3, [r7, #16]
     254:	68db      	ldr	r3, [r3, #12]
     256:	693a      	ldr	r2, [r7, #16]
     258:	0010      	movs	r0, r2
     25a:	4798      	blx	r3
	system_interrupt_leave_critical_section();
     25c:	4b07      	ldr	r3, [pc, #28]	; (27c <DMAC_Handler+0x140>)
     25e:	4798      	blx	r3
}
     260:	46c0      	nop			; (mov r8, r8)
     262:	46bd      	mov	sp, r7
     264:	b006      	add	sp, #24
     266:	bd80      	pop	{r7, pc}
     268:	00000115 	.word	0x00000115
     26c:	41004800 	.word	0x41004800
     270:	20000090 	.word	0x20000090
     274:	20003cc0 	.word	0x20003cc0
     278:	20000040 	.word	0x20000040
     27c:	00000129 	.word	0x00000129

00000280 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( xList *pxList )
{
     280:	b580      	push	{r7, lr}
     282:	b082      	sub	sp, #8
     284:	af00      	add	r7, sp, #0
     286:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
     288:	687b      	ldr	r3, [r7, #4]
     28a:	3308      	adds	r3, #8
     28c:	001a      	movs	r2, r3
     28e:	687b      	ldr	r3, [r7, #4]
     290:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
     292:	687b      	ldr	r3, [r7, #4]
     294:	2201      	movs	r2, #1
     296:	4252      	negs	r2, r2
     298:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
     29a:	687b      	ldr	r3, [r7, #4]
     29c:	3308      	adds	r3, #8
     29e:	001a      	movs	r2, r3
     2a0:	687b      	ldr	r3, [r7, #4]
     2a2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
     2a4:	687b      	ldr	r3, [r7, #4]
     2a6:	3308      	adds	r3, #8
     2a8:	001a      	movs	r2, r3
     2aa:	687b      	ldr	r3, [r7, #4]
     2ac:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
     2ae:	687b      	ldr	r3, [r7, #4]
     2b0:	2200      	movs	r2, #0
     2b2:	601a      	str	r2, [r3, #0]
}
     2b4:	46c0      	nop			; (mov r8, r8)
     2b6:	46bd      	mov	sp, r7
     2b8:	b002      	add	sp, #8
     2ba:	bd80      	pop	{r7, pc}

000002bc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
     2bc:	b580      	push	{r7, lr}
     2be:	b082      	sub	sp, #8
     2c0:	af00      	add	r7, sp, #0
     2c2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
     2c4:	687b      	ldr	r3, [r7, #4]
     2c6:	2200      	movs	r2, #0
     2c8:	611a      	str	r2, [r3, #16]
}
     2ca:	46c0      	nop			; (mov r8, r8)
     2cc:	46bd      	mov	sp, r7
     2ce:	b002      	add	sp, #8
     2d0:	bd80      	pop	{r7, pc}

000002d2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( xList *pxList, xListItem *pxNewListItem )
{
     2d2:	b580      	push	{r7, lr}
     2d4:	b084      	sub	sp, #16
     2d6:	af00      	add	r7, sp, #0
     2d8:	6078      	str	r0, [r7, #4]
     2da:	6039      	str	r1, [r7, #0]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
     2dc:	687b      	ldr	r3, [r7, #4]
     2de:	685b      	ldr	r3, [r3, #4]
     2e0:	60fb      	str	r3, [r7, #12]

	pxNewListItem->pxNext = pxIndex->pxNext;
     2e2:	68fb      	ldr	r3, [r7, #12]
     2e4:	685a      	ldr	r2, [r3, #4]
     2e6:	683b      	ldr	r3, [r7, #0]
     2e8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
     2ea:	687b      	ldr	r3, [r7, #4]
     2ec:	685a      	ldr	r2, [r3, #4]
     2ee:	683b      	ldr	r3, [r7, #0]
     2f0:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
     2f2:	68fb      	ldr	r3, [r7, #12]
     2f4:	685b      	ldr	r3, [r3, #4]
     2f6:	683a      	ldr	r2, [r7, #0]
     2f8:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
     2fa:	68fb      	ldr	r3, [r7, #12]
     2fc:	683a      	ldr	r2, [r7, #0]
     2fe:	605a      	str	r2, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
     300:	687b      	ldr	r3, [r7, #4]
     302:	683a      	ldr	r2, [r7, #0]
     304:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
     306:	683b      	ldr	r3, [r7, #0]
     308:	687a      	ldr	r2, [r7, #4]
     30a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
     30c:	687b      	ldr	r3, [r7, #4]
     30e:	681b      	ldr	r3, [r3, #0]
     310:	1c5a      	adds	r2, r3, #1
     312:	687b      	ldr	r3, [r7, #4]
     314:	601a      	str	r2, [r3, #0]
}
     316:	46c0      	nop			; (mov r8, r8)
     318:	46bd      	mov	sp, r7
     31a:	b004      	add	sp, #16
     31c:	bd80      	pop	{r7, pc}

0000031e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
     31e:	b580      	push	{r7, lr}
     320:	b084      	sub	sp, #16
     322:	af00      	add	r7, sp, #0
     324:	6078      	str	r0, [r7, #4]
     326:	6039      	str	r1, [r7, #0]
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
     328:	683b      	ldr	r3, [r7, #0]
     32a:	681b      	ldr	r3, [r3, #0]
     32c:	60bb      	str	r3, [r7, #8]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
     32e:	68bb      	ldr	r3, [r7, #8]
     330:	3301      	adds	r3, #1
     332:	d103      	bne.n	33c <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
     334:	687b      	ldr	r3, [r7, #4]
     336:	691b      	ldr	r3, [r3, #16]
     338:	60fb      	str	r3, [r7, #12]
     33a:	e00c      	b.n	356 <vListInsert+0x38>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
     33c:	687b      	ldr	r3, [r7, #4]
     33e:	3308      	adds	r3, #8
     340:	60fb      	str	r3, [r7, #12]
     342:	e002      	b.n	34a <vListInsert+0x2c>
     344:	68fb      	ldr	r3, [r7, #12]
     346:	685b      	ldr	r3, [r3, #4]
     348:	60fb      	str	r3, [r7, #12]
     34a:	68fb      	ldr	r3, [r7, #12]
     34c:	685b      	ldr	r3, [r3, #4]
     34e:	681a      	ldr	r2, [r3, #0]
     350:	68bb      	ldr	r3, [r7, #8]
     352:	429a      	cmp	r2, r3
     354:	d9f6      	bls.n	344 <vListInsert+0x26>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
     356:	68fb      	ldr	r3, [r7, #12]
     358:	685a      	ldr	r2, [r3, #4]
     35a:	683b      	ldr	r3, [r7, #0]
     35c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
     35e:	683b      	ldr	r3, [r7, #0]
     360:	685b      	ldr	r3, [r3, #4]
     362:	683a      	ldr	r2, [r7, #0]
     364:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
     366:	683b      	ldr	r3, [r7, #0]
     368:	68fa      	ldr	r2, [r7, #12]
     36a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
     36c:	68fb      	ldr	r3, [r7, #12]
     36e:	683a      	ldr	r2, [r7, #0]
     370:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
     372:	683b      	ldr	r3, [r7, #0]
     374:	687a      	ldr	r2, [r7, #4]
     376:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
     378:	687b      	ldr	r3, [r7, #4]
     37a:	681b      	ldr	r3, [r3, #0]
     37c:	1c5a      	adds	r2, r3, #1
     37e:	687b      	ldr	r3, [r7, #4]
     380:	601a      	str	r2, [r3, #0]
}
     382:	46c0      	nop			; (mov r8, r8)
     384:	46bd      	mov	sp, r7
     386:	b004      	add	sp, #16
     388:	bd80      	pop	{r7, pc}

0000038a <uxListRemove>:
/*-----------------------------------------------------------*/

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
     38a:	b580      	push	{r7, lr}
     38c:	b084      	sub	sp, #16
     38e:	af00      	add	r7, sp, #0
     390:	6078      	str	r0, [r7, #4]
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
     392:	687b      	ldr	r3, [r7, #4]
     394:	685b      	ldr	r3, [r3, #4]
     396:	687a      	ldr	r2, [r7, #4]
     398:	6892      	ldr	r2, [r2, #8]
     39a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
     39c:	687b      	ldr	r3, [r7, #4]
     39e:	689b      	ldr	r3, [r3, #8]
     3a0:	687a      	ldr	r2, [r7, #4]
     3a2:	6852      	ldr	r2, [r2, #4]
     3a4:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
     3a6:	687b      	ldr	r3, [r7, #4]
     3a8:	691b      	ldr	r3, [r3, #16]
     3aa:	60fb      	str	r3, [r7, #12]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
     3ac:	68fb      	ldr	r3, [r7, #12]
     3ae:	685a      	ldr	r2, [r3, #4]
     3b0:	687b      	ldr	r3, [r7, #4]
     3b2:	429a      	cmp	r2, r3
     3b4:	d103      	bne.n	3be <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
     3b6:	687b      	ldr	r3, [r7, #4]
     3b8:	689a      	ldr	r2, [r3, #8]
     3ba:	68fb      	ldr	r3, [r7, #12]
     3bc:	605a      	str	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
     3be:	687b      	ldr	r3, [r7, #4]
     3c0:	2200      	movs	r2, #0
     3c2:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
     3c4:	68fb      	ldr	r3, [r7, #12]
     3c6:	681b      	ldr	r3, [r3, #0]
     3c8:	1e5a      	subs	r2, r3, #1
     3ca:	68fb      	ldr	r3, [r7, #12]
     3cc:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
     3ce:	68fb      	ldr	r3, [r7, #12]
     3d0:	681b      	ldr	r3, [r3, #0]
}
     3d2:	0018      	movs	r0, r3
     3d4:	46bd      	mov	sp, r7
     3d6:	b004      	add	sp, #16
     3d8:	bd80      	pop	{r7, pc}

000003da <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
     3da:	b580      	push	{r7, lr}
     3dc:	b084      	sub	sp, #16
     3de:	af00      	add	r7, sp, #0
     3e0:	60f8      	str	r0, [r7, #12]
     3e2:	60b9      	str	r1, [r7, #8]
     3e4:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
     3e6:	68fb      	ldr	r3, [r7, #12]
     3e8:	3b04      	subs	r3, #4
     3ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
     3ec:	68fb      	ldr	r3, [r7, #12]
     3ee:	2280      	movs	r2, #128	; 0x80
     3f0:	0452      	lsls	r2, r2, #17
     3f2:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
     3f4:	68fb      	ldr	r3, [r7, #12]
     3f6:	3b04      	subs	r3, #4
     3f8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
     3fa:	68ba      	ldr	r2, [r7, #8]
     3fc:	68fb      	ldr	r3, [r7, #12]
     3fe:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 6;	/* LR, R12, R3..R1 */
     400:	68fb      	ldr	r3, [r7, #12]
     402:	3b18      	subs	r3, #24
     404:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
     406:	687a      	ldr	r2, [r7, #4]
     408:	68fb      	ldr	r3, [r7, #12]
     40a:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
     40c:	68fb      	ldr	r3, [r7, #12]
     40e:	3b20      	subs	r3, #32
     410:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
     412:	68fb      	ldr	r3, [r7, #12]
}
     414:	0018      	movs	r0, r3
     416:	46bd      	mov	sp, r7
     418:	b004      	add	sp, #16
     41a:	bd80      	pop	{r7, pc}

0000041c <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
     41c:	4b08      	ldr	r3, [pc, #32]	; (440 <pxCurrentTCBConst2>)
     41e:	6819      	ldr	r1, [r3, #0]
     420:	6808      	ldr	r0, [r1, #0]
     422:	3010      	adds	r0, #16
     424:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
     426:	46a0      	mov	r8, r4
     428:	46a9      	mov	r9, r5
     42a:	46b2      	mov	sl, r6
     42c:	46bb      	mov	fp, r7
     42e:	f380 8809 	msr	PSP, r0
     432:	3820      	subs	r0, #32
     434:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
     436:	4671      	mov	r1, lr
     438:	200d      	movs	r0, #13
     43a:	4301      	orrs	r1, r0
     43c:	4708      	bx	r1
     43e:	46c0      	nop			; (mov r8, r8)

00000440 <pxCurrentTCBConst2>:
     440:	20003b44 	.word	0x20003b44
					"	bx r1							\n"
					"									\n"
					"	.align 2						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB	\n"
				);
}
     444:	46c0      	nop			; (mov r8, r8)
     446:	46c0      	nop			; (mov r8, r8)

00000448 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
     448:	4a06      	ldr	r2, [pc, #24]	; (464 <pxCurrentTCBConst3>)
     44a:	6813      	ldr	r3, [r2, #0]
     44c:	6818      	ldr	r0, [r3, #0]
     44e:	3020      	adds	r0, #32
     450:	f380 8809 	msr	PSP, r0
     454:	2002      	movs	r0, #2
     456:	f380 8814 	msr	CONTROL, r0
     45a:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
     45c:	46ae      	mov	lr, r5
     45e:	b662      	cpsie	i
     460:	bd00      	pop	{pc}
     462:	46c0      	nop			; (mov r8, r8)

00000464 <pxCurrentTCBConst3>:
     464:	20003b44 	.word	0x20003b44
	"	pop {pc}					\n" /* Finally, pop the PC to jump to the user defined task code. */
	"								\n"
	"	.align 2					\n"
	"pxCurrentTCBConst3: .word pxCurrentTCB	  "
				  );
}
     468:	46c0      	nop			; (mov r8, r8)
     46a:	46c0      	nop			; (mov r8, r8)

0000046c <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
     46c:	b580      	push	{r7, lr}
     46e:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
     470:	4b0c      	ldr	r3, [pc, #48]	; (4a4 <xPortStartScheduler+0x38>)
     472:	4a0c      	ldr	r2, [pc, #48]	; (4a4 <xPortStartScheduler+0x38>)
     474:	6812      	ldr	r2, [r2, #0]
     476:	21ff      	movs	r1, #255	; 0xff
     478:	0409      	lsls	r1, r1, #16
     47a:	430a      	orrs	r2, r1
     47c:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
     47e:	4b09      	ldr	r3, [pc, #36]	; (4a4 <xPortStartScheduler+0x38>)
     480:	4a08      	ldr	r2, [pc, #32]	; (4a4 <xPortStartScheduler+0x38>)
     482:	6812      	ldr	r2, [r2, #0]
     484:	21ff      	movs	r1, #255	; 0xff
     486:	0609      	lsls	r1, r1, #24
     488:	430a      	orrs	r2, r1
     48a:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
     48c:	4b06      	ldr	r3, [pc, #24]	; (4a8 <xPortStartScheduler+0x3c>)
     48e:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
     490:	4b06      	ldr	r3, [pc, #24]	; (4ac <xPortStartScheduler+0x40>)
     492:	2200      	movs	r2, #0
     494:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
     496:	4b06      	ldr	r3, [pc, #24]	; (4b0 <xPortStartScheduler+0x44>)
     498:	4798      	blx	r3

	/* Should not get here! */
	return 0;
     49a:	2300      	movs	r3, #0
}
     49c:	0018      	movs	r0, r3
     49e:	46bd      	mov	sp, r7
     4a0:	bd80      	pop	{r7, pc}
     4a2:	46c0      	nop			; (mov r8, r8)
     4a4:	e000ed20 	.word	0xe000ed20
     4a8:	00000591 	.word	0x00000591
     4ac:	20000000 	.word	0x20000000
     4b0:	00000449 	.word	0x00000449

000004b4 <vPortYield>:
    is nothing to return to.  */
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
     4b4:	b580      	push	{r7, lr}
     4b6:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
     4b8:	4b05      	ldr	r3, [pc, #20]	; (4d0 <vPortYield+0x1c>)
     4ba:	2280      	movs	r2, #128	; 0x80
     4bc:	0552      	lsls	r2, r2, #21
     4be:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
     4c0:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
     4c4:	f3bf 8f6f 	isb	sy
}
     4c8:	46c0      	nop			; (mov r8, r8)
     4ca:	46bd      	mov	sp, r7
     4cc:	bd80      	pop	{r7, pc}
     4ce:	46c0      	nop			; (mov r8, r8)
     4d0:	e000ed04 	.word	0xe000ed04

000004d4 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
     4d4:	b580      	push	{r7, lr}
     4d6:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
     4d8:	b672      	cpsid	i
    uxCriticalNesting++;
     4da:	4b06      	ldr	r3, [pc, #24]	; (4f4 <vPortEnterCritical+0x20>)
     4dc:	681b      	ldr	r3, [r3, #0]
     4de:	1c5a      	adds	r2, r3, #1
     4e0:	4b04      	ldr	r3, [pc, #16]	; (4f4 <vPortEnterCritical+0x20>)
     4e2:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" );
     4e4:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
     4e8:	f3bf 8f6f 	isb	sy
}
     4ec:	46c0      	nop			; (mov r8, r8)
     4ee:	46bd      	mov	sp, r7
     4f0:	bd80      	pop	{r7, pc}
     4f2:	46c0      	nop			; (mov r8, r8)
     4f4:	20000000 	.word	0x20000000

000004f8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
     4f8:	b580      	push	{r7, lr}
     4fa:	af00      	add	r7, sp, #0
    uxCriticalNesting--;
     4fc:	4b06      	ldr	r3, [pc, #24]	; (518 <vPortExitCritical+0x20>)
     4fe:	681b      	ldr	r3, [r3, #0]
     500:	1e5a      	subs	r2, r3, #1
     502:	4b05      	ldr	r3, [pc, #20]	; (518 <vPortExitCritical+0x20>)
     504:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
     506:	4b04      	ldr	r3, [pc, #16]	; (518 <vPortExitCritical+0x20>)
     508:	681b      	ldr	r3, [r3, #0]
     50a:	2b00      	cmp	r3, #0
     50c:	d100      	bne.n	510 <vPortExitCritical+0x18>
    {
        portENABLE_INTERRUPTS();
     50e:	b662      	cpsie	i
    }
}
     510:	46c0      	nop			; (mov r8, r8)
     512:	46bd      	mov	sp, r7
     514:	bd80      	pop	{r7, pc}
     516:	46c0      	nop			; (mov r8, r8)
     518:	20000000 	.word	0x20000000

0000051c <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
     51c:	f3ef 8009 	mrs	r0, PSP
     520:	4b0e      	ldr	r3, [pc, #56]	; (55c <pxCurrentTCBConst>)
     522:	681a      	ldr	r2, [r3, #0]
     524:	3820      	subs	r0, #32
     526:	6010      	str	r0, [r2, #0]
     528:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
     52a:	4644      	mov	r4, r8
     52c:	464d      	mov	r5, r9
     52e:	4656      	mov	r6, sl
     530:	465f      	mov	r7, fp
     532:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
     534:	b508      	push	{r3, lr}
     536:	b672      	cpsid	i
     538:	f000 ff84 	bl	1444 <vTaskSwitchContext>
     53c:	b662      	cpsie	i
     53e:	bc0c      	pop	{r2, r3}
     540:	6811      	ldr	r1, [r2, #0]
     542:	6808      	ldr	r0, [r1, #0]
     544:	3010      	adds	r0, #16
     546:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
     548:	46a0      	mov	r8, r4
     54a:	46a9      	mov	r9, r5
     54c:	46b2      	mov	sl, r6
     54e:	46bb      	mov	fp, r7
     550:	f380 8809 	msr	PSP, r0
     554:	3820      	subs	r0, #32
     556:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
     558:	4718      	bx	r3
     55a:	46c0      	nop			; (mov r8, r8)

0000055c <pxCurrentTCBConst>:
     55c:	20003b44 	.word	0x20003b44
	"	bx r3								\n"
	"										\n"
	"	.align 2							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
     560:	46c0      	nop			; (mov r8, r8)
     562:	46c0      	nop			; (mov r8, r8)

00000564 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
     564:	b580      	push	{r7, lr}
     566:	b082      	sub	sp, #8
     568:	af00      	add	r7, sp, #0
unsigned long ulDummy;

	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
     56a:	4b07      	ldr	r3, [pc, #28]	; (588 <SysTick_Handler+0x24>)
     56c:	2280      	movs	r2, #128	; 0x80
     56e:	0552      	lsls	r2, r2, #21
     570:	601a      	str	r2, [r3, #0]
	#endif

	ulDummy = portSET_INTERRUPT_MASK_FROM_ISR();
     572:	2300      	movs	r3, #0
     574:	607b      	str	r3, [r7, #4]
     576:	b672      	cpsid	i
	{
		vTaskIncrementTick();
     578:	4b04      	ldr	r3, [pc, #16]	; (58c <SysTick_Handler+0x28>)
     57a:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulDummy );
     57c:	b662      	cpsie	i
}
     57e:	46c0      	nop			; (mov r8, r8)
     580:	46bd      	mov	sp, r7
     582:	b002      	add	sp, #8
     584:	bd80      	pop	{r7, pc}
     586:	46c0      	nop			; (mov r8, r8)
     588:	e000ed04 	.word	0xe000ed04
     58c:	00001301 	.word	0x00001301

00000590 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
     590:	b580      	push	{r7, lr}
     592:	af00      	add	r7, sp, #0
	/* Configure SysTick to interrupt at the requested rate. */
	*(portNVIC_SYSTICK_VAL)  = 0; /* Load the SysTick Counter Value */
     594:	4b05      	ldr	r3, [pc, #20]	; (5ac <vPortSetupTimerInterrupt+0x1c>)
     596:	2200      	movs	r2, #0
     598:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSTICK_LOAD) = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
     59a:	4b05      	ldr	r3, [pc, #20]	; (5b0 <vPortSetupTimerInterrupt+0x20>)
     59c:	4a05      	ldr	r2, [pc, #20]	; (5b4 <vPortSetupTimerInterrupt+0x24>)
     59e:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSTICK_CTRL) = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
     5a0:	4b05      	ldr	r3, [pc, #20]	; (5b8 <vPortSetupTimerInterrupt+0x28>)
     5a2:	2207      	movs	r2, #7
     5a4:	601a      	str	r2, [r3, #0]
}
     5a6:	46c0      	nop			; (mov r8, r8)
     5a8:	46bd      	mov	sp, r7
     5aa:	bd80      	pop	{r7, pc}
     5ac:	e000e018 	.word	0xe000e018
     5b0:	e000e014 	.word	0xe000e014
     5b4:	00001f3f 	.word	0x00001f3f
     5b8:	e000e010 	.word	0xe000e010

000005bc <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
     5bc:	b580      	push	{r7, lr}
     5be:	b084      	sub	sp, #16
     5c0:	af00      	add	r7, sp, #0
     5c2:	6078      	str	r0, [r7, #4]
void *pvReturn = NULL;
     5c4:	2300      	movs	r3, #0
     5c6:	60fb      	str	r3, [r7, #12]
static unsigned char *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if portBYTE_ALIGNMENT != 1
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
     5c8:	687b      	ldr	r3, [r7, #4]
     5ca:	2207      	movs	r2, #7
     5cc:	4013      	ands	r3, r2
     5ce:	d004      	beq.n	5da <pvPortMalloc+0x1e>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
     5d0:	687b      	ldr	r3, [r7, #4]
     5d2:	2207      	movs	r2, #7
     5d4:	4393      	bics	r3, r2
     5d6:	3308      	adds	r3, #8
     5d8:	607b      	str	r3, [r7, #4]
		}
	#endif

	vTaskSuspendAll();
     5da:	4b17      	ldr	r3, [pc, #92]	; (638 <pvPortMalloc+0x7c>)
     5dc:	4798      	blx	r3
	{
		if( pucAlignedHeap == NULL )
     5de:	4b17      	ldr	r3, [pc, #92]	; (63c <pvPortMalloc+0x80>)
     5e0:	681b      	ldr	r3, [r3, #0]
     5e2:	2b00      	cmp	r3, #0
     5e4:	d105      	bne.n	5f2 <pvPortMalloc+0x36>
		{
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( unsigned char * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK ) );
     5e6:	4b16      	ldr	r3, [pc, #88]	; (640 <pvPortMalloc+0x84>)
     5e8:	2207      	movs	r2, #7
     5ea:	4393      	bics	r3, r2
     5ec:	001a      	movs	r2, r3
     5ee:	4b13      	ldr	r3, [pc, #76]	; (63c <pvPortMalloc+0x80>)
     5f0:	601a      	str	r2, [r3, #0]
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
     5f2:	4b14      	ldr	r3, [pc, #80]	; (644 <pvPortMalloc+0x88>)
     5f4:	681a      	ldr	r2, [r3, #0]
     5f6:	687b      	ldr	r3, [r7, #4]
     5f8:	18d3      	adds	r3, r2, r3
     5fa:	4a13      	ldr	r2, [pc, #76]	; (648 <pvPortMalloc+0x8c>)
     5fc:	4293      	cmp	r3, r2
     5fe:	d813      	bhi.n	628 <pvPortMalloc+0x6c>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
     600:	4b10      	ldr	r3, [pc, #64]	; (644 <pvPortMalloc+0x88>)
     602:	681a      	ldr	r2, [r3, #0]
     604:	687b      	ldr	r3, [r7, #4]
     606:	18d2      	adds	r2, r2, r3
     608:	4b0e      	ldr	r3, [pc, #56]	; (644 <pvPortMalloc+0x88>)
     60a:	681b      	ldr	r3, [r3, #0]
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
     60c:	429a      	cmp	r2, r3
     60e:	d90b      	bls.n	628 <pvPortMalloc+0x6c>
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
     610:	4b0a      	ldr	r3, [pc, #40]	; (63c <pvPortMalloc+0x80>)
     612:	681a      	ldr	r2, [r3, #0]
     614:	4b0b      	ldr	r3, [pc, #44]	; (644 <pvPortMalloc+0x88>)
     616:	681b      	ldr	r3, [r3, #0]
     618:	18d3      	adds	r3, r2, r3
     61a:	60fb      	str	r3, [r7, #12]
			xNextFreeByte += xWantedSize;
     61c:	4b09      	ldr	r3, [pc, #36]	; (644 <pvPortMalloc+0x88>)
     61e:	681a      	ldr	r2, [r3, #0]
     620:	687b      	ldr	r3, [r7, #4]
     622:	18d2      	adds	r2, r2, r3
     624:	4b07      	ldr	r3, [pc, #28]	; (644 <pvPortMalloc+0x88>)
     626:	601a      	str	r2, [r3, #0]
		}
	}
	xTaskResumeAll();
     628:	4b08      	ldr	r3, [pc, #32]	; (64c <pvPortMalloc+0x90>)
     62a:	4798      	blx	r3
			vApplicationMallocFailedHook();
		}
	}
	#endif

	return pvReturn;
     62c:	68fb      	ldr	r3, [r7, #12]
}
     62e:	0018      	movs	r0, r3
     630:	46bd      	mov	sp, r7
     632:	b004      	add	sp, #16
     634:	bd80      	pop	{r7, pc}
     636:	46c0      	nop			; (mov r8, r8)
     638:	000011a5 	.word	0x000011a5
     63c:	20003b40 	.word	0x20003b40
     640:	200000ac 	.word	0x200000ac
     644:	20003b3c 	.word	0x20003b3c
     648:	00003a8f 	.word	0x00003a8f
     64c:	000011bd 	.word	0x000011bd

00000650 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
     650:	b580      	push	{r7, lr}
     652:	b082      	sub	sp, #8
     654:	af00      	add	r7, sp, #0
     656:	6078      	str	r0, [r7, #4]
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
     658:	687b      	ldr	r3, [r7, #4]
     65a:	2b00      	cmp	r3, #0
     65c:	d001      	beq.n	662 <vPortFree+0x12>
     65e:	b672      	cpsid	i
     660:	e7fe      	b.n	660 <vPortFree+0x10>
}
     662:	46c0      	nop			; (mov r8, r8)
     664:	46bd      	mov	sp, r7
     666:	b002      	add	sp, #8
     668:	bd80      	pop	{r7, pc}
	...

0000066c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle xQueue, portBASE_TYPE xNewQueue )
{
     66c:	b580      	push	{r7, lr}
     66e:	b084      	sub	sp, #16
     670:	af00      	add	r7, sp, #0
     672:	6078      	str	r0, [r7, #4]
     674:	6039      	str	r1, [r7, #0]
xQUEUE *pxQueue;

	pxQueue = ( xQUEUE * ) xQueue;
     676:	687b      	ldr	r3, [r7, #4]
     678:	60fb      	str	r3, [r7, #12]
	configASSERT( pxQueue );
     67a:	68fb      	ldr	r3, [r7, #12]
     67c:	2b00      	cmp	r3, #0
     67e:	d101      	bne.n	684 <xQueueGenericReset+0x18>
     680:	b672      	cpsid	i
     682:	e7fe      	b.n	682 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
     684:	4b24      	ldr	r3, [pc, #144]	; (718 <xQueueGenericReset+0xac>)
     686:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
     688:	68fb      	ldr	r3, [r7, #12]
     68a:	681a      	ldr	r2, [r3, #0]
     68c:	68fb      	ldr	r3, [r7, #12]
     68e:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
     690:	68fb      	ldr	r3, [r7, #12]
     692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
     694:	434b      	muls	r3, r1
     696:	18d2      	adds	r2, r2, r3
     698:	68fb      	ldr	r3, [r7, #12]
     69a:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
     69c:	68fb      	ldr	r3, [r7, #12]
     69e:	2200      	movs	r2, #0
     6a0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
     6a2:	68fb      	ldr	r3, [r7, #12]
     6a4:	681a      	ldr	r2, [r3, #0]
     6a6:	68fb      	ldr	r3, [r7, #12]
     6a8:	609a      	str	r2, [r3, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
     6aa:	68fb      	ldr	r3, [r7, #12]
     6ac:	681a      	ldr	r2, [r3, #0]
     6ae:	68fb      	ldr	r3, [r7, #12]
     6b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
     6b2:	1e59      	subs	r1, r3, #1
     6b4:	68fb      	ldr	r3, [r7, #12]
     6b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
     6b8:	434b      	muls	r3, r1
     6ba:	18d2      	adds	r2, r2, r3
     6bc:	68fb      	ldr	r3, [r7, #12]
     6be:	60da      	str	r2, [r3, #12]
		pxQueue->xRxLock = queueUNLOCKED;
     6c0:	68fb      	ldr	r3, [r7, #12]
     6c2:	2201      	movs	r2, #1
     6c4:	4252      	negs	r2, r2
     6c6:	645a      	str	r2, [r3, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
     6c8:	68fb      	ldr	r3, [r7, #12]
     6ca:	2201      	movs	r2, #1
     6cc:	4252      	negs	r2, r2
     6ce:	649a      	str	r2, [r3, #72]	; 0x48

		if( xNewQueue == pdFALSE )
     6d0:	683b      	ldr	r3, [r7, #0]
     6d2:	2b00      	cmp	r3, #0
     6d4:	d10e      	bne.n	6f4 <xQueueGenericReset+0x88>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
     6d6:	68fb      	ldr	r3, [r7, #12]
     6d8:	691b      	ldr	r3, [r3, #16]
     6da:	2b00      	cmp	r3, #0
     6dc:	d014      	beq.n	708 <xQueueGenericReset+0x9c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
     6de:	68fb      	ldr	r3, [r7, #12]
     6e0:	3310      	adds	r3, #16
     6e2:	0018      	movs	r0, r3
     6e4:	4b0d      	ldr	r3, [pc, #52]	; (71c <xQueueGenericReset+0xb0>)
     6e6:	4798      	blx	r3
     6e8:	0003      	movs	r3, r0
     6ea:	2b01      	cmp	r3, #1
     6ec:	d10c      	bne.n	708 <xQueueGenericReset+0x9c>
				{
					portYIELD_WITHIN_API();
     6ee:	4b0c      	ldr	r3, [pc, #48]	; (720 <xQueueGenericReset+0xb4>)
     6f0:	4798      	blx	r3
     6f2:	e009      	b.n	708 <xQueueGenericReset+0x9c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
     6f4:	68fb      	ldr	r3, [r7, #12]
     6f6:	3310      	adds	r3, #16
     6f8:	0018      	movs	r0, r3
     6fa:	4b0a      	ldr	r3, [pc, #40]	; (724 <xQueueGenericReset+0xb8>)
     6fc:	4798      	blx	r3
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
     6fe:	68fb      	ldr	r3, [r7, #12]
     700:	3324      	adds	r3, #36	; 0x24
     702:	0018      	movs	r0, r3
     704:	4b07      	ldr	r3, [pc, #28]	; (724 <xQueueGenericReset+0xb8>)
     706:	4798      	blx	r3
		}
	}
	taskEXIT_CRITICAL();
     708:	4b07      	ldr	r3, [pc, #28]	; (728 <xQueueGenericReset+0xbc>)
     70a:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
     70c:	2301      	movs	r3, #1
}
     70e:	0018      	movs	r0, r3
     710:	46bd      	mov	sp, r7
     712:	b004      	add	sp, #16
     714:	bd80      	pop	{r7, pc}
     716:	46c0      	nop			; (mov r8, r8)
     718:	000004d5 	.word	0x000004d5
     71c:	000015bd 	.word	0x000015bd
     720:	000004b5 	.word	0x000004b5
     724:	00000281 	.word	0x00000281
     728:	000004f9 	.word	0x000004f9

0000072c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
     72c:	b580      	push	{r7, lr}
     72e:	b088      	sub	sp, #32
     730:	af00      	add	r7, sp, #0
     732:	60f8      	str	r0, [r7, #12]
     734:	60b9      	str	r1, [r7, #8]
     736:	1dfb      	adds	r3, r7, #7
     738:	701a      	strb	r2, [r3, #0]
xQUEUE *pxNewQueue;
size_t xQueueSizeInBytes;
xQueueHandle xReturn = NULL;
     73a:	2300      	movs	r3, #0
     73c:	61fb      	str	r3, [r7, #28]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
     73e:	68fb      	ldr	r3, [r7, #12]
     740:	2b00      	cmp	r3, #0
     742:	d02c      	beq.n	79e <xQueueGenericCreate+0x72>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
     744:	2050      	movs	r0, #80	; 0x50
     746:	4b1b      	ldr	r3, [pc, #108]	; (7b4 <xQueueGenericCreate+0x88>)
     748:	4798      	blx	r3
     74a:	0003      	movs	r3, r0
     74c:	61bb      	str	r3, [r7, #24]
		if( pxNewQueue != NULL )
     74e:	69bb      	ldr	r3, [r7, #24]
     750:	2b00      	cmp	r3, #0
     752:	d024      	beq.n	79e <xQueueGenericCreate+0x72>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
     754:	68fb      	ldr	r3, [r7, #12]
     756:	68ba      	ldr	r2, [r7, #8]
     758:	4353      	muls	r3, r2
     75a:	3301      	adds	r3, #1
     75c:	617b      	str	r3, [r7, #20]

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
     75e:	697b      	ldr	r3, [r7, #20]
     760:	0018      	movs	r0, r3
     762:	4b14      	ldr	r3, [pc, #80]	; (7b4 <xQueueGenericCreate+0x88>)
     764:	4798      	blx	r3
     766:	0002      	movs	r2, r0
     768:	69bb      	ldr	r3, [r7, #24]
     76a:	601a      	str	r2, [r3, #0]
			if( pxNewQueue->pcHead != NULL )
     76c:	69bb      	ldr	r3, [r7, #24]
     76e:	681b      	ldr	r3, [r3, #0]
     770:	2b00      	cmp	r3, #0
     772:	d010      	beq.n	796 <xQueueGenericCreate+0x6a>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
     774:	69bb      	ldr	r3, [r7, #24]
     776:	68fa      	ldr	r2, [r7, #12]
     778:	63da      	str	r2, [r3, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
     77a:	69bb      	ldr	r3, [r7, #24]
     77c:	68ba      	ldr	r2, [r7, #8]
     77e:	641a      	str	r2, [r3, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
     780:	69bb      	ldr	r3, [r7, #24]
     782:	2101      	movs	r1, #1
     784:	0018      	movs	r0, r3
     786:	4b0c      	ldr	r3, [pc, #48]	; (7b8 <xQueueGenericCreate+0x8c>)
     788:	4798      	blx	r3
				}
				#endif /* configUSE_TRACE_FACILITY */

				#if( configUSE_QUEUE_SETS == 1 )
				{
					pxNewQueue->pxQueueSetContainer = NULL;
     78a:	69bb      	ldr	r3, [r7, #24]
     78c:	2200      	movs	r2, #0
     78e:	64da      	str	r2, [r3, #76]	; 0x4c
				}
				#endif /* configUSE_QUEUE_SETS */

				traceQUEUE_CREATE( pxNewQueue );
				xReturn = pxNewQueue;
     790:	69bb      	ldr	r3, [r7, #24]
     792:	61fb      	str	r3, [r7, #28]
     794:	e003      	b.n	79e <xQueueGenericCreate+0x72>
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
     796:	69bb      	ldr	r3, [r7, #24]
     798:	0018      	movs	r0, r3
     79a:	4b08      	ldr	r3, [pc, #32]	; (7bc <xQueueGenericCreate+0x90>)
     79c:	4798      	blx	r3
			}
		}
	}

	configASSERT( xReturn );
     79e:	69fb      	ldr	r3, [r7, #28]
     7a0:	2b00      	cmp	r3, #0
     7a2:	d101      	bne.n	7a8 <xQueueGenericCreate+0x7c>
     7a4:	b672      	cpsid	i
     7a6:	e7fe      	b.n	7a6 <xQueueGenericCreate+0x7a>

	return xReturn;
     7a8:	69fb      	ldr	r3, [r7, #28]
}
     7aa:	0018      	movs	r0, r3
     7ac:	46bd      	mov	sp, r7
     7ae:	b008      	add	sp, #32
     7b0:	bd80      	pop	{r7, pc}
     7b2:	46c0      	nop			; (mov r8, r8)
     7b4:	000005bd 	.word	0x000005bd
     7b8:	0000066d 	.word	0x0000066d
     7bc:	00000651 	.word	0x00000651

000007c0 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle xQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
     7c0:	b580      	push	{r7, lr}
     7c2:	b088      	sub	sp, #32
     7c4:	af00      	add	r7, sp, #0
     7c6:	60f8      	str	r0, [r7, #12]
     7c8:	60b9      	str	r1, [r7, #8]
     7ca:	607a      	str	r2, [r7, #4]
     7cc:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
     7ce:	2300      	movs	r3, #0
     7d0:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;
xQUEUE *pxQueue;

	pxQueue = ( xQUEUE * ) xQueue;
     7d2:	68fb      	ldr	r3, [r7, #12]
     7d4:	61bb      	str	r3, [r7, #24]
	configASSERT( pxQueue );
     7d6:	69bb      	ldr	r3, [r7, #24]
     7d8:	2b00      	cmp	r3, #0
     7da:	d101      	bne.n	7e0 <xQueueGenericSend+0x20>
     7dc:	b672      	cpsid	i
     7de:	e7fe      	b.n	7de <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
     7e0:	68bb      	ldr	r3, [r7, #8]
     7e2:	2b00      	cmp	r3, #0
     7e4:	d103      	bne.n	7ee <xQueueGenericSend+0x2e>
     7e6:	69bb      	ldr	r3, [r7, #24]
     7e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
     7ea:	2b00      	cmp	r3, #0
     7ec:	d101      	bne.n	7f2 <xQueueGenericSend+0x32>
     7ee:	2301      	movs	r3, #1
     7f0:	e000      	b.n	7f4 <xQueueGenericSend+0x34>
     7f2:	2300      	movs	r3, #0
     7f4:	2b00      	cmp	r3, #0
     7f6:	d101      	bne.n	7fc <xQueueGenericSend+0x3c>
     7f8:	b672      	cpsid	i
     7fa:	e7fe      	b.n	7fa <xQueueGenericSend+0x3a>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
     7fc:	4b44      	ldr	r3, [pc, #272]	; (910 <xQueueGenericSend+0x150>)
     7fe:	4798      	blx	r3
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
     800:	69bb      	ldr	r3, [r7, #24]
     802:	6b9a      	ldr	r2, [r3, #56]	; 0x38
     804:	69bb      	ldr	r3, [r7, #24]
     806:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
     808:	429a      	cmp	r2, r3
     80a:	d227      	bcs.n	85c <xQueueGenericSend+0x9c>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
     80c:	683a      	ldr	r2, [r7, #0]
     80e:	68b9      	ldr	r1, [r7, #8]
     810:	69bb      	ldr	r3, [r7, #24]
     812:	0018      	movs	r0, r3
     814:	4b3f      	ldr	r3, [pc, #252]	; (914 <xQueueGenericSend+0x154>)
     816:	4798      	blx	r3

				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
     818:	69bb      	ldr	r3, [r7, #24]
     81a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
     81c:	2b00      	cmp	r3, #0
     81e:	d00b      	beq.n	838 <xQueueGenericSend+0x78>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
     820:	683a      	ldr	r2, [r7, #0]
     822:	69bb      	ldr	r3, [r7, #24]
     824:	0011      	movs	r1, r2
     826:	0018      	movs	r0, r3
     828:	4b3b      	ldr	r3, [pc, #236]	; (918 <xQueueGenericSend+0x158>)
     82a:	4798      	blx	r3
     82c:	0003      	movs	r3, r0
     82e:	2b01      	cmp	r3, #1
     830:	d110      	bne.n	854 <xQueueGenericSend+0x94>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							portYIELD_WITHIN_API();
     832:	4b3a      	ldr	r3, [pc, #232]	; (91c <xQueueGenericSend+0x15c>)
     834:	4798      	blx	r3
     836:	e00d      	b.n	854 <xQueueGenericSend+0x94>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
     838:	69bb      	ldr	r3, [r7, #24]
     83a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
     83c:	2b00      	cmp	r3, #0
     83e:	d009      	beq.n	854 <xQueueGenericSend+0x94>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
     840:	69bb      	ldr	r3, [r7, #24]
     842:	3324      	adds	r3, #36	; 0x24
     844:	0018      	movs	r0, r3
     846:	4b36      	ldr	r3, [pc, #216]	; (920 <xQueueGenericSend+0x160>)
     848:	4798      	blx	r3
     84a:	0003      	movs	r3, r0
     84c:	2b01      	cmp	r3, #1
     84e:	d101      	bne.n	854 <xQueueGenericSend+0x94>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								portYIELD_WITHIN_API();
     850:	4b32      	ldr	r3, [pc, #200]	; (91c <xQueueGenericSend+0x15c>)
     852:	4798      	blx	r3
						}
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
     854:	4b33      	ldr	r3, [pc, #204]	; (924 <xQueueGenericSend+0x164>)
     856:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
     858:	2301      	movs	r3, #1
     85a:	e055      	b.n	908 <xQueueGenericSend+0x148>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
     85c:	687b      	ldr	r3, [r7, #4]
     85e:	2b00      	cmp	r3, #0
     860:	d103      	bne.n	86a <xQueueGenericSend+0xaa>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
     862:	4b30      	ldr	r3, [pc, #192]	; (924 <xQueueGenericSend+0x164>)
     864:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
     866:	2300      	movs	r3, #0
     868:	e04e      	b.n	908 <xQueueGenericSend+0x148>
				}
				else if( xEntryTimeSet == pdFALSE )
     86a:	69fb      	ldr	r3, [r7, #28]
     86c:	2b00      	cmp	r3, #0
     86e:	d106      	bne.n	87e <xQueueGenericSend+0xbe>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
     870:	2310      	movs	r3, #16
     872:	18fb      	adds	r3, r7, r3
     874:	0018      	movs	r0, r3
     876:	4b2c      	ldr	r3, [pc, #176]	; (928 <xQueueGenericSend+0x168>)
     878:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
     87a:	2301      	movs	r3, #1
     87c:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
     87e:	4b29      	ldr	r3, [pc, #164]	; (924 <xQueueGenericSend+0x164>)
     880:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
     882:	4b2a      	ldr	r3, [pc, #168]	; (92c <xQueueGenericSend+0x16c>)
     884:	4798      	blx	r3
		prvLockQueue( pxQueue );
     886:	4b22      	ldr	r3, [pc, #136]	; (910 <xQueueGenericSend+0x150>)
     888:	4798      	blx	r3
     88a:	69bb      	ldr	r3, [r7, #24]
     88c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
     88e:	3301      	adds	r3, #1
     890:	d102      	bne.n	898 <xQueueGenericSend+0xd8>
     892:	69bb      	ldr	r3, [r7, #24]
     894:	2200      	movs	r2, #0
     896:	645a      	str	r2, [r3, #68]	; 0x44
     898:	69bb      	ldr	r3, [r7, #24]
     89a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
     89c:	3301      	adds	r3, #1
     89e:	d102      	bne.n	8a6 <xQueueGenericSend+0xe6>
     8a0:	69bb      	ldr	r3, [r7, #24]
     8a2:	2200      	movs	r2, #0
     8a4:	649a      	str	r2, [r3, #72]	; 0x48
     8a6:	4b1f      	ldr	r3, [pc, #124]	; (924 <xQueueGenericSend+0x164>)
     8a8:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
     8aa:	1d3a      	adds	r2, r7, #4
     8ac:	2310      	movs	r3, #16
     8ae:	18fb      	adds	r3, r7, r3
     8b0:	0011      	movs	r1, r2
     8b2:	0018      	movs	r0, r3
     8b4:	4b1e      	ldr	r3, [pc, #120]	; (930 <xQueueGenericSend+0x170>)
     8b6:	4798      	blx	r3
     8b8:	1e03      	subs	r3, r0, #0
     8ba:	d11e      	bne.n	8fa <xQueueGenericSend+0x13a>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
     8bc:	69bb      	ldr	r3, [r7, #24]
     8be:	0018      	movs	r0, r3
     8c0:	4b1c      	ldr	r3, [pc, #112]	; (934 <xQueueGenericSend+0x174>)
     8c2:	4798      	blx	r3
     8c4:	1e03      	subs	r3, r0, #0
     8c6:	d011      	beq.n	8ec <xQueueGenericSend+0x12c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
     8c8:	69bb      	ldr	r3, [r7, #24]
     8ca:	3310      	adds	r3, #16
     8cc:	687a      	ldr	r2, [r7, #4]
     8ce:	0011      	movs	r1, r2
     8d0:	0018      	movs	r0, r3
     8d2:	4b19      	ldr	r3, [pc, #100]	; (938 <xQueueGenericSend+0x178>)
     8d4:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
     8d6:	69bb      	ldr	r3, [r7, #24]
     8d8:	0018      	movs	r0, r3
     8da:	4b18      	ldr	r3, [pc, #96]	; (93c <xQueueGenericSend+0x17c>)
     8dc:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
     8de:	4b18      	ldr	r3, [pc, #96]	; (940 <xQueueGenericSend+0x180>)
     8e0:	4798      	blx	r3
     8e2:	1e03      	subs	r3, r0, #0
     8e4:	d18a      	bne.n	7fc <xQueueGenericSend+0x3c>
				{
					portYIELD_WITHIN_API();
     8e6:	4b0d      	ldr	r3, [pc, #52]	; (91c <xQueueGenericSend+0x15c>)
     8e8:	4798      	blx	r3
     8ea:	e787      	b.n	7fc <xQueueGenericSend+0x3c>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
     8ec:	69bb      	ldr	r3, [r7, #24]
     8ee:	0018      	movs	r0, r3
     8f0:	4b12      	ldr	r3, [pc, #72]	; (93c <xQueueGenericSend+0x17c>)
     8f2:	4798      	blx	r3
				( void ) xTaskResumeAll();
     8f4:	4b12      	ldr	r3, [pc, #72]	; (940 <xQueueGenericSend+0x180>)
     8f6:	4798      	blx	r3
     8f8:	e780      	b.n	7fc <xQueueGenericSend+0x3c>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
     8fa:	69bb      	ldr	r3, [r7, #24]
     8fc:	0018      	movs	r0, r3
     8fe:	4b0f      	ldr	r3, [pc, #60]	; (93c <xQueueGenericSend+0x17c>)
     900:	4798      	blx	r3
			( void ) xTaskResumeAll();
     902:	4b0f      	ldr	r3, [pc, #60]	; (940 <xQueueGenericSend+0x180>)
     904:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
     906:	2300      	movs	r3, #0
		}
	}
}
     908:	0018      	movs	r0, r3
     90a:	46bd      	mov	sp, r7
     90c:	b008      	add	sp, #32
     90e:	bd80      	pop	{r7, pc}
     910:	000004d5 	.word	0x000004d5
     914:	00000be9 	.word	0x00000be9
     918:	00000e95 	.word	0x00000e95
     91c:	000004b5 	.word	0x000004b5
     920:	000015bd 	.word	0x000015bd
     924:	000004f9 	.word	0x000004f9
     928:	00001675 	.word	0x00001675
     92c:	000011a5 	.word	0x000011a5
     930:	000016a9 	.word	0x000016a9
     934:	00000df5 	.word	0x00000df5
     938:	000014dd 	.word	0x000014dd
     93c:	00000cf9 	.word	0x00000cf9
     940:	000011bd 	.word	0x000011bd

00000944 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle xQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
     944:	b580      	push	{r7, lr}
     946:	b088      	sub	sp, #32
     948:	af00      	add	r7, sp, #0
     94a:	60f8      	str	r0, [r7, #12]
     94c:	60b9      	str	r1, [r7, #8]
     94e:	607a      	str	r2, [r7, #4]
     950:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;
xQUEUE *pxQueue;

	pxQueue = ( xQUEUE * ) xQueue;
     952:	68fb      	ldr	r3, [r7, #12]
     954:	61bb      	str	r3, [r7, #24]
	configASSERT( pxQueue );
     956:	69bb      	ldr	r3, [r7, #24]
     958:	2b00      	cmp	r3, #0
     95a:	d101      	bne.n	960 <xQueueGenericSendFromISR+0x1c>
     95c:	b672      	cpsid	i
     95e:	e7fe      	b.n	95e <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
     960:	68bb      	ldr	r3, [r7, #8]
     962:	2b00      	cmp	r3, #0
     964:	d103      	bne.n	96e <xQueueGenericSendFromISR+0x2a>
     966:	69bb      	ldr	r3, [r7, #24]
     968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
     96a:	2b00      	cmp	r3, #0
     96c:	d101      	bne.n	972 <xQueueGenericSendFromISR+0x2e>
     96e:	2301      	movs	r3, #1
     970:	e000      	b.n	974 <xQueueGenericSendFromISR+0x30>
     972:	2300      	movs	r3, #0
     974:	2b00      	cmp	r3, #0
     976:	d101      	bne.n	97c <xQueueGenericSendFromISR+0x38>
     978:	b672      	cpsid	i
     97a:	e7fe      	b.n	97a <xQueueGenericSendFromISR+0x36>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
     97c:	2300      	movs	r3, #0
     97e:	617b      	str	r3, [r7, #20]
     980:	b672      	cpsid	i
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
     982:	69bb      	ldr	r3, [r7, #24]
     984:	6b9a      	ldr	r2, [r3, #56]	; 0x38
     986:	69bb      	ldr	r3, [r7, #24]
     988:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
     98a:	429a      	cmp	r2, r3
     98c:	d237      	bcs.n	9fe <xQueueGenericSendFromISR+0xba>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
     98e:	683a      	ldr	r2, [r7, #0]
     990:	68b9      	ldr	r1, [r7, #8]
     992:	69bb      	ldr	r3, [r7, #24]
     994:	0018      	movs	r0, r3
     996:	4b1e      	ldr	r3, [pc, #120]	; (a10 <xQueueGenericSendFromISR+0xcc>)
     998:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
     99a:	69bb      	ldr	r3, [r7, #24]
     99c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
     99e:	3301      	adds	r3, #1
     9a0:	d125      	bne.n	9ee <xQueueGenericSendFromISR+0xaa>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
     9a2:	69bb      	ldr	r3, [r7, #24]
     9a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
     9a6:	2b00      	cmp	r3, #0
     9a8:	d00f      	beq.n	9ca <xQueueGenericSendFromISR+0x86>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
     9aa:	683a      	ldr	r2, [r7, #0]
     9ac:	69bb      	ldr	r3, [r7, #24]
     9ae:	0011      	movs	r1, r2
     9b0:	0018      	movs	r0, r3
     9b2:	4b18      	ldr	r3, [pc, #96]	; (a14 <xQueueGenericSendFromISR+0xd0>)
     9b4:	4798      	blx	r3
     9b6:	0003      	movs	r3, r0
     9b8:	2b01      	cmp	r3, #1
     9ba:	d11d      	bne.n	9f8 <xQueueGenericSendFromISR+0xb4>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
     9bc:	687b      	ldr	r3, [r7, #4]
     9be:	2b00      	cmp	r3, #0
     9c0:	d01a      	beq.n	9f8 <xQueueGenericSendFromISR+0xb4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
     9c2:	687b      	ldr	r3, [r7, #4]
     9c4:	2201      	movs	r2, #1
     9c6:	601a      	str	r2, [r3, #0]
     9c8:	e016      	b.n	9f8 <xQueueGenericSendFromISR+0xb4>
							}
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
     9ca:	69bb      	ldr	r3, [r7, #24]
     9cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
     9ce:	2b00      	cmp	r3, #0
     9d0:	d012      	beq.n	9f8 <xQueueGenericSendFromISR+0xb4>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
     9d2:	69bb      	ldr	r3, [r7, #24]
     9d4:	3324      	adds	r3, #36	; 0x24
     9d6:	0018      	movs	r0, r3
     9d8:	4b0f      	ldr	r3, [pc, #60]	; (a18 <xQueueGenericSendFromISR+0xd4>)
     9da:	4798      	blx	r3
     9dc:	1e03      	subs	r3, r0, #0
     9de:	d00b      	beq.n	9f8 <xQueueGenericSendFromISR+0xb4>
							{
								/* The task waiting has a higher priority so record that a
								context	switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
     9e0:	687b      	ldr	r3, [r7, #4]
     9e2:	2b00      	cmp	r3, #0
     9e4:	d008      	beq.n	9f8 <xQueueGenericSendFromISR+0xb4>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
     9e6:	687b      	ldr	r3, [r7, #4]
     9e8:	2201      	movs	r2, #1
     9ea:	601a      	str	r2, [r3, #0]
     9ec:	e004      	b.n	9f8 <xQueueGenericSendFromISR+0xb4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
     9ee:	69bb      	ldr	r3, [r7, #24]
     9f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
     9f2:	1c5a      	adds	r2, r3, #1
     9f4:	69bb      	ldr	r3, [r7, #24]
     9f6:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
     9f8:	2301      	movs	r3, #1
     9fa:	61fb      	str	r3, [r7, #28]
     9fc:	e001      	b.n	a02 <xQueueGenericSendFromISR+0xbe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
     9fe:	2300      	movs	r3, #0
     a00:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
     a02:	b662      	cpsie	i

	return xReturn;
     a04:	69fb      	ldr	r3, [r7, #28]
}
     a06:	0018      	movs	r0, r3
     a08:	46bd      	mov	sp, r7
     a0a:	b008      	add	sp, #32
     a0c:	bd80      	pop	{r7, pc}
     a0e:	46c0      	nop			; (mov r8, r8)
     a10:	00000be9 	.word	0x00000be9
     a14:	00000e95 	.word	0x00000e95
     a18:	000015bd 	.word	0x000015bd

00000a1c <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle xQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
     a1c:	b580      	push	{r7, lr}
     a1e:	b08a      	sub	sp, #40	; 0x28
     a20:	af00      	add	r7, sp, #0
     a22:	60f8      	str	r0, [r7, #12]
     a24:	60b9      	str	r1, [r7, #8]
     a26:	607a      	str	r2, [r7, #4]
     a28:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
     a2a:	2300      	movs	r3, #0
     a2c:	627b      	str	r3, [r7, #36]	; 0x24
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;
xQUEUE *pxQueue;

	pxQueue = ( xQUEUE * ) xQueue;
     a2e:	68fb      	ldr	r3, [r7, #12]
     a30:	623b      	str	r3, [r7, #32]
	configASSERT( pxQueue );
     a32:	6a3b      	ldr	r3, [r7, #32]
     a34:	2b00      	cmp	r3, #0
     a36:	d101      	bne.n	a3c <xQueueGenericReceive+0x20>
     a38:	b672      	cpsid	i
     a3a:	e7fe      	b.n	a3a <xQueueGenericReceive+0x1e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
     a3c:	68bb      	ldr	r3, [r7, #8]
     a3e:	2b00      	cmp	r3, #0
     a40:	d103      	bne.n	a4a <xQueueGenericReceive+0x2e>
     a42:	6a3b      	ldr	r3, [r7, #32]
     a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
     a46:	2b00      	cmp	r3, #0
     a48:	d101      	bne.n	a4e <xQueueGenericReceive+0x32>
     a4a:	2301      	movs	r3, #1
     a4c:	e000      	b.n	a50 <xQueueGenericReceive+0x34>
     a4e:	2300      	movs	r3, #0
     a50:	2b00      	cmp	r3, #0
     a52:	d101      	bne.n	a58 <xQueueGenericReceive+0x3c>
     a54:	b672      	cpsid	i
     a56:	e7fe      	b.n	a56 <xQueueGenericReceive+0x3a>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
     a58:	4b55      	ldr	r3, [pc, #340]	; (bb0 <xQueueGenericReceive+0x194>)
     a5a:	4798      	blx	r3
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
     a5c:	6a3b      	ldr	r3, [r7, #32]
     a5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
     a60:	2b00      	cmp	r3, #0
     a62:	d03c      	beq.n	ade <xQueueGenericReceive+0xc2>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
     a64:	6a3b      	ldr	r3, [r7, #32]
     a66:	68db      	ldr	r3, [r3, #12]
     a68:	61fb      	str	r3, [r7, #28]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
     a6a:	68ba      	ldr	r2, [r7, #8]
     a6c:	6a3b      	ldr	r3, [r7, #32]
     a6e:	0011      	movs	r1, r2
     a70:	0018      	movs	r0, r3
     a72:	4b50      	ldr	r3, [pc, #320]	; (bb4 <xQueueGenericReceive+0x198>)
     a74:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
     a76:	683b      	ldr	r3, [r7, #0]
     a78:	2b00      	cmp	r3, #0
     a7a:	d11c      	bne.n	ab6 <xQueueGenericReceive+0x9a>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
     a7c:	6a3b      	ldr	r3, [r7, #32]
     a7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
     a80:	1e5a      	subs	r2, r3, #1
     a82:	6a3b      	ldr	r3, [r7, #32]
     a84:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
     a86:	6a3b      	ldr	r3, [r7, #32]
     a88:	681b      	ldr	r3, [r3, #0]
     a8a:	2b00      	cmp	r3, #0
     a8c:	d104      	bne.n	a98 <xQueueGenericReceive+0x7c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
     a8e:	4b4a      	ldr	r3, [pc, #296]	; (bb8 <xQueueGenericReceive+0x19c>)
     a90:	4798      	blx	r3
     a92:	0002      	movs	r2, r0
     a94:	6a3b      	ldr	r3, [r7, #32]
     a96:	605a      	str	r2, [r3, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
     a98:	6a3b      	ldr	r3, [r7, #32]
     a9a:	691b      	ldr	r3, [r3, #16]
     a9c:	2b00      	cmp	r3, #0
     a9e:	d01a      	beq.n	ad6 <xQueueGenericReceive+0xba>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
     aa0:	6a3b      	ldr	r3, [r7, #32]
     aa2:	3310      	adds	r3, #16
     aa4:	0018      	movs	r0, r3
     aa6:	4b45      	ldr	r3, [pc, #276]	; (bbc <xQueueGenericReceive+0x1a0>)
     aa8:	4798      	blx	r3
     aaa:	0003      	movs	r3, r0
     aac:	2b01      	cmp	r3, #1
     aae:	d112      	bne.n	ad6 <xQueueGenericReceive+0xba>
						{
							portYIELD_WITHIN_API();
     ab0:	4b43      	ldr	r3, [pc, #268]	; (bc0 <xQueueGenericReceive+0x1a4>)
     ab2:	4798      	blx	r3
     ab4:	e00f      	b.n	ad6 <xQueueGenericReceive+0xba>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
     ab6:	6a3b      	ldr	r3, [r7, #32]
     ab8:	69fa      	ldr	r2, [r7, #28]
     aba:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
     abc:	6a3b      	ldr	r3, [r7, #32]
     abe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
     ac0:	2b00      	cmp	r3, #0
     ac2:	d008      	beq.n	ad6 <xQueueGenericReceive+0xba>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
     ac4:	6a3b      	ldr	r3, [r7, #32]
     ac6:	3324      	adds	r3, #36	; 0x24
     ac8:	0018      	movs	r0, r3
     aca:	4b3c      	ldr	r3, [pc, #240]	; (bbc <xQueueGenericReceive+0x1a0>)
     acc:	4798      	blx	r3
     ace:	1e03      	subs	r3, r0, #0
     ad0:	d001      	beq.n	ad6 <xQueueGenericReceive+0xba>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
     ad2:	4b3b      	ldr	r3, [pc, #236]	; (bc0 <xQueueGenericReceive+0x1a4>)
     ad4:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
     ad6:	4b3b      	ldr	r3, [pc, #236]	; (bc4 <xQueueGenericReceive+0x1a8>)
     ad8:	4798      	blx	r3
				return pdPASS;
     ada:	2301      	movs	r3, #1
     adc:	e063      	b.n	ba6 <xQueueGenericReceive+0x18a>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
     ade:	687b      	ldr	r3, [r7, #4]
     ae0:	2b00      	cmp	r3, #0
     ae2:	d103      	bne.n	aec <xQueueGenericReceive+0xd0>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
     ae4:	4b37      	ldr	r3, [pc, #220]	; (bc4 <xQueueGenericReceive+0x1a8>)
     ae6:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
     ae8:	2300      	movs	r3, #0
     aea:	e05c      	b.n	ba6 <xQueueGenericReceive+0x18a>
				}
				else if( xEntryTimeSet == pdFALSE )
     aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     aee:	2b00      	cmp	r3, #0
     af0:	d106      	bne.n	b00 <xQueueGenericReceive+0xe4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
     af2:	2314      	movs	r3, #20
     af4:	18fb      	adds	r3, r7, r3
     af6:	0018      	movs	r0, r3
     af8:	4b33      	ldr	r3, [pc, #204]	; (bc8 <xQueueGenericReceive+0x1ac>)
     afa:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
     afc:	2301      	movs	r3, #1
     afe:	627b      	str	r3, [r7, #36]	; 0x24
				}
			}
		}
		taskEXIT_CRITICAL();
     b00:	4b30      	ldr	r3, [pc, #192]	; (bc4 <xQueueGenericReceive+0x1a8>)
     b02:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
     b04:	4b31      	ldr	r3, [pc, #196]	; (bcc <xQueueGenericReceive+0x1b0>)
     b06:	4798      	blx	r3
		prvLockQueue( pxQueue );
     b08:	4b29      	ldr	r3, [pc, #164]	; (bb0 <xQueueGenericReceive+0x194>)
     b0a:	4798      	blx	r3
     b0c:	6a3b      	ldr	r3, [r7, #32]
     b0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
     b10:	3301      	adds	r3, #1
     b12:	d102      	bne.n	b1a <xQueueGenericReceive+0xfe>
     b14:	6a3b      	ldr	r3, [r7, #32]
     b16:	2200      	movs	r2, #0
     b18:	645a      	str	r2, [r3, #68]	; 0x44
     b1a:	6a3b      	ldr	r3, [r7, #32]
     b1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
     b1e:	3301      	adds	r3, #1
     b20:	d102      	bne.n	b28 <xQueueGenericReceive+0x10c>
     b22:	6a3b      	ldr	r3, [r7, #32]
     b24:	2200      	movs	r2, #0
     b26:	649a      	str	r2, [r3, #72]	; 0x48
     b28:	4b26      	ldr	r3, [pc, #152]	; (bc4 <xQueueGenericReceive+0x1a8>)
     b2a:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
     b2c:	1d3a      	adds	r2, r7, #4
     b2e:	2314      	movs	r3, #20
     b30:	18fb      	adds	r3, r7, r3
     b32:	0011      	movs	r1, r2
     b34:	0018      	movs	r0, r3
     b36:	4b26      	ldr	r3, [pc, #152]	; (bd0 <xQueueGenericReceive+0x1b4>)
     b38:	4798      	blx	r3
     b3a:	1e03      	subs	r3, r0, #0
     b3c:	d12c      	bne.n	b98 <xQueueGenericReceive+0x17c>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
     b3e:	6a3b      	ldr	r3, [r7, #32]
     b40:	0018      	movs	r0, r3
     b42:	4b24      	ldr	r3, [pc, #144]	; (bd4 <xQueueGenericReceive+0x1b8>)
     b44:	4798      	blx	r3
     b46:	1e03      	subs	r3, r0, #0
     b48:	d01f      	beq.n	b8a <xQueueGenericReceive+0x16e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
     b4a:	6a3b      	ldr	r3, [r7, #32]
     b4c:	681b      	ldr	r3, [r3, #0]
     b4e:	2b00      	cmp	r3, #0
     b50:	d108      	bne.n	b64 <xQueueGenericReceive+0x148>
					{
						portENTER_CRITICAL();
     b52:	4b17      	ldr	r3, [pc, #92]	; (bb0 <xQueueGenericReceive+0x194>)
     b54:	4798      	blx	r3
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
     b56:	6a3b      	ldr	r3, [r7, #32]
     b58:	685b      	ldr	r3, [r3, #4]
     b5a:	0018      	movs	r0, r3
     b5c:	4b1e      	ldr	r3, [pc, #120]	; (bd8 <xQueueGenericReceive+0x1bc>)
     b5e:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
     b60:	4b18      	ldr	r3, [pc, #96]	; (bc4 <xQueueGenericReceive+0x1a8>)
     b62:	4798      	blx	r3
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
     b64:	6a3b      	ldr	r3, [r7, #32]
     b66:	3324      	adds	r3, #36	; 0x24
     b68:	687a      	ldr	r2, [r7, #4]
     b6a:	0011      	movs	r1, r2
     b6c:	0018      	movs	r0, r3
     b6e:	4b1b      	ldr	r3, [pc, #108]	; (bdc <xQueueGenericReceive+0x1c0>)
     b70:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
     b72:	6a3b      	ldr	r3, [r7, #32]
     b74:	0018      	movs	r0, r3
     b76:	4b1a      	ldr	r3, [pc, #104]	; (be0 <xQueueGenericReceive+0x1c4>)
     b78:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
     b7a:	4b1a      	ldr	r3, [pc, #104]	; (be4 <xQueueGenericReceive+0x1c8>)
     b7c:	4798      	blx	r3
     b7e:	1e03      	subs	r3, r0, #0
     b80:	d000      	beq.n	b84 <xQueueGenericReceive+0x168>
     b82:	e769      	b.n	a58 <xQueueGenericReceive+0x3c>
				{
					portYIELD_WITHIN_API();
     b84:	4b0e      	ldr	r3, [pc, #56]	; (bc0 <xQueueGenericReceive+0x1a4>)
     b86:	4798      	blx	r3
     b88:	e766      	b.n	a58 <xQueueGenericReceive+0x3c>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
     b8a:	6a3b      	ldr	r3, [r7, #32]
     b8c:	0018      	movs	r0, r3
     b8e:	4b14      	ldr	r3, [pc, #80]	; (be0 <xQueueGenericReceive+0x1c4>)
     b90:	4798      	blx	r3
				( void ) xTaskResumeAll();
     b92:	4b14      	ldr	r3, [pc, #80]	; (be4 <xQueueGenericReceive+0x1c8>)
     b94:	4798      	blx	r3
     b96:	e75f      	b.n	a58 <xQueueGenericReceive+0x3c>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
     b98:	6a3b      	ldr	r3, [r7, #32]
     b9a:	0018      	movs	r0, r3
     b9c:	4b10      	ldr	r3, [pc, #64]	; (be0 <xQueueGenericReceive+0x1c4>)
     b9e:	4798      	blx	r3
			( void ) xTaskResumeAll();
     ba0:	4b10      	ldr	r3, [pc, #64]	; (be4 <xQueueGenericReceive+0x1c8>)
     ba2:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
     ba4:	2300      	movs	r3, #0
		}
	}
}
     ba6:	0018      	movs	r0, r3
     ba8:	46bd      	mov	sp, r7
     baa:	b00a      	add	sp, #40	; 0x28
     bac:	bd80      	pop	{r7, pc}
     bae:	46c0      	nop			; (mov r8, r8)
     bb0:	000004d5 	.word	0x000004d5
     bb4:	00000ca9 	.word	0x00000ca9
     bb8:	00001a29 	.word	0x00001a29
     bbc:	000015bd 	.word	0x000015bd
     bc0:	000004b5 	.word	0x000004b5
     bc4:	000004f9 	.word	0x000004f9
     bc8:	00001675 	.word	0x00001675
     bcc:	000011a5 	.word	0x000011a5
     bd0:	000016a9 	.word	0x000016a9
     bd4:	00000dc1 	.word	0x00000dc1
     bd8:	00001a7d 	.word	0x00001a7d
     bdc:	000014dd 	.word	0x000014dd
     be0:	00000cf9 	.word	0x00000cf9
     be4:	000011bd 	.word	0x000011bd

00000be8 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
     be8:	b580      	push	{r7, lr}
     bea:	b084      	sub	sp, #16
     bec:	af00      	add	r7, sp, #0
     bee:	60f8      	str	r0, [r7, #12]
     bf0:	60b9      	str	r1, [r7, #8]
     bf2:	607a      	str	r2, [r7, #4]
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
     bf4:	68fb      	ldr	r3, [r7, #12]
     bf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
     bf8:	2b00      	cmp	r3, #0
     bfa:	d10c      	bne.n	c16 <prvCopyDataToQueue+0x2e>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
     bfc:	68fb      	ldr	r3, [r7, #12]
     bfe:	681b      	ldr	r3, [r3, #0]
     c00:	2b00      	cmp	r3, #0
     c02:	d143      	bne.n	c8c <prvCopyDataToQueue+0xa4>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
     c04:	68fb      	ldr	r3, [r7, #12]
     c06:	685b      	ldr	r3, [r3, #4]
     c08:	0018      	movs	r0, r3
     c0a:	4b25      	ldr	r3, [pc, #148]	; (ca0 <prvCopyDataToQueue+0xb8>)
     c0c:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
     c0e:	68fb      	ldr	r3, [r7, #12]
     c10:	2200      	movs	r2, #0
     c12:	605a      	str	r2, [r3, #4]
     c14:	e03a      	b.n	c8c <prvCopyDataToQueue+0xa4>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
     c16:	687b      	ldr	r3, [r7, #4]
     c18:	2b00      	cmp	r3, #0
     c1a:	d119      	bne.n	c50 <prvCopyDataToQueue+0x68>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
     c1c:	68fb      	ldr	r3, [r7, #12]
     c1e:	6898      	ldr	r0, [r3, #8]
     c20:	68fb      	ldr	r3, [r7, #12]
     c22:	6c1a      	ldr	r2, [r3, #64]	; 0x40
     c24:	68bb      	ldr	r3, [r7, #8]
     c26:	0019      	movs	r1, r3
     c28:	4b1e      	ldr	r3, [pc, #120]	; (ca4 <prvCopyDataToQueue+0xbc>)
     c2a:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
     c2c:	68fb      	ldr	r3, [r7, #12]
     c2e:	689a      	ldr	r2, [r3, #8]
     c30:	68fb      	ldr	r3, [r7, #12]
     c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
     c34:	18d2      	adds	r2, r2, r3
     c36:	68fb      	ldr	r3, [r7, #12]
     c38:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
     c3a:	68fb      	ldr	r3, [r7, #12]
     c3c:	689a      	ldr	r2, [r3, #8]
     c3e:	68fb      	ldr	r3, [r7, #12]
     c40:	685b      	ldr	r3, [r3, #4]
     c42:	429a      	cmp	r2, r3
     c44:	d322      	bcc.n	c8c <prvCopyDataToQueue+0xa4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
     c46:	68fb      	ldr	r3, [r7, #12]
     c48:	681a      	ldr	r2, [r3, #0]
     c4a:	68fb      	ldr	r3, [r7, #12]
     c4c:	609a      	str	r2, [r3, #8]
     c4e:	e01d      	b.n	c8c <prvCopyDataToQueue+0xa4>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
     c50:	68fb      	ldr	r3, [r7, #12]
     c52:	68d8      	ldr	r0, [r3, #12]
     c54:	68fb      	ldr	r3, [r7, #12]
     c56:	6c1a      	ldr	r2, [r3, #64]	; 0x40
     c58:	68bb      	ldr	r3, [r7, #8]
     c5a:	0019      	movs	r1, r3
     c5c:	4b11      	ldr	r3, [pc, #68]	; (ca4 <prvCopyDataToQueue+0xbc>)
     c5e:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
     c60:	68fb      	ldr	r3, [r7, #12]
     c62:	68da      	ldr	r2, [r3, #12]
     c64:	68fb      	ldr	r3, [r7, #12]
     c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
     c68:	425b      	negs	r3, r3
     c6a:	18d2      	adds	r2, r2, r3
     c6c:	68fb      	ldr	r3, [r7, #12]
     c6e:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
     c70:	68fb      	ldr	r3, [r7, #12]
     c72:	68da      	ldr	r2, [r3, #12]
     c74:	68fb      	ldr	r3, [r7, #12]
     c76:	681b      	ldr	r3, [r3, #0]
     c78:	429a      	cmp	r2, r3
     c7a:	d207      	bcs.n	c8c <prvCopyDataToQueue+0xa4>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
     c7c:	68fb      	ldr	r3, [r7, #12]
     c7e:	685a      	ldr	r2, [r3, #4]
     c80:	68fb      	ldr	r3, [r7, #12]
     c82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
     c84:	425b      	negs	r3, r3
     c86:	18d2      	adds	r2, r2, r3
     c88:	68fb      	ldr	r3, [r7, #12]
     c8a:	60da      	str	r2, [r3, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
     c8c:	68fb      	ldr	r3, [r7, #12]
     c8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
     c90:	1c5a      	adds	r2, r3, #1
     c92:	68fb      	ldr	r3, [r7, #12]
     c94:	639a      	str	r2, [r3, #56]	; 0x38
}
     c96:	46c0      	nop			; (mov r8, r8)
     c98:	46bd      	mov	sp, r7
     c9a:	b004      	add	sp, #16
     c9c:	bd80      	pop	{r7, pc}
     c9e:	46c0      	nop			; (mov r8, r8)
     ca0:	00001b31 	.word	0x00001b31
     ca4:	0000829d 	.word	0x0000829d

00000ca8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
     ca8:	b580      	push	{r7, lr}
     caa:	b082      	sub	sp, #8
     cac:	af00      	add	r7, sp, #0
     cae:	6078      	str	r0, [r7, #4]
     cb0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
     cb2:	687b      	ldr	r3, [r7, #4]
     cb4:	681b      	ldr	r3, [r3, #0]
     cb6:	2b00      	cmp	r3, #0
     cb8:	d018      	beq.n	cec <prvCopyDataFromQueue+0x44>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
     cba:	687b      	ldr	r3, [r7, #4]
     cbc:	68da      	ldr	r2, [r3, #12]
     cbe:	687b      	ldr	r3, [r7, #4]
     cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
     cc2:	18d2      	adds	r2, r2, r3
     cc4:	687b      	ldr	r3, [r7, #4]
     cc6:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
     cc8:	687b      	ldr	r3, [r7, #4]
     cca:	68da      	ldr	r2, [r3, #12]
     ccc:	687b      	ldr	r3, [r7, #4]
     cce:	685b      	ldr	r3, [r3, #4]
     cd0:	429a      	cmp	r2, r3
     cd2:	d303      	bcc.n	cdc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
     cd4:	687b      	ldr	r3, [r7, #4]
     cd6:	681a      	ldr	r2, [r3, #0]
     cd8:	687b      	ldr	r3, [r7, #4]
     cda:	60da      	str	r2, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( size_t ) pxQueue->uxItemSize );
     cdc:	687b      	ldr	r3, [r7, #4]
     cde:	68d9      	ldr	r1, [r3, #12]
     ce0:	687b      	ldr	r3, [r7, #4]
     ce2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
     ce4:	683b      	ldr	r3, [r7, #0]
     ce6:	0018      	movs	r0, r3
     ce8:	4b02      	ldr	r3, [pc, #8]	; (cf4 <prvCopyDataFromQueue+0x4c>)
     cea:	4798      	blx	r3
	}
}
     cec:	46c0      	nop			; (mov r8, r8)
     cee:	46bd      	mov	sp, r7
     cf0:	b002      	add	sp, #8
     cf2:	bd80      	pop	{r7, pc}
     cf4:	0000829d 	.word	0x0000829d

00000cf8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQUEUE *pxQueue )
{
     cf8:	b580      	push	{r7, lr}
     cfa:	b082      	sub	sp, #8
     cfc:	af00      	add	r7, sp, #0
     cfe:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
     d00:	4b2a      	ldr	r3, [pc, #168]	; (dac <prvUnlockQueue+0xb4>)
     d02:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
     d04:	e020      	b.n	d48 <prvUnlockQueue+0x50>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
     d06:	687b      	ldr	r3, [r7, #4]
     d08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
     d0a:	2b00      	cmp	r3, #0
     d0c:	d00a      	beq.n	d24 <prvUnlockQueue+0x2c>
				{
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
     d0e:	687b      	ldr	r3, [r7, #4]
     d10:	2100      	movs	r1, #0
     d12:	0018      	movs	r0, r3
     d14:	4b26      	ldr	r3, [pc, #152]	; (db0 <prvUnlockQueue+0xb8>)
     d16:	4798      	blx	r3
     d18:	0003      	movs	r3, r0
     d1a:	2b01      	cmp	r3, #1
     d1c:	d10f      	bne.n	d3e <prvUnlockQueue+0x46>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
     d1e:	4b25      	ldr	r3, [pc, #148]	; (db4 <prvUnlockQueue+0xbc>)
     d20:	4798      	blx	r3
     d22:	e00c      	b.n	d3e <prvUnlockQueue+0x46>
				}
				else
				{
					/* Tasks that are removed from the event list will get added to
					the pending ready list as the scheduler is still suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
     d24:	687b      	ldr	r3, [r7, #4]
     d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
     d28:	2b00      	cmp	r3, #0
     d2a:	d012      	beq.n	d52 <prvUnlockQueue+0x5a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
     d2c:	687b      	ldr	r3, [r7, #4]
     d2e:	3324      	adds	r3, #36	; 0x24
     d30:	0018      	movs	r0, r3
     d32:	4b21      	ldr	r3, [pc, #132]	; (db8 <prvUnlockQueue+0xc0>)
     d34:	4798      	blx	r3
     d36:	1e03      	subs	r3, r0, #0
     d38:	d001      	beq.n	d3e <prvUnlockQueue+0x46>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
     d3a:	4b1e      	ldr	r3, [pc, #120]	; (db4 <prvUnlockQueue+0xbc>)
     d3c:	4798      	blx	r3
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
     d3e:	687b      	ldr	r3, [r7, #4]
     d40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
     d42:	1e5a      	subs	r2, r3, #1
     d44:	687b      	ldr	r3, [r7, #4]
     d46:	649a      	str	r2, [r3, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
     d48:	687b      	ldr	r3, [r7, #4]
     d4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
     d4c:	2b00      	cmp	r3, #0
     d4e:	dcda      	bgt.n	d06 <prvUnlockQueue+0xe>
     d50:	e000      	b.n	d54 <prvUnlockQueue+0x5c>
						break;
     d52:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->xTxLock = queueUNLOCKED;
     d54:	687b      	ldr	r3, [r7, #4]
     d56:	2201      	movs	r2, #1
     d58:	4252      	negs	r2, r2
     d5a:	649a      	str	r2, [r3, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
     d5c:	4b17      	ldr	r3, [pc, #92]	; (dbc <prvUnlockQueue+0xc4>)
     d5e:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
     d60:	4b12      	ldr	r3, [pc, #72]	; (dac <prvUnlockQueue+0xb4>)
     d62:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
     d64:	e011      	b.n	d8a <prvUnlockQueue+0x92>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
     d66:	687b      	ldr	r3, [r7, #4]
     d68:	691b      	ldr	r3, [r3, #16]
     d6a:	2b00      	cmp	r3, #0
     d6c:	d012      	beq.n	d94 <prvUnlockQueue+0x9c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
     d6e:	687b      	ldr	r3, [r7, #4]
     d70:	3310      	adds	r3, #16
     d72:	0018      	movs	r0, r3
     d74:	4b10      	ldr	r3, [pc, #64]	; (db8 <prvUnlockQueue+0xc0>)
     d76:	4798      	blx	r3
     d78:	1e03      	subs	r3, r0, #0
     d7a:	d001      	beq.n	d80 <prvUnlockQueue+0x88>
				{
					vTaskMissedYield();
     d7c:	4b0d      	ldr	r3, [pc, #52]	; (db4 <prvUnlockQueue+0xbc>)
     d7e:	4798      	blx	r3
				}

				--( pxQueue->xRxLock );
     d80:	687b      	ldr	r3, [r7, #4]
     d82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
     d84:	1e5a      	subs	r2, r3, #1
     d86:	687b      	ldr	r3, [r7, #4]
     d88:	645a      	str	r2, [r3, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
     d8a:	687b      	ldr	r3, [r7, #4]
     d8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
     d8e:	2b00      	cmp	r3, #0
     d90:	dce9      	bgt.n	d66 <prvUnlockQueue+0x6e>
     d92:	e000      	b.n	d96 <prvUnlockQueue+0x9e>
			}
			else
			{
				break;
     d94:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
     d96:	687b      	ldr	r3, [r7, #4]
     d98:	2201      	movs	r2, #1
     d9a:	4252      	negs	r2, r2
     d9c:	645a      	str	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
     d9e:	4b07      	ldr	r3, [pc, #28]	; (dbc <prvUnlockQueue+0xc4>)
     da0:	4798      	blx	r3
}
     da2:	46c0      	nop			; (mov r8, r8)
     da4:	46bd      	mov	sp, r7
     da6:	b002      	add	sp, #8
     da8:	bd80      	pop	{r7, pc}
     daa:	46c0      	nop			; (mov r8, r8)
     dac:	000004d5 	.word	0x000004d5
     db0:	00000e95 	.word	0x00000e95
     db4:	00001751 	.word	0x00001751
     db8:	000015bd 	.word	0x000015bd
     dbc:	000004f9 	.word	0x000004f9

00000dc0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueEmpty( const xQUEUE *pxQueue )
{
     dc0:	b580      	push	{r7, lr}
     dc2:	b084      	sub	sp, #16
     dc4:	af00      	add	r7, sp, #0
     dc6:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
     dc8:	4b08      	ldr	r3, [pc, #32]	; (dec <prvIsQueueEmpty+0x2c>)
     dca:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == 0 )
     dcc:	687b      	ldr	r3, [r7, #4]
     dce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
     dd0:	2b00      	cmp	r3, #0
     dd2:	d102      	bne.n	dda <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
     dd4:	2301      	movs	r3, #1
     dd6:	60fb      	str	r3, [r7, #12]
     dd8:	e001      	b.n	dde <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
     dda:	2300      	movs	r3, #0
     ddc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
     dde:	4b04      	ldr	r3, [pc, #16]	; (df0 <prvIsQueueEmpty+0x30>)
     de0:	4798      	blx	r3

	return xReturn;
     de2:	68fb      	ldr	r3, [r7, #12]
}
     de4:	0018      	movs	r0, r3
     de6:	46bd      	mov	sp, r7
     de8:	b004      	add	sp, #16
     dea:	bd80      	pop	{r7, pc}
     dec:	000004d5 	.word	0x000004d5
     df0:	000004f9 	.word	0x000004f9

00000df4 <prvIsQueueFull>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueFull( const xQUEUE *pxQueue )
{
     df4:	b580      	push	{r7, lr}
     df6:	b084      	sub	sp, #16
     df8:	af00      	add	r7, sp, #0
     dfa:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
     dfc:	4b09      	ldr	r3, [pc, #36]	; (e24 <prvIsQueueFull+0x30>)
     dfe:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
     e00:	687b      	ldr	r3, [r7, #4]
     e02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
     e04:	687b      	ldr	r3, [r7, #4]
     e06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
     e08:	429a      	cmp	r2, r3
     e0a:	d102      	bne.n	e12 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
     e0c:	2301      	movs	r3, #1
     e0e:	60fb      	str	r3, [r7, #12]
     e10:	e001      	b.n	e16 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
     e12:	2300      	movs	r3, #0
     e14:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
     e16:	4b04      	ldr	r3, [pc, #16]	; (e28 <prvIsQueueFull+0x34>)
     e18:	4798      	blx	r3

	return xReturn;
     e1a:	68fb      	ldr	r3, [r7, #12]
}
     e1c:	0018      	movs	r0, r3
     e1e:	46bd      	mov	sp, r7
     e20:	b004      	add	sp, #16
     e22:	bd80      	pop	{r7, pc}
     e24:	000004d5 	.word	0x000004d5
     e28:	000004f9 	.word	0x000004f9

00000e2c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( xQueueHandle xQueue, portTickType xTicksToWait )
	{
     e2c:	b580      	push	{r7, lr}
     e2e:	b084      	sub	sp, #16
     e30:	af00      	add	r7, sp, #0
     e32:	6078      	str	r0, [r7, #4]
     e34:	6039      	str	r1, [r7, #0]
	xQUEUE *pxQueue;

		pxQueue = ( xQUEUE * ) xQueue;
     e36:	687b      	ldr	r3, [r7, #4]
     e38:	60fb      	str	r3, [r7, #12]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
     e3a:	4b12      	ldr	r3, [pc, #72]	; (e84 <vQueueWaitForMessageRestricted+0x58>)
     e3c:	4798      	blx	r3
     e3e:	68fb      	ldr	r3, [r7, #12]
     e40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
     e42:	3301      	adds	r3, #1
     e44:	d102      	bne.n	e4c <vQueueWaitForMessageRestricted+0x20>
     e46:	68fb      	ldr	r3, [r7, #12]
     e48:	2200      	movs	r2, #0
     e4a:	645a      	str	r2, [r3, #68]	; 0x44
     e4c:	68fb      	ldr	r3, [r7, #12]
     e4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
     e50:	3301      	adds	r3, #1
     e52:	d102      	bne.n	e5a <vQueueWaitForMessageRestricted+0x2e>
     e54:	68fb      	ldr	r3, [r7, #12]
     e56:	2200      	movs	r2, #0
     e58:	649a      	str	r2, [r3, #72]	; 0x48
     e5a:	4b0b      	ldr	r3, [pc, #44]	; (e88 <vQueueWaitForMessageRestricted+0x5c>)
     e5c:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
     e5e:	68fb      	ldr	r3, [r7, #12]
     e60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
     e62:	2b00      	cmp	r3, #0
     e64:	d106      	bne.n	e74 <vQueueWaitForMessageRestricted+0x48>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
     e66:	68fb      	ldr	r3, [r7, #12]
     e68:	3324      	adds	r3, #36	; 0x24
     e6a:	683a      	ldr	r2, [r7, #0]
     e6c:	0011      	movs	r1, r2
     e6e:	0018      	movs	r0, r3
     e70:	4b06      	ldr	r3, [pc, #24]	; (e8c <vQueueWaitForMessageRestricted+0x60>)
     e72:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
     e74:	68fb      	ldr	r3, [r7, #12]
     e76:	0018      	movs	r0, r3
     e78:	4b05      	ldr	r3, [pc, #20]	; (e90 <vQueueWaitForMessageRestricted+0x64>)
     e7a:	4798      	blx	r3
	}
     e7c:	46c0      	nop			; (mov r8, r8)
     e7e:	46bd      	mov	sp, r7
     e80:	b004      	add	sp, #16
     e82:	bd80      	pop	{r7, pc}
     e84:	000004d5 	.word	0x000004d5
     e88:	000004f9 	.word	0x000004f9
     e8c:	0000155d 	.word	0x0000155d
     e90:	00000cf9 	.word	0x00000cf9

00000e94 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static portBASE_TYPE prvNotifyQueueSetContainer( xQUEUE *pxQueue, portBASE_TYPE xCopyPosition )
	{
     e94:	b580      	push	{r7, lr}
     e96:	b084      	sub	sp, #16
     e98:	af00      	add	r7, sp, #0
     e9a:	6078      	str	r0, [r7, #4]
     e9c:	6039      	str	r1, [r7, #0]
	xQUEUE *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
     e9e:	687b      	ldr	r3, [r7, #4]
     ea0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
     ea2:	60bb      	str	r3, [r7, #8]
	portBASE_TYPE xReturn = pdFALSE;
     ea4:	2300      	movs	r3, #0
     ea6:	60fb      	str	r3, [r7, #12]

		configASSERT( pxQueueSetContainer );
     ea8:	68bb      	ldr	r3, [r7, #8]
     eaa:	2b00      	cmp	r3, #0
     eac:	d101      	bne.n	eb2 <prvNotifyQueueSetContainer+0x1e>
     eae:	b672      	cpsid	i
     eb0:	e7fe      	b.n	eb0 <prvNotifyQueueSetContainer+0x1c>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
     eb2:	68bb      	ldr	r3, [r7, #8]
     eb4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
     eb6:	68bb      	ldr	r3, [r7, #8]
     eb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
     eba:	429a      	cmp	r2, r3
     ebc:	d301      	bcc.n	ec2 <prvNotifyQueueSetContainer+0x2e>
     ebe:	b672      	cpsid	i
     ec0:	e7fe      	b.n	ec0 <prvNotifyQueueSetContainer+0x2c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
     ec2:	68bb      	ldr	r3, [r7, #8]
     ec4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
     ec6:	68bb      	ldr	r3, [r7, #8]
     ec8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
     eca:	429a      	cmp	r2, r3
     ecc:	d212      	bcs.n	ef4 <prvNotifyQueueSetContainer+0x60>
		{
			traceQUEUE_SEND( pxQueueSetContainer );
			/* The data copies is the handle of the queue that contains data. */
			prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
     ece:	683a      	ldr	r2, [r7, #0]
     ed0:	1d39      	adds	r1, r7, #4
     ed2:	68bb      	ldr	r3, [r7, #8]
     ed4:	0018      	movs	r0, r3
     ed6:	4b0a      	ldr	r3, [pc, #40]	; (f00 <prvNotifyQueueSetContainer+0x6c>)
     ed8:	4798      	blx	r3
			if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
     eda:	68bb      	ldr	r3, [r7, #8]
     edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
     ede:	2b00      	cmp	r3, #0
     ee0:	d008      	beq.n	ef4 <prvNotifyQueueSetContainer+0x60>
			{
				if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
     ee2:	68bb      	ldr	r3, [r7, #8]
     ee4:	3324      	adds	r3, #36	; 0x24
     ee6:	0018      	movs	r0, r3
     ee8:	4b06      	ldr	r3, [pc, #24]	; (f04 <prvNotifyQueueSetContainer+0x70>)
     eea:	4798      	blx	r3
     eec:	1e03      	subs	r3, r0, #0
     eee:	d001      	beq.n	ef4 <prvNotifyQueueSetContainer+0x60>
				{
					/* The task waiting has a higher priority */
					xReturn = pdTRUE;
     ef0:	2301      	movs	r3, #1
     ef2:	60fb      	str	r3, [r7, #12]
				}
			}
		}

		return xReturn;
     ef4:	68fb      	ldr	r3, [r7, #12]
	}
     ef6:	0018      	movs	r0, r3
     ef8:	46bd      	mov	sp, r7
     efa:	b004      	add	sp, #16
     efc:	bd80      	pop	{r7, pc}
     efe:	46c0      	nop			; (mov r8, r8)
     f00:	00000be9 	.word	0x00000be9
     f04:	000015bd 	.word	0x000015bd

00000f08 <xTaskGenericCreate>:
#endif

/*lint +e956 */

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
     f08:	b590      	push	{r4, r7, lr}
     f0a:	b08b      	sub	sp, #44	; 0x2c
     f0c:	af02      	add	r7, sp, #8
     f0e:	60f8      	str	r0, [r7, #12]
     f10:	60b9      	str	r1, [r7, #8]
     f12:	603b      	str	r3, [r7, #0]
     f14:	1dbb      	adds	r3, r7, #6
     f16:	801a      	strh	r2, [r3, #0]
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
     f18:	68fb      	ldr	r3, [r7, #12]
     f1a:	2b00      	cmp	r3, #0
     f1c:	d101      	bne.n	f22 <xTaskGenericCreate+0x1a>
     f1e:	b672      	cpsid	i
     f20:	e7fe      	b.n	f20 <xTaskGenericCreate+0x18>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
     f22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     f24:	2b04      	cmp	r3, #4
     f26:	d901      	bls.n	f2c <xTaskGenericCreate+0x24>
     f28:	b672      	cpsid	i
     f2a:	e7fe      	b.n	f2a <xTaskGenericCreate+0x22>

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
     f2c:	6bba      	ldr	r2, [r7, #56]	; 0x38
     f2e:	1dbb      	adds	r3, r7, #6
     f30:	881b      	ldrh	r3, [r3, #0]
     f32:	0011      	movs	r1, r2
     f34:	0018      	movs	r0, r3
     f36:	4b51      	ldr	r3, [pc, #324]	; (107c <xTaskGenericCreate+0x174>)
     f38:	4798      	blx	r3
     f3a:	0003      	movs	r3, r0
     f3c:	61bb      	str	r3, [r7, #24]

	if( pxNewTCB != NULL )
     f3e:	69bb      	ldr	r3, [r7, #24]
     f40:	2b00      	cmp	r3, #0
     f42:	d100      	bne.n	f46 <xTaskGenericCreate+0x3e>
     f44:	e082      	b.n	104c <xTaskGenericCreate+0x144>
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
     f46:	69bb      	ldr	r3, [r7, #24]
     f48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
     f4a:	1dbb      	adds	r3, r7, #6
     f4c:	881b      	ldrh	r3, [r3, #0]
     f4e:	494c      	ldr	r1, [pc, #304]	; (1080 <xTaskGenericCreate+0x178>)
     f50:	468c      	mov	ip, r1
     f52:	4463      	add	r3, ip
     f54:	009b      	lsls	r3, r3, #2
     f56:	18d3      	adds	r3, r2, r3
     f58:	617b      	str	r3, [r7, #20]
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
     f5a:	697b      	ldr	r3, [r7, #20]
     f5c:	2207      	movs	r2, #7
     f5e:	4393      	bics	r3, r2
     f60:	617b      	str	r3, [r7, #20]

			/* Check the alignment of the calculated top of stack is correct. */
			configASSERT( ( ( ( unsigned long ) pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
     f62:	697b      	ldr	r3, [r7, #20]
     f64:	2207      	movs	r2, #7
     f66:	4013      	ands	r3, r2
     f68:	d001      	beq.n	f6e <xTaskGenericCreate+0x66>
     f6a:	b672      	cpsid	i
     f6c:	e7fe      	b.n	f6c <xTaskGenericCreate+0x64>
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
     f6e:	6bfc      	ldr	r4, [r7, #60]	; 0x3c
     f70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
     f72:	68b9      	ldr	r1, [r7, #8]
     f74:	69b8      	ldr	r0, [r7, #24]
     f76:	1dbb      	adds	r3, r7, #6
     f78:	881b      	ldrh	r3, [r3, #0]
     f7a:	9300      	str	r3, [sp, #0]
     f7c:	0023      	movs	r3, r4
     f7e:	4c41      	ldr	r4, [pc, #260]	; (1084 <xTaskGenericCreate+0x17c>)
     f80:	47a0      	blx	r4
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
     f82:	683a      	ldr	r2, [r7, #0]
     f84:	68f9      	ldr	r1, [r7, #12]
     f86:	697b      	ldr	r3, [r7, #20]
     f88:	0018      	movs	r0, r3
     f8a:	4b3f      	ldr	r3, [pc, #252]	; (1088 <xTaskGenericCreate+0x180>)
     f8c:	4798      	blx	r3
     f8e:	0002      	movs	r2, r0
     f90:	69bb      	ldr	r3, [r7, #24]
     f92:	601a      	str	r2, [r3, #0]
		}
		#endif /* portUSING_MPU_WRAPPERS */

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
     f94:	69bb      	ldr	r3, [r7, #24]
     f96:	681b      	ldr	r3, [r3, #0]
     f98:	001a      	movs	r2, r3
     f9a:	2307      	movs	r3, #7
     f9c:	4013      	ands	r3, r2
     f9e:	d001      	beq.n	fa4 <xTaskGenericCreate+0x9c>
     fa0:	b672      	cpsid	i
     fa2:	e7fe      	b.n	fa2 <xTaskGenericCreate+0x9a>

		if( ( void * ) pxCreatedTask != NULL )
     fa4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     fa6:	2b00      	cmp	r3, #0
     fa8:	d002      	beq.n	fb0 <xTaskGenericCreate+0xa8>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
     faa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     fac:	69ba      	ldr	r2, [r7, #24]
     fae:	601a      	str	r2, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
     fb0:	4b36      	ldr	r3, [pc, #216]	; (108c <xTaskGenericCreate+0x184>)
     fb2:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
     fb4:	4b36      	ldr	r3, [pc, #216]	; (1090 <xTaskGenericCreate+0x188>)
     fb6:	681b      	ldr	r3, [r3, #0]
     fb8:	1c5a      	adds	r2, r3, #1
     fba:	4b35      	ldr	r3, [pc, #212]	; (1090 <xTaskGenericCreate+0x188>)
     fbc:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
     fbe:	4b35      	ldr	r3, [pc, #212]	; (1094 <xTaskGenericCreate+0x18c>)
     fc0:	681b      	ldr	r3, [r3, #0]
     fc2:	2b00      	cmp	r3, #0
     fc4:	d109      	bne.n	fda <xTaskGenericCreate+0xd2>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
     fc6:	4b33      	ldr	r3, [pc, #204]	; (1094 <xTaskGenericCreate+0x18c>)
     fc8:	69ba      	ldr	r2, [r7, #24]
     fca:	601a      	str	r2, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
     fcc:	4b30      	ldr	r3, [pc, #192]	; (1090 <xTaskGenericCreate+0x188>)
     fce:	681b      	ldr	r3, [r3, #0]
     fd0:	2b01      	cmp	r3, #1
     fd2:	d10f      	bne.n	ff4 <xTaskGenericCreate+0xec>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
     fd4:	4b30      	ldr	r3, [pc, #192]	; (1098 <xTaskGenericCreate+0x190>)
     fd6:	4798      	blx	r3
     fd8:	e00c      	b.n	ff4 <xTaskGenericCreate+0xec>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
     fda:	4b30      	ldr	r3, [pc, #192]	; (109c <xTaskGenericCreate+0x194>)
     fdc:	681b      	ldr	r3, [r3, #0]
     fde:	2b00      	cmp	r3, #0
     fe0:	d108      	bne.n	ff4 <xTaskGenericCreate+0xec>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
     fe2:	4b2c      	ldr	r3, [pc, #176]	; (1094 <xTaskGenericCreate+0x18c>)
     fe4:	681b      	ldr	r3, [r3, #0]
     fe6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
     fe8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     fea:	429a      	cmp	r2, r3
     fec:	d802      	bhi.n	ff4 <xTaskGenericCreate+0xec>
					{
						pxCurrentTCB = pxNewTCB;
     fee:	4b29      	ldr	r3, [pc, #164]	; (1094 <xTaskGenericCreate+0x18c>)
     ff0:	69ba      	ldr	r2, [r7, #24]
     ff2:	601a      	str	r2, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
     ff4:	69bb      	ldr	r3, [r7, #24]
     ff6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
     ff8:	4b29      	ldr	r3, [pc, #164]	; (10a0 <xTaskGenericCreate+0x198>)
     ffa:	681b      	ldr	r3, [r3, #0]
     ffc:	429a      	cmp	r2, r3
     ffe:	d903      	bls.n	1008 <xTaskGenericCreate+0x100>
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
    1000:	69bb      	ldr	r3, [r7, #24]
    1002:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1004:	4b26      	ldr	r3, [pc, #152]	; (10a0 <xTaskGenericCreate+0x198>)
    1006:	601a      	str	r2, [r3, #0]
			}

			uxTaskNumber++;
    1008:	4b26      	ldr	r3, [pc, #152]	; (10a4 <xTaskGenericCreate+0x19c>)
    100a:	681b      	ldr	r3, [r3, #0]
    100c:	1c5a      	adds	r2, r3, #1
    100e:	4b25      	ldr	r3, [pc, #148]	; (10a4 <xTaskGenericCreate+0x19c>)
    1010:	601a      	str	r2, [r3, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyQueue( pxNewTCB );
    1012:	69bb      	ldr	r3, [r7, #24]
    1014:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1016:	4b24      	ldr	r3, [pc, #144]	; (10a8 <xTaskGenericCreate+0x1a0>)
    1018:	681b      	ldr	r3, [r3, #0]
    101a:	429a      	cmp	r2, r3
    101c:	d903      	bls.n	1026 <xTaskGenericCreate+0x11e>
    101e:	69bb      	ldr	r3, [r7, #24]
    1020:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1022:	4b21      	ldr	r3, [pc, #132]	; (10a8 <xTaskGenericCreate+0x1a0>)
    1024:	601a      	str	r2, [r3, #0]
    1026:	69bb      	ldr	r3, [r7, #24]
    1028:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    102a:	0013      	movs	r3, r2
    102c:	009b      	lsls	r3, r3, #2
    102e:	189b      	adds	r3, r3, r2
    1030:	009b      	lsls	r3, r3, #2
    1032:	4a1e      	ldr	r2, [pc, #120]	; (10ac <xTaskGenericCreate+0x1a4>)
    1034:	189a      	adds	r2, r3, r2
    1036:	69bb      	ldr	r3, [r7, #24]
    1038:	3304      	adds	r3, #4
    103a:	0019      	movs	r1, r3
    103c:	0010      	movs	r0, r2
    103e:	4b1c      	ldr	r3, [pc, #112]	; (10b0 <xTaskGenericCreate+0x1a8>)
    1040:	4798      	blx	r3

			xReturn = pdPASS;
    1042:	2301      	movs	r3, #1
    1044:	61fb      	str	r3, [r7, #28]
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
    1046:	4b1b      	ldr	r3, [pc, #108]	; (10b4 <xTaskGenericCreate+0x1ac>)
    1048:	4798      	blx	r3
    104a:	e002      	b.n	1052 <xTaskGenericCreate+0x14a>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    104c:	2301      	movs	r3, #1
    104e:	425b      	negs	r3, r3
    1050:	61fb      	str	r3, [r7, #28]
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
    1052:	69fb      	ldr	r3, [r7, #28]
    1054:	2b01      	cmp	r3, #1
    1056:	d10b      	bne.n	1070 <xTaskGenericCreate+0x168>
	{
		if( xSchedulerRunning != pdFALSE )
    1058:	4b10      	ldr	r3, [pc, #64]	; (109c <xTaskGenericCreate+0x194>)
    105a:	681b      	ldr	r3, [r3, #0]
    105c:	2b00      	cmp	r3, #0
    105e:	d007      	beq.n	1070 <xTaskGenericCreate+0x168>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
    1060:	4b0c      	ldr	r3, [pc, #48]	; (1094 <xTaskGenericCreate+0x18c>)
    1062:	681b      	ldr	r3, [r3, #0]
    1064:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1066:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1068:	429a      	cmp	r2, r3
    106a:	d201      	bcs.n	1070 <xTaskGenericCreate+0x168>
			{
				portYIELD_WITHIN_API();
    106c:	4b12      	ldr	r3, [pc, #72]	; (10b8 <xTaskGenericCreate+0x1b0>)
    106e:	4798      	blx	r3
			}
		}
	}

	return xReturn;
    1070:	69fb      	ldr	r3, [r7, #28]
}
    1072:	0018      	movs	r0, r3
    1074:	46bd      	mov	sp, r7
    1076:	b009      	add	sp, #36	; 0x24
    1078:	bd90      	pop	{r4, r7, pc}
    107a:	46c0      	nop			; (mov r8, r8)
    107c:	00001989 	.word	0x00001989
    1080:	3fffffff 	.word	0x3fffffff
    1084:	0000178d 	.word	0x0000178d
    1088:	000003db 	.word	0x000003db
    108c:	000004d5 	.word	0x000004d5
    1090:	20003c1c 	.word	0x20003c1c
    1094:	20003b44 	.word	0x20003b44
    1098:	00001801 	.word	0x00001801
    109c:	20003c2c 	.word	0x20003c2c
    10a0:	20003c24 	.word	0x20003c24
    10a4:	20003c40 	.word	0x20003c40
    10a8:	20003c28 	.word	0x20003c28
    10ac:	20003b48 	.word	0x20003b48
    10b0:	000002d3 	.word	0x000002d3
    10b4:	000004f9 	.word	0x000004f9
    10b8:	000004b5 	.word	0x000004b5

000010bc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
    10bc:	b580      	push	{r7, lr}
    10be:	b084      	sub	sp, #16
    10c0:	af00      	add	r7, sp, #0
    10c2:	6078      	str	r0, [r7, #4]
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;
    10c4:	2300      	movs	r3, #0
    10c6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
    10c8:	687b      	ldr	r3, [r7, #4]
    10ca:	2b00      	cmp	r3, #0
    10cc:	d014      	beq.n	10f8 <vTaskDelay+0x3c>
		{
			vTaskSuspendAll();
    10ce:	4b0f      	ldr	r3, [pc, #60]	; (110c <vTaskDelay+0x50>)
    10d0:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
    10d2:	4b0f      	ldr	r3, [pc, #60]	; (1110 <vTaskDelay+0x54>)
    10d4:	681a      	ldr	r2, [r3, #0]
    10d6:	687b      	ldr	r3, [r7, #4]
    10d8:	18d3      	adds	r3, r2, r3
    10da:	60bb      	str	r3, [r7, #8]

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
    10dc:	4b0d      	ldr	r3, [pc, #52]	; (1114 <vTaskDelay+0x58>)
    10de:	681b      	ldr	r3, [r3, #0]
    10e0:	3304      	adds	r3, #4
    10e2:	0018      	movs	r0, r3
    10e4:	4b0c      	ldr	r3, [pc, #48]	; (1118 <vTaskDelay+0x5c>)
    10e6:	4798      	blx	r3
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
    10e8:	68bb      	ldr	r3, [r7, #8]
    10ea:	0018      	movs	r0, r3
    10ec:	4b0b      	ldr	r3, [pc, #44]	; (111c <vTaskDelay+0x60>)
    10ee:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
    10f0:	4b0b      	ldr	r3, [pc, #44]	; (1120 <vTaskDelay+0x64>)
    10f2:	4798      	blx	r3
    10f4:	0003      	movs	r3, r0
    10f6:	60fb      	str	r3, [r7, #12]
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    10f8:	68fb      	ldr	r3, [r7, #12]
    10fa:	2b00      	cmp	r3, #0
    10fc:	d101      	bne.n	1102 <vTaskDelay+0x46>
		{
			portYIELD_WITHIN_API();
    10fe:	4b09      	ldr	r3, [pc, #36]	; (1124 <vTaskDelay+0x68>)
    1100:	4798      	blx	r3
		}
	}
    1102:	46c0      	nop			; (mov r8, r8)
    1104:	46bd      	mov	sp, r7
    1106:	b004      	add	sp, #16
    1108:	bd80      	pop	{r7, pc}
    110a:	46c0      	nop			; (mov r8, r8)
    110c:	000011a5 	.word	0x000011a5
    1110:	20003c20 	.word	0x20003c20
    1114:	20003b44 	.word	0x20003b44
    1118:	0000038b 	.word	0x0000038b
    111c:	00001919 	.word	0x00001919
    1120:	000011bd 	.word	0x000011bd
    1124:	000004b5 	.word	0x000004b5

00001128 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
    1128:	b590      	push	{r4, r7, lr}
    112a:	b087      	sub	sp, #28
    112c:	af04      	add	r7, sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
    112e:	4916      	ldr	r1, [pc, #88]	; (1188 <vTaskStartScheduler+0x60>)
    1130:	4816      	ldr	r0, [pc, #88]	; (118c <vTaskStartScheduler+0x64>)
    1132:	2300      	movs	r3, #0
    1134:	9303      	str	r3, [sp, #12]
    1136:	2300      	movs	r3, #0
    1138:	9302      	str	r3, [sp, #8]
    113a:	2300      	movs	r3, #0
    113c:	9301      	str	r3, [sp, #4]
    113e:	2300      	movs	r3, #0
    1140:	9300      	str	r3, [sp, #0]
    1142:	2300      	movs	r3, #0
    1144:	2264      	movs	r2, #100	; 0x64
    1146:	4c12      	ldr	r4, [pc, #72]	; (1190 <vTaskStartScheduler+0x68>)
    1148:	47a0      	blx	r4
    114a:	0003      	movs	r3, r0
    114c:	607b      	str	r3, [r7, #4]
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
    114e:	687b      	ldr	r3, [r7, #4]
    1150:	2b01      	cmp	r3, #1
    1152:	d103      	bne.n	115c <vTaskStartScheduler+0x34>
		{
			xReturn = xTimerCreateTimerTask();
    1154:	4b0f      	ldr	r3, [pc, #60]	; (1194 <vTaskStartScheduler+0x6c>)
    1156:	4798      	blx	r3
    1158:	0003      	movs	r3, r0
    115a:	607b      	str	r3, [r7, #4]
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
    115c:	687b      	ldr	r3, [r7, #4]
    115e:	2b01      	cmp	r3, #1
    1160:	d109      	bne.n	1176 <vTaskStartScheduler+0x4e>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
    1162:	b672      	cpsid	i

		xSchedulerRunning = pdTRUE;
    1164:	4b0c      	ldr	r3, [pc, #48]	; (1198 <vTaskStartScheduler+0x70>)
    1166:	2201      	movs	r2, #1
    1168:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
    116a:	4b0c      	ldr	r3, [pc, #48]	; (119c <vTaskStartScheduler+0x74>)
    116c:	2200      	movs	r2, #0
    116e:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    1170:	4b0b      	ldr	r3, [pc, #44]	; (11a0 <vTaskStartScheduler+0x78>)
    1172:	4798      	blx	r3
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
    1174:	e004      	b.n	1180 <vTaskStartScheduler+0x58>
		configASSERT( xReturn );
    1176:	687b      	ldr	r3, [r7, #4]
    1178:	2b00      	cmp	r3, #0
    117a:	d101      	bne.n	1180 <vTaskStartScheduler+0x58>
    117c:	b672      	cpsid	i
    117e:	e7fe      	b.n	117e <vTaskStartScheduler+0x56>
}
    1180:	46c0      	nop			; (mov r8, r8)
    1182:	46bd      	mov	sp, r7
    1184:	b003      	add	sp, #12
    1186:	bd90      	pop	{r4, r7, pc}
    1188:	000082e8 	.word	0x000082e8
    118c:	00001765 	.word	0x00001765
    1190:	00000f09 	.word	0x00000f09
    1194:	00001bb5 	.word	0x00001bb5
    1198:	20003c2c 	.word	0x20003c2c
    119c:	20003c20 	.word	0x20003c20
    11a0:	0000046d 	.word	0x0000046d

000011a4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
    11a4:	b580      	push	{r7, lr}
    11a6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
    11a8:	4b03      	ldr	r3, [pc, #12]	; (11b8 <vTaskSuspendAll+0x14>)
    11aa:	681b      	ldr	r3, [r3, #0]
    11ac:	1c5a      	adds	r2, r3, #1
    11ae:	4b02      	ldr	r3, [pc, #8]	; (11b8 <vTaskSuspendAll+0x14>)
    11b0:	601a      	str	r2, [r3, #0]
}
    11b2:	46c0      	nop			; (mov r8, r8)
    11b4:	46bd      	mov	sp, r7
    11b6:	bd80      	pop	{r7, pc}
    11b8:	20003c30 	.word	0x20003c30

000011bc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
    11bc:	b590      	push	{r4, r7, lr}
    11be:	b083      	sub	sp, #12
    11c0:	af00      	add	r7, sp, #0
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
    11c2:	2300      	movs	r3, #0
    11c4:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
    11c6:	4b35      	ldr	r3, [pc, #212]	; (129c <xTaskResumeAll+0xe0>)
    11c8:	681b      	ldr	r3, [r3, #0]
    11ca:	2b00      	cmp	r3, #0
    11cc:	d101      	bne.n	11d2 <xTaskResumeAll+0x16>
    11ce:	b672      	cpsid	i
    11d0:	e7fe      	b.n	11d0 <xTaskResumeAll+0x14>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    11d2:	4b33      	ldr	r3, [pc, #204]	; (12a0 <xTaskResumeAll+0xe4>)
    11d4:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
    11d6:	4b31      	ldr	r3, [pc, #196]	; (129c <xTaskResumeAll+0xe0>)
    11d8:	681b      	ldr	r3, [r3, #0]
    11da:	1e5a      	subs	r2, r3, #1
    11dc:	4b2f      	ldr	r3, [pc, #188]	; (129c <xTaskResumeAll+0xe0>)
    11de:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
    11e0:	4b2e      	ldr	r3, [pc, #184]	; (129c <xTaskResumeAll+0xe0>)
    11e2:	681b      	ldr	r3, [r3, #0]
    11e4:	2b00      	cmp	r3, #0
    11e6:	d152      	bne.n	128e <xTaskResumeAll+0xd2>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
    11e8:	4b2e      	ldr	r3, [pc, #184]	; (12a4 <xTaskResumeAll+0xe8>)
    11ea:	681b      	ldr	r3, [r3, #0]
    11ec:	2b00      	cmp	r3, #0
    11ee:	d04e      	beq.n	128e <xTaskResumeAll+0xd2>
			{
				portBASE_TYPE xYieldRequired = pdFALSE;
    11f0:	2300      	movs	r3, #0
    11f2:	603b      	str	r3, [r7, #0]

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
    11f4:	e027      	b.n	1246 <xTaskResumeAll+0x8a>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
    11f6:	4b2c      	ldr	r3, [pc, #176]	; (12a8 <xTaskResumeAll+0xec>)
    11f8:	68db      	ldr	r3, [r3, #12]
    11fa:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
    11fc:	0023      	movs	r3, r4
    11fe:	3318      	adds	r3, #24
    1200:	0018      	movs	r0, r3
    1202:	4b2a      	ldr	r3, [pc, #168]	; (12ac <xTaskResumeAll+0xf0>)
    1204:	4798      	blx	r3
					uxListRemove( &( pxTCB->xGenericListItem ) );
    1206:	1d23      	adds	r3, r4, #4
    1208:	0018      	movs	r0, r3
    120a:	4b28      	ldr	r3, [pc, #160]	; (12ac <xTaskResumeAll+0xf0>)
    120c:	4798      	blx	r3
					prvAddTaskToReadyQueue( pxTCB );
    120e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    1210:	4b27      	ldr	r3, [pc, #156]	; (12b0 <xTaskResumeAll+0xf4>)
    1212:	681b      	ldr	r3, [r3, #0]
    1214:	429a      	cmp	r2, r3
    1216:	d902      	bls.n	121e <xTaskResumeAll+0x62>
    1218:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    121a:	4b25      	ldr	r3, [pc, #148]	; (12b0 <xTaskResumeAll+0xf4>)
    121c:	601a      	str	r2, [r3, #0]
    121e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    1220:	0013      	movs	r3, r2
    1222:	009b      	lsls	r3, r3, #2
    1224:	189b      	adds	r3, r3, r2
    1226:	009b      	lsls	r3, r3, #2
    1228:	4a22      	ldr	r2, [pc, #136]	; (12b4 <xTaskResumeAll+0xf8>)
    122a:	189b      	adds	r3, r3, r2
    122c:	1d22      	adds	r2, r4, #4
    122e:	0011      	movs	r1, r2
    1230:	0018      	movs	r0, r3
    1232:	4b21      	ldr	r3, [pc, #132]	; (12b8 <xTaskResumeAll+0xfc>)
    1234:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    1236:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    1238:	4b20      	ldr	r3, [pc, #128]	; (12bc <xTaskResumeAll+0x100>)
    123a:	681b      	ldr	r3, [r3, #0]
    123c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    123e:	429a      	cmp	r2, r3
    1240:	d301      	bcc.n	1246 <xTaskResumeAll+0x8a>
					{
						xYieldRequired = pdTRUE;
    1242:	2301      	movs	r3, #1
    1244:	603b      	str	r3, [r7, #0]
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
    1246:	4b18      	ldr	r3, [pc, #96]	; (12a8 <xTaskResumeAll+0xec>)
    1248:	681b      	ldr	r3, [r3, #0]
    124a:	2b00      	cmp	r3, #0
    124c:	d1d3      	bne.n	11f6 <xTaskResumeAll+0x3a>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
    124e:	4b1c      	ldr	r3, [pc, #112]	; (12c0 <xTaskResumeAll+0x104>)
    1250:	681b      	ldr	r3, [r3, #0]
    1252:	2b00      	cmp	r3, #0
    1254:	d00d      	beq.n	1272 <xTaskResumeAll+0xb6>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
    1256:	e006      	b.n	1266 <xTaskResumeAll+0xaa>
					{
						vTaskIncrementTick();
    1258:	4b1a      	ldr	r3, [pc, #104]	; (12c4 <xTaskResumeAll+0x108>)
    125a:	4798      	blx	r3
						--uxMissedTicks;
    125c:	4b18      	ldr	r3, [pc, #96]	; (12c0 <xTaskResumeAll+0x104>)
    125e:	681b      	ldr	r3, [r3, #0]
    1260:	1e5a      	subs	r2, r3, #1
    1262:	4b17      	ldr	r3, [pc, #92]	; (12c0 <xTaskResumeAll+0x104>)
    1264:	601a      	str	r2, [r3, #0]
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
    1266:	4b16      	ldr	r3, [pc, #88]	; (12c0 <xTaskResumeAll+0x104>)
    1268:	681b      	ldr	r3, [r3, #0]
    126a:	2b00      	cmp	r3, #0
    126c:	d1f4      	bne.n	1258 <xTaskResumeAll+0x9c>
					/* As we have processed some ticks it is appropriate to yield
					to ensure the highest priority task that is ready to run is
					the task actually running. */
					#if configUSE_PREEMPTION == 1
					{
						xYieldRequired = pdTRUE;
    126e:	2301      	movs	r3, #1
    1270:	603b      	str	r3, [r7, #0]
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
    1272:	683b      	ldr	r3, [r7, #0]
    1274:	2b01      	cmp	r3, #1
    1276:	d003      	beq.n	1280 <xTaskResumeAll+0xc4>
    1278:	4b13      	ldr	r3, [pc, #76]	; (12c8 <xTaskResumeAll+0x10c>)
    127a:	681b      	ldr	r3, [r3, #0]
    127c:	2b01      	cmp	r3, #1
    127e:	d106      	bne.n	128e <xTaskResumeAll+0xd2>
				{
					xAlreadyYielded = pdTRUE;
    1280:	2301      	movs	r3, #1
    1282:	607b      	str	r3, [r7, #4]
					xMissedYield = pdFALSE;
    1284:	4b10      	ldr	r3, [pc, #64]	; (12c8 <xTaskResumeAll+0x10c>)
    1286:	2200      	movs	r2, #0
    1288:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
    128a:	4b10      	ldr	r3, [pc, #64]	; (12cc <xTaskResumeAll+0x110>)
    128c:	4798      	blx	r3
				}
			}
		}
	}
	taskEXIT_CRITICAL();
    128e:	4b10      	ldr	r3, [pc, #64]	; (12d0 <xTaskResumeAll+0x114>)
    1290:	4798      	blx	r3

	return xAlreadyYielded;
    1292:	687b      	ldr	r3, [r7, #4]
}
    1294:	0018      	movs	r0, r3
    1296:	46bd      	mov	sp, r7
    1298:	b003      	add	sp, #12
    129a:	bd90      	pop	{r4, r7, pc}
    129c:	20003c30 	.word	0x20003c30
    12a0:	000004d5 	.word	0x000004d5
    12a4:	20003c1c 	.word	0x20003c1c
    12a8:	20003bdc 	.word	0x20003bdc
    12ac:	0000038b 	.word	0x0000038b
    12b0:	20003c28 	.word	0x20003c28
    12b4:	20003b48 	.word	0x20003b48
    12b8:	000002d3 	.word	0x000002d3
    12bc:	20003b44 	.word	0x20003b44
    12c0:	20003c34 	.word	0x20003c34
    12c4:	00001301 	.word	0x00001301
    12c8:	20003c38 	.word	0x20003c38
    12cc:	000004b5 	.word	0x000004b5
    12d0:	000004f9 	.word	0x000004f9

000012d4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

portTickType xTaskGetTickCount( void )
{
    12d4:	b580      	push	{r7, lr}
    12d6:	b082      	sub	sp, #8
    12d8:	af00      	add	r7, sp, #0
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
    12da:	4b06      	ldr	r3, [pc, #24]	; (12f4 <xTaskGetTickCount+0x20>)
    12dc:	4798      	blx	r3
	{
		xTicks = xTickCount;
    12de:	4b06      	ldr	r3, [pc, #24]	; (12f8 <xTaskGetTickCount+0x24>)
    12e0:	681b      	ldr	r3, [r3, #0]
    12e2:	607b      	str	r3, [r7, #4]
	}
	taskEXIT_CRITICAL();
    12e4:	4b05      	ldr	r3, [pc, #20]	; (12fc <xTaskGetTickCount+0x28>)
    12e6:	4798      	blx	r3

	return xTicks;
    12e8:	687b      	ldr	r3, [r7, #4]
}
    12ea:	0018      	movs	r0, r3
    12ec:	46bd      	mov	sp, r7
    12ee:	b002      	add	sp, #8
    12f0:	bd80      	pop	{r7, pc}
    12f2:	46c0      	nop			; (mov r8, r8)
    12f4:	000004d5 	.word	0x000004d5
    12f8:	20003c20 	.word	0x20003c20
    12fc:	000004f9 	.word	0x000004f9

00001300 <vTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
    1300:	b580      	push	{r7, lr}
    1302:	b084      	sub	sp, #16
    1304:	af00      	add	r7, sp, #0

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
    1306:	4b44      	ldr	r3, [pc, #272]	; (1418 <vTaskIncrementTick+0x118>)
    1308:	681b      	ldr	r3, [r3, #0]
    130a:	2b00      	cmp	r3, #0
    130c:	d000      	beq.n	1310 <vTaskIncrementTick+0x10>
    130e:	e079      	b.n	1404 <vTaskIncrementTick+0x104>
	{
		++xTickCount;
    1310:	4b42      	ldr	r3, [pc, #264]	; (141c <vTaskIncrementTick+0x11c>)
    1312:	681b      	ldr	r3, [r3, #0]
    1314:	1c5a      	adds	r2, r3, #1
    1316:	4b41      	ldr	r3, [pc, #260]	; (141c <vTaskIncrementTick+0x11c>)
    1318:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
    131a:	4b40      	ldr	r3, [pc, #256]	; (141c <vTaskIncrementTick+0x11c>)
    131c:	681b      	ldr	r3, [r3, #0]
    131e:	2b00      	cmp	r3, #0
    1320:	d128      	bne.n	1374 <vTaskIncrementTick+0x74>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
    1322:	4b3f      	ldr	r3, [pc, #252]	; (1420 <vTaskIncrementTick+0x120>)
    1324:	681b      	ldr	r3, [r3, #0]
    1326:	681b      	ldr	r3, [r3, #0]
    1328:	2b00      	cmp	r3, #0
    132a:	d001      	beq.n	1330 <vTaskIncrementTick+0x30>
    132c:	b672      	cpsid	i
    132e:	e7fe      	b.n	132e <vTaskIncrementTick+0x2e>

			pxTemp = pxDelayedTaskList;
    1330:	4b3b      	ldr	r3, [pc, #236]	; (1420 <vTaskIncrementTick+0x120>)
    1332:	681b      	ldr	r3, [r3, #0]
    1334:	60fb      	str	r3, [r7, #12]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
    1336:	4b3b      	ldr	r3, [pc, #236]	; (1424 <vTaskIncrementTick+0x124>)
    1338:	681a      	ldr	r2, [r3, #0]
    133a:	4b39      	ldr	r3, [pc, #228]	; (1420 <vTaskIncrementTick+0x120>)
    133c:	601a      	str	r2, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
    133e:	4b39      	ldr	r3, [pc, #228]	; (1424 <vTaskIncrementTick+0x124>)
    1340:	68fa      	ldr	r2, [r7, #12]
    1342:	601a      	str	r2, [r3, #0]
			xNumOfOverflows++;
    1344:	4b38      	ldr	r3, [pc, #224]	; (1428 <vTaskIncrementTick+0x128>)
    1346:	681b      	ldr	r3, [r3, #0]
    1348:	1c5a      	adds	r2, r3, #1
    134a:	4b37      	ldr	r3, [pc, #220]	; (1428 <vTaskIncrementTick+0x128>)
    134c:	601a      	str	r2, [r3, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    134e:	4b34      	ldr	r3, [pc, #208]	; (1420 <vTaskIncrementTick+0x120>)
    1350:	681b      	ldr	r3, [r3, #0]
    1352:	681b      	ldr	r3, [r3, #0]
    1354:	2b00      	cmp	r3, #0
    1356:	d104      	bne.n	1362 <vTaskIncrementTick+0x62>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
    1358:	4b34      	ldr	r3, [pc, #208]	; (142c <vTaskIncrementTick+0x12c>)
    135a:	2201      	movs	r2, #1
    135c:	4252      	negs	r2, r2
    135e:	601a      	str	r2, [r3, #0]
    1360:	e008      	b.n	1374 <vTaskIncrementTick+0x74>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    1362:	4b2f      	ldr	r3, [pc, #188]	; (1420 <vTaskIncrementTick+0x120>)
    1364:	681b      	ldr	r3, [r3, #0]
    1366:	68db      	ldr	r3, [r3, #12]
    1368:	68db      	ldr	r3, [r3, #12]
    136a:	60bb      	str	r3, [r7, #8]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
    136c:	68bb      	ldr	r3, [r7, #8]
    136e:	685a      	ldr	r2, [r3, #4]
    1370:	4b2e      	ldr	r3, [pc, #184]	; (142c <vTaskIncrementTick+0x12c>)
    1372:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
    1374:	4b29      	ldr	r3, [pc, #164]	; (141c <vTaskIncrementTick+0x11c>)
    1376:	681a      	ldr	r2, [r3, #0]
    1378:	4b2c      	ldr	r3, [pc, #176]	; (142c <vTaskIncrementTick+0x12c>)
    137a:	681b      	ldr	r3, [r3, #0]
    137c:	429a      	cmp	r2, r3
    137e:	d347      	bcc.n	1410 <vTaskIncrementTick+0x110>
    1380:	4b27      	ldr	r3, [pc, #156]	; (1420 <vTaskIncrementTick+0x120>)
    1382:	681b      	ldr	r3, [r3, #0]
    1384:	681b      	ldr	r3, [r3, #0]
    1386:	2b00      	cmp	r3, #0
    1388:	d104      	bne.n	1394 <vTaskIncrementTick+0x94>
    138a:	4b28      	ldr	r3, [pc, #160]	; (142c <vTaskIncrementTick+0x12c>)
    138c:	2201      	movs	r2, #1
    138e:	4252      	negs	r2, r2
    1390:	601a      	str	r2, [r3, #0]
    1392:	e03d      	b.n	1410 <vTaskIncrementTick+0x110>
    1394:	4b22      	ldr	r3, [pc, #136]	; (1420 <vTaskIncrementTick+0x120>)
    1396:	681b      	ldr	r3, [r3, #0]
    1398:	68db      	ldr	r3, [r3, #12]
    139a:	68db      	ldr	r3, [r3, #12]
    139c:	60bb      	str	r3, [r7, #8]
    139e:	68bb      	ldr	r3, [r7, #8]
    13a0:	685b      	ldr	r3, [r3, #4]
    13a2:	607b      	str	r3, [r7, #4]
    13a4:	4b1d      	ldr	r3, [pc, #116]	; (141c <vTaskIncrementTick+0x11c>)
    13a6:	681a      	ldr	r2, [r3, #0]
    13a8:	687b      	ldr	r3, [r7, #4]
    13aa:	429a      	cmp	r2, r3
    13ac:	d203      	bcs.n	13b6 <vTaskIncrementTick+0xb6>
    13ae:	4b1f      	ldr	r3, [pc, #124]	; (142c <vTaskIncrementTick+0x12c>)
    13b0:	687a      	ldr	r2, [r7, #4]
    13b2:	601a      	str	r2, [r3, #0]
    13b4:	e02c      	b.n	1410 <vTaskIncrementTick+0x110>
    13b6:	68bb      	ldr	r3, [r7, #8]
    13b8:	3304      	adds	r3, #4
    13ba:	0018      	movs	r0, r3
    13bc:	4b1c      	ldr	r3, [pc, #112]	; (1430 <vTaskIncrementTick+0x130>)
    13be:	4798      	blx	r3
    13c0:	68bb      	ldr	r3, [r7, #8]
    13c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    13c4:	2b00      	cmp	r3, #0
    13c6:	d004      	beq.n	13d2 <vTaskIncrementTick+0xd2>
    13c8:	68bb      	ldr	r3, [r7, #8]
    13ca:	3318      	adds	r3, #24
    13cc:	0018      	movs	r0, r3
    13ce:	4b18      	ldr	r3, [pc, #96]	; (1430 <vTaskIncrementTick+0x130>)
    13d0:	4798      	blx	r3
    13d2:	68bb      	ldr	r3, [r7, #8]
    13d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    13d6:	4b17      	ldr	r3, [pc, #92]	; (1434 <vTaskIncrementTick+0x134>)
    13d8:	681b      	ldr	r3, [r3, #0]
    13da:	429a      	cmp	r2, r3
    13dc:	d903      	bls.n	13e6 <vTaskIncrementTick+0xe6>
    13de:	68bb      	ldr	r3, [r7, #8]
    13e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    13e2:	4b14      	ldr	r3, [pc, #80]	; (1434 <vTaskIncrementTick+0x134>)
    13e4:	601a      	str	r2, [r3, #0]
    13e6:	68bb      	ldr	r3, [r7, #8]
    13e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    13ea:	0013      	movs	r3, r2
    13ec:	009b      	lsls	r3, r3, #2
    13ee:	189b      	adds	r3, r3, r2
    13f0:	009b      	lsls	r3, r3, #2
    13f2:	4a11      	ldr	r2, [pc, #68]	; (1438 <vTaskIncrementTick+0x138>)
    13f4:	189a      	adds	r2, r3, r2
    13f6:	68bb      	ldr	r3, [r7, #8]
    13f8:	3304      	adds	r3, #4
    13fa:	0019      	movs	r1, r3
    13fc:	0010      	movs	r0, r2
    13fe:	4b0f      	ldr	r3, [pc, #60]	; (143c <vTaskIncrementTick+0x13c>)
    1400:	4798      	blx	r3
    1402:	e7bd      	b.n	1380 <vTaskIncrementTick+0x80>
	}
	else
	{
		++uxMissedTicks;
    1404:	4b0e      	ldr	r3, [pc, #56]	; (1440 <vTaskIncrementTick+0x140>)
    1406:	681b      	ldr	r3, [r3, #0]
    1408:	1c5a      	adds	r2, r3, #1
    140a:	4b0d      	ldr	r3, [pc, #52]	; (1440 <vTaskIncrementTick+0x140>)
    140c:	601a      	str	r2, [r3, #0]
		{
			vApplicationTickHook();
		}
	}
	#endif /* configUSE_TICK_HOOK */
}
    140e:	e7ff      	b.n	1410 <vTaskIncrementTick+0x110>
    1410:	46c0      	nop			; (mov r8, r8)
    1412:	46bd      	mov	sp, r7
    1414:	b004      	add	sp, #16
    1416:	bd80      	pop	{r7, pc}
    1418:	20003c30 	.word	0x20003c30
    141c:	20003c20 	.word	0x20003c20
    1420:	20003bd4 	.word	0x20003bd4
    1424:	20003bd8 	.word	0x20003bd8
    1428:	20003c3c 	.word	0x20003c3c
    142c:	20000004 	.word	0x20000004
    1430:	0000038b 	.word	0x0000038b
    1434:	20003c28 	.word	0x20003c28
    1438:	20003b48 	.word	0x20003b48
    143c:	000002d3 	.word	0x000002d3
    1440:	20003c34 	.word	0x20003c34

00001444 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    1444:	b580      	push	{r7, lr}
    1446:	b082      	sub	sp, #8
    1448:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
    144a:	4b1f      	ldr	r3, [pc, #124]	; (14c8 <vTaskSwitchContext+0x84>)
    144c:	681b      	ldr	r3, [r3, #0]
    144e:	2b00      	cmp	r3, #0
    1450:	d00e      	beq.n	1470 <vTaskSwitchContext+0x2c>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
    1452:	4b1e      	ldr	r3, [pc, #120]	; (14cc <vTaskSwitchContext+0x88>)
    1454:	2201      	movs	r2, #1
    1456:	601a      	str	r2, [r3, #0]

		taskSELECT_HIGHEST_PRIORITY_TASK();

		traceTASK_SWITCHED_IN();
	}
}
    1458:	e032      	b.n	14c0 <vTaskSwitchContext+0x7c>
		taskSELECT_HIGHEST_PRIORITY_TASK();
    145a:	4b1d      	ldr	r3, [pc, #116]	; (14d0 <vTaskSwitchContext+0x8c>)
    145c:	681b      	ldr	r3, [r3, #0]
    145e:	2b00      	cmp	r3, #0
    1460:	d101      	bne.n	1466 <vTaskSwitchContext+0x22>
    1462:	b672      	cpsid	i
    1464:	e7fe      	b.n	1464 <vTaskSwitchContext+0x20>
    1466:	4b1a      	ldr	r3, [pc, #104]	; (14d0 <vTaskSwitchContext+0x8c>)
    1468:	681b      	ldr	r3, [r3, #0]
    146a:	1e5a      	subs	r2, r3, #1
    146c:	4b18      	ldr	r3, [pc, #96]	; (14d0 <vTaskSwitchContext+0x8c>)
    146e:	601a      	str	r2, [r3, #0]
    1470:	4b17      	ldr	r3, [pc, #92]	; (14d0 <vTaskSwitchContext+0x8c>)
    1472:	681a      	ldr	r2, [r3, #0]
    1474:	4917      	ldr	r1, [pc, #92]	; (14d4 <vTaskSwitchContext+0x90>)
    1476:	0013      	movs	r3, r2
    1478:	009b      	lsls	r3, r3, #2
    147a:	189b      	adds	r3, r3, r2
    147c:	009b      	lsls	r3, r3, #2
    147e:	585b      	ldr	r3, [r3, r1]
    1480:	2b00      	cmp	r3, #0
    1482:	d0ea      	beq.n	145a <vTaskSwitchContext+0x16>
    1484:	4b12      	ldr	r3, [pc, #72]	; (14d0 <vTaskSwitchContext+0x8c>)
    1486:	681a      	ldr	r2, [r3, #0]
    1488:	0013      	movs	r3, r2
    148a:	009b      	lsls	r3, r3, #2
    148c:	189b      	adds	r3, r3, r2
    148e:	009b      	lsls	r3, r3, #2
    1490:	4a10      	ldr	r2, [pc, #64]	; (14d4 <vTaskSwitchContext+0x90>)
    1492:	189b      	adds	r3, r3, r2
    1494:	607b      	str	r3, [r7, #4]
    1496:	687b      	ldr	r3, [r7, #4]
    1498:	685b      	ldr	r3, [r3, #4]
    149a:	685a      	ldr	r2, [r3, #4]
    149c:	687b      	ldr	r3, [r7, #4]
    149e:	605a      	str	r2, [r3, #4]
    14a0:	687b      	ldr	r3, [r7, #4]
    14a2:	685a      	ldr	r2, [r3, #4]
    14a4:	687b      	ldr	r3, [r7, #4]
    14a6:	3308      	adds	r3, #8
    14a8:	429a      	cmp	r2, r3
    14aa:	d104      	bne.n	14b6 <vTaskSwitchContext+0x72>
    14ac:	687b      	ldr	r3, [r7, #4]
    14ae:	685b      	ldr	r3, [r3, #4]
    14b0:	685a      	ldr	r2, [r3, #4]
    14b2:	687b      	ldr	r3, [r7, #4]
    14b4:	605a      	str	r2, [r3, #4]
    14b6:	687b      	ldr	r3, [r7, #4]
    14b8:	685b      	ldr	r3, [r3, #4]
    14ba:	68da      	ldr	r2, [r3, #12]
    14bc:	4b06      	ldr	r3, [pc, #24]	; (14d8 <vTaskSwitchContext+0x94>)
    14be:	601a      	str	r2, [r3, #0]
}
    14c0:	46c0      	nop			; (mov r8, r8)
    14c2:	46bd      	mov	sp, r7
    14c4:	b002      	add	sp, #8
    14c6:	bd80      	pop	{r7, pc}
    14c8:	20003c30 	.word	0x20003c30
    14cc:	20003c38 	.word	0x20003c38
    14d0:	20003c28 	.word	0x20003c28
    14d4:	20003b48 	.word	0x20003b48
    14d8:	20003b44 	.word	0x20003b44

000014dc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
    14dc:	b580      	push	{r7, lr}
    14de:	b084      	sub	sp, #16
    14e0:	af00      	add	r7, sp, #0
    14e2:	6078      	str	r0, [r7, #4]
    14e4:	6039      	str	r1, [r7, #0]
portTickType xTimeToWake;

	configASSERT( pxEventList );
    14e6:	687b      	ldr	r3, [r7, #4]
    14e8:	2b00      	cmp	r3, #0
    14ea:	d101      	bne.n	14f0 <vTaskPlaceOnEventList+0x14>
    14ec:	b672      	cpsid	i
    14ee:	e7fe      	b.n	14ee <vTaskPlaceOnEventList+0x12>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
    14f0:	4b13      	ldr	r3, [pc, #76]	; (1540 <vTaskPlaceOnEventList+0x64>)
    14f2:	681b      	ldr	r3, [r3, #0]
    14f4:	3318      	adds	r3, #24
    14f6:	001a      	movs	r2, r3
    14f8:	687b      	ldr	r3, [r7, #4]
    14fa:	0011      	movs	r1, r2
    14fc:	0018      	movs	r0, r3
    14fe:	4b11      	ldr	r3, [pc, #68]	; (1544 <vTaskPlaceOnEventList+0x68>)
    1500:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
    1502:	4b0f      	ldr	r3, [pc, #60]	; (1540 <vTaskPlaceOnEventList+0x64>)
    1504:	681b      	ldr	r3, [r3, #0]
    1506:	3304      	adds	r3, #4
    1508:	0018      	movs	r0, r3
    150a:	4b0f      	ldr	r3, [pc, #60]	; (1548 <vTaskPlaceOnEventList+0x6c>)
    150c:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
    150e:	683b      	ldr	r3, [r7, #0]
    1510:	3301      	adds	r3, #1
    1512:	d108      	bne.n	1526 <vTaskPlaceOnEventList+0x4a>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    1514:	4b0a      	ldr	r3, [pc, #40]	; (1540 <vTaskPlaceOnEventList+0x64>)
    1516:	681b      	ldr	r3, [r3, #0]
    1518:	1d1a      	adds	r2, r3, #4
    151a:	4b0c      	ldr	r3, [pc, #48]	; (154c <vTaskPlaceOnEventList+0x70>)
    151c:	0011      	movs	r1, r2
    151e:	0018      	movs	r0, r3
    1520:	4b0b      	ldr	r3, [pc, #44]	; (1550 <vTaskPlaceOnEventList+0x74>)
    1522:	4798      	blx	r3
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    1524:	e008      	b.n	1538 <vTaskPlaceOnEventList+0x5c>
			xTimeToWake = xTickCount + xTicksToWait;
    1526:	4b0b      	ldr	r3, [pc, #44]	; (1554 <vTaskPlaceOnEventList+0x78>)
    1528:	681a      	ldr	r2, [r3, #0]
    152a:	683b      	ldr	r3, [r7, #0]
    152c:	18d3      	adds	r3, r2, r3
    152e:	60fb      	str	r3, [r7, #12]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    1530:	68fb      	ldr	r3, [r7, #12]
    1532:	0018      	movs	r0, r3
    1534:	4b08      	ldr	r3, [pc, #32]	; (1558 <vTaskPlaceOnEventList+0x7c>)
    1536:	4798      	blx	r3
}
    1538:	46c0      	nop			; (mov r8, r8)
    153a:	46bd      	mov	sp, r7
    153c:	b004      	add	sp, #16
    153e:	bd80      	pop	{r7, pc}
    1540:	20003b44 	.word	0x20003b44
    1544:	0000031f 	.word	0x0000031f
    1548:	0000038b 	.word	0x0000038b
    154c:	20003c08 	.word	0x20003c08
    1550:	000002d3 	.word	0x000002d3
    1554:	20003c20 	.word	0x20003c20
    1558:	00001919 	.word	0x00001919

0000155c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
    155c:	b580      	push	{r7, lr}
    155e:	b084      	sub	sp, #16
    1560:	af00      	add	r7, sp, #0
    1562:	6078      	str	r0, [r7, #4]
    1564:	6039      	str	r1, [r7, #0]
	portTickType xTimeToWake;

		configASSERT( pxEventList );
    1566:	687b      	ldr	r3, [r7, #4]
    1568:	2b00      	cmp	r3, #0
    156a:	d101      	bne.n	1570 <vTaskPlaceOnEventListRestricted+0x14>
    156c:	b672      	cpsid	i
    156e:	e7fe      	b.n	156e <vTaskPlaceOnEventListRestricted+0x12>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
    1570:	4b0d      	ldr	r3, [pc, #52]	; (15a8 <vTaskPlaceOnEventListRestricted+0x4c>)
    1572:	681b      	ldr	r3, [r3, #0]
    1574:	3318      	adds	r3, #24
    1576:	001a      	movs	r2, r3
    1578:	687b      	ldr	r3, [r7, #4]
    157a:	0011      	movs	r1, r2
    157c:	0018      	movs	r0, r3
    157e:	4b0b      	ldr	r3, [pc, #44]	; (15ac <vTaskPlaceOnEventListRestricted+0x50>)
    1580:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
    1582:	4b09      	ldr	r3, [pc, #36]	; (15a8 <vTaskPlaceOnEventListRestricted+0x4c>)
    1584:	681b      	ldr	r3, [r3, #0]
    1586:	3304      	adds	r3, #4
    1588:	0018      	movs	r0, r3
    158a:	4b09      	ldr	r3, [pc, #36]	; (15b0 <vTaskPlaceOnEventListRestricted+0x54>)
    158c:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
    158e:	4b09      	ldr	r3, [pc, #36]	; (15b4 <vTaskPlaceOnEventListRestricted+0x58>)
    1590:	681a      	ldr	r2, [r3, #0]
    1592:	683b      	ldr	r3, [r7, #0]
    1594:	18d3      	adds	r3, r2, r3
    1596:	60fb      	str	r3, [r7, #12]

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
    1598:	68fb      	ldr	r3, [r7, #12]
    159a:	0018      	movs	r0, r3
    159c:	4b06      	ldr	r3, [pc, #24]	; (15b8 <vTaskPlaceOnEventListRestricted+0x5c>)
    159e:	4798      	blx	r3
	}
    15a0:	46c0      	nop			; (mov r8, r8)
    15a2:	46bd      	mov	sp, r7
    15a4:	b004      	add	sp, #16
    15a6:	bd80      	pop	{r7, pc}
    15a8:	20003b44 	.word	0x20003b44
    15ac:	000002d3 	.word	0x000002d3
    15b0:	0000038b 	.word	0x0000038b
    15b4:	20003c20 	.word	0x20003c20
    15b8:	00001919 	.word	0x00001919

000015bc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
    15bc:	b580      	push	{r7, lr}
    15be:	b084      	sub	sp, #16
    15c0:	af00      	add	r7, sp, #0
    15c2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    15c4:	687b      	ldr	r3, [r7, #4]
    15c6:	68db      	ldr	r3, [r3, #12]
    15c8:	68db      	ldr	r3, [r3, #12]
    15ca:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
    15cc:	68bb      	ldr	r3, [r7, #8]
    15ce:	2b00      	cmp	r3, #0
    15d0:	d101      	bne.n	15d6 <xTaskRemoveFromEventList+0x1a>
    15d2:	b672      	cpsid	i
    15d4:	e7fe      	b.n	15d4 <xTaskRemoveFromEventList+0x18>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    15d6:	68bb      	ldr	r3, [r7, #8]
    15d8:	3318      	adds	r3, #24
    15da:	0018      	movs	r0, r3
    15dc:	4b1e      	ldr	r3, [pc, #120]	; (1658 <xTaskRemoveFromEventList+0x9c>)
    15de:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
    15e0:	4b1e      	ldr	r3, [pc, #120]	; (165c <xTaskRemoveFromEventList+0xa0>)
    15e2:	681b      	ldr	r3, [r3, #0]
    15e4:	2b00      	cmp	r3, #0
    15e6:	d11d      	bne.n	1624 <xTaskRemoveFromEventList+0x68>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    15e8:	68bb      	ldr	r3, [r7, #8]
    15ea:	3304      	adds	r3, #4
    15ec:	0018      	movs	r0, r3
    15ee:	4b1a      	ldr	r3, [pc, #104]	; (1658 <xTaskRemoveFromEventList+0x9c>)
    15f0:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
    15f2:	68bb      	ldr	r3, [r7, #8]
    15f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    15f6:	4b1a      	ldr	r3, [pc, #104]	; (1660 <xTaskRemoveFromEventList+0xa4>)
    15f8:	681b      	ldr	r3, [r3, #0]
    15fa:	429a      	cmp	r2, r3
    15fc:	d903      	bls.n	1606 <xTaskRemoveFromEventList+0x4a>
    15fe:	68bb      	ldr	r3, [r7, #8]
    1600:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1602:	4b17      	ldr	r3, [pc, #92]	; (1660 <xTaskRemoveFromEventList+0xa4>)
    1604:	601a      	str	r2, [r3, #0]
    1606:	68bb      	ldr	r3, [r7, #8]
    1608:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    160a:	0013      	movs	r3, r2
    160c:	009b      	lsls	r3, r3, #2
    160e:	189b      	adds	r3, r3, r2
    1610:	009b      	lsls	r3, r3, #2
    1612:	4a14      	ldr	r2, [pc, #80]	; (1664 <xTaskRemoveFromEventList+0xa8>)
    1614:	189a      	adds	r2, r3, r2
    1616:	68bb      	ldr	r3, [r7, #8]
    1618:	3304      	adds	r3, #4
    161a:	0019      	movs	r1, r3
    161c:	0010      	movs	r0, r2
    161e:	4b12      	ldr	r3, [pc, #72]	; (1668 <xTaskRemoveFromEventList+0xac>)
    1620:	4798      	blx	r3
    1622:	e007      	b.n	1634 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    1624:	68bb      	ldr	r3, [r7, #8]
    1626:	3318      	adds	r3, #24
    1628:	001a      	movs	r2, r3
    162a:	4b10      	ldr	r3, [pc, #64]	; (166c <xTaskRemoveFromEventList+0xb0>)
    162c:	0011      	movs	r1, r2
    162e:	0018      	movs	r0, r3
    1630:	4b0d      	ldr	r3, [pc, #52]	; (1668 <xTaskRemoveFromEventList+0xac>)
    1632:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
    1634:	68bb      	ldr	r3, [r7, #8]
    1636:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1638:	4b0d      	ldr	r3, [pc, #52]	; (1670 <xTaskRemoveFromEventList+0xb4>)
    163a:	681b      	ldr	r3, [r3, #0]
    163c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    163e:	429a      	cmp	r2, r3
    1640:	d302      	bcc.n	1648 <xTaskRemoveFromEventList+0x8c>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
    1642:	2301      	movs	r3, #1
    1644:	60fb      	str	r3, [r7, #12]
    1646:	e001      	b.n	164c <xTaskRemoveFromEventList+0x90>
	}
	else
	{
		xReturn = pdFALSE;
    1648:	2300      	movs	r3, #0
    164a:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
    164c:	68fb      	ldr	r3, [r7, #12]
}
    164e:	0018      	movs	r0, r3
    1650:	46bd      	mov	sp, r7
    1652:	b004      	add	sp, #16
    1654:	bd80      	pop	{r7, pc}
    1656:	46c0      	nop			; (mov r8, r8)
    1658:	0000038b 	.word	0x0000038b
    165c:	20003c30 	.word	0x20003c30
    1660:	20003c28 	.word	0x20003c28
    1664:	20003b48 	.word	0x20003b48
    1668:	000002d3 	.word	0x000002d3
    166c:	20003bdc 	.word	0x20003bdc
    1670:	20003b44 	.word	0x20003b44

00001674 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
    1674:	b580      	push	{r7, lr}
    1676:	b082      	sub	sp, #8
    1678:	af00      	add	r7, sp, #0
    167a:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
    167c:	687b      	ldr	r3, [r7, #4]
    167e:	2b00      	cmp	r3, #0
    1680:	d101      	bne.n	1686 <vTaskSetTimeOutState+0x12>
    1682:	b672      	cpsid	i
    1684:	e7fe      	b.n	1684 <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    1686:	4b06      	ldr	r3, [pc, #24]	; (16a0 <vTaskSetTimeOutState+0x2c>)
    1688:	681a      	ldr	r2, [r3, #0]
    168a:	687b      	ldr	r3, [r7, #4]
    168c:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
    168e:	4b05      	ldr	r3, [pc, #20]	; (16a4 <vTaskSetTimeOutState+0x30>)
    1690:	681a      	ldr	r2, [r3, #0]
    1692:	687b      	ldr	r3, [r7, #4]
    1694:	605a      	str	r2, [r3, #4]
}
    1696:	46c0      	nop			; (mov r8, r8)
    1698:	46bd      	mov	sp, r7
    169a:	b002      	add	sp, #8
    169c:	bd80      	pop	{r7, pc}
    169e:	46c0      	nop			; (mov r8, r8)
    16a0:	20003c3c 	.word	0x20003c3c
    16a4:	20003c20 	.word	0x20003c20

000016a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
    16a8:	b580      	push	{r7, lr}
    16aa:	b084      	sub	sp, #16
    16ac:	af00      	add	r7, sp, #0
    16ae:	6078      	str	r0, [r7, #4]
    16b0:	6039      	str	r1, [r7, #0]
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
    16b2:	687b      	ldr	r3, [r7, #4]
    16b4:	2b00      	cmp	r3, #0
    16b6:	d101      	bne.n	16bc <xTaskCheckForTimeOut+0x14>
    16b8:	b672      	cpsid	i
    16ba:	e7fe      	b.n	16ba <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
    16bc:	683b      	ldr	r3, [r7, #0]
    16be:	2b00      	cmp	r3, #0
    16c0:	d101      	bne.n	16c6 <xTaskCheckForTimeOut+0x1e>
    16c2:	b672      	cpsid	i
    16c4:	e7fe      	b.n	16c4 <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
    16c6:	4b1d      	ldr	r3, [pc, #116]	; (173c <xTaskCheckForTimeOut+0x94>)
    16c8:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
    16ca:	683b      	ldr	r3, [r7, #0]
    16cc:	681b      	ldr	r3, [r3, #0]
    16ce:	3301      	adds	r3, #1
    16d0:	d102      	bne.n	16d8 <xTaskCheckForTimeOut+0x30>
			{
				xReturn = pdFALSE;
    16d2:	2300      	movs	r3, #0
    16d4:	60fb      	str	r3, [r7, #12]
    16d6:	e02a      	b.n	172e <xTaskCheckForTimeOut+0x86>
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
    16d8:	687b      	ldr	r3, [r7, #4]
    16da:	681a      	ldr	r2, [r3, #0]
    16dc:	4b18      	ldr	r3, [pc, #96]	; (1740 <xTaskCheckForTimeOut+0x98>)
    16de:	681b      	ldr	r3, [r3, #0]
    16e0:	429a      	cmp	r2, r3
    16e2:	d008      	beq.n	16f6 <xTaskCheckForTimeOut+0x4e>
    16e4:	687b      	ldr	r3, [r7, #4]
    16e6:	685a      	ldr	r2, [r3, #4]
    16e8:	4b16      	ldr	r3, [pc, #88]	; (1744 <xTaskCheckForTimeOut+0x9c>)
    16ea:	681b      	ldr	r3, [r3, #0]
    16ec:	429a      	cmp	r2, r3
    16ee:	d802      	bhi.n	16f6 <xTaskCheckForTimeOut+0x4e>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
    16f0:	2301      	movs	r3, #1
    16f2:	60fb      	str	r3, [r7, #12]
    16f4:	e01b      	b.n	172e <xTaskCheckForTimeOut+0x86>
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
    16f6:	4b13      	ldr	r3, [pc, #76]	; (1744 <xTaskCheckForTimeOut+0x9c>)
    16f8:	681a      	ldr	r2, [r3, #0]
    16fa:	687b      	ldr	r3, [r7, #4]
    16fc:	685b      	ldr	r3, [r3, #4]
    16fe:	1ad2      	subs	r2, r2, r3
    1700:	683b      	ldr	r3, [r7, #0]
    1702:	681b      	ldr	r3, [r3, #0]
    1704:	429a      	cmp	r2, r3
    1706:	d210      	bcs.n	172a <xTaskCheckForTimeOut+0x82>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
    1708:	4b0e      	ldr	r3, [pc, #56]	; (1744 <xTaskCheckForTimeOut+0x9c>)
    170a:	681a      	ldr	r2, [r3, #0]
    170c:	687b      	ldr	r3, [r7, #4]
    170e:	685b      	ldr	r3, [r3, #4]
    1710:	1ad2      	subs	r2, r2, r3
    1712:	683b      	ldr	r3, [r7, #0]
    1714:	681b      	ldr	r3, [r3, #0]
    1716:	1a9a      	subs	r2, r3, r2
    1718:	683b      	ldr	r3, [r7, #0]
    171a:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
    171c:	687b      	ldr	r3, [r7, #4]
    171e:	0018      	movs	r0, r3
    1720:	4b09      	ldr	r3, [pc, #36]	; (1748 <xTaskCheckForTimeOut+0xa0>)
    1722:	4798      	blx	r3
			xReturn = pdFALSE;
    1724:	2300      	movs	r3, #0
    1726:	60fb      	str	r3, [r7, #12]
    1728:	e001      	b.n	172e <xTaskCheckForTimeOut+0x86>
		}
		else
		{
			xReturn = pdTRUE;
    172a:	2301      	movs	r3, #1
    172c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
    172e:	4b07      	ldr	r3, [pc, #28]	; (174c <xTaskCheckForTimeOut+0xa4>)
    1730:	4798      	blx	r3

	return xReturn;
    1732:	68fb      	ldr	r3, [r7, #12]
}
    1734:	0018      	movs	r0, r3
    1736:	46bd      	mov	sp, r7
    1738:	b004      	add	sp, #16
    173a:	bd80      	pop	{r7, pc}
    173c:	000004d5 	.word	0x000004d5
    1740:	20003c3c 	.word	0x20003c3c
    1744:	20003c20 	.word	0x20003c20
    1748:	00001675 	.word	0x00001675
    174c:	000004f9 	.word	0x000004f9

00001750 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
    1750:	b580      	push	{r7, lr}
    1752:	af00      	add	r7, sp, #0
	xMissedYield = pdTRUE;
    1754:	4b02      	ldr	r3, [pc, #8]	; (1760 <vTaskMissedYield+0x10>)
    1756:	2201      	movs	r2, #1
    1758:	601a      	str	r2, [r3, #0]
}
    175a:	46c0      	nop			; (mov r8, r8)
    175c:	46bd      	mov	sp, r7
    175e:	bd80      	pop	{r7, pc}
    1760:	20003c38 	.word	0x20003c38

00001764 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    1764:	b580      	push	{r7, lr}
    1766:	b082      	sub	sp, #8
    1768:	af00      	add	r7, sp, #0
    176a:	6078      	str	r0, [r7, #4]
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
    176c:	4b04      	ldr	r3, [pc, #16]	; (1780 <prvIdleTask+0x1c>)
    176e:	4798      	blx	r3

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
    1770:	4b04      	ldr	r3, [pc, #16]	; (1784 <prvIdleTask+0x20>)
    1772:	681b      	ldr	r3, [r3, #0]
    1774:	2b01      	cmp	r3, #1
    1776:	d9f9      	bls.n	176c <prvIdleTask+0x8>
			{
				taskYIELD();
    1778:	4b03      	ldr	r3, [pc, #12]	; (1788 <prvIdleTask+0x24>)
    177a:	4798      	blx	r3
		prvCheckTasksWaitingTermination();
    177c:	e7f6      	b.n	176c <prvIdleTask+0x8>
    177e:	46c0      	nop			; (mov r8, r8)
    1780:	0000188d 	.word	0x0000188d
    1784:	20003b48 	.word	0x20003b48
    1788:	000004b5 	.word	0x000004b5

0000178c <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( tskTCB *pxTCB, const signed char * const pcName, unsigned portBASE_TYPE uxPriority, const xMemoryRegion * const xRegions, unsigned short usStackDepth )
{
    178c:	b580      	push	{r7, lr}
    178e:	b084      	sub	sp, #16
    1790:	af00      	add	r7, sp, #0
    1792:	60f8      	str	r0, [r7, #12]
    1794:	60b9      	str	r1, [r7, #8]
    1796:	607a      	str	r2, [r7, #4]
    1798:	603b      	str	r3, [r7, #0]
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
    179a:	68fb      	ldr	r3, [r7, #12]
    179c:	3334      	adds	r3, #52	; 0x34
    179e:	68b9      	ldr	r1, [r7, #8]
    17a0:	2208      	movs	r2, #8
    17a2:	0018      	movs	r0, r3
    17a4:	4b14      	ldr	r3, [pc, #80]	; (17f8 <prvInitialiseTCBVariables+0x6c>)
    17a6:	4798      	blx	r3
	}
	#endif /* configMAX_TASK_NAME_LEN */
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
    17a8:	68fb      	ldr	r3, [r7, #12]
    17aa:	223b      	movs	r2, #59	; 0x3b
    17ac:	2100      	movs	r1, #0
    17ae:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= configMAX_PRIORITIES )
    17b0:	687b      	ldr	r3, [r7, #4]
    17b2:	2b04      	cmp	r3, #4
    17b4:	d901      	bls.n	17ba <prvInitialiseTCBVariables+0x2e>
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
    17b6:	2304      	movs	r3, #4
    17b8:	607b      	str	r3, [r7, #4]
	}

	pxTCB->uxPriority = uxPriority;
    17ba:	68fb      	ldr	r3, [r7, #12]
    17bc:	687a      	ldr	r2, [r7, #4]
    17be:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
    17c0:	68fb      	ldr	r3, [r7, #12]
    17c2:	687a      	ldr	r2, [r7, #4]
    17c4:	63da      	str	r2, [r3, #60]	; 0x3c
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
    17c6:	68fb      	ldr	r3, [r7, #12]
    17c8:	3304      	adds	r3, #4
    17ca:	0018      	movs	r0, r3
    17cc:	4b0b      	ldr	r3, [pc, #44]	; (17fc <prvInitialiseTCBVariables+0x70>)
    17ce:	4798      	blx	r3
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
    17d0:	68fb      	ldr	r3, [r7, #12]
    17d2:	3318      	adds	r3, #24
    17d4:	0018      	movs	r0, r3
    17d6:	4b09      	ldr	r3, [pc, #36]	; (17fc <prvInitialiseTCBVariables+0x70>)
    17d8:	4798      	blx	r3

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
    17da:	68fb      	ldr	r3, [r7, #12]
    17dc:	68fa      	ldr	r2, [r7, #12]
    17de:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
    17e0:	687b      	ldr	r3, [r7, #4]
    17e2:	2205      	movs	r2, #5
    17e4:	1ad2      	subs	r2, r2, r3
    17e6:	68fb      	ldr	r3, [r7, #12]
    17e8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
    17ea:	68fb      	ldr	r3, [r7, #12]
    17ec:	68fa      	ldr	r2, [r7, #12]
    17ee:	625a      	str	r2, [r3, #36]	; 0x24
	{
		( void ) xRegions;
		( void ) usStackDepth;
	}
	#endif /* portUSING_MPU_WRAPPERS */
}
    17f0:	46c0      	nop			; (mov r8, r8)
    17f2:	46bd      	mov	sp, r7
    17f4:	b004      	add	sp, #16
    17f6:	bd80      	pop	{r7, pc}
    17f8:	000082bf 	.word	0x000082bf
    17fc:	000002bd 	.word	0x000002bd

00001800 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
    1800:	b580      	push	{r7, lr}
    1802:	b082      	sub	sp, #8
    1804:	af00      	add	r7, sp, #0
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
    1806:	2300      	movs	r3, #0
    1808:	607b      	str	r3, [r7, #4]
    180a:	e00c      	b.n	1826 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
    180c:	687a      	ldr	r2, [r7, #4]
    180e:	0013      	movs	r3, r2
    1810:	009b      	lsls	r3, r3, #2
    1812:	189b      	adds	r3, r3, r2
    1814:	009b      	lsls	r3, r3, #2
    1816:	4a14      	ldr	r2, [pc, #80]	; (1868 <prvInitialiseTaskLists+0x68>)
    1818:	189b      	adds	r3, r3, r2
    181a:	0018      	movs	r0, r3
    181c:	4b13      	ldr	r3, [pc, #76]	; (186c <prvInitialiseTaskLists+0x6c>)
    181e:	4798      	blx	r3
	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
    1820:	687b      	ldr	r3, [r7, #4]
    1822:	3301      	adds	r3, #1
    1824:	607b      	str	r3, [r7, #4]
    1826:	687b      	ldr	r3, [r7, #4]
    1828:	2b04      	cmp	r3, #4
    182a:	d9ef      	bls.n	180c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
    182c:	4b10      	ldr	r3, [pc, #64]	; (1870 <prvInitialiseTaskLists+0x70>)
    182e:	0018      	movs	r0, r3
    1830:	4b0e      	ldr	r3, [pc, #56]	; (186c <prvInitialiseTaskLists+0x6c>)
    1832:	4798      	blx	r3
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
    1834:	4b0f      	ldr	r3, [pc, #60]	; (1874 <prvInitialiseTaskLists+0x74>)
    1836:	0018      	movs	r0, r3
    1838:	4b0c      	ldr	r3, [pc, #48]	; (186c <prvInitialiseTaskLists+0x6c>)
    183a:	4798      	blx	r3
	vListInitialise( ( xList * ) &xPendingReadyList );
    183c:	4b0e      	ldr	r3, [pc, #56]	; (1878 <prvInitialiseTaskLists+0x78>)
    183e:	0018      	movs	r0, r3
    1840:	4b0a      	ldr	r3, [pc, #40]	; (186c <prvInitialiseTaskLists+0x6c>)
    1842:	4798      	blx	r3

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
    1844:	4b0d      	ldr	r3, [pc, #52]	; (187c <prvInitialiseTaskLists+0x7c>)
    1846:	0018      	movs	r0, r3
    1848:	4b08      	ldr	r3, [pc, #32]	; (186c <prvInitialiseTaskLists+0x6c>)
    184a:	4798      	blx	r3
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
    184c:	4b0c      	ldr	r3, [pc, #48]	; (1880 <prvInitialiseTaskLists+0x80>)
    184e:	0018      	movs	r0, r3
    1850:	4b06      	ldr	r3, [pc, #24]	; (186c <prvInitialiseTaskLists+0x6c>)
    1852:	4798      	blx	r3
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    1854:	4b0b      	ldr	r3, [pc, #44]	; (1884 <prvInitialiseTaskLists+0x84>)
    1856:	4a06      	ldr	r2, [pc, #24]	; (1870 <prvInitialiseTaskLists+0x70>)
    1858:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    185a:	4b0b      	ldr	r3, [pc, #44]	; (1888 <prvInitialiseTaskLists+0x88>)
    185c:	4a05      	ldr	r2, [pc, #20]	; (1874 <prvInitialiseTaskLists+0x74>)
    185e:	601a      	str	r2, [r3, #0]
}
    1860:	46c0      	nop			; (mov r8, r8)
    1862:	46bd      	mov	sp, r7
    1864:	b002      	add	sp, #8
    1866:	bd80      	pop	{r7, pc}
    1868:	20003b48 	.word	0x20003b48
    186c:	00000281 	.word	0x00000281
    1870:	20003bac 	.word	0x20003bac
    1874:	20003bc0 	.word	0x20003bc0
    1878:	20003bdc 	.word	0x20003bdc
    187c:	20003bf0 	.word	0x20003bf0
    1880:	20003c08 	.word	0x20003c08
    1884:	20003bd4 	.word	0x20003bd4
    1888:	20003bd8 	.word	0x20003bd8

0000188c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
    188c:	b580      	push	{r7, lr}
    188e:	b082      	sub	sp, #8
    1890:	af00      	add	r7, sp, #0
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
    1892:	e027      	b.n	18e4 <prvCheckTasksWaitingTermination+0x58>
		{
			vTaskSuspendAll();
    1894:	4b17      	ldr	r3, [pc, #92]	; (18f4 <prvCheckTasksWaitingTermination+0x68>)
    1896:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    1898:	4b17      	ldr	r3, [pc, #92]	; (18f8 <prvCheckTasksWaitingTermination+0x6c>)
    189a:	681b      	ldr	r3, [r3, #0]
    189c:	425a      	negs	r2, r3
    189e:	4153      	adcs	r3, r2
    18a0:	b2db      	uxtb	r3, r3
    18a2:	607b      	str	r3, [r7, #4]
			xTaskResumeAll();
    18a4:	4b15      	ldr	r3, [pc, #84]	; (18fc <prvCheckTasksWaitingTermination+0x70>)
    18a6:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
    18a8:	687b      	ldr	r3, [r7, #4]
    18aa:	2b00      	cmp	r3, #0
    18ac:	d11a      	bne.n	18e4 <prvCheckTasksWaitingTermination+0x58>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
    18ae:	4b14      	ldr	r3, [pc, #80]	; (1900 <prvCheckTasksWaitingTermination+0x74>)
    18b0:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
    18b2:	4b11      	ldr	r3, [pc, #68]	; (18f8 <prvCheckTasksWaitingTermination+0x6c>)
    18b4:	68db      	ldr	r3, [r3, #12]
    18b6:	68db      	ldr	r3, [r3, #12]
    18b8:	603b      	str	r3, [r7, #0]
					uxListRemove( &( pxTCB->xGenericListItem ) );
    18ba:	683b      	ldr	r3, [r7, #0]
    18bc:	3304      	adds	r3, #4
    18be:	0018      	movs	r0, r3
    18c0:	4b10      	ldr	r3, [pc, #64]	; (1904 <prvCheckTasksWaitingTermination+0x78>)
    18c2:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
    18c4:	4b10      	ldr	r3, [pc, #64]	; (1908 <prvCheckTasksWaitingTermination+0x7c>)
    18c6:	681b      	ldr	r3, [r3, #0]
    18c8:	1e5a      	subs	r2, r3, #1
    18ca:	4b0f      	ldr	r3, [pc, #60]	; (1908 <prvCheckTasksWaitingTermination+0x7c>)
    18cc:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
    18ce:	4b0f      	ldr	r3, [pc, #60]	; (190c <prvCheckTasksWaitingTermination+0x80>)
    18d0:	681b      	ldr	r3, [r3, #0]
    18d2:	1e5a      	subs	r2, r3, #1
    18d4:	4b0d      	ldr	r3, [pc, #52]	; (190c <prvCheckTasksWaitingTermination+0x80>)
    18d6:	601a      	str	r2, [r3, #0]
				}
				taskEXIT_CRITICAL();
    18d8:	4b0d      	ldr	r3, [pc, #52]	; (1910 <prvCheckTasksWaitingTermination+0x84>)
    18da:	4798      	blx	r3

				prvDeleteTCB( pxTCB );
    18dc:	683b      	ldr	r3, [r7, #0]
    18de:	0018      	movs	r0, r3
    18e0:	4b0c      	ldr	r3, [pc, #48]	; (1914 <prvCheckTasksWaitingTermination+0x88>)
    18e2:	4798      	blx	r3
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
    18e4:	4b09      	ldr	r3, [pc, #36]	; (190c <prvCheckTasksWaitingTermination+0x80>)
    18e6:	681b      	ldr	r3, [r3, #0]
    18e8:	2b00      	cmp	r3, #0
    18ea:	d1d3      	bne.n	1894 <prvCheckTasksWaitingTermination+0x8>
			}
		}
	}
	#endif /* vTaskDelete */
}
    18ec:	46c0      	nop			; (mov r8, r8)
    18ee:	46bd      	mov	sp, r7
    18f0:	b002      	add	sp, #8
    18f2:	bd80      	pop	{r7, pc}
    18f4:	000011a5 	.word	0x000011a5
    18f8:	20003bf0 	.word	0x20003bf0
    18fc:	000011bd 	.word	0x000011bd
    1900:	000004d5 	.word	0x000004d5
    1904:	0000038b 	.word	0x0000038b
    1908:	20003c1c 	.word	0x20003c1c
    190c:	20003c04 	.word	0x20003c04
    1910:	000004f9 	.word	0x000004f9
    1914:	00001a01 	.word	0x00001a01

00001918 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
    1918:	b580      	push	{r7, lr}
    191a:	b082      	sub	sp, #8
    191c:	af00      	add	r7, sp, #0
    191e:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    1920:	4b13      	ldr	r3, [pc, #76]	; (1970 <prvAddCurrentTaskToDelayedList+0x58>)
    1922:	681b      	ldr	r3, [r3, #0]
    1924:	687a      	ldr	r2, [r7, #4]
    1926:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
    1928:	4b12      	ldr	r3, [pc, #72]	; (1974 <prvAddCurrentTaskToDelayedList+0x5c>)
    192a:	681b      	ldr	r3, [r3, #0]
    192c:	687a      	ldr	r2, [r7, #4]
    192e:	429a      	cmp	r2, r3
    1930:	d209      	bcs.n	1946 <prvAddCurrentTaskToDelayedList+0x2e>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    1932:	4b11      	ldr	r3, [pc, #68]	; (1978 <prvAddCurrentTaskToDelayedList+0x60>)
    1934:	681a      	ldr	r2, [r3, #0]
    1936:	4b0e      	ldr	r3, [pc, #56]	; (1970 <prvAddCurrentTaskToDelayedList+0x58>)
    1938:	681b      	ldr	r3, [r3, #0]
    193a:	3304      	adds	r3, #4
    193c:	0019      	movs	r1, r3
    193e:	0010      	movs	r0, r2
    1940:	4b0e      	ldr	r3, [pc, #56]	; (197c <prvAddCurrentTaskToDelayedList+0x64>)
    1942:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
		{
			xNextTaskUnblockTime = xTimeToWake;
		}
	}
}
    1944:	e010      	b.n	1968 <prvAddCurrentTaskToDelayedList+0x50>
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    1946:	4b0e      	ldr	r3, [pc, #56]	; (1980 <prvAddCurrentTaskToDelayedList+0x68>)
    1948:	681a      	ldr	r2, [r3, #0]
    194a:	4b09      	ldr	r3, [pc, #36]	; (1970 <prvAddCurrentTaskToDelayedList+0x58>)
    194c:	681b      	ldr	r3, [r3, #0]
    194e:	3304      	adds	r3, #4
    1950:	0019      	movs	r1, r3
    1952:	0010      	movs	r0, r2
    1954:	4b09      	ldr	r3, [pc, #36]	; (197c <prvAddCurrentTaskToDelayedList+0x64>)
    1956:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
    1958:	4b0a      	ldr	r3, [pc, #40]	; (1984 <prvAddCurrentTaskToDelayedList+0x6c>)
    195a:	681b      	ldr	r3, [r3, #0]
    195c:	687a      	ldr	r2, [r7, #4]
    195e:	429a      	cmp	r2, r3
    1960:	d202      	bcs.n	1968 <prvAddCurrentTaskToDelayedList+0x50>
			xNextTaskUnblockTime = xTimeToWake;
    1962:	4b08      	ldr	r3, [pc, #32]	; (1984 <prvAddCurrentTaskToDelayedList+0x6c>)
    1964:	687a      	ldr	r2, [r7, #4]
    1966:	601a      	str	r2, [r3, #0]
}
    1968:	46c0      	nop			; (mov r8, r8)
    196a:	46bd      	mov	sp, r7
    196c:	b002      	add	sp, #8
    196e:	bd80      	pop	{r7, pc}
    1970:	20003b44 	.word	0x20003b44
    1974:	20003c20 	.word	0x20003c20
    1978:	20003bd8 	.word	0x20003bd8
    197c:	0000031f 	.word	0x0000031f
    1980:	20003bd4 	.word	0x20003bd4
    1984:	20000004 	.word	0x20000004

00001988 <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static tskTCB *prvAllocateTCBAndStack( unsigned short usStackDepth, portSTACK_TYPE *puxStackBuffer )
{
    1988:	b580      	push	{r7, lr}
    198a:	b084      	sub	sp, #16
    198c:	af00      	add	r7, sp, #0
    198e:	0002      	movs	r2, r0
    1990:	6039      	str	r1, [r7, #0]
    1992:	1dbb      	adds	r3, r7, #6
    1994:	801a      	strh	r2, [r3, #0]
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
    1996:	2040      	movs	r0, #64	; 0x40
    1998:	4b16      	ldr	r3, [pc, #88]	; (19f4 <prvAllocateTCBAndStack+0x6c>)
    199a:	4798      	blx	r3
    199c:	0003      	movs	r3, r0
    199e:	60fb      	str	r3, [r7, #12]

	if( pxNewTCB != NULL )
    19a0:	68fb      	ldr	r3, [r7, #12]
    19a2:	2b00      	cmp	r3, #0
    19a4:	d021      	beq.n	19ea <prvAllocateTCBAndStack+0x62>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
    19a6:	683b      	ldr	r3, [r7, #0]
    19a8:	2b00      	cmp	r3, #0
    19aa:	d107      	bne.n	19bc <prvAllocateTCBAndStack+0x34>
    19ac:	1dbb      	adds	r3, r7, #6
    19ae:	881b      	ldrh	r3, [r3, #0]
    19b0:	009b      	lsls	r3, r3, #2
    19b2:	0018      	movs	r0, r3
    19b4:	4b0f      	ldr	r3, [pc, #60]	; (19f4 <prvAllocateTCBAndStack+0x6c>)
    19b6:	4798      	blx	r3
    19b8:	0002      	movs	r2, r0
    19ba:	e000      	b.n	19be <prvAllocateTCBAndStack+0x36>
    19bc:	683a      	ldr	r2, [r7, #0]
    19be:	68fb      	ldr	r3, [r7, #12]
    19c0:	631a      	str	r2, [r3, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
    19c2:	68fb      	ldr	r3, [r7, #12]
    19c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    19c6:	2b00      	cmp	r3, #0
    19c8:	d106      	bne.n	19d8 <prvAllocateTCBAndStack+0x50>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
    19ca:	68fb      	ldr	r3, [r7, #12]
    19cc:	0018      	movs	r0, r3
    19ce:	4b0a      	ldr	r3, [pc, #40]	; (19f8 <prvAllocateTCBAndStack+0x70>)
    19d0:	4798      	blx	r3
			pxNewTCB = NULL;
    19d2:	2300      	movs	r3, #0
    19d4:	60fb      	str	r3, [r7, #12]
    19d6:	e008      	b.n	19ea <prvAllocateTCBAndStack+0x62>
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
    19d8:	68fb      	ldr	r3, [r7, #12]
    19da:	6b18      	ldr	r0, [r3, #48]	; 0x30
    19dc:	1dbb      	adds	r3, r7, #6
    19de:	881b      	ldrh	r3, [r3, #0]
    19e0:	009b      	lsls	r3, r3, #2
    19e2:	001a      	movs	r2, r3
    19e4:	21a5      	movs	r1, #165	; 0xa5
    19e6:	4b05      	ldr	r3, [pc, #20]	; (19fc <prvAllocateTCBAndStack+0x74>)
    19e8:	4798      	blx	r3
		}
	}

	return pxNewTCB;
    19ea:	68fb      	ldr	r3, [r7, #12]
}
    19ec:	0018      	movs	r0, r3
    19ee:	46bd      	mov	sp, r7
    19f0:	b004      	add	sp, #16
    19f2:	bd80      	pop	{r7, pc}
    19f4:	000005bd 	.word	0x000005bd
    19f8:	00000651 	.word	0x00000651
    19fc:	000082af 	.word	0x000082af

00001a00 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( tskTCB *pxTCB )
	{
    1a00:	b580      	push	{r7, lr}
    1a02:	b082      	sub	sp, #8
    1a04:	af00      	add	r7, sp, #0
    1a06:	6078      	str	r0, [r7, #4]
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
    1a08:	687b      	ldr	r3, [r7, #4]
    1a0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    1a0c:	0018      	movs	r0, r3
    1a0e:	4b05      	ldr	r3, [pc, #20]	; (1a24 <prvDeleteTCB+0x24>)
    1a10:	4798      	blx	r3
		vPortFree( pxTCB );
    1a12:	687b      	ldr	r3, [r7, #4]
    1a14:	0018      	movs	r0, r3
    1a16:	4b03      	ldr	r3, [pc, #12]	; (1a24 <prvDeleteTCB+0x24>)
    1a18:	4798      	blx	r3
	}
    1a1a:	46c0      	nop			; (mov r8, r8)
    1a1c:	46bd      	mov	sp, r7
    1a1e:	b002      	add	sp, #8
    1a20:	bd80      	pop	{r7, pc}
    1a22:	46c0      	nop			; (mov r8, r8)
    1a24:	00000651 	.word	0x00000651

00001a28 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	xTaskHandle xTaskGetCurrentTaskHandle( void )
	{
    1a28:	b580      	push	{r7, lr}
    1a2a:	b082      	sub	sp, #8
    1a2c:	af00      	add	r7, sp, #0
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
    1a2e:	4b04      	ldr	r3, [pc, #16]	; (1a40 <xTaskGetCurrentTaskHandle+0x18>)
    1a30:	681b      	ldr	r3, [r3, #0]
    1a32:	607b      	str	r3, [r7, #4]

		return xReturn;
    1a34:	687b      	ldr	r3, [r7, #4]
	}
    1a36:	0018      	movs	r0, r3
    1a38:	46bd      	mov	sp, r7
    1a3a:	b002      	add	sp, #8
    1a3c:	bd80      	pop	{r7, pc}
    1a3e:	46c0      	nop			; (mov r8, r8)
    1a40:	20003b44 	.word	0x20003b44

00001a44 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
    1a44:	b580      	push	{r7, lr}
    1a46:	b082      	sub	sp, #8
    1a48:	af00      	add	r7, sp, #0
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
    1a4a:	4b0a      	ldr	r3, [pc, #40]	; (1a74 <xTaskGetSchedulerState+0x30>)
    1a4c:	681b      	ldr	r3, [r3, #0]
    1a4e:	2b00      	cmp	r3, #0
    1a50:	d102      	bne.n	1a58 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
    1a52:	2300      	movs	r3, #0
    1a54:	607b      	str	r3, [r7, #4]
    1a56:	e008      	b.n	1a6a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
    1a58:	4b07      	ldr	r3, [pc, #28]	; (1a78 <xTaskGetSchedulerState+0x34>)
    1a5a:	681b      	ldr	r3, [r3, #0]
    1a5c:	2b00      	cmp	r3, #0
    1a5e:	d102      	bne.n	1a66 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
    1a60:	2301      	movs	r3, #1
    1a62:	607b      	str	r3, [r7, #4]
    1a64:	e001      	b.n	1a6a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
    1a66:	2302      	movs	r3, #2
    1a68:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
    1a6a:	687b      	ldr	r3, [r7, #4]
	}
    1a6c:	0018      	movs	r0, r3
    1a6e:	46bd      	mov	sp, r7
    1a70:	b002      	add	sp, #8
    1a72:	bd80      	pop	{r7, pc}
    1a74:	20003c2c 	.word	0x20003c2c
    1a78:	20003c30 	.word	0x20003c30

00001a7c <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
    1a7c:	b580      	push	{r7, lr}
    1a7e:	b084      	sub	sp, #16
    1a80:	af00      	add	r7, sp, #0
    1a82:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
    1a84:	687b      	ldr	r3, [r7, #4]
    1a86:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
    1a88:	687b      	ldr	r3, [r7, #4]
    1a8a:	2b00      	cmp	r3, #0
    1a8c:	d041      	beq.n	1b12 <vTaskPriorityInherit+0x96>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
    1a8e:	68fb      	ldr	r3, [r7, #12]
    1a90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1a92:	4b22      	ldr	r3, [pc, #136]	; (1b1c <vTaskPriorityInherit+0xa0>)
    1a94:	681b      	ldr	r3, [r3, #0]
    1a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1a98:	429a      	cmp	r2, r3
    1a9a:	d23a      	bcs.n	1b12 <vTaskPriorityInherit+0x96>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
    1a9c:	4b1f      	ldr	r3, [pc, #124]	; (1b1c <vTaskPriorityInherit+0xa0>)
    1a9e:	681b      	ldr	r3, [r3, #0]
    1aa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1aa2:	2205      	movs	r2, #5
    1aa4:	1ad2      	subs	r2, r2, r3
    1aa6:	68fb      	ldr	r3, [r7, #12]
    1aa8:	619a      	str	r2, [r3, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
    1aaa:	68fb      	ldr	r3, [r7, #12]
    1aac:	6959      	ldr	r1, [r3, #20]
    1aae:	68fb      	ldr	r3, [r7, #12]
    1ab0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1ab2:	0013      	movs	r3, r2
    1ab4:	009b      	lsls	r3, r3, #2
    1ab6:	189b      	adds	r3, r3, r2
    1ab8:	009b      	lsls	r3, r3, #2
    1aba:	4a19      	ldr	r2, [pc, #100]	; (1b20 <vTaskPriorityInherit+0xa4>)
    1abc:	189b      	adds	r3, r3, r2
    1abe:	4299      	cmp	r1, r3
    1ac0:	d122      	bne.n	1b08 <vTaskPriorityInherit+0x8c>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
    1ac2:	68fb      	ldr	r3, [r7, #12]
    1ac4:	3304      	adds	r3, #4
    1ac6:	0018      	movs	r0, r3
    1ac8:	4b16      	ldr	r3, [pc, #88]	; (1b24 <vTaskPriorityInherit+0xa8>)
    1aca:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    1acc:	4b13      	ldr	r3, [pc, #76]	; (1b1c <vTaskPriorityInherit+0xa0>)
    1ace:	681b      	ldr	r3, [r3, #0]
    1ad0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1ad2:	68fb      	ldr	r3, [r7, #12]
    1ad4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
    1ad6:	68fb      	ldr	r3, [r7, #12]
    1ad8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1ada:	4b13      	ldr	r3, [pc, #76]	; (1b28 <vTaskPriorityInherit+0xac>)
    1adc:	681b      	ldr	r3, [r3, #0]
    1ade:	429a      	cmp	r2, r3
    1ae0:	d903      	bls.n	1aea <vTaskPriorityInherit+0x6e>
    1ae2:	68fb      	ldr	r3, [r7, #12]
    1ae4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1ae6:	4b10      	ldr	r3, [pc, #64]	; (1b28 <vTaskPriorityInherit+0xac>)
    1ae8:	601a      	str	r2, [r3, #0]
    1aea:	68fb      	ldr	r3, [r7, #12]
    1aec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1aee:	0013      	movs	r3, r2
    1af0:	009b      	lsls	r3, r3, #2
    1af2:	189b      	adds	r3, r3, r2
    1af4:	009b      	lsls	r3, r3, #2
    1af6:	4a0a      	ldr	r2, [pc, #40]	; (1b20 <vTaskPriorityInherit+0xa4>)
    1af8:	189a      	adds	r2, r3, r2
    1afa:	68fb      	ldr	r3, [r7, #12]
    1afc:	3304      	adds	r3, #4
    1afe:	0019      	movs	r1, r3
    1b00:	0010      	movs	r0, r2
    1b02:	4b0a      	ldr	r3, [pc, #40]	; (1b2c <vTaskPriorityInherit+0xb0>)
    1b04:	4798      	blx	r3
				}

				traceTASK_PRIORITY_INHERIT( pxTCB, pxCurrentTCB->uxPriority );
			}
		}
	}
    1b06:	e004      	b.n	1b12 <vTaskPriorityInherit+0x96>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    1b08:	4b04      	ldr	r3, [pc, #16]	; (1b1c <vTaskPriorityInherit+0xa0>)
    1b0a:	681b      	ldr	r3, [r3, #0]
    1b0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1b0e:	68fb      	ldr	r3, [r7, #12]
    1b10:	62da      	str	r2, [r3, #44]	; 0x2c
	}
    1b12:	46c0      	nop			; (mov r8, r8)
    1b14:	46bd      	mov	sp, r7
    1b16:	b004      	add	sp, #16
    1b18:	bd80      	pop	{r7, pc}
    1b1a:	46c0      	nop			; (mov r8, r8)
    1b1c:	20003b44 	.word	0x20003b44
    1b20:	20003b48 	.word	0x20003b48
    1b24:	0000038b 	.word	0x0000038b
    1b28:	20003c28 	.word	0x20003c28
    1b2c:	000002d3 	.word	0x000002d3

00001b30 <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
    1b30:	b580      	push	{r7, lr}
    1b32:	b084      	sub	sp, #16
    1b34:	af00      	add	r7, sp, #0
    1b36:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
    1b38:	687b      	ldr	r3, [r7, #4]
    1b3a:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
    1b3c:	687b      	ldr	r3, [r7, #4]
    1b3e:	2b00      	cmp	r3, #0
    1b40:	d02c      	beq.n	1b9c <vTaskPriorityDisinherit+0x6c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    1b42:	68fb      	ldr	r3, [r7, #12]
    1b44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1b46:	68fb      	ldr	r3, [r7, #12]
    1b48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    1b4a:	429a      	cmp	r2, r3
    1b4c:	d026      	beq.n	1b9c <vTaskPriorityDisinherit+0x6c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
    1b4e:	68fb      	ldr	r3, [r7, #12]
    1b50:	3304      	adds	r3, #4
    1b52:	0018      	movs	r0, r3
    1b54:	4b13      	ldr	r3, [pc, #76]	; (1ba4 <vTaskPriorityDisinherit+0x74>)
    1b56:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
    1b58:	68fb      	ldr	r3, [r7, #12]
    1b5a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    1b5c:	68fb      	ldr	r3, [r7, #12]
    1b5e:	62da      	str	r2, [r3, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
    1b60:	68fb      	ldr	r3, [r7, #12]
    1b62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1b64:	2205      	movs	r2, #5
    1b66:	1ad2      	subs	r2, r2, r3
    1b68:	68fb      	ldr	r3, [r7, #12]
    1b6a:	619a      	str	r2, [r3, #24]
				prvAddTaskToReadyQueue( pxTCB );
    1b6c:	68fb      	ldr	r3, [r7, #12]
    1b6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1b70:	4b0d      	ldr	r3, [pc, #52]	; (1ba8 <vTaskPriorityDisinherit+0x78>)
    1b72:	681b      	ldr	r3, [r3, #0]
    1b74:	429a      	cmp	r2, r3
    1b76:	d903      	bls.n	1b80 <vTaskPriorityDisinherit+0x50>
    1b78:	68fb      	ldr	r3, [r7, #12]
    1b7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1b7c:	4b0a      	ldr	r3, [pc, #40]	; (1ba8 <vTaskPriorityDisinherit+0x78>)
    1b7e:	601a      	str	r2, [r3, #0]
    1b80:	68fb      	ldr	r3, [r7, #12]
    1b82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1b84:	0013      	movs	r3, r2
    1b86:	009b      	lsls	r3, r3, #2
    1b88:	189b      	adds	r3, r3, r2
    1b8a:	009b      	lsls	r3, r3, #2
    1b8c:	4a07      	ldr	r2, [pc, #28]	; (1bac <vTaskPriorityDisinherit+0x7c>)
    1b8e:	189a      	adds	r2, r3, r2
    1b90:	68fb      	ldr	r3, [r7, #12]
    1b92:	3304      	adds	r3, #4
    1b94:	0019      	movs	r1, r3
    1b96:	0010      	movs	r0, r2
    1b98:	4b05      	ldr	r3, [pc, #20]	; (1bb0 <vTaskPriorityDisinherit+0x80>)
    1b9a:	4798      	blx	r3
			}
		}
	}
    1b9c:	46c0      	nop			; (mov r8, r8)
    1b9e:	46bd      	mov	sp, r7
    1ba0:	b004      	add	sp, #16
    1ba2:	bd80      	pop	{r7, pc}
    1ba4:	0000038b 	.word	0x0000038b
    1ba8:	20003c28 	.word	0x20003c28
    1bac:	20003b48 	.word	0x20003b48
    1bb0:	000002d3 	.word	0x000002d3

00001bb4 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
    1bb4:	b590      	push	{r4, r7, lr}
    1bb6:	b087      	sub	sp, #28
    1bb8:	af04      	add	r7, sp, #16
portBASE_TYPE xReturn = pdFAIL;
    1bba:	2300      	movs	r3, #0
    1bbc:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
    1bbe:	4b10      	ldr	r3, [pc, #64]	; (1c00 <xTimerCreateTimerTask+0x4c>)
    1bc0:	4798      	blx	r3

	if( xTimerQueue != NULL )
    1bc2:	4b10      	ldr	r3, [pc, #64]	; (1c04 <xTimerCreateTimerTask+0x50>)
    1bc4:	681b      	ldr	r3, [r3, #0]
    1bc6:	2b00      	cmp	r3, #0
    1bc8:	d00f      	beq.n	1bea <xTimerCreateTimerTask+0x36>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
    1bca:	490f      	ldr	r1, [pc, #60]	; (1c08 <xTimerCreateTimerTask+0x54>)
    1bcc:	480f      	ldr	r0, [pc, #60]	; (1c0c <xTimerCreateTimerTask+0x58>)
    1bce:	2300      	movs	r3, #0
    1bd0:	9303      	str	r3, [sp, #12]
    1bd2:	2300      	movs	r3, #0
    1bd4:	9302      	str	r3, [sp, #8]
    1bd6:	2300      	movs	r3, #0
    1bd8:	9301      	str	r3, [sp, #4]
    1bda:	2302      	movs	r3, #2
    1bdc:	9300      	str	r3, [sp, #0]
    1bde:	2300      	movs	r3, #0
    1be0:	2250      	movs	r2, #80	; 0x50
    1be2:	4c0b      	ldr	r4, [pc, #44]	; (1c10 <xTimerCreateTimerTask+0x5c>)
    1be4:	47a0      	blx	r4
    1be6:	0003      	movs	r3, r0
    1be8:	607b      	str	r3, [r7, #4]
		}
		#endif
	}

	configASSERT( xReturn );
    1bea:	687b      	ldr	r3, [r7, #4]
    1bec:	2b00      	cmp	r3, #0
    1bee:	d101      	bne.n	1bf4 <xTimerCreateTimerTask+0x40>
    1bf0:	b672      	cpsid	i
    1bf2:	e7fe      	b.n	1bf2 <xTimerCreateTimerTask+0x3e>
	return xReturn;
    1bf4:	687b      	ldr	r3, [r7, #4]
}
    1bf6:	0018      	movs	r0, r3
    1bf8:	46bd      	mov	sp, r7
    1bfa:	b003      	add	sp, #12
    1bfc:	bd90      	pop	{r4, r7, pc}
    1bfe:	46c0      	nop			; (mov r8, r8)
    1c00:	000020dd 	.word	0x000020dd
    1c04:	20003c74 	.word	0x20003c74
    1c08:	000082f0 	.word	0x000082f0
    1c0c:	00001d31 	.word	0x00001d31
    1c10:	00000f09 	.word	0x00000f09

00001c14 <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
    1c14:	b590      	push	{r4, r7, lr}
    1c16:	b089      	sub	sp, #36	; 0x24
    1c18:	af00      	add	r7, sp, #0
    1c1a:	60f8      	str	r0, [r7, #12]
    1c1c:	60b9      	str	r1, [r7, #8]
    1c1e:	607a      	str	r2, [r7, #4]
    1c20:	603b      	str	r3, [r7, #0]
portBASE_TYPE xReturn = pdFAIL;
    1c22:	2300      	movs	r3, #0
    1c24:	61fb      	str	r3, [r7, #28]
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
    1c26:	4b1e      	ldr	r3, [pc, #120]	; (1ca0 <xTimerGenericCommand+0x8c>)
    1c28:	681b      	ldr	r3, [r3, #0]
    1c2a:	2b00      	cmp	r3, #0
    1c2c:	d033      	beq.n	1c96 <xTimerGenericCommand+0x82>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
    1c2e:	2310      	movs	r3, #16
    1c30:	18fb      	adds	r3, r7, r3
    1c32:	68ba      	ldr	r2, [r7, #8]
    1c34:	601a      	str	r2, [r3, #0]
		xMessage.xMessageValue = xOptionalValue;
    1c36:	2310      	movs	r3, #16
    1c38:	18fb      	adds	r3, r7, r3
    1c3a:	687a      	ldr	r2, [r7, #4]
    1c3c:	605a      	str	r2, [r3, #4]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
    1c3e:	2310      	movs	r3, #16
    1c40:	18fb      	adds	r3, r7, r3
    1c42:	68fa      	ldr	r2, [r7, #12]
    1c44:	609a      	str	r2, [r3, #8]

		if( pxHigherPriorityTaskWoken == NULL )
    1c46:	683b      	ldr	r3, [r7, #0]
    1c48:	2b00      	cmp	r3, #0
    1c4a:	d11a      	bne.n	1c82 <xTimerGenericCommand+0x6e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
    1c4c:	4b15      	ldr	r3, [pc, #84]	; (1ca4 <xTimerGenericCommand+0x90>)
    1c4e:	4798      	blx	r3
    1c50:	0003      	movs	r3, r0
    1c52:	2b01      	cmp	r3, #1
    1c54:	d10a      	bne.n	1c6c <xTimerGenericCommand+0x58>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
    1c56:	4b12      	ldr	r3, [pc, #72]	; (1ca0 <xTimerGenericCommand+0x8c>)
    1c58:	6818      	ldr	r0, [r3, #0]
    1c5a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    1c5c:	2310      	movs	r3, #16
    1c5e:	18f9      	adds	r1, r7, r3
    1c60:	2300      	movs	r3, #0
    1c62:	4c11      	ldr	r4, [pc, #68]	; (1ca8 <xTimerGenericCommand+0x94>)
    1c64:	47a0      	blx	r4
    1c66:	0003      	movs	r3, r0
    1c68:	61fb      	str	r3, [r7, #28]
    1c6a:	e014      	b.n	1c96 <xTimerGenericCommand+0x82>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
    1c6c:	4b0c      	ldr	r3, [pc, #48]	; (1ca0 <xTimerGenericCommand+0x8c>)
    1c6e:	6818      	ldr	r0, [r3, #0]
    1c70:	2310      	movs	r3, #16
    1c72:	18f9      	adds	r1, r7, r3
    1c74:	2300      	movs	r3, #0
    1c76:	2200      	movs	r2, #0
    1c78:	4c0b      	ldr	r4, [pc, #44]	; (1ca8 <xTimerGenericCommand+0x94>)
    1c7a:	47a0      	blx	r4
    1c7c:	0003      	movs	r3, r0
    1c7e:	61fb      	str	r3, [r7, #28]
    1c80:	e009      	b.n	1c96 <xTimerGenericCommand+0x82>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
    1c82:	4b07      	ldr	r3, [pc, #28]	; (1ca0 <xTimerGenericCommand+0x8c>)
    1c84:	6818      	ldr	r0, [r3, #0]
    1c86:	683a      	ldr	r2, [r7, #0]
    1c88:	2310      	movs	r3, #16
    1c8a:	18f9      	adds	r1, r7, r3
    1c8c:	2300      	movs	r3, #0
    1c8e:	4c07      	ldr	r4, [pc, #28]	; (1cac <xTimerGenericCommand+0x98>)
    1c90:	47a0      	blx	r4
    1c92:	0003      	movs	r3, r0
    1c94:	61fb      	str	r3, [r7, #28]
		}

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
    1c96:	69fb      	ldr	r3, [r7, #28]
}
    1c98:	0018      	movs	r0, r3
    1c9a:	46bd      	mov	sp, r7
    1c9c:	b009      	add	sp, #36	; 0x24
    1c9e:	bd90      	pop	{r4, r7, pc}
    1ca0:	20003c74 	.word	0x20003c74
    1ca4:	00001a45 	.word	0x00001a45
    1ca8:	000007c1 	.word	0x000007c1
    1cac:	00000945 	.word	0x00000945

00001cb0 <prvProcessExpiredTimer>:

#endif
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( portTickType xNextExpireTime, portTickType xTimeNow )
{
    1cb0:	b590      	push	{r4, r7, lr}
    1cb2:	b087      	sub	sp, #28
    1cb4:	af02      	add	r7, sp, #8
    1cb6:	6078      	str	r0, [r7, #4]
    1cb8:	6039      	str	r1, [r7, #0]
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    1cba:	4b19      	ldr	r3, [pc, #100]	; (1d20 <prvProcessExpiredTimer+0x70>)
    1cbc:	681b      	ldr	r3, [r3, #0]
    1cbe:	68db      	ldr	r3, [r3, #12]
    1cc0:	68db      	ldr	r3, [r3, #12]
    1cc2:	60fb      	str	r3, [r7, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
    1cc4:	68fb      	ldr	r3, [r7, #12]
    1cc6:	3304      	adds	r3, #4
    1cc8:	0018      	movs	r0, r3
    1cca:	4b16      	ldr	r3, [pc, #88]	; (1d24 <prvProcessExpiredTimer+0x74>)
    1ccc:	4798      	blx	r3
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
    1cce:	68fb      	ldr	r3, [r7, #12]
    1cd0:	69db      	ldr	r3, [r3, #28]
    1cd2:	2b01      	cmp	r3, #1
    1cd4:	d11a      	bne.n	1d0c <prvProcessExpiredTimer+0x5c>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
    1cd6:	68fb      	ldr	r3, [r7, #12]
    1cd8:	699a      	ldr	r2, [r3, #24]
    1cda:	687b      	ldr	r3, [r7, #4]
    1cdc:	18d1      	adds	r1, r2, r3
    1cde:	687b      	ldr	r3, [r7, #4]
    1ce0:	683a      	ldr	r2, [r7, #0]
    1ce2:	68f8      	ldr	r0, [r7, #12]
    1ce4:	4c10      	ldr	r4, [pc, #64]	; (1d28 <prvProcessExpiredTimer+0x78>)
    1ce6:	47a0      	blx	r4
    1ce8:	0003      	movs	r3, r0
    1cea:	2b01      	cmp	r3, #1
    1cec:	d10e      	bne.n	1d0c <prvProcessExpiredTimer+0x5c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
    1cee:	687a      	ldr	r2, [r7, #4]
    1cf0:	68f8      	ldr	r0, [r7, #12]
    1cf2:	2300      	movs	r3, #0
    1cf4:	9300      	str	r3, [sp, #0]
    1cf6:	2300      	movs	r3, #0
    1cf8:	2100      	movs	r1, #0
    1cfa:	4c0c      	ldr	r4, [pc, #48]	; (1d2c <prvProcessExpiredTimer+0x7c>)
    1cfc:	47a0      	blx	r4
    1cfe:	0003      	movs	r3, r0
    1d00:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
    1d02:	68bb      	ldr	r3, [r7, #8]
    1d04:	2b00      	cmp	r3, #0
    1d06:	d101      	bne.n	1d0c <prvProcessExpiredTimer+0x5c>
    1d08:	b672      	cpsid	i
    1d0a:	e7fe      	b.n	1d0a <prvProcessExpiredTimer+0x5a>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
    1d0c:	68fb      	ldr	r3, [r7, #12]
    1d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1d10:	68fa      	ldr	r2, [r7, #12]
    1d12:	0010      	movs	r0, r2
    1d14:	4798      	blx	r3
}
    1d16:	46c0      	nop			; (mov r8, r8)
    1d18:	46bd      	mov	sp, r7
    1d1a:	b005      	add	sp, #20
    1d1c:	bd90      	pop	{r4, r7, pc}
    1d1e:	46c0      	nop			; (mov r8, r8)
    1d20:	20003c6c 	.word	0x20003c6c
    1d24:	0000038b 	.word	0x0000038b
    1d28:	00001e7d 	.word	0x00001e7d
    1d2c:	00001c15 	.word	0x00001c15

00001d30 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
    1d30:	b580      	push	{r7, lr}
    1d32:	b084      	sub	sp, #16
    1d34:	af00      	add	r7, sp, #0
    1d36:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
    1d38:	2308      	movs	r3, #8
    1d3a:	18fb      	adds	r3, r7, r3
    1d3c:	0018      	movs	r0, r3
    1d3e:	4b06      	ldr	r3, [pc, #24]	; (1d58 <prvTimerTask+0x28>)
    1d40:	4798      	blx	r3
    1d42:	0003      	movs	r3, r0
    1d44:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
    1d46:	68ba      	ldr	r2, [r7, #8]
    1d48:	68fb      	ldr	r3, [r7, #12]
    1d4a:	0011      	movs	r1, r2
    1d4c:	0018      	movs	r0, r3
    1d4e:	4b03      	ldr	r3, [pc, #12]	; (1d5c <prvTimerTask+0x2c>)
    1d50:	4798      	blx	r3

		/* Empty the command queue. */
		prvProcessReceivedCommands();
    1d52:	4b03      	ldr	r3, [pc, #12]	; (1d60 <prvTimerTask+0x30>)
    1d54:	4798      	blx	r3
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
    1d56:	e7ef      	b.n	1d38 <prvTimerTask+0x8>
    1d58:	00001ded 	.word	0x00001ded
    1d5c:	00001d65 	.word	0x00001d65
    1d60:	00001f05 	.word	0x00001f05

00001d64 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
    1d64:	b580      	push	{r7, lr}
    1d66:	b084      	sub	sp, #16
    1d68:	af00      	add	r7, sp, #0
    1d6a:	6078      	str	r0, [r7, #4]
    1d6c:	6039      	str	r1, [r7, #0]
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
    1d6e:	4b18      	ldr	r3, [pc, #96]	; (1dd0 <prvProcessTimerOrBlockTask+0x6c>)
    1d70:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    1d72:	2308      	movs	r3, #8
    1d74:	18fb      	adds	r3, r7, r3
    1d76:	0018      	movs	r0, r3
    1d78:	4b16      	ldr	r3, [pc, #88]	; (1dd4 <prvProcessTimerOrBlockTask+0x70>)
    1d7a:	4798      	blx	r3
    1d7c:	0003      	movs	r3, r0
    1d7e:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
    1d80:	68bb      	ldr	r3, [r7, #8]
    1d82:	2b00      	cmp	r3, #0
    1d84:	d11e      	bne.n	1dc4 <prvProcessTimerOrBlockTask+0x60>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    1d86:	683b      	ldr	r3, [r7, #0]
    1d88:	2b00      	cmp	r3, #0
    1d8a:	d10c      	bne.n	1da6 <prvProcessTimerOrBlockTask+0x42>
    1d8c:	687a      	ldr	r2, [r7, #4]
    1d8e:	68fb      	ldr	r3, [r7, #12]
    1d90:	429a      	cmp	r2, r3
    1d92:	d808      	bhi.n	1da6 <prvProcessTimerOrBlockTask+0x42>
			{
				xTaskResumeAll();
    1d94:	4b10      	ldr	r3, [pc, #64]	; (1dd8 <prvProcessTimerOrBlockTask+0x74>)
    1d96:	4798      	blx	r3
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
    1d98:	68fa      	ldr	r2, [r7, #12]
    1d9a:	687b      	ldr	r3, [r7, #4]
    1d9c:	0011      	movs	r1, r2
    1d9e:	0018      	movs	r0, r3
    1da0:	4b0e      	ldr	r3, [pc, #56]	; (1ddc <prvProcessTimerOrBlockTask+0x78>)
    1da2:	4798      	blx	r3
		else
		{
			xTaskResumeAll();
		}
	}
}
    1da4:	e010      	b.n	1dc8 <prvProcessTimerOrBlockTask+0x64>
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
    1da6:	4b0e      	ldr	r3, [pc, #56]	; (1de0 <prvProcessTimerOrBlockTask+0x7c>)
    1da8:	6818      	ldr	r0, [r3, #0]
    1daa:	687a      	ldr	r2, [r7, #4]
    1dac:	68fb      	ldr	r3, [r7, #12]
    1dae:	1ad3      	subs	r3, r2, r3
    1db0:	0019      	movs	r1, r3
    1db2:	4b0c      	ldr	r3, [pc, #48]	; (1de4 <prvProcessTimerOrBlockTask+0x80>)
    1db4:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
    1db6:	4b08      	ldr	r3, [pc, #32]	; (1dd8 <prvProcessTimerOrBlockTask+0x74>)
    1db8:	4798      	blx	r3
    1dba:	1e03      	subs	r3, r0, #0
    1dbc:	d104      	bne.n	1dc8 <prvProcessTimerOrBlockTask+0x64>
					portYIELD_WITHIN_API();
    1dbe:	4b0a      	ldr	r3, [pc, #40]	; (1de8 <prvProcessTimerOrBlockTask+0x84>)
    1dc0:	4798      	blx	r3
}
    1dc2:	e001      	b.n	1dc8 <prvProcessTimerOrBlockTask+0x64>
			xTaskResumeAll();
    1dc4:	4b04      	ldr	r3, [pc, #16]	; (1dd8 <prvProcessTimerOrBlockTask+0x74>)
    1dc6:	4798      	blx	r3
}
    1dc8:	46c0      	nop			; (mov r8, r8)
    1dca:	46bd      	mov	sp, r7
    1dcc:	b004      	add	sp, #16
    1dce:	bd80      	pop	{r7, pc}
    1dd0:	000011a5 	.word	0x000011a5
    1dd4:	00001e2d 	.word	0x00001e2d
    1dd8:	000011bd 	.word	0x000011bd
    1ddc:	00001cb1 	.word	0x00001cb1
    1de0:	20003c74 	.word	0x20003c74
    1de4:	00000e2d 	.word	0x00000e2d
    1de8:	000004b5 	.word	0x000004b5

00001dec <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static portTickType prvGetNextExpireTime( portBASE_TYPE *pxListWasEmpty )
{
    1dec:	b580      	push	{r7, lr}
    1dee:	b084      	sub	sp, #16
    1df0:	af00      	add	r7, sp, #0
    1df2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    1df4:	4b0c      	ldr	r3, [pc, #48]	; (1e28 <prvGetNextExpireTime+0x3c>)
    1df6:	681b      	ldr	r3, [r3, #0]
    1df8:	681b      	ldr	r3, [r3, #0]
    1dfa:	425a      	negs	r2, r3
    1dfc:	4153      	adcs	r3, r2
    1dfe:	b2db      	uxtb	r3, r3
    1e00:	001a      	movs	r2, r3
    1e02:	687b      	ldr	r3, [r7, #4]
    1e04:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
    1e06:	687b      	ldr	r3, [r7, #4]
    1e08:	681b      	ldr	r3, [r3, #0]
    1e0a:	2b00      	cmp	r3, #0
    1e0c:	d105      	bne.n	1e1a <prvGetNextExpireTime+0x2e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    1e0e:	4b06      	ldr	r3, [pc, #24]	; (1e28 <prvGetNextExpireTime+0x3c>)
    1e10:	681b      	ldr	r3, [r3, #0]
    1e12:	68db      	ldr	r3, [r3, #12]
    1e14:	681b      	ldr	r3, [r3, #0]
    1e16:	60fb      	str	r3, [r7, #12]
    1e18:	e001      	b.n	1e1e <prvGetNextExpireTime+0x32>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
    1e1a:	2300      	movs	r3, #0
    1e1c:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
    1e1e:	68fb      	ldr	r3, [r7, #12]
}
    1e20:	0018      	movs	r0, r3
    1e22:	46bd      	mov	sp, r7
    1e24:	b004      	add	sp, #16
    1e26:	bd80      	pop	{r7, pc}
    1e28:	20003c6c 	.word	0x20003c6c

00001e2c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
    1e2c:	b580      	push	{r7, lr}
    1e2e:	b084      	sub	sp, #16
    1e30:	af00      	add	r7, sp, #0
    1e32:	6078      	str	r0, [r7, #4]
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
    1e34:	4b0e      	ldr	r3, [pc, #56]	; (1e70 <prvSampleTimeNow+0x44>)
    1e36:	4798      	blx	r3
    1e38:	0003      	movs	r3, r0
    1e3a:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
    1e3c:	4b0d      	ldr	r3, [pc, #52]	; (1e74 <prvSampleTimeNow+0x48>)
    1e3e:	681b      	ldr	r3, [r3, #0]
    1e40:	68fa      	ldr	r2, [r7, #12]
    1e42:	429a      	cmp	r2, r3
    1e44:	d208      	bcs.n	1e58 <prvSampleTimeNow+0x2c>
	{
		prvSwitchTimerLists( xLastTime );
    1e46:	4b0b      	ldr	r3, [pc, #44]	; (1e74 <prvSampleTimeNow+0x48>)
    1e48:	681b      	ldr	r3, [r3, #0]
    1e4a:	0018      	movs	r0, r3
    1e4c:	4b0a      	ldr	r3, [pc, #40]	; (1e78 <prvSampleTimeNow+0x4c>)
    1e4e:	4798      	blx	r3
		*pxTimerListsWereSwitched = pdTRUE;
    1e50:	687b      	ldr	r3, [r7, #4]
    1e52:	2201      	movs	r2, #1
    1e54:	601a      	str	r2, [r3, #0]
    1e56:	e002      	b.n	1e5e <prvSampleTimeNow+0x32>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
    1e58:	687b      	ldr	r3, [r7, #4]
    1e5a:	2200      	movs	r2, #0
    1e5c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
    1e5e:	4b05      	ldr	r3, [pc, #20]	; (1e74 <prvSampleTimeNow+0x48>)
    1e60:	68fa      	ldr	r2, [r7, #12]
    1e62:	601a      	str	r2, [r3, #0]

	return xTimeNow;
    1e64:	68fb      	ldr	r3, [r7, #12]
}
    1e66:	0018      	movs	r0, r3
    1e68:	46bd      	mov	sp, r7
    1e6a:	b004      	add	sp, #16
    1e6c:	bd80      	pop	{r7, pc}
    1e6e:	46c0      	nop			; (mov r8, r8)
    1e70:	000012d5 	.word	0x000012d5
    1e74:	20003c78 	.word	0x20003c78
    1e78:	00002019 	.word	0x00002019

00001e7c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
    1e7c:	b580      	push	{r7, lr}
    1e7e:	b086      	sub	sp, #24
    1e80:	af00      	add	r7, sp, #0
    1e82:	60f8      	str	r0, [r7, #12]
    1e84:	60b9      	str	r1, [r7, #8]
    1e86:	607a      	str	r2, [r7, #4]
    1e88:	603b      	str	r3, [r7, #0]
portBASE_TYPE xProcessTimerNow = pdFALSE;
    1e8a:	2300      	movs	r3, #0
    1e8c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    1e8e:	68fb      	ldr	r3, [r7, #12]
    1e90:	68ba      	ldr	r2, [r7, #8]
    1e92:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    1e94:	68fb      	ldr	r3, [r7, #12]
    1e96:	68fa      	ldr	r2, [r7, #12]
    1e98:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
    1e9a:	68ba      	ldr	r2, [r7, #8]
    1e9c:	687b      	ldr	r3, [r7, #4]
    1e9e:	429a      	cmp	r2, r3
    1ea0:	d812      	bhi.n	1ec8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
    1ea2:	687a      	ldr	r2, [r7, #4]
    1ea4:	683b      	ldr	r3, [r7, #0]
    1ea6:	1ad2      	subs	r2, r2, r3
    1ea8:	68fb      	ldr	r3, [r7, #12]
    1eaa:	699b      	ldr	r3, [r3, #24]
    1eac:	429a      	cmp	r2, r3
    1eae:	d302      	bcc.n	1eb6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    1eb0:	2301      	movs	r3, #1
    1eb2:	617b      	str	r3, [r7, #20]
    1eb4:	e01b      	b.n	1eee <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    1eb6:	4b10      	ldr	r3, [pc, #64]	; (1ef8 <prvInsertTimerInActiveList+0x7c>)
    1eb8:	681a      	ldr	r2, [r3, #0]
    1eba:	68fb      	ldr	r3, [r7, #12]
    1ebc:	3304      	adds	r3, #4
    1ebe:	0019      	movs	r1, r3
    1ec0:	0010      	movs	r0, r2
    1ec2:	4b0e      	ldr	r3, [pc, #56]	; (1efc <prvInsertTimerInActiveList+0x80>)
    1ec4:	4798      	blx	r3
    1ec6:	e012      	b.n	1eee <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    1ec8:	687a      	ldr	r2, [r7, #4]
    1eca:	683b      	ldr	r3, [r7, #0]
    1ecc:	429a      	cmp	r2, r3
    1ece:	d206      	bcs.n	1ede <prvInsertTimerInActiveList+0x62>
    1ed0:	68ba      	ldr	r2, [r7, #8]
    1ed2:	683b      	ldr	r3, [r7, #0]
    1ed4:	429a      	cmp	r2, r3
    1ed6:	d302      	bcc.n	1ede <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
    1ed8:	2301      	movs	r3, #1
    1eda:	617b      	str	r3, [r7, #20]
    1edc:	e007      	b.n	1eee <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    1ede:	4b08      	ldr	r3, [pc, #32]	; (1f00 <prvInsertTimerInActiveList+0x84>)
    1ee0:	681a      	ldr	r2, [r3, #0]
    1ee2:	68fb      	ldr	r3, [r7, #12]
    1ee4:	3304      	adds	r3, #4
    1ee6:	0019      	movs	r1, r3
    1ee8:	0010      	movs	r0, r2
    1eea:	4b04      	ldr	r3, [pc, #16]	; (1efc <prvInsertTimerInActiveList+0x80>)
    1eec:	4798      	blx	r3
		}
	}

	return xProcessTimerNow;
    1eee:	697b      	ldr	r3, [r7, #20]
}
    1ef0:	0018      	movs	r0, r3
    1ef2:	46bd      	mov	sp, r7
    1ef4:	b006      	add	sp, #24
    1ef6:	bd80      	pop	{r7, pc}
    1ef8:	20003c70 	.word	0x20003c70
    1efc:	0000031f 	.word	0x0000031f
    1f00:	20003c6c 	.word	0x20003c6c

00001f04 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
    1f04:	b590      	push	{r4, r7, lr}
    1f06:	b08b      	sub	sp, #44	; 0x2c
    1f08:	af02      	add	r7, sp, #8
xTIMER_MESSAGE xMessage;
xTIMER *pxTimer;
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
    1f0a:	e068      	b.n	1fde <prvProcessReceivedCommands+0xda>
	{
		pxTimer = xMessage.pxTimer;
    1f0c:	2308      	movs	r3, #8
    1f0e:	18fb      	adds	r3, r7, r3
    1f10:	689b      	ldr	r3, [r3, #8]
    1f12:	61fb      	str	r3, [r7, #28]

		if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
    1f14:	69fb      	ldr	r3, [r7, #28]
    1f16:	695b      	ldr	r3, [r3, #20]
    1f18:	2b00      	cmp	r3, #0
    1f1a:	d004      	beq.n	1f26 <prvProcessReceivedCommands+0x22>
		{
			/* The timer is in a list, remove it. */
			uxListRemove( &( pxTimer->xTimerListItem ) );
    1f1c:	69fb      	ldr	r3, [r7, #28]
    1f1e:	3304      	adds	r3, #4
    1f20:	0018      	movs	r0, r3
    1f22:	4b36      	ldr	r3, [pc, #216]	; (1ffc <prvProcessReceivedCommands+0xf8>)
    1f24:	4798      	blx	r3
		it must be present in the function call.  prvSampleTimeNow() must be 
		called after the message is received from xTimerQueue so there is no 
		possibility of a higher priority task adding a message to the message
		queue with a time that is ahead of the timer daemon task (because it
		pre-empted the timer daemon task after the xTimeNow value was set). */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    1f26:	1d3b      	adds	r3, r7, #4
    1f28:	0018      	movs	r0, r3
    1f2a:	4b35      	ldr	r3, [pc, #212]	; (2000 <STACK_SIZE>)
    1f2c:	4798      	blx	r3
    1f2e:	0003      	movs	r3, r0
    1f30:	61bb      	str	r3, [r7, #24]

		switch( xMessage.xMessageID )
    1f32:	2308      	movs	r3, #8
    1f34:	18fb      	adds	r3, r7, r3
    1f36:	681b      	ldr	r3, [r3, #0]
    1f38:	2b01      	cmp	r3, #1
    1f3a:	d050      	beq.n	1fde <prvProcessReceivedCommands+0xda>
    1f3c:	dc02      	bgt.n	1f44 <prvProcessReceivedCommands+0x40>
    1f3e:	2b00      	cmp	r3, #0
    1f40:	d005      	beq.n	1f4e <prvProcessReceivedCommands+0x4a>
    1f42:	e04b      	b.n	1fdc <prvProcessReceivedCommands+0xd8>
    1f44:	2b02      	cmp	r3, #2
    1f46:	d02f      	beq.n	1fa8 <prvProcessReceivedCommands+0xa4>
    1f48:	2b03      	cmp	r3, #3
    1f4a:	d042      	beq.n	1fd2 <prvProcessReceivedCommands+0xce>
    1f4c:	e046      	b.n	1fdc <prvProcessReceivedCommands+0xd8>
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
    1f4e:	2308      	movs	r3, #8
    1f50:	18fb      	adds	r3, r7, r3
    1f52:	685a      	ldr	r2, [r3, #4]
    1f54:	69fb      	ldr	r3, [r7, #28]
    1f56:	699b      	ldr	r3, [r3, #24]
    1f58:	18d1      	adds	r1, r2, r3
    1f5a:	2308      	movs	r3, #8
    1f5c:	18fb      	adds	r3, r7, r3
    1f5e:	685b      	ldr	r3, [r3, #4]
    1f60:	69ba      	ldr	r2, [r7, #24]
    1f62:	69f8      	ldr	r0, [r7, #28]
    1f64:	4c27      	ldr	r4, [pc, #156]	; (2004 <STACK_SIZE+0x4>)
    1f66:	47a0      	blx	r4
    1f68:	0003      	movs	r3, r0
    1f6a:	2b01      	cmp	r3, #1
    1f6c:	d137      	bne.n	1fde <prvProcessReceivedCommands+0xda>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
    1f6e:	69fb      	ldr	r3, [r7, #28]
    1f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1f72:	69fa      	ldr	r2, [r7, #28]
    1f74:	0010      	movs	r0, r2
    1f76:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
    1f78:	69fb      	ldr	r3, [r7, #28]
    1f7a:	69db      	ldr	r3, [r3, #28]
    1f7c:	2b01      	cmp	r3, #1
    1f7e:	d12e      	bne.n	1fde <prvProcessReceivedCommands+0xda>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
    1f80:	2308      	movs	r3, #8
    1f82:	18fb      	adds	r3, r7, r3
    1f84:	685a      	ldr	r2, [r3, #4]
    1f86:	69fb      	ldr	r3, [r7, #28]
    1f88:	699b      	ldr	r3, [r3, #24]
    1f8a:	18d2      	adds	r2, r2, r3
    1f8c:	69f8      	ldr	r0, [r7, #28]
    1f8e:	2300      	movs	r3, #0
    1f90:	9300      	str	r3, [sp, #0]
    1f92:	2300      	movs	r3, #0
    1f94:	2100      	movs	r1, #0
    1f96:	4c1c      	ldr	r4, [pc, #112]	; (2008 <STACK_SIZE+0x8>)
    1f98:	47a0      	blx	r4
    1f9a:	0003      	movs	r3, r0
    1f9c:	617b      	str	r3, [r7, #20]
						configASSERT( xResult );
    1f9e:	697b      	ldr	r3, [r7, #20]
    1fa0:	2b00      	cmp	r3, #0
    1fa2:	d11c      	bne.n	1fde <prvProcessReceivedCommands+0xda>
    1fa4:	b672      	cpsid	i
    1fa6:	e7fe      	b.n	1fa6 <prvProcessReceivedCommands+0xa2>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
    1fa8:	2308      	movs	r3, #8
    1faa:	18fb      	adds	r3, r7, r3
    1fac:	685a      	ldr	r2, [r3, #4]
    1fae:	69fb      	ldr	r3, [r7, #28]
    1fb0:	619a      	str	r2, [r3, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
    1fb2:	69fb      	ldr	r3, [r7, #28]
    1fb4:	699b      	ldr	r3, [r3, #24]
    1fb6:	2b00      	cmp	r3, #0
    1fb8:	d101      	bne.n	1fbe <prvProcessReceivedCommands+0xba>
    1fba:	b672      	cpsid	i
    1fbc:	e7fe      	b.n	1fbc <prvProcessReceivedCommands+0xb8>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    1fbe:	69fb      	ldr	r3, [r7, #28]
    1fc0:	699a      	ldr	r2, [r3, #24]
    1fc2:	69bb      	ldr	r3, [r7, #24]
    1fc4:	18d1      	adds	r1, r2, r3
    1fc6:	69bb      	ldr	r3, [r7, #24]
    1fc8:	69ba      	ldr	r2, [r7, #24]
    1fca:	69f8      	ldr	r0, [r7, #28]
    1fcc:	4c0d      	ldr	r4, [pc, #52]	; (2004 <STACK_SIZE+0x4>)
    1fce:	47a0      	blx	r4
				break;
    1fd0:	e005      	b.n	1fde <prvProcessReceivedCommands+0xda>

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
    1fd2:	69fb      	ldr	r3, [r7, #28]
    1fd4:	0018      	movs	r0, r3
    1fd6:	4b0d      	ldr	r3, [pc, #52]	; (200c <STACK_SIZE+0xc>)
    1fd8:	4798      	blx	r3
				break;
    1fda:	e000      	b.n	1fde <prvProcessReceivedCommands+0xda>

			default	:
				/* Don't expect to get here. */
				break;
    1fdc:	46c0      	nop			; (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
    1fde:	4b0c      	ldr	r3, [pc, #48]	; (2010 <STACK_SIZE+0x10>)
    1fe0:	6818      	ldr	r0, [r3, #0]
    1fe2:	2308      	movs	r3, #8
    1fe4:	18f9      	adds	r1, r7, r3
    1fe6:	2300      	movs	r3, #0
    1fe8:	2200      	movs	r2, #0
    1fea:	4c0a      	ldr	r4, [pc, #40]	; (2014 <STACK_SIZE+0x14>)
    1fec:	47a0      	blx	r4
    1fee:	1e03      	subs	r3, r0, #0
    1ff0:	d18c      	bne.n	1f0c <prvProcessReceivedCommands+0x8>
		}
	}
}
    1ff2:	46c0      	nop			; (mov r8, r8)
    1ff4:	46bd      	mov	sp, r7
    1ff6:	b009      	add	sp, #36	; 0x24
    1ff8:	bd90      	pop	{r4, r7, pc}
    1ffa:	46c0      	nop			; (mov r8, r8)
    1ffc:	0000038b 	.word	0x0000038b
    2000:	00001e2d 	.word	0x00001e2d
    2004:	00001e7d 	.word	0x00001e7d
    2008:	00001c15 	.word	0x00001c15
    200c:	00000651 	.word	0x00000651
    2010:	20003c74 	.word	0x20003c74
    2014:	00000a1d 	.word	0x00000a1d

00002018 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( portTickType xLastTime )
{
    2018:	b590      	push	{r4, r7, lr}
    201a:	b08b      	sub	sp, #44	; 0x2c
    201c:	af02      	add	r7, sp, #8
    201e:	6078      	str	r0, [r7, #4]

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    2020:	e03e      	b.n	20a0 <prvSwitchTimerLists+0x88>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    2022:	4b29      	ldr	r3, [pc, #164]	; (20c8 <prvSwitchTimerLists+0xb0>)
    2024:	681b      	ldr	r3, [r3, #0]
    2026:	68db      	ldr	r3, [r3, #12]
    2028:	681b      	ldr	r3, [r3, #0]
    202a:	61fb      	str	r3, [r7, #28]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    202c:	4b26      	ldr	r3, [pc, #152]	; (20c8 <prvSwitchTimerLists+0xb0>)
    202e:	681b      	ldr	r3, [r3, #0]
    2030:	68db      	ldr	r3, [r3, #12]
    2032:	68db      	ldr	r3, [r3, #12]
    2034:	61bb      	str	r3, [r7, #24]
		uxListRemove( &( pxTimer->xTimerListItem ) );
    2036:	69bb      	ldr	r3, [r7, #24]
    2038:	3304      	adds	r3, #4
    203a:	0018      	movs	r0, r3
    203c:	4b23      	ldr	r3, [pc, #140]	; (20cc <prvSwitchTimerLists+0xb4>)
    203e:	4798      	blx	r3

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
    2040:	69bb      	ldr	r3, [r7, #24]
    2042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2044:	69ba      	ldr	r2, [r7, #24]
    2046:	0010      	movs	r0, r2
    2048:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
    204a:	69bb      	ldr	r3, [r7, #24]
    204c:	69db      	ldr	r3, [r3, #28]
    204e:	2b01      	cmp	r3, #1
    2050:	d126      	bne.n	20a0 <prvSwitchTimerLists+0x88>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
    2052:	69bb      	ldr	r3, [r7, #24]
    2054:	699a      	ldr	r2, [r3, #24]
    2056:	69fb      	ldr	r3, [r7, #28]
    2058:	18d3      	adds	r3, r2, r3
    205a:	617b      	str	r3, [r7, #20]
			if( xReloadTime > xNextExpireTime )
    205c:	697a      	ldr	r2, [r7, #20]
    205e:	69fb      	ldr	r3, [r7, #28]
    2060:	429a      	cmp	r2, r3
    2062:	d90e      	bls.n	2082 <prvSwitchTimerLists+0x6a>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
    2064:	69bb      	ldr	r3, [r7, #24]
    2066:	697a      	ldr	r2, [r7, #20]
    2068:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    206a:	69bb      	ldr	r3, [r7, #24]
    206c:	69ba      	ldr	r2, [r7, #24]
    206e:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    2070:	4b15      	ldr	r3, [pc, #84]	; (20c8 <prvSwitchTimerLists+0xb0>)
    2072:	681a      	ldr	r2, [r3, #0]
    2074:	69bb      	ldr	r3, [r7, #24]
    2076:	3304      	adds	r3, #4
    2078:	0019      	movs	r1, r3
    207a:	0010      	movs	r0, r2
    207c:	4b14      	ldr	r3, [pc, #80]	; (20d0 <prvSwitchTimerLists+0xb8>)
    207e:	4798      	blx	r3
    2080:	e00e      	b.n	20a0 <prvSwitchTimerLists+0x88>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
    2082:	69fa      	ldr	r2, [r7, #28]
    2084:	69b8      	ldr	r0, [r7, #24]
    2086:	2300      	movs	r3, #0
    2088:	9300      	str	r3, [sp, #0]
    208a:	2300      	movs	r3, #0
    208c:	2100      	movs	r1, #0
    208e:	4c11      	ldr	r4, [pc, #68]	; (20d4 <prvSwitchTimerLists+0xbc>)
    2090:	47a0      	blx	r4
    2092:	0003      	movs	r3, r0
    2094:	613b      	str	r3, [r7, #16]
				configASSERT( xResult );
    2096:	693b      	ldr	r3, [r7, #16]
    2098:	2b00      	cmp	r3, #0
    209a:	d101      	bne.n	20a0 <prvSwitchTimerLists+0x88>
    209c:	b672      	cpsid	i
    209e:	e7fe      	b.n	209e <prvSwitchTimerLists+0x86>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    20a0:	4b09      	ldr	r3, [pc, #36]	; (20c8 <prvSwitchTimerLists+0xb0>)
    20a2:	681b      	ldr	r3, [r3, #0]
    20a4:	681b      	ldr	r3, [r3, #0]
    20a6:	2b00      	cmp	r3, #0
    20a8:	d1bb      	bne.n	2022 <prvSwitchTimerLists+0xa>
				( void ) xResult;
			}
		}
	}

	pxTemp = pxCurrentTimerList;
    20aa:	4b07      	ldr	r3, [pc, #28]	; (20c8 <prvSwitchTimerLists+0xb0>)
    20ac:	681b      	ldr	r3, [r3, #0]
    20ae:	60fb      	str	r3, [r7, #12]
	pxCurrentTimerList = pxOverflowTimerList;
    20b0:	4b09      	ldr	r3, [pc, #36]	; (20d8 <prvSwitchTimerLists+0xc0>)
    20b2:	681a      	ldr	r2, [r3, #0]
    20b4:	4b04      	ldr	r3, [pc, #16]	; (20c8 <prvSwitchTimerLists+0xb0>)
    20b6:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
    20b8:	4b07      	ldr	r3, [pc, #28]	; (20d8 <prvSwitchTimerLists+0xc0>)
    20ba:	68fa      	ldr	r2, [r7, #12]
    20bc:	601a      	str	r2, [r3, #0]
}
    20be:	46c0      	nop			; (mov r8, r8)
    20c0:	46bd      	mov	sp, r7
    20c2:	b009      	add	sp, #36	; 0x24
    20c4:	bd90      	pop	{r4, r7, pc}
    20c6:	46c0      	nop			; (mov r8, r8)
    20c8:	20003c6c 	.word	0x20003c6c
    20cc:	0000038b 	.word	0x0000038b
    20d0:	0000031f 	.word	0x0000031f
    20d4:	00001c15 	.word	0x00001c15
    20d8:	20003c70 	.word	0x20003c70

000020dc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
    20dc:	b580      	push	{r7, lr}
    20de:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    20e0:	4b10      	ldr	r3, [pc, #64]	; (2124 <prvCheckForValidListAndQueue+0x48>)
    20e2:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
    20e4:	4b10      	ldr	r3, [pc, #64]	; (2128 <prvCheckForValidListAndQueue+0x4c>)
    20e6:	681b      	ldr	r3, [r3, #0]
    20e8:	2b00      	cmp	r3, #0
    20ea:	d115      	bne.n	2118 <prvCheckForValidListAndQueue+0x3c>
		{
			vListInitialise( &xActiveTimerList1 );
    20ec:	4b0f      	ldr	r3, [pc, #60]	; (212c <prvCheckForValidListAndQueue+0x50>)
    20ee:	0018      	movs	r0, r3
    20f0:	4b0f      	ldr	r3, [pc, #60]	; (2130 <prvCheckForValidListAndQueue+0x54>)
    20f2:	4798      	blx	r3
			vListInitialise( &xActiveTimerList2 );
    20f4:	4b0f      	ldr	r3, [pc, #60]	; (2134 <prvCheckForValidListAndQueue+0x58>)
    20f6:	0018      	movs	r0, r3
    20f8:	4b0d      	ldr	r3, [pc, #52]	; (2130 <prvCheckForValidListAndQueue+0x54>)
    20fa:	4798      	blx	r3
			pxCurrentTimerList = &xActiveTimerList1;
    20fc:	4b0e      	ldr	r3, [pc, #56]	; (2138 <prvCheckForValidListAndQueue+0x5c>)
    20fe:	4a0b      	ldr	r2, [pc, #44]	; (212c <prvCheckForValidListAndQueue+0x50>)
    2100:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
    2102:	4b0e      	ldr	r3, [pc, #56]	; (213c <prvCheckForValidListAndQueue+0x60>)
    2104:	4a0b      	ldr	r2, [pc, #44]	; (2134 <prvCheckForValidListAndQueue+0x58>)
    2106:	601a      	str	r2, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
    2108:	2200      	movs	r2, #0
    210a:	210c      	movs	r1, #12
    210c:	2002      	movs	r0, #2
    210e:	4b0c      	ldr	r3, [pc, #48]	; (2140 <prvCheckForValidListAndQueue+0x64>)
    2110:	4798      	blx	r3
    2112:	0002      	movs	r2, r0
    2114:	4b04      	ldr	r3, [pc, #16]	; (2128 <prvCheckForValidListAndQueue+0x4c>)
    2116:	601a      	str	r2, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
    2118:	4b0a      	ldr	r3, [pc, #40]	; (2144 <prvCheckForValidListAndQueue+0x68>)
    211a:	4798      	blx	r3
}
    211c:	46c0      	nop			; (mov r8, r8)
    211e:	46bd      	mov	sp, r7
    2120:	bd80      	pop	{r7, pc}
    2122:	46c0      	nop			; (mov r8, r8)
    2124:	000004d5 	.word	0x000004d5
    2128:	20003c74 	.word	0x20003c74
    212c:	20003c44 	.word	0x20003c44
    2130:	00000281 	.word	0x00000281
    2134:	20003c58 	.word	0x20003c58
    2138:	20003c6c 	.word	0x20003c6c
    213c:	20003c70 	.word	0x20003c70
    2140:	0000072d 	.word	0x0000072d
    2144:	000004f9 	.word	0x000004f9

00002148 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    2148:	b580      	push	{r7, lr}
    214a:	b084      	sub	sp, #16
    214c:	af00      	add	r7, sp, #0
    214e:	0002      	movs	r2, r0
    2150:	1dfb      	adds	r3, r7, #7
    2152:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    2154:	230f      	movs	r3, #15
    2156:	18fb      	adds	r3, r7, r3
    2158:	1dfa      	adds	r2, r7, #7
    215a:	7812      	ldrb	r2, [r2, #0]
    215c:	09d2      	lsrs	r2, r2, #7
    215e:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    2160:	230e      	movs	r3, #14
    2162:	18fb      	adds	r3, r7, r3
    2164:	1dfa      	adds	r2, r7, #7
    2166:	7812      	ldrb	r2, [r2, #0]
    2168:	0952      	lsrs	r2, r2, #5
    216a:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    216c:	4b0d      	ldr	r3, [pc, #52]	; (21a4 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    216e:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    2170:	230f      	movs	r3, #15
    2172:	18fb      	adds	r3, r7, r3
    2174:	781b      	ldrb	r3, [r3, #0]
    2176:	2b00      	cmp	r3, #0
    2178:	d10f      	bne.n	219a <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    217a:	230f      	movs	r3, #15
    217c:	18fb      	adds	r3, r7, r3
    217e:	781b      	ldrb	r3, [r3, #0]
    2180:	009b      	lsls	r3, r3, #2
    2182:	2210      	movs	r2, #16
    2184:	4694      	mov	ip, r2
    2186:	44bc      	add	ip, r7
    2188:	4463      	add	r3, ip
    218a:	3b08      	subs	r3, #8
    218c:	681a      	ldr	r2, [r3, #0]
    218e:	230e      	movs	r3, #14
    2190:	18fb      	adds	r3, r7, r3
    2192:	781b      	ldrb	r3, [r3, #0]
    2194:	01db      	lsls	r3, r3, #7
    2196:	18d3      	adds	r3, r2, r3
    2198:	e000      	b.n	219c <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    219a:	2300      	movs	r3, #0
	}
}
    219c:	0018      	movs	r0, r3
    219e:	46bd      	mov	sp, r7
    21a0:	b004      	add	sp, #16
    21a2:	bd80      	pop	{r7, pc}
    21a4:	41004400 	.word	0x41004400

000021a8 <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    21a8:	b580      	push	{r7, lr}
    21aa:	b082      	sub	sp, #8
    21ac:	af00      	add	r7, sp, #0
    21ae:	0002      	movs	r2, r0
    21b0:	1dfb      	adds	r3, r7, #7
    21b2:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    21b4:	1dfb      	adds	r3, r7, #7
    21b6:	781b      	ldrb	r3, [r3, #0]
    21b8:	0018      	movs	r0, r3
    21ba:	4b03      	ldr	r3, [pc, #12]	; (21c8 <port_get_group_from_gpio_pin+0x20>)
    21bc:	4798      	blx	r3
    21be:	0003      	movs	r3, r0
}
    21c0:	0018      	movs	r0, r3
    21c2:	46bd      	mov	sp, r7
    21c4:	b002      	add	sp, #8
    21c6:	bd80      	pop	{r7, pc}
    21c8:	00002149 	.word	0x00002149

000021cc <port_get_config_defaults>:
 *
 *  \param[out] config  Configuration structure to initialize to default values
 */
static inline void port_get_config_defaults(
		struct port_config *const config)
{
    21cc:	b580      	push	{r7, lr}
    21ce:	b082      	sub	sp, #8
    21d0:	af00      	add	r7, sp, #0
    21d2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    21d4:	687b      	ldr	r3, [r7, #4]
    21d6:	2200      	movs	r2, #0
    21d8:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    21da:	687b      	ldr	r3, [r7, #4]
    21dc:	2201      	movs	r2, #1
    21de:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
    21e0:	687b      	ldr	r3, [r7, #4]
    21e2:	2200      	movs	r2, #0
    21e4:	709a      	strb	r2, [r3, #2]
}
    21e6:	46c0      	nop			; (mov r8, r8)
    21e8:	46bd      	mov	sp, r7
    21ea:	b002      	add	sp, #8
    21ec:	bd80      	pop	{r7, pc}
	...

000021f0 <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
    21f0:	b580      	push	{r7, lr}
    21f2:	b084      	sub	sp, #16
    21f4:	af00      	add	r7, sp, #0
    21f6:	0002      	movs	r2, r0
    21f8:	1dfb      	adds	r3, r7, #7
    21fa:	701a      	strb	r2, [r3, #0]
    21fc:	1dbb      	adds	r3, r7, #6
    21fe:	1c0a      	adds	r2, r1, #0
    2200:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    2202:	1dfb      	adds	r3, r7, #7
    2204:	781b      	ldrb	r3, [r3, #0]
    2206:	0018      	movs	r0, r3
    2208:	4b0d      	ldr	r3, [pc, #52]	; (2240 <port_pin_set_output_level+0x50>)
    220a:	4798      	blx	r3
    220c:	0003      	movs	r3, r0
    220e:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2210:	1dfb      	adds	r3, r7, #7
    2212:	781b      	ldrb	r3, [r3, #0]
    2214:	221f      	movs	r2, #31
    2216:	4013      	ands	r3, r2
    2218:	2201      	movs	r2, #1
    221a:	409a      	lsls	r2, r3
    221c:	0013      	movs	r3, r2
    221e:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    2220:	1dbb      	adds	r3, r7, #6
    2222:	781b      	ldrb	r3, [r3, #0]
    2224:	2b00      	cmp	r3, #0
    2226:	d003      	beq.n	2230 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    2228:	68fb      	ldr	r3, [r7, #12]
    222a:	68ba      	ldr	r2, [r7, #8]
    222c:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
    222e:	e002      	b.n	2236 <port_pin_set_output_level+0x46>
		port_base->OUTCLR.reg = pin_mask;
    2230:	68fb      	ldr	r3, [r7, #12]
    2232:	68ba      	ldr	r2, [r7, #8]
    2234:	615a      	str	r2, [r3, #20]
}
    2236:	46c0      	nop			; (mov r8, r8)
    2238:	46bd      	mov	sp, r7
    223a:	b004      	add	sp, #16
    223c:	bd80      	pop	{r7, pc}
    223e:	46c0      	nop			; (mov r8, r8)
    2240:	000021a9 	.word	0x000021a9

00002244 <pin_configure>:
 */ 

#include <custom_pin_map.h>
#include <asf.h>

void pin_configure(void){
    2244:	b580      	push	{r7, lr}
    2246:	b082      	sub	sp, #8
    2248:	af00      	add	r7, sp, #0
	struct port_config pin_conf;

	port_get_config_defaults(&pin_conf);
    224a:	1d3b      	adds	r3, r7, #4
    224c:	0018      	movs	r0, r3
    224e:	4b1e      	ldr	r3, [pc, #120]	; (22c8 <pin_configure+0x84>)
    2250:	4798      	blx	r3
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    2252:	1d3b      	adds	r3, r7, #4
    2254:	2201      	movs	r2, #1
    2256:	701a      	strb	r2, [r3, #0]

	port_pin_set_config(SOL1_EN, &pin_conf);
    2258:	1d3b      	adds	r3, r7, #4
    225a:	0019      	movs	r1, r3
    225c:	2008      	movs	r0, #8
    225e:	4b1b      	ldr	r3, [pc, #108]	; (22cc <pin_configure+0x88>)
    2260:	4798      	blx	r3
	port_pin_set_config(SOL2_EN, &pin_conf);
    2262:	1d3b      	adds	r3, r7, #4
    2264:	0019      	movs	r1, r3
    2266:	2009      	movs	r0, #9
    2268:	4b18      	ldr	r3, [pc, #96]	; (22cc <pin_configure+0x88>)
    226a:	4798      	blx	r3
	port_pin_set_config(SOL3_EN, &pin_conf);
    226c:	1d3b      	adds	r3, r7, #4
    226e:	0019      	movs	r1, r3
    2270:	200a      	movs	r0, #10
    2272:	4b16      	ldr	r3, [pc, #88]	; (22cc <pin_configure+0x88>)
    2274:	4798      	blx	r3
	
	
	port_pin_set_config(SENSOR_1_PWR_EN, &pin_conf);
    2276:	1d3b      	adds	r3, r7, #4
    2278:	0019      	movs	r1, r3
    227a:	2021      	movs	r0, #33	; 0x21
    227c:	4b13      	ldr	r3, [pc, #76]	; (22cc <pin_configure+0x88>)
    227e:	4798      	blx	r3
	port_pin_set_output_level(SENSOR_1_PWR_EN, false);
    2280:	2100      	movs	r1, #0
    2282:	2021      	movs	r0, #33	; 0x21
    2284:	4b12      	ldr	r3, [pc, #72]	; (22d0 <pin_configure+0x8c>)
    2286:	4798      	blx	r3
	port_pin_set_config(SENSOR_2_PWR_EN, &pin_conf);
    2288:	1d3b      	adds	r3, r7, #4
    228a:	0019      	movs	r1, r3
    228c:	2022      	movs	r0, #34	; 0x22
    228e:	4b0f      	ldr	r3, [pc, #60]	; (22cc <pin_configure+0x88>)
    2290:	4798      	blx	r3
	port_pin_set_output_level(SENSOR_2_PWR_EN, false);
    2292:	2100      	movs	r1, #0
    2294:	2022      	movs	r0, #34	; 0x22
    2296:	4b0e      	ldr	r3, [pc, #56]	; (22d0 <pin_configure+0x8c>)
    2298:	4798      	blx	r3
	port_pin_set_config(SENSOR_3_PWR_EN, &pin_conf);
    229a:	1d3b      	adds	r3, r7, #4
    229c:	0019      	movs	r1, r3
    229e:	2023      	movs	r0, #35	; 0x23
    22a0:	4b0a      	ldr	r3, [pc, #40]	; (22cc <pin_configure+0x88>)
    22a2:	4798      	blx	r3
	port_pin_set_output_level(SENSOR_3_PWR_EN, false);
    22a4:	2100      	movs	r1, #0
    22a6:	2023      	movs	r0, #35	; 0x23
    22a8:	4b09      	ldr	r3, [pc, #36]	; (22d0 <pin_configure+0x8c>)
    22aa:	4798      	blx	r3
	port_pin_set_config(SENSOR_4_PWR_EN, &pin_conf);
    22ac:	1d3b      	adds	r3, r7, #4
    22ae:	0019      	movs	r1, r3
    22b0:	2024      	movs	r0, #36	; 0x24
    22b2:	4b06      	ldr	r3, [pc, #24]	; (22cc <pin_configure+0x88>)
    22b4:	4798      	blx	r3
	port_pin_set_output_level(SENSOR_4_PWR_EN, false);
    22b6:	2100      	movs	r1, #0
    22b8:	2024      	movs	r0, #36	; 0x24
    22ba:	4b05      	ldr	r3, [pc, #20]	; (22d0 <pin_configure+0x8c>)
    22bc:	4798      	blx	r3
}
    22be:	46c0      	nop			; (mov r8, r8)
    22c0:	46bd      	mov	sp, r7
    22c2:	b002      	add	sp, #8
    22c4:	bd80      	pop	{r7, pc}
    22c6:	46c0      	nop			; (mov r8, r8)
    22c8:	000021cd 	.word	0x000021cd
    22cc:	00002f0d 	.word	0x00002f0d
    22d0:	000021f1 	.word	0x000021f1

000022d4 <cpu_irq_enter_critical>:
 */
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
    22d4:	b580      	push	{r7, lr}
    22d6:	b082      	sub	sp, #8
    22d8:	af00      	add	r7, sp, #0
	if (cpu_irq_critical_section_counter == 0) {
    22da:	4b10      	ldr	r3, [pc, #64]	; (231c <cpu_irq_enter_critical+0x48>)
    22dc:	681b      	ldr	r3, [r3, #0]
    22de:	2b00      	cmp	r3, #0
    22e0:	d112      	bne.n	2308 <cpu_irq_enter_critical+0x34>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    22e2:	f3ef 8310 	mrs	r3, PRIMASK
    22e6:	607b      	str	r3, [r7, #4]
  return(result);
    22e8:	687b      	ldr	r3, [r7, #4]
		if (cpu_irq_is_enabled()) {
    22ea:	2b00      	cmp	r3, #0
    22ec:	d109      	bne.n	2302 <cpu_irq_enter_critical+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
    22ee:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    22f0:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    22f4:	4b0a      	ldr	r3, [pc, #40]	; (2320 <cpu_irq_enter_critical+0x4c>)
    22f6:	2200      	movs	r2, #0
    22f8:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    22fa:	4b0a      	ldr	r3, [pc, #40]	; (2324 <cpu_irq_enter_critical+0x50>)
    22fc:	2201      	movs	r2, #1
    22fe:	701a      	strb	r2, [r3, #0]
    2300:	e002      	b.n	2308 <cpu_irq_enter_critical+0x34>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    2302:	4b08      	ldr	r3, [pc, #32]	; (2324 <cpu_irq_enter_critical+0x50>)
    2304:	2200      	movs	r2, #0
    2306:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    2308:	4b04      	ldr	r3, [pc, #16]	; (231c <cpu_irq_enter_critical+0x48>)
    230a:	681b      	ldr	r3, [r3, #0]
    230c:	1c5a      	adds	r2, r3, #1
    230e:	4b03      	ldr	r3, [pc, #12]	; (231c <cpu_irq_enter_critical+0x48>)
    2310:	601a      	str	r2, [r3, #0]
}
    2312:	46c0      	nop			; (mov r8, r8)
    2314:	46bd      	mov	sp, r7
    2316:	b002      	add	sp, #8
    2318:	bd80      	pop	{r7, pc}
    231a:	46c0      	nop			; (mov r8, r8)
    231c:	20003c7c 	.word	0x20003c7c
    2320:	20000008 	.word	0x20000008
    2324:	20003c80 	.word	0x20003c80

00002328 <cpu_irq_leave_critical>:

void cpu_irq_leave_critical(void)
{
    2328:	b580      	push	{r7, lr}
    232a:	af00      	add	r7, sp, #0
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    232c:	4b0b      	ldr	r3, [pc, #44]	; (235c <cpu_irq_leave_critical+0x34>)
    232e:	681b      	ldr	r3, [r3, #0]
    2330:	1e5a      	subs	r2, r3, #1
    2332:	4b0a      	ldr	r3, [pc, #40]	; (235c <cpu_irq_leave_critical+0x34>)
    2334:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    2336:	4b09      	ldr	r3, [pc, #36]	; (235c <cpu_irq_leave_critical+0x34>)
    2338:	681b      	ldr	r3, [r3, #0]
    233a:	2b00      	cmp	r3, #0
    233c:	d10a      	bne.n	2354 <cpu_irq_leave_critical+0x2c>
    233e:	4b08      	ldr	r3, [pc, #32]	; (2360 <cpu_irq_leave_critical+0x38>)
    2340:	781b      	ldrb	r3, [r3, #0]
    2342:	b2db      	uxtb	r3, r3
    2344:	2b00      	cmp	r3, #0
    2346:	d005      	beq.n	2354 <cpu_irq_leave_critical+0x2c>
		cpu_irq_enable();
    2348:	4b06      	ldr	r3, [pc, #24]	; (2364 <cpu_irq_leave_critical+0x3c>)
    234a:	2201      	movs	r2, #1
    234c:	701a      	strb	r2, [r3, #0]
    234e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    2352:	b662      	cpsie	i
	}
}
    2354:	46c0      	nop			; (mov r8, r8)
    2356:	46bd      	mov	sp, r7
    2358:	bd80      	pop	{r7, pc}
    235a:	46c0      	nop			; (mov r8, r8)
    235c:	20003c7c 	.word	0x20003c7c
    2360:	20003c80 	.word	0x20003c80
    2364:	20000008 	.word	0x20000008

00002368 <system_pinmux_get_group_from_gpio_pin>:
{
    2368:	b580      	push	{r7, lr}
    236a:	b084      	sub	sp, #16
    236c:	af00      	add	r7, sp, #0
    236e:	0002      	movs	r2, r0
    2370:	1dfb      	adds	r3, r7, #7
    2372:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    2374:	230f      	movs	r3, #15
    2376:	18fb      	adds	r3, r7, r3
    2378:	1dfa      	adds	r2, r7, #7
    237a:	7812      	ldrb	r2, [r2, #0]
    237c:	09d2      	lsrs	r2, r2, #7
    237e:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    2380:	230e      	movs	r3, #14
    2382:	18fb      	adds	r3, r7, r3
    2384:	1dfa      	adds	r2, r7, #7
    2386:	7812      	ldrb	r2, [r2, #0]
    2388:	0952      	lsrs	r2, r2, #5
    238a:	701a      	strb	r2, [r3, #0]
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    238c:	4b0d      	ldr	r3, [pc, #52]	; (23c4 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    238e:	60bb      	str	r3, [r7, #8]
	if (port_index < PORT_INST_NUM) {
    2390:	230f      	movs	r3, #15
    2392:	18fb      	adds	r3, r7, r3
    2394:	781b      	ldrb	r3, [r3, #0]
    2396:	2b00      	cmp	r3, #0
    2398:	d10f      	bne.n	23ba <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    239a:	230f      	movs	r3, #15
    239c:	18fb      	adds	r3, r7, r3
    239e:	781b      	ldrb	r3, [r3, #0]
    23a0:	009b      	lsls	r3, r3, #2
    23a2:	2210      	movs	r2, #16
    23a4:	4694      	mov	ip, r2
    23a6:	44bc      	add	ip, r7
    23a8:	4463      	add	r3, ip
    23aa:	3b08      	subs	r3, #8
    23ac:	681a      	ldr	r2, [r3, #0]
    23ae:	230e      	movs	r3, #14
    23b0:	18fb      	adds	r3, r7, r3
    23b2:	781b      	ldrb	r3, [r3, #0]
    23b4:	01db      	lsls	r3, r3, #7
    23b6:	18d3      	adds	r3, r2, r3
    23b8:	e000      	b.n	23bc <system_pinmux_get_group_from_gpio_pin+0x54>
		return NULL;
    23ba:	2300      	movs	r3, #0
}
    23bc:	0018      	movs	r0, r3
    23be:	46bd      	mov	sp, r7
    23c0:	b004      	add	sp, #16
    23c2:	bd80      	pop	{r7, pc}
    23c4:	41004400 	.word	0x41004400

000023c8 <port_get_group_from_gpio_pin>:
{
    23c8:	b580      	push	{r7, lr}
    23ca:	b082      	sub	sp, #8
    23cc:	af00      	add	r7, sp, #0
    23ce:	0002      	movs	r2, r0
    23d0:	1dfb      	adds	r3, r7, #7
    23d2:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    23d4:	1dfb      	adds	r3, r7, #7
    23d6:	781b      	ldrb	r3, [r3, #0]
    23d8:	0018      	movs	r0, r3
    23da:	4b03      	ldr	r3, [pc, #12]	; (23e8 <port_get_group_from_gpio_pin+0x20>)
    23dc:	4798      	blx	r3
    23de:	0003      	movs	r3, r0
}
    23e0:	0018      	movs	r0, r3
    23e2:	46bd      	mov	sp, r7
    23e4:	b002      	add	sp, #8
    23e6:	bd80      	pop	{r7, pc}
    23e8:	00002369 	.word	0x00002369

000023ec <port_get_config_defaults>:
{
    23ec:	b580      	push	{r7, lr}
    23ee:	b082      	sub	sp, #8
    23f0:	af00      	add	r7, sp, #0
    23f2:	6078      	str	r0, [r7, #4]
	config->direction  = PORT_PIN_DIR_INPUT;
    23f4:	687b      	ldr	r3, [r7, #4]
    23f6:	2200      	movs	r2, #0
    23f8:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    23fa:	687b      	ldr	r3, [r7, #4]
    23fc:	2201      	movs	r2, #1
    23fe:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
    2400:	687b      	ldr	r3, [r7, #4]
    2402:	2200      	movs	r2, #0
    2404:	709a      	strb	r2, [r3, #2]
}
    2406:	46c0      	nop			; (mov r8, r8)
    2408:	46bd      	mov	sp, r7
    240a:	b002      	add	sp, #8
    240c:	bd80      	pop	{r7, pc}
	...

00002410 <port_pin_set_output_level>:
{
    2410:	b580      	push	{r7, lr}
    2412:	b084      	sub	sp, #16
    2414:	af00      	add	r7, sp, #0
    2416:	0002      	movs	r2, r0
    2418:	1dfb      	adds	r3, r7, #7
    241a:	701a      	strb	r2, [r3, #0]
    241c:	1dbb      	adds	r3, r7, #6
    241e:	1c0a      	adds	r2, r1, #0
    2420:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    2422:	1dfb      	adds	r3, r7, #7
    2424:	781b      	ldrb	r3, [r3, #0]
    2426:	0018      	movs	r0, r3
    2428:	4b0d      	ldr	r3, [pc, #52]	; (2460 <port_pin_set_output_level+0x50>)
    242a:	4798      	blx	r3
    242c:	0003      	movs	r3, r0
    242e:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2430:	1dfb      	adds	r3, r7, #7
    2432:	781b      	ldrb	r3, [r3, #0]
    2434:	221f      	movs	r2, #31
    2436:	4013      	ands	r3, r2
    2438:	2201      	movs	r2, #1
    243a:	409a      	lsls	r2, r3
    243c:	0013      	movs	r3, r2
    243e:	60bb      	str	r3, [r7, #8]
	if (level) {
    2440:	1dbb      	adds	r3, r7, #6
    2442:	781b      	ldrb	r3, [r3, #0]
    2444:	2b00      	cmp	r3, #0
    2446:	d003      	beq.n	2450 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    2448:	68fb      	ldr	r3, [r7, #12]
    244a:	68ba      	ldr	r2, [r7, #8]
    244c:	619a      	str	r2, [r3, #24]
}
    244e:	e002      	b.n	2456 <port_pin_set_output_level+0x46>
		port_base->OUTCLR.reg = pin_mask;
    2450:	68fb      	ldr	r3, [r7, #12]
    2452:	68ba      	ldr	r2, [r7, #8]
    2454:	615a      	str	r2, [r3, #20]
}
    2456:	46c0      	nop			; (mov r8, r8)
    2458:	46bd      	mov	sp, r7
    245a:	b004      	add	sp, #16
    245c:	bd80      	pop	{r7, pc}
    245e:	46c0      	nop			; (mov r8, r8)
    2460:	000023c9 	.word	0x000023c9

00002464 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    2464:	b580      	push	{r7, lr}
    2466:	b082      	sub	sp, #8
    2468:	af00      	add	r7, sp, #0
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
    246a:	1d3b      	adds	r3, r7, #4
    246c:	0018      	movs	r0, r3
    246e:	4b0e      	ldr	r3, [pc, #56]	; (24a8 <system_board_init+0x44>)
    2470:	4798      	blx	r3

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    2472:	1d3b      	adds	r3, r7, #4
    2474:	2201      	movs	r2, #1
    2476:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    2478:	1d3b      	adds	r3, r7, #4
    247a:	0019      	movs	r1, r3
    247c:	203e      	movs	r0, #62	; 0x3e
    247e:	4b0b      	ldr	r3, [pc, #44]	; (24ac <system_board_init+0x48>)
    2480:	4798      	blx	r3
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);
    2482:	2101      	movs	r1, #1
    2484:	203e      	movs	r0, #62	; 0x3e
    2486:	4b0a      	ldr	r3, [pc, #40]	; (24b0 <system_board_init+0x4c>)
    2488:	4798      	blx	r3

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    248a:	1d3b      	adds	r3, r7, #4
    248c:	2200      	movs	r2, #0
    248e:	701a      	strb	r2, [r3, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    2490:	1d3b      	adds	r3, r7, #4
    2492:	2201      	movs	r2, #1
    2494:	705a      	strb	r2, [r3, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    2496:	1d3b      	adds	r3, r7, #4
    2498:	0019      	movs	r1, r3
    249a:	200f      	movs	r0, #15
    249c:	4b03      	ldr	r3, [pc, #12]	; (24ac <system_board_init+0x48>)
    249e:	4798      	blx	r3
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
#endif	
}
    24a0:	46c0      	nop			; (mov r8, r8)
    24a2:	46bd      	mov	sp, r7
    24a4:	b002      	add	sp, #8
    24a6:	bd80      	pop	{r7, pc}
    24a8:	000023ed 	.word	0x000023ed
    24ac:	00002f0d 	.word	0x00002f0d
    24b0:	00002411 	.word	0x00002411

000024b4 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
    24b4:	b580      	push	{r7, lr}
    24b6:	b082      	sub	sp, #8
    24b8:	af00      	add	r7, sp, #0
    24ba:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    24bc:	687b      	ldr	r3, [r7, #4]
    24be:	2200      	movs	r2, #0
    24c0:	701a      	strb	r2, [r3, #0]
}
    24c2:	46c0      	nop			; (mov r8, r8)
    24c4:	46bd      	mov	sp, r7
    24c6:	b002      	add	sp, #8
    24c8:	bd80      	pop	{r7, pc}
	...

000024cc <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
    24cc:	b580      	push	{r7, lr}
    24ce:	b082      	sub	sp, #8
    24d0:	af00      	add	r7, sp, #0
    24d2:	0002      	movs	r2, r0
    24d4:	6039      	str	r1, [r7, #0]
    24d6:	1dfb      	adds	r3, r7, #7
    24d8:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    24da:	1dfb      	adds	r3, r7, #7
    24dc:	781b      	ldrb	r3, [r3, #0]
    24de:	2b01      	cmp	r3, #1
    24e0:	d00a      	beq.n	24f8 <system_apb_clock_set_mask+0x2c>
    24e2:	2b02      	cmp	r3, #2
    24e4:	d00f      	beq.n	2506 <system_apb_clock_set_mask+0x3a>
    24e6:	2b00      	cmp	r3, #0
    24e8:	d114      	bne.n	2514 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    24ea:	4b0e      	ldr	r3, [pc, #56]	; (2524 <system_apb_clock_set_mask+0x58>)
    24ec:	4a0d      	ldr	r2, [pc, #52]	; (2524 <system_apb_clock_set_mask+0x58>)
    24ee:	6991      	ldr	r1, [r2, #24]
    24f0:	683a      	ldr	r2, [r7, #0]
    24f2:	430a      	orrs	r2, r1
    24f4:	619a      	str	r2, [r3, #24]
			break;
    24f6:	e00f      	b.n	2518 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    24f8:	4b0a      	ldr	r3, [pc, #40]	; (2524 <system_apb_clock_set_mask+0x58>)
    24fa:	4a0a      	ldr	r2, [pc, #40]	; (2524 <system_apb_clock_set_mask+0x58>)
    24fc:	69d1      	ldr	r1, [r2, #28]
    24fe:	683a      	ldr	r2, [r7, #0]
    2500:	430a      	orrs	r2, r1
    2502:	61da      	str	r2, [r3, #28]
			break;
    2504:	e008      	b.n	2518 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    2506:	4b07      	ldr	r3, [pc, #28]	; (2524 <system_apb_clock_set_mask+0x58>)
    2508:	4a06      	ldr	r2, [pc, #24]	; (2524 <system_apb_clock_set_mask+0x58>)
    250a:	6a11      	ldr	r1, [r2, #32]
    250c:	683a      	ldr	r2, [r7, #0]
    250e:	430a      	orrs	r2, r1
    2510:	621a      	str	r2, [r3, #32]
			break;
    2512:	e001      	b.n	2518 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    2514:	2317      	movs	r3, #23
    2516:	e000      	b.n	251a <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
    2518:	2300      	movs	r3, #0
}
    251a:	0018      	movs	r0, r3
    251c:	46bd      	mov	sp, r7
    251e:	b002      	add	sp, #8
    2520:	bd80      	pop	{r7, pc}
    2522:	46c0      	nop			; (mov r8, r8)
    2524:	40000400 	.word	0x40000400

00002528 <system_pinmux_get_config_defaults>:
{
    2528:	b580      	push	{r7, lr}
    252a:	b082      	sub	sp, #8
    252c:	af00      	add	r7, sp, #0
    252e:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    2530:	687b      	ldr	r3, [r7, #4]
    2532:	2280      	movs	r2, #128	; 0x80
    2534:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2536:	687b      	ldr	r3, [r7, #4]
    2538:	2200      	movs	r2, #0
    253a:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    253c:	687b      	ldr	r3, [r7, #4]
    253e:	2201      	movs	r2, #1
    2540:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    2542:	687b      	ldr	r3, [r7, #4]
    2544:	2200      	movs	r2, #0
    2546:	70da      	strb	r2, [r3, #3]
}
    2548:	46c0      	nop			; (mov r8, r8)
    254a:	46bd      	mov	sp, r7
    254c:	b002      	add	sp, #8
    254e:	bd80      	pop	{r7, pc}

00002550 <system_voltage_reference_enable>:
 *
 * \param[in] vref  Voltage reference to enable
 */
static inline void system_voltage_reference_enable(
		const enum system_voltage_reference vref)
{
    2550:	b580      	push	{r7, lr}
    2552:	b082      	sub	sp, #8
    2554:	af00      	add	r7, sp, #0
    2556:	0002      	movs	r2, r0
    2558:	1dfb      	adds	r3, r7, #7
    255a:	701a      	strb	r2, [r3, #0]
	switch (vref) {
    255c:	1dfb      	adds	r3, r7, #7
    255e:	781b      	ldrb	r3, [r3, #0]
    2560:	2b00      	cmp	r3, #0
    2562:	d002      	beq.n	256a <system_voltage_reference_enable+0x1a>
    2564:	2b01      	cmp	r3, #1
    2566:	d007      	beq.n	2578 <system_voltage_reference_enable+0x28>
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
			break;

		default:
			Assert(false);
			return;
    2568:	e00d      	b.n	2586 <system_voltage_reference_enable+0x36>
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
    256a:	4b08      	ldr	r3, [pc, #32]	; (258c <system_voltage_reference_enable+0x3c>)
    256c:	4a07      	ldr	r2, [pc, #28]	; (258c <system_voltage_reference_enable+0x3c>)
    256e:	6c12      	ldr	r2, [r2, #64]	; 0x40
    2570:	2102      	movs	r1, #2
    2572:	430a      	orrs	r2, r1
    2574:	641a      	str	r2, [r3, #64]	; 0x40
			break;
    2576:	e006      	b.n	2586 <system_voltage_reference_enable+0x36>
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
    2578:	4b04      	ldr	r3, [pc, #16]	; (258c <system_voltage_reference_enable+0x3c>)
    257a:	4a04      	ldr	r2, [pc, #16]	; (258c <system_voltage_reference_enable+0x3c>)
    257c:	6c12      	ldr	r2, [r2, #64]	; 0x40
    257e:	2104      	movs	r1, #4
    2580:	430a      	orrs	r2, r1
    2582:	641a      	str	r2, [r3, #64]	; 0x40
			break;
    2584:	46c0      	nop			; (mov r8, r8)
	}
}
    2586:	46bd      	mov	sp, r7
    2588:	b002      	add	sp, #8
    258a:	bd80      	pop	{r7, pc}
    258c:	40000800 	.word	0x40000800

00002590 <adc_is_syncing>:
 * \retval true if the module synchronization is ongoing
 * \retval false if the module has completed synchronization
 */
static inline bool adc_is_syncing(
	struct adc_module *const module_inst)
{
    2590:	b580      	push	{r7, lr}
    2592:	b084      	sub	sp, #16
    2594:	af00      	add	r7, sp, #0
    2596:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    2598:	687b      	ldr	r3, [r7, #4]
    259a:	681b      	ldr	r3, [r3, #0]
    259c:	60fb      	str	r3, [r7, #12]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    259e:	68fb      	ldr	r3, [r7, #12]
    25a0:	7e5b      	ldrb	r3, [r3, #25]
    25a2:	b2db      	uxtb	r3, r3
    25a4:	b25b      	sxtb	r3, r3
    25a6:	2b00      	cmp	r3, #0
    25a8:	da01      	bge.n	25ae <adc_is_syncing+0x1e>
		return true;
    25aa:	2301      	movs	r3, #1
    25ac:	e000      	b.n	25b0 <adc_is_syncing+0x20>
	}

	return false;
    25ae:	2300      	movs	r3, #0
}
    25b0:	0018      	movs	r0, r3
    25b2:	46bd      	mov	sp, r7
    25b4:	b004      	add	sp, #16
    25b6:	bd80      	pop	{r7, pc}

000025b8 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
    25b8:	b580      	push	{r7, lr}
    25ba:	b082      	sub	sp, #8
    25bc:	af00      	add	r7, sp, #0
    25be:	6078      	str	r0, [r7, #4]
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
    25c0:	687b      	ldr	r3, [r7, #4]
    25c2:	2200      	movs	r2, #0
    25c4:	701a      	strb	r2, [r3, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
    25c6:	687b      	ldr	r3, [r7, #4]
    25c8:	2200      	movs	r2, #0
    25ca:	705a      	strb	r2, [r3, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
    25cc:	687b      	ldr	r3, [r7, #4]
    25ce:	2200      	movs	r2, #0
    25d0:	805a      	strh	r2, [r3, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
    25d2:	687b      	ldr	r3, [r7, #4]
    25d4:	2200      	movs	r2, #0
    25d6:	711a      	strb	r2, [r3, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
    25d8:	687b      	ldr	r3, [r7, #4]
    25da:	2200      	movs	r2, #0
    25dc:	761a      	strb	r2, [r3, #24]
	config->window.window_upper_value     = 0;
    25de:	687b      	ldr	r3, [r7, #4]
    25e0:	2200      	movs	r2, #0
    25e2:	621a      	str	r2, [r3, #32]
	config->window.window_lower_value     = 0;
    25e4:	687b      	ldr	r3, [r7, #4]
    25e6:	2200      	movs	r2, #0
    25e8:	61da      	str	r2, [r3, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
    25ea:	687b      	ldr	r3, [r7, #4]
    25ec:	2200      	movs	r2, #0
    25ee:	609a      	str	r2, [r3, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
    25f0:	687b      	ldr	r3, [r7, #4]
    25f2:	2200      	movs	r2, #0
    25f4:	731a      	strb	r2, [r3, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
    25f6:	687b      	ldr	r3, [r7, #4]
    25f8:	22c0      	movs	r2, #192	; 0xc0
    25fa:	0152      	lsls	r2, r2, #5
    25fc:	81da      	strh	r2, [r3, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
    25fe:	687b      	ldr	r3, [r7, #4]
    2600:	2200      	movs	r2, #0
    2602:	741a      	strb	r2, [r3, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
    2604:	687b      	ldr	r3, [r7, #4]
    2606:	2200      	movs	r2, #0
    2608:	745a      	strb	r2, [r3, #17]
	config->left_adjust                   = false;
    260a:	687b      	ldr	r3, [r7, #4]
    260c:	2200      	movs	r2, #0
    260e:	749a      	strb	r2, [r3, #18]
	config->differential_mode             = false;
    2610:	687b      	ldr	r3, [r7, #4]
    2612:	2200      	movs	r2, #0
    2614:	74da      	strb	r2, [r3, #19]
	config->freerunning                   = false;
    2616:	687b      	ldr	r3, [r7, #4]
    2618:	2200      	movs	r2, #0
    261a:	751a      	strb	r2, [r3, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
    261c:	687b      	ldr	r3, [r7, #4]
    261e:	222a      	movs	r2, #42	; 0x2a
    2620:	2100      	movs	r1, #0
    2622:	5499      	strb	r1, [r3, r2]
	config->run_in_standby                = false;
    2624:	687b      	ldr	r3, [r7, #4]
    2626:	2200      	movs	r2, #0
    2628:	755a      	strb	r2, [r3, #21]
	config->reference_compensation_enable = false;
    262a:	687b      	ldr	r3, [r7, #4]
    262c:	2200      	movs	r2, #0
    262e:	759a      	strb	r2, [r3, #22]
	config->correction.correction_enable  = false;
    2630:	687b      	ldr	r3, [r7, #4]
    2632:	2224      	movs	r2, #36	; 0x24
    2634:	2100      	movs	r1, #0
    2636:	5499      	strb	r1, [r3, r2]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
    2638:	687b      	ldr	r3, [r7, #4]
    263a:	2200      	movs	r2, #0
    263c:	84da      	strh	r2, [r3, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
    263e:	687b      	ldr	r3, [r7, #4]
    2640:	2200      	movs	r2, #0
    2642:	851a      	strh	r2, [r3, #40]	; 0x28
	config->sample_length                 = 0;
    2644:	687b      	ldr	r3, [r7, #4]
    2646:	2200      	movs	r2, #0
    2648:	75da      	strb	r2, [r3, #23]
	config->pin_scan.offset_start_scan    = 0;
    264a:	687b      	ldr	r3, [r7, #4]
    264c:	222b      	movs	r2, #43	; 0x2b
    264e:	2100      	movs	r1, #0
    2650:	5499      	strb	r1, [r3, r2]
	config->pin_scan.inputs_to_scan       = 0;
    2652:	687b      	ldr	r3, [r7, #4]
    2654:	222c      	movs	r2, #44	; 0x2c
    2656:	2100      	movs	r1, #0
    2658:	5499      	strb	r1, [r3, r2]
}
    265a:	46c0      	nop			; (mov r8, r8)
    265c:	46bd      	mov	sp, r7
    265e:	b002      	add	sp, #8
    2660:	bd80      	pop	{r7, pc}
	...

00002664 <_adc_configure_ain_pin>:
* the ADC access to the analog signal
*
* \param [in] pin AINxx pin to configure
*/
static inline void _adc_configure_ain_pin(uint32_t pin)
{
    2664:	b580      	push	{r7, lr}
    2666:	b098      	sub	sp, #96	; 0x60
    2668:	af00      	add	r7, sp, #0
    266a:	6078      	str	r0, [r7, #4]
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    266c:	230c      	movs	r3, #12
    266e:	18fa      	adds	r2, r7, r3
    2670:	4b15      	ldr	r3, [pc, #84]	; (26c8 <_adc_configure_ain_pin+0x64>)
    2672:	0010      	movs	r0, r2
    2674:	0019      	movs	r1, r3
    2676:	2350      	movs	r3, #80	; 0x50
    2678:	001a      	movs	r2, r3
    267a:	4b14      	ldr	r3, [pc, #80]	; (26cc <_adc_configure_ain_pin+0x68>)
    267c:	4798      	blx	r3
#else
#  error ADC pin mappings are not defined for this device.
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;
    267e:	4b14      	ldr	r3, [pc, #80]	; (26d0 <_adc_configure_ain_pin+0x6c>)
    2680:	65fb      	str	r3, [r7, #92]	; 0x5c

	if (pin <= ADC_EXTCHANNEL_MSB) {
    2682:	687b      	ldr	r3, [r7, #4]
    2684:	2b13      	cmp	r3, #19
    2686:	d81a      	bhi.n	26be <_adc_configure_ain_pin+0x5a>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    2688:	230c      	movs	r3, #12
    268a:	18fb      	adds	r3, r7, r3
    268c:	687a      	ldr	r2, [r7, #4]
    268e:	0092      	lsls	r2, r2, #2
    2690:	58d3      	ldr	r3, [r2, r3]
    2692:	65fb      	str	r3, [r7, #92]	; 0x5c

		Assert(pin_map_result != PIN_INVALID_ADC_AIN);

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);
    2694:	2308      	movs	r3, #8
    2696:	18fb      	adds	r3, r7, r3
    2698:	0018      	movs	r0, r3
    269a:	4b0e      	ldr	r3, [pc, #56]	; (26d4 <_adc_configure_ain_pin+0x70>)
    269c:	4798      	blx	r3

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    269e:	2308      	movs	r3, #8
    26a0:	18fb      	adds	r3, r7, r3
    26a2:	2200      	movs	r2, #0
    26a4:	709a      	strb	r2, [r3, #2]
		config.mux_position = 1;
    26a6:	2308      	movs	r3, #8
    26a8:	18fb      	adds	r3, r7, r3
    26aa:	2201      	movs	r2, #1
    26ac:	701a      	strb	r2, [r3, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    26ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    26b0:	b2db      	uxtb	r3, r3
    26b2:	2208      	movs	r2, #8
    26b4:	18ba      	adds	r2, r7, r2
    26b6:	0011      	movs	r1, r2
    26b8:	0018      	movs	r0, r3
    26ba:	4b07      	ldr	r3, [pc, #28]	; (26d8 <_adc_configure_ain_pin+0x74>)
    26bc:	4798      	blx	r3
	}
}
    26be:	46c0      	nop			; (mov r8, r8)
    26c0:	46bd      	mov	sp, r7
    26c2:	b018      	add	sp, #96	; 0x60
    26c4:	bd80      	pop	{r7, pc}
    26c6:	46c0      	nop			; (mov r8, r8)
    26c8:	000082f8 	.word	0x000082f8
    26cc:	0000829d 	.word	0x0000829d
    26d0:	0000ffff 	.word	0x0000ffff
    26d4:	00002529 	.word	0x00002529
    26d8:	000056f5 	.word	0x000056f5

000026dc <_adc_set_config>:
 * \retval STATUS_ERR_INVALID_ARG  Invalid argument(s) were provided
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
    26dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    26de:	b089      	sub	sp, #36	; 0x24
    26e0:	af00      	add	r7, sp, #0
    26e2:	6078      	str	r0, [r7, #4]
    26e4:	6039      	str	r1, [r7, #0]
	uint8_t adjres = 0;
    26e6:	231f      	movs	r3, #31
    26e8:	18fb      	adds	r3, r7, r3
    26ea:	2200      	movs	r2, #0
    26ec:	701a      	strb	r2, [r3, #0]
	uint32_t resolution = ADC_RESOLUTION_16BIT;
    26ee:	2310      	movs	r3, #16
    26f0:	61bb      	str	r3, [r7, #24]
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    26f2:	2317      	movs	r3, #23
    26f4:	18fb      	adds	r3, r7, r3
    26f6:	2200      	movs	r2, #0
    26f8:	701a      	strb	r2, [r3, #0]
#if SAMD20
	uint8_t revision_num = ((REG_DSU_DID & DSU_DID_REVISION_Msk) >> DSU_DID_REVISION_Pos);
#endif

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
    26fa:	687b      	ldr	r3, [r7, #4]
    26fc:	681b      	ldr	r3, [r3, #0]
    26fe:	613b      	str	r3, [r7, #16]

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    2700:	230c      	movs	r3, #12
    2702:	18fb      	adds	r3, r7, r3
    2704:	0018      	movs	r0, r3
    2706:	4bce      	ldr	r3, [pc, #824]	; (2a40 <_adc_set_config+0x364>)
    2708:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->clock_source;
    270a:	683b      	ldr	r3, [r7, #0]
    270c:	781a      	ldrb	r2, [r3, #0]
    270e:	230c      	movs	r3, #12
    2710:	18fb      	adds	r3, r7, r3
    2712:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
    2714:	230c      	movs	r3, #12
    2716:	18fb      	adds	r3, r7, r3
    2718:	0019      	movs	r1, r3
    271a:	201e      	movs	r0, #30
    271c:	4bc9      	ldr	r3, [pc, #804]	; (2a44 <_adc_set_config+0x368>)
    271e:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
    2720:	201e      	movs	r0, #30
    2722:	4bc9      	ldr	r3, [pc, #804]	; (2a48 <_adc_set_config+0x36c>)
    2724:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
    2726:	683b      	ldr	r3, [r7, #0]
    2728:	222c      	movs	r2, #44	; 0x2c
    272a:	5c9b      	ldrb	r3, [r3, r2]
    272c:	2b00      	cmp	r3, #0
    272e:	d040      	beq.n	27b2 <_adc_set_config+0xd6>
		uint8_t offset = config->pin_scan.offset_start_scan;
    2730:	2316      	movs	r3, #22
    2732:	18fb      	adds	r3, r7, r3
    2734:	683a      	ldr	r2, [r7, #0]
    2736:	212b      	movs	r1, #43	; 0x2b
    2738:	5c52      	ldrb	r2, [r2, r1]
    273a:	701a      	strb	r2, [r3, #0]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
    273c:	683b      	ldr	r3, [r7, #0]
    273e:	7b19      	ldrb	r1, [r3, #12]
		uint8_t start_pin =
    2740:	2315      	movs	r3, #21
    2742:	18fb      	adds	r3, r7, r3
    2744:	2216      	movs	r2, #22
    2746:	18ba      	adds	r2, r7, r2
    2748:	7812      	ldrb	r2, [r2, #0]
    274a:	188a      	adds	r2, r1, r2
    274c:	701a      	strb	r2, [r3, #0]
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;
    274e:	683b      	ldr	r3, [r7, #0]
    2750:	222c      	movs	r2, #44	; 0x2c
    2752:	5c99      	ldrb	r1, [r3, r2]
		uint8_t end_pin =
    2754:	230f      	movs	r3, #15
    2756:	18fb      	adds	r3, r7, r3
    2758:	2215      	movs	r2, #21
    275a:	18ba      	adds	r2, r7, r2
    275c:	7812      	ldrb	r2, [r2, #0]
    275e:	188a      	adds	r2, r1, r2
    2760:	701a      	strb	r2, [r3, #0]

		while (start_pin < end_pin) {
    2762:	e018      	b.n	2796 <_adc_set_config+0xba>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
    2764:	2316      	movs	r3, #22
    2766:	18fb      	adds	r3, r7, r3
    2768:	781b      	ldrb	r3, [r3, #0]
    276a:	220f      	movs	r2, #15
    276c:	4013      	ands	r3, r2
    276e:	683a      	ldr	r2, [r7, #0]
    2770:	7b12      	ldrb	r2, [r2, #12]
    2772:	189b      	adds	r3, r3, r2
    2774:	0018      	movs	r0, r3
    2776:	4bb5      	ldr	r3, [pc, #724]	; (2a4c <_adc_set_config+0x370>)
    2778:	4798      	blx	r3
			start_pin++;
    277a:	2315      	movs	r3, #21
    277c:	18fb      	adds	r3, r7, r3
    277e:	781a      	ldrb	r2, [r3, #0]
    2780:	2315      	movs	r3, #21
    2782:	18fb      	adds	r3, r7, r3
    2784:	3201      	adds	r2, #1
    2786:	701a      	strb	r2, [r3, #0]
			offset++;
    2788:	2316      	movs	r3, #22
    278a:	18fb      	adds	r3, r7, r3
    278c:	781a      	ldrb	r2, [r3, #0]
    278e:	2316      	movs	r3, #22
    2790:	18fb      	adds	r3, r7, r3
    2792:	3201      	adds	r2, #1
    2794:	701a      	strb	r2, [r3, #0]
		while (start_pin < end_pin) {
    2796:	2315      	movs	r3, #21
    2798:	18fa      	adds	r2, r7, r3
    279a:	230f      	movs	r3, #15
    279c:	18fb      	adds	r3, r7, r3
    279e:	7812      	ldrb	r2, [r2, #0]
    27a0:	781b      	ldrb	r3, [r3, #0]
    27a2:	429a      	cmp	r2, r3
    27a4:	d3de      	bcc.n	2764 <_adc_set_config+0x88>
		}
		_adc_configure_ain_pin(config->negative_input);
    27a6:	683b      	ldr	r3, [r7, #0]
    27a8:	89db      	ldrh	r3, [r3, #14]
    27aa:	0018      	movs	r0, r3
    27ac:	4ba7      	ldr	r3, [pc, #668]	; (2a4c <_adc_set_config+0x370>)
    27ae:	4798      	blx	r3
    27b0:	e009      	b.n	27c6 <_adc_set_config+0xea>
	} else {
		_adc_configure_ain_pin(config->positive_input);
    27b2:	683b      	ldr	r3, [r7, #0]
    27b4:	7b1b      	ldrb	r3, [r3, #12]
    27b6:	0018      	movs	r0, r3
    27b8:	4ba4      	ldr	r3, [pc, #656]	; (2a4c <_adc_set_config+0x370>)
    27ba:	4798      	blx	r3
		_adc_configure_ain_pin(config->negative_input);
    27bc:	683b      	ldr	r3, [r7, #0]
    27be:	89db      	ldrh	r3, [r3, #14]
    27c0:	0018      	movs	r0, r3
    27c2:	4ba2      	ldr	r3, [pc, #648]	; (2a4c <_adc_set_config+0x370>)
    27c4:	4798      	blx	r3
	}

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
    27c6:	683b      	ldr	r3, [r7, #0]
    27c8:	7d5b      	ldrb	r3, [r3, #21]
    27ca:	009b      	lsls	r3, r3, #2
    27cc:	b2da      	uxtb	r2, r3
    27ce:	693b      	ldr	r3, [r7, #16]
    27d0:	701a      	strb	r2, [r3, #0]

	/* Configure reference */
	adc_module->REFCTRL.reg =
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
    27d2:	683b      	ldr	r3, [r7, #0]
    27d4:	7d9b      	ldrb	r3, [r3, #22]
    27d6:	01db      	lsls	r3, r3, #7
    27d8:	b25a      	sxtb	r2, r3
			(config->reference);
    27da:	683b      	ldr	r3, [r7, #0]
    27dc:	785b      	ldrb	r3, [r3, #1]
    27de:	b25b      	sxtb	r3, r3
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
    27e0:	4313      	orrs	r3, r2
    27e2:	b25b      	sxtb	r3, r3
    27e4:	b2da      	uxtb	r2, r3
	adc_module->REFCTRL.reg =
    27e6:	693b      	ldr	r3, [r7, #16]
    27e8:	705a      	strb	r2, [r3, #1]

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
    27ea:	683b      	ldr	r3, [r7, #0]
    27ec:	791b      	ldrb	r3, [r3, #4]
    27ee:	2b34      	cmp	r3, #52	; 0x34
    27f0:	d846      	bhi.n	2880 <_adc_set_config+0x1a4>
    27f2:	009a      	lsls	r2, r3, #2
    27f4:	4b96      	ldr	r3, [pc, #600]	; (2a50 <_adc_set_config+0x374>)
    27f6:	18d3      	adds	r3, r2, r3
    27f8:	681b      	ldr	r3, [r3, #0]
    27fa:	469f      	mov	pc, r3

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
    27fc:	231f      	movs	r3, #31
    27fe:	18fb      	adds	r3, r7, r3
    2800:	683a      	ldr	r2, [r7, #0]
    2802:	7c52      	ldrb	r2, [r2, #17]
    2804:	701a      	strb	r2, [r3, #0]
		accumulate = config->accumulate_samples;
    2806:	2317      	movs	r3, #23
    2808:	18fb      	adds	r3, r7, r3
    280a:	683a      	ldr	r2, [r7, #0]
    280c:	7c12      	ldrb	r2, [r2, #16]
    280e:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    2810:	2310      	movs	r3, #16
    2812:	61bb      	str	r3, [r7, #24]
		break;
    2814:	e036      	b.n	2884 <_adc_set_config+0x1a8>

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    2816:	231f      	movs	r3, #31
    2818:	18fb      	adds	r3, r7, r3
    281a:	2201      	movs	r2, #1
    281c:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
    281e:	2317      	movs	r3, #23
    2820:	18fb      	adds	r3, r7, r3
    2822:	2202      	movs	r2, #2
    2824:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    2826:	2310      	movs	r3, #16
    2828:	61bb      	str	r3, [r7, #24]
		break;
    282a:	e02b      	b.n	2884 <_adc_set_config+0x1a8>

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
    282c:	231f      	movs	r3, #31
    282e:	18fb      	adds	r3, r7, r3
    2830:	2202      	movs	r2, #2
    2832:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
    2834:	2317      	movs	r3, #23
    2836:	18fb      	adds	r3, r7, r3
    2838:	2204      	movs	r2, #4
    283a:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    283c:	2310      	movs	r3, #16
    283e:	61bb      	str	r3, [r7, #24]
		break;
    2840:	e020      	b.n	2884 <_adc_set_config+0x1a8>
		resolution = ADC_RESOLUTION_16BIT;
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    2842:	231f      	movs	r3, #31
    2844:	18fb      	adds	r3, r7, r3
    2846:	2201      	movs	r2, #1
    2848:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
    284a:	2317      	movs	r3, #23
    284c:	18fb      	adds	r3, r7, r3
    284e:	2206      	movs	r2, #6
    2850:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    2852:	2310      	movs	r3, #16
    2854:	61bb      	str	r3, [r7, #24]
		break;
    2856:	e015      	b.n	2884 <_adc_set_config+0x1a8>

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
    2858:	231f      	movs	r3, #31
    285a:	18fb      	adds	r3, r7, r3
    285c:	2200      	movs	r2, #0
    285e:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
    2860:	2317      	movs	r3, #23
    2862:	18fb      	adds	r3, r7, r3
    2864:	2208      	movs	r2, #8
    2866:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    2868:	2310      	movs	r3, #16
    286a:	61bb      	str	r3, [r7, #24]
		break;
    286c:	e00a      	b.n	2884 <_adc_set_config+0x1a8>
#endif
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
    286e:	2330      	movs	r3, #48	; 0x30
    2870:	61bb      	str	r3, [r7, #24]
		break;
    2872:	e007      	b.n	2884 <_adc_set_config+0x1a8>
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
    2874:	2320      	movs	r3, #32
    2876:	61bb      	str	r3, [r7, #24]
		break;
    2878:	e004      	b.n	2884 <_adc_set_config+0x1a8>
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
    287a:	2300      	movs	r3, #0
    287c:	61bb      	str	r3, [r7, #24]
		break;
    287e:	e001      	b.n	2884 <_adc_set_config+0x1a8>

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
    2880:	2317      	movs	r3, #23
    2882:	e1ae      	b.n	2be2 <_adc_set_config+0x506>
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
    2884:	231f      	movs	r3, #31
    2886:	18fb      	adds	r3, r7, r3
    2888:	781b      	ldrb	r3, [r3, #0]
    288a:	011b      	lsls	r3, r3, #4
    288c:	b2db      	uxtb	r3, r3
    288e:	2270      	movs	r2, #112	; 0x70
    2890:	4013      	ands	r3, r2
    2892:	b2da      	uxtb	r2, r3
    2894:	2317      	movs	r3, #23
    2896:	18fb      	adds	r3, r7, r3
    2898:	781b      	ldrb	r3, [r3, #0]
    289a:	4313      	orrs	r3, r2
    289c:	b2da      	uxtb	r2, r3
    289e:	693b      	ldr	r3, [r7, #16]
    28a0:	709a      	strb	r2, [r3, #2]

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    28a2:	683b      	ldr	r3, [r7, #0]
    28a4:	7ddb      	ldrb	r3, [r3, #23]
    28a6:	2b3f      	cmp	r3, #63	; 0x3f
    28a8:	d901      	bls.n	28ae <_adc_set_config+0x1d2>
		return STATUS_ERR_INVALID_ARG;
    28aa:	2317      	movs	r3, #23
    28ac:	e199      	b.n	2be2 <_adc_set_config+0x506>
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
    28ae:	683b      	ldr	r3, [r7, #0]
    28b0:	7dda      	ldrb	r2, [r3, #23]
		adc_module->SAMPCTRL.reg =
    28b2:	693b      	ldr	r3, [r7, #16]
    28b4:	70da      	strb	r2, [r3, #3]
	}

	while (adc_is_syncing(module_inst)) {
    28b6:	46c0      	nop			; (mov r8, r8)
    28b8:	687b      	ldr	r3, [r7, #4]
    28ba:	0018      	movs	r0, r3
    28bc:	4b65      	ldr	r3, [pc, #404]	; (2a54 <_adc_set_config+0x378>)
    28be:	4798      	blx	r3
    28c0:	1e03      	subs	r3, r0, #0
    28c2:	d1f9      	bne.n	28b8 <_adc_set_config+0x1dc>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
			config->clock_prescaler |
    28c4:	683b      	ldr	r3, [r7, #0]
    28c6:	885a      	ldrh	r2, [r3, #2]
    28c8:	69bb      	ldr	r3, [r7, #24]
    28ca:	b29b      	uxth	r3, r3
    28cc:	4313      	orrs	r3, r2
    28ce:	b29a      	uxth	r2, r3
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
    28d0:	683b      	ldr	r3, [r7, #0]
    28d2:	2124      	movs	r1, #36	; 0x24
    28d4:	5c5b      	ldrb	r3, [r3, r1]
    28d6:	b29b      	uxth	r3, r3
    28d8:	00db      	lsls	r3, r3, #3
    28da:	b29b      	uxth	r3, r3
			resolution |
    28dc:	4313      	orrs	r3, r2
    28de:	b29a      	uxth	r2, r3
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
    28e0:	683b      	ldr	r3, [r7, #0]
    28e2:	7d1b      	ldrb	r3, [r3, #20]
    28e4:	b29b      	uxth	r3, r3
    28e6:	009b      	lsls	r3, r3, #2
    28e8:	b29b      	uxth	r3, r3
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
    28ea:	4313      	orrs	r3, r2
    28ec:	b29a      	uxth	r2, r3
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
    28ee:	683b      	ldr	r3, [r7, #0]
    28f0:	7c9b      	ldrb	r3, [r3, #18]
    28f2:	b29b      	uxth	r3, r3
    28f4:	18db      	adds	r3, r3, r3
    28f6:	b29b      	uxth	r3, r3
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
    28f8:	4313      	orrs	r3, r2
    28fa:	b29a      	uxth	r2, r3
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);
    28fc:	683b      	ldr	r3, [r7, #0]
    28fe:	7cdb      	ldrb	r3, [r3, #19]
    2900:	b29b      	uxth	r3, r3
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
    2902:	4313      	orrs	r3, r2
    2904:	b29a      	uxth	r2, r3
	adc_module->CTRLB.reg =
    2906:	693b      	ldr	r3, [r7, #16]
    2908:	809a      	strh	r2, [r3, #4]

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
    290a:	683b      	ldr	r3, [r7, #0]
    290c:	7e1b      	ldrb	r3, [r3, #24]
    290e:	2b00      	cmp	r3, #0
    2910:	d100      	bne.n	2914 <_adc_set_config+0x238>
    2912:	e0c4      	b.n	2a9e <_adc_set_config+0x3c2>
		switch (resolution) {
    2914:	69bb      	ldr	r3, [r7, #24]
    2916:	2b10      	cmp	r3, #16
    2918:	d100      	bne.n	291c <_adc_set_config+0x240>
    291a:	e076      	b.n	2a0a <_adc_set_config+0x32e>
    291c:	d802      	bhi.n	2924 <_adc_set_config+0x248>
    291e:	2b00      	cmp	r3, #0
    2920:	d04d      	beq.n	29be <_adc_set_config+0x2e2>
    2922:	e0bc      	b.n	2a9e <_adc_set_config+0x3c2>
    2924:	2b20      	cmp	r3, #32
    2926:	d023      	beq.n	2970 <_adc_set_config+0x294>
    2928:	2b30      	cmp	r3, #48	; 0x30
    292a:	d000      	beq.n	292e <_adc_set_config+0x252>
    292c:	e0b7      	b.n	2a9e <_adc_set_config+0x3c2>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    292e:	683b      	ldr	r3, [r7, #0]
    2930:	7cdb      	ldrb	r3, [r3, #19]
    2932:	2b00      	cmp	r3, #0
    2934:	d011      	beq.n	295a <_adc_set_config+0x27e>
					(config->window.window_lower_value > 127 ||
    2936:	683b      	ldr	r3, [r7, #0]
    2938:	69db      	ldr	r3, [r3, #28]
			if (config->differential_mode &&
    293a:	2b7f      	cmp	r3, #127	; 0x7f
    293c:	dc0b      	bgt.n	2956 <_adc_set_config+0x27a>
					config->window.window_lower_value < -128 ||
    293e:	683b      	ldr	r3, [r7, #0]
    2940:	69db      	ldr	r3, [r3, #28]
					(config->window.window_lower_value > 127 ||
    2942:	3380      	adds	r3, #128	; 0x80
    2944:	db07      	blt.n	2956 <_adc_set_config+0x27a>
					config->window.window_upper_value > 127 ||
    2946:	683b      	ldr	r3, [r7, #0]
    2948:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -128 ||
    294a:	2b7f      	cmp	r3, #127	; 0x7f
    294c:	dc03      	bgt.n	2956 <_adc_set_config+0x27a>
					config->window.window_upper_value < -128)) {
    294e:	683b      	ldr	r3, [r7, #0]
    2950:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_upper_value > 127 ||
    2952:	3380      	adds	r3, #128	; 0x80
    2954:	da01      	bge.n	295a <_adc_set_config+0x27e>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    2956:	2317      	movs	r3, #23
    2958:	e143      	b.n	2be2 <_adc_set_config+0x506>
			} else if (config->window.window_lower_value > 255 ||
    295a:	683b      	ldr	r3, [r7, #0]
    295c:	69db      	ldr	r3, [r3, #28]
    295e:	2bff      	cmp	r3, #255	; 0xff
    2960:	dc04      	bgt.n	296c <_adc_set_config+0x290>
					config->window.window_upper_value > 255){
    2962:	683b      	ldr	r3, [r7, #0]
    2964:	6a1b      	ldr	r3, [r3, #32]
			} else if (config->window.window_lower_value > 255 ||
    2966:	2bff      	cmp	r3, #255	; 0xff
    2968:	dc00      	bgt.n	296c <_adc_set_config+0x290>
    296a:	e091      	b.n	2a90 <_adc_set_config+0x3b4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    296c:	2317      	movs	r3, #23
    296e:	e138      	b.n	2be2 <_adc_set_config+0x506>
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    2970:	683b      	ldr	r3, [r7, #0]
    2972:	7cdb      	ldrb	r3, [r3, #19]
    2974:	2b00      	cmp	r3, #0
    2976:	d015      	beq.n	29a4 <_adc_set_config+0x2c8>
					(config->window.window_lower_value > 511 ||
    2978:	683b      	ldr	r3, [r7, #0]
    297a:	69db      	ldr	r3, [r3, #28]
			if (config->differential_mode &&
    297c:	4a36      	ldr	r2, [pc, #216]	; (2a58 <_adc_set_config+0x37c>)
    297e:	4293      	cmp	r3, r2
    2980:	dc0e      	bgt.n	29a0 <_adc_set_config+0x2c4>
					config->window.window_lower_value < -512 ||
    2982:	683b      	ldr	r3, [r7, #0]
    2984:	69db      	ldr	r3, [r3, #28]
					(config->window.window_lower_value > 511 ||
    2986:	4a35      	ldr	r2, [pc, #212]	; (2a5c <_adc_set_config+0x380>)
    2988:	4293      	cmp	r3, r2
    298a:	db09      	blt.n	29a0 <_adc_set_config+0x2c4>
					config->window.window_upper_value > 511 ||
    298c:	683b      	ldr	r3, [r7, #0]
    298e:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -512 ||
    2990:	4a31      	ldr	r2, [pc, #196]	; (2a58 <_adc_set_config+0x37c>)
    2992:	4293      	cmp	r3, r2
    2994:	dc04      	bgt.n	29a0 <_adc_set_config+0x2c4>
					config->window.window_upper_value < -512)) {
    2996:	683b      	ldr	r3, [r7, #0]
    2998:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_upper_value > 511 ||
    299a:	4a30      	ldr	r2, [pc, #192]	; (2a5c <_adc_set_config+0x380>)
    299c:	4293      	cmp	r3, r2
    299e:	da01      	bge.n	29a4 <_adc_set_config+0x2c8>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    29a0:	2317      	movs	r3, #23
    29a2:	e11e      	b.n	2be2 <_adc_set_config+0x506>
			} else if (config->window.window_lower_value > 1023 ||
    29a4:	683b      	ldr	r3, [r7, #0]
    29a6:	69db      	ldr	r3, [r3, #28]
    29a8:	4a2d      	ldr	r2, [pc, #180]	; (2a60 <_adc_set_config+0x384>)
    29aa:	4293      	cmp	r3, r2
    29ac:	dc05      	bgt.n	29ba <_adc_set_config+0x2de>
					config->window.window_upper_value > 1023){
    29ae:	683b      	ldr	r3, [r7, #0]
    29b0:	6a1b      	ldr	r3, [r3, #32]
			} else if (config->window.window_lower_value > 1023 ||
    29b2:	4a2b      	ldr	r2, [pc, #172]	; (2a60 <_adc_set_config+0x384>)
    29b4:	4293      	cmp	r3, r2
    29b6:	dc00      	bgt.n	29ba <_adc_set_config+0x2de>
    29b8:	e06c      	b.n	2a94 <_adc_set_config+0x3b8>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    29ba:	2317      	movs	r3, #23
    29bc:	e111      	b.n	2be2 <_adc_set_config+0x506>
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    29be:	683b      	ldr	r3, [r7, #0]
    29c0:	7cdb      	ldrb	r3, [r3, #19]
    29c2:	2b00      	cmp	r3, #0
    29c4:	d015      	beq.n	29f2 <_adc_set_config+0x316>
					(config->window.window_lower_value > 2047 ||
    29c6:	683b      	ldr	r3, [r7, #0]
    29c8:	69db      	ldr	r3, [r3, #28]
			if (config->differential_mode &&
    29ca:	4a26      	ldr	r2, [pc, #152]	; (2a64 <_adc_set_config+0x388>)
    29cc:	4293      	cmp	r3, r2
    29ce:	dc0e      	bgt.n	29ee <_adc_set_config+0x312>
					config->window.window_lower_value < -2048 ||
    29d0:	683b      	ldr	r3, [r7, #0]
    29d2:	69db      	ldr	r3, [r3, #28]
					(config->window.window_lower_value > 2047 ||
    29d4:	4a24      	ldr	r2, [pc, #144]	; (2a68 <_adc_set_config+0x38c>)
    29d6:	4293      	cmp	r3, r2
    29d8:	db09      	blt.n	29ee <_adc_set_config+0x312>
					config->window.window_upper_value > 2047 ||
    29da:	683b      	ldr	r3, [r7, #0]
    29dc:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -2048 ||
    29de:	4a21      	ldr	r2, [pc, #132]	; (2a64 <_adc_set_config+0x388>)
    29e0:	4293      	cmp	r3, r2
    29e2:	dc04      	bgt.n	29ee <_adc_set_config+0x312>
					config->window.window_upper_value < -2048)) {
    29e4:	683b      	ldr	r3, [r7, #0]
    29e6:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_upper_value > 2047 ||
    29e8:	4a1f      	ldr	r2, [pc, #124]	; (2a68 <_adc_set_config+0x38c>)
    29ea:	4293      	cmp	r3, r2
    29ec:	da01      	bge.n	29f2 <_adc_set_config+0x316>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    29ee:	2317      	movs	r3, #23
    29f0:	e0f7      	b.n	2be2 <_adc_set_config+0x506>
			} else if (config->window.window_lower_value > 4095 ||
    29f2:	683b      	ldr	r3, [r7, #0]
    29f4:	69db      	ldr	r3, [r3, #28]
    29f6:	4a1d      	ldr	r2, [pc, #116]	; (2a6c <_adc_set_config+0x390>)
    29f8:	4293      	cmp	r3, r2
    29fa:	dc04      	bgt.n	2a06 <_adc_set_config+0x32a>
					config->window.window_upper_value > 4095){
    29fc:	683b      	ldr	r3, [r7, #0]
    29fe:	6a1b      	ldr	r3, [r3, #32]
			} else if (config->window.window_lower_value > 4095 ||
    2a00:	4a1a      	ldr	r2, [pc, #104]	; (2a6c <_adc_set_config+0x390>)
    2a02:	4293      	cmp	r3, r2
    2a04:	dd48      	ble.n	2a98 <_adc_set_config+0x3bc>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    2a06:	2317      	movs	r3, #23
    2a08:	e0eb      	b.n	2be2 <_adc_set_config+0x506>
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    2a0a:	683b      	ldr	r3, [r7, #0]
    2a0c:	7cdb      	ldrb	r3, [r3, #19]
    2a0e:	2b00      	cmp	r3, #0
    2a10:	d032      	beq.n	2a78 <_adc_set_config+0x39c>
					(config->window.window_lower_value > 32767 ||
    2a12:	683b      	ldr	r3, [r7, #0]
    2a14:	69db      	ldr	r3, [r3, #28]
			if (config->differential_mode &&
    2a16:	4a16      	ldr	r2, [pc, #88]	; (2a70 <_adc_set_config+0x394>)
    2a18:	4293      	cmp	r3, r2
    2a1a:	dc0e      	bgt.n	2a3a <_adc_set_config+0x35e>
					config->window.window_lower_value < -32768 ||
    2a1c:	683b      	ldr	r3, [r7, #0]
    2a1e:	69db      	ldr	r3, [r3, #28]
					(config->window.window_lower_value > 32767 ||
    2a20:	4a14      	ldr	r2, [pc, #80]	; (2a74 <_adc_set_config+0x398>)
    2a22:	4293      	cmp	r3, r2
    2a24:	db09      	blt.n	2a3a <_adc_set_config+0x35e>
					config->window.window_upper_value > 32767 ||
    2a26:	683b      	ldr	r3, [r7, #0]
    2a28:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -32768 ||
    2a2a:	4a11      	ldr	r2, [pc, #68]	; (2a70 <_adc_set_config+0x394>)
    2a2c:	4293      	cmp	r3, r2
    2a2e:	dc04      	bgt.n	2a3a <_adc_set_config+0x35e>
					config->window.window_upper_value < -32768)) {
    2a30:	683b      	ldr	r3, [r7, #0]
    2a32:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_upper_value > 32767 ||
    2a34:	4a0f      	ldr	r2, [pc, #60]	; (2a74 <_adc_set_config+0x398>)
    2a36:	4293      	cmp	r3, r2
    2a38:	da1e      	bge.n	2a78 <_adc_set_config+0x39c>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    2a3a:	2317      	movs	r3, #23
    2a3c:	e0d1      	b.n	2be2 <_adc_set_config+0x506>
    2a3e:	46c0      	nop			; (mov r8, r8)
    2a40:	000024b5 	.word	0x000024b5
    2a44:	00005409 	.word	0x00005409
    2a48:	0000544d 	.word	0x0000544d
    2a4c:	00002665 	.word	0x00002665
    2a50:	00008348 	.word	0x00008348
    2a54:	00002591 	.word	0x00002591
    2a58:	000001ff 	.word	0x000001ff
    2a5c:	fffffe00 	.word	0xfffffe00
    2a60:	000003ff 	.word	0x000003ff
    2a64:	000007ff 	.word	0x000007ff
    2a68:	fffff800 	.word	0xfffff800
    2a6c:	00000fff 	.word	0x00000fff
    2a70:	00007fff 	.word	0x00007fff
    2a74:	ffff8000 	.word	0xffff8000
			} else if (config->window.window_lower_value > 65535 ||
    2a78:	683b      	ldr	r3, [r7, #0]
    2a7a:	69db      	ldr	r3, [r3, #28]
    2a7c:	4a5b      	ldr	r2, [pc, #364]	; (2bec <_adc_set_config+0x510>)
    2a7e:	4293      	cmp	r3, r2
    2a80:	dc04      	bgt.n	2a8c <_adc_set_config+0x3b0>
					config->window.window_upper_value > 65535){
    2a82:	683b      	ldr	r3, [r7, #0]
    2a84:	6a1b      	ldr	r3, [r3, #32]
			} else if (config->window.window_lower_value > 65535 ||
    2a86:	4a59      	ldr	r2, [pc, #356]	; (2bec <_adc_set_config+0x510>)
    2a88:	4293      	cmp	r3, r2
    2a8a:	dd07      	ble.n	2a9c <_adc_set_config+0x3c0>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    2a8c:	2317      	movs	r3, #23
    2a8e:	e0a8      	b.n	2be2 <_adc_set_config+0x506>
			break;
    2a90:	46c0      	nop			; (mov r8, r8)
    2a92:	e004      	b.n	2a9e <_adc_set_config+0x3c2>
			break;
    2a94:	46c0      	nop			; (mov r8, r8)
    2a96:	e002      	b.n	2a9e <_adc_set_config+0x3c2>
			break;
    2a98:	46c0      	nop			; (mov r8, r8)
    2a9a:	e000      	b.n	2a9e <_adc_set_config+0x3c2>
			}
			break;
    2a9c:	46c0      	nop			; (mov r8, r8)
		}
	}

	while (adc_is_syncing(module_inst)) {
    2a9e:	46c0      	nop			; (mov r8, r8)
    2aa0:	687b      	ldr	r3, [r7, #4]
    2aa2:	0018      	movs	r0, r3
    2aa4:	4b52      	ldr	r3, [pc, #328]	; (2bf0 <_adc_set_config+0x514>)
    2aa6:	4798      	blx	r3
    2aa8:	1e03      	subs	r3, r0, #0
    2aaa:	d1f9      	bne.n	2aa0 <_adc_set_config+0x3c4>
		/* Wait for synchronization */
	}

	/* Configure window mode */
	adc_module->WINCTRL.reg = config->window.window_mode;
    2aac:	683b      	ldr	r3, [r7, #0]
    2aae:	7e1a      	ldrb	r2, [r3, #24]
    2ab0:	693b      	ldr	r3, [r7, #16]
    2ab2:	721a      	strb	r2, [r3, #8]

	while (adc_is_syncing(module_inst)) {
    2ab4:	46c0      	nop			; (mov r8, r8)
    2ab6:	687b      	ldr	r3, [r7, #4]
    2ab8:	0018      	movs	r0, r3
    2aba:	4b4d      	ldr	r3, [pc, #308]	; (2bf0 <_adc_set_config+0x514>)
    2abc:	4798      	blx	r3
    2abe:	1e03      	subs	r3, r0, #0
    2ac0:	d1f9      	bne.n	2ab6 <_adc_set_config+0x3da>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;
    2ac2:	683b      	ldr	r3, [r7, #0]
    2ac4:	69db      	ldr	r3, [r3, #28]
	adc_module->WINLT.reg =
    2ac6:	b29a      	uxth	r2, r3
    2ac8:	693b      	ldr	r3, [r7, #16]
    2aca:	839a      	strh	r2, [r3, #28]

	while (adc_is_syncing(module_inst)) {
    2acc:	46c0      	nop			; (mov r8, r8)
    2ace:	687b      	ldr	r3, [r7, #4]
    2ad0:	0018      	movs	r0, r3
    2ad2:	4b47      	ldr	r3, [pc, #284]	; (2bf0 <_adc_set_config+0x514>)
    2ad4:	4798      	blx	r3
    2ad6:	1e03      	subs	r3, r0, #0
    2ad8:	d1f9      	bne.n	2ace <_adc_set_config+0x3f2>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
    2ada:	683b      	ldr	r3, [r7, #0]
    2adc:	6a1b      	ldr	r3, [r3, #32]
    2ade:	b29a      	uxth	r2, r3
    2ae0:	693b      	ldr	r3, [r7, #16]
    2ae2:	841a      	strh	r2, [r3, #32]
			ADC_WINUT_WINUT_Pos;

	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
    2ae4:	2314      	movs	r3, #20
    2ae6:	18fb      	adds	r3, r7, r3
    2ae8:	683a      	ldr	r2, [r7, #0]
    2aea:	212c      	movs	r1, #44	; 0x2c
    2aec:	5c52      	ldrb	r2, [r2, r1]
    2aee:	701a      	strb	r2, [r3, #0]
	if (inputs_to_scan > 0) {
    2af0:	2314      	movs	r3, #20
    2af2:	18fb      	adds	r3, r7, r3
    2af4:	781b      	ldrb	r3, [r3, #0]
    2af6:	2b00      	cmp	r3, #0
    2af8:	d006      	beq.n	2b08 <_adc_set_config+0x42c>
		/*
		* Number of input sources included is the value written to INPUTSCAN
		* plus 1.
		*/
		inputs_to_scan--;
    2afa:	2314      	movs	r3, #20
    2afc:	18fb      	adds	r3, r7, r3
    2afe:	781a      	ldrb	r2, [r3, #0]
    2b00:	2314      	movs	r3, #20
    2b02:	18fb      	adds	r3, r7, r3
    2b04:	3a01      	subs	r2, #1
    2b06:	701a      	strb	r2, [r3, #0]
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    2b08:	2314      	movs	r3, #20
    2b0a:	18fb      	adds	r3, r7, r3
    2b0c:	781b      	ldrb	r3, [r3, #0]
    2b0e:	2b0f      	cmp	r3, #15
    2b10:	d804      	bhi.n	2b1c <_adc_set_config+0x440>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
    2b12:	683b      	ldr	r3, [r7, #0]
    2b14:	222b      	movs	r2, #43	; 0x2b
    2b16:	5c9b      	ldrb	r3, [r3, r2]
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    2b18:	2b0f      	cmp	r3, #15
    2b1a:	d901      	bls.n	2b20 <_adc_set_config+0x444>
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    2b1c:	2317      	movs	r3, #23
    2b1e:	e060      	b.n	2be2 <_adc_set_config+0x506>
	}

	while (adc_is_syncing(module_inst)) {
    2b20:	46c0      	nop			; (mov r8, r8)
    2b22:	687b      	ldr	r3, [r7, #4]
    2b24:	0018      	movs	r0, r3
    2b26:	4b32      	ldr	r3, [pc, #200]	; (2bf0 <_adc_set_config+0x514>)
    2b28:	4798      	blx	r3
    2b2a:	1e03      	subs	r3, r0, #0
    2b2c:	d1f9      	bne.n	2b22 <_adc_set_config+0x446>
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
    2b2e:	683b      	ldr	r3, [r7, #0]
    2b30:	689b      	ldr	r3, [r3, #8]
			(config->pin_scan.offset_start_scan <<
    2b32:	683a      	ldr	r2, [r7, #0]
    2b34:	212b      	movs	r1, #43	; 0x2b
    2b36:	5c52      	ldrb	r2, [r2, r1]
    2b38:	0512      	lsls	r2, r2, #20
			config->gain_factor |
    2b3a:	4313      	orrs	r3, r2
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    2b3c:	2214      	movs	r2, #20
    2b3e:	18ba      	adds	r2, r7, r2
    2b40:	7812      	ldrb	r2, [r2, #0]
    2b42:	0412      	lsls	r2, r2, #16
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
    2b44:	4313      	orrs	r3, r2
			config->negative_input |
    2b46:	683a      	ldr	r2, [r7, #0]
    2b48:	89d2      	ldrh	r2, [r2, #14]
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    2b4a:	4313      	orrs	r3, r2
			config->positive_input;
    2b4c:	683a      	ldr	r2, [r7, #0]
    2b4e:	7b12      	ldrb	r2, [r2, #12]
			config->negative_input |
    2b50:	431a      	orrs	r2, r3
	adc_module->INPUTCTRL.reg =
    2b52:	693b      	ldr	r3, [r7, #16]
    2b54:	611a      	str	r2, [r3, #16]

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
    2b56:	683b      	ldr	r3, [r7, #0]
    2b58:	222a      	movs	r2, #42	; 0x2a
    2b5a:	5c9a      	ldrb	r2, [r3, r2]
    2b5c:	693b      	ldr	r3, [r7, #16]
    2b5e:	751a      	strb	r2, [r3, #20]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
    2b60:	693b      	ldr	r3, [r7, #16]
    2b62:	220f      	movs	r2, #15
    2b64:	759a      	strb	r2, [r3, #22]
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
    2b66:	683b      	ldr	r3, [r7, #0]
    2b68:	2224      	movs	r2, #36	; 0x24
    2b6a:	5c9b      	ldrb	r3, [r3, r2]
    2b6c:	2b00      	cmp	r3, #0
    2b6e:	d01e      	beq.n	2bae <_adc_set_config+0x4d2>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    2b70:	683b      	ldr	r3, [r7, #0]
    2b72:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
    2b74:	4a1f      	ldr	r2, [pc, #124]	; (2bf4 <_adc_set_config+0x518>)
    2b76:	4293      	cmp	r3, r2
    2b78:	d901      	bls.n	2b7e <_adc_set_config+0x4a2>
			return STATUS_ERR_INVALID_ARG;
    2b7a:	2317      	movs	r3, #23
    2b7c:	e031      	b.n	2be2 <_adc_set_config+0x506>
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    2b7e:	683b      	ldr	r3, [r7, #0]
    2b80:	8cda      	ldrh	r2, [r3, #38]	; 0x26
    2b82:	693b      	ldr	r3, [r7, #16]
    2b84:	849a      	strh	r2, [r3, #36]	; 0x24
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    2b86:	683b      	ldr	r3, [r7, #0]
    2b88:	2228      	movs	r2, #40	; 0x28
    2b8a:	5e9b      	ldrsh	r3, [r3, r2]
    2b8c:	4a1a      	ldr	r2, [pc, #104]	; (2bf8 <_adc_set_config+0x51c>)
    2b8e:	4293      	cmp	r3, r2
    2b90:	dc05      	bgt.n	2b9e <_adc_set_config+0x4c2>
				config->correction.offset_correction < -2048) {
    2b92:	683b      	ldr	r3, [r7, #0]
    2b94:	2228      	movs	r2, #40	; 0x28
    2b96:	5e9b      	ldrsh	r3, [r3, r2]
		if (config->correction.offset_correction > 2047 ||
    2b98:	4a18      	ldr	r2, [pc, #96]	; (2bfc <_adc_set_config+0x520>)
    2b9a:	4293      	cmp	r3, r2
    2b9c:	da01      	bge.n	2ba2 <_adc_set_config+0x4c6>
			return STATUS_ERR_INVALID_ARG;
    2b9e:	2317      	movs	r3, #23
    2ba0:	e01f      	b.n	2be2 <_adc_set_config+0x506>
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    2ba2:	683b      	ldr	r3, [r7, #0]
    2ba4:	2228      	movs	r2, #40	; 0x28
    2ba6:	5e9b      	ldrsh	r3, [r3, r2]
    2ba8:	b29a      	uxth	r2, r3
    2baa:	693b      	ldr	r3, [r7, #16]
    2bac:	84da      	strh	r2, [r3, #38]	; 0x26
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIAS_CAL(
    2bae:	4b14      	ldr	r3, [pc, #80]	; (2c00 <_adc_set_config+0x524>)
    2bb0:	681b      	ldr	r3, [r3, #0]
    2bb2:	08db      	lsrs	r3, r3, #3
    2bb4:	b29b      	uxth	r3, r3
    2bb6:	021b      	lsls	r3, r3, #8
    2bb8:	b29a      	uxth	r2, r3
    2bba:	23e0      	movs	r3, #224	; 0xe0
    2bbc:	00db      	lsls	r3, r3, #3
    2bbe:	4013      	ands	r3, r2
    2bc0:	b29a      	uxth	r2, r3
				(*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos)
			) |
			ADC_CALIB_LINEARITY_CAL(
    2bc2:	4b10      	ldr	r3, [pc, #64]	; (2c04 <_adc_set_config+0x528>)
    2bc4:	685c      	ldr	r4, [r3, #4]
    2bc6:	681b      	ldr	r3, [r3, #0]
    2bc8:	0161      	lsls	r1, r4, #5
    2bca:	0edd      	lsrs	r5, r3, #27
    2bcc:	430d      	orrs	r5, r1
    2bce:	0ee6      	lsrs	r6, r4, #27
    2bd0:	b2ab      	uxth	r3, r5
    2bd2:	21ff      	movs	r1, #255	; 0xff
    2bd4:	400b      	ands	r3, r1
    2bd6:	b29b      	uxth	r3, r3
			) |
    2bd8:	4313      	orrs	r3, r2
    2bda:	b29a      	uxth	r2, r3
	adc_module->CALIB.reg =
    2bdc:	693b      	ldr	r3, [r7, #16]
    2bde:	851a      	strh	r2, [r3, #40]	; 0x28
				(*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos)
			);

	return STATUS_OK;
    2be0:	2300      	movs	r3, #0
}
    2be2:	0018      	movs	r0, r3
    2be4:	46bd      	mov	sp, r7
    2be6:	b009      	add	sp, #36	; 0x24
    2be8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2bea:	46c0      	nop			; (mov r8, r8)
    2bec:	0000ffff 	.word	0x0000ffff
    2bf0:	00002591 	.word	0x00002591
    2bf4:	00000fff 	.word	0x00000fff
    2bf8:	000007ff 	.word	0x000007ff
    2bfc:	fffff800 	.word	0xfffff800
    2c00:	00806024 	.word	0x00806024
    2c04:	00806020 	.word	0x00806020

00002c08 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
    2c08:	b580      	push	{r7, lr}
    2c0a:	b086      	sub	sp, #24
    2c0c:	af00      	add	r7, sp, #0
    2c0e:	60f8      	str	r0, [r7, #12]
    2c10:	60b9      	str	r1, [r7, #8]
    2c12:	607a      	str	r2, [r7, #4]
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    2c14:	68fb      	ldr	r3, [r7, #12]
    2c16:	68ba      	ldr	r2, [r7, #8]
    2c18:	601a      	str	r2, [r3, #0]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);
    2c1a:	2380      	movs	r3, #128	; 0x80
    2c1c:	025b      	lsls	r3, r3, #9
    2c1e:	0019      	movs	r1, r3
    2c20:	2002      	movs	r0, #2
    2c22:	4b32      	ldr	r3, [pc, #200]	; (2cec <adc_init+0xe4>)
    2c24:	4798      	blx	r3

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    2c26:	68bb      	ldr	r3, [r7, #8]
    2c28:	781b      	ldrb	r3, [r3, #0]
    2c2a:	b2db      	uxtb	r3, r3
    2c2c:	001a      	movs	r2, r3
    2c2e:	2301      	movs	r3, #1
    2c30:	4013      	ands	r3, r2
    2c32:	d001      	beq.n	2c38 <adc_init+0x30>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    2c34:	2305      	movs	r3, #5
    2c36:	e055      	b.n	2ce4 <adc_init+0xdc>
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    2c38:	68bb      	ldr	r3, [r7, #8]
    2c3a:	781b      	ldrb	r3, [r3, #0]
    2c3c:	b2db      	uxtb	r3, r3
    2c3e:	001a      	movs	r2, r3
    2c40:	2302      	movs	r3, #2
    2c42:	4013      	ands	r3, r2
    2c44:	d001      	beq.n	2c4a <adc_init+0x42>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
    2c46:	231c      	movs	r3, #28
    2c48:	e04c      	b.n	2ce4 <adc_init+0xdc>
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
    2c4a:	687b      	ldr	r3, [r7, #4]
    2c4c:	785a      	ldrb	r2, [r3, #1]
    2c4e:	68fb      	ldr	r3, [r7, #12]
    2c50:	711a      	strb	r2, [r3, #4]

	/* Make sure bandgap is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
    2c52:	68fb      	ldr	r3, [r7, #12]
    2c54:	791b      	ldrb	r3, [r3, #4]
    2c56:	2b00      	cmp	r3, #0
    2c58:	d102      	bne.n	2c60 <adc_init+0x58>
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
    2c5a:	2001      	movs	r0, #1
    2c5c:	4b24      	ldr	r3, [pc, #144]	; (2cf0 <adc_init+0xe8>)
    2c5e:	4798      	blx	r3
	}

#if ADC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < ADC_CALLBACK_N; i++) {
    2c60:	2317      	movs	r3, #23
    2c62:	18fb      	adds	r3, r7, r3
    2c64:	2200      	movs	r2, #0
    2c66:	701a      	strb	r2, [r3, #0]
    2c68:	e00e      	b.n	2c88 <adc_init+0x80>
		module_inst->callback[i] = NULL;
    2c6a:	2317      	movs	r3, #23
    2c6c:	18fb      	adds	r3, r7, r3
    2c6e:	781a      	ldrb	r2, [r3, #0]
    2c70:	68fb      	ldr	r3, [r7, #12]
    2c72:	3202      	adds	r2, #2
    2c74:	0092      	lsls	r2, r2, #2
    2c76:	2100      	movs	r1, #0
    2c78:	50d1      	str	r1, [r2, r3]
	for (uint8_t i = 0; i < ADC_CALLBACK_N; i++) {
    2c7a:	2317      	movs	r3, #23
    2c7c:	18fb      	adds	r3, r7, r3
    2c7e:	781a      	ldrb	r2, [r3, #0]
    2c80:	2317      	movs	r3, #23
    2c82:	18fb      	adds	r3, r7, r3
    2c84:	3201      	adds	r2, #1
    2c86:	701a      	strb	r2, [r3, #0]
    2c88:	2317      	movs	r3, #23
    2c8a:	18fb      	adds	r3, r7, r3
    2c8c:	781b      	ldrb	r3, [r3, #0]
    2c8e:	2b02      	cmp	r3, #2
    2c90:	d9eb      	bls.n	2c6a <adc_init+0x62>
	};

	module_inst->registered_callback_mask = 0;
    2c92:	68fb      	ldr	r3, [r7, #12]
    2c94:	2200      	movs	r2, #0
    2c96:	769a      	strb	r2, [r3, #26]
	module_inst->enabled_callback_mask = 0;
    2c98:	68fb      	ldr	r3, [r7, #12]
    2c9a:	2200      	movs	r2, #0
    2c9c:	76da      	strb	r2, [r3, #27]
	module_inst->remaining_conversions = 0;
    2c9e:	68fb      	ldr	r3, [r7, #12]
    2ca0:	2200      	movs	r2, #0
    2ca2:	831a      	strh	r2, [r3, #24]
	module_inst->job_status = STATUS_OK;
    2ca4:	68fb      	ldr	r3, [r7, #12]
    2ca6:	2200      	movs	r2, #0
    2ca8:	771a      	strb	r2, [r3, #28]

	_adc_instances[0] = module_inst;
    2caa:	4b12      	ldr	r3, [pc, #72]	; (2cf4 <adc_init+0xec>)
    2cac:	68fa      	ldr	r2, [r7, #12]
    2cae:	601a      	str	r2, [r3, #0]

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
    2cb0:	687b      	ldr	r3, [r7, #4]
    2cb2:	222a      	movs	r2, #42	; 0x2a
    2cb4:	5c9b      	ldrb	r3, [r3, r2]
    2cb6:	2b00      	cmp	r3, #0
    2cb8:	d10a      	bne.n	2cd0 <adc_init+0xc8>
			!config->freerunning) {
    2cba:	687b      	ldr	r3, [r7, #4]
    2cbc:	7d1b      	ldrb	r3, [r3, #20]
    2cbe:	2201      	movs	r2, #1
    2cc0:	4053      	eors	r3, r2
    2cc2:	b2db      	uxtb	r3, r3
	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
    2cc4:	2b00      	cmp	r3, #0
    2cc6:	d003      	beq.n	2cd0 <adc_init+0xc8>
		module_inst->software_trigger = true;
    2cc8:	68fb      	ldr	r3, [r7, #12]
    2cca:	2201      	movs	r2, #1
    2ccc:	775a      	strb	r2, [r3, #29]
    2cce:	e002      	b.n	2cd6 <adc_init+0xce>
	} else {
		module_inst->software_trigger = false;
    2cd0:	68fb      	ldr	r3, [r7, #12]
    2cd2:	2200      	movs	r2, #0
    2cd4:	775a      	strb	r2, [r3, #29]
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
    2cd6:	687a      	ldr	r2, [r7, #4]
    2cd8:	68fb      	ldr	r3, [r7, #12]
    2cda:	0011      	movs	r1, r2
    2cdc:	0018      	movs	r0, r3
    2cde:	4b06      	ldr	r3, [pc, #24]	; (2cf8 <adc_init+0xf0>)
    2ce0:	4798      	blx	r3
    2ce2:	0003      	movs	r3, r0
}
    2ce4:	0018      	movs	r0, r3
    2ce6:	46bd      	mov	sp, r7
    2ce8:	b006      	add	sp, #24
    2cea:	bd80      	pop	{r7, pc}
    2cec:	000024cd 	.word	0x000024cd
    2cf0:	00002551 	.word	0x00002551
    2cf4:	20003d10 	.word	0x20003d10
    2cf8:	000026dd 	.word	0x000026dd

00002cfc <adc_is_syncing>:
{
    2cfc:	b580      	push	{r7, lr}
    2cfe:	b084      	sub	sp, #16
    2d00:	af00      	add	r7, sp, #0
    2d02:	6078      	str	r0, [r7, #4]
	Adc *const adc_module = module_inst->hw;
    2d04:	687b      	ldr	r3, [r7, #4]
    2d06:	681b      	ldr	r3, [r3, #0]
    2d08:	60fb      	str	r3, [r7, #12]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    2d0a:	68fb      	ldr	r3, [r7, #12]
    2d0c:	7e5b      	ldrb	r3, [r3, #25]
    2d0e:	b2db      	uxtb	r3, r3
    2d10:	b25b      	sxtb	r3, r3
    2d12:	2b00      	cmp	r3, #0
    2d14:	da01      	bge.n	2d1a <adc_is_syncing+0x1e>
		return true;
    2d16:	2301      	movs	r3, #1
    2d18:	e000      	b.n	2d1c <adc_is_syncing+0x20>
	return false;
    2d1a:	2300      	movs	r3, #0
}
    2d1c:	0018      	movs	r0, r3
    2d1e:	46bd      	mov	sp, r7
    2d20:	b004      	add	sp, #16
    2d22:	bd80      	pop	{r7, pc}

00002d24 <adc_start_conversion>:
 *
 * \param[in] module_inst  Pointer to the ADC software instance struct
 */
static inline void adc_start_conversion(
		struct adc_module *const module_inst)
{
    2d24:	b580      	push	{r7, lr}
    2d26:	b084      	sub	sp, #16
    2d28:	af00      	add	r7, sp, #0
    2d2a:	6078      	str	r0, [r7, #4]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    2d2c:	687b      	ldr	r3, [r7, #4]
    2d2e:	681b      	ldr	r3, [r3, #0]
    2d30:	60fb      	str	r3, [r7, #12]

	while (adc_is_syncing(module_inst)) {
    2d32:	46c0      	nop			; (mov r8, r8)
    2d34:	687b      	ldr	r3, [r7, #4]
    2d36:	0018      	movs	r0, r3
    2d38:	4b0b      	ldr	r3, [pc, #44]	; (2d68 <adc_start_conversion+0x44>)
    2d3a:	4798      	blx	r3
    2d3c:	1e03      	subs	r3, r0, #0
    2d3e:	d1f9      	bne.n	2d34 <adc_start_conversion+0x10>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    2d40:	68fb      	ldr	r3, [r7, #12]
    2d42:	7b1b      	ldrb	r3, [r3, #12]
    2d44:	b2db      	uxtb	r3, r3
    2d46:	2202      	movs	r2, #2
    2d48:	4313      	orrs	r3, r2
    2d4a:	b2da      	uxtb	r2, r3
    2d4c:	68fb      	ldr	r3, [r7, #12]
    2d4e:	731a      	strb	r2, [r3, #12]

	while (adc_is_syncing(module_inst)) {
    2d50:	46c0      	nop			; (mov r8, r8)
    2d52:	687b      	ldr	r3, [r7, #4]
    2d54:	0018      	movs	r0, r3
    2d56:	4b04      	ldr	r3, [pc, #16]	; (2d68 <adc_start_conversion+0x44>)
    2d58:	4798      	blx	r3
    2d5a:	1e03      	subs	r3, r0, #0
    2d5c:	d1f9      	bne.n	2d52 <adc_start_conversion+0x2e>
		/* Wait for synchronization */
	}
}
    2d5e:	46c0      	nop			; (mov r8, r8)
    2d60:	46bd      	mov	sp, r7
    2d62:	b004      	add	sp, #16
    2d64:	bd80      	pop	{r7, pc}
    2d66:	46c0      	nop			; (mov r8, r8)
    2d68:	00002cfd 	.word	0x00002cfd

00002d6c <adc_disable_interrupt>:
 * \param[in] module_inst Pointer to the ADC software instance struct
 * \param[in] interrupt Interrupt to disable
 */
static inline void adc_disable_interrupt(struct adc_module *const module_inst,
		enum adc_interrupt_flag interrupt)
{
    2d6c:	b580      	push	{r7, lr}
    2d6e:	b084      	sub	sp, #16
    2d70:	af00      	add	r7, sp, #0
    2d72:	6078      	str	r0, [r7, #4]
    2d74:	000a      	movs	r2, r1
    2d76:	1cfb      	adds	r3, r7, #3
    2d78:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    2d7a:	687b      	ldr	r3, [r7, #4]
    2d7c:	681b      	ldr	r3, [r3, #0]
    2d7e:	60fb      	str	r3, [r7, #12]
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
    2d80:	68fb      	ldr	r3, [r7, #12]
    2d82:	1cfa      	adds	r2, r7, #3
    2d84:	7812      	ldrb	r2, [r2, #0]
    2d86:	759a      	strb	r2, [r3, #22]
}
    2d88:	46c0      	nop			; (mov r8, r8)
    2d8a:	46bd      	mov	sp, r7
    2d8c:	b004      	add	sp, #16
    2d8e:	bd80      	pop	{r7, pc}

00002d90 <_adc_interrupt_handler>:
#include "adc_callback.h"

struct adc_module *_adc_instances[ADC_INST_NUM];

static void _adc_interrupt_handler(const uint8_t instance)
{
    2d90:	b580      	push	{r7, lr}
    2d92:	b084      	sub	sp, #16
    2d94:	af00      	add	r7, sp, #0
    2d96:	0002      	movs	r2, r0
    2d98:	1dfb      	adds	r3, r7, #7
    2d9a:	701a      	strb	r2, [r3, #0]
	struct adc_module *module = _adc_instances[instance];
    2d9c:	1dfb      	adds	r3, r7, #7
    2d9e:	781a      	ldrb	r2, [r3, #0]
    2da0:	4b47      	ldr	r3, [pc, #284]	; (2ec0 <_adc_interrupt_handler+0x130>)
    2da2:	0092      	lsls	r2, r2, #2
    2da4:	58d3      	ldr	r3, [r2, r3]
    2da6:	60fb      	str	r3, [r7, #12]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg & module->hw->INTENSET.reg;
    2da8:	68fb      	ldr	r3, [r7, #12]
    2daa:	681b      	ldr	r3, [r3, #0]
    2dac:	7e1b      	ldrb	r3, [r3, #24]
    2dae:	b2da      	uxtb	r2, r3
    2db0:	68fb      	ldr	r3, [r7, #12]
    2db2:	681b      	ldr	r3, [r3, #0]
    2db4:	7ddb      	ldrb	r3, [r3, #23]
    2db6:	b2db      	uxtb	r3, r3
    2db8:	4013      	ands	r3, r2
    2dba:	b2db      	uxtb	r3, r3
    2dbc:	60bb      	str	r3, [r7, #8]

	if (flags & ADC_INTFLAG_RESRDY) {
    2dbe:	68bb      	ldr	r3, [r7, #8]
    2dc0:	2201      	movs	r2, #1
    2dc2:	4013      	ands	r3, r2
    2dc4:	d045      	beq.n	2e52 <_adc_interrupt_handler+0xc2>
		/* clear interrupt flag */
		module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
    2dc6:	68fb      	ldr	r3, [r7, #12]
    2dc8:	681b      	ldr	r3, [r3, #0]
    2dca:	2201      	movs	r2, #1
    2dcc:	761a      	strb	r2, [r3, #24]

		while (adc_is_syncing(module)) {
    2dce:	46c0      	nop			; (mov r8, r8)
    2dd0:	68fb      	ldr	r3, [r7, #12]
    2dd2:	0018      	movs	r0, r3
    2dd4:	4b3b      	ldr	r3, [pc, #236]	; (2ec4 <_adc_interrupt_handler+0x134>)
    2dd6:	4798      	blx	r3
    2dd8:	1e03      	subs	r3, r0, #0
    2dda:	d1f9      	bne.n	2dd0 <_adc_interrupt_handler+0x40>
			/* Wait for synchronization */
		}

		/* store ADC result in job buffer */
		*(module->job_buffer++) = module->hw->RESULT.reg;
    2ddc:	68fb      	ldr	r3, [r7, #12]
    2dde:	695b      	ldr	r3, [r3, #20]
    2de0:	1c99      	adds	r1, r3, #2
    2de2:	68fa      	ldr	r2, [r7, #12]
    2de4:	6151      	str	r1, [r2, #20]
    2de6:	68fa      	ldr	r2, [r7, #12]
    2de8:	6812      	ldr	r2, [r2, #0]
    2dea:	8b52      	ldrh	r2, [r2, #26]
    2dec:	b292      	uxth	r2, r2
    2dee:	801a      	strh	r2, [r3, #0]

		if (--module->remaining_conversions > 0) {
    2df0:	68fb      	ldr	r3, [r7, #12]
    2df2:	8b1b      	ldrh	r3, [r3, #24]
    2df4:	b29b      	uxth	r3, r3
    2df6:	3b01      	subs	r3, #1
    2df8:	b29b      	uxth	r3, r3
    2dfa:	68fa      	ldr	r2, [r7, #12]
    2dfc:	1c19      	adds	r1, r3, #0
    2dfe:	8311      	strh	r1, [r2, #24]
    2e00:	2b00      	cmp	r3, #0
    2e02:	d008      	beq.n	2e16 <_adc_interrupt_handler+0x86>
			if (module->software_trigger == true) {
    2e04:	68fb      	ldr	r3, [r7, #12]
    2e06:	7f5b      	ldrb	r3, [r3, #29]
    2e08:	2b00      	cmp	r3, #0
    2e0a:	d022      	beq.n	2e52 <_adc_interrupt_handler+0xc2>
				adc_start_conversion(module);
    2e0c:	68fb      	ldr	r3, [r7, #12]
    2e0e:	0018      	movs	r0, r3
    2e10:	4b2d      	ldr	r3, [pc, #180]	; (2ec8 <_adc_interrupt_handler+0x138>)
    2e12:	4798      	blx	r3
    2e14:	e01d      	b.n	2e52 <_adc_interrupt_handler+0xc2>
			}
		} else {
			adc_disable_interrupt(module, ADC_INTERRUPT_RESULT_READY);
    2e16:	68fb      	ldr	r3, [r7, #12]
    2e18:	2101      	movs	r1, #1
    2e1a:	0018      	movs	r0, r3
    2e1c:	4b2b      	ldr	r3, [pc, #172]	; (2ecc <_adc_interrupt_handler+0x13c>)
    2e1e:	4798      	blx	r3
			if (module->job_status == STATUS_BUSY) {
    2e20:	68fb      	ldr	r3, [r7, #12]
    2e22:	7f1b      	ldrb	r3, [r3, #28]
    2e24:	b2db      	uxtb	r3, r3
    2e26:	2b05      	cmp	r3, #5
    2e28:	d113      	bne.n	2e52 <_adc_interrupt_handler+0xc2>
				/* job is complete. update status,disable interrupt
					*and call callback */
				module->job_status = STATUS_OK;
    2e2a:	68fb      	ldr	r3, [r7, #12]
    2e2c:	2200      	movs	r2, #0
    2e2e:	771a      	strb	r2, [r3, #28]

				if ((module->enabled_callback_mask &
    2e30:	68fb      	ldr	r3, [r7, #12]
    2e32:	7edb      	ldrb	r3, [r3, #27]
    2e34:	001a      	movs	r2, r3
    2e36:	2301      	movs	r3, #1
    2e38:	4013      	ands	r3, r2
    2e3a:	d00a      	beq.n	2e52 <_adc_interrupt_handler+0xc2>
						(1 << ADC_CALLBACK_READ_BUFFER)) &&
					(module->registered_callback_mask &
    2e3c:	68fb      	ldr	r3, [r7, #12]
    2e3e:	7e9b      	ldrb	r3, [r3, #26]
    2e40:	001a      	movs	r2, r3
    2e42:	2301      	movs	r3, #1
    2e44:	4013      	ands	r3, r2
						(1 << ADC_CALLBACK_READ_BUFFER)) &&
    2e46:	d004      	beq.n	2e52 <_adc_interrupt_handler+0xc2>
						(1 << ADC_CALLBACK_READ_BUFFER))) {
					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
    2e48:	68fb      	ldr	r3, [r7, #12]
    2e4a:	689b      	ldr	r3, [r3, #8]
    2e4c:	68fa      	ldr	r2, [r7, #12]
    2e4e:	0010      	movs	r0, r2
    2e50:	4798      	blx	r3
				}
			}
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
    2e52:	68bb      	ldr	r3, [r7, #8]
    2e54:	2204      	movs	r2, #4
    2e56:	4013      	ands	r3, r2
    2e58:	d014      	beq.n	2e84 <_adc_interrupt_handler+0xf4>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
    2e5a:	68fb      	ldr	r3, [r7, #12]
    2e5c:	681b      	ldr	r3, [r3, #0]
    2e5e:	2204      	movs	r2, #4
    2e60:	761a      	strb	r2, [r3, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    2e62:	68fb      	ldr	r3, [r7, #12]
    2e64:	7edb      	ldrb	r3, [r3, #27]
    2e66:	001a      	movs	r2, r3
    2e68:	2302      	movs	r3, #2
    2e6a:	4013      	ands	r3, r2
    2e6c:	d00a      	beq.n	2e84 <_adc_interrupt_handler+0xf4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
    2e6e:	68fb      	ldr	r3, [r7, #12]
    2e70:	7e9b      	ldrb	r3, [r3, #26]
    2e72:	001a      	movs	r2, r3
    2e74:	2302      	movs	r3, #2
    2e76:	4013      	ands	r3, r2
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    2e78:	d004      	beq.n	2e84 <_adc_interrupt_handler+0xf4>
			(module->callback[ADC_CALLBACK_WINDOW])(module);
    2e7a:	68fb      	ldr	r3, [r7, #12]
    2e7c:	68db      	ldr	r3, [r3, #12]
    2e7e:	68fa      	ldr	r2, [r7, #12]
    2e80:	0010      	movs	r0, r2
    2e82:	4798      	blx	r3
		}

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
    2e84:	68bb      	ldr	r3, [r7, #8]
    2e86:	2202      	movs	r2, #2
    2e88:	4013      	ands	r3, r2
    2e8a:	d014      	beq.n	2eb6 <_adc_interrupt_handler+0x126>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
    2e8c:	68fb      	ldr	r3, [r7, #12]
    2e8e:	681b      	ldr	r3, [r3, #0]
    2e90:	2202      	movs	r2, #2
    2e92:	761a      	strb	r2, [r3, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    2e94:	68fb      	ldr	r3, [r7, #12]
    2e96:	7edb      	ldrb	r3, [r3, #27]
    2e98:	001a      	movs	r2, r3
    2e9a:	2304      	movs	r3, #4
    2e9c:	4013      	ands	r3, r2
    2e9e:	d00a      	beq.n	2eb6 <_adc_interrupt_handler+0x126>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
    2ea0:	68fb      	ldr	r3, [r7, #12]
    2ea2:	7e9b      	ldrb	r3, [r3, #26]
    2ea4:	001a      	movs	r2, r3
    2ea6:	2304      	movs	r3, #4
    2ea8:	4013      	ands	r3, r2
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    2eaa:	d004      	beq.n	2eb6 <_adc_interrupt_handler+0x126>
			(module->callback[ADC_CALLBACK_ERROR])(module);
    2eac:	68fb      	ldr	r3, [r7, #12]
    2eae:	691b      	ldr	r3, [r3, #16]
    2eb0:	68fa      	ldr	r2, [r7, #12]
    2eb2:	0010      	movs	r0, r2
    2eb4:	4798      	blx	r3
		}
	}
}
    2eb6:	46c0      	nop			; (mov r8, r8)
    2eb8:	46bd      	mov	sp, r7
    2eba:	b004      	add	sp, #16
    2ebc:	bd80      	pop	{r7, pc}
    2ebe:	46c0      	nop			; (mov r8, r8)
    2ec0:	20003d10 	.word	0x20003d10
    2ec4:	00002cfd 	.word	0x00002cfd
    2ec8:	00002d25 	.word	0x00002d25
    2ecc:	00002d6d 	.word	0x00002d6d

00002ed0 <ADC_Handler>:

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
    2ed0:	b580      	push	{r7, lr}
    2ed2:	af00      	add	r7, sp, #0
	_adc_interrupt_handler(0);
    2ed4:	2000      	movs	r0, #0
    2ed6:	4b02      	ldr	r3, [pc, #8]	; (2ee0 <ADC_Handler+0x10>)
    2ed8:	4798      	blx	r3
}
    2eda:	46c0      	nop			; (mov r8, r8)
    2edc:	46bd      	mov	sp, r7
    2ede:	bd80      	pop	{r7, pc}
    2ee0:	00002d91 	.word	0x00002d91

00002ee4 <system_pinmux_get_config_defaults>:
{
    2ee4:	b580      	push	{r7, lr}
    2ee6:	b082      	sub	sp, #8
    2ee8:	af00      	add	r7, sp, #0
    2eea:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    2eec:	687b      	ldr	r3, [r7, #4]
    2eee:	2280      	movs	r2, #128	; 0x80
    2ef0:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2ef2:	687b      	ldr	r3, [r7, #4]
    2ef4:	2200      	movs	r2, #0
    2ef6:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2ef8:	687b      	ldr	r3, [r7, #4]
    2efa:	2201      	movs	r2, #1
    2efc:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    2efe:	687b      	ldr	r3, [r7, #4]
    2f00:	2200      	movs	r2, #0
    2f02:	70da      	strb	r2, [r3, #3]
}
    2f04:	46c0      	nop			; (mov r8, r8)
    2f06:	46bd      	mov	sp, r7
    2f08:	b002      	add	sp, #8
    2f0a:	bd80      	pop	{r7, pc}

00002f0c <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    2f0c:	b580      	push	{r7, lr}
    2f0e:	b084      	sub	sp, #16
    2f10:	af00      	add	r7, sp, #0
    2f12:	0002      	movs	r2, r0
    2f14:	6039      	str	r1, [r7, #0]
    2f16:	1dfb      	adds	r3, r7, #7
    2f18:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);
    2f1a:	230c      	movs	r3, #12
    2f1c:	18fb      	adds	r3, r7, r3
    2f1e:	0018      	movs	r0, r3
    2f20:	4b10      	ldr	r3, [pc, #64]	; (2f64 <port_pin_set_config+0x58>)
    2f22:	4798      	blx	r3

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
    2f24:	230c      	movs	r3, #12
    2f26:	18fb      	adds	r3, r7, r3
    2f28:	2280      	movs	r2, #128	; 0x80
    2f2a:	701a      	strb	r2, [r3, #0]
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    2f2c:	683b      	ldr	r3, [r7, #0]
    2f2e:	781a      	ldrb	r2, [r3, #0]
    2f30:	230c      	movs	r3, #12
    2f32:	18fb      	adds	r3, r7, r3
    2f34:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    2f36:	683b      	ldr	r3, [r7, #0]
    2f38:	785a      	ldrb	r2, [r3, #1]
    2f3a:	230c      	movs	r3, #12
    2f3c:	18fb      	adds	r3, r7, r3
    2f3e:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    2f40:	683b      	ldr	r3, [r7, #0]
    2f42:	789a      	ldrb	r2, [r3, #2]
    2f44:	230c      	movs	r3, #12
    2f46:	18fb      	adds	r3, r7, r3
    2f48:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    2f4a:	230c      	movs	r3, #12
    2f4c:	18fa      	adds	r2, r7, r3
    2f4e:	1dfb      	adds	r3, r7, #7
    2f50:	781b      	ldrb	r3, [r3, #0]
    2f52:	0011      	movs	r1, r2
    2f54:	0018      	movs	r0, r3
    2f56:	4b04      	ldr	r3, [pc, #16]	; (2f68 <port_pin_set_config+0x5c>)
    2f58:	4798      	blx	r3
}
    2f5a:	46c0      	nop			; (mov r8, r8)
    2f5c:	46bd      	mov	sp, r7
    2f5e:	b004      	add	sp, #16
    2f60:	bd80      	pop	{r7, pc}
    2f62:	46c0      	nop			; (mov r8, r8)
    2f64:	00002ee5 	.word	0x00002ee5
    2f68:	000056f5 	.word	0x000056f5

00002f6c <system_gclk_chan_get_config_defaults>:
{
    2f6c:	b580      	push	{r7, lr}
    2f6e:	b082      	sub	sp, #8
    2f70:	af00      	add	r7, sp, #0
    2f72:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    2f74:	687b      	ldr	r3, [r7, #4]
    2f76:	2200      	movs	r2, #0
    2f78:	701a      	strb	r2, [r3, #0]
}
    2f7a:	46c0      	nop			; (mov r8, r8)
    2f7c:	46bd      	mov	sp, r7
    2f7e:	b002      	add	sp, #8
    2f80:	bd80      	pop	{r7, pc}
	...

00002f84 <system_apb_clock_set_mask>:
{
    2f84:	b580      	push	{r7, lr}
    2f86:	b082      	sub	sp, #8
    2f88:	af00      	add	r7, sp, #0
    2f8a:	0002      	movs	r2, r0
    2f8c:	6039      	str	r1, [r7, #0]
    2f8e:	1dfb      	adds	r3, r7, #7
    2f90:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    2f92:	1dfb      	adds	r3, r7, #7
    2f94:	781b      	ldrb	r3, [r3, #0]
    2f96:	2b01      	cmp	r3, #1
    2f98:	d00a      	beq.n	2fb0 <system_apb_clock_set_mask+0x2c>
    2f9a:	2b02      	cmp	r3, #2
    2f9c:	d00f      	beq.n	2fbe <system_apb_clock_set_mask+0x3a>
    2f9e:	2b00      	cmp	r3, #0
    2fa0:	d114      	bne.n	2fcc <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    2fa2:	4b0e      	ldr	r3, [pc, #56]	; (2fdc <system_apb_clock_set_mask+0x58>)
    2fa4:	4a0d      	ldr	r2, [pc, #52]	; (2fdc <system_apb_clock_set_mask+0x58>)
    2fa6:	6991      	ldr	r1, [r2, #24]
    2fa8:	683a      	ldr	r2, [r7, #0]
    2faa:	430a      	orrs	r2, r1
    2fac:	619a      	str	r2, [r3, #24]
			break;
    2fae:	e00f      	b.n	2fd0 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    2fb0:	4b0a      	ldr	r3, [pc, #40]	; (2fdc <system_apb_clock_set_mask+0x58>)
    2fb2:	4a0a      	ldr	r2, [pc, #40]	; (2fdc <system_apb_clock_set_mask+0x58>)
    2fb4:	69d1      	ldr	r1, [r2, #28]
    2fb6:	683a      	ldr	r2, [r7, #0]
    2fb8:	430a      	orrs	r2, r1
    2fba:	61da      	str	r2, [r3, #28]
			break;
    2fbc:	e008      	b.n	2fd0 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    2fbe:	4b07      	ldr	r3, [pc, #28]	; (2fdc <system_apb_clock_set_mask+0x58>)
    2fc0:	4a06      	ldr	r2, [pc, #24]	; (2fdc <system_apb_clock_set_mask+0x58>)
    2fc2:	6a11      	ldr	r1, [r2, #32]
    2fc4:	683a      	ldr	r2, [r7, #0]
    2fc6:	430a      	orrs	r2, r1
    2fc8:	621a      	str	r2, [r3, #32]
			break;
    2fca:	e001      	b.n	2fd0 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    2fcc:	2317      	movs	r3, #23
    2fce:	e000      	b.n	2fd2 <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    2fd0:	2300      	movs	r3, #0
}
    2fd2:	0018      	movs	r0, r3
    2fd4:	46bd      	mov	sp, r7
    2fd6:	b002      	add	sp, #8
    2fd8:	bd80      	pop	{r7, pc}
    2fda:	46c0      	nop			; (mov r8, r8)
    2fdc:	40000400 	.word	0x40000400

00002fe0 <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
    2fe0:	b580      	push	{r7, lr}
    2fe2:	b082      	sub	sp, #8
    2fe4:	af00      	add	r7, sp, #0
    2fe6:	0002      	movs	r2, r0
    2fe8:	1dfb      	adds	r3, r7, #7
    2fea:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    2fec:	4b06      	ldr	r3, [pc, #24]	; (3008 <system_interrupt_enable+0x28>)
    2fee:	1dfa      	adds	r2, r7, #7
    2ff0:	7812      	ldrb	r2, [r2, #0]
    2ff2:	0011      	movs	r1, r2
    2ff4:	221f      	movs	r2, #31
    2ff6:	400a      	ands	r2, r1
    2ff8:	2101      	movs	r1, #1
    2ffa:	4091      	lsls	r1, r2
    2ffc:	000a      	movs	r2, r1
    2ffe:	601a      	str	r2, [r3, #0]
}
    3000:	46c0      	nop			; (mov r8, r8)
    3002:	46bd      	mov	sp, r7
    3004:	b002      	add	sp, #8
    3006:	bd80      	pop	{r7, pc}
    3008:	e000e100 	.word	0xe000e100

0000300c <system_interrupt_disable>:
 *
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
    300c:	b580      	push	{r7, lr}
    300e:	b082      	sub	sp, #8
    3010:	af00      	add	r7, sp, #0
    3012:	0002      	movs	r2, r0
    3014:	1dfb      	adds	r3, r7, #7
    3016:	701a      	strb	r2, [r3, #0]
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    3018:	4a07      	ldr	r2, [pc, #28]	; (3038 <system_interrupt_disable+0x2c>)
    301a:	1dfb      	adds	r3, r7, #7
    301c:	781b      	ldrb	r3, [r3, #0]
    301e:	0019      	movs	r1, r3
    3020:	231f      	movs	r3, #31
    3022:	400b      	ands	r3, r1
    3024:	2101      	movs	r1, #1
    3026:	4099      	lsls	r1, r3
    3028:	000b      	movs	r3, r1
    302a:	0019      	movs	r1, r3
    302c:	2380      	movs	r3, #128	; 0x80
    302e:	50d1      	str	r1, [r2, r3]
}
    3030:	46c0      	nop			; (mov r8, r8)
    3032:	46bd      	mov	sp, r7
    3034:	b002      	add	sp, #8
    3036:	bd80      	pop	{r7, pc}
    3038:	e000e100 	.word	0xe000e100

0000303c <rtc_count_is_syncing>:
 *
 * \retval true  if the module synchronization is ongoing
 * \retval false if the module has completed synchronization
 */
static bool rtc_count_is_syncing(struct rtc_module *const module)
{
    303c:	b580      	push	{r7, lr}
    303e:	b084      	sub	sp, #16
    3040:	af00      	add	r7, sp, #0
    3042:	6078      	str	r0, [r7, #4]
 	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    3044:	687b      	ldr	r3, [r7, #4]
    3046:	681b      	ldr	r3, [r3, #0]
    3048:	60fb      	str	r3, [r7, #12]

        if (rtc_module->MODE0.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    304a:	68fb      	ldr	r3, [r7, #12]
    304c:	7a9b      	ldrb	r3, [r3, #10]
    304e:	b2db      	uxtb	r3, r3
    3050:	b25b      	sxtb	r3, r3
    3052:	2b00      	cmp	r3, #0
    3054:	da01      	bge.n	305a <rtc_count_is_syncing+0x1e>
                return true;
    3056:	2301      	movs	r3, #1
    3058:	e000      	b.n	305c <rtc_count_is_syncing+0x20>
        }

        return false;
    305a:	2300      	movs	r3, #0
}
    305c:	0018      	movs	r0, r3
    305e:	46bd      	mov	sp, r7
    3060:	b004      	add	sp, #16
    3062:	bd80      	pop	{r7, pc}

00003064 <rtc_count_enable>:
 * module configuration parameters cannot be altered while the module is enabled.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_enable(struct rtc_module *const module)
{
    3064:	b580      	push	{r7, lr}
    3066:	b084      	sub	sp, #16
    3068:	af00      	add	r7, sp, #0
    306a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    306c:	687b      	ldr	r3, [r7, #4]
    306e:	681b      	ldr	r3, [r3, #0]
    3070:	60fb      	str	r3, [r7, #12]

#if RTC_COUNT_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
    3072:	2003      	movs	r0, #3
    3074:	4b0a      	ldr	r3, [pc, #40]	; (30a0 <rtc_count_enable+0x3c>)
    3076:	4798      	blx	r3
#endif

	while (rtc_count_is_syncing(module)) {
    3078:	46c0      	nop			; (mov r8, r8)
    307a:	687b      	ldr	r3, [r7, #4]
    307c:	0018      	movs	r0, r3
    307e:	4b09      	ldr	r3, [pc, #36]	; (30a4 <rtc_count_enable+0x40>)
    3080:	4798      	blx	r3
    3082:	1e03      	subs	r3, r0, #0
    3084:	d1f9      	bne.n	307a <rtc_count_enable+0x16>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_ENABLE;
    3086:	68fb      	ldr	r3, [r7, #12]
    3088:	881b      	ldrh	r3, [r3, #0]
    308a:	b29b      	uxth	r3, r3
    308c:	2202      	movs	r2, #2
    308e:	4313      	orrs	r3, r2
    3090:	b29a      	uxth	r2, r3
    3092:	68fb      	ldr	r3, [r7, #12]
    3094:	801a      	strh	r2, [r3, #0]
}
    3096:	46c0      	nop			; (mov r8, r8)
    3098:	46bd      	mov	sp, r7
    309a:	b004      	add	sp, #16
    309c:	bd80      	pop	{r7, pc}
    309e:	46c0      	nop			; (mov r8, r8)
    30a0:	00002fe1 	.word	0x00002fe1
    30a4:	0000303d 	.word	0x0000303d

000030a8 <rtc_count_disable>:
 * Disables the RTC module.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_disable(struct rtc_module *const module)
{
    30a8:	b580      	push	{r7, lr}
    30aa:	b084      	sub	sp, #16
    30ac:	af00      	add	r7, sp, #0
    30ae:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    30b0:	687b      	ldr	r3, [r7, #4]
    30b2:	681b      	ldr	r3, [r3, #0]
    30b4:	60fb      	str	r3, [r7, #12]

#if RTC_COUNT_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
    30b6:	2003      	movs	r0, #3
    30b8:	4b0d      	ldr	r3, [pc, #52]	; (30f0 <rtc_count_disable+0x48>)
    30ba:	4798      	blx	r3
#endif

	while (rtc_count_is_syncing(module)) {
    30bc:	46c0      	nop			; (mov r8, r8)
    30be:	687b      	ldr	r3, [r7, #4]
    30c0:	0018      	movs	r0, r3
    30c2:	4b0c      	ldr	r3, [pc, #48]	; (30f4 <rtc_count_disable+0x4c>)
    30c4:	4798      	blx	r3
    30c6:	1e03      	subs	r3, r0, #0
    30c8:	d1f9      	bne.n	30be <rtc_count_disable+0x16>
		/* Wait for synchronization */
	}

	/* Disbale interrupt */
	rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTENCLR_MASK;
    30ca:	68fb      	ldr	r3, [r7, #12]
    30cc:	22c1      	movs	r2, #193	; 0xc1
    30ce:	719a      	strb	r2, [r3, #6]
	/* Clear interrupt flag */
	rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_MASK;
    30d0:	68fb      	ldr	r3, [r7, #12]
    30d2:	22c1      	movs	r2, #193	; 0xc1
    30d4:	721a      	strb	r2, [r3, #8]

	/* Disable RTC module. */
	rtc_module->MODE0.CTRL.reg &= ~RTC_MODE0_CTRL_ENABLE;
    30d6:	68fb      	ldr	r3, [r7, #12]
    30d8:	881b      	ldrh	r3, [r3, #0]
    30da:	b29b      	uxth	r3, r3
    30dc:	2202      	movs	r2, #2
    30de:	4393      	bics	r3, r2
    30e0:	b29a      	uxth	r2, r3
    30e2:	68fb      	ldr	r3, [r7, #12]
    30e4:	801a      	strh	r2, [r3, #0]
}
    30e6:	46c0      	nop			; (mov r8, r8)
    30e8:	46bd      	mov	sp, r7
    30ea:	b004      	add	sp, #16
    30ec:	bd80      	pop	{r7, pc}
    30ee:	46c0      	nop			; (mov r8, r8)
    30f0:	0000300d 	.word	0x0000300d
    30f4:	0000303d 	.word	0x0000303d

000030f8 <rtc_count_reset>:
 * Resets the RTC to hardware defaults.
 *
 * \param[in,out]  module  Pointer to the software instance struct
 */
void rtc_count_reset(struct rtc_module *const module)
{
    30f8:	b580      	push	{r7, lr}
    30fa:	b084      	sub	sp, #16
    30fc:	af00      	add	r7, sp, #0
    30fe:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    3100:	687b      	ldr	r3, [r7, #4]
    3102:	681b      	ldr	r3, [r3, #0]
    3104:	60fb      	str	r3, [r7, #12]

	/* Disable module before reset. */
	rtc_count_disable(module);
    3106:	687b      	ldr	r3, [r7, #4]
    3108:	0018      	movs	r0, r3
    310a:	4b0d      	ldr	r3, [pc, #52]	; (3140 <rtc_count_reset+0x48>)
    310c:	4798      	blx	r3

#if RTC_COUNT_ASYNC == true
	module->registered_callback = 0;
    310e:	687b      	ldr	r3, [r7, #4]
    3110:	2200      	movs	r2, #0
    3112:	829a      	strh	r2, [r3, #20]
	module->enabled_callback    = 0;
    3114:	687b      	ldr	r3, [r7, #4]
    3116:	2200      	movs	r2, #0
    3118:	82da      	strh	r2, [r3, #22]
#endif

	while (rtc_count_is_syncing(module)) {
    311a:	46c0      	nop			; (mov r8, r8)
    311c:	687b      	ldr	r3, [r7, #4]
    311e:	0018      	movs	r0, r3
    3120:	4b08      	ldr	r3, [pc, #32]	; (3144 <rtc_count_reset+0x4c>)
    3122:	4798      	blx	r3
    3124:	1e03      	subs	r3, r0, #0
    3126:	d1f9      	bne.n	311c <rtc_count_reset+0x24>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_SWRST;
    3128:	68fb      	ldr	r3, [r7, #12]
    312a:	881b      	ldrh	r3, [r3, #0]
    312c:	b29b      	uxth	r3, r3
    312e:	2201      	movs	r2, #1
    3130:	4313      	orrs	r3, r2
    3132:	b29a      	uxth	r2, r3
    3134:	68fb      	ldr	r3, [r7, #12]
    3136:	801a      	strh	r2, [r3, #0]
}
    3138:	46c0      	nop			; (mov r8, r8)
    313a:	46bd      	mov	sp, r7
    313c:	b004      	add	sp, #16
    313e:	bd80      	pop	{r7, pc}
    3140:	000030a9 	.word	0x000030a9
    3144:	0000303d 	.word	0x0000303d

00003148 <_rtc_count_set_config>:
 * \retval STATUS_ERR_INVALID_ARG  If invalid argument(s) were given.
 */
static enum status_code _rtc_count_set_config(
		struct rtc_module *const module,
		const struct rtc_count_config *const config)
{
    3148:	b580      	push	{r7, lr}
    314a:	b084      	sub	sp, #16
    314c:	af00      	add	r7, sp, #0
    314e:	6078      	str	r0, [r7, #4]
    3150:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    3152:	687b      	ldr	r3, [r7, #4]
    3154:	681b      	ldr	r3, [r3, #0]
    3156:	60bb      	str	r3, [r7, #8]

	rtc_module->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) | config->prescaler;
    3158:	683b      	ldr	r3, [r7, #0]
    315a:	881a      	ldrh	r2, [r3, #0]
    315c:	68bb      	ldr	r3, [r7, #8]
    315e:	801a      	strh	r2, [r3, #0]

	/* Set mode and clear on match if applicable. */
	switch (config->mode) {
    3160:	683b      	ldr	r3, [r7, #0]
    3162:	789b      	ldrb	r3, [r3, #2]
    3164:	2b00      	cmp	r3, #0
    3166:	d03a      	beq.n	31de <_rtc_count_set_config+0x96>
    3168:	2b01      	cmp	r3, #1
    316a:	d000      	beq.n	316e <_rtc_count_set_config+0x26>
    316c:	e06c      	b.n	3248 <_rtc_count_set_config+0x100>
		case RTC_COUNT_MODE_32BIT:
			/* Set 32bit mode and clear on match if applicable. */
			rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MODE(0);
    316e:	68bb      	ldr	r3, [r7, #8]
    3170:	881b      	ldrh	r3, [r3, #0]
    3172:	b29a      	uxth	r2, r3
    3174:	68bb      	ldr	r3, [r7, #8]
    3176:	801a      	strh	r2, [r3, #0]

			/* Check if clear on compare match should be set. */
			if (config->clear_on_match) {
    3178:	683b      	ldr	r3, [r7, #0]
    317a:	78db      	ldrb	r3, [r3, #3]
    317c:	2b00      	cmp	r3, #0
    317e:	d007      	beq.n	3190 <_rtc_count_set_config+0x48>
				/* Set clear on match. */
				rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MATCHCLR;
    3180:	68bb      	ldr	r3, [r7, #8]
    3182:	881b      	ldrh	r3, [r3, #0]
    3184:	b29b      	uxth	r3, r3
    3186:	2280      	movs	r2, #128	; 0x80
    3188:	4313      	orrs	r3, r2
    318a:	b29a      	uxth	r2, r3
    318c:	68bb      	ldr	r3, [r7, #8]
    318e:	801a      	strh	r2, [r3, #0]
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP32; i++) {
    3190:	230f      	movs	r3, #15
    3192:	18fb      	adds	r3, r7, r3
    3194:	2200      	movs	r2, #0
    3196:	701a      	strb	r2, [r3, #0]
    3198:	e01b      	b.n	31d2 <_rtc_count_set_config+0x8a>
				while (rtc_count_is_syncing(module)) {
    319a:	46c0      	nop			; (mov r8, r8)
    319c:	687b      	ldr	r3, [r7, #4]
    319e:	0018      	movs	r0, r3
    31a0:	4b37      	ldr	r3, [pc, #220]	; (3280 <_rtc_count_set_config+0x138>)
    31a2:	4798      	blx	r3
    31a4:	1e03      	subs	r3, r0, #0
    31a6:	d1f9      	bne.n	319c <_rtc_count_set_config+0x54>
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
    31a8:	230f      	movs	r3, #15
    31aa:	18fb      	adds	r3, r7, r3
    31ac:	781a      	ldrb	r2, [r3, #0]
    31ae:	683b      	ldr	r3, [r7, #0]
    31b0:	3202      	adds	r2, #2
    31b2:	0092      	lsls	r2, r2, #2
    31b4:	58d1      	ldr	r1, [r2, r3]
    31b6:	230f      	movs	r3, #15
    31b8:	18fb      	adds	r3, r7, r3
    31ba:	781a      	ldrb	r2, [r3, #0]
    31bc:	687b      	ldr	r3, [r7, #4]
    31be:	0018      	movs	r0, r3
    31c0:	4b30      	ldr	r3, [pc, #192]	; (3284 <_rtc_count_set_config+0x13c>)
    31c2:	4798      	blx	r3
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP32; i++) {
    31c4:	230f      	movs	r3, #15
    31c6:	18fb      	adds	r3, r7, r3
    31c8:	781a      	ldrb	r2, [r3, #0]
    31ca:	230f      	movs	r3, #15
    31cc:	18fb      	adds	r3, r7, r3
    31ce:	3201      	adds	r2, #1
    31d0:	701a      	strb	r2, [r3, #0]
    31d2:	230f      	movs	r3, #15
    31d4:	18fb      	adds	r3, r7, r3
    31d6:	781b      	ldrb	r3, [r3, #0]
    31d8:	2b00      	cmp	r3, #0
    31da:	d0de      	beq.n	319a <_rtc_count_set_config+0x52>
						(enum rtc_count_compare)i);
			}
			break;
    31dc:	e036      	b.n	324c <_rtc_count_set_config+0x104>

		case RTC_COUNT_MODE_16BIT:
			/* Set 16bit mode. */
			rtc_module->MODE1.CTRL.reg |= RTC_MODE1_CTRL_MODE(1);
    31de:	68bb      	ldr	r3, [r7, #8]
    31e0:	881b      	ldrh	r3, [r3, #0]
    31e2:	b29b      	uxth	r3, r3
    31e4:	2204      	movs	r2, #4
    31e6:	4313      	orrs	r3, r2
    31e8:	b29a      	uxth	r2, r3
    31ea:	68bb      	ldr	r3, [r7, #8]
    31ec:	801a      	strh	r2, [r3, #0]

			/* Check if match on clear is set, and return invalid
			 * argument if set. */
			if (config->clear_on_match) {
    31ee:	683b      	ldr	r3, [r7, #0]
    31f0:	78db      	ldrb	r3, [r3, #3]
    31f2:	2b00      	cmp	r3, #0
    31f4:	d001      	beq.n	31fa <_rtc_count_set_config+0xb2>
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
    31f6:	2317      	movs	r3, #23
    31f8:	e03e      	b.n	3278 <_rtc_count_set_config+0x130>
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
    31fa:	230e      	movs	r3, #14
    31fc:	18fb      	adds	r3, r7, r3
    31fe:	2200      	movs	r2, #0
    3200:	701a      	strb	r2, [r3, #0]
    3202:	e01b      	b.n	323c <_rtc_count_set_config+0xf4>
				while (rtc_count_is_syncing(module)) {
    3204:	46c0      	nop			; (mov r8, r8)
    3206:	687b      	ldr	r3, [r7, #4]
    3208:	0018      	movs	r0, r3
    320a:	4b1d      	ldr	r3, [pc, #116]	; (3280 <_rtc_count_set_config+0x138>)
    320c:	4798      	blx	r3
    320e:	1e03      	subs	r3, r0, #0
    3210:	d1f9      	bne.n	3206 <_rtc_count_set_config+0xbe>
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
    3212:	230e      	movs	r3, #14
    3214:	18fb      	adds	r3, r7, r3
    3216:	781a      	ldrb	r2, [r3, #0]
    3218:	683b      	ldr	r3, [r7, #0]
    321a:	3202      	adds	r2, #2
    321c:	0092      	lsls	r2, r2, #2
    321e:	58d1      	ldr	r1, [r2, r3]
    3220:	230e      	movs	r3, #14
    3222:	18fb      	adds	r3, r7, r3
    3224:	781a      	ldrb	r2, [r3, #0]
    3226:	687b      	ldr	r3, [r7, #4]
    3228:	0018      	movs	r0, r3
    322a:	4b16      	ldr	r3, [pc, #88]	; (3284 <_rtc_count_set_config+0x13c>)
    322c:	4798      	blx	r3
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
    322e:	230e      	movs	r3, #14
    3230:	18fb      	adds	r3, r7, r3
    3232:	781a      	ldrb	r2, [r3, #0]
    3234:	230e      	movs	r3, #14
    3236:	18fb      	adds	r3, r7, r3
    3238:	3201      	adds	r2, #1
    323a:	701a      	strb	r2, [r3, #0]
    323c:	230e      	movs	r3, #14
    323e:	18fb      	adds	r3, r7, r3
    3240:	781b      	ldrb	r3, [r3, #0]
    3242:	2b01      	cmp	r3, #1
    3244:	d9de      	bls.n	3204 <_rtc_count_set_config+0xbc>
						(enum rtc_count_compare)i);
			}
			break;
    3246:	e001      	b.n	324c <_rtc_count_set_config+0x104>
		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    3248:	2317      	movs	r3, #23
    324a:	e015      	b.n	3278 <_rtc_count_set_config+0x130>
	}

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
    324c:	683b      	ldr	r3, [r7, #0]
    324e:	791b      	ldrb	r3, [r3, #4]
    3250:	2b00      	cmp	r3, #0
    3252:	d010      	beq.n	3276 <_rtc_count_set_config+0x12e>
		/* Set continuously mode. */
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RCONT;
    3254:	68bb      	ldr	r3, [r7, #8]
    3256:	885b      	ldrh	r3, [r3, #2]
    3258:	b29b      	uxth	r3, r3
    325a:	2280      	movs	r2, #128	; 0x80
    325c:	01d2      	lsls	r2, r2, #7
    325e:	4313      	orrs	r3, r2
    3260:	b29a      	uxth	r2, r3
    3262:	68bb      	ldr	r3, [r7, #8]
    3264:	805a      	strh	r2, [r3, #2]
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RREQ;
    3266:	68bb      	ldr	r3, [r7, #8]
    3268:	885b      	ldrh	r3, [r3, #2]
    326a:	b29b      	uxth	r3, r3
    326c:	4a06      	ldr	r2, [pc, #24]	; (3288 <_rtc_count_set_config+0x140>)
    326e:	4313      	orrs	r3, r2
    3270:	b29a      	uxth	r2, r3
    3272:	68bb      	ldr	r3, [r7, #8]
    3274:	805a      	strh	r2, [r3, #2]
	}

	/* Return status OK if everything was configured. */
	return STATUS_OK;
    3276:	2300      	movs	r3, #0
}
    3278:	0018      	movs	r0, r3
    327a:	46bd      	mov	sp, r7
    327c:	b004      	add	sp, #16
    327e:	bd80      	pop	{r7, pc}
    3280:	0000303d 	.word	0x0000303d
    3284:	0000337d 	.word	0x0000337d
    3288:	ffff8000 	.word	0xffff8000

0000328c <rtc_count_init>:
 */
enum status_code rtc_count_init(
		struct rtc_module *const module,
		Rtc *const hw,
		const struct rtc_count_config *const config)
{
    328c:	b580      	push	{r7, lr}
    328e:	b086      	sub	sp, #24
    3290:	af00      	add	r7, sp, #0
    3292:	60f8      	str	r0, [r7, #12]
    3294:	60b9      	str	r1, [r7, #8]
    3296:	607a      	str	r2, [r7, #4]
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    3298:	68fb      	ldr	r3, [r7, #12]
    329a:	68ba      	ldr	r2, [r7, #8]
    329c:	601a      	str	r2, [r3, #0]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_RTC);
    329e:	2120      	movs	r1, #32
    32a0:	2000      	movs	r0, #0
    32a2:	4b17      	ldr	r3, [pc, #92]	; (3300 <rtc_count_init+0x74>)
    32a4:	4798      	blx	r3

	/* Set up GCLK */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    32a6:	2314      	movs	r3, #20
    32a8:	18fb      	adds	r3, r7, r3
    32aa:	0018      	movs	r0, r3
    32ac:	4b15      	ldr	r3, [pc, #84]	; (3304 <rtc_count_init+0x78>)
    32ae:	4798      	blx	r3
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
    32b0:	2314      	movs	r3, #20
    32b2:	18fb      	adds	r3, r7, r3
    32b4:	2202      	movs	r2, #2
    32b6:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
    32b8:	2314      	movs	r3, #20
    32ba:	18fb      	adds	r3, r7, r3
    32bc:	0019      	movs	r1, r3
    32be:	2004      	movs	r0, #4
    32c0:	4b11      	ldr	r3, [pc, #68]	; (3308 <rtc_count_init+0x7c>)
    32c2:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
    32c4:	2004      	movs	r0, #4
    32c6:	4b11      	ldr	r3, [pc, #68]	; (330c <rtc_count_init+0x80>)
    32c8:	4798      	blx	r3

	/* Reset module to hardware defaults. */
	rtc_count_reset(module);
    32ca:	68fb      	ldr	r3, [r7, #12]
    32cc:	0018      	movs	r0, r3
    32ce:	4b10      	ldr	r3, [pc, #64]	; (3310 <rtc_count_init+0x84>)
    32d0:	4798      	blx	r3

	/* Save conf_struct internally for continued use. */
	module->mode                = config->mode;
    32d2:	687b      	ldr	r3, [r7, #4]
    32d4:	789a      	ldrb	r2, [r3, #2]
    32d6:	68fb      	ldr	r3, [r7, #12]
    32d8:	711a      	strb	r2, [r3, #4]
	module->continuously_update = config->continuously_update;
    32da:	687b      	ldr	r3, [r7, #4]
    32dc:	791a      	ldrb	r2, [r3, #4]
    32de:	68fb      	ldr	r3, [r7, #12]
    32e0:	715a      	strb	r2, [r3, #5]

#  if (RTC_INST_NUM == 1)
	_rtc_instance[0] = module;
    32e2:	4b0c      	ldr	r3, [pc, #48]	; (3314 <rtc_count_init+0x88>)
    32e4:	68fa      	ldr	r2, [r7, #12]
    32e6:	601a      	str	r2, [r3, #0]
	/* Register this instance for callbacks*/
	_rtc_instance[_rtc_get_inst_index(hw)] = module;
#  endif

	/* Set config and return status. */
	return _rtc_count_set_config(module, config);
    32e8:	687a      	ldr	r2, [r7, #4]
    32ea:	68fb      	ldr	r3, [r7, #12]
    32ec:	0011      	movs	r1, r2
    32ee:	0018      	movs	r0, r3
    32f0:	4b09      	ldr	r3, [pc, #36]	; (3318 <rtc_count_init+0x8c>)
    32f2:	4798      	blx	r3
    32f4:	0003      	movs	r3, r0
}
    32f6:	0018      	movs	r0, r3
    32f8:	46bd      	mov	sp, r7
    32fa:	b006      	add	sp, #24
    32fc:	bd80      	pop	{r7, pc}
    32fe:	46c0      	nop			; (mov r8, r8)
    3300:	00002f85 	.word	0x00002f85
    3304:	00002f6d 	.word	0x00002f6d
    3308:	00005409 	.word	0x00005409
    330c:	0000544d 	.word	0x0000544d
    3310:	000030f9 	.word	0x000030f9
    3314:	20003d14 	.word	0x20003d14
    3318:	00003149 	.word	0x00003149

0000331c <rtc_count_set_count>:
 * \retval STATUS_ERR_INVALID_ARG  If invalid argument(s) were provided
 */
enum status_code rtc_count_set_count(
		struct rtc_module *const module,
		const uint32_t count_value)
{
    331c:	b580      	push	{r7, lr}
    331e:	b084      	sub	sp, #16
    3320:	af00      	add	r7, sp, #0
    3322:	6078      	str	r0, [r7, #4]
    3324:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    3326:	687b      	ldr	r3, [r7, #4]
    3328:	681b      	ldr	r3, [r3, #0]
    332a:	60fb      	str	r3, [r7, #12]

	while (rtc_count_is_syncing(module)) {
    332c:	46c0      	nop			; (mov r8, r8)
    332e:	687b      	ldr	r3, [r7, #4]
    3330:	0018      	movs	r0, r3
    3332:	4b10      	ldr	r3, [pc, #64]	; (3374 <rtc_count_set_count+0x58>)
    3334:	4798      	blx	r3
    3336:	1e03      	subs	r3, r0, #0
    3338:	d1f9      	bne.n	332e <rtc_count_set_count+0x12>
		/* Wait for synchronization */
	}

	/* Set count according to mode */
	switch(module->mode){
    333a:	687b      	ldr	r3, [r7, #4]
    333c:	791b      	ldrb	r3, [r3, #4]
    333e:	2b00      	cmp	r3, #0
    3340:	d005      	beq.n	334e <rtc_count_set_count+0x32>
    3342:	2b01      	cmp	r3, #1
    3344:	d10e      	bne.n	3364 <rtc_count_set_count+0x48>
		case RTC_COUNT_MODE_32BIT:
			/* Write value to register. */
			rtc_module->MODE0.COUNT.reg = count_value;
    3346:	68fb      	ldr	r3, [r7, #12]
    3348:	683a      	ldr	r2, [r7, #0]
    334a:	611a      	str	r2, [r3, #16]

			break;
    334c:	e00c      	b.n	3368 <rtc_count_set_count+0x4c>

		case RTC_COUNT_MODE_16BIT:
			/* Check if 16-bit value is provided. */
			if(count_value > 0xffff){
    334e:	683b      	ldr	r3, [r7, #0]
    3350:	4a09      	ldr	r2, [pc, #36]	; (3378 <rtc_count_set_count+0x5c>)
    3352:	4293      	cmp	r3, r2
    3354:	d901      	bls.n	335a <rtc_count_set_count+0x3e>
				return STATUS_ERR_INVALID_ARG;
    3356:	2317      	movs	r3, #23
    3358:	e007      	b.n	336a <rtc_count_set_count+0x4e>
			}

			/* Write value to register. */
			rtc_module->MODE1.COUNT.reg = (uint32_t)count_value;
    335a:	683b      	ldr	r3, [r7, #0]
    335c:	b29a      	uxth	r2, r3
    335e:	68fb      	ldr	r3, [r7, #12]
    3360:	821a      	strh	r2, [r3, #16]

			break;
    3362:	e001      	b.n	3368 <rtc_count_set_count+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    3364:	2317      	movs	r3, #23
    3366:	e000      	b.n	336a <rtc_count_set_count+0x4e>
	}
	return STATUS_OK;
    3368:	2300      	movs	r3, #0
}
    336a:	0018      	movs	r0, r3
    336c:	46bd      	mov	sp, r7
    336e:	b004      	add	sp, #16
    3370:	bd80      	pop	{r7, pc}
    3372:	46c0      	nop			; (mov r8, r8)
    3374:	0000303d 	.word	0x0000303d
    3378:	0000ffff 	.word	0x0000ffff

0000337c <rtc_count_set_compare>:
 */
enum status_code rtc_count_set_compare(
		struct rtc_module *const module,
		const uint32_t comp_value,
		const enum rtc_count_compare comp_index)
{
    337c:	b580      	push	{r7, lr}
    337e:	b086      	sub	sp, #24
    3380:	af00      	add	r7, sp, #0
    3382:	60f8      	str	r0, [r7, #12]
    3384:	60b9      	str	r1, [r7, #8]
    3386:	1dfb      	adds	r3, r7, #7
    3388:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    338a:	68fb      	ldr	r3, [r7, #12]
    338c:	681b      	ldr	r3, [r3, #0]
    338e:	617b      	str	r3, [r7, #20]

	while (rtc_count_is_syncing(module)) {
    3390:	46c0      	nop			; (mov r8, r8)
    3392:	68fb      	ldr	r3, [r7, #12]
    3394:	0018      	movs	r0, r3
    3396:	4b1a      	ldr	r3, [pc, #104]	; (3400 <rtc_count_set_compare+0x84>)
    3398:	4798      	blx	r3
    339a:	1e03      	subs	r3, r0, #0
    339c:	d1f9      	bne.n	3392 <rtc_count_set_compare+0x16>
		/* Wait for synchronization */
	}

	/* Set compare values based on operation mode. */
	switch (module->mode) {
    339e:	68fb      	ldr	r3, [r7, #12]
    33a0:	791b      	ldrb	r3, [r3, #4]
    33a2:	2b00      	cmp	r3, #0
    33a4:	d00f      	beq.n	33c6 <rtc_count_set_compare+0x4a>
    33a6:	2b01      	cmp	r3, #1
    33a8:	d122      	bne.n	33f0 <rtc_count_set_compare+0x74>
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP32) {
    33aa:	1dfb      	adds	r3, r7, #7
    33ac:	781b      	ldrb	r3, [r3, #0]
    33ae:	2b01      	cmp	r3, #1
    33b0:	d901      	bls.n	33b6 <rtc_count_set_compare+0x3a>
				return STATUS_ERR_INVALID_ARG;
    33b2:	2317      	movs	r3, #23
    33b4:	e01f      	b.n	33f6 <rtc_count_set_compare+0x7a>
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;
    33b6:	1dfb      	adds	r3, r7, #7
    33b8:	781a      	ldrb	r2, [r3, #0]
    33ba:	697b      	ldr	r3, [r7, #20]
    33bc:	3206      	adds	r2, #6
    33be:	0092      	lsls	r2, r2, #2
    33c0:	68b9      	ldr	r1, [r7, #8]
    33c2:	50d1      	str	r1, [r2, r3]

			break;
    33c4:	e016      	b.n	33f4 <rtc_count_set_compare+0x78>

		case RTC_COUNT_MODE_16BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
    33c6:	1dfb      	adds	r3, r7, #7
    33c8:	781b      	ldrb	r3, [r3, #0]
    33ca:	2b02      	cmp	r3, #2
    33cc:	d901      	bls.n	33d2 <rtc_count_set_compare+0x56>
				return STATUS_ERR_INVALID_ARG;
    33ce:	2317      	movs	r3, #23
    33d0:	e011      	b.n	33f6 <rtc_count_set_compare+0x7a>
			}

			/* Check that 16-bit value is provided. */
			if (comp_value > 0xffff) {
    33d2:	68bb      	ldr	r3, [r7, #8]
    33d4:	4a0b      	ldr	r2, [pc, #44]	; (3404 <rtc_count_set_compare+0x88>)
    33d6:	4293      	cmp	r3, r2
    33d8:	d901      	bls.n	33de <rtc_count_set_compare+0x62>
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
    33da:	2317      	movs	r3, #23
    33dc:	e00b      	b.n	33f6 <rtc_count_set_compare+0x7a>
			}

			/* Set compare value for COMP. */
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;
    33de:	1dfb      	adds	r3, r7, #7
    33e0:	781a      	ldrb	r2, [r3, #0]
    33e2:	68bb      	ldr	r3, [r7, #8]
    33e4:	b299      	uxth	r1, r3
    33e6:	697b      	ldr	r3, [r7, #20]
    33e8:	320c      	adds	r2, #12
    33ea:	0052      	lsls	r2, r2, #1
    33ec:	52d1      	strh	r1, [r2, r3]

			break;
    33ee:	e001      	b.n	33f4 <rtc_count_set_compare+0x78>

		default:
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
    33f0:	231a      	movs	r3, #26
    33f2:	e000      	b.n	33f6 <rtc_count_set_compare+0x7a>
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
    33f4:	2300      	movs	r3, #0
}
    33f6:	0018      	movs	r0, r3
    33f8:	46bd      	mov	sp, r7
    33fa:	b006      	add	sp, #24
    33fc:	bd80      	pop	{r7, pc}
    33fe:	46c0      	nop			; (mov r8, r8)
    3400:	0000303d 	.word	0x0000303d
    3404:	0000ffff 	.word	0x0000ffff

00003408 <rtc_count_register_callback>:
 */
enum status_code rtc_count_register_callback(
		struct rtc_module *const module,
		rtc_count_callback_t callback,
		enum rtc_count_callback callback_type)
{
    3408:	b580      	push	{r7, lr}
    340a:	b086      	sub	sp, #24
    340c:	af00      	add	r7, sp, #0
    340e:	60f8      	str	r0, [r7, #12]
    3410:	60b9      	str	r1, [r7, #8]
    3412:	1dfb      	adds	r3, r7, #7
    3414:	701a      	strb	r2, [r3, #0]

	enum status_code status = STATUS_OK;
    3416:	2317      	movs	r3, #23
    3418:	18fb      	adds	r3, r7, r3
    341a:	2200      	movs	r2, #0
    341c:	701a      	strb	r2, [r3, #0]

	/* Overflow callback */
	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW) {
    341e:	1dfb      	adds	r3, r7, #7
    3420:	781b      	ldrb	r3, [r3, #0]
    3422:	2b02      	cmp	r3, #2
    3424:	d104      	bne.n	3430 <rtc_count_register_callback+0x28>
		status = STATUS_OK;
    3426:	2317      	movs	r3, #23
    3428:	18fb      	adds	r3, r7, r3
    342a:	2200      	movs	r2, #0
    342c:	701a      	strb	r2, [r3, #0]
    342e:	e01f      	b.n	3470 <rtc_count_register_callback+0x68>
	} else {
		/* Make sure callback type can be registered */
		switch (module->mode) {
    3430:	68fb      	ldr	r3, [r7, #12]
    3432:	791b      	ldrb	r3, [r3, #4]
    3434:	2b00      	cmp	r3, #0
    3436:	d00a      	beq.n	344e <rtc_count_register_callback+0x46>
    3438:	2b01      	cmp	r3, #1
    343a:	d111      	bne.n	3460 <rtc_count_register_callback+0x58>
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity for 32-bit mode. */
			if (callback_type > RTC_NUM_OF_COMP32) {
    343c:	1dfb      	adds	r3, r7, #7
    343e:	781b      	ldrb	r3, [r3, #0]
    3440:	2b01      	cmp	r3, #1
    3442:	d912      	bls.n	346a <rtc_count_register_callback+0x62>
				status = STATUS_ERR_INVALID_ARG;
    3444:	2317      	movs	r3, #23
    3446:	18fb      	adds	r3, r7, r3
    3448:	2217      	movs	r2, #23
    344a:	701a      	strb	r2, [r3, #0]
			}

			break;
    344c:	e00d      	b.n	346a <rtc_count_register_callback+0x62>
		case RTC_COUNT_MODE_16BIT:
			/* Check sanity for 16-bit mode. */
			if (callback_type > RTC_NUM_OF_COMP16) {
    344e:	1dfb      	adds	r3, r7, #7
    3450:	781b      	ldrb	r3, [r3, #0]
    3452:	2b02      	cmp	r3, #2
    3454:	d90b      	bls.n	346e <rtc_count_register_callback+0x66>
				status = STATUS_ERR_INVALID_ARG;
    3456:	2317      	movs	r3, #23
    3458:	18fb      	adds	r3, r7, r3
    345a:	2217      	movs	r2, #23
    345c:	701a      	strb	r2, [r3, #0]
			}
			break;
    345e:	e006      	b.n	346e <rtc_count_register_callback+0x66>
		default:
			status = STATUS_ERR_INVALID_ARG;
    3460:	2317      	movs	r3, #23
    3462:	18fb      	adds	r3, r7, r3
    3464:	2217      	movs	r2, #23
    3466:	701a      	strb	r2, [r3, #0]
    3468:	e002      	b.n	3470 <rtc_count_register_callback+0x68>
			break;
    346a:	46c0      	nop			; (mov r8, r8)
    346c:	e000      	b.n	3470 <rtc_count_register_callback+0x68>
			break;
    346e:	46c0      	nop			; (mov r8, r8)
		}
	}

	if (status == STATUS_OK) {
    3470:	2317      	movs	r3, #23
    3472:	18fb      	adds	r3, r7, r3
    3474:	781b      	ldrb	r3, [r3, #0]
    3476:	2b00      	cmp	r3, #0
    3478:	d115      	bne.n	34a6 <rtc_count_register_callback+0x9e>
		/* Register callback */
		module->callbacks[callback_type] = callback;
    347a:	1dfb      	adds	r3, r7, #7
    347c:	781a      	ldrb	r2, [r3, #0]
    347e:	68fb      	ldr	r3, [r7, #12]
    3480:	3202      	adds	r2, #2
    3482:	0092      	lsls	r2, r2, #2
    3484:	68b9      	ldr	r1, [r7, #8]
    3486:	50d1      	str	r1, [r2, r3]
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
    3488:	68fb      	ldr	r3, [r7, #12]
    348a:	8a9b      	ldrh	r3, [r3, #20]
    348c:	b29b      	uxth	r3, r3
    348e:	b21a      	sxth	r2, r3
    3490:	1dfb      	adds	r3, r7, #7
    3492:	781b      	ldrb	r3, [r3, #0]
    3494:	2101      	movs	r1, #1
    3496:	4099      	lsls	r1, r3
    3498:	000b      	movs	r3, r1
    349a:	b21b      	sxth	r3, r3
    349c:	4313      	orrs	r3, r2
    349e:	b21b      	sxth	r3, r3
    34a0:	b29a      	uxth	r2, r3
    34a2:	68fb      	ldr	r3, [r7, #12]
    34a4:	829a      	strh	r2, [r3, #20]
	}

	return status;
    34a6:	2317      	movs	r3, #23
    34a8:	18fb      	adds	r3, r7, r3
    34aa:	781b      	ldrb	r3, [r3, #0]
}
    34ac:	0018      	movs	r0, r3
    34ae:	46bd      	mov	sp, r7
    34b0:	b006      	add	sp, #24
    34b2:	bd80      	pop	{r7, pc}

000034b4 <rtc_count_enable_callback>:
 * \param[in]     callback_type Callback type to enable
 */
void rtc_count_enable_callback(
		struct rtc_module *const module,
		enum rtc_count_callback callback_type)
{
    34b4:	b580      	push	{r7, lr}
    34b6:	b084      	sub	sp, #16
    34b8:	af00      	add	r7, sp, #0
    34ba:	6078      	str	r0, [r7, #4]
    34bc:	000a      	movs	r2, r1
    34be:	1cfb      	adds	r3, r7, #3
    34c0:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    34c2:	687b      	ldr	r3, [r7, #4]
    34c4:	681b      	ldr	r3, [r3, #0]
    34c6:	60fb      	str	r3, [r7, #12]

	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW) {
    34c8:	1cfb      	adds	r3, r7, #3
    34ca:	781b      	ldrb	r3, [r3, #0]
    34cc:	2b02      	cmp	r3, #2
    34ce:	d103      	bne.n	34d8 <rtc_count_enable_callback+0x24>
		rtc_module->MODE0.INTENSET.reg = RTC_MODE0_INTFLAG_OVF;
    34d0:	68fb      	ldr	r3, [r7, #12]
    34d2:	2280      	movs	r2, #128	; 0x80
    34d4:	71da      	strb	r2, [r3, #7]
    34d6:	e00a      	b.n	34ee <rtc_count_enable_callback+0x3a>
	} else {
		rtc_module->MODE0.INTENSET.reg = RTC_MODE1_INTFLAG_CMP(1 << callback_type);
    34d8:	1cfb      	adds	r3, r7, #3
    34da:	781b      	ldrb	r3, [r3, #0]
    34dc:	2201      	movs	r2, #1
    34de:	409a      	lsls	r2, r3
    34e0:	0013      	movs	r3, r2
    34e2:	b2db      	uxtb	r3, r3
    34e4:	2203      	movs	r2, #3
    34e6:	4013      	ands	r3, r2
    34e8:	b2da      	uxtb	r2, r3
    34ea:	68fb      	ldr	r3, [r7, #12]
    34ec:	71da      	strb	r2, [r3, #7]
	}
	/* Mark callback as enabled. */
	module->enabled_callback |= (1 << callback_type);
    34ee:	687b      	ldr	r3, [r7, #4]
    34f0:	8adb      	ldrh	r3, [r3, #22]
    34f2:	b29b      	uxth	r3, r3
    34f4:	b21a      	sxth	r2, r3
    34f6:	1cfb      	adds	r3, r7, #3
    34f8:	781b      	ldrb	r3, [r3, #0]
    34fa:	2101      	movs	r1, #1
    34fc:	4099      	lsls	r1, r3
    34fe:	000b      	movs	r3, r1
    3500:	b21b      	sxth	r3, r3
    3502:	4313      	orrs	r3, r2
    3504:	b21b      	sxth	r3, r3
    3506:	b29a      	uxth	r2, r3
    3508:	687b      	ldr	r3, [r7, #4]
    350a:	82da      	strh	r2, [r3, #22]
}
    350c:	46c0      	nop			; (mov r8, r8)
    350e:	46bd      	mov	sp, r7
    3510:	b004      	add	sp, #16
    3512:	bd80      	pop	{r7, pc}

00003514 <_rtc_interrupt_handler>:
 * \internal Interrupt handler for RTC
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
    3514:	b580      	push	{r7, lr}
    3516:	b086      	sub	sp, #24
    3518:	af00      	add	r7, sp, #0
    351a:	6078      	str	r0, [r7, #4]
	struct rtc_module *module = _rtc_instance[instance_index];
    351c:	4b31      	ldr	r3, [pc, #196]	; (35e4 <_rtc_interrupt_handler+0xd0>)
    351e:	687a      	ldr	r2, [r7, #4]
    3520:	0092      	lsls	r2, r2, #2
    3522:	58d3      	ldr	r3, [r2, r3]
    3524:	617b      	str	r3, [r7, #20]

	Rtc *const rtc_module = module->hw;
    3526:	697b      	ldr	r3, [r7, #20]
    3528:	681b      	ldr	r3, [r3, #0]
    352a:	613b      	str	r3, [r7, #16]

	/* Combine callback registered and enabled masks */
	uint16_t callback_mask = module->enabled_callback;
    352c:	230e      	movs	r3, #14
    352e:	18fb      	adds	r3, r7, r3
    3530:	697a      	ldr	r2, [r7, #20]
    3532:	8ad2      	ldrh	r2, [r2, #22]
    3534:	801a      	strh	r2, [r3, #0]
	callback_mask &= module->registered_callback;
    3536:	697b      	ldr	r3, [r7, #20]
    3538:	8a9b      	ldrh	r3, [r3, #20]
    353a:	b29a      	uxth	r2, r3
    353c:	230e      	movs	r3, #14
    353e:	18fb      	adds	r3, r7, r3
    3540:	210e      	movs	r1, #14
    3542:	1879      	adds	r1, r7, r1
    3544:	8809      	ldrh	r1, [r1, #0]
    3546:	400a      	ands	r2, r1
    3548:	801a      	strh	r2, [r3, #0]

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE0.INTFLAG.reg;
    354a:	693b      	ldr	r3, [r7, #16]
    354c:	7a1b      	ldrb	r3, [r3, #8]
    354e:	b2da      	uxtb	r2, r3
    3550:	230c      	movs	r3, #12
    3552:	18fb      	adds	r3, r7, r3
    3554:	801a      	strh	r2, [r3, #0]
	interrupt_status &= rtc_module->MODE0.INTENSET.reg;
    3556:	693b      	ldr	r3, [r7, #16]
    3558:	79db      	ldrb	r3, [r3, #7]
    355a:	b2db      	uxtb	r3, r3
    355c:	b29a      	uxth	r2, r3
    355e:	230c      	movs	r3, #12
    3560:	18fb      	adds	r3, r7, r3
    3562:	210c      	movs	r1, #12
    3564:	1879      	adds	r1, r7, r1
    3566:	8809      	ldrh	r1, [r1, #0]
    3568:	400a      	ands	r2, r1
    356a:	801a      	strh	r2, [r3, #0]

	if (interrupt_status & RTC_MODE0_INTFLAG_OVF) {
    356c:	230c      	movs	r3, #12
    356e:	18fb      	adds	r3, r7, r3
    3570:	881b      	ldrh	r3, [r3, #0]
    3572:	2280      	movs	r2, #128	; 0x80
    3574:	4013      	ands	r3, r2
    3576:	d00c      	beq.n	3592 <_rtc_interrupt_handler+0x7e>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_OVERFLOW)) {
    3578:	230e      	movs	r3, #14
    357a:	18fb      	adds	r3, r7, r3
    357c:	881b      	ldrh	r3, [r3, #0]
    357e:	2204      	movs	r2, #4
    3580:	4013      	ands	r3, r2
    3582:	d002      	beq.n	358a <_rtc_interrupt_handler+0x76>
			module->callbacks[RTC_COUNT_CALLBACK_OVERFLOW]();
    3584:	697b      	ldr	r3, [r7, #20]
    3586:	691b      	ldr	r3, [r3, #16]
    3588:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_OVF;
    358a:	693b      	ldr	r3, [r7, #16]
    358c:	2280      	movs	r2, #128	; 0x80
    358e:	721a      	strb	r2, [r3, #8]
		}
		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 5);
		#endif
	}
}
    3590:	e024      	b.n	35dc <_rtc_interrupt_handler+0xc8>
	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 0)) {
    3592:	230c      	movs	r3, #12
    3594:	18fb      	adds	r3, r7, r3
    3596:	881b      	ldrh	r3, [r3, #0]
    3598:	2201      	movs	r2, #1
    359a:	4013      	ands	r3, r2
    359c:	d00c      	beq.n	35b8 <_rtc_interrupt_handler+0xa4>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_0)) {
    359e:	230e      	movs	r3, #14
    35a0:	18fb      	adds	r3, r7, r3
    35a2:	881b      	ldrh	r3, [r3, #0]
    35a4:	2201      	movs	r2, #1
    35a6:	4013      	ands	r3, r2
    35a8:	d002      	beq.n	35b0 <_rtc_interrupt_handler+0x9c>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_0]();
    35aa:	697b      	ldr	r3, [r7, #20]
    35ac:	689b      	ldr	r3, [r3, #8]
    35ae:	4798      	blx	r3
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 0);
    35b0:	693b      	ldr	r3, [r7, #16]
    35b2:	2201      	movs	r2, #1
    35b4:	721a      	strb	r2, [r3, #8]
}
    35b6:	e011      	b.n	35dc <_rtc_interrupt_handler+0xc8>
	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 1)) {
    35b8:	230c      	movs	r3, #12
    35ba:	18fb      	adds	r3, r7, r3
    35bc:	881b      	ldrh	r3, [r3, #0]
    35be:	2202      	movs	r2, #2
    35c0:	4013      	ands	r3, r2
    35c2:	d00b      	beq.n	35dc <_rtc_interrupt_handler+0xc8>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_1)) {
    35c4:	230e      	movs	r3, #14
    35c6:	18fb      	adds	r3, r7, r3
    35c8:	881b      	ldrh	r3, [r3, #0]
    35ca:	2202      	movs	r2, #2
    35cc:	4013      	ands	r3, r2
    35ce:	d002      	beq.n	35d6 <_rtc_interrupt_handler+0xc2>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_1]();
    35d0:	697b      	ldr	r3, [r7, #20]
    35d2:	68db      	ldr	r3, [r3, #12]
    35d4:	4798      	blx	r3
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 1);
    35d6:	693b      	ldr	r3, [r7, #16]
    35d8:	2202      	movs	r2, #2
    35da:	721a      	strb	r2, [r3, #8]
}
    35dc:	46c0      	nop			; (mov r8, r8)
    35de:	46bd      	mov	sp, r7
    35e0:	b006      	add	sp, #24
    35e2:	bd80      	pop	{r7, pc}
    35e4:	20003d14 	.word	0x20003d14

000035e8 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
    35e8:	b580      	push	{r7, lr}
    35ea:	af00      	add	r7, sp, #0
	_rtc_interrupt_handler(0);
    35ec:	2000      	movs	r0, #0
    35ee:	4b02      	ldr	r3, [pc, #8]	; (35f8 <RTC_Handler+0x10>)
    35f0:	4798      	blx	r3
}
    35f2:	46c0      	nop			; (mov r8, r8)
    35f4:	46bd      	mov	sp, r7
    35f6:	bd80      	pop	{r7, pc}
    35f8:	00003515 	.word	0x00003515

000035fc <system_gclk_chan_get_config_defaults>:
{
    35fc:	b580      	push	{r7, lr}
    35fe:	b082      	sub	sp, #8
    3600:	af00      	add	r7, sp, #0
    3602:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    3604:	687b      	ldr	r3, [r7, #4]
    3606:	2200      	movs	r2, #0
    3608:	701a      	strb	r2, [r3, #0]
}
    360a:	46c0      	nop			; (mov r8, r8)
    360c:	46bd      	mov	sp, r7
    360e:	b002      	add	sp, #8
    3610:	bd80      	pop	{r7, pc}

00003612 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    3612:	b5f0      	push	{r4, r5, r6, r7, lr}
    3614:	b08d      	sub	sp, #52	; 0x34
    3616:	af00      	add	r7, sp, #0
    3618:	60b8      	str	r0, [r7, #8]
    361a:	60f9      	str	r1, [r7, #12]
    361c:	603a      	str	r2, [r7, #0]
    361e:	607b      	str	r3, [r7, #4]
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    3620:	2300      	movs	r3, #0
    3622:	2400      	movs	r4, #0
    3624:	623b      	str	r3, [r7, #32]
    3626:	627c      	str	r4, [r7, #36]	; 0x24
    3628:	2300      	movs	r3, #0
    362a:	2400      	movs	r4, #0
    362c:	61bb      	str	r3, [r7, #24]
    362e:	61fc      	str	r4, [r7, #28]
	for (i = 63; i >= 0; i--) {
    3630:	233f      	movs	r3, #63	; 0x3f
    3632:	62fb      	str	r3, [r7, #44]	; 0x2c
    3634:	e053      	b.n	36de <long_division+0xcc>
		bit_shift = (uint64_t)1 << i;
    3636:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3638:	3b20      	subs	r3, #32
    363a:	2b00      	cmp	r3, #0
    363c:	db04      	blt.n	3648 <long_division+0x36>
    363e:	2201      	movs	r2, #1
    3640:	409a      	lsls	r2, r3
    3642:	0013      	movs	r3, r2
    3644:	617b      	str	r3, [r7, #20]
    3646:	e00b      	b.n	3660 <long_division+0x4e>
    3648:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    364a:	2220      	movs	r2, #32
    364c:	1ad3      	subs	r3, r2, r3
    364e:	2201      	movs	r2, #1
    3650:	40da      	lsrs	r2, r3
    3652:	0013      	movs	r3, r2
    3654:	2100      	movs	r1, #0
    3656:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    3658:	4091      	lsls	r1, r2
    365a:	000a      	movs	r2, r1
    365c:	4313      	orrs	r3, r2
    365e:	617b      	str	r3, [r7, #20]
    3660:	2201      	movs	r2, #1
    3662:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3664:	409a      	lsls	r2, r3
    3666:	0013      	movs	r3, r2
    3668:	613b      	str	r3, [r7, #16]

		r = r << 1;
    366a:	69bb      	ldr	r3, [r7, #24]
    366c:	69fc      	ldr	r4, [r7, #28]
    366e:	18db      	adds	r3, r3, r3
    3670:	4164      	adcs	r4, r4
    3672:	61bb      	str	r3, [r7, #24]
    3674:	61fc      	str	r4, [r7, #28]

		if (n & bit_shift) {
    3676:	68bb      	ldr	r3, [r7, #8]
    3678:	693a      	ldr	r2, [r7, #16]
    367a:	401a      	ands	r2, r3
    367c:	0015      	movs	r5, r2
    367e:	68fb      	ldr	r3, [r7, #12]
    3680:	697a      	ldr	r2, [r7, #20]
    3682:	401a      	ands	r2, r3
    3684:	0016      	movs	r6, r2
    3686:	002b      	movs	r3, r5
    3688:	4333      	orrs	r3, r6
    368a:	d007      	beq.n	369c <long_division+0x8a>
			r |= 0x01;
    368c:	69bb      	ldr	r3, [r7, #24]
    368e:	2201      	movs	r2, #1
    3690:	4313      	orrs	r3, r2
    3692:	61bb      	str	r3, [r7, #24]
    3694:	69fb      	ldr	r3, [r7, #28]
    3696:	2200      	movs	r2, #0
    3698:	4313      	orrs	r3, r2
    369a:	61fb      	str	r3, [r7, #28]
		}

		if (r >= d) {
    369c:	687a      	ldr	r2, [r7, #4]
    369e:	69fb      	ldr	r3, [r7, #28]
    36a0:	429a      	cmp	r2, r3
    36a2:	d819      	bhi.n	36d8 <long_division+0xc6>
    36a4:	687a      	ldr	r2, [r7, #4]
    36a6:	69fb      	ldr	r3, [r7, #28]
    36a8:	429a      	cmp	r2, r3
    36aa:	d103      	bne.n	36b4 <long_division+0xa2>
    36ac:	683a      	ldr	r2, [r7, #0]
    36ae:	69bb      	ldr	r3, [r7, #24]
    36b0:	429a      	cmp	r2, r3
    36b2:	d811      	bhi.n	36d8 <long_division+0xc6>
			r = r - d;
    36b4:	69b9      	ldr	r1, [r7, #24]
    36b6:	69fa      	ldr	r2, [r7, #28]
    36b8:	683b      	ldr	r3, [r7, #0]
    36ba:	687c      	ldr	r4, [r7, #4]
    36bc:	1ac9      	subs	r1, r1, r3
    36be:	41a2      	sbcs	r2, r4
    36c0:	000b      	movs	r3, r1
    36c2:	0014      	movs	r4, r2
    36c4:	61bb      	str	r3, [r7, #24]
    36c6:	61fc      	str	r4, [r7, #28]
			q |= bit_shift;
    36c8:	6a3a      	ldr	r2, [r7, #32]
    36ca:	693b      	ldr	r3, [r7, #16]
    36cc:	4313      	orrs	r3, r2
    36ce:	623b      	str	r3, [r7, #32]
    36d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    36d2:	697b      	ldr	r3, [r7, #20]
    36d4:	4313      	orrs	r3, r2
    36d6:	627b      	str	r3, [r7, #36]	; 0x24
	for (i = 63; i >= 0; i--) {
    36d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    36da:	3b01      	subs	r3, #1
    36dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    36de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    36e0:	2b00      	cmp	r3, #0
    36e2:	daa8      	bge.n	3636 <long_division+0x24>
		}
	}

	return q;
    36e4:	6a3b      	ldr	r3, [r7, #32]
    36e6:	6a7c      	ldr	r4, [r7, #36]	; 0x24
}
    36e8:	0018      	movs	r0, r3
    36ea:	0021      	movs	r1, r4
    36ec:	46bd      	mov	sp, r7
    36ee:	b00d      	add	sp, #52	; 0x34
    36f0:	bdf0      	pop	{r4, r5, r6, r7, pc}

000036f2 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    36f2:	b580      	push	{r7, lr}
    36f4:	b086      	sub	sp, #24
    36f6:	af00      	add	r7, sp, #0
    36f8:	60f8      	str	r0, [r7, #12]
    36fa:	60b9      	str	r1, [r7, #8]
    36fc:	607a      	str	r2, [r7, #4]
	/* Baud value variable */
	uint16_t baud_calculated = 0;
    36fe:	2316      	movs	r3, #22
    3700:	18fb      	adds	r3, r7, r3
    3702:	2200      	movs	r2, #0
    3704:	801a      	strh	r2, [r3, #0]
	uint32_t clock_value = external_clock;
    3706:	68bb      	ldr	r3, [r7, #8]
    3708:	613b      	str	r3, [r7, #16]


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    370a:	68bb      	ldr	r3, [r7, #8]
    370c:	085a      	lsrs	r2, r3, #1
    370e:	68fb      	ldr	r3, [r7, #12]
    3710:	429a      	cmp	r2, r3
    3712:	d201      	bcs.n	3718 <_sercom_get_sync_baud_val+0x26>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    3714:	2340      	movs	r3, #64	; 0x40
    3716:	e026      	b.n	3766 <_sercom_get_sync_baud_val+0x74>
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
    3718:	68bb      	ldr	r3, [r7, #8]
    371a:	085b      	lsrs	r3, r3, #1
    371c:	613b      	str	r3, [r7, #16]
	while (clock_value >= baudrate) {
    371e:	e00a      	b.n	3736 <_sercom_get_sync_baud_val+0x44>
		clock_value = clock_value - baudrate;
    3720:	693a      	ldr	r2, [r7, #16]
    3722:	68fb      	ldr	r3, [r7, #12]
    3724:	1ad3      	subs	r3, r2, r3
    3726:	613b      	str	r3, [r7, #16]
		baud_calculated++;
    3728:	2316      	movs	r3, #22
    372a:	18fb      	adds	r3, r7, r3
    372c:	881a      	ldrh	r2, [r3, #0]
    372e:	2316      	movs	r3, #22
    3730:	18fb      	adds	r3, r7, r3
    3732:	3201      	adds	r2, #1
    3734:	801a      	strh	r2, [r3, #0]
	while (clock_value >= baudrate) {
    3736:	693a      	ldr	r2, [r7, #16]
    3738:	68fb      	ldr	r3, [r7, #12]
    373a:	429a      	cmp	r2, r3
    373c:	d2f0      	bcs.n	3720 <_sercom_get_sync_baud_val+0x2e>
	}
	baud_calculated = baud_calculated - 1;
    373e:	2316      	movs	r3, #22
    3740:	18fb      	adds	r3, r7, r3
    3742:	2216      	movs	r2, #22
    3744:	18ba      	adds	r2, r7, r2
    3746:	8812      	ldrh	r2, [r2, #0]
    3748:	3a01      	subs	r2, #1
    374a:	801a      	strh	r2, [r3, #0]

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    374c:	2316      	movs	r3, #22
    374e:	18fb      	adds	r3, r7, r3
    3750:	881b      	ldrh	r3, [r3, #0]
    3752:	2bff      	cmp	r3, #255	; 0xff
    3754:	d901      	bls.n	375a <_sercom_get_sync_baud_val+0x68>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    3756:	2340      	movs	r3, #64	; 0x40
    3758:	e005      	b.n	3766 <_sercom_get_sync_baud_val+0x74>
	} else {
		*baudvalue = baud_calculated;
    375a:	687b      	ldr	r3, [r7, #4]
    375c:	2216      	movs	r2, #22
    375e:	18ba      	adds	r2, r7, r2
    3760:	8812      	ldrh	r2, [r2, #0]
    3762:	801a      	strh	r2, [r3, #0]
		return STATUS_OK;
    3764:	2300      	movs	r3, #0
	}
}
    3766:	0018      	movs	r0, r3
    3768:	46bd      	mov	sp, r7
    376a:	b006      	add	sp, #24
    376c:	bd80      	pop	{r7, pc}
	...

00003770 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    3770:	b5f0      	push	{r4, r5, r6, r7, lr}
    3772:	b0a1      	sub	sp, #132	; 0x84
    3774:	af00      	add	r7, sp, #0
    3776:	64f8      	str	r0, [r7, #76]	; 0x4c
    3778:	64b9      	str	r1, [r7, #72]	; 0x48
    377a:	647a      	str	r2, [r7, #68]	; 0x44
    377c:	2243      	movs	r2, #67	; 0x43
    377e:	18ba      	adds	r2, r7, r2
    3780:	7013      	strb	r3, [r2, #0]
	/* Temporary variables  */
	uint64_t ratio = 0;
    3782:	2300      	movs	r3, #0
    3784:	2400      	movs	r4, #0
    3786:	673b      	str	r3, [r7, #112]	; 0x70
    3788:	677c      	str	r4, [r7, #116]	; 0x74
	uint64_t scale = 0;
    378a:	2300      	movs	r3, #0
    378c:	2400      	movs	r4, #0
    378e:	66bb      	str	r3, [r7, #104]	; 0x68
    3790:	66fc      	str	r4, [r7, #108]	; 0x6c
	uint64_t baud_calculated = 0;
    3792:	2300      	movs	r3, #0
    3794:	2400      	movs	r4, #0
    3796:	67bb      	str	r3, [r7, #120]	; 0x78
    3798:	67fc      	str	r4, [r7, #124]	; 0x7c
	uint8_t baud_fp;
	uint32_t baud_int = 0;
    379a:	2300      	movs	r3, #0
    379c:	667b      	str	r3, [r7, #100]	; 0x64
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    379e:	2358      	movs	r3, #88	; 0x58
    37a0:	2240      	movs	r2, #64	; 0x40
    37a2:	4694      	mov	ip, r2
    37a4:	44bc      	add	ip, r7
    37a6:	4463      	add	r3, ip
    37a8:	781a      	ldrb	r2, [r3, #0]
    37aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    37ac:	435a      	muls	r2, r3
    37ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    37b0:	429a      	cmp	r2, r3
    37b2:	d901      	bls.n	37b8 <_sercom_get_async_baud_val+0x48>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    37b4:	2340      	movs	r3, #64	; 0x40
    37b6:	e0b3      	b.n	3920 <_sercom_get_async_baud_val+0x1b0>
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    37b8:	2343      	movs	r3, #67	; 0x43
    37ba:	18fb      	adds	r3, r7, r3
    37bc:	781b      	ldrb	r3, [r3, #0]
    37be:	2b00      	cmp	r3, #0
    37c0:	d13d      	bne.n	383e <_sercom_get_async_baud_val+0xce>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    37c2:	2358      	movs	r3, #88	; 0x58
    37c4:	2240      	movs	r2, #64	; 0x40
    37c6:	4694      	mov	ip, r2
    37c8:	44bc      	add	ip, r7
    37ca:	4463      	add	r3, ip
    37cc:	781b      	ldrb	r3, [r3, #0]
    37ce:	b2db      	uxtb	r3, r3
    37d0:	613b      	str	r3, [r7, #16]
    37d2:	2300      	movs	r3, #0
    37d4:	617b      	str	r3, [r7, #20]
    37d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    37d8:	60bb      	str	r3, [r7, #8]
    37da:	2300      	movs	r3, #0
    37dc:	60fb      	str	r3, [r7, #12]
    37de:	4c52      	ldr	r4, [pc, #328]	; (3928 <_sercom_get_async_baud_val+0x1b8>)
    37e0:	68ba      	ldr	r2, [r7, #8]
    37e2:	68fb      	ldr	r3, [r7, #12]
    37e4:	6938      	ldr	r0, [r7, #16]
    37e6:	6979      	ldr	r1, [r7, #20]
    37e8:	47a0      	blx	r4
    37ea:	0003      	movs	r3, r0
    37ec:	000c      	movs	r4, r1
    37ee:	001b      	movs	r3, r3
    37f0:	65fb      	str	r3, [r7, #92]	; 0x5c
    37f2:	2300      	movs	r3, #0
    37f4:	65bb      	str	r3, [r7, #88]	; 0x58
		ratio = long_division(temp1, peripheral_clock);
    37f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    37f8:	603b      	str	r3, [r7, #0]
    37fa:	2300      	movs	r3, #0
    37fc:	607b      	str	r3, [r7, #4]
    37fe:	6db8      	ldr	r0, [r7, #88]	; 0x58
    3800:	6df9      	ldr	r1, [r7, #92]	; 0x5c
    3802:	683a      	ldr	r2, [r7, #0]
    3804:	687b      	ldr	r3, [r7, #4]
    3806:	4c49      	ldr	r4, [pc, #292]	; (392c <_sercom_get_async_baud_val+0x1bc>)
    3808:	47a0      	blx	r4
    380a:	0003      	movs	r3, r0
    380c:	000c      	movs	r4, r1
    380e:	673b      	str	r3, [r7, #112]	; 0x70
    3810:	677c      	str	r4, [r7, #116]	; 0x74
		scale = ((uint64_t)1 << SHIFT) - ratio;
    3812:	2100      	movs	r1, #0
    3814:	2201      	movs	r2, #1
    3816:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    3818:	6f7c      	ldr	r4, [r7, #116]	; 0x74
    381a:	1ac9      	subs	r1, r1, r3
    381c:	41a2      	sbcs	r2, r4
    381e:	000b      	movs	r3, r1
    3820:	0014      	movs	r4, r2
    3822:	66bb      	str	r3, [r7, #104]	; 0x68
    3824:	66fc      	str	r4, [r7, #108]	; 0x6c
		baud_calculated = (65536 * scale) >> SHIFT;
    3826:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    3828:	0c1b      	lsrs	r3, r3, #16
    382a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
    382c:	0416      	lsls	r6, r2, #16
    382e:	431e      	orrs	r6, r3
    3830:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    3832:	041d      	lsls	r5, r3, #16
    3834:	0033      	movs	r3, r6
    3836:	67bb      	str	r3, [r7, #120]	; 0x78
    3838:	2300      	movs	r3, #0
    383a:	67fb      	str	r3, [r7, #124]	; 0x7c
    383c:	e06a      	b.n	3914 <_sercom_get_async_baud_val+0x1a4>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    383e:	2343      	movs	r3, #67	; 0x43
    3840:	18fb      	adds	r3, r7, r3
    3842:	781b      	ldrb	r3, [r3, #0]
    3844:	2b01      	cmp	r3, #1
    3846:	d165      	bne.n	3914 <_sercom_get_async_baud_val+0x1a4>
		temp1 = ((uint64_t)baudrate * sample_num);
    3848:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    384a:	633b      	str	r3, [r7, #48]	; 0x30
    384c:	2300      	movs	r3, #0
    384e:	637b      	str	r3, [r7, #52]	; 0x34
    3850:	2358      	movs	r3, #88	; 0x58
    3852:	2240      	movs	r2, #64	; 0x40
    3854:	4694      	mov	ip, r2
    3856:	44bc      	add	ip, r7
    3858:	4463      	add	r3, ip
    385a:	781b      	ldrb	r3, [r3, #0]
    385c:	b2db      	uxtb	r3, r3
    385e:	62bb      	str	r3, [r7, #40]	; 0x28
    3860:	2300      	movs	r3, #0
    3862:	62fb      	str	r3, [r7, #44]	; 0x2c
    3864:	4c30      	ldr	r4, [pc, #192]	; (3928 <_sercom_get_async_baud_val+0x1b8>)
    3866:	6aba      	ldr	r2, [r7, #40]	; 0x28
    3868:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    386a:	6b38      	ldr	r0, [r7, #48]	; 0x30
    386c:	6b79      	ldr	r1, [r7, #52]	; 0x34
    386e:	47a0      	blx	r4
    3870:	0003      	movs	r3, r0
    3872:	000c      	movs	r4, r1
    3874:	65bb      	str	r3, [r7, #88]	; 0x58
    3876:	65fc      	str	r4, [r7, #92]	; 0x5c
		baud_int = long_division( peripheral_clock, temp1);
    3878:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    387a:	623b      	str	r3, [r7, #32]
    387c:	2300      	movs	r3, #0
    387e:	627b      	str	r3, [r7, #36]	; 0x24
    3880:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    3882:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
    3884:	001a      	movs	r2, r3
    3886:	0023      	movs	r3, r4
    3888:	6a38      	ldr	r0, [r7, #32]
    388a:	6a79      	ldr	r1, [r7, #36]	; 0x24
    388c:	4c27      	ldr	r4, [pc, #156]	; (392c <_sercom_get_async_baud_val+0x1bc>)
    388e:	47a0      	blx	r4
    3890:	0003      	movs	r3, r0
    3892:	000c      	movs	r4, r1
    3894:	667b      	str	r3, [r7, #100]	; 0x64
		if(baud_int > BAUD_INT_MAX) {
    3896:	6e7a      	ldr	r2, [r7, #100]	; 0x64
    3898:	2380      	movs	r3, #128	; 0x80
    389a:	019b      	lsls	r3, r3, #6
    389c:	429a      	cmp	r2, r3
    389e:	d901      	bls.n	38a4 <_sercom_get_async_baud_val+0x134>
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    38a0:	2340      	movs	r3, #64	; 0x40
    38a2:	e03d      	b.n	3920 <_sercom_get_async_baud_val+0x1b0>
		}
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
    38a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    38a6:	61bb      	str	r3, [r7, #24]
    38a8:	2300      	movs	r3, #0
    38aa:	61fb      	str	r3, [r7, #28]
    38ac:	69b9      	ldr	r1, [r7, #24]
    38ae:	69fa      	ldr	r2, [r7, #28]
    38b0:	000b      	movs	r3, r1
    38b2:	0f5b      	lsrs	r3, r3, #29
    38b4:	0010      	movs	r0, r2
    38b6:	00c0      	lsls	r0, r0, #3
    38b8:	63f8      	str	r0, [r7, #60]	; 0x3c
    38ba:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
    38bc:	4318      	orrs	r0, r3
    38be:	63f8      	str	r0, [r7, #60]	; 0x3c
    38c0:	000b      	movs	r3, r1
    38c2:	00db      	lsls	r3, r3, #3
    38c4:	63bb      	str	r3, [r7, #56]	; 0x38
    38c6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    38c8:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
    38ca:	001a      	movs	r2, r3
    38cc:	0023      	movs	r3, r4
    38ce:	6bb8      	ldr	r0, [r7, #56]	; 0x38
    38d0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
    38d2:	4c16      	ldr	r4, [pc, #88]	; (392c <_sercom_get_async_baud_val+0x1bc>)
    38d4:	47a0      	blx	r4
    38d6:	0003      	movs	r3, r0
    38d8:	000c      	movs	r4, r1
    38da:	65bb      	str	r3, [r7, #88]	; 0x58
    38dc:	65fc      	str	r4, [r7, #92]	; 0x5c
		baud_fp = temp1 - 8 * baud_int;
    38de:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    38e0:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
    38e2:	b2d9      	uxtb	r1, r3
    38e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    38e6:	b2db      	uxtb	r3, r3
    38e8:	00db      	lsls	r3, r3, #3
    38ea:	b2da      	uxtb	r2, r3
    38ec:	2317      	movs	r3, #23
    38ee:	2040      	movs	r0, #64	; 0x40
    38f0:	4684      	mov	ip, r0
    38f2:	44bc      	add	ip, r7
    38f4:	4463      	add	r3, ip
    38f6:	1a8a      	subs	r2, r1, r2
    38f8:	701a      	strb	r2, [r3, #0]
		baud_calculated = baud_int | (baud_fp << 13);
    38fa:	2317      	movs	r3, #23
    38fc:	2240      	movs	r2, #64	; 0x40
    38fe:	4694      	mov	ip, r2
    3900:	44bc      	add	ip, r7
    3902:	4463      	add	r3, ip
    3904:	781b      	ldrb	r3, [r3, #0]
    3906:	035b      	lsls	r3, r3, #13
    3908:	001a      	movs	r2, r3
    390a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    390c:	4313      	orrs	r3, r2
    390e:	67bb      	str	r3, [r7, #120]	; 0x78
    3910:	2300      	movs	r3, #0
    3912:	67fb      	str	r3, [r7, #124]	; 0x7c
	}

	*baudval = baud_calculated;
    3914:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    3916:	6ffc      	ldr	r4, [r7, #124]	; 0x7c
    3918:	b29a      	uxth	r2, r3
    391a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    391c:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
    391e:	2300      	movs	r3, #0
}
    3920:	0018      	movs	r0, r3
    3922:	46bd      	mov	sp, r7
    3924:	b021      	add	sp, #132	; 0x84
    3926:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3928:	00007a41 	.word	0x00007a41
    392c:	00003613 	.word	0x00003613

00003930 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    3930:	b580      	push	{r7, lr}
    3932:	b084      	sub	sp, #16
    3934:	af00      	add	r7, sp, #0
    3936:	0002      	movs	r2, r0
    3938:	1dfb      	adds	r3, r7, #7
    393a:	701a      	strb	r2, [r3, #0]
    393c:	1dbb      	adds	r3, r7, #6
    393e:	1c0a      	adds	r2, r1, #0
    3940:	701a      	strb	r2, [r3, #0]
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    3942:	4b1a      	ldr	r3, [pc, #104]	; (39ac <sercom_set_gclk_generator+0x7c>)
    3944:	781b      	ldrb	r3, [r3, #0]
    3946:	2201      	movs	r2, #1
    3948:	4053      	eors	r3, r2
    394a:	b2db      	uxtb	r3, r3
    394c:	2b00      	cmp	r3, #0
    394e:	d103      	bne.n	3958 <sercom_set_gclk_generator+0x28>
    3950:	1dbb      	adds	r3, r7, #6
    3952:	781b      	ldrb	r3, [r3, #0]
    3954:	2b00      	cmp	r3, #0
    3956:	d01b      	beq.n	3990 <sercom_set_gclk_generator+0x60>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    3958:	230c      	movs	r3, #12
    395a:	18fb      	adds	r3, r7, r3
    395c:	0018      	movs	r0, r3
    395e:	4b14      	ldr	r3, [pc, #80]	; (39b0 <sercom_set_gclk_generator+0x80>)
    3960:	4798      	blx	r3
		gclk_chan_conf.source_generator = generator_source;
    3962:	230c      	movs	r3, #12
    3964:	18fb      	adds	r3, r7, r3
    3966:	1dfa      	adds	r2, r7, #7
    3968:	7812      	ldrb	r2, [r2, #0]
    396a:	701a      	strb	r2, [r3, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    396c:	230c      	movs	r3, #12
    396e:	18fb      	adds	r3, r7, r3
    3970:	0019      	movs	r1, r3
    3972:	2013      	movs	r0, #19
    3974:	4b0f      	ldr	r3, [pc, #60]	; (39b4 <sercom_set_gclk_generator+0x84>)
    3976:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    3978:	2013      	movs	r0, #19
    397a:	4b0f      	ldr	r3, [pc, #60]	; (39b8 <sercom_set_gclk_generator+0x88>)
    397c:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    397e:	4b0b      	ldr	r3, [pc, #44]	; (39ac <sercom_set_gclk_generator+0x7c>)
    3980:	1dfa      	adds	r2, r7, #7
    3982:	7812      	ldrb	r2, [r2, #0]
    3984:	705a      	strb	r2, [r3, #1]
		_sercom_config.generator_is_set = true;
    3986:	4b09      	ldr	r3, [pc, #36]	; (39ac <sercom_set_gclk_generator+0x7c>)
    3988:	2201      	movs	r2, #1
    398a:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    398c:	2300      	movs	r3, #0
    398e:	e008      	b.n	39a2 <sercom_set_gclk_generator+0x72>
	} else if (generator_source == _sercom_config.generator_source) {
    3990:	4b06      	ldr	r3, [pc, #24]	; (39ac <sercom_set_gclk_generator+0x7c>)
    3992:	785b      	ldrb	r3, [r3, #1]
    3994:	1dfa      	adds	r2, r7, #7
    3996:	7812      	ldrb	r2, [r2, #0]
    3998:	429a      	cmp	r2, r3
    399a:	d101      	bne.n	39a0 <sercom_set_gclk_generator+0x70>
		/* Return status OK if same config */
		return STATUS_OK;
    399c:	2300      	movs	r3, #0
    399e:	e000      	b.n	39a2 <sercom_set_gclk_generator+0x72>
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    39a0:	231d      	movs	r3, #29
}
    39a2:	0018      	movs	r0, r3
    39a4:	46bd      	mov	sp, r7
    39a6:	b004      	add	sp, #16
    39a8:	bd80      	pop	{r7, pc}
    39aa:	46c0      	nop			; (mov r8, r8)
    39ac:	20003c84 	.word	0x20003c84
    39b0:	000035fd 	.word	0x000035fd
    39b4:	00005409 	.word	0x00005409
    39b8:	0000544d 	.word	0x0000544d

000039bc <_sercom_get_default_pad>:
 *
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
    39bc:	b580      	push	{r7, lr}
    39be:	b082      	sub	sp, #8
    39c0:	af00      	add	r7, sp, #0
    39c2:	6078      	str	r0, [r7, #4]
    39c4:	000a      	movs	r2, r1
    39c6:	1cfb      	adds	r3, r7, #3
    39c8:	701a      	strb	r2, [r3, #0]
	switch ((uintptr_t)sercom_module) {
    39ca:	687b      	ldr	r3, [r7, #4]
    39cc:	4a4d      	ldr	r2, [pc, #308]	; (3b04 <_sercom_get_default_pad+0x148>)
    39ce:	4293      	cmp	r3, r2
    39d0:	d03f      	beq.n	3a52 <_sercom_get_default_pad+0x96>
    39d2:	4a4c      	ldr	r2, [pc, #304]	; (3b04 <_sercom_get_default_pad+0x148>)
    39d4:	4293      	cmp	r3, r2
    39d6:	d806      	bhi.n	39e6 <_sercom_get_default_pad+0x2a>
    39d8:	4a4b      	ldr	r2, [pc, #300]	; (3b08 <_sercom_get_default_pad+0x14c>)
    39da:	4293      	cmp	r3, r2
    39dc:	d00f      	beq.n	39fe <_sercom_get_default_pad+0x42>
    39de:	4a4b      	ldr	r2, [pc, #300]	; (3b0c <_sercom_get_default_pad+0x150>)
    39e0:	4293      	cmp	r3, r2
    39e2:	d021      	beq.n	3a28 <_sercom_get_default_pad+0x6c>
    39e4:	e089      	b.n	3afa <_sercom_get_default_pad+0x13e>
    39e6:	4a4a      	ldr	r2, [pc, #296]	; (3b10 <_sercom_get_default_pad+0x154>)
    39e8:	4293      	cmp	r3, r2
    39ea:	d100      	bne.n	39ee <_sercom_get_default_pad+0x32>
    39ec:	e05b      	b.n	3aa6 <_sercom_get_default_pad+0xea>
    39ee:	4a49      	ldr	r2, [pc, #292]	; (3b14 <_sercom_get_default_pad+0x158>)
    39f0:	4293      	cmp	r3, r2
    39f2:	d100      	bne.n	39f6 <_sercom_get_default_pad+0x3a>
    39f4:	e06c      	b.n	3ad0 <_sercom_get_default_pad+0x114>
    39f6:	4a48      	ldr	r2, [pc, #288]	; (3b18 <_sercom_get_default_pad+0x15c>)
    39f8:	4293      	cmp	r3, r2
    39fa:	d03f      	beq.n	3a7c <_sercom_get_default_pad+0xc0>
    39fc:	e07d      	b.n	3afa <_sercom_get_default_pad+0x13e>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    39fe:	1cfb      	adds	r3, r7, #3
    3a00:	781b      	ldrb	r3, [r3, #0]
    3a02:	2b01      	cmp	r3, #1
    3a04:	d00a      	beq.n	3a1c <_sercom_get_default_pad+0x60>
    3a06:	dc02      	bgt.n	3a0e <_sercom_get_default_pad+0x52>
    3a08:	2b00      	cmp	r3, #0
    3a0a:	d005      	beq.n	3a18 <_sercom_get_default_pad+0x5c>
    3a0c:	e075      	b.n	3afa <_sercom_get_default_pad+0x13e>
    3a0e:	2b02      	cmp	r3, #2
    3a10:	d006      	beq.n	3a20 <_sercom_get_default_pad+0x64>
    3a12:	2b03      	cmp	r3, #3
    3a14:	d006      	beq.n	3a24 <_sercom_get_default_pad+0x68>
    3a16:	e070      	b.n	3afa <_sercom_get_default_pad+0x13e>
    3a18:	4b40      	ldr	r3, [pc, #256]	; (3b1c <_sercom_get_default_pad+0x160>)
    3a1a:	e06f      	b.n	3afc <_sercom_get_default_pad+0x140>
    3a1c:	4b40      	ldr	r3, [pc, #256]	; (3b20 <_sercom_get_default_pad+0x164>)
    3a1e:	e06d      	b.n	3afc <_sercom_get_default_pad+0x140>
    3a20:	4b40      	ldr	r3, [pc, #256]	; (3b24 <_sercom_get_default_pad+0x168>)
    3a22:	e06b      	b.n	3afc <_sercom_get_default_pad+0x140>
    3a24:	4b40      	ldr	r3, [pc, #256]	; (3b28 <_sercom_get_default_pad+0x16c>)
    3a26:	e069      	b.n	3afc <_sercom_get_default_pad+0x140>
    3a28:	1cfb      	adds	r3, r7, #3
    3a2a:	781b      	ldrb	r3, [r3, #0]
    3a2c:	2b01      	cmp	r3, #1
    3a2e:	d00a      	beq.n	3a46 <_sercom_get_default_pad+0x8a>
    3a30:	dc02      	bgt.n	3a38 <_sercom_get_default_pad+0x7c>
    3a32:	2b00      	cmp	r3, #0
    3a34:	d005      	beq.n	3a42 <_sercom_get_default_pad+0x86>
    3a36:	e060      	b.n	3afa <_sercom_get_default_pad+0x13e>
    3a38:	2b02      	cmp	r3, #2
    3a3a:	d006      	beq.n	3a4a <_sercom_get_default_pad+0x8e>
    3a3c:	2b03      	cmp	r3, #3
    3a3e:	d006      	beq.n	3a4e <_sercom_get_default_pad+0x92>
    3a40:	e05b      	b.n	3afa <_sercom_get_default_pad+0x13e>
    3a42:	2303      	movs	r3, #3
    3a44:	e05a      	b.n	3afc <_sercom_get_default_pad+0x140>
    3a46:	4b39      	ldr	r3, [pc, #228]	; (3b2c <_sercom_get_default_pad+0x170>)
    3a48:	e058      	b.n	3afc <_sercom_get_default_pad+0x140>
    3a4a:	4b39      	ldr	r3, [pc, #228]	; (3b30 <_sercom_get_default_pad+0x174>)
    3a4c:	e056      	b.n	3afc <_sercom_get_default_pad+0x140>
    3a4e:	4b39      	ldr	r3, [pc, #228]	; (3b34 <_sercom_get_default_pad+0x178>)
    3a50:	e054      	b.n	3afc <_sercom_get_default_pad+0x140>
    3a52:	1cfb      	adds	r3, r7, #3
    3a54:	781b      	ldrb	r3, [r3, #0]
    3a56:	2b01      	cmp	r3, #1
    3a58:	d00a      	beq.n	3a70 <_sercom_get_default_pad+0xb4>
    3a5a:	dc02      	bgt.n	3a62 <_sercom_get_default_pad+0xa6>
    3a5c:	2b00      	cmp	r3, #0
    3a5e:	d005      	beq.n	3a6c <_sercom_get_default_pad+0xb0>
    3a60:	e04b      	b.n	3afa <_sercom_get_default_pad+0x13e>
    3a62:	2b02      	cmp	r3, #2
    3a64:	d006      	beq.n	3a74 <_sercom_get_default_pad+0xb8>
    3a66:	2b03      	cmp	r3, #3
    3a68:	d006      	beq.n	3a78 <_sercom_get_default_pad+0xbc>
    3a6a:	e046      	b.n	3afa <_sercom_get_default_pad+0x13e>
    3a6c:	4b32      	ldr	r3, [pc, #200]	; (3b38 <_sercom_get_default_pad+0x17c>)
    3a6e:	e045      	b.n	3afc <_sercom_get_default_pad+0x140>
    3a70:	4b32      	ldr	r3, [pc, #200]	; (3b3c <_sercom_get_default_pad+0x180>)
    3a72:	e043      	b.n	3afc <_sercom_get_default_pad+0x140>
    3a74:	4b32      	ldr	r3, [pc, #200]	; (3b40 <_sercom_get_default_pad+0x184>)
    3a76:	e041      	b.n	3afc <_sercom_get_default_pad+0x140>
    3a78:	4b32      	ldr	r3, [pc, #200]	; (3b44 <_sercom_get_default_pad+0x188>)
    3a7a:	e03f      	b.n	3afc <_sercom_get_default_pad+0x140>
    3a7c:	1cfb      	adds	r3, r7, #3
    3a7e:	781b      	ldrb	r3, [r3, #0]
    3a80:	2b01      	cmp	r3, #1
    3a82:	d00a      	beq.n	3a9a <_sercom_get_default_pad+0xde>
    3a84:	dc02      	bgt.n	3a8c <_sercom_get_default_pad+0xd0>
    3a86:	2b00      	cmp	r3, #0
    3a88:	d005      	beq.n	3a96 <_sercom_get_default_pad+0xda>
    3a8a:	e036      	b.n	3afa <_sercom_get_default_pad+0x13e>
    3a8c:	2b02      	cmp	r3, #2
    3a8e:	d006      	beq.n	3a9e <_sercom_get_default_pad+0xe2>
    3a90:	2b03      	cmp	r3, #3
    3a92:	d006      	beq.n	3aa2 <_sercom_get_default_pad+0xe6>
    3a94:	e031      	b.n	3afa <_sercom_get_default_pad+0x13e>
    3a96:	4b2c      	ldr	r3, [pc, #176]	; (3b48 <_sercom_get_default_pad+0x18c>)
    3a98:	e030      	b.n	3afc <_sercom_get_default_pad+0x140>
    3a9a:	4b2c      	ldr	r3, [pc, #176]	; (3b4c <_sercom_get_default_pad+0x190>)
    3a9c:	e02e      	b.n	3afc <_sercom_get_default_pad+0x140>
    3a9e:	4b2c      	ldr	r3, [pc, #176]	; (3b50 <_sercom_get_default_pad+0x194>)
    3aa0:	e02c      	b.n	3afc <_sercom_get_default_pad+0x140>
    3aa2:	4b2c      	ldr	r3, [pc, #176]	; (3b54 <_sercom_get_default_pad+0x198>)
    3aa4:	e02a      	b.n	3afc <_sercom_get_default_pad+0x140>
    3aa6:	1cfb      	adds	r3, r7, #3
    3aa8:	781b      	ldrb	r3, [r3, #0]
    3aaa:	2b01      	cmp	r3, #1
    3aac:	d00a      	beq.n	3ac4 <_sercom_get_default_pad+0x108>
    3aae:	dc02      	bgt.n	3ab6 <_sercom_get_default_pad+0xfa>
    3ab0:	2b00      	cmp	r3, #0
    3ab2:	d005      	beq.n	3ac0 <_sercom_get_default_pad+0x104>
    3ab4:	e021      	b.n	3afa <_sercom_get_default_pad+0x13e>
    3ab6:	2b02      	cmp	r3, #2
    3ab8:	d006      	beq.n	3ac8 <_sercom_get_default_pad+0x10c>
    3aba:	2b03      	cmp	r3, #3
    3abc:	d006      	beq.n	3acc <_sercom_get_default_pad+0x110>
    3abe:	e01c      	b.n	3afa <_sercom_get_default_pad+0x13e>
    3ac0:	4b25      	ldr	r3, [pc, #148]	; (3b58 <_sercom_get_default_pad+0x19c>)
    3ac2:	e01b      	b.n	3afc <_sercom_get_default_pad+0x140>
    3ac4:	4b25      	ldr	r3, [pc, #148]	; (3b5c <_sercom_get_default_pad+0x1a0>)
    3ac6:	e019      	b.n	3afc <_sercom_get_default_pad+0x140>
    3ac8:	4b25      	ldr	r3, [pc, #148]	; (3b60 <_sercom_get_default_pad+0x1a4>)
    3aca:	e017      	b.n	3afc <_sercom_get_default_pad+0x140>
    3acc:	4b25      	ldr	r3, [pc, #148]	; (3b64 <_sercom_get_default_pad+0x1a8>)
    3ace:	e015      	b.n	3afc <_sercom_get_default_pad+0x140>
    3ad0:	1cfb      	adds	r3, r7, #3
    3ad2:	781b      	ldrb	r3, [r3, #0]
    3ad4:	2b01      	cmp	r3, #1
    3ad6:	d00a      	beq.n	3aee <_sercom_get_default_pad+0x132>
    3ad8:	dc02      	bgt.n	3ae0 <_sercom_get_default_pad+0x124>
    3ada:	2b00      	cmp	r3, #0
    3adc:	d005      	beq.n	3aea <_sercom_get_default_pad+0x12e>
    3ade:	e00c      	b.n	3afa <_sercom_get_default_pad+0x13e>
    3ae0:	2b02      	cmp	r3, #2
    3ae2:	d006      	beq.n	3af2 <_sercom_get_default_pad+0x136>
    3ae4:	2b03      	cmp	r3, #3
    3ae6:	d006      	beq.n	3af6 <_sercom_get_default_pad+0x13a>
    3ae8:	e007      	b.n	3afa <_sercom_get_default_pad+0x13e>
    3aea:	4b1f      	ldr	r3, [pc, #124]	; (3b68 <_sercom_get_default_pad+0x1ac>)
    3aec:	e006      	b.n	3afc <_sercom_get_default_pad+0x140>
    3aee:	4b1f      	ldr	r3, [pc, #124]	; (3b6c <_sercom_get_default_pad+0x1b0>)
    3af0:	e004      	b.n	3afc <_sercom_get_default_pad+0x140>
    3af2:	4b1f      	ldr	r3, [pc, #124]	; (3b70 <_sercom_get_default_pad+0x1b4>)
    3af4:	e002      	b.n	3afc <_sercom_get_default_pad+0x140>
    3af6:	4b1f      	ldr	r3, [pc, #124]	; (3b74 <_sercom_get_default_pad+0x1b8>)
    3af8:	e000      	b.n	3afc <_sercom_get_default_pad+0x140>
	}

	Assert(false);
	return 0;
    3afa:	2300      	movs	r3, #0
}
    3afc:	0018      	movs	r0, r3
    3afe:	46bd      	mov	sp, r7
    3b00:	b002      	add	sp, #8
    3b02:	bd80      	pop	{r7, pc}
    3b04:	42001000 	.word	0x42001000
    3b08:	42000800 	.word	0x42000800
    3b0c:	42000c00 	.word	0x42000c00
    3b10:	42001800 	.word	0x42001800
    3b14:	42001c00 	.word	0x42001c00
    3b18:	42001400 	.word	0x42001400
    3b1c:	00040003 	.word	0x00040003
    3b20:	00050003 	.word	0x00050003
    3b24:	00060003 	.word	0x00060003
    3b28:	00070003 	.word	0x00070003
    3b2c:	00010003 	.word	0x00010003
    3b30:	001e0003 	.word	0x001e0003
    3b34:	001f0003 	.word	0x001f0003
    3b38:	00080003 	.word	0x00080003
    3b3c:	00090003 	.word	0x00090003
    3b40:	000a0003 	.word	0x000a0003
    3b44:	000b0003 	.word	0x000b0003
    3b48:	00100003 	.word	0x00100003
    3b4c:	00110003 	.word	0x00110003
    3b50:	00120003 	.word	0x00120003
    3b54:	00130003 	.word	0x00130003
    3b58:	000c0003 	.word	0x000c0003
    3b5c:	000d0003 	.word	0x000d0003
    3b60:	000e0003 	.word	0x000e0003
    3b64:	000f0003 	.word	0x000f0003
    3b68:	00160003 	.word	0x00160003
    3b6c:	00170003 	.word	0x00170003
    3b70:	00180003 	.word	0x00180003
    3b74:	00190003 	.word	0x00190003

00003b78 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    3b78:	b590      	push	{r4, r7, lr}
    3b7a:	b08b      	sub	sp, #44	; 0x2c
    3b7c:	af00      	add	r7, sp, #0
    3b7e:	6078      	str	r0, [r7, #4]
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    3b80:	230c      	movs	r3, #12
    3b82:	18fb      	adds	r3, r7, r3
    3b84:	4a0f      	ldr	r2, [pc, #60]	; (3bc4 <_sercom_get_sercom_inst_index+0x4c>)
    3b86:	ca13      	ldmia	r2!, {r0, r1, r4}
    3b88:	c313      	stmia	r3!, {r0, r1, r4}
    3b8a:	ca13      	ldmia	r2!, {r0, r1, r4}
    3b8c:	c313      	stmia	r3!, {r0, r1, r4}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    3b8e:	2300      	movs	r3, #0
    3b90:	627b      	str	r3, [r7, #36]	; 0x24
    3b92:	e00e      	b.n	3bb2 <_sercom_get_sercom_inst_index+0x3a>
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    3b94:	230c      	movs	r3, #12
    3b96:	18fb      	adds	r3, r7, r3
    3b98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    3b9a:	0092      	lsls	r2, r2, #2
    3b9c:	58d3      	ldr	r3, [r2, r3]
    3b9e:	001a      	movs	r2, r3
    3ba0:	687b      	ldr	r3, [r7, #4]
    3ba2:	429a      	cmp	r2, r3
    3ba4:	d102      	bne.n	3bac <_sercom_get_sercom_inst_index+0x34>
			return i;
    3ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3ba8:	b2db      	uxtb	r3, r3
    3baa:	e006      	b.n	3bba <_sercom_get_sercom_inst_index+0x42>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    3bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3bae:	3301      	adds	r3, #1
    3bb0:	627b      	str	r3, [r7, #36]	; 0x24
    3bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3bb4:	2b05      	cmp	r3, #5
    3bb6:	d9ed      	bls.n	3b94 <_sercom_get_sercom_inst_index+0x1c>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    3bb8:	2300      	movs	r3, #0
}
    3bba:	0018      	movs	r0, r3
    3bbc:	46bd      	mov	sp, r7
    3bbe:	b00b      	add	sp, #44	; 0x2c
    3bc0:	bd90      	pop	{r4, r7, pc}
    3bc2:	46c0      	nop			; (mov r8, r8)
    3bc4:	0000841c 	.word	0x0000841c

00003bc8 <_sercom_default_handler>:
 *
 * \param[in] instance SERCOM instance used.
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
    3bc8:	b580      	push	{r7, lr}
    3bca:	b082      	sub	sp, #8
    3bcc:	af00      	add	r7, sp, #0
    3bce:	0002      	movs	r2, r0
    3bd0:	1dfb      	adds	r3, r7, #7
    3bd2:	701a      	strb	r2, [r3, #0]
	Assert(false);
}
    3bd4:	46c0      	nop			; (mov r8, r8)
    3bd6:	46bd      	mov	sp, r7
    3bd8:	b002      	add	sp, #8
    3bda:	bd80      	pop	{r7, pc}

00003bdc <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    3bdc:	b580      	push	{r7, lr}
    3bde:	b084      	sub	sp, #16
    3be0:	af00      	add	r7, sp, #0
    3be2:	0002      	movs	r2, r0
    3be4:	6039      	str	r1, [r7, #0]
    3be6:	1dfb      	adds	r3, r7, #7
    3be8:	701a      	strb	r2, [r3, #0]
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    3bea:	4b13      	ldr	r3, [pc, #76]	; (3c38 <_sercom_set_handler+0x5c>)
    3bec:	781b      	ldrb	r3, [r3, #0]
    3bee:	2201      	movs	r2, #1
    3bf0:	4053      	eors	r3, r2
    3bf2:	b2db      	uxtb	r3, r3
    3bf4:	2b00      	cmp	r3, #0
    3bf6:	d015      	beq.n	3c24 <_sercom_set_handler+0x48>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    3bf8:	2300      	movs	r3, #0
    3bfa:	60fb      	str	r3, [r7, #12]
    3bfc:	e00c      	b.n	3c18 <_sercom_set_handler+0x3c>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    3bfe:	4b0f      	ldr	r3, [pc, #60]	; (3c3c <_sercom_set_handler+0x60>)
    3c00:	68fa      	ldr	r2, [r7, #12]
    3c02:	0092      	lsls	r2, r2, #2
    3c04:	490e      	ldr	r1, [pc, #56]	; (3c40 <_sercom_set_handler+0x64>)
    3c06:	50d1      	str	r1, [r2, r3]
			_sercom_instances[i] = NULL;
    3c08:	4b0e      	ldr	r3, [pc, #56]	; (3c44 <_sercom_set_handler+0x68>)
    3c0a:	68fa      	ldr	r2, [r7, #12]
    3c0c:	0092      	lsls	r2, r2, #2
    3c0e:	2100      	movs	r1, #0
    3c10:	50d1      	str	r1, [r2, r3]
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    3c12:	68fb      	ldr	r3, [r7, #12]
    3c14:	3301      	adds	r3, #1
    3c16:	60fb      	str	r3, [r7, #12]
    3c18:	68fb      	ldr	r3, [r7, #12]
    3c1a:	2b05      	cmp	r3, #5
    3c1c:	d9ef      	bls.n	3bfe <_sercom_set_handler+0x22>
		}

		_handler_table_initialized = true;
    3c1e:	4b06      	ldr	r3, [pc, #24]	; (3c38 <_sercom_set_handler+0x5c>)
    3c20:	2201      	movs	r2, #1
    3c22:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    3c24:	1dfb      	adds	r3, r7, #7
    3c26:	781a      	ldrb	r2, [r3, #0]
    3c28:	4b04      	ldr	r3, [pc, #16]	; (3c3c <_sercom_set_handler+0x60>)
    3c2a:	0092      	lsls	r2, r2, #2
    3c2c:	6839      	ldr	r1, [r7, #0]
    3c2e:	50d1      	str	r1, [r2, r3]
}
    3c30:	46c0      	nop			; (mov r8, r8)
    3c32:	46bd      	mov	sp, r7
    3c34:	b004      	add	sp, #16
    3c36:	bd80      	pop	{r7, pc}
    3c38:	20003c86 	.word	0x20003c86
    3c3c:	20003c88 	.word	0x20003c88
    3c40:	00003bc9 	.word	0x00003bc9
    3c44:	20003d18 	.word	0x20003d18

00003c48 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    3c48:	b590      	push	{r4, r7, lr}
    3c4a:	b085      	sub	sp, #20
    3c4c:	af00      	add	r7, sp, #0
    3c4e:	6078      	str	r0, [r7, #4]
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    3c50:	2308      	movs	r3, #8
    3c52:	18fb      	adds	r3, r7, r3
    3c54:	4a0b      	ldr	r2, [pc, #44]	; (3c84 <_sercom_get_interrupt_vector+0x3c>)
    3c56:	6811      	ldr	r1, [r2, #0]
    3c58:	6019      	str	r1, [r3, #0]
    3c5a:	8892      	ldrh	r2, [r2, #4]
    3c5c:	809a      	strh	r2, [r3, #4]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    3c5e:	230f      	movs	r3, #15
    3c60:	18fc      	adds	r4, r7, r3
    3c62:	687b      	ldr	r3, [r7, #4]
    3c64:	0018      	movs	r0, r3
    3c66:	4b08      	ldr	r3, [pc, #32]	; (3c88 <_sercom_get_interrupt_vector+0x40>)
    3c68:	4798      	blx	r3
    3c6a:	0003      	movs	r3, r0
    3c6c:	7023      	strb	r3, [r4, #0]

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    3c6e:	230f      	movs	r3, #15
    3c70:	18fb      	adds	r3, r7, r3
    3c72:	781b      	ldrb	r3, [r3, #0]
    3c74:	2208      	movs	r2, #8
    3c76:	18ba      	adds	r2, r7, r2
    3c78:	5cd3      	ldrb	r3, [r2, r3]
    3c7a:	b25b      	sxtb	r3, r3
}
    3c7c:	0018      	movs	r0, r3
    3c7e:	46bd      	mov	sp, r7
    3c80:	b005      	add	sp, #20
    3c82:	bd90      	pop	{r4, r7, pc}
    3c84:	00008434 	.word	0x00008434
    3c88:	00003b79 	.word	0x00003b79

00003c8c <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    3c8c:	b580      	push	{r7, lr}
    3c8e:	af00      	add	r7, sp, #0
    3c90:	4b03      	ldr	r3, [pc, #12]	; (3ca0 <SERCOM0_Handler+0x14>)
    3c92:	681b      	ldr	r3, [r3, #0]
    3c94:	2000      	movs	r0, #0
    3c96:	4798      	blx	r3
    3c98:	46c0      	nop			; (mov r8, r8)
    3c9a:	46bd      	mov	sp, r7
    3c9c:	bd80      	pop	{r7, pc}
    3c9e:	46c0      	nop			; (mov r8, r8)
    3ca0:	20003c88 	.word	0x20003c88

00003ca4 <SERCOM1_Handler>:
    3ca4:	b580      	push	{r7, lr}
    3ca6:	af00      	add	r7, sp, #0
    3ca8:	4b03      	ldr	r3, [pc, #12]	; (3cb8 <SERCOM1_Handler+0x14>)
    3caa:	685b      	ldr	r3, [r3, #4]
    3cac:	2001      	movs	r0, #1
    3cae:	4798      	blx	r3
    3cb0:	46c0      	nop			; (mov r8, r8)
    3cb2:	46bd      	mov	sp, r7
    3cb4:	bd80      	pop	{r7, pc}
    3cb6:	46c0      	nop			; (mov r8, r8)
    3cb8:	20003c88 	.word	0x20003c88

00003cbc <SERCOM2_Handler>:
    3cbc:	b580      	push	{r7, lr}
    3cbe:	af00      	add	r7, sp, #0
    3cc0:	4b03      	ldr	r3, [pc, #12]	; (3cd0 <SERCOM2_Handler+0x14>)
    3cc2:	689b      	ldr	r3, [r3, #8]
    3cc4:	2002      	movs	r0, #2
    3cc6:	4798      	blx	r3
    3cc8:	46c0      	nop			; (mov r8, r8)
    3cca:	46bd      	mov	sp, r7
    3ccc:	bd80      	pop	{r7, pc}
    3cce:	46c0      	nop			; (mov r8, r8)
    3cd0:	20003c88 	.word	0x20003c88

00003cd4 <SERCOM3_Handler>:
    3cd4:	b580      	push	{r7, lr}
    3cd6:	af00      	add	r7, sp, #0
    3cd8:	4b03      	ldr	r3, [pc, #12]	; (3ce8 <SERCOM3_Handler+0x14>)
    3cda:	68db      	ldr	r3, [r3, #12]
    3cdc:	2003      	movs	r0, #3
    3cde:	4798      	blx	r3
    3ce0:	46c0      	nop			; (mov r8, r8)
    3ce2:	46bd      	mov	sp, r7
    3ce4:	bd80      	pop	{r7, pc}
    3ce6:	46c0      	nop			; (mov r8, r8)
    3ce8:	20003c88 	.word	0x20003c88

00003cec <SERCOM4_Handler>:
    3cec:	b580      	push	{r7, lr}
    3cee:	af00      	add	r7, sp, #0
    3cf0:	4b03      	ldr	r3, [pc, #12]	; (3d00 <SERCOM4_Handler+0x14>)
    3cf2:	691b      	ldr	r3, [r3, #16]
    3cf4:	2004      	movs	r0, #4
    3cf6:	4798      	blx	r3
    3cf8:	46c0      	nop			; (mov r8, r8)
    3cfa:	46bd      	mov	sp, r7
    3cfc:	bd80      	pop	{r7, pc}
    3cfe:	46c0      	nop			; (mov r8, r8)
    3d00:	20003c88 	.word	0x20003c88

00003d04 <SERCOM5_Handler>:
    3d04:	b580      	push	{r7, lr}
    3d06:	af00      	add	r7, sp, #0
    3d08:	4b03      	ldr	r3, [pc, #12]	; (3d18 <SERCOM5_Handler+0x14>)
    3d0a:	695b      	ldr	r3, [r3, #20]
    3d0c:	2005      	movs	r0, #5
    3d0e:	4798      	blx	r3
    3d10:	46c0      	nop			; (mov r8, r8)
    3d12:	46bd      	mov	sp, r7
    3d14:	bd80      	pop	{r7, pc}
    3d16:	46c0      	nop			; (mov r8, r8)
    3d18:	20003c88 	.word	0x20003c88

00003d1c <system_gclk_chan_get_config_defaults>:
{
    3d1c:	b580      	push	{r7, lr}
    3d1e:	b082      	sub	sp, #8
    3d20:	af00      	add	r7, sp, #0
    3d22:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    3d24:	687b      	ldr	r3, [r7, #4]
    3d26:	2200      	movs	r2, #0
    3d28:	701a      	strb	r2, [r3, #0]
}
    3d2a:	46c0      	nop			; (mov r8, r8)
    3d2c:	46bd      	mov	sp, r7
    3d2e:	b002      	add	sp, #8
    3d30:	bd80      	pop	{r7, pc}
	...

00003d34 <system_apb_clock_set_mask>:
{
    3d34:	b580      	push	{r7, lr}
    3d36:	b082      	sub	sp, #8
    3d38:	af00      	add	r7, sp, #0
    3d3a:	0002      	movs	r2, r0
    3d3c:	6039      	str	r1, [r7, #0]
    3d3e:	1dfb      	adds	r3, r7, #7
    3d40:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    3d42:	1dfb      	adds	r3, r7, #7
    3d44:	781b      	ldrb	r3, [r3, #0]
    3d46:	2b01      	cmp	r3, #1
    3d48:	d00a      	beq.n	3d60 <system_apb_clock_set_mask+0x2c>
    3d4a:	2b02      	cmp	r3, #2
    3d4c:	d00f      	beq.n	3d6e <system_apb_clock_set_mask+0x3a>
    3d4e:	2b00      	cmp	r3, #0
    3d50:	d114      	bne.n	3d7c <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    3d52:	4b0e      	ldr	r3, [pc, #56]	; (3d8c <system_apb_clock_set_mask+0x58>)
    3d54:	4a0d      	ldr	r2, [pc, #52]	; (3d8c <system_apb_clock_set_mask+0x58>)
    3d56:	6991      	ldr	r1, [r2, #24]
    3d58:	683a      	ldr	r2, [r7, #0]
    3d5a:	430a      	orrs	r2, r1
    3d5c:	619a      	str	r2, [r3, #24]
			break;
    3d5e:	e00f      	b.n	3d80 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    3d60:	4b0a      	ldr	r3, [pc, #40]	; (3d8c <system_apb_clock_set_mask+0x58>)
    3d62:	4a0a      	ldr	r2, [pc, #40]	; (3d8c <system_apb_clock_set_mask+0x58>)
    3d64:	69d1      	ldr	r1, [r2, #28]
    3d66:	683a      	ldr	r2, [r7, #0]
    3d68:	430a      	orrs	r2, r1
    3d6a:	61da      	str	r2, [r3, #28]
			break;
    3d6c:	e008      	b.n	3d80 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    3d6e:	4b07      	ldr	r3, [pc, #28]	; (3d8c <system_apb_clock_set_mask+0x58>)
    3d70:	4a06      	ldr	r2, [pc, #24]	; (3d8c <system_apb_clock_set_mask+0x58>)
    3d72:	6a11      	ldr	r1, [r2, #32]
    3d74:	683a      	ldr	r2, [r7, #0]
    3d76:	430a      	orrs	r2, r1
    3d78:	621a      	str	r2, [r3, #32]
			break;
    3d7a:	e001      	b.n	3d80 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    3d7c:	2317      	movs	r3, #23
    3d7e:	e000      	b.n	3d82 <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    3d80:	2300      	movs	r3, #0
}
    3d82:	0018      	movs	r0, r3
    3d84:	46bd      	mov	sp, r7
    3d86:	b002      	add	sp, #8
    3d88:	bd80      	pop	{r7, pc}
    3d8a:	46c0      	nop			; (mov r8, r8)
    3d8c:	40000400 	.word	0x40000400

00003d90 <system_pinmux_get_config_defaults>:
{
    3d90:	b580      	push	{r7, lr}
    3d92:	b082      	sub	sp, #8
    3d94:	af00      	add	r7, sp, #0
    3d96:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    3d98:	687b      	ldr	r3, [r7, #4]
    3d9a:	2280      	movs	r2, #128	; 0x80
    3d9c:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    3d9e:	687b      	ldr	r3, [r7, #4]
    3da0:	2200      	movs	r2, #0
    3da2:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    3da4:	687b      	ldr	r3, [r7, #4]
    3da6:	2201      	movs	r2, #1
    3da8:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    3daa:	687b      	ldr	r3, [r7, #4]
    3dac:	2200      	movs	r2, #0
    3dae:	70da      	strb	r2, [r3, #3]
}
    3db0:	46c0      	nop			; (mov r8, r8)
    3db2:	46bd      	mov	sp, r7
    3db4:	b002      	add	sp, #8
    3db6:	bd80      	pop	{r7, pc}

00003db8 <system_is_debugger_present>:
 * \retval true  Debugger is connected to the system
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
    3db8:	b580      	push	{r7, lr}
    3dba:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    3dbc:	4b05      	ldr	r3, [pc, #20]	; (3dd4 <system_is_debugger_present+0x1c>)
    3dbe:	789b      	ldrb	r3, [r3, #2]
    3dc0:	b2db      	uxtb	r3, r3
    3dc2:	001a      	movs	r2, r3
    3dc4:	2302      	movs	r3, #2
    3dc6:	4013      	ands	r3, r2
    3dc8:	1e5a      	subs	r2, r3, #1
    3dca:	4193      	sbcs	r3, r2
    3dcc:	b2db      	uxtb	r3, r3
}
    3dce:	0018      	movs	r0, r3
    3dd0:	46bd      	mov	sp, r7
    3dd2:	bd80      	pop	{r7, pc}
    3dd4:	41002000 	.word	0x41002000

00003dd8 <usart_is_syncing>:
 * \retval false  Peripheral is not busy syncing and can be read/written without
 *                stalling the bus
 */
static inline bool usart_is_syncing(
		const struct usart_module *const module)
{
    3dd8:	b580      	push	{r7, lr}
    3dda:	b084      	sub	sp, #16
    3ddc:	af00      	add	r7, sp, #0
    3dde:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    3de0:	687b      	ldr	r3, [r7, #4]
    3de2:	681b      	ldr	r3, [r3, #0]
    3de4:	60fb      	str	r3, [r7, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    3de6:	68fb      	ldr	r3, [r7, #12]
    3de8:	69db      	ldr	r3, [r3, #28]
    3dea:	1e5a      	subs	r2, r3, #1
    3dec:	4193      	sbcs	r3, r2
    3dee:	b2db      	uxtb	r3, r3
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
#endif
}
    3df0:	0018      	movs	r0, r3
    3df2:	46bd      	mov	sp, r7
    3df4:	b004      	add	sp, #16
    3df6:	bd80      	pop	{r7, pc}

00003df8 <_usart_wait_for_sync>:
 * \internal
 * Waits until synchronization is complete
 */
static inline void _usart_wait_for_sync(
		const struct usart_module *const module)
{
    3df8:	b580      	push	{r7, lr}
    3dfa:	b082      	sub	sp, #8
    3dfc:	af00      	add	r7, sp, #0
    3dfe:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    3e00:	46c0      	nop			; (mov r8, r8)
    3e02:	687b      	ldr	r3, [r7, #4]
    3e04:	0018      	movs	r0, r3
    3e06:	4b04      	ldr	r3, [pc, #16]	; (3e18 <_usart_wait_for_sync+0x20>)
    3e08:	4798      	blx	r3
    3e0a:	1e03      	subs	r3, r0, #0
    3e0c:	d1f9      	bne.n	3e02 <_usart_wait_for_sync+0xa>
		/* Wait until the synchronization is complete */
	}
}
    3e0e:	46c0      	nop			; (mov r8, r8)
    3e10:	46bd      	mov	sp, r7
    3e12:	b002      	add	sp, #8
    3e14:	bd80      	pop	{r7, pc}
    3e16:	46c0      	nop			; (mov r8, r8)
    3e18:	00003dd9 	.word	0x00003dd9

00003e1c <_usart_set_config>:
 * Set Configuration of the USART module
 */
static enum status_code _usart_set_config(
		struct usart_module *const module,
		const struct usart_config *const config)
{
    3e1c:	b5b0      	push	{r4, r5, r7, lr}
    3e1e:	b08c      	sub	sp, #48	; 0x30
    3e20:	af02      	add	r7, sp, #8
    3e22:	6078      	str	r0, [r7, #4]
    3e24:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    3e26:	687b      	ldr	r3, [r7, #4]
    3e28:	681b      	ldr	r3, [r3, #0]
    3e2a:	61bb      	str	r3, [r7, #24]

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3e2c:	687b      	ldr	r3, [r7, #4]
    3e2e:	681b      	ldr	r3, [r3, #0]
    3e30:	0018      	movs	r0, r3
    3e32:	4ba9      	ldr	r3, [pc, #676]	; (40d8 <_usart_set_config+0x2bc>)
    3e34:	4798      	blx	r3
    3e36:	0003      	movs	r3, r0
    3e38:	617b      	str	r3, [r7, #20]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    3e3a:	697b      	ldr	r3, [r7, #20]
    3e3c:	3314      	adds	r3, #20
    3e3e:	613b      	str	r3, [r7, #16]
#endif

	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
    3e40:	2300      	movs	r3, #0
    3e42:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t ctrlb = 0;
    3e44:	2300      	movs	r3, #0
    3e46:	623b      	str	r3, [r7, #32]
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    3e48:	230a      	movs	r3, #10
    3e4a:	18fb      	adds	r3, r7, r3
    3e4c:	2200      	movs	r2, #0
    3e4e:	801a      	strh	r2, [r3, #0]
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    3e50:	231f      	movs	r3, #31
    3e52:	18fb      	adds	r3, r7, r3
    3e54:	2200      	movs	r2, #0
    3e56:	701a      	strb	r2, [r3, #0]
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    3e58:	231e      	movs	r3, #30
    3e5a:	18fb      	adds	r3, r7, r3
    3e5c:	2210      	movs	r2, #16
    3e5e:	701a      	strb	r2, [r3, #0]

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    3e60:	683b      	ldr	r3, [r7, #0]
    3e62:	8a1b      	ldrh	r3, [r3, #16]
    3e64:	2280      	movs	r2, #128	; 0x80
    3e66:	01d2      	lsls	r2, r2, #7
    3e68:	4293      	cmp	r3, r2
    3e6a:	d01c      	beq.n	3ea6 <_usart_set_config+0x8a>
    3e6c:	2280      	movs	r2, #128	; 0x80
    3e6e:	01d2      	lsls	r2, r2, #7
    3e70:	4293      	cmp	r3, r2
    3e72:	dc06      	bgt.n	3e82 <_usart_set_config+0x66>
    3e74:	2b00      	cmp	r3, #0
    3e76:	d00d      	beq.n	3e94 <_usart_set_config+0x78>
    3e78:	2280      	movs	r2, #128	; 0x80
    3e7a:	0192      	lsls	r2, r2, #6
    3e7c:	4293      	cmp	r3, r2
    3e7e:	d024      	beq.n	3eca <_usart_set_config+0xae>
    3e80:	e035      	b.n	3eee <_usart_set_config+0xd2>
    3e82:	22c0      	movs	r2, #192	; 0xc0
    3e84:	01d2      	lsls	r2, r2, #7
    3e86:	4293      	cmp	r3, r2
    3e88:	d028      	beq.n	3edc <_usart_set_config+0xc0>
    3e8a:	2280      	movs	r2, #128	; 0x80
    3e8c:	0212      	lsls	r2, r2, #8
    3e8e:	4293      	cmp	r3, r2
    3e90:	d012      	beq.n	3eb8 <_usart_set_config+0x9c>
    3e92:	e02c      	b.n	3eee <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    3e94:	231f      	movs	r3, #31
    3e96:	18fb      	adds	r3, r7, r3
    3e98:	2200      	movs	r2, #0
    3e9a:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    3e9c:	231e      	movs	r3, #30
    3e9e:	18fb      	adds	r3, r7, r3
    3ea0:	2210      	movs	r2, #16
    3ea2:	701a      	strb	r2, [r3, #0]
			break;
    3ea4:	e023      	b.n	3eee <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    3ea6:	231f      	movs	r3, #31
    3ea8:	18fb      	adds	r3, r7, r3
    3eaa:	2200      	movs	r2, #0
    3eac:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    3eae:	231e      	movs	r3, #30
    3eb0:	18fb      	adds	r3, r7, r3
    3eb2:	2208      	movs	r2, #8
    3eb4:	701a      	strb	r2, [r3, #0]
			break;
    3eb6:	e01a      	b.n	3eee <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    3eb8:	231f      	movs	r3, #31
    3eba:	18fb      	adds	r3, r7, r3
    3ebc:	2200      	movs	r2, #0
    3ebe:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    3ec0:	231e      	movs	r3, #30
    3ec2:	18fb      	adds	r3, r7, r3
    3ec4:	2203      	movs	r2, #3
    3ec6:	701a      	strb	r2, [r3, #0]
			break;
    3ec8:	e011      	b.n	3eee <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    3eca:	231f      	movs	r3, #31
    3ecc:	18fb      	adds	r3, r7, r3
    3ece:	2201      	movs	r2, #1
    3ed0:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    3ed2:	231e      	movs	r3, #30
    3ed4:	18fb      	adds	r3, r7, r3
    3ed6:	2210      	movs	r2, #16
    3ed8:	701a      	strb	r2, [r3, #0]
			break;
    3eda:	e008      	b.n	3eee <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    3edc:	231f      	movs	r3, #31
    3ede:	18fb      	adds	r3, r7, r3
    3ee0:	2201      	movs	r2, #1
    3ee2:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    3ee4:	231e      	movs	r3, #30
    3ee6:	18fb      	adds	r3, r7, r3
    3ee8:	2208      	movs	r2, #8
    3eea:	701a      	strb	r2, [r3, #0]
			break;
    3eec:	46c0      	nop			; (mov r8, r8)
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    3eee:	683b      	ldr	r3, [r7, #0]
    3ef0:	681a      	ldr	r2, [r3, #0]
		(uint32_t)config->mux_setting |
    3ef2:	683b      	ldr	r3, [r7, #0]
    3ef4:	68db      	ldr	r3, [r3, #12]
	ctrla = (uint32_t)config->data_order |
    3ef6:	431a      	orrs	r2, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    3ef8:	683b      	ldr	r3, [r7, #0]
    3efa:	695b      	ldr	r3, [r3, #20]
		(uint32_t)config->mux_setting |
    3efc:	4313      	orrs	r3, r2
		config->sample_rate |
    3efe:	683a      	ldr	r2, [r7, #0]
    3f00:	8a12      	ldrh	r2, [r2, #16]
		config->sample_adjustment |
    3f02:	4313      	orrs	r3, r2
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    3f04:	683a      	ldr	r2, [r7, #0]
    3f06:	7e12      	ldrb	r2, [r2, #24]
    3f08:	0212      	lsls	r2, r2, #8
		config->sample_rate |
    3f0a:	4313      	orrs	r3, r2
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    3f0c:	683a      	ldr	r2, [r7, #0]
    3f0e:	2126      	movs	r1, #38	; 0x26
    3f10:	5c52      	ldrb	r2, [r2, r1]
    3f12:	0752      	lsls	r2, r2, #29
	ctrla = (uint32_t)config->data_order |
    3f14:	4313      	orrs	r3, r2
    3f16:	627b      	str	r3, [r7, #36]	; 0x24

	enum status_code status_code = STATUS_OK;
    3f18:	231d      	movs	r3, #29
    3f1a:	18fb      	adds	r3, r7, r3
    3f1c:	2200      	movs	r2, #0
    3f1e:	701a      	strb	r2, [r3, #0]

	transfer_mode = (uint32_t)config->transfer_mode;
    3f20:	683b      	ldr	r3, [r7, #0]
    3f22:	685b      	ldr	r3, [r3, #4]
    3f24:	60fb      	str	r3, [r7, #12]
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    3f26:	68fb      	ldr	r3, [r7, #12]
    3f28:	2b00      	cmp	r3, #0
    3f2a:	d01e      	beq.n	3f6a <_usart_set_config+0x14e>
    3f2c:	2280      	movs	r2, #128	; 0x80
    3f2e:	0552      	lsls	r2, r2, #21
    3f30:	4293      	cmp	r3, r2
    3f32:	d14f      	bne.n	3fd4 <_usart_set_config+0x1b8>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    3f34:	683b      	ldr	r3, [r7, #0]
    3f36:	2227      	movs	r2, #39	; 0x27
    3f38:	5c9b      	ldrb	r3, [r3, r2]
    3f3a:	2201      	movs	r2, #1
    3f3c:	4053      	eors	r3, r2
    3f3e:	b2db      	uxtb	r3, r3
    3f40:	2b00      	cmp	r3, #0
    3f42:	d046      	beq.n	3fd2 <_usart_set_config+0x1b6>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    3f44:	683b      	ldr	r3, [r7, #0]
    3f46:	6a1d      	ldr	r5, [r3, #32]
    3f48:	693b      	ldr	r3, [r7, #16]
    3f4a:	b2db      	uxtb	r3, r3
    3f4c:	0018      	movs	r0, r3
    3f4e:	4b63      	ldr	r3, [pc, #396]	; (40dc <_usart_set_config+0x2c0>)
    3f50:	4798      	blx	r3
    3f52:	0001      	movs	r1, r0
    3f54:	231d      	movs	r3, #29
    3f56:	18fc      	adds	r4, r7, r3
    3f58:	230a      	movs	r3, #10
    3f5a:	18fb      	adds	r3, r7, r3
    3f5c:	001a      	movs	r2, r3
    3f5e:	0028      	movs	r0, r5
    3f60:	4b5f      	ldr	r3, [pc, #380]	; (40e0 <_usart_set_config+0x2c4>)
    3f62:	4798      	blx	r3
    3f64:	0003      	movs	r3, r0
    3f66:	7023      	strb	r3, [r4, #0]
						system_gclk_chan_get_hz(gclk_index), &baud);
			}

			break;
    3f68:	e033      	b.n	3fd2 <_usart_set_config+0x1b6>

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    3f6a:	683b      	ldr	r3, [r7, #0]
    3f6c:	2227      	movs	r2, #39	; 0x27
    3f6e:	5c9b      	ldrb	r3, [r3, r2]
    3f70:	2b00      	cmp	r3, #0
    3f72:	d014      	beq.n	3f9e <_usart_set_config+0x182>
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    3f74:	683b      	ldr	r3, [r7, #0]
    3f76:	6a18      	ldr	r0, [r3, #32]
    3f78:	683b      	ldr	r3, [r7, #0]
    3f7a:	6a99      	ldr	r1, [r3, #40]	; 0x28
				status_code =
    3f7c:	231d      	movs	r3, #29
    3f7e:	18fc      	adds	r4, r7, r3
    3f80:	231f      	movs	r3, #31
    3f82:	18fb      	adds	r3, r7, r3
    3f84:	781d      	ldrb	r5, [r3, #0]
    3f86:	230a      	movs	r3, #10
    3f88:	18fa      	adds	r2, r7, r3
    3f8a:	231e      	movs	r3, #30
    3f8c:	18fb      	adds	r3, r7, r3
    3f8e:	781b      	ldrb	r3, [r3, #0]
    3f90:	9300      	str	r3, [sp, #0]
    3f92:	002b      	movs	r3, r5
    3f94:	4d53      	ldr	r5, [pc, #332]	; (40e4 <_usart_set_config+0x2c8>)
    3f96:	47a8      	blx	r5
    3f98:	0003      	movs	r3, r0
    3f9a:	7023      	strb	r3, [r4, #0]
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							system_gclk_chan_get_hz(gclk_index), &baud, mode, sample_num);
			}

			break;
    3f9c:	e01a      	b.n	3fd4 <_usart_set_config+0x1b8>
						_sercom_get_async_baud_val(config->baudrate,
    3f9e:	683b      	ldr	r3, [r7, #0]
    3fa0:	6a1d      	ldr	r5, [r3, #32]
    3fa2:	693b      	ldr	r3, [r7, #16]
    3fa4:	b2db      	uxtb	r3, r3
    3fa6:	0018      	movs	r0, r3
    3fa8:	4b4c      	ldr	r3, [pc, #304]	; (40dc <_usart_set_config+0x2c0>)
    3faa:	4798      	blx	r3
				status_code =
    3fac:	231d      	movs	r3, #29
    3fae:	18fc      	adds	r4, r7, r3
    3fb0:	231f      	movs	r3, #31
    3fb2:	18fb      	adds	r3, r7, r3
    3fb4:	7819      	ldrb	r1, [r3, #0]
    3fb6:	230a      	movs	r3, #10
    3fb8:	18fa      	adds	r2, r7, r3
    3fba:	231e      	movs	r3, #30
    3fbc:	18fb      	adds	r3, r7, r3
    3fbe:	781b      	ldrb	r3, [r3, #0]
    3fc0:	9300      	str	r3, [sp, #0]
    3fc2:	000b      	movs	r3, r1
    3fc4:	0001      	movs	r1, r0
    3fc6:	0028      	movs	r0, r5
    3fc8:	4d46      	ldr	r5, [pc, #280]	; (40e4 <_usart_set_config+0x2c8>)
    3fca:	47a8      	blx	r5
    3fcc:	0003      	movs	r3, r0
    3fce:	7023      	strb	r3, [r4, #0]
			break;
    3fd0:	e000      	b.n	3fd4 <_usart_set_config+0x1b8>
			break;
    3fd2:	46c0      	nop			; (mov r8, r8)
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    3fd4:	231d      	movs	r3, #29
    3fd6:	18fb      	adds	r3, r7, r3
    3fd8:	781b      	ldrb	r3, [r3, #0]
    3fda:	2b00      	cmp	r3, #0
    3fdc:	d003      	beq.n	3fe6 <_usart_set_config+0x1ca>
		/* Abort */
		return status_code;
    3fde:	231d      	movs	r3, #29
    3fe0:	18fb      	adds	r3, r7, r3
    3fe2:	781b      	ldrb	r3, [r3, #0]
    3fe4:	e073      	b.n	40ce <_usart_set_config+0x2b2>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    3fe6:	683b      	ldr	r3, [r7, #0]
    3fe8:	7e5b      	ldrb	r3, [r3, #25]
    3fea:	2b00      	cmp	r3, #0
    3fec:	d003      	beq.n	3ff6 <_usart_set_config+0x1da>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    3fee:	683b      	ldr	r3, [r7, #0]
    3ff0:	7e9a      	ldrb	r2, [r3, #26]
    3ff2:	69bb      	ldr	r3, [r7, #24]
    3ff4:	739a      	strb	r2, [r3, #14]
	}
#endif

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    3ff6:	230a      	movs	r3, #10
    3ff8:	18fb      	adds	r3, r7, r3
    3ffa:	881a      	ldrh	r2, [r3, #0]
    3ffc:	69bb      	ldr	r3, [r7, #24]
    3ffe:	819a      	strh	r2, [r3, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
    4000:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    4002:	68fb      	ldr	r3, [r7, #12]
    4004:	4313      	orrs	r3, r2
    4006:	627b      	str	r3, [r7, #36]	; 0x24

	if (config->use_external_clock == false) {
    4008:	683b      	ldr	r3, [r7, #0]
    400a:	2227      	movs	r2, #39	; 0x27
    400c:	5c9b      	ldrb	r3, [r3, r2]
    400e:	2201      	movs	r2, #1
    4010:	4053      	eors	r3, r2
    4012:	b2db      	uxtb	r3, r3
    4014:	2b00      	cmp	r3, #0
    4016:	d003      	beq.n	4020 <_usart_set_config+0x204>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    4018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    401a:	2204      	movs	r2, #4
    401c:	4313      	orrs	r3, r2
    401e:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    4020:	683b      	ldr	r3, [r7, #0]
    4022:	7e5b      	ldrb	r3, [r3, #25]
    4024:	029a      	lsls	r2, r3, #10
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    4026:	683b      	ldr	r3, [r7, #0]
    4028:	7f1b      	ldrb	r3, [r3, #28]
    402a:	025b      	lsls	r3, r3, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    402c:	431a      	orrs	r2, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    402e:	683b      	ldr	r3, [r7, #0]
    4030:	7f5b      	ldrb	r3, [r3, #29]
    4032:	021b      	lsls	r3, r3, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    4034:	431a      	orrs	r2, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    4036:	683b      	ldr	r3, [r7, #0]
    4038:	2124      	movs	r1, #36	; 0x24
    403a:	5c5b      	ldrb	r3, [r3, r1]
    403c:	045b      	lsls	r3, r3, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    403e:	431a      	orrs	r2, r3
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    4040:	683b      	ldr	r3, [r7, #0]
    4042:	2125      	movs	r1, #37	; 0x25
    4044:	5c5b      	ldrb	r3, [r3, r1]
    4046:	041b      	lsls	r3, r3, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    4048:	4313      	orrs	r3, r2
	ctrlb =  
    404a:	623b      	str	r3, [r7, #32]
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->stopbits;
    404c:	683b      	ldr	r3, [r7, #0]
    404e:	7a9b      	ldrb	r3, [r3, #10]
    4050:	001a      	movs	r2, r3
    4052:	6a3b      	ldr	r3, [r7, #32]
    4054:	4313      	orrs	r3, r2
    4056:	623b      	str	r3, [r7, #32]
	ctrlb |= (uint32_t)config->character_size;
    4058:	683b      	ldr	r3, [r7, #0]
    405a:	7adb      	ldrb	r3, [r3, #11]
    405c:	001a      	movs	r2, r3
    405e:	6a3b      	ldr	r3, [r7, #32]
    4060:	4313      	orrs	r3, r2
    4062:	623b      	str	r3, [r7, #32]
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    4064:	683b      	ldr	r3, [r7, #0]
    4066:	891b      	ldrh	r3, [r3, #8]
    4068:	2bff      	cmp	r3, #255	; 0xff
    406a:	d00b      	beq.n	4084 <_usart_set_config+0x268>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    406c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    406e:	2280      	movs	r2, #128	; 0x80
    4070:	0452      	lsls	r2, r2, #17
    4072:	4313      	orrs	r3, r2
    4074:	627b      	str	r3, [r7, #36]	; 0x24
		ctrlb |= config->parity;
    4076:	683b      	ldr	r3, [r7, #0]
    4078:	891b      	ldrh	r3, [r3, #8]
    407a:	001a      	movs	r2, r3
    407c:	6a3b      	ldr	r3, [r7, #32]
    407e:	4313      	orrs	r3, r2
    4080:	623b      	str	r3, [r7, #32]
    4082:	e008      	b.n	4096 <_usart_set_config+0x27a>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    4084:	683b      	ldr	r3, [r7, #0]
    4086:	7edb      	ldrb	r3, [r3, #27]
    4088:	2b00      	cmp	r3, #0
    408a:	d004      	beq.n	4096 <_usart_set_config+0x27a>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    408c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    408e:	2280      	movs	r2, #128	; 0x80
    4090:	04d2      	lsls	r2, r2, #19
    4092:	4313      	orrs	r3, r2
    4094:	627b      	str	r3, [r7, #36]	; 0x24
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    4096:	683b      	ldr	r3, [r7, #0]
    4098:	222c      	movs	r2, #44	; 0x2c
    409a:	5c9b      	ldrb	r3, [r3, r2]
    409c:	2b00      	cmp	r3, #0
    409e:	d103      	bne.n	40a8 <_usart_set_config+0x28c>
    40a0:	4b11      	ldr	r3, [pc, #68]	; (40e8 <_usart_set_config+0x2cc>)
    40a2:	4798      	blx	r3
    40a4:	1e03      	subs	r3, r0, #0
    40a6:	d003      	beq.n	40b0 <_usart_set_config+0x294>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    40a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    40aa:	2280      	movs	r2, #128	; 0x80
    40ac:	4313      	orrs	r3, r2
    40ae:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    40b0:	687b      	ldr	r3, [r7, #4]
    40b2:	0018      	movs	r0, r3
    40b4:	4b0d      	ldr	r3, [pc, #52]	; (40ec <_usart_set_config+0x2d0>)
    40b6:	4798      	blx	r3

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    40b8:	69bb      	ldr	r3, [r7, #24]
    40ba:	6a3a      	ldr	r2, [r7, #32]
    40bc:	605a      	str	r2, [r3, #4]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    40be:	687b      	ldr	r3, [r7, #4]
    40c0:	0018      	movs	r0, r3
    40c2:	4b0a      	ldr	r3, [pc, #40]	; (40ec <_usart_set_config+0x2d0>)
    40c4:	4798      	blx	r3

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    40c6:	69bb      	ldr	r3, [r7, #24]
    40c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    40ca:	601a      	str	r2, [r3, #0]
		_usart_wait_for_sync(module);
		usart_hw->CTRLC.reg = ctrlc;
	}
#endif

	return STATUS_OK;
    40cc:	2300      	movs	r3, #0
}
    40ce:	0018      	movs	r0, r3
    40d0:	46bd      	mov	sp, r7
    40d2:	b00a      	add	sp, #40	; 0x28
    40d4:	bdb0      	pop	{r4, r5, r7, pc}
    40d6:	46c0      	nop			; (mov r8, r8)
    40d8:	00003b79 	.word	0x00003b79
    40dc:	0000552d 	.word	0x0000552d
    40e0:	000036f3 	.word	0x000036f3
    40e4:	00003771 	.word	0x00003771
    40e8:	00003db9 	.word	0x00003db9
    40ec:	00003df9 	.word	0x00003df9

000040f0 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    40f0:	b590      	push	{r4, r7, lr}
    40f2:	b093      	sub	sp, #76	; 0x4c
    40f4:	af00      	add	r7, sp, #0
    40f6:	60f8      	str	r0, [r7, #12]
    40f8:	60b9      	str	r1, [r7, #8]
    40fa:	607a      	str	r2, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(hw);
	Assert(config);

	enum status_code status_code = STATUS_OK;
    40fc:	233b      	movs	r3, #59	; 0x3b
    40fe:	18fb      	adds	r3, r7, r3
    4100:	2200      	movs	r2, #0
    4102:	701a      	strb	r2, [r3, #0]

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    4104:	68fb      	ldr	r3, [r7, #12]
    4106:	68ba      	ldr	r2, [r7, #8]
    4108:	601a      	str	r2, [r3, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    410a:	68fb      	ldr	r3, [r7, #12]
    410c:	681b      	ldr	r3, [r3, #0]
    410e:	637b      	str	r3, [r7, #52]	; 0x34

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    4110:	68fb      	ldr	r3, [r7, #12]
    4112:	681b      	ldr	r3, [r3, #0]
    4114:	0018      	movs	r0, r3
    4116:	4b86      	ldr	r3, [pc, #536]	; (4330 <usart_init+0x240>)
    4118:	4798      	blx	r3
    411a:	0003      	movs	r3, r0
    411c:	633b      	str	r3, [r7, #48]	; 0x30
		gclk_index	= SERCOM5_GCLK_ID_CORE;
    } else {
    	gclk_index	= sercom_index + SERCOM0_GCLK_ID_CORE;
    }
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    411e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    4120:	3302      	adds	r3, #2
    4122:	62fb      	str	r3, [r7, #44]	; 0x2c
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    4124:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    4126:	3314      	adds	r3, #20
    4128:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    412a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    412c:	681b      	ldr	r3, [r3, #0]
    412e:	2201      	movs	r2, #1
    4130:	4013      	ands	r3, r2
    4132:	d001      	beq.n	4138 <usart_init+0x48>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    4134:	2305      	movs	r3, #5
    4136:	e0f6      	b.n	4326 <usart_init+0x236>
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    4138:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    413a:	681b      	ldr	r3, [r3, #0]
    413c:	2202      	movs	r2, #2
    413e:	4013      	ands	r3, r2
    4140:	d001      	beq.n	4146 <usart_init+0x56>
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    4142:	231c      	movs	r3, #28
    4144:	e0ef      	b.n	4326 <usart_init+0x236>
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    4146:	2201      	movs	r2, #1
    4148:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    414a:	409a      	lsls	r2, r3
    414c:	0013      	movs	r3, r2
    414e:	0019      	movs	r1, r3
    4150:	2002      	movs	r0, #2
    4152:	4b78      	ldr	r3, [pc, #480]	; (4334 <usart_init+0x244>)
    4154:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    4156:	2324      	movs	r3, #36	; 0x24
    4158:	18fb      	adds	r3, r7, r3
    415a:	0018      	movs	r0, r3
    415c:	4b76      	ldr	r3, [pc, #472]	; (4338 <usart_init+0x248>)
    415e:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
    4160:	687b      	ldr	r3, [r7, #4]
    4162:	222d      	movs	r2, #45	; 0x2d
    4164:	5c9a      	ldrb	r2, [r3, r2]
    4166:	2324      	movs	r3, #36	; 0x24
    4168:	18fb      	adds	r3, r7, r3
    416a:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    416c:	6abb      	ldr	r3, [r7, #40]	; 0x28
    416e:	b2db      	uxtb	r3, r3
    4170:	2224      	movs	r2, #36	; 0x24
    4172:	18ba      	adds	r2, r7, r2
    4174:	0011      	movs	r1, r2
    4176:	0018      	movs	r0, r3
    4178:	4b70      	ldr	r3, [pc, #448]	; (433c <usart_init+0x24c>)
    417a:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    417c:	6abb      	ldr	r3, [r7, #40]	; 0x28
    417e:	b2db      	uxtb	r3, r3
    4180:	0018      	movs	r0, r3
    4182:	4b6f      	ldr	r3, [pc, #444]	; (4340 <usart_init+0x250>)
    4184:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    4186:	687b      	ldr	r3, [r7, #4]
    4188:	222d      	movs	r2, #45	; 0x2d
    418a:	5c9b      	ldrb	r3, [r3, r2]
    418c:	2100      	movs	r1, #0
    418e:	0018      	movs	r0, r3
    4190:	4b6c      	ldr	r3, [pc, #432]	; (4344 <usart_init+0x254>)
    4192:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    4194:	687b      	ldr	r3, [r7, #4]
    4196:	7ada      	ldrb	r2, [r3, #11]
    4198:	68fb      	ldr	r3, [r7, #12]
    419a:	715a      	strb	r2, [r3, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    419c:	687b      	ldr	r3, [r7, #4]
    419e:	2224      	movs	r2, #36	; 0x24
    41a0:	5c9a      	ldrb	r2, [r3, r2]
    41a2:	68fb      	ldr	r3, [r7, #12]
    41a4:	719a      	strb	r2, [r3, #6]
	module->transmitter_enabled = config->transmitter_enable;
    41a6:	687b      	ldr	r3, [r7, #4]
    41a8:	2225      	movs	r2, #37	; 0x25
    41aa:	5c9a      	ldrb	r2, [r3, r2]
    41ac:	68fb      	ldr	r3, [r7, #12]
    41ae:	71da      	strb	r2, [r3, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    41b0:	687b      	ldr	r3, [r7, #4]
    41b2:	7eda      	ldrb	r2, [r3, #27]
    41b4:	68fb      	ldr	r3, [r7, #12]
    41b6:	721a      	strb	r2, [r3, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    41b8:	687b      	ldr	r3, [r7, #4]
    41ba:	7f1a      	ldrb	r2, [r3, #28]
    41bc:	68fb      	ldr	r3, [r7, #12]
    41be:	725a      	strb	r2, [r3, #9]
#endif
#ifdef FEATURE_USART_ISO7816
	module->iso7816_mode_enabled = config->iso7816_config.enabled;
#endif
	/* Set configuration according to the config struct */
	status_code = _usart_set_config(module, config);
    41c0:	233b      	movs	r3, #59	; 0x3b
    41c2:	18fc      	adds	r4, r7, r3
    41c4:	687a      	ldr	r2, [r7, #4]
    41c6:	68fb      	ldr	r3, [r7, #12]
    41c8:	0011      	movs	r1, r2
    41ca:	0018      	movs	r0, r3
    41cc:	4b5e      	ldr	r3, [pc, #376]	; (4348 <usart_init+0x258>)
    41ce:	4798      	blx	r3
    41d0:	0003      	movs	r3, r0
    41d2:	7023      	strb	r3, [r4, #0]
	if(status_code != STATUS_OK) {
    41d4:	233b      	movs	r3, #59	; 0x3b
    41d6:	18fb      	adds	r3, r7, r3
    41d8:	781b      	ldrb	r3, [r3, #0]
    41da:	2b00      	cmp	r3, #0
    41dc:	d003      	beq.n	41e6 <usart_init+0xf6>
		return status_code;
    41de:	233b      	movs	r3, #59	; 0x3b
    41e0:	18fb      	adds	r3, r7, r3
    41e2:	781b      	ldrb	r3, [r3, #0]
    41e4:	e09f      	b.n	4326 <usart_init+0x236>
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
    41e6:	2320      	movs	r3, #32
    41e8:	18fb      	adds	r3, r7, r3
    41ea:	0018      	movs	r0, r3
    41ec:	4b57      	ldr	r3, [pc, #348]	; (434c <usart_init+0x25c>)
    41ee:	4798      	blx	r3
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
    41f0:	2320      	movs	r3, #32
    41f2:	18fb      	adds	r3, r7, r3
    41f4:	2200      	movs	r2, #0
    41f6:	705a      	strb	r2, [r3, #1]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    41f8:	2320      	movs	r3, #32
    41fa:	18fb      	adds	r3, r7, r3
    41fc:	2200      	movs	r2, #0
    41fe:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
			config->pinmux_pad0, config->pinmux_pad1,
    4200:	687b      	ldr	r3, [r7, #4]
    4202:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	uint32_t pad_pinmuxes[] = {
    4204:	2310      	movs	r3, #16
    4206:	18fb      	adds	r3, r7, r3
    4208:	601a      	str	r2, [r3, #0]
			config->pinmux_pad0, config->pinmux_pad1,
    420a:	687b      	ldr	r3, [r7, #4]
    420c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	uint32_t pad_pinmuxes[] = {
    420e:	2310      	movs	r3, #16
    4210:	18fb      	adds	r3, r7, r3
    4212:	605a      	str	r2, [r3, #4]
			config->pinmux_pad2, config->pinmux_pad3
    4214:	687b      	ldr	r3, [r7, #4]
    4216:	6b9a      	ldr	r2, [r3, #56]	; 0x38
	uint32_t pad_pinmuxes[] = {
    4218:	2310      	movs	r3, #16
    421a:	18fb      	adds	r3, r7, r3
    421c:	609a      	str	r2, [r3, #8]
			config->pinmux_pad2, config->pinmux_pad3
    421e:	687b      	ldr	r3, [r7, #4]
    4220:	6bda      	ldr	r2, [r3, #60]	; 0x3c
	uint32_t pad_pinmuxes[] = {
    4222:	2310      	movs	r3, #16
    4224:	18fb      	adds	r3, r7, r3
    4226:	60da      	str	r2, [r3, #12]
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    4228:	2347      	movs	r3, #71	; 0x47
    422a:	18fb      	adds	r3, r7, r3
    422c:	2200      	movs	r2, #0
    422e:	701a      	strb	r2, [r3, #0]
    4230:	e02c      	b.n	428c <usart_init+0x19c>
		uint32_t current_pinmux = pad_pinmuxes[pad];
    4232:	2347      	movs	r3, #71	; 0x47
    4234:	18fb      	adds	r3, r7, r3
    4236:	781a      	ldrb	r2, [r3, #0]
    4238:	2310      	movs	r3, #16
    423a:	18fb      	adds	r3, r7, r3
    423c:	0092      	lsls	r2, r2, #2
    423e:	58d3      	ldr	r3, [r2, r3]
    4240:	643b      	str	r3, [r7, #64]	; 0x40

		if (current_pinmux == PINMUX_DEFAULT) {
    4242:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    4244:	2b00      	cmp	r3, #0
    4246:	d109      	bne.n	425c <usart_init+0x16c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    4248:	2347      	movs	r3, #71	; 0x47
    424a:	18fb      	adds	r3, r7, r3
    424c:	781a      	ldrb	r2, [r3, #0]
    424e:	68bb      	ldr	r3, [r7, #8]
    4250:	0011      	movs	r1, r2
    4252:	0018      	movs	r0, r3
    4254:	4b3e      	ldr	r3, [pc, #248]	; (4350 <usart_init+0x260>)
    4256:	4798      	blx	r3
    4258:	0003      	movs	r3, r0
    425a:	643b      	str	r3, [r7, #64]	; 0x40
		}

		if (current_pinmux != PINMUX_UNUSED) {
    425c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    425e:	3301      	adds	r3, #1
    4260:	d00d      	beq.n	427e <usart_init+0x18e>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    4262:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    4264:	b2da      	uxtb	r2, r3
    4266:	2320      	movs	r3, #32
    4268:	18fb      	adds	r3, r7, r3
    426a:	701a      	strb	r2, [r3, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    426c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    426e:	0c1b      	lsrs	r3, r3, #16
    4270:	b2db      	uxtb	r3, r3
    4272:	2220      	movs	r2, #32
    4274:	18ba      	adds	r2, r7, r2
    4276:	0011      	movs	r1, r2
    4278:	0018      	movs	r0, r3
    427a:	4b36      	ldr	r3, [pc, #216]	; (4354 <usart_init+0x264>)
    427c:	4798      	blx	r3
	for (uint8_t pad = 0; pad < 4; pad++) {
    427e:	2347      	movs	r3, #71	; 0x47
    4280:	18fb      	adds	r3, r7, r3
    4282:	781a      	ldrb	r2, [r3, #0]
    4284:	2347      	movs	r3, #71	; 0x47
    4286:	18fb      	adds	r3, r7, r3
    4288:	3201      	adds	r2, #1
    428a:	701a      	strb	r2, [r3, #0]
    428c:	2347      	movs	r3, #71	; 0x47
    428e:	18fb      	adds	r3, r7, r3
    4290:	781b      	ldrb	r3, [r3, #0]
    4292:	2b03      	cmp	r3, #3
    4294:	d9cd      	bls.n	4232 <usart_init+0x142>
		}
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
    4296:	2300      	movs	r3, #0
    4298:	63fb      	str	r3, [r7, #60]	; 0x3c
    429a:	e00a      	b.n	42b2 <usart_init+0x1c2>
		module->callback[i]            = NULL;
    429c:	68fa      	ldr	r2, [r7, #12]
    429e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    42a0:	3302      	adds	r3, #2
    42a2:	009b      	lsls	r3, r3, #2
    42a4:	18d3      	adds	r3, r2, r3
    42a6:	3304      	adds	r3, #4
    42a8:	2200      	movs	r2, #0
    42aa:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
    42ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    42ae:	3301      	adds	r3, #1
    42b0:	63fb      	str	r3, [r7, #60]	; 0x3c
    42b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    42b4:	2b05      	cmp	r3, #5
    42b6:	d9f1      	bls.n	429c <usart_init+0x1ac>
	}

	module->tx_buffer_ptr              = NULL;
    42b8:	68fb      	ldr	r3, [r7, #12]
    42ba:	2200      	movs	r2, #0
    42bc:	629a      	str	r2, [r3, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    42be:	68fb      	ldr	r3, [r7, #12]
    42c0:	2200      	movs	r2, #0
    42c2:	625a      	str	r2, [r3, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    42c4:	68fb      	ldr	r3, [r7, #12]
    42c6:	2200      	movs	r2, #0
    42c8:	85da      	strh	r2, [r3, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    42ca:	68fb      	ldr	r3, [r7, #12]
    42cc:	2200      	movs	r2, #0
    42ce:	859a      	strh	r2, [r3, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    42d0:	68fb      	ldr	r3, [r7, #12]
    42d2:	2230      	movs	r2, #48	; 0x30
    42d4:	2100      	movs	r1, #0
    42d6:	5499      	strb	r1, [r3, r2]
	module->callback_enable_mask       = 0x00;
    42d8:	68fb      	ldr	r3, [r7, #12]
    42da:	2231      	movs	r2, #49	; 0x31
    42dc:	2100      	movs	r1, #0
    42de:	5499      	strb	r1, [r3, r2]
	module->rx_status                  = STATUS_OK;
    42e0:	68fb      	ldr	r3, [r7, #12]
    42e2:	2232      	movs	r2, #50	; 0x32
    42e4:	2100      	movs	r1, #0
    42e6:	5499      	strb	r1, [r3, r2]
	module->tx_status                  = STATUS_OK;
    42e8:	68fb      	ldr	r3, [r7, #12]
    42ea:	2233      	movs	r2, #51	; 0x33
    42ec:	2100      	movs	r1, #0
    42ee:	5499      	strb	r1, [r3, r2]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    42f0:	68fb      	ldr	r3, [r7, #12]
    42f2:	681b      	ldr	r3, [r3, #0]
    42f4:	2227      	movs	r2, #39	; 0x27
    42f6:	18bc      	adds	r4, r7, r2
    42f8:	0018      	movs	r0, r3
    42fa:	4b0d      	ldr	r3, [pc, #52]	; (4330 <usart_init+0x240>)
    42fc:	4798      	blx	r3
    42fe:	0003      	movs	r3, r0
    4300:	7023      	strb	r3, [r4, #0]
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    4302:	4a15      	ldr	r2, [pc, #84]	; (4358 <usart_init+0x268>)
    4304:	2327      	movs	r3, #39	; 0x27
    4306:	18fb      	adds	r3, r7, r3
    4308:	781b      	ldrb	r3, [r3, #0]
    430a:	0011      	movs	r1, r2
    430c:	0018      	movs	r0, r3
    430e:	4b13      	ldr	r3, [pc, #76]	; (435c <usart_init+0x26c>)
    4310:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    4312:	2327      	movs	r3, #39	; 0x27
    4314:	18fb      	adds	r3, r7, r3
    4316:	781a      	ldrb	r2, [r3, #0]
    4318:	4b11      	ldr	r3, [pc, #68]	; (4360 <usart_init+0x270>)
    431a:	0092      	lsls	r2, r2, #2
    431c:	68f9      	ldr	r1, [r7, #12]
    431e:	50d1      	str	r1, [r2, r3]
#endif

	return status_code;
    4320:	233b      	movs	r3, #59	; 0x3b
    4322:	18fb      	adds	r3, r7, r3
    4324:	781b      	ldrb	r3, [r3, #0]
}
    4326:	0018      	movs	r0, r3
    4328:	46bd      	mov	sp, r7
    432a:	b013      	add	sp, #76	; 0x4c
    432c:	bd90      	pop	{r4, r7, pc}
    432e:	46c0      	nop			; (mov r8, r8)
    4330:	00003b79 	.word	0x00003b79
    4334:	00003d35 	.word	0x00003d35
    4338:	00003d1d 	.word	0x00003d1d
    433c:	00005409 	.word	0x00005409
    4340:	0000544d 	.word	0x0000544d
    4344:	00003931 	.word	0x00003931
    4348:	00003e1d 	.word	0x00003e1d
    434c:	00003d91 	.word	0x00003d91
    4350:	000039bd 	.word	0x000039bd
    4354:	000056f5 	.word	0x000056f5
    4358:	00004531 	.word	0x00004531
    435c:	00003bdd 	.word	0x00003bdd
    4360:	20003d18 	.word	0x20003d18

00004364 <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
    4364:	b580      	push	{r7, lr}
    4366:	b084      	sub	sp, #16
    4368:	af00      	add	r7, sp, #0
    436a:	6078      	str	r0, [r7, #4]
    436c:	000a      	movs	r2, r1
    436e:	1cbb      	adds	r3, r7, #2
    4370:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    4372:	687b      	ldr	r3, [r7, #4]
    4374:	681b      	ldr	r3, [r3, #0]
    4376:	60fb      	str	r3, [r7, #12]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    4378:	687b      	ldr	r3, [r7, #4]
    437a:	79db      	ldrb	r3, [r3, #7]
    437c:	2201      	movs	r2, #1
    437e:	4053      	eors	r3, r2
    4380:	b2db      	uxtb	r3, r3
    4382:	2b00      	cmp	r3, #0
    4384:	d001      	beq.n	438a <usart_write_wait+0x26>
		return STATUS_ERR_DENIED;
    4386:	231c      	movs	r3, #28
    4388:	e013      	b.n	43b2 <usart_write_wait+0x4e>
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    438a:	687b      	ldr	r3, [r7, #4]
    438c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    438e:	b29b      	uxth	r3, r3
    4390:	2b00      	cmp	r3, #0
    4392:	d001      	beq.n	4398 <usart_write_wait+0x34>
		return STATUS_BUSY;
    4394:	2305      	movs	r3, #5
    4396:	e00c      	b.n	43b2 <usart_write_wait+0x4e>
		return STATUS_BUSY;
	}
#endif

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    4398:	68fb      	ldr	r3, [r7, #12]
    439a:	1cba      	adds	r2, r7, #2
    439c:	8812      	ldrh	r2, [r2, #0]
    439e:	851a      	strh	r2, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    43a0:	46c0      	nop			; (mov r8, r8)
    43a2:	68fb      	ldr	r3, [r7, #12]
    43a4:	7e1b      	ldrb	r3, [r3, #24]
    43a6:	b2db      	uxtb	r3, r3
    43a8:	001a      	movs	r2, r3
    43aa:	2302      	movs	r3, #2
    43ac:	4013      	ands	r3, r2
    43ae:	d0f8      	beq.n	43a2 <usart_write_wait+0x3e>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    43b0:	2300      	movs	r3, #0
}
    43b2:	0018      	movs	r0, r3
    43b4:	46bd      	mov	sp, r7
    43b6:	b004      	add	sp, #16
    43b8:	bd80      	pop	{r7, pc}
	...

000043bc <system_interrupt_enter_critical_section>:
{
    43bc:	b580      	push	{r7, lr}
    43be:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    43c0:	4b02      	ldr	r3, [pc, #8]	; (43cc <system_interrupt_enter_critical_section+0x10>)
    43c2:	4798      	blx	r3
}
    43c4:	46c0      	nop			; (mov r8, r8)
    43c6:	46bd      	mov	sp, r7
    43c8:	bd80      	pop	{r7, pc}
    43ca:	46c0      	nop			; (mov r8, r8)
    43cc:	000022d5 	.word	0x000022d5

000043d0 <system_interrupt_leave_critical_section>:
{
    43d0:	b580      	push	{r7, lr}
    43d2:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    43d4:	4b02      	ldr	r3, [pc, #8]	; (43e0 <system_interrupt_leave_critical_section+0x10>)
    43d6:	4798      	blx	r3
}
    43d8:	46c0      	nop			; (mov r8, r8)
    43da:	46bd      	mov	sp, r7
    43dc:	bd80      	pop	{r7, pc}
    43de:	46c0      	nop			; (mov r8, r8)
    43e0:	00002329 	.word	0x00002329

000043e4 <usart_is_syncing>:
{
    43e4:	b580      	push	{r7, lr}
    43e6:	b084      	sub	sp, #16
    43e8:	af00      	add	r7, sp, #0
    43ea:	6078      	str	r0, [r7, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    43ec:	687b      	ldr	r3, [r7, #4]
    43ee:	681b      	ldr	r3, [r3, #0]
    43f0:	60fb      	str	r3, [r7, #12]
	return (usart_hw->SYNCBUSY.reg);
    43f2:	68fb      	ldr	r3, [r7, #12]
    43f4:	69db      	ldr	r3, [r3, #28]
    43f6:	1e5a      	subs	r2, r3, #1
    43f8:	4193      	sbcs	r3, r2
    43fa:	b2db      	uxtb	r3, r3
}
    43fc:	0018      	movs	r0, r3
    43fe:	46bd      	mov	sp, r7
    4400:	b004      	add	sp, #16
    4402:	bd80      	pop	{r7, pc}

00004404 <_usart_wait_for_sync>:
{
    4404:	b580      	push	{r7, lr}
    4406:	b082      	sub	sp, #8
    4408:	af00      	add	r7, sp, #0
    440a:	6078      	str	r0, [r7, #4]
	while (usart_is_syncing(module)) {
    440c:	46c0      	nop			; (mov r8, r8)
    440e:	687b      	ldr	r3, [r7, #4]
    4410:	0018      	movs	r0, r3
    4412:	4b04      	ldr	r3, [pc, #16]	; (4424 <_usart_wait_for_sync+0x20>)
    4414:	4798      	blx	r3
    4416:	1e03      	subs	r3, r0, #0
    4418:	d1f9      	bne.n	440e <_usart_wait_for_sync+0xa>
}
    441a:	46c0      	nop			; (mov r8, r8)
    441c:	46bd      	mov	sp, r7
    441e:	b002      	add	sp, #8
    4420:	bd80      	pop	{r7, pc}
    4422:	46c0      	nop			; (mov r8, r8)
    4424:	000043e5 	.word	0x000043e5

00004428 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    4428:	b580      	push	{r7, lr}
    442a:	b086      	sub	sp, #24
    442c:	af00      	add	r7, sp, #0
    442e:	60f8      	str	r0, [r7, #12]
    4430:	60b9      	str	r1, [r7, #8]
    4432:	1dbb      	adds	r3, r7, #6
    4434:	801a      	strh	r2, [r3, #0]
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    4436:	68fb      	ldr	r3, [r7, #12]
    4438:	681b      	ldr	r3, [r3, #0]
    443a:	617b      	str	r3, [r7, #20]

	system_interrupt_enter_critical_section();
    443c:	4b16      	ldr	r3, [pc, #88]	; (4498 <_usart_read_buffer+0x70>)
    443e:	4798      	blx	r3

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    4440:	68fb      	ldr	r3, [r7, #12]
    4442:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    4444:	b29b      	uxth	r3, r3
    4446:	2b00      	cmp	r3, #0
    4448:	d003      	beq.n	4452 <_usart_read_buffer+0x2a>
		system_interrupt_leave_critical_section();
    444a:	4b14      	ldr	r3, [pc, #80]	; (449c <_usart_read_buffer+0x74>)
    444c:	4798      	blx	r3
		return STATUS_BUSY;
    444e:	2305      	movs	r3, #5
    4450:	e01e      	b.n	4490 <_usart_read_buffer+0x68>
	}

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
    4452:	68fb      	ldr	r3, [r7, #12]
    4454:	1dba      	adds	r2, r7, #6
    4456:	8812      	ldrh	r2, [r2, #0]
    4458:	859a      	strh	r2, [r3, #44]	; 0x2c

	system_interrupt_leave_critical_section();
    445a:	4b10      	ldr	r3, [pc, #64]	; (449c <_usart_read_buffer+0x74>)
    445c:	4798      	blx	r3

	module->rx_buffer_ptr              = rx_data;
    445e:	68fb      	ldr	r3, [r7, #12]
    4460:	68ba      	ldr	r2, [r7, #8]
    4462:	625a      	str	r2, [r3, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    4464:	68fb      	ldr	r3, [r7, #12]
    4466:	2232      	movs	r2, #50	; 0x32
    4468:	2105      	movs	r1, #5
    446a:	5499      	strb	r1, [r3, r2]

	/* Enable the RX Complete Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    446c:	697b      	ldr	r3, [r7, #20]
    446e:	2204      	movs	r2, #4
    4470:	759a      	strb	r2, [r3, #22]

#ifdef FEATURE_USART_LIN_SLAVE
	/* Enable the break character is received Interrupt */
	if(module->lin_slave_enabled) {
    4472:	68fb      	ldr	r3, [r7, #12]
    4474:	7a1b      	ldrb	r3, [r3, #8]
    4476:	2b00      	cmp	r3, #0
    4478:	d002      	beq.n	4480 <_usart_read_buffer+0x58>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    447a:	697b      	ldr	r3, [r7, #20]
    447c:	2220      	movs	r2, #32
    447e:	759a      	strb	r2, [r3, #22]
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    4480:	68fb      	ldr	r3, [r7, #12]
    4482:	7a5b      	ldrb	r3, [r3, #9]
    4484:	2b00      	cmp	r3, #0
    4486:	d002      	beq.n	448e <_usart_read_buffer+0x66>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    4488:	697b      	ldr	r3, [r7, #20]
    448a:	2208      	movs	r2, #8
    448c:	759a      	strb	r2, [r3, #22]
	}
#endif

	return STATUS_OK;
    448e:	2300      	movs	r3, #0
}
    4490:	0018      	movs	r0, r3
    4492:	46bd      	mov	sp, r7
    4494:	b006      	add	sp, #24
    4496:	bd80      	pop	{r7, pc}
    4498:	000043bd 	.word	0x000043bd
    449c:	000043d1 	.word	0x000043d1

000044a0 <usart_register_callback>:
 */
void usart_register_callback(
		struct usart_module *const module,
		usart_callback_t callback_func,
		enum usart_callback callback_type)
{
    44a0:	b580      	push	{r7, lr}
    44a2:	b084      	sub	sp, #16
    44a4:	af00      	add	r7, sp, #0
    44a6:	60f8      	str	r0, [r7, #12]
    44a8:	60b9      	str	r1, [r7, #8]
    44aa:	1dfb      	adds	r3, r7, #7
    44ac:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    44ae:	1dfb      	adds	r3, r7, #7
    44b0:	781b      	ldrb	r3, [r3, #0]
    44b2:	68fa      	ldr	r2, [r7, #12]
    44b4:	3302      	adds	r3, #2
    44b6:	009b      	lsls	r3, r3, #2
    44b8:	18d3      	adds	r3, r2, r3
    44ba:	3304      	adds	r3, #4
    44bc:	68ba      	ldr	r2, [r7, #8]
    44be:	601a      	str	r2, [r3, #0]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    44c0:	68fb      	ldr	r3, [r7, #12]
    44c2:	2230      	movs	r2, #48	; 0x30
    44c4:	5c9b      	ldrb	r3, [r3, r2]
    44c6:	b25a      	sxtb	r2, r3
    44c8:	1dfb      	adds	r3, r7, #7
    44ca:	781b      	ldrb	r3, [r3, #0]
    44cc:	2101      	movs	r1, #1
    44ce:	4099      	lsls	r1, r3
    44d0:	000b      	movs	r3, r1
    44d2:	b25b      	sxtb	r3, r3
    44d4:	4313      	orrs	r3, r2
    44d6:	b25b      	sxtb	r3, r3
    44d8:	b2d9      	uxtb	r1, r3
    44da:	68fb      	ldr	r3, [r7, #12]
    44dc:	2230      	movs	r2, #48	; 0x30
    44de:	5499      	strb	r1, [r3, r2]
}
    44e0:	46c0      	nop			; (mov r8, r8)
    44e2:	46bd      	mov	sp, r7
    44e4:	b004      	add	sp, #16
    44e6:	bd80      	pop	{r7, pc}

000044e8 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    44e8:	b580      	push	{r7, lr}
    44ea:	b084      	sub	sp, #16
    44ec:	af00      	add	r7, sp, #0
    44ee:	60f8      	str	r0, [r7, #12]
    44f0:	60b9      	str	r1, [r7, #8]
    44f2:	1dbb      	adds	r3, r7, #6
    44f4:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
    44f6:	1dbb      	adds	r3, r7, #6
    44f8:	881b      	ldrh	r3, [r3, #0]
    44fa:	2b00      	cmp	r3, #0
    44fc:	d101      	bne.n	4502 <usart_read_buffer_job+0x1a>
		return STATUS_ERR_INVALID_ARG;
    44fe:	2317      	movs	r3, #23
    4500:	e010      	b.n	4524 <usart_read_buffer_job+0x3c>
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    4502:	68fb      	ldr	r3, [r7, #12]
    4504:	799b      	ldrb	r3, [r3, #6]
    4506:	2201      	movs	r2, #1
    4508:	4053      	eors	r3, r2
    450a:	b2db      	uxtb	r3, r3
    450c:	2b00      	cmp	r3, #0
    450e:	d001      	beq.n	4514 <usart_read_buffer_job+0x2c>
		return STATUS_ERR_DENIED;
    4510:	231c      	movs	r3, #28
    4512:	e007      	b.n	4524 <usart_read_buffer_job+0x3c>
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
    4514:	1dbb      	adds	r3, r7, #6
    4516:	881a      	ldrh	r2, [r3, #0]
    4518:	68b9      	ldr	r1, [r7, #8]
    451a:	68fb      	ldr	r3, [r7, #12]
    451c:	0018      	movs	r0, r3
    451e:	4b03      	ldr	r3, [pc, #12]	; (452c <usart_read_buffer_job+0x44>)
    4520:	4798      	blx	r3
    4522:	0003      	movs	r3, r0
}
    4524:	0018      	movs	r0, r3
    4526:	46bd      	mov	sp, r7
    4528:	b004      	add	sp, #16
    452a:	bd80      	pop	{r7, pc}
    452c:	00004429 	.word	0x00004429

00004530 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    4530:	b580      	push	{r7, lr}
    4532:	b088      	sub	sp, #32
    4534:	af00      	add	r7, sp, #0
    4536:	0002      	movs	r2, r0
    4538:	1dfb      	adds	r3, r7, #7
    453a:	701a      	strb	r2, [r3, #0]
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
		= (struct usart_module *)_sercom_instances[instance];
    453c:	1dfb      	adds	r3, r7, #7
    453e:	781a      	ldrb	r2, [r3, #0]
	struct usart_module *module
    4540:	4ba3      	ldr	r3, [pc, #652]	; (47d0 <_usart_interrupt_handler+0x2a0>)
    4542:	0092      	lsls	r2, r2, #2
    4544:	58d3      	ldr	r3, [r2, r3]
    4546:	61bb      	str	r3, [r7, #24]

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    4548:	69bb      	ldr	r3, [r7, #24]
    454a:	681b      	ldr	r3, [r3, #0]
	SercomUsart *const usart_hw
    454c:	617b      	str	r3, [r7, #20]

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);
    454e:	69bb      	ldr	r3, [r7, #24]
    4550:	0018      	movs	r0, r3
    4552:	4ba0      	ldr	r3, [pc, #640]	; (47d4 <_usart_interrupt_handler+0x2a4>)
    4554:	4798      	blx	r3

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    4556:	697b      	ldr	r3, [r7, #20]
    4558:	7e1b      	ldrb	r3, [r3, #24]
    455a:	b2da      	uxtb	r2, r3
    455c:	2312      	movs	r3, #18
    455e:	18fb      	adds	r3, r7, r3
    4560:	801a      	strh	r2, [r3, #0]
	interrupt_status &= usart_hw->INTENSET.reg;
    4562:	697b      	ldr	r3, [r7, #20]
    4564:	7d9b      	ldrb	r3, [r3, #22]
    4566:	b2db      	uxtb	r3, r3
    4568:	b29a      	uxth	r2, r3
    456a:	2312      	movs	r3, #18
    456c:	18fb      	adds	r3, r7, r3
    456e:	2112      	movs	r1, #18
    4570:	1879      	adds	r1, r7, r1
    4572:	8809      	ldrh	r1, [r1, #0]
    4574:	400a      	ands	r2, r1
    4576:	801a      	strh	r2, [r3, #0]
	callback_status = module->callback_reg_mask &
    4578:	69bb      	ldr	r3, [r7, #24]
    457a:	2230      	movs	r2, #48	; 0x30
    457c:	5c9b      	ldrb	r3, [r3, r2]
			module->callback_enable_mask;
    457e:	69ba      	ldr	r2, [r7, #24]
    4580:	2131      	movs	r1, #49	; 0x31
    4582:	5c52      	ldrb	r2, [r2, r1]
	callback_status = module->callback_reg_mask &
    4584:	4013      	ands	r3, r2
    4586:	b2da      	uxtb	r2, r3
    4588:	2310      	movs	r3, #16
    458a:	18fb      	adds	r3, r7, r3
    458c:	801a      	strh	r2, [r3, #0]

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    458e:	2312      	movs	r3, #18
    4590:	18fb      	adds	r3, r7, r3
    4592:	881b      	ldrh	r3, [r3, #0]
    4594:	2201      	movs	r2, #1
    4596:	4013      	ands	r3, r2
    4598:	d044      	beq.n	4624 <_usart_interrupt_handler+0xf4>
		if (module->remaining_tx_buffer_length) {
    459a:	69bb      	ldr	r3, [r7, #24]
    459c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    459e:	b29b      	uxth	r3, r3
    45a0:	2b00      	cmp	r3, #0
    45a2:	d03c      	beq.n	461e <_usart_interrupt_handler+0xee>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    45a4:	69bb      	ldr	r3, [r7, #24]
    45a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    45a8:	781b      	ldrb	r3, [r3, #0]
    45aa:	b2da      	uxtb	r2, r3
    45ac:	231c      	movs	r3, #28
    45ae:	18fb      	adds	r3, r7, r3
    45b0:	801a      	strh	r2, [r3, #0]
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    45b2:	69bb      	ldr	r3, [r7, #24]
    45b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    45b6:	1c5a      	adds	r2, r3, #1
    45b8:	69bb      	ldr	r3, [r7, #24]
    45ba:	629a      	str	r2, [r3, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    45bc:	69bb      	ldr	r3, [r7, #24]
    45be:	795b      	ldrb	r3, [r3, #5]
    45c0:	2b01      	cmp	r3, #1
    45c2:	d113      	bne.n	45ec <_usart_interrupt_handler+0xbc>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    45c4:	69bb      	ldr	r3, [r7, #24]
    45c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    45c8:	781b      	ldrb	r3, [r3, #0]
    45ca:	b2db      	uxtb	r3, r3
    45cc:	021b      	lsls	r3, r3, #8
    45ce:	b21a      	sxth	r2, r3
    45d0:	231c      	movs	r3, #28
    45d2:	18fb      	adds	r3, r7, r3
    45d4:	2100      	movs	r1, #0
    45d6:	5e5b      	ldrsh	r3, [r3, r1]
    45d8:	4313      	orrs	r3, r2
    45da:	b21a      	sxth	r2, r3
    45dc:	231c      	movs	r3, #28
    45de:	18fb      	adds	r3, r7, r3
    45e0:	801a      	strh	r2, [r3, #0]
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    45e2:	69bb      	ldr	r3, [r7, #24]
    45e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    45e6:	1c5a      	adds	r2, r3, #1
    45e8:	69bb      	ldr	r3, [r7, #24]
    45ea:	629a      	str	r2, [r3, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    45ec:	231c      	movs	r3, #28
    45ee:	18fb      	adds	r3, r7, r3
    45f0:	881b      	ldrh	r3, [r3, #0]
    45f2:	05db      	lsls	r3, r3, #23
    45f4:	0ddb      	lsrs	r3, r3, #23
    45f6:	b29a      	uxth	r2, r3
    45f8:	697b      	ldr	r3, [r7, #20]
    45fa:	851a      	strh	r2, [r3, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    45fc:	69bb      	ldr	r3, [r7, #24]
    45fe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    4600:	b29b      	uxth	r3, r3
    4602:	3b01      	subs	r3, #1
    4604:	b29b      	uxth	r3, r3
    4606:	69ba      	ldr	r2, [r7, #24]
    4608:	1c19      	adds	r1, r3, #0
    460a:	85d1      	strh	r1, [r2, #46]	; 0x2e
    460c:	2b00      	cmp	r3, #0
    460e:	d109      	bne.n	4624 <_usart_interrupt_handler+0xf4>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    4610:	697b      	ldr	r3, [r7, #20]
    4612:	2201      	movs	r2, #1
    4614:	751a      	strb	r2, [r3, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    4616:	697b      	ldr	r3, [r7, #20]
    4618:	2202      	movs	r2, #2
    461a:	759a      	strb	r2, [r3, #22]
    461c:	e002      	b.n	4624 <_usart_interrupt_handler+0xf4>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    461e:	697b      	ldr	r3, [r7, #20]
    4620:	2201      	movs	r2, #1
    4622:	751a      	strb	r2, [r3, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    4624:	2312      	movs	r3, #18
    4626:	18fb      	adds	r3, r7, r3
    4628:	881b      	ldrh	r3, [r3, #0]
    462a:	2202      	movs	r2, #2
    462c:	4013      	ands	r3, r2
    462e:	d011      	beq.n	4654 <_usart_interrupt_handler+0x124>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    4630:	697b      	ldr	r3, [r7, #20]
    4632:	2202      	movs	r2, #2
    4634:	751a      	strb	r2, [r3, #20]
		module->tx_status = STATUS_OK;
    4636:	69bb      	ldr	r3, [r7, #24]
    4638:	2233      	movs	r2, #51	; 0x33
    463a:	2100      	movs	r1, #0
    463c:	5499      	strb	r1, [r3, r2]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    463e:	2310      	movs	r3, #16
    4640:	18fb      	adds	r3, r7, r3
    4642:	881b      	ldrh	r3, [r3, #0]
    4644:	2201      	movs	r2, #1
    4646:	4013      	ands	r3, r2
    4648:	d004      	beq.n	4654 <_usart_interrupt_handler+0x124>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    464a:	69bb      	ldr	r3, [r7, #24]
    464c:	68db      	ldr	r3, [r3, #12]
    464e:	69ba      	ldr	r2, [r7, #24]
    4650:	0010      	movs	r0, r2
    4652:	4798      	blx	r3
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    4654:	2312      	movs	r3, #18
    4656:	18fb      	adds	r3, r7, r3
    4658:	881b      	ldrh	r3, [r3, #0]
    465a:	2204      	movs	r2, #4
    465c:	4013      	ands	r3, r2
    465e:	d100      	bne.n	4662 <_usart_interrupt_handler+0x132>
    4660:	e0bd      	b.n	47de <_usart_interrupt_handler+0x2ae>

		if (module->remaining_rx_buffer_length) {
    4662:	69bb      	ldr	r3, [r7, #24]
    4664:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    4666:	b29b      	uxth	r3, r3
    4668:	2b00      	cmp	r3, #0
    466a:	d100      	bne.n	466e <_usart_interrupt_handler+0x13e>
    466c:	e0b4      	b.n	47d8 <_usart_interrupt_handler+0x2a8>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    466e:	697b      	ldr	r3, [r7, #20]
    4670:	8b5b      	ldrh	r3, [r3, #26]
    4672:	b29b      	uxth	r3, r3
    4674:	b2da      	uxtb	r2, r3
    4676:	231f      	movs	r3, #31
    4678:	18fb      	adds	r3, r7, r3
    467a:	213f      	movs	r1, #63	; 0x3f
    467c:	400a      	ands	r2, r1
    467e:	701a      	strb	r2, [r3, #0]
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    4680:	231f      	movs	r3, #31
    4682:	18fb      	adds	r3, r7, r3
    4684:	781b      	ldrb	r3, [r3, #0]
    4686:	2208      	movs	r2, #8
    4688:	4013      	ands	r3, r2
    468a:	d007      	beq.n	469c <_usart_interrupt_handler+0x16c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    468c:	231f      	movs	r3, #31
    468e:	18fb      	adds	r3, r7, r3
    4690:	221f      	movs	r2, #31
    4692:	18ba      	adds	r2, r7, r2
    4694:	7812      	ldrb	r2, [r2, #0]
    4696:	2108      	movs	r1, #8
    4698:	438a      	bics	r2, r1
    469a:	701a      	strb	r2, [r3, #0]
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    469c:	231f      	movs	r3, #31
    469e:	18fb      	adds	r3, r7, r3
    46a0:	781b      	ldrb	r3, [r3, #0]
    46a2:	2b00      	cmp	r3, #0
    46a4:	d050      	beq.n	4748 <_usart_interrupt_handler+0x218>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    46a6:	231f      	movs	r3, #31
    46a8:	18fb      	adds	r3, r7, r3
    46aa:	781b      	ldrb	r3, [r3, #0]
    46ac:	2202      	movs	r2, #2
    46ae:	4013      	ands	r3, r2
    46b0:	d007      	beq.n	46c2 <_usart_interrupt_handler+0x192>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    46b2:	69bb      	ldr	r3, [r7, #24]
    46b4:	2232      	movs	r2, #50	; 0x32
    46b6:	211a      	movs	r1, #26
    46b8:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    46ba:	697b      	ldr	r3, [r7, #20]
    46bc:	2202      	movs	r2, #2
    46be:	835a      	strh	r2, [r3, #26]
    46c0:	e036      	b.n	4730 <_usart_interrupt_handler+0x200>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    46c2:	231f      	movs	r3, #31
    46c4:	18fb      	adds	r3, r7, r3
    46c6:	781b      	ldrb	r3, [r3, #0]
    46c8:	2204      	movs	r2, #4
    46ca:	4013      	ands	r3, r2
    46cc:	d007      	beq.n	46de <_usart_interrupt_handler+0x1ae>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    46ce:	69bb      	ldr	r3, [r7, #24]
    46d0:	2232      	movs	r2, #50	; 0x32
    46d2:	211e      	movs	r1, #30
    46d4:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    46d6:	697b      	ldr	r3, [r7, #20]
    46d8:	2204      	movs	r2, #4
    46da:	835a      	strh	r2, [r3, #26]
    46dc:	e028      	b.n	4730 <_usart_interrupt_handler+0x200>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    46de:	231f      	movs	r3, #31
    46e0:	18fb      	adds	r3, r7, r3
    46e2:	781b      	ldrb	r3, [r3, #0]
    46e4:	2201      	movs	r2, #1
    46e6:	4013      	ands	r3, r2
    46e8:	d007      	beq.n	46fa <_usart_interrupt_handler+0x1ca>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    46ea:	69bb      	ldr	r3, [r7, #24]
    46ec:	2232      	movs	r2, #50	; 0x32
    46ee:	2113      	movs	r1, #19
    46f0:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    46f2:	697b      	ldr	r3, [r7, #20]
    46f4:	2201      	movs	r2, #1
    46f6:	835a      	strh	r2, [r3, #26]
    46f8:	e01a      	b.n	4730 <_usart_interrupt_handler+0x200>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    46fa:	231f      	movs	r3, #31
    46fc:	18fb      	adds	r3, r7, r3
    46fe:	781b      	ldrb	r3, [r3, #0]
    4700:	2210      	movs	r2, #16
    4702:	4013      	ands	r3, r2
    4704:	d007      	beq.n	4716 <_usart_interrupt_handler+0x1e6>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    4706:	69bb      	ldr	r3, [r7, #24]
    4708:	2232      	movs	r2, #50	; 0x32
    470a:	2142      	movs	r1, #66	; 0x42
    470c:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    470e:	697b      	ldr	r3, [r7, #20]
    4710:	2210      	movs	r2, #16
    4712:	835a      	strh	r2, [r3, #26]
    4714:	e00c      	b.n	4730 <_usart_interrupt_handler+0x200>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    4716:	231f      	movs	r3, #31
    4718:	18fb      	adds	r3, r7, r3
    471a:	781b      	ldrb	r3, [r3, #0]
    471c:	2220      	movs	r2, #32
    471e:	4013      	ands	r3, r2
    4720:	d006      	beq.n	4730 <_usart_interrupt_handler+0x200>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    4722:	69bb      	ldr	r3, [r7, #24]
    4724:	2232      	movs	r2, #50	; 0x32
    4726:	2141      	movs	r1, #65	; 0x41
    4728:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    472a:	697b      	ldr	r3, [r7, #20]
    472c:	2220      	movs	r2, #32
    472e:	835a      	strh	r2, [r3, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
						& (1 << USART_CALLBACK_ERROR)) {
    4730:	2310      	movs	r3, #16
    4732:	18fb      	adds	r3, r7, r3
    4734:	881b      	ldrh	r3, [r3, #0]
    4736:	2204      	movs	r2, #4
    4738:	4013      	ands	r3, r2
				if (callback_status
    473a:	d050      	beq.n	47de <_usart_interrupt_handler+0x2ae>
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    473c:	69bb      	ldr	r3, [r7, #24]
    473e:	695b      	ldr	r3, [r3, #20]
    4740:	69ba      	ldr	r2, [r7, #24]
    4742:	0010      	movs	r0, r2
    4744:	4798      	blx	r3
    4746:	e04a      	b.n	47de <_usart_interrupt_handler+0x2ae>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    4748:	697b      	ldr	r3, [r7, #20]
    474a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    474c:	b29a      	uxth	r2, r3
    474e:	230e      	movs	r3, #14
    4750:	18fb      	adds	r3, r7, r3
    4752:	05d2      	lsls	r2, r2, #23
    4754:	0dd2      	lsrs	r2, r2, #23
    4756:	801a      	strh	r2, [r3, #0]

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    4758:	69bb      	ldr	r3, [r7, #24]
    475a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    475c:	220e      	movs	r2, #14
    475e:	18ba      	adds	r2, r7, r2
    4760:	8812      	ldrh	r2, [r2, #0]
    4762:	b2d2      	uxtb	r2, r2
    4764:	701a      	strb	r2, [r3, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    4766:	69bb      	ldr	r3, [r7, #24]
    4768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    476a:	1c5a      	adds	r2, r3, #1
    476c:	69bb      	ldr	r3, [r7, #24]
    476e:	625a      	str	r2, [r3, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    4770:	69bb      	ldr	r3, [r7, #24]
    4772:	795b      	ldrb	r3, [r3, #5]
    4774:	2b01      	cmp	r3, #1
    4776:	d10d      	bne.n	4794 <_usart_interrupt_handler+0x264>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    4778:	69bb      	ldr	r3, [r7, #24]
    477a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    477c:	220e      	movs	r2, #14
    477e:	18ba      	adds	r2, r7, r2
    4780:	8812      	ldrh	r2, [r2, #0]
    4782:	0a12      	lsrs	r2, r2, #8
    4784:	b292      	uxth	r2, r2
    4786:	b2d2      	uxtb	r2, r2
    4788:	701a      	strb	r2, [r3, #0]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    478a:	69bb      	ldr	r3, [r7, #24]
    478c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    478e:	1c5a      	adds	r2, r3, #1
    4790:	69bb      	ldr	r3, [r7, #24]
    4792:	625a      	str	r2, [r3, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    4794:	69bb      	ldr	r3, [r7, #24]
    4796:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    4798:	b29b      	uxth	r3, r3
    479a:	3b01      	subs	r3, #1
    479c:	b29b      	uxth	r3, r3
    479e:	69ba      	ldr	r2, [r7, #24]
    47a0:	1c19      	adds	r1, r3, #0
    47a2:	8591      	strh	r1, [r2, #44]	; 0x2c
    47a4:	2b00      	cmp	r3, #0
    47a6:	d11a      	bne.n	47de <_usart_interrupt_handler+0x2ae>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    47a8:	697b      	ldr	r3, [r7, #20]
    47aa:	2204      	movs	r2, #4
    47ac:	751a      	strb	r2, [r3, #20]
					module->rx_status = STATUS_OK;
    47ae:	69bb      	ldr	r3, [r7, #24]
    47b0:	2232      	movs	r2, #50	; 0x32
    47b2:	2100      	movs	r1, #0
    47b4:	5499      	strb	r1, [r3, r2]

					/* Run callback if registered and enabled */
					if (callback_status
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
    47b6:	2310      	movs	r3, #16
    47b8:	18fb      	adds	r3, r7, r3
    47ba:	881b      	ldrh	r3, [r3, #0]
    47bc:	2202      	movs	r2, #2
    47be:	4013      	ands	r3, r2
					if (callback_status
    47c0:	d00d      	beq.n	47de <_usart_interrupt_handler+0x2ae>
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    47c2:	69bb      	ldr	r3, [r7, #24]
    47c4:	691b      	ldr	r3, [r3, #16]
    47c6:	69ba      	ldr	r2, [r7, #24]
    47c8:	0010      	movs	r0, r2
    47ca:	4798      	blx	r3
    47cc:	e007      	b.n	47de <_usart_interrupt_handler+0x2ae>
    47ce:	46c0      	nop			; (mov r8, r8)
    47d0:	20003d18 	.word	0x20003d18
    47d4:	00004405 	.word	0x00004405
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    47d8:	697b      	ldr	r3, [r7, #20]
    47da:	2204      	movs	r2, #4
    47dc:	751a      	strb	r2, [r3, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    47de:	2312      	movs	r3, #18
    47e0:	18fb      	adds	r3, r7, r3
    47e2:	881b      	ldrh	r3, [r3, #0]
    47e4:	2210      	movs	r2, #16
    47e6:	4013      	ands	r3, r2
    47e8:	d010      	beq.n	480c <_usart_interrupt_handler+0x2dc>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    47ea:	697b      	ldr	r3, [r7, #20]
    47ec:	2210      	movs	r2, #16
    47ee:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    47f0:	697b      	ldr	r3, [r7, #20]
    47f2:	2210      	movs	r2, #16
    47f4:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    47f6:	2310      	movs	r3, #16
    47f8:	18fb      	adds	r3, r7, r3
    47fa:	881b      	ldrh	r3, [r3, #0]
    47fc:	2210      	movs	r2, #16
    47fe:	4013      	ands	r3, r2
    4800:	d004      	beq.n	480c <_usart_interrupt_handler+0x2dc>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    4802:	69bb      	ldr	r3, [r7, #24]
    4804:	69db      	ldr	r3, [r3, #28]
    4806:	69ba      	ldr	r2, [r7, #24]
    4808:	0010      	movs	r0, r2
    480a:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    480c:	2312      	movs	r3, #18
    480e:	18fb      	adds	r3, r7, r3
    4810:	881b      	ldrh	r3, [r3, #0]
    4812:	2220      	movs	r2, #32
    4814:	4013      	ands	r3, r2
    4816:	d010      	beq.n	483a <_usart_interrupt_handler+0x30a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    4818:	697b      	ldr	r3, [r7, #20]
    481a:	2220      	movs	r2, #32
    481c:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    481e:	697b      	ldr	r3, [r7, #20]
    4820:	2220      	movs	r2, #32
    4822:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    4824:	2310      	movs	r3, #16
    4826:	18fb      	adds	r3, r7, r3
    4828:	881b      	ldrh	r3, [r3, #0]
    482a:	2208      	movs	r2, #8
    482c:	4013      	ands	r3, r2
    482e:	d004      	beq.n	483a <_usart_interrupt_handler+0x30a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    4830:	69bb      	ldr	r3, [r7, #24]
    4832:	699b      	ldr	r3, [r3, #24]
    4834:	69ba      	ldr	r2, [r7, #24]
    4836:	0010      	movs	r0, r2
    4838:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    483a:	2312      	movs	r3, #18
    483c:	18fb      	adds	r3, r7, r3
    483e:	881b      	ldrh	r3, [r3, #0]
    4840:	2208      	movs	r2, #8
    4842:	4013      	ands	r3, r2
    4844:	d010      	beq.n	4868 <_usart_interrupt_handler+0x338>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    4846:	697b      	ldr	r3, [r7, #20]
    4848:	2208      	movs	r2, #8
    484a:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    484c:	697b      	ldr	r3, [r7, #20]
    484e:	2208      	movs	r2, #8
    4850:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    4852:	2310      	movs	r3, #16
    4854:	18fb      	adds	r3, r7, r3
    4856:	881b      	ldrh	r3, [r3, #0]
    4858:	2220      	movs	r2, #32
    485a:	4013      	ands	r3, r2
    485c:	d004      	beq.n	4868 <_usart_interrupt_handler+0x338>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    485e:	69bb      	ldr	r3, [r7, #24]
    4860:	6a1b      	ldr	r3, [r3, #32]
    4862:	69ba      	ldr	r2, [r7, #24]
    4864:	0010      	movs	r0, r2
    4866:	4798      	blx	r3
		}
	}
#endif
}
    4868:	46c0      	nop			; (mov r8, r8)
    486a:	46bd      	mov	sp, r7
    486c:	b008      	add	sp, #32
    486e:	bd80      	pop	{r7, pc}

00004870 <system_gclk_gen_get_config_defaults>:
{
    4870:	b580      	push	{r7, lr}
    4872:	b082      	sub	sp, #8
    4874:	af00      	add	r7, sp, #0
    4876:	6078      	str	r0, [r7, #4]
	config->division_factor    = 1;
    4878:	687b      	ldr	r3, [r7, #4]
    487a:	2201      	movs	r2, #1
    487c:	605a      	str	r2, [r3, #4]
	config->high_when_disabled = false;
    487e:	687b      	ldr	r3, [r7, #4]
    4880:	2200      	movs	r2, #0
    4882:	705a      	strb	r2, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    4884:	687b      	ldr	r3, [r7, #4]
    4886:	2206      	movs	r2, #6
    4888:	701a      	strb	r2, [r3, #0]
	config->run_in_standby     = false;
    488a:	687b      	ldr	r3, [r7, #4]
    488c:	2200      	movs	r2, #0
    488e:	721a      	strb	r2, [r3, #8]
	config->output_enable      = false;
    4890:	687b      	ldr	r3, [r7, #4]
    4892:	2200      	movs	r2, #0
    4894:	725a      	strb	r2, [r3, #9]
}
    4896:	46c0      	nop			; (mov r8, r8)
    4898:	46bd      	mov	sp, r7
    489a:	b002      	add	sp, #8
    489c:	bd80      	pop	{r7, pc}

0000489e <system_clock_source_xosc32k_get_config_defaults>:
{
    489e:	b580      	push	{r7, lr}
    48a0:	b082      	sub	sp, #8
    48a2:	af00      	add	r7, sp, #0
    48a4:	6078      	str	r0, [r7, #4]
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    48a6:	687b      	ldr	r3, [r7, #4]
    48a8:	2200      	movs	r2, #0
    48aa:	701a      	strb	r2, [r3, #0]
	config->startup_time        = SYSTEM_XOSC32K_STARTUP_16384;
    48ac:	687b      	ldr	r3, [r7, #4]
    48ae:	2204      	movs	r2, #4
    48b0:	705a      	strb	r2, [r3, #1]
	config->auto_gain_control   = false;
    48b2:	687b      	ldr	r3, [r7, #4]
    48b4:	2200      	movs	r2, #0
    48b6:	709a      	strb	r2, [r3, #2]
	config->frequency           = 32768UL;
    48b8:	687b      	ldr	r3, [r7, #4]
    48ba:	2280      	movs	r2, #128	; 0x80
    48bc:	0212      	lsls	r2, r2, #8
    48be:	609a      	str	r2, [r3, #8]
	config->enable_1khz_output  = false;
    48c0:	687b      	ldr	r3, [r7, #4]
    48c2:	2200      	movs	r2, #0
    48c4:	70da      	strb	r2, [r3, #3]
	config->enable_32khz_output = true;
    48c6:	687b      	ldr	r3, [r7, #4]
    48c8:	2201      	movs	r2, #1
    48ca:	711a      	strb	r2, [r3, #4]
	config->run_in_standby      = false;
    48cc:	687b      	ldr	r3, [r7, #4]
    48ce:	2200      	movs	r2, #0
    48d0:	731a      	strb	r2, [r3, #12]
	config->on_demand           = true;
    48d2:	687b      	ldr	r3, [r7, #4]
    48d4:	2201      	movs	r2, #1
    48d6:	735a      	strb	r2, [r3, #13]
	config->write_once          = false;
    48d8:	687b      	ldr	r3, [r7, #4]
    48da:	2200      	movs	r2, #0
    48dc:	739a      	strb	r2, [r3, #14]
}
    48de:	46c0      	nop			; (mov r8, r8)
    48e0:	46bd      	mov	sp, r7
    48e2:	b002      	add	sp, #8
    48e4:	bd80      	pop	{r7, pc}

000048e6 <system_clock_source_osc32k_get_config_defaults>:
{
    48e6:	b580      	push	{r7, lr}
    48e8:	b082      	sub	sp, #8
    48ea:	af00      	add	r7, sp, #0
    48ec:	6078      	str	r0, [r7, #4]
	config->enable_1khz_output  = true;
    48ee:	687b      	ldr	r3, [r7, #4]
    48f0:	2201      	movs	r2, #1
    48f2:	705a      	strb	r2, [r3, #1]
	config->enable_32khz_output = true;
    48f4:	687b      	ldr	r3, [r7, #4]
    48f6:	2201      	movs	r2, #1
    48f8:	709a      	strb	r2, [r3, #2]
	config->run_in_standby      = false;
    48fa:	687b      	ldr	r3, [r7, #4]
    48fc:	2200      	movs	r2, #0
    48fe:	70da      	strb	r2, [r3, #3]
	config->on_demand           = true;
    4900:	687b      	ldr	r3, [r7, #4]
    4902:	2201      	movs	r2, #1
    4904:	711a      	strb	r2, [r3, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    4906:	687b      	ldr	r3, [r7, #4]
    4908:	2207      	movs	r2, #7
    490a:	701a      	strb	r2, [r3, #0]
	config->write_once          = false;
    490c:	687b      	ldr	r3, [r7, #4]
    490e:	2200      	movs	r2, #0
    4910:	715a      	strb	r2, [r3, #5]
}
    4912:	46c0      	nop			; (mov r8, r8)
    4914:	46bd      	mov	sp, r7
    4916:	b002      	add	sp, #8
    4918:	bd80      	pop	{r7, pc}

0000491a <system_clock_source_osc8m_get_config_defaults>:
{
    491a:	b580      	push	{r7, lr}
    491c:	b082      	sub	sp, #8
    491e:	af00      	add	r7, sp, #0
    4920:	6078      	str	r0, [r7, #4]
	config->prescaler       = SYSTEM_OSC8M_DIV_8;
    4922:	687b      	ldr	r3, [r7, #4]
    4924:	2203      	movs	r2, #3
    4926:	701a      	strb	r2, [r3, #0]
	config->run_in_standby  = false;
    4928:	687b      	ldr	r3, [r7, #4]
    492a:	2200      	movs	r2, #0
    492c:	705a      	strb	r2, [r3, #1]
	config->on_demand       = true;
    492e:	687b      	ldr	r3, [r7, #4]
    4930:	2201      	movs	r2, #1
    4932:	709a      	strb	r2, [r3, #2]
}
    4934:	46c0      	nop			; (mov r8, r8)
    4936:	46bd      	mov	sp, r7
    4938:	b002      	add	sp, #8
    493a:	bd80      	pop	{r7, pc}

0000493c <system_cpu_clock_set_divider>:
{
    493c:	b580      	push	{r7, lr}
    493e:	b082      	sub	sp, #8
    4940:	af00      	add	r7, sp, #0
    4942:	0002      	movs	r2, r0
    4944:	1dfb      	adds	r3, r7, #7
    4946:	701a      	strb	r2, [r3, #0]
	PM->CPUSEL.reg = (uint32_t)divider;
    4948:	4a03      	ldr	r2, [pc, #12]	; (4958 <system_cpu_clock_set_divider+0x1c>)
    494a:	1dfb      	adds	r3, r7, #7
    494c:	781b      	ldrb	r3, [r3, #0]
    494e:	7213      	strb	r3, [r2, #8]
}
    4950:	46c0      	nop			; (mov r8, r8)
    4952:	46bd      	mov	sp, r7
    4954:	b002      	add	sp, #8
    4956:	bd80      	pop	{r7, pc}
    4958:	40000400 	.word	0x40000400

0000495c <system_apb_clock_set_divider>:
{
    495c:	b580      	push	{r7, lr}
    495e:	b082      	sub	sp, #8
    4960:	af00      	add	r7, sp, #0
    4962:	0002      	movs	r2, r0
    4964:	1dfb      	adds	r3, r7, #7
    4966:	701a      	strb	r2, [r3, #0]
    4968:	1dbb      	adds	r3, r7, #6
    496a:	1c0a      	adds	r2, r1, #0
    496c:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    496e:	1dfb      	adds	r3, r7, #7
    4970:	781b      	ldrb	r3, [r3, #0]
    4972:	2b01      	cmp	r3, #1
    4974:	d008      	beq.n	4988 <system_apb_clock_set_divider+0x2c>
    4976:	2b02      	cmp	r3, #2
    4978:	d00b      	beq.n	4992 <system_apb_clock_set_divider+0x36>
    497a:	2b00      	cmp	r3, #0
    497c:	d10e      	bne.n	499c <system_apb_clock_set_divider+0x40>
			PM->APBASEL.reg = (uint32_t)divider;
    497e:	4a0b      	ldr	r2, [pc, #44]	; (49ac <system_apb_clock_set_divider+0x50>)
    4980:	1dbb      	adds	r3, r7, #6
    4982:	781b      	ldrb	r3, [r3, #0]
    4984:	7253      	strb	r3, [r2, #9]
			break;
    4986:	e00b      	b.n	49a0 <system_apb_clock_set_divider+0x44>
			PM->APBBSEL.reg = (uint32_t)divider;
    4988:	4a08      	ldr	r2, [pc, #32]	; (49ac <system_apb_clock_set_divider+0x50>)
    498a:	1dbb      	adds	r3, r7, #6
    498c:	781b      	ldrb	r3, [r3, #0]
    498e:	7293      	strb	r3, [r2, #10]
			break;
    4990:	e006      	b.n	49a0 <system_apb_clock_set_divider+0x44>
			PM->APBCSEL.reg = (uint32_t)divider;
    4992:	4a06      	ldr	r2, [pc, #24]	; (49ac <system_apb_clock_set_divider+0x50>)
    4994:	1dbb      	adds	r3, r7, #6
    4996:	781b      	ldrb	r3, [r3, #0]
    4998:	72d3      	strb	r3, [r2, #11]
			break;
    499a:	e001      	b.n	49a0 <system_apb_clock_set_divider+0x44>
			return STATUS_ERR_INVALID_ARG;
    499c:	2317      	movs	r3, #23
    499e:	e000      	b.n	49a2 <system_apb_clock_set_divider+0x46>
	return STATUS_OK;
    49a0:	2300      	movs	r3, #0
}
    49a2:	0018      	movs	r0, r3
    49a4:	46bd      	mov	sp, r7
    49a6:	b002      	add	sp, #8
    49a8:	bd80      	pop	{r7, pc}
    49aa:	46c0      	nop			; (mov r8, r8)
    49ac:	40000400 	.word	0x40000400

000049b0 <system_flash_set_waitstates>:
 * can be found in the electrical characteristics of the device.
 *
 * \param[in] wait_states Number of wait states to use for internal flash
 */
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
    49b0:	b580      	push	{r7, lr}
    49b2:	b082      	sub	sp, #8
    49b4:	af00      	add	r7, sp, #0
    49b6:	0002      	movs	r2, r0
    49b8:	1dfb      	adds	r3, r7, #7
    49ba:	701a      	strb	r2, [r3, #0]
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    49bc:	4a08      	ldr	r2, [pc, #32]	; (49e0 <system_flash_set_waitstates+0x30>)
    49be:	1dfb      	adds	r3, r7, #7
    49c0:	781b      	ldrb	r3, [r3, #0]
    49c2:	210f      	movs	r1, #15
    49c4:	400b      	ands	r3, r1
    49c6:	b2d9      	uxtb	r1, r3
    49c8:	6853      	ldr	r3, [r2, #4]
    49ca:	200f      	movs	r0, #15
    49cc:	4001      	ands	r1, r0
    49ce:	0049      	lsls	r1, r1, #1
    49d0:	201e      	movs	r0, #30
    49d2:	4383      	bics	r3, r0
    49d4:	430b      	orrs	r3, r1
    49d6:	6053      	str	r3, [r2, #4]
}
    49d8:	46c0      	nop			; (mov r8, r8)
    49da:	46bd      	mov	sp, r7
    49dc:	b002      	add	sp, #8
    49de:	bd80      	pop	{r7, pc}
    49e0:	41004000 	.word	0x41004000

000049e4 <_system_dfll_wait_for_sync>:
/**
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
    49e4:	b580      	push	{r7, lr}
    49e6:	af00      	add	r7, sp, #0
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    49e8:	46c0      	nop			; (mov r8, r8)
    49ea:	4b04      	ldr	r3, [pc, #16]	; (49fc <_system_dfll_wait_for_sync+0x18>)
    49ec:	68db      	ldr	r3, [r3, #12]
    49ee:	2210      	movs	r2, #16
    49f0:	4013      	ands	r3, r2
    49f2:	d0fa      	beq.n	49ea <_system_dfll_wait_for_sync+0x6>
		/* Wait for DFLL sync */
	}
}
    49f4:	46c0      	nop			; (mov r8, r8)
    49f6:	46bd      	mov	sp, r7
    49f8:	bd80      	pop	{r7, pc}
    49fa:	46c0      	nop			; (mov r8, r8)
    49fc:	40000800 	.word	0x40000800

00004a00 <_system_clock_source_dfll_set_config_errata_9905>:
		/* Wait for OSC32K sync */
	}
}

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{
    4a00:	b580      	push	{r7, lr}
    4a02:	af00      	add	r7, sp, #0

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    4a04:	4b0c      	ldr	r3, [pc, #48]	; (4a38 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    4a06:	2202      	movs	r2, #2
    4a08:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    4a0a:	4b0c      	ldr	r3, [pc, #48]	; (4a3c <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    4a0c:	4798      	blx	r3

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    4a0e:	4a0a      	ldr	r2, [pc, #40]	; (4a38 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    4a10:	4b0b      	ldr	r3, [pc, #44]	; (4a40 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    4a12:	689b      	ldr	r3, [r3, #8]
    4a14:	62d3      	str	r3, [r2, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    4a16:	4a08      	ldr	r2, [pc, #32]	; (4a38 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    4a18:	4b09      	ldr	r3, [pc, #36]	; (4a40 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    4a1a:	685b      	ldr	r3, [r3, #4]
    4a1c:	6293      	str	r3, [r2, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    4a1e:	4b06      	ldr	r3, [pc, #24]	; (4a38 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    4a20:	2200      	movs	r2, #0
    4a22:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    4a24:	4b05      	ldr	r3, [pc, #20]	; (4a3c <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    4a26:	4798      	blx	r3
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    4a28:	4a03      	ldr	r2, [pc, #12]	; (4a38 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    4a2a:	4b05      	ldr	r3, [pc, #20]	; (4a40 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    4a2c:	681b      	ldr	r3, [r3, #0]
    4a2e:	b29b      	uxth	r3, r3
    4a30:	8493      	strh	r3, [r2, #36]	; 0x24
}
    4a32:	46c0      	nop			; (mov r8, r8)
    4a34:	46bd      	mov	sp, r7
    4a36:	bd80      	pop	{r7, pc}
    4a38:	40000800 	.word	0x40000800
    4a3c:	000049e5 	.word	0x000049e5
    4a40:	20003ca0 	.word	0x20003ca0

00004a44 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    4a44:	b580      	push	{r7, lr}
    4a46:	b082      	sub	sp, #8
    4a48:	af00      	add	r7, sp, #0
    4a4a:	0002      	movs	r2, r0
    4a4c:	1dfb      	adds	r3, r7, #7
    4a4e:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    4a50:	1dfb      	adds	r3, r7, #7
    4a52:	781b      	ldrb	r3, [r3, #0]
    4a54:	2b08      	cmp	r3, #8
    4a56:	d841      	bhi.n	4adc <system_clock_source_get_hz+0x98>
    4a58:	009a      	lsls	r2, r3, #2
    4a5a:	4b23      	ldr	r3, [pc, #140]	; (4ae8 <system_clock_source_get_hz+0xa4>)
    4a5c:	18d3      	adds	r3, r2, r3
    4a5e:	681b      	ldr	r3, [r3, #0]
    4a60:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    4a62:	4b22      	ldr	r3, [pc, #136]	; (4aec <system_clock_source_get_hz+0xa8>)
    4a64:	691b      	ldr	r3, [r3, #16]
    4a66:	e03a      	b.n	4ade <system_clock_source_get_hz+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    4a68:	4b21      	ldr	r3, [pc, #132]	; (4af0 <system_clock_source_get_hz+0xac>)
    4a6a:	6a1b      	ldr	r3, [r3, #32]
    4a6c:	059b      	lsls	r3, r3, #22
    4a6e:	0f9b      	lsrs	r3, r3, #30
    4a70:	b2db      	uxtb	r3, r3
    4a72:	001a      	movs	r2, r3
    4a74:	4b1f      	ldr	r3, [pc, #124]	; (4af4 <system_clock_source_get_hz+0xb0>)
    4a76:	40d3      	lsrs	r3, r2
    4a78:	e031      	b.n	4ade <system_clock_source_get_hz+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    4a7a:	2380      	movs	r3, #128	; 0x80
    4a7c:	021b      	lsls	r3, r3, #8
    4a7e:	e02e      	b.n	4ade <system_clock_source_get_hz+0x9a>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;
    4a80:	2380      	movs	r3, #128	; 0x80
    4a82:	021b      	lsls	r3, r3, #8
    4a84:	e02b      	b.n	4ade <system_clock_source_get_hz+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    4a86:	4b19      	ldr	r3, [pc, #100]	; (4aec <system_clock_source_get_hz+0xa8>)
    4a88:	695b      	ldr	r3, [r3, #20]
    4a8a:	e028      	b.n	4ade <system_clock_source_get_hz+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    4a8c:	4b17      	ldr	r3, [pc, #92]	; (4aec <system_clock_source_get_hz+0xa8>)
    4a8e:	681b      	ldr	r3, [r3, #0]
    4a90:	2202      	movs	r2, #2
    4a92:	4013      	ands	r3, r2
    4a94:	d101      	bne.n	4a9a <system_clock_source_get_hz+0x56>
			return 0;
    4a96:	2300      	movs	r3, #0
    4a98:	e021      	b.n	4ade <system_clock_source_get_hz+0x9a>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();
    4a9a:	4b17      	ldr	r3, [pc, #92]	; (4af8 <system_clock_source_get_hz+0xb4>)
    4a9c:	4798      	blx	r3

		/* Check if operating in closed loop (USB) mode */
		switch(_system_clock_inst.dfll.control &
    4a9e:	4b13      	ldr	r3, [pc, #76]	; (4aec <system_clock_source_get_hz+0xa8>)
    4aa0:	681b      	ldr	r3, [r3, #0]
    4aa2:	2224      	movs	r2, #36	; 0x24
    4aa4:	4013      	ands	r3, r2
    4aa6:	2b04      	cmp	r3, #4
    4aa8:	d109      	bne.n	4abe <system_clock_source_get_hz+0x7a>
				(SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_USBCRM)) {
		case SYSCTRL_DFLLCTRL_MODE:
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    4aaa:	2000      	movs	r0, #0
    4aac:	4b13      	ldr	r3, [pc, #76]	; (4afc <system_clock_source_get_hz+0xb8>)
    4aae:	4798      	blx	r3
    4ab0:	0002      	movs	r2, r0
					(_system_clock_inst.dfll.mul & 0xffff);
    4ab2:	4b0e      	ldr	r3, [pc, #56]	; (4aec <system_clock_source_get_hz+0xa8>)
    4ab4:	689b      	ldr	r3, [r3, #8]
    4ab6:	041b      	lsls	r3, r3, #16
    4ab8:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    4aba:	4353      	muls	r3, r2
    4abc:	e00f      	b.n	4ade <system_clock_source_get_hz+0x9a>
		default:
			return 48000000UL;
    4abe:	4b10      	ldr	r3, [pc, #64]	; (4b00 <system_clock_source_get_hz+0xbc>)
    4ac0:	e00d      	b.n	4ade <system_clock_source_get_hz+0x9a>
		}

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    4ac2:	4a0b      	ldr	r2, [pc, #44]	; (4af0 <system_clock_source_get_hz+0xac>)
    4ac4:	2350      	movs	r3, #80	; 0x50
    4ac6:	5cd3      	ldrb	r3, [r2, r3]
    4ac8:	b2db      	uxtb	r3, r3
    4aca:	001a      	movs	r2, r3
    4acc:	2304      	movs	r3, #4
    4ace:	4013      	ands	r3, r2
    4ad0:	d101      	bne.n	4ad6 <system_clock_source_get_hz+0x92>
			return 0;
    4ad2:	2300      	movs	r3, #0
    4ad4:	e003      	b.n	4ade <system_clock_source_get_hz+0x9a>
		}

		return _system_clock_inst.dpll.frequency;
    4ad6:	4b05      	ldr	r3, [pc, #20]	; (4aec <system_clock_source_get_hz+0xa8>)
    4ad8:	68db      	ldr	r3, [r3, #12]
    4ada:	e000      	b.n	4ade <system_clock_source_get_hz+0x9a>
#endif

	default:
		return 0;
    4adc:	2300      	movs	r3, #0
	}
}
    4ade:	0018      	movs	r0, r3
    4ae0:	46bd      	mov	sp, r7
    4ae2:	b002      	add	sp, #8
    4ae4:	bd80      	pop	{r7, pc}
    4ae6:	46c0      	nop			; (mov r8, r8)
    4ae8:	0000843c 	.word	0x0000843c
    4aec:	20003ca0 	.word	0x20003ca0
    4af0:	40000800 	.word	0x40000800
    4af4:	007a1200 	.word	0x007a1200
    4af8:	000049e5 	.word	0x000049e5
    4afc:	0000552d 	.word	0x0000552d
    4b00:	02dc6c00 	.word	0x02dc6c00

00004b04 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    4b04:	b580      	push	{r7, lr}
    4b06:	b084      	sub	sp, #16
    4b08:	af00      	add	r7, sp, #0
    4b0a:	6078      	str	r0, [r7, #4]
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    4b0c:	4b1a      	ldr	r3, [pc, #104]	; (4b78 <system_clock_source_osc8m_set_config+0x74>)
    4b0e:	6a1b      	ldr	r3, [r3, #32]
    4b10:	60fb      	str	r3, [r7, #12]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    4b12:	687b      	ldr	r3, [r7, #4]
    4b14:	781b      	ldrb	r3, [r3, #0]
    4b16:	1c1a      	adds	r2, r3, #0
    4b18:	2303      	movs	r3, #3
    4b1a:	4013      	ands	r3, r2
    4b1c:	b2da      	uxtb	r2, r3
    4b1e:	230d      	movs	r3, #13
    4b20:	18fb      	adds	r3, r7, r3
    4b22:	2103      	movs	r1, #3
    4b24:	400a      	ands	r2, r1
    4b26:	0010      	movs	r0, r2
    4b28:	781a      	ldrb	r2, [r3, #0]
    4b2a:	2103      	movs	r1, #3
    4b2c:	438a      	bics	r2, r1
    4b2e:	1c11      	adds	r1, r2, #0
    4b30:	1c02      	adds	r2, r0, #0
    4b32:	430a      	orrs	r2, r1
    4b34:	701a      	strb	r2, [r3, #0]
	temp.bit.ONDEMAND = config->on_demand;
    4b36:	687b      	ldr	r3, [r7, #4]
    4b38:	789a      	ldrb	r2, [r3, #2]
    4b3a:	230c      	movs	r3, #12
    4b3c:	18fb      	adds	r3, r7, r3
    4b3e:	01d0      	lsls	r0, r2, #7
    4b40:	781a      	ldrb	r2, [r3, #0]
    4b42:	217f      	movs	r1, #127	; 0x7f
    4b44:	400a      	ands	r2, r1
    4b46:	1c11      	adds	r1, r2, #0
    4b48:	1c02      	adds	r2, r0, #0
    4b4a:	430a      	orrs	r2, r1
    4b4c:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
    4b4e:	687b      	ldr	r3, [r7, #4]
    4b50:	785a      	ldrb	r2, [r3, #1]
    4b52:	230c      	movs	r3, #12
    4b54:	18fb      	adds	r3, r7, r3
    4b56:	2101      	movs	r1, #1
    4b58:	400a      	ands	r2, r1
    4b5a:	0190      	lsls	r0, r2, #6
    4b5c:	781a      	ldrb	r2, [r3, #0]
    4b5e:	2140      	movs	r1, #64	; 0x40
    4b60:	438a      	bics	r2, r1
    4b62:	1c11      	adds	r1, r2, #0
    4b64:	1c02      	adds	r2, r0, #0
    4b66:	430a      	orrs	r2, r1
    4b68:	701a      	strb	r2, [r3, #0]

	SYSCTRL->OSC8M = temp;
    4b6a:	4b03      	ldr	r3, [pc, #12]	; (4b78 <system_clock_source_osc8m_set_config+0x74>)
    4b6c:	68fa      	ldr	r2, [r7, #12]
    4b6e:	621a      	str	r2, [r3, #32]
}
    4b70:	46c0      	nop			; (mov r8, r8)
    4b72:	46bd      	mov	sp, r7
    4b74:	b004      	add	sp, #16
    4b76:	bd80      	pop	{r7, pc}
    4b78:	40000800 	.word	0x40000800

00004b7c <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    4b7c:	b580      	push	{r7, lr}
    4b7e:	b084      	sub	sp, #16
    4b80:	af00      	add	r7, sp, #0
    4b82:	6078      	str	r0, [r7, #4]
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    4b84:	4b2f      	ldr	r3, [pc, #188]	; (4c44 <system_clock_source_osc32k_set_config+0xc8>)
    4b86:	699b      	ldr	r3, [r3, #24]
    4b88:	60fb      	str	r3, [r7, #12]

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    4b8a:	687b      	ldr	r3, [r7, #4]
    4b8c:	785a      	ldrb	r2, [r3, #1]
    4b8e:	230c      	movs	r3, #12
    4b90:	18fb      	adds	r3, r7, r3
    4b92:	2101      	movs	r1, #1
    4b94:	400a      	ands	r2, r1
    4b96:	00d0      	lsls	r0, r2, #3
    4b98:	781a      	ldrb	r2, [r3, #0]
    4b9a:	2108      	movs	r1, #8
    4b9c:	438a      	bics	r2, r1
    4b9e:	1c11      	adds	r1, r2, #0
    4ba0:	1c02      	adds	r2, r0, #0
    4ba2:	430a      	orrs	r2, r1
    4ba4:	701a      	strb	r2, [r3, #0]
	temp.bit.EN32K    = config->enable_32khz_output;
    4ba6:	687b      	ldr	r3, [r7, #4]
    4ba8:	789a      	ldrb	r2, [r3, #2]
    4baa:	230c      	movs	r3, #12
    4bac:	18fb      	adds	r3, r7, r3
    4bae:	2101      	movs	r1, #1
    4bb0:	400a      	ands	r2, r1
    4bb2:	0090      	lsls	r0, r2, #2
    4bb4:	781a      	ldrb	r2, [r3, #0]
    4bb6:	2104      	movs	r1, #4
    4bb8:	438a      	bics	r2, r1
    4bba:	1c11      	adds	r1, r2, #0
    4bbc:	1c02      	adds	r2, r0, #0
    4bbe:	430a      	orrs	r2, r1
    4bc0:	701a      	strb	r2, [r3, #0]
	temp.bit.STARTUP  = config->startup_time;
    4bc2:	687b      	ldr	r3, [r7, #4]
    4bc4:	781b      	ldrb	r3, [r3, #0]
    4bc6:	1c1a      	adds	r2, r3, #0
    4bc8:	2307      	movs	r3, #7
    4bca:	4013      	ands	r3, r2
    4bcc:	b2da      	uxtb	r2, r3
    4bce:	230d      	movs	r3, #13
    4bd0:	18fb      	adds	r3, r7, r3
    4bd2:	2107      	movs	r1, #7
    4bd4:	400a      	ands	r2, r1
    4bd6:	0010      	movs	r0, r2
    4bd8:	781a      	ldrb	r2, [r3, #0]
    4bda:	2107      	movs	r1, #7
    4bdc:	438a      	bics	r2, r1
    4bde:	1c11      	adds	r1, r2, #0
    4be0:	1c02      	adds	r2, r0, #0
    4be2:	430a      	orrs	r2, r1
    4be4:	701a      	strb	r2, [r3, #0]
	temp.bit.ONDEMAND = config->on_demand;
    4be6:	687b      	ldr	r3, [r7, #4]
    4be8:	791a      	ldrb	r2, [r3, #4]
    4bea:	230c      	movs	r3, #12
    4bec:	18fb      	adds	r3, r7, r3
    4bee:	01d0      	lsls	r0, r2, #7
    4bf0:	781a      	ldrb	r2, [r3, #0]
    4bf2:	217f      	movs	r1, #127	; 0x7f
    4bf4:	400a      	ands	r2, r1
    4bf6:	1c11      	adds	r1, r2, #0
    4bf8:	1c02      	adds	r2, r0, #0
    4bfa:	430a      	orrs	r2, r1
    4bfc:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
    4bfe:	687b      	ldr	r3, [r7, #4]
    4c00:	78da      	ldrb	r2, [r3, #3]
    4c02:	230c      	movs	r3, #12
    4c04:	18fb      	adds	r3, r7, r3
    4c06:	2101      	movs	r1, #1
    4c08:	400a      	ands	r2, r1
    4c0a:	0190      	lsls	r0, r2, #6
    4c0c:	781a      	ldrb	r2, [r3, #0]
    4c0e:	2140      	movs	r1, #64	; 0x40
    4c10:	438a      	bics	r2, r1
    4c12:	1c11      	adds	r1, r2, #0
    4c14:	1c02      	adds	r2, r0, #0
    4c16:	430a      	orrs	r2, r1
    4c18:	701a      	strb	r2, [r3, #0]
	temp.bit.WRTLOCK  = config->write_once;
    4c1a:	687b      	ldr	r3, [r7, #4]
    4c1c:	795a      	ldrb	r2, [r3, #5]
    4c1e:	230d      	movs	r3, #13
    4c20:	18fb      	adds	r3, r7, r3
    4c22:	2101      	movs	r1, #1
    4c24:	400a      	ands	r2, r1
    4c26:	0110      	lsls	r0, r2, #4
    4c28:	781a      	ldrb	r2, [r3, #0]
    4c2a:	2110      	movs	r1, #16
    4c2c:	438a      	bics	r2, r1
    4c2e:	1c11      	adds	r1, r2, #0
    4c30:	1c02      	adds	r2, r0, #0
    4c32:	430a      	orrs	r2, r1
    4c34:	701a      	strb	r2, [r3, #0]

	SYSCTRL->OSC32K  = temp;
    4c36:	4b03      	ldr	r3, [pc, #12]	; (4c44 <system_clock_source_osc32k_set_config+0xc8>)
    4c38:	68fa      	ldr	r2, [r7, #12]
    4c3a:	619a      	str	r2, [r3, #24]
}
    4c3c:	46c0      	nop			; (mov r8, r8)
    4c3e:	46bd      	mov	sp, r7
    4c40:	b004      	add	sp, #16
    4c42:	bd80      	pop	{r7, pc}
    4c44:	40000800 	.word	0x40000800

00004c48 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    4c48:	b580      	push	{r7, lr}
    4c4a:	b084      	sub	sp, #16
    4c4c:	af00      	add	r7, sp, #0
    4c4e:	6078      	str	r0, [r7, #4]
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    4c50:	4a43      	ldr	r2, [pc, #268]	; (4d60 <system_clock_source_xosc32k_set_config+0x118>)
    4c52:	230c      	movs	r3, #12
    4c54:	18fb      	adds	r3, r7, r3
    4c56:	8a92      	ldrh	r2, [r2, #20]
    4c58:	801a      	strh	r2, [r3, #0]

	temp.bit.STARTUP = config->startup_time;
    4c5a:	687b      	ldr	r3, [r7, #4]
    4c5c:	785b      	ldrb	r3, [r3, #1]
    4c5e:	1c1a      	adds	r2, r3, #0
    4c60:	2307      	movs	r3, #7
    4c62:	4013      	ands	r3, r2
    4c64:	b2da      	uxtb	r2, r3
    4c66:	230c      	movs	r3, #12
    4c68:	18fb      	adds	r3, r7, r3
    4c6a:	2107      	movs	r1, #7
    4c6c:	400a      	ands	r2, r1
    4c6e:	0010      	movs	r0, r2
    4c70:	785a      	ldrb	r2, [r3, #1]
    4c72:	2107      	movs	r1, #7
    4c74:	438a      	bics	r2, r1
    4c76:	1c11      	adds	r1, r2, #0
    4c78:	1c02      	adds	r2, r0, #0
    4c7a:	430a      	orrs	r2, r1
    4c7c:	705a      	strb	r2, [r3, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    4c7e:	687b      	ldr	r3, [r7, #4]
    4c80:	781b      	ldrb	r3, [r3, #0]
    4c82:	2b00      	cmp	r3, #0
    4c84:	d106      	bne.n	4c94 <system_clock_source_xosc32k_set_config+0x4c>
		temp.bit.XTALEN = 1;
    4c86:	230c      	movs	r3, #12
    4c88:	18fb      	adds	r3, r7, r3
    4c8a:	781a      	ldrb	r2, [r3, #0]
    4c8c:	2104      	movs	r1, #4
    4c8e:	430a      	orrs	r2, r1
    4c90:	701a      	strb	r2, [r3, #0]
    4c92:	e005      	b.n	4ca0 <system_clock_source_xosc32k_set_config+0x58>
	} else {
		temp.bit.XTALEN = 0;
    4c94:	230c      	movs	r3, #12
    4c96:	18fb      	adds	r3, r7, r3
    4c98:	781a      	ldrb	r2, [r3, #0]
    4c9a:	2104      	movs	r1, #4
    4c9c:	438a      	bics	r2, r1
    4c9e:	701a      	strb	r2, [r3, #0]
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    4ca0:	687b      	ldr	r3, [r7, #4]
    4ca2:	789a      	ldrb	r2, [r3, #2]
    4ca4:	230c      	movs	r3, #12
    4ca6:	18fb      	adds	r3, r7, r3
    4ca8:	2101      	movs	r1, #1
    4caa:	400a      	ands	r2, r1
    4cac:	0150      	lsls	r0, r2, #5
    4cae:	781a      	ldrb	r2, [r3, #0]
    4cb0:	2120      	movs	r1, #32
    4cb2:	438a      	bics	r2, r1
    4cb4:	1c11      	adds	r1, r2, #0
    4cb6:	1c02      	adds	r2, r0, #0
    4cb8:	430a      	orrs	r2, r1
    4cba:	701a      	strb	r2, [r3, #0]
	temp.bit.EN1K = config->enable_1khz_output;
    4cbc:	687b      	ldr	r3, [r7, #4]
    4cbe:	78da      	ldrb	r2, [r3, #3]
    4cc0:	230c      	movs	r3, #12
    4cc2:	18fb      	adds	r3, r7, r3
    4cc4:	2101      	movs	r1, #1
    4cc6:	400a      	ands	r2, r1
    4cc8:	0110      	lsls	r0, r2, #4
    4cca:	781a      	ldrb	r2, [r3, #0]
    4ccc:	2110      	movs	r1, #16
    4cce:	438a      	bics	r2, r1
    4cd0:	1c11      	adds	r1, r2, #0
    4cd2:	1c02      	adds	r2, r0, #0
    4cd4:	430a      	orrs	r2, r1
    4cd6:	701a      	strb	r2, [r3, #0]
	temp.bit.EN32K = config->enable_32khz_output;
    4cd8:	687b      	ldr	r3, [r7, #4]
    4cda:	791a      	ldrb	r2, [r3, #4]
    4cdc:	230c      	movs	r3, #12
    4cde:	18fb      	adds	r3, r7, r3
    4ce0:	2101      	movs	r1, #1
    4ce2:	400a      	ands	r2, r1
    4ce4:	00d0      	lsls	r0, r2, #3
    4ce6:	781a      	ldrb	r2, [r3, #0]
    4ce8:	2108      	movs	r1, #8
    4cea:	438a      	bics	r2, r1
    4cec:	1c11      	adds	r1, r2, #0
    4cee:	1c02      	adds	r2, r0, #0
    4cf0:	430a      	orrs	r2, r1
    4cf2:	701a      	strb	r2, [r3, #0]

	temp.bit.ONDEMAND = config->on_demand;
    4cf4:	687b      	ldr	r3, [r7, #4]
    4cf6:	7b5a      	ldrb	r2, [r3, #13]
    4cf8:	230c      	movs	r3, #12
    4cfa:	18fb      	adds	r3, r7, r3
    4cfc:	01d0      	lsls	r0, r2, #7
    4cfe:	781a      	ldrb	r2, [r3, #0]
    4d00:	217f      	movs	r1, #127	; 0x7f
    4d02:	400a      	ands	r2, r1
    4d04:	1c11      	adds	r1, r2, #0
    4d06:	1c02      	adds	r2, r0, #0
    4d08:	430a      	orrs	r2, r1
    4d0a:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
    4d0c:	687b      	ldr	r3, [r7, #4]
    4d0e:	7b1a      	ldrb	r2, [r3, #12]
    4d10:	230c      	movs	r3, #12
    4d12:	18fb      	adds	r3, r7, r3
    4d14:	2101      	movs	r1, #1
    4d16:	400a      	ands	r2, r1
    4d18:	0190      	lsls	r0, r2, #6
    4d1a:	781a      	ldrb	r2, [r3, #0]
    4d1c:	2140      	movs	r1, #64	; 0x40
    4d1e:	438a      	bics	r2, r1
    4d20:	1c11      	adds	r1, r2, #0
    4d22:	1c02      	adds	r2, r0, #0
    4d24:	430a      	orrs	r2, r1
    4d26:	701a      	strb	r2, [r3, #0]
	temp.bit.WRTLOCK  = config->write_once;
    4d28:	687b      	ldr	r3, [r7, #4]
    4d2a:	7b9a      	ldrb	r2, [r3, #14]
    4d2c:	230c      	movs	r3, #12
    4d2e:	18fb      	adds	r3, r7, r3
    4d30:	2101      	movs	r1, #1
    4d32:	400a      	ands	r2, r1
    4d34:	0110      	lsls	r0, r2, #4
    4d36:	785a      	ldrb	r2, [r3, #1]
    4d38:	2110      	movs	r1, #16
    4d3a:	438a      	bics	r2, r1
    4d3c:	1c11      	adds	r1, r2, #0
    4d3e:	1c02      	adds	r2, r0, #0
    4d40:	430a      	orrs	r2, r1
    4d42:	705a      	strb	r2, [r3, #1]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    4d44:	687b      	ldr	r3, [r7, #4]
    4d46:	689a      	ldr	r2, [r3, #8]
    4d48:	4b06      	ldr	r3, [pc, #24]	; (4d64 <system_clock_source_xosc32k_set_config+0x11c>)
    4d4a:	615a      	str	r2, [r3, #20]

	SYSCTRL->XOSC32K = temp;
    4d4c:	4a04      	ldr	r2, [pc, #16]	; (4d60 <system_clock_source_xosc32k_set_config+0x118>)
    4d4e:	230c      	movs	r3, #12
    4d50:	18fb      	adds	r3, r7, r3
    4d52:	881b      	ldrh	r3, [r3, #0]
    4d54:	8293      	strh	r3, [r2, #20]
}
    4d56:	46c0      	nop			; (mov r8, r8)
    4d58:	46bd      	mov	sp, r7
    4d5a:	b004      	add	sp, #16
    4d5c:	bd80      	pop	{r7, pc}
    4d5e:	46c0      	nop			; (mov r8, r8)
    4d60:	40000800 	.word	0x40000800
    4d64:	20003ca0 	.word	0x20003ca0

00004d68 <system_clock_source_enable>:
 * \retval STATUS_ERR_INVALID_ARG  The clock source is not available on this
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
    4d68:	b580      	push	{r7, lr}
    4d6a:	b082      	sub	sp, #8
    4d6c:	af00      	add	r7, sp, #0
    4d6e:	0002      	movs	r2, r0
    4d70:	1dfb      	adds	r3, r7, #7
    4d72:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    4d74:	1dfb      	adds	r3, r7, #7
    4d76:	781b      	ldrb	r3, [r3, #0]
    4d78:	2b08      	cmp	r3, #8
    4d7a:	d83b      	bhi.n	4df4 <system_clock_source_enable+0x8c>
    4d7c:	009a      	lsls	r2, r3, #2
    4d7e:	4b21      	ldr	r3, [pc, #132]	; (4e04 <system_clock_source_enable+0x9c>)
    4d80:	18d3      	adds	r3, r2, r3
    4d82:	681b      	ldr	r3, [r3, #0]
    4d84:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    4d86:	4b20      	ldr	r3, [pc, #128]	; (4e08 <system_clock_source_enable+0xa0>)
    4d88:	4a1f      	ldr	r2, [pc, #124]	; (4e08 <system_clock_source_enable+0xa0>)
    4d8a:	6a12      	ldr	r2, [r2, #32]
    4d8c:	2102      	movs	r1, #2
    4d8e:	430a      	orrs	r2, r1
    4d90:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    4d92:	2300      	movs	r3, #0
    4d94:	e031      	b.n	4dfa <system_clock_source_enable+0x92>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    4d96:	4b1c      	ldr	r3, [pc, #112]	; (4e08 <system_clock_source_enable+0xa0>)
    4d98:	4a1b      	ldr	r2, [pc, #108]	; (4e08 <system_clock_source_enable+0xa0>)
    4d9a:	6992      	ldr	r2, [r2, #24]
    4d9c:	2102      	movs	r1, #2
    4d9e:	430a      	orrs	r2, r1
    4da0:	619a      	str	r2, [r3, #24]
		break;
    4da2:	e029      	b.n	4df8 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    4da4:	4a18      	ldr	r2, [pc, #96]	; (4e08 <system_clock_source_enable+0xa0>)
    4da6:	4b18      	ldr	r3, [pc, #96]	; (4e08 <system_clock_source_enable+0xa0>)
    4da8:	8a1b      	ldrh	r3, [r3, #16]
    4daa:	b29b      	uxth	r3, r3
    4dac:	2102      	movs	r1, #2
    4dae:	430b      	orrs	r3, r1
    4db0:	b29b      	uxth	r3, r3
    4db2:	8213      	strh	r3, [r2, #16]
		break;
    4db4:	e020      	b.n	4df8 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    4db6:	4a14      	ldr	r2, [pc, #80]	; (4e08 <system_clock_source_enable+0xa0>)
    4db8:	4b13      	ldr	r3, [pc, #76]	; (4e08 <system_clock_source_enable+0xa0>)
    4dba:	8a9b      	ldrh	r3, [r3, #20]
    4dbc:	b29b      	uxth	r3, r3
    4dbe:	2102      	movs	r1, #2
    4dc0:	430b      	orrs	r3, r1
    4dc2:	b29b      	uxth	r3, r3
    4dc4:	8293      	strh	r3, [r2, #20]
		break;
    4dc6:	e017      	b.n	4df8 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    4dc8:	4b10      	ldr	r3, [pc, #64]	; (4e0c <system_clock_source_enable+0xa4>)
    4dca:	681b      	ldr	r3, [r3, #0]
    4dcc:	2202      	movs	r2, #2
    4dce:	431a      	orrs	r2, r3
    4dd0:	4b0e      	ldr	r3, [pc, #56]	; (4e0c <system_clock_source_enable+0xa4>)
    4dd2:	601a      	str	r2, [r3, #0]
		_system_clock_source_dfll_set_config_errata_9905();
    4dd4:	4b0e      	ldr	r3, [pc, #56]	; (4e10 <system_clock_source_enable+0xa8>)
    4dd6:	4798      	blx	r3
		break;
    4dd8:	e00e      	b.n	4df8 <system_clock_source_enable+0x90>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    4dda:	4a0b      	ldr	r2, [pc, #44]	; (4e08 <system_clock_source_enable+0xa0>)
    4ddc:	490a      	ldr	r1, [pc, #40]	; (4e08 <system_clock_source_enable+0xa0>)
    4dde:	2344      	movs	r3, #68	; 0x44
    4de0:	5ccb      	ldrb	r3, [r1, r3]
    4de2:	b2db      	uxtb	r3, r3
    4de4:	2102      	movs	r1, #2
    4de6:	430b      	orrs	r3, r1
    4de8:	b2d9      	uxtb	r1, r3
    4dea:	2344      	movs	r3, #68	; 0x44
    4dec:	54d1      	strb	r1, [r2, r3]
		break;
    4dee:	e003      	b.n	4df8 <system_clock_source_enable+0x90>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    4df0:	2300      	movs	r3, #0
    4df2:	e002      	b.n	4dfa <system_clock_source_enable+0x92>

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    4df4:	2317      	movs	r3, #23
    4df6:	e000      	b.n	4dfa <system_clock_source_enable+0x92>
	}

	return STATUS_OK;
    4df8:	2300      	movs	r3, #0
}
    4dfa:	0018      	movs	r0, r3
    4dfc:	46bd      	mov	sp, r7
    4dfe:	b002      	add	sp, #8
    4e00:	bd80      	pop	{r7, pc}
    4e02:	46c0      	nop			; (mov r8, r8)
    4e04:	00008460 	.word	0x00008460
    4e08:	40000800 	.word	0x40000800
    4e0c:	20003ca0 	.word	0x20003ca0
    4e10:	00004a01 	.word	0x00004a01

00004e14 <system_clock_source_is_ready>:
 * \retval true   Clock source is enabled and ready
 * \retval false  Clock source is disabled or not yet ready
 */
bool system_clock_source_is_ready(
		const enum system_clock_source clock_source)
{
    4e14:	b580      	push	{r7, lr}
    4e16:	b084      	sub	sp, #16
    4e18:	af00      	add	r7, sp, #0
    4e1a:	0002      	movs	r2, r0
    4e1c:	1dfb      	adds	r3, r7, #7
    4e1e:	701a      	strb	r2, [r3, #0]
	uint32_t mask = 0;
    4e20:	2300      	movs	r3, #0
    4e22:	60fb      	str	r3, [r7, #12]

	switch (clock_source) {
    4e24:	1dfb      	adds	r3, r7, #7
    4e26:	781b      	ldrb	r3, [r3, #0]
    4e28:	2b08      	cmp	r3, #8
    4e2a:	d821      	bhi.n	4e70 <system_clock_source_is_ready+0x5c>
    4e2c:	009a      	lsls	r2, r3, #2
    4e2e:	4b18      	ldr	r3, [pc, #96]	; (4e90 <system_clock_source_is_ready+0x7c>)
    4e30:	18d3      	adds	r3, r2, r3
    4e32:	681b      	ldr	r3, [r3, #0]
    4e34:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		mask = SYSCTRL_PCLKSR_OSC8MRDY;
    4e36:	2308      	movs	r3, #8
    4e38:	60fb      	str	r3, [r7, #12]
		break;
    4e3a:	e01b      	b.n	4e74 <system_clock_source_is_ready+0x60>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		mask = SYSCTRL_PCLKSR_OSC32KRDY;
    4e3c:	2304      	movs	r3, #4
    4e3e:	60fb      	str	r3, [r7, #12]
		break;
    4e40:	e018      	b.n	4e74 <system_clock_source_is_ready+0x60>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		mask = SYSCTRL_PCLKSR_XOSCRDY;
    4e42:	2301      	movs	r3, #1
    4e44:	60fb      	str	r3, [r7, #12]
		break;
    4e46:	e015      	b.n	4e74 <system_clock_source_is_ready+0x60>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		mask = SYSCTRL_PCLKSR_XOSC32KRDY;
    4e48:	2302      	movs	r3, #2
    4e4a:	60fb      	str	r3, [r7, #12]
		break;
    4e4c:	e012      	b.n	4e74 <system_clock_source_is_ready+0x60>
	case SYSTEM_CLOCK_SOURCE_DFLL:
		if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
			mask = (SYSCTRL_PCLKSR_DFLLRDY |
			        SYSCTRL_PCLKSR_DFLLLCKF | SYSCTRL_PCLKSR_DFLLLCKC);
		} else {
			mask = SYSCTRL_PCLKSR_DFLLRDY;
    4e4e:	2310      	movs	r3, #16
    4e50:	60fb      	str	r3, [r7, #12]
		}
		break;
    4e52:	e00f      	b.n	4e74 <system_clock_source_is_ready+0x60>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		return ((SYSCTRL->DPLLSTATUS.reg &
    4e54:	4a0f      	ldr	r2, [pc, #60]	; (4e94 <system_clock_source_is_ready+0x80>)
    4e56:	2350      	movs	r3, #80	; 0x50
    4e58:	5cd3      	ldrb	r3, [r2, r3]
    4e5a:	b2db      	uxtb	r3, r3
    4e5c:	001a      	movs	r2, r3
    4e5e:	2303      	movs	r3, #3
    4e60:	4013      	ands	r3, r2
				(SYSCTRL_DPLLSTATUS_CLKRDY | SYSCTRL_DPLLSTATUS_LOCK)) ==
    4e62:	3b03      	subs	r3, #3
    4e64:	425a      	negs	r2, r3
    4e66:	4153      	adcs	r3, r2
    4e68:	b2db      	uxtb	r3, r3
    4e6a:	e00c      	b.n	4e86 <system_clock_source_is_ready+0x72>
				(SYSCTRL_DPLLSTATUS_CLKRDY | SYSCTRL_DPLLSTATUS_LOCK));
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Not possible to disable */
		return true;
    4e6c:	2301      	movs	r3, #1
    4e6e:	e00a      	b.n	4e86 <system_clock_source_is_ready+0x72>

	default:
		return false;
    4e70:	2300      	movs	r3, #0
    4e72:	e008      	b.n	4e86 <system_clock_source_is_ready+0x72>
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    4e74:	4b07      	ldr	r3, [pc, #28]	; (4e94 <system_clock_source_is_ready+0x80>)
    4e76:	68db      	ldr	r3, [r3, #12]
    4e78:	68fa      	ldr	r2, [r7, #12]
    4e7a:	401a      	ands	r2, r3
    4e7c:	68fb      	ldr	r3, [r7, #12]
    4e7e:	1ad3      	subs	r3, r2, r3
    4e80:	425a      	negs	r2, r3
    4e82:	4153      	adcs	r3, r2
    4e84:	b2db      	uxtb	r3, r3
}
    4e86:	0018      	movs	r0, r3
    4e88:	46bd      	mov	sp, r7
    4e8a:	b004      	add	sp, #16
    4e8c:	bd80      	pop	{r7, pc}
    4e8e:	46c0      	nop			; (mov r8, r8)
    4e90:	00008484 	.word	0x00008484
    4e94:	40000800 	.word	0x40000800

00004e98 <_switch_peripheral_gclk>:
 *
 * Switch all peripheral clock to a not enabled general clock
 * to save power.
 */
static void _switch_peripheral_gclk(void)
{
    4e98:	b580      	push	{r7, lr}
    4e9a:	b082      	sub	sp, #8
    4e9c:	af00      	add	r7, sp, #0
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    4e9e:	003b      	movs	r3, r7
    4ea0:	2201      	movs	r2, #1
    4ea2:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    4ea4:	2300      	movs	r3, #0
    4ea6:	607b      	str	r3, [r7, #4]
    4ea8:	e009      	b.n	4ebe <_switch_peripheral_gclk+0x26>
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    4eaa:	687b      	ldr	r3, [r7, #4]
    4eac:	b2db      	uxtb	r3, r3
    4eae:	003a      	movs	r2, r7
    4eb0:	0011      	movs	r1, r2
    4eb2:	0018      	movs	r0, r3
    4eb4:	4b05      	ldr	r3, [pc, #20]	; (4ecc <_switch_peripheral_gclk+0x34>)
    4eb6:	4798      	blx	r3
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    4eb8:	687b      	ldr	r3, [r7, #4]
    4eba:	3301      	adds	r3, #1
    4ebc:	607b      	str	r3, [r7, #4]
    4ebe:	687b      	ldr	r3, [r7, #4]
    4ec0:	2b24      	cmp	r3, #36	; 0x24
    4ec2:	d9f2      	bls.n	4eaa <_switch_peripheral_gclk+0x12>
	}
}
    4ec4:	46c0      	nop			; (mov r8, r8)
    4ec6:	46bd      	mov	sp, r7
    4ec8:	b002      	add	sp, #8
    4eca:	bd80      	pop	{r7, pc}
    4ecc:	00005409 	.word	0x00005409

00004ed0 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    4ed0:	b580      	push	{r7, lr}
    4ed2:	b0a6      	sub	sp, #152	; 0x98
    4ed4:	af00      	add	r7, sp, #0
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    4ed6:	4b6e      	ldr	r3, [pc, #440]	; (5090 <system_clock_init+0x1c0>)
    4ed8:	22c2      	movs	r2, #194	; 0xc2
    4eda:	00d2      	lsls	r2, r2, #3
    4edc:	609a      	str	r2, [r3, #8]
			SYSCTRL_INTFLAG_DFLLRDY;

	system_flash_set_waitstates(CONF_CLOCK_FLASH_WAIT_STATES);
    4ede:	2000      	movs	r0, #0
    4ee0:	4b6c      	ldr	r3, [pc, #432]	; (5094 <system_clock_init+0x1c4>)
    4ee2:	4798      	blx	r3

	/* Switch all peripheral clock to a not enabled general clock to save power. */
	_switch_peripheral_gclk();
    4ee4:	4b6c      	ldr	r3, [pc, #432]	; (5098 <system_clock_init+0x1c8>)
    4ee6:	4798      	blx	r3


	/* XOSC32K */
#if CONF_CLOCK_XOSC32K_ENABLE == true
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);
    4ee8:	2388      	movs	r3, #136	; 0x88
    4eea:	18fb      	adds	r3, r7, r3
    4eec:	0018      	movs	r0, r3
    4eee:	4b6b      	ldr	r3, [pc, #428]	; (509c <system_clock_init+0x1cc>)
    4ef0:	4798      	blx	r3

	xosc32k_conf.frequency           = 32768UL;
    4ef2:	2388      	movs	r3, #136	; 0x88
    4ef4:	18fb      	adds	r3, r7, r3
    4ef6:	2280      	movs	r2, #128	; 0x80
    4ef8:	0212      	lsls	r2, r2, #8
    4efa:	609a      	str	r2, [r3, #8]
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
    4efc:	2388      	movs	r3, #136	; 0x88
    4efe:	18fb      	adds	r3, r7, r3
    4f00:	2200      	movs	r2, #0
    4f02:	701a      	strb	r2, [r3, #0]
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    4f04:	2388      	movs	r3, #136	; 0x88
    4f06:	18fb      	adds	r3, r7, r3
    4f08:	2206      	movs	r2, #6
    4f0a:	705a      	strb	r2, [r3, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
    4f0c:	2388      	movs	r3, #136	; 0x88
    4f0e:	18fb      	adds	r3, r7, r3
    4f10:	2200      	movs	r2, #0
    4f12:	709a      	strb	r2, [r3, #2]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
    4f14:	2388      	movs	r3, #136	; 0x88
    4f16:	18fb      	adds	r3, r7, r3
    4f18:	2201      	movs	r2, #1
    4f1a:	70da      	strb	r2, [r3, #3]
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
    4f1c:	2388      	movs	r3, #136	; 0x88
    4f1e:	18fb      	adds	r3, r7, r3
    4f20:	2201      	movs	r2, #1
    4f22:	711a      	strb	r2, [r3, #4]
	xosc32k_conf.on_demand           = false;
    4f24:	2388      	movs	r3, #136	; 0x88
    4f26:	18fb      	adds	r3, r7, r3
    4f28:	2200      	movs	r2, #0
    4f2a:	735a      	strb	r2, [r3, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;
    4f2c:	2388      	movs	r3, #136	; 0x88
    4f2e:	18fb      	adds	r3, r7, r3
    4f30:	2200      	movs	r2, #0
    4f32:	731a      	strb	r2, [r3, #12]

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    4f34:	2388      	movs	r3, #136	; 0x88
    4f36:	18fb      	adds	r3, r7, r3
    4f38:	0018      	movs	r0, r3
    4f3a:	4b59      	ldr	r3, [pc, #356]	; (50a0 <system_clock_init+0x1d0>)
    4f3c:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    4f3e:	2005      	movs	r0, #5
    4f40:	4b58      	ldr	r3, [pc, #352]	; (50a4 <system_clock_init+0x1d4>)
    4f42:	4798      	blx	r3
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    4f44:	46c0      	nop			; (mov r8, r8)
    4f46:	2005      	movs	r0, #5
    4f48:	4b57      	ldr	r3, [pc, #348]	; (50a8 <system_clock_init+0x1d8>)
    4f4a:	4798      	blx	r3
    4f4c:	0003      	movs	r3, r0
    4f4e:	001a      	movs	r2, r3
    4f50:	2301      	movs	r3, #1
    4f52:	4053      	eors	r3, r2
    4f54:	b2db      	uxtb	r3, r3
    4f56:	2b00      	cmp	r3, #0
    4f58:	d1f5      	bne.n	4f46 <system_clock_init+0x76>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    4f5a:	4a4d      	ldr	r2, [pc, #308]	; (5090 <system_clock_init+0x1c0>)
    4f5c:	8a93      	ldrh	r3, [r2, #20]
    4f5e:	2180      	movs	r1, #128	; 0x80
    4f60:	430b      	orrs	r3, r1
    4f62:	8293      	strh	r3, [r2, #20]
#endif


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
    4f64:	4a4a      	ldr	r2, [pc, #296]	; (5090 <system_clock_init+0x1c0>)
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >>
    4f66:	4b51      	ldr	r3, [pc, #324]	; (50ac <system_clock_init+0x1dc>)
    4f68:	681b      	ldr	r3, [r3, #0]
    4f6a:	099b      	lsrs	r3, r3, #6
			SYSCTRL_FUSES_OSC32K_Pos) & 0x7Ful);
    4f6c:	b2db      	uxtb	r3, r3
    4f6e:	1c19      	adds	r1, r3, #0
    4f70:	237f      	movs	r3, #127	; 0x7f
    4f72:	400b      	ands	r3, r1
    4f74:	b2d9      	uxtb	r1, r3
	SYSCTRL->OSC32K.bit.CALIB =
    4f76:	6993      	ldr	r3, [r2, #24]
    4f78:	207f      	movs	r0, #127	; 0x7f
    4f7a:	4001      	ands	r1, r0
    4f7c:	0409      	lsls	r1, r1, #16
    4f7e:	484c      	ldr	r0, [pc, #304]	; (50b0 <system_clock_init+0x1e0>)
    4f80:	4003      	ands	r3, r0
    4f82:	430b      	orrs	r3, r1
    4f84:	6193      	str	r3, [r2, #24]

	struct system_clock_source_osc32k_config osc32k_conf;
	system_clock_source_osc32k_get_config_defaults(&osc32k_conf);
    4f86:	2380      	movs	r3, #128	; 0x80
    4f88:	18fb      	adds	r3, r7, r3
    4f8a:	0018      	movs	r0, r3
    4f8c:	4b49      	ldr	r3, [pc, #292]	; (50b4 <system_clock_init+0x1e4>)
    4f8e:	4798      	blx	r3

	osc32k_conf.startup_time        = CONF_CLOCK_OSC32K_STARTUP_TIME;
    4f90:	2380      	movs	r3, #128	; 0x80
    4f92:	18fb      	adds	r3, r7, r3
    4f94:	2207      	movs	r2, #7
    4f96:	701a      	strb	r2, [r3, #0]
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
    4f98:	2380      	movs	r3, #128	; 0x80
    4f9a:	18fb      	adds	r3, r7, r3
    4f9c:	2201      	movs	r2, #1
    4f9e:	705a      	strb	r2, [r3, #1]
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
    4fa0:	2380      	movs	r3, #128	; 0x80
    4fa2:	18fb      	adds	r3, r7, r3
    4fa4:	2201      	movs	r2, #1
    4fa6:	709a      	strb	r2, [r3, #2]
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
    4fa8:	2380      	movs	r3, #128	; 0x80
    4faa:	18fb      	adds	r3, r7, r3
    4fac:	2201      	movs	r2, #1
    4fae:	711a      	strb	r2, [r3, #4]
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;
    4fb0:	2380      	movs	r3, #128	; 0x80
    4fb2:	18fb      	adds	r3, r7, r3
    4fb4:	2200      	movs	r2, #0
    4fb6:	70da      	strb	r2, [r3, #3]

	system_clock_source_osc32k_set_config(&osc32k_conf);
    4fb8:	2380      	movs	r3, #128	; 0x80
    4fba:	18fb      	adds	r3, r7, r3
    4fbc:	0018      	movs	r0, r3
    4fbe:	4b3e      	ldr	r3, [pc, #248]	; (50b8 <system_clock_init+0x1e8>)
    4fc0:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    4fc2:	2004      	movs	r0, #4
    4fc4:	4b37      	ldr	r3, [pc, #220]	; (50a4 <system_clock_init+0x1d4>)
    4fc6:	4798      	blx	r3
#endif


	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);
    4fc8:	237c      	movs	r3, #124	; 0x7c
    4fca:	18fb      	adds	r3, r7, r3
    4fcc:	0018      	movs	r0, r3
    4fce:	4b3b      	ldr	r3, [pc, #236]	; (50bc <system_clock_init+0x1ec>)
    4fd0:	4798      	blx	r3

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    4fd2:	237c      	movs	r3, #124	; 0x7c
    4fd4:	18fb      	adds	r3, r7, r3
    4fd6:	2200      	movs	r2, #0
    4fd8:	701a      	strb	r2, [r3, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    4fda:	237c      	movs	r3, #124	; 0x7c
    4fdc:	18fb      	adds	r3, r7, r3
    4fde:	2201      	movs	r2, #1
    4fe0:	709a      	strb	r2, [r3, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;
    4fe2:	237c      	movs	r3, #124	; 0x7c
    4fe4:	18fb      	adds	r3, r7, r3
    4fe6:	2200      	movs	r2, #0
    4fe8:	705a      	strb	r2, [r3, #1]

	system_clock_source_osc8m_set_config(&osc8m_conf);
    4fea:	237c      	movs	r3, #124	; 0x7c
    4fec:	18fb      	adds	r3, r7, r3
    4fee:	0018      	movs	r0, r3
    4ff0:	4b33      	ldr	r3, [pc, #204]	; (50c0 <system_clock_init+0x1f0>)
    4ff2:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    4ff4:	2006      	movs	r0, #6
    4ff6:	4b2b      	ldr	r3, [pc, #172]	; (50a4 <system_clock_init+0x1d4>)
    4ff8:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    4ffa:	4b32      	ldr	r3, [pc, #200]	; (50c4 <system_clock_init+0x1f4>)
    4ffc:	4798      	blx	r3

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    4ffe:	2358      	movs	r3, #88	; 0x58
    5000:	18fb      	adds	r3, r7, r3
    5002:	0018      	movs	r0, r3
    5004:	4b30      	ldr	r3, [pc, #192]	; (50c8 <system_clock_init+0x1f8>)
    5006:	4798      	blx	r3
    5008:	2358      	movs	r3, #88	; 0x58
    500a:	18fb      	adds	r3, r7, r3
    500c:	2205      	movs	r2, #5
    500e:	701a      	strb	r2, [r3, #0]
    5010:	2358      	movs	r3, #88	; 0x58
    5012:	18fb      	adds	r3, r7, r3
    5014:	2220      	movs	r2, #32
    5016:	605a      	str	r2, [r3, #4]
    5018:	2358      	movs	r3, #88	; 0x58
    501a:	18fb      	adds	r3, r7, r3
    501c:	2200      	movs	r2, #0
    501e:	721a      	strb	r2, [r3, #8]
    5020:	2358      	movs	r3, #88	; 0x58
    5022:	18fb      	adds	r3, r7, r3
    5024:	2200      	movs	r2, #0
    5026:	725a      	strb	r2, [r3, #9]
    5028:	2358      	movs	r3, #88	; 0x58
    502a:	18fb      	adds	r3, r7, r3
    502c:	0019      	movs	r1, r3
    502e:	2002      	movs	r0, #2
    5030:	4b26      	ldr	r3, [pc, #152]	; (50cc <system_clock_init+0x1fc>)
    5032:	4798      	blx	r3
    5034:	2002      	movs	r0, #2
    5036:	4b26      	ldr	r3, [pc, #152]	; (50d0 <system_clock_init+0x200>)
    5038:	4798      	blx	r3

#  endif
#endif

	/* CPU and BUS clocks */
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);
    503a:	2000      	movs	r0, #0
    503c:	4b25      	ldr	r3, [pc, #148]	; (50d4 <system_clock_init+0x204>)
    503e:	4798      	blx	r3

	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBA, CONF_CLOCK_APBA_DIVIDER);
    5040:	2100      	movs	r1, #0
    5042:	2000      	movs	r0, #0
    5044:	4b24      	ldr	r3, [pc, #144]	; (50d8 <system_clock_init+0x208>)
    5046:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);
    5048:	2100      	movs	r1, #0
    504a:	2001      	movs	r0, #1
    504c:	4b22      	ldr	r3, [pc, #136]	; (50d8 <system_clock_init+0x208>)
    504e:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);
    5050:	2100      	movs	r1, #0
    5052:	2002      	movs	r0, #2
    5054:	4b20      	ldr	r3, [pc, #128]	; (50d8 <system_clock_init+0x208>)
    5056:	4798      	blx	r3

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    5058:	1d3b      	adds	r3, r7, #4
    505a:	0018      	movs	r0, r3
    505c:	4b1a      	ldr	r3, [pc, #104]	; (50c8 <system_clock_init+0x1f8>)
    505e:	4798      	blx	r3
    5060:	1d3b      	adds	r3, r7, #4
    5062:	2206      	movs	r2, #6
    5064:	701a      	strb	r2, [r3, #0]
    5066:	1d3b      	adds	r3, r7, #4
    5068:	2201      	movs	r2, #1
    506a:	605a      	str	r2, [r3, #4]
    506c:	1d3b      	adds	r3, r7, #4
    506e:	2200      	movs	r2, #0
    5070:	721a      	strb	r2, [r3, #8]
    5072:	1d3b      	adds	r3, r7, #4
    5074:	2200      	movs	r2, #0
    5076:	725a      	strb	r2, [r3, #9]
    5078:	1d3b      	adds	r3, r7, #4
    507a:	0019      	movs	r1, r3
    507c:	2000      	movs	r0, #0
    507e:	4b13      	ldr	r3, [pc, #76]	; (50cc <system_clock_init+0x1fc>)
    5080:	4798      	blx	r3
    5082:	2000      	movs	r0, #0
    5084:	4b12      	ldr	r3, [pc, #72]	; (50d0 <system_clock_init+0x200>)
    5086:	4798      	blx	r3
#endif
}
    5088:	46c0      	nop			; (mov r8, r8)
    508a:	46bd      	mov	sp, r7
    508c:	b026      	add	sp, #152	; 0x98
    508e:	bd80      	pop	{r7, pc}
    5090:	40000800 	.word	0x40000800
    5094:	000049b1 	.word	0x000049b1
    5098:	00004e99 	.word	0x00004e99
    509c:	0000489f 	.word	0x0000489f
    50a0:	00004c49 	.word	0x00004c49
    50a4:	00004d69 	.word	0x00004d69
    50a8:	00004e15 	.word	0x00004e15
    50ac:	00806024 	.word	0x00806024
    50b0:	ff80ffff 	.word	0xff80ffff
    50b4:	000048e7 	.word	0x000048e7
    50b8:	00004b7d 	.word	0x00004b7d
    50bc:	0000491b 	.word	0x0000491b
    50c0:	00004b05 	.word	0x00004b05
    50c4:	00005181 	.word	0x00005181
    50c8:	00004871 	.word	0x00004871
    50cc:	000051b1 	.word	0x000051b1
    50d0:	000052d5 	.word	0x000052d5
    50d4:	0000493d 	.word	0x0000493d
    50d8:	0000495d 	.word	0x0000495d

000050dc <system_apb_clock_set_mask>:
{
    50dc:	b580      	push	{r7, lr}
    50de:	b082      	sub	sp, #8
    50e0:	af00      	add	r7, sp, #0
    50e2:	0002      	movs	r2, r0
    50e4:	6039      	str	r1, [r7, #0]
    50e6:	1dfb      	adds	r3, r7, #7
    50e8:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    50ea:	1dfb      	adds	r3, r7, #7
    50ec:	781b      	ldrb	r3, [r3, #0]
    50ee:	2b01      	cmp	r3, #1
    50f0:	d00a      	beq.n	5108 <system_apb_clock_set_mask+0x2c>
    50f2:	2b02      	cmp	r3, #2
    50f4:	d00f      	beq.n	5116 <system_apb_clock_set_mask+0x3a>
    50f6:	2b00      	cmp	r3, #0
    50f8:	d114      	bne.n	5124 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    50fa:	4b0e      	ldr	r3, [pc, #56]	; (5134 <system_apb_clock_set_mask+0x58>)
    50fc:	4a0d      	ldr	r2, [pc, #52]	; (5134 <system_apb_clock_set_mask+0x58>)
    50fe:	6991      	ldr	r1, [r2, #24]
    5100:	683a      	ldr	r2, [r7, #0]
    5102:	430a      	orrs	r2, r1
    5104:	619a      	str	r2, [r3, #24]
			break;
    5106:	e00f      	b.n	5128 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    5108:	4b0a      	ldr	r3, [pc, #40]	; (5134 <system_apb_clock_set_mask+0x58>)
    510a:	4a0a      	ldr	r2, [pc, #40]	; (5134 <system_apb_clock_set_mask+0x58>)
    510c:	69d1      	ldr	r1, [r2, #28]
    510e:	683a      	ldr	r2, [r7, #0]
    5110:	430a      	orrs	r2, r1
    5112:	61da      	str	r2, [r3, #28]
			break;
    5114:	e008      	b.n	5128 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    5116:	4b07      	ldr	r3, [pc, #28]	; (5134 <system_apb_clock_set_mask+0x58>)
    5118:	4a06      	ldr	r2, [pc, #24]	; (5134 <system_apb_clock_set_mask+0x58>)
    511a:	6a11      	ldr	r1, [r2, #32]
    511c:	683a      	ldr	r2, [r7, #0]
    511e:	430a      	orrs	r2, r1
    5120:	621a      	str	r2, [r3, #32]
			break;
    5122:	e001      	b.n	5128 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    5124:	2317      	movs	r3, #23
    5126:	e000      	b.n	512a <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    5128:	2300      	movs	r3, #0
}
    512a:	0018      	movs	r0, r3
    512c:	46bd      	mov	sp, r7
    512e:	b002      	add	sp, #8
    5130:	bd80      	pop	{r7, pc}
    5132:	46c0      	nop			; (mov r8, r8)
    5134:	40000400 	.word	0x40000400

00005138 <system_interrupt_enter_critical_section>:
{
    5138:	b580      	push	{r7, lr}
    513a:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    513c:	4b02      	ldr	r3, [pc, #8]	; (5148 <system_interrupt_enter_critical_section+0x10>)
    513e:	4798      	blx	r3
}
    5140:	46c0      	nop			; (mov r8, r8)
    5142:	46bd      	mov	sp, r7
    5144:	bd80      	pop	{r7, pc}
    5146:	46c0      	nop			; (mov r8, r8)
    5148:	000022d5 	.word	0x000022d5

0000514c <system_interrupt_leave_critical_section>:
{
    514c:	b580      	push	{r7, lr}
    514e:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    5150:	4b02      	ldr	r3, [pc, #8]	; (515c <system_interrupt_leave_critical_section+0x10>)
    5152:	4798      	blx	r3
}
    5154:	46c0      	nop			; (mov r8, r8)
    5156:	46bd      	mov	sp, r7
    5158:	bd80      	pop	{r7, pc}
    515a:	46c0      	nop			; (mov r8, r8)
    515c:	00002329 	.word	0x00002329

00005160 <system_gclk_is_syncing>:
 *
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
    5160:	b580      	push	{r7, lr}
    5162:	af00      	add	r7, sp, #0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    5164:	4b05      	ldr	r3, [pc, #20]	; (517c <system_gclk_is_syncing+0x1c>)
    5166:	785b      	ldrb	r3, [r3, #1]
    5168:	b2db      	uxtb	r3, r3
    516a:	b25b      	sxtb	r3, r3
    516c:	2b00      	cmp	r3, #0
    516e:	da01      	bge.n	5174 <system_gclk_is_syncing+0x14>
		return true;
    5170:	2301      	movs	r3, #1
    5172:	e000      	b.n	5176 <system_gclk_is_syncing+0x16>
	}

	return false;
    5174:	2300      	movs	r3, #0
}
    5176:	0018      	movs	r0, r3
    5178:	46bd      	mov	sp, r7
    517a:	bd80      	pop	{r7, pc}
    517c:	40000c00 	.word	0x40000c00

00005180 <system_gclk_init>:
 *
 * Initializes the Generic Clock module, disabling and resetting all active
 * Generic Clock Generators and Channels to their power-on default values.
 */
void system_gclk_init(void)
{
    5180:	b580      	push	{r7, lr}
    5182:	af00      	add	r7, sp, #0
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);
    5184:	2108      	movs	r1, #8
    5186:	2000      	movs	r0, #0
    5188:	4b07      	ldr	r3, [pc, #28]	; (51a8 <system_gclk_init+0x28>)
    518a:	4798      	blx	r3

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    518c:	4b07      	ldr	r3, [pc, #28]	; (51ac <system_gclk_init+0x2c>)
    518e:	2201      	movs	r2, #1
    5190:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    5192:	46c0      	nop			; (mov r8, r8)
    5194:	4b05      	ldr	r3, [pc, #20]	; (51ac <system_gclk_init+0x2c>)
    5196:	781b      	ldrb	r3, [r3, #0]
    5198:	b2db      	uxtb	r3, r3
    519a:	001a      	movs	r2, r3
    519c:	2301      	movs	r3, #1
    519e:	4013      	ands	r3, r2
    51a0:	d1f8      	bne.n	5194 <system_gclk_init+0x14>
		/* Wait for reset to complete */
	}
}
    51a2:	46c0      	nop			; (mov r8, r8)
    51a4:	46bd      	mov	sp, r7
    51a6:	bd80      	pop	{r7, pc}
    51a8:	000050dd 	.word	0x000050dd
    51ac:	40000c00 	.word	0x40000c00

000051b0 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    51b0:	b580      	push	{r7, lr}
    51b2:	b086      	sub	sp, #24
    51b4:	af00      	add	r7, sp, #0
    51b6:	0002      	movs	r2, r0
    51b8:	6039      	str	r1, [r7, #0]
    51ba:	1dfb      	adds	r3, r7, #7
    51bc:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    51be:	1dfb      	adds	r3, r7, #7
    51c0:	781b      	ldrb	r3, [r3, #0]
    51c2:	617b      	str	r3, [r7, #20]
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);
    51c4:	1dfb      	adds	r3, r7, #7
    51c6:	781b      	ldrb	r3, [r3, #0]
    51c8:	613b      	str	r3, [r7, #16]

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    51ca:	683b      	ldr	r3, [r7, #0]
    51cc:	781b      	ldrb	r3, [r3, #0]
    51ce:	021b      	lsls	r3, r3, #8
    51d0:	001a      	movs	r2, r3
    51d2:	697b      	ldr	r3, [r7, #20]
    51d4:	4313      	orrs	r3, r2
    51d6:	617b      	str	r3, [r7, #20]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    51d8:	683b      	ldr	r3, [r7, #0]
    51da:	785b      	ldrb	r3, [r3, #1]
    51dc:	2b00      	cmp	r3, #0
    51de:	d004      	beq.n	51ea <system_gclk_gen_set_config+0x3a>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    51e0:	697b      	ldr	r3, [r7, #20]
    51e2:	2280      	movs	r2, #128	; 0x80
    51e4:	02d2      	lsls	r2, r2, #11
    51e6:	4313      	orrs	r3, r2
    51e8:	617b      	str	r3, [r7, #20]
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    51ea:	683b      	ldr	r3, [r7, #0]
    51ec:	7a5b      	ldrb	r3, [r3, #9]
    51ee:	2b00      	cmp	r3, #0
    51f0:	d004      	beq.n	51fc <system_gclk_gen_set_config+0x4c>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    51f2:	697b      	ldr	r3, [r7, #20]
    51f4:	2280      	movs	r2, #128	; 0x80
    51f6:	0312      	lsls	r2, r2, #12
    51f8:	4313      	orrs	r3, r2
    51fa:	617b      	str	r3, [r7, #20]
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    51fc:	683b      	ldr	r3, [r7, #0]
    51fe:	685b      	ldr	r3, [r3, #4]
    5200:	2b01      	cmp	r3, #1
    5202:	d92c      	bls.n	525e <system_gclk_gen_set_config+0xae>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    5204:	683b      	ldr	r3, [r7, #0]
    5206:	685a      	ldr	r2, [r3, #4]
    5208:	683b      	ldr	r3, [r7, #0]
    520a:	685b      	ldr	r3, [r3, #4]
    520c:	3b01      	subs	r3, #1
    520e:	4013      	ands	r3, r2
    5210:	d11a      	bne.n	5248 <system_gclk_gen_set_config+0x98>
			/* Determine the index of the highest bit set to get the
			 * division factor that must be loaded into the division
			 * register */

			uint32_t div2_count = 0;
    5212:	2300      	movs	r3, #0
    5214:	60fb      	str	r3, [r7, #12]

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    5216:	2302      	movs	r3, #2
    5218:	60bb      	str	r3, [r7, #8]
    521a:	e005      	b.n	5228 <system_gclk_gen_set_config+0x78>
						mask <<= 1) {
				div2_count++;
    521c:	68fb      	ldr	r3, [r7, #12]
    521e:	3301      	adds	r3, #1
    5220:	60fb      	str	r3, [r7, #12]
						mask <<= 1) {
    5222:	68bb      	ldr	r3, [r7, #8]
    5224:	005b      	lsls	r3, r3, #1
    5226:	60bb      	str	r3, [r7, #8]
			for (mask = (1UL << 1); mask < config->division_factor;
    5228:	683b      	ldr	r3, [r7, #0]
    522a:	685a      	ldr	r2, [r3, #4]
    522c:	68bb      	ldr	r3, [r7, #8]
    522e:	429a      	cmp	r2, r3
    5230:	d8f4      	bhi.n	521c <system_gclk_gen_set_config+0x6c>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    5232:	68fb      	ldr	r3, [r7, #12]
    5234:	021b      	lsls	r3, r3, #8
    5236:	693a      	ldr	r2, [r7, #16]
    5238:	4313      	orrs	r3, r2
    523a:	613b      	str	r3, [r7, #16]
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    523c:	697b      	ldr	r3, [r7, #20]
    523e:	2280      	movs	r2, #128	; 0x80
    5240:	0352      	lsls	r2, r2, #13
    5242:	4313      	orrs	r3, r2
    5244:	617b      	str	r3, [r7, #20]
    5246:	e00a      	b.n	525e <system_gclk_gen_set_config+0xae>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    5248:	683b      	ldr	r3, [r7, #0]
    524a:	685b      	ldr	r3, [r3, #4]
    524c:	021b      	lsls	r3, r3, #8
			new_gendiv_config  |=
    524e:	693a      	ldr	r2, [r7, #16]
    5250:	4313      	orrs	r3, r2
    5252:	613b      	str	r3, [r7, #16]

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    5254:	697b      	ldr	r3, [r7, #20]
    5256:	2280      	movs	r2, #128	; 0x80
    5258:	0292      	lsls	r2, r2, #10
    525a:	4313      	orrs	r3, r2
    525c:	617b      	str	r3, [r7, #20]
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    525e:	683b      	ldr	r3, [r7, #0]
    5260:	7a1b      	ldrb	r3, [r3, #8]
    5262:	2b00      	cmp	r3, #0
    5264:	d004      	beq.n	5270 <system_gclk_gen_set_config+0xc0>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    5266:	697b      	ldr	r3, [r7, #20]
    5268:	2280      	movs	r2, #128	; 0x80
    526a:	0392      	lsls	r2, r2, #14
    526c:	4313      	orrs	r3, r2
    526e:	617b      	str	r3, [r7, #20]
	}

	while (system_gclk_is_syncing()) {
    5270:	46c0      	nop			; (mov r8, r8)
    5272:	4b13      	ldr	r3, [pc, #76]	; (52c0 <system_gclk_gen_set_config+0x110>)
    5274:	4798      	blx	r3
    5276:	1e03      	subs	r3, r0, #0
    5278:	d1fb      	bne.n	5272 <system_gclk_gen_set_config+0xc2>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    527a:	4b12      	ldr	r3, [pc, #72]	; (52c4 <system_gclk_gen_set_config+0x114>)
    527c:	4798      	blx	r3

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    527e:	4a12      	ldr	r2, [pc, #72]	; (52c8 <system_gclk_gen_set_config+0x118>)
    5280:	1dfb      	adds	r3, r7, #7
    5282:	781b      	ldrb	r3, [r3, #0]
    5284:	7013      	strb	r3, [r2, #0]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    5286:	46c0      	nop			; (mov r8, r8)
    5288:	4b0d      	ldr	r3, [pc, #52]	; (52c0 <system_gclk_gen_set_config+0x110>)
    528a:	4798      	blx	r3
    528c:	1e03      	subs	r3, r0, #0
    528e:	d1fb      	bne.n	5288 <system_gclk_gen_set_config+0xd8>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    5290:	4b0e      	ldr	r3, [pc, #56]	; (52cc <system_gclk_gen_set_config+0x11c>)
    5292:	693a      	ldr	r2, [r7, #16]
    5294:	609a      	str	r2, [r3, #8]

	while (system_gclk_is_syncing()) {
    5296:	46c0      	nop			; (mov r8, r8)
    5298:	4b09      	ldr	r3, [pc, #36]	; (52c0 <system_gclk_gen_set_config+0x110>)
    529a:	4798      	blx	r3
    529c:	1e03      	subs	r3, r0, #0
    529e:	d1fb      	bne.n	5298 <system_gclk_gen_set_config+0xe8>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    52a0:	4b0a      	ldr	r3, [pc, #40]	; (52cc <system_gclk_gen_set_config+0x11c>)
    52a2:	4a0a      	ldr	r2, [pc, #40]	; (52cc <system_gclk_gen_set_config+0x11c>)
    52a4:	6851      	ldr	r1, [r2, #4]
    52a6:	2280      	movs	r2, #128	; 0x80
    52a8:	0252      	lsls	r2, r2, #9
    52aa:	4011      	ands	r1, r2
    52ac:	697a      	ldr	r2, [r7, #20]
    52ae:	430a      	orrs	r2, r1
    52b0:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    52b2:	4b07      	ldr	r3, [pc, #28]	; (52d0 <system_gclk_gen_set_config+0x120>)
    52b4:	4798      	blx	r3
}
    52b6:	46c0      	nop			; (mov r8, r8)
    52b8:	46bd      	mov	sp, r7
    52ba:	b006      	add	sp, #24
    52bc:	bd80      	pop	{r7, pc}
    52be:	46c0      	nop			; (mov r8, r8)
    52c0:	00005161 	.word	0x00005161
    52c4:	00005139 	.word	0x00005139
    52c8:	40000c08 	.word	0x40000c08
    52cc:	40000c00 	.word	0x40000c00
    52d0:	0000514d 	.word	0x0000514d

000052d4 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    52d4:	b580      	push	{r7, lr}
    52d6:	b082      	sub	sp, #8
    52d8:	af00      	add	r7, sp, #0
    52da:	0002      	movs	r2, r0
    52dc:	1dfb      	adds	r3, r7, #7
    52de:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    52e0:	46c0      	nop			; (mov r8, r8)
    52e2:	4b0e      	ldr	r3, [pc, #56]	; (531c <system_gclk_gen_enable+0x48>)
    52e4:	4798      	blx	r3
    52e6:	1e03      	subs	r3, r0, #0
    52e8:	d1fb      	bne.n	52e2 <system_gclk_gen_enable+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    52ea:	4b0d      	ldr	r3, [pc, #52]	; (5320 <system_gclk_gen_enable+0x4c>)
    52ec:	4798      	blx	r3

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    52ee:	4a0d      	ldr	r2, [pc, #52]	; (5324 <system_gclk_gen_enable+0x50>)
    52f0:	1dfb      	adds	r3, r7, #7
    52f2:	781b      	ldrb	r3, [r3, #0]
    52f4:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    52f6:	46c0      	nop			; (mov r8, r8)
    52f8:	4b08      	ldr	r3, [pc, #32]	; (531c <system_gclk_gen_enable+0x48>)
    52fa:	4798      	blx	r3
    52fc:	1e03      	subs	r3, r0, #0
    52fe:	d1fb      	bne.n	52f8 <system_gclk_gen_enable+0x24>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    5300:	4b09      	ldr	r3, [pc, #36]	; (5328 <system_gclk_gen_enable+0x54>)
    5302:	4a09      	ldr	r2, [pc, #36]	; (5328 <system_gclk_gen_enable+0x54>)
    5304:	6852      	ldr	r2, [r2, #4]
    5306:	2180      	movs	r1, #128	; 0x80
    5308:	0249      	lsls	r1, r1, #9
    530a:	430a      	orrs	r2, r1
    530c:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    530e:	4b07      	ldr	r3, [pc, #28]	; (532c <system_gclk_gen_enable+0x58>)
    5310:	4798      	blx	r3
}
    5312:	46c0      	nop			; (mov r8, r8)
    5314:	46bd      	mov	sp, r7
    5316:	b002      	add	sp, #8
    5318:	bd80      	pop	{r7, pc}
    531a:	46c0      	nop			; (mov r8, r8)
    531c:	00005161 	.word	0x00005161
    5320:	00005139 	.word	0x00005139
    5324:	40000c04 	.word	0x40000c04
    5328:	40000c00 	.word	0x40000c00
    532c:	0000514d 	.word	0x0000514d

00005330 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    5330:	b580      	push	{r7, lr}
    5332:	b086      	sub	sp, #24
    5334:	af00      	add	r7, sp, #0
    5336:	0002      	movs	r2, r0
    5338:	1dfb      	adds	r3, r7, #7
    533a:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    533c:	46c0      	nop			; (mov r8, r8)
    533e:	4b2a      	ldr	r3, [pc, #168]	; (53e8 <system_gclk_gen_get_hz+0xb8>)
    5340:	4798      	blx	r3
    5342:	1e03      	subs	r3, r0, #0
    5344:	d1fb      	bne.n	533e <system_gclk_gen_get_hz+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    5346:	4b29      	ldr	r3, [pc, #164]	; (53ec <system_gclk_gen_get_hz+0xbc>)
    5348:	4798      	blx	r3

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    534a:	4a29      	ldr	r2, [pc, #164]	; (53f0 <system_gclk_gen_get_hz+0xc0>)
    534c:	1dfb      	adds	r3, r7, #7
    534e:	781b      	ldrb	r3, [r3, #0]
    5350:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    5352:	46c0      	nop			; (mov r8, r8)
    5354:	4b24      	ldr	r3, [pc, #144]	; (53e8 <system_gclk_gen_get_hz+0xb8>)
    5356:	4798      	blx	r3
    5358:	1e03      	subs	r3, r0, #0
    535a:	d1fb      	bne.n	5354 <system_gclk_gen_get_hz+0x24>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    535c:	4b25      	ldr	r3, [pc, #148]	; (53f4 <system_gclk_gen_get_hz+0xc4>)
    535e:	685b      	ldr	r3, [r3, #4]
    5360:	04db      	lsls	r3, r3, #19
    5362:	0edb      	lsrs	r3, r3, #27
    5364:	b2db      	uxtb	r3, r3
	uint32_t gen_input_hz = system_clock_source_get_hz(
    5366:	0018      	movs	r0, r3
    5368:	4b23      	ldr	r3, [pc, #140]	; (53f8 <system_gclk_gen_get_hz+0xc8>)
    536a:	4798      	blx	r3
    536c:	0003      	movs	r3, r0
    536e:	617b      	str	r3, [r7, #20]

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    5370:	4a1f      	ldr	r2, [pc, #124]	; (53f0 <system_gclk_gen_get_hz+0xc0>)
    5372:	1dfb      	adds	r3, r7, #7
    5374:	781b      	ldrb	r3, [r3, #0]
    5376:	7013      	strb	r3, [r2, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    5378:	4b1e      	ldr	r3, [pc, #120]	; (53f4 <system_gclk_gen_get_hz+0xc4>)
    537a:	685b      	ldr	r3, [r3, #4]
    537c:	02db      	lsls	r3, r3, #11
    537e:	0fdb      	lsrs	r3, r3, #31
    5380:	b2da      	uxtb	r2, r3
    5382:	2313      	movs	r3, #19
    5384:	18fb      	adds	r3, r7, r3
    5386:	701a      	strb	r2, [r3, #0]

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    5388:	4a1c      	ldr	r2, [pc, #112]	; (53fc <system_gclk_gen_get_hz+0xcc>)
    538a:	1dfb      	adds	r3, r7, #7
    538c:	781b      	ldrb	r3, [r3, #0]
    538e:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    5390:	46c0      	nop			; (mov r8, r8)
    5392:	4b15      	ldr	r3, [pc, #84]	; (53e8 <system_gclk_gen_get_hz+0xb8>)
    5394:	4798      	blx	r3
    5396:	1e03      	subs	r3, r0, #0
    5398:	d1fb      	bne.n	5392 <system_gclk_gen_get_hz+0x62>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    539a:	4b16      	ldr	r3, [pc, #88]	; (53f4 <system_gclk_gen_get_hz+0xc4>)
    539c:	689b      	ldr	r3, [r3, #8]
    539e:	021b      	lsls	r3, r3, #8
    53a0:	0c1b      	lsrs	r3, r3, #16
    53a2:	b29b      	uxth	r3, r3
    53a4:	60fb      	str	r3, [r7, #12]

	system_interrupt_leave_critical_section();
    53a6:	4b16      	ldr	r3, [pc, #88]	; (5400 <system_gclk_gen_get_hz+0xd0>)
    53a8:	4798      	blx	r3

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    53aa:	2313      	movs	r3, #19
    53ac:	18fb      	adds	r3, r7, r3
    53ae:	781b      	ldrb	r3, [r3, #0]
    53b0:	2b00      	cmp	r3, #0
    53b2:	d109      	bne.n	53c8 <system_gclk_gen_get_hz+0x98>
    53b4:	68fb      	ldr	r3, [r7, #12]
    53b6:	2b01      	cmp	r3, #1
    53b8:	d906      	bls.n	53c8 <system_gclk_gen_get_hz+0x98>
		gen_input_hz /= divider;
    53ba:	4b12      	ldr	r3, [pc, #72]	; (5404 <system_gclk_gen_get_hz+0xd4>)
    53bc:	68f9      	ldr	r1, [r7, #12]
    53be:	6978      	ldr	r0, [r7, #20]
    53c0:	4798      	blx	r3
    53c2:	0003      	movs	r3, r0
    53c4:	617b      	str	r3, [r7, #20]
    53c6:	e00a      	b.n	53de <system_gclk_gen_get_hz+0xae>
	} else if (divsel) {
    53c8:	2313      	movs	r3, #19
    53ca:	18fb      	adds	r3, r7, r3
    53cc:	781b      	ldrb	r3, [r3, #0]
    53ce:	2b00      	cmp	r3, #0
    53d0:	d005      	beq.n	53de <system_gclk_gen_get_hz+0xae>
		gen_input_hz >>= (divider+1);
    53d2:	68fb      	ldr	r3, [r7, #12]
    53d4:	3301      	adds	r3, #1
    53d6:	697a      	ldr	r2, [r7, #20]
    53d8:	40da      	lsrs	r2, r3
    53da:	0013      	movs	r3, r2
    53dc:	617b      	str	r3, [r7, #20]
	}

	return gen_input_hz;
    53de:	697b      	ldr	r3, [r7, #20]
}
    53e0:	0018      	movs	r0, r3
    53e2:	46bd      	mov	sp, r7
    53e4:	b006      	add	sp, #24
    53e6:	bd80      	pop	{r7, pc}
    53e8:	00005161 	.word	0x00005161
    53ec:	00005139 	.word	0x00005139
    53f0:	40000c04 	.word	0x40000c04
    53f4:	40000c00 	.word	0x40000c00
    53f8:	00004a45 	.word	0x00004a45
    53fc:	40000c08 	.word	0x40000c08
    5400:	0000514d 	.word	0x0000514d
    5404:	000076d9 	.word	0x000076d9

00005408 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    5408:	b580      	push	{r7, lr}
    540a:	b084      	sub	sp, #16
    540c:	af00      	add	r7, sp, #0
    540e:	0002      	movs	r2, r0
    5410:	6039      	str	r1, [r7, #0]
    5412:	1dfb      	adds	r3, r7, #7
    5414:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);
    5416:	1dfb      	adds	r3, r7, #7
    5418:	781b      	ldrb	r3, [r3, #0]
    541a:	60fb      	str	r3, [r7, #12]

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    541c:	683b      	ldr	r3, [r7, #0]
    541e:	781b      	ldrb	r3, [r3, #0]
    5420:	021b      	lsls	r3, r3, #8
    5422:	001a      	movs	r2, r3
    5424:	68fb      	ldr	r3, [r7, #12]
    5426:	4313      	orrs	r3, r2
    5428:	60fb      	str	r3, [r7, #12]

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    542a:	1dfb      	adds	r3, r7, #7
    542c:	781b      	ldrb	r3, [r3, #0]
    542e:	0018      	movs	r0, r3
    5430:	4b04      	ldr	r3, [pc, #16]	; (5444 <system_gclk_chan_set_config+0x3c>)
    5432:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    5434:	4b04      	ldr	r3, [pc, #16]	; (5448 <system_gclk_chan_set_config+0x40>)
    5436:	68fa      	ldr	r2, [r7, #12]
    5438:	b292      	uxth	r2, r2
    543a:	805a      	strh	r2, [r3, #2]
}
    543c:	46c0      	nop			; (mov r8, r8)
    543e:	46bd      	mov	sp, r7
    5440:	b004      	add	sp, #16
    5442:	bd80      	pop	{r7, pc}
    5444:	00005495 	.word	0x00005495
    5448:	40000c00 	.word	0x40000c00

0000544c <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    544c:	b580      	push	{r7, lr}
    544e:	b082      	sub	sp, #8
    5450:	af00      	add	r7, sp, #0
    5452:	0002      	movs	r2, r0
    5454:	1dfb      	adds	r3, r7, #7
    5456:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    5458:	4b0a      	ldr	r3, [pc, #40]	; (5484 <system_gclk_chan_enable+0x38>)
    545a:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    545c:	4a0a      	ldr	r2, [pc, #40]	; (5488 <system_gclk_chan_enable+0x3c>)
    545e:	1dfb      	adds	r3, r7, #7
    5460:	781b      	ldrb	r3, [r3, #0]
    5462:	7013      	strb	r3, [r2, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    5464:	4909      	ldr	r1, [pc, #36]	; (548c <system_gclk_chan_enable+0x40>)
    5466:	4b09      	ldr	r3, [pc, #36]	; (548c <system_gclk_chan_enable+0x40>)
    5468:	885b      	ldrh	r3, [r3, #2]
    546a:	b29b      	uxth	r3, r3
    546c:	2280      	movs	r2, #128	; 0x80
    546e:	01d2      	lsls	r2, r2, #7
    5470:	4313      	orrs	r3, r2
    5472:	b29b      	uxth	r3, r3
    5474:	804b      	strh	r3, [r1, #2]

	system_interrupt_leave_critical_section();
    5476:	4b06      	ldr	r3, [pc, #24]	; (5490 <system_gclk_chan_enable+0x44>)
    5478:	4798      	blx	r3
}
    547a:	46c0      	nop			; (mov r8, r8)
    547c:	46bd      	mov	sp, r7
    547e:	b002      	add	sp, #8
    5480:	bd80      	pop	{r7, pc}
    5482:	46c0      	nop			; (mov r8, r8)
    5484:	00005139 	.word	0x00005139
    5488:	40000c02 	.word	0x40000c02
    548c:	40000c00 	.word	0x40000c00
    5490:	0000514d 	.word	0x0000514d

00005494 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    5494:	b580      	push	{r7, lr}
    5496:	b084      	sub	sp, #16
    5498:	af00      	add	r7, sp, #0
    549a:	0002      	movs	r2, r0
    549c:	1dfb      	adds	r3, r7, #7
    549e:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    54a0:	4b1c      	ldr	r3, [pc, #112]	; (5514 <system_gclk_chan_disable+0x80>)
    54a2:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    54a4:	4a1c      	ldr	r2, [pc, #112]	; (5518 <system_gclk_chan_disable+0x84>)
    54a6:	1dfb      	adds	r3, r7, #7
    54a8:	781b      	ldrb	r3, [r3, #0]
    54aa:	7013      	strb	r3, [r2, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    54ac:	4b1b      	ldr	r3, [pc, #108]	; (551c <system_gclk_chan_disable+0x88>)
    54ae:	885b      	ldrh	r3, [r3, #2]
    54b0:	051b      	lsls	r3, r3, #20
    54b2:	0f1b      	lsrs	r3, r3, #28
    54b4:	b2db      	uxtb	r3, r3
    54b6:	60fb      	str	r3, [r7, #12]
	GCLK->CLKCTRL.bit.GEN = 0;
    54b8:	4a18      	ldr	r2, [pc, #96]	; (551c <system_gclk_chan_disable+0x88>)
    54ba:	8853      	ldrh	r3, [r2, #2]
    54bc:	4918      	ldr	r1, [pc, #96]	; (5520 <system_gclk_chan_disable+0x8c>)
    54be:	400b      	ands	r3, r1
    54c0:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    54c2:	4a16      	ldr	r2, [pc, #88]	; (551c <system_gclk_chan_disable+0x88>)
    54c4:	4b15      	ldr	r3, [pc, #84]	; (551c <system_gclk_chan_disable+0x88>)
    54c6:	885b      	ldrh	r3, [r3, #2]
    54c8:	b29b      	uxth	r3, r3
    54ca:	4916      	ldr	r1, [pc, #88]	; (5524 <system_gclk_chan_disable+0x90>)
    54cc:	400b      	ands	r3, r1
    54ce:	b29b      	uxth	r3, r3
    54d0:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    54d2:	46c0      	nop			; (mov r8, r8)
    54d4:	4b11      	ldr	r3, [pc, #68]	; (551c <system_gclk_chan_disable+0x88>)
    54d6:	885b      	ldrh	r3, [r3, #2]
    54d8:	b29b      	uxth	r3, r3
    54da:	001a      	movs	r2, r3
    54dc:	2380      	movs	r3, #128	; 0x80
    54de:	01db      	lsls	r3, r3, #7
    54e0:	4013      	ands	r3, r2
    54e2:	d1f7      	bne.n	54d4 <system_gclk_chan_disable+0x40>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    54e4:	4a0d      	ldr	r2, [pc, #52]	; (551c <system_gclk_chan_disable+0x88>)
    54e6:	68fb      	ldr	r3, [r7, #12]
    54e8:	b2db      	uxtb	r3, r3
    54ea:	1c19      	adds	r1, r3, #0
    54ec:	230f      	movs	r3, #15
    54ee:	400b      	ands	r3, r1
    54f0:	b2d9      	uxtb	r1, r3
    54f2:	8853      	ldrh	r3, [r2, #2]
    54f4:	1c08      	adds	r0, r1, #0
    54f6:	210f      	movs	r1, #15
    54f8:	4001      	ands	r1, r0
    54fa:	0208      	lsls	r0, r1, #8
    54fc:	4908      	ldr	r1, [pc, #32]	; (5520 <system_gclk_chan_disable+0x8c>)
    54fe:	400b      	ands	r3, r1
    5500:	1c19      	adds	r1, r3, #0
    5502:	1c03      	adds	r3, r0, #0
    5504:	430b      	orrs	r3, r1
    5506:	8053      	strh	r3, [r2, #2]

	system_interrupt_leave_critical_section();
    5508:	4b07      	ldr	r3, [pc, #28]	; (5528 <system_gclk_chan_disable+0x94>)
    550a:	4798      	blx	r3
}
    550c:	46c0      	nop			; (mov r8, r8)
    550e:	46bd      	mov	sp, r7
    5510:	b004      	add	sp, #16
    5512:	bd80      	pop	{r7, pc}
    5514:	00005139 	.word	0x00005139
    5518:	40000c02 	.word	0x40000c02
    551c:	40000c00 	.word	0x40000c00
    5520:	fffff0ff 	.word	0xfffff0ff
    5524:	ffffbfff 	.word	0xffffbfff
    5528:	0000514d 	.word	0x0000514d

0000552c <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    552c:	b580      	push	{r7, lr}
    552e:	b084      	sub	sp, #16
    5530:	af00      	add	r7, sp, #0
    5532:	0002      	movs	r2, r0
    5534:	1dfb      	adds	r3, r7, #7
    5536:	701a      	strb	r2, [r3, #0]
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
    5538:	4b0d      	ldr	r3, [pc, #52]	; (5570 <system_gclk_chan_get_hz+0x44>)
    553a:	4798      	blx	r3

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    553c:	4a0d      	ldr	r2, [pc, #52]	; (5574 <system_gclk_chan_get_hz+0x48>)
    553e:	1dfb      	adds	r3, r7, #7
    5540:	781b      	ldrb	r3, [r3, #0]
    5542:	7013      	strb	r3, [r2, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    5544:	4b0c      	ldr	r3, [pc, #48]	; (5578 <system_gclk_chan_get_hz+0x4c>)
    5546:	885b      	ldrh	r3, [r3, #2]
    5548:	051b      	lsls	r3, r3, #20
    554a:	0f1b      	lsrs	r3, r3, #28
    554c:	b2da      	uxtb	r2, r3
    554e:	230f      	movs	r3, #15
    5550:	18fb      	adds	r3, r7, r3
    5552:	701a      	strb	r2, [r3, #0]

	system_interrupt_leave_critical_section();
    5554:	4b09      	ldr	r3, [pc, #36]	; (557c <system_gclk_chan_get_hz+0x50>)
    5556:	4798      	blx	r3

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    5558:	230f      	movs	r3, #15
    555a:	18fb      	adds	r3, r7, r3
    555c:	781b      	ldrb	r3, [r3, #0]
    555e:	0018      	movs	r0, r3
    5560:	4b07      	ldr	r3, [pc, #28]	; (5580 <system_gclk_chan_get_hz+0x54>)
    5562:	4798      	blx	r3
    5564:	0003      	movs	r3, r0
}
    5566:	0018      	movs	r0, r3
    5568:	46bd      	mov	sp, r7
    556a:	b004      	add	sp, #16
    556c:	bd80      	pop	{r7, pc}
    556e:	46c0      	nop			; (mov r8, r8)
    5570:	00005139 	.word	0x00005139
    5574:	40000c02 	.word	0x40000c02
    5578:	40000c00 	.word	0x40000c00
    557c:	0000514d 	.word	0x0000514d
    5580:	00005331 	.word	0x00005331

00005584 <system_pinmux_get_group_from_gpio_pin>:
{
    5584:	b580      	push	{r7, lr}
    5586:	b084      	sub	sp, #16
    5588:	af00      	add	r7, sp, #0
    558a:	0002      	movs	r2, r0
    558c:	1dfb      	adds	r3, r7, #7
    558e:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    5590:	230f      	movs	r3, #15
    5592:	18fb      	adds	r3, r7, r3
    5594:	1dfa      	adds	r2, r7, #7
    5596:	7812      	ldrb	r2, [r2, #0]
    5598:	09d2      	lsrs	r2, r2, #7
    559a:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    559c:	230e      	movs	r3, #14
    559e:	18fb      	adds	r3, r7, r3
    55a0:	1dfa      	adds	r2, r7, #7
    55a2:	7812      	ldrb	r2, [r2, #0]
    55a4:	0952      	lsrs	r2, r2, #5
    55a6:	701a      	strb	r2, [r3, #0]
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    55a8:	4b0d      	ldr	r3, [pc, #52]	; (55e0 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    55aa:	60bb      	str	r3, [r7, #8]
	if (port_index < PORT_INST_NUM) {
    55ac:	230f      	movs	r3, #15
    55ae:	18fb      	adds	r3, r7, r3
    55b0:	781b      	ldrb	r3, [r3, #0]
    55b2:	2b00      	cmp	r3, #0
    55b4:	d10f      	bne.n	55d6 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    55b6:	230f      	movs	r3, #15
    55b8:	18fb      	adds	r3, r7, r3
    55ba:	781b      	ldrb	r3, [r3, #0]
    55bc:	009b      	lsls	r3, r3, #2
    55be:	2210      	movs	r2, #16
    55c0:	4694      	mov	ip, r2
    55c2:	44bc      	add	ip, r7
    55c4:	4463      	add	r3, ip
    55c6:	3b08      	subs	r3, #8
    55c8:	681a      	ldr	r2, [r3, #0]
    55ca:	230e      	movs	r3, #14
    55cc:	18fb      	adds	r3, r7, r3
    55ce:	781b      	ldrb	r3, [r3, #0]
    55d0:	01db      	lsls	r3, r3, #7
    55d2:	18d3      	adds	r3, r2, r3
    55d4:	e000      	b.n	55d8 <system_pinmux_get_group_from_gpio_pin+0x54>
		return NULL;
    55d6:	2300      	movs	r3, #0
}
    55d8:	0018      	movs	r0, r3
    55da:	46bd      	mov	sp, r7
    55dc:	b004      	add	sp, #16
    55de:	bd80      	pop	{r7, pc}
    55e0:	41004400 	.word	0x41004400

000055e4 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    55e4:	b580      	push	{r7, lr}
    55e6:	b088      	sub	sp, #32
    55e8:	af00      	add	r7, sp, #0
    55ea:	60f8      	str	r0, [r7, #12]
    55ec:	60b9      	str	r1, [r7, #8]
    55ee:	607a      	str	r2, [r7, #4]
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    55f0:	2300      	movs	r3, #0
    55f2:	61fb      	str	r3, [r7, #28]

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    55f4:	687b      	ldr	r3, [r7, #4]
    55f6:	78db      	ldrb	r3, [r3, #3]
    55f8:	2201      	movs	r2, #1
    55fa:	4053      	eors	r3, r2
    55fc:	b2db      	uxtb	r3, r3
    55fe:	2b00      	cmp	r3, #0
    5600:	d035      	beq.n	566e <_system_pinmux_config+0x8a>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    5602:	687b      	ldr	r3, [r7, #4]
    5604:	781b      	ldrb	r3, [r3, #0]
    5606:	2b80      	cmp	r3, #128	; 0x80
    5608:	d00b      	beq.n	5622 <_system_pinmux_config+0x3e>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
    560a:	69fb      	ldr	r3, [r7, #28]
    560c:	2280      	movs	r2, #128	; 0x80
    560e:	0252      	lsls	r2, r2, #9
    5610:	4313      	orrs	r3, r2
    5612:	61fb      	str	r3, [r7, #28]
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    5614:	687b      	ldr	r3, [r7, #4]
    5616:	781b      	ldrb	r3, [r3, #0]
    5618:	061b      	lsls	r3, r3, #24
    561a:	001a      	movs	r2, r3
    561c:	69fb      	ldr	r3, [r7, #28]
    561e:	4313      	orrs	r3, r2
    5620:	61fb      	str	r3, [r7, #28]
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    5622:	687b      	ldr	r3, [r7, #4]
    5624:	785b      	ldrb	r3, [r3, #1]
    5626:	2b00      	cmp	r3, #0
    5628:	d003      	beq.n	5632 <_system_pinmux_config+0x4e>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    562a:	687b      	ldr	r3, [r7, #4]
    562c:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    562e:	2b02      	cmp	r3, #2
    5630:	d110      	bne.n	5654 <_system_pinmux_config+0x70>
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    5632:	69fb      	ldr	r3, [r7, #28]
    5634:	2280      	movs	r2, #128	; 0x80
    5636:	0292      	lsls	r2, r2, #10
    5638:	4313      	orrs	r3, r2
    563a:	61fb      	str	r3, [r7, #28]

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    563c:	687b      	ldr	r3, [r7, #4]
    563e:	789b      	ldrb	r3, [r3, #2]
    5640:	2b00      	cmp	r3, #0
    5642:	d004      	beq.n	564e <_system_pinmux_config+0x6a>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    5644:	69fb      	ldr	r3, [r7, #28]
    5646:	2280      	movs	r2, #128	; 0x80
    5648:	02d2      	lsls	r2, r2, #11
    564a:	4313      	orrs	r3, r2
    564c:	61fb      	str	r3, [r7, #28]
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    564e:	68fb      	ldr	r3, [r7, #12]
    5650:	68ba      	ldr	r2, [r7, #8]
    5652:	605a      	str	r2, [r3, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    5654:	687b      	ldr	r3, [r7, #4]
    5656:	785b      	ldrb	r3, [r3, #1]
    5658:	2b01      	cmp	r3, #1
    565a:	d003      	beq.n	5664 <_system_pinmux_config+0x80>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    565c:	687b      	ldr	r3, [r7, #4]
    565e:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    5660:	2b02      	cmp	r3, #2
    5662:	d107      	bne.n	5674 <_system_pinmux_config+0x90>
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    5664:	69fb      	ldr	r3, [r7, #28]
    5666:	4a22      	ldr	r2, [pc, #136]	; (56f0 <_system_pinmux_config+0x10c>)
    5668:	4013      	ands	r3, r2
    566a:	61fb      	str	r3, [r7, #28]
    566c:	e002      	b.n	5674 <_system_pinmux_config+0x90>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    566e:	68fb      	ldr	r3, [r7, #12]
    5670:	68ba      	ldr	r2, [r7, #8]
    5672:	605a      	str	r2, [r3, #4]
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    5674:	68bb      	ldr	r3, [r7, #8]
    5676:	041b      	lsls	r3, r3, #16
    5678:	0c1b      	lsrs	r3, r3, #16
    567a:	61bb      	str	r3, [r7, #24]
	uint32_t upper_pin_mask = (pin_mask >> 16);
    567c:	68bb      	ldr	r3, [r7, #8]
    567e:	0c1b      	lsrs	r3, r3, #16
    5680:	617b      	str	r3, [r7, #20]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    5682:	69ba      	ldr	r2, [r7, #24]
    5684:	69fb      	ldr	r3, [r7, #28]
    5686:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    5688:	22a0      	movs	r2, #160	; 0xa0
    568a:	05d2      	lsls	r2, r2, #23
    568c:	431a      	orrs	r2, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    568e:	68fb      	ldr	r3, [r7, #12]
    5690:	629a      	str	r2, [r3, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    5692:	697a      	ldr	r2, [r7, #20]
    5694:	69fb      	ldr	r3, [r7, #28]
    5696:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    5698:	22d0      	movs	r2, #208	; 0xd0
    569a:	0612      	lsls	r2, r2, #24
    569c:	431a      	orrs	r2, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    569e:	68fb      	ldr	r3, [r7, #12]
    56a0:	629a      	str	r2, [r3, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    56a2:	687b      	ldr	r3, [r7, #4]
    56a4:	78db      	ldrb	r3, [r3, #3]
    56a6:	2201      	movs	r2, #1
    56a8:	4053      	eors	r3, r2
    56aa:	b2db      	uxtb	r3, r3
    56ac:	2b00      	cmp	r3, #0
    56ae:	d01a      	beq.n	56e6 <_system_pinmux_config+0x102>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    56b0:	69fa      	ldr	r2, [r7, #28]
    56b2:	2380      	movs	r3, #128	; 0x80
    56b4:	02db      	lsls	r3, r3, #11
    56b6:	4013      	ands	r3, r2
    56b8:	d00a      	beq.n	56d0 <_system_pinmux_config+0xec>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    56ba:	687b      	ldr	r3, [r7, #4]
    56bc:	789b      	ldrb	r3, [r3, #2]
    56be:	2b01      	cmp	r3, #1
    56c0:	d103      	bne.n	56ca <_system_pinmux_config+0xe6>
				port->OUTSET.reg = pin_mask;
    56c2:	68fb      	ldr	r3, [r7, #12]
    56c4:	68ba      	ldr	r2, [r7, #8]
    56c6:	619a      	str	r2, [r3, #24]
    56c8:	e002      	b.n	56d0 <_system_pinmux_config+0xec>
			} else {
				port->OUTCLR.reg = pin_mask;
    56ca:	68fb      	ldr	r3, [r7, #12]
    56cc:	68ba      	ldr	r2, [r7, #8]
    56ce:	615a      	str	r2, [r3, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    56d0:	687b      	ldr	r3, [r7, #4]
    56d2:	785b      	ldrb	r3, [r3, #1]
    56d4:	2b01      	cmp	r3, #1
    56d6:	d003      	beq.n	56e0 <_system_pinmux_config+0xfc>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    56d8:	687b      	ldr	r3, [r7, #4]
    56da:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    56dc:	2b02      	cmp	r3, #2
    56de:	d102      	bne.n	56e6 <_system_pinmux_config+0x102>
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    56e0:	68fb      	ldr	r3, [r7, #12]
    56e2:	68ba      	ldr	r2, [r7, #8]
    56e4:	609a      	str	r2, [r3, #8]
		}
	}
}
    56e6:	46c0      	nop			; (mov r8, r8)
    56e8:	46bd      	mov	sp, r7
    56ea:	b008      	add	sp, #32
    56ec:	bd80      	pop	{r7, pc}
    56ee:	46c0      	nop			; (mov r8, r8)
    56f0:	fffbffff 	.word	0xfffbffff

000056f4 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    56f4:	b580      	push	{r7, lr}
    56f6:	b084      	sub	sp, #16
    56f8:	af00      	add	r7, sp, #0
    56fa:	0002      	movs	r2, r0
    56fc:	6039      	str	r1, [r7, #0]
    56fe:	1dfb      	adds	r3, r7, #7
    5700:	701a      	strb	r2, [r3, #0]
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
    5702:	1dfb      	adds	r3, r7, #7
    5704:	781b      	ldrb	r3, [r3, #0]
    5706:	0018      	movs	r0, r3
    5708:	4b0a      	ldr	r3, [pc, #40]	; (5734 <system_pinmux_pin_set_config+0x40>)
    570a:	4798      	blx	r3
    570c:	0003      	movs	r3, r0
    570e:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    5710:	1dfb      	adds	r3, r7, #7
    5712:	781b      	ldrb	r3, [r3, #0]
    5714:	221f      	movs	r2, #31
    5716:	4013      	ands	r3, r2
    5718:	2201      	movs	r2, #1
    571a:	409a      	lsls	r2, r3
    571c:	0013      	movs	r3, r2
    571e:	60bb      	str	r3, [r7, #8]

	_system_pinmux_config(port, pin_mask, config);
    5720:	683a      	ldr	r2, [r7, #0]
    5722:	68b9      	ldr	r1, [r7, #8]
    5724:	68fb      	ldr	r3, [r7, #12]
    5726:	0018      	movs	r0, r3
    5728:	4b03      	ldr	r3, [pc, #12]	; (5738 <system_pinmux_pin_set_config+0x44>)
    572a:	4798      	blx	r3
}
    572c:	46c0      	nop			; (mov r8, r8)
    572e:	46bd      	mov	sp, r7
    5730:	b004      	add	sp, #16
    5732:	bd80      	pop	{r7, pc}
    5734:	00005585 	.word	0x00005585
    5738:	000055e5 	.word	0x000055e5

0000573c <_system_dummy_init>:
 * Dummy initialization function, used as a weak alias target for the various
 * init functions called by \ref system_init().
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
    573c:	b580      	push	{r7, lr}
    573e:	af00      	add	r7, sp, #0
	return;
    5740:	46c0      	nop			; (mov r8, r8)
}
    5742:	46bd      	mov	sp, r7
    5744:	bd80      	pop	{r7, pc}
	...

00005748 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    5748:	b580      	push	{r7, lr}
    574a:	af00      	add	r7, sp, #0
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    574c:	4b06      	ldr	r3, [pc, #24]	; (5768 <system_init+0x20>)
    574e:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    5750:	4b06      	ldr	r3, [pc, #24]	; (576c <system_init+0x24>)
    5752:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    5754:	4b06      	ldr	r3, [pc, #24]	; (5770 <system_init+0x28>)
    5756:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    5758:	4b06      	ldr	r3, [pc, #24]	; (5774 <system_init+0x2c>)
    575a:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    575c:	4b06      	ldr	r3, [pc, #24]	; (5778 <system_init+0x30>)
    575e:	4798      	blx	r3
}
    5760:	46c0      	nop			; (mov r8, r8)
    5762:	46bd      	mov	sp, r7
    5764:	bd80      	pop	{r7, pc}
    5766:	46c0      	nop			; (mov r8, r8)
    5768:	00004ed1 	.word	0x00004ed1
    576c:	00002465 	.word	0x00002465
    5770:	0000573d 	.word	0x0000573d
    5774:	0000573d 	.word	0x0000573d
    5778:	0000573d 	.word	0x0000573d

0000577c <TCC0_Handler>:
		void TCC##n##_Handler(void) \
		{ \
			_tcc_interrupt_handler(n); \
		}

MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
    577c:	b580      	push	{r7, lr}
    577e:	af00      	add	r7, sp, #0
    5780:	2000      	movs	r0, #0
    5782:	4b02      	ldr	r3, [pc, #8]	; (578c <TCC0_Handler+0x10>)
    5784:	4798      	blx	r3
    5786:	46c0      	nop			; (mov r8, r8)
    5788:	46bd      	mov	sp, r7
    578a:	bd80      	pop	{r7, pc}
    578c:	000057b9 	.word	0x000057b9

00005790 <TCC1_Handler>:
    5790:	b580      	push	{r7, lr}
    5792:	af00      	add	r7, sp, #0
    5794:	2001      	movs	r0, #1
    5796:	4b02      	ldr	r3, [pc, #8]	; (57a0 <TCC1_Handler+0x10>)
    5798:	4798      	blx	r3
    579a:	46c0      	nop			; (mov r8, r8)
    579c:	46bd      	mov	sp, r7
    579e:	bd80      	pop	{r7, pc}
    57a0:	000057b9 	.word	0x000057b9

000057a4 <TCC2_Handler>:
    57a4:	b580      	push	{r7, lr}
    57a6:	af00      	add	r7, sp, #0
    57a8:	2002      	movs	r0, #2
    57aa:	4b02      	ldr	r3, [pc, #8]	; (57b4 <TCC2_Handler+0x10>)
    57ac:	4798      	blx	r3
    57ae:	46c0      	nop			; (mov r8, r8)
    57b0:	46bd      	mov	sp, r7
    57b2:	bd80      	pop	{r7, pc}
    57b4:	000057b9 	.word	0x000057b9

000057b8 <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
    57b8:	b580      	push	{r7, lr}
    57ba:	b086      	sub	sp, #24
    57bc:	af00      	add	r7, sp, #0
    57be:	0002      	movs	r2, r0
    57c0:	1dfb      	adds	r3, r7, #7
    57c2:	701a      	strb	r2, [r3, #0]
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
			(struct tcc_module *)_tcc_instances[module_index];
    57c4:	1dfb      	adds	r3, r7, #7
    57c6:	781a      	ldrb	r2, [r3, #0]
	struct tcc_module *module =
    57c8:	4b18      	ldr	r3, [pc, #96]	; (582c <_tcc_interrupt_handler+0x74>)
    57ca:	0092      	lsls	r2, r2, #2
    57cc:	58d3      	ldr	r3, [r2, r3]
    57ce:	613b      	str	r3, [r7, #16]

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    57d0:	693b      	ldr	r3, [r7, #16]
    57d2:	681b      	ldr	r3, [r3, #0]
    57d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
			module->register_callback_mask &
    57d6:	693b      	ldr	r3, [r7, #16]
    57d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    57da:	401a      	ands	r2, r3
			module->enable_callback_mask);
    57dc:	693b      	ldr	r3, [r7, #16]
    57de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    57e0:	4013      	ands	r3, r2
    57e2:	60fb      	str	r3, [r7, #12]

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    57e4:	2300      	movs	r3, #0
    57e6:	617b      	str	r3, [r7, #20]
    57e8:	e019      	b.n	581e <_tcc_interrupt_handler+0x66>
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
    57ea:	4b11      	ldr	r3, [pc, #68]	; (5830 <_tcc_interrupt_handler+0x78>)
    57ec:	697a      	ldr	r2, [r7, #20]
    57ee:	0092      	lsls	r2, r2, #2
    57f0:	58d3      	ldr	r3, [r2, r3]
    57f2:	68fa      	ldr	r2, [r7, #12]
    57f4:	4013      	ands	r3, r2
    57f6:	d00f      	beq.n	5818 <_tcc_interrupt_handler+0x60>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
    57f8:	693a      	ldr	r2, [r7, #16]
    57fa:	697b      	ldr	r3, [r7, #20]
    57fc:	009b      	lsls	r3, r3, #2
    57fe:	18d3      	adds	r3, r2, r3
    5800:	3304      	adds	r3, #4
    5802:	681b      	ldr	r3, [r3, #0]
    5804:	693a      	ldr	r2, [r7, #16]
    5806:	0010      	movs	r0, r2
    5808:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
    580a:	693b      	ldr	r3, [r7, #16]
    580c:	681b      	ldr	r3, [r3, #0]
    580e:	4a08      	ldr	r2, [pc, #32]	; (5830 <_tcc_interrupt_handler+0x78>)
    5810:	6979      	ldr	r1, [r7, #20]
    5812:	0089      	lsls	r1, r1, #2
    5814:	588a      	ldr	r2, [r1, r2]
    5816:	62da      	str	r2, [r3, #44]	; 0x2c
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    5818:	697b      	ldr	r3, [r7, #20]
    581a:	3301      	adds	r3, #1
    581c:	617b      	str	r3, [r7, #20]
    581e:	697b      	ldr	r3, [r7, #20]
    5820:	2b0b      	cmp	r3, #11
    5822:	dde2      	ble.n	57ea <_tcc_interrupt_handler+0x32>
		}
	}
}
    5824:	46c0      	nop			; (mov r8, r8)
    5826:	46bd      	mov	sp, r7
    5828:	b006      	add	sp, #24
    582a:	bd80      	pop	{r7, pc}
    582c:	20003d30 	.word	0x20003d30
    5830:	000084a8 	.word	0x000084a8

00005834 <TC3_Handler>:
#if (SAML21E) || (SAML21G) || (SAMR30E) || (SAMR30G)
	_TC_INTERRUPT_HANDLER(0,0)
	_TC_INTERRUPT_HANDLER(1,1)
	_TC_INTERRUPT_HANDLER(4,2)
#else
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    5834:	b580      	push	{r7, lr}
    5836:	af00      	add	r7, sp, #0
    5838:	2000      	movs	r0, #0
    583a:	4b02      	ldr	r3, [pc, #8]	; (5844 <TC3_Handler+0x10>)
    583c:	4798      	blx	r3
    583e:	46c0      	nop			; (mov r8, r8)
    5840:	46bd      	mov	sp, r7
    5842:	bd80      	pop	{r7, pc}
    5844:	00005899 	.word	0x00005899

00005848 <TC4_Handler>:
    5848:	b580      	push	{r7, lr}
    584a:	af00      	add	r7, sp, #0
    584c:	2001      	movs	r0, #1
    584e:	4b02      	ldr	r3, [pc, #8]	; (5858 <TC4_Handler+0x10>)
    5850:	4798      	blx	r3
    5852:	46c0      	nop			; (mov r8, r8)
    5854:	46bd      	mov	sp, r7
    5856:	bd80      	pop	{r7, pc}
    5858:	00005899 	.word	0x00005899

0000585c <TC5_Handler>:
    585c:	b580      	push	{r7, lr}
    585e:	af00      	add	r7, sp, #0
    5860:	2002      	movs	r0, #2
    5862:	4b02      	ldr	r3, [pc, #8]	; (586c <TC5_Handler+0x10>)
    5864:	4798      	blx	r3
    5866:	46c0      	nop			; (mov r8, r8)
    5868:	46bd      	mov	sp, r7
    586a:	bd80      	pop	{r7, pc}
    586c:	00005899 	.word	0x00005899

00005870 <TC6_Handler>:
    5870:	b580      	push	{r7, lr}
    5872:	af00      	add	r7, sp, #0
    5874:	2003      	movs	r0, #3
    5876:	4b02      	ldr	r3, [pc, #8]	; (5880 <TC6_Handler+0x10>)
    5878:	4798      	blx	r3
    587a:	46c0      	nop			; (mov r8, r8)
    587c:	46bd      	mov	sp, r7
    587e:	bd80      	pop	{r7, pc}
    5880:	00005899 	.word	0x00005899

00005884 <TC7_Handler>:
    5884:	b580      	push	{r7, lr}
    5886:	af00      	add	r7, sp, #0
    5888:	2004      	movs	r0, #4
    588a:	4b02      	ldr	r3, [pc, #8]	; (5894 <TC7_Handler+0x10>)
    588c:	4798      	blx	r3
    588e:	46c0      	nop			; (mov r8, r8)
    5890:	46bd      	mov	sp, r7
    5892:	bd80      	pop	{r7, pc}
    5894:	00005899 	.word	0x00005899

00005898 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    5898:	b580      	push	{r7, lr}
    589a:	b084      	sub	sp, #16
    589c:	af00      	add	r7, sp, #0
    589e:	0002      	movs	r2, r0
    58a0:	1dfb      	adds	r3, r7, #7
    58a2:	701a      	strb	r2, [r3, #0]
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
			= (struct tc_module *)_tc_instances[instance];
    58a4:	1dfb      	adds	r3, r7, #7
    58a6:	781a      	ldrb	r2, [r3, #0]
	struct tc_module *module
    58a8:	4b28      	ldr	r3, [pc, #160]	; (594c <_tc_interrupt_handler+0xb4>)
    58aa:	0092      	lsls	r2, r2, #2
    58ac:	58d3      	ldr	r3, [r2, r3]
    58ae:	60fb      	str	r3, [r7, #12]

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    58b0:	68fb      	ldr	r3, [r7, #12]
    58b2:	681b      	ldr	r3, [r3, #0]
    58b4:	7b9b      	ldrb	r3, [r3, #14]
    58b6:	b2db      	uxtb	r3, r3
			module->register_callback_mask &
    58b8:	68fa      	ldr	r2, [r7, #12]
    58ba:	7e12      	ldrb	r2, [r2, #24]
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    58bc:	4013      	ands	r3, r2
    58be:	b2da      	uxtb	r2, r3
			module->enable_callback_mask;
    58c0:	68fb      	ldr	r3, [r7, #12]
    58c2:	7e59      	ldrb	r1, [r3, #25]
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    58c4:	230b      	movs	r3, #11
    58c6:	18fb      	adds	r3, r7, r3
    58c8:	400a      	ands	r2, r1
    58ca:	701a      	strb	r2, [r3, #0]

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    58cc:	230b      	movs	r3, #11
    58ce:	18fb      	adds	r3, r7, r3
    58d0:	781b      	ldrb	r3, [r3, #0]
    58d2:	2201      	movs	r2, #1
    58d4:	4013      	ands	r3, r2
    58d6:	d008      	beq.n	58ea <_tc_interrupt_handler+0x52>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    58d8:	68fb      	ldr	r3, [r7, #12]
    58da:	689b      	ldr	r3, [r3, #8]
    58dc:	68fa      	ldr	r2, [r7, #12]
    58de:	0010      	movs	r0, r2
    58e0:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    58e2:	68fb      	ldr	r3, [r7, #12]
    58e4:	681b      	ldr	r3, [r3, #0]
    58e6:	2201      	movs	r2, #1
    58e8:	739a      	strb	r2, [r3, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    58ea:	230b      	movs	r3, #11
    58ec:	18fb      	adds	r3, r7, r3
    58ee:	781b      	ldrb	r3, [r3, #0]
    58f0:	2202      	movs	r2, #2
    58f2:	4013      	ands	r3, r2
    58f4:	d008      	beq.n	5908 <_tc_interrupt_handler+0x70>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    58f6:	68fb      	ldr	r3, [r7, #12]
    58f8:	68db      	ldr	r3, [r3, #12]
    58fa:	68fa      	ldr	r2, [r7, #12]
    58fc:	0010      	movs	r0, r2
    58fe:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    5900:	68fb      	ldr	r3, [r7, #12]
    5902:	681b      	ldr	r3, [r3, #0]
    5904:	2202      	movs	r2, #2
    5906:	739a      	strb	r2, [r3, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    5908:	230b      	movs	r3, #11
    590a:	18fb      	adds	r3, r7, r3
    590c:	781b      	ldrb	r3, [r3, #0]
    590e:	2210      	movs	r2, #16
    5910:	4013      	ands	r3, r2
    5912:	d008      	beq.n	5926 <_tc_interrupt_handler+0x8e>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    5914:	68fb      	ldr	r3, [r7, #12]
    5916:	691b      	ldr	r3, [r3, #16]
    5918:	68fa      	ldr	r2, [r7, #12]
    591a:	0010      	movs	r0, r2
    591c:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    591e:	68fb      	ldr	r3, [r7, #12]
    5920:	681b      	ldr	r3, [r3, #0]
    5922:	2210      	movs	r2, #16
    5924:	739a      	strb	r2, [r3, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    5926:	230b      	movs	r3, #11
    5928:	18fb      	adds	r3, r7, r3
    592a:	781b      	ldrb	r3, [r3, #0]
    592c:	2220      	movs	r2, #32
    592e:	4013      	ands	r3, r2
    5930:	d008      	beq.n	5944 <_tc_interrupt_handler+0xac>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    5932:	68fb      	ldr	r3, [r7, #12]
    5934:	695b      	ldr	r3, [r3, #20]
    5936:	68fa      	ldr	r2, [r7, #12]
    5938:	0010      	movs	r0, r2
    593a:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    593c:	68fb      	ldr	r3, [r7, #12]
    593e:	681b      	ldr	r3, [r3, #0]
    5940:	2220      	movs	r2, #32
    5942:	739a      	strb	r2, [r3, #14]
	}
}
    5944:	46c0      	nop			; (mov r8, r8)
    5946:	46bd      	mov	sp, r7
    5948:	b004      	add	sp, #16
    594a:	bd80      	pop	{r7, pc}
    594c:	20003d3c 	.word	0x20003d3c

00005950 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    5950:	b580      	push	{r7, lr}
    5952:	b082      	sub	sp, #8
    5954:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
    5956:	4b2f      	ldr	r3, [pc, #188]	; (5a14 <Reset_Handler+0xc4>)
    5958:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
    595a:	4b2f      	ldr	r3, [pc, #188]	; (5a18 <Reset_Handler+0xc8>)
    595c:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
    595e:	687a      	ldr	r2, [r7, #4]
    5960:	683b      	ldr	r3, [r7, #0]
    5962:	429a      	cmp	r2, r3
    5964:	d00c      	beq.n	5980 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
    5966:	e007      	b.n	5978 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
    5968:	683b      	ldr	r3, [r7, #0]
    596a:	1d1a      	adds	r2, r3, #4
    596c:	603a      	str	r2, [r7, #0]
    596e:	687a      	ldr	r2, [r7, #4]
    5970:	1d11      	adds	r1, r2, #4
    5972:	6079      	str	r1, [r7, #4]
    5974:	6812      	ldr	r2, [r2, #0]
    5976:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
    5978:	683a      	ldr	r2, [r7, #0]
    597a:	4b28      	ldr	r3, [pc, #160]	; (5a1c <Reset_Handler+0xcc>)
    597c:	429a      	cmp	r2, r3
    597e:	d3f3      	bcc.n	5968 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    5980:	4b27      	ldr	r3, [pc, #156]	; (5a20 <Reset_Handler+0xd0>)
    5982:	603b      	str	r3, [r7, #0]
    5984:	e004      	b.n	5990 <Reset_Handler+0x40>
                *pDest++ = 0;
    5986:	683b      	ldr	r3, [r7, #0]
    5988:	1d1a      	adds	r2, r3, #4
    598a:	603a      	str	r2, [r7, #0]
    598c:	2200      	movs	r2, #0
    598e:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
    5990:	683a      	ldr	r2, [r7, #0]
    5992:	4b24      	ldr	r3, [pc, #144]	; (5a24 <Reset_Handler+0xd4>)
    5994:	429a      	cmp	r2, r3
    5996:	d3f6      	bcc.n	5986 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
    5998:	4b23      	ldr	r3, [pc, #140]	; (5a28 <Reset_Handler+0xd8>)
    599a:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    599c:	4b23      	ldr	r3, [pc, #140]	; (5a2c <Reset_Handler+0xdc>)
    599e:	687a      	ldr	r2, [r7, #4]
    59a0:	21ff      	movs	r1, #255	; 0xff
    59a2:	438a      	bics	r2, r1
    59a4:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    59a6:	4a22      	ldr	r2, [pc, #136]	; (5a30 <Reset_Handler+0xe0>)
    59a8:	2390      	movs	r3, #144	; 0x90
    59aa:	005b      	lsls	r3, r3, #1
    59ac:	2102      	movs	r1, #2
    59ae:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    59b0:	4a20      	ldr	r2, [pc, #128]	; (5a34 <Reset_Handler+0xe4>)
    59b2:	78d3      	ldrb	r3, [r2, #3]
    59b4:	2103      	movs	r1, #3
    59b6:	438b      	bics	r3, r1
    59b8:	1c19      	adds	r1, r3, #0
    59ba:	2302      	movs	r3, #2
    59bc:	430b      	orrs	r3, r1
    59be:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    59c0:	4a1c      	ldr	r2, [pc, #112]	; (5a34 <Reset_Handler+0xe4>)
    59c2:	78d3      	ldrb	r3, [r2, #3]
    59c4:	210c      	movs	r1, #12
    59c6:	438b      	bics	r3, r1
    59c8:	1c19      	adds	r1, r3, #0
    59ca:	2308      	movs	r3, #8
    59cc:	430b      	orrs	r3, r1
    59ce:	70d3      	strb	r3, [r2, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    59d0:	4a19      	ldr	r2, [pc, #100]	; (5a38 <Reset_Handler+0xe8>)
    59d2:	7b93      	ldrb	r3, [r2, #14]
    59d4:	2130      	movs	r1, #48	; 0x30
    59d6:	438b      	bics	r3, r1
    59d8:	1c19      	adds	r1, r3, #0
    59da:	2320      	movs	r3, #32
    59dc:	430b      	orrs	r3, r1
    59de:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    59e0:	4a15      	ldr	r2, [pc, #84]	; (5a38 <Reset_Handler+0xe8>)
    59e2:	7b93      	ldrb	r3, [r2, #14]
    59e4:	210c      	movs	r1, #12
    59e6:	438b      	bics	r3, r1
    59e8:	1c19      	adds	r1, r3, #0
    59ea:	2308      	movs	r3, #8
    59ec:	430b      	orrs	r3, r1
    59ee:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    59f0:	4a11      	ldr	r2, [pc, #68]	; (5a38 <Reset_Handler+0xe8>)
    59f2:	7b93      	ldrb	r3, [r2, #14]
    59f4:	2103      	movs	r1, #3
    59f6:	438b      	bics	r3, r1
    59f8:	1c19      	adds	r1, r3, #0
    59fa:	2302      	movs	r3, #2
    59fc:	430b      	orrs	r3, r1
    59fe:	7393      	strb	r3, [r2, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    5a00:	4a0e      	ldr	r2, [pc, #56]	; (5a3c <Reset_Handler+0xec>)
    5a02:	6853      	ldr	r3, [r2, #4]
    5a04:	2180      	movs	r1, #128	; 0x80
    5a06:	430b      	orrs	r3, r1
    5a08:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    5a0a:	4b0d      	ldr	r3, [pc, #52]	; (5a40 <Reset_Handler+0xf0>)
    5a0c:	4798      	blx	r3

        /* Branch to main function */
        main();
    5a0e:	4b0d      	ldr	r3, [pc, #52]	; (5a44 <Reset_Handler+0xf4>)
    5a10:	4798      	blx	r3

        /* Infinite loop */
        while (1);
    5a12:	e7fe      	b.n	5a12 <Reset_Handler+0xc2>
    5a14:	000085a0 	.word	0x000085a0
    5a18:	20000000 	.word	0x20000000
    5a1c:	20000014 	.word	0x20000014
    5a20:	20000020 	.word	0x20000020
    5a24:	20003e64 	.word	0x20003e64
    5a28:	00000000 	.word	0x00000000
    5a2c:	e000ed00 	.word	0xe000ed00
    5a30:	41007000 	.word	0x41007000
    5a34:	41005000 	.word	0x41005000
    5a38:	41004800 	.word	0x41004800
    5a3c:	41004000 	.word	0x41004000
    5a40:	00008255 	.word	0x00008255
    5a44:	00006455 	.word	0x00006455

00005a48 <Dummy_Handler>:

uint32_t phantomISR = 9999;


void Dummy_Handler(void)
{
    5a48:	b580      	push	{r7, lr}
    5a4a:	b082      	sub	sp, #8
    5a4c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    5a4e:	f3ef 8305 	mrs	r3, IPSR
    5a52:	607b      	str	r3, [r7, #4]
  return(result);
    5a54:	687a      	ldr	r2, [r7, #4]
        while (1) {
	        phantomISR = __get_IPSR();
    5a56:	4b01      	ldr	r3, [pc, #4]	; (5a5c <Dummy_Handler+0x14>)
    5a58:	601a      	str	r2, [r3, #0]
    5a5a:	e7f8      	b.n	5a4e <Dummy_Handler+0x6>
    5a5c:	2000000c 	.word	0x2000000c

00005a60 <system_pinmux_get_group_from_gpio_pin>:
{
    5a60:	b580      	push	{r7, lr}
    5a62:	b084      	sub	sp, #16
    5a64:	af00      	add	r7, sp, #0
    5a66:	0002      	movs	r2, r0
    5a68:	1dfb      	adds	r3, r7, #7
    5a6a:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    5a6c:	230f      	movs	r3, #15
    5a6e:	18fb      	adds	r3, r7, r3
    5a70:	1dfa      	adds	r2, r7, #7
    5a72:	7812      	ldrb	r2, [r2, #0]
    5a74:	09d2      	lsrs	r2, r2, #7
    5a76:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    5a78:	230e      	movs	r3, #14
    5a7a:	18fb      	adds	r3, r7, r3
    5a7c:	1dfa      	adds	r2, r7, #7
    5a7e:	7812      	ldrb	r2, [r2, #0]
    5a80:	0952      	lsrs	r2, r2, #5
    5a82:	701a      	strb	r2, [r3, #0]
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    5a84:	4b0d      	ldr	r3, [pc, #52]	; (5abc <system_pinmux_get_group_from_gpio_pin+0x5c>)
    5a86:	60bb      	str	r3, [r7, #8]
	if (port_index < PORT_INST_NUM) {
    5a88:	230f      	movs	r3, #15
    5a8a:	18fb      	adds	r3, r7, r3
    5a8c:	781b      	ldrb	r3, [r3, #0]
    5a8e:	2b00      	cmp	r3, #0
    5a90:	d10f      	bne.n	5ab2 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    5a92:	230f      	movs	r3, #15
    5a94:	18fb      	adds	r3, r7, r3
    5a96:	781b      	ldrb	r3, [r3, #0]
    5a98:	009b      	lsls	r3, r3, #2
    5a9a:	2210      	movs	r2, #16
    5a9c:	4694      	mov	ip, r2
    5a9e:	44bc      	add	ip, r7
    5aa0:	4463      	add	r3, ip
    5aa2:	3b08      	subs	r3, #8
    5aa4:	681a      	ldr	r2, [r3, #0]
    5aa6:	230e      	movs	r3, #14
    5aa8:	18fb      	adds	r3, r7, r3
    5aaa:	781b      	ldrb	r3, [r3, #0]
    5aac:	01db      	lsls	r3, r3, #7
    5aae:	18d3      	adds	r3, r2, r3
    5ab0:	e000      	b.n	5ab4 <system_pinmux_get_group_from_gpio_pin+0x54>
		return NULL;
    5ab2:	2300      	movs	r3, #0
}
    5ab4:	0018      	movs	r0, r3
    5ab6:	46bd      	mov	sp, r7
    5ab8:	b004      	add	sp, #16
    5aba:	bd80      	pop	{r7, pc}
    5abc:	41004400 	.word	0x41004400

00005ac0 <system_interrupt_enable>:
{
    5ac0:	b580      	push	{r7, lr}
    5ac2:	b082      	sub	sp, #8
    5ac4:	af00      	add	r7, sp, #0
    5ac6:	0002      	movs	r2, r0
    5ac8:	1dfb      	adds	r3, r7, #7
    5aca:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    5acc:	4b06      	ldr	r3, [pc, #24]	; (5ae8 <system_interrupt_enable+0x28>)
    5ace:	1dfa      	adds	r2, r7, #7
    5ad0:	7812      	ldrb	r2, [r2, #0]
    5ad2:	0011      	movs	r1, r2
    5ad4:	221f      	movs	r2, #31
    5ad6:	400a      	ands	r2, r1
    5ad8:	2101      	movs	r1, #1
    5ada:	4091      	lsls	r1, r2
    5adc:	000a      	movs	r2, r1
    5ade:	601a      	str	r2, [r3, #0]
}
    5ae0:	46c0      	nop			; (mov r8, r8)
    5ae2:	46bd      	mov	sp, r7
    5ae4:	b002      	add	sp, #8
    5ae6:	bd80      	pop	{r7, pc}
    5ae8:	e000e100 	.word	0xe000e100

00005aec <adc_is_syncing>:
{
    5aec:	b580      	push	{r7, lr}
    5aee:	b084      	sub	sp, #16
    5af0:	af00      	add	r7, sp, #0
    5af2:	6078      	str	r0, [r7, #4]
	Adc *const adc_module = module_inst->hw;
    5af4:	687b      	ldr	r3, [r7, #4]
    5af6:	681b      	ldr	r3, [r3, #0]
    5af8:	60fb      	str	r3, [r7, #12]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    5afa:	68fb      	ldr	r3, [r7, #12]
    5afc:	7e5b      	ldrb	r3, [r3, #25]
    5afe:	b2db      	uxtb	r3, r3
    5b00:	b25b      	sxtb	r3, r3
    5b02:	2b00      	cmp	r3, #0
    5b04:	da01      	bge.n	5b0a <adc_is_syncing+0x1e>
		return true;
    5b06:	2301      	movs	r3, #1
    5b08:	e000      	b.n	5b0c <adc_is_syncing+0x20>
	return false;
    5b0a:	2300      	movs	r3, #0
}
    5b0c:	0018      	movs	r0, r3
    5b0e:	46bd      	mov	sp, r7
    5b10:	b004      	add	sp, #16
    5b12:	bd80      	pop	{r7, pc}

00005b14 <adc_get_status>:
{
    5b14:	b580      	push	{r7, lr}
    5b16:	b086      	sub	sp, #24
    5b18:	af00      	add	r7, sp, #0
    5b1a:	6078      	str	r0, [r7, #4]
	Adc *const adc_module = module_inst->hw;
    5b1c:	687b      	ldr	r3, [r7, #4]
    5b1e:	681b      	ldr	r3, [r3, #0]
    5b20:	613b      	str	r3, [r7, #16]
	uint32_t int_flags = adc_module->INTFLAG.reg;
    5b22:	693b      	ldr	r3, [r7, #16]
    5b24:	7e1b      	ldrb	r3, [r3, #24]
    5b26:	b2db      	uxtb	r3, r3
    5b28:	60fb      	str	r3, [r7, #12]
	uint32_t status_flags = 0;
    5b2a:	2300      	movs	r3, #0
    5b2c:	617b      	str	r3, [r7, #20]
	if (int_flags & ADC_INTFLAG_RESRDY) {
    5b2e:	68fb      	ldr	r3, [r7, #12]
    5b30:	2201      	movs	r2, #1
    5b32:	4013      	ands	r3, r2
    5b34:	d003      	beq.n	5b3e <adc_get_status+0x2a>
		status_flags |= ADC_STATUS_RESULT_READY;
    5b36:	697b      	ldr	r3, [r7, #20]
    5b38:	2201      	movs	r2, #1
    5b3a:	4313      	orrs	r3, r2
    5b3c:	617b      	str	r3, [r7, #20]
	if (int_flags & ADC_INTFLAG_WINMON) {
    5b3e:	68fb      	ldr	r3, [r7, #12]
    5b40:	2204      	movs	r2, #4
    5b42:	4013      	ands	r3, r2
    5b44:	d003      	beq.n	5b4e <adc_get_status+0x3a>
		status_flags |= ADC_STATUS_WINDOW;
    5b46:	697b      	ldr	r3, [r7, #20]
    5b48:	2202      	movs	r2, #2
    5b4a:	4313      	orrs	r3, r2
    5b4c:	617b      	str	r3, [r7, #20]
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    5b4e:	68fb      	ldr	r3, [r7, #12]
    5b50:	2202      	movs	r2, #2
    5b52:	4013      	ands	r3, r2
    5b54:	d003      	beq.n	5b5e <adc_get_status+0x4a>
		status_flags |= ADC_STATUS_OVERRUN;
    5b56:	697b      	ldr	r3, [r7, #20]
    5b58:	2204      	movs	r2, #4
    5b5a:	4313      	orrs	r3, r2
    5b5c:	617b      	str	r3, [r7, #20]
	return status_flags;
    5b5e:	697b      	ldr	r3, [r7, #20]
}
    5b60:	0018      	movs	r0, r3
    5b62:	46bd      	mov	sp, r7
    5b64:	b006      	add	sp, #24
    5b66:	bd80      	pop	{r7, pc}

00005b68 <adc_clear_status>:
{
    5b68:	b580      	push	{r7, lr}
    5b6a:	b084      	sub	sp, #16
    5b6c:	af00      	add	r7, sp, #0
    5b6e:	6078      	str	r0, [r7, #4]
    5b70:	6039      	str	r1, [r7, #0]
	Adc *const adc_module = module_inst->hw;
    5b72:	687b      	ldr	r3, [r7, #4]
    5b74:	681b      	ldr	r3, [r3, #0]
    5b76:	60bb      	str	r3, [r7, #8]
	uint32_t int_flags = 0;
    5b78:	2300      	movs	r3, #0
    5b7a:	60fb      	str	r3, [r7, #12]
	if (status_flags & ADC_STATUS_RESULT_READY) {
    5b7c:	683b      	ldr	r3, [r7, #0]
    5b7e:	2201      	movs	r2, #1
    5b80:	4013      	ands	r3, r2
    5b82:	d003      	beq.n	5b8c <adc_clear_status+0x24>
		int_flags |= ADC_INTFLAG_RESRDY;
    5b84:	68fb      	ldr	r3, [r7, #12]
    5b86:	2201      	movs	r2, #1
    5b88:	4313      	orrs	r3, r2
    5b8a:	60fb      	str	r3, [r7, #12]
	if (status_flags & ADC_STATUS_WINDOW) {
    5b8c:	683b      	ldr	r3, [r7, #0]
    5b8e:	2202      	movs	r2, #2
    5b90:	4013      	ands	r3, r2
    5b92:	d003      	beq.n	5b9c <adc_clear_status+0x34>
		int_flags |= ADC_INTFLAG_WINMON;
    5b94:	68fb      	ldr	r3, [r7, #12]
    5b96:	2204      	movs	r2, #4
    5b98:	4313      	orrs	r3, r2
    5b9a:	60fb      	str	r3, [r7, #12]
	if (status_flags & ADC_STATUS_OVERRUN) {
    5b9c:	683b      	ldr	r3, [r7, #0]
    5b9e:	2204      	movs	r2, #4
    5ba0:	4013      	ands	r3, r2
    5ba2:	d003      	beq.n	5bac <adc_clear_status+0x44>
		int_flags |= ADC_INTFLAG_OVERRUN;
    5ba4:	68fb      	ldr	r3, [r7, #12]
    5ba6:	2202      	movs	r2, #2
    5ba8:	4313      	orrs	r3, r2
    5baa:	60fb      	str	r3, [r7, #12]
	adc_module->INTFLAG.reg = int_flags;
    5bac:	68fb      	ldr	r3, [r7, #12]
    5bae:	b2da      	uxtb	r2, r3
    5bb0:	68bb      	ldr	r3, [r7, #8]
    5bb2:	761a      	strb	r2, [r3, #24]
}
    5bb4:	46c0      	nop			; (mov r8, r8)
    5bb6:	46bd      	mov	sp, r7
    5bb8:	b004      	add	sp, #16
    5bba:	bd80      	pop	{r7, pc}

00005bbc <adc_enable>:
{
    5bbc:	b580      	push	{r7, lr}
    5bbe:	b084      	sub	sp, #16
    5bc0:	af00      	add	r7, sp, #0
    5bc2:	6078      	str	r0, [r7, #4]
	Adc *const adc_module = module_inst->hw;
    5bc4:	687b      	ldr	r3, [r7, #4]
    5bc6:	681b      	ldr	r3, [r3, #0]
    5bc8:	60fb      	str	r3, [r7, #12]
	while (adc_is_syncing(module_inst)) {
    5bca:	46c0      	nop			; (mov r8, r8)
    5bcc:	687b      	ldr	r3, [r7, #4]
    5bce:	0018      	movs	r0, r3
    5bd0:	4b10      	ldr	r3, [pc, #64]	; (5c14 <adc_enable+0x58>)
    5bd2:	4798      	blx	r3
    5bd4:	1e03      	subs	r3, r0, #0
    5bd6:	d1f9      	bne.n	5bcc <adc_enable+0x10>
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
    5bd8:	2017      	movs	r0, #23
    5bda:	4b0f      	ldr	r3, [pc, #60]	; (5c18 <adc_enable+0x5c>)
    5bdc:	4798      	blx	r3
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
    5bde:	68fb      	ldr	r3, [r7, #12]
    5be0:	220f      	movs	r2, #15
    5be2:	759a      	strb	r2, [r3, #22]
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
    5be4:	68fb      	ldr	r3, [r7, #12]
    5be6:	220f      	movs	r2, #15
    5be8:	761a      	strb	r2, [r3, #24]
	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    5bea:	68fb      	ldr	r3, [r7, #12]
    5bec:	781b      	ldrb	r3, [r3, #0]
    5bee:	b2db      	uxtb	r3, r3
    5bf0:	2202      	movs	r2, #2
    5bf2:	4313      	orrs	r3, r2
    5bf4:	b2da      	uxtb	r2, r3
    5bf6:	68fb      	ldr	r3, [r7, #12]
    5bf8:	701a      	strb	r2, [r3, #0]
	while (adc_is_syncing(module_inst)) {
    5bfa:	46c0      	nop			; (mov r8, r8)
    5bfc:	687b      	ldr	r3, [r7, #4]
    5bfe:	0018      	movs	r0, r3
    5c00:	4b04      	ldr	r3, [pc, #16]	; (5c14 <adc_enable+0x58>)
    5c02:	4798      	blx	r3
    5c04:	1e03      	subs	r3, r0, #0
    5c06:	d1f9      	bne.n	5bfc <adc_enable+0x40>
	return STATUS_OK;
    5c08:	2300      	movs	r3, #0
}
    5c0a:	0018      	movs	r0, r3
    5c0c:	46bd      	mov	sp, r7
    5c0e:	b004      	add	sp, #16
    5c10:	bd80      	pop	{r7, pc}
    5c12:	46c0      	nop			; (mov r8, r8)
    5c14:	00005aed 	.word	0x00005aed
    5c18:	00005ac1 	.word	0x00005ac1

00005c1c <adc_start_conversion>:
{
    5c1c:	b580      	push	{r7, lr}
    5c1e:	b084      	sub	sp, #16
    5c20:	af00      	add	r7, sp, #0
    5c22:	6078      	str	r0, [r7, #4]
	Adc *const adc_module = module_inst->hw;
    5c24:	687b      	ldr	r3, [r7, #4]
    5c26:	681b      	ldr	r3, [r3, #0]
    5c28:	60fb      	str	r3, [r7, #12]
	while (adc_is_syncing(module_inst)) {
    5c2a:	46c0      	nop			; (mov r8, r8)
    5c2c:	687b      	ldr	r3, [r7, #4]
    5c2e:	0018      	movs	r0, r3
    5c30:	4b0b      	ldr	r3, [pc, #44]	; (5c60 <adc_start_conversion+0x44>)
    5c32:	4798      	blx	r3
    5c34:	1e03      	subs	r3, r0, #0
    5c36:	d1f9      	bne.n	5c2c <adc_start_conversion+0x10>
	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    5c38:	68fb      	ldr	r3, [r7, #12]
    5c3a:	7b1b      	ldrb	r3, [r3, #12]
    5c3c:	b2db      	uxtb	r3, r3
    5c3e:	2202      	movs	r2, #2
    5c40:	4313      	orrs	r3, r2
    5c42:	b2da      	uxtb	r2, r3
    5c44:	68fb      	ldr	r3, [r7, #12]
    5c46:	731a      	strb	r2, [r3, #12]
	while (adc_is_syncing(module_inst)) {
    5c48:	46c0      	nop			; (mov r8, r8)
    5c4a:	687b      	ldr	r3, [r7, #4]
    5c4c:	0018      	movs	r0, r3
    5c4e:	4b04      	ldr	r3, [pc, #16]	; (5c60 <adc_start_conversion+0x44>)
    5c50:	4798      	blx	r3
    5c52:	1e03      	subs	r3, r0, #0
    5c54:	d1f9      	bne.n	5c4a <adc_start_conversion+0x2e>
}
    5c56:	46c0      	nop			; (mov r8, r8)
    5c58:	46bd      	mov	sp, r7
    5c5a:	b004      	add	sp, #16
    5c5c:	bd80      	pop	{r7, pc}
    5c5e:	46c0      	nop			; (mov r8, r8)
    5c60:	00005aed 	.word	0x00005aed

00005c64 <adc_read>:
{
    5c64:	b580      	push	{r7, lr}
    5c66:	b084      	sub	sp, #16
    5c68:	af00      	add	r7, sp, #0
    5c6a:	6078      	str	r0, [r7, #4]
    5c6c:	6039      	str	r1, [r7, #0]
	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
    5c6e:	687b      	ldr	r3, [r7, #4]
    5c70:	0018      	movs	r0, r3
    5c72:	4b18      	ldr	r3, [pc, #96]	; (5cd4 <adc_read+0x70>)
    5c74:	4798      	blx	r3
    5c76:	0002      	movs	r2, r0
    5c78:	2301      	movs	r3, #1
    5c7a:	4013      	ands	r3, r2
    5c7c:	d101      	bne.n	5c82 <adc_read+0x1e>
		return STATUS_BUSY;
    5c7e:	2305      	movs	r3, #5
    5c80:	e023      	b.n	5cca <adc_read+0x66>
	Adc *const adc_module = module_inst->hw;
    5c82:	687b      	ldr	r3, [r7, #4]
    5c84:	681b      	ldr	r3, [r3, #0]
    5c86:	60fb      	str	r3, [r7, #12]
	while (adc_is_syncing(module_inst)) {
    5c88:	46c0      	nop			; (mov r8, r8)
    5c8a:	687b      	ldr	r3, [r7, #4]
    5c8c:	0018      	movs	r0, r3
    5c8e:	4b12      	ldr	r3, [pc, #72]	; (5cd8 <adc_read+0x74>)
    5c90:	4798      	blx	r3
    5c92:	1e03      	subs	r3, r0, #0
    5c94:	d1f9      	bne.n	5c8a <adc_read+0x26>
	*result = adc_module->RESULT.reg;
    5c96:	68fb      	ldr	r3, [r7, #12]
    5c98:	8b5b      	ldrh	r3, [r3, #26]
    5c9a:	b29a      	uxth	r2, r3
    5c9c:	683b      	ldr	r3, [r7, #0]
    5c9e:	801a      	strh	r2, [r3, #0]
	adc_clear_status(module_inst, ADC_STATUS_RESULT_READY);
    5ca0:	687b      	ldr	r3, [r7, #4]
    5ca2:	2101      	movs	r1, #1
    5ca4:	0018      	movs	r0, r3
    5ca6:	4b0d      	ldr	r3, [pc, #52]	; (5cdc <adc_read+0x78>)
    5ca8:	4798      	blx	r3
	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
    5caa:	687b      	ldr	r3, [r7, #4]
    5cac:	0018      	movs	r0, r3
    5cae:	4b09      	ldr	r3, [pc, #36]	; (5cd4 <adc_read+0x70>)
    5cb0:	4798      	blx	r3
    5cb2:	0002      	movs	r2, r0
    5cb4:	2304      	movs	r3, #4
    5cb6:	4013      	ands	r3, r2
    5cb8:	d006      	beq.n	5cc8 <adc_read+0x64>
		adc_clear_status(module_inst, ADC_STATUS_OVERRUN);
    5cba:	687b      	ldr	r3, [r7, #4]
    5cbc:	2104      	movs	r1, #4
    5cbe:	0018      	movs	r0, r3
    5cc0:	4b06      	ldr	r3, [pc, #24]	; (5cdc <adc_read+0x78>)
    5cc2:	4798      	blx	r3
		return STATUS_ERR_OVERFLOW;
    5cc4:	231e      	movs	r3, #30
    5cc6:	e000      	b.n	5cca <adc_read+0x66>
	return STATUS_OK;
    5cc8:	2300      	movs	r3, #0
}
    5cca:	0018      	movs	r0, r3
    5ccc:	46bd      	mov	sp, r7
    5cce:	b004      	add	sp, #16
    5cd0:	bd80      	pop	{r7, pc}
    5cd2:	46c0      	nop			; (mov r8, r8)
    5cd4:	00005b15 	.word	0x00005b15
    5cd8:	00005aed 	.word	0x00005aed
    5cdc:	00005b69 	.word	0x00005b69

00005ce0 <port_get_group_from_gpio_pin>:
{
    5ce0:	b580      	push	{r7, lr}
    5ce2:	b082      	sub	sp, #8
    5ce4:	af00      	add	r7, sp, #0
    5ce6:	0002      	movs	r2, r0
    5ce8:	1dfb      	adds	r3, r7, #7
    5cea:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    5cec:	1dfb      	adds	r3, r7, #7
    5cee:	781b      	ldrb	r3, [r3, #0]
    5cf0:	0018      	movs	r0, r3
    5cf2:	4b03      	ldr	r3, [pc, #12]	; (5d00 <port_get_group_from_gpio_pin+0x20>)
    5cf4:	4798      	blx	r3
    5cf6:	0003      	movs	r3, r0
}
    5cf8:	0018      	movs	r0, r3
    5cfa:	46bd      	mov	sp, r7
    5cfc:	b002      	add	sp, #8
    5cfe:	bd80      	pop	{r7, pc}
    5d00:	00005a61 	.word	0x00005a61

00005d04 <port_pin_set_output_level>:
{
    5d04:	b580      	push	{r7, lr}
    5d06:	b084      	sub	sp, #16
    5d08:	af00      	add	r7, sp, #0
    5d0a:	0002      	movs	r2, r0
    5d0c:	1dfb      	adds	r3, r7, #7
    5d0e:	701a      	strb	r2, [r3, #0]
    5d10:	1dbb      	adds	r3, r7, #6
    5d12:	1c0a      	adds	r2, r1, #0
    5d14:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    5d16:	1dfb      	adds	r3, r7, #7
    5d18:	781b      	ldrb	r3, [r3, #0]
    5d1a:	0018      	movs	r0, r3
    5d1c:	4b0d      	ldr	r3, [pc, #52]	; (5d54 <port_pin_set_output_level+0x50>)
    5d1e:	4798      	blx	r3
    5d20:	0003      	movs	r3, r0
    5d22:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    5d24:	1dfb      	adds	r3, r7, #7
    5d26:	781b      	ldrb	r3, [r3, #0]
    5d28:	221f      	movs	r2, #31
    5d2a:	4013      	ands	r3, r2
    5d2c:	2201      	movs	r2, #1
    5d2e:	409a      	lsls	r2, r3
    5d30:	0013      	movs	r3, r2
    5d32:	60bb      	str	r3, [r7, #8]
	if (level) {
    5d34:	1dbb      	adds	r3, r7, #6
    5d36:	781b      	ldrb	r3, [r3, #0]
    5d38:	2b00      	cmp	r3, #0
    5d3a:	d003      	beq.n	5d44 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    5d3c:	68fb      	ldr	r3, [r7, #12]
    5d3e:	68ba      	ldr	r2, [r7, #8]
    5d40:	619a      	str	r2, [r3, #24]
}
    5d42:	e002      	b.n	5d4a <port_pin_set_output_level+0x46>
		port_base->OUTCLR.reg = pin_mask;
    5d44:	68fb      	ldr	r3, [r7, #12]
    5d46:	68ba      	ldr	r2, [r7, #8]
    5d48:	615a      	str	r2, [r3, #20]
}
    5d4a:	46c0      	nop			; (mov r8, r8)
    5d4c:	46bd      	mov	sp, r7
    5d4e:	b004      	add	sp, #16
    5d50:	bd80      	pop	{r7, pc}
    5d52:	46c0      	nop			; (mov r8, r8)
    5d54:	00005ce1 	.word	0x00005ce1

00005d58 <config_adc_func>:

// adc.h 

#include <ADC_4_Channel.h>

void config_adc_func(void){
    5d58:	b580      	push	{r7, lr}
    5d5a:	b08e      	sub	sp, #56	; 0x38
    5d5c:	af00      	add	r7, sp, #0
	struct adc_config config_adc;
	struct port_config pin_conf;

	adc_get_config_defaults(&config_adc);
    5d5e:	2308      	movs	r3, #8
    5d60:	18fb      	adds	r3, r7, r3
    5d62:	0018      	movs	r0, r3
    5d64:	4b18      	ldr	r3, [pc, #96]	; (5dc8 <config_adc_func+0x70>)
    5d66:	4798      	blx	r3
	config_adc.positive_input = SEN1;
    5d68:	2308      	movs	r3, #8
    5d6a:	18fb      	adds	r3, r7, r3
    5d6c:	2201      	movs	r2, #1
    5d6e:	731a      	strb	r2, [r3, #12]
	config_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV16;
    5d70:	2308      	movs	r3, #8
    5d72:	18fb      	adds	r3, r7, r3
    5d74:	2280      	movs	r2, #128	; 0x80
    5d76:	0092      	lsls	r2, r2, #2
    5d78:	805a      	strh	r2, [r3, #2]
	config_adc.reference = ADC_REFERENCE_INTVCC0;	// 2.027
    5d7a:	2308      	movs	r3, #8
    5d7c:	18fb      	adds	r3, r7, r3
    5d7e:	2201      	movs	r2, #1
    5d80:	705a      	strb	r2, [r3, #1]
	config_adc.resolution = ADC_RESOLUTION_12BIT;
    5d82:	2308      	movs	r3, #8
    5d84:	18fb      	adds	r3, r7, r3
    5d86:	2200      	movs	r2, #0
    5d88:	711a      	strb	r2, [r3, #4]
	config_adc.gain_factor = ADC_GAIN_FACTOR_DIV2;
    5d8a:	2308      	movs	r3, #8
    5d8c:	18fb      	adds	r3, r7, r3
    5d8e:	22f0      	movs	r2, #240	; 0xf0
    5d90:	0512      	lsls	r2, r2, #20
    5d92:	609a      	str	r2, [r3, #8]
	config_adc.pin_scan.offset_start_scan = 0;
    5d94:	2308      	movs	r3, #8
    5d96:	18fb      	adds	r3, r7, r3
    5d98:	222b      	movs	r2, #43	; 0x2b
    5d9a:	2100      	movs	r1, #0
    5d9c:	5499      	strb	r1, [r3, r2]
	config_adc.pin_scan.inputs_to_scan = 4;
    5d9e:	2308      	movs	r3, #8
    5da0:	18fb      	adds	r3, r7, r3
    5da2:	222c      	movs	r2, #44	; 0x2c
    5da4:	2104      	movs	r1, #4
    5da6:	5499      	strb	r1, [r3, r2]
	// use 4 channel
	
	adc_init(&adc_instance, ADC, &config_adc);
    5da8:	2308      	movs	r3, #8
    5daa:	18fa      	adds	r2, r7, r3
    5dac:	4907      	ldr	r1, [pc, #28]	; (5dcc <config_adc_func+0x74>)
    5dae:	4b08      	ldr	r3, [pc, #32]	; (5dd0 <config_adc_func+0x78>)
    5db0:	0018      	movs	r0, r3
    5db2:	4b08      	ldr	r3, [pc, #32]	; (5dd4 <config_adc_func+0x7c>)
    5db4:	4798      	blx	r3
	adc_enable(&adc_instance);
    5db6:	4b06      	ldr	r3, [pc, #24]	; (5dd0 <config_adc_func+0x78>)
    5db8:	0018      	movs	r0, r3
    5dba:	4b07      	ldr	r3, [pc, #28]	; (5dd8 <config_adc_func+0x80>)
    5dbc:	4798      	blx	r3
}
    5dbe:	46c0      	nop			; (mov r8, r8)
    5dc0:	46bd      	mov	sp, r7
    5dc2:	b00e      	add	sp, #56	; 0x38
    5dc4:	bd80      	pop	{r7, pc}
    5dc6:	46c0      	nop			; (mov r8, r8)
    5dc8:	000025b9 	.word	0x000025b9
    5dcc:	42004000 	.word	0x42004000
    5dd0:	20003d54 	.word	0x20003d54
    5dd4:	00002c09 	.word	0x00002c09
    5dd8:	00005bbd 	.word	0x00005bbd

00005ddc <sensor_on>:
void sensor_on(void){
    5ddc:	b580      	push	{r7, lr}
    5dde:	af00      	add	r7, sp, #0
	port_pin_set_output_level(SENSOR_1_PWR_EN, true);
    5de0:	2101      	movs	r1, #1
    5de2:	2021      	movs	r0, #33	; 0x21
    5de4:	4b08      	ldr	r3, [pc, #32]	; (5e08 <sensor_on+0x2c>)
    5de6:	4798      	blx	r3
	port_pin_set_output_level(SENSOR_2_PWR_EN, true);
    5de8:	2101      	movs	r1, #1
    5dea:	2022      	movs	r0, #34	; 0x22
    5dec:	4b06      	ldr	r3, [pc, #24]	; (5e08 <sensor_on+0x2c>)
    5dee:	4798      	blx	r3
	port_pin_set_output_level(SENSOR_3_PWR_EN, true);
    5df0:	2101      	movs	r1, #1
    5df2:	2023      	movs	r0, #35	; 0x23
    5df4:	4b04      	ldr	r3, [pc, #16]	; (5e08 <sensor_on+0x2c>)
    5df6:	4798      	blx	r3
	port_pin_set_output_level(SENSOR_4_PWR_EN, true);	
    5df8:	2101      	movs	r1, #1
    5dfa:	2024      	movs	r0, #36	; 0x24
    5dfc:	4b02      	ldr	r3, [pc, #8]	; (5e08 <sensor_on+0x2c>)
    5dfe:	4798      	blx	r3
}
    5e00:	46c0      	nop			; (mov r8, r8)
    5e02:	46bd      	mov	sp, r7
    5e04:	bd80      	pop	{r7, pc}
    5e06:	46c0      	nop			; (mov r8, r8)
    5e08:	00005d05 	.word	0x00005d05

00005e0c <sensor_off>:
void sensor_off(void){
    5e0c:	b580      	push	{r7, lr}
    5e0e:	af00      	add	r7, sp, #0
	port_pin_set_output_level(SENSOR_1_PWR_EN, false);
    5e10:	2100      	movs	r1, #0
    5e12:	2021      	movs	r0, #33	; 0x21
    5e14:	4b08      	ldr	r3, [pc, #32]	; (5e38 <sensor_off+0x2c>)
    5e16:	4798      	blx	r3
	port_pin_set_output_level(SENSOR_2_PWR_EN, false);
    5e18:	2100      	movs	r1, #0
    5e1a:	2022      	movs	r0, #34	; 0x22
    5e1c:	4b06      	ldr	r3, [pc, #24]	; (5e38 <sensor_off+0x2c>)
    5e1e:	4798      	blx	r3
	port_pin_set_output_level(SENSOR_3_PWR_EN, false);
    5e20:	2100      	movs	r1, #0
    5e22:	2023      	movs	r0, #35	; 0x23
    5e24:	4b04      	ldr	r3, [pc, #16]	; (5e38 <sensor_off+0x2c>)
    5e26:	4798      	blx	r3
	port_pin_set_output_level(SENSOR_4_PWR_EN, false);	
    5e28:	2100      	movs	r1, #0
    5e2a:	2024      	movs	r0, #36	; 0x24
    5e2c:	4b02      	ldr	r3, [pc, #8]	; (5e38 <sensor_off+0x2c>)
    5e2e:	4798      	blx	r3
}
    5e30:	46c0      	nop			; (mov r8, r8)
    5e32:	46bd      	mov	sp, r7
    5e34:	bd80      	pop	{r7, pc}
    5e36:	46c0      	nop			; (mov r8, r8)
    5e38:	00005d05 	.word	0x00005d05

00005e3c <get_sen_data>:
void get_sen_data(uint16_t* ary_4){
    5e3c:	b580      	push	{r7, lr}
    5e3e:	b084      	sub	sp, #16
    5e40:	af00      	add	r7, sp, #0
    5e42:	6078      	str	r0, [r7, #4]
	for(uint8_t i = 0; i < 4; i++){
    5e44:	230f      	movs	r3, #15
    5e46:	18fb      	adds	r3, r7, r3
    5e48:	2200      	movs	r2, #0
    5e4a:	701a      	strb	r2, [r3, #0]
    5e4c:	e032      	b.n	5eb4 <get_sen_data+0x78>
		adc_start_conversion(&adc_instance);
    5e4e:	4b1e      	ldr	r3, [pc, #120]	; (5ec8 <get_sen_data+0x8c>)
    5e50:	0018      	movs	r0, r3
    5e52:	4b1e      	ldr	r3, [pc, #120]	; (5ecc <get_sen_data+0x90>)
    5e54:	4798      	blx	r3
		do {} while (adc_read(&adc_instance, ary_4 + i) == STATUS_BUSY);
    5e56:	230f      	movs	r3, #15
    5e58:	18fb      	adds	r3, r7, r3
    5e5a:	781b      	ldrb	r3, [r3, #0]
    5e5c:	005b      	lsls	r3, r3, #1
    5e5e:	687a      	ldr	r2, [r7, #4]
    5e60:	18d2      	adds	r2, r2, r3
    5e62:	4b19      	ldr	r3, [pc, #100]	; (5ec8 <get_sen_data+0x8c>)
    5e64:	0011      	movs	r1, r2
    5e66:	0018      	movs	r0, r3
    5e68:	4b19      	ldr	r3, [pc, #100]	; (5ed0 <get_sen_data+0x94>)
    5e6a:	4798      	blx	r3
    5e6c:	0003      	movs	r3, r0
    5e6e:	2b05      	cmp	r3, #5
    5e70:	d0f1      	beq.n	5e56 <get_sen_data+0x1a>
		ary_4[i] = ary_4[i] * VREF_mV / RESOLUTION_ADC * REVERSE_GAIN;
    5e72:	230f      	movs	r3, #15
    5e74:	18fb      	adds	r3, r7, r3
    5e76:	781b      	ldrb	r3, [r3, #0]
    5e78:	005b      	lsls	r3, r3, #1
    5e7a:	687a      	ldr	r2, [r7, #4]
    5e7c:	18d2      	adds	r2, r2, r3
    5e7e:	230f      	movs	r3, #15
    5e80:	18fb      	adds	r3, r7, r3
    5e82:	781b      	ldrb	r3, [r3, #0]
    5e84:	005b      	lsls	r3, r3, #1
    5e86:	6879      	ldr	r1, [r7, #4]
    5e88:	18cb      	adds	r3, r1, r3
    5e8a:	881b      	ldrh	r3, [r3, #0]
    5e8c:	0019      	movs	r1, r3
    5e8e:	4b11      	ldr	r3, [pc, #68]	; (5ed4 <get_sen_data+0x98>)
    5e90:	434b      	muls	r3, r1
    5e92:	2b00      	cmp	r3, #0
    5e94:	da02      	bge.n	5e9c <get_sen_data+0x60>
    5e96:	4910      	ldr	r1, [pc, #64]	; (5ed8 <get_sen_data+0x9c>)
    5e98:	468c      	mov	ip, r1
    5e9a:	4463      	add	r3, ip
    5e9c:	131b      	asrs	r3, r3, #12
    5e9e:	b29b      	uxth	r3, r3
    5ea0:	18db      	adds	r3, r3, r3
    5ea2:	b29b      	uxth	r3, r3
    5ea4:	8013      	strh	r3, [r2, #0]
	for(uint8_t i = 0; i < 4; i++){
    5ea6:	230f      	movs	r3, #15
    5ea8:	18fb      	adds	r3, r7, r3
    5eaa:	781a      	ldrb	r2, [r3, #0]
    5eac:	230f      	movs	r3, #15
    5eae:	18fb      	adds	r3, r7, r3
    5eb0:	3201      	adds	r2, #1
    5eb2:	701a      	strb	r2, [r3, #0]
    5eb4:	230f      	movs	r3, #15
    5eb6:	18fb      	adds	r3, r7, r3
    5eb8:	781b      	ldrb	r3, [r3, #0]
    5eba:	2b03      	cmp	r3, #3
    5ebc:	d9c7      	bls.n	5e4e <get_sen_data+0x12>
	}
}
    5ebe:	46c0      	nop			; (mov r8, r8)
    5ec0:	46bd      	mov	sp, r7
    5ec2:	b004      	add	sp, #16
    5ec4:	bd80      	pop	{r7, pc}
    5ec6:	46c0      	nop			; (mov r8, r8)
    5ec8:	20003d54 	.word	0x20003d54
    5ecc:	00005c1d 	.word	0x00005c1d
    5ed0:	00005c65 	.word	0x00005c65
    5ed4:	000007eb 	.word	0x000007eb
    5ed8:	00000fff 	.word	0x00000fff

00005edc <system_pinmux_get_group_from_gpio_pin>:
{
    5edc:	b580      	push	{r7, lr}
    5ede:	b084      	sub	sp, #16
    5ee0:	af00      	add	r7, sp, #0
    5ee2:	0002      	movs	r2, r0
    5ee4:	1dfb      	adds	r3, r7, #7
    5ee6:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    5ee8:	230f      	movs	r3, #15
    5eea:	18fb      	adds	r3, r7, r3
    5eec:	1dfa      	adds	r2, r7, #7
    5eee:	7812      	ldrb	r2, [r2, #0]
    5ef0:	09d2      	lsrs	r2, r2, #7
    5ef2:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    5ef4:	230e      	movs	r3, #14
    5ef6:	18fb      	adds	r3, r7, r3
    5ef8:	1dfa      	adds	r2, r7, #7
    5efa:	7812      	ldrb	r2, [r2, #0]
    5efc:	0952      	lsrs	r2, r2, #5
    5efe:	701a      	strb	r2, [r3, #0]
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    5f00:	4b0d      	ldr	r3, [pc, #52]	; (5f38 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    5f02:	60bb      	str	r3, [r7, #8]
	if (port_index < PORT_INST_NUM) {
    5f04:	230f      	movs	r3, #15
    5f06:	18fb      	adds	r3, r7, r3
    5f08:	781b      	ldrb	r3, [r3, #0]
    5f0a:	2b00      	cmp	r3, #0
    5f0c:	d10f      	bne.n	5f2e <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    5f0e:	230f      	movs	r3, #15
    5f10:	18fb      	adds	r3, r7, r3
    5f12:	781b      	ldrb	r3, [r3, #0]
    5f14:	009b      	lsls	r3, r3, #2
    5f16:	2210      	movs	r2, #16
    5f18:	4694      	mov	ip, r2
    5f1a:	44bc      	add	ip, r7
    5f1c:	4463      	add	r3, ip
    5f1e:	3b08      	subs	r3, #8
    5f20:	681a      	ldr	r2, [r3, #0]
    5f22:	230e      	movs	r3, #14
    5f24:	18fb      	adds	r3, r7, r3
    5f26:	781b      	ldrb	r3, [r3, #0]
    5f28:	01db      	lsls	r3, r3, #7
    5f2a:	18d3      	adds	r3, r2, r3
    5f2c:	e000      	b.n	5f30 <system_pinmux_get_group_from_gpio_pin+0x54>
		return NULL;
    5f2e:	2300      	movs	r3, #0
}
    5f30:	0018      	movs	r0, r3
    5f32:	46bd      	mov	sp, r7
    5f34:	b004      	add	sp, #16
    5f36:	bd80      	pop	{r7, pc}
    5f38:	41004400 	.word	0x41004400

00005f3c <system_interrupt_enable_global>:
{
    5f3c:	b580      	push	{r7, lr}
    5f3e:	af00      	add	r7, sp, #0
	cpu_irq_enable();
    5f40:	4b04      	ldr	r3, [pc, #16]	; (5f54 <system_interrupt_enable_global+0x18>)
    5f42:	2201      	movs	r2, #1
    5f44:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
    5f46:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    5f4a:	b662      	cpsie	i
}
    5f4c:	46c0      	nop			; (mov r8, r8)
    5f4e:	46bd      	mov	sp, r7
    5f50:	bd80      	pop	{r7, pc}
    5f52:	46c0      	nop			; (mov r8, r8)
    5f54:	20000008 	.word	0x20000008

00005f58 <system_interrupt_enable>:
{
    5f58:	b580      	push	{r7, lr}
    5f5a:	b082      	sub	sp, #8
    5f5c:	af00      	add	r7, sp, #0
    5f5e:	0002      	movs	r2, r0
    5f60:	1dfb      	adds	r3, r7, #7
    5f62:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    5f64:	4b06      	ldr	r3, [pc, #24]	; (5f80 <system_interrupt_enable+0x28>)
    5f66:	1dfa      	adds	r2, r7, #7
    5f68:	7812      	ldrb	r2, [r2, #0]
    5f6a:	0011      	movs	r1, r2
    5f6c:	221f      	movs	r2, #31
    5f6e:	400a      	ands	r2, r1
    5f70:	2101      	movs	r1, #1
    5f72:	4091      	lsls	r1, r2
    5f74:	000a      	movs	r2, r1
    5f76:	601a      	str	r2, [r3, #0]
}
    5f78:	46c0      	nop			; (mov r8, r8)
    5f7a:	46bd      	mov	sp, r7
    5f7c:	b002      	add	sp, #8
    5f7e:	bd80      	pop	{r7, pc}
    5f80:	e000e100 	.word	0xe000e100

00005f84 <port_get_group_from_gpio_pin>:
{
    5f84:	b580      	push	{r7, lr}
    5f86:	b082      	sub	sp, #8
    5f88:	af00      	add	r7, sp, #0
    5f8a:	0002      	movs	r2, r0
    5f8c:	1dfb      	adds	r3, r7, #7
    5f8e:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    5f90:	1dfb      	adds	r3, r7, #7
    5f92:	781b      	ldrb	r3, [r3, #0]
    5f94:	0018      	movs	r0, r3
    5f96:	4b03      	ldr	r3, [pc, #12]	; (5fa4 <port_get_group_from_gpio_pin+0x20>)
    5f98:	4798      	blx	r3
    5f9a:	0003      	movs	r3, r0
}
    5f9c:	0018      	movs	r0, r3
    5f9e:	46bd      	mov	sp, r7
    5fa0:	b002      	add	sp, #8
    5fa2:	bd80      	pop	{r7, pc}
    5fa4:	00005edd 	.word	0x00005edd

00005fa8 <port_pin_set_output_level>:
{
    5fa8:	b580      	push	{r7, lr}
    5faa:	b084      	sub	sp, #16
    5fac:	af00      	add	r7, sp, #0
    5fae:	0002      	movs	r2, r0
    5fb0:	1dfb      	adds	r3, r7, #7
    5fb2:	701a      	strb	r2, [r3, #0]
    5fb4:	1dbb      	adds	r3, r7, #6
    5fb6:	1c0a      	adds	r2, r1, #0
    5fb8:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    5fba:	1dfb      	adds	r3, r7, #7
    5fbc:	781b      	ldrb	r3, [r3, #0]
    5fbe:	0018      	movs	r0, r3
    5fc0:	4b0d      	ldr	r3, [pc, #52]	; (5ff8 <port_pin_set_output_level+0x50>)
    5fc2:	4798      	blx	r3
    5fc4:	0003      	movs	r3, r0
    5fc6:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    5fc8:	1dfb      	adds	r3, r7, #7
    5fca:	781b      	ldrb	r3, [r3, #0]
    5fcc:	221f      	movs	r2, #31
    5fce:	4013      	ands	r3, r2
    5fd0:	2201      	movs	r2, #1
    5fd2:	409a      	lsls	r2, r3
    5fd4:	0013      	movs	r3, r2
    5fd6:	60bb      	str	r3, [r7, #8]
	if (level) {
    5fd8:	1dbb      	adds	r3, r7, #6
    5fda:	781b      	ldrb	r3, [r3, #0]
    5fdc:	2b00      	cmp	r3, #0
    5fde:	d003      	beq.n	5fe8 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    5fe0:	68fb      	ldr	r3, [r7, #12]
    5fe2:	68ba      	ldr	r2, [r7, #8]
    5fe4:	619a      	str	r2, [r3, #24]
}
    5fe6:	e002      	b.n	5fee <port_pin_set_output_level+0x46>
		port_base->OUTCLR.reg = pin_mask;
    5fe8:	68fb      	ldr	r3, [r7, #12]
    5fea:	68ba      	ldr	r2, [r7, #8]
    5fec:	615a      	str	r2, [r3, #20]
}
    5fee:	46c0      	nop			; (mov r8, r8)
    5ff0:	46bd      	mov	sp, r7
    5ff2:	b004      	add	sp, #16
    5ff4:	bd80      	pop	{r7, pc}
    5ff6:	46c0      	nop			; (mov r8, r8)
    5ff8:	00005f85 	.word	0x00005f85

00005ffc <rtc_count_get_config_defaults>:
 *  \param[out] config  Configuration structure to be initialized to default
 *                      values
 */
static inline void rtc_count_get_config_defaults(
		struct rtc_count_config *const config)
{
    5ffc:	b580      	push	{r7, lr}
    5ffe:	b084      	sub	sp, #16
    6000:	af00      	add	r7, sp, #0
    6002:	6078      	str	r0, [r7, #4]
	/* Sanity check argument */
	Assert(config);

	/* Set default into configuration structure */
	config->prescaler           = RTC_COUNT_PRESCALER_DIV_1024;
    6004:	687b      	ldr	r3, [r7, #4]
    6006:	22a0      	movs	r2, #160	; 0xa0
    6008:	0112      	lsls	r2, r2, #4
    600a:	801a      	strh	r2, [r3, #0]
	config->mode                = RTC_COUNT_MODE_32BIT;
    600c:	687b      	ldr	r3, [r7, #4]
    600e:	2201      	movs	r2, #1
    6010:	709a      	strb	r2, [r3, #2]
	config->clear_on_match      = false;
    6012:	687b      	ldr	r3, [r7, #4]
    6014:	2200      	movs	r2, #0
    6016:	70da      	strb	r2, [r3, #3]

#ifdef FEATURE_RTC_CONTINUOUSLY_UPDATED
	config->continuously_update = false;
    6018:	687b      	ldr	r3, [r7, #4]
    601a:	2200      	movs	r2, #0
    601c:	711a      	strb	r2, [r3, #4]
#endif
#if (SAML21XXXB) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30) || (SAMR34) || (SAMR35)
	config->enable_read_sync    = true;
#endif

	for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
    601e:	230f      	movs	r3, #15
    6020:	18fb      	adds	r3, r7, r3
    6022:	2200      	movs	r2, #0
    6024:	701a      	strb	r2, [r3, #0]
    6026:	e00e      	b.n	6046 <rtc_count_get_config_defaults+0x4a>
		config->compare_values[i] = 0;
    6028:	230f      	movs	r3, #15
    602a:	18fb      	adds	r3, r7, r3
    602c:	781a      	ldrb	r2, [r3, #0]
    602e:	687b      	ldr	r3, [r7, #4]
    6030:	3202      	adds	r2, #2
    6032:	0092      	lsls	r2, r2, #2
    6034:	2100      	movs	r1, #0
    6036:	50d1      	str	r1, [r2, r3]
	for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
    6038:	230f      	movs	r3, #15
    603a:	18fb      	adds	r3, r7, r3
    603c:	781a      	ldrb	r2, [r3, #0]
    603e:	230f      	movs	r3, #15
    6040:	18fb      	adds	r3, r7, r3
    6042:	3201      	adds	r2, #1
    6044:	701a      	strb	r2, [r3, #0]
    6046:	230f      	movs	r3, #15
    6048:	18fb      	adds	r3, r7, r3
    604a:	781b      	ldrb	r3, [r3, #0]
    604c:	2b01      	cmp	r3, #1
    604e:	d9eb      	bls.n	6028 <rtc_count_get_config_defaults+0x2c>
	}
}
    6050:	46c0      	nop			; (mov r8, r8)
    6052:	46bd      	mov	sp, r7
    6054:	b004      	add	sp, #16
    6056:	bd80      	pop	{r7, pc}

00006058 <usart_is_syncing>:
{
    6058:	b580      	push	{r7, lr}
    605a:	b084      	sub	sp, #16
    605c:	af00      	add	r7, sp, #0
    605e:	6078      	str	r0, [r7, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    6060:	687b      	ldr	r3, [r7, #4]
    6062:	681b      	ldr	r3, [r3, #0]
    6064:	60fb      	str	r3, [r7, #12]
	return (usart_hw->SYNCBUSY.reg);
    6066:	68fb      	ldr	r3, [r7, #12]
    6068:	69db      	ldr	r3, [r3, #28]
    606a:	1e5a      	subs	r2, r3, #1
    606c:	4193      	sbcs	r3, r2
    606e:	b2db      	uxtb	r3, r3
}
    6070:	0018      	movs	r0, r3
    6072:	46bd      	mov	sp, r7
    6074:	b004      	add	sp, #16
    6076:	bd80      	pop	{r7, pc}

00006078 <_usart_wait_for_sync>:
{
    6078:	b580      	push	{r7, lr}
    607a:	b082      	sub	sp, #8
    607c:	af00      	add	r7, sp, #0
    607e:	6078      	str	r0, [r7, #4]
	while (usart_is_syncing(module)) {
    6080:	46c0      	nop			; (mov r8, r8)
    6082:	687b      	ldr	r3, [r7, #4]
    6084:	0018      	movs	r0, r3
    6086:	4b04      	ldr	r3, [pc, #16]	; (6098 <_usart_wait_for_sync+0x20>)
    6088:	4798      	blx	r3
    608a:	1e03      	subs	r3, r0, #0
    608c:	d1f9      	bne.n	6082 <_usart_wait_for_sync+0xa>
}
    608e:	46c0      	nop			; (mov r8, r8)
    6090:	46bd      	mov	sp, r7
    6092:	b002      	add	sp, #8
    6094:	bd80      	pop	{r7, pc}
    6096:	46c0      	nop			; (mov r8, r8)
    6098:	00006059 	.word	0x00006059

0000609c <usart_get_config_defaults>:
 *
 * \param[in,out] config  Pointer to configuration struct
 */
static inline void usart_get_config_defaults(
		struct usart_config *const config)
{
    609c:	b580      	push	{r7, lr}
    609e:	b082      	sub	sp, #8
    60a0:	af00      	add	r7, sp, #0
    60a2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_MSB;
    60a4:	687b      	ldr	r3, [r7, #4]
    60a6:	2200      	movs	r2, #0
    60a8:	601a      	str	r2, [r3, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    60aa:	687b      	ldr	r3, [r7, #4]
    60ac:	2200      	movs	r2, #0
    60ae:	605a      	str	r2, [r3, #4]
	config->parity           = USART_PARITY_NONE;
    60b0:	687b      	ldr	r3, [r7, #4]
    60b2:	22ff      	movs	r2, #255	; 0xff
    60b4:	811a      	strh	r2, [r3, #8]
	config->stopbits         = USART_STOPBITS_1;
    60b6:	687b      	ldr	r3, [r7, #4]
    60b8:	2200      	movs	r2, #0
    60ba:	729a      	strb	r2, [r3, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    60bc:	687b      	ldr	r3, [r7, #4]
    60be:	2200      	movs	r2, #0
    60c0:	72da      	strb	r2, [r3, #11]
	config->baudrate         = 9600;
    60c2:	687b      	ldr	r3, [r7, #4]
    60c4:	2296      	movs	r2, #150	; 0x96
    60c6:	0192      	lsls	r2, r2, #6
    60c8:	621a      	str	r2, [r3, #32]
	config->receiver_enable  = true;
    60ca:	687b      	ldr	r3, [r7, #4]
    60cc:	2224      	movs	r2, #36	; 0x24
    60ce:	2101      	movs	r1, #1
    60d0:	5499      	strb	r1, [r3, r2]
	config->transmitter_enable = true;
    60d2:	687b      	ldr	r3, [r7, #4]
    60d4:	2225      	movs	r2, #37	; 0x25
    60d6:	2101      	movs	r1, #1
    60d8:	5499      	strb	r1, [r3, r2]
	config->clock_polarity_inverted = false;
    60da:	687b      	ldr	r3, [r7, #4]
    60dc:	2226      	movs	r2, #38	; 0x26
    60de:	2100      	movs	r1, #0
    60e0:	5499      	strb	r1, [r3, r2]
	config->use_external_clock = false;
    60e2:	687b      	ldr	r3, [r7, #4]
    60e4:	2227      	movs	r2, #39	; 0x27
    60e6:	2100      	movs	r1, #0
    60e8:	5499      	strb	r1, [r3, r2]
	config->ext_clock_freq   = 0;
    60ea:	687b      	ldr	r3, [r7, #4]
    60ec:	2200      	movs	r2, #0
    60ee:	629a      	str	r2, [r3, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
    60f0:	687b      	ldr	r3, [r7, #4]
    60f2:	2288      	movs	r2, #136	; 0x88
    60f4:	0352      	lsls	r2, r2, #13
    60f6:	60da      	str	r2, [r3, #12]
	config->run_in_standby   = false;
    60f8:	687b      	ldr	r3, [r7, #4]
    60fa:	222c      	movs	r2, #44	; 0x2c
    60fc:	2100      	movs	r1, #0
    60fe:	5499      	strb	r1, [r3, r2]
	config->generator_source = GCLK_GENERATOR_0;
    6100:	687b      	ldr	r3, [r7, #4]
    6102:	222d      	movs	r2, #45	; 0x2d
    6104:	2100      	movs	r1, #0
    6106:	5499      	strb	r1, [r3, r2]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    6108:	687b      	ldr	r3, [r7, #4]
    610a:	2200      	movs	r2, #0
    610c:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad1      = PINMUX_DEFAULT;
    610e:	687b      	ldr	r3, [r7, #4]
    6110:	2200      	movs	r2, #0
    6112:	635a      	str	r2, [r3, #52]	; 0x34
	config->pinmux_pad2      = PINMUX_DEFAULT;
    6114:	687b      	ldr	r3, [r7, #4]
    6116:	2200      	movs	r2, #0
    6118:	639a      	str	r2, [r3, #56]	; 0x38
	config->pinmux_pad3      = PINMUX_DEFAULT;
    611a:	687b      	ldr	r3, [r7, #4]
    611c:	2200      	movs	r2, #0
    611e:	63da      	str	r2, [r3, #60]	; 0x3c
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    6120:	687b      	ldr	r3, [r7, #4]
    6122:	2200      	movs	r2, #0
    6124:	615a      	str	r2, [r3, #20]
	config->sample_rate           = USART_SAMPLE_RATE_3X_ARITHMETIC;
    6126:	687b      	ldr	r3, [r7, #4]
    6128:	4a0b      	ldr	r2, [pc, #44]	; (6158 <usart_get_config_defaults+0xbc>)
    612a:	821a      	strh	r2, [r3, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    612c:	687b      	ldr	r3, [r7, #4]
    612e:	2200      	movs	r2, #0
    6130:	76da      	strb	r2, [r3, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    6132:	687b      	ldr	r3, [r7, #4]
    6134:	2200      	movs	r2, #0
    6136:	761a      	strb	r2, [r3, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    6138:	687b      	ldr	r3, [r7, #4]
    613a:	2200      	movs	r2, #0
    613c:	771a      	strb	r2, [r3, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    613e:	687b      	ldr	r3, [r7, #4]
    6140:	2200      	movs	r2, #0
    6142:	765a      	strb	r2, [r3, #25]
	config->receive_pulse_length                    = 19;
    6144:	687b      	ldr	r3, [r7, #4]
    6146:	2213      	movs	r2, #19
    6148:	769a      	strb	r2, [r3, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    614a:	687b      	ldr	r3, [r7, #4]
    614c:	2200      	movs	r2, #0
    614e:	775a      	strb	r2, [r3, #29]
#endif
#ifdef FEATURE_USART_RS485
	config->rs485_guard_time = RS485_GUARD_TIME_0_BIT;
#endif
}
    6150:	46c0      	nop			; (mov r8, r8)
    6152:	46bd      	mov	sp, r7
    6154:	b002      	add	sp, #8
    6156:	bd80      	pop	{r7, pc}
    6158:	ffff8000 	.word	0xffff8000

0000615c <usart_enable>:
 *
 * \param[in]  module  Pointer to USART software instance struct
 */
static inline void usart_enable(
		const struct usart_module *const module)
{
    615c:	b580      	push	{r7, lr}
    615e:	b084      	sub	sp, #16
    6160:	af00      	add	r7, sp, #0
    6162:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    6164:	687b      	ldr	r3, [r7, #4]
    6166:	681b      	ldr	r3, [r3, #0]
    6168:	60fb      	str	r3, [r7, #12]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    616a:	687b      	ldr	r3, [r7, #4]
    616c:	681b      	ldr	r3, [r3, #0]
    616e:	0018      	movs	r0, r3
    6170:	4b09      	ldr	r3, [pc, #36]	; (6198 <usart_enable+0x3c>)
    6172:	4798      	blx	r3
    6174:	0003      	movs	r3, r0
    6176:	0018      	movs	r0, r3
    6178:	4b08      	ldr	r3, [pc, #32]	; (619c <usart_enable+0x40>)
    617a:	4798      	blx	r3
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    617c:	687b      	ldr	r3, [r7, #4]
    617e:	0018      	movs	r0, r3
    6180:	4b07      	ldr	r3, [pc, #28]	; (61a0 <usart_enable+0x44>)
    6182:	4798      	blx	r3

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    6184:	68fb      	ldr	r3, [r7, #12]
    6186:	681b      	ldr	r3, [r3, #0]
    6188:	2202      	movs	r2, #2
    618a:	431a      	orrs	r2, r3
    618c:	68fb      	ldr	r3, [r7, #12]
    618e:	601a      	str	r2, [r3, #0]
}
    6190:	46c0      	nop			; (mov r8, r8)
    6192:	46bd      	mov	sp, r7
    6194:	b004      	add	sp, #16
    6196:	bd80      	pop	{r7, pc}
    6198:	00003c49 	.word	0x00003c49
    619c:	00005f59 	.word	0x00005f59
    61a0:	00006079 	.word	0x00006079

000061a4 <usart_enable_callback>:
 * \param[in]  callback_type  Callback type given by an enum
 */
static inline void usart_enable_callback(
		struct usart_module *const module,
		enum usart_callback callback_type)
{
    61a4:	b580      	push	{r7, lr}
    61a6:	b082      	sub	sp, #8
    61a8:	af00      	add	r7, sp, #0
    61aa:	6078      	str	r0, [r7, #4]
    61ac:	000a      	movs	r2, r1
    61ae:	1cfb      	adds	r3, r7, #3
    61b0:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    61b2:	687b      	ldr	r3, [r7, #4]
    61b4:	2231      	movs	r2, #49	; 0x31
    61b6:	5c9b      	ldrb	r3, [r3, r2]
    61b8:	b25a      	sxtb	r2, r3
    61ba:	1cfb      	adds	r3, r7, #3
    61bc:	781b      	ldrb	r3, [r3, #0]
    61be:	2101      	movs	r1, #1
    61c0:	4099      	lsls	r1, r3
    61c2:	000b      	movs	r3, r1
    61c4:	b25b      	sxtb	r3, r3
    61c6:	4313      	orrs	r3, r2
    61c8:	b25b      	sxtb	r3, r3
    61ca:	b2d9      	uxtb	r1, r3
    61cc:	687b      	ldr	r3, [r7, #4]
    61ce:	2231      	movs	r2, #49	; 0x31
    61d0:	5499      	strb	r1, [r3, r2]

}
    61d2:	46c0      	nop			; (mov r8, r8)
    61d4:	46bd      	mov	sp, r7
    61d6:	b002      	add	sp, #8
    61d8:	bd80      	pop	{r7, pc}
	...

000061dc <task1>:
 
 //==============================================================================================
 //===========================main & tasks=======================================================
 //==============================================================================================
// main task
static void task1(void* pvParameters){
    61dc:	b590      	push	{r4, r7, lr}
    61de:	b085      	sub	sp, #20
    61e0:	af00      	add	r7, sp, #0
    61e2:	6078      	str	r0, [r7, #4]
	uint8_t queue_msg[2];	
	uint8_t ack_buffer;
	
	config_adc_func();
    61e4:	4b5e      	ldr	r3, [pc, #376]	; (6360 <task1+0x184>)
    61e6:	4798      	blx	r3
	// initialize adc module
	
	configure_usart();
    61e8:	4b5e      	ldr	r3, [pc, #376]	; (6364 <task1+0x188>)
    61ea:	4798      	blx	r3
	configure_usart_callbakcs();
    61ec:	4b5e      	ldr	r3, [pc, #376]	; (6368 <task1+0x18c>)
    61ee:	4798      	blx	r3
	// initialize USART Module, register callbacks


	tmp_period_steps = rtc_period_steps;
    61f0:	4b5e      	ldr	r3, [pc, #376]	; (636c <task1+0x190>)
    61f2:	881a      	ldrh	r2, [r3, #0]
    61f4:	4b5e      	ldr	r3, [pc, #376]	; (6370 <task1+0x194>)
    61f6:	801a      	strh	r2, [r3, #0]
	// temp variable for RTC ISR	
	configure_rtc_count();
    61f8:	4b5e      	ldr	r3, [pc, #376]	; (6374 <task1+0x198>)
    61fa:	4798      	blx	r3
	rtc_count_set_compare(&rtc_instance, (BASIC_RTC_STEP * 60) - 1, RTC_COUNT_COMPARE_0);
    61fc:	495e      	ldr	r1, [pc, #376]	; (6378 <task1+0x19c>)
    61fe:	4b5f      	ldr	r3, [pc, #380]	; (637c <task1+0x1a0>)
    6200:	2200      	movs	r2, #0
    6202:	0018      	movs	r0, r3
    6204:	4b5e      	ldr	r3, [pc, #376]	; (6380 <task1+0x1a4>)
    6206:	4798      	blx	r3
	// * 60 ~ sec to min / - 1 ~ rtc period bias 1 sec
	configure_rtc_callbacks();
    6208:	4b5e      	ldr	r3, [pc, #376]	; (6384 <task1+0x1a8>)
    620a:	4798      	blx	r3
	// config RTC Module, set RTC Timer, register RTC timer callback
	
	memset(rx_buffer, 0, sizeof(rx_buffer));
    620c:	4b5e      	ldr	r3, [pc, #376]	; (6388 <task1+0x1ac>)
    620e:	2201      	movs	r2, #1
    6210:	2100      	movs	r1, #0
    6212:	0018      	movs	r0, r3
    6214:	4b5d      	ldr	r3, [pc, #372]	; (638c <task1+0x1b0>)
    6216:	4798      	blx	r3
	usart_read_buffer_job(&usart_instance, (uint8_t*)rx_buffer, MAX_UART_BUF_SIZE);
    6218:	495b      	ldr	r1, [pc, #364]	; (6388 <task1+0x1ac>)
    621a:	4b5d      	ldr	r3, [pc, #372]	; (6390 <task1+0x1b4>)
    621c:	2201      	movs	r2, #1
    621e:	0018      	movs	r0, r3
    6220:	4b5c      	ldr	r3, [pc, #368]	; (6394 <task1+0x1b8>)
    6222:	4798      	blx	r3
	// trigger USART Read callback (after this trigger, callback will be triggered at the end of callback)

	
	for(;;){
		xQueueReceive(Queue_id, queue_msg, portMAX_DELAY);	
    6224:	4b5c      	ldr	r3, [pc, #368]	; (6398 <task1+0x1bc>)
    6226:	6818      	ldr	r0, [r3, #0]
    6228:	2301      	movs	r3, #1
    622a:	425a      	negs	r2, r3
    622c:	230c      	movs	r3, #12
    622e:	18f9      	adds	r1, r7, r3
    6230:	2300      	movs	r3, #0
    6232:	4c5a      	ldr	r4, [pc, #360]	; (639c <task1+0x1c0>)
    6234:	47a0      	blx	r4
		switch(queue_msg[0]){
    6236:	230c      	movs	r3, #12
    6238:	18fb      	adds	r3, r7, r3
    623a:	781b      	ldrb	r3, [r3, #0]
    623c:	2b09      	cmp	r3, #9
    623e:	d900      	bls.n	6242 <task1+0x66>
    6240:	e08b      	b.n	635a <task1+0x17e>
    6242:	009a      	lsls	r2, r3, #2
    6244:	4b56      	ldr	r3, [pc, #344]	; (63a0 <task1+0x1c4>)
    6246:	18d3      	adds	r3, r2, r3
    6248:	681b      	ldr	r3, [r3, #0]
    624a:	469f      	mov	pc, r3
			
			case EVT_UART_GET :
				usart_read_char_static();
    624c:	4b55      	ldr	r3, [pc, #340]	; (63a4 <task1+0x1c8>)
    624e:	4798      	blx	r3
				break;
    6250:	e084      	b.n	635c <task1+0x180>
				
			// USART Read callback publishes this evt
			case EVT_MAIN_UART_DONE :
				cmd_func();		// distinguish CMD 
    6252:	4b55      	ldr	r3, [pc, #340]	; (63a8 <task1+0x1cc>)
    6254:	4798      	blx	r3
			case EVT_EXT_SEN :
			case EVT_EXT_SEN_DONE :
				memset(cmd_from_upper, 0, sizeof(cmd_from_upper));
    6256:	4b55      	ldr	r3, [pc, #340]	; (63ac <task1+0x1d0>)
    6258:	220a      	movs	r2, #10
    625a:	2100      	movs	r1, #0
    625c:	0018      	movs	r0, r3
    625e:	4b4b      	ldr	r3, [pc, #300]	; (638c <task1+0x1b0>)
    6260:	4798      	blx	r3
				break;
    6262:	e07b      	b.n	635c <task1+0x180>
				
			// after cmd_func() ~ ACK(can recognize CMD, ETC) or NACK(cant recog CMD, ETC)	
			case EVT_MAIN_ACK :
				ack_buffer = endian_trans(ACK);
    6264:	230f      	movs	r3, #15
    6266:	18fc      	adds	r4, r7, r3
    6268:	20aa      	movs	r0, #170	; 0xaa
    626a:	4b51      	ldr	r3, [pc, #324]	; (63b0 <task1+0x1d4>)
    626c:	4798      	blx	r3
    626e:	0003      	movs	r3, r0
    6270:	7023      	strb	r3, [r4, #0]
				usart_write_wait(&usart_instance, ack_buffer);
    6272:	230f      	movs	r3, #15
    6274:	18fb      	adds	r3, r7, r3
    6276:	781b      	ldrb	r3, [r3, #0]
    6278:	b29a      	uxth	r2, r3
    627a:	4b45      	ldr	r3, [pc, #276]	; (6390 <task1+0x1b4>)
    627c:	0011      	movs	r1, r2
    627e:	0018      	movs	r0, r3
    6280:	4b4c      	ldr	r3, [pc, #304]	; (63b4 <task1+0x1d8>)
    6282:	4798      	blx	r3
				ack_buffer = endian_trans(ack_to_upper);
    6284:	4b4c      	ldr	r3, [pc, #304]	; (63b8 <task1+0x1dc>)
    6286:	781b      	ldrb	r3, [r3, #0]
    6288:	220f      	movs	r2, #15
    628a:	18bc      	adds	r4, r7, r2
    628c:	0018      	movs	r0, r3
    628e:	4b48      	ldr	r3, [pc, #288]	; (63b0 <task1+0x1d4>)
    6290:	4798      	blx	r3
    6292:	0003      	movs	r3, r0
    6294:	7023      	strb	r3, [r4, #0]
				usart_write_wait(&usart_instance, ack_buffer);
    6296:	230f      	movs	r3, #15
    6298:	18fb      	adds	r3, r7, r3
    629a:	781b      	ldrb	r3, [r3, #0]
    629c:	b29a      	uxth	r2, r3
    629e:	4b3c      	ldr	r3, [pc, #240]	; (6390 <task1+0x1b4>)
    62a0:	0011      	movs	r1, r2
    62a2:	0018      	movs	r0, r3
    62a4:	4b43      	ldr	r3, [pc, #268]	; (63b4 <task1+0x1d8>)
    62a6:	4798      	blx	r3
				// send ACK + CMD
				break;
    62a8:	e058      	b.n	635c <task1+0x180>
			case EVT_MAIN_NACK :				
				ack_buffer = endian_trans(NACK);
    62aa:	230f      	movs	r3, #15
    62ac:	18fc      	adds	r4, r7, r3
    62ae:	20dd      	movs	r0, #221	; 0xdd
    62b0:	4b3f      	ldr	r3, [pc, #252]	; (63b0 <task1+0x1d4>)
    62b2:	4798      	blx	r3
    62b4:	0003      	movs	r3, r0
    62b6:	7023      	strb	r3, [r4, #0]
				usart_write_wait(&usart_instance, ack_buffer);
    62b8:	230f      	movs	r3, #15
    62ba:	18fb      	adds	r3, r7, r3
    62bc:	781b      	ldrb	r3, [r3, #0]
    62be:	b29a      	uxth	r2, r3
    62c0:	4b33      	ldr	r3, [pc, #204]	; (6390 <task1+0x1b4>)
    62c2:	0011      	movs	r1, r2
    62c4:	0018      	movs	r0, r3
    62c6:	4b3b      	ldr	r3, [pc, #236]	; (63b4 <task1+0x1d8>)
    62c8:	4798      	blx	r3
				ack_buffer = endian_trans(ack_to_upper);
    62ca:	4b3b      	ldr	r3, [pc, #236]	; (63b8 <task1+0x1dc>)
    62cc:	781b      	ldrb	r3, [r3, #0]
    62ce:	220f      	movs	r2, #15
    62d0:	18bc      	adds	r4, r7, r2
    62d2:	0018      	movs	r0, r3
    62d4:	4b36      	ldr	r3, [pc, #216]	; (63b0 <task1+0x1d4>)
    62d6:	4798      	blx	r3
    62d8:	0003      	movs	r3, r0
    62da:	7023      	strb	r3, [r4, #0]
				usart_write_wait(&usart_instance, ack_buffer);
    62dc:	230f      	movs	r3, #15
    62de:	18fb      	adds	r3, r7, r3
    62e0:	781b      	ldrb	r3, [r3, #0]
    62e2:	b29a      	uxth	r2, r3
    62e4:	4b2a      	ldr	r3, [pc, #168]	; (6390 <task1+0x1b4>)
    62e6:	0011      	movs	r1, r2
    62e8:	0018      	movs	r0, r3
    62ea:	4b32      	ldr	r3, [pc, #200]	; (63b4 <task1+0x1d8>)
    62ec:	4798      	blx	r3
				// send NACK + CMD

				break;
    62ee:	e035      	b.n	635c <task1+0x180>
			case EVT_LOCAL_CLK_REQ :
				ack_buffer = endian_trans(REQ_CLK_RESPOND);
    62f0:	230f      	movs	r3, #15
    62f2:	18fc      	adds	r4, r7, r3
    62f4:	20ee      	movs	r0, #238	; 0xee
    62f6:	4b2e      	ldr	r3, [pc, #184]	; (63b0 <task1+0x1d4>)
    62f8:	4798      	blx	r3
    62fa:	0003      	movs	r3, r0
    62fc:	7023      	strb	r3, [r4, #0]
				usart_write_wait(&usart_instance, ack_buffer);
    62fe:	230f      	movs	r3, #15
    6300:	18fb      	adds	r3, r7, r3
    6302:	781b      	ldrb	r3, [r3, #0]
    6304:	b29a      	uxth	r2, r3
    6306:	4b22      	ldr	r3, [pc, #136]	; (6390 <task1+0x1b4>)
    6308:	0011      	movs	r1, r2
    630a:	0018      	movs	r0, r3
    630c:	4b29      	ldr	r3, [pc, #164]	; (63b4 <task1+0x1d8>)
    630e:	4798      	blx	r3
				ack_buffer = endian_trans(local_hour);
    6310:	4b2a      	ldr	r3, [pc, #168]	; (63bc <task1+0x1e0>)
    6312:	781b      	ldrb	r3, [r3, #0]
    6314:	220f      	movs	r2, #15
    6316:	18bc      	adds	r4, r7, r2
    6318:	0018      	movs	r0, r3
    631a:	4b25      	ldr	r3, [pc, #148]	; (63b0 <task1+0x1d4>)
    631c:	4798      	blx	r3
    631e:	0003      	movs	r3, r0
    6320:	7023      	strb	r3, [r4, #0]
				usart_write_wait(&usart_instance, ack_buffer);
    6322:	230f      	movs	r3, #15
    6324:	18fb      	adds	r3, r7, r3
    6326:	781b      	ldrb	r3, [r3, #0]
    6328:	b29a      	uxth	r2, r3
    632a:	4b19      	ldr	r3, [pc, #100]	; (6390 <task1+0x1b4>)
    632c:	0011      	movs	r1, r2
    632e:	0018      	movs	r0, r3
    6330:	4b20      	ldr	r3, [pc, #128]	; (63b4 <task1+0x1d8>)
    6332:	4798      	blx	r3
				ack_buffer = endian_trans(local_min);
    6334:	4b22      	ldr	r3, [pc, #136]	; (63c0 <task1+0x1e4>)
    6336:	781b      	ldrb	r3, [r3, #0]
    6338:	220f      	movs	r2, #15
    633a:	18bc      	adds	r4, r7, r2
    633c:	0018      	movs	r0, r3
    633e:	4b1c      	ldr	r3, [pc, #112]	; (63b0 <task1+0x1d4>)
    6340:	4798      	blx	r3
    6342:	0003      	movs	r3, r0
    6344:	7023      	strb	r3, [r4, #0]
				usart_write_wait(&usart_instance, ack_buffer);
    6346:	230f      	movs	r3, #15
    6348:	18fb      	adds	r3, r7, r3
    634a:	781b      	ldrb	r3, [r3, #0]
    634c:	b29a      	uxth	r2, r3
    634e:	4b10      	ldr	r3, [pc, #64]	; (6390 <task1+0x1b4>)
    6350:	0011      	movs	r1, r2
    6352:	0018      	movs	r0, r3
    6354:	4b17      	ldr	r3, [pc, #92]	; (63b4 <task1+0x1d8>)
    6356:	4798      	blx	r3
				// send
			
				break;
    6358:	e000      	b.n	635c <task1+0x180>
				
				
			
			default : break;
    635a:	46c0      	nop			; (mov r8, r8)
		xQueueReceive(Queue_id, queue_msg, portMAX_DELAY);	
    635c:	e762      	b.n	6224 <task1+0x48>
    635e:	46c0      	nop			; (mov r8, r8)
    6360:	00005d59 	.word	0x00005d59
    6364:	00006d89 	.word	0x00006d89
    6368:	00006e0d 	.word	0x00006e0d
    636c:	20000010 	.word	0x20000010
    6370:	20003de4 	.word	0x20003de4
    6374:	00006685 	.word	0x00006685
    6378:	00000257 	.word	0x00000257
    637c:	20003d84 	.word	0x20003d84
    6380:	0000337d 	.word	0x0000337d
    6384:	000066d9 	.word	0x000066d9
    6388:	20003de8 	.word	0x20003de8
    638c:	000082af 	.word	0x000082af
    6390:	20003d9c 	.word	0x20003d9c
    6394:	000044e9 	.word	0x000044e9
    6398:	20003e4c 	.word	0x20003e4c
    639c:	00000a1d 	.word	0x00000a1d
    63a0:	000084d8 	.word	0x000084d8
    63a4:	00006e99 	.word	0x00006e99
    63a8:	00006f49 	.word	0x00006f49
    63ac:	20003e40 	.word	0x20003e40
    63b0:	000074dd 	.word	0x000074dd
    63b4:	00004365 	.word	0x00004365
    63b8:	20003e5c 	.word	0x20003e5c
    63bc:	20003cb8 	.word	0x20003cb8
    63c0:	20003cb9 	.word	0x20003cb9

000063c4 <task2>:
		}
	}
	vTaskDelete(NULL);
} 

static void task2(void* pvParameters){
    63c4:	b590      	push	{r4, r7, lr}
    63c6:	b085      	sub	sp, #20
    63c8:	af00      	add	r7, sp, #0
    63ca:	6078      	str	r0, [r7, #4]
	uint8_t queue_msg[2];	
	for(;;){
		xQueueReceive(Queue_id_rtc, queue_msg, portMAX_DELAY);
    63cc:	4b16      	ldr	r3, [pc, #88]	; (6428 <task2+0x64>)
    63ce:	6818      	ldr	r0, [r3, #0]
    63d0:	2301      	movs	r3, #1
    63d2:	425a      	negs	r2, r3
    63d4:	230c      	movs	r3, #12
    63d6:	18f9      	adds	r1, r7, r3
    63d8:	2300      	movs	r3, #0
    63da:	4c14      	ldr	r4, [pc, #80]	; (642c <task2+0x68>)
    63dc:	47a0      	blx	r4
		switch(queue_msg[0]){
    63de:	230c      	movs	r3, #12
    63e0:	18fb      	adds	r3, r7, r3
    63e2:	781b      	ldrb	r3, [r3, #0]
    63e4:	2b05      	cmp	r3, #5
    63e6:	d007      	beq.n	63f8 <task2+0x34>
    63e8:	2b06      	cmp	r3, #6
    63ea:	d008      	beq.n	63fe <task2+0x3a>
    63ec:	2b04      	cmp	r3, #4
    63ee:	d000      	beq.n	63f2 <task2+0x2e>
				sensor_data_send(acted);

				sensor_off();
				break;
						
			default : break;
    63f0:	e018      	b.n	6424 <task2+0x60>
				rtc_routine();
    63f2:	4b0f      	ldr	r3, [pc, #60]	; (6430 <task2+0x6c>)
    63f4:	4798      	blx	r3
				break;
    63f6:	e015      	b.n	6424 <task2+0x60>
				req_routine();				
    63f8:	4b0e      	ldr	r3, [pc, #56]	; (6434 <task2+0x70>)
    63fa:	4798      	blx	r3
				break;
    63fc:	e012      	b.n	6424 <task2+0x60>
				sensor_on();
    63fe:	4b0e      	ldr	r3, [pc, #56]	; (6438 <task2+0x74>)
    6400:	4798      	blx	r3
				vTaskDelay(SEN_WORMUP * 1000);
    6402:	23fa      	movs	r3, #250	; 0xfa
    6404:	009b      	lsls	r3, r3, #2
    6406:	0018      	movs	r0, r3
    6408:	4b0c      	ldr	r3, [pc, #48]	; (643c <task2+0x78>)
    640a:	4798      	blx	r3
				get_sen_data(sensor_data);
    640c:	4b0c      	ldr	r3, [pc, #48]	; (6440 <task2+0x7c>)
    640e:	0018      	movs	r0, r3
    6410:	4b0c      	ldr	r3, [pc, #48]	; (6444 <task2+0x80>)
    6412:	4798      	blx	r3
				sensor_data_send(acted);
    6414:	4b0c      	ldr	r3, [pc, #48]	; (6448 <task2+0x84>)
    6416:	781b      	ldrb	r3, [r3, #0]
    6418:	0018      	movs	r0, r3
    641a:	4b0c      	ldr	r3, [pc, #48]	; (644c <task2+0x88>)
    641c:	4798      	blx	r3
				sensor_off();
    641e:	4b0c      	ldr	r3, [pc, #48]	; (6450 <task2+0x8c>)
    6420:	4798      	blx	r3
				break;
    6422:	46c0      	nop			; (mov r8, r8)
		xQueueReceive(Queue_id_rtc, queue_msg, portMAX_DELAY);
    6424:	e7d2      	b.n	63cc <task2+0x8>
    6426:	46c0      	nop			; (mov r8, r8)
    6428:	20003d80 	.word	0x20003d80
    642c:	00000a1d 	.word	0x00000a1d
    6430:	000068e1 	.word	0x000068e1
    6434:	00006ca1 	.word	0x00006ca1
    6438:	00005ddd 	.word	0x00005ddd
    643c:	000010bd 	.word	0x000010bd
    6440:	20003d74 	.word	0x20003d74
    6444:	00005e3d 	.word	0x00005e3d
    6448:	20003cbb 	.word	0x20003cbb
    644c:	000075d5 	.word	0x000075d5
    6450:	00005e0d 	.word	0x00005e0d

00006454 <main>:
		}
	}
	vTaskDelete(NULL);
} 
// init
int main (void){
    6454:	b590      	push	{r4, r7, lr}
    6456:	b085      	sub	sp, #20
    6458:	af04      	add	r7, sp, #16
	system_init();			// sys init
    645a:	4b1b      	ldr	r3, [pc, #108]	; (64c8 <main+0x74>)
    645c:	4798      	blx	r3
	system_interrupt_enable_global();
    645e:	4b1b      	ldr	r3, [pc, #108]	; (64cc <main+0x78>)
    6460:	4798      	blx	r3
 
	pin_configure();
    6462:	4b1b      	ldr	r3, [pc, #108]	; (64d0 <main+0x7c>)
    6464:	4798      	blx	r3
	feedback_param_init();
    6466:	4b1b      	ldr	r3, [pc, #108]	; (64d4 <main+0x80>)
    6468:	4798      	blx	r3
	// pin config & feedback parameter initialize

	xTaskCreate(task1, "task 1", configMINIMAL_STACK_SIZE + 1000, NULL, 2, &task1_id);
    646a:	4a1b      	ldr	r2, [pc, #108]	; (64d8 <main+0x84>)
    646c:	491b      	ldr	r1, [pc, #108]	; (64dc <main+0x88>)
    646e:	481c      	ldr	r0, [pc, #112]	; (64e0 <main+0x8c>)
    6470:	2300      	movs	r3, #0
    6472:	9303      	str	r3, [sp, #12]
    6474:	2300      	movs	r3, #0
    6476:	9302      	str	r3, [sp, #8]
    6478:	4b1a      	ldr	r3, [pc, #104]	; (64e4 <main+0x90>)
    647a:	9301      	str	r3, [sp, #4]
    647c:	2302      	movs	r3, #2
    647e:	9300      	str	r3, [sp, #0]
    6480:	2300      	movs	r3, #0
    6482:	4c19      	ldr	r4, [pc, #100]	; (64e8 <main+0x94>)
    6484:	47a0      	blx	r4
	// main task - UART EVT ...
	xTaskCreate(task2, "task 2", configMINIMAL_STACK_SIZE + 1000, NULL, 2, &task2_id);	
    6486:	4a14      	ldr	r2, [pc, #80]	; (64d8 <main+0x84>)
    6488:	4918      	ldr	r1, [pc, #96]	; (64ec <main+0x98>)
    648a:	4819      	ldr	r0, [pc, #100]	; (64f0 <main+0x9c>)
    648c:	2300      	movs	r3, #0
    648e:	9303      	str	r3, [sp, #12]
    6490:	2300      	movs	r3, #0
    6492:	9302      	str	r3, [sp, #8]
    6494:	4b17      	ldr	r3, [pc, #92]	; (64f4 <main+0xa0>)
    6496:	9301      	str	r3, [sp, #4]
    6498:	2302      	movs	r3, #2
    649a:	9300      	str	r3, [sp, #0]
    649c:	2300      	movs	r3, #0
    649e:	4c12      	ldr	r4, [pc, #72]	; (64e8 <main+0x94>)
    64a0:	47a0      	blx	r4
	// RTC, Actuation task

	Queue_id		= xQueueCreate(1, sizeof(uint8_t));
    64a2:	2200      	movs	r2, #0
    64a4:	2101      	movs	r1, #1
    64a6:	2001      	movs	r0, #1
    64a8:	4b13      	ldr	r3, [pc, #76]	; (64f8 <main+0xa4>)
    64aa:	4798      	blx	r3
    64ac:	0002      	movs	r2, r0
    64ae:	4b13      	ldr	r3, [pc, #76]	; (64fc <main+0xa8>)
    64b0:	601a      	str	r2, [r3, #0]
	Queue_id_rtc	= xQueueCreate(1, sizeof(uint8_t));
    64b2:	2200      	movs	r2, #0
    64b4:	2101      	movs	r1, #1
    64b6:	2001      	movs	r0, #1
    64b8:	4b0f      	ldr	r3, [pc, #60]	; (64f8 <main+0xa4>)
    64ba:	4798      	blx	r3
    64bc:	0002      	movs	r2, r0
    64be:	4b10      	ldr	r3, [pc, #64]	; (6500 <main+0xac>)
    64c0:	601a      	str	r2, [r3, #0]
	// MSGQ

	vTaskStartScheduler();
    64c2:	4b10      	ldr	r3, [pc, #64]	; (6504 <main+0xb0>)
    64c4:	4798      	blx	r3
	while(1);
    64c6:	e7fe      	b.n	64c6 <main+0x72>
    64c8:	00005749 	.word	0x00005749
    64cc:	00005f3d 	.word	0x00005f3d
    64d0:	00002245 	.word	0x00002245
    64d4:	000065e1 	.word	0x000065e1
    64d8:	0000044c 	.word	0x0000044c
    64dc:	00008500 	.word	0x00008500
    64e0:	000061dd 	.word	0x000061dd
    64e4:	20003d7c 	.word	0x20003d7c
    64e8:	00000f09 	.word	0x00000f09
    64ec:	00008508 	.word	0x00008508
    64f0:	000063c5 	.word	0x000063c5
    64f4:	20003dfc 	.word	0x20003dfc
    64f8:	0000072d 	.word	0x0000072d
    64fc:	20003e4c 	.word	0x20003e4c
    6500:	20003d80 	.word	0x20003d80
    6504:	00001129 	.word	0x00001129

00006508 <actuator_set>:


//==============================================================================================
//===========================close loop & pin===================================================
//==============================================================================================
void actuator_set(uint8_t index, uint8_t durability, uint8_t initial_state, uint8_t GPIO){
    6508:	b5b0      	push	{r4, r5, r7, lr}
    650a:	b082      	sub	sp, #8
    650c:	af00      	add	r7, sp, #0
    650e:	0005      	movs	r5, r0
    6510:	000c      	movs	r4, r1
    6512:	0010      	movs	r0, r2
    6514:	0019      	movs	r1, r3
    6516:	1dfb      	adds	r3, r7, #7
    6518:	1c2a      	adds	r2, r5, #0
    651a:	701a      	strb	r2, [r3, #0]
    651c:	1dbb      	adds	r3, r7, #6
    651e:	1c22      	adds	r2, r4, #0
    6520:	701a      	strb	r2, [r3, #0]
    6522:	1d7b      	adds	r3, r7, #5
    6524:	1c02      	adds	r2, r0, #0
    6526:	701a      	strb	r2, [r3, #0]
    6528:	1d3b      	adds	r3, r7, #4
    652a:	1c0a      	adds	r2, r1, #0
    652c:	701a      	strb	r2, [r3, #0]
	actuator_list[index].act_durability	= durability;
    652e:	1dfb      	adds	r3, r7, #7
    6530:	781a      	ldrb	r2, [r3, #0]
    6532:	4b0d      	ldr	r3, [pc, #52]	; (6568 <actuator_set+0x60>)
    6534:	0092      	lsls	r2, r2, #2
    6536:	1db9      	adds	r1, r7, #6
    6538:	7809      	ldrb	r1, [r1, #0]
    653a:	54d1      	strb	r1, [r2, r3]

	actuator_list[index].initial_state	= initial_state;
    653c:	1dfb      	adds	r3, r7, #7
    653e:	781b      	ldrb	r3, [r3, #0]
    6540:	4a09      	ldr	r2, [pc, #36]	; (6568 <actuator_set+0x60>)
    6542:	009b      	lsls	r3, r3, #2
    6544:	18d3      	adds	r3, r2, r3
    6546:	3302      	adds	r3, #2
    6548:	1d7a      	adds	r2, r7, #5
    654a:	7812      	ldrb	r2, [r2, #0]
    654c:	701a      	strb	r2, [r3, #0]
	actuator_list[index].act_GPIO		= GPIO;
    654e:	1dfb      	adds	r3, r7, #7
    6550:	781b      	ldrb	r3, [r3, #0]
    6552:	4a05      	ldr	r2, [pc, #20]	; (6568 <actuator_set+0x60>)
    6554:	009b      	lsls	r3, r3, #2
    6556:	18d3      	adds	r3, r2, r3
    6558:	3303      	adds	r3, #3
    655a:	1d3a      	adds	r2, r7, #4
    655c:	7812      	ldrb	r2, [r2, #0]
    655e:	701a      	strb	r2, [r3, #0]
	
}
    6560:	46c0      	nop			; (mov r8, r8)
    6562:	46bd      	mov	sp, r7
    6564:	b002      	add	sp, #8
    6566:	bdb0      	pop	{r4, r5, r7, pc}
    6568:	20003e50 	.word	0x20003e50

0000656c <act_info_set>:
void act_info_set(uint8_t map_index, uint8_t sensor_index, uint8_t act_index,
					uint8_t trig_method, int32_t thres){
    656c:	b5b0      	push	{r4, r5, r7, lr}
    656e:	b082      	sub	sp, #8
    6570:	af00      	add	r7, sp, #0
    6572:	0005      	movs	r5, r0
    6574:	000c      	movs	r4, r1
    6576:	0010      	movs	r0, r2
    6578:	0019      	movs	r1, r3
    657a:	1dfb      	adds	r3, r7, #7
    657c:	1c2a      	adds	r2, r5, #0
    657e:	701a      	strb	r2, [r3, #0]
    6580:	1dbb      	adds	r3, r7, #6
    6582:	1c22      	adds	r2, r4, #0
    6584:	701a      	strb	r2, [r3, #0]
    6586:	1d7b      	adds	r3, r7, #5
    6588:	1c02      	adds	r2, r0, #0
    658a:	701a      	strb	r2, [r3, #0]
    658c:	1d3b      	adds	r3, r7, #4
    658e:	1c0a      	adds	r2, r1, #0
    6590:	701a      	strb	r2, [r3, #0]
	actuator_sensor_mapping[map_index].mapped_actuator	= act_index;
    6592:	1dfb      	adds	r3, r7, #7
    6594:	781b      	ldrb	r3, [r3, #0]
    6596:	4a11      	ldr	r2, [pc, #68]	; (65dc <act_info_set+0x70>)
    6598:	00db      	lsls	r3, r3, #3
    659a:	18d3      	adds	r3, r2, r3
    659c:	3301      	adds	r3, #1
    659e:	1d7a      	adds	r2, r7, #5
    65a0:	7812      	ldrb	r2, [r2, #0]
    65a2:	701a      	strb	r2, [r3, #0]
	actuator_sensor_mapping[map_index].mapped_sensor	= sensor_index;
    65a4:	1dfb      	adds	r3, r7, #7
    65a6:	781a      	ldrb	r2, [r3, #0]
    65a8:	4b0c      	ldr	r3, [pc, #48]	; (65dc <act_info_set+0x70>)
    65aa:	00d2      	lsls	r2, r2, #3
    65ac:	1db9      	adds	r1, r7, #6
    65ae:	7809      	ldrb	r1, [r1, #0]
    65b0:	54d1      	strb	r1, [r2, r3]

	actuator_sensor_mapping[map_index].trigger_method = trig_method;
    65b2:	1dfb      	adds	r3, r7, #7
    65b4:	781b      	ldrb	r3, [r3, #0]
    65b6:	4a09      	ldr	r2, [pc, #36]	; (65dc <act_info_set+0x70>)
    65b8:	00db      	lsls	r3, r3, #3
    65ba:	18d3      	adds	r3, r2, r3
    65bc:	3302      	adds	r3, #2
    65be:	1d3a      	adds	r2, r7, #4
    65c0:	7812      	ldrb	r2, [r2, #0]
    65c2:	701a      	strb	r2, [r3, #0]
	actuator_sensor_mapping[map_index].threshold = thres;
    65c4:	1dfb      	adds	r3, r7, #7
    65c6:	781b      	ldrb	r3, [r3, #0]
    65c8:	4a04      	ldr	r2, [pc, #16]	; (65dc <act_info_set+0x70>)
    65ca:	00db      	lsls	r3, r3, #3
    65cc:	18d3      	adds	r3, r2, r3
    65ce:	3304      	adds	r3, #4
    65d0:	69ba      	ldr	r2, [r7, #24]
    65d2:	601a      	str	r2, [r3, #0]
}
    65d4:	46c0      	nop			; (mov r8, r8)
    65d6:	46bd      	mov	sp, r7
    65d8:	b002      	add	sp, #8
    65da:	bdb0      	pop	{r4, r5, r7, pc}
    65dc:	20003e00 	.word	0x20003e00

000065e0 <feedback_param_init>:
void feedback_param_init(void){
    65e0:	b590      	push	{r4, r7, lr}
    65e2:	b083      	sub	sp, #12
    65e4:	af02      	add	r7, sp, #8
	actuator_set(0, 0, 0, SOL1_EN);
    65e6:	2308      	movs	r3, #8
    65e8:	2200      	movs	r2, #0
    65ea:	2100      	movs	r1, #0
    65ec:	2000      	movs	r0, #0
    65ee:	4c20      	ldr	r4, [pc, #128]	; (6670 <feedback_param_init+0x90>)
    65f0:	47a0      	blx	r4
	actuator_set(1, 0, 0, SOL2_EN);
    65f2:	2309      	movs	r3, #9
    65f4:	2200      	movs	r2, #0
    65f6:	2100      	movs	r1, #0
    65f8:	2001      	movs	r0, #1
    65fa:	4c1d      	ldr	r4, [pc, #116]	; (6670 <feedback_param_init+0x90>)
    65fc:	47a0      	blx	r4
	actuator_set(2, 0, 0, SOL3_EN);
    65fe:	230a      	movs	r3, #10
    6600:	2200      	movs	r2, #0
    6602:	2100      	movs	r1, #0
    6604:	2002      	movs	r0, #2
    6606:	4c1a      	ldr	r4, [pc, #104]	; (6670 <feedback_param_init+0x90>)
    6608:	47a0      	blx	r4
	port_pin_set_output_level(SOL1_EN, false);
    660a:	2100      	movs	r1, #0
    660c:	2008      	movs	r0, #8
    660e:	4b19      	ldr	r3, [pc, #100]	; (6674 <feedback_param_init+0x94>)
    6610:	4798      	blx	r3
	port_pin_set_output_level(SOL2_EN, false);
    6612:	2100      	movs	r1, #0
    6614:	2009      	movs	r0, #9
    6616:	4b17      	ldr	r3, [pc, #92]	; (6674 <feedback_param_init+0x94>)
    6618:	4798      	blx	r3
	port_pin_set_output_level(SOL3_EN, false);
    661a:	2100      	movs	r1, #0
    661c:	200a      	movs	r0, #10
    661e:	4b15      	ldr	r3, [pc, #84]	; (6674 <feedback_param_init+0x94>)
    6620:	4798      	blx	r3

	
	act_info_set(0, 0, 4, 1, 1500);
    6622:	4b15      	ldr	r3, [pc, #84]	; (6678 <feedback_param_init+0x98>)
    6624:	9300      	str	r3, [sp, #0]
    6626:	2301      	movs	r3, #1
    6628:	2204      	movs	r2, #4
    662a:	2100      	movs	r1, #0
    662c:	2000      	movs	r0, #0
    662e:	4c13      	ldr	r4, [pc, #76]	; (667c <feedback_param_init+0x9c>)
    6630:	47a0      	blx	r4
	act_info_set(1, 1, 4, 1, 1500);
    6632:	4b11      	ldr	r3, [pc, #68]	; (6678 <feedback_param_init+0x98>)
    6634:	9300      	str	r3, [sp, #0]
    6636:	2301      	movs	r3, #1
    6638:	2204      	movs	r2, #4
    663a:	2101      	movs	r1, #1
    663c:	2001      	movs	r0, #1
    663e:	4c0f      	ldr	r4, [pc, #60]	; (667c <feedback_param_init+0x9c>)
    6640:	47a0      	blx	r4
	act_info_set(2, 2, 4, 1, 1500);
    6642:	4b0d      	ldr	r3, [pc, #52]	; (6678 <feedback_param_init+0x98>)
    6644:	9300      	str	r3, [sp, #0]
    6646:	2301      	movs	r3, #1
    6648:	2204      	movs	r2, #4
    664a:	2102      	movs	r1, #2
    664c:	2002      	movs	r0, #2
    664e:	4c0b      	ldr	r4, [pc, #44]	; (667c <feedback_param_init+0x9c>)
    6650:	47a0      	blx	r4
	act_info_set(3, 3, 4, 1, 1500);
    6652:	4b09      	ldr	r3, [pc, #36]	; (6678 <feedback_param_init+0x98>)
    6654:	9300      	str	r3, [sp, #0]
    6656:	2301      	movs	r3, #1
    6658:	2204      	movs	r2, #4
    665a:	2103      	movs	r1, #3
    665c:	2003      	movs	r0, #3
    665e:	4c07      	ldr	r4, [pc, #28]	; (667c <feedback_param_init+0x9c>)
    6660:	47a0      	blx	r4
	
	map_page_count = 4;
    6662:	4b07      	ldr	r3, [pc, #28]	; (6680 <feedback_param_init+0xa0>)
    6664:	2204      	movs	r2, #4
    6666:	701a      	strb	r2, [r3, #0]
}
    6668:	46c0      	nop			; (mov r8, r8)
    666a:	46bd      	mov	sp, r7
    666c:	b001      	add	sp, #4
    666e:	bd90      	pop	{r4, r7, pc}
    6670:	00006509 	.word	0x00006509
    6674:	00005fa9 	.word	0x00005fa9
    6678:	000005dc 	.word	0x000005dc
    667c:	0000656d 	.word	0x0000656d
    6680:	20003cba 	.word	0x20003cba

00006684 <configure_rtc_count>:


//==============================================================================================
//===========================RTC & ACT==========================================================
//==============================================================================================
void configure_rtc_count(void){
    6684:	b580      	push	{r7, lr}
    6686:	b084      	sub	sp, #16
    6688:	af00      	add	r7, sp, #0
	struct rtc_count_config config_rtc_count;
	rtc_count_get_config_defaults(&config_rtc_count);
    668a:	003b      	movs	r3, r7
    668c:	0018      	movs	r0, r3
    668e:	4b0d      	ldr	r3, [pc, #52]	; (66c4 <configure_rtc_count+0x40>)
    6690:	4798      	blx	r3

	config_rtc_count.prescaler				= RTC_COUNT_PRESCALER_DIV_1024;
    6692:	003b      	movs	r3, r7
    6694:	22a0      	movs	r2, #160	; 0xa0
    6696:	0112      	lsls	r2, r2, #4
    6698:	801a      	strh	r2, [r3, #0]
	config_rtc_count.mode					= RTC_COUNT_MODE_32BIT;
    669a:	003b      	movs	r3, r7
    669c:	2201      	movs	r2, #1
    669e:	709a      	strb	r2, [r3, #2]
	config_rtc_count.continuously_update	= true;
    66a0:	003b      	movs	r3, r7
    66a2:	2201      	movs	r2, #1
    66a4:	711a      	strb	r2, [r3, #4]

	rtc_count_init(&rtc_instance, RTC, &config_rtc_count);
    66a6:	003a      	movs	r2, r7
    66a8:	4907      	ldr	r1, [pc, #28]	; (66c8 <configure_rtc_count+0x44>)
    66aa:	4b08      	ldr	r3, [pc, #32]	; (66cc <configure_rtc_count+0x48>)
    66ac:	0018      	movs	r0, r3
    66ae:	4b08      	ldr	r3, [pc, #32]	; (66d0 <configure_rtc_count+0x4c>)
    66b0:	4798      	blx	r3
	rtc_count_enable(&rtc_instance);
    66b2:	4b06      	ldr	r3, [pc, #24]	; (66cc <configure_rtc_count+0x48>)
    66b4:	0018      	movs	r0, r3
    66b6:	4b07      	ldr	r3, [pc, #28]	; (66d4 <configure_rtc_count+0x50>)
    66b8:	4798      	blx	r3
}
    66ba:	46c0      	nop			; (mov r8, r8)
    66bc:	46bd      	mov	sp, r7
    66be:	b004      	add	sp, #16
    66c0:	bd80      	pop	{r7, pc}
    66c2:	46c0      	nop			; (mov r8, r8)
    66c4:	00005ffd 	.word	0x00005ffd
    66c8:	40001400 	.word	0x40001400
    66cc:	20003d84 	.word	0x20003d84
    66d0:	0000328d 	.word	0x0000328d
    66d4:	00003065 	.word	0x00003065

000066d8 <configure_rtc_callbacks>:
void configure_rtc_callbacks(void){
    66d8:	b580      	push	{r7, lr}
    66da:	af00      	add	r7, sp, #0
	rtc_count_register_callback(&rtc_instance, rtc_overflow_callback, RTC_COUNT_CALLBACK_COMPARE_0);
    66dc:	4906      	ldr	r1, [pc, #24]	; (66f8 <configure_rtc_callbacks+0x20>)
    66de:	4b07      	ldr	r3, [pc, #28]	; (66fc <configure_rtc_callbacks+0x24>)
    66e0:	2200      	movs	r2, #0
    66e2:	0018      	movs	r0, r3
    66e4:	4b06      	ldr	r3, [pc, #24]	; (6700 <configure_rtc_callbacks+0x28>)
    66e6:	4798      	blx	r3
	rtc_count_enable_callback(&rtc_instance, RTC_COUNT_CALLBACK_COMPARE_0);
    66e8:	4b04      	ldr	r3, [pc, #16]	; (66fc <configure_rtc_callbacks+0x24>)
    66ea:	2100      	movs	r1, #0
    66ec:	0018      	movs	r0, r3
    66ee:	4b05      	ldr	r3, [pc, #20]	; (6704 <configure_rtc_callbacks+0x2c>)
    66f0:	4798      	blx	r3
}
    66f2:	46c0      	nop			; (mov r8, r8)
    66f4:	46bd      	mov	sp, r7
    66f6:	bd80      	pop	{r7, pc}
    66f8:	00006709 	.word	0x00006709
    66fc:	20003d84 	.word	0x20003d84
    6700:	00003409 	.word	0x00003409
    6704:	000034b5 	.word	0x000034b5

00006708 <rtc_overflow_callback>:

void rtc_overflow_callback(void){
    6708:	b590      	push	{r4, r7, lr}
    670a:	b083      	sub	sp, #12
    670c:	af00      	add	r7, sp, #0
	uint8_t evt_msg, tmp;
	
	rtc_count_set_count(&rtc_instance, 0);
    670e:	4b66      	ldr	r3, [pc, #408]	; (68a8 <rtc_overflow_callback+0x1a0>)
    6710:	2100      	movs	r1, #0
    6712:	0018      	movs	r0, r3
    6714:	4b65      	ldr	r3, [pc, #404]	; (68ac <rtc_overflow_callback+0x1a4>)
    6716:	4798      	blx	r3
		
	local_min += BASIC_RTC_STEP;
    6718:	4b65      	ldr	r3, [pc, #404]	; (68b0 <rtc_overflow_callback+0x1a8>)
    671a:	781b      	ldrb	r3, [r3, #0]
    671c:	330a      	adds	r3, #10
    671e:	b2da      	uxtb	r2, r3
    6720:	4b63      	ldr	r3, [pc, #396]	; (68b0 <rtc_overflow_callback+0x1a8>)
    6722:	701a      	strb	r2, [r3, #0]
	local_hour = (local_hour + local_min / 60) % 24;
    6724:	4b63      	ldr	r3, [pc, #396]	; (68b4 <rtc_overflow_callback+0x1ac>)
    6726:	781b      	ldrb	r3, [r3, #0]
    6728:	001c      	movs	r4, r3
    672a:	4b61      	ldr	r3, [pc, #388]	; (68b0 <rtc_overflow_callback+0x1a8>)
    672c:	781a      	ldrb	r2, [r3, #0]
    672e:	4b62      	ldr	r3, [pc, #392]	; (68b8 <rtc_overflow_callback+0x1b0>)
    6730:	213c      	movs	r1, #60	; 0x3c
    6732:	0010      	movs	r0, r2
    6734:	4798      	blx	r3
    6736:	0003      	movs	r3, r0
    6738:	b2db      	uxtb	r3, r3
    673a:	18e2      	adds	r2, r4, r3
    673c:	4b5f      	ldr	r3, [pc, #380]	; (68bc <rtc_overflow_callback+0x1b4>)
    673e:	2118      	movs	r1, #24
    6740:	0010      	movs	r0, r2
    6742:	4798      	blx	r3
    6744:	000b      	movs	r3, r1
    6746:	b2da      	uxtb	r2, r3
    6748:	4b5a      	ldr	r3, [pc, #360]	; (68b4 <rtc_overflow_callback+0x1ac>)
    674a:	701a      	strb	r2, [r3, #0]
	local_min = local_min % 60;
    674c:	4b58      	ldr	r3, [pc, #352]	; (68b0 <rtc_overflow_callback+0x1a8>)
    674e:	781a      	ldrb	r2, [r3, #0]
    6750:	4b5b      	ldr	r3, [pc, #364]	; (68c0 <rtc_overflow_callback+0x1b8>)
    6752:	213c      	movs	r1, #60	; 0x3c
    6754:	0010      	movs	r0, r2
    6756:	4798      	blx	r3
    6758:	000b      	movs	r3, r1
    675a:	b2da      	uxtb	r2, r3
    675c:	4b54      	ldr	r3, [pc, #336]	; (68b0 <rtc_overflow_callback+0x1a8>)
    675e:	701a      	strb	r2, [r3, #0]
	
	
	for(uint8_t i = 0; i < TIME_SCHEDULE_NUM; i++){
    6760:	1dfb      	adds	r3, r7, #7
    6762:	2200      	movs	r2, #0
    6764:	701a      	strb	r2, [r3, #0]
    6766:	e07d      	b.n	6864 <rtc_overflow_callback+0x15c>
		tmp = time_schedule_list[i].actuator_number;
    6768:	1dfb      	adds	r3, r7, #7
    676a:	781a      	ldrb	r2, [r3, #0]
    676c:	1db9      	adds	r1, r7, #6
    676e:	4855      	ldr	r0, [pc, #340]	; (68c4 <rtc_overflow_callback+0x1bc>)
    6770:	0013      	movs	r3, r2
    6772:	009b      	lsls	r3, r3, #2
    6774:	189b      	adds	r3, r3, r2
    6776:	18c3      	adds	r3, r0, r3
    6778:	3304      	adds	r3, #4
    677a:	781b      	ldrb	r3, [r3, #0]
    677c:	700b      	strb	r3, [r1, #0]
		if(local_hour == time_schedule_list[i].start_hour && local_min == time_schedule_list[i].start_min){
    677e:	1dfb      	adds	r3, r7, #7
    6780:	781a      	ldrb	r2, [r3, #0]
    6782:	4950      	ldr	r1, [pc, #320]	; (68c4 <rtc_overflow_callback+0x1bc>)
    6784:	0013      	movs	r3, r2
    6786:	009b      	lsls	r3, r3, #2
    6788:	189b      	adds	r3, r3, r2
    678a:	5c5a      	ldrb	r2, [r3, r1]
    678c:	4b49      	ldr	r3, [pc, #292]	; (68b4 <rtc_overflow_callback+0x1ac>)
    678e:	781b      	ldrb	r3, [r3, #0]
    6790:	429a      	cmp	r2, r3
    6792:	d12c      	bne.n	67ee <rtc_overflow_callback+0xe6>
    6794:	1dfb      	adds	r3, r7, #7
    6796:	781a      	ldrb	r2, [r3, #0]
    6798:	494a      	ldr	r1, [pc, #296]	; (68c4 <rtc_overflow_callback+0x1bc>)
    679a:	0013      	movs	r3, r2
    679c:	009b      	lsls	r3, r3, #2
    679e:	189b      	adds	r3, r3, r2
    67a0:	18cb      	adds	r3, r1, r3
    67a2:	3301      	adds	r3, #1
    67a4:	781a      	ldrb	r2, [r3, #0]
    67a6:	4b42      	ldr	r3, [pc, #264]	; (68b0 <rtc_overflow_callback+0x1a8>)
    67a8:	781b      	ldrb	r3, [r3, #0]
    67aa:	429a      	cmp	r2, r3
    67ac:	d11f      	bne.n	67ee <rtc_overflow_callback+0xe6>
			port_pin_set_output_level(actuator_list[tmp].act_GPIO, actuator_list[tmp].initial_state ^ 1);
    67ae:	1dbb      	adds	r3, r7, #6
    67b0:	781b      	ldrb	r3, [r3, #0]
    67b2:	4a45      	ldr	r2, [pc, #276]	; (68c8 <rtc_overflow_callback+0x1c0>)
    67b4:	009b      	lsls	r3, r3, #2
    67b6:	18d3      	adds	r3, r2, r3
    67b8:	3303      	adds	r3, #3
    67ba:	7818      	ldrb	r0, [r3, #0]
    67bc:	1dbb      	adds	r3, r7, #6
    67be:	781b      	ldrb	r3, [r3, #0]
    67c0:	4a41      	ldr	r2, [pc, #260]	; (68c8 <rtc_overflow_callback+0x1c0>)
    67c2:	009b      	lsls	r3, r3, #2
    67c4:	18d3      	adds	r3, r2, r3
    67c6:	3302      	adds	r3, #2
    67c8:	781b      	ldrb	r3, [r3, #0]
    67ca:	2201      	movs	r2, #1
    67cc:	4053      	eors	r3, r2
    67ce:	b2db      	uxtb	r3, r3
    67d0:	1e5a      	subs	r2, r3, #1
    67d2:	4193      	sbcs	r3, r2
    67d4:	b2db      	uxtb	r3, r3
    67d6:	0019      	movs	r1, r3
    67d8:	4b3c      	ldr	r3, [pc, #240]	; (68cc <rtc_overflow_callback+0x1c4>)
    67da:	4798      	blx	r3
			actuator_list[tmp].sch_act_flag = 1;
    67dc:	1dbb      	adds	r3, r7, #6
    67de:	781b      	ldrb	r3, [r3, #0]
    67e0:	4a39      	ldr	r2, [pc, #228]	; (68c8 <rtc_overflow_callback+0x1c0>)
    67e2:	009b      	lsls	r3, r3, #2
    67e4:	18d3      	adds	r3, r2, r3
    67e6:	3301      	adds	r3, #1
    67e8:	2201      	movs	r2, #1
    67ea:	701a      	strb	r2, [r3, #0]
    67ec:	e035      	b.n	685a <rtc_overflow_callback+0x152>
		}
		else if(local_hour == time_schedule_list[i].end_hour && local_min == time_schedule_list[i].end_min){
    67ee:	1dfb      	adds	r3, r7, #7
    67f0:	781a      	ldrb	r2, [r3, #0]
    67f2:	4934      	ldr	r1, [pc, #208]	; (68c4 <rtc_overflow_callback+0x1bc>)
    67f4:	0013      	movs	r3, r2
    67f6:	009b      	lsls	r3, r3, #2
    67f8:	189b      	adds	r3, r3, r2
    67fa:	18cb      	adds	r3, r1, r3
    67fc:	3302      	adds	r3, #2
    67fe:	781a      	ldrb	r2, [r3, #0]
    6800:	4b2c      	ldr	r3, [pc, #176]	; (68b4 <rtc_overflow_callback+0x1ac>)
    6802:	781b      	ldrb	r3, [r3, #0]
    6804:	429a      	cmp	r2, r3
    6806:	d128      	bne.n	685a <rtc_overflow_callback+0x152>
    6808:	1dfb      	adds	r3, r7, #7
    680a:	781a      	ldrb	r2, [r3, #0]
    680c:	492d      	ldr	r1, [pc, #180]	; (68c4 <rtc_overflow_callback+0x1bc>)
    680e:	0013      	movs	r3, r2
    6810:	009b      	lsls	r3, r3, #2
    6812:	189b      	adds	r3, r3, r2
    6814:	18cb      	adds	r3, r1, r3
    6816:	3303      	adds	r3, #3
    6818:	781a      	ldrb	r2, [r3, #0]
    681a:	4b25      	ldr	r3, [pc, #148]	; (68b0 <rtc_overflow_callback+0x1a8>)
    681c:	781b      	ldrb	r3, [r3, #0]
    681e:	429a      	cmp	r2, r3
    6820:	d11b      	bne.n	685a <rtc_overflow_callback+0x152>
			port_pin_set_output_level(actuator_list[tmp].act_GPIO, actuator_list[tmp].initial_state);			
    6822:	1dbb      	adds	r3, r7, #6
    6824:	781b      	ldrb	r3, [r3, #0]
    6826:	4a28      	ldr	r2, [pc, #160]	; (68c8 <rtc_overflow_callback+0x1c0>)
    6828:	009b      	lsls	r3, r3, #2
    682a:	18d3      	adds	r3, r2, r3
    682c:	3303      	adds	r3, #3
    682e:	7818      	ldrb	r0, [r3, #0]
    6830:	1dbb      	adds	r3, r7, #6
    6832:	781b      	ldrb	r3, [r3, #0]
    6834:	4a24      	ldr	r2, [pc, #144]	; (68c8 <rtc_overflow_callback+0x1c0>)
    6836:	009b      	lsls	r3, r3, #2
    6838:	18d3      	adds	r3, r2, r3
    683a:	3302      	adds	r3, #2
    683c:	781b      	ldrb	r3, [r3, #0]
    683e:	1e5a      	subs	r2, r3, #1
    6840:	4193      	sbcs	r3, r2
    6842:	b2db      	uxtb	r3, r3
    6844:	0019      	movs	r1, r3
    6846:	4b21      	ldr	r3, [pc, #132]	; (68cc <rtc_overflow_callback+0x1c4>)
    6848:	4798      	blx	r3
			actuator_list[tmp].sch_act_flag = 0;
    684a:	1dbb      	adds	r3, r7, #6
    684c:	781b      	ldrb	r3, [r3, #0]
    684e:	4a1e      	ldr	r2, [pc, #120]	; (68c8 <rtc_overflow_callback+0x1c0>)
    6850:	009b      	lsls	r3, r3, #2
    6852:	18d3      	adds	r3, r2, r3
    6854:	3301      	adds	r3, #1
    6856:	2200      	movs	r2, #0
    6858:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < TIME_SCHEDULE_NUM; i++){
    685a:	1dfb      	adds	r3, r7, #7
    685c:	781a      	ldrb	r2, [r3, #0]
    685e:	1dfb      	adds	r3, r7, #7
    6860:	3201      	adds	r2, #1
    6862:	701a      	strb	r2, [r3, #0]
    6864:	1dfb      	adds	r3, r7, #7
    6866:	781b      	ldrb	r3, [r3, #0]
    6868:	2b03      	cmp	r3, #3
    686a:	d800      	bhi.n	686e <rtc_overflow_callback+0x166>
    686c:	e77c      	b.n	6768 <rtc_overflow_callback+0x60>
		}
	}

	
	tmp_period_steps--;
    686e:	4b18      	ldr	r3, [pc, #96]	; (68d0 <rtc_overflow_callback+0x1c8>)
    6870:	881b      	ldrh	r3, [r3, #0]
    6872:	3b01      	subs	r3, #1
    6874:	b29a      	uxth	r2, r3
    6876:	4b16      	ldr	r3, [pc, #88]	; (68d0 <rtc_overflow_callback+0x1c8>)
    6878:	801a      	strh	r2, [r3, #0]
	if(	tmp_period_steps == 0){
    687a:	4b15      	ldr	r3, [pc, #84]	; (68d0 <rtc_overflow_callback+0x1c8>)
    687c:	881b      	ldrh	r3, [r3, #0]
    687e:	2b00      	cmp	r3, #0
    6880:	d10e      	bne.n	68a0 <rtc_overflow_callback+0x198>
		tmp_period_steps = rtc_period_steps;
    6882:	4b14      	ldr	r3, [pc, #80]	; (68d4 <rtc_overflow_callback+0x1cc>)
    6884:	881a      	ldrh	r2, [r3, #0]
    6886:	4b12      	ldr	r3, [pc, #72]	; (68d0 <rtc_overflow_callback+0x1c8>)
    6888:	801a      	strh	r2, [r3, #0]
		
		evt_msg = EVT_RTC_CALLBACK;
    688a:	1d7b      	adds	r3, r7, #5
    688c:	2204      	movs	r2, #4
    688e:	701a      	strb	r2, [r3, #0]
		xQueueSend(Queue_id_rtc, &evt_msg, 0);
    6890:	4b11      	ldr	r3, [pc, #68]	; (68d8 <rtc_overflow_callback+0x1d0>)
    6892:	6818      	ldr	r0, [r3, #0]
    6894:	1d79      	adds	r1, r7, #5
    6896:	2300      	movs	r3, #0
    6898:	2200      	movs	r2, #0
    689a:	4c10      	ldr	r4, [pc, #64]	; (68dc <rtc_overflow_callback+0x1d4>)
    689c:	47a0      	blx	r4
				
	//time_schedule_list / actuator_list
	// TIME_SCHEDULE_NUM
	//   10   ~  ,     ==  .
	
	return;
    689e:	46c0      	nop			; (mov r8, r8)
    68a0:	46c0      	nop			; (mov r8, r8)
}
    68a2:	46bd      	mov	sp, r7
    68a4:	b003      	add	sp, #12
    68a6:	bd90      	pop	{r4, r7, pc}
    68a8:	20003d84 	.word	0x20003d84
    68ac:	0000331d 	.word	0x0000331d
    68b0:	20003cb9 	.word	0x20003cb9
    68b4:	20003cb8 	.word	0x20003cb8
    68b8:	000076d9 	.word	0x000076d9
    68bc:	000079b9 	.word	0x000079b9
    68c0:	000077e5 	.word	0x000077e5
    68c4:	20003dd0 	.word	0x20003dd0
    68c8:	20003e50 	.word	0x20003e50
    68cc:	00005fa9 	.word	0x00005fa9
    68d0:	20003de4 	.word	0x20003de4
    68d4:	20000010 	.word	0x20000010
    68d8:	20003d80 	.word	0x20003d80
    68dc:	000007c1 	.word	0x000007c1

000068e0 <rtc_routine>:
void rtc_routine(void){
    68e0:	b590      	push	{r4, r7, lr}
    68e2:	b085      	sub	sp, #20
    68e4:	af00      	add	r7, sp, #0
	uint8_t buffer;

	act_info* tmp;

	
	sensor_on();
    68e6:	4bc7      	ldr	r3, [pc, #796]	; (6c04 <rtc_routine+0x324>)
    68e8:	4798      	blx	r3
	vTaskDelay(SEN_WORMUP * 1000);	// sec ~> msec
    68ea:	23fa      	movs	r3, #250	; 0xfa
    68ec:	009b      	lsls	r3, r3, #2
    68ee:	0018      	movs	r0, r3
    68f0:	4bc5      	ldr	r3, [pc, #788]	; (6c08 <rtc_routine+0x328>)
    68f2:	4798      	blx	r3
				
	get_sen_data(sensor_data);
    68f4:	4bc5      	ldr	r3, [pc, #788]	; (6c0c <rtc_routine+0x32c>)
    68f6:	0018      	movs	r0, r3
    68f8:	4bc5      	ldr	r3, [pc, #788]	; (6c10 <rtc_routine+0x330>)
    68fa:	4798      	blx	r3
//	sensor_data_send(acted);
	
	// req!!!	
	buffer = endian_trans(EXT_SEN_REQ);
    68fc:	2309      	movs	r3, #9
    68fe:	18fc      	adds	r4, r7, r3
    6900:	20cc      	movs	r0, #204	; 0xcc
    6902:	4bc4      	ldr	r3, [pc, #784]	; (6c14 <rtc_routine+0x334>)
    6904:	4798      	blx	r3
    6906:	0003      	movs	r3, r0
    6908:	7023      	strb	r3, [r4, #0]
	usart_write_wait(&usart_instance, buffer);				
    690a:	2309      	movs	r3, #9
    690c:	18fb      	adds	r3, r7, r3
    690e:	781b      	ldrb	r3, [r3, #0]
    6910:	b29a      	uxth	r2, r3
    6912:	4bc1      	ldr	r3, [pc, #772]	; (6c18 <rtc_routine+0x338>)
    6914:	0011      	movs	r1, r2
    6916:	0018      	movs	r0, r3
    6918:	4bc0      	ldr	r3, [pc, #768]	; (6c1c <rtc_routine+0x33c>)
    691a:	4798      	blx	r3
	for(uint8_t di = 0; di < 50; di++){
    691c:	230b      	movs	r3, #11
    691e:	18fb      	adds	r3, r7, r3
    6920:	2200      	movs	r2, #0
    6922:	701a      	strb	r2, [r3, #0]
    6924:	e00d      	b.n	6942 <rtc_routine+0x62>
		if(ext_sensor_get_bool == 1)	break;
    6926:	4bbe      	ldr	r3, [pc, #760]	; (6c20 <rtc_routine+0x340>)
    6928:	781b      	ldrb	r3, [r3, #0]
    692a:	2b01      	cmp	r3, #1
    692c:	d00f      	beq.n	694e <rtc_routine+0x6e>
		else							vTaskDelay(100);
    692e:	2064      	movs	r0, #100	; 0x64
    6930:	4bb5      	ldr	r3, [pc, #724]	; (6c08 <rtc_routine+0x328>)
    6932:	4798      	blx	r3
	for(uint8_t di = 0; di < 50; di++){
    6934:	230b      	movs	r3, #11
    6936:	18fb      	adds	r3, r7, r3
    6938:	781a      	ldrb	r2, [r3, #0]
    693a:	230b      	movs	r3, #11
    693c:	18fb      	adds	r3, r7, r3
    693e:	3201      	adds	r2, #1
    6940:	701a      	strb	r2, [r3, #0]
    6942:	230b      	movs	r3, #11
    6944:	18fb      	adds	r3, r7, r3
    6946:	781b      	ldrb	r3, [r3, #0]
    6948:	2b31      	cmp	r3, #49	; 0x31
    694a:	d9ec      	bls.n	6926 <rtc_routine+0x46>
    694c:	e000      	b.n	6950 <rtc_routine+0x70>
		if(ext_sensor_get_bool == 1)	break;
    694e:	46c0      	nop			; (mov r8, r8)
	}
	ext_sensor_get_bool = 0;
    6950:	4bb3      	ldr	r3, [pc, #716]	; (6c20 <rtc_routine+0x340>)
    6952:	2200      	movs	r2, #0
    6954:	701a      	strb	r2, [r3, #0]
				
	
	
	tmp_acted = 0;
    6956:	230c      	movs	r3, #12
    6958:	18fb      	adds	r3, r7, r3
    695a:	2200      	movs	r2, #0
    695c:	701a      	strb	r2, [r3, #0]

	for(j = 0; j < act_cnt; j++){
    695e:	230e      	movs	r3, #14
    6960:	18fb      	adds	r3, r7, r3
    6962:	2200      	movs	r2, #0
    6964:	701a      	strb	r2, [r3, #0]
    6966:	e106      	b.n	6b76 <rtc_routine+0x296>
		for(i = 0; i < map_page_count; i++){
    6968:	230f      	movs	r3, #15
    696a:	18fb      	adds	r3, r7, r3
    696c:	2200      	movs	r2, #0
    696e:	701a      	strb	r2, [r3, #0]
    6970:	e0b8      	b.n	6ae4 <rtc_routine+0x204>
			tmp = &(actuator_sensor_mapping[i]);
    6972:	230f      	movs	r3, #15
    6974:	18fb      	adds	r3, r7, r3
    6976:	781b      	ldrb	r3, [r3, #0]
    6978:	00da      	lsls	r2, r3, #3
    697a:	4baa      	ldr	r3, [pc, #680]	; (6c24 <rtc_routine+0x344>)
    697c:	18d3      	adds	r3, r2, r3
    697e:	607b      	str	r3, [r7, #4]
			uint8_t sensor_index = tmp->mapped_sensor;
    6980:	1cfb      	adds	r3, r7, #3
    6982:	687a      	ldr	r2, [r7, #4]
    6984:	7812      	ldrb	r2, [r2, #0]
    6986:	701a      	strb	r2, [r3, #0]
			
			if(sensor_index < SENSOR_NUM){
    6988:	1cfb      	adds	r3, r7, #3
    698a:	781b      	ldrb	r3, [r3, #0]
    698c:	2b07      	cmp	r3, #7
    698e:	d82c      	bhi.n	69ea <rtc_routine+0x10a>
				if(sensor_data[sensor_index] > tmp->threshold && tmp->trigger_method == 1)	status = 1;
    6990:	1cfb      	adds	r3, r7, #3
    6992:	781a      	ldrb	r2, [r3, #0]
    6994:	4b9d      	ldr	r3, [pc, #628]	; (6c0c <rtc_routine+0x32c>)
    6996:	0052      	lsls	r2, r2, #1
    6998:	5ad3      	ldrh	r3, [r2, r3]
    699a:	b29b      	uxth	r3, r3
    699c:	001a      	movs	r2, r3
    699e:	687b      	ldr	r3, [r7, #4]
    69a0:	685b      	ldr	r3, [r3, #4]
    69a2:	429a      	cmp	r2, r3
    69a4:	dd08      	ble.n	69b8 <rtc_routine+0xd8>
    69a6:	687b      	ldr	r3, [r7, #4]
    69a8:	789b      	ldrb	r3, [r3, #2]
    69aa:	2b01      	cmp	r3, #1
    69ac:	d104      	bne.n	69b8 <rtc_routine+0xd8>
    69ae:	230d      	movs	r3, #13
    69b0:	18fb      	adds	r3, r7, r3
    69b2:	2201      	movs	r2, #1
    69b4:	701a      	strb	r2, [r3, #0]
    69b6:	e045      	b.n	6a44 <rtc_routine+0x164>
				else if(sensor_data[sensor_index] <= tmp->threshold && tmp->trigger_method == 0)	status = 1;
    69b8:	1cfb      	adds	r3, r7, #3
    69ba:	781a      	ldrb	r2, [r3, #0]
    69bc:	4b93      	ldr	r3, [pc, #588]	; (6c0c <rtc_routine+0x32c>)
    69be:	0052      	lsls	r2, r2, #1
    69c0:	5ad3      	ldrh	r3, [r2, r3]
    69c2:	b29b      	uxth	r3, r3
    69c4:	001a      	movs	r2, r3
    69c6:	687b      	ldr	r3, [r7, #4]
    69c8:	685b      	ldr	r3, [r3, #4]
    69ca:	429a      	cmp	r2, r3
    69cc:	dc08      	bgt.n	69e0 <rtc_routine+0x100>
    69ce:	687b      	ldr	r3, [r7, #4]
    69d0:	789b      	ldrb	r3, [r3, #2]
    69d2:	2b00      	cmp	r3, #0
    69d4:	d104      	bne.n	69e0 <rtc_routine+0x100>
    69d6:	230d      	movs	r3, #13
    69d8:	18fb      	adds	r3, r7, r3
    69da:	2201      	movs	r2, #1
    69dc:	701a      	strb	r2, [r3, #0]
    69de:	e031      	b.n	6a44 <rtc_routine+0x164>
				else	status = 0;
    69e0:	230d      	movs	r3, #13
    69e2:	18fb      	adds	r3, r7, r3
    69e4:	2200      	movs	r2, #0
    69e6:	701a      	strb	r2, [r3, #0]
    69e8:	e02c      	b.n	6a44 <rtc_routine+0x164>
			}
			else{
				sensor_index = sensor_index - SENSOR_NUM;
    69ea:	1cfb      	adds	r3, r7, #3
    69ec:	1cfa      	adds	r2, r7, #3
    69ee:	7812      	ldrb	r2, [r2, #0]
    69f0:	3a08      	subs	r2, #8
    69f2:	701a      	strb	r2, [r3, #0]
				if(ext_sensor_data[sensor_index] > tmp->threshold && tmp->trigger_method == 1)	status = 1;
    69f4:	1cfb      	adds	r3, r7, #3
    69f6:	781a      	ldrb	r2, [r3, #0]
    69f8:	4b8b      	ldr	r3, [pc, #556]	; (6c28 <rtc_routine+0x348>)
    69fa:	0092      	lsls	r2, r2, #2
    69fc:	58d2      	ldr	r2, [r2, r3]
    69fe:	687b      	ldr	r3, [r7, #4]
    6a00:	685b      	ldr	r3, [r3, #4]
    6a02:	429a      	cmp	r2, r3
    6a04:	dd08      	ble.n	6a18 <rtc_routine+0x138>
    6a06:	687b      	ldr	r3, [r7, #4]
    6a08:	789b      	ldrb	r3, [r3, #2]
    6a0a:	2b01      	cmp	r3, #1
    6a0c:	d104      	bne.n	6a18 <rtc_routine+0x138>
    6a0e:	230d      	movs	r3, #13
    6a10:	18fb      	adds	r3, r7, r3
    6a12:	2201      	movs	r2, #1
    6a14:	701a      	strb	r2, [r3, #0]
    6a16:	e015      	b.n	6a44 <rtc_routine+0x164>
				else if(ext_sensor_data[sensor_index] <= tmp->threshold && tmp->trigger_method == 0)	status = 1;
    6a18:	1cfb      	adds	r3, r7, #3
    6a1a:	781a      	ldrb	r2, [r3, #0]
    6a1c:	4b82      	ldr	r3, [pc, #520]	; (6c28 <rtc_routine+0x348>)
    6a1e:	0092      	lsls	r2, r2, #2
    6a20:	58d2      	ldr	r2, [r2, r3]
    6a22:	687b      	ldr	r3, [r7, #4]
    6a24:	685b      	ldr	r3, [r3, #4]
    6a26:	429a      	cmp	r2, r3
    6a28:	dc08      	bgt.n	6a3c <rtc_routine+0x15c>
    6a2a:	687b      	ldr	r3, [r7, #4]
    6a2c:	789b      	ldrb	r3, [r3, #2]
    6a2e:	2b00      	cmp	r3, #0
    6a30:	d104      	bne.n	6a3c <rtc_routine+0x15c>
    6a32:	230d      	movs	r3, #13
    6a34:	18fb      	adds	r3, r7, r3
    6a36:	2201      	movs	r2, #1
    6a38:	701a      	strb	r2, [r3, #0]
    6a3a:	e003      	b.n	6a44 <rtc_routine+0x164>
				else	status = 0;				
    6a3c:	230d      	movs	r3, #13
    6a3e:	18fb      	adds	r3, r7, r3
    6a40:	2200      	movs	r2, #0
    6a42:	701a      	strb	r2, [r3, #0]
			}
			// trigger method	~> over than 0 : it will operate when sensor > thres
			//					~> less than 0 : " when sensor <= thres
			// status : if trigger region and actual sensor val region is same, it will become 1 / else, 0
			
			if(actuator_list[tmp->mapped_actuator].sch_act_flag != 1){
    6a44:	687b      	ldr	r3, [r7, #4]
    6a46:	785b      	ldrb	r3, [r3, #1]
    6a48:	4a78      	ldr	r2, [pc, #480]	; (6c2c <rtc_routine+0x34c>)
    6a4a:	009b      	lsls	r3, r3, #2
    6a4c:	18d3      	adds	r3, r2, r3
    6a4e:	3301      	adds	r3, #1
    6a50:	781b      	ldrb	r3, [r3, #0]
    6a52:	2b01      	cmp	r3, #1
    6a54:	d03f      	beq.n	6ad6 <rtc_routine+0x1f6>
				if(status == 1)	{
    6a56:	230d      	movs	r3, #13
    6a58:	18fb      	adds	r3, r7, r3
    6a5a:	781b      	ldrb	r3, [r3, #0]
    6a5c:	2b01      	cmp	r3, #1
    6a5e:	d126      	bne.n	6aae <rtc_routine+0x1ce>
					port_pin_set_output_level(actuator_list[tmp->mapped_actuator].act_GPIO,
    6a60:	687b      	ldr	r3, [r7, #4]
    6a62:	785b      	ldrb	r3, [r3, #1]
    6a64:	4a71      	ldr	r2, [pc, #452]	; (6c2c <rtc_routine+0x34c>)
    6a66:	009b      	lsls	r3, r3, #2
    6a68:	18d3      	adds	r3, r2, r3
    6a6a:	3303      	adds	r3, #3
    6a6c:	7818      	ldrb	r0, [r3, #0]
					actuator_list[tmp->mapped_actuator].initial_state ^ 1);
    6a6e:	687b      	ldr	r3, [r7, #4]
    6a70:	785b      	ldrb	r3, [r3, #1]
    6a72:	4a6e      	ldr	r2, [pc, #440]	; (6c2c <rtc_routine+0x34c>)
    6a74:	009b      	lsls	r3, r3, #2
    6a76:	18d3      	adds	r3, r2, r3
    6a78:	3302      	adds	r3, #2
    6a7a:	781b      	ldrb	r3, [r3, #0]
					port_pin_set_output_level(actuator_list[tmp->mapped_actuator].act_GPIO,
    6a7c:	2201      	movs	r2, #1
    6a7e:	4053      	eors	r3, r2
    6a80:	b2db      	uxtb	r3, r3
    6a82:	1e5a      	subs	r2, r3, #1
    6a84:	4193      	sbcs	r3, r2
    6a86:	b2db      	uxtb	r3, r3
    6a88:	0019      	movs	r1, r3
    6a8a:	4b69      	ldr	r3, [pc, #420]	; (6c30 <rtc_routine+0x350>)
    6a8c:	4798      	blx	r3
					
					tmp_acted = tmp_acted | (1 << tmp->mapped_actuator);
    6a8e:	687b      	ldr	r3, [r7, #4]
    6a90:	785b      	ldrb	r3, [r3, #1]
    6a92:	001a      	movs	r2, r3
    6a94:	2301      	movs	r3, #1
    6a96:	4093      	lsls	r3, r2
    6a98:	b25a      	sxtb	r2, r3
    6a9a:	230c      	movs	r3, #12
    6a9c:	18fb      	adds	r3, r7, r3
    6a9e:	781b      	ldrb	r3, [r3, #0]
    6aa0:	b25b      	sxtb	r3, r3
    6aa2:	4313      	orrs	r3, r2
    6aa4:	b25a      	sxtb	r2, r3
    6aa6:	230c      	movs	r3, #12
    6aa8:	18fb      	adds	r3, r7, r3
    6aaa:	701a      	strb	r2, [r3, #0]
    6aac:	e013      	b.n	6ad6 <rtc_routine+0x1f6>
				}
				else{
					port_pin_set_output_level(actuator_list[tmp->mapped_actuator].act_GPIO,
    6aae:	687b      	ldr	r3, [r7, #4]
    6ab0:	785b      	ldrb	r3, [r3, #1]
    6ab2:	4a5e      	ldr	r2, [pc, #376]	; (6c2c <rtc_routine+0x34c>)
    6ab4:	009b      	lsls	r3, r3, #2
    6ab6:	18d3      	adds	r3, r2, r3
    6ab8:	3303      	adds	r3, #3
    6aba:	7818      	ldrb	r0, [r3, #0]
					actuator_list[tmp->mapped_actuator].initial_state);
    6abc:	687b      	ldr	r3, [r7, #4]
    6abe:	785b      	ldrb	r3, [r3, #1]
    6ac0:	4a5a      	ldr	r2, [pc, #360]	; (6c2c <rtc_routine+0x34c>)
    6ac2:	009b      	lsls	r3, r3, #2
    6ac4:	18d3      	adds	r3, r2, r3
    6ac6:	3302      	adds	r3, #2
    6ac8:	781b      	ldrb	r3, [r3, #0]
					port_pin_set_output_level(actuator_list[tmp->mapped_actuator].act_GPIO,
    6aca:	1e5a      	subs	r2, r3, #1
    6acc:	4193      	sbcs	r3, r2
    6ace:	b2db      	uxtb	r3, r3
    6ad0:	0019      	movs	r1, r3
    6ad2:	4b57      	ldr	r3, [pc, #348]	; (6c30 <rtc_routine+0x350>)
    6ad4:	4798      	blx	r3
		for(i = 0; i < map_page_count; i++){
    6ad6:	230f      	movs	r3, #15
    6ad8:	18fb      	adds	r3, r7, r3
    6ada:	781a      	ldrb	r2, [r3, #0]
    6adc:	230f      	movs	r3, #15
    6ade:	18fb      	adds	r3, r7, r3
    6ae0:	3201      	adds	r2, #1
    6ae2:	701a      	strb	r2, [r3, #0]
    6ae4:	4b53      	ldr	r3, [pc, #332]	; (6c34 <rtc_routine+0x354>)
    6ae6:	781b      	ldrb	r3, [r3, #0]
    6ae8:	220f      	movs	r2, #15
    6aea:	18ba      	adds	r2, r7, r2
    6aec:	7812      	ldrb	r2, [r2, #0]
    6aee:	429a      	cmp	r2, r3
    6af0:	d200      	bcs.n	6af4 <rtc_routine+0x214>
    6af2:	e73e      	b.n	6972 <rtc_routine+0x92>
				}
			}
			
		}
		
		vTaskDelay(internal_act_sec * 1000); // sec ~> msec
    6af4:	4b50      	ldr	r3, [pc, #320]	; (6c38 <rtc_routine+0x358>)
    6af6:	781b      	ldrb	r3, [r3, #0]
    6af8:	001a      	movs	r2, r3
    6afa:	23fa      	movs	r3, #250	; 0xfa
    6afc:	009b      	lsls	r3, r3, #2
    6afe:	4353      	muls	r3, r2
    6b00:	0018      	movs	r0, r3
    6b02:	4b41      	ldr	r3, [pc, #260]	; (6c08 <rtc_routine+0x328>)
    6b04:	4798      	blx	r3
		get_sen_data(sensor_data);
    6b06:	4b41      	ldr	r3, [pc, #260]	; (6c0c <rtc_routine+0x32c>)
    6b08:	0018      	movs	r0, r3
    6b0a:	4b41      	ldr	r3, [pc, #260]	; (6c10 <rtc_routine+0x330>)
    6b0c:	4798      	blx	r3
		
		buffer = endian_trans(EXT_SEN_REQ);
    6b0e:	2309      	movs	r3, #9
    6b10:	18fc      	adds	r4, r7, r3
    6b12:	20cc      	movs	r0, #204	; 0xcc
    6b14:	4b3f      	ldr	r3, [pc, #252]	; (6c14 <rtc_routine+0x334>)
    6b16:	4798      	blx	r3
    6b18:	0003      	movs	r3, r0
    6b1a:	7023      	strb	r3, [r4, #0]
		usart_write_wait(&usart_instance, buffer);
    6b1c:	2309      	movs	r3, #9
    6b1e:	18fb      	adds	r3, r7, r3
    6b20:	781b      	ldrb	r3, [r3, #0]
    6b22:	b29a      	uxth	r2, r3
    6b24:	4b3c      	ldr	r3, [pc, #240]	; (6c18 <rtc_routine+0x338>)
    6b26:	0011      	movs	r1, r2
    6b28:	0018      	movs	r0, r3
    6b2a:	4b3c      	ldr	r3, [pc, #240]	; (6c1c <rtc_routine+0x33c>)
    6b2c:	4798      	blx	r3
		for(uint8_t di = 0; di < 50; di++){
    6b2e:	230a      	movs	r3, #10
    6b30:	18fb      	adds	r3, r7, r3
    6b32:	2200      	movs	r2, #0
    6b34:	701a      	strb	r2, [r3, #0]
    6b36:	e00d      	b.n	6b54 <rtc_routine+0x274>
			if(ext_sensor_get_bool == 1)	break;
    6b38:	4b39      	ldr	r3, [pc, #228]	; (6c20 <rtc_routine+0x340>)
    6b3a:	781b      	ldrb	r3, [r3, #0]
    6b3c:	2b01      	cmp	r3, #1
    6b3e:	d00f      	beq.n	6b60 <rtc_routine+0x280>
			else							vTaskDelay(100);
    6b40:	2064      	movs	r0, #100	; 0x64
    6b42:	4b31      	ldr	r3, [pc, #196]	; (6c08 <rtc_routine+0x328>)
    6b44:	4798      	blx	r3
		for(uint8_t di = 0; di < 50; di++){
    6b46:	230a      	movs	r3, #10
    6b48:	18fb      	adds	r3, r7, r3
    6b4a:	781a      	ldrb	r2, [r3, #0]
    6b4c:	230a      	movs	r3, #10
    6b4e:	18fb      	adds	r3, r7, r3
    6b50:	3201      	adds	r2, #1
    6b52:	701a      	strb	r2, [r3, #0]
    6b54:	230a      	movs	r3, #10
    6b56:	18fb      	adds	r3, r7, r3
    6b58:	781b      	ldrb	r3, [r3, #0]
    6b5a:	2b31      	cmp	r3, #49	; 0x31
    6b5c:	d9ec      	bls.n	6b38 <rtc_routine+0x258>
    6b5e:	e000      	b.n	6b62 <rtc_routine+0x282>
			if(ext_sensor_get_bool == 1)	break;
    6b60:	46c0      	nop			; (mov r8, r8)
		}
		ext_sensor_get_bool = 0;
    6b62:	4b2f      	ldr	r3, [pc, #188]	; (6c20 <rtc_routine+0x340>)
    6b64:	2200      	movs	r2, #0
    6b66:	701a      	strb	r2, [r3, #0]
	for(j = 0; j < act_cnt; j++){
    6b68:	230e      	movs	r3, #14
    6b6a:	18fb      	adds	r3, r7, r3
    6b6c:	781a      	ldrb	r2, [r3, #0]
    6b6e:	230e      	movs	r3, #14
    6b70:	18fb      	adds	r3, r7, r3
    6b72:	3201      	adds	r2, #1
    6b74:	701a      	strb	r2, [r3, #0]
    6b76:	4b31      	ldr	r3, [pc, #196]	; (6c3c <rtc_routine+0x35c>)
    6b78:	781b      	ldrb	r3, [r3, #0]
    6b7a:	220e      	movs	r2, #14
    6b7c:	18ba      	adds	r2, r7, r2
    6b7e:	7812      	ldrb	r2, [r2, #0]
    6b80:	429a      	cmp	r2, r3
    6b82:	d200      	bcs.n	6b86 <rtc_routine+0x2a6>
    6b84:	e6f0      	b.n	6968 <rtc_routine+0x88>
	}
	
	sensor_data_send(tmp_acted);
    6b86:	230c      	movs	r3, #12
    6b88:	18fb      	adds	r3, r7, r3
    6b8a:	781b      	ldrb	r3, [r3, #0]
    6b8c:	0018      	movs	r0, r3
    6b8e:	4b2c      	ldr	r3, [pc, #176]	; (6c40 <rtc_routine+0x360>)
    6b90:	4798      	blx	r3
	
	sensor_off();
    6b92:	4b2c      	ldr	r3, [pc, #176]	; (6c44 <rtc_routine+0x364>)
    6b94:	4798      	blx	r3
	acted = 0;
    6b96:	4b2c      	ldr	r3, [pc, #176]	; (6c48 <rtc_routine+0x368>)
    6b98:	2200      	movs	r2, #0
    6b9a:	701a      	strb	r2, [r3, #0]




	for(i = 0; i < map_page_count; i++){
    6b9c:	230f      	movs	r3, #15
    6b9e:	18fb      	adds	r3, r7, r3
    6ba0:	2200      	movs	r2, #0
    6ba2:	701a      	strb	r2, [r3, #0]
    6ba4:	e06d      	b.n	6c82 <rtc_routine+0x3a2>
		tmp_uint8 = actuator_sensor_mapping[i].mapped_actuator;
    6ba6:	230f      	movs	r3, #15
    6ba8:	18fb      	adds	r3, r7, r3
    6baa:	781a      	ldrb	r2, [r3, #0]
    6bac:	1cbb      	adds	r3, r7, #2
    6bae:	491d      	ldr	r1, [pc, #116]	; (6c24 <rtc_routine+0x344>)
    6bb0:	00d2      	lsls	r2, r2, #3
    6bb2:	188a      	adds	r2, r1, r2
    6bb4:	3201      	adds	r2, #1
    6bb6:	7812      	ldrb	r2, [r2, #0]
    6bb8:	701a      	strb	r2, [r3, #0]
		if(actuator_list[tmp_uint8].act_durability == 0 && actuator_list[tmp_uint8].sch_act_flag == 0){
    6bba:	1cbb      	adds	r3, r7, #2
    6bbc:	781a      	ldrb	r2, [r3, #0]
    6bbe:	4b1b      	ldr	r3, [pc, #108]	; (6c2c <rtc_routine+0x34c>)
    6bc0:	0092      	lsls	r2, r2, #2
    6bc2:	5cd3      	ldrb	r3, [r2, r3]
    6bc4:	2b00      	cmp	r3, #0
    6bc6:	d141      	bne.n	6c4c <rtc_routine+0x36c>
    6bc8:	1cbb      	adds	r3, r7, #2
    6bca:	781b      	ldrb	r3, [r3, #0]
    6bcc:	4a17      	ldr	r2, [pc, #92]	; (6c2c <rtc_routine+0x34c>)
    6bce:	009b      	lsls	r3, r3, #2
    6bd0:	18d3      	adds	r3, r2, r3
    6bd2:	3301      	adds	r3, #1
    6bd4:	781b      	ldrb	r3, [r3, #0]
    6bd6:	2b00      	cmp	r3, #0
    6bd8:	d138      	bne.n	6c4c <rtc_routine+0x36c>
			port_pin_set_output_level(actuator_list[tmp_uint8].act_GPIO, actuator_list[tmp_uint8].initial_state);
    6bda:	1cbb      	adds	r3, r7, #2
    6bdc:	781b      	ldrb	r3, [r3, #0]
    6bde:	4a13      	ldr	r2, [pc, #76]	; (6c2c <rtc_routine+0x34c>)
    6be0:	009b      	lsls	r3, r3, #2
    6be2:	18d3      	adds	r3, r2, r3
    6be4:	3303      	adds	r3, #3
    6be6:	7818      	ldrb	r0, [r3, #0]
    6be8:	1cbb      	adds	r3, r7, #2
    6bea:	781b      	ldrb	r3, [r3, #0]
    6bec:	4a0f      	ldr	r2, [pc, #60]	; (6c2c <rtc_routine+0x34c>)
    6bee:	009b      	lsls	r3, r3, #2
    6bf0:	18d3      	adds	r3, r2, r3
    6bf2:	3302      	adds	r3, #2
    6bf4:	781b      	ldrb	r3, [r3, #0]
    6bf6:	1e5a      	subs	r2, r3, #1
    6bf8:	4193      	sbcs	r3, r2
    6bfa:	b2db      	uxtb	r3, r3
    6bfc:	0019      	movs	r1, r3
    6bfe:	4b0c      	ldr	r3, [pc, #48]	; (6c30 <rtc_routine+0x350>)
    6c00:	4798      	blx	r3
    6c02:	e037      	b.n	6c74 <rtc_routine+0x394>
    6c04:	00005ddd 	.word	0x00005ddd
    6c08:	000010bd 	.word	0x000010bd
    6c0c:	20003d74 	.word	0x20003d74
    6c10:	00005e3d 	.word	0x00005e3d
    6c14:	000074dd 	.word	0x000074dd
    6c18:	20003d9c 	.word	0x20003d9c
    6c1c:	00004365 	.word	0x00004365
    6c20:	20003cbc 	.word	0x20003cbc
    6c24:	20003e00 	.word	0x20003e00
    6c28:	20003dec 	.word	0x20003dec
    6c2c:	20003e50 	.word	0x20003e50
    6c30:	00005fa9 	.word	0x00005fa9
    6c34:	20003cba 	.word	0x20003cba
    6c38:	20000013 	.word	0x20000013
    6c3c:	20000012 	.word	0x20000012
    6c40:	000075d5 	.word	0x000075d5
    6c44:	00005e0d 	.word	0x00005e0d
    6c48:	20003cbb 	.word	0x20003cbb
		}
		else{
			acted = acted | (tmp_acted & (0x01 << tmp_uint8));
    6c4c:	1cbb      	adds	r3, r7, #2
    6c4e:	781b      	ldrb	r3, [r3, #0]
    6c50:	2201      	movs	r2, #1
    6c52:	409a      	lsls	r2, r3
    6c54:	0013      	movs	r3, r2
    6c56:	b25b      	sxtb	r3, r3
    6c58:	220c      	movs	r2, #12
    6c5a:	18ba      	adds	r2, r7, r2
    6c5c:	7812      	ldrb	r2, [r2, #0]
    6c5e:	b252      	sxtb	r2, r2
    6c60:	4013      	ands	r3, r2
    6c62:	b25a      	sxtb	r2, r3
    6c64:	4b0c      	ldr	r3, [pc, #48]	; (6c98 <rtc_routine+0x3b8>)
    6c66:	781b      	ldrb	r3, [r3, #0]
    6c68:	b25b      	sxtb	r3, r3
    6c6a:	4313      	orrs	r3, r2
    6c6c:	b25b      	sxtb	r3, r3
    6c6e:	b2da      	uxtb	r2, r3
    6c70:	4b09      	ldr	r3, [pc, #36]	; (6c98 <rtc_routine+0x3b8>)
    6c72:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < map_page_count; i++){
    6c74:	230f      	movs	r3, #15
    6c76:	18fb      	adds	r3, r7, r3
    6c78:	781a      	ldrb	r2, [r3, #0]
    6c7a:	230f      	movs	r3, #15
    6c7c:	18fb      	adds	r3, r7, r3
    6c7e:	3201      	adds	r2, #1
    6c80:	701a      	strb	r2, [r3, #0]
    6c82:	4b06      	ldr	r3, [pc, #24]	; (6c9c <rtc_routine+0x3bc>)
    6c84:	781b      	ldrb	r3, [r3, #0]
    6c86:	220f      	movs	r2, #15
    6c88:	18ba      	adds	r2, r7, r2
    6c8a:	7812      	ldrb	r2, [r2, #0]
    6c8c:	429a      	cmp	r2, r3
    6c8e:	d38a      	bcc.n	6ba6 <rtc_routine+0x2c6>
		}
	}
}
    6c90:	46c0      	nop			; (mov r8, r8)
    6c92:	46bd      	mov	sp, r7
    6c94:	b005      	add	sp, #20
    6c96:	bd90      	pop	{r4, r7, pc}
    6c98:	20003cbb 	.word	0x20003cbb
    6c9c:	20003cba 	.word	0x20003cba

00006ca0 <req_routine>:

void req_routine(void){
    6ca0:	b580      	push	{r7, lr}
    6ca2:	af00      	add	r7, sp, #0
	 // cmd_for_req[0] ~ actu num / [1] ~ act sec

	 // act
	 port_pin_set_output_level(actuator_list[cmd_for_req[0]].act_GPIO,
    6ca4:	4b30      	ldr	r3, [pc, #192]	; (6d68 <req_routine+0xc8>)
    6ca6:	881b      	ldrh	r3, [r3, #0]
    6ca8:	4a30      	ldr	r2, [pc, #192]	; (6d6c <req_routine+0xcc>)
    6caa:	009b      	lsls	r3, r3, #2
    6cac:	18d3      	adds	r3, r2, r3
    6cae:	3303      	adds	r3, #3
    6cb0:	7818      	ldrb	r0, [r3, #0]
	 actuator_list[cmd_for_req[0]].initial_state ^ 1);
    6cb2:	4b2d      	ldr	r3, [pc, #180]	; (6d68 <req_routine+0xc8>)
    6cb4:	881b      	ldrh	r3, [r3, #0]
    6cb6:	4a2d      	ldr	r2, [pc, #180]	; (6d6c <req_routine+0xcc>)
    6cb8:	009b      	lsls	r3, r3, #2
    6cba:	18d3      	adds	r3, r2, r3
    6cbc:	3302      	adds	r3, #2
    6cbe:	781b      	ldrb	r3, [r3, #0]
	 port_pin_set_output_level(actuator_list[cmd_for_req[0]].act_GPIO,
    6cc0:	2201      	movs	r2, #1
    6cc2:	4053      	eors	r3, r2
    6cc4:	b2db      	uxtb	r3, r3
    6cc6:	1e5a      	subs	r2, r3, #1
    6cc8:	4193      	sbcs	r3, r2
    6cca:	b2db      	uxtb	r3, r3
    6ccc:	0019      	movs	r1, r3
    6cce:	4b28      	ldr	r3, [pc, #160]	; (6d70 <req_routine+0xd0>)
    6cd0:	4798      	blx	r3
	 vTaskDelay(cmd_for_req[1] * 1000);
    6cd2:	4b25      	ldr	r3, [pc, #148]	; (6d68 <req_routine+0xc8>)
    6cd4:	885b      	ldrh	r3, [r3, #2]
    6cd6:	001a      	movs	r2, r3
    6cd8:	23fa      	movs	r3, #250	; 0xfa
    6cda:	009b      	lsls	r3, r3, #2
    6cdc:	4353      	muls	r3, r2
    6cde:	0018      	movs	r0, r3
    6ce0:	4b24      	ldr	r3, [pc, #144]	; (6d74 <req_routine+0xd4>)
    6ce2:	4798      	blx	r3

	 // data send after act
	 get_sen_data(sensor_data);
    6ce4:	4b24      	ldr	r3, [pc, #144]	; (6d78 <req_routine+0xd8>)
    6ce6:	0018      	movs	r0, r3
    6ce8:	4b24      	ldr	r3, [pc, #144]	; (6d7c <req_routine+0xdc>)
    6cea:	4798      	blx	r3
	 sensor_data_send( acted | (1 << cmd_for_req[0]) );
    6cec:	4b1e      	ldr	r3, [pc, #120]	; (6d68 <req_routine+0xc8>)
    6cee:	881b      	ldrh	r3, [r3, #0]
    6cf0:	001a      	movs	r2, r3
    6cf2:	2301      	movs	r3, #1
    6cf4:	4093      	lsls	r3, r2
    6cf6:	b25a      	sxtb	r2, r3
    6cf8:	4b21      	ldr	r3, [pc, #132]	; (6d80 <req_routine+0xe0>)
    6cfa:	781b      	ldrb	r3, [r3, #0]
    6cfc:	b25b      	sxtb	r3, r3
    6cfe:	4313      	orrs	r3, r2
    6d00:	b25b      	sxtb	r3, r3
    6d02:	b2db      	uxtb	r3, r3
    6d04:	0018      	movs	r0, r3
    6d06:	4b1f      	ldr	r3, [pc, #124]	; (6d84 <req_routine+0xe4>)
    6d08:	4798      	blx	r3

	 // after act behavior
	 if(actuator_list[cmd_for_req[0]].act_durability == 0){
    6d0a:	4b17      	ldr	r3, [pc, #92]	; (6d68 <req_routine+0xc8>)
    6d0c:	881b      	ldrh	r3, [r3, #0]
    6d0e:	001a      	movs	r2, r3
    6d10:	4b16      	ldr	r3, [pc, #88]	; (6d6c <req_routine+0xcc>)
    6d12:	0092      	lsls	r2, r2, #2
    6d14:	5cd3      	ldrb	r3, [r2, r3]
    6d16:	2b00      	cmp	r3, #0
    6d18:	d114      	bne.n	6d44 <req_routine+0xa4>
		 port_pin_set_output_level(actuator_list[cmd_for_req[0]].act_GPIO,
    6d1a:	4b13      	ldr	r3, [pc, #76]	; (6d68 <req_routine+0xc8>)
    6d1c:	881b      	ldrh	r3, [r3, #0]
    6d1e:	4a13      	ldr	r2, [pc, #76]	; (6d6c <req_routine+0xcc>)
    6d20:	009b      	lsls	r3, r3, #2
    6d22:	18d3      	adds	r3, r2, r3
    6d24:	3303      	adds	r3, #3
    6d26:	7818      	ldrb	r0, [r3, #0]
		 actuator_list[cmd_for_req[0]].initial_state);
    6d28:	4b0f      	ldr	r3, [pc, #60]	; (6d68 <req_routine+0xc8>)
    6d2a:	881b      	ldrh	r3, [r3, #0]
    6d2c:	4a0f      	ldr	r2, [pc, #60]	; (6d6c <req_routine+0xcc>)
    6d2e:	009b      	lsls	r3, r3, #2
    6d30:	18d3      	adds	r3, r2, r3
    6d32:	3302      	adds	r3, #2
    6d34:	781b      	ldrb	r3, [r3, #0]
		 port_pin_set_output_level(actuator_list[cmd_for_req[0]].act_GPIO,
    6d36:	1e5a      	subs	r2, r3, #1
    6d38:	4193      	sbcs	r3, r2
    6d3a:	b2db      	uxtb	r3, r3
    6d3c:	0019      	movs	r1, r3
    6d3e:	4b0c      	ldr	r3, [pc, #48]	; (6d70 <req_routine+0xd0>)
    6d40:	4798      	blx	r3
	 }
	 else{
		 acted = acted | (1 << cmd_for_req[0]);
	 }
	 
	 return;
    6d42:	e00e      	b.n	6d62 <req_routine+0xc2>
		 acted = acted | (1 << cmd_for_req[0]);
    6d44:	4b08      	ldr	r3, [pc, #32]	; (6d68 <req_routine+0xc8>)
    6d46:	881b      	ldrh	r3, [r3, #0]
    6d48:	001a      	movs	r2, r3
    6d4a:	2301      	movs	r3, #1
    6d4c:	4093      	lsls	r3, r2
    6d4e:	b25a      	sxtb	r2, r3
    6d50:	4b0b      	ldr	r3, [pc, #44]	; (6d80 <req_routine+0xe0>)
    6d52:	781b      	ldrb	r3, [r3, #0]
    6d54:	b25b      	sxtb	r3, r3
    6d56:	4313      	orrs	r3, r2
    6d58:	b25b      	sxtb	r3, r3
    6d5a:	b2da      	uxtb	r2, r3
    6d5c:	4b08      	ldr	r3, [pc, #32]	; (6d80 <req_routine+0xe0>)
    6d5e:	701a      	strb	r2, [r3, #0]
	 return;
    6d60:	46c0      	nop			; (mov r8, r8)
 }
    6d62:	46bd      	mov	sp, r7
    6d64:	bd80      	pop	{r7, pc}
    6d66:	46c0      	nop			; (mov r8, r8)
    6d68:	20003e60 	.word	0x20003e60
    6d6c:	20003e50 	.word	0x20003e50
    6d70:	00005fa9 	.word	0x00005fa9
    6d74:	000010bd 	.word	0x000010bd
    6d78:	20003d74 	.word	0x20003d74
    6d7c:	00005e3d 	.word	0x00005e3d
    6d80:	20003cbb 	.word	0x20003cbb
    6d84:	000075d5 	.word	0x000075d5

00006d88 <configure_usart>:


//==============================================================================================
//===========================USART==============================================================
//==============================================================================================
void configure_usart(void){
    6d88:	b580      	push	{r7, lr}
    6d8a:	b090      	sub	sp, #64	; 0x40
    6d8c:	af00      	add	r7, sp, #0
	struct usart_config config_usart;
	usart_get_config_defaults(&config_usart);
    6d8e:	003b      	movs	r3, r7
    6d90:	0018      	movs	r0, r3
    6d92:	4b17      	ldr	r3, [pc, #92]	; (6df0 <configure_usart+0x68>)
    6d94:	4798      	blx	r3
	
	config_usart.character_size = USART_CHARACTER_SIZE_8BIT;
    6d96:	003b      	movs	r3, r7
    6d98:	2200      	movs	r2, #0
    6d9a:	72da      	strb	r2, [r3, #11]
	config_usart.transfer_mode = USART_TRANSFER_ASYNCHRONOUSLY;
    6d9c:	003b      	movs	r3, r7
    6d9e:	2200      	movs	r2, #0
    6da0:	605a      	str	r2, [r3, #4]
	config_usart.baudrate = 9600;
    6da2:	003b      	movs	r3, r7
    6da4:	2296      	movs	r2, #150	; 0x96
    6da6:	0192      	lsls	r2, r2, #6
    6da8:	621a      	str	r2, [r3, #32]
	config_usart.mux_setting = USART_RX_3_TX_2_XCK_3;
    6daa:	003b      	movs	r3, r7
    6dac:	22c4      	movs	r2, #196	; 0xc4
    6dae:	0392      	lsls	r2, r2, #14
    6db0:	60da      	str	r2, [r3, #12]
	config_usart.pinmux_pad0 = PINMUX_UNUSED;
    6db2:	003b      	movs	r3, r7
    6db4:	2201      	movs	r2, #1
    6db6:	4252      	negs	r2, r2
    6db8:	631a      	str	r2, [r3, #48]	; 0x30
	config_usart.pinmux_pad1 = PINMUX_UNUSED;
    6dba:	003b      	movs	r3, r7
    6dbc:	2201      	movs	r2, #1
    6dbe:	4252      	negs	r2, r2
    6dc0:	635a      	str	r2, [r3, #52]	; 0x34
	config_usart.pinmux_pad2 = PINMUX_PB10D_SERCOM4_PAD2;
    6dc2:	003b      	movs	r3, r7
    6dc4:	4a0b      	ldr	r2, [pc, #44]	; (6df4 <configure_usart+0x6c>)
    6dc6:	639a      	str	r2, [r3, #56]	; 0x38
	config_usart.pinmux_pad3 = PINMUX_PB11D_SERCOM4_PAD3;
    6dc8:	003b      	movs	r3, r7
    6dca:	4a0b      	ldr	r2, [pc, #44]	; (6df8 <configure_usart+0x70>)
    6dcc:	63da      	str	r2, [r3, #60]	; 0x3c
	

	while (usart_init(&usart_instance, SERCOM4, &config_usart) != STATUS_OK);
    6dce:	46c0      	nop			; (mov r8, r8)
    6dd0:	003a      	movs	r2, r7
    6dd2:	490a      	ldr	r1, [pc, #40]	; (6dfc <configure_usart+0x74>)
    6dd4:	4b0a      	ldr	r3, [pc, #40]	; (6e00 <configure_usart+0x78>)
    6dd6:	0018      	movs	r0, r3
    6dd8:	4b0a      	ldr	r3, [pc, #40]	; (6e04 <configure_usart+0x7c>)
    6dda:	4798      	blx	r3
    6ddc:	1e03      	subs	r3, r0, #0
    6dde:	d1f7      	bne.n	6dd0 <configure_usart+0x48>
	usart_enable(&usart_instance);
    6de0:	4b07      	ldr	r3, [pc, #28]	; (6e00 <configure_usart+0x78>)
    6de2:	0018      	movs	r0, r3
    6de4:	4b08      	ldr	r3, [pc, #32]	; (6e08 <configure_usart+0x80>)
    6de6:	4798      	blx	r3
}
    6de8:	46c0      	nop			; (mov r8, r8)
    6dea:	46bd      	mov	sp, r7
    6dec:	b010      	add	sp, #64	; 0x40
    6dee:	bd80      	pop	{r7, pc}
    6df0:	0000609d 	.word	0x0000609d
    6df4:	002a0003 	.word	0x002a0003
    6df8:	002b0003 	.word	0x002b0003
    6dfc:	42001800 	.word	0x42001800
    6e00:	20003d9c 	.word	0x20003d9c
    6e04:	000040f1 	.word	0x000040f1
    6e08:	0000615d 	.word	0x0000615d

00006e0c <configure_usart_callbakcs>:
void configure_usart_callbakcs(void){
    6e0c:	b580      	push	{r7, lr}
    6e0e:	af00      	add	r7, sp, #0
	usart_register_callback(&usart_instance, usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
    6e10:	490c      	ldr	r1, [pc, #48]	; (6e44 <configure_usart_callbakcs+0x38>)
    6e12:	4b0d      	ldr	r3, [pc, #52]	; (6e48 <configure_usart_callbakcs+0x3c>)
    6e14:	2201      	movs	r2, #1
    6e16:	0018      	movs	r0, r3
    6e18:	4b0c      	ldr	r3, [pc, #48]	; (6e4c <configure_usart_callbakcs+0x40>)
    6e1a:	4798      	blx	r3
	usart_enable_callback(&usart_instance, USART_CALLBACK_BUFFER_RECEIVED);
    6e1c:	4b0a      	ldr	r3, [pc, #40]	; (6e48 <configure_usart_callbakcs+0x3c>)
    6e1e:	2101      	movs	r1, #1
    6e20:	0018      	movs	r0, r3
    6e22:	4b0b      	ldr	r3, [pc, #44]	; (6e50 <configure_usart_callbakcs+0x44>)
    6e24:	4798      	blx	r3
	
	usart_register_callback(&usart_instance, usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
    6e26:	490b      	ldr	r1, [pc, #44]	; (6e54 <configure_usart_callbakcs+0x48>)
    6e28:	4b07      	ldr	r3, [pc, #28]	; (6e48 <configure_usart_callbakcs+0x3c>)
    6e2a:	2200      	movs	r2, #0
    6e2c:	0018      	movs	r0, r3
    6e2e:	4b07      	ldr	r3, [pc, #28]	; (6e4c <configure_usart_callbakcs+0x40>)
    6e30:	4798      	blx	r3
	usart_enable_callback(&usart_instance, USART_CALLBACK_BUFFER_TRANSMITTED);
    6e32:	4b05      	ldr	r3, [pc, #20]	; (6e48 <configure_usart_callbakcs+0x3c>)
    6e34:	2100      	movs	r1, #0
    6e36:	0018      	movs	r0, r3
    6e38:	4b05      	ldr	r3, [pc, #20]	; (6e50 <configure_usart_callbakcs+0x44>)
    6e3a:	4798      	blx	r3
}
    6e3c:	46c0      	nop			; (mov r8, r8)
    6e3e:	46bd      	mov	sp, r7
    6e40:	bd80      	pop	{r7, pc}
    6e42:	46c0      	nop			; (mov r8, r8)
    6e44:	00006e59 	.word	0x00006e59
    6e48:	20003d9c 	.word	0x20003d9c
    6e4c:	000044a1 	.word	0x000044a1
    6e50:	000061a5 	.word	0x000061a5
    6e54:	00006e89 	.word	0x00006e89

00006e58 <usart_read_callback>:

void usart_read_callback(const struct usart_module *const usart_module){
    6e58:	b590      	push	{r4, r7, lr}
    6e5a:	b085      	sub	sp, #20
    6e5c:	af00      	add	r7, sp, #0
    6e5e:	6078      	str	r0, [r7, #4]
	uint8_t evt_msg = EVT_UART_GET;
    6e60:	230f      	movs	r3, #15
    6e62:	18fb      	adds	r3, r7, r3
    6e64:	2200      	movs	r2, #0
    6e66:	701a      	strb	r2, [r3, #0]
	xQueueSend(Queue_id, &evt_msg, 0);
    6e68:	4b05      	ldr	r3, [pc, #20]	; (6e80 <usart_read_callback+0x28>)
    6e6a:	6818      	ldr	r0, [r3, #0]
    6e6c:	230f      	movs	r3, #15
    6e6e:	18f9      	adds	r1, r7, r3
    6e70:	2300      	movs	r3, #0
    6e72:	2200      	movs	r2, #0
    6e74:	4c03      	ldr	r4, [pc, #12]	; (6e84 <usart_read_callback+0x2c>)
    6e76:	47a0      	blx	r4
}
    6e78:	46c0      	nop			; (mov r8, r8)
    6e7a:	46bd      	mov	sp, r7
    6e7c:	b005      	add	sp, #20
    6e7e:	bd90      	pop	{r4, r7, pc}
    6e80:	20003e4c 	.word	0x20003e4c
    6e84:	000007c1 	.word	0x000007c1

00006e88 <usart_write_callback>:
void usart_write_callback(const struct usart_module *const usart_module){}
    6e88:	b580      	push	{r7, lr}
    6e8a:	b082      	sub	sp, #8
    6e8c:	af00      	add	r7, sp, #0
    6e8e:	6078      	str	r0, [r7, #4]
    6e90:	46c0      	nop			; (mov r8, r8)
    6e92:	46bd      	mov	sp, r7
    6e94:	b002      	add	sp, #8
    6e96:	bd80      	pop	{r7, pc}

00006e98 <usart_read_char_static>:
void usart_read_char_static(){
    6e98:	b590      	push	{r4, r7, lr}
    6e9a:	b083      	sub	sp, #12
    6e9c:	af00      	add	r7, sp, #0
	uint8_t evt_msg;
	static uint8_t index = 0;
	
	// while (usart_write_wait(&usart_instance, (uint8_t*)(rx_buffer)[ret++]) != STATUS_OK);
	if(index == 0 && rx_buffer[0] == 0) goto Label;
    6e9e:	4b21      	ldr	r3, [pc, #132]	; (6f24 <usart_read_char_static+0x8c>)
    6ea0:	781b      	ldrb	r3, [r3, #0]
    6ea2:	2b00      	cmp	r3, #0
    6ea4:	d104      	bne.n	6eb0 <usart_read_char_static+0x18>
    6ea6:	4b20      	ldr	r3, [pc, #128]	; (6f28 <usart_read_char_static+0x90>)
    6ea8:	781b      	ldrb	r3, [r3, #0]
    6eaa:	b2db      	uxtb	r3, r3
    6eac:	2b00      	cmp	r3, #0
    6eae:	d028      	beq.n	6f02 <usart_read_char_static+0x6a>
	cmd_from_upper[index++] = endian_trans(rx_buffer[0]);
    6eb0:	4b1c      	ldr	r3, [pc, #112]	; (6f24 <usart_read_char_static+0x8c>)
    6eb2:	781b      	ldrb	r3, [r3, #0]
    6eb4:	1c5a      	adds	r2, r3, #1
    6eb6:	b2d1      	uxtb	r1, r2
    6eb8:	4a1a      	ldr	r2, [pc, #104]	; (6f24 <usart_read_char_static+0x8c>)
    6eba:	7011      	strb	r1, [r2, #0]
    6ebc:	001c      	movs	r4, r3
    6ebe:	4b1a      	ldr	r3, [pc, #104]	; (6f28 <usart_read_char_static+0x90>)
    6ec0:	781b      	ldrb	r3, [r3, #0]
    6ec2:	b2db      	uxtb	r3, r3
    6ec4:	0018      	movs	r0, r3
    6ec6:	4b19      	ldr	r3, [pc, #100]	; (6f2c <usart_read_char_static+0x94>)
    6ec8:	4798      	blx	r3
    6eca:	0003      	movs	r3, r0
    6ecc:	001a      	movs	r2, r3
    6ece:	4b18      	ldr	r3, [pc, #96]	; (6f30 <usart_read_char_static+0x98>)
    6ed0:	551a      	strb	r2, [r3, r4]

	if(index == cmd_from_upper[0] && index != 0){
    6ed2:	4b17      	ldr	r3, [pc, #92]	; (6f30 <usart_read_char_static+0x98>)
    6ed4:	781a      	ldrb	r2, [r3, #0]
    6ed6:	4b13      	ldr	r3, [pc, #76]	; (6f24 <usart_read_char_static+0x8c>)
    6ed8:	781b      	ldrb	r3, [r3, #0]
    6eda:	429a      	cmp	r2, r3
    6edc:	d112      	bne.n	6f04 <usart_read_char_static+0x6c>
    6ede:	4b11      	ldr	r3, [pc, #68]	; (6f24 <usart_read_char_static+0x8c>)
    6ee0:	781b      	ldrb	r3, [r3, #0]
    6ee2:	2b00      	cmp	r3, #0
    6ee4:	d00e      	beq.n	6f04 <usart_read_char_static+0x6c>
		index = 0;
    6ee6:	4b0f      	ldr	r3, [pc, #60]	; (6f24 <usart_read_char_static+0x8c>)
    6ee8:	2200      	movs	r2, #0
    6eea:	701a      	strb	r2, [r3, #0]
		evt_msg = EVT_MAIN_UART_DONE;
    6eec:	1dfb      	adds	r3, r7, #7
    6eee:	2201      	movs	r2, #1
    6ef0:	701a      	strb	r2, [r3, #0]
		xQueueSend(Queue_id, &evt_msg, 0);
    6ef2:	4b10      	ldr	r3, [pc, #64]	; (6f34 <usart_read_char_static+0x9c>)
    6ef4:	6818      	ldr	r0, [r3, #0]
    6ef6:	1df9      	adds	r1, r7, #7
    6ef8:	2300      	movs	r3, #0
    6efa:	2200      	movs	r2, #0
    6efc:	4c0e      	ldr	r4, [pc, #56]	; (6f38 <usart_read_char_static+0xa0>)
    6efe:	47a0      	blx	r4
    6f00:	e000      	b.n	6f04 <usart_read_char_static+0x6c>
	if(index == 0 && rx_buffer[0] == 0) goto Label;
    6f02:	46c0      	nop			; (mov r8, r8)
	}
Label:
	memset(rx_buffer, 0, sizeof(rx_buffer));
    6f04:	4b08      	ldr	r3, [pc, #32]	; (6f28 <usart_read_char_static+0x90>)
    6f06:	2201      	movs	r2, #1
    6f08:	2100      	movs	r1, #0
    6f0a:	0018      	movs	r0, r3
    6f0c:	4b0b      	ldr	r3, [pc, #44]	; (6f3c <usart_read_char_static+0xa4>)
    6f0e:	4798      	blx	r3
	usart_read_buffer_job(&usart_instance, (uint8_t*)rx_buffer, MAX_UART_BUF_SIZE);
    6f10:	4905      	ldr	r1, [pc, #20]	; (6f28 <usart_read_char_static+0x90>)
    6f12:	4b0b      	ldr	r3, [pc, #44]	; (6f40 <usart_read_char_static+0xa8>)
    6f14:	2201      	movs	r2, #1
    6f16:	0018      	movs	r0, r3
    6f18:	4b0a      	ldr	r3, [pc, #40]	; (6f44 <usart_read_char_static+0xac>)
    6f1a:	4798      	blx	r3
}
    6f1c:	46c0      	nop			; (mov r8, r8)
    6f1e:	46bd      	mov	sp, r7
    6f20:	b003      	add	sp, #12
    6f22:	bd90      	pop	{r4, r7, pc}
    6f24:	20003cbd 	.word	0x20003cbd
    6f28:	20003de8 	.word	0x20003de8
    6f2c:	000074dd 	.word	0x000074dd
    6f30:	20003e40 	.word	0x20003e40
    6f34:	20003e4c 	.word	0x20003e4c
    6f38:	000007c1 	.word	0x000007c1
    6f3c:	000082af 	.word	0x000082af
    6f40:	20003d9c 	.word	0x20003d9c
    6f44:	000044e9 	.word	0x000044e9

00006f48 <cmd_func>:

void cmd_func(void){
    6f48:	b5f0      	push	{r4, r5, r6, r7, lr}
    6f4a:	b085      	sub	sp, #20
    6f4c:	af00      	add	r7, sp, #0
	uint8_t evt_msg = -1;
    6f4e:	1cfb      	adds	r3, r7, #3
    6f50:	22ff      	movs	r2, #255	; 0xff
    6f52:	701a      	strb	r2, [r3, #0]
	
	ack_to_upper = 0xff;
    6f54:	4bc7      	ldr	r3, [pc, #796]	; (7274 <cmd_func+0x32c>)
    6f56:	22ff      	movs	r2, #255	; 0xff
    6f58:	701a      	strb	r2, [r3, #0]

	switch (cmd_from_upper[1]){
    6f5a:	4bc7      	ldr	r3, [pc, #796]	; (7278 <cmd_func+0x330>)
    6f5c:	785b      	ldrb	r3, [r3, #1]
    6f5e:	2b0b      	cmp	r3, #11
    6f60:	d900      	bls.n	6f64 <cmd_func+0x1c>
    6f62:	e29a      	b.n	749a <cmd_func+0x552>
    6f64:	009a      	lsls	r2, r3, #2
    6f66:	4bc5      	ldr	r3, [pc, #788]	; (727c <cmd_func+0x334>)
    6f68:	18d3      	adds	r3, r2, r3
    6f6a:	681b      	ldr	r3, [r3, #0]
    6f6c:	469f      	mov	pc, r3
		
		
		case CMD_OPT_MAP :
		// LEN|CMD|Profile number|mapping(upper 4bit-sensor/lower-actu)|Thres1|Thres2|Thres3|Thres4|Trigger
			ack_to_upper = CMD_OPT_MAP;
    6f6e:	4bc1      	ldr	r3, [pc, #772]	; (7274 <cmd_func+0x32c>)
    6f70:	2201      	movs	r2, #1
    6f72:	701a      	strb	r2, [r3, #0]

			if(cmd_from_upper[2] >= map_page_count && cmd_from_upper[2] < MAPPING_PAGE_NUM) {
    6f74:	4bc0      	ldr	r3, [pc, #768]	; (7278 <cmd_func+0x330>)
    6f76:	789a      	ldrb	r2, [r3, #2]
    6f78:	4bc1      	ldr	r3, [pc, #772]	; (7280 <cmd_func+0x338>)
    6f7a:	781b      	ldrb	r3, [r3, #0]
    6f7c:	429a      	cmp	r2, r3
    6f7e:	d30a      	bcc.n	6f96 <cmd_func+0x4e>
    6f80:	4bbd      	ldr	r3, [pc, #756]	; (7278 <cmd_func+0x330>)
    6f82:	789b      	ldrb	r3, [r3, #2]
    6f84:	2b07      	cmp	r3, #7
    6f86:	d806      	bhi.n	6f96 <cmd_func+0x4e>
				map_page_count++;
    6f88:	4bbd      	ldr	r3, [pc, #756]	; (7280 <cmd_func+0x338>)
    6f8a:	781b      	ldrb	r3, [r3, #0]
    6f8c:	3301      	adds	r3, #1
    6f8e:	b2da      	uxtb	r2, r3
    6f90:	4bbb      	ldr	r3, [pc, #748]	; (7280 <cmd_func+0x338>)
    6f92:	701a      	strb	r2, [r3, #0]
    6f94:	e004      	b.n	6fa0 <cmd_func+0x58>
			}
			else if(cmd_from_upper[2] >= MAPPING_PAGE_NUM)			{goto NACK_LABEL;}
    6f96:	4bb8      	ldr	r3, [pc, #736]	; (7278 <cmd_func+0x330>)
    6f98:	789b      	ldrb	r3, [r3, #2]
    6f9a:	2b07      	cmp	r3, #7
    6f9c:	d900      	bls.n	6fa0 <cmd_func+0x58>
    6f9e:	e26b      	b.n	7478 <cmd_func+0x530>
			if( ((cmd_from_upper[3] >> 4) & 0x0f) >= SENSOR_NUM )	{goto NACK_LABEL;}
    6fa0:	4bb5      	ldr	r3, [pc, #724]	; (7278 <cmd_func+0x330>)
    6fa2:	78db      	ldrb	r3, [r3, #3]
    6fa4:	091b      	lsrs	r3, r3, #4
    6fa6:	b2db      	uxtb	r3, r3
    6fa8:	001a      	movs	r2, r3
    6faa:	230f      	movs	r3, #15
    6fac:	4013      	ands	r3, r2
    6fae:	2b07      	cmp	r3, #7
    6fb0:	dd00      	ble.n	6fb4 <cmd_func+0x6c>
    6fb2:	e263      	b.n	747c <cmd_func+0x534>
			if( (cmd_from_upper[3] & 0x0f) >= ACTUATOR_NUM )		{goto NACK_LABEL;}
    6fb4:	4bb0      	ldr	r3, [pc, #704]	; (7278 <cmd_func+0x330>)
    6fb6:	78db      	ldrb	r3, [r3, #3]
    6fb8:	001a      	movs	r2, r3
    6fba:	230f      	movs	r3, #15
    6fbc:	4013      	ands	r3, r2
    6fbe:	2b02      	cmp	r3, #2
    6fc0:	dd00      	ble.n	6fc4 <cmd_func+0x7c>
    6fc2:	e25d      	b.n	7480 <cmd_func+0x538>
			if( cmd_from_upper[8] != 1 && cmd_from_upper[8] != 0)	{goto NACK_LABEL;}
    6fc4:	4bac      	ldr	r3, [pc, #688]	; (7278 <cmd_func+0x330>)
    6fc6:	7a1b      	ldrb	r3, [r3, #8]
    6fc8:	2b01      	cmp	r3, #1
    6fca:	d004      	beq.n	6fd6 <cmd_func+0x8e>
    6fcc:	4baa      	ldr	r3, [pc, #680]	; (7278 <cmd_func+0x330>)
    6fce:	7a1b      	ldrb	r3, [r3, #8]
    6fd0:	2b00      	cmp	r3, #0
    6fd2:	d000      	beq.n	6fd6 <cmd_func+0x8e>
    6fd4:	e256      	b.n	7484 <cmd_func+0x53c>
		
			actuator_sensor_mapping[cmd_from_upper[2]].mapped_actuator	= cmd_from_upper[3] & 0x0f;
    6fd6:	4ba8      	ldr	r3, [pc, #672]	; (7278 <cmd_func+0x330>)
    6fd8:	789b      	ldrb	r3, [r3, #2]
    6fda:	0018      	movs	r0, r3
    6fdc:	4ba6      	ldr	r3, [pc, #664]	; (7278 <cmd_func+0x330>)
    6fde:	78db      	ldrb	r3, [r3, #3]
    6fe0:	220f      	movs	r2, #15
    6fe2:	4013      	ands	r3, r2
    6fe4:	b2d9      	uxtb	r1, r3
    6fe6:	4aa7      	ldr	r2, [pc, #668]	; (7284 <cmd_func+0x33c>)
    6fe8:	00c3      	lsls	r3, r0, #3
    6fea:	18d3      	adds	r3, r2, r3
    6fec:	3301      	adds	r3, #1
    6fee:	1c0a      	adds	r2, r1, #0
    6ff0:	701a      	strb	r2, [r3, #0]
			actuator_sensor_mapping[cmd_from_upper[2]].mapped_sensor	= (cmd_from_upper[3] >> 4) & 0x0f;
    6ff2:	4ba1      	ldr	r3, [pc, #644]	; (7278 <cmd_func+0x330>)
    6ff4:	789b      	ldrb	r3, [r3, #2]
    6ff6:	001a      	movs	r2, r3
    6ff8:	4b9f      	ldr	r3, [pc, #636]	; (7278 <cmd_func+0x330>)
    6ffa:	78db      	ldrb	r3, [r3, #3]
    6ffc:	091b      	lsrs	r3, r3, #4
    6ffe:	b2d9      	uxtb	r1, r3
    7000:	4ba0      	ldr	r3, [pc, #640]	; (7284 <cmd_func+0x33c>)
    7002:	00d2      	lsls	r2, r2, #3
    7004:	54d1      	strb	r1, [r2, r3]
			actuator_sensor_mapping[cmd_from_upper[2]].threshold		= (cmd_from_upper[4] << 24) + (cmd_from_upper[5] << 16)
    7006:	4b9c      	ldr	r3, [pc, #624]	; (7278 <cmd_func+0x330>)
    7008:	789b      	ldrb	r3, [r3, #2]
    700a:	0018      	movs	r0, r3
    700c:	4b9a      	ldr	r3, [pc, #616]	; (7278 <cmd_func+0x330>)
    700e:	791b      	ldrb	r3, [r3, #4]
    7010:	061a      	lsls	r2, r3, #24
    7012:	4b99      	ldr	r3, [pc, #612]	; (7278 <cmd_func+0x330>)
    7014:	795b      	ldrb	r3, [r3, #5]
    7016:	041b      	lsls	r3, r3, #16
    7018:	18d2      	adds	r2, r2, r3
																	+ (cmd_from_upper[6] << 8) + (cmd_from_upper[7]);
    701a:	4b97      	ldr	r3, [pc, #604]	; (7278 <cmd_func+0x330>)
    701c:	799b      	ldrb	r3, [r3, #6]
    701e:	021b      	lsls	r3, r3, #8
    7020:	18d3      	adds	r3, r2, r3
    7022:	4a95      	ldr	r2, [pc, #596]	; (7278 <cmd_func+0x330>)
    7024:	79d2      	ldrb	r2, [r2, #7]
    7026:	189a      	adds	r2, r3, r2
			actuator_sensor_mapping[cmd_from_upper[2]].threshold		= (cmd_from_upper[4] << 24) + (cmd_from_upper[5] << 16)
    7028:	4996      	ldr	r1, [pc, #600]	; (7284 <cmd_func+0x33c>)
    702a:	00c3      	lsls	r3, r0, #3
    702c:	18cb      	adds	r3, r1, r3
    702e:	3304      	adds	r3, #4
    7030:	601a      	str	r2, [r3, #0]
			actuator_sensor_mapping[cmd_from_upper[2]].trigger_method	= cmd_from_upper[8];
    7032:	4b91      	ldr	r3, [pc, #580]	; (7278 <cmd_func+0x330>)
    7034:	789b      	ldrb	r3, [r3, #2]
    7036:	0018      	movs	r0, r3
    7038:	4b8f      	ldr	r3, [pc, #572]	; (7278 <cmd_func+0x330>)
    703a:	7a19      	ldrb	r1, [r3, #8]
    703c:	4a91      	ldr	r2, [pc, #580]	; (7284 <cmd_func+0x33c>)
    703e:	00c3      	lsls	r3, r0, #3
    7040:	18d3      	adds	r3, r2, r3
    7042:	3302      	adds	r3, #2
    7044:	1c0a      	adds	r2, r1, #0
    7046:	701a      	strb	r2, [r3, #0]
		
			evt_msg = EVT_MAIN_ACK;
    7048:	1cfb      	adds	r3, r7, #3
    704a:	2202      	movs	r2, #2
    704c:	701a      	strb	r2, [r3, #0]
		
			break;
    704e:	e228      	b.n	74a2 <cmd_func+0x55a>
		
		case CMD_OPT_ACTUATOR :
		// LEN|CMD|actuator number|initial state|toggle method
			ack_to_upper = CMD_OPT_ACTUATOR;
    7050:	4b88      	ldr	r3, [pc, #544]	; (7274 <cmd_func+0x32c>)
    7052:	2202      	movs	r2, #2
    7054:	701a      	strb	r2, [r3, #0]

			if( ((cmd_from_upper[2] >> 4) &0x0f) >= ACTUATOR_NUM ) goto NACK_LABEL;
    7056:	4b88      	ldr	r3, [pc, #544]	; (7278 <cmd_func+0x330>)
    7058:	789b      	ldrb	r3, [r3, #2]
    705a:	091b      	lsrs	r3, r3, #4
    705c:	b2db      	uxtb	r3, r3
    705e:	001a      	movs	r2, r3
    7060:	230f      	movs	r3, #15
    7062:	4013      	ands	r3, r2
    7064:	2b02      	cmp	r3, #2
    7066:	dd00      	ble.n	706a <cmd_func+0x122>
    7068:	e20e      	b.n	7488 <cmd_func+0x540>
			if( cmd_from_upper[3] != 0 && cmd_from_upper[3] != 1 ) goto NACK_LABEL;
    706a:	4b83      	ldr	r3, [pc, #524]	; (7278 <cmd_func+0x330>)
    706c:	78db      	ldrb	r3, [r3, #3]
    706e:	2b00      	cmp	r3, #0
    7070:	d004      	beq.n	707c <cmd_func+0x134>
    7072:	4b81      	ldr	r3, [pc, #516]	; (7278 <cmd_func+0x330>)
    7074:	78db      	ldrb	r3, [r3, #3]
    7076:	2b01      	cmp	r3, #1
    7078:	d000      	beq.n	707c <cmd_func+0x134>
    707a:	e207      	b.n	748c <cmd_func+0x544>
			if( cmd_from_upper[4] != 0 && cmd_from_upper[4] != 1 ) goto NACK_LABEL;
    707c:	4b7e      	ldr	r3, [pc, #504]	; (7278 <cmd_func+0x330>)
    707e:	791b      	ldrb	r3, [r3, #4]
    7080:	2b00      	cmp	r3, #0
    7082:	d004      	beq.n	708e <cmd_func+0x146>
    7084:	4b7c      	ldr	r3, [pc, #496]	; (7278 <cmd_func+0x330>)
    7086:	791b      	ldrb	r3, [r3, #4]
    7088:	2b01      	cmp	r3, #1
    708a:	d000      	beq.n	708e <cmd_func+0x146>
    708c:	e200      	b.n	7490 <cmd_func+0x548>

			actuator_list[cmd_from_upper[2]].initial_state = cmd_from_upper[3];
    708e:	4b7a      	ldr	r3, [pc, #488]	; (7278 <cmd_func+0x330>)
    7090:	789b      	ldrb	r3, [r3, #2]
    7092:	0018      	movs	r0, r3
    7094:	4b78      	ldr	r3, [pc, #480]	; (7278 <cmd_func+0x330>)
    7096:	78d9      	ldrb	r1, [r3, #3]
    7098:	4a7b      	ldr	r2, [pc, #492]	; (7288 <cmd_func+0x340>)
    709a:	0083      	lsls	r3, r0, #2
    709c:	18d3      	adds	r3, r2, r3
    709e:	3302      	adds	r3, #2
    70a0:	1c0a      	adds	r2, r1, #0
    70a2:	701a      	strb	r2, [r3, #0]
			actuator_list[cmd_from_upper[2]].act_durability = cmd_from_upper[4];
    70a4:	4b74      	ldr	r3, [pc, #464]	; (7278 <cmd_func+0x330>)
    70a6:	789b      	ldrb	r3, [r3, #2]
    70a8:	001a      	movs	r2, r3
    70aa:	4b73      	ldr	r3, [pc, #460]	; (7278 <cmd_func+0x330>)
    70ac:	7919      	ldrb	r1, [r3, #4]
    70ae:	4b76      	ldr	r3, [pc, #472]	; (7288 <cmd_func+0x340>)
    70b0:	0092      	lsls	r2, r2, #2
    70b2:	54d1      	strb	r1, [r2, r3]
		
			port_pin_set_output_level(actuator_list[cmd_from_upper[2]].act_GPIO, actuator_list[cmd_from_upper[2]].initial_state);
    70b4:	4b70      	ldr	r3, [pc, #448]	; (7278 <cmd_func+0x330>)
    70b6:	789b      	ldrb	r3, [r3, #2]
    70b8:	4a73      	ldr	r2, [pc, #460]	; (7288 <cmd_func+0x340>)
    70ba:	009b      	lsls	r3, r3, #2
    70bc:	18d3      	adds	r3, r2, r3
    70be:	3303      	adds	r3, #3
    70c0:	7818      	ldrb	r0, [r3, #0]
    70c2:	4b6d      	ldr	r3, [pc, #436]	; (7278 <cmd_func+0x330>)
    70c4:	789b      	ldrb	r3, [r3, #2]
    70c6:	4a70      	ldr	r2, [pc, #448]	; (7288 <cmd_func+0x340>)
    70c8:	009b      	lsls	r3, r3, #2
    70ca:	18d3      	adds	r3, r2, r3
    70cc:	3302      	adds	r3, #2
    70ce:	781b      	ldrb	r3, [r3, #0]
    70d0:	1e5a      	subs	r2, r3, #1
    70d2:	4193      	sbcs	r3, r2
    70d4:	b2db      	uxtb	r3, r3
    70d6:	0019      	movs	r1, r3
    70d8:	4b6c      	ldr	r3, [pc, #432]	; (728c <cmd_func+0x344>)
    70da:	4798      	blx	r3

			evt_msg = EVT_MAIN_ACK;
    70dc:	1cfb      	adds	r3, r7, #3
    70de:	2202      	movs	r2, #2
    70e0:	701a      	strb	r2, [r3, #0]
			break;
    70e2:	e1de      	b.n	74a2 <cmd_func+0x55a>

		case CMD_OPT_PERIOD :
		// LEN|CMD|Period steps high|Period steps low|act sec|act cnt
			ack_to_upper = CMD_OPT_PERIOD;
    70e4:	4b63      	ldr	r3, [pc, #396]	; (7274 <cmd_func+0x32c>)
    70e6:	2203      	movs	r2, #3
    70e8:	701a      	strb	r2, [r3, #0]

		uint16_t tmp;

			tmp = (cmd_from_upper[2] << 8) + cmd_from_upper[3];
    70ea:	4b63      	ldr	r3, [pc, #396]	; (7278 <cmd_func+0x330>)
    70ec:	789b      	ldrb	r3, [r3, #2]
    70ee:	b29b      	uxth	r3, r3
    70f0:	021b      	lsls	r3, r3, #8
    70f2:	b299      	uxth	r1, r3
    70f4:	4b60      	ldr	r3, [pc, #384]	; (7278 <cmd_func+0x330>)
    70f6:	78db      	ldrb	r3, [r3, #3]
    70f8:	b29a      	uxth	r2, r3
    70fa:	230c      	movs	r3, #12
    70fc:	18fb      	adds	r3, r7, r3
    70fe:	188a      	adds	r2, r1, r2
    7100:	801a      	strh	r2, [r3, #0]
			internal_act_sec = cmd_from_upper[4];
    7102:	4b5d      	ldr	r3, [pc, #372]	; (7278 <cmd_func+0x330>)
    7104:	791a      	ldrb	r2, [r3, #4]
    7106:	4b62      	ldr	r3, [pc, #392]	; (7290 <cmd_func+0x348>)
    7108:	701a      	strb	r2, [r3, #0]
			act_cnt = cmd_from_upper[5];
    710a:	4b5b      	ldr	r3, [pc, #364]	; (7278 <cmd_func+0x330>)
    710c:	795a      	ldrb	r2, [r3, #5]
    710e:	4b61      	ldr	r3, [pc, #388]	; (7294 <cmd_func+0x34c>)
    7110:	701a      	strb	r2, [r3, #0]

			if(tmp * BASIC_RTC_STEP * 60 * 0.8 <= internal_act_sec * act_cnt ) {
    7112:	230c      	movs	r3, #12
    7114:	18fb      	adds	r3, r7, r3
    7116:	881b      	ldrh	r3, [r3, #0]
    7118:	2296      	movs	r2, #150	; 0x96
    711a:	0092      	lsls	r2, r2, #2
    711c:	435a      	muls	r2, r3
    711e:	4b5e      	ldr	r3, [pc, #376]	; (7298 <cmd_func+0x350>)
    7120:	0010      	movs	r0, r2
    7122:	4798      	blx	r3
    7124:	4c5d      	ldr	r4, [pc, #372]	; (729c <cmd_func+0x354>)
    7126:	4a5e      	ldr	r2, [pc, #376]	; (72a0 <cmd_func+0x358>)
    7128:	4b5e      	ldr	r3, [pc, #376]	; (72a4 <cmd_func+0x35c>)
    712a:	47a0      	blx	r4
    712c:	0003      	movs	r3, r0
    712e:	000c      	movs	r4, r1
    7130:	001d      	movs	r5, r3
    7132:	0026      	movs	r6, r4
    7134:	4b56      	ldr	r3, [pc, #344]	; (7290 <cmd_func+0x348>)
    7136:	781b      	ldrb	r3, [r3, #0]
    7138:	001a      	movs	r2, r3
    713a:	4b56      	ldr	r3, [pc, #344]	; (7294 <cmd_func+0x34c>)
    713c:	781b      	ldrb	r3, [r3, #0]
    713e:	435a      	muls	r2, r3
    7140:	4b55      	ldr	r3, [pc, #340]	; (7298 <cmd_func+0x350>)
    7142:	0010      	movs	r0, r2
    7144:	4798      	blx	r3
    7146:	0002      	movs	r2, r0
    7148:	000b      	movs	r3, r1
    714a:	4c57      	ldr	r4, [pc, #348]	; (72a8 <cmd_func+0x360>)
    714c:	0028      	movs	r0, r5
    714e:	0031      	movs	r1, r6
    7150:	47a0      	blx	r4
    7152:	1e03      	subs	r3, r0, #0
    7154:	d000      	beq.n	7158 <cmd_func+0x210>
    7156:	e19d      	b.n	7494 <cmd_func+0x54c>
				// 80% of RTC ISR Period should be bigger than [internal_act_sec * act_cnt]
				goto NACK_LABEL;
			}
			else {
				rtc_period_steps = tmp;
    7158:	4b54      	ldr	r3, [pc, #336]	; (72ac <cmd_func+0x364>)
    715a:	220c      	movs	r2, #12
    715c:	18ba      	adds	r2, r7, r2
    715e:	8812      	ldrh	r2, [r2, #0]
    7160:	801a      	strh	r2, [r3, #0]
				tmp_period_steps = tmp;
    7162:	4b53      	ldr	r3, [pc, #332]	; (72b0 <cmd_func+0x368>)
    7164:	220c      	movs	r2, #12
    7166:	18ba      	adds	r2, r7, r2
    7168:	8812      	ldrh	r2, [r2, #0]
    716a:	801a      	strh	r2, [r3, #0]
			}

			evt_msg = EVT_MAIN_ACK;
    716c:	1cfb      	adds	r3, r7, #3
    716e:	2202      	movs	r2, #2
    7170:	701a      	strb	r2, [r3, #0]
			break;
    7172:	e196      	b.n	74a2 <cmd_func+0x55a>

		case CMD_ACT_REQ :
		// LEN|CMD|actuator number|act sec1|act sec2
			ack_to_upper = CMD_ACT_REQ;
    7174:	4b3f      	ldr	r3, [pc, #252]	; (7274 <cmd_func+0x32c>)
    7176:	2204      	movs	r2, #4
    7178:	701a      	strb	r2, [r3, #0]

			if(cmd_from_upper[2] >= ACTUATOR_NUM) goto NACK_LABEL;
    717a:	4b3f      	ldr	r3, [pc, #252]	; (7278 <cmd_func+0x330>)
    717c:	789b      	ldrb	r3, [r3, #2]
    717e:	2b02      	cmp	r3, #2
    7180:	d900      	bls.n	7184 <cmd_func+0x23c>
    7182:	e189      	b.n	7498 <cmd_func+0x550>
			cmd_for_req[0] = cmd_from_upper[2];
    7184:	4b3c      	ldr	r3, [pc, #240]	; (7278 <cmd_func+0x330>)
    7186:	789b      	ldrb	r3, [r3, #2]
    7188:	b29a      	uxth	r2, r3
    718a:	4b4a      	ldr	r3, [pc, #296]	; (72b4 <cmd_func+0x36c>)
    718c:	801a      	strh	r2, [r3, #0]
			cmd_for_req[1] = (cmd_from_upper[3] << 8) + cmd_from_upper[4];
    718e:	4b3a      	ldr	r3, [pc, #232]	; (7278 <cmd_func+0x330>)
    7190:	78db      	ldrb	r3, [r3, #3]
    7192:	b29b      	uxth	r3, r3
    7194:	021b      	lsls	r3, r3, #8
    7196:	b29a      	uxth	r2, r3
    7198:	4b37      	ldr	r3, [pc, #220]	; (7278 <cmd_func+0x330>)
    719a:	791b      	ldrb	r3, [r3, #4]
    719c:	b29b      	uxth	r3, r3
    719e:	18d3      	adds	r3, r2, r3
    71a0:	b29a      	uxth	r2, r3
    71a2:	4b44      	ldr	r3, [pc, #272]	; (72b4 <cmd_func+0x36c>)
    71a4:	805a      	strh	r2, [r3, #2]
		
			evt_msg = EVT_ACT_REQ;
    71a6:	1cfb      	adds	r3, r7, #3
    71a8:	2205      	movs	r2, #5
    71aa:	701a      	strb	r2, [r3, #0]
			xQueueSend(Queue_id_rtc, &evt_msg, 0);
    71ac:	4b42      	ldr	r3, [pc, #264]	; (72b8 <cmd_func+0x370>)
    71ae:	6818      	ldr	r0, [r3, #0]
    71b0:	1cf9      	adds	r1, r7, #3
    71b2:	2300      	movs	r3, #0
    71b4:	2200      	movs	r2, #0
    71b6:	4c41      	ldr	r4, [pc, #260]	; (72bc <cmd_func+0x374>)
    71b8:	47a0      	blx	r4
		
			evt_msg = EVT_MAIN_ACK;
    71ba:	1cfb      	adds	r3, r7, #3
    71bc:	2202      	movs	r2, #2
    71be:	701a      	strb	r2, [r3, #0]
			break;
    71c0:	e16f      	b.n	74a2 <cmd_func+0x55a>
		
		case CMD_SEN_REQ :
		// LEN|CMD
			ack_to_upper = CMD_SEN_REQ;
    71c2:	4b2c      	ldr	r3, [pc, #176]	; (7274 <cmd_func+0x32c>)
    71c4:	2206      	movs	r2, #6
    71c6:	701a      	strb	r2, [r3, #0]
		
			evt_msg = EVT_SEN_REQ;
    71c8:	1cfb      	adds	r3, r7, #3
    71ca:	2206      	movs	r2, #6
    71cc:	701a      	strb	r2, [r3, #0]
			xQueueSend(Queue_id_rtc, &evt_msg, 0);
    71ce:	4b3a      	ldr	r3, [pc, #232]	; (72b8 <cmd_func+0x370>)
    71d0:	6818      	ldr	r0, [r3, #0]
    71d2:	1cf9      	adds	r1, r7, #3
    71d4:	2300      	movs	r3, #0
    71d6:	2200      	movs	r2, #0
    71d8:	4c38      	ldr	r4, [pc, #224]	; (72bc <cmd_func+0x374>)
    71da:	47a0      	blx	r4
		
			evt_msg = EVT_MAIN_ACK;
    71dc:	1cfb      	adds	r3, r7, #3
    71de:	2202      	movs	r2, #2
    71e0:	701a      	strb	r2, [r3, #0]
			break;
    71e2:	e15e      	b.n	74a2 <cmd_func+0x55a>
		
		case CMD_EXT_SEN :
		// LEN|CMD|LABEL|DATA1|DATA2|DATA3|DATA4
			ack_to_upper = CMD_EXT_SEN;
    71e4:	4b23      	ldr	r3, [pc, #140]	; (7274 <cmd_func+0x32c>)
    71e6:	2207      	movs	r2, #7
    71e8:	701a      	strb	r2, [r3, #0]
			uint8_t ext_sensor_num;
			// sensor number
			if(cmd_from_upper[2] == 0xff)	{
    71ea:	4b23      	ldr	r3, [pc, #140]	; (7278 <cmd_func+0x330>)
    71ec:	789b      	ldrb	r3, [r3, #2]
    71ee:	2bff      	cmp	r3, #255	; 0xff
    71f0:	d106      	bne.n	7200 <cmd_func+0x2b8>
				ext_sensor_get_bool = 1;
    71f2:	4b33      	ldr	r3, [pc, #204]	; (72c0 <cmd_func+0x378>)
    71f4:	2201      	movs	r2, #1
    71f6:	701a      	strb	r2, [r3, #0]
			
				evt_msg = EVT_EXT_SEN_DONE;
    71f8:	1cfb      	adds	r3, r7, #3
    71fa:	2208      	movs	r2, #8
    71fc:	701a      	strb	r2, [r3, #0]
				break;
    71fe:	e150      	b.n	74a2 <cmd_func+0x55a>
			}
			else {
				ext_sensor_num = cmd_from_upper[2];
    7200:	230b      	movs	r3, #11
    7202:	18fb      	adds	r3, r7, r3
    7204:	4a1c      	ldr	r2, [pc, #112]	; (7278 <cmd_func+0x330>)
    7206:	7892      	ldrb	r2, [r2, #2]
    7208:	701a      	strb	r2, [r3, #0]
				ext_sensor_data[ext_sensor_num - SENSOR_NUM] =
    720a:	230b      	movs	r3, #11
    720c:	18fb      	adds	r3, r7, r3
    720e:	781b      	ldrb	r3, [r3, #0]
    7210:	3b08      	subs	r3, #8
    7212:	001a      	movs	r2, r3
				(cmd_from_upper[3] << 24) + (cmd_from_upper[4] << 16) +
    7214:	4b18      	ldr	r3, [pc, #96]	; (7278 <cmd_func+0x330>)
    7216:	78db      	ldrb	r3, [r3, #3]
    7218:	0619      	lsls	r1, r3, #24
    721a:	4b17      	ldr	r3, [pc, #92]	; (7278 <cmd_func+0x330>)
    721c:	791b      	ldrb	r3, [r3, #4]
    721e:	041b      	lsls	r3, r3, #16
    7220:	18c9      	adds	r1, r1, r3
				(cmd_from_upper[5] << 8) + (cmd_from_upper[6]);
    7222:	4b15      	ldr	r3, [pc, #84]	; (7278 <cmd_func+0x330>)
    7224:	795b      	ldrb	r3, [r3, #5]
    7226:	021b      	lsls	r3, r3, #8
				(cmd_from_upper[3] << 24) + (cmd_from_upper[4] << 16) +
    7228:	18cb      	adds	r3, r1, r3
				(cmd_from_upper[5] << 8) + (cmd_from_upper[6]);
    722a:	4913      	ldr	r1, [pc, #76]	; (7278 <cmd_func+0x330>)
    722c:	7989      	ldrb	r1, [r1, #6]
    722e:	1859      	adds	r1, r3, r1
				ext_sensor_data[ext_sensor_num - SENSOR_NUM] =
    7230:	4b24      	ldr	r3, [pc, #144]	; (72c4 <cmd_func+0x37c>)
    7232:	0092      	lsls	r2, r2, #2
    7234:	50d1      	str	r1, [r2, r3]

				evt_msg = EVT_EXT_SEN;
    7236:	1cfb      	adds	r3, r7, #3
    7238:	2207      	movs	r2, #7
    723a:	701a      	strb	r2, [r3, #0]
				break;
    723c:	e131      	b.n	74a2 <cmd_func+0x55a>
			}
		
		case CMD_OPT_LOCAL_CLK :
		// LEN|CMD|HOUR|MINUTE_DIV_10
			ack_to_upper = CMD_OPT_LOCAL_CLK;
    723e:	4b0d      	ldr	r3, [pc, #52]	; (7274 <cmd_func+0x32c>)
    7240:	2208      	movs	r2, #8
    7242:	701a      	strb	r2, [r3, #0]

			local_hour = cmd_from_upper[2];
    7244:	4b0c      	ldr	r3, [pc, #48]	; (7278 <cmd_func+0x330>)
    7246:	789a      	ldrb	r2, [r3, #2]
    7248:	4b1f      	ldr	r3, [pc, #124]	; (72c8 <cmd_func+0x380>)
    724a:	701a      	strb	r2, [r3, #0]
			local_min = cmd_from_upper[3] * BASIC_RTC_STEP;
    724c:	4b0a      	ldr	r3, [pc, #40]	; (7278 <cmd_func+0x330>)
    724e:	78db      	ldrb	r3, [r3, #3]
    7250:	1c1a      	adds	r2, r3, #0
    7252:	0092      	lsls	r2, r2, #2
    7254:	18d3      	adds	r3, r2, r3
    7256:	18db      	adds	r3, r3, r3
    7258:	b2da      	uxtb	r2, r3
    725a:	4b1c      	ldr	r3, [pc, #112]	; (72cc <cmd_func+0x384>)
    725c:	701a      	strb	r2, [r3, #0]

			evt_msg = EVT_MAIN_ACK;
    725e:	1cfb      	adds	r3, r7, #3
    7260:	2202      	movs	r2, #2
    7262:	701a      	strb	r2, [r3, #0]
			break;
    7264:	e11d      	b.n	74a2 <cmd_func+0x55a>
			
		case CMD_REQ_LOCAL_CLK:
		// LEN|CMD
			ack_to_upper = CMD_OPT_LOCAL_CLK;
    7266:	4b03      	ldr	r3, [pc, #12]	; (7274 <cmd_func+0x32c>)
    7268:	2208      	movs	r2, #8
    726a:	701a      	strb	r2, [r3, #0]
			evt_msg = EVT_LOCAL_CLK_REQ;		
    726c:	1cfb      	adds	r3, r7, #3
    726e:	2209      	movs	r2, #9
    7270:	701a      	strb	r2, [r3, #0]
			break;
    7272:	e116      	b.n	74a2 <cmd_func+0x55a>
    7274:	20003e5c 	.word	0x20003e5c
    7278:	20003e40 	.word	0x20003e40
    727c:	00008510 	.word	0x00008510
    7280:	20003cba 	.word	0x20003cba
    7284:	20003e00 	.word	0x20003e00
    7288:	20003e50 	.word	0x20003e50
    728c:	00005fa9 	.word	0x00005fa9
    7290:	20000013 	.word	0x20000013
    7294:	20000012 	.word	0x20000012
    7298:	00008195 	.word	0x00008195
    729c:	00007c95 	.word	0x00007c95
    72a0:	9999999a 	.word	0x9999999a
    72a4:	3fe99999 	.word	0x3fe99999
    72a8:	00007a05 	.word	0x00007a05
    72ac:	20000010 	.word	0x20000010
    72b0:	20003de4 	.word	0x20003de4
    72b4:	20003e60 	.word	0x20003e60
    72b8:	20003d80 	.word	0x20003d80
    72bc:	000007c1 	.word	0x000007c1
    72c0:	20003cbc 	.word	0x20003cbc
    72c4:	20003dec 	.word	0x20003dec
    72c8:	20003cb8 	.word	0x20003cb8
    72cc:	20003cb9 	.word	0x20003cb9
		
		case CMD_OPT_ACT_SCH:
		// LEN|CMD|START_HOUR|START_MIN|END_HOUR|END_MIN|ACTUATOR_NUM|SCH_NUM
		
			ack_to_upper = CMD_OPT_ACT_SCH;
    72d0:	4b79      	ldr	r3, [pc, #484]	; (74b8 <cmd_func+0x570>)
    72d2:	220b      	movs	r2, #11
    72d4:	701a      	strb	r2, [r3, #0]
			
			time_schedule_list[cmd_from_upper[7]].start_hour = cmd_from_upper[2];
    72d6:	4b79      	ldr	r3, [pc, #484]	; (74bc <cmd_func+0x574>)
    72d8:	79db      	ldrb	r3, [r3, #7]
    72da:	0019      	movs	r1, r3
    72dc:	4b77      	ldr	r3, [pc, #476]	; (74bc <cmd_func+0x574>)
    72de:	7898      	ldrb	r0, [r3, #2]
    72e0:	4a77      	ldr	r2, [pc, #476]	; (74c0 <cmd_func+0x578>)
    72e2:	000b      	movs	r3, r1
    72e4:	009b      	lsls	r3, r3, #2
    72e6:	185b      	adds	r3, r3, r1
    72e8:	1c01      	adds	r1, r0, #0
    72ea:	5499      	strb	r1, [r3, r2]
			time_schedule_list[cmd_from_upper[7]].start_min = cmd_from_upper[3];
    72ec:	4b73      	ldr	r3, [pc, #460]	; (74bc <cmd_func+0x574>)
    72ee:	79db      	ldrb	r3, [r3, #7]
    72f0:	0019      	movs	r1, r3
    72f2:	4b72      	ldr	r3, [pc, #456]	; (74bc <cmd_func+0x574>)
    72f4:	78d8      	ldrb	r0, [r3, #3]
    72f6:	4a72      	ldr	r2, [pc, #456]	; (74c0 <cmd_func+0x578>)
    72f8:	000b      	movs	r3, r1
    72fa:	009b      	lsls	r3, r3, #2
    72fc:	185b      	adds	r3, r3, r1
    72fe:	18d3      	adds	r3, r2, r3
    7300:	3301      	adds	r3, #1
    7302:	1c02      	adds	r2, r0, #0
    7304:	701a      	strb	r2, [r3, #0]
			time_schedule_list[cmd_from_upper[7]].end_hour = cmd_from_upper[4];
    7306:	4b6d      	ldr	r3, [pc, #436]	; (74bc <cmd_func+0x574>)
    7308:	79db      	ldrb	r3, [r3, #7]
    730a:	0019      	movs	r1, r3
    730c:	4b6b      	ldr	r3, [pc, #428]	; (74bc <cmd_func+0x574>)
    730e:	7918      	ldrb	r0, [r3, #4]
    7310:	4a6b      	ldr	r2, [pc, #428]	; (74c0 <cmd_func+0x578>)
    7312:	000b      	movs	r3, r1
    7314:	009b      	lsls	r3, r3, #2
    7316:	185b      	adds	r3, r3, r1
    7318:	18d3      	adds	r3, r2, r3
    731a:	3302      	adds	r3, #2
    731c:	1c02      	adds	r2, r0, #0
    731e:	701a      	strb	r2, [r3, #0]
			time_schedule_list[cmd_from_upper[7]].end_min = cmd_from_upper[5];
    7320:	4b66      	ldr	r3, [pc, #408]	; (74bc <cmd_func+0x574>)
    7322:	79db      	ldrb	r3, [r3, #7]
    7324:	0019      	movs	r1, r3
    7326:	4b65      	ldr	r3, [pc, #404]	; (74bc <cmd_func+0x574>)
    7328:	7958      	ldrb	r0, [r3, #5]
    732a:	4a65      	ldr	r2, [pc, #404]	; (74c0 <cmd_func+0x578>)
    732c:	000b      	movs	r3, r1
    732e:	009b      	lsls	r3, r3, #2
    7330:	185b      	adds	r3, r3, r1
    7332:	18d3      	adds	r3, r2, r3
    7334:	3303      	adds	r3, #3
    7336:	1c02      	adds	r2, r0, #0
    7338:	701a      	strb	r2, [r3, #0]
			time_schedule_list[cmd_from_upper[7]].actuator_number = cmd_from_upper[6];
    733a:	4b60      	ldr	r3, [pc, #384]	; (74bc <cmd_func+0x574>)
    733c:	79db      	ldrb	r3, [r3, #7]
    733e:	0019      	movs	r1, r3
    7340:	4b5e      	ldr	r3, [pc, #376]	; (74bc <cmd_func+0x574>)
    7342:	7998      	ldrb	r0, [r3, #6]
    7344:	4a5e      	ldr	r2, [pc, #376]	; (74c0 <cmd_func+0x578>)
    7346:	000b      	movs	r3, r1
    7348:	009b      	lsls	r3, r3, #2
    734a:	185b      	adds	r3, r3, r1
    734c:	18d3      	adds	r3, r2, r3
    734e:	3304      	adds	r3, #4
    7350:	1c02      	adds	r2, r0, #0
    7352:	701a      	strb	r2, [r3, #0]
			// 2.       ex)  20  1	::  >  
			//																	::  >  &&  > 

			// 3. else 
			
			uint16_t tp_time = local_hour * 60 + local_min;
    7354:	4b5b      	ldr	r3, [pc, #364]	; (74c4 <cmd_func+0x57c>)
    7356:	781b      	ldrb	r3, [r3, #0]
    7358:	b29b      	uxth	r3, r3
    735a:	223c      	movs	r2, #60	; 0x3c
    735c:	4353      	muls	r3, r2
    735e:	b299      	uxth	r1, r3
    7360:	4b59      	ldr	r3, [pc, #356]	; (74c8 <cmd_func+0x580>)
    7362:	781b      	ldrb	r3, [r3, #0]
    7364:	b29a      	uxth	r2, r3
    7366:	2308      	movs	r3, #8
    7368:	18fb      	adds	r3, r7, r3
    736a:	188a      	adds	r2, r1, r2
    736c:	801a      	strh	r2, [r3, #0]
			uint16_t st_time = cmd_from_upper[2] * 60 + cmd_from_upper[3];
    736e:	4b53      	ldr	r3, [pc, #332]	; (74bc <cmd_func+0x574>)
    7370:	789b      	ldrb	r3, [r3, #2]
    7372:	b29b      	uxth	r3, r3
    7374:	223c      	movs	r2, #60	; 0x3c
    7376:	4353      	muls	r3, r2
    7378:	b299      	uxth	r1, r3
    737a:	4b50      	ldr	r3, [pc, #320]	; (74bc <cmd_func+0x574>)
    737c:	78db      	ldrb	r3, [r3, #3]
    737e:	b29a      	uxth	r2, r3
    7380:	1dbb      	adds	r3, r7, #6
    7382:	188a      	adds	r2, r1, r2
    7384:	801a      	strh	r2, [r3, #0]
			uint16_t ed_time = cmd_from_upper[4] * 60 + cmd_from_upper[5];
    7386:	4b4d      	ldr	r3, [pc, #308]	; (74bc <cmd_func+0x574>)
    7388:	791b      	ldrb	r3, [r3, #4]
    738a:	b29b      	uxth	r3, r3
    738c:	223c      	movs	r2, #60	; 0x3c
    738e:	4353      	muls	r3, r2
    7390:	b299      	uxth	r1, r3
    7392:	4b4a      	ldr	r3, [pc, #296]	; (74bc <cmd_func+0x574>)
    7394:	795b      	ldrb	r3, [r3, #5]
    7396:	b29a      	uxth	r2, r3
    7398:	1d3b      	adds	r3, r7, #4
    739a:	188a      	adds	r2, r1, r2
    739c:	801a      	strh	r2, [r3, #0]
			uint8_t tmp_flag = 0;
    739e:	230f      	movs	r3, #15
    73a0:	18fb      	adds	r3, r7, r3
    73a2:	2200      	movs	r2, #0
    73a4:	701a      	strb	r2, [r3, #0]

			if(st_time < tp_time){
    73a6:	1dba      	adds	r2, r7, #6
    73a8:	2308      	movs	r3, #8
    73aa:	18fb      	adds	r3, r7, r3
    73ac:	8812      	ldrh	r2, [r2, #0]
    73ae:	881b      	ldrh	r3, [r3, #0]
    73b0:	429a      	cmp	r2, r3
    73b2:	d21c      	bcs.n	73ee <cmd_func+0x4a6>
				if(st_time < ed_time && tp_time < ed_time)	tmp_flag = 1;
    73b4:	1dba      	adds	r2, r7, #6
    73b6:	1d3b      	adds	r3, r7, #4
    73b8:	8812      	ldrh	r2, [r2, #0]
    73ba:	881b      	ldrh	r3, [r3, #0]
    73bc:	429a      	cmp	r2, r3
    73be:	d20b      	bcs.n	73d8 <cmd_func+0x490>
    73c0:	2308      	movs	r3, #8
    73c2:	18fa      	adds	r2, r7, r3
    73c4:	1d3b      	adds	r3, r7, #4
    73c6:	8812      	ldrh	r2, [r2, #0]
    73c8:	881b      	ldrh	r3, [r3, #0]
    73ca:	429a      	cmp	r2, r3
    73cc:	d204      	bcs.n	73d8 <cmd_func+0x490>
    73ce:	230f      	movs	r3, #15
    73d0:	18fb      	adds	r3, r7, r3
    73d2:	2201      	movs	r2, #1
    73d4:	701a      	strb	r2, [r3, #0]
    73d6:	e027      	b.n	7428 <cmd_func+0x4e0>
				else if(ed_time < st_time)					tmp_flag = 1;
    73d8:	1d3a      	adds	r2, r7, #4
    73da:	1dbb      	adds	r3, r7, #6
    73dc:	8812      	ldrh	r2, [r2, #0]
    73de:	881b      	ldrh	r3, [r3, #0]
    73e0:	429a      	cmp	r2, r3
    73e2:	d221      	bcs.n	7428 <cmd_func+0x4e0>
    73e4:	230f      	movs	r3, #15
    73e6:	18fb      	adds	r3, r7, r3
    73e8:	2201      	movs	r2, #1
    73ea:	701a      	strb	r2, [r3, #0]
    73ec:	e01c      	b.n	7428 <cmd_func+0x4e0>
			}
			else if(tp_time < st_time){
    73ee:	2308      	movs	r3, #8
    73f0:	18fa      	adds	r2, r7, r3
    73f2:	1dbb      	adds	r3, r7, #6
    73f4:	8812      	ldrh	r2, [r2, #0]
    73f6:	881b      	ldrh	r3, [r3, #0]
    73f8:	429a      	cmp	r2, r3
    73fa:	d211      	bcs.n	7420 <cmd_func+0x4d8>
				if(ed_time > tp_time && st_time > ed_time)	tmp_flag = 1;
    73fc:	1d3a      	adds	r2, r7, #4
    73fe:	2308      	movs	r3, #8
    7400:	18fb      	adds	r3, r7, r3
    7402:	8812      	ldrh	r2, [r2, #0]
    7404:	881b      	ldrh	r3, [r3, #0]
    7406:	429a      	cmp	r2, r3
    7408:	d90e      	bls.n	7428 <cmd_func+0x4e0>
    740a:	1dba      	adds	r2, r7, #6
    740c:	1d3b      	adds	r3, r7, #4
    740e:	8812      	ldrh	r2, [r2, #0]
    7410:	881b      	ldrh	r3, [r3, #0]
    7412:	429a      	cmp	r2, r3
    7414:	d908      	bls.n	7428 <cmd_func+0x4e0>
    7416:	230f      	movs	r3, #15
    7418:	18fb      	adds	r3, r7, r3
    741a:	2201      	movs	r2, #1
    741c:	701a      	strb	r2, [r3, #0]
    741e:	e003      	b.n	7428 <cmd_func+0x4e0>
			}
			else tmp_flag = 1;
    7420:	230f      	movs	r3, #15
    7422:	18fb      	adds	r3, r7, r3
    7424:	2201      	movs	r2, #1
    7426:	701a      	strb	r2, [r3, #0]
			
			if(tmp_flag == 1){
    7428:	230f      	movs	r3, #15
    742a:	18fb      	adds	r3, r7, r3
    742c:	781b      	ldrb	r3, [r3, #0]
    742e:	2b01      	cmp	r3, #1
    7430:	d11e      	bne.n	7470 <cmd_func+0x528>
				port_pin_set_output_level(actuator_list[cmd_from_upper[6]].act_GPIO, actuator_list[cmd_from_upper[6]].initial_state ^ 1);
    7432:	4b22      	ldr	r3, [pc, #136]	; (74bc <cmd_func+0x574>)
    7434:	799b      	ldrb	r3, [r3, #6]
    7436:	4a25      	ldr	r2, [pc, #148]	; (74cc <cmd_func+0x584>)
    7438:	009b      	lsls	r3, r3, #2
    743a:	18d3      	adds	r3, r2, r3
    743c:	3303      	adds	r3, #3
    743e:	7818      	ldrb	r0, [r3, #0]
    7440:	4b1e      	ldr	r3, [pc, #120]	; (74bc <cmd_func+0x574>)
    7442:	799b      	ldrb	r3, [r3, #6]
    7444:	4a21      	ldr	r2, [pc, #132]	; (74cc <cmd_func+0x584>)
    7446:	009b      	lsls	r3, r3, #2
    7448:	18d3      	adds	r3, r2, r3
    744a:	3302      	adds	r3, #2
    744c:	781b      	ldrb	r3, [r3, #0]
    744e:	2201      	movs	r2, #1
    7450:	4053      	eors	r3, r2
    7452:	b2db      	uxtb	r3, r3
    7454:	1e5a      	subs	r2, r3, #1
    7456:	4193      	sbcs	r3, r2
    7458:	b2db      	uxtb	r3, r3
    745a:	0019      	movs	r1, r3
    745c:	4b1c      	ldr	r3, [pc, #112]	; (74d0 <cmd_func+0x588>)
    745e:	4798      	blx	r3
				actuator_list[cmd_from_upper[6]].sch_act_flag = 1;	
    7460:	4b16      	ldr	r3, [pc, #88]	; (74bc <cmd_func+0x574>)
    7462:	799b      	ldrb	r3, [r3, #6]
    7464:	4a19      	ldr	r2, [pc, #100]	; (74cc <cmd_func+0x584>)
    7466:	009b      	lsls	r3, r3, #2
    7468:	18d3      	adds	r3, r2, r3
    746a:	3301      	adds	r3, #1
    746c:	2201      	movs	r2, #1
    746e:	701a      	strb	r2, [r3, #0]
					actuator_list[cmd_from_upper[6]].sch_act_flag = 1;
					break;
				}
			}
*/		
			evt_msg = EVT_MAIN_ACK;
    7470:	1cfb      	adds	r3, r7, #3
    7472:	2202      	movs	r2, #2
    7474:	701a      	strb	r2, [r3, #0]
			break;
    7476:	e014      	b.n	74a2 <cmd_func+0x55a>
			else if(cmd_from_upper[2] >= MAPPING_PAGE_NUM)			{goto NACK_LABEL;}
    7478:	46c0      	nop			; (mov r8, r8)
    747a:	e00e      	b.n	749a <cmd_func+0x552>
			if( ((cmd_from_upper[3] >> 4) & 0x0f) >= SENSOR_NUM )	{goto NACK_LABEL;}
    747c:	46c0      	nop			; (mov r8, r8)
    747e:	e00c      	b.n	749a <cmd_func+0x552>
			if( (cmd_from_upper[3] & 0x0f) >= ACTUATOR_NUM )		{goto NACK_LABEL;}
    7480:	46c0      	nop			; (mov r8, r8)
    7482:	e00a      	b.n	749a <cmd_func+0x552>
			if( cmd_from_upper[8] != 1 && cmd_from_upper[8] != 0)	{goto NACK_LABEL;}
    7484:	46c0      	nop			; (mov r8, r8)
    7486:	e008      	b.n	749a <cmd_func+0x552>
			if( ((cmd_from_upper[2] >> 4) &0x0f) >= ACTUATOR_NUM ) goto NACK_LABEL;
    7488:	46c0      	nop			; (mov r8, r8)
    748a:	e006      	b.n	749a <cmd_func+0x552>
			if( cmd_from_upper[3] != 0 && cmd_from_upper[3] != 1 ) goto NACK_LABEL;
    748c:	46c0      	nop			; (mov r8, r8)
    748e:	e004      	b.n	749a <cmd_func+0x552>
			if( cmd_from_upper[4] != 0 && cmd_from_upper[4] != 1 ) goto NACK_LABEL;
    7490:	46c0      	nop			; (mov r8, r8)
    7492:	e002      	b.n	749a <cmd_func+0x552>
				goto NACK_LABEL;
    7494:	46c0      	nop			; (mov r8, r8)
    7496:	e000      	b.n	749a <cmd_func+0x552>
			if(cmd_from_upper[2] >= ACTUATOR_NUM) goto NACK_LABEL;
    7498:	46c0      	nop			; (mov r8, r8)
		
		
NACK_LABEL:
		default :
			evt_msg = EVT_MAIN_NACK;
    749a:	1cfb      	adds	r3, r7, #3
    749c:	2203      	movs	r2, #3
    749e:	701a      	strb	r2, [r3, #0]
			break;
    74a0:	46c0      	nop			; (mov r8, r8)
	}
	
	
	xQueueSend(Queue_id, &evt_msg, 0);
    74a2:	4b0c      	ldr	r3, [pc, #48]	; (74d4 <cmd_func+0x58c>)
    74a4:	6818      	ldr	r0, [r3, #0]
    74a6:	1cf9      	adds	r1, r7, #3
    74a8:	2300      	movs	r3, #0
    74aa:	2200      	movs	r2, #0
    74ac:	4c0a      	ldr	r4, [pc, #40]	; (74d8 <cmd_func+0x590>)
    74ae:	47a0      	blx	r4
}
    74b0:	46c0      	nop			; (mov r8, r8)
    74b2:	46bd      	mov	sp, r7
    74b4:	b005      	add	sp, #20
    74b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    74b8:	20003e5c 	.word	0x20003e5c
    74bc:	20003e40 	.word	0x20003e40
    74c0:	20003dd0 	.word	0x20003dd0
    74c4:	20003cb8 	.word	0x20003cb8
    74c8:	20003cb9 	.word	0x20003cb9
    74cc:	20003e50 	.word	0x20003e50
    74d0:	00005fa9 	.word	0x00005fa9
    74d4:	20003e4c 	.word	0x20003e4c
    74d8:	000007c1 	.word	0x000007c1

000074dc <endian_trans>:
uint8_t endian_trans(uint8_t original){
    74dc:	b580      	push	{r7, lr}
    74de:	b084      	sub	sp, #16
    74e0:	af00      	add	r7, sp, #0
    74e2:	0002      	movs	r2, r0
    74e4:	1dfb      	adds	r3, r7, #7
    74e6:	701a      	strb	r2, [r3, #0]
	uint8_t ret = 0;
    74e8:	230f      	movs	r3, #15
    74ea:	18fb      	adds	r3, r7, r3
    74ec:	2200      	movs	r2, #0
    74ee:	701a      	strb	r2, [r3, #0]
	
	ret += (original >> 7) & 0b00000001;
    74f0:	1dfb      	adds	r3, r7, #7
    74f2:	781b      	ldrb	r3, [r3, #0]
    74f4:	09db      	lsrs	r3, r3, #7
    74f6:	b2d9      	uxtb	r1, r3
    74f8:	230f      	movs	r3, #15
    74fa:	18fb      	adds	r3, r7, r3
    74fc:	220f      	movs	r2, #15
    74fe:	18ba      	adds	r2, r7, r2
    7500:	7812      	ldrb	r2, [r2, #0]
    7502:	188a      	adds	r2, r1, r2
    7504:	701a      	strb	r2, [r3, #0]
	ret += (original >> 5) & 0b00000010;
    7506:	1dfb      	adds	r3, r7, #7
    7508:	781b      	ldrb	r3, [r3, #0]
    750a:	095b      	lsrs	r3, r3, #5
    750c:	b2db      	uxtb	r3, r3
    750e:	2202      	movs	r2, #2
    7510:	4013      	ands	r3, r2
    7512:	b2d9      	uxtb	r1, r3
    7514:	230f      	movs	r3, #15
    7516:	18fb      	adds	r3, r7, r3
    7518:	220f      	movs	r2, #15
    751a:	18ba      	adds	r2, r7, r2
    751c:	7812      	ldrb	r2, [r2, #0]
    751e:	188a      	adds	r2, r1, r2
    7520:	701a      	strb	r2, [r3, #0]
	ret += (original >> 3) & 0b00000100;
    7522:	1dfb      	adds	r3, r7, #7
    7524:	781b      	ldrb	r3, [r3, #0]
    7526:	08db      	lsrs	r3, r3, #3
    7528:	b2db      	uxtb	r3, r3
    752a:	2204      	movs	r2, #4
    752c:	4013      	ands	r3, r2
    752e:	b2d9      	uxtb	r1, r3
    7530:	230f      	movs	r3, #15
    7532:	18fb      	adds	r3, r7, r3
    7534:	220f      	movs	r2, #15
    7536:	18ba      	adds	r2, r7, r2
    7538:	7812      	ldrb	r2, [r2, #0]
    753a:	188a      	adds	r2, r1, r2
    753c:	701a      	strb	r2, [r3, #0]
	ret += (original >> 1) & 0b00001000;
    753e:	1dfb      	adds	r3, r7, #7
    7540:	781b      	ldrb	r3, [r3, #0]
    7542:	085b      	lsrs	r3, r3, #1
    7544:	b2db      	uxtb	r3, r3
    7546:	2208      	movs	r2, #8
    7548:	4013      	ands	r3, r2
    754a:	b2d9      	uxtb	r1, r3
    754c:	230f      	movs	r3, #15
    754e:	18fb      	adds	r3, r7, r3
    7550:	220f      	movs	r2, #15
    7552:	18ba      	adds	r2, r7, r2
    7554:	7812      	ldrb	r2, [r2, #0]
    7556:	188a      	adds	r2, r1, r2
    7558:	701a      	strb	r2, [r3, #0]
	ret += (original << 1) & 0b00010000;
    755a:	1dfb      	adds	r3, r7, #7
    755c:	781b      	ldrb	r3, [r3, #0]
    755e:	005b      	lsls	r3, r3, #1
    7560:	b2db      	uxtb	r3, r3
    7562:	2210      	movs	r2, #16
    7564:	4013      	ands	r3, r2
    7566:	b2d9      	uxtb	r1, r3
    7568:	230f      	movs	r3, #15
    756a:	18fb      	adds	r3, r7, r3
    756c:	220f      	movs	r2, #15
    756e:	18ba      	adds	r2, r7, r2
    7570:	7812      	ldrb	r2, [r2, #0]
    7572:	188a      	adds	r2, r1, r2
    7574:	701a      	strb	r2, [r3, #0]
	ret += (original << 3) & 0b00100000;
    7576:	1dfb      	adds	r3, r7, #7
    7578:	781b      	ldrb	r3, [r3, #0]
    757a:	00db      	lsls	r3, r3, #3
    757c:	b2db      	uxtb	r3, r3
    757e:	2220      	movs	r2, #32
    7580:	4013      	ands	r3, r2
    7582:	b2d9      	uxtb	r1, r3
    7584:	230f      	movs	r3, #15
    7586:	18fb      	adds	r3, r7, r3
    7588:	220f      	movs	r2, #15
    758a:	18ba      	adds	r2, r7, r2
    758c:	7812      	ldrb	r2, [r2, #0]
    758e:	188a      	adds	r2, r1, r2
    7590:	701a      	strb	r2, [r3, #0]
	ret += (original << 5) & 0b01000000;
    7592:	1dfb      	adds	r3, r7, #7
    7594:	781b      	ldrb	r3, [r3, #0]
    7596:	015b      	lsls	r3, r3, #5
    7598:	b2db      	uxtb	r3, r3
    759a:	2240      	movs	r2, #64	; 0x40
    759c:	4013      	ands	r3, r2
    759e:	b2d9      	uxtb	r1, r3
    75a0:	230f      	movs	r3, #15
    75a2:	18fb      	adds	r3, r7, r3
    75a4:	220f      	movs	r2, #15
    75a6:	18ba      	adds	r2, r7, r2
    75a8:	7812      	ldrb	r2, [r2, #0]
    75aa:	188a      	adds	r2, r1, r2
    75ac:	701a      	strb	r2, [r3, #0]
	ret += (original << 7) & 0b10000000;
    75ae:	1dfb      	adds	r3, r7, #7
    75b0:	781b      	ldrb	r3, [r3, #0]
    75b2:	01db      	lsls	r3, r3, #7
    75b4:	b2d9      	uxtb	r1, r3
    75b6:	230f      	movs	r3, #15
    75b8:	18fb      	adds	r3, r7, r3
    75ba:	220f      	movs	r2, #15
    75bc:	18ba      	adds	r2, r7, r2
    75be:	7812      	ldrb	r2, [r2, #0]
    75c0:	188a      	adds	r2, r1, r2
    75c2:	701a      	strb	r2, [r3, #0]
	
	return ret;
    75c4:	230f      	movs	r3, #15
    75c6:	18fb      	adds	r3, r7, r3
    75c8:	781b      	ldrb	r3, [r3, #0]
}
    75ca:	0018      	movs	r0, r3
    75cc:	46bd      	mov	sp, r7
    75ce:	b004      	add	sp, #16
    75d0:	bd80      	pop	{r7, pc}
	...

000075d4 <sensor_data_send>:
// send sensor data and act history(which actuators are acted)
void sensor_data_send(uint8_t acted_actu){
    75d4:	b590      	push	{r4, r7, lr}
    75d6:	b087      	sub	sp, #28
    75d8:	af00      	add	r7, sp, #0
    75da:	0002      	movs	r2, r0
    75dc:	1dfb      	adds	r3, r7, #7
    75de:	701a      	strb	r2, [r3, #0]
	uint8_t tmp[] = {HISTORY_CMD, acted_actu,
    75e0:	230c      	movs	r3, #12
    75e2:	18fb      	adds	r3, r7, r3
    75e4:	22bb      	movs	r2, #187	; 0xbb
    75e6:	701a      	strb	r2, [r3, #0]
    75e8:	230c      	movs	r3, #12
    75ea:	18fb      	adds	r3, r7, r3
    75ec:	1dfa      	adds	r2, r7, #7
    75ee:	7812      	ldrb	r2, [r2, #0]
    75f0:	705a      	strb	r2, [r3, #1]
		(sensor_data[0] >> 8) & 0xff,
    75f2:	4b35      	ldr	r3, [pc, #212]	; (76c8 <sensor_data_send+0xf4>)
    75f4:	881b      	ldrh	r3, [r3, #0]
    75f6:	b29b      	uxth	r3, r3
	uint8_t tmp[] = {HISTORY_CMD, acted_actu,
    75f8:	0a1b      	lsrs	r3, r3, #8
    75fa:	b29b      	uxth	r3, r3
    75fc:	b2da      	uxtb	r2, r3
    75fe:	230c      	movs	r3, #12
    7600:	18fb      	adds	r3, r7, r3
    7602:	709a      	strb	r2, [r3, #2]
		(sensor_data[0]) & 0xff,
    7604:	4b30      	ldr	r3, [pc, #192]	; (76c8 <sensor_data_send+0xf4>)
    7606:	881b      	ldrh	r3, [r3, #0]
    7608:	b29b      	uxth	r3, r3
	uint8_t tmp[] = {HISTORY_CMD, acted_actu,
    760a:	b2da      	uxtb	r2, r3
    760c:	230c      	movs	r3, #12
    760e:	18fb      	adds	r3, r7, r3
    7610:	70da      	strb	r2, [r3, #3]
		(sensor_data[1] >> 8) & 0xff,
    7612:	4b2d      	ldr	r3, [pc, #180]	; (76c8 <sensor_data_send+0xf4>)
    7614:	885b      	ldrh	r3, [r3, #2]
    7616:	b29b      	uxth	r3, r3
	uint8_t tmp[] = {HISTORY_CMD, acted_actu,
    7618:	0a1b      	lsrs	r3, r3, #8
    761a:	b29b      	uxth	r3, r3
    761c:	b2da      	uxtb	r2, r3
    761e:	230c      	movs	r3, #12
    7620:	18fb      	adds	r3, r7, r3
    7622:	711a      	strb	r2, [r3, #4]
		(sensor_data[1]) & 0xff,
    7624:	4b28      	ldr	r3, [pc, #160]	; (76c8 <sensor_data_send+0xf4>)
    7626:	885b      	ldrh	r3, [r3, #2]
    7628:	b29b      	uxth	r3, r3
	uint8_t tmp[] = {HISTORY_CMD, acted_actu,
    762a:	b2da      	uxtb	r2, r3
    762c:	230c      	movs	r3, #12
    762e:	18fb      	adds	r3, r7, r3
    7630:	715a      	strb	r2, [r3, #5]
		(sensor_data[2] >> 8) & 0xff,
    7632:	4b25      	ldr	r3, [pc, #148]	; (76c8 <sensor_data_send+0xf4>)
    7634:	889b      	ldrh	r3, [r3, #4]
    7636:	b29b      	uxth	r3, r3
	uint8_t tmp[] = {HISTORY_CMD, acted_actu,
    7638:	0a1b      	lsrs	r3, r3, #8
    763a:	b29b      	uxth	r3, r3
    763c:	b2da      	uxtb	r2, r3
    763e:	230c      	movs	r3, #12
    7640:	18fb      	adds	r3, r7, r3
    7642:	719a      	strb	r2, [r3, #6]
		(sensor_data[2]) & 0xff,
    7644:	4b20      	ldr	r3, [pc, #128]	; (76c8 <sensor_data_send+0xf4>)
    7646:	889b      	ldrh	r3, [r3, #4]
    7648:	b29b      	uxth	r3, r3
	uint8_t tmp[] = {HISTORY_CMD, acted_actu,
    764a:	b2da      	uxtb	r2, r3
    764c:	230c      	movs	r3, #12
    764e:	18fb      	adds	r3, r7, r3
    7650:	71da      	strb	r2, [r3, #7]
		(sensor_data[3] >> 8) & 0xff,
    7652:	4b1d      	ldr	r3, [pc, #116]	; (76c8 <sensor_data_send+0xf4>)
    7654:	88db      	ldrh	r3, [r3, #6]
    7656:	b29b      	uxth	r3, r3
	uint8_t tmp[] = {HISTORY_CMD, acted_actu,
    7658:	0a1b      	lsrs	r3, r3, #8
    765a:	b29b      	uxth	r3, r3
    765c:	b2da      	uxtb	r2, r3
    765e:	230c      	movs	r3, #12
    7660:	18fb      	adds	r3, r7, r3
    7662:	721a      	strb	r2, [r3, #8]
	(sensor_data[3]) & 0xff};
    7664:	4b18      	ldr	r3, [pc, #96]	; (76c8 <sensor_data_send+0xf4>)
    7666:	88db      	ldrh	r3, [r3, #6]
    7668:	b29b      	uxth	r3, r3
	uint8_t tmp[] = {HISTORY_CMD, acted_actu,
    766a:	b2da      	uxtb	r2, r3
    766c:	230c      	movs	r3, #12
    766e:	18fb      	adds	r3, r7, r3
    7670:	725a      	strb	r2, [r3, #9]
	uint8_t send_byte;
	
	for(uint8_t i = 0; i < 10; i++){
    7672:	2317      	movs	r3, #23
    7674:	18fb      	adds	r3, r7, r3
    7676:	2200      	movs	r2, #0
    7678:	701a      	strb	r2, [r3, #0]
    767a:	e01c      	b.n	76b6 <sensor_data_send+0xe2>
		send_byte = endian_trans(tmp[i]);
    767c:	2317      	movs	r3, #23
    767e:	18fb      	adds	r3, r7, r3
    7680:	781b      	ldrb	r3, [r3, #0]
    7682:	220c      	movs	r2, #12
    7684:	18ba      	adds	r2, r7, r2
    7686:	5cd3      	ldrb	r3, [r2, r3]
    7688:	2216      	movs	r2, #22
    768a:	18bc      	adds	r4, r7, r2
    768c:	0018      	movs	r0, r3
    768e:	4b0f      	ldr	r3, [pc, #60]	; (76cc <sensor_data_send+0xf8>)
    7690:	4798      	blx	r3
    7692:	0003      	movs	r3, r0
    7694:	7023      	strb	r3, [r4, #0]
		usart_write_wait(&usart_instance, send_byte);
    7696:	2316      	movs	r3, #22
    7698:	18fb      	adds	r3, r7, r3
    769a:	781b      	ldrb	r3, [r3, #0]
    769c:	b29a      	uxth	r2, r3
    769e:	4b0c      	ldr	r3, [pc, #48]	; (76d0 <sensor_data_send+0xfc>)
    76a0:	0011      	movs	r1, r2
    76a2:	0018      	movs	r0, r3
    76a4:	4b0b      	ldr	r3, [pc, #44]	; (76d4 <sensor_data_send+0x100>)
    76a6:	4798      	blx	r3
	for(uint8_t i = 0; i < 10; i++){
    76a8:	2317      	movs	r3, #23
    76aa:	18fb      	adds	r3, r7, r3
    76ac:	781a      	ldrb	r2, [r3, #0]
    76ae:	2317      	movs	r3, #23
    76b0:	18fb      	adds	r3, r7, r3
    76b2:	3201      	adds	r2, #1
    76b4:	701a      	strb	r2, [r3, #0]
    76b6:	2317      	movs	r3, #23
    76b8:	18fb      	adds	r3, r7, r3
    76ba:	781b      	ldrb	r3, [r3, #0]
    76bc:	2b09      	cmp	r3, #9
    76be:	d9dd      	bls.n	767c <sensor_data_send+0xa8>
	}
}
    76c0:	46c0      	nop			; (mov r8, r8)
    76c2:	46bd      	mov	sp, r7
    76c4:	b007      	add	sp, #28
    76c6:	bd90      	pop	{r4, r7, pc}
    76c8:	20003d74 	.word	0x20003d74
    76cc:	000074dd 	.word	0x000074dd
    76d0:	20003d9c 	.word	0x20003d9c
    76d4:	00004365 	.word	0x00004365

000076d8 <__udivsi3>:
    76d8:	2200      	movs	r2, #0
    76da:	0843      	lsrs	r3, r0, #1
    76dc:	428b      	cmp	r3, r1
    76de:	d374      	bcc.n	77ca <__udivsi3+0xf2>
    76e0:	0903      	lsrs	r3, r0, #4
    76e2:	428b      	cmp	r3, r1
    76e4:	d35f      	bcc.n	77a6 <__udivsi3+0xce>
    76e6:	0a03      	lsrs	r3, r0, #8
    76e8:	428b      	cmp	r3, r1
    76ea:	d344      	bcc.n	7776 <__udivsi3+0x9e>
    76ec:	0b03      	lsrs	r3, r0, #12
    76ee:	428b      	cmp	r3, r1
    76f0:	d328      	bcc.n	7744 <__udivsi3+0x6c>
    76f2:	0c03      	lsrs	r3, r0, #16
    76f4:	428b      	cmp	r3, r1
    76f6:	d30d      	bcc.n	7714 <__udivsi3+0x3c>
    76f8:	22ff      	movs	r2, #255	; 0xff
    76fa:	0209      	lsls	r1, r1, #8
    76fc:	ba12      	rev	r2, r2
    76fe:	0c03      	lsrs	r3, r0, #16
    7700:	428b      	cmp	r3, r1
    7702:	d302      	bcc.n	770a <__udivsi3+0x32>
    7704:	1212      	asrs	r2, r2, #8
    7706:	0209      	lsls	r1, r1, #8
    7708:	d065      	beq.n	77d6 <__udivsi3+0xfe>
    770a:	0b03      	lsrs	r3, r0, #12
    770c:	428b      	cmp	r3, r1
    770e:	d319      	bcc.n	7744 <__udivsi3+0x6c>
    7710:	e000      	b.n	7714 <__udivsi3+0x3c>
    7712:	0a09      	lsrs	r1, r1, #8
    7714:	0bc3      	lsrs	r3, r0, #15
    7716:	428b      	cmp	r3, r1
    7718:	d301      	bcc.n	771e <__udivsi3+0x46>
    771a:	03cb      	lsls	r3, r1, #15
    771c:	1ac0      	subs	r0, r0, r3
    771e:	4152      	adcs	r2, r2
    7720:	0b83      	lsrs	r3, r0, #14
    7722:	428b      	cmp	r3, r1
    7724:	d301      	bcc.n	772a <__udivsi3+0x52>
    7726:	038b      	lsls	r3, r1, #14
    7728:	1ac0      	subs	r0, r0, r3
    772a:	4152      	adcs	r2, r2
    772c:	0b43      	lsrs	r3, r0, #13
    772e:	428b      	cmp	r3, r1
    7730:	d301      	bcc.n	7736 <__udivsi3+0x5e>
    7732:	034b      	lsls	r3, r1, #13
    7734:	1ac0      	subs	r0, r0, r3
    7736:	4152      	adcs	r2, r2
    7738:	0b03      	lsrs	r3, r0, #12
    773a:	428b      	cmp	r3, r1
    773c:	d301      	bcc.n	7742 <__udivsi3+0x6a>
    773e:	030b      	lsls	r3, r1, #12
    7740:	1ac0      	subs	r0, r0, r3
    7742:	4152      	adcs	r2, r2
    7744:	0ac3      	lsrs	r3, r0, #11
    7746:	428b      	cmp	r3, r1
    7748:	d301      	bcc.n	774e <__udivsi3+0x76>
    774a:	02cb      	lsls	r3, r1, #11
    774c:	1ac0      	subs	r0, r0, r3
    774e:	4152      	adcs	r2, r2
    7750:	0a83      	lsrs	r3, r0, #10
    7752:	428b      	cmp	r3, r1
    7754:	d301      	bcc.n	775a <__udivsi3+0x82>
    7756:	028b      	lsls	r3, r1, #10
    7758:	1ac0      	subs	r0, r0, r3
    775a:	4152      	adcs	r2, r2
    775c:	0a43      	lsrs	r3, r0, #9
    775e:	428b      	cmp	r3, r1
    7760:	d301      	bcc.n	7766 <__udivsi3+0x8e>
    7762:	024b      	lsls	r3, r1, #9
    7764:	1ac0      	subs	r0, r0, r3
    7766:	4152      	adcs	r2, r2
    7768:	0a03      	lsrs	r3, r0, #8
    776a:	428b      	cmp	r3, r1
    776c:	d301      	bcc.n	7772 <__udivsi3+0x9a>
    776e:	020b      	lsls	r3, r1, #8
    7770:	1ac0      	subs	r0, r0, r3
    7772:	4152      	adcs	r2, r2
    7774:	d2cd      	bcs.n	7712 <__udivsi3+0x3a>
    7776:	09c3      	lsrs	r3, r0, #7
    7778:	428b      	cmp	r3, r1
    777a:	d301      	bcc.n	7780 <__udivsi3+0xa8>
    777c:	01cb      	lsls	r3, r1, #7
    777e:	1ac0      	subs	r0, r0, r3
    7780:	4152      	adcs	r2, r2
    7782:	0983      	lsrs	r3, r0, #6
    7784:	428b      	cmp	r3, r1
    7786:	d301      	bcc.n	778c <__udivsi3+0xb4>
    7788:	018b      	lsls	r3, r1, #6
    778a:	1ac0      	subs	r0, r0, r3
    778c:	4152      	adcs	r2, r2
    778e:	0943      	lsrs	r3, r0, #5
    7790:	428b      	cmp	r3, r1
    7792:	d301      	bcc.n	7798 <__udivsi3+0xc0>
    7794:	014b      	lsls	r3, r1, #5
    7796:	1ac0      	subs	r0, r0, r3
    7798:	4152      	adcs	r2, r2
    779a:	0903      	lsrs	r3, r0, #4
    779c:	428b      	cmp	r3, r1
    779e:	d301      	bcc.n	77a4 <__udivsi3+0xcc>
    77a0:	010b      	lsls	r3, r1, #4
    77a2:	1ac0      	subs	r0, r0, r3
    77a4:	4152      	adcs	r2, r2
    77a6:	08c3      	lsrs	r3, r0, #3
    77a8:	428b      	cmp	r3, r1
    77aa:	d301      	bcc.n	77b0 <__udivsi3+0xd8>
    77ac:	00cb      	lsls	r3, r1, #3
    77ae:	1ac0      	subs	r0, r0, r3
    77b0:	4152      	adcs	r2, r2
    77b2:	0883      	lsrs	r3, r0, #2
    77b4:	428b      	cmp	r3, r1
    77b6:	d301      	bcc.n	77bc <__udivsi3+0xe4>
    77b8:	008b      	lsls	r3, r1, #2
    77ba:	1ac0      	subs	r0, r0, r3
    77bc:	4152      	adcs	r2, r2
    77be:	0843      	lsrs	r3, r0, #1
    77c0:	428b      	cmp	r3, r1
    77c2:	d301      	bcc.n	77c8 <__udivsi3+0xf0>
    77c4:	004b      	lsls	r3, r1, #1
    77c6:	1ac0      	subs	r0, r0, r3
    77c8:	4152      	adcs	r2, r2
    77ca:	1a41      	subs	r1, r0, r1
    77cc:	d200      	bcs.n	77d0 <__udivsi3+0xf8>
    77ce:	4601      	mov	r1, r0
    77d0:	4152      	adcs	r2, r2
    77d2:	4610      	mov	r0, r2
    77d4:	4770      	bx	lr
    77d6:	e7ff      	b.n	77d8 <__udivsi3+0x100>
    77d8:	b501      	push	{r0, lr}
    77da:	2000      	movs	r0, #0
    77dc:	f000 f8f0 	bl	79c0 <__aeabi_idiv0>
    77e0:	bd02      	pop	{r1, pc}
    77e2:	46c0      	nop			; (mov r8, r8)

000077e4 <__aeabi_uidivmod>:
    77e4:	2900      	cmp	r1, #0
    77e6:	d0f7      	beq.n	77d8 <__udivsi3+0x100>
    77e8:	e776      	b.n	76d8 <__udivsi3>
    77ea:	4770      	bx	lr

000077ec <__divsi3>:
    77ec:	4603      	mov	r3, r0
    77ee:	430b      	orrs	r3, r1
    77f0:	d47f      	bmi.n	78f2 <__divsi3+0x106>
    77f2:	2200      	movs	r2, #0
    77f4:	0843      	lsrs	r3, r0, #1
    77f6:	428b      	cmp	r3, r1
    77f8:	d374      	bcc.n	78e4 <__divsi3+0xf8>
    77fa:	0903      	lsrs	r3, r0, #4
    77fc:	428b      	cmp	r3, r1
    77fe:	d35f      	bcc.n	78c0 <__divsi3+0xd4>
    7800:	0a03      	lsrs	r3, r0, #8
    7802:	428b      	cmp	r3, r1
    7804:	d344      	bcc.n	7890 <__divsi3+0xa4>
    7806:	0b03      	lsrs	r3, r0, #12
    7808:	428b      	cmp	r3, r1
    780a:	d328      	bcc.n	785e <__divsi3+0x72>
    780c:	0c03      	lsrs	r3, r0, #16
    780e:	428b      	cmp	r3, r1
    7810:	d30d      	bcc.n	782e <__divsi3+0x42>
    7812:	22ff      	movs	r2, #255	; 0xff
    7814:	0209      	lsls	r1, r1, #8
    7816:	ba12      	rev	r2, r2
    7818:	0c03      	lsrs	r3, r0, #16
    781a:	428b      	cmp	r3, r1
    781c:	d302      	bcc.n	7824 <__divsi3+0x38>
    781e:	1212      	asrs	r2, r2, #8
    7820:	0209      	lsls	r1, r1, #8
    7822:	d065      	beq.n	78f0 <__divsi3+0x104>
    7824:	0b03      	lsrs	r3, r0, #12
    7826:	428b      	cmp	r3, r1
    7828:	d319      	bcc.n	785e <__divsi3+0x72>
    782a:	e000      	b.n	782e <__divsi3+0x42>
    782c:	0a09      	lsrs	r1, r1, #8
    782e:	0bc3      	lsrs	r3, r0, #15
    7830:	428b      	cmp	r3, r1
    7832:	d301      	bcc.n	7838 <__divsi3+0x4c>
    7834:	03cb      	lsls	r3, r1, #15
    7836:	1ac0      	subs	r0, r0, r3
    7838:	4152      	adcs	r2, r2
    783a:	0b83      	lsrs	r3, r0, #14
    783c:	428b      	cmp	r3, r1
    783e:	d301      	bcc.n	7844 <__divsi3+0x58>
    7840:	038b      	lsls	r3, r1, #14
    7842:	1ac0      	subs	r0, r0, r3
    7844:	4152      	adcs	r2, r2
    7846:	0b43      	lsrs	r3, r0, #13
    7848:	428b      	cmp	r3, r1
    784a:	d301      	bcc.n	7850 <__divsi3+0x64>
    784c:	034b      	lsls	r3, r1, #13
    784e:	1ac0      	subs	r0, r0, r3
    7850:	4152      	adcs	r2, r2
    7852:	0b03      	lsrs	r3, r0, #12
    7854:	428b      	cmp	r3, r1
    7856:	d301      	bcc.n	785c <__divsi3+0x70>
    7858:	030b      	lsls	r3, r1, #12
    785a:	1ac0      	subs	r0, r0, r3
    785c:	4152      	adcs	r2, r2
    785e:	0ac3      	lsrs	r3, r0, #11
    7860:	428b      	cmp	r3, r1
    7862:	d301      	bcc.n	7868 <__divsi3+0x7c>
    7864:	02cb      	lsls	r3, r1, #11
    7866:	1ac0      	subs	r0, r0, r3
    7868:	4152      	adcs	r2, r2
    786a:	0a83      	lsrs	r3, r0, #10
    786c:	428b      	cmp	r3, r1
    786e:	d301      	bcc.n	7874 <__divsi3+0x88>
    7870:	028b      	lsls	r3, r1, #10
    7872:	1ac0      	subs	r0, r0, r3
    7874:	4152      	adcs	r2, r2
    7876:	0a43      	lsrs	r3, r0, #9
    7878:	428b      	cmp	r3, r1
    787a:	d301      	bcc.n	7880 <__divsi3+0x94>
    787c:	024b      	lsls	r3, r1, #9
    787e:	1ac0      	subs	r0, r0, r3
    7880:	4152      	adcs	r2, r2
    7882:	0a03      	lsrs	r3, r0, #8
    7884:	428b      	cmp	r3, r1
    7886:	d301      	bcc.n	788c <__divsi3+0xa0>
    7888:	020b      	lsls	r3, r1, #8
    788a:	1ac0      	subs	r0, r0, r3
    788c:	4152      	adcs	r2, r2
    788e:	d2cd      	bcs.n	782c <__divsi3+0x40>
    7890:	09c3      	lsrs	r3, r0, #7
    7892:	428b      	cmp	r3, r1
    7894:	d301      	bcc.n	789a <__divsi3+0xae>
    7896:	01cb      	lsls	r3, r1, #7
    7898:	1ac0      	subs	r0, r0, r3
    789a:	4152      	adcs	r2, r2
    789c:	0983      	lsrs	r3, r0, #6
    789e:	428b      	cmp	r3, r1
    78a0:	d301      	bcc.n	78a6 <__divsi3+0xba>
    78a2:	018b      	lsls	r3, r1, #6
    78a4:	1ac0      	subs	r0, r0, r3
    78a6:	4152      	adcs	r2, r2
    78a8:	0943      	lsrs	r3, r0, #5
    78aa:	428b      	cmp	r3, r1
    78ac:	d301      	bcc.n	78b2 <__divsi3+0xc6>
    78ae:	014b      	lsls	r3, r1, #5
    78b0:	1ac0      	subs	r0, r0, r3
    78b2:	4152      	adcs	r2, r2
    78b4:	0903      	lsrs	r3, r0, #4
    78b6:	428b      	cmp	r3, r1
    78b8:	d301      	bcc.n	78be <__divsi3+0xd2>
    78ba:	010b      	lsls	r3, r1, #4
    78bc:	1ac0      	subs	r0, r0, r3
    78be:	4152      	adcs	r2, r2
    78c0:	08c3      	lsrs	r3, r0, #3
    78c2:	428b      	cmp	r3, r1
    78c4:	d301      	bcc.n	78ca <__divsi3+0xde>
    78c6:	00cb      	lsls	r3, r1, #3
    78c8:	1ac0      	subs	r0, r0, r3
    78ca:	4152      	adcs	r2, r2
    78cc:	0883      	lsrs	r3, r0, #2
    78ce:	428b      	cmp	r3, r1
    78d0:	d301      	bcc.n	78d6 <__divsi3+0xea>
    78d2:	008b      	lsls	r3, r1, #2
    78d4:	1ac0      	subs	r0, r0, r3
    78d6:	4152      	adcs	r2, r2
    78d8:	0843      	lsrs	r3, r0, #1
    78da:	428b      	cmp	r3, r1
    78dc:	d301      	bcc.n	78e2 <__divsi3+0xf6>
    78de:	004b      	lsls	r3, r1, #1
    78e0:	1ac0      	subs	r0, r0, r3
    78e2:	4152      	adcs	r2, r2
    78e4:	1a41      	subs	r1, r0, r1
    78e6:	d200      	bcs.n	78ea <__divsi3+0xfe>
    78e8:	4601      	mov	r1, r0
    78ea:	4152      	adcs	r2, r2
    78ec:	4610      	mov	r0, r2
    78ee:	4770      	bx	lr
    78f0:	e05d      	b.n	79ae <__divsi3+0x1c2>
    78f2:	0fca      	lsrs	r2, r1, #31
    78f4:	d000      	beq.n	78f8 <__divsi3+0x10c>
    78f6:	4249      	negs	r1, r1
    78f8:	1003      	asrs	r3, r0, #32
    78fa:	d300      	bcc.n	78fe <__divsi3+0x112>
    78fc:	4240      	negs	r0, r0
    78fe:	4053      	eors	r3, r2
    7900:	2200      	movs	r2, #0
    7902:	469c      	mov	ip, r3
    7904:	0903      	lsrs	r3, r0, #4
    7906:	428b      	cmp	r3, r1
    7908:	d32d      	bcc.n	7966 <__divsi3+0x17a>
    790a:	0a03      	lsrs	r3, r0, #8
    790c:	428b      	cmp	r3, r1
    790e:	d312      	bcc.n	7936 <__divsi3+0x14a>
    7910:	22fc      	movs	r2, #252	; 0xfc
    7912:	0189      	lsls	r1, r1, #6
    7914:	ba12      	rev	r2, r2
    7916:	0a03      	lsrs	r3, r0, #8
    7918:	428b      	cmp	r3, r1
    791a:	d30c      	bcc.n	7936 <__divsi3+0x14a>
    791c:	0189      	lsls	r1, r1, #6
    791e:	1192      	asrs	r2, r2, #6
    7920:	428b      	cmp	r3, r1
    7922:	d308      	bcc.n	7936 <__divsi3+0x14a>
    7924:	0189      	lsls	r1, r1, #6
    7926:	1192      	asrs	r2, r2, #6
    7928:	428b      	cmp	r3, r1
    792a:	d304      	bcc.n	7936 <__divsi3+0x14a>
    792c:	0189      	lsls	r1, r1, #6
    792e:	d03a      	beq.n	79a6 <__divsi3+0x1ba>
    7930:	1192      	asrs	r2, r2, #6
    7932:	e000      	b.n	7936 <__divsi3+0x14a>
    7934:	0989      	lsrs	r1, r1, #6
    7936:	09c3      	lsrs	r3, r0, #7
    7938:	428b      	cmp	r3, r1
    793a:	d301      	bcc.n	7940 <__divsi3+0x154>
    793c:	01cb      	lsls	r3, r1, #7
    793e:	1ac0      	subs	r0, r0, r3
    7940:	4152      	adcs	r2, r2
    7942:	0983      	lsrs	r3, r0, #6
    7944:	428b      	cmp	r3, r1
    7946:	d301      	bcc.n	794c <__divsi3+0x160>
    7948:	018b      	lsls	r3, r1, #6
    794a:	1ac0      	subs	r0, r0, r3
    794c:	4152      	adcs	r2, r2
    794e:	0943      	lsrs	r3, r0, #5
    7950:	428b      	cmp	r3, r1
    7952:	d301      	bcc.n	7958 <__divsi3+0x16c>
    7954:	014b      	lsls	r3, r1, #5
    7956:	1ac0      	subs	r0, r0, r3
    7958:	4152      	adcs	r2, r2
    795a:	0903      	lsrs	r3, r0, #4
    795c:	428b      	cmp	r3, r1
    795e:	d301      	bcc.n	7964 <__divsi3+0x178>
    7960:	010b      	lsls	r3, r1, #4
    7962:	1ac0      	subs	r0, r0, r3
    7964:	4152      	adcs	r2, r2
    7966:	08c3      	lsrs	r3, r0, #3
    7968:	428b      	cmp	r3, r1
    796a:	d301      	bcc.n	7970 <__divsi3+0x184>
    796c:	00cb      	lsls	r3, r1, #3
    796e:	1ac0      	subs	r0, r0, r3
    7970:	4152      	adcs	r2, r2
    7972:	0883      	lsrs	r3, r0, #2
    7974:	428b      	cmp	r3, r1
    7976:	d301      	bcc.n	797c <__divsi3+0x190>
    7978:	008b      	lsls	r3, r1, #2
    797a:	1ac0      	subs	r0, r0, r3
    797c:	4152      	adcs	r2, r2
    797e:	d2d9      	bcs.n	7934 <__divsi3+0x148>
    7980:	0843      	lsrs	r3, r0, #1
    7982:	428b      	cmp	r3, r1
    7984:	d301      	bcc.n	798a <__divsi3+0x19e>
    7986:	004b      	lsls	r3, r1, #1
    7988:	1ac0      	subs	r0, r0, r3
    798a:	4152      	adcs	r2, r2
    798c:	1a41      	subs	r1, r0, r1
    798e:	d200      	bcs.n	7992 <__divsi3+0x1a6>
    7990:	4601      	mov	r1, r0
    7992:	4663      	mov	r3, ip
    7994:	4152      	adcs	r2, r2
    7996:	105b      	asrs	r3, r3, #1
    7998:	4610      	mov	r0, r2
    799a:	d301      	bcc.n	79a0 <__divsi3+0x1b4>
    799c:	4240      	negs	r0, r0
    799e:	2b00      	cmp	r3, #0
    79a0:	d500      	bpl.n	79a4 <__divsi3+0x1b8>
    79a2:	4249      	negs	r1, r1
    79a4:	4770      	bx	lr
    79a6:	4663      	mov	r3, ip
    79a8:	105b      	asrs	r3, r3, #1
    79aa:	d300      	bcc.n	79ae <__divsi3+0x1c2>
    79ac:	4240      	negs	r0, r0
    79ae:	b501      	push	{r0, lr}
    79b0:	2000      	movs	r0, #0
    79b2:	f000 f805 	bl	79c0 <__aeabi_idiv0>
    79b6:	bd02      	pop	{r1, pc}

000079b8 <__aeabi_idivmod>:
    79b8:	2900      	cmp	r1, #0
    79ba:	d0f8      	beq.n	79ae <__divsi3+0x1c2>
    79bc:	e716      	b.n	77ec <__divsi3>
    79be:	4770      	bx	lr

000079c0 <__aeabi_idiv0>:
    79c0:	4770      	bx	lr
    79c2:	46c0      	nop			; (mov r8, r8)

000079c4 <__aeabi_cdrcmple>:
    79c4:	4684      	mov	ip, r0
    79c6:	1c10      	adds	r0, r2, #0
    79c8:	4662      	mov	r2, ip
    79ca:	468c      	mov	ip, r1
    79cc:	1c19      	adds	r1, r3, #0
    79ce:	4663      	mov	r3, ip
    79d0:	e000      	b.n	79d4 <__aeabi_cdcmpeq>
    79d2:	46c0      	nop			; (mov r8, r8)

000079d4 <__aeabi_cdcmpeq>:
    79d4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    79d6:	f000 f8fb 	bl	7bd0 <__ledf2>
    79da:	2800      	cmp	r0, #0
    79dc:	d401      	bmi.n	79e2 <__aeabi_cdcmpeq+0xe>
    79de:	2100      	movs	r1, #0
    79e0:	42c8      	cmn	r0, r1
    79e2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

000079e4 <__aeabi_dcmpeq>:
    79e4:	b510      	push	{r4, lr}
    79e6:	f000 f855 	bl	7a94 <__eqdf2>
    79ea:	4240      	negs	r0, r0
    79ec:	3001      	adds	r0, #1
    79ee:	bd10      	pop	{r4, pc}

000079f0 <__aeabi_dcmplt>:
    79f0:	b510      	push	{r4, lr}
    79f2:	f000 f8ed 	bl	7bd0 <__ledf2>
    79f6:	2800      	cmp	r0, #0
    79f8:	db01      	blt.n	79fe <__aeabi_dcmplt+0xe>
    79fa:	2000      	movs	r0, #0
    79fc:	bd10      	pop	{r4, pc}
    79fe:	2001      	movs	r0, #1
    7a00:	bd10      	pop	{r4, pc}
    7a02:	46c0      	nop			; (mov r8, r8)

00007a04 <__aeabi_dcmple>:
    7a04:	b510      	push	{r4, lr}
    7a06:	f000 f8e3 	bl	7bd0 <__ledf2>
    7a0a:	2800      	cmp	r0, #0
    7a0c:	dd01      	ble.n	7a12 <__aeabi_dcmple+0xe>
    7a0e:	2000      	movs	r0, #0
    7a10:	bd10      	pop	{r4, pc}
    7a12:	2001      	movs	r0, #1
    7a14:	bd10      	pop	{r4, pc}
    7a16:	46c0      	nop			; (mov r8, r8)

00007a18 <__aeabi_dcmpgt>:
    7a18:	b510      	push	{r4, lr}
    7a1a:	f000 f875 	bl	7b08 <__gedf2>
    7a1e:	2800      	cmp	r0, #0
    7a20:	dc01      	bgt.n	7a26 <__aeabi_dcmpgt+0xe>
    7a22:	2000      	movs	r0, #0
    7a24:	bd10      	pop	{r4, pc}
    7a26:	2001      	movs	r0, #1
    7a28:	bd10      	pop	{r4, pc}
    7a2a:	46c0      	nop			; (mov r8, r8)

00007a2c <__aeabi_dcmpge>:
    7a2c:	b510      	push	{r4, lr}
    7a2e:	f000 f86b 	bl	7b08 <__gedf2>
    7a32:	2800      	cmp	r0, #0
    7a34:	da01      	bge.n	7a3a <__aeabi_dcmpge+0xe>
    7a36:	2000      	movs	r0, #0
    7a38:	bd10      	pop	{r4, pc}
    7a3a:	2001      	movs	r0, #1
    7a3c:	bd10      	pop	{r4, pc}
    7a3e:	46c0      	nop			; (mov r8, r8)

00007a40 <__aeabi_lmul>:
    7a40:	b5f0      	push	{r4, r5, r6, r7, lr}
    7a42:	46ce      	mov	lr, r9
    7a44:	4647      	mov	r7, r8
    7a46:	0415      	lsls	r5, r2, #16
    7a48:	0c2d      	lsrs	r5, r5, #16
    7a4a:	002e      	movs	r6, r5
    7a4c:	b580      	push	{r7, lr}
    7a4e:	0407      	lsls	r7, r0, #16
    7a50:	0c14      	lsrs	r4, r2, #16
    7a52:	0c3f      	lsrs	r7, r7, #16
    7a54:	4699      	mov	r9, r3
    7a56:	0c03      	lsrs	r3, r0, #16
    7a58:	437e      	muls	r6, r7
    7a5a:	435d      	muls	r5, r3
    7a5c:	4367      	muls	r7, r4
    7a5e:	4363      	muls	r3, r4
    7a60:	197f      	adds	r7, r7, r5
    7a62:	0c34      	lsrs	r4, r6, #16
    7a64:	19e4      	adds	r4, r4, r7
    7a66:	469c      	mov	ip, r3
    7a68:	42a5      	cmp	r5, r4
    7a6a:	d903      	bls.n	7a74 <__aeabi_lmul+0x34>
    7a6c:	2380      	movs	r3, #128	; 0x80
    7a6e:	025b      	lsls	r3, r3, #9
    7a70:	4698      	mov	r8, r3
    7a72:	44c4      	add	ip, r8
    7a74:	464b      	mov	r3, r9
    7a76:	4351      	muls	r1, r2
    7a78:	4343      	muls	r3, r0
    7a7a:	0436      	lsls	r6, r6, #16
    7a7c:	0c36      	lsrs	r6, r6, #16
    7a7e:	0c25      	lsrs	r5, r4, #16
    7a80:	0424      	lsls	r4, r4, #16
    7a82:	4465      	add	r5, ip
    7a84:	19a4      	adds	r4, r4, r6
    7a86:	1859      	adds	r1, r3, r1
    7a88:	1949      	adds	r1, r1, r5
    7a8a:	0020      	movs	r0, r4
    7a8c:	bc0c      	pop	{r2, r3}
    7a8e:	4690      	mov	r8, r2
    7a90:	4699      	mov	r9, r3
    7a92:	bdf0      	pop	{r4, r5, r6, r7, pc}

00007a94 <__eqdf2>:
    7a94:	b5f0      	push	{r4, r5, r6, r7, lr}
    7a96:	464f      	mov	r7, r9
    7a98:	4646      	mov	r6, r8
    7a9a:	46d6      	mov	lr, sl
    7a9c:	005c      	lsls	r4, r3, #1
    7a9e:	b5c0      	push	{r6, r7, lr}
    7aa0:	031f      	lsls	r7, r3, #12
    7aa2:	0fdb      	lsrs	r3, r3, #31
    7aa4:	469a      	mov	sl, r3
    7aa6:	4b17      	ldr	r3, [pc, #92]	; (7b04 <__eqdf2+0x70>)
    7aa8:	030e      	lsls	r6, r1, #12
    7aaa:	004d      	lsls	r5, r1, #1
    7aac:	4684      	mov	ip, r0
    7aae:	4680      	mov	r8, r0
    7ab0:	0b36      	lsrs	r6, r6, #12
    7ab2:	0d6d      	lsrs	r5, r5, #21
    7ab4:	0fc9      	lsrs	r1, r1, #31
    7ab6:	4691      	mov	r9, r2
    7ab8:	0b3f      	lsrs	r7, r7, #12
    7aba:	0d64      	lsrs	r4, r4, #21
    7abc:	2001      	movs	r0, #1
    7abe:	429d      	cmp	r5, r3
    7ac0:	d008      	beq.n	7ad4 <__eqdf2+0x40>
    7ac2:	429c      	cmp	r4, r3
    7ac4:	d001      	beq.n	7aca <__eqdf2+0x36>
    7ac6:	42a5      	cmp	r5, r4
    7ac8:	d00b      	beq.n	7ae2 <__eqdf2+0x4e>
    7aca:	bc1c      	pop	{r2, r3, r4}
    7acc:	4690      	mov	r8, r2
    7ace:	4699      	mov	r9, r3
    7ad0:	46a2      	mov	sl, r4
    7ad2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7ad4:	4663      	mov	r3, ip
    7ad6:	4333      	orrs	r3, r6
    7ad8:	d1f7      	bne.n	7aca <__eqdf2+0x36>
    7ada:	42ac      	cmp	r4, r5
    7adc:	d1f5      	bne.n	7aca <__eqdf2+0x36>
    7ade:	433a      	orrs	r2, r7
    7ae0:	d1f3      	bne.n	7aca <__eqdf2+0x36>
    7ae2:	2001      	movs	r0, #1
    7ae4:	42be      	cmp	r6, r7
    7ae6:	d1f0      	bne.n	7aca <__eqdf2+0x36>
    7ae8:	45c8      	cmp	r8, r9
    7aea:	d1ee      	bne.n	7aca <__eqdf2+0x36>
    7aec:	4551      	cmp	r1, sl
    7aee:	d007      	beq.n	7b00 <__eqdf2+0x6c>
    7af0:	2d00      	cmp	r5, #0
    7af2:	d1ea      	bne.n	7aca <__eqdf2+0x36>
    7af4:	4663      	mov	r3, ip
    7af6:	431e      	orrs	r6, r3
    7af8:	0030      	movs	r0, r6
    7afa:	1e46      	subs	r6, r0, #1
    7afc:	41b0      	sbcs	r0, r6
    7afe:	e7e4      	b.n	7aca <__eqdf2+0x36>
    7b00:	2000      	movs	r0, #0
    7b02:	e7e2      	b.n	7aca <__eqdf2+0x36>
    7b04:	000007ff 	.word	0x000007ff

00007b08 <__gedf2>:
    7b08:	b5f0      	push	{r4, r5, r6, r7, lr}
    7b0a:	4645      	mov	r5, r8
    7b0c:	46de      	mov	lr, fp
    7b0e:	4657      	mov	r7, sl
    7b10:	464e      	mov	r6, r9
    7b12:	b5e0      	push	{r5, r6, r7, lr}
    7b14:	031f      	lsls	r7, r3, #12
    7b16:	0b3d      	lsrs	r5, r7, #12
    7b18:	4f2c      	ldr	r7, [pc, #176]	; (7bcc <__gedf2+0xc4>)
    7b1a:	030e      	lsls	r6, r1, #12
    7b1c:	004c      	lsls	r4, r1, #1
    7b1e:	46ab      	mov	fp, r5
    7b20:	005d      	lsls	r5, r3, #1
    7b22:	4684      	mov	ip, r0
    7b24:	0b36      	lsrs	r6, r6, #12
    7b26:	0d64      	lsrs	r4, r4, #21
    7b28:	0fc9      	lsrs	r1, r1, #31
    7b2a:	4690      	mov	r8, r2
    7b2c:	0d6d      	lsrs	r5, r5, #21
    7b2e:	0fdb      	lsrs	r3, r3, #31
    7b30:	42bc      	cmp	r4, r7
    7b32:	d02a      	beq.n	7b8a <__gedf2+0x82>
    7b34:	4f25      	ldr	r7, [pc, #148]	; (7bcc <__gedf2+0xc4>)
    7b36:	42bd      	cmp	r5, r7
    7b38:	d02d      	beq.n	7b96 <__gedf2+0x8e>
    7b3a:	2c00      	cmp	r4, #0
    7b3c:	d10f      	bne.n	7b5e <__gedf2+0x56>
    7b3e:	4330      	orrs	r0, r6
    7b40:	0007      	movs	r7, r0
    7b42:	4681      	mov	r9, r0
    7b44:	4278      	negs	r0, r7
    7b46:	4178      	adcs	r0, r7
    7b48:	b2c0      	uxtb	r0, r0
    7b4a:	2d00      	cmp	r5, #0
    7b4c:	d117      	bne.n	7b7e <__gedf2+0x76>
    7b4e:	465f      	mov	r7, fp
    7b50:	433a      	orrs	r2, r7
    7b52:	d114      	bne.n	7b7e <__gedf2+0x76>
    7b54:	464b      	mov	r3, r9
    7b56:	2000      	movs	r0, #0
    7b58:	2b00      	cmp	r3, #0
    7b5a:	d00a      	beq.n	7b72 <__gedf2+0x6a>
    7b5c:	e006      	b.n	7b6c <__gedf2+0x64>
    7b5e:	2d00      	cmp	r5, #0
    7b60:	d102      	bne.n	7b68 <__gedf2+0x60>
    7b62:	4658      	mov	r0, fp
    7b64:	4302      	orrs	r2, r0
    7b66:	d001      	beq.n	7b6c <__gedf2+0x64>
    7b68:	4299      	cmp	r1, r3
    7b6a:	d018      	beq.n	7b9e <__gedf2+0x96>
    7b6c:	4248      	negs	r0, r1
    7b6e:	2101      	movs	r1, #1
    7b70:	4308      	orrs	r0, r1
    7b72:	bc3c      	pop	{r2, r3, r4, r5}
    7b74:	4690      	mov	r8, r2
    7b76:	4699      	mov	r9, r3
    7b78:	46a2      	mov	sl, r4
    7b7a:	46ab      	mov	fp, r5
    7b7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7b7e:	2800      	cmp	r0, #0
    7b80:	d0f2      	beq.n	7b68 <__gedf2+0x60>
    7b82:	2001      	movs	r0, #1
    7b84:	3b01      	subs	r3, #1
    7b86:	4318      	orrs	r0, r3
    7b88:	e7f3      	b.n	7b72 <__gedf2+0x6a>
    7b8a:	0037      	movs	r7, r6
    7b8c:	4307      	orrs	r7, r0
    7b8e:	d0d1      	beq.n	7b34 <__gedf2+0x2c>
    7b90:	2002      	movs	r0, #2
    7b92:	4240      	negs	r0, r0
    7b94:	e7ed      	b.n	7b72 <__gedf2+0x6a>
    7b96:	465f      	mov	r7, fp
    7b98:	4317      	orrs	r7, r2
    7b9a:	d0ce      	beq.n	7b3a <__gedf2+0x32>
    7b9c:	e7f8      	b.n	7b90 <__gedf2+0x88>
    7b9e:	42ac      	cmp	r4, r5
    7ba0:	dce4      	bgt.n	7b6c <__gedf2+0x64>
    7ba2:	da03      	bge.n	7bac <__gedf2+0xa4>
    7ba4:	1e48      	subs	r0, r1, #1
    7ba6:	2101      	movs	r1, #1
    7ba8:	4308      	orrs	r0, r1
    7baa:	e7e2      	b.n	7b72 <__gedf2+0x6a>
    7bac:	455e      	cmp	r6, fp
    7bae:	d8dd      	bhi.n	7b6c <__gedf2+0x64>
    7bb0:	d006      	beq.n	7bc0 <__gedf2+0xb8>
    7bb2:	2000      	movs	r0, #0
    7bb4:	455e      	cmp	r6, fp
    7bb6:	d2dc      	bcs.n	7b72 <__gedf2+0x6a>
    7bb8:	2301      	movs	r3, #1
    7bba:	1e48      	subs	r0, r1, #1
    7bbc:	4318      	orrs	r0, r3
    7bbe:	e7d8      	b.n	7b72 <__gedf2+0x6a>
    7bc0:	45c4      	cmp	ip, r8
    7bc2:	d8d3      	bhi.n	7b6c <__gedf2+0x64>
    7bc4:	2000      	movs	r0, #0
    7bc6:	45c4      	cmp	ip, r8
    7bc8:	d3f6      	bcc.n	7bb8 <__gedf2+0xb0>
    7bca:	e7d2      	b.n	7b72 <__gedf2+0x6a>
    7bcc:	000007ff 	.word	0x000007ff

00007bd0 <__ledf2>:
    7bd0:	b5f0      	push	{r4, r5, r6, r7, lr}
    7bd2:	464e      	mov	r6, r9
    7bd4:	4645      	mov	r5, r8
    7bd6:	46de      	mov	lr, fp
    7bd8:	4657      	mov	r7, sl
    7bda:	005c      	lsls	r4, r3, #1
    7bdc:	b5e0      	push	{r5, r6, r7, lr}
    7bde:	031f      	lsls	r7, r3, #12
    7be0:	0fdb      	lsrs	r3, r3, #31
    7be2:	4699      	mov	r9, r3
    7be4:	4b2a      	ldr	r3, [pc, #168]	; (7c90 <__ledf2+0xc0>)
    7be6:	030e      	lsls	r6, r1, #12
    7be8:	004d      	lsls	r5, r1, #1
    7bea:	0fc9      	lsrs	r1, r1, #31
    7bec:	4684      	mov	ip, r0
    7bee:	0b36      	lsrs	r6, r6, #12
    7bf0:	0d6d      	lsrs	r5, r5, #21
    7bf2:	468b      	mov	fp, r1
    7bf4:	4690      	mov	r8, r2
    7bf6:	0b3f      	lsrs	r7, r7, #12
    7bf8:	0d64      	lsrs	r4, r4, #21
    7bfa:	429d      	cmp	r5, r3
    7bfc:	d020      	beq.n	7c40 <__ledf2+0x70>
    7bfe:	4b24      	ldr	r3, [pc, #144]	; (7c90 <__ledf2+0xc0>)
    7c00:	429c      	cmp	r4, r3
    7c02:	d022      	beq.n	7c4a <__ledf2+0x7a>
    7c04:	2d00      	cmp	r5, #0
    7c06:	d112      	bne.n	7c2e <__ledf2+0x5e>
    7c08:	4330      	orrs	r0, r6
    7c0a:	4243      	negs	r3, r0
    7c0c:	4143      	adcs	r3, r0
    7c0e:	b2db      	uxtb	r3, r3
    7c10:	2c00      	cmp	r4, #0
    7c12:	d01f      	beq.n	7c54 <__ledf2+0x84>
    7c14:	2b00      	cmp	r3, #0
    7c16:	d00c      	beq.n	7c32 <__ledf2+0x62>
    7c18:	464b      	mov	r3, r9
    7c1a:	2001      	movs	r0, #1
    7c1c:	3b01      	subs	r3, #1
    7c1e:	4303      	orrs	r3, r0
    7c20:	0018      	movs	r0, r3
    7c22:	bc3c      	pop	{r2, r3, r4, r5}
    7c24:	4690      	mov	r8, r2
    7c26:	4699      	mov	r9, r3
    7c28:	46a2      	mov	sl, r4
    7c2a:	46ab      	mov	fp, r5
    7c2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7c2e:	2c00      	cmp	r4, #0
    7c30:	d016      	beq.n	7c60 <__ledf2+0x90>
    7c32:	45cb      	cmp	fp, r9
    7c34:	d017      	beq.n	7c66 <__ledf2+0x96>
    7c36:	465b      	mov	r3, fp
    7c38:	4259      	negs	r1, r3
    7c3a:	2301      	movs	r3, #1
    7c3c:	430b      	orrs	r3, r1
    7c3e:	e7ef      	b.n	7c20 <__ledf2+0x50>
    7c40:	0031      	movs	r1, r6
    7c42:	2302      	movs	r3, #2
    7c44:	4301      	orrs	r1, r0
    7c46:	d1eb      	bne.n	7c20 <__ledf2+0x50>
    7c48:	e7d9      	b.n	7bfe <__ledf2+0x2e>
    7c4a:	0039      	movs	r1, r7
    7c4c:	2302      	movs	r3, #2
    7c4e:	4311      	orrs	r1, r2
    7c50:	d1e6      	bne.n	7c20 <__ledf2+0x50>
    7c52:	e7d7      	b.n	7c04 <__ledf2+0x34>
    7c54:	433a      	orrs	r2, r7
    7c56:	d1dd      	bne.n	7c14 <__ledf2+0x44>
    7c58:	2300      	movs	r3, #0
    7c5a:	2800      	cmp	r0, #0
    7c5c:	d0e0      	beq.n	7c20 <__ledf2+0x50>
    7c5e:	e7ea      	b.n	7c36 <__ledf2+0x66>
    7c60:	433a      	orrs	r2, r7
    7c62:	d1e6      	bne.n	7c32 <__ledf2+0x62>
    7c64:	e7e7      	b.n	7c36 <__ledf2+0x66>
    7c66:	42a5      	cmp	r5, r4
    7c68:	dce5      	bgt.n	7c36 <__ledf2+0x66>
    7c6a:	db05      	blt.n	7c78 <__ledf2+0xa8>
    7c6c:	42be      	cmp	r6, r7
    7c6e:	d8e2      	bhi.n	7c36 <__ledf2+0x66>
    7c70:	d007      	beq.n	7c82 <__ledf2+0xb2>
    7c72:	2300      	movs	r3, #0
    7c74:	42be      	cmp	r6, r7
    7c76:	d2d3      	bcs.n	7c20 <__ledf2+0x50>
    7c78:	4659      	mov	r1, fp
    7c7a:	2301      	movs	r3, #1
    7c7c:	3901      	subs	r1, #1
    7c7e:	430b      	orrs	r3, r1
    7c80:	e7ce      	b.n	7c20 <__ledf2+0x50>
    7c82:	45c4      	cmp	ip, r8
    7c84:	d8d7      	bhi.n	7c36 <__ledf2+0x66>
    7c86:	2300      	movs	r3, #0
    7c88:	45c4      	cmp	ip, r8
    7c8a:	d3f5      	bcc.n	7c78 <__ledf2+0xa8>
    7c8c:	e7c8      	b.n	7c20 <__ledf2+0x50>
    7c8e:	46c0      	nop			; (mov r8, r8)
    7c90:	000007ff 	.word	0x000007ff

00007c94 <__aeabi_dmul>:
    7c94:	b5f0      	push	{r4, r5, r6, r7, lr}
    7c96:	4657      	mov	r7, sl
    7c98:	4645      	mov	r5, r8
    7c9a:	46de      	mov	lr, fp
    7c9c:	464e      	mov	r6, r9
    7c9e:	b5e0      	push	{r5, r6, r7, lr}
    7ca0:	030c      	lsls	r4, r1, #12
    7ca2:	4698      	mov	r8, r3
    7ca4:	004e      	lsls	r6, r1, #1
    7ca6:	0b23      	lsrs	r3, r4, #12
    7ca8:	b087      	sub	sp, #28
    7caa:	0007      	movs	r7, r0
    7cac:	4692      	mov	sl, r2
    7cae:	469b      	mov	fp, r3
    7cb0:	0d76      	lsrs	r6, r6, #21
    7cb2:	0fcd      	lsrs	r5, r1, #31
    7cb4:	2e00      	cmp	r6, #0
    7cb6:	d06b      	beq.n	7d90 <__aeabi_dmul+0xfc>
    7cb8:	4b6d      	ldr	r3, [pc, #436]	; (7e70 <__aeabi_dmul+0x1dc>)
    7cba:	429e      	cmp	r6, r3
    7cbc:	d035      	beq.n	7d2a <__aeabi_dmul+0x96>
    7cbe:	2480      	movs	r4, #128	; 0x80
    7cc0:	465b      	mov	r3, fp
    7cc2:	0f42      	lsrs	r2, r0, #29
    7cc4:	0424      	lsls	r4, r4, #16
    7cc6:	00db      	lsls	r3, r3, #3
    7cc8:	4314      	orrs	r4, r2
    7cca:	431c      	orrs	r4, r3
    7ccc:	00c3      	lsls	r3, r0, #3
    7cce:	4699      	mov	r9, r3
    7cd0:	4b68      	ldr	r3, [pc, #416]	; (7e74 <__aeabi_dmul+0x1e0>)
    7cd2:	46a3      	mov	fp, r4
    7cd4:	469c      	mov	ip, r3
    7cd6:	2300      	movs	r3, #0
    7cd8:	2700      	movs	r7, #0
    7cda:	4466      	add	r6, ip
    7cdc:	9302      	str	r3, [sp, #8]
    7cde:	4643      	mov	r3, r8
    7ce0:	031c      	lsls	r4, r3, #12
    7ce2:	005a      	lsls	r2, r3, #1
    7ce4:	0fdb      	lsrs	r3, r3, #31
    7ce6:	4650      	mov	r0, sl
    7ce8:	0b24      	lsrs	r4, r4, #12
    7cea:	0d52      	lsrs	r2, r2, #21
    7cec:	4698      	mov	r8, r3
    7cee:	d100      	bne.n	7cf2 <__aeabi_dmul+0x5e>
    7cf0:	e076      	b.n	7de0 <__aeabi_dmul+0x14c>
    7cf2:	4b5f      	ldr	r3, [pc, #380]	; (7e70 <__aeabi_dmul+0x1dc>)
    7cf4:	429a      	cmp	r2, r3
    7cf6:	d06d      	beq.n	7dd4 <__aeabi_dmul+0x140>
    7cf8:	2380      	movs	r3, #128	; 0x80
    7cfa:	0f41      	lsrs	r1, r0, #29
    7cfc:	041b      	lsls	r3, r3, #16
    7cfe:	430b      	orrs	r3, r1
    7d00:	495c      	ldr	r1, [pc, #368]	; (7e74 <__aeabi_dmul+0x1e0>)
    7d02:	00e4      	lsls	r4, r4, #3
    7d04:	468c      	mov	ip, r1
    7d06:	431c      	orrs	r4, r3
    7d08:	00c3      	lsls	r3, r0, #3
    7d0a:	2000      	movs	r0, #0
    7d0c:	4462      	add	r2, ip
    7d0e:	4641      	mov	r1, r8
    7d10:	18b6      	adds	r6, r6, r2
    7d12:	4069      	eors	r1, r5
    7d14:	1c72      	adds	r2, r6, #1
    7d16:	9101      	str	r1, [sp, #4]
    7d18:	4694      	mov	ip, r2
    7d1a:	4307      	orrs	r7, r0
    7d1c:	2f0f      	cmp	r7, #15
    7d1e:	d900      	bls.n	7d22 <__aeabi_dmul+0x8e>
    7d20:	e0b0      	b.n	7e84 <__aeabi_dmul+0x1f0>
    7d22:	4a55      	ldr	r2, [pc, #340]	; (7e78 <__aeabi_dmul+0x1e4>)
    7d24:	00bf      	lsls	r7, r7, #2
    7d26:	59d2      	ldr	r2, [r2, r7]
    7d28:	4697      	mov	pc, r2
    7d2a:	465b      	mov	r3, fp
    7d2c:	4303      	orrs	r3, r0
    7d2e:	4699      	mov	r9, r3
    7d30:	d000      	beq.n	7d34 <__aeabi_dmul+0xa0>
    7d32:	e087      	b.n	7e44 <__aeabi_dmul+0x1b0>
    7d34:	2300      	movs	r3, #0
    7d36:	469b      	mov	fp, r3
    7d38:	3302      	adds	r3, #2
    7d3a:	2708      	movs	r7, #8
    7d3c:	9302      	str	r3, [sp, #8]
    7d3e:	e7ce      	b.n	7cde <__aeabi_dmul+0x4a>
    7d40:	4642      	mov	r2, r8
    7d42:	9201      	str	r2, [sp, #4]
    7d44:	2802      	cmp	r0, #2
    7d46:	d067      	beq.n	7e18 <__aeabi_dmul+0x184>
    7d48:	2803      	cmp	r0, #3
    7d4a:	d100      	bne.n	7d4e <__aeabi_dmul+0xba>
    7d4c:	e20e      	b.n	816c <__aeabi_dmul+0x4d8>
    7d4e:	2801      	cmp	r0, #1
    7d50:	d000      	beq.n	7d54 <__aeabi_dmul+0xc0>
    7d52:	e162      	b.n	801a <__aeabi_dmul+0x386>
    7d54:	2300      	movs	r3, #0
    7d56:	2400      	movs	r4, #0
    7d58:	2200      	movs	r2, #0
    7d5a:	4699      	mov	r9, r3
    7d5c:	9901      	ldr	r1, [sp, #4]
    7d5e:	4001      	ands	r1, r0
    7d60:	b2cd      	uxtb	r5, r1
    7d62:	2100      	movs	r1, #0
    7d64:	0312      	lsls	r2, r2, #12
    7d66:	0d0b      	lsrs	r3, r1, #20
    7d68:	0b12      	lsrs	r2, r2, #12
    7d6a:	051b      	lsls	r3, r3, #20
    7d6c:	4313      	orrs	r3, r2
    7d6e:	4a43      	ldr	r2, [pc, #268]	; (7e7c <__aeabi_dmul+0x1e8>)
    7d70:	0524      	lsls	r4, r4, #20
    7d72:	4013      	ands	r3, r2
    7d74:	431c      	orrs	r4, r3
    7d76:	0064      	lsls	r4, r4, #1
    7d78:	07ed      	lsls	r5, r5, #31
    7d7a:	0864      	lsrs	r4, r4, #1
    7d7c:	432c      	orrs	r4, r5
    7d7e:	4648      	mov	r0, r9
    7d80:	0021      	movs	r1, r4
    7d82:	b007      	add	sp, #28
    7d84:	bc3c      	pop	{r2, r3, r4, r5}
    7d86:	4690      	mov	r8, r2
    7d88:	4699      	mov	r9, r3
    7d8a:	46a2      	mov	sl, r4
    7d8c:	46ab      	mov	fp, r5
    7d8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7d90:	4303      	orrs	r3, r0
    7d92:	4699      	mov	r9, r3
    7d94:	d04f      	beq.n	7e36 <__aeabi_dmul+0x1a2>
    7d96:	465b      	mov	r3, fp
    7d98:	2b00      	cmp	r3, #0
    7d9a:	d100      	bne.n	7d9e <__aeabi_dmul+0x10a>
    7d9c:	e189      	b.n	80b2 <__aeabi_dmul+0x41e>
    7d9e:	4658      	mov	r0, fp
    7da0:	f000 fa3a 	bl	8218 <__clzsi2>
    7da4:	0003      	movs	r3, r0
    7da6:	3b0b      	subs	r3, #11
    7da8:	2b1c      	cmp	r3, #28
    7daa:	dd00      	ble.n	7dae <__aeabi_dmul+0x11a>
    7dac:	e17a      	b.n	80a4 <__aeabi_dmul+0x410>
    7dae:	221d      	movs	r2, #29
    7db0:	1ad3      	subs	r3, r2, r3
    7db2:	003a      	movs	r2, r7
    7db4:	0001      	movs	r1, r0
    7db6:	465c      	mov	r4, fp
    7db8:	40da      	lsrs	r2, r3
    7dba:	3908      	subs	r1, #8
    7dbc:	408c      	lsls	r4, r1
    7dbe:	0013      	movs	r3, r2
    7dc0:	408f      	lsls	r7, r1
    7dc2:	4323      	orrs	r3, r4
    7dc4:	469b      	mov	fp, r3
    7dc6:	46b9      	mov	r9, r7
    7dc8:	2300      	movs	r3, #0
    7dca:	4e2d      	ldr	r6, [pc, #180]	; (7e80 <__aeabi_dmul+0x1ec>)
    7dcc:	2700      	movs	r7, #0
    7dce:	1a36      	subs	r6, r6, r0
    7dd0:	9302      	str	r3, [sp, #8]
    7dd2:	e784      	b.n	7cde <__aeabi_dmul+0x4a>
    7dd4:	4653      	mov	r3, sl
    7dd6:	4323      	orrs	r3, r4
    7dd8:	d12a      	bne.n	7e30 <__aeabi_dmul+0x19c>
    7dda:	2400      	movs	r4, #0
    7ddc:	2002      	movs	r0, #2
    7dde:	e796      	b.n	7d0e <__aeabi_dmul+0x7a>
    7de0:	4653      	mov	r3, sl
    7de2:	4323      	orrs	r3, r4
    7de4:	d020      	beq.n	7e28 <__aeabi_dmul+0x194>
    7de6:	2c00      	cmp	r4, #0
    7de8:	d100      	bne.n	7dec <__aeabi_dmul+0x158>
    7dea:	e157      	b.n	809c <__aeabi_dmul+0x408>
    7dec:	0020      	movs	r0, r4
    7dee:	f000 fa13 	bl	8218 <__clzsi2>
    7df2:	0003      	movs	r3, r0
    7df4:	3b0b      	subs	r3, #11
    7df6:	2b1c      	cmp	r3, #28
    7df8:	dd00      	ble.n	7dfc <__aeabi_dmul+0x168>
    7dfa:	e149      	b.n	8090 <__aeabi_dmul+0x3fc>
    7dfc:	211d      	movs	r1, #29
    7dfe:	1acb      	subs	r3, r1, r3
    7e00:	4651      	mov	r1, sl
    7e02:	0002      	movs	r2, r0
    7e04:	40d9      	lsrs	r1, r3
    7e06:	4653      	mov	r3, sl
    7e08:	3a08      	subs	r2, #8
    7e0a:	4094      	lsls	r4, r2
    7e0c:	4093      	lsls	r3, r2
    7e0e:	430c      	orrs	r4, r1
    7e10:	4a1b      	ldr	r2, [pc, #108]	; (7e80 <__aeabi_dmul+0x1ec>)
    7e12:	1a12      	subs	r2, r2, r0
    7e14:	2000      	movs	r0, #0
    7e16:	e77a      	b.n	7d0e <__aeabi_dmul+0x7a>
    7e18:	2501      	movs	r5, #1
    7e1a:	9b01      	ldr	r3, [sp, #4]
    7e1c:	4c14      	ldr	r4, [pc, #80]	; (7e70 <__aeabi_dmul+0x1dc>)
    7e1e:	401d      	ands	r5, r3
    7e20:	2300      	movs	r3, #0
    7e22:	2200      	movs	r2, #0
    7e24:	4699      	mov	r9, r3
    7e26:	e79c      	b.n	7d62 <__aeabi_dmul+0xce>
    7e28:	2400      	movs	r4, #0
    7e2a:	2200      	movs	r2, #0
    7e2c:	2001      	movs	r0, #1
    7e2e:	e76e      	b.n	7d0e <__aeabi_dmul+0x7a>
    7e30:	4653      	mov	r3, sl
    7e32:	2003      	movs	r0, #3
    7e34:	e76b      	b.n	7d0e <__aeabi_dmul+0x7a>
    7e36:	2300      	movs	r3, #0
    7e38:	469b      	mov	fp, r3
    7e3a:	3301      	adds	r3, #1
    7e3c:	2704      	movs	r7, #4
    7e3e:	2600      	movs	r6, #0
    7e40:	9302      	str	r3, [sp, #8]
    7e42:	e74c      	b.n	7cde <__aeabi_dmul+0x4a>
    7e44:	2303      	movs	r3, #3
    7e46:	4681      	mov	r9, r0
    7e48:	270c      	movs	r7, #12
    7e4a:	9302      	str	r3, [sp, #8]
    7e4c:	e747      	b.n	7cde <__aeabi_dmul+0x4a>
    7e4e:	2280      	movs	r2, #128	; 0x80
    7e50:	2300      	movs	r3, #0
    7e52:	2500      	movs	r5, #0
    7e54:	0312      	lsls	r2, r2, #12
    7e56:	4699      	mov	r9, r3
    7e58:	4c05      	ldr	r4, [pc, #20]	; (7e70 <__aeabi_dmul+0x1dc>)
    7e5a:	e782      	b.n	7d62 <__aeabi_dmul+0xce>
    7e5c:	465c      	mov	r4, fp
    7e5e:	464b      	mov	r3, r9
    7e60:	9802      	ldr	r0, [sp, #8]
    7e62:	e76f      	b.n	7d44 <__aeabi_dmul+0xb0>
    7e64:	465c      	mov	r4, fp
    7e66:	464b      	mov	r3, r9
    7e68:	9501      	str	r5, [sp, #4]
    7e6a:	9802      	ldr	r0, [sp, #8]
    7e6c:	e76a      	b.n	7d44 <__aeabi_dmul+0xb0>
    7e6e:	46c0      	nop			; (mov r8, r8)
    7e70:	000007ff 	.word	0x000007ff
    7e74:	fffffc01 	.word	0xfffffc01
    7e78:	00008540 	.word	0x00008540
    7e7c:	800fffff 	.word	0x800fffff
    7e80:	fffffc0d 	.word	0xfffffc0d
    7e84:	464a      	mov	r2, r9
    7e86:	4649      	mov	r1, r9
    7e88:	0c17      	lsrs	r7, r2, #16
    7e8a:	0c1a      	lsrs	r2, r3, #16
    7e8c:	041b      	lsls	r3, r3, #16
    7e8e:	0c1b      	lsrs	r3, r3, #16
    7e90:	0408      	lsls	r0, r1, #16
    7e92:	0019      	movs	r1, r3
    7e94:	0c00      	lsrs	r0, r0, #16
    7e96:	4341      	muls	r1, r0
    7e98:	0015      	movs	r5, r2
    7e9a:	4688      	mov	r8, r1
    7e9c:	0019      	movs	r1, r3
    7e9e:	437d      	muls	r5, r7
    7ea0:	4379      	muls	r1, r7
    7ea2:	9503      	str	r5, [sp, #12]
    7ea4:	4689      	mov	r9, r1
    7ea6:	0029      	movs	r1, r5
    7ea8:	0015      	movs	r5, r2
    7eaa:	4345      	muls	r5, r0
    7eac:	444d      	add	r5, r9
    7eae:	9502      	str	r5, [sp, #8]
    7eb0:	4645      	mov	r5, r8
    7eb2:	0c2d      	lsrs	r5, r5, #16
    7eb4:	46aa      	mov	sl, r5
    7eb6:	9d02      	ldr	r5, [sp, #8]
    7eb8:	4455      	add	r5, sl
    7eba:	45a9      	cmp	r9, r5
    7ebc:	d906      	bls.n	7ecc <__aeabi_dmul+0x238>
    7ebe:	468a      	mov	sl, r1
    7ec0:	2180      	movs	r1, #128	; 0x80
    7ec2:	0249      	lsls	r1, r1, #9
    7ec4:	4689      	mov	r9, r1
    7ec6:	44ca      	add	sl, r9
    7ec8:	4651      	mov	r1, sl
    7eca:	9103      	str	r1, [sp, #12]
    7ecc:	0c29      	lsrs	r1, r5, #16
    7ece:	9104      	str	r1, [sp, #16]
    7ed0:	4641      	mov	r1, r8
    7ed2:	0409      	lsls	r1, r1, #16
    7ed4:	042d      	lsls	r5, r5, #16
    7ed6:	0c09      	lsrs	r1, r1, #16
    7ed8:	4688      	mov	r8, r1
    7eda:	0029      	movs	r1, r5
    7edc:	0c25      	lsrs	r5, r4, #16
    7ede:	0424      	lsls	r4, r4, #16
    7ee0:	4441      	add	r1, r8
    7ee2:	0c24      	lsrs	r4, r4, #16
    7ee4:	9105      	str	r1, [sp, #20]
    7ee6:	0021      	movs	r1, r4
    7ee8:	4341      	muls	r1, r0
    7eea:	4688      	mov	r8, r1
    7eec:	0021      	movs	r1, r4
    7eee:	4379      	muls	r1, r7
    7ef0:	468a      	mov	sl, r1
    7ef2:	4368      	muls	r0, r5
    7ef4:	4641      	mov	r1, r8
    7ef6:	4450      	add	r0, sl
    7ef8:	4681      	mov	r9, r0
    7efa:	0c08      	lsrs	r0, r1, #16
    7efc:	4448      	add	r0, r9
    7efe:	436f      	muls	r7, r5
    7f00:	4582      	cmp	sl, r0
    7f02:	d903      	bls.n	7f0c <__aeabi_dmul+0x278>
    7f04:	2180      	movs	r1, #128	; 0x80
    7f06:	0249      	lsls	r1, r1, #9
    7f08:	4689      	mov	r9, r1
    7f0a:	444f      	add	r7, r9
    7f0c:	0c01      	lsrs	r1, r0, #16
    7f0e:	4689      	mov	r9, r1
    7f10:	0039      	movs	r1, r7
    7f12:	4449      	add	r1, r9
    7f14:	9102      	str	r1, [sp, #8]
    7f16:	4641      	mov	r1, r8
    7f18:	040f      	lsls	r7, r1, #16
    7f1a:	9904      	ldr	r1, [sp, #16]
    7f1c:	0c3f      	lsrs	r7, r7, #16
    7f1e:	4688      	mov	r8, r1
    7f20:	0400      	lsls	r0, r0, #16
    7f22:	19c0      	adds	r0, r0, r7
    7f24:	4480      	add	r8, r0
    7f26:	4641      	mov	r1, r8
    7f28:	9104      	str	r1, [sp, #16]
    7f2a:	4659      	mov	r1, fp
    7f2c:	0c0f      	lsrs	r7, r1, #16
    7f2e:	0409      	lsls	r1, r1, #16
    7f30:	0c09      	lsrs	r1, r1, #16
    7f32:	4688      	mov	r8, r1
    7f34:	4359      	muls	r1, r3
    7f36:	468a      	mov	sl, r1
    7f38:	0039      	movs	r1, r7
    7f3a:	4351      	muls	r1, r2
    7f3c:	4689      	mov	r9, r1
    7f3e:	4641      	mov	r1, r8
    7f40:	434a      	muls	r2, r1
    7f42:	4651      	mov	r1, sl
    7f44:	0c09      	lsrs	r1, r1, #16
    7f46:	468b      	mov	fp, r1
    7f48:	437b      	muls	r3, r7
    7f4a:	18d2      	adds	r2, r2, r3
    7f4c:	445a      	add	r2, fp
    7f4e:	4293      	cmp	r3, r2
    7f50:	d903      	bls.n	7f5a <__aeabi_dmul+0x2c6>
    7f52:	2380      	movs	r3, #128	; 0x80
    7f54:	025b      	lsls	r3, r3, #9
    7f56:	469b      	mov	fp, r3
    7f58:	44d9      	add	r9, fp
    7f5a:	4651      	mov	r1, sl
    7f5c:	0409      	lsls	r1, r1, #16
    7f5e:	0c09      	lsrs	r1, r1, #16
    7f60:	468a      	mov	sl, r1
    7f62:	4641      	mov	r1, r8
    7f64:	4361      	muls	r1, r4
    7f66:	437c      	muls	r4, r7
    7f68:	0c13      	lsrs	r3, r2, #16
    7f6a:	0412      	lsls	r2, r2, #16
    7f6c:	444b      	add	r3, r9
    7f6e:	4452      	add	r2, sl
    7f70:	46a1      	mov	r9, r4
    7f72:	468a      	mov	sl, r1
    7f74:	003c      	movs	r4, r7
    7f76:	4641      	mov	r1, r8
    7f78:	436c      	muls	r4, r5
    7f7a:	434d      	muls	r5, r1
    7f7c:	4651      	mov	r1, sl
    7f7e:	444d      	add	r5, r9
    7f80:	0c0f      	lsrs	r7, r1, #16
    7f82:	197d      	adds	r5, r7, r5
    7f84:	45a9      	cmp	r9, r5
    7f86:	d903      	bls.n	7f90 <__aeabi_dmul+0x2fc>
    7f88:	2180      	movs	r1, #128	; 0x80
    7f8a:	0249      	lsls	r1, r1, #9
    7f8c:	4688      	mov	r8, r1
    7f8e:	4444      	add	r4, r8
    7f90:	9f04      	ldr	r7, [sp, #16]
    7f92:	9903      	ldr	r1, [sp, #12]
    7f94:	46b8      	mov	r8, r7
    7f96:	4441      	add	r1, r8
    7f98:	468b      	mov	fp, r1
    7f9a:	4583      	cmp	fp, r0
    7f9c:	4180      	sbcs	r0, r0
    7f9e:	4241      	negs	r1, r0
    7fa0:	4688      	mov	r8, r1
    7fa2:	4651      	mov	r1, sl
    7fa4:	0408      	lsls	r0, r1, #16
    7fa6:	042f      	lsls	r7, r5, #16
    7fa8:	0c00      	lsrs	r0, r0, #16
    7faa:	183f      	adds	r7, r7, r0
    7fac:	4658      	mov	r0, fp
    7fae:	9902      	ldr	r1, [sp, #8]
    7fb0:	1810      	adds	r0, r2, r0
    7fb2:	4689      	mov	r9, r1
    7fb4:	4290      	cmp	r0, r2
    7fb6:	4192      	sbcs	r2, r2
    7fb8:	444f      	add	r7, r9
    7fba:	46ba      	mov	sl, r7
    7fbc:	4252      	negs	r2, r2
    7fbe:	4699      	mov	r9, r3
    7fc0:	4693      	mov	fp, r2
    7fc2:	44c2      	add	sl, r8
    7fc4:	44d1      	add	r9, sl
    7fc6:	44cb      	add	fp, r9
    7fc8:	428f      	cmp	r7, r1
    7fca:	41bf      	sbcs	r7, r7
    7fcc:	45c2      	cmp	sl, r8
    7fce:	4189      	sbcs	r1, r1
    7fd0:	4599      	cmp	r9, r3
    7fd2:	419b      	sbcs	r3, r3
    7fd4:	4593      	cmp	fp, r2
    7fd6:	4192      	sbcs	r2, r2
    7fd8:	427f      	negs	r7, r7
    7fda:	4249      	negs	r1, r1
    7fdc:	0c2d      	lsrs	r5, r5, #16
    7fde:	4252      	negs	r2, r2
    7fe0:	430f      	orrs	r7, r1
    7fe2:	425b      	negs	r3, r3
    7fe4:	4313      	orrs	r3, r2
    7fe6:	197f      	adds	r7, r7, r5
    7fe8:	18ff      	adds	r7, r7, r3
    7fea:	465b      	mov	r3, fp
    7fec:	193c      	adds	r4, r7, r4
    7fee:	0ddb      	lsrs	r3, r3, #23
    7ff0:	9a05      	ldr	r2, [sp, #20]
    7ff2:	0264      	lsls	r4, r4, #9
    7ff4:	431c      	orrs	r4, r3
    7ff6:	0243      	lsls	r3, r0, #9
    7ff8:	4313      	orrs	r3, r2
    7ffa:	1e5d      	subs	r5, r3, #1
    7ffc:	41ab      	sbcs	r3, r5
    7ffe:	465a      	mov	r2, fp
    8000:	0dc0      	lsrs	r0, r0, #23
    8002:	4303      	orrs	r3, r0
    8004:	0252      	lsls	r2, r2, #9
    8006:	4313      	orrs	r3, r2
    8008:	01e2      	lsls	r2, r4, #7
    800a:	d556      	bpl.n	80ba <__aeabi_dmul+0x426>
    800c:	2001      	movs	r0, #1
    800e:	085a      	lsrs	r2, r3, #1
    8010:	4003      	ands	r3, r0
    8012:	4313      	orrs	r3, r2
    8014:	07e2      	lsls	r2, r4, #31
    8016:	4313      	orrs	r3, r2
    8018:	0864      	lsrs	r4, r4, #1
    801a:	485a      	ldr	r0, [pc, #360]	; (8184 <__aeabi_dmul+0x4f0>)
    801c:	4460      	add	r0, ip
    801e:	2800      	cmp	r0, #0
    8020:	dd4d      	ble.n	80be <__aeabi_dmul+0x42a>
    8022:	075a      	lsls	r2, r3, #29
    8024:	d009      	beq.n	803a <__aeabi_dmul+0x3a6>
    8026:	220f      	movs	r2, #15
    8028:	401a      	ands	r2, r3
    802a:	2a04      	cmp	r2, #4
    802c:	d005      	beq.n	803a <__aeabi_dmul+0x3a6>
    802e:	1d1a      	adds	r2, r3, #4
    8030:	429a      	cmp	r2, r3
    8032:	419b      	sbcs	r3, r3
    8034:	425b      	negs	r3, r3
    8036:	18e4      	adds	r4, r4, r3
    8038:	0013      	movs	r3, r2
    803a:	01e2      	lsls	r2, r4, #7
    803c:	d504      	bpl.n	8048 <__aeabi_dmul+0x3b4>
    803e:	2080      	movs	r0, #128	; 0x80
    8040:	4a51      	ldr	r2, [pc, #324]	; (8188 <__aeabi_dmul+0x4f4>)
    8042:	00c0      	lsls	r0, r0, #3
    8044:	4014      	ands	r4, r2
    8046:	4460      	add	r0, ip
    8048:	4a50      	ldr	r2, [pc, #320]	; (818c <__aeabi_dmul+0x4f8>)
    804a:	4290      	cmp	r0, r2
    804c:	dd00      	ble.n	8050 <__aeabi_dmul+0x3bc>
    804e:	e6e3      	b.n	7e18 <__aeabi_dmul+0x184>
    8050:	2501      	movs	r5, #1
    8052:	08db      	lsrs	r3, r3, #3
    8054:	0762      	lsls	r2, r4, #29
    8056:	431a      	orrs	r2, r3
    8058:	0264      	lsls	r4, r4, #9
    805a:	9b01      	ldr	r3, [sp, #4]
    805c:	4691      	mov	r9, r2
    805e:	0b22      	lsrs	r2, r4, #12
    8060:	0544      	lsls	r4, r0, #21
    8062:	0d64      	lsrs	r4, r4, #21
    8064:	401d      	ands	r5, r3
    8066:	e67c      	b.n	7d62 <__aeabi_dmul+0xce>
    8068:	2280      	movs	r2, #128	; 0x80
    806a:	4659      	mov	r1, fp
    806c:	0312      	lsls	r2, r2, #12
    806e:	4211      	tst	r1, r2
    8070:	d008      	beq.n	8084 <__aeabi_dmul+0x3f0>
    8072:	4214      	tst	r4, r2
    8074:	d106      	bne.n	8084 <__aeabi_dmul+0x3f0>
    8076:	4322      	orrs	r2, r4
    8078:	0312      	lsls	r2, r2, #12
    807a:	0b12      	lsrs	r2, r2, #12
    807c:	4645      	mov	r5, r8
    807e:	4699      	mov	r9, r3
    8080:	4c43      	ldr	r4, [pc, #268]	; (8190 <__aeabi_dmul+0x4fc>)
    8082:	e66e      	b.n	7d62 <__aeabi_dmul+0xce>
    8084:	465b      	mov	r3, fp
    8086:	431a      	orrs	r2, r3
    8088:	0312      	lsls	r2, r2, #12
    808a:	0b12      	lsrs	r2, r2, #12
    808c:	4c40      	ldr	r4, [pc, #256]	; (8190 <__aeabi_dmul+0x4fc>)
    808e:	e668      	b.n	7d62 <__aeabi_dmul+0xce>
    8090:	0003      	movs	r3, r0
    8092:	4654      	mov	r4, sl
    8094:	3b28      	subs	r3, #40	; 0x28
    8096:	409c      	lsls	r4, r3
    8098:	2300      	movs	r3, #0
    809a:	e6b9      	b.n	7e10 <__aeabi_dmul+0x17c>
    809c:	f000 f8bc 	bl	8218 <__clzsi2>
    80a0:	3020      	adds	r0, #32
    80a2:	e6a6      	b.n	7df2 <__aeabi_dmul+0x15e>
    80a4:	0003      	movs	r3, r0
    80a6:	3b28      	subs	r3, #40	; 0x28
    80a8:	409f      	lsls	r7, r3
    80aa:	2300      	movs	r3, #0
    80ac:	46bb      	mov	fp, r7
    80ae:	4699      	mov	r9, r3
    80b0:	e68a      	b.n	7dc8 <__aeabi_dmul+0x134>
    80b2:	f000 f8b1 	bl	8218 <__clzsi2>
    80b6:	3020      	adds	r0, #32
    80b8:	e674      	b.n	7da4 <__aeabi_dmul+0x110>
    80ba:	46b4      	mov	ip, r6
    80bc:	e7ad      	b.n	801a <__aeabi_dmul+0x386>
    80be:	2501      	movs	r5, #1
    80c0:	1a2a      	subs	r2, r5, r0
    80c2:	2a38      	cmp	r2, #56	; 0x38
    80c4:	dd06      	ble.n	80d4 <__aeabi_dmul+0x440>
    80c6:	9b01      	ldr	r3, [sp, #4]
    80c8:	2400      	movs	r4, #0
    80ca:	401d      	ands	r5, r3
    80cc:	2300      	movs	r3, #0
    80ce:	2200      	movs	r2, #0
    80d0:	4699      	mov	r9, r3
    80d2:	e646      	b.n	7d62 <__aeabi_dmul+0xce>
    80d4:	2a1f      	cmp	r2, #31
    80d6:	dc21      	bgt.n	811c <__aeabi_dmul+0x488>
    80d8:	2520      	movs	r5, #32
    80da:	0020      	movs	r0, r4
    80dc:	1aad      	subs	r5, r5, r2
    80de:	001e      	movs	r6, r3
    80e0:	40ab      	lsls	r3, r5
    80e2:	40a8      	lsls	r0, r5
    80e4:	40d6      	lsrs	r6, r2
    80e6:	1e5d      	subs	r5, r3, #1
    80e8:	41ab      	sbcs	r3, r5
    80ea:	4330      	orrs	r0, r6
    80ec:	4318      	orrs	r0, r3
    80ee:	40d4      	lsrs	r4, r2
    80f0:	0743      	lsls	r3, r0, #29
    80f2:	d009      	beq.n	8108 <__aeabi_dmul+0x474>
    80f4:	230f      	movs	r3, #15
    80f6:	4003      	ands	r3, r0
    80f8:	2b04      	cmp	r3, #4
    80fa:	d005      	beq.n	8108 <__aeabi_dmul+0x474>
    80fc:	0003      	movs	r3, r0
    80fe:	1d18      	adds	r0, r3, #4
    8100:	4298      	cmp	r0, r3
    8102:	419b      	sbcs	r3, r3
    8104:	425b      	negs	r3, r3
    8106:	18e4      	adds	r4, r4, r3
    8108:	0223      	lsls	r3, r4, #8
    810a:	d521      	bpl.n	8150 <__aeabi_dmul+0x4bc>
    810c:	2501      	movs	r5, #1
    810e:	9b01      	ldr	r3, [sp, #4]
    8110:	2401      	movs	r4, #1
    8112:	401d      	ands	r5, r3
    8114:	2300      	movs	r3, #0
    8116:	2200      	movs	r2, #0
    8118:	4699      	mov	r9, r3
    811a:	e622      	b.n	7d62 <__aeabi_dmul+0xce>
    811c:	251f      	movs	r5, #31
    811e:	0021      	movs	r1, r4
    8120:	426d      	negs	r5, r5
    8122:	1a28      	subs	r0, r5, r0
    8124:	40c1      	lsrs	r1, r0
    8126:	0008      	movs	r0, r1
    8128:	2a20      	cmp	r2, #32
    812a:	d01d      	beq.n	8168 <__aeabi_dmul+0x4d4>
    812c:	355f      	adds	r5, #95	; 0x5f
    812e:	1aaa      	subs	r2, r5, r2
    8130:	4094      	lsls	r4, r2
    8132:	4323      	orrs	r3, r4
    8134:	1e5c      	subs	r4, r3, #1
    8136:	41a3      	sbcs	r3, r4
    8138:	2507      	movs	r5, #7
    813a:	4303      	orrs	r3, r0
    813c:	401d      	ands	r5, r3
    813e:	2200      	movs	r2, #0
    8140:	2d00      	cmp	r5, #0
    8142:	d009      	beq.n	8158 <__aeabi_dmul+0x4c4>
    8144:	220f      	movs	r2, #15
    8146:	2400      	movs	r4, #0
    8148:	401a      	ands	r2, r3
    814a:	0018      	movs	r0, r3
    814c:	2a04      	cmp	r2, #4
    814e:	d1d6      	bne.n	80fe <__aeabi_dmul+0x46a>
    8150:	0003      	movs	r3, r0
    8152:	0765      	lsls	r5, r4, #29
    8154:	0264      	lsls	r4, r4, #9
    8156:	0b22      	lsrs	r2, r4, #12
    8158:	08db      	lsrs	r3, r3, #3
    815a:	432b      	orrs	r3, r5
    815c:	2501      	movs	r5, #1
    815e:	4699      	mov	r9, r3
    8160:	9b01      	ldr	r3, [sp, #4]
    8162:	2400      	movs	r4, #0
    8164:	401d      	ands	r5, r3
    8166:	e5fc      	b.n	7d62 <__aeabi_dmul+0xce>
    8168:	2400      	movs	r4, #0
    816a:	e7e2      	b.n	8132 <__aeabi_dmul+0x49e>
    816c:	2280      	movs	r2, #128	; 0x80
    816e:	2501      	movs	r5, #1
    8170:	0312      	lsls	r2, r2, #12
    8172:	4322      	orrs	r2, r4
    8174:	9901      	ldr	r1, [sp, #4]
    8176:	0312      	lsls	r2, r2, #12
    8178:	0b12      	lsrs	r2, r2, #12
    817a:	400d      	ands	r5, r1
    817c:	4699      	mov	r9, r3
    817e:	4c04      	ldr	r4, [pc, #16]	; (8190 <__aeabi_dmul+0x4fc>)
    8180:	e5ef      	b.n	7d62 <__aeabi_dmul+0xce>
    8182:	46c0      	nop			; (mov r8, r8)
    8184:	000003ff 	.word	0x000003ff
    8188:	feffffff 	.word	0xfeffffff
    818c:	000007fe 	.word	0x000007fe
    8190:	000007ff 	.word	0x000007ff

00008194 <__aeabi_i2d>:
    8194:	b570      	push	{r4, r5, r6, lr}
    8196:	2800      	cmp	r0, #0
    8198:	d030      	beq.n	81fc <__aeabi_i2d+0x68>
    819a:	17c3      	asrs	r3, r0, #31
    819c:	18c4      	adds	r4, r0, r3
    819e:	405c      	eors	r4, r3
    81a0:	0fc5      	lsrs	r5, r0, #31
    81a2:	0020      	movs	r0, r4
    81a4:	f000 f838 	bl	8218 <__clzsi2>
    81a8:	4b17      	ldr	r3, [pc, #92]	; (8208 <__aeabi_i2d+0x74>)
    81aa:	4a18      	ldr	r2, [pc, #96]	; (820c <__aeabi_i2d+0x78>)
    81ac:	1a1b      	subs	r3, r3, r0
    81ae:	1ad2      	subs	r2, r2, r3
    81b0:	2a1f      	cmp	r2, #31
    81b2:	dd18      	ble.n	81e6 <__aeabi_i2d+0x52>
    81b4:	4a16      	ldr	r2, [pc, #88]	; (8210 <__aeabi_i2d+0x7c>)
    81b6:	1ad2      	subs	r2, r2, r3
    81b8:	4094      	lsls	r4, r2
    81ba:	2200      	movs	r2, #0
    81bc:	0324      	lsls	r4, r4, #12
    81be:	055b      	lsls	r3, r3, #21
    81c0:	0b24      	lsrs	r4, r4, #12
    81c2:	0d5b      	lsrs	r3, r3, #21
    81c4:	2100      	movs	r1, #0
    81c6:	0010      	movs	r0, r2
    81c8:	0324      	lsls	r4, r4, #12
    81ca:	0d0a      	lsrs	r2, r1, #20
    81cc:	0b24      	lsrs	r4, r4, #12
    81ce:	0512      	lsls	r2, r2, #20
    81d0:	4322      	orrs	r2, r4
    81d2:	4c10      	ldr	r4, [pc, #64]	; (8214 <__aeabi_i2d+0x80>)
    81d4:	051b      	lsls	r3, r3, #20
    81d6:	4022      	ands	r2, r4
    81d8:	4313      	orrs	r3, r2
    81da:	005b      	lsls	r3, r3, #1
    81dc:	07ed      	lsls	r5, r5, #31
    81de:	085b      	lsrs	r3, r3, #1
    81e0:	432b      	orrs	r3, r5
    81e2:	0019      	movs	r1, r3
    81e4:	bd70      	pop	{r4, r5, r6, pc}
    81e6:	0021      	movs	r1, r4
    81e8:	4091      	lsls	r1, r2
    81ea:	000a      	movs	r2, r1
    81ec:	210b      	movs	r1, #11
    81ee:	1a08      	subs	r0, r1, r0
    81f0:	40c4      	lsrs	r4, r0
    81f2:	055b      	lsls	r3, r3, #21
    81f4:	0324      	lsls	r4, r4, #12
    81f6:	0b24      	lsrs	r4, r4, #12
    81f8:	0d5b      	lsrs	r3, r3, #21
    81fa:	e7e3      	b.n	81c4 <__aeabi_i2d+0x30>
    81fc:	2500      	movs	r5, #0
    81fe:	2300      	movs	r3, #0
    8200:	2400      	movs	r4, #0
    8202:	2200      	movs	r2, #0
    8204:	e7de      	b.n	81c4 <__aeabi_i2d+0x30>
    8206:	46c0      	nop			; (mov r8, r8)
    8208:	0000041e 	.word	0x0000041e
    820c:	00000433 	.word	0x00000433
    8210:	00000413 	.word	0x00000413
    8214:	800fffff 	.word	0x800fffff

00008218 <__clzsi2>:
    8218:	211c      	movs	r1, #28
    821a:	2301      	movs	r3, #1
    821c:	041b      	lsls	r3, r3, #16
    821e:	4298      	cmp	r0, r3
    8220:	d301      	bcc.n	8226 <__clzsi2+0xe>
    8222:	0c00      	lsrs	r0, r0, #16
    8224:	3910      	subs	r1, #16
    8226:	0a1b      	lsrs	r3, r3, #8
    8228:	4298      	cmp	r0, r3
    822a:	d301      	bcc.n	8230 <__clzsi2+0x18>
    822c:	0a00      	lsrs	r0, r0, #8
    822e:	3908      	subs	r1, #8
    8230:	091b      	lsrs	r3, r3, #4
    8232:	4298      	cmp	r0, r3
    8234:	d301      	bcc.n	823a <__clzsi2+0x22>
    8236:	0900      	lsrs	r0, r0, #4
    8238:	3904      	subs	r1, #4
    823a:	a202      	add	r2, pc, #8	; (adr r2, 8244 <__clzsi2+0x2c>)
    823c:	5c10      	ldrb	r0, [r2, r0]
    823e:	1840      	adds	r0, r0, r1
    8240:	4770      	bx	lr
    8242:	46c0      	nop			; (mov r8, r8)
    8244:	02020304 	.word	0x02020304
    8248:	01010101 	.word	0x01010101
	...

00008254 <__libc_init_array>:
    8254:	b570      	push	{r4, r5, r6, lr}
    8256:	2600      	movs	r6, #0
    8258:	4d0c      	ldr	r5, [pc, #48]	; (828c <__libc_init_array+0x38>)
    825a:	4c0d      	ldr	r4, [pc, #52]	; (8290 <__libc_init_array+0x3c>)
    825c:	1b64      	subs	r4, r4, r5
    825e:	10a4      	asrs	r4, r4, #2
    8260:	42a6      	cmp	r6, r4
    8262:	d109      	bne.n	8278 <__libc_init_array+0x24>
    8264:	2600      	movs	r6, #0
    8266:	f000 f98b 	bl	8580 <_init>
    826a:	4d0a      	ldr	r5, [pc, #40]	; (8294 <__libc_init_array+0x40>)
    826c:	4c0a      	ldr	r4, [pc, #40]	; (8298 <__libc_init_array+0x44>)
    826e:	1b64      	subs	r4, r4, r5
    8270:	10a4      	asrs	r4, r4, #2
    8272:	42a6      	cmp	r6, r4
    8274:	d105      	bne.n	8282 <__libc_init_array+0x2e>
    8276:	bd70      	pop	{r4, r5, r6, pc}
    8278:	00b3      	lsls	r3, r6, #2
    827a:	58eb      	ldr	r3, [r5, r3]
    827c:	4798      	blx	r3
    827e:	3601      	adds	r6, #1
    8280:	e7ee      	b.n	8260 <__libc_init_array+0xc>
    8282:	00b3      	lsls	r3, r6, #2
    8284:	58eb      	ldr	r3, [r5, r3]
    8286:	4798      	blx	r3
    8288:	3601      	adds	r6, #1
    828a:	e7f2      	b.n	8272 <__libc_init_array+0x1e>
    828c:	0000858c 	.word	0x0000858c
    8290:	0000858c 	.word	0x0000858c
    8294:	0000858c 	.word	0x0000858c
    8298:	00008590 	.word	0x00008590

0000829c <memcpy>:
    829c:	2300      	movs	r3, #0
    829e:	b510      	push	{r4, lr}
    82a0:	429a      	cmp	r2, r3
    82a2:	d100      	bne.n	82a6 <memcpy+0xa>
    82a4:	bd10      	pop	{r4, pc}
    82a6:	5ccc      	ldrb	r4, [r1, r3]
    82a8:	54c4      	strb	r4, [r0, r3]
    82aa:	3301      	adds	r3, #1
    82ac:	e7f8      	b.n	82a0 <memcpy+0x4>

000082ae <memset>:
    82ae:	0003      	movs	r3, r0
    82b0:	1882      	adds	r2, r0, r2
    82b2:	4293      	cmp	r3, r2
    82b4:	d100      	bne.n	82b8 <memset+0xa>
    82b6:	4770      	bx	lr
    82b8:	7019      	strb	r1, [r3, #0]
    82ba:	3301      	adds	r3, #1
    82bc:	e7f9      	b.n	82b2 <memset+0x4>

000082be <strncpy>:
    82be:	b570      	push	{r4, r5, r6, lr}
    82c0:	0004      	movs	r4, r0
    82c2:	2a00      	cmp	r2, #0
    82c4:	d100      	bne.n	82c8 <strncpy+0xa>
    82c6:	bd70      	pop	{r4, r5, r6, pc}
    82c8:	780d      	ldrb	r5, [r1, #0]
    82ca:	1e56      	subs	r6, r2, #1
    82cc:	1c63      	adds	r3, r4, #1
    82ce:	7025      	strb	r5, [r4, #0]
    82d0:	3101      	adds	r1, #1
    82d2:	2d00      	cmp	r5, #0
    82d4:	d105      	bne.n	82e2 <strncpy+0x24>
    82d6:	18a4      	adds	r4, r4, r2
    82d8:	429c      	cmp	r4, r3
    82da:	d0f4      	beq.n	82c6 <strncpy+0x8>
    82dc:	701d      	strb	r5, [r3, #0]
    82de:	3301      	adds	r3, #1
    82e0:	e7fa      	b.n	82d8 <strncpy+0x1a>
    82e2:	001c      	movs	r4, r3
    82e4:	0032      	movs	r2, r6
    82e6:	e7ec      	b.n	82c2 <strncpy+0x4>
    82e8:	454c4449 	.word	0x454c4449
    82ec:	00000000 	.word	0x00000000
    82f0:	20726d54 	.word	0x20726d54
    82f4:	00637653 	.word	0x00637653
    82f8:	00000002 	.word	0x00000002
    82fc:	00000003 	.word	0x00000003
    8300:	00000028 	.word	0x00000028
    8304:	00000029 	.word	0x00000029
    8308:	00000004 	.word	0x00000004
    830c:	00000005 	.word	0x00000005
    8310:	00000006 	.word	0x00000006
    8314:	00000007 	.word	0x00000007
    8318:	00000020 	.word	0x00000020
    831c:	00000021 	.word	0x00000021
    8320:	00000022 	.word	0x00000022
    8324:	00000023 	.word	0x00000023
    8328:	00000024 	.word	0x00000024
    832c:	00000025 	.word	0x00000025
    8330:	00000026 	.word	0x00000026
    8334:	00000027 	.word	0x00000027
    8338:	00000008 	.word	0x00000008
    833c:	00000009 	.word	0x00000009
    8340:	0000000a 	.word	0x0000000a
    8344:	0000000b 	.word	0x0000000b
    8348:	0000287a 	.word	0x0000287a
    834c:	00002880 	.word	0x00002880
    8350:	00002880 	.word	0x00002880
    8354:	00002880 	.word	0x00002880
    8358:	00002880 	.word	0x00002880
    835c:	00002880 	.word	0x00002880
    8360:	00002880 	.word	0x00002880
    8364:	00002880 	.word	0x00002880
    8368:	00002880 	.word	0x00002880
    836c:	00002880 	.word	0x00002880
    8370:	00002880 	.word	0x00002880
    8374:	00002880 	.word	0x00002880
    8378:	00002880 	.word	0x00002880
    837c:	00002880 	.word	0x00002880
    8380:	00002880 	.word	0x00002880
    8384:	00002880 	.word	0x00002880
    8388:	00002858 	.word	0x00002858
    838c:	00002880 	.word	0x00002880
    8390:	00002880 	.word	0x00002880
    8394:	00002880 	.word	0x00002880
    8398:	00002880 	.word	0x00002880
    839c:	00002880 	.word	0x00002880
    83a0:	00002880 	.word	0x00002880
    83a4:	00002880 	.word	0x00002880
    83a8:	00002880 	.word	0x00002880
    83ac:	00002880 	.word	0x00002880
    83b0:	00002880 	.word	0x00002880
    83b4:	00002880 	.word	0x00002880
    83b8:	00002880 	.word	0x00002880
    83bc:	00002880 	.word	0x00002880
    83c0:	00002880 	.word	0x00002880
    83c4:	00002880 	.word	0x00002880
    83c8:	00002874 	.word	0x00002874
    83cc:	00002880 	.word	0x00002880
    83d0:	00002880 	.word	0x00002880
    83d4:	00002880 	.word	0x00002880
    83d8:	00002880 	.word	0x00002880
    83dc:	00002880 	.word	0x00002880
    83e0:	00002880 	.word	0x00002880
    83e4:	00002880 	.word	0x00002880
    83e8:	00002880 	.word	0x00002880
    83ec:	00002880 	.word	0x00002880
    83f0:	00002880 	.word	0x00002880
    83f4:	00002880 	.word	0x00002880
    83f8:	00002880 	.word	0x00002880
    83fc:	00002880 	.word	0x00002880
    8400:	00002880 	.word	0x00002880
    8404:	00002880 	.word	0x00002880
    8408:	0000286e 	.word	0x0000286e
    840c:	00002816 	.word	0x00002816
    8410:	0000282c 	.word	0x0000282c
    8414:	00002842 	.word	0x00002842
    8418:	000027fc 	.word	0x000027fc
    841c:	42000800 	.word	0x42000800
    8420:	42000c00 	.word	0x42000c00
    8424:	42001000 	.word	0x42001000
    8428:	42001400 	.word	0x42001400
    842c:	42001800 	.word	0x42001800
    8430:	42001c00 	.word	0x42001c00
    8434:	0c0b0a09 	.word	0x0c0b0a09
    8438:	00000e0d 	.word	0x00000e0d
    843c:	00004a62 	.word	0x00004a62
    8440:	00004adc 	.word	0x00004adc
    8444:	00004adc 	.word	0x00004adc
    8448:	00004a80 	.word	0x00004a80
    844c:	00004a7a 	.word	0x00004a7a
    8450:	00004a86 	.word	0x00004a86
    8454:	00004a68 	.word	0x00004a68
    8458:	00004a8c 	.word	0x00004a8c
    845c:	00004ac2 	.word	0x00004ac2
    8460:	00004da4 	.word	0x00004da4
    8464:	00004df4 	.word	0x00004df4
    8468:	00004df4 	.word	0x00004df4
    846c:	00004df0 	.word	0x00004df0
    8470:	00004d96 	.word	0x00004d96
    8474:	00004db6 	.word	0x00004db6
    8478:	00004d86 	.word	0x00004d86
    847c:	00004dc8 	.word	0x00004dc8
    8480:	00004dda 	.word	0x00004dda
    8484:	00004e42 	.word	0x00004e42
    8488:	00004e70 	.word	0x00004e70
    848c:	00004e70 	.word	0x00004e70
    8490:	00004e6c 	.word	0x00004e6c
    8494:	00004e3c 	.word	0x00004e3c
    8498:	00004e48 	.word	0x00004e48
    849c:	00004e36 	.word	0x00004e36
    84a0:	00004e4e 	.word	0x00004e4e
    84a4:	00004e54 	.word	0x00004e54

000084a8 <_tcc_intflag>:
    84a8:	00000001 00000002 00000004 00000008     ................
    84b8:	00001000 00002000 00004000 00008000     ..... ...@......
    84c8:	00010000 00020000 00040000 00080000     ................
    84d8:	0000624c 00006252 00006264 000062aa     Lb..Rb..db...b..
    84e8:	0000635a 0000635a 0000635a 00006256     Zc..Zc..Zc..Vb..
    84f8:	00006256 000062f0 6b736174 00003120     Vb...b..task 1..
    8508:	6b736174 00003220 0000749a 00006f6e     task 2...t..no..
    8518:	00007050 000070e4 00007174 0000749a     Pp...p..tq...t..
    8528:	000071c2 000071e4 0000723e 00007266     .q...q..>r..fr..
    8538:	0000749a 000072d0 00007e84 00007d44     .t...r...~..D}..
    8548:	00007d44 00007d40 00007e5c 00007e5c     D}..@}..\~..\~..
    8558:	00007e4e 00007d40 00007e5c 00007e4e     N~..@}..\~..N~..
    8568:	00007e5c 00007d40 00007e64 00007e64     \~..@}..d~..d~..
    8578:	00007e64 00008068                       d~..h...

00008580 <_init>:
    8580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8582:	46c0      	nop			; (mov r8, r8)
    8584:	bcf8      	pop	{r3, r4, r5, r6, r7}
    8586:	bc08      	pop	{r3}
    8588:	469e      	mov	lr, r3
    858a:	4770      	bx	lr

0000858c <__init_array_start>:
    858c:	000000dd 	.word	0x000000dd

00008590 <_fini>:
    8590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8592:	46c0      	nop			; (mov r8, r8)
    8594:	bcf8      	pop	{r3, r4, r5, r6, r7}
    8596:	bc08      	pop	{r3}
    8598:	469e      	mov	lr, r3
    859a:	4770      	bx	lr

0000859c <__fini_array_start>:
    859c:	000000b5 	.word	0x000000b5
