Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Oct 15 21:27:51 2013
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7a100tcsg324-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7a100tcsg324-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: reset_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 25 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 40 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE:
   microblaze_0_i_bram_cntlr - Pre-Production version not verified on hardware
   for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 47 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: microblaze_0_debug_module -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 63 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE:
   microblaze_0_d_bram_cntlr - Pre-Production version not verified on hardware
   for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 75 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 84 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 99 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 125 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: axi_uartlite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 139 
WARNING:EDK:4092 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 153 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 163 
WARNING:EDK:4092 - IPNAME: plb_v46, INSTANCE: plb_v46_0 - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 174 
WARNING:EDK:4092 - IPNAME: xps_tft, INSTANCE: xps_tft_0 - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 182 
WARNING:EDK:4092 - IPNAME: axi_plbv46_bridge, INSTANCE: axi_plbv46_bridge_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 200 
WARNING:EDK:4092 - IPNAME: xps_mch_emc, INSTANCE: xps_mch_emc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 210 
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: reset_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 25 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 40 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE:
   microblaze_0_i_bram_cntlr - Pre-Production version not verified on hardware
   for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 47 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: microblaze_0_debug_module -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 63 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE:
   microblaze_0_d_bram_cntlr - Pre-Production version not verified on hardware
   for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 75 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 84 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 99 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 125 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: axi_uartlite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 139 
WARNING:EDK:4092 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 153 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 163 
WARNING:EDK:4092 - IPNAME: plb_v46, INSTANCE: plb_v46_0 - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 174 
WARNING:EDK:4092 - IPNAME: xps_tft, INSTANCE: xps_tft_0 - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 182 
WARNING:EDK:4092 - IPNAME: axi_plbv46_bridge, INSTANCE: axi_plbv46_bridge_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 200 
WARNING:EDK:4092 - IPNAME: xps_mch_emc, INSTANCE: xps_mch_emc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 210 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_BASEFAMILY value to artix7 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/d
   ata/axi_intc_v2_1_0.mpd line 85 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK_I' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0003ffff) microblaze_0_d_bram_cntlr	microblaze_0_dlmb
  (0000000000-0x0003ffff) microblaze_0_i_bram_cntlr	microblaze_0_ilmb
  (0x40600000-0x4060ffff) axi_uartlite_0	microblaze_0_axi_periph
  (0x41200000-0x4120ffff) axi_intc_0	microblaze_0_axi_periph
  (0x41c00000-0x41c0ffff) axi_timer_0	microblaze_0_axi_periph
  (0x44400000-0x4440ffff) microblaze_0_debug_module	microblaze_0_axi_periph
  (0x86e00000-0x86e0ffff)
xps_tft_0	microblaze_0_axi_periph->axi_plbv46_bridge_0->plb_v46_0
  (0x87000000-0x87ffffff)
xps_mch_emc_0	microblaze_0_axi_periph->axi_plbv46_bridge_0->plb_v46_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x40000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_tft, INSTANCE:xps_tft_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/hawk/disk/move_128/Nexys4_demo/source/pcores/xps_tft_v2_01_a/data/xps_t
   ft_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_tft, INSTANCE:xps_tft_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/hawk/disk/move_128/Nexys4_demo/source/pcores/xps_tft_v2_01_a/data/xps_t
   ft_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: axi_plbv46_bridge, INSTANCE:axi_plbv46_bridge_0 - tool
   is overriding PARAMETER C_MPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_plbv46_bridge_
   v2_02_a/data/axi_plbv46_bridge_v2_1_0.mpd line 96 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:xps_mch_emc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/hawk/disk/move_128/Nexys4_demo/source/pcores/xps_mch_emc_v3_01_a/data/x
   ps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:xps_mch_emc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/hawk/disk/move_128/Nexys4_demo/source/pcores/xps_mch_emc_v3_01_a/data/x
   ps_mch_emc_v2_1_0.mpd line 90 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 2 master(s) : 5
slave(s) 
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 2 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   axi_intc_0_INTERRUPT_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/d
   ata/axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: Peripheral_aresetn, CONNECTOR:
   reset_0_Peripheral_aresetn - floating connection -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 37 
WARNING:EDK:4181 - PORT: Interrupt, CONNECTOR: axi_uartlite_0_Interrupt -
   floating connection - /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs
   line 150 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   axi_intc_0_INTERRUPT_Processor_ack_out - floating connection -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/d
   ata/axi_intc_v2_1_0.mpd line 131 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_cntlr -
   tcl is overriding PARAMETER C_MASK value to 0xc0000000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_cntlr -
   tcl is overriding PARAMETER C_MASK value to 0xc0000000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_AXI value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/d
   ata/axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/d
   ata/axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/d
   ata/axi_intc_v2_1_0.mpd line 88 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_periph.
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The xps_tft_0 core has constraints automatically generated by XPS in
implementation/xps_tft_0_wrapper/xps_tft_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 84 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 125 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:reset_0 - /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line
25 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/artix7/data/artix7.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_ilmb -
/home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 40 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/artix7/data/artix7.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_i_bram_cntlr -
/home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 47 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/artix7/data/artix7.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_dlmb -
/home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 56 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/artix7/data/artix7.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_debug_module -
/home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 63 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/artix7/data/artix7.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_d_bram_cntlr -
/home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 75 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/artix7/data/artix7.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_bram_block -
/home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 84 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/artix7/data/artix7.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_axi_periph -
/home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 91 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/artix7/data/artix7.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0 - /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs
line 99 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/artix7/data/artix7.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:clock_generator_0 -
/home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 125 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/artix7/data/artix7.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi_uartlite_0 - /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs
line 139 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/artix7/data/artix7.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi_timer_0 - /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs
line 153 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/artix7/data/artix7.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi_intc_0 - /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs
line 163 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/artix7/data/artix7.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:plb_v46_0 - /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line
174 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/artix7/data/artix7.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:xps_tft_0 - /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line
182 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/artix7/data/artix7.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi_plbv46_bridge_0 -
/home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 200 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/artix7/data/artix7.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:xps_mch_emc_0 - /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs
line 210 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/artix7/data/artix7.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/artix7/data/artix7.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
/home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 40 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/artix7/data/artix7.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7a100tcsg324-1 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"/home/hawk/disk/move_128/Nexys4_demo/source/implementation/microblaze_0_ilmb_wr
apper/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
/home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 56 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/artix7/data/artix7.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7a100tcsg324-1 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"/home/hawk/disk/move_128/Nexys4_demo/source/implementation/microblaze_0_dlmb_wr
apper/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_axi_periph_wrapper INSTANCE:microblaze_0_axi_periph -
/home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 91 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/artix7/data/artix7.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7a100tcsg324-1 -intstyle silent -i -sd ..
system_microblaze_0_axi_periph_wrapper.ngc
../system_microblaze_0_axi_periph_wrapper

Reading NGO file
"/home/hawk/disk/move_128/Nexys4_demo/source/implementation/microblaze_0_axi_per
iph_wrapper/system_microblaze_0_axi_periph_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_axi_periph_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_axi_periph_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 99 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/artix7/data/artix7.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7a100tcsg324-1 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/hawk/disk/move_128/Nexys4_demo/source/implementation/microblaze_0_wrapper
/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 125 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/artix7/data/artix7.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7a100tcsg324-1 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/hawk/disk/move_128/Nexys4_demo/source/implementation/clock_generator_0_wr
apper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_xps_tft_0_wrapper INSTANCE:xps_tft_0 -
/home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 182 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/artix7/data/artix7.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7a100tcsg324-1 -intstyle silent -i -sd .. system_xps_tft_0_wrapper.ngc
../system_xps_tft_0_wrapper

Reading NGO file
"/home/hawk/disk/move_128/Nexys4_demo/source/implementation/xps_tft_0_wrapper/sy
stem_xps_tft_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_xps_tft_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_xps_tft_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_plbv46_bridge_0_wrapper INSTANCE:axi_plbv46_bridge_0 -
/home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 200 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/artix7/data/artix7.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7a100tcsg324-1 -intstyle silent -i -sd ..
system_axi_plbv46_bridge_0_wrapper.ngc ../system_axi_plbv46_bridge_0_wrapper

Reading NGO file
"/home/hawk/disk/move_128/Nexys4_demo/source/implementation/axi_plbv46_bridge_0_
wrapper/system_axi_plbv46_bridge_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_plbv46_bridge_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_plbv46_bridge_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 249.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/artix7/data/artix7.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/artix7/data/artix7.acd>
XST completed
Done!

********************************************************************************
At Local date and time: Tue Oct 15 21:32:38 2013
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!

********************************************************************************
At Local date and time: Tue Oct 15 21:32:42 2013
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7a100tcsg324-1 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7a100tcsg324-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/artix7/data/artix7.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/artix7/data/artix7.acd>
.... Copying flowfile /opt/Xilinx/14.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory /home/hawk/disk/move_128/Nexys4_demo/source/implementation 

Using Flow File:
/home/hawk/disk/move_128/Nexys4_demo/source/implementation/fpga.flw 
Using Option File(s): 
 /home/hawk/disk/move_128/Nexys4_demo/source/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7a100tcsg324-1 -nt timestamp -bm system.bmm
"/home/hawk/disk/move_128/Nexys4_demo/source/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/artix7/data/artix7.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc7a100tcsg324-1 -nt timestamp -bm system.bmm
/home/hawk/disk/move_128/Nexys4_demo/source/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"/home/hawk/disk/move_128/Nexys4_demo/source/implementation/system.ngc" ...
Loading design module
"/home/hawk/disk/move_128/Nexys4_demo/source/implementation/system_reset_0_wrapp
er.ngc"...
Loading design module
"/home/hawk/disk/move_128/Nexys4_demo/source/implementation/system_clock_generat
or_0_wrapper.ngc"...
Loading design module
"/home/hawk/disk/move_128/Nexys4_demo/source/implementation/system_axi_uartlite_
0_wrapper.ngc"...
Loading design module
"/home/hawk/disk/move_128/Nexys4_demo/source/implementation/system_microblaze_0_
ilmb_wrapper.ngc"...
Loading design module
"/home/hawk/disk/move_128/Nexys4_demo/source/implementation/system_microblaze_0_
dlmb_wrapper.ngc"...
Loading design module
"/home/hawk/disk/move_128/Nexys4_demo/source/implementation/system_plb_v46_0_wra
pper.ngc"...
Loading design module
"/home/hawk/disk/move_128/Nexys4_demo/source/implementation/system_microblaze_0_
axi_periph_wrapper.ngc"...
Loading design module
"/home/hawk/disk/move_128/Nexys4_demo/source/implementation/system_microblaze_0_
wrapper.ngc"...
Loading design module
"/home/hawk/disk/move_128/Nexys4_demo/source/implementation/system_microblaze_0_
i_bram_cntlr_wrapper.ngc"...
Loading design module
"/home/hawk/disk/move_128/Nexys4_demo/source/implementation/system_microblaze_0_
debug_module_wrapper.ngc"...
Loading design module
"/home/hawk/disk/move_128/Nexys4_demo/source/implementation/system_microblaze_0_
d_bram_cntlr_wrapper.ngc"...
Loading design module
"/home/hawk/disk/move_128/Nexys4_demo/source/implementation/system_axi_timer_0_w
rapper.ngc"...
Loading design module
"/home/hawk/disk/move_128/Nexys4_demo/source/implementation/system_axi_intc_0_wr
apper.ngc"...
Loading design module
"/home/hawk/disk/move_128/Nexys4_demo/source/implementation/system_xps_tft_0_wra
pper.ngc"...
Loading design module
"/home/hawk/disk/move_128/Nexys4_demo/source/implementation/system_axi_plbv46_br
idge_0_wrapper.ngc"...
Loading design module
"/home/hawk/disk/move_128/Nexys4_demo/source/implementation/system_xps_mch_emc_0
_wrapper.ngc"...
Loading design module
"/home/hawk/disk/move_128/Nexys4_demo/source/implementation/system_microblaze_0_
bram_block_wrapper.ngc"...
Applying constraints in
"/home/hawk/disk/move_128/Nexys4_demo/source/implementation/system_microblaze_0_
ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"/home/hawk/disk/move_128/Nexys4_demo/source/implementation/system_microblaze_0_
dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"/home/hawk/disk/move_128/Nexys4_demo/source/implementation/system_microblaze_0_
axi_periph_wrapper.ncf" to module "microblaze_0_axi_periph"...
Checking Constraint Associations...
Applying constraints in
"/home/hawk/disk/move_128/Nexys4_demo/source/implementation/system_microblaze_0_
wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/hawk/disk/move_128/Nexys4_demo/source/implementation/system_axi_intc_0_wr
apper.ncf" to module "axi_intc_0"...
Checking Constraint Associations...
Applying constraints in
"/home/hawk/disk/move_128/Nexys4_demo/source/implementation/system_xps_tft_0_wra
pper.ncf" to module "xps_tft_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_p_cnt_tc
   _rstpot1 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for the TNM
   constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc_rstpot1" (type=LUT6).

WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_p_cnt_tc
   _rstpot1_SW0 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for the
   TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc_rstpot1_SW0" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/microblaze_0_axi_periph/microblaze_0_axi_periph\/si_c
   onverter_bank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<
   2>_inv1_INV_0 TNM = FFS:microblaze_0_a...>: No instances of type FFS were
   found under block
   "microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   microblaze_0_axi_periph_reset_source = FFS PADS CPUS;>: CPUS "*" does not
   match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'microblaze_0_axi_periph_reset_resync',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'CLK_I_pin', used in period specification
   'TS_CLK_I_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT1" TS_CLK_I_pin *
   0.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'CLK_I_pin', used in period specification
   'TS_CLK_I_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_CLK_I_pin *
   0.9 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDSOP_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I
   _BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I
   _BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0
   ].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG
   [0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.
   I_ADDSUB_GEN[6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I
   _ADDSUB_GEN[6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[
   31].ADDRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[
   30].ADDRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC
   _ADDR_CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIG
   N_PIPE_GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIP
   E_GEN[6].READ_COMPLETE_PIPE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  24

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  56 sec
Total CPU time to NGDBUILD completion:   56 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7a100tcsg324-1".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_MPLB2TFT_xps_tft_0_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 31 secs 
Total CPU  time at the beginning of Placer: 31 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:88f44e) REAL time: 35 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:88f44e) REAL time: 35 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:f988cbf3) REAL time: 35 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:ef55e92f) REAL time: 42 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:ef55e92f) REAL time: 42 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:ef55e92f) REAL time: 42 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:ef55e92f) REAL time: 42 secs 

Phase 8.8  Global Placement
........................................
.............
................................................
...................................................................
.............................................................
Phase 8.8  Global Placement (Checksum:8e3f24c1) REAL time: 1 mins 19 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:8e3f24c1) REAL time: 1 mins 19 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:fbc8d86c) REAL time: 1 mins 30 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:fbc8d86c) REAL time: 1 mins 30 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:fbc8d86c) REAL time: 1 mins 30 secs 

Total REAL time to Placer completion: 1 mins 37 secs 
Total CPU  time to Placer completion: 1 mins 37 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   19
Slice Logic Utilization:
  Number of Slice Registers:                 2,958 out of 126,800    2%
    Number used as Flip Flops:               2,925
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               33
  Number of Slice LUTs:                      3,266 out of  63,400    5%
    Number used as logic:                    2,929 out of  63,400    4%
      Number using O6 output only:           2,212
      Number using O5 output only:              94
      Number using O5 and O6:                  623
      Number used as ROM:                        0
    Number used as Memory:                     248 out of  19,000    1%
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           184
        Number using O6 output only:           182
        Number using O5 output only:             2
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     89
      Number with same-slice register load:     78
      Number with same-slice carry load:        11
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,461 out of  15,850    9%
  Number of LUT Flip Flop pairs used:        4,107
    Number with an unused Flip Flop:         1,349 out of   4,107   32%
    Number with an unused LUT:                 841 out of   4,107   20%
    Number of fully used LUT-FF pairs:       1,917 out of   4,107   46%
    Number of unique control sets:             234
    Number of slice register sites lost
      to control set restrictions:             971 out of 126,800    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        70 out of     210   33%
    Number of LOCed IOBs:                       70 out of      70  100%
    IOB Flip Flops:                             86

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 66 out of     135   48%
    Number using RAMB36E1 only:                 66
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     270    0%
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12%
    Number used as BUFGs:                        4
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       17 out of     300    5%
    Number used as ILOGICE2s:                   17
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       54 out of     300   18%
    Number used as OLOGICE2s:                   54
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of      96    0%
  Number of BUFRs:                               0 out of      24    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            3 out of     240    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTPE2_CHANNELs:                      0 out of       8    0%
  Number of GTPE2_COMMONs:                       0 out of       2    0%
  Number of IBUFDS_GTE2s:                        0 out of       4    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       6    0%
  Number of IN_FIFOs:                            0 out of      24    0%
  Number of MMCME2_ADVs:                         1 out of       6   16%
  Number of OUT_FIFOs:                           0 out of      24    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of       6    0%
  Number of PHY_CONTROLs:                        0 out of       6    0%
  Number of PLLE2_ADVs:                          0 out of       6    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.74

Peak Memory Usage:  1391 MB
Total REAL time to MAP completion:  1 mins 41 secs 
Total CPU time to MAP completion:   1 mins 41 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7a100t.nph' in environment
/opt/Xilinx/14.4/ISE_DS/ISE/:/opt/Xilinx/14.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.06 2012-12-04".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,958 out of 126,800    2%
    Number used as Flip Flops:               2,925
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               33
  Number of Slice LUTs:                      3,266 out of  63,400    5%
    Number used as logic:                    2,929 out of  63,400    4%
      Number using O6 output only:           2,212
      Number using O5 output only:              94
      Number using O5 and O6:                  623
      Number used as ROM:                        0
    Number used as Memory:                     248 out of  19,000    1%
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           184
        Number using O6 output only:           182
        Number using O5 output only:             2
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     89
      Number with same-slice register load:     78
      Number with same-slice carry load:        11
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,461 out of  15,850    9%
  Number of LUT Flip Flop pairs used:        4,107
    Number with an unused Flip Flop:         1,349 out of   4,107   32%
    Number with an unused LUT:                 841 out of   4,107   20%
    Number of fully used LUT-FF pairs:       1,917 out of   4,107   46%
    Number of slice register sites lost
      to control set restrictions:               0 out of 126,800    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        70 out of     210   33%
    Number of LOCed IOBs:                       70 out of      70  100%
    IOB Flip Flops:                             86

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 66 out of     135   48%
    Number using RAMB36E1 only:                 66
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     270    0%
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12%
    Number used as BUFGs:                        4
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       17 out of     300    5%
    Number used as ILOGICE2s:                   17
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       54 out of     300   18%
    Number used as OLOGICE2s:                   54
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of      96    0%
  Number of BUFRs:                               0 out of      24    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            3 out of     240    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTPE2_CHANNELs:                      0 out of       8    0%
  Number of GTPE2_COMMONs:                       0 out of       2    0%
  Number of IBUFDS_GTE2s:                        0 out of       4    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       6    0%
  Number of IN_FIFOs:                            0 out of      24    0%
  Number of MMCME2_ADVs:                         1 out of       6   16%
  Number of OUT_FIFOs:                           0 out of      24    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of       6    0%
  Number of PHY_CONTROLs:                        0 out of       6    0%
  Number of PLLE2_ADVs:                          0 out of       6    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_MPLB2TFT_xps_tft_0_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 17 secs 
Finished initial Timing Analysis.  REAL time: 17 secs 

WARNING:Par:288 - The signal microblaze_0_d_bram_cntlr_BRAM_PORT_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_cntlr_BRAM_PORT_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 33025 unrouted;      REAL time: 19 secs 

Phase  2  : 22907 unrouted;      REAL time: 20 secs 

Phase  3  : 6285 unrouted;      REAL time: 26 secs 

Phase  4  : 6279 unrouted; (Setup:0, Hold:21165, Component Switching Limit:0)     REAL time: 30 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:19224, Component Switching Limit:0)     REAL time: 38 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:19224, Component Switching Limit:0)     REAL time: 38 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:19224, Component Switching Limit:0)     REAL time: 38 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:19224, Component Switching Limit:0)     REAL time: 38 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 41 secs 
Total REAL time to Router completion: 41 secs 
Total CPU time to Router completion: 43 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT0 | BUFGCTRL_X0Y1| No   | 1466 |  0.305     |  1.897      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT2 | BUFGCTRL_X0Y0| No   |   48 |  0.227     |  1.844      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_m |              |      |      |            |             |
|odule_MBDEBUG_0_Dbg_ |              |      |      |            |             |
|                 Clk |BUFGCTRL_X0Y30| No   |   73 |  0.109     |  1.717      |
+---------------------+--------------+------+------+------------+-------------+
|         CLK_I_BUFGP |BUFGCTRL_X0Y31| No   |    1 |  0.000     |  1.809      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_m |              |      |      |            |             |
|odule_MBDEBUG_0_Dbg_ |              |      |      |            |             |
|              Update |         Local|      |   21 |  1.091     |  2.753      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.014      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.144ns|    10.967ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.001ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_CLK_I_pin *         0.9 |             |            |            |        |            
   HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.598ns|    29.239ns|       0|           0
  G_MMCM1_CLKOUT1 = PERIOD TIMEGRP          | HOLD        |     0.115ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT1" TS_CLK_I_pin *         0.2 |             |            |            |        |            
  5 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CLK_I_pin = PERIOD TIMEGRP "CLK_I_pin" | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
   100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_SPLB2MPLB_xps_tft_0_path" TIG    | SETUP       |         N/A|     2.132ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_MPLB2TFT_xps_tft_0_path" TIG     | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_TFT_MPLB_CLOCK_xps_tft_0_path" T | SETUP       |         N/A|     1.940ns|     N/A|           0
  IG                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.797ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     1.585ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_microblaze_0_axi_periph_reset_re | MAXDELAY    |         N/A|     9.243ns|     N/A|           0
  sync_path" TIG                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     2.040ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.945ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_CLK_I_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_I_pin                   |     10.000ns|      4.000ns|      9.870ns|            0|            0|            0|      1135236|
| TS_clock_generator_0_clock_gen|     40.000ns|     29.239ns|          N/A|            0|            0|         1143|            0|
| erator_0_SIG_MMCM1_CLKOUT1    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     11.111ns|     10.967ns|          N/A|            0|            0|      1134093|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 44 secs 
Total CPU time to PAR completion: 45 secs 

Peak Memory Usage:  1055 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 21
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/artix7/data/artix7.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/artix7/data/artix7.acd>
Loading device for application Rf_Device from file '7a100t.nph' in environment
/opt/Xilinx/14.4/ISE_DS/ISE/:/opt/Xilinx/14.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -1
WARNING:Timing:3223 - Timing constraint PATH "TS_MPLB2TFT_xps_tft_0_path" TIG;
   ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.4 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7a100t,-1 (ADVANCED 1.06 2012-12-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 1135254 paths, 0 nets, and 23578 connections

Design statistics:
   Minimum period:  29.239ns (Maximum frequency:  34.201MHz)


Analysis completed Tue Oct 15 21:36:35 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 1
Number of info messages: 4
Total time: 22 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.4 - Bitgen P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/artix7/data/artix7.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/artix7/data/artix7.acd>
Loading device for application Rf_Device from file '7a100t.nph' in environment
/opt/Xilinx/14.4/ISE_DS/ISE/:/opt/Xilinx/14.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -1
Opened constraints file system.pcf.

Tue Oct 15 21:36:46 2013


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_24' at 'RAMB36_X1Y15' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_25' at 'RAMB36_X3Y15' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_26' at 'RAMB36_X3Y17' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_27' at 'RAMB36_X1Y21' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_28' at 'RAMB36_X2Y25' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_29' at 'RAMB36_X3Y23' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30' at 'RAMB36_X3Y26' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_31' at 'RAMB36_X1Y23' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_16' at 'RAMB36_X2Y11' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_17' at 'RAMB36_X1Y11' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_18' at 'RAMB36_X3Y11' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_19' at 'RAMB36_X3Y13' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_20' at 'RAMB36_X2Y13' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_21' at 'RAMB36_X2Y21' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_22' at 'RAMB36_X1Y13' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_23' at 'RAMB36_X2Y23' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_8' at 'RAMB36_X2Y19' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_9' at 'RAMB36_X1Y19' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10' at 'RAMB36_X2Y17' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_11' at 'RAMB36_X1Y17' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12' at 'RAMB36_X2Y15' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13' at 'RAMB36_X2Y9' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14' at 'RAMB36_X2Y7' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_15' at 'RAMB36_X1Y9' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_0' at 'RAMB36_X3Y28' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_1' at 'RAMB36_X2Y27' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_2' at 'RAMB36_X1Y27' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_3' at 'RAMB36_X1Y25' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4' at 'RAMB36_X3Y19' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_5' at 'RAMB36_X3Y21' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_6' at 'RAMB36_X0Y22' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_7' at 'RAMB36_X0Y20' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_56' at 'RAMB36_X1Y16' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_57' at 'RAMB36_X3Y16' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_58' at 'RAMB36_X3Y18' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_59' at 'RAMB36_X1Y22' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_60' at 'RAMB36_X2Y26' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_61' at 'RAMB36_X3Y24' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_62' at 'RAMB36_X3Y27' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_63' at 'RAMB36_X1Y24' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_48' at 'RAMB36_X2Y12' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_49' at 'RAMB36_X1Y12' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_50' at 'RAMB36_X3Y12' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_51' at 'RAMB36_X3Y14' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_52' at 'RAMB36_X2Y14' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_53' at 'RAMB36_X2Y22' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_54' at 'RAMB36_X1Y14' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_55' at 'RAMB36_X2Y24' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_40' at 'RAMB36_X2Y20' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_41' at 'RAMB36_X1Y20' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_42' at 'RAMB36_X2Y18' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_43' at 'RAMB36_X1Y18' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_44' at 'RAMB36_X2Y16' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_45' at 'RAMB36_X2Y10' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_46' at 'RAMB36_X2Y8' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_47' at 'RAMB36_X1Y10' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_32' at 'RAMB36_X3Y29' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_33' at 'RAMB36_X2Y28' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_34' at 'RAMB36_X1Y28' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_35' at 'RAMB36_X1Y26' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_36' at 'RAMB36_X3Y20' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_37' at 'RAMB36_X3Y22' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_38' at 'RAMB36_X0Y23' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_39' at 'RAMB36_X0Y21' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_cntlr_BRAM_PORT_BRAM_Addr<31>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_cntlr_BRAM_PORT_BRAM_Addr<30>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Oct 15 21:37:51 2013
 make -f system.make bits started...
make: Nothing to be done for `bits'.
Done!

********************************************************************************
At Local date and time: Tue Oct 15 21:38:33 2013
 make -f system.make init_bram started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc7a100tcsg324-1 system.mhs   -pe microblaze_0 bootloops/microblaze_0.elf \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: reset_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 25 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 40 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE:
   microblaze_0_i_bram_cntlr - Pre-Production version not verified on hardware
   for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 47 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: microblaze_0_debug_module -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 63 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE:
   microblaze_0_d_bram_cntlr - Pre-Production version not verified on hardware
   for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 75 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 84 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 99 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 125 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: axi_uartlite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 139 
WARNING:EDK:4092 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 153 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 163 
WARNING:EDK:4092 - IPNAME: plb_v46, INSTANCE: plb_v46_0 - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 174 
WARNING:EDK:4092 - IPNAME: xps_tft, INSTANCE: xps_tft_0 - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 182 
WARNING:EDK:4092 - IPNAME: axi_plbv46_bridge, INSTANCE: axi_plbv46_bridge_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 200 
WARNING:EDK:4092 - IPNAME: xps_mch_emc, INSTANCE: xps_mch_emc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 210 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_BASEFAMILY value to artix7 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/d
   ata/axi_intc_v2_1_0.mpd line 85 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK_I' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0003ffff) microblaze_0_d_bram_cntlr	microblaze_0_dlmb
  (0000000000-0x0003ffff) microblaze_0_i_bram_cntlr	microblaze_0_ilmb
  (0x40600000-0x4060ffff) axi_uartlite_0	microblaze_0_axi_periph
  (0x41200000-0x4120ffff) axi_intc_0	microblaze_0_axi_periph
  (0x41c00000-0x41c0ffff) axi_timer_0	microblaze_0_axi_periph
  (0x44400000-0x4440ffff) microblaze_0_debug_module	microblaze_0_axi_periph
  (0x86e00000-0x86e0ffff)
xps_tft_0	microblaze_0_axi_periph->axi_plbv46_bridge_0->plb_v46_0
  (0x87000000-0x87ffffff)
xps_mch_emc_0	microblaze_0_axi_periph->axi_plbv46_bridge_0->plb_v46_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x40000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_tft, INSTANCE:xps_tft_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/hawk/disk/move_128/Nexys4_demo/source/pcores/xps_tft_v2_01_a/data/xps_t
   ft_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_tft, INSTANCE:xps_tft_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/hawk/disk/move_128/Nexys4_demo/source/pcores/xps_tft_v2_01_a/data/xps_t
   ft_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: axi_plbv46_bridge, INSTANCE:axi_plbv46_bridge_0 - tool
   is overriding PARAMETER C_MPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_plbv46_bridge_
   v2_02_a/data/axi_plbv46_bridge_v2_1_0.mpd line 96 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:xps_mch_emc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/hawk/disk/move_128/Nexys4_demo/source/pcores/xps_mch_emc_v3_01_a/data/x
   ps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:xps_mch_emc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/hawk/disk/move_128/Nexys4_demo/source/pcores/xps_mch_emc_v3_01_a/data/x
   ps_mch_emc_v2_1_0.mpd line 90 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -p xc7a100tcsg324-1 -bt
implementation/system.bit  -bd bootloops/microblaze_0.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Tue Oct 15 21:38:42 2013
 make -f system.make init_bram started...
make: Nothing to be done for `init_bram'.
Done!

********************************************************************************
At Local date and time: Tue Oct 15 21:39:42 2013
 make -f system.make exporttosdk started...
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: reset_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 25 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 40 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE:
   microblaze_0_i_bram_cntlr - Pre-Production version not verified on hardware
   for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 47 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: microblaze_0_debug_module -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 63 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE:
   microblaze_0_d_bram_cntlr - Pre-Production version not verified on hardware
   for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 75 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 84 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 99 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 125 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: axi_uartlite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 139 
WARNING:EDK:4092 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 153 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 163 
WARNING:EDK:4092 - IPNAME: plb_v46, INSTANCE: plb_v46_0 - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 174 
WARNING:EDK:4092 - IPNAME: xps_tft, INSTANCE: xps_tft_0 - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 182 
WARNING:EDK:4092 - IPNAME: axi_plbv46_bridge, INSTANCE: axi_plbv46_bridge_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 200 
WARNING:EDK:4092 - IPNAME: xps_mch_emc, INSTANCE: xps_mch_emc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 210 
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: reset_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 25 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 40 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE:
   microblaze_0_i_bram_cntlr - Pre-Production version not verified on hardware
   for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 47 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: microblaze_0_debug_module -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 63 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE:
   microblaze_0_d_bram_cntlr - Pre-Production version not verified on hardware
   for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 75 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 84 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 99 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 125 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: axi_uartlite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 139 
WARNING:EDK:4092 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 153 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 163 
WARNING:EDK:4092 - IPNAME: plb_v46, INSTANCE: plb_v46_0 - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 174 
WARNING:EDK:4092 - IPNAME: xps_tft, INSTANCE: xps_tft_0 - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 182 
WARNING:EDK:4092 - IPNAME: axi_plbv46_bridge, INSTANCE: axi_plbv46_bridge_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 200 
WARNING:EDK:4092 - IPNAME: xps_mch_emc, INSTANCE: xps_mch_emc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 210 

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 2 master(s) : 5
slave(s) 
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 2 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   axi_intc_0_INTERRUPT_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/d
   ata/axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: Peripheral_aresetn, CONNECTOR:
   reset_0_Peripheral_aresetn - floating connection -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 37 
WARNING:EDK:4181 - PORT: Interrupt, CONNECTOR: axi_uartlite_0_Interrupt -
   floating connection - /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs
   line 150 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   axi_intc_0_INTERRUPT_Processor_ack_out - floating connection -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/d
   ata/axi_intc_v2_1_0.mpd line 131 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_cntlr -
   tcl is overriding PARAMETER C_MASK value to 0xc0000000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_cntlr -
   tcl is overriding PARAMETER C_MASK value to 0xc0000000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_AXI value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/d
   ata/axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/d
   ata/axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/d
   ata/axi_intc_v2_1_0.mpd line 88 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: reset_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 25 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 40 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE:
   microblaze_0_i_bram_cntlr - Pre-Production version not verified on hardware
   for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 47 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: microblaze_0_debug_module -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 63 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE:
   microblaze_0_d_bram_cntlr - Pre-Production version not verified on hardware
   for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 75 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 84 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 99 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 125 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: axi_uartlite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 139 
WARNING:EDK:4092 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 153 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 163 
WARNING:EDK:4092 - IPNAME: plb_v46, INSTANCE: plb_v46_0 - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 174 
WARNING:EDK:4092 - IPNAME: xps_tft, INSTANCE: xps_tft_0 - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 182 
WARNING:EDK:4092 - IPNAME: axi_plbv46_bridge, INSTANCE: axi_plbv46_bridge_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 200 
WARNING:EDK:4092 - IPNAME: xps_mch_emc, INSTANCE: xps_mch_emc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 210 
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v1_02_a;d=axi_uartl
   ite_ds741.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_timer;v=v1_03_a;d=axi_timer_ds
   764.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_intc;v=v1_03_a;d=ds747_axi_int
   c.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plb_v46;v=v1_05_a;d=plb_v46.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_plbv46_bridge;v=v2_02_a;d=ds71
   2_axi_plbv46_bridge.pdf
Generated Block Diagram.
Rasterizing reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_cntlr.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_debug_module.jpg.....
Rasterizing microblaze_0_d_bram_cntlr.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0_axi_periph.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_uartlite_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi_intc_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing xps_tft_0.jpg.....
Rasterizing axi_plbv46_bridge_0.jpg.....
Rasterizing xps_mch_emc_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Tue Oct 15 21:42:00 2013
 make -f system.make init_bram started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc7a100tcsg324-1 system.mhs   -pe microblaze_0 SDK/test_tft/Debug/test_tft.elf \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: reset_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 25 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 40 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE:
   microblaze_0_i_bram_cntlr - Pre-Production version not verified on hardware
   for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 47 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: microblaze_0_debug_module -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 63 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE:
   microblaze_0_d_bram_cntlr - Pre-Production version not verified on hardware
   for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 75 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 84 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 99 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 125 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: axi_uartlite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 139 
WARNING:EDK:4092 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 153 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 163 
WARNING:EDK:4092 - IPNAME: plb_v46, INSTANCE: plb_v46_0 - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 174 
WARNING:EDK:4092 - IPNAME: xps_tft, INSTANCE: xps_tft_0 - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 182 
WARNING:EDK:4092 - IPNAME: axi_plbv46_bridge, INSTANCE: axi_plbv46_bridge_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 200 
WARNING:EDK:4092 - IPNAME: xps_mch_emc, INSTANCE: xps_mch_emc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   /home/hawk/disk/move_128/Nexys4_demo/source/system.mhs line 210 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_BASEFAMILY value to artix7 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_03_a/d
   ata/axi_intc_v2_1_0.mpd line 85 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK_I' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0003ffff) microblaze_0_d_bram_cntlr	microblaze_0_dlmb
  (0000000000-0x0003ffff) microblaze_0_i_bram_cntlr	microblaze_0_ilmb
  (0x40600000-0x4060ffff) axi_uartlite_0	microblaze_0_axi_periph
  (0x41200000-0x4120ffff) axi_intc_0	microblaze_0_axi_periph
  (0x41c00000-0x41c0ffff) axi_timer_0	microblaze_0_axi_periph
  (0x44400000-0x4440ffff) microblaze_0_debug_module	microblaze_0_axi_periph
  (0x86e00000-0x86e0ffff)
xps_tft_0	microblaze_0_axi_periph->axi_plbv46_bridge_0->plb_v46_0
  (0x87000000-0x87ffffff)
xps_mch_emc_0	microblaze_0_axi_periph->axi_plbv46_bridge_0->plb_v46_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x40000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_tft, INSTANCE:xps_tft_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/hawk/disk/move_128/Nexys4_demo/source/pcores/xps_tft_v2_01_a/data/xps_t
   ft_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_tft, INSTANCE:xps_tft_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/hawk/disk/move_128/Nexys4_demo/source/pcores/xps_tft_v2_01_a/data/xps_t
   ft_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: axi_plbv46_bridge, INSTANCE:axi_plbv46_bridge_0 - tool
   is overriding PARAMETER C_MPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_plbv46_bridge_
   v2_02_a/data/axi_plbv46_bridge_v2_1_0.mpd line 96 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:xps_mch_emc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/hawk/disk/move_128/Nexys4_demo/source/pcores/xps_mch_emc_v3_01_a/data/x
   ps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:xps_mch_emc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/hawk/disk/move_128/Nexys4_demo/source/pcores/xps_mch_emc_v3_01_a/data/x
   ps_mch_emc_v2_1_0.mpd line 90 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -p xc7a100tcsg324-1 -bt
implementation/system.bit  -bd SDK/test_tft/Debug/test_tft.elf tag microblaze_0 
-o b implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Tue Oct 15 21:42:08 2013
 make -f system.make init_bram started...
make: Nothing to be done for `init_bram'.
Done!
Writing filter settings....
Done writing filter settings to:
	/home/hawk/disk/move_128/Nexys4_demo/source/etc/system.filters
Done writing Tab View settings to:
	/home/hawk/disk/move_128/Nexys4_demo/source/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Mon Nov 10 15:20:59 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7a100tcsg324-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7a100tcsg324-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/XILINXreference/N4_TFT_Ok/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: reset_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   F:\XILINXreference\N4_TFT_Ok\system.mhs line 25 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   F:\XILINXreference\N4_TFT_Ok\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE:
   microblaze_0_i_bram_cntlr - Pre-Production version not verified on hardware
   for architecture 'artix7' - F:\XILINXreference\N4_TFT_Ok\system.mhs line 47 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   F:\XILINXreference\N4_TFT_Ok\system.mhs line 56 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: microblaze_0_debug_module -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   F:\XILINXreference\N4_TFT_Ok\system.mhs line 63 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE:
   microblaze_0_d_bram_cntlr - Pre-Production version not verified on hardware
   for architecture 'artix7' - F:\XILINXreference\N4_TFT_Ok\system.mhs line 75 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   F:\XILINXreference\N4_TFT_Ok\system.mhs line 84 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   F:\XILINXreference\N4_TFT_Ok\system.mhs line 91 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   F:\XILINXreference\N4_TFT_Ok\system.mhs line 99 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   F:\XILINXreference\N4_TFT_Ok\system.mhs line 125 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: axi_uartlite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   F:\XILINXreference\N4_TFT_Ok\system.mhs line 139 
WARNING:EDK:4092 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   F:\XILINXreference\N4_TFT_Ok\system.mhs line 153 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   F:\XILINXreference\N4_TFT_Ok\system.mhs line 163 
WARNING:EDK:4092 - IPNAME: plb_v46, INSTANCE: plb_v46_0 - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   F:\XILINXreference\N4_TFT_Ok\system.mhs line 174 
WARNING:EDK:4092 - IPNAME: xps_tft, INSTANCE: xps_tft_0 - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   F:\XILINXreference\N4_TFT_Ok\system.mhs line 182 
WARNING:EDK:4092 - IPNAME: axi_plbv46_bridge, INSTANCE: axi_plbv46_bridge_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   F:\XILINXreference\N4_TFT_Ok\system.mhs line 200 
WARNING:EDK:4092 - IPNAME: xps_mch_emc, INSTANCE: xps_mch_emc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   F:\XILINXreference\N4_TFT_Ok\system.mhs line 210 
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: reset_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   F:\XILINXreference\N4_TFT_Ok\system.mhs line 25 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   F:\XILINXreference\N4_TFT_Ok\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE:
   microblaze_0_i_bram_cntlr - Pre-Production version not verified on hardware
   for architecture 'artix7' - F:\XILINXreference\N4_TFT_Ok\system.mhs line 47 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   F:\XILINXreference\N4_TFT_Ok\system.mhs line 56 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: microblaze_0_debug_module -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   F:\XILINXreference\N4_TFT_Ok\system.mhs line 63 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE:
   microblaze_0_d_bram_cntlr - Pre-Production version not verified on hardware
   for architecture 'artix7' - F:\XILINXreference\N4_TFT_Ok\system.mhs line 75 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   F:\XILINXreference\N4_TFT_Ok\system.mhs line 84 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   F:\XILINXreference\N4_TFT_Ok\system.mhs line 91 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   F:\XILINXreference\N4_TFT_Ok\system.mhs line 99 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   F:\XILINXreference\N4_TFT_Ok\system.mhs line 125 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: axi_uartlite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   F:\XILINXreference\N4_TFT_Ok\system.mhs line 139 
WARNING:EDK:4092 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   F:\XILINXreference\N4_TFT_Ok\system.mhs line 153 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   F:\XILINXreference\N4_TFT_Ok\system.mhs line 163 
WARNING:EDK:4092 - IPNAME: plb_v46, INSTANCE: plb_v46_0 - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   F:\XILINXreference\N4_TFT_Ok\system.mhs line 174 
WARNING:EDK:4092 - IPNAME: xps_tft, INSTANCE: xps_tft_0 - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   F:\XILINXreference\N4_TFT_Ok\system.mhs line 182 
WARNING:EDK:4092 - IPNAME: axi_plbv46_bridge, INSTANCE: axi_plbv46_bridge_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   F:\XILINXreference\N4_TFT_Ok\system.mhs line 200 
WARNING:EDK:4092 - IPNAME: xps_mch_emc, INSTANCE: xps_mch_emc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   F:\XILINXreference\N4_TFT_Ok\system.mhs line 210 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_BASEFAMILY value to artix7 -
   F:\xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   F:\xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   F:\xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   F:\xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   F:\xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 84 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK_I' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0003ffff) microblaze_0_d_bram_cntlr	microblaze_0_dlmb
  (0000000000-0x0003ffff) microblaze_0_i_bram_cntlr	microblaze_0_ilmb
  (0x40600000-0x4060ffff) axi_uartlite_0	microblaze_0_axi_periph
  (0x41200000-0x4120ffff) axi_intc_0	microblaze_0_axi_periph
  (0x41c00000-0x41c0ffff) axi_timer_0	microblaze_0_axi_periph
  (0x44400000-0x4440ffff) microblaze_0_debug_module	microblaze_0_axi_periph
  (0x86e00000-0x86e0ffff)
xps_tft_0	microblaze_0_axi_periph->axi_plbv46_bridge_0->plb_v46_0
  (0x87000000-0x87ffffff)
xps_mch_emc_0	microblaze_0_axi_periph->axi_plbv46_bridge_0->plb_v46_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   F:\xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   F:\xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x40000 -
   F:\xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   F:\xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 2 -
   F:\xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   F:\xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_tft, INSTANCE:xps_tft_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   F:\XILINXreference\N4_TFT_Ok\pcores\xps_tft_v2_01_a\data\xps_tft_v2_1_0.mpd
   line 89 
INFO:EDK:4130 - IPNAME: xps_tft, INSTANCE:xps_tft_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   F:\XILINXreference\N4_TFT_Ok\pcores\xps_tft_v2_01_a\data\xps_tft_v2_1_0.mpd
   line 92 
INFO:EDK:4130 - IPNAME: axi_plbv46_bridge, INSTANCE:axi_plbv46_bridge_0 - tool
   is overriding PARAMETER C_MPLB_DWIDTH value to 64 -
   F:\xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_plbv46_bridge_v2
   _02_a\data\axi_plbv46_bridge_v2_1_0.mpd line 95 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:xps_mch_emc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   F:\XILINXreference\N4_TFT_Ok\pcores\xps_mch_emc_v3_01_a\data\xps_mch_emc_v2_1
   _0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:xps_mch_emc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   F:\XILINXreference\N4_TFT_Ok\pcores\xps_mch_emc_v3_01_a\data\xps_mch_emc_v2_1
   _0.mpd line 90 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 2 master(s) : 5
slave(s) 
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 2 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   axi_intc_0_INTERRUPT_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   F:\xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 129 
WARNING:EDK:4181 - PORT: Peripheral_aresetn, CONNECTOR:
   reset_0_Peripheral_aresetn - floating connection -
   F:\XILINXreference\N4_TFT_Ok\system.mhs line 37 
WARNING:EDK:4181 - PORT: Interrupt, CONNECTOR: axi_uartlite_0_Interrupt -
   floating connection - F:\XILINXreference\N4_TFT_Ok\system.mhs line 150 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   axi_intc_0_INTERRUPT_Processor_ack_out - floating connection -
   F:\xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_cntlr -
   tcl is overriding PARAMETER C_MASK value to 0xc0000000 -
   F:\xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_cntlr -
   tcl is overriding PARAMETER C_MASK value to 0xc0000000 -
   F:\xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_RANGE_CHECK value to 1 -
   F:\xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   F:\xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_AXI value to 1 -
   F:\xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   F:\xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   F:\xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   F:\xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   F:\xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   F:\xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   F:\xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   F:\xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   F:\xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_periph.
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The xps_tft_0 core has constraints automatically generated by XPS in
implementation/xps_tft_0_wrapper/xps_tft_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:reset_0 - F:\XILINXreference\N4_TFT_Ok\system.mhs
line 25 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
F:\XILINXreference\N4_TFT_Ok\system.mhs line 40 - Copying cache implementation
netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
F:\XILINXreference\N4_TFT_Ok\system.mhs line 56 - Copying cache implementation
netlist
IPNAME:mdm INSTANCE:microblaze_0_debug_module -
F:\XILINXreference\N4_TFT_Ok\system.mhs line 63 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
F:\XILINXreference\N4_TFT_Ok\system.mhs line 84 - Copying cache implementation
netlist
IPNAME:axi_interconnect INSTANCE:microblaze_0_axi_periph -
F:\XILINXreference\N4_TFT_Ok\system.mhs line 91 - Copying cache implementation
netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\XILINXreference\N4_TFT_Ok\system.mhs line 99 - Copying cache implementation
netlist
IPNAME:axi_uartlite INSTANCE:axi_uartlite_0 -
F:\XILINXreference\N4_TFT_Ok\system.mhs line 139 - Copying cache implementation
netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 - F:\XILINXreference\N4_TFT_Ok\system.mhs
line 153 - Copying cache implementation netlist
IPNAME:axi_intc INSTANCE:axi_intc_0 - F:\XILINXreference\N4_TFT_Ok\system.mhs
line 163 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - F:\XILINXreference\N4_TFT_Ok\system.mhs line
174 - Copying cache implementation netlist
IPNAME:xps_tft INSTANCE:xps_tft_0 - F:\XILINXreference\N4_TFT_Ok\system.mhs line
182 - Copying cache implementation netlist
IPNAME:axi_plbv46_bridge INSTANCE:axi_plbv46_bridge_0 -
F:\XILINXreference\N4_TFT_Ok\system.mhs line 200 - Copying cache implementation
netlist
IPNAME:xps_mch_emc INSTANCE:xps_mch_emc_0 -
F:\XILINXreference\N4_TFT_Ok\system.mhs line 210 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
F:\XILINXreference\N4_TFT_Ok\system.mhs line 84 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\XILINXreference\N4_TFT_Ok\system.mhs line 125 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0_i_bram_cntlr - F:\XILINXreference\N4_TFT_Ok\system.mhs
line 47 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<F:/xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_d_bram_cntlr - F:\XILINXreference\N4_TFT_Ok\system.mhs
line 75 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<F:/xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:clock_generator_0 - F:\XILINXreference\N4_TFT_Ok\system.mhs line 125 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<F:/xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\XILINXreference\N4_TFT_Ok\system.mhs line 125 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<F:/xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<F:/xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line: F:\xilinx\14.3\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-1 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"F:/XILINXreference/N4_TFT_Ok/implementation/clock_generator_0_wrapper/system_cl
ock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  8 sec
Total CPU time to NGCBUILD completion:   8 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 88.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<F:/xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<F:/xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7a100tcsg324-1 -implement xflow.opt system.ngc
Release 14.3 - Xflow P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7a100tcsg324-1 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<F:/xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<F:/xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Using Flow File: F:/XILINXreference/N4_TFT_Ok/implementation/fpga.flw 
Using Option File(s): 
 F:/XILINXreference/N4_TFT_Ok/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7a100tcsg324-1 -nt timestamp -bm system.bmm
"F:/XILINXreference/N4_TFT_Ok/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.3 - ngdbuild P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<F:/xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<F:/xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line: F:\xilinx\14.3\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc7a100tcsg324-1 -nt timestamp -bm system.bmm
F:/XILINXreference/N4_TFT_Ok/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "F:/XILINXreference/N4_TFT_Ok/implementation/system.ngc" ...
Loading design module
"F:/XILINXreference/N4_TFT_Ok/implementation/system_reset_0_wrapper.ngc"...
Loading design module
"F:/XILINXreference/N4_TFT_Ok/implementation/system_clock_generator_0_wrapper.ng
c"...
Loading design module
"F:/XILINXreference/N4_TFT_Ok/implementation/system_axi_uartlite_0_wrapper.ngc".
..
Loading design module
"F:/XILINXreference/N4_TFT_Ok/implementation/system_microblaze_0_ilmb_wrapper.ng
c"...
Loading design module
"F:/XILINXreference/N4_TFT_Ok/implementation/system_microblaze_0_dlmb_wrapper.ng
c"...
Loading design module
"F:/XILINXreference/N4_TFT_Ok/implementation/system_plb_v46_0_wrapper.ngc"...
Loading design module
"F:/XILINXreference/N4_TFT_Ok/implementation/system_microblaze_0_axi_periph_wrap
per.ngc"...
Loading design module
"F:/XILINXreference/N4_TFT_Ok/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"F:/XILINXreference/N4_TFT_Ok/implementation/system_microblaze_0_i_bram_cntlr_wr
apper.ngc"...
Loading design module
"F:/XILINXreference/N4_TFT_Ok/implementation/system_microblaze_0_debug_module_wr
apper.ngc"...
Loading design module
"F:/XILINXreference/N4_TFT_Ok/implementation/system_microblaze_0_d_bram_cntlr_wr
apper.ngc"...
Loading design module
"F:/XILINXreference/N4_TFT_Ok/implementation/system_axi_timer_0_wrapper.ngc"...
Loading design module
"F:/XILINXreference/N4_TFT_Ok/implementation/system_axi_intc_0_wrapper.ngc"...
Loading design module
"F:/XILINXreference/N4_TFT_Ok/implementation/system_xps_tft_0_wrapper.ngc"...
Loading design module
"F:/XILINXreference/N4_TFT_Ok/implementation/system_axi_plbv46_bridge_0_wrapper.
ngc"...
Loading design module
"F:/XILINXreference/N4_TFT_Ok/implementation/system_xps_mch_emc_0_wrapper.ngc"..
.
Loading design module
"F:/XILINXreference/N4_TFT_Ok/implementation/system_microblaze_0_bram_block_wrap
per.ngc"...
Applying constraints in
"F:/XILINXreference/N4_TFT_Ok/implementation/system_microblaze_0_ilmb_wrapper.nc
f" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"F:/XILINXreference/N4_TFT_Ok/implementation/system_microblaze_0_dlmb_wrapper.nc
f" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"F:/XILINXreference/N4_TFT_Ok/implementation/system_microblaze_0_axi_periph_wrap
per.ncf" to module "microblaze_0_axi_periph"...
Checking Constraint Associations...
Applying constraints in
"F:/XILINXreference/N4_TFT_Ok/implementation/system_microblaze_0_wrapper.ncf" to
module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"F:/XILINXreference/N4_TFT_Ok/implementation/system_axi_intc_0_wrapper.ncf" to
module "axi_intc_0"...
Checking Constraint Associations...
Applying constraints in
"F:/XILINXreference/N4_TFT_Ok/implementation/system_xps_tft_0_wrapper.ncf" to
module "xps_tft_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_p_cnt_tc
   _rstpot1 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for the TNM
   constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc_rstpot1" (type=LUT6).

WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_p_cnt_tc
   _rstpot1_SW0 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for the
   TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc_rstpot1_SW0" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/microblaze_0_axi_periph/microblaze_0_axi_periph\/si_c
   onverter_bank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<
   2>_inv1_INV_0 TNM = FFS:microblaze_0_a...>: No instances of type FFS were
   found under block
   "microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   microblaze_0_axi_periph_reset_source = FFS PADS CPUS;>: CPUS "*" does not
   match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'microblaze_0_axi_periph_reset_resync',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'CLK_I_pin', used in period specification
   'TS_CLK_I_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT1" TS_CLK_I_pin *
   0.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'CLK_I_pin', used in period specification
   'TS_CLK_I_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_CLK_I_pin *
   0.9 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDSOP_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I
   _BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I
   _BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0
   ].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG
   [0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.
   I_ADDSUB_GEN[6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I
   _ADDSUB_GEN[6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[
   31].ADDRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[
   30].ADDRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC
   _ADDR_CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIG
   N_PIPE_GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIP
   E_GEN[6].READ_COMPLETE_PIPE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  24

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  54 sec
Total CPU time to NGDBUILD completion:  1 min  54 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.3 - Map P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<F:/xilinx/14.3/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<F:/xilinx/14.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7a100tcsg324-1".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_MPLB2TFT_xps_tft_0_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 18 secs 
Total CPU  time at the beginning of Placer: 1 mins 14 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:88f44e) REAL time: 1 mins 30 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:88f44e) REAL time: 1 mins 31 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:f988cbf3) REAL time: 1 mins 31 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:ef55e92f) REAL time: 1 mins 50 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:ef55e92f) REAL time: 1 mins 50 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:ef55e92f) REAL time: 1 mins 51 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:ef55e92f) REAL time: 1 mins 51 secs 

Phase 8.8  Global Placement
........................................
................
............................
...........................
................................................
Phase 8.8  Global Placement (Checksum:4d97055d) REAL time: 3 mins 41 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:4d97055d) REAL time: 3 mins 42 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:ff566ef2) REAL time: 4 mins 10 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:ff566ef2) REAL time: 4 mins 10 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:ff566ef2) REAL time: 4 mins 11 secs 

Total REAL time to Placer completion: 4 mins 31 secs 
Total CPU  time to Placer completion: 4 mins 25 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   19
Slice Logic Utilization:
  Number of Slice Registers:                 2,958 out of 126,800    2
    Number used as Flip Flops:               2,925
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               33
  Number of Slice LUTs:                      3,316 out of  63,400    5
    Number used as logic:                    2,927 out of  63,400    4
      Number using O6 output only:           2,210
      Number using O5 output only:              94
      Number using O5 and O6:                  623
      Number used as ROM:                        0
    Number used as Memory:                     247 out of  19,000    1
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           183
        Number using O6 output only:           180
        Number using O5 output only:             2
        Number using O5 and O6:                  1
    Number used exclusively as route-thrus:    142
      Number with same-slice register load:    131
      Number with same-slice carry load:        11
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,264 out of  15,850    7
  Number of LUT Flip Flop pairs used:        3,939
    Number with an unused Flip Flop:         1,271 out of   3,939   32
    Number with an unused LUT:                 623 out of   3,939   15
    Number of fully used LUT-FF pairs:       2,045 out of   3,939   51
    Number of unique control sets:             234
    Number of slice register sites lost
      to control set restrictions:             971 out of 126,800    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        70 out of     210   33
    Number of LOCed IOBs:                       70 out of      70  100
    IOB Flip Flops:                             86

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 66 out of     135   48
    Number using RAMB36E1 only:                 66
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     270    0
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12
    Number used as BUFGs:                        4
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       17 out of     300    5
    Number used as ILOGICE2s:                   17
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       54 out of     300   18
    Number used as OLOGICE2s:                   54
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of      96    0
  Number of BUFRs:                               0 out of      24    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            3 out of     240    1
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTPE2_CHANNELs:                      0 out of       8    0
  Number of GTPE2_COMMONs:                       0 out of       2    0
  Number of IBUFDS_GTE2s:                        0 out of       4    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       6    0
  Number of IN_FIFOs:                            0 out of      24    0
  Number of MMCME2_ADVs:                         1 out of       6   16
  Number of OUT_FIFOs:                           0 out of      24    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of       6    0
  Number of PHY_CONTROLs:                        0 out of       6    0
  Number of PLLE2_ADVs:                          0 out of       6    0
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                4.74

Peak Memory Usage:  638 MB
Total REAL time to MAP completion:  4 mins 43 secs 
Total CPU time to MAP completion:   4 mins 37 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - par P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/xilinx/14.3/ISE_DS/EDK/data/parBmgr.acd> with local file
<F:/xilinx/14.3/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7a100t.nph' in environment
F:\xilinx\14.3\ISE_DS\ISE\;F:\xilinx\14.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.05 2012-10-12".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,958 out of 126,800    2
    Number used as Flip Flops:               2,925
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               33
  Number of Slice LUTs:                      3,316 out of  63,400    5
    Number used as logic:                    2,927 out of  63,400    4
      Number using O6 output only:           2,210
      Number using O5 output only:              94
      Number using O5 and O6:                  623
      Number used as ROM:                        0
    Number used as Memory:                     247 out of  19,000    1
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           183
        Number using O6 output only:           180
        Number using O5 output only:             2
        Number using O5 and O6:                  1
    Number used exclusively as route-thrus:    142
      Number with same-slice register load:    131
      Number with same-slice carry load:        11
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,264 out of  15,850    7
  Number of LUT Flip Flop pairs used:        3,939
    Number with an unused Flip Flop:         1,271 out of   3,939   32
    Number with an unused LUT:                 623 out of   3,939   15
    Number of fully used LUT-FF pairs:       2,045 out of   3,939   51
    Number of slice register sites lost
      to control set restrictions:               0 out of 126,800    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        70 out of     210   33
    Number of LOCed IOBs:                       70 out of      70  100
    IOB Flip Flops:                             86

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 66 out of     135   48
    Number using RAMB36E1 only:                 66
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     270    0
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12
    Number used as BUFGs:                        4
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       17 out of     300    5
    Number used as ILOGICE2s:                   17
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       54 out of     300   18
    Number used as OLOGICE2s:                   54
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of      96    0
  Number of BUFRs:                               0 out of      24    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            3 out of     240    1
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTPE2_CHANNELs:                      0 out of       8    0
  Number of GTPE2_COMMONs:                       0 out of       2    0
  Number of IBUFDS_GTE2s:                        0 out of       4    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       6    0
  Number of IN_FIFOs:                            0 out of      24    0
  Number of MMCME2_ADVs:                         1 out of       6   16
  Number of OUT_FIFOs:                           0 out of      24    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of       6    0
  Number of PHY_CONTROLs:                        0 out of       6    0
  Number of PLLE2_ADVs:                          0 out of       6    0
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_MPLB2TFT_xps_tft_0_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 44 secs 
Finished initial Timing Analysis.  REAL time: 44 secs 

WARNING:Par:288 - The signal microblaze_0_d_bram_cntlr_BRAM_PORT_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_cntlr_BRAM_PORT_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 32821 unrouted;      REAL time: 49 secs 

Phase  2  : 22793 unrouted;      REAL time: 51 secs 

Phase  3  : 6739 unrouted;      REAL time: 1 mins 9 secs 

Phase  4  : 6732 unrouted; (Setup:0, Hold:19753, Component Switching Limit:0)     REAL time: 1 mins 21 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:17082, Component Switching Limit:0)     REAL time: 1 mins 43 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:17082, Component Switching Limit:0)     REAL time: 1 mins 43 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:17082, Component Switching Limit:0)     REAL time: 1 mins 43 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:17082, Component Switching Limit:0)     REAL time: 1 mins 43 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 51 secs 
Total REAL time to Router completion: 1 mins 51 secs 
Total CPU time to Router completion: 1 mins 52 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT0 | BUFGCTRL_X0Y1| No   | 1374 |  0.297     |  1.876      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT2 | BUFGCTRL_X0Y0| No   |   47 |  0.189     |  1.777      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_m |              |      |      |            |             |
|odule_MBDEBUG_0_Dbg_ |              |      |      |            |             |
|                 Clk |BUFGCTRL_X0Y30| No   |   69 |  0.107     |  1.694      |
+---------------------+--------------+------+------+------------+-------------+
|         CLK_I_BUFGP |BUFGCTRL_X0Y31| No   |    1 |  0.000     |  1.789      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_m |              |      |      |            |             |
|odule_MBDEBUG_0_Dbg_ |              |      |      |            |             |
|              Update |         Local|      |   21 |  1.241     |  2.718      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.014      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.021ns|    11.090ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.000ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_CLK_I_pin *         0.9 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.471ns|    31.524ns|       0|           0
  G_MMCM1_CLKOUT1 = PERIOD TIMEGRP          | HOLD        |     0.110ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT1" TS_CLK_I_pin *         0.2 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CLK_I_pin = PERIOD TIMEGRP "CLK_I_pin" | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
   100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_SPLB2MPLB_xps_tft_0_path" TIG    | SETUP       |         N/A|     2.490ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_MPLB2TFT_xps_tft_0_path" TIG     | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_TFT_MPLB_CLOCK_xps_tft_0_path" T | SETUP       |         N/A|     2.425ns|     N/A|           0
  IG                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.239ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     1.602ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_microblaze_0_axi_periph_reset_re | MAXDELAY    |         N/A|     9.020ns|     N/A|           0
  sync_path" TIG                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.925ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.925ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_CLK_I_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_I_pin                   |     10.000ns|      4.000ns|      9.981ns|            0|            0|            0|      1135236|
| TS_clock_generator_0_clock_gen|     11.111ns|     11.090ns|          N/A|            0|            0|      1134093|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     40.000ns|     31.524ns|          N/A|            0|            0|         1143|            0|
| erator_0_SIG_MMCM1_CLKOUT1    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 
Total CPU time to PAR completion: 2 mins 

Peak Memory Usage:  564 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 21
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<F:/xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<F:/xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
Loading device for application Rf_Device from file '7a100t.nph' in environment
F:\xilinx\14.3\ISE_DS\ISE\;F:\xilinx\14.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -1
WARNING:Timing:3223 - Timing constraint PATH "TS_MPLB2TFT_xps_tft_0_path" TIG;
   ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.3 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

F:\xilinx\14.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7a100t,-1 (ADVANCED 1.05 2012-10-12)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 1135254 paths, 0 nets, and 23381 connections

Design statistics:
   Minimum period:  31.524ns (Maximum frequency:  31.722MHz)


Analysis completed Mon Nov 10 15:33:29 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 1
Number of info messages: 4
Total time: 1 mins 1 secs 


xflow done!
touch __xps/system_routed
xilperl F:/xilinx/14.3/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.3 - Bitgen P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<F:/xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<F:/xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
Loading device for application Rf_Device from file '7a100t.nph' in environment
F:\xilinx\14.3\ISE_DS\ISE\;F:\xilinx\14.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -1
Opened constraints file system.pcf.

Mon Nov 10 15:34:04 2014

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_cntlr_BRAM_PORT_BRAM_Addr<31>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_cntlr_BRAM_PORT_BRAM_Addr<30>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Nov 10 15:36:33 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.3 - psf2Edward EDK_P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 2 master(s) : 5
slave(s) 
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 2 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.3 - xdsgen EDK_P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_cntlr.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_debug_module.jpg.....
Rasterizing microblaze_0_d_bram_cntlr.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0_axi_periph.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_uartlite_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi_intc_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing xps_tft_0.jpg.....
Rasterizing axi_plbv46_bridge_0.jpg.....
Rasterizing xps_mch_emc_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
WARNING:EDK:3888 - Worker process returned 0 but issued error message(s).
Done!

********************************************************************************
At Local date and time: Mon Nov 10 15:37:44 2014
 xsdk.exe -hwspec F:\XILINXreference\N4_TFT_Ok\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	F:\XILINXreference\N4_TFT_Ok\etc\system.filters
Done writing Tab View settings to:
	F:\XILINXreference\N4_TFT_Ok\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	E:\nexys4\N4_TFT_Ok\etc\system.filters
Done writing Tab View settings to:
	E:\nexys4\N4_TFT_Ok\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.3/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	E:\nexys4\N4_TFT_Ok\etc\system.filters
Done writing Tab View settings to:
	E:\nexys4\N4_TFT_Ok\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Sun Dec 28 14:18:32 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.3 - psf2Edward EDK_P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 2 master(s) : 5
slave(s) 
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 2 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.3 - xdsgen EDK_P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_cntlr.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_debug_module.jpg.....
Rasterizing microblaze_0_d_bram_cntlr.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0_axi_periph.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_uartlite_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi_intc_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing xps_tft_0.jpg.....
Rasterizing axi_plbv46_bridge_0.jpg.....
Rasterizing xps_mch_emc_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7a100tcsg324-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7a100tcsg324-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse E:/QQ-file/N4_TFT_Ok/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: reset_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 25 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE:
   microblaze_0_i_bram_cntlr - Pre-Production version not verified on hardware
   for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 47 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 56 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: microblaze_0_debug_module -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 63 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE:
   microblaze_0_d_bram_cntlr - Pre-Production version not verified on hardware
   for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 75 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 84 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 91 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 99 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 125 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: axi_uartlite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 139 
WARNING:EDK:4092 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 153 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 163 
WARNING:EDK:4092 - IPNAME: plb_v46, INSTANCE: plb_v46_0 - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 174 
WARNING:EDK:4092 - IPNAME: xps_tft, INSTANCE: xps_tft_0 - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 182 
WARNING:EDK:4092 - IPNAME: axi_plbv46_bridge, INSTANCE: axi_plbv46_bridge_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 200 
WARNING:EDK:4092 - IPNAME: xps_mch_emc, INSTANCE: xps_mch_emc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 210 
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: reset_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 25 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE:
   microblaze_0_i_bram_cntlr - Pre-Production version not verified on hardware
   for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 47 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 56 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: microblaze_0_debug_module -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 63 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE:
   microblaze_0_d_bram_cntlr - Pre-Production version not verified on hardware
   for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 75 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 84 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 91 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 99 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 125 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: axi_uartlite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 139 
WARNING:EDK:4092 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 153 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 163 
WARNING:EDK:4092 - IPNAME: plb_v46, INSTANCE: plb_v46_0 - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 174 
WARNING:EDK:4092 - IPNAME: xps_tft, INSTANCE: xps_tft_0 - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 182 
WARNING:EDK:4092 - IPNAME: axi_plbv46_bridge, INSTANCE: axi_plbv46_bridge_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 200 
WARNING:EDK:4092 - IPNAME: xps_mch_emc, INSTANCE: xps_mch_emc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 210 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_BASEFAMILY value to artix7 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\data
   \microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\data
   \microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\data
   \microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\data\a
   xi_intc_v2_1_0.mpd line 84 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK_I' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0003ffff) microblaze_0_d_bram_cntlr	microblaze_0_dlmb
  (0000000000-0x0003ffff) microblaze_0_i_bram_cntlr	microblaze_0_ilmb
  (0x40600000-0x4060ffff) axi_uartlite_0	microblaze_0_axi_periph
  (0x41200000-0x4120ffff) axi_intc_0	microblaze_0_axi_periph
  (0x41c00000-0x41c0ffff) axi_timer_0	microblaze_0_axi_periph
  (0x44400000-0x4440ffff) microblaze_0_debug_module	microblaze_0_axi_periph
  (0x86e00000-0x86e0ffff)
xps_tft_0	microblaze_0_axi_periph->axi_plbv46_bridge_0->plb_v46_0
  (0x87000000-0x87ffffff)
xps_mch_emc_0	microblaze_0_axi_periph->axi_plbv46_bridge_0->plb_v46_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lm
   b_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lm
   b_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x40000 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data\pl
   b_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 2 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data\pl
   b_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data\pl
   b_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_tft, INSTANCE:xps_tft_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\QQ-file\N4_TFT_Ok\pcores\xps_tft_v2_01_a\data\xps_tft_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_tft, INSTANCE:xps_tft_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\QQ-file\N4_TFT_Ok\pcores\xps_tft_v2_01_a\data\xps_tft_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: axi_plbv46_bridge, INSTANCE:axi_plbv46_bridge_0 - tool
   is overriding PARAMETER C_MPLB_DWIDTH value to 64 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_plbv46_bridge_v2_02
   _a\data\axi_plbv46_bridge_v2_1_0.mpd line 95 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:xps_mch_emc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\QQ-file\N4_TFT_Ok\pcores\xps_mch_emc_v3_01_a\data\xps_mch_emc_v2_1_0.mpd
   line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:xps_mch_emc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\QQ-file\N4_TFT_Ok\pcores\xps_mch_emc_v3_01_a\data\xps_mch_emc_v2_1_0.mpd
   line 90 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 2 master(s) : 5
slave(s) 
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 2 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   axi_intc_0_INTERRUPT_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\data\a
   xi_intc_v2_1_0.mpd line 129 
WARNING:EDK:4181 - PORT: Peripheral_aresetn, CONNECTOR:
   reset_0_Peripheral_aresetn - floating connection -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 37 
WARNING:EDK:4181 - PORT: Interrupt, CONNECTOR: axi_uartlite_0_Interrupt -
   floating connection - E:\QQ-file\N4_TFT_Ok\system.mhs line 150 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   axi_intc_0_INTERRUPT_Processor_ack_out - floating connection -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\data\a
   xi_intc_v2_1_0.mpd line 130 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_cntlr -
   tcl is overriding PARAMETER C_MASK value to 0xc0000000 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10
   _b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_cntlr -
   tcl is overriding PARAMETER C_MASK value to 0xc0000000 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10
   _b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_RANGE_CHECK value to 1 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\data
   \microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_AXI value to 1 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\data
   \microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\data
   \microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\data
   \microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\data
   \microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\data
   \microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\data
   \microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\data\a
   xi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\data\a
   xi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\data\a
   xi_intc_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_periph.
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The xps_tft_0 core has constraints automatically generated by XPS in
implementation/xps_tft_0_wrapper/xps_tft_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:reset_0 - E:\QQ-file\N4_TFT_Ok\system.mhs line 25
- Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb - E:\QQ-file\N4_TFT_Ok\system.mhs line
40 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_cntlr -
E:\QQ-file\N4_TFT_Ok\system.mhs line 47 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb - E:\QQ-file\N4_TFT_Ok\system.mhs line
56 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:microblaze_0_debug_module - E:\QQ-file\N4_TFT_Ok\system.mhs
line 63 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_cntlr -
E:\QQ-file\N4_TFT_Ok\system.mhs line 75 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
E:\QQ-file\N4_TFT_Ok\system.mhs line 84 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:microblaze_0_axi_periph -
E:\QQ-file\N4_TFT_Ok\system.mhs line 91 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 - E:\QQ-file\N4_TFT_Ok\system.mhs line
99 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:axi_uartlite_0 - E:\QQ-file\N4_TFT_Ok\system.mhs
line 139 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 - E:\QQ-file\N4_TFT_Ok\system.mhs line 153
- Copying cache implementation netlist
IPNAME:axi_intc INSTANCE:axi_intc_0 - E:\QQ-file\N4_TFT_Ok\system.mhs line 163 -
Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - E:\QQ-file\N4_TFT_Ok\system.mhs line 174 -
Copying cache implementation netlist
IPNAME:xps_tft INSTANCE:xps_tft_0 - E:\QQ-file\N4_TFT_Ok\system.mhs line 182 -
Copying cache implementation netlist
IPNAME:axi_plbv46_bridge INSTANCE:axi_plbv46_bridge_0 -
E:\QQ-file\N4_TFT_Ok\system.mhs line 200 - Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:xps_mch_emc_0 - E:\QQ-file\N4_TFT_Ok\system.mhs line
210 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
E:\QQ-file\N4_TFT_Ok\system.mhs line 84 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\QQ-file\N4_TFT_Ok\system.mhs line 125 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - E:\QQ-file\N4_TFT_Ok\system.mhs line 125 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <E:/ise/14.3/ISE_DS/EDK/artix7/data/artix7.acd>
with local file <E:/ise/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\QQ-file\N4_TFT_Ok\system.mhs line 125 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <E:/ise/14.3/ISE_DS/EDK/artix7/data/artix7.acd>
with local file <E:/ise/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line: E:\ise\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-1 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"E:/QQ-file/N4_TFT_Ok/implementation/clock_generator_0_wrapper/system_clock_gene
rator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  19 sec
Total CPU time to NGCBUILD completion:   18 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 85.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <E:/ise/14.3/ISE_DS/EDK/artix7/data/artix7.acd>
with local file <E:/ise/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7a100tcsg324-1 -implement xflow.opt system.ngc
Release 14.3 - Xflow P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7a100tcsg324-1 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file <E:/ise/14.3/ISE_DS/EDK/artix7/data/artix7.acd>
with local file <E:/ise/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Using Flow File: E:/QQ-file/N4_TFT_Ok/implementation/fpga.flw 
Using Option File(s): 
 E:/QQ-file/N4_TFT_Ok/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7a100tcsg324-1 -nt timestamp -bm system.bmm
"E:/QQ-file/N4_TFT_Ok/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.3 - ngdbuild P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/ise/14.3/ISE_DS/EDK/artix7/data/artix7.acd>
with local file <E:/ise/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line: E:\ise\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7a100tcsg324-1 -nt timestamp -bm system.bmm
E:/QQ-file/N4_TFT_Ok/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "E:/QQ-file/N4_TFT_Ok/implementation/system.ngc" ...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_reset_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_axi_uartlite_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_plb_v46_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_axi_periph_wrapper.ngc"
...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_i_bram_cntlr_wrapper.ng
c"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_debug_module_wrapper.ng
c"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_d_bram_cntlr_wrapper.ng
c"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_axi_timer_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_axi_intc_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_xps_tft_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_axi_plbv46_bridge_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_xps_mch_emc_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_bram_block_wrapper.ngc"
...
Applying constraints in
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_ilmb_wrapper.ncf" to
module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_dlmb_wrapper.ncf" to
module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_axi_periph_wrapper.ncf"
to module "microblaze_0_axi_periph"...
Checking Constraint Associations...
Applying constraints in
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_wrapper.ncf" to module
"microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"E:/QQ-file/N4_TFT_Ok/implementation/system_axi_intc_0_wrapper.ncf" to module
"axi_intc_0"...
Checking Constraint Associations...
Applying constraints in
"E:/QQ-file/N4_TFT_Ok/implementation/system_xps_tft_0_wrapper.ncf" to module
"xps_tft_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_p_cnt_tc
   _rstpot1 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for the TNM
   constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc_rstpot1" (type=LUT6).

WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_p_cnt_tc
   _rstpot1_SW0 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for the
   TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc_rstpot1_SW0" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/microblaze_0_axi_periph/microblaze_0_axi_periph\/si_c
   onverter_bank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<
   2>_inv1_INV_0 TNM = FFS:microblaze_0_a...>: No instances of type FFS were
   found under block
   "microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   microblaze_0_axi_periph_reset_source = FFS PADS CPUS;>: CPUS "*" does not
   match any design objects.

ERROR:ConstraintSystem:59 - Constraint <NET "d_shared_mem_bus_0_Mem_DQ_pin<16>" 
    LOC = "P17" |> [system.ucf(36)]: NET "d_shared_mem_bus_0_Mem_DQ_pin<16>" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "d_shared_mem_bus_0_Mem_DQ_pin<16>"   LOC = "P17" |> [system.ucf(36)]'
   could not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(36)]:
   NET "d_shared_mem_bus_0_Mem_DQ_pin<16>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'microblaze_0_axi_periph_reset_resync',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'CLK_I_pin', used in period specification
   'TS_CLK_I_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT1" TS_CLK_I_pin *
   0.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'CLK_I_pin', used in period specification
   'TS_CLK_I_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_CLK_I_pin *
   0.9 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDSOP_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I
   _BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I
   _BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0
   ].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG
   [0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.
   I_ADDSUB_GEN[6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I
   _ADDSUB_GEN[6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[
   31].ADDRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[
   30].ADDRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC
   _ADDR_CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIG
   N_PIPE_GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIP
   E_GEN[6].READ_COMPLETE_PIPE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     2
  Number of warnings:  25

Total REAL time to NGDBUILD completion: 2 min  55 sec
Total CPU time to NGDBUILD completion:  2 min  38 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <E:/ise/14.3/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	E:\QQ-file\N4_TFT_Ok\etc\system.filters
Done writing Tab View settings to:
	E:\QQ-file\N4_TFT_Ok\etc\system.gui
Assigned Driver ps2 2.00.a for instance xps_ps2_0
xps_ps2_0 has been added to the project
ERROR:EDK:4125 - IPNAME: xps_ps2, INSTANCE: xps_ps2_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_ps2, INSTANCE: xps_ps2_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_ps2_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_ps2_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_ps2 (xps_ps2_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\QQ-file\N4_TFT_Ok\system.mhs line 238 
WARNING:EDK:3967 - xps_ps2 (xps_ps2_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\QQ-file\N4_TFT_Ok\system.mhs line 238 
Assigned Driver intc 2.05.a for instance axi_intc_1
axi_intc_1 has been added to the project
WARNING:EDK:3967 - xps_ps2 (xps_ps2_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\QQ-file\N4_TFT_Ok\system.mhs line 238 
ERROR:EDK:4125 - IPNAME: axi_intc, INSTANCE: axi_intc_1, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_intc, INSTANCE: axi_intc_1, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_intc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:3759 - AddresGen MHS Error Invalid value for C_BASEADDR of xps_ps2_0Base address is larger than high address.
WARNING:EDK:3967 - xps_ps2 (xps_ps2_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\QQ-file\N4_TFT_Ok\system.mhs line 238 
ERROR:EDK:4125 - IPNAME: axi_intc, INSTANCE: axi_intc_1, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_intc, INSTANCE: axi_intc_1, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:3967 - xps_ps2 (xps_ps2_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\QQ-file\N4_TFT_Ok\system.mhs line 238 
ERROR:EDK:4125 - IPNAME: axi_intc, INSTANCE: axi_intc_1, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_intc, INSTANCE: axi_intc_1, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK - Generate address failed during auto bus connection
axi_intc_1 has been deleted from the project
WARNING:EDK:3967 - xps_ps2 (xps_ps2_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\QQ-file\N4_TFT_Ok\system.mhs line 238 
WARNING:EDK:3967 - xps_ps2 (xps_ps2_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\QQ-file\N4_TFT_Ok\system.mhs line 238 
Assigned Driver generic 1.00.a for instance audio_ip_0
audio_ip_0 has been added to the project
WARNING:EDK:3967 - xps_ps2 (xps_ps2_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\QQ-file\N4_TFT_Ok\system.mhs line 238 
WARNING:EDK:2137 - Peripheral audio_ip_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:3759 - AddresGen MHS Error Invalid value for C_BASEADDR of xps_ps2_0Base address is larger than high address.
WARNING:EDK:3967 - xps_ps2 (xps_ps2_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\QQ-file\N4_TFT_Ok\system.mhs line 238 
WARNING:EDK:3967 - xps_ps2 (xps_ps2_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\QQ-file\N4_TFT_Ok\system.mhs line 238 
WARNING:EDK - Generate address failed during auto bus connection
WARNING:EDK:3967 - xps_ps2 (xps_ps2_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\QQ-file\N4_TFT_Ok\system.mhs line 238 
WARNING:EDK:3967 - xps_ps2 (xps_ps2_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\QQ-file\N4_TFT_Ok\system.mhs line 238 
The project's MHS file has changed on disk.
WARNING:EDK:4092 - IPNAME: xps_tft, INSTANCE: xps_tft_0 - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 29 
WARNING:EDK:4107 - IPNAME: xps_ps2, INSTANCE: xps_ps2_0 - base address C_BASEADDR (0xffffffff) is greater than high address C_HIGHADDR (0x00000000) - E:\QQ-file\N4_TFT_Ok\system.mhs line 50 
WARNING:EDK:4092 - IPNAME: xps_mch_emc, INSTANCE: xps_mch_emc_0 - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 58 
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: reset_0 - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 86 
WARNING:EDK:4092 - IPNAME: plb_v46, INSTANCE: plb_v46_0 - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 101 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 109 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_i_bram_cntlr - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 116 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 125 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: microblaze_0_debug_module - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 132 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_d_bram_cntlr - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 144 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 153 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 160 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 168 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 194 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: axi_uartlite_0 - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 208 
WARNING:EDK:4092 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 222 
WARNING:EDK:4092 - IPNAME: axi_plbv46_bridge, INSTANCE: axi_plbv46_bridge_0 - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 232 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 242 
WARNING:EDK:4092 - IPNAME: xps_tft, INSTANCE: xps_tft_0 - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 29 
WARNING:EDK:4107 - IPNAME: xps_ps2, INSTANCE: xps_ps2_0 - base address C_BASEADDR (0xffffffff) is greater than high address C_HIGHADDR (0x00000000) - E:\QQ-file\N4_TFT_Ok\system.mhs line 50 
WARNING:EDK:4092 - IPNAME: xps_mch_emc, INSTANCE: xps_mch_emc_0 - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 58 
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: reset_0 - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 86 
WARNING:EDK:4092 - IPNAME: plb_v46, INSTANCE: plb_v46_0 - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 101 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 109 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_i_bram_cntlr - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 116 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 125 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: microblaze_0_debug_module - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 132 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_d_bram_cntlr - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 144 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 153 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 160 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 168 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 194 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: axi_uartlite_0 - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 208 
WARNING:EDK:4092 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 222 
WARNING:EDK:4092 - IPNAME: axi_plbv46_bridge, INSTANCE: axi_plbv46_bridge_0 - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 232 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 242 
WARNING:EDK:4092 - IPNAME: xps_tft, INSTANCE: xps_tft_0 - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 29 
WARNING:EDK:4107 - IPNAME: xps_ps2, INSTANCE: xps_ps2_0 - base address C_BASEADDR (0xffffffff) is greater than high address C_HIGHADDR (0x00000000) - E:\QQ-file\N4_TFT_Ok\system.mhs line 50 
WARNING:EDK:4092 - IPNAME: xps_mch_emc, INSTANCE: xps_mch_emc_0 - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 58 
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: reset_0 - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 86 
WARNING:EDK:4092 - IPNAME: plb_v46, INSTANCE: plb_v46_0 - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 101 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 109 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_i_bram_cntlr - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 116 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 125 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: microblaze_0_debug_module - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 132 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_d_bram_cntlr - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 144 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 153 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 160 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 168 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 194 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: axi_uartlite_0 - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 208 
WARNING:EDK:4092 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 222 
WARNING:EDK:4092 - IPNAME: axi_plbv46_bridge, INSTANCE: axi_plbv46_bridge_0 - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 232 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production version not verified on hardware for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 242 
WARNING:EDK:3967 - xps_ps2 (xps_ps2_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\QQ-file\N4_TFT_Ok\system.mhs line 47 
WARNING:EDK:3967 - xps_ps2 (xps_ps2_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\QQ-file\N4_TFT_Ok\system.mhs line 47 
Warning - external port xps_tft_0_TFT_VGA_R_pin width [6] does not match net xps_tft_0_TFT_VGA_R&0b00 width [2]
WARNING:EDK:3967 - xps_ps2 (xps_ps2_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\QQ-file\N4_TFT_Ok\system.mhs line 47 
WARNING:EDK:3967 - xps_ps2 (xps_ps2_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\QQ-file\N4_TFT_Ok\system.mhs line 47 
WARNING:EDK:3967 - xps_ps2 (xps_ps2_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\QQ-file\N4_TFT_Ok\system.mhs line 47 
WARNING:EDK:3967 - xps_ps2 (xps_ps2_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\QQ-file\N4_TFT_Ok\system.mhs line 47 
Assigned Driver gpio 3.00.a for instance axi_gpio_0
axi_gpio_0 has been added to the project
WARNING:EDK:3967 - xps_ps2 (xps_ps2_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\QQ-file\N4_TFT_Ok\system.mhs line 47 
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:3759 - AddresGen MHS Error Invalid value for C_BASEADDR of xps_ps2_0Base address is larger than high address.
WARNING:EDK:3967 - xps_ps2 (xps_ps2_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\QQ-file\N4_TFT_Ok\system.mhs line 47 
WARNING:EDK:3967 - axi_gpio (Dip) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\QQ-file\N4_TFT_Ok\system.mhs line 262 
WARNING:EDK:3967 - xps_ps2 (xps_ps2_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\QQ-file\N4_TFT_Ok\system.mhs line 47 
WARNING:EDK:3967 - axi_gpio (Dip) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\QQ-file\N4_TFT_Ok\system.mhs line 262 
WARNING:EDK - Generate address failed during auto bus connection
WARNING:EDK:3967 - xps_ps2 (xps_ps2_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\QQ-file\N4_TFT_Ok\system.mhs line 47 
WARNING:EDK:3967 - axi_gpio (Dip) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\QQ-file\N4_TFT_Ok\system.mhs line 262 
Make instance Dip port GPIO_IO_I external with net as port name
Instance Dip port GPIO_IO_I connector undefined, using Dip_GPIO_IO_I
WARNING:EDK:3967 - xps_ps2 (xps_ps2_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\QQ-file\N4_TFT_Ok\system.mhs line 47 
WARNING:EDK:3967 - axi_gpio (Dip) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\QQ-file\N4_TFT_Ok\system.mhs line 262 
Address Map for Processor microblaze_0
  (0000000000-0x0003ffff) microblaze_0_d_bram_cntlr	microblaze_0_dlmb
  (0000000000-0x0003ffff) microblaze_0_i_bram_cntlr	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Dip	microblaze_0_axi_periph
  (0x40600000-0x4060ffff) axi_uartlite_0	microblaze_0_axi_periph
  (0x41200000-0x4120ffff) axi_intc_0	microblaze_0_axi_periph
  (0x41c00000-0x41c0ffff) axi_timer_0	microblaze_0_axi_periph
  (0x44400000-0x4440ffff) microblaze_0_debug_module	microblaze_0_axi_periph
  (0x7e200000-0x7e20ffff) audio_ip_0	microblaze_0_axi_periph
  (0x86a00000-0x86a0ffff) xps_ps2_0	microblaze_0_axi_periph->axi_plbv46_bridge_0->plb_v46_0
  (0x86e00000-0x86e0ffff) xps_tft_0	microblaze_0_axi_periph->axi_plbv46_bridge_0->plb_v46_0
  (0x87000000-0x87ffffff) xps_mch_emc_0	microblaze_0_axi_periph->axi_plbv46_bridge_0->plb_v46_0
Generated Addresses Successfully
Writing filter settings....
Done writing filter settings to:
	E:\QQ-file\N4_TFT_Ok\etc\system.filters
Done writing Tab View settings to:
	E:\QQ-file\N4_TFT_Ok\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Sun Dec 28 16:01:20 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7a100tcsg324-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7a100tcsg324-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse E:/QQ-file/N4_TFT_Ok/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: xps_tft, INSTANCE: xps_tft_0 - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 30 
WARNING:EDK:4092 - IPNAME: xps_mch_emc, INSTANCE: xps_mch_emc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 59 
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: reset_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 87 
WARNING:EDK:4092 - IPNAME: plb_v46, INSTANCE: plb_v46_0 - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 102 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 110 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE:
   microblaze_0_i_bram_cntlr - Pre-Production version not verified on hardware
   for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 117 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 126 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: microblaze_0_debug_module -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 133 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE:
   microblaze_0_d_bram_cntlr - Pre-Production version not verified on hardware
   for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 145 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 154 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 161 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 195 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: axi_uartlite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 209 
WARNING:EDK:4092 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 223 
WARNING:EDK:4092 - IPNAME: axi_plbv46_bridge, INSTANCE: axi_plbv46_bridge_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 233 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 247 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: Dip - Pre-Production version not
   verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 269 
WARNING:EDK:4092 - IPNAME: xps_tft, INSTANCE: xps_tft_0 - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 30 
WARNING:EDK:4092 - IPNAME: xps_mch_emc, INSTANCE: xps_mch_emc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 59 
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: reset_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 87 
WARNING:EDK:4092 - IPNAME: plb_v46, INSTANCE: plb_v46_0 - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 102 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 110 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE:
   microblaze_0_i_bram_cntlr - Pre-Production version not verified on hardware
   for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 117 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 126 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: microblaze_0_debug_module -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 133 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE:
   microblaze_0_d_bram_cntlr - Pre-Production version not verified on hardware
   for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 145 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 154 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 161 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 195 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: axi_uartlite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 209 
WARNING:EDK:4092 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 223 
WARNING:EDK:4092 - IPNAME: axi_plbv46_bridge, INSTANCE: axi_plbv46_bridge_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 233 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 247 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: Dip - Pre-Production version not
   verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 269 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_BASEFAMILY value to artix7 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\data
   \microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\data
   \microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\data
   \microblaze_v2_1_0.mpd line 367 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK_I' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0003ffff) microblaze_0_d_bram_cntlr	microblaze_0_dlmb
  (0000000000-0x0003ffff) microblaze_0_i_bram_cntlr	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Dip	microblaze_0_axi_periph
  (0x40600000-0x4060ffff) axi_uartlite_0	microblaze_0_axi_periph
  (0x41200000-0x4120ffff) axi_intc_0	microblaze_0_axi_periph
  (0x41c00000-0x41c0ffff) axi_timer_0	microblaze_0_axi_periph
  (0x44400000-0x4440ffff) microblaze_0_debug_module	microblaze_0_axi_periph
  (0x7e200000-0x7e20ffff) audio_ip_0	microblaze_0_axi_periph
  (0x86a00000-0x86a0ffff)
xps_ps2_0	microblaze_0_axi_periph->axi_plbv46_bridge_0->plb_v46_0
  (0x86e00000-0x86e0ffff)
xps_tft_0	microblaze_0_axi_periph->axi_plbv46_bridge_0->plb_v46_0
  (0x87000000-0x87ffffff)
xps_mch_emc_0	microblaze_0_axi_periph->axi_plbv46_bridge_0->plb_v46_0
INFO:EDK:4130 - IPNAME: xps_tft, INSTANCE:xps_tft_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\QQ-file\N4_TFT_Ok\pcores\xps_tft_v2_01_a\data\xps_tft_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_tft, INSTANCE:xps_tft_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\QQ-file\N4_TFT_Ok\pcores\xps_tft_v2_01_a\data\xps_tft_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:xps_ps2_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\QQ-file\N4_TFT_Ok\pcores\xps_ps2_v1_01_b\data\xps_ps2_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:xps_ps2_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\QQ-file\N4_TFT_Ok\pcores\xps_ps2_v1_01_b\data\xps_ps2_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:xps_mch_emc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\QQ-file\N4_TFT_Ok\pcores\xps_mch_emc_v3_01_a\data\xps_mch_emc_v2_1_0.mpd
   line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:xps_mch_emc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\QQ-file\N4_TFT_Ok\pcores\xps_mch_emc_v3_01_a\data\xps_mch_emc_v2_1_0.mpd
   line 90 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data\pl
   b_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data\pl
   b_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data\pl
   b_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lm
   b_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lm
   b_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x40000 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: axi_plbv46_bridge, INSTANCE:axi_plbv46_bridge_0 - tool
   is overriding PARAMETER C_MPLB_DWIDTH value to 64 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_plbv46_bridge_v2_02
   _a\data\axi_plbv46_bridge_v2_1_0.mpd line 95 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 2 master(s) : 7
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   axi_intc_0_INTERRUPT_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\data\a
   xi_intc_v2_1_0.mpd line 129 
WARNING:EDK:4181 - PORT: Peripheral_aresetn, CONNECTOR:
   reset_0_Peripheral_aresetn - floating connection -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 99 
WARNING:EDK:4181 - PORT: Interrupt, CONNECTOR: axi_uartlite_0_Interrupt -
   floating connection - E:\QQ-file\N4_TFT_Ok\system.mhs line 220 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   axi_intc_0_INTERRUPT_Processor_ack_out - floating connection -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\data\a
   xi_intc_v2_1_0.mpd line 130 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_cntlr -
   tcl is overriding PARAMETER C_MASK value to 0x42000000 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10
   _b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_cntlr -
   tcl is overriding PARAMETER C_MASK value to 0x42000000 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10
   _b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_RANGE_CHECK value to 1 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\data
   \microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_AXI value to 1 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\data
   \microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\data
   \microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\data
   \microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\data
   \microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\data
   \microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\data
   \microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\data\a
   xi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\data\a
   xi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\data\a
   xi_intc_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The xps_tft_0 core has constraints automatically generated by XPS in
implementation/xps_tft_0_wrapper/xps_tft_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_periph.
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:xps_tft INSTANCE:xps_tft_0 - E:\QQ-file\N4_TFT_Ok\system.mhs line 30 -
Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:xps_mch_emc_0 - E:\QQ-file\N4_TFT_Ok\system.mhs line
59 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:reset_0 - E:\QQ-file\N4_TFT_Ok\system.mhs line 87
- Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb - E:\QQ-file\N4_TFT_Ok\system.mhs line
110 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb - E:\QQ-file\N4_TFT_Ok\system.mhs line
126 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:microblaze_0_debug_module - E:\QQ-file\N4_TFT_Ok\system.mhs
line 133 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
E:\QQ-file\N4_TFT_Ok\system.mhs line 154 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 - E:\QQ-file\N4_TFT_Ok\system.mhs line
169 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:axi_uartlite_0 - E:\QQ-file\N4_TFT_Ok\system.mhs
line 209 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 - E:\QQ-file\N4_TFT_Ok\system.mhs line 223
- Copying cache implementation netlist
IPNAME:axi_plbv46_bridge INSTANCE:axi_plbv46_bridge_0 -
E:\QQ-file\N4_TFT_Ok\system.mhs line 233 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
E:\QQ-file\N4_TFT_Ok\system.mhs line 154 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\QQ-file\N4_TFT_Ok\system.mhs line 195 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:xps_ps2_0 - E:\QQ-file\N4_TFT_Ok\system.mhs line 48 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file <E:/ise/14.3/ISE_DS/EDK/artix7/data/artix7.acd>
with local file <E:/ise/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:plb_v46_0 - E:\QQ-file\N4_TFT_Ok\system.mhs line 102 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file <E:/ise/14.3/ISE_DS/EDK/artix7/data/artix7.acd>
with local file <E:/ise/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_i_bram_cntlr - E:\QQ-file\N4_TFT_Ok\system.mhs line 117 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <E:/ise/14.3/ISE_DS/EDK/artix7/data/artix7.acd>
with local file <E:/ise/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_d_bram_cntlr - E:\QQ-file\N4_TFT_Ok\system.mhs line 145 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <E:/ise/14.3/ISE_DS/EDK/artix7/data/artix7.acd>
with local file <E:/ise/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_axi_periph - E:\QQ-file\N4_TFT_Ok\system.mhs line 161 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <E:/ise/14.3/ISE_DS/EDK/artix7/data/artix7.acd>
with local file <E:/ise/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:clock_generator_0 - E:\QQ-file\N4_TFT_Ok\system.mhs line 195 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <E:/ise/14.3/ISE_DS/EDK/artix7/data/artix7.acd>
with local file <E:/ise/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi_intc_0 - E:\QQ-file\N4_TFT_Ok\system.mhs line 247 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file <E:/ise/14.3/ISE_DS/EDK/artix7/data/artix7.acd>
with local file <E:/ise/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:audio_ip_0 - E:\QQ-file\N4_TFT_Ok\system.mhs line 258 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file <E:/ise/14.3/ISE_DS/EDK/artix7/data/artix7.acd>
with local file <E:/ise/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:dip - E:\QQ-file\N4_TFT_Ok\system.mhs line 269 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <E:/ise/14.3/ISE_DS/EDK/artix7/data/artix7.acd>
with local file <E:/ise/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_axi_periph_wrapper INSTANCE:microblaze_0_axi_periph -
E:\QQ-file\N4_TFT_Ok\system.mhs line 161 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <E:/ise/14.3/ISE_DS/EDK/artix7/data/artix7.acd>
with local file <E:/ise/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line: E:\ise\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-1 -intstyle silent -i -sd ..
system_microblaze_0_axi_periph_wrapper.ngc
../system_microblaze_0_axi_periph_wrapper

Reading NGO file
"E:/QQ-file/N4_TFT_Ok/implementation/microblaze_0_axi_periph_wrapper/system_micr
oblaze_0_axi_periph_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_axi_periph_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  28 sec
Total CPU time to NGCBUILD completion:   26 sec

Writing NGCBUILD log file "../system_microblaze_0_axi_periph_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\QQ-file\N4_TFT_Ok\system.mhs line 195 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <E:/ise/14.3/ISE_DS/EDK/artix7/data/artix7.acd>
with local file <E:/ise/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line: E:\ise\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-1 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"E:/QQ-file/N4_TFT_Ok/implementation/clock_generator_0_wrapper/system_clock_gene
rator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  26 sec
Total CPU time to NGCBUILD completion:   25 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 600.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <E:/ise/14.3/ISE_DS/EDK/artix7/data/artix7.acd>
with local file <E:/ise/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7a100tcsg324-1 -implement xflow.opt system.ngc
Release 14.3 - Xflow P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7a100tcsg324-1 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file <E:/ise/14.3/ISE_DS/EDK/artix7/data/artix7.acd>
with local file <E:/ise/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Using Flow File: E:/QQ-file/N4_TFT_Ok/implementation/fpga.flw 
Using Option File(s): 
 E:/QQ-file/N4_TFT_Ok/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7a100tcsg324-1 -nt timestamp -bm system.bmm
"E:/QQ-file/N4_TFT_Ok/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.3 - ngdbuild P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/ise/14.3/ISE_DS/EDK/artix7/data/artix7.acd>
with local file <E:/ise/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line: E:\ise\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7a100tcsg324-1 -nt timestamp -bm system.bmm
E:/QQ-file/N4_TFT_Ok/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "E:/QQ-file/N4_TFT_Ok/implementation/system.ngc" ...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_dip_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_reset_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_axi_uartlite_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_plb_v46_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_axi_periph_wrapper.ngc"
...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_xps_tft_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_xps_ps2_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_xps_mch_emc_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_i_bram_cntlr_wrapper.ng
c"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_debug_module_wrapper.ng
c"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_d_bram_cntlr_wrapper.ng
c"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_axi_timer_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_axi_plbv46_bridge_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_axi_intc_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_audio_ip_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_bram_block_wrapper.ngc"
...
Applying constraints in
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_ilmb_wrapper.ncf" to
module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_dlmb_wrapper.ncf" to
module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_axi_periph_wrapper.ncf"
to module "microblaze_0_axi_periph"...
Checking Constraint Associations...
Applying constraints in
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_wrapper.ncf" to module
"microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"E:/QQ-file/N4_TFT_Ok/implementation/system_xps_tft_0_wrapper.ncf" to module
"xps_tft_0"...
Checking Constraint Associations...
Applying constraints in
"E:/QQ-file/N4_TFT_Ok/implementation/system_axi_intc_0_wrapper.ncf" to module
"axi_intc_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_p_cnt_tc
   _rstpot1 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for the TNM
   constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc_rstpot1" (type=LUT6).

WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_p_cnt_tc
   _rstpot1_SW0 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for the
   TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc_rstpot1_SW0" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/microblaze_0_axi_periph/microblaze_0_axi_periph\/si_c
   onverter_bank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<
   2>_inv1_INV_0 TNM = FFS:microblaze_0_a...>: No instances of type FFS were
   found under block
   "microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   microblaze_0_axi_periph_reset_source = FFS PADS CPUS;>: CPUS "*" does not
   match any design objects.

ERROR:ConstraintSystem:59 - Constraint <NET "xps_ps2_0_PS2_1_CLK"			LOC =
   "F4"	|> [system.ucf(96)]: NET "xps_ps2_0_PS2_1_CLK" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "xps_ps2_0_PS2_1_CLK"			LOC = "F4"	|> [system.ucf(96)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <PULLUP |> [system.ucf(96)]: NET
   "xps_ps2_0_PS2_1_CLK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = "LVCMOS33";>
   [system.ucf(96)]: NET "xps_ps2_0_PS2_1_CLK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "xps_ps2_0_PS2_1_DATA"			LOC =
   "B2"	|> [system.ucf(97)]: NET "xps_ps2_0_PS2_1_DATA" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "xps_ps2_0_PS2_1_DATA"			LOC = "B2"	|> [system.ucf(97)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <PULLUP |> [system.ucf(97)]: NET
   "xps_ps2_0_PS2_1_DATA" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = "LVCMOS33";>
   [system.ucf(97)]: NET "xps_ps2_0_PS2_1_DATA" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "ampPWM"			LOC = "A11"	|>
   [system.ucf(100)]: NET "ampPWM" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ampPWM"			LOC = "A11"	|> [system.ucf(100)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = "LVCMOS33";>
   [system.ucf(100)]: NET "ampPWM" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "ampSD"			LOC = "D12"	|>
   [system.ucf(101)]: NET "ampSD" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ampSD"			LOC = "D12"	|> [system.ucf(101)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = "LVCMOS33";>
   [system.ucf(101)]: NET "ampSD" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'microblaze_0_axi_periph_reset_resync',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'CLK_I_pin', used in period specification
   'TS_CLK_I_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT1" TS_CLK_I_pin *
   0.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'CLK_I_pin', used in period specification
   'TS_CLK_I_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_CLK_I_pin *
   0.9 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDSOP_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I
   _BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I
   _BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0
   ].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG
   [0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.
   I_ADDSUB_GEN[6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I
   _ADDSUB_GEN[6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[
   31].ADDRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[
   30].ADDRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC
   _ADDR_CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIG
   N_PIPE_GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIP
   E_GEN[6].READ_COMPLETE_PIPE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    10
  Number of warnings:  28

Total REAL time to NGDBUILD completion: 4 min  17 sec
Total CPU time to NGDBUILD completion:  4 min  5 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <E:/ise/14.3/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Sun Dec 28 16:25:13 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7a100tcsg324-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7a100tcsg324-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse E:/QQ-file/N4_TFT_Ok/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: xps_tft, INSTANCE: xps_tft_0 - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 30 
WARNING:EDK:4092 - IPNAME: xps_mch_emc, INSTANCE: xps_mch_emc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 59 
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: reset_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 87 
WARNING:EDK:4092 - IPNAME: plb_v46, INSTANCE: plb_v46_0 - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 102 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 110 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE:
   microblaze_0_i_bram_cntlr - Pre-Production version not verified on hardware
   for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 117 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 126 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: microblaze_0_debug_module -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 133 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE:
   microblaze_0_d_bram_cntlr - Pre-Production version not verified on hardware
   for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 145 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 154 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 161 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 195 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: axi_uartlite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 209 
WARNING:EDK:4092 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 223 
WARNING:EDK:4092 - IPNAME: axi_plbv46_bridge, INSTANCE: axi_plbv46_bridge_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 233 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 247 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: Dip - Pre-Production version not
   verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 269 
WARNING:EDK:4092 - IPNAME: xps_tft, INSTANCE: xps_tft_0 - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 30 
WARNING:EDK:4092 - IPNAME: xps_mch_emc, INSTANCE: xps_mch_emc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 59 
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: reset_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 87 
WARNING:EDK:4092 - IPNAME: plb_v46, INSTANCE: plb_v46_0 - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 102 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 110 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE:
   microblaze_0_i_bram_cntlr - Pre-Production version not verified on hardware
   for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 117 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 126 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: microblaze_0_debug_module -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 133 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE:
   microblaze_0_d_bram_cntlr - Pre-Production version not verified on hardware
   for architecture 'artix7' - E:\QQ-file\N4_TFT_Ok\system.mhs line 145 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 154 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 161 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 195 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: axi_uartlite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 209 
WARNING:EDK:4092 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 223 
WARNING:EDK:4092 - IPNAME: axi_plbv46_bridge, INSTANCE: axi_plbv46_bridge_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 233 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 247 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: Dip - Pre-Production version not
   verified on hardware for architecture 'artix7' -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 269 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_BASEFAMILY value to artix7 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\data
   \microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\data
   \microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\data
   \microblaze_v2_1_0.mpd line 367 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK_I' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0003ffff) microblaze_0_d_bram_cntlr	microblaze_0_dlmb
  (0000000000-0x0003ffff) microblaze_0_i_bram_cntlr	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Dip	microblaze_0_axi_periph
  (0x40600000-0x4060ffff) axi_uartlite_0	microblaze_0_axi_periph
  (0x41200000-0x4120ffff) axi_intc_0	microblaze_0_axi_periph
  (0x41c00000-0x41c0ffff) axi_timer_0	microblaze_0_axi_periph
  (0x44400000-0x4440ffff) microblaze_0_debug_module	microblaze_0_axi_periph
  (0x7e200000-0x7e20ffff) audio_ip_0	microblaze_0_axi_periph
  (0x86a00000-0x86a0ffff)
xps_ps2_0	microblaze_0_axi_periph->axi_plbv46_bridge_0->plb_v46_0
  (0x86e00000-0x86e0ffff)
xps_tft_0	microblaze_0_axi_periph->axi_plbv46_bridge_0->plb_v46_0
  (0x87000000-0x87ffffff)
xps_mch_emc_0	microblaze_0_axi_periph->axi_plbv46_bridge_0->plb_v46_0
INFO:EDK:4130 - IPNAME: xps_tft, INSTANCE:xps_tft_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\QQ-file\N4_TFT_Ok\pcores\xps_tft_v2_01_a\data\xps_tft_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_tft, INSTANCE:xps_tft_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\QQ-file\N4_TFT_Ok\pcores\xps_tft_v2_01_a\data\xps_tft_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:xps_ps2_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\QQ-file\N4_TFT_Ok\pcores\xps_ps2_v1_01_b\data\xps_ps2_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:xps_ps2_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\QQ-file\N4_TFT_Ok\pcores\xps_ps2_v1_01_b\data\xps_ps2_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:xps_mch_emc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\QQ-file\N4_TFT_Ok\pcores\xps_mch_emc_v3_01_a\data\xps_mch_emc_v2_1_0.mpd
   line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:xps_mch_emc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\QQ-file\N4_TFT_Ok\pcores\xps_mch_emc_v3_01_a\data\xps_mch_emc_v2_1_0.mpd
   line 90 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data\pl
   b_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data\pl
   b_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data\pl
   b_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lm
   b_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lm
   b_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x40000 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: axi_plbv46_bridge, INSTANCE:axi_plbv46_bridge_0 - tool
   is overriding PARAMETER C_MPLB_DWIDTH value to 64 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_plbv46_bridge_v2_02
   _a\data\axi_plbv46_bridge_v2_1_0.mpd line 95 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 2 master(s) : 7
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   axi_intc_0_INTERRUPT_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\data\a
   xi_intc_v2_1_0.mpd line 129 
WARNING:EDK:4181 - PORT: Peripheral_aresetn, CONNECTOR:
   reset_0_Peripheral_aresetn - floating connection -
   E:\QQ-file\N4_TFT_Ok\system.mhs line 99 
WARNING:EDK:4181 - PORT: Interrupt, CONNECTOR: axi_uartlite_0_Interrupt -
   floating connection - E:\QQ-file\N4_TFT_Ok\system.mhs line 220 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   axi_intc_0_INTERRUPT_Processor_ack_out - floating connection -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\data\a
   xi_intc_v2_1_0.mpd line 130 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_cntlr -
   tcl is overriding PARAMETER C_MASK value to 0x42000000 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10
   _b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_cntlr -
   tcl is overriding PARAMETER C_MASK value to 0x42000000 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10
   _b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_RANGE_CHECK value to 1 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\data
   \microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_AXI value to 1 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\data
   \microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\data
   \microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\data
   \microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\data
   \microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\data
   \microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\data
   \microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\data\a
   xi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\data\a
   xi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   E:\ise\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\data\a
   xi_intc_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The xps_tft_0 core has constraints automatically generated by XPS in
implementation/xps_tft_0_wrapper/xps_tft_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_periph.
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:xps_tft INSTANCE:xps_tft_0 - E:\QQ-file\N4_TFT_Ok\system.mhs line 30 -
Copying cache implementation netlist
IPNAME:xps_ps2 INSTANCE:xps_ps2_0 - E:\QQ-file\N4_TFT_Ok\system.mhs line 48 -
Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:xps_mch_emc_0 - E:\QQ-file\N4_TFT_Ok\system.mhs line
59 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:reset_0 - E:\QQ-file\N4_TFT_Ok\system.mhs line 87
- Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - E:\QQ-file\N4_TFT_Ok\system.mhs line 102 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb - E:\QQ-file\N4_TFT_Ok\system.mhs line
110 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_cntlr -
E:\QQ-file\N4_TFT_Ok\system.mhs line 117 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb - E:\QQ-file\N4_TFT_Ok\system.mhs line
126 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:microblaze_0_debug_module - E:\QQ-file\N4_TFT_Ok\system.mhs
line 133 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_cntlr -
E:\QQ-file\N4_TFT_Ok\system.mhs line 145 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
E:\QQ-file\N4_TFT_Ok\system.mhs line 154 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:microblaze_0_axi_periph -
E:\QQ-file\N4_TFT_Ok\system.mhs line 161 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 - E:\QQ-file\N4_TFT_Ok\system.mhs line
169 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:axi_uartlite_0 - E:\QQ-file\N4_TFT_Ok\system.mhs
line 209 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 - E:\QQ-file\N4_TFT_Ok\system.mhs line 223
- Copying cache implementation netlist
IPNAME:axi_plbv46_bridge INSTANCE:axi_plbv46_bridge_0 -
E:\QQ-file\N4_TFT_Ok\system.mhs line 233 - Copying cache implementation netlist
IPNAME:axi_intc INSTANCE:axi_intc_0 - E:\QQ-file\N4_TFT_Ok\system.mhs line 247 -
Copying cache implementation netlist
IPNAME:audio_ip INSTANCE:audio_ip_0 - E:\QQ-file\N4_TFT_Ok\system.mhs line 258 -
Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:dip - E:\QQ-file\N4_TFT_Ok\system.mhs line 269 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
E:\QQ-file\N4_TFT_Ok\system.mhs line 154 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\QQ-file\N4_TFT_Ok\system.mhs line 195 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - E:\QQ-file\N4_TFT_Ok\system.mhs line 195 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <E:/ise/14.3/ISE_DS/EDK/artix7/data/artix7.acd>
with local file <E:/ise/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:audio_ip_0 - E:\QQ-file\N4_TFT_Ok\system.mhs line 258 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file <E:/ise/14.3/ISE_DS/EDK/artix7/data/artix7.acd>
with local file <E:/ise/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\QQ-file\N4_TFT_Ok\system.mhs line 195 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <E:/ise/14.3/ISE_DS/EDK/artix7/data/artix7.acd>
with local file <E:/ise/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line: E:\ise\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-1 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"E:/QQ-file/N4_TFT_Ok/implementation/clock_generator_0_wrapper/system_clock_gene
rator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  17 sec
Total CPU time to NGCBUILD completion:   15 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 116.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <E:/ise/14.3/ISE_DS/EDK/artix7/data/artix7.acd>
with local file <E:/ise/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7a100tcsg324-1 -implement xflow.opt system.ngc
Release 14.3 - Xflow P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7a100tcsg324-1 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file <E:/ise/14.3/ISE_DS/EDK/artix7/data/artix7.acd>
with local file <E:/ise/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Using Flow File: E:/QQ-file/N4_TFT_Ok/implementation/fpga.flw 
Using Option File(s): 
 E:/QQ-file/N4_TFT_Ok/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7a100tcsg324-1 -nt timestamp -bm system.bmm
"E:/QQ-file/N4_TFT_Ok/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.3 - ngdbuild P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/ise/14.3/ISE_DS/EDK/artix7/data/artix7.acd>
with local file <E:/ise/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line: E:\ise\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7a100tcsg324-1 -nt timestamp -bm system.bmm
E:/QQ-file/N4_TFT_Ok/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "E:/QQ-file/N4_TFT_Ok/implementation/system.ngc" ...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_dip_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_reset_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_axi_uartlite_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_plb_v46_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_axi_periph_wrapper.ngc"
...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_xps_tft_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_xps_ps2_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_xps_mch_emc_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_i_bram_cntlr_wrapper.ng
c"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_debug_module_wrapper.ng
c"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_d_bram_cntlr_wrapper.ng
c"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_axi_timer_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_axi_plbv46_bridge_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_axi_intc_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_audio_ip_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_bram_block_wrapper.ngc"
...
Applying constraints in
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_ilmb_wrapper.ncf" to
module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_dlmb_wrapper.ncf" to
module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_axi_periph_wrapper.ncf"
to module "microblaze_0_axi_periph"...
Checking Constraint Associations...
Applying constraints in
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_wrapper.ncf" to module
"microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"E:/QQ-file/N4_TFT_Ok/implementation/system_xps_tft_0_wrapper.ncf" to module
"xps_tft_0"...
Checking Constraint Associations...
Applying constraints in
"E:/QQ-file/N4_TFT_Ok/implementation/system_axi_intc_0_wrapper.ncf" to module
"axi_intc_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_p_cnt_tc
   _rstpot1 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for the TNM
   constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc_rstpot1" (type=LUT6).

WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_p_cnt_tc
   _rstpot1_SW0 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for the
   TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc_rstpot1_SW0" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/microblaze_0_axi_periph/microblaze_0_axi_periph\/si_c
   onverter_bank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<
   2>_inv1_INV_0 TNM = FFS:microblaze_0_a...>: No instances of type FFS were
   found under block
   "microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   microblaze_0_axi_periph_reset_source = FFS PADS CPUS;>: CPUS "*" does not
   match any design objects.

ERROR:ConstraintSystem:59 - Constraint <NET "ampPWM"			LOC = "A11"	|>
   [system.ucf(100)]: NET "ampPWM" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ampPWM"			LOC = "A11"	|> [system.ucf(100)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = "LVCMOS33";>
   [system.ucf(100)]: NET "ampPWM" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "ampSD"			LOC = "D12"	|>
   [system.ucf(101)]: NET "ampSD" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ampSD"			LOC = "D12"	|> [system.ucf(101)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = "LVCMOS33";>
   [system.ucf(101)]: NET "ampSD" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'microblaze_0_axi_periph_reset_resync',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'CLK_I_pin', used in period specification
   'TS_CLK_I_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT1" TS_CLK_I_pin *
   0.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'CLK_I_pin', used in period specification
   'TS_CLK_I_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_CLK_I_pin *
   0.9 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDSOP_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I
   _BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I
   _BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0
   ].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG
   [0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.
   I_ADDSUB_GEN[6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I
   _ADDSUB_GEN[6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[
   31].ADDRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[
   30].ADDRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC
   _ADDR_CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIG
   N_PIPE_GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIP
   E_GEN[6].READ_COMPLETE_PIPE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     4
  Number of warnings:  26

Total REAL time to NGDBUILD completion: 3 min  34 sec
Total CPU time to NGDBUILD completion:  3 min  18 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
Done!

********************************************************************************
At Local date and time: Sun Dec 28 16:36:37 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7a100tcsg324-1 -implement xflow.opt system.ngc
Release 14.3 - Xflow P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7a100tcsg324-1 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file <E:/ise/14.3/ISE_DS/EDK/artix7/data/artix7.acd>
with local file <E:/ise/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Using Flow File: E:/QQ-file/N4_TFT_Ok/implementation/fpga.flw 
Using Option File(s): 
 E:/QQ-file/N4_TFT_Ok/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7a100tcsg324-1 -nt timestamp -bm system.bmm
"E:/QQ-file/N4_TFT_Ok/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.3 - ngdbuild P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/ise/14.3/ISE_DS/EDK/artix7/data/artix7.acd>
with local file <E:/ise/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line: E:\ise\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7a100tcsg324-1 -nt timestamp -bm system.bmm
E:/QQ-file/N4_TFT_Ok/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "E:/QQ-file/N4_TFT_Ok/implementation/system.ngc" ...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_dip_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_reset_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_axi_uartlite_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_plb_v46_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_axi_periph_wrapper.ngc"
...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_xps_tft_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_xps_ps2_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_xps_mch_emc_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_i_bram_cntlr_wrapper.ng
c"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_debug_module_wrapper.ng
c"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_d_bram_cntlr_wrapper.ng
c"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_axi_timer_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_axi_plbv46_bridge_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_axi_intc_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_audio_ip_0_wrapper.ngc"...
Loading design module
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_bram_block_wrapper.ngc"
...
Applying constraints in
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_ilmb_wrapper.ncf" to
module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_dlmb_wrapper.ncf" to
module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_axi_periph_wrapper.ncf"
to module "microblaze_0_axi_periph"...
Checking Constraint Associations...
Applying constraints in
"E:/QQ-file/N4_TFT_Ok/implementation/system_microblaze_0_wrapper.ncf" to module
"microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"E:/QQ-file/N4_TFT_Ok/implementation/system_xps_tft_0_wrapper.ncf" to module
"xps_tft_0"...
Checking Constraint Associations...
Applying constraints in
"E:/QQ-file/N4_TFT_Ok/implementation/system_axi_intc_0_wrapper.ncf" to module
"axi_intc_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_p_cnt_tc
   _rstpot1 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for the TNM
   constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc_rstpot1" (type=LUT6).

WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_p_cnt_tc
   _rstpot1_SW0 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for the
   TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc_rstpot1_SW0" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/microblaze_0_axi_periph/microblaze_0_axi_periph\/si_c
   onverter_bank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<
   2>_inv1_INV_0 TNM = FFS:microblaze_0_a...>: No instances of type FFS were
   found under block
   "microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   microblaze_0_axi_periph_reset_source = FFS PADS CPUS;>: CPUS "*" does not
   match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'microblaze_0_axi_periph_reset_resync',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'CLK_I_pin', used in period specification
   'TS_CLK_I_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT1" TS_CLK_I_pin *
   0.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'CLK_I_pin', used in period specification
   'TS_CLK_I_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_CLK_I_pin *
   0.9 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDSOP_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I
   _BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I
   _BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0
   ].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG
   [0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.
   I_ADDSUB_GEN[6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I
   _ADDSUB_GEN[6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[
   31].ADDRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[
   30].ADDRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC
   _ADDR_CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIG
   N_PIPE_GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIP
   E_GEN[6].READ_COMPLETE_PIPE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  24

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 3 min  32 sec
Total CPU time to NGDBUILD completion:  3 min  15 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.3 - Map P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/ise/14.3/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/ise/14.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7a100tcsg324-1".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_MPLB2TFT_xps_tft_0_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 2 mins 50 secs 
Total CPU  time at the beginning of Placer: 2 mins 36 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:3f8216a4) REAL time: 3 mins 11 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:3f8216a4) REAL time: 3 mins 14 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:c1b4f0e5) REAL time: 3 mins 14 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:f81e1391) REAL time: 3 mins 44 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:f81e1391) REAL time: 3 mins 44 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:f81e1391) REAL time: 3 mins 45 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:f81e1391) REAL time: 3 mins 45 secs 

Phase 8.8  Global Placement
........................................
...................
.......................................
........................................................
.......................................................................
Phase 8.8  Global Placement (Checksum:7eedd170) REAL time: 5 mins 40 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:7eedd170) REAL time: 5 mins 41 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:b97be2c5) REAL time: 6 mins 31 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:b97be2c5) REAL time: 6 mins 31 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:b97be2c5) REAL time: 6 mins 32 secs 

Total REAL time to Placer completion: 6 mins 58 secs 
Total CPU  time to Placer completion: 6 mins 32 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   19
Slice Logic Utilization:
  Number of Slice Registers:                 3,459 out of 126,800    2
    Number used as Flip Flops:               3,426
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               33
  Number of Slice LUTs:                      3,894 out of  63,400    6
    Number used as logic:                    3,515 out of  63,400    5
      Number using O6 output only:           2,649
      Number using O5 output only:             169
      Number using O5 and O6:                  697
      Number used as ROM:                        0
    Number used as Memory:                     252 out of  19,000    1
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           188
        Number using O6 output only:           186
        Number using O5 output only:             2
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:    127
      Number with same-slice register load:    111
      Number with same-slice carry load:        16
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,632 out of  15,850   10
  Number of LUT Flip Flop pairs used:        4,716
    Number with an unused Flip Flop:         1,529 out of   4,716   32
    Number with an unused LUT:                 822 out of   4,716   17
    Number of fully used LUT-FF pairs:       2,365 out of   4,716   50
    Number of unique control sets:             269
    Number of slice register sites lost
      to control set restrictions:           1,098 out of 126,800    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        72 out of     210   34
    Number of LOCed IOBs:                       72 out of      72  100
    IOB Flip Flops:                             88

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 66 out of     135   48
    Number using RAMB36E1 only:                 66
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     270    0
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15
    Number used as BUFGs:                        5
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       19 out of     300    6
    Number used as ILOGICE2s:                   19
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       53 out of     300   17
    Number used as OLOGICE2s:                   53
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of      96    0
  Number of BUFRs:                               0 out of      24    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            5 out of     240    2
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTPE2_CHANNELs:                      0 out of       8    0
  Number of GTPE2_COMMONs:                       0 out of       2    0
  Number of IBUFDS_GTE2s:                        0 out of       4    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       6    0
  Number of IN_FIFOs:                            0 out of      24    0
  Number of MMCME2_ADVs:                         1 out of       6   16
  Number of OUT_FIFOs:                           0 out of      24    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of       6    0
  Number of PHY_CONTROLs:                        0 out of       6    0
  Number of PLLE2_ADVs:                          1 out of       6   16
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                4.63

Peak Memory Usage:  931 MB
Total REAL time to MAP completion:  7 mins 22 secs 
Total CPU time to MAP completion:   6 mins 54 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - par P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/ise/14.3/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/ise/14.3/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7a100t.nph' in environment
E:\ise\14.3\ISE_DS\ISE\;E:\ise\14.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.05 2012-10-12".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,459 out of 126,800    2
    Number used as Flip Flops:               3,426
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               33
  Number of Slice LUTs:                      3,894 out of  63,400    6
    Number used as logic:                    3,515 out of  63,400    5
      Number using O6 output only:           2,649
      Number using O5 output only:             169
      Number using O5 and O6:                  697
      Number used as ROM:                        0
    Number used as Memory:                     252 out of  19,000    1
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           188
        Number using O6 output only:           186
        Number using O5 output only:             2
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:    127
      Number with same-slice register load:    111
      Number with same-slice carry load:        16
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,632 out of  15,850   10
  Number of LUT Flip Flop pairs used:        4,716
    Number with an unused Flip Flop:         1,529 out of   4,716   32
    Number with an unused LUT:                 822 out of   4,716   17
    Number of fully used LUT-FF pairs:       2,365 out of   4,716   50
    Number of slice register sites lost
      to control set restrictions:               0 out of 126,800    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        72 out of     210   34
    Number of LOCed IOBs:                       72 out of      72  100
    IOB Flip Flops:                             88

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 66 out of     135   48
    Number using RAMB36E1 only:                 66
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     270    0
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15
    Number used as BUFGs:                        5
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       19 out of     300    6
    Number used as ILOGICE2s:                   19
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       53 out of     300   17
    Number used as OLOGICE2s:                   53
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of      96    0
  Number of BUFRs:                               0 out of      24    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            5 out of     240    2
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTPE2_CHANNELs:                      0 out of       8    0
  Number of GTPE2_COMMONs:                       0 out of       2    0
  Number of IBUFDS_GTE2s:                        0 out of       4    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       6    0
  Number of IN_FIFOs:                            0 out of      24    0
  Number of MMCME2_ADVs:                         1 out of       6   16
  Number of OUT_FIFOs:                           0 out of      24    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of       6    0
  Number of PHY_CONTROLs:                        0 out of       6    0
  Number of PLLE2_ADVs:                          1 out of       6   16
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_MPLB2TFT_xps_tft_0_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 51 secs 
Finished initial Timing Analysis.  REAL time: 52 secs 

WARNING:Par:288 - The signal microblaze_0_d_bram_cntlr_BRAM_PORT_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_cntlr_BRAM_PORT_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 36547 unrouted;      REAL time: 59 secs 

Phase  2  : 25813 unrouted;      REAL time: 1 mins 2 secs 

Phase  3  : 7367 unrouted;      REAL time: 1 mins 21 secs 

Phase  4  : 7367 unrouted; (Setup:0, Hold:33668, Component Switching Limit:0)     REAL time: 1 mins 30 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:29625, Component Switching Limit:0)     REAL time: 1 mins 59 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:29625, Component Switching Limit:0)     REAL time: 1 mins 59 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:29625, Component Switching Limit:0)     REAL time: 1 mins 59 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:29625, Component Switching Limit:0)     REAL time: 1 mins 59 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 8 secs 
Total REAL time to Router completion: 2 mins 8 secs 
Total CPU time to Router completion: 1 mins 59 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT0 | BUFGCTRL_X0Y1| No   | 1608 |  0.298     |  1.876      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT2 | BUFGCTRL_X0Y0| No   |   45 |  0.125     |  1.722      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_m |              |      |      |            |             |
|odule_MBDEBUG_0_Dbg_ |              |      |      |            |             |
|                 Clk |BUFGCTRL_X0Y30| No   |   72 |  0.108     |  1.695      |
+---------------------+--------------+------+------+------------+-------------+
|audio_ip_0/audio_ip_ |              |      |      |            |             |
|0/USER_LOGIC_I/u_top |              |      |      |            |             |
|/Simple/div_clk_BUFG |              |      |      |            |             |
|                     | BUFGCTRL_X0Y2| No   |   10 |  0.092     |  1.682      |
+---------------------+--------------+------+------+------------+-------------+
|         CLK_I_BUFGP |BUFGCTRL_X0Y31| No   |    1 |  0.000     |  1.789      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_m |              |      |      |            |             |
|odule_MBDEBUG_0_Dbg_ |              |      |      |            |             |
|              Update |         Local|      |   21 |  1.584     |  2.669      |
+---------------------+--------------+------+------+------------+-------------+
|audio_ip_0/audio_ip_ |              |      |      |            |             |
|0/USER_LOGIC_I/u_top |              |      |      |            |             |
|         /PWM1/ckMul |         Local|      |    2 |  0.000     |  2.237      |
+---------------------+--------------+------+------+------------+-------------+
|audio_ip_0/audio_ip_ |              |      |      |            |             |
|0/USER_LOGIC_I/u_top |              |      |      |            |             |
|            /clk_50M |         Local|      |    7 |  0.855     |  1.934      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.014      |
+---------------------+--------------+------+------+------------+-------------+
|audio_ip_0/audio_ip_ |              |      |      |            |             |
|0/USER_LOGIC_I/u_top |              |      |      |            |             |
|        /PWM1/clk_fb |         Local|      |    1 |  0.000     |  0.014      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.076ns|    11.035ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.003ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_CLK_I_pin *         0.9 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.700ns|    27.404ns|       0|           0
  G_MMCM1_CLKOUT1 = PERIOD TIMEGRP          | HOLD        |     0.079ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT1" TS_CLK_I_pin *         0.2 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CLK_I_pin = PERIOD TIMEGRP "CLK_I_pin" | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
   100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_SPLB2MPLB_xps_tft_0_path" TIG    | SETUP       |         N/A|     1.798ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_MPLB2TFT_xps_tft_0_path" TIG     | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_TFT_MPLB_CLOCK_xps_tft_0_path" T | SETUP       |         N/A|     1.950ns|     N/A|           0
  IG                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.387ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     1.406ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_microblaze_0_axi_periph_reset_re | MAXDELAY    |         N/A|     9.019ns|     N/A|           0
  sync_path" TIG                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     2.098ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.233ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_CLK_I_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_I_pin                   |     10.000ns|      4.000ns|      9.931ns|            0|            0|            0|      1113656|
| TS_clock_generator_0_clock_gen|     40.000ns|     27.404ns|          N/A|            0|            0|         1111|            0|
| erator_0_SIG_MMCM1_CLKOUT1    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     11.111ns|     11.035ns|          N/A|            0|            0|      1112545|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 18 secs 
Total CPU time to PAR completion: 2 mins 7 secs 

Peak Memory Usage:  791 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 21
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <E:/ise/14.3/ISE_DS/EDK/artix7/data/artix7.acd>
with local file <E:/ise/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
Loading device for application Rf_Device from file '7a100t.nph' in environment
E:\ise\14.3\ISE_DS\ISE\;E:\ise\14.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -1
WARNING:Timing:3223 - Timing constraint PATH "TS_MPLB2TFT_xps_tft_0_path" TIG;
   ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.3 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\ise\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7a100t,-1 (ADVANCED 1.05 2012-10-12)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 1113674 paths, 0 nets, and 26092 connections

Design statistics:
   Minimum period:  27.404ns (Maximum frequency:  36.491MHz)


Analysis completed Sun Dec 28 16:51:23 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 1
Number of info messages: 4
Total time: 1 mins 1 secs 


xflow done!
touch __xps/system_routed
xilperl E:/ise/14.3/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.3 - Bitgen P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/ise/14.3/ISE_DS/EDK/artix7/data/artix7.acd>
with local file <E:/ise/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
Loading device for application Rf_Device from file '7a100t.nph' in environment
E:\ise\14.3\ISE_DS\ISE\;E:\ise\14.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -1
Opened constraints file system.pcf.

Sun Dec 28 16:52:13 2014

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_cntlr_BRAM_PORT_BRAM_Addr<31>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_cntlr_BRAM_PORT_BRAM_Addr<30>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Sun Dec 28 16:56:40 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.3 - psf2Edward EDK_P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 2 master(s) : 7
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.3 - xdsgen EDK_P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing xps_tft_0.jpg.....
Rasterizing xps_ps2_0.jpg.....
Rasterizing xps_mch_emc_0.jpg.....
Rasterizing reset_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_cntlr.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_debug_module.jpg.....
Rasterizing microblaze_0_d_bram_cntlr.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0_axi_periph.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_uartlite_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi_plbv46_bridge_0.jpg.....
Rasterizing axi_intc_0.jpg.....
Rasterizing audio_ip_0.jpg.....
Rasterizing Dip.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
WARNING:EDK:3888 - Worker process returned 0 but issued error message(s).
Done!

********************************************************************************
At Local date and time: Sun Dec 28 16:58:17 2014
 xsdk.exe -hwspec E:\QQ-file\N4_TFT_Ok\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	E:\QQ-file\N4_TFT_Ok\etc\system.filters
Done writing Tab View settings to:
	E:\QQ-file\N4_TFT_Ok\etc\system.gui
