Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Aug  5 20:17:43 2025
| Host         : Jagga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Synchronous_counter_timing_summary_routed.rpt -pb Synchronous_counter_timing_summary_routed.pb -rpx Synchronous_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : Synchronous_counter
| Device       : 7a12t-csg325
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   12          inf        0.000                      0                   12           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FF1/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.950ns  (logic 3.236ns (65.375%)  route 1.714ns (34.625%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FF1/Q_reg/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.419     0.419 r  FF1/Q_reg/Q
                         net (fo=4, routed)           1.714     2.133    Q_OBUF[1]
    V9                   OBUF (Prop_obuf_I_O)         2.817     4.950 r  Q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.950    Q[1]
    V9                                                                r  Q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF3/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.820ns  (logic 3.077ns (63.847%)  route 1.742ns (36.153%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FF3/Q_reg/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FF3/Q_reg/Q
                         net (fo=2, routed)           1.742     2.198    Q_OBUF[3]
    V11                  OBUF (Prop_obuf_I_O)         2.621     4.820 r  Q_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.820    Q[3]
    V11                                                               r  Q[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF2/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.794ns  (logic 3.096ns (64.586%)  route 1.698ns (35.414%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FF2/Q_reg/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FF2/Q_reg/Q
                         net (fo=3, routed)           1.698     2.154    Q_OBUF[2]
    U9                   OBUF (Prop_obuf_I_O)         2.640     4.794 r  Q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.794    Q[2]
    U9                                                                r  Q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF0/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.776ns  (logic 3.068ns (64.232%)  route 1.708ns (35.768%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FF0/Q_reg/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FF0/Q_reg/Q
                         net (fo=5, routed)           1.708     2.164    Q_OBUF[0]
    U10                  OBUF (Prop_obuf_I_O)         2.612     4.776 r  Q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.776    Q[0]
    U10                                                               r  Q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF0/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.110ns  (logic 0.955ns (45.262%)  route 1.155ns (54.738%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U11                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  reset_IBUF_inst/O
                         net (fo=4, routed)           1.155     2.110    FF0/reset_IBUF
    SLICE_X0Y1           FDCE                                         f  FF0/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF1/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.110ns  (logic 0.955ns (45.262%)  route 1.155ns (54.738%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U11                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  reset_IBUF_inst/O
                         net (fo=4, routed)           1.155     2.110    FF1/reset_IBUF
    SLICE_X0Y1           FDCE                                         f  FF1/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF2/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.110ns  (logic 0.955ns (45.262%)  route 1.155ns (54.738%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U11                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  reset_IBUF_inst/O
                         net (fo=4, routed)           1.155     2.110    FF2/reset_IBUF
    SLICE_X0Y1           FDCE                                         f  FF2/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF3/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.110ns  (logic 0.955ns (45.262%)  route 1.155ns (54.738%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U11                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  reset_IBUF_inst/O
                         net (fo=4, routed)           1.155     2.110    FF3/reset_IBUF
    SLICE_X0Y1           FDCE                                         f  FF3/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF1/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FF1/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.639ns  (logic 0.746ns (45.508%)  route 0.893ns (54.492%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FF1/Q_reg/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.419     0.419 r  FF1/Q_reg/Q
                         net (fo=4, routed)           0.893     1.312    FF0/Q_reg_1[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.327     1.639 r  FF0/Q_i_1__2/O
                         net (fo=1, routed)           0.000     1.639    FF1/Q_reg_2
    SLICE_X0Y1           FDCE                                         r  FF1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF2/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FF3/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.464ns  (logic 0.580ns (39.614%)  route 0.884ns (60.386%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FF2/Q_reg/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FF2/Q_reg/Q
                         net (fo=3, routed)           0.884     1.340    FF2/Q_OBUF[0]
    SLICE_X0Y1           LUT4 (Prop_lut4_I0_O)        0.124     1.464 r  FF2/Q_i_1__0/O
                         net (fo=1, routed)           0.000     1.464    FF3/Q_reg_1
    SLICE_X0Y1           FDCE                                         r  FF3/Q_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FF1/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FF2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.227ns (68.339%)  route 0.105ns (31.661%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FF1/Q_reg/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FF1/Q_reg/Q
                         net (fo=4, routed)           0.105     0.233    FF1/Q_reg_0[0]
    SLICE_X0Y1           LUT3 (Prop_lut3_I0_O)        0.099     0.332 r  FF1/Q_i_1__1/O
                         net (fo=1, routed)           0.000     0.332    FF2/Q_reg_1
    SLICE_X0Y1           FDCE                                         r  FF2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF0/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FF1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.183ns (46.806%)  route 0.208ns (53.194%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FF0/Q_reg/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FF0/Q_reg/Q
                         net (fo=5, routed)           0.208     0.349    FF0/Q_OBUF[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.042     0.391 r  FF0/Q_i_1__2/O
                         net (fo=1, routed)           0.000     0.391    FF1/Q_reg_2
    SLICE_X0Y1           FDCE                                         r  FF1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF0/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FF0/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.186ns (47.212%)  route 0.208ns (52.788%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FF0/Q_reg/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FF0/Q_reg/Q
                         net (fo=5, routed)           0.208     0.349    FF0/Q_OBUF[0]
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.045     0.394 r  FF0/Q_i_1/O
                         net (fo=1, routed)           0.000     0.394    FF0/p_0_in
    SLICE_X0Y1           FDCE                                         r  FF0/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF1/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FF3/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.227ns (54.284%)  route 0.191ns (45.716%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FF1/Q_reg/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FF1/Q_reg/Q
                         net (fo=4, routed)           0.191     0.319    FF2/Q_reg_2[1]
    SLICE_X0Y1           LUT4 (Prop_lut4_I2_O)        0.099     0.418 r  FF2/Q_i_1__0/O
                         net (fo=1, routed)           0.000     0.418    FF3/Q_reg_1
    SLICE_X0Y1           FDCE                                         r  FF3/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF0/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.631ns  (logic 0.184ns (29.162%)  route 0.447ns (70.838%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U11                  IBUF (Prop_ibuf_I_O)         0.184     0.184 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.447     0.631    FF0/reset_IBUF
    SLICE_X0Y1           FDCE                                         f  FF0/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF1/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.631ns  (logic 0.184ns (29.162%)  route 0.447ns (70.838%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U11                  IBUF (Prop_ibuf_I_O)         0.184     0.184 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.447     0.631    FF1/reset_IBUF
    SLICE_X0Y1           FDCE                                         f  FF1/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF2/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.631ns  (logic 0.184ns (29.162%)  route 0.447ns (70.838%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U11                  IBUF (Prop_ibuf_I_O)         0.184     0.184 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.447     0.631    FF2/reset_IBUF
    SLICE_X0Y1           FDCE                                         f  FF2/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF3/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.631ns  (logic 0.184ns (29.162%)  route 0.447ns (70.838%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U11                  IBUF (Prop_ibuf_I_O)         0.184     0.184 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.447     0.631    FF3/reset_IBUF
    SLICE_X0Y1           FDCE                                         f  FF3/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF0/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.644ns  (logic 1.270ns (77.232%)  route 0.374ns (22.768%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FF0/Q_reg/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FF0/Q_reg/Q
                         net (fo=5, routed)           0.374     0.515    Q_OBUF[0]
    U10                  OBUF (Prop_obuf_I_O)         1.129     1.644 r  Q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.644    Q[0]
    U10                                                               r  Q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF3/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.647ns  (logic 1.279ns (77.682%)  route 0.367ns (22.318%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FF3/Q_reg/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FF3/Q_reg/Q
                         net (fo=2, routed)           0.367     0.508    Q_OBUF[3]
    V11                  OBUF (Prop_obuf_I_O)         1.138     1.647 r  Q_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.647    Q[3]
    V11                                                               r  Q[3] (OUT)
  -------------------------------------------------------------------    -------------------





