<stg><name>channel_gen_Pipeline_VITIS_LOOP_207_15</name>


<trans_list>

<trans id="69" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="22" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %lhs_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="22" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %lhs_V_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="lhs_V_6"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:3 %TAPS_NUM_5_reload_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %TAPS_NUM_5_reload

]]></Node>
<StgValue><ssdm name="TAPS_NUM_5_reload_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:4 %conv_i_i_i205_le3926_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %conv_i_i_i205_le3926

]]></Node>
<StgValue><ssdm name="conv_i_i_i205_le3926_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:5 %conv_i_i_i131_le3933_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %conv_i_i_i131_le3933

]]></Node>
<StgValue><ssdm name="conv_i_i_i131_le3933_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="31">
<![CDATA[
newFuncRoot:6 %TAPS_NUM_5_reload_cast = zext i31 %TAPS_NUM_5_reload_read

]]></Node>
<StgValue><ssdm name="TAPS_NUM_5_reload_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i22 %conv_i_i_i131_le3933_read, i22 %lhs_V_6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i22 %conv_i_i_i205_le3926_read, i22 %lhs_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i4 0, i4 %i_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271:0 %i_V_3 = load i4 %i_V

]]></Node>
<StgValue><ssdm name="i_V_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271:2 %zext_ln1057 = zext i4 %i_V_3

]]></Node>
<StgValue><ssdm name="zext_ln1057"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271:3 %icmp_ln1057 = icmp_ult  i32 %zext_ln1057, i32 %TAPS_NUM_5_reload_cast

]]></Node>
<StgValue><ssdm name="icmp_ln1057"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271:5 %i_V_4 = add i4 %i_V_3, i4 1

]]></Node>
<StgValue><ssdm name="i_V_4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271:6 %br_ln207 = br i1 %icmp_ln1057, void %._crit_edge3823.loopexit.exitStub, void %_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split:3 %zext_ln573 = zext i4 %i_V_3

]]></Node>
<StgValue><ssdm name="zext_ln573"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split:4 %weight_9taps_addr = getelementptr i15 %weight_9taps, i64 0, i64 %zext_ln573

]]></Node>
<StgValue><ssdm name="weight_9taps_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split:5 %weight_9taps_load = load i4 %weight_9taps_addr

]]></Node>
<StgValue><ssdm name="weight_9taps_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split:7 %n_9taps_V_addr = getelementptr i22 %n_9taps_V, i64 0, i64 %zext_ln573

]]></Node>
<StgValue><ssdm name="n_9taps_V_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="22" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split:8 %n_9taps_V_load = load i4 %n_9taps_V_addr

]]></Node>
<StgValue><ssdm name="n_9taps_V_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split:10 %x_real_9taps_V_addr = getelementptr i22 %x_real_9taps_V, i64 0, i64 %zext_ln573

]]></Node>
<StgValue><ssdm name="x_real_9taps_V_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="22" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split:11 %x_real_9taps_V_load = load i4 %x_real_9taps_V_addr

]]></Node>
<StgValue><ssdm name="x_real_9taps_V_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split:18 %x_imag_9taps_V_addr = getelementptr i22 %x_imag_9taps_V, i64 0, i64 %zext_ln573

]]></Node>
<StgValue><ssdm name="x_imag_9taps_V_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="22" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split:19 %x_imag_9taps_V_load = load i4 %x_imag_9taps_V_addr

]]></Node>
<StgValue><ssdm name="x_imag_9taps_V_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split:27 %store_ln870 = store i4 %i_V_4, i4 %i_V

]]></Node>
<StgValue><ssdm name="store_ln870"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
._crit_edge3823.loopexit.exitStub:0 %lhs_V_load = load i22 %lhs_V

]]></Node>
<StgValue><ssdm name="lhs_V_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
._crit_edge3823.loopexit.exitStub:1 %lhs_V_6_load = load i22 %lhs_V_6

]]></Node>
<StgValue><ssdm name="lhs_V_6_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22">
<![CDATA[
._crit_edge3823.loopexit.exitStub:2 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i22P0A, i22 %lhs_V_6_out, i22 %lhs_V_6_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22">
<![CDATA[
._crit_edge3823.loopexit.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i22P0A, i22 %lhs_V_out, i22 %lhs_V_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0">
<![CDATA[
._crit_edge3823.loopexit.exitStub:4 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split:0 %lhs_V_load_1 = load i22 %lhs_V

]]></Node>
<StgValue><ssdm name="lhs_V_load_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split:1 %lhs_V_6_load_1 = load i22 %lhs_V_6

]]></Node>
<StgValue><ssdm name="lhs_V_6_load_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split:2 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split:5 %weight_9taps_load = load i4 %weight_9taps_addr

]]></Node>
<StgValue><ssdm name="weight_9taps_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="22" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split:6 %zext_ln712 = zext i15 %weight_9taps_load

]]></Node>
<StgValue><ssdm name="zext_ln712"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="22" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split:8 %n_9taps_V_load = load i4 %n_9taps_V_addr

]]></Node>
<StgValue><ssdm name="n_9taps_V_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split:9 %r_V = add i22 %n_9taps_V_load, i22 %zext_ln712

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="22" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split:11 %x_real_9taps_V_load = load i4 %x_real_9taps_V_addr

]]></Node>
<StgValue><ssdm name="x_real_9taps_V_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="37" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split:12 %sext_ln1171 = sext i22 %x_real_9taps_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1171"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="37" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split:13 %sext_ln1171_1 = sext i22 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln1171_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="37" op_0_bw="37" op_1_bw="22" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split:14 %lhs_V_5 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i22.i15, i22 %lhs_V_load_1, i15 0

]]></Node>
<StgValue><ssdm name="lhs_V_5"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split:15 %mul_ln1245 = mul i37 %sext_ln1171, i37 %sext_ln1171_1

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split:16 %ret_V = add i37 %lhs_V_5, i37 %mul_ln1245

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="22" op_0_bw="22" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split:17 %trunc_ln = partselect i22 @_ssdm_op_PartSelect.i22.i37.i32.i32, i37 %ret_V, i32 15, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="22" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split:19 %x_imag_9taps_V_load = load i4 %x_imag_9taps_V_addr

]]></Node>
<StgValue><ssdm name="x_imag_9taps_V_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="37" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split:20 %sext_ln1171_2 = sext i22 %x_imag_9taps_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="37" op_0_bw="37" op_1_bw="22" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split:21 %lhs_V_7 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i22.i15, i22 %lhs_V_6_load_1, i15 0

]]></Node>
<StgValue><ssdm name="lhs_V_7"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split:22 %mul_ln1245_1 = mul i37 %sext_ln1171_2, i37 %sext_ln1171_1

]]></Node>
<StgValue><ssdm name="mul_ln1245_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split:23 %ret_V_12 = add i37 %lhs_V_7, i37 %mul_ln1245_1

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="22" op_0_bw="22" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split:24 %trunc_ln717_1 = partselect i22 @_ssdm_op_PartSelect.i22.i37.i32.i32, i37 %ret_V_12, i32 15, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln717_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split:25 %store_ln717 = store i22 %trunc_ln717_1, i22 %lhs_V_6

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split:26 %store_ln717 = store i22 %trunc_ln, i22 %lhs_V

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split:28 %br_ln0 = br void %_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
