Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Sat Sep 28 17:15:50 2019
| Host         : DESKTOP-D0RM162 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pj_final_control_sets_placed.rpt
| Design       : pj_final
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              56 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              24 |           13 |
| Yes          | No                    | No                     |              47 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------+------------------+----------------+
|                         Clock Signal                         |                          Enable Signal                         |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------+------------------+----------------+
|  program_rom/instantiate_loader.jtag_loader_6_inst/shift_clk |                                                                |                                           |                1 |              1 |
|  clk_IBUF_BUFG                                               | processor/flag_enable                                          | processor/internal_reset                  |                1 |              2 |
|  program_rom/instantiate_loader.jtag_loader_6_inst/clk_b     |                                                                |                                           |                1 |              4 |
|  clk_IBUF_BUFG                                               |                                                                | processor/ram_2k_generate.akv7.kcpsm6_rom |                4 |              5 |
|  clk_IBUF_BUFG                                               |                                                                | processor/active_interrupt                |                2 |              5 |
|  clk_IBUF_BUFG                                               |                                                                | processor/internal_reset                  |                3 |              6 |
|  clk_IBUF_BUFG                                               |                                                                | program_rom/instruction[7]                |                4 |              8 |
|  clk_IBUF_BUFG                                               | processor/E[0]                                                 |                                           |                2 |              8 |
|  clk_IBUF_BUFG                                               | processor/spm_enable                                           |                                           |                2 |              8 |
|  clk_IBUF_BUFG                                               | processor/write_strobe_flop_0[0]                               |                                           |                2 |              8 |
|  clk_IBUF_BUFG                                               | processor/t_state_0                                            | processor/internal_reset                  |                3 |             12 |
|  program_rom/instantiate_loader.jtag_loader_6_inst/shift_clk | program_rom/instantiate_loader.jtag_loader_6_inst/shift        |                                           |                3 |             14 |
|  clk_IBUF_BUFG                                               | processor/register_enable                                      |                                           |                2 |             16 |
|  clk_IBUF_BUFG                                               | processor/t_state_0                                            |                                           |                2 |             16 |
|  program_rom/instantiate_loader.jtag_loader_6_inst/shift_clk | program_rom/instantiate_loader.jtag_loader_6_inst/jtag_din_int |                                           |                5 |             17 |
|  clk_IBUF_BUFG                                               |                                                                |                                           |               15 |             51 |
+--------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------+------------------+----------------+


