From c373e291289fc44c6bff40ee38cc3a278264a27c Mon Sep 17 00:00:00 2001
From: Adam Ford <aford173@gmail.com>
Date: Thu, 7 Jan 2021 13:00:57 -0600
Subject: [PATCH 78/78] arch64: dts: imx8mn: Configure spba-buses for DMA

There are several spba-buses on the SoC.  One contains
various SPI and UARTs, and the other contains a variety of
audio interfaces.  In order for the DMA to associate itself
to a Shared Peripheral Bus Arbiter (SPBA), the peripherals
need to be under a common bus associated to an spba-bus.

Signed-off-by: Adam Ford <aford173@gmail.com>
---
 arch/arm64/boot/dts/freescale/fsl-imx8mn.dtsi | 152 +++++++++---------
 1 file changed, 80 insertions(+), 72 deletions(-)

diff --git a/arch/arm64/boot/dts/freescale/fsl-imx8mn.dtsi b/arch/arm64/boot/dts/freescale/fsl-imx8mn.dtsi
index 7ff52357180f..3668b7f58ef6 100644
--- a/arch/arm64/boot/dts/freescale/fsl-imx8mn.dtsi
+++ b/arch/arm64/boot/dts/freescale/fsl-imx8mn.dtsi
@@ -646,83 +646,91 @@
 			     <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
 	};
 
-	ecspi1: ecspi@30820000 {
-		#address-cells = <1>;
-		#size-cells = <0>;
-		compatible = "fsl,imx8mm-ecspi", "fsl,imx51-ecspi";
-		reg = <0x0 0x30820000 0x0 0x10000>;
-		interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
-		clocks = <&clk IMX8MN_CLK_ECSPI1_ROOT>,
-			<&clk IMX8MN_CLK_ECSPI1_ROOT>;
-		clock-names = "ipg", "per";
-		dmas = <&sdma1 0 7 1>, <&sdma1 1 7 2>;
-		dma-names = "rx", "tx";
-		status = "disabled";
-	};
+	spba2: spba-bus@30800000 {
+		compatible = "fsl,spba-bus", "simple-bus";
+		#address-cells = <2>;
+		#size-cells = <2>;
+		reg = <0x0 0x30800000 0x0 0x100000>;
+		ranges;
 
-	ecspi2: ecspi@30830000 {
-		#address-cells = <1>;
-		#size-cells = <0>;
-		compatible = "fsl,imx8mm-ecspi", "fsl,imx51-ecspi";
-		reg = <0x0 0x30830000 0x0 0x10000>;
-		interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
-		clocks = <&clk IMX8MN_CLK_ECSPI2_ROOT>,
-			<&clk IMX8MN_CLK_ECSPI2_ROOT>;
-		clock-names = "ipg", "per";
-		dmas = <&sdma1 2 7 1>, <&sdma1 3 7 2>;
-		dma-names = "rx", "tx";
-		status = "disabled";
-	};
+		ecspi1: ecspi@30820000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "fsl,imx8mm-ecspi", "fsl,imx51-ecspi";
+			reg = <0x0 0x30820000 0x0 0x10000>;
+			interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk IMX8MN_CLK_ECSPI1_ROOT>,
+				<&clk IMX8MN_CLK_ECSPI1_ROOT>;
+			clock-names = "ipg", "per";
+			dmas = <&sdma1 0 7 1>, <&sdma1 1 7 2>;
+			dma-names = "rx", "tx";
+			status = "disabled";
+		};
 
-	ecspi3: ecspi@30840000 {
-		#address-cells = <1>;
-		#size-cells = <0>;
-		compatible = "fsl,imx8mm-ecspi", "fsl,imx51-ecspi";
-		reg = <0x0 0x30840000 0x0 0x10000>;
-		interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
-		clocks = <&clk IMX8MN_CLK_ECSPI3_ROOT>,
-			<&clk IMX8MN_CLK_ECSPI3_ROOT>;
-		clock-names = "ipg", "per";
-		dmas = <&sdma1 4 7 1>, <&sdma1 5 7 2>;
-		dma-names = "rx", "tx";
-		status = "disabled";
-	};
+		ecspi2: ecspi@30830000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "fsl,imx8mm-ecspi", "fsl,imx51-ecspi";
+			reg = <0x0 0x30830000 0x0 0x10000>;
+			interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk IMX8MN_CLK_ECSPI2_ROOT>,
+				<&clk IMX8MN_CLK_ECSPI2_ROOT>;
+			clock-names = "ipg", "per";
+			dmas = <&sdma1 2 7 1>, <&sdma1 3 7 2>;
+			dma-names = "rx", "tx";
+			status = "disabled";
+		};
 
-	uart1: serial@30860000 {
-		compatible = "fsl,imx8mm-uart",
-			     "fsl,imx6q-uart", "fsl,imx21-uart";
-		reg = <0x0 0x30860000 0x0 0x10000>;
-		interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
-		clocks = <&clk IMX8MN_CLK_UART1_ROOT>,
-			<&clk IMX8MN_CLK_UART1_ROOT>;
-		clock-names = "ipg", "per";
-		dmas = <&sdma1 22 4 0>, <&sdma1 23 4 0>;
-		dma-names = "rx", "tx";
-		status = "disabled";
-	};
+		ecspi3: ecspi@30840000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "fsl,imx8mm-ecspi", "fsl,imx51-ecspi";
+			reg = <0x0 0x30840000 0x0 0x10000>;
+			interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk IMX8MN_CLK_ECSPI3_ROOT>,
+				<&clk IMX8MN_CLK_ECSPI3_ROOT>;
+			clock-names = "ipg", "per";
+			dmas = <&sdma1 4 7 1>, <&sdma1 5 7 2>;
+			dma-names = "rx", "tx";
+			status = "disabled";
+		};
 
-	uart3: serial@30880000 {
-		compatible = "fsl,imx8mm-uart",
-			     "fsl,imx6q-uart", "fsl,imx21-uart";
-		reg = <0x0 0x30880000 0x0 0x10000>;
-		interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
-		clocks = <&clk IMX8MN_CLK_UART3_ROOT>,
-			<&clk IMX8MN_CLK_UART3_ROOT>;
-		clock-names = "ipg", "per";
-		dmas = <&sdma1 26 4 0>, <&sdma1 27 4 0>;
-		dma-names = "rx", "tx";
-		status = "disabled";
-	};
+		uart1: serial@30860000 {
+			compatible = "fsl,imx8mm-uart",
+				     "fsl,imx6q-uart", "fsl,imx21-uart";
+			reg = <0x0 0x30860000 0x0 0x10000>;
+			interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk IMX8MN_CLK_UART1_ROOT>,
+				<&clk IMX8MN_CLK_UART1_ROOT>;
+			clock-names = "ipg", "per";
+			dmas = <&sdma1 22 4 0>, <&sdma1 23 4 0>;
+			dma-names = "rx", "tx";
+			status = "disabled";
+		};
 
-	uart2: serial@30890000 {
-		compatible = "fsl,imx8mm-uart",
-			     "fsl,imx6q-uart", "fsl,imx21-uart";
-		reg = <0x0 0x30890000 0x0 0x10000>;
-		interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;
-		clocks = <&clk IMX8MN_CLK_UART2_ROOT>,
-			<&clk IMX8MN_CLK_UART2_ROOT>;
-		clock-names = "ipg", "per";
-		status = "disabled";
+		uart3: serial@30880000 {
+			compatible = "fsl,imx8mm-uart",
+				     "fsl,imx6q-uart", "fsl,imx21-uart";
+			reg = <0x0 0x30880000 0x0 0x10000>;
+			interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk IMX8MN_CLK_UART3_ROOT>,
+				<&clk IMX8MN_CLK_UART3_ROOT>;
+			clock-names = "ipg", "per";
+			dmas = <&sdma1 26 4 0>, <&sdma1 27 4 0>;
+			dma-names = "rx", "tx";
+			status = "disabled";
+		};
+
+		uart2: serial@30890000 {
+			compatible = "fsl,imx8mm-uart",
+				     "fsl,imx6q-uart", "fsl,imx21-uart";
+			reg = <0x0 0x30890000 0x0 0x10000>;
+			interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk IMX8MN_CLK_UART2_ROOT>,
+				<&clk IMX8MN_CLK_UART2_ROOT>;
+			clock-names = "ipg", "per";
+			status = "disabled";
+		};
 	};
 
 	crypto: caam@30900000 {
-- 
2.17.1

