<div id="pf2db" class="pf w0 h0" data-page-no="2db"><div class="pc pc2db w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg2db.png"/><div class="t m0 xc2 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws20b">UART<span class="ff7">x</span><span class="ws0">_S1 field descriptions (continued)</span></div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws25f">Field Description</div><div class="t m0 x83 h7 yff6 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>No parity error.</div><div class="t m0 x83 h7 yff7 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Parity error.</div><div class="t m0 x9 h1b y2127 ff1 fsc fc0 sc0 ls0 ws0">39.2.6<span class="_ _b"> </span>UART Status Register 2 (UART<span class="ff7 ws24e">x</span>_S2)</div><div class="t m0 x9 hf y40dd ff3 fs5 fc0 sc0 ls0 ws0">This register contains one read-only status flag.</div><div class="t m0 x9 hf y40de ff3 fs5 fc0 sc0 ls0 ws0">When using an internal oscillator in a LIN system, it is necessary to raise the break</div><div class="t m0 x9 hf y40df ff3 fs5 fc0 sc0 ls0 ws0">detection threshold one bit time. Under the worst case timing conditions allowed in LIN,</div><div class="t m0 x9 hf y40e0 ff3 fs5 fc0 sc0 ls0 ws0">it is possible that a 0x00 data character can appear to be 10.26 bit times long at a slave</div><div class="t m0 x9 hf y40e1 ff3 fs5 fc0 sc0 ls0 ws0">running 14% faster than the master. This would trigger normal break detection circuitry</div><div class="t m0 x9 hf y40e2 ff3 fs5 fc0 sc0 ls0 ws0">designed to detect a 10-bit break symbol. When the LBKDE bit is set, framing errors are</div><div class="t m0 x9 hf y40e3 ff3 fs5 fc0 sc0 ls0 ws0">inhibited and the break detection threshold increases, preventing false detection of a 0x00</div><div class="t m0 x9 hf y40e4 ff3 fs5 fc0 sc0 ls0 ws0">data character as a LIN break symbol.</div><div class="t m0 x9 h7 y40e5 ff2 fs4 fc0 sc0 ls0 ws0">Address: Base address + 5h offset</div><div class="t m0 x81 h1d y40e6 ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y40e7 ff2 fs4 fc0 sc0 ls0 ws4d0">Read <span class="ws2b4 v15">LBKDIF RXEDGIF<span class="_ _142"> </span>MSBF<span class="_ _46"> </span>RXINV<span class="_ _53"> </span>RWUID<span class="_ _14b"> </span>BRK13<span class="_ _53"> </span>LBKDE<span class="_ _1b2"> </span></span>RAF</div><div class="t m0 x8b h7 y40e8 ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y40e9 ff2 fs4 fc0 sc0 ls0 ws289">Reset <span class="ls1c4 ws28a v1b">00000000<span class="_ _19a"></span></span></div><div class="t m0 x1d h9 y40ea ff1 fs2 fc0 sc0 ls0 ws20b">UART<span class="ff7">x</span><span class="ws0">_S2 field descriptions</span></div><div class="t m0 x12c h10 y37b0 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x97 h7 y40eb ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x4f h7 y40ec ff2 fs4 fc0 sc0 ls0">LBKDIF</div><div class="t m0 x83 h7 y40eb ff2 fs4 fc0 sc0 ls0 ws0">LIN Break Detect Interrupt Flag</div><div class="t m0 x83 h7 y40ed ff2 fs4 fc0 sc0 ls0 ws0">LBKDIF is set when the LIN break detect circuitry is enabled and a LIN break character is detected.</div><div class="t m0 x83 h7 y40ee ff2 fs4 fc0 sc0 ls0 ws0">LBKDIF is cleared by writing a 1 to it.</div><div class="t m0 x83 h7 y40ef ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>No LIN break character has been detected.</div><div class="t m0 x83 h7 y40f0 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>LIN break character has been detected.</div><div class="t m0 x97 h7 y40f1 ff2 fs4 fc0 sc0 ls0">6</div><div class="t m0 x91 h7 y40f2 ff2 fs4 fc0 sc0 ls0">RXEDGIF</div><div class="t m0 x83 h7 y40f1 ff2 fs4 fc0 sc0 ls0 ws0">UART _RX Pin Active Edge Interrupt Flag</div><div class="t m0 x83 h7 y40f3 ff2 fs4 fc0 sc0 ls0 ws0">RXEDGIF is set when an active edge, falling if RXINV = 0, rising if RXINV=1, on the UART _RX pin</div><div class="t m0 x83 h7 y40f4 ff2 fs4 fc0 sc0 ls0 ws0">occurs. RXEDGIF is cleared by writing a 1 to it.</div><div class="t m0 x83 h7 y40f5 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>No active edge on the receive pin has occurred.</div><div class="t m0 x83 h7 y40f6 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>An active edge on the receive pin has occurred.</div><div class="t m0 x97 h7 y40d7 ff2 fs4 fc0 sc0 ls0">5</div><div class="t m0 x95 h7 y40f7 ff2 fs4 fc0 sc0 ls0">MSBF</div><div class="t m0 x83 h7 y40d7 ff2 fs4 fc0 sc0 ls0 ws0">MSB First</div><div class="t m0 x83 h7 y40f8 ff2 fs4 fc0 sc0 ls0 ws0">Setting this bit reverses the order of the bits that are transmitted and received on the wire. This bit does</div><div class="t m0 x83 h7 y40f9 ff2 fs4 fc0 sc0 ls0 ws0">not affect the polarity of the bits, the location of the parity bit or the location of the start or stop bits. This bit</div><div class="t m0 x83 h7 y40fa ff2 fs4 fc0 sc0 ls0 ws0">should only be changed when the transmitter and receiver are both disabled.</div><div class="t m0 x1b h7 y373c ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x44 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 39 Universal Asynchronous Receiver/Transmitter (UART0)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>731</div><a class="l" href="#pf2db" data-dest-detail='[731,"XYZ",null,321.267,null]'><div class="d m1" style="border-style:none;position:absolute;left:122.245000px;bottom:395.767000px;width:31.510000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2db" data-dest-detail='[731,"XYZ",null,239.767,null]'><div class="d m1" style="border-style:none;position:absolute;left:173.997000px;bottom:395.767000px;width:40.006000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2db" data-dest-detail='[731,"XYZ",null,158.267,null]'><div class="d m1" style="border-style:none;position:absolute;left:237.499000px;bottom:395.767000px;width:25.002000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2dc" data-dest-detail='[732,"XYZ",null,625.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:292.248000px;bottom:395.767000px;width:27.504000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2dc" data-dest-detail='[732,"XYZ",null,525.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:346.754000px;bottom:395.767000px;width:30.492000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2dc" data-dest-detail='[732,"XYZ",null,432.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:403.744000px;bottom:395.767000px;width:28.512000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2dc" data-dest-detail='[732,"XYZ",null,329.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:459.245000px;bottom:395.767000px;width:29.510000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2dc" data-dest-detail='[732,"XYZ",null,225.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:521.000000px;bottom:404.767000px;width:18.000000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
