{"Source Block": ["verilog-ethernet/rtl/axis_eth_fcs_check.v@95:105@HdlIdDef", "reg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\nassign busy = busy_reg;\nassign error_bad_fcs = error_bad_fcs_reg;\n"], "Clone Blocks": [["verilog-ethernet/lib/axis/rtl/axis_demux_64_4.v@95:105", "reg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n// mux for output control signals\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@86:96", "// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\nassign busy = busy_reg;\n"], ["verilog-ethernet/lib/axis/rtl/axis_demux_4.v@87:97", "\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n"], ["verilog-ethernet/lib/axis/rtl/axis_mux_64_4.v@96:106", "\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_0_axis_tready = input_0_axis_tready_reg;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@120:130", "\n// internal datapath\nreg [63:0] output_axis_tdata_int;\nreg [7:0]  output_axis_tkeep_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@110:120", "reg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\nassign busy = busy_reg;\nassign error_bad_fcs = error_bad_fcs_reg;\n\nwire last_cycle = state_reg == STATE_LAST;\n"], ["verilog-ethernet/lib/axis/rtl/axis_demux_64_4.v@91:101", "\nreg input_axis_tready_reg = 1'b0, input_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n"], ["verilog-ethernet/lib/axis/rtl/axis_stat_counter.v@106:116", "reg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int_reg = 1'b0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign busy = busy_reg;\n\ninteger offset, i, bit_cnt;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@105:115", "\n// internal datapath\nreg [63:0] output_axis_tdata_int;\nreg [7:0]  output_axis_tkeep_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n"], ["verilog-ethernet/lib/axis/rtl/axis_mux_64_4.v@97:107", "// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_0_axis_tready = input_0_axis_tready_reg;\nassign input_1_axis_tready = input_1_axis_tready_reg;\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@98:108", "reg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@107:117", "reg [63:0] output_axis_tdata_int;\nreg [7:0]  output_axis_tkeep_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\nassign busy = busy_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@97:107", "reg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\nassign busy = busy_reg;\nassign error_bad_fcs = error_bad_fcs_reg;\n\neth_crc_8\n"], ["verilog-ethernet/lib/axis/rtl/axis_demux_4.v@86:96", "reg input_axis_tready_reg = 1'b0, input_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@84:94", "wire [31:0] crc_next;\n\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n"], ["verilog-ethernet/lib/axis/rtl/axis_adapter.v@115:125", "reg [OUTPUT_KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                         output_axis_tvalid_int;\nreg                         output_axis_tready_int_reg = 1'b0;\nreg                         output_axis_tlast_int;\nreg                         output_axis_tuser_int;\nwire                        output_axis_tready_int_early;\n\nreg input_axis_tready_reg = 1'b0, input_axis_tready_next;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n"], ["verilog-ethernet/lib/axis/rtl/axis_demux_4.v@89:99", "reg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n// mux for output control signals\nreg current_output_tready;\n"], ["verilog-ethernet/lib/axis/rtl/axis_demux_64_4.v@96:106", "reg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n// mux for output control signals\nreg current_output_tready;\n"], ["verilog-ethernet/lib/axis/rtl/axis_frame_join_4.v@114:124", "\n// internal datapath\nreg [7:0] output_axis_tdata_int;\nreg       output_axis_tvalid_int;\nreg       output_axis_tready_int_reg = 1'b0;\nreg       output_axis_tlast_int;\nreg       output_axis_tuser_int;\nwire      output_axis_tready_int_early;\n\nassign input_0_axis_tready = input_0_axis_tready_reg;\nassign input_1_axis_tready = input_1_axis_tready_reg;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@123:133", "reg [7:0]  output_axis_tkeep_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\nassign busy = busy_reg;\n"], ["verilog-ethernet/lib/axis/rtl/axis_frame_join_4.v@113:123", "reg input_3_axis_tready_reg = 1'b0, input_3_axis_tready_next;\n\n// internal datapath\nreg [7:0] output_axis_tdata_int;\nreg       output_axis_tvalid_int;\nreg       output_axis_tready_int_reg = 1'b0;\nreg       output_axis_tlast_int;\nreg       output_axis_tuser_int;\nwire      output_axis_tready_int_early;\n\nassign input_0_axis_tready = input_0_axis_tready_reg;\n"], ["verilog-ethernet/lib/axis/rtl/axis_stat_counter.v@105:115", "// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int_reg = 1'b0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign busy = busy_reg;\n\ninteger offset, i, bit_cnt;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@92:102", "wire [31:0] crc_next;\n\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n"], ["verilog-ethernet/lib/axis/rtl/axis_demux_4.v@88:98", "// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n// mux for output control signals\n"], ["verilog-ethernet/lib/axis/rtl/axis_frame_length_adjust.v@117:127", "\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nreg input_axis_tready_reg = 1'b0, input_axis_tready_next;\n"], ["verilog-ethernet/lib/axis/rtl/axis_demux_64_4.v@94:104", "// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n"], ["verilog-ethernet/lib/axis/rtl/axis_demux_4.v@84:94", "reg frame_reg = 1'b0, frame_next;\n\nreg input_axis_tready_reg = 1'b0, input_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@100:110", "reg busy_reg = 0;\n\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@85:95", "\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n"], ["verilog-ethernet/lib/axis/rtl/axis_mux_4.v@89:99", "reg input_3_axis_tready_reg = 1'b0, input_3_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_0_axis_tready = input_0_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@93:103", "\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n"], ["verilog-ethernet/lib/axis/rtl/axis_adapter.v@112:122", "\n// internal datapath\nreg [OUTPUT_DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [OUTPUT_KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                         output_axis_tvalid_int;\nreg                         output_axis_tready_int_reg = 1'b0;\nreg                         output_axis_tlast_int;\nreg                         output_axis_tuser_int;\nwire                        output_axis_tready_int_early;\n\nreg input_axis_tready_reg = 1'b0, input_axis_tready_next;\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@103:113", "reg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\nassign busy = busy_reg;\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@101:111", "\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n"], ["verilog-ethernet/lib/axis/rtl/axis_demux_4.v@85:95", "\nreg input_axis_tready_reg = 1'b0, input_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\n"], ["verilog-ethernet/lib/axis/rtl/axis_frame_join_4.v@115:125", "// internal datapath\nreg [7:0] output_axis_tdata_int;\nreg       output_axis_tvalid_int;\nreg       output_axis_tready_int_reg = 1'b0;\nreg       output_axis_tlast_int;\nreg       output_axis_tuser_int;\nwire      output_axis_tready_int_early;\n\nassign input_0_axis_tready = input_0_axis_tready_reg;\nassign input_1_axis_tready = input_1_axis_tready_reg;\nassign input_2_axis_tready = input_2_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@111:121", "reg [7:0]  output_axis_tkeep_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\nassign busy = busy_reg;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@94:104", "// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\nassign busy = busy_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@108:118", "reg [7:0]  output_axis_tkeep_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\nassign busy = busy_reg;\nassign error_bad_fcs = error_bad_fcs_reg;\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@102:112", "// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\n"], ["verilog-ethernet/lib/axis/rtl/axis_demux_64_4.v@93:103", "\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@106:116", "// internal datapath\nreg [63:0] output_axis_tdata_int;\nreg [7:0]  output_axis_tkeep_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@110:120", "reg [63:0] output_axis_tdata_int;\nreg [7:0]  output_axis_tkeep_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\nassign busy = busy_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@109:119", "// internal datapath\nreg [63:0] output_axis_tdata_int;\nreg [7:0]  output_axis_tkeep_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n"], ["verilog-ethernet/lib/axis/rtl/axis_demux_64_4.v@92:102", "reg input_axis_tready_reg = 1'b0, input_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\n"], ["verilog-ethernet/lib/axis/rtl/axis_mux_4.v@90:100", "\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_0_axis_tready = input_0_axis_tready_reg;\nassign input_1_axis_tready = input_1_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@87:97", "reg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\nassign busy = busy_reg;\n\n"], ["verilog-ethernet/lib/axis/rtl/axis_adapter.v@113:123", "// internal datapath\nreg [OUTPUT_DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [OUTPUT_KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                         output_axis_tvalid_int;\nreg                         output_axis_tready_int_reg = 1'b0;\nreg                         output_axis_tlast_int;\nreg                         output_axis_tuser_int;\nwire                        output_axis_tready_int_early;\n\nreg input_axis_tready_reg = 1'b0, input_axis_tready_next;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@108:118", "\n// internal datapath\nreg [63:0] output_axis_tdata_int;\nreg [7:0]  output_axis_tkeep_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n"]], "Diff Content": {"Delete": [[100, "wire       output_axis_tready_int_early;\n"]], "Add": [[100, "reg [7:0] output_axis_tdata_int;\n"], [100, "reg       output_axis_tvalid_int;\n"], [100, "reg       output_axis_tready_int_reg = 1'b0;\n"], [100, "reg       output_axis_tlast_int;\n"], [100, "reg       output_axis_tuser_int;\n"], [100, "wire      output_axis_tready_int_early;\n"]]}}