
*** Running vivado
    with args -log top_level.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_level.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Command: open_checkpoint /media/sf_6.111/ppu2vga/ppu2vga.runs/impl_1/top_level.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1444.102 ; gain = 0.000 ; free physical = 2015 ; free virtual = 4876
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1623.492 ; gain = 0.000 ; free physical = 1754 ; free virtual = 4615
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2102.016 ; gain = 2.969 ; free physical = 1271 ; free virtual = 4132
Restored from archive | CPU: 0.250000 secs | Memory: 1.088326 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2102.016 ; gain = 2.969 ; free physical = 1271 ; free virtual = 4132
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2102.016 ; gain = 0.000 ; free physical = 1271 ; free virtual = 4132
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 2102.016 ; gain = 657.914 ; free physical = 1271 ; free virtual = 4132
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2183.594 ; gain = 78.609 ; free physical = 1254 ; free virtual = 4115

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1b6e31b16

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2241.406 ; gain = 57.812 ; free physical = 1253 ; free virtual = 4114

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1bc4790a0

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2386.406 ; gain = 0.000 ; free physical = 1114 ; free virtual = 3975
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c97b39fe

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2386.406 ; gain = 0.000 ; free physical = 1114 ; free virtual = 3975
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 2 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16dd34055

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2386.406 ; gain = 0.000 ; free physical = 1114 ; free virtual = 3975
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 16dd34055

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2386.406 ; gain = 0.000 ; free physical = 1114 ; free virtual = 3975
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 16dd34055

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2386.406 ; gain = 0.000 ; free physical = 1114 ; free virtual = 3975
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16dd34055

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2386.406 ; gain = 0.000 ; free physical = 1114 ; free virtual = 3975
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              1  |
|  Constant propagation         |               0  |               2  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2410.418 ; gain = 0.000 ; free physical = 1114 ; free virtual = 3975
Ending Logic Optimization Task | Checksum: 24648c801

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2410.418 ; gain = 24.012 ; free physical = 1114 ; free virtual = 3975

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=17.762 | TNS=0.000 |
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 1cdf427e6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1103 ; free virtual = 3964
Ending Power Optimization Task | Checksum: 1cdf427e6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2655.109 ; gain = 244.691 ; free physical = 1107 ; free virtual = 3968

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1cdf427e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1107 ; free virtual = 3968

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1107 ; free virtual = 3968
Ending Netlist Obfuscation Task | Checksum: 1e551153e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1107 ; free virtual = 3968
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2655.109 ; gain = 553.094 ; free physical = 1107 ; free virtual = 3968
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1107 ; free virtual = 3968
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1105 ; free virtual = 3966
INFO: [Common 17-1381] The checkpoint '/media/sf_6.111/ppu2vga/ppu2vga.runs/impl_1/top_level_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_level_drc_opted.rpt -pb top_level_drc_opted.pb -rpx top_level_drc_opted.rpx
Command: report_drc -file top_level_drc_opted.rpt -pb top_level_drc_opted.pb -rpx top_level_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/sf_6.111/ppu2vga/ppu2vga.runs/impl_1/top_level_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1094 ; free virtual = 3955
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f735d86a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1094 ; free virtual = 3955
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1094 ; free virtual = 3955

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 77ab8d74

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1092 ; free virtual = 3953

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 151759c48

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1091 ; free virtual = 3952

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 151759c48

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1091 ; free virtual = 3952
Phase 1 Placer Initialization | Checksum: 151759c48

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1090 ; free virtual = 3952

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: af55fd5d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1089 ; free virtual = 3950

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 33 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 16 nets or cells. Created 0 new cell, deleted 16 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1077 ; free virtual = 3938

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             16  |                    16  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             16  |                    16  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: d115d5bd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1078 ; free virtual = 3939
Phase 2.2 Global Placement Core | Checksum: 1ce4f9c2a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1077 ; free virtual = 3938
Phase 2 Global Placement | Checksum: 1ce4f9c2a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1077 ; free virtual = 3938

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15173d4dc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1077 ; free virtual = 3938

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 263b30da7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1077 ; free virtual = 3938

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20c2663b7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1077 ; free virtual = 3938

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 256b45fc9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1077 ; free virtual = 3938

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ccf31a7c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1074 ; free virtual = 3935

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 207680f10

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1074 ; free virtual = 3935

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 234fa02ee

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1074 ; free virtual = 3935
Phase 3 Detail Placement | Checksum: 234fa02ee

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1074 ; free virtual = 3935

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b9ce1583

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b9ce1583

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1073 ; free virtual = 3934
INFO: [Place 30-746] Post Placement Timing Summary WNS=15.916. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b8076ebb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1073 ; free virtual = 3934
Phase 4.1 Post Commit Optimization | Checksum: 1b8076ebb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1073 ; free virtual = 3934

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b8076ebb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1074 ; free virtual = 3935

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b8076ebb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1074 ; free virtual = 3935

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1074 ; free virtual = 3935
Phase 4.4 Final Placement Cleanup | Checksum: 1f31ecebe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1074 ; free virtual = 3935
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f31ecebe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1074 ; free virtual = 3935
Ending Placer Task | Checksum: 18e8cdfb6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1074 ; free virtual = 3935
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1084 ; free virtual = 3945
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1084 ; free virtual = 3945
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1082 ; free virtual = 3944
INFO: [Common 17-1381] The checkpoint '/media/sf_6.111/ppu2vga/ppu2vga.runs/impl_1/top_level_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_level_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1076 ; free virtual = 3937
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_placed.rpt -pb top_level_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_level_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1084 ; free virtual = 3945
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1053 ; free virtual = 3914
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 1051 ; free virtual = 3912
INFO: [Common 17-1381] The checkpoint '/media/sf_6.111/ppu2vga/ppu2vga.runs/impl_1/top_level_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: c94a74fe ConstDB: 0 ShapeSum: c5426ab8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1d8aa2646

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 910 ; free virtual = 3771
Post Restoration Checksum: NetGraph: e7ad6738 NumContArr: f0fcbf0e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1d8aa2646

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 911 ; free virtual = 3773

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1d8aa2646

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 895 ; free virtual = 3756

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1d8aa2646

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 895 ; free virtual = 3756
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18c6b7f3b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 886 ; free virtual = 3747
INFO: [Route 35-416] Intermediate Timing Summary | WNS=16.377 | TNS=0.000  | WHS=-0.295 | THS=-5.081 |

Phase 2 Router Initialization | Checksum: 17740cf99

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 886 ; free virtual = 3747

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 496
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 496
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 199dd90f5

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 885 ; free virtual = 3746

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.404 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14687abb5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 886 ; free virtual = 3747
Phase 4 Rip-up And Reroute | Checksum: 14687abb5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 886 ; free virtual = 3747

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 14687abb5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 886 ; free virtual = 3747

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14687abb5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 886 ; free virtual = 3747
Phase 5 Delay and Skew Optimization | Checksum: 14687abb5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 886 ; free virtual = 3747

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 145351f59

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 886 ; free virtual = 3747
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.404 | TNS=0.000  | WHS=0.049  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c81bc2c5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 886 ; free virtual = 3747
Phase 6 Post Hold Fix | Checksum: 1c81bc2c5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 886 ; free virtual = 3747

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0724638 %
  Global Horizontal Routing Utilization  = 0.0765843 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16a79994b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 886 ; free virtual = 3747

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16a79994b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 884 ; free virtual = 3745

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10889c4d0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 884 ; free virtual = 3745

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.404 | TNS=0.000  | WHS=0.049  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 10889c4d0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 884 ; free virtual = 3745
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 903 ; free virtual = 3764

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 903 ; free virtual = 3764
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 903 ; free virtual = 3764
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2655.109 ; gain = 0.000 ; free physical = 900 ; free virtual = 3761
INFO: [Common 17-1381] The checkpoint '/media/sf_6.111/ppu2vga/ppu2vga.runs/impl_1/top_level_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_level_drc_routed.rpt -pb top_level_drc_routed.pb -rpx top_level_drc_routed.rpx
Command: report_drc -file top_level_drc_routed.rpt -pb top_level_drc_routed.pb -rpx top_level_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/sf_6.111/ppu2vga/ppu2vga.runs/impl_1/top_level_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_level_methodology_drc_routed.rpt -pb top_level_methodology_drc_routed.pb -rpx top_level_methodology_drc_routed.rpx
Command: report_methodology -file top_level_methodology_drc_routed.rpt -pb top_level_methodology_drc_routed.pb -rpx top_level_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /media/sf_6.111/ppu2vga/ppu2vga.runs/impl_1/top_level_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
Command: report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
107 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_level_route_status.rpt -pb top_level_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_level_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_level_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_level_bus_skew_routed.rpt -pb top_level_bus_skew_routed.pb -rpx top_level_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force top_level.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 25618176 bits.
Writing bitstream ./top_level.bit...
Writing bitstream ./top_level.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/media/sf_6.111/ppu2vga/ppu2vga.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Nov 20 01:44:34 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
127 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2999.938 ; gain = 297.977 ; free physical = 876 ; free virtual = 3737
INFO: [Common 17-206] Exiting Vivado at Sat Nov 20 01:44:34 2021...
