<!doctype html>
<html>
<head>
<title>Core_IO_Module_1_IRQ_Status (UC_MODULE_CORE) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="./_register_reference.css">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Versal Adaptive SoC AI Engine-ML v2 Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___uc_module_core.html")>UC_MODULE_CORE Module</a> &gt; Core_IO_Module_1_IRQ_Status (UC_MODULE_CORE) Register</p><h1>Core_IO_Module_1_IRQ_Status (UC_MODULE_CORE) Register</h1>
<h2>Core_IO_Module_1_IRQ_Status (UC_MODULE_CORE) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>Core_IO_Module_1_IRQ_Status</td></tr>
<tr valign=top><th class=sumparam>Offset Address</th><td class="hex noborder" id="registerOffset">0x0000038030</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
<p>The base address for this register can be found by using the following formula:</p>
<p>&nbsp;&nbsp;&nbsp;&nbsp;Register Base Address = 0x200_0000_0000 + (&lt;colnum> * 32 + &lt;rownum>) * 0x10_0000</p>
<p><b>Note</b>: &lt;colnum> and &lt;rownum> are the column and row indices of the module in the matrix of AI Engine tiles.</p>
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2rr noborder">ro<span class="tooltiptext2rr">Read-only</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class="hex noborder">0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Interrupt Status Register</td></tr>
</table>
<p></p>
<h2>Core_IO_Module_1_IRQ_Status (UC_MODULE_CORE) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>AXI_Error_IRQ</td><td class="center">24</td><td class="tooltip3rr">ro<span class="tooltiptext2rr">Read-only</span></td><td class="hex center">0x0</td><td>An AXI error occurred in this column</td></tr>
<tr valign=top><td>HW_Correctable_Error_IRQ</td><td class="center">23</td><td class="tooltip3rr">ro<span class="tooltiptext2rr">Read-only</span></td><td class="hex center">0x0</td><td>A HW correctable error occurred in this column</td></tr>
<tr valign=top><td>HW_Uncorrectable_Error_IRQ</td><td class="center">22</td><td class="tooltip3rr">ro<span class="tooltiptext2rr">Read-only</span></td><td class="hex center">0x0</td><td>A HW uncorrectable error occurred in this column</td></tr>
<tr valign=top><td>Event_Action_IRQ</td><td class="center">21</td><td class="tooltip3rr">ro<span class="tooltiptext2rr">Read-only</span></td><td class="hex center">0x0</td><td>The uC_Core_Interrupt event action has triggered</td></tr>
<tr valign=top><td>Interrupt_Controller_2nd_Level_IRQ</td><td class="center">20</td><td class="tooltip3rr">ro<span class="tooltiptext2rr">Read-only</span></td><td class="hex center">0x0</td><td>The 2nd level interrupt handler of this Shim tile is active</td></tr>
<tr valign=top><td>Go_To_Sleep_IRQ</td><td class="center">19</td><td class="tooltip3rr">ro<span class="tooltiptext2rr">Read-only</span></td><td class="hex center">0x0</td><td>The uC-Core has been requested to enter sleep mode (must be implemented in the ISR).</td></tr>
<tr valign=top><td>AXIS_Slave_Valid_IRQ</td><td class="center">18</td><td class="tooltip3rr">ro<span class="tooltiptext2rr">Read-only</span></td><td class="hex center">0x0</td><td>The uC-Core AXI-S slave port has a valid transaction pending</td></tr>
<tr valign=top><td>MM2DM_Response_IRQ</td><td class="center">17</td><td class="tooltip3rr">ro<span class="tooltiptext2rr">Read-only</span></td><td class="hex center">0x0</td><td>The uC-DMA MM2DM response queue is non-empty</td></tr>
<tr valign=top><td>DM2MM_Response_IRQ</td><td class="center">16</td><td class="tooltip3rr">ro<span class="tooltiptext2rr">Read-only</span></td><td class="hex center">0x0</td><td>The uC-DMA DM2MM response queue is non-empty</td></tr>
<tr valign=top><td>PIT4_IRQ</td><td class="center"> 6</td><td class="tooltip3rr">ro<span class="tooltiptext2rr">Read-only</span></td><td class="hex center">0x0</td><td>PIT4 Lapsed</td></tr>
<tr valign=top><td>PIT3_IRQ</td><td class="center"> 5</td><td class="tooltip3rr">ro<span class="tooltiptext2rr">Read-only</span></td><td class="hex center">0x0</td><td>PIT3 Lapsed</td></tr>
<tr valign=top><td>PIT2_IRQ</td><td class="center"> 4</td><td class="tooltip3rr">ro<span class="tooltiptext2rr">Read-only</span></td><td class="hex center">0x0</td><td>PIT2 Lapsed</td></tr>
<tr valign=top><td>PIT1_IRQ</td><td class="center"> 3</td><td class="tooltip3rr">ro<span class="tooltiptext2rr">Read-only</span></td><td class="hex center">0x0</td><td>PIT1 Lapsed</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>