{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588244425722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588244425726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 14:00:25 2020 " "Processing started: Thu Apr 30 14:00:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588244425726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244425726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arria5_tst1 -c arria5_tst1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off arria5_tst1 -c arria5_tst1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244425727 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1588244426471 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1588244426471 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1588244426471 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1588244426471 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1588244426471 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1588244426471 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1588244426471 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1588244426471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588244483464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_spi.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DMA_SPI " "Found entity 1: DMA_SPI" {  } { { "DMA_SPI.sv" "" { Text "F:/project_072_z/DMA_SPI.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244574964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244574964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writer_com_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file writer_com_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wcm " "Found entity 1: wcm" {  } { { "writer_com_mem.sv" "" { Text "F:/project_072_z/writer_com_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244574981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244574981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 4 4 " "Found 4 design units, including 4 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_transmitter " "Found entity 1: async_transmitter" {  } { { "uart.v" "" { Text "F:/project_072_z/uart.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244575033 ""} { "Info" "ISGN_ENTITY_NAME" "2 async_receiver " "Found entity 2: async_receiver" {  } { { "uart.v" "" { Text "F:/project_072_z/uart.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244575033 ""} { "Info" "ISGN_ENTITY_NAME" "3 ASSERTION_ERROR " "Found entity 3: ASSERTION_ERROR" {  } { { "uart.v" "" { Text "F:/project_072_z/uart.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244575033 ""} { "Info" "ISGN_ENTITY_NAME" "4 BaudTickGen " "Found entity 4: BaudTickGen" {  } { { "uart.v" "" { Text "F:/project_072_z/uart.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244575033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244575033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_t1hz.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_t1hz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_t1hz " "Found entity 1: test_t1hz" {  } { { "test_t1hz.sv" "" { Text "F:/project_072_z/test_t1hz.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244575048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244575048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "send_to_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file send_to_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 send_to_uart " "Found entity 1: send_to_uart" {  } { { "send_to_uart.sv" "" { Text "F:/project_072_z/send_to_uart.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244575063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244575063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_start.sv 1 1 " "Found 1 design units, including 1 entities, in source file master_start.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_start " "Found entity 1: master_start" {  } { { "master_start.sv" "" { Text "F:/project_072_z/master_start.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244575078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244575078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/dds_48_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/dds_48_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_48_v1 " "Found entity 1: DDS_48_v1" {  } { { "DDS_48_v1/synthesis/DDS_48_v1.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/DDS_48_v1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244575082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244575082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/asj_nco_fxx.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/asj_nco_fxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_fxx " "Found entity 1: asj_nco_fxx" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_fxx.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_fxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244575198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244575198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_mob_rw.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_mob_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244575292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244575292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_isdr.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244575383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244575383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_apr_dxx.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_apr_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244575472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244575472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/asj_nco_pxx.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/asj_nco_pxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_pxx " "Found entity 1: asj_nco_pxx" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_pxx.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_pxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244575564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244575564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "DDS_48_v1/synthesis/submodules/asj_dxx_g.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244575654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244575654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "DDS_48_v1/synthesis/submodules/asj_dxx.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244575747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244575747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/asj_gal.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/asj_gal.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gal " "Found entity 1: asj_gal" {  } { { "DDS_48_v1/synthesis/submodules/asj_gal.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_gal.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244575841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244575841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244575936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244575936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "DDS_48_v1/synthesis/submodules/asj_altqmcpipe.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244576033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244576033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/dds_48_v1_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/dds_48_v1_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_48_v1_nco_ii_0 " "Found entity 1: DDS_48_v1_nco_ii_0" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244576039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244576039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/dop_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/dop_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dop_reg " "Found entity 1: dop_reg" {  } { { "DDS_48_v1/synthesis/submodules/dop_reg.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/dop_reg.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244576133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244576133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/cordic_zxor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/cordic_zxor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_zxor_1p_lpm " "Found entity 1: cordic_zxor_1p_lpm" {  } { { "DDS_48_v1/synthesis/submodules/cordic_zxor_1p_lpm.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/cordic_zxor_1p_lpm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244576228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244576228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/cordic_sxor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/cordic_sxor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_sxor_1p_lpm " "Found entity 1: cordic_sxor_1p_lpm" {  } { { "DDS_48_v1/synthesis/submodules/cordic_sxor_1p_lpm.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/cordic_sxor_1p_lpm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244576321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244576321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/cordic_axor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/cordic_axor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_axor_1p_lpm " "Found entity 1: cordic_axor_1p_lpm" {  } { { "DDS_48_v1/synthesis/submodules/cordic_axor_1p_lpm.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/cordic_axor_1p_lpm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244576410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244576410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/cord_seg_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/cord_seg_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_seg_sel " "Found entity 1: cord_seg_sel" {  } { { "DDS_48_v1/synthesis/submodules/cord_seg_sel.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/cord_seg_sel.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244576500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244576500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/cord_init_pm.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/cord_init_pm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_init_pm " "Found entity 1: cord_init_pm" {  } { { "DDS_48_v1/synthesis/submodules/cord_init_pm.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/cord_init_pm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244576594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244576594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/cord_fs.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/cord_fs.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_fs " "Found entity 1: cord_fs" {  } { { "DDS_48_v1/synthesis/submodules/cord_fs.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/cord_fs.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244576688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244576688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/cord_2c.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/cord_2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_2c " "Found entity 1: cord_2c" {  } { { "DDS_48_v1/synthesis/submodules/cord_2c.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/cord_2c.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244576784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244576784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/asj_crd_par.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/asj_crd_par.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_crd_par " "Found entity 1: asj_crd_par" {  } { { "DDS_48_v1/synthesis/submodules/asj_crd_par.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_crd_par.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244576876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244576876 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "sdram_mk_upr sdram_mk_upr.v(44) " "Verilog Module Declaration warning at sdram_mk_upr.v(44): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"sdram_mk_upr\"" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 44 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244576880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_mk_upr.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_mk_upr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mk_upr " "Found entity 1: sdram_mk_upr" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244576894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244576894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_cntr.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cntr " "Found entity 1: sdram_cntr" {  } { { "sdram_cntr.v" "" { Text "F:/project_072_z/sdram_cntr.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244576911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244576911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_for_sdram_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_for_sdram_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_for_sdram_v1 " "Found entity 1: mem_for_sdram_v1" {  } { { "mem_for_sdram_v1.v" "" { Text "F:/project_072_z/mem_for_sdram_v1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244576929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244576929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/dds.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds " "Found entity 1: dds" {  } { { "dds/synthesis/dds.v" "" { Text "F:/project_072_z/dds/synthesis/dds.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244576932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244576932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "dds/synthesis/submodules/asj_nco_apr_dxx.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/asj_nco_apr_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244577026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244577026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/cordic_axor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/cordic_axor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_axor_1p_lpm " "Found entity 1: cordic_axor_1p_lpm" {  } { { "dds/synthesis/submodules/cordic_axor_1p_lpm.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/cordic_axor_1p_lpm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244577119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244577119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/dop_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/dop_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dop_reg " "Found entity 1: dop_reg" {  } { { "dds/synthesis/submodules/dop_reg.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/dop_reg.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244577209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244577209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/cord_seg_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/cord_seg_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_seg_sel " "Found entity 1: cord_seg_sel" {  } { { "dds/synthesis/submodules/cord_seg_sel.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/cord_seg_sel.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244577299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244577299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "dds/synthesis/submodules/asj_dxx_g.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244577389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244577389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/cord_init.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/cord_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_init " "Found entity 1: cord_init" {  } { { "dds/synthesis/submodules/cord_init.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/cord_init.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244577479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244577479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/cord_2c.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/cord_2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_2c " "Found entity 1: cord_2c" {  } { { "dds/synthesis/submodules/cord_2c.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/cord_2c.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244577571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244577571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "dds/synthesis/submodules/asj_altqmcpipe.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244577665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244577665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "dds/synthesis/submodules/asj_nco_isdr.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244577757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244577757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/cord_fs.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/cord_fs.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_fs " "Found entity 1: cord_fs" {  } { { "dds/synthesis/submodules/cord_fs.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/cord_fs.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244577848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244577848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "dds/synthesis/submodules/asj_dxx.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244577942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244577942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/cordic_zxor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/cordic_zxor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_zxor_1p_lpm " "Found entity 1: cordic_zxor_1p_lpm" {  } { { "dds/synthesis/submodules/cordic_zxor_1p_lpm.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/cordic_zxor_1p_lpm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244578032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244578032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/asj_crd_par.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/asj_crd_par.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_crd_par " "Found entity 1: asj_crd_par" {  } { { "dds/synthesis/submodules/asj_crd_par.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/asj_crd_par.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244578124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244578124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/cordic_sxor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/cordic_sxor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_sxor_1p_lpm " "Found entity 1: cordic_sxor_1p_lpm" {  } { { "dds/synthesis/submodules/cordic_sxor_1p_lpm.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/cordic_sxor_1p_lpm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244578216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244578216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/dds_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/dds_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds_nco_ii_0 " "Found entity 1: dds_nco_ii_0" {  } { { "dds/synthesis/submodules/dds_nco_ii_0.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/dds_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244578223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244578223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_form.v 1 1 " "Found 1 design units, including 1 entities, in source file crc_form.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_form " "Found entity 1: crc_form" {  } { { "crc_form.v" "" { Text "F:/project_072_z/crc_form.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244578240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244578240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/nco_test.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/nco_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco_test " "Found entity 1: nco_test" {  } { { "nco_test/synthesis/nco_test.v" "" { Text "F:/project_072_z/nco_test/synthesis/nco_test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244578244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244578244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "nco_test/synthesis/submodules/asj_nco_mob_rw.v" "" { Text "F:/project_072_z/nco_test/synthesis/submodules/asj_nco_mob_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244578336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244578336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "nco_test/synthesis/submodules/asj_nco_isdr.v" "" { Text "F:/project_072_z/nco_test/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244578428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244578428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "nco_test/synthesis/submodules/asj_nco_apr_dxx.v" "" { Text "F:/project_072_z/nco_test/synthesis/submodules/asj_nco_apr_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244578519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244578519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "nco_test/synthesis/submodules/asj_dxx_g.v" "" { Text "F:/project_072_z/nco_test/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244578610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244578610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "nco_test/synthesis/submodules/asj_dxx.v" "" { Text "F:/project_072_z/nco_test/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244578704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244578704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_gal.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_gal.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gal " "Found entity 1: asj_gal" {  } { { "nco_test/synthesis/submodules/asj_gal.v" "" { Text "F:/project_072_z/nco_test/synthesis/submodules/asj_gal.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244578796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244578796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "nco_test/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "F:/project_072_z/nco_test/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244578890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244578890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "nco_test/synthesis/submodules/asj_altqmcpipe.v" "" { Text "F:/project_072_z/nco_test/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244578984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244578984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/nco_test_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/nco_test_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco_test_nco_ii_0 " "Found entity 1: nco_test_nco_ii_0" {  } { { "nco_test/synthesis/submodules/nco_test_nco_ii_0.v" "" { Text "F:/project_072_z/nco_test/synthesis/submodules/nco_test_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244578989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244578989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/cic.v 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/cic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cic " "Found entity 1: cic" {  } { { "cic/synthesis/cic.v" "" { Text "F:/project_072_z/cic/synthesis/cic.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244578994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244578994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (cic) " "Found design unit 1: auk_dspip_math_pkg (cic)" {  } { { "cic/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244579559 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "cic/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244579559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244579559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (cic) " "Found design unit 1: auk_dspip_text_pkg (cic)" {  } { { "cic/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244579562 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "cic/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244579562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244579562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (cic) " "Found design unit 1: auk_dspip_lib_pkg (cic)" {  } { { "cic/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244579566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244579566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_small_fifo-arch " "Found design unit 1: auk_dspip_avalon_streaming_small_fifo-arch" {  } { { "cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244579674 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_small_fifo " "Found entity 1: auk_dspip_avalon_streaming_small_fifo" {  } { { "cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244579674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244579674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller-struct" {  } { { "cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244579778 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller " "Found entity 1: auk_dspip_avalon_streaming_controller" {  } { { "cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244579778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244579778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink-rtl" {  } { { "cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244579879 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink " "Found entity 1: auk_dspip_avalon_streaming_sink" {  } { { "cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244579879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244579879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source-rtl" {  } { { "cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244579981 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source " "Found entity 1: auk_dspip_avalon_streaming_source" {  } { { "cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244579981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244579981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_delay-rtl " "Found design unit 1: auk_dspip_delay-rtl" {  } { { "cic/synthesis/submodules/auk_dspip_delay.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_delay.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244579986 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_delay " "Found entity 1: auk_dspip_delay" {  } { { "cic/synthesis/submodules/auk_dspip_delay.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_delay.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244579986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244579986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_fastaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_fastaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastaddsub-beh " "Found design unit 1: auk_dspip_fastaddsub-beh" {  } { { "cic/synthesis/submodules/auk_dspip_fastaddsub.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_fastaddsub.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244579990 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastaddsub " "Found entity 1: auk_dspip_fastaddsub" {  } { { "cic/synthesis/submodules/auk_dspip_fastaddsub.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_fastaddsub.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244579990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244579990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_fastadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_fastadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastadd-beh " "Found design unit 1: auk_dspip_fastadd-beh" {  } { { "cic/synthesis/submodules/auk_dspip_fastadd.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_fastadd.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244579993 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastadd " "Found entity 1: auk_dspip_fastadd" {  } { { "cic/synthesis/submodules/auk_dspip_fastadd.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_fastadd.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244579993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244579993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_pipelined_adder-rtl " "Found design unit 1: auk_dspip_pipelined_adder-rtl" {  } { { "cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244579997 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_pipelined_adder " "Found entity 1: auk_dspip_pipelined_adder" {  } { { "cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244579997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244579997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "cic/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244580001 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "cic/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244580001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244580001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dsp_cic_common_pkg (SystemVerilog) (cic) " "Found design unit 1: alt_dsp_cic_common_pkg (SystemVerilog) (cic)" {  } { { "cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv" "" { Text "F:/project_072_z/cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244580091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244580091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_cic_lib_pkg (cic) " "Found design unit 1: auk_dspip_cic_lib_pkg (cic)" {  } { { "cic/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244580187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244580187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_differentiator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_differentiator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_differentiator-SYN " "Found design unit 1: auk_dspip_differentiator-SYN" {  } { { "cic/synthesis/submodules/auk_dspip_differentiator.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_differentiator.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244580288 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_differentiator " "Found entity 1: auk_dspip_differentiator" {  } { { "cic/synthesis/submodules/auk_dspip_differentiator.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_differentiator.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244580288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244580288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_downsample " "Found entity 1: auk_dspip_downsample" {  } { { "cic/synthesis/submodules/auk_dspip_downsample.sv" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244580380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244580380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_integrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_integrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_integrator-SYN " "Found design unit 1: auk_dspip_integrator-SYN" {  } { { "cic/synthesis/submodules/auk_dspip_integrator.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_integrator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244580481 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_integrator " "Found entity 1: auk_dspip_integrator" {  } { { "cic/synthesis/submodules/auk_dspip_integrator.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_integrator.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244580481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244580481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_upsample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_upsample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_upsample-SYN " "Found design unit 1: auk_dspip_upsample-SYN" {  } { { "cic/synthesis/submodules/auk_dspip_upsample.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_upsample.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244580573 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_upsample " "Found entity 1: auk_dspip_upsample" {  } { { "cic/synthesis/submodules/auk_dspip_upsample.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_upsample.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244580573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244580573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_channel_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_channel_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_channel_buffer-SYN " "Found design unit 1: auk_dspip_channel_buffer-SYN" {  } { { "cic/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_channel_buffer.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244580670 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_channel_buffer " "Found entity 1: auk_dspip_channel_buffer" {  } { { "cic/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_channel_buffer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244580670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244580670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_variable_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_variable_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_variable_downsample " "Found entity 1: auk_dspip_variable_downsample" {  } { { "cic/synthesis/submodules/auk_dspip_variable_downsample.sv" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_variable_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244580766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244580766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "cic/synthesis/submodules/hyper_pipeline_interface.v" "" { Text "F:/project_072_z/cic/synthesis/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244580859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244580859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "cic/synthesis/submodules/counter_module.sv" "" { Text "F:/project_072_z/cic/synthesis/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244580968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244580968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_cic_int_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_int_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_siso " "Found entity 1: alt_cic_int_siso" {  } { { "cic/synthesis/submodules/alt_cic_int_siso.sv" "" { Text "F:/project_072_z/cic/synthesis/submodules/alt_cic_int_siso.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244581086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244581086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_cic_dec_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_dec_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_siso " "Found entity 1: alt_cic_dec_siso" {  } { { "cic/synthesis/submodules/alt_cic_dec_siso.sv" "" { Text "F:/project_072_z/cic/synthesis/submodules/alt_cic_dec_siso.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244581216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244581216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_cic_int_simo.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_int_simo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_simo " "Found entity 1: alt_cic_int_simo" {  } { { "cic/synthesis/submodules/alt_cic_int_simo.sv" "" { Text "F:/project_072_z/cic/synthesis/submodules/alt_cic_int_simo.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244581338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244581338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_cic_dec_miso.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_dec_miso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_miso " "Found entity 1: alt_cic_dec_miso" {  } { { "cic/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "F:/project_072_z/cic/synthesis/submodules/alt_cic_dec_miso.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244581475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244581475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_cic_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_core " "Found entity 1: alt_cic_core" {  } { { "cic/synthesis/submodules/alt_cic_core.sv" "" { Text "F:/project_072_z/cic/synthesis/submodules/alt_cic_core.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244581609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244581609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/cic_cic_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/cic_cic_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cic_cic_ii_0 " "Found entity 1: cic_cic_ii_0" {  } { { "cic/synthesis/submodules/cic_cic_ii_0.sv" "" { Text "F:/project_072_z/cic/synthesis/submodules/cic_cic_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244581614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244581614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tst_writer.v 1 1 " "Found 1 design units, including 1 entities, in source file tst_writer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tst_writer " "Found entity 1: tst_writer" {  } { { "tst_writer.v" "" { Text "F:/project_072_z/tst_writer.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244581631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244581631 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_wr_rd.v(126) " "Verilog HDL warning at sdram_wr_rd.v(126): extended using \"x\" or \"z\"" {  } { { "sdram_wr_rd.v" "" { Text "F:/project_072_z/sdram_wr_rd.v" 126 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588244581634 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_wr_rd.v(127) " "Verilog HDL warning at sdram_wr_rd.v(127): extended using \"x\" or \"z\"" {  } { { "sdram_wr_rd.v" "" { Text "F:/project_072_z/sdram_wr_rd.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588244581635 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_wr_rd.v(128) " "Verilog HDL warning at sdram_wr_rd.v(128): extended using \"x\" or \"z\"" {  } { { "sdram_wr_rd.v" "" { Text "F:/project_072_z/sdram_wr_rd.v" 128 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588244581635 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_wr_rd.v(129) " "Verilog HDL warning at sdram_wr_rd.v(129): extended using \"x\" or \"z\"" {  } { { "sdram_wr_rd.v" "" { Text "F:/project_072_z/sdram_wr_rd.v" 129 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588244581635 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_wr_rd.v(148) " "Verilog HDL warning at sdram_wr_rd.v(148): extended using \"x\" or \"z\"" {  } { { "sdram_wr_rd.v" "" { Text "F:/project_072_z/sdram_wr_rd.v" 148 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588244581635 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_wr_rd.v(149) " "Verilog HDL warning at sdram_wr_rd.v(149): extended using \"x\" or \"z\"" {  } { { "sdram_wr_rd.v" "" { Text "F:/project_072_z/sdram_wr_rd.v" 149 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588244581635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_wr_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_wr_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_wr_rd " "Found entity 1: sdram_wr_rd" {  } { { "sdram_wr_rd.v" "" { Text "F:/project_072_z/sdram_wr_rd.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244581649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244581649 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller_2.v(150) " "Verilog HDL warning at sdram_controller_2.v(150): extended using \"x\" or \"z\"" {  } { { "sdram_controller_2.v" "" { Text "F:/project_072_z/sdram_controller_2.v" 150 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588244581652 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller_2.v(401) " "Verilog HDL warning at sdram_controller_2.v(401): extended using \"x\" or \"z\"" {  } { { "sdram_controller_2.v" "" { Text "F:/project_072_z/sdram_controller_2.v" 401 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588244581653 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller_2.v(405) " "Verilog HDL warning at sdram_controller_2.v(405): extended using \"x\" or \"z\"" {  } { { "sdram_controller_2.v" "" { Text "F:/project_072_z/sdram_controller_2.v" 405 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588244581653 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller_2.v(408) " "Verilog HDL warning at sdram_controller_2.v(408): extended using \"x\" or \"z\"" {  } { { "sdram_controller_2.v" "" { Text "F:/project_072_z/sdram_controller_2.v" 408 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588244581653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller_2.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller_2 " "Found entity 1: sdram_controller_2" {  } { { "sdram_controller_2.v" "" { Text "F:/project_072_z/sdram_controller_2.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244581668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244581668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "udp_arbitr.v 1 1 " "Found 1 design units, including 1 entities, in source file udp_arbitr.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_arbitr " "Found entity 1: udp_arbitr" {  } { { "udp_arbitr.v" "" { Text "F:/project_072_z/udp_arbitr.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244581684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244581684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "udp_packet_rcv.v 1 1 " "Found 1 design units, including 1 entities, in source file udp_packet_rcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_packet_rcv " "Found entity 1: udp_packet_rcv" {  } { { "udp_packet_rcv.v" "" { Text "F:/project_072_z/udp_packet_rcv.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244581702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244581702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "udp_reciver.v 1 1 " "Found 1 design units, including 1 entities, in source file udp_reciver.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_reciver " "Found entity 1: udp_reciver" {  } { { "udp_reciver.v" "" { Text "F:/project_072_z/udp_reciver.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244581720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244581720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_v3.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_v3.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_v2 " "Found entity 1: i2c_master_v2" {  } { { "i2c_v3.v" "" { Text "F:/project_072_z/i2c_v3.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244581738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244581738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sfp_master.v 1 1 " "Found 1 design units, including 1 entities, in source file sfp_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 sfp_master " "Found entity 1: sfp_master" {  } { { "sfp_master.v" "" { Text "F:/project_072_z/sfp_master.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244581755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244581755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.v" "" { Text "F:/project_072_z/i2c_master.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244581774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244581774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc1_align.v 1 1 " "Found 1 design units, including 1 entities, in source file adc1_align.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc1_align " "Found entity 1: adc1_align" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244581791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244581791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc1_jesd_rcv.v 1 1 " "Found 1 design units, including 1 entities, in source file adc1_jesd_rcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc1_jesd_rcv " "Found entity 1: adc1_jesd_rcv" {  } { { "adc1_jesd_rcv.v" "" { Text "F:/project_072_z/adc1_jesd_rcv.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244581809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244581809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc2_align.v 1 1 " "Found 1 design units, including 1 entities, in source file adc2_align.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc2_align " "Found entity 1: adc2_align" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244581826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244581826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc2_jesd_rcv.v 1 1 " "Found 1 design units, including 1 entities, in source file adc2_jesd_rcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc2_jesd_rcv " "Found entity 1: adc2_jesd_rcv" {  } { { "adc2_jesd_rcv.v" "" { Text "F:/project_072_z/adc2_jesd_rcv.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244581843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244581843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_align.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_align.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_align " "Found entity 1: adc_align" {  } { { "adc_align.v" "" { Text "F:/project_072_z/adc_align.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244581861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244581861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elastic_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file elastic_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 elastic_buffer " "Found entity 1: elastic_buffer" {  } { { "elastic_buffer.v" "" { Text "F:/project_072_z/elastic_buffer.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244581879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244581879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_read_spi_v3.v 1 1 " "Found 1 design units, including 1 entities, in source file block_read_spi_v3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block_read_spi_v3 " "Found entity 1: Block_read_spi_v3" {  } { { "Block_read_spi_v3.v" "" { Text "F:/project_072_z/Block_read_spi_v3.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244581897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244581897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_2clk.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_2clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_2clk " "Found entity 1: fifo_2clk" {  } { { "fifo_2clk.v" "" { Text "F:/project_072_z/fifo_2clk.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244581914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244581914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_data_rcv.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_data_rcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_data_rcv " "Found entity 1: adc_data_rcv" {  } { { "adc_data_rcv.v" "" { Text "F:/project_072_z/adc_data_rcv.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244581931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244581931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_faza.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_faza.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco_faza " "Found entity 1: nco_faza" {  } { { "nco_faza.v" "" { Text "F:/project_072_z/nco_faza.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244581949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244581949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_upr.v 1 1 " "Found 1 design units, including 1 entities, in source file dac_upr.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_upr " "Found entity 1: DAC_upr" {  } { { "DAC_upr.v" "" { Text "F:/project_072_z/DAC_upr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244581967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244581967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic.v 3 3 " "Found 3 design units, including 3 entities, in source file cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 signed_shifter " "Found entity 1: signed_shifter" {  } { { "cordic.v" "" { Text "F:/project_072_z/cordic.v" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582013 ""} { "Info" "ISGN_ENTITY_NAME" "2 rotator " "Found entity 2: rotator" {  } { { "cordic.v" "" { Text "F:/project_072_z/cordic.v" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582013 ""} { "Info" "ISGN_ENTITY_NAME" "3 cordic " "Found entity 3: cordic" {  } { { "cordic.v" "" { Text "F:/project_072_z/cordic.v" 258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_cos.v 1 1 " "Found 1 design units, including 1 entities, in source file convert_cos.v" { { "Info" "ISGN_ENTITY_NAME" "1 convert_cos " "Found entity 1: convert_cos" {  } { { "convert_cos.v" "" { Text "F:/project_072_z/convert_cos.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_sqr_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file test_sqr_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_sqr_gen " "Found entity 1: test_sqr_gen" {  } { { "test_sqr_gen.v" "" { Text "F:/project_072_z/test_sqr_gen.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_align_ila.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_align_ila.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_align_ila " "Found entity 1: sync_align_ila" {  } { { "sync_align_ila.v" "" { Text "F:/project_072_z/sync_align_ila.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_al_tst.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_al_tst.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_al_tst " "Found entity 1: sync_al_tst" {  } { { "sync_al_tst.v" "" { Text "F:/project_072_z/sync_al_tst.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582084 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "arria5_tst1.v(2013) " "Verilog HDL Module Instantiation warning at arria5_tst1.v(2013): ignored dangling comma in List of Port Connections" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2013 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1588244582089 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "arria5_tst1.v(2664) " "Verilog HDL warning at arria5_tst1.v(2664): extended using \"x\" or \"z\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2664 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588244582091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arria5_tst1.v 1 1 " "Found 1 design units, including 1 entities, in source file arria5_tst1.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trans_reconfig_control.v 1 1 " "Found 1 design units, including 1 entities, in source file trans_reconfig_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 trans_reconfig_control " "Found entity 1: trans_reconfig_control" {  } { { "trans_reconfig_control.v" "" { Text "F:/project_072_z/trans_reconfig_control.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_upr_spi1.v 2 2 " "Found 2 design units, including 2 entities, in source file block_upr_spi1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block_upr_spi1 " "Found entity 1: Block_upr_spi1" {  } { { "Block_upr_spi1.v" "" { Text "F:/project_072_z/Block_upr_spi1.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582157 ""} { "Info" "ISGN_ENTITY_NAME" "2 Block_control_spi " "Found entity 2: Block_control_spi" {  } { { "Block_upr_spi1.v" "" { Text "F:/project_072_z/Block_upr_spi1.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1/pll1_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1/pll1_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1_0002 " "Found entity 1: pll1_0002" {  } { { "pll1/pll1_0002.v" "" { Text "F:/project_072_z/pll1/pll1_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.v" "" { Text "F:/project_072_z/pll1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tst_rst_modul.v 2 2 " "Found 2 design units, including 2 entities, in source file tst_rst_modul.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_led " "Found entity 1: test_led" {  } { { "tst_rst_modul.v" "" { Text "F:/project_072_z/tst_rst_modul.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582227 ""} { "Info" "ISGN_ENTITY_NAME" "2 rst " "Found entity 2: rst" {  } { { "tst_rst_modul.v" "" { Text "F:/project_072_z/tst_rst_modul.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufi4.v 2 2 " "Found 2 design units, including 2 entities, in source file bufi4.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufi4_iobuf_in_4qh " "Found entity 1: bufi4_iobuf_in_4qh" {  } { { "bufi4.v" "" { Text "F:/project_072_z/bufi4.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582299 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufi4 " "Found entity 2: bufi4" {  } { { "bufi4.v" "" { Text "F:/project_072_z/bufi4.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufi5.v 2 2 " "Found 2 design units, including 2 entities, in source file bufi5.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufi5_iobuf_in_5qh " "Found entity 1: bufi5_iobuf_in_5qh" {  } { { "bufi5.v" "" { Text "F:/project_072_z/bufi5.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582369 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufi5 " "Found entity 2: bufi5" {  } { { "bufi5.v" "" { Text "F:/project_072_z/bufi5.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufout5.v 2 2 " "Found 2 design units, including 2 entities, in source file bufout5.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufout5_iobuf_out_shs " "Found entity 1: bufout5_iobuf_out_shs" {  } { { "bufout5.v" "" { Text "F:/project_072_z/bufout5.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582440 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufout5 " "Found entity 2: bufout5" {  } { { "bufout5.v" "" { Text "F:/project_072_z/bufout5.v" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufout3.v 2 2 " "Found 2 design units, including 2 entities, in source file bufout3.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufout3_iobuf_out_qhs " "Found entity 1: bufout3_iobuf_out_qhs" {  } { { "bufout3.v" "" { Text "F:/project_072_z/bufout3.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582510 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufout3 " "Found entity 2: bufout3" {  } { { "bufout3.v" "" { Text "F:/project_072_z/bufout3.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufi3.v 2 2 " "Found 2 design units, including 2 entities, in source file bufi3.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufi3_iobuf_in_3qh " "Found entity 1: bufi3_iobuf_in_3qh" {  } { { "bufi3.v" "" { Text "F:/project_072_z/bufi3.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582580 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufi3 " "Found entity 2: bufi3" {  } { { "bufi3.v" "" { Text "F:/project_072_z/bufi3.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_phy " "Found entity 1: custom_phy" {  } { { "custom_phy.v" "" { Text "F:/project_072_z/custom_phy.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (custom_phy) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (custom_phy)" {  } { { "custom_phy/altera_xcvr_functions.sv" "" { Text "F:/project_072_z/custom_phy/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/altera_xcvr_custom.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/altera_xcvr_custom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_custom " "Found entity 1: altera_xcvr_custom" {  } { { "custom_phy/altera_xcvr_custom.sv" "" { Text "F:/project_072_z/custom_phy/altera_xcvr_custom.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_xcvr_custom_nr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_xcvr_custom_nr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_custom_nr " "Found entity 1: av_xcvr_custom_nr" {  } { { "custom_phy/av_xcvr_custom_nr.sv" "" { Text "F:/project_072_z/custom_phy/av_xcvr_custom_nr.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_xcvr_custom_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_xcvr_custom_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_custom_native " "Found entity 1: av_xcvr_custom_native" {  } { { "custom_phy/av_xcvr_custom_native.sv" "" { Text "F:/project_072_z/custom_phy/av_xcvr_custom_native.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "custom_phy/alt_xcvr_resync.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/alt_xcvr_csr_common_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy/alt_xcvr_csr_common_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_common_h (SystemVerilog) (custom_phy) " "Found design unit 1: alt_xcvr_csr_common_h (SystemVerilog) (custom_phy)" {  } { { "custom_phy/alt_xcvr_csr_common_h.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_csr_common_h.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/alt_xcvr_csr_common.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/alt_xcvr_csr_common.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_common " "Found entity 1: alt_xcvr_csr_common" {  } { { "custom_phy/alt_xcvr_csr_common.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_csr_common.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/alt_xcvr_csr_pcs8g_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy/alt_xcvr_csr_pcs8g_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_pcs8g_h (SystemVerilog) (custom_phy) " "Found design unit 1: alt_xcvr_csr_pcs8g_h (SystemVerilog) (custom_phy)" {  } { { "custom_phy/alt_xcvr_csr_pcs8g_h.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_csr_pcs8g_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/alt_xcvr_csr_pcs8g.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/alt_xcvr_csr_pcs8g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_pcs8g " "Found entity 1: alt_xcvr_csr_pcs8g" {  } { { "custom_phy/alt_xcvr_csr_pcs8g.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_csr_pcs8g.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file custom_phy/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "custom_phy/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582652 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "custom_phy/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582652 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "custom_phy/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/alt_xcvr_mgmt2dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/alt_xcvr_mgmt2dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_mgmt2dec " "Found entity 1: alt_xcvr_mgmt2dec" {  } { { "custom_phy/alt_xcvr_mgmt2dec.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_mgmt2dec.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "custom_phy/altera_wait_generate.v" "" { Text "F:/project_072_z/custom_phy/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582664 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 custom_phy/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "custom_phy/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1588244582666 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 custom_phy/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "custom_phy/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1588244582667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/sv_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/sv_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_xcvr " "Found entity 1: sv_reconfig_bundle_to_xcvr" {  } { { "custom_phy/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy/sv_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/sv_reconfig_bundle_to_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/sv_reconfig_bundle_to_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_ip " "Found entity 1: sv_reconfig_bundle_to_ip" {  } { { "custom_phy/sv_reconfig_bundle_to_ip.sv" "" { Text "F:/project_072_z/custom_phy/sv_reconfig_bundle_to_ip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/sv_reconfig_bundle_merger.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/sv_reconfig_bundle_merger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_merger " "Found entity 1: sv_reconfig_bundle_merger" {  } { { "custom_phy/sv_reconfig_bundle_merger.sv" "" { Text "F:/project_072_z/custom_phy/sv_reconfig_bundle_merger.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (custom_phy) " "Found design unit 1: av_xcvr_h (SystemVerilog) (custom_phy)" {  } { { "custom_phy/av_xcvr_h.sv" "" { Text "F:/project_072_z/custom_phy/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_xcvr_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_xcvr_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm_csr " "Found entity 1: av_xcvr_avmm_csr" {  } { { "custom_phy/av_xcvr_avmm_csr.sv" "" { Text "F:/project_072_z/custom_phy/av_xcvr_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_tx_pma_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_tx_pma_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma_ch " "Found entity 1: av_tx_pma_ch" {  } { { "custom_phy/av_tx_pma_ch.sv" "" { Text "F:/project_072_z/custom_phy/av_tx_pma_ch.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_tx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_tx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma " "Found entity 1: av_tx_pma" {  } { { "custom_phy/av_tx_pma.sv" "" { Text "F:/project_072_z/custom_phy/av_tx_pma.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_rx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_rx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_rx_pma " "Found entity 1: av_rx_pma" {  } { { "custom_phy/av_rx_pma.sv" "" { Text "F:/project_072_z/custom_phy/av_rx_pma.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pma " "Found entity 1: av_pma" {  } { { "custom_phy/av_pma.sv" "" { Text "F:/project_072_z/custom_phy/av_pma.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_pcs_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_pcs_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs_ch " "Found entity 1: av_pcs_ch" {  } { { "custom_phy/av_pcs_ch.sv" "" { Text "F:/project_072_z/custom_phy/av_pcs_ch.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_pcs.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_pcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs " "Found entity 1: av_pcs" {  } { { "custom_phy/av_pcs.sv" "" { Text "F:/project_072_z/custom_phy/av_pcs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_xcvr_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_xcvr_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm " "Found entity 1: av_xcvr_avmm" {  } { { "custom_phy/av_xcvr_avmm.sv" "" { Text "F:/project_072_z/custom_phy/av_xcvr_avmm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_xcvr_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_xcvr_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_native " "Found entity 1: av_xcvr_native" {  } { { "custom_phy/av_xcvr_native.sv" "" { Text "F:/project_072_z/custom_phy/av_xcvr_native.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_xcvr_plls.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_xcvr_plls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_plls " "Found entity 1: av_xcvr_plls" {  } { { "custom_phy/av_xcvr_plls.sv" "" { Text "F:/project_072_z/custom_phy/av_xcvr_plls.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_xcvr_data_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_xcvr_data_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_data_adapter " "Found entity 1: av_xcvr_data_adapter" {  } { { "custom_phy/av_xcvr_data_adapter.sv" "" { Text "F:/project_072_z/custom_phy/av_xcvr_data_adapter.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_basic " "Found entity 1: av_reconfig_bundle_to_basic" {  } { { "custom_phy/av_reconfig_bundle_to_basic.sv" "" { Text "F:/project_072_z/custom_phy/av_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582774 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 custom_phy/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "custom_phy/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1588244582777 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 custom_phy/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "custom_phy/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1588244582777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "custom_phy/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_hssi_8g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_hssi_8g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_rx_pcs_rbc " "Found entity 1: av_hssi_8g_rx_pcs_rbc" {  } { { "custom_phy/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "F:/project_072_z/custom_phy/av_hssi_8g_rx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_hssi_8g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_hssi_8g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_tx_pcs_rbc " "Found entity 1: av_hssi_8g_tx_pcs_rbc" {  } { { "custom_phy/av_hssi_8g_tx_pcs_rbc.sv" "" { Text "F:/project_072_z/custom_phy/av_hssi_8g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_hssi_common_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_hssi_common_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pcs_pma_interface_rbc " "Found entity 1: av_hssi_common_pcs_pma_interface_rbc" {  } { { "custom_phy/av_hssi_common_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy/av_hssi_common_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_hssi_common_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_hssi_common_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pld_pcs_interface_rbc " "Found entity 1: av_hssi_common_pld_pcs_interface_rbc" {  } { { "custom_phy/av_hssi_common_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy/av_hssi_common_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_hssi_pipe_gen1_2_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_hssi_pipe_gen1_2_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_pipe_gen1_2_rbc " "Found entity 1: av_hssi_pipe_gen1_2_rbc" {  } { { "custom_phy/av_hssi_pipe_gen1_2_rbc.sv" "" { Text "F:/project_072_z/custom_phy/av_hssi_pipe_gen1_2_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_hssi_rx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_hssi_rx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_rx_pcs_pma_interface_rbc" {  } { { "custom_phy/av_hssi_rx_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy/av_hssi_rx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_hssi_rx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_hssi_rx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_rx_pld_pcs_interface_rbc" {  } { { "custom_phy/av_hssi_rx_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy/av_hssi_rx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_hssi_tx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_hssi_tx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_tx_pcs_pma_interface_rbc" {  } { { "custom_phy/av_hssi_tx_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy/av_hssi_tx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_hssi_tx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_hssi_tx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_tx_pld_pcs_interface_rbc" {  } { { "custom_phy/av_hssi_tx_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy/av_hssi_tx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/altera_xcvr_reset_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/altera_xcvr_reset_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_reset_control " "Found entity 1: altera_xcvr_reset_control" {  } { { "custom_phy/altera_xcvr_reset_control.sv" "" { Text "F:/project_072_z/custom_phy/altera_xcvr_reset_control.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/alt_xcvr_reset_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/alt_xcvr_reset_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reset_counter " "Found entity 1: alt_xcvr_reset_counter" {  } { { "custom_phy/alt_xcvr_reset_counter.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_reset_counter.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "custom_phy/alt_xcvr_arbiter.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "custom_phy/alt_xcvr_m2s.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_control_gphy.v 1 1 " "Found 1 design units, including 1 entities, in source file block_control_gphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block_control_GPHY " "Found entity 1: Block_control_GPHY" {  } { { "Block_control_GPHY.v" "" { Text "F:/project_072_z/Block_control_GPHY.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_long.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_long.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_long " "Found entity 1: reset_long" {  } { { "reset_long.v" "" { Text "F:/project_072_z/reset_long.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_read_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file block_read_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block_read_spi " "Found entity 1: Block_read_spi" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244582924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244582924 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Block_write_spi.v " "Can't analyze file -- file output_files/Block_write_spi.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1588244582929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufin7.v 2 2 " "Found 2 design units, including 2 entities, in source file bufin7.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufin7_iobuf_in_7qh " "Found entity 1: bufin7_iobuf_in_7qh" {  } { { "bufin7.v" "" { Text "F:/project_072_z/bufin7.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583003 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufin7 " "Found entity 2: bufin7" {  } { { "bufin7.v" "" { Text "F:/project_072_z/bufin7.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufout4.v 2 2 " "Found 2 design units, including 2 entities, in source file bufout4.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufout4_iobuf_out_rhs " "Found entity 1: bufout4_iobuf_out_rhs" {  } { { "bufout4.v" "" { Text "F:/project_072_z/bufout4.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583079 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufout4 " "Found entity 2: bufout4" {  } { { "bufout4.v" "" { Text "F:/project_072_z/bufout4.v" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_gigtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_gigtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_gigtrans " "Found entity 1: pll_gigtrans" {  } { { "pll_gigtrans.v" "" { Text "F:/project_072_z/pll_gigtrans.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_gigtrans/pll_gigtrans_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_gigtrans/pll_gigtrans_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_gigtrans_0002 " "Found entity 1: pll_gigtrans_0002" {  } { { "pll_gigtrans/pll_gigtrans_0002.v" "" { Text "F:/project_072_z/pll_gigtrans/pll_gigtrans_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig.v" { { "Info" "ISGN_ENTITY_NAME" "1 phy_reconfig " "Found entity 1: phy_reconfig" {  } { { "phy_reconfig.v" "" { Text "F:/project_072_z/phy_reconfig.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file phy_reconfig/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (phy_reconfig) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (phy_reconfig)" {  } { { "phy_reconfig/altera_xcvr_functions.sv" "" { Text "F:/project_072_z/phy_reconfig/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file phy_reconfig/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (phy_reconfig) " "Found design unit 1: av_xcvr_h (SystemVerilog) (phy_reconfig)" {  } { { "phy_reconfig/av_xcvr_h.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "phy_reconfig/alt_xcvr_resync.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file phy_reconfig/alt_xcvr_reconfig_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_reconfig_h (SystemVerilog) (phy_reconfig) " "Found design unit 1: alt_xcvr_reconfig_h (SystemVerilog) (phy_reconfig)" {  } { { "phy_reconfig/alt_xcvr_reconfig_h.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_h.sv" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig " "Found entity 1: alt_xcvr_reconfig" {  } { { "phy_reconfig/alt_xcvr_reconfig.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cal_seq.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cal_seq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cal_seq " "Found entity 1: alt_xcvr_reconfig_cal_seq" {  } { { "phy_reconfig/alt_xcvr_reconfig_cal_seq.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cal_seq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xreconf_cif.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xreconf_cif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_cif " "Found entity 1: alt_xreconf_cif" {  } { { "phy_reconfig/alt_xreconf_cif.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xreconf_cif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xreconf_uif.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xreconf_uif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_uif " "Found entity 1: alt_xreconf_uif" {  } { { "phy_reconfig/alt_xreconf_uif.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xreconf_uif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xreconf_basic_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xreconf_basic_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_basic_acq " "Found entity 1: alt_xreconf_basic_acq" {  } { { "phy_reconfig/alt_xreconf_basic_acq.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xreconf_basic_acq.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_analog.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_analog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog " "Found entity 1: alt_xcvr_reconfig_analog" {  } { { "phy_reconfig/alt_xcvr_reconfig_analog.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_analog.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_analog_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_analog_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog_av " "Found entity 1: alt_xcvr_reconfig_analog_av" {  } { { "phy_reconfig/alt_xcvr_reconfig_analog_av.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_analog_av.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xreconf_analog_datactrl_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xreconf_analog_datactrl_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_datactrl_av " "Found entity 1: alt_xreconf_analog_datactrl_av" {  } { { "phy_reconfig/alt_xreconf_analog_datactrl_av.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xreconf_analog_datactrl_av.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xreconf_analog_rmw_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xreconf_analog_rmw_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_rmw_av " "Found entity 1: alt_xreconf_analog_rmw_av" {  } { { "phy_reconfig/alt_xreconf_analog_rmw_av.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xreconf_analog_rmw_av.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xreconf_analog_ctrlsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xreconf_analog_ctrlsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_ctrlsm " "Found entity 1: alt_xreconf_analog_ctrlsm" {  } { { "phy_reconfig/alt_xreconf_analog_ctrlsm.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xreconf_analog_ctrlsm.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_offset_cancellation.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_offset_cancellation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation " "Found entity 1: alt_xcvr_reconfig_offset_cancellation" {  } { { "phy_reconfig/alt_xcvr_reconfig_offset_cancellation.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_offset_cancellation.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation_av " "Found entity 1: alt_xcvr_reconfig_offset_cancellation_av" {  } { { "phy_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_eyemon.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_eyemon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_eyemon " "Found entity 1: alt_xcvr_reconfig_eyemon" {  } { { "phy_reconfig/alt_xcvr_reconfig_eyemon.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_eyemon.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_dfe.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_dfe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe " "Found entity 1: alt_xcvr_reconfig_dfe" {  } { { "phy_reconfig/alt_xcvr_reconfig_dfe.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_dfe.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_adce.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_adce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_adce " "Found entity 1: alt_xcvr_reconfig_adce" {  } { { "phy_reconfig/alt_xcvr_reconfig_adce.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_adce.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_dcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_dcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd " "Found entity 1: alt_xcvr_reconfig_dcd" {  } { { "phy_reconfig/alt_xcvr_reconfig_dcd.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_dcd.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_dcd_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_dcd_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_av " "Found entity 1: alt_xcvr_reconfig_dcd_av" {  } { { "phy_reconfig/alt_xcvr_reconfig_dcd_av.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_dcd_av.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_cal_av " "Found entity 1: alt_xcvr_reconfig_dcd_cal_av" {  } { { "phy_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_dcd_control_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_dcd_control_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_control_av " "Found entity 1: alt_xcvr_reconfig_dcd_control_av" {  } { { "phy_reconfig/alt_xcvr_reconfig_dcd_control_av.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_dcd_control_av.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_mif " "Found entity 1: alt_xcvr_reconfig_mif" {  } { { "phy_reconfig/alt_xcvr_reconfig_mif.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif " "Found entity 1: av_xcvr_reconfig_mif" {  } { { "phy_reconfig/av_xcvr_reconfig_mif.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xcvr_reconfig_mif_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_xcvr_reconfig_mif_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif_ctrl " "Found entity 1: av_xcvr_reconfig_mif_ctrl" {  } { { "phy_reconfig/av_xcvr_reconfig_mif_ctrl.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xcvr_reconfig_mif_ctrl.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xcvr_reconfig_mif_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_xcvr_reconfig_mif_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif_avmm " "Found entity 1: av_xcvr_reconfig_mif_avmm" {  } { { "phy_reconfig/av_xcvr_reconfig_mif_avmm.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xcvr_reconfig_mif_avmm.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_pll " "Found entity 1: alt_xcvr_reconfig_pll" {  } { { "phy_reconfig/alt_xcvr_reconfig_pll.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_pll " "Found entity 1: av_xcvr_reconfig_pll" {  } { { "phy_reconfig/av_xcvr_reconfig_pll.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xcvr_reconfig_pll_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_xcvr_reconfig_pll_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_pll_ctrl " "Found entity 1: av_xcvr_reconfig_pll_ctrl" {  } { { "phy_reconfig/av_xcvr_reconfig_pll_ctrl.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xcvr_reconfig_pll_ctrl.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_soc " "Found entity 1: alt_xcvr_reconfig_soc" {  } { { "phy_reconfig/alt_xcvr_reconfig_soc.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_soc.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_ram " "Found entity 1: alt_xcvr_reconfig_cpu_ram" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_ram.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_ram.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_direct.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_direct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_direct " "Found entity 1: alt_xcvr_reconfig_direct" {  } { { "phy_reconfig/alt_xcvr_reconfig_direct.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_direct.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_arbiter_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_arbiter_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_arbiter_acq " "Found entity 1: alt_arbiter_acq" {  } { { "phy_reconfig/alt_arbiter_acq.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_arbiter_acq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_basic " "Found entity 1: alt_xcvr_reconfig_basic" {  } { { "phy_reconfig/alt_xcvr_reconfig_basic.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_basic.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xrbasic_l2p_addr.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_xrbasic_l2p_addr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_addr " "Found entity 1: av_xrbasic_l2p_addr" {  } { { "phy_reconfig/av_xrbasic_l2p_addr.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xrbasic_l2p_addr.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xrbasic_l2p_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_xrbasic_l2p_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_ch " "Found entity 1: av_xrbasic_l2p_ch" {  } { { "phy_reconfig/av_xrbasic_l2p_ch.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xrbasic_l2p_ch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xrbasic_l2p_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_xrbasic_l2p_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_rom " "Found entity 1: av_xrbasic_l2p_rom" {  } { { "phy_reconfig/av_xrbasic_l2p_rom.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xrbasic_l2p_rom.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xrbasic_lif_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_xrbasic_lif_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_lif_csr " "Found entity 1: av_xrbasic_lif_csr" {  } { { "phy_reconfig/av_xrbasic_lif_csr.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xrbasic_lif_csr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xrbasic_lif.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_xrbasic_lif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_lif " "Found entity 1: av_xrbasic_lif" {  } { { "phy_reconfig/av_xrbasic_lif.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xrbasic_lif.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_basic " "Found entity 1: av_xcvr_reconfig_basic" {  } { { "phy_reconfig/av_xcvr_reconfig_basic.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xcvr_reconfig_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "phy_reconfig/alt_xcvr_arbiter.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "phy_reconfig/alt_xcvr_m2s.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "phy_reconfig/altera_wait_generate.v" "" { Text "F:/project_072_z/phy_reconfig/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file phy_reconfig/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "phy_reconfig/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583426 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "phy_reconfig/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583426 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "phy_reconfig/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/sv_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/sv_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_basic " "Found entity 1: sv_reconfig_bundle_to_basic" {  } { { "phy_reconfig/sv_reconfig_bundle_to_basic.sv" "" { Text "F:/project_072_z/phy_reconfig/sv_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_basic " "Found entity 1: av_reconfig_bundle_to_basic" {  } { { "phy_reconfig/av_reconfig_bundle_to_basic.sv" "" { Text "F:/project_072_z/phy_reconfig/av_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583441 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 phy_reconfig/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at phy_reconfig/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "phy_reconfig/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/phy_reconfig/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1588244583444 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 phy_reconfig/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at phy_reconfig/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "phy_reconfig/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/phy_reconfig/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1588244583444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "phy_reconfig/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/phy_reconfig/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu " "Found entity 1: alt_xcvr_reconfig_cpu" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu.v" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583477 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module " "Found entity 2: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583477 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_xcvr_reconfig_cpu_reconfig_cpu " "Found entity 3: alt_xcvr_reconfig_cpu_reconfig_cpu" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_irq_mapper " "Found entity 1: alt_xcvr_reconfig_cpu_irq_mapper" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "phy_reconfig/altera_reset_controller.v" "" { Text "F:/project_072_z/phy_reconfig/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "phy_reconfig/altera_reset_synchronizer.v" "" { Text "F:/project_072_z/phy_reconfig/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "phy_reconfig/altera_merlin_master_translator.sv" "" { Text "F:/project_072_z/phy_reconfig/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "phy_reconfig/altera_merlin_slave_translator.sv" "" { Text "F:/project_072_z/phy_reconfig/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "phy_reconfig/altera_merlin_master_agent.sv" "" { Text "F:/project_072_z/phy_reconfig/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "phy_reconfig/altera_merlin_slave_agent.sv" "" { Text "F:/project_072_z/phy_reconfig/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "phy_reconfig/altera_merlin_burst_uncompressor.sv" "" { Text "F:/project_072_z/phy_reconfig/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "phy_reconfig/altera_avalon_sc_fifo.v" "" { Text "F:/project_072_z/phy_reconfig/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583569 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588244583572 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588244583572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583582 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588244583584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588244583585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583595 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588244583597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588244583597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583607 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588244583610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588244583610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583620 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file phy_reconfig/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "phy_reconfig/altera_merlin_arbitrator.sv" "" { Text "F:/project_072_z/phy_reconfig/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583656 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "phy_reconfig/altera_merlin_arbitrator.sv" "" { Text "F:/project_072_z/phy_reconfig/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 phy_rst " "Found entity 1: phy_rst" {  } { { "phy_rst.v" "" { Text "F:/project_072_z/phy_rst.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_rst/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file phy_rst/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (phy_rst) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (phy_rst)" {  } { { "phy_rst/altera_xcvr_functions.sv" "" { Text "F:/project_072_z/phy_rst/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_rst/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_rst/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "phy_rst/alt_xcvr_resync.sv" "" { Text "F:/project_072_z/phy_rst/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_rst/altera_xcvr_reset_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_rst/altera_xcvr_reset_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_reset_control " "Found entity 1: altera_xcvr_reset_control" {  } { { "phy_rst/altera_xcvr_reset_control.sv" "" { Text "F:/project_072_z/phy_rst/altera_xcvr_reset_control.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_rst/alt_xcvr_reset_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_rst/alt_xcvr_reset_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reset_counter " "Found entity 1: alt_xcvr_reset_counter" {  } { { "phy_rst/alt_xcvr_reset_counter.sv" "" { Text "F:/project_072_z/phy_rst/alt_xcvr_reset_counter.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_phy_dac " "Found entity 1: custom_phy_dac" {  } { { "custom_phy_dac.v" "" { Text "F:/project_072_z/custom_phy_dac.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy_dac/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (custom_phy_dac) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (custom_phy_dac)" {  } { { "custom_phy_dac/altera_xcvr_functions.sv" "" { Text "F:/project_072_z/custom_phy_dac/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/altera_xcvr_custom.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/altera_xcvr_custom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_custom " "Found entity 1: altera_xcvr_custom" {  } { { "custom_phy_dac/altera_xcvr_custom.sv" "" { Text "F:/project_072_z/custom_phy_dac/altera_xcvr_custom.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_xcvr_custom_nr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_xcvr_custom_nr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_custom_nr " "Found entity 1: av_xcvr_custom_nr" {  } { { "custom_phy_dac/av_xcvr_custom_nr.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_nr.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_xcvr_custom_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_xcvr_custom_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_custom_native " "Found entity 1: av_xcvr_custom_native" {  } { { "custom_phy_dac/av_xcvr_custom_native.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_native.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "custom_phy_dac/alt_xcvr_resync.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/alt_xcvr_csr_common_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy_dac/alt_xcvr_csr_common_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_common_h (SystemVerilog) (custom_phy_dac) " "Found design unit 1: alt_xcvr_csr_common_h (SystemVerilog) (custom_phy_dac)" {  } { { "custom_phy_dac/alt_xcvr_csr_common_h.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_common_h.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/alt_xcvr_csr_common.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/alt_xcvr_csr_common.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_common " "Found entity 1: alt_xcvr_csr_common" {  } { { "custom_phy_dac/alt_xcvr_csr_common.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_common.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/alt_xcvr_csr_pcs8g_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy_dac/alt_xcvr_csr_pcs8g_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_pcs8g_h (SystemVerilog) (custom_phy_dac) " "Found design unit 1: alt_xcvr_csr_pcs8g_h (SystemVerilog) (custom_phy_dac)" {  } { { "custom_phy_dac/alt_xcvr_csr_pcs8g_h.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_pcs8g_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/alt_xcvr_csr_pcs8g.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/alt_xcvr_csr_pcs8g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_pcs8g " "Found entity 1: alt_xcvr_csr_pcs8g" {  } { { "custom_phy_dac/alt_xcvr_csr_pcs8g.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_pcs8g.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file custom_phy_dac/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "custom_phy_dac/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583849 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "custom_phy_dac/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583849 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "custom_phy_dac/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/alt_xcvr_mgmt2dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/alt_xcvr_mgmt2dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_mgmt2dec " "Found entity 1: alt_xcvr_mgmt2dec" {  } { { "custom_phy_dac/alt_xcvr_mgmt2dec.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_mgmt2dec.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "custom_phy_dac/altera_wait_generate.v" "" { Text "F:/project_072_z/custom_phy_dac/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583866 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1588244583868 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1588244583868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_xcvr " "Found entity 1: sv_reconfig_bundle_to_xcvr" {  } { { "custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/sv_reconfig_bundle_to_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/sv_reconfig_bundle_to_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_ip " "Found entity 1: sv_reconfig_bundle_to_ip" {  } { { "custom_phy_dac/sv_reconfig_bundle_to_ip.sv" "" { Text "F:/project_072_z/custom_phy_dac/sv_reconfig_bundle_to_ip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/sv_reconfig_bundle_merger.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/sv_reconfig_bundle_merger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_merger " "Found entity 1: sv_reconfig_bundle_merger" {  } { { "custom_phy_dac/sv_reconfig_bundle_merger.sv" "" { Text "F:/project_072_z/custom_phy_dac/sv_reconfig_bundle_merger.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy_dac/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (custom_phy_dac) " "Found design unit 1: av_xcvr_h (SystemVerilog) (custom_phy_dac)" {  } { { "custom_phy_dac/av_xcvr_h.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_xcvr_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_xcvr_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm_csr " "Found entity 1: av_xcvr_avmm_csr" {  } { { "custom_phy_dac/av_xcvr_avmm_csr.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_tx_pma_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_tx_pma_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma_ch " "Found entity 1: av_tx_pma_ch" {  } { { "custom_phy_dac/av_tx_pma_ch.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_tx_pma_ch.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_tx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_tx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma " "Found entity 1: av_tx_pma" {  } { { "custom_phy_dac/av_tx_pma.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_tx_pma.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_rx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_rx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_rx_pma " "Found entity 1: av_rx_pma" {  } { { "custom_phy_dac/av_rx_pma.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_rx_pma.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pma " "Found entity 1: av_pma" {  } { { "custom_phy_dac/av_pma.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_pma.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_pcs_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_pcs_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs_ch " "Found entity 1: av_pcs_ch" {  } { { "custom_phy_dac/av_pcs_ch.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_pcs_ch.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_pcs.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_pcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs " "Found entity 1: av_pcs" {  } { { "custom_phy_dac/av_pcs.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_pcs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_xcvr_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_xcvr_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm " "Found entity 1: av_xcvr_avmm" {  } { { "custom_phy_dac/av_xcvr_avmm.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_avmm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_xcvr_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_xcvr_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_native " "Found entity 1: av_xcvr_native" {  } { { "custom_phy_dac/av_xcvr_native.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_native.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244583994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244583994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_xcvr_plls.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_xcvr_plls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_plls " "Found entity 1: av_xcvr_plls" {  } { { "custom_phy_dac/av_xcvr_plls.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_plls.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_xcvr_data_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_xcvr_data_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_data_adapter " "Found entity 1: av_xcvr_data_adapter" {  } { { "custom_phy_dac/av_xcvr_data_adapter.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_data_adapter.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_basic " "Found entity 1: av_reconfig_bundle_to_basic" {  } { { "custom_phy_dac/av_reconfig_bundle_to_basic.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584021 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 custom_phy_dac/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy_dac/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "custom_phy_dac/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1588244584023 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 custom_phy_dac/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy_dac/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "custom_phy_dac/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1588244584024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "custom_phy_dac/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_hssi_8g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_hssi_8g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_rx_pcs_rbc " "Found entity 1: av_hssi_8g_rx_pcs_rbc" {  } { { "custom_phy_dac/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_hssi_8g_rx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_hssi_8g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_hssi_8g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_tx_pcs_rbc " "Found entity 1: av_hssi_8g_tx_pcs_rbc" {  } { { "custom_phy_dac/av_hssi_8g_tx_pcs_rbc.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_hssi_8g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_hssi_common_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_hssi_common_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pcs_pma_interface_rbc " "Found entity 1: av_hssi_common_pcs_pma_interface_rbc" {  } { { "custom_phy_dac/av_hssi_common_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_hssi_common_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_hssi_common_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_hssi_common_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pld_pcs_interface_rbc " "Found entity 1: av_hssi_common_pld_pcs_interface_rbc" {  } { { "custom_phy_dac/av_hssi_common_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_hssi_common_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_hssi_pipe_gen1_2_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_hssi_pipe_gen1_2_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_pipe_gen1_2_rbc " "Found entity 1: av_hssi_pipe_gen1_2_rbc" {  } { { "custom_phy_dac/av_hssi_pipe_gen1_2_rbc.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_hssi_pipe_gen1_2_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_hssi_rx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_hssi_rx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_rx_pcs_pma_interface_rbc" {  } { { "custom_phy_dac/av_hssi_rx_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_hssi_rx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_hssi_rx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_hssi_rx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_rx_pld_pcs_interface_rbc" {  } { { "custom_phy_dac/av_hssi_rx_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_hssi_rx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_hssi_tx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_hssi_tx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_tx_pcs_pma_interface_rbc" {  } { { "custom_phy_dac/av_hssi_tx_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_hssi_tx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_hssi_tx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_hssi_tx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_tx_pld_pcs_interface_rbc" {  } { { "custom_phy_dac/av_hssi_tx_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_hssi_tx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/altera_xcvr_reset_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/altera_xcvr_reset_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_reset_control " "Found entity 1: altera_xcvr_reset_control" {  } { { "custom_phy_dac/altera_xcvr_reset_control.sv" "" { Text "F:/project_072_z/custom_phy_dac/altera_xcvr_reset_control.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/alt_xcvr_reset_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/alt_xcvr_reset_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reset_counter " "Found entity 1: alt_xcvr_reset_counter" {  } { { "custom_phy_dac/alt_xcvr_reset_counter.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_reset_counter.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "custom_phy_dac/alt_xcvr_arbiter.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "custom_phy_dac/alt_xcvr_m2s.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PHY_pll " "Found entity 1: PHY_pll" {  } { { "PHY_pll.v" "" { Text "F:/project_072_z/PHY_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_pll/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file phy_pll/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (PHY_pll) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (PHY_pll)" {  } { { "PHY_pll/altera_xcvr_functions.sv" "" { Text "F:/project_072_z/PHY_pll/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_pll/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file phy_pll/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (PHY_pll) " "Found design unit 1: av_xcvr_h (SystemVerilog) (PHY_pll)" {  } { { "PHY_pll/av_xcvr_h.sv" "" { Text "F:/project_072_z/PHY_pll/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_pll/av_xcvr_plls.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_pll/av_xcvr_plls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_plls " "Found entity 1: av_xcvr_plls" {  } { { "PHY_pll/av_xcvr_plls.sv" "" { Text "F:/project_072_z/PHY_pll/av_xcvr_plls.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584195 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 PHY_pll/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at PHY_pll/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "PHY_pll/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/PHY_pll/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1588244584198 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 PHY_pll/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at PHY_pll/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "PHY_pll/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/PHY_pll/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1588244584198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_pll/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_pll/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "PHY_pll/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/PHY_pll/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_pll/av_xcvr_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_pll/av_xcvr_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm_csr " "Found entity 1: av_xcvr_avmm_csr" {  } { { "PHY_pll/av_xcvr_avmm_csr.sv" "" { Text "F:/project_072_z/PHY_pll/av_xcvr_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_pll/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_pll/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "PHY_pll/alt_xcvr_resync.sv" "" { Text "F:/project_072_z/PHY_pll/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufout2.v 2 2 " "Found 2 design units, including 2 entities, in source file bufout2.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufout2_iobuf_out_phs " "Found entity 1: bufout2_iobuf_out_phs" {  } { { "bufout2.v" "" { Text "F:/project_072_z/bufout2.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584302 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufout2 " "Found entity 2: bufout2" {  } { { "bufout2.v" "" { Text "F:/project_072_z/bufout2.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufout15.v 2 2 " "Found 2 design units, including 2 entities, in source file bufout15.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufout15_iobuf_out_djs " "Found entity 1: bufout15_iobuf_out_djs" {  } { { "bufout15.v" "" { Text "F:/project_072_z/bufout15.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584380 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufout15 " "Found entity 2: bufout15" {  } { { "bufout15.v" "" { Text "F:/project_072_z/bufout15.v" 446 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufout11.v 2 2 " "Found 2 design units, including 2 entities, in source file bufout11.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufout11_iobuf_out_9js " "Found entity 1: bufout11_iobuf_out_9js" {  } { { "bufout11.v" "" { Text "F:/project_072_z/bufout11.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584457 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufout11 " "Found entity 2: bufout11" {  } { { "bufout11.v" "" { Text "F:/project_072_z/bufout11.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll96.v 1 1 " "Found 1 design units, including 1 entities, in source file pll96.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll96 " "Found entity 1: pll96" {  } { { "pll96.v" "" { Text "F:/project_072_z/pll96.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584466 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "pll96/pll96_0002.v " "Can't analyze file -- file pll96/pll96_0002.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1588244584472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "error_sch.v 1 1 " "Found 1 design units, including 1 entities, in source file error_sch.v" { { "Info" "ISGN_ENTITY_NAME" "1 error_sch " "Found entity 1: error_sch" {  } { { "error_sch.v" "" { Text "F:/project_072_z/error_sch.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_phy_4line " "Found entity 1: custom_phy_4line" {  } { { "custom_phy_4line.v" "" { Text "F:/project_072_z/custom_phy_4line.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy_4line/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (custom_phy_4line) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (custom_phy_4line)" {  } { { "custom_phy_4line/altera_xcvr_functions.sv" "" { Text "F:/project_072_z/custom_phy_4line/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/altera_xcvr_custom.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/altera_xcvr_custom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_custom " "Found entity 1: altera_xcvr_custom" {  } { { "custom_phy_4line/altera_xcvr_custom.sv" "" { Text "F:/project_072_z/custom_phy_4line/altera_xcvr_custom.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_xcvr_custom_nr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_xcvr_custom_nr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_custom_nr " "Found entity 1: av_xcvr_custom_nr" {  } { { "custom_phy_4line/av_xcvr_custom_nr.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_xcvr_custom_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_xcvr_custom_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_custom_native " "Found entity 1: av_xcvr_custom_native" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "custom_phy_4line/alt_xcvr_resync.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/alt_xcvr_csr_common_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy_4line/alt_xcvr_csr_common_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_common_h (SystemVerilog) (custom_phy_4line) " "Found design unit 1: alt_xcvr_csr_common_h (SystemVerilog) (custom_phy_4line)" {  } { { "custom_phy_4line/alt_xcvr_csr_common_h.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_common_h.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/alt_xcvr_csr_common.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/alt_xcvr_csr_common.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_common " "Found entity 1: alt_xcvr_csr_common" {  } { { "custom_phy_4line/alt_xcvr_csr_common.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_common.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/alt_xcvr_csr_pcs8g_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy_4line/alt_xcvr_csr_pcs8g_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_pcs8g_h (SystemVerilog) (custom_phy_4line) " "Found design unit 1: alt_xcvr_csr_pcs8g_h (SystemVerilog) (custom_phy_4line)" {  } { { "custom_phy_4line/alt_xcvr_csr_pcs8g_h.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_pcs8g_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/alt_xcvr_csr_pcs8g.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/alt_xcvr_csr_pcs8g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_pcs8g " "Found entity 1: alt_xcvr_csr_pcs8g" {  } { { "custom_phy_4line/alt_xcvr_csr_pcs8g.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_pcs8g.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file custom_phy_4line/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "custom_phy_4line/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584621 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "custom_phy_4line/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584621 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "custom_phy_4line/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/alt_xcvr_mgmt2dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/alt_xcvr_mgmt2dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_mgmt2dec " "Found entity 1: alt_xcvr_mgmt2dec" {  } { { "custom_phy_4line/alt_xcvr_mgmt2dec.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_mgmt2dec.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "custom_phy_4line/altera_wait_generate.v" "" { Text "F:/project_072_z/custom_phy_4line/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584641 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1588244584644 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1588244584644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_xcvr " "Found entity 1: sv_reconfig_bundle_to_xcvr" {  } { { "custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/sv_reconfig_bundle_to_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/sv_reconfig_bundle_to_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_ip " "Found entity 1: sv_reconfig_bundle_to_ip" {  } { { "custom_phy_4line/sv_reconfig_bundle_to_ip.sv" "" { Text "F:/project_072_z/custom_phy_4line/sv_reconfig_bundle_to_ip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/sv_reconfig_bundle_merger.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/sv_reconfig_bundle_merger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_merger " "Found entity 1: sv_reconfig_bundle_merger" {  } { { "custom_phy_4line/sv_reconfig_bundle_merger.sv" "" { Text "F:/project_072_z/custom_phy_4line/sv_reconfig_bundle_merger.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy_4line/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (custom_phy_4line) " "Found design unit 1: av_xcvr_h (SystemVerilog) (custom_phy_4line)" {  } { { "custom_phy_4line/av_xcvr_h.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_xcvr_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_xcvr_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm_csr " "Found entity 1: av_xcvr_avmm_csr" {  } { { "custom_phy_4line/av_xcvr_avmm_csr.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_tx_pma_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_tx_pma_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma_ch " "Found entity 1: av_tx_pma_ch" {  } { { "custom_phy_4line/av_tx_pma_ch.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_tx_pma_ch.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_tx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_tx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma " "Found entity 1: av_tx_pma" {  } { { "custom_phy_4line/av_tx_pma.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_tx_pma.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_rx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_rx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_rx_pma " "Found entity 1: av_rx_pma" {  } { { "custom_phy_4line/av_rx_pma.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_rx_pma.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pma " "Found entity 1: av_pma" {  } { { "custom_phy_4line/av_pma.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_pma.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_pcs_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_pcs_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs_ch " "Found entity 1: av_pcs_ch" {  } { { "custom_phy_4line/av_pcs_ch.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_pcs_ch.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_pcs.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_pcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs " "Found entity 1: av_pcs" {  } { { "custom_phy_4line/av_pcs.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_pcs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_xcvr_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_xcvr_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm " "Found entity 1: av_xcvr_avmm" {  } { { "custom_phy_4line/av_xcvr_avmm.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_avmm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_xcvr_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_xcvr_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_native " "Found entity 1: av_xcvr_native" {  } { { "custom_phy_4line/av_xcvr_native.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_native.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_xcvr_plls.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_xcvr_plls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_plls " "Found entity 1: av_xcvr_plls" {  } { { "custom_phy_4line/av_xcvr_plls.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_plls.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_xcvr_data_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_xcvr_data_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_data_adapter " "Found entity 1: av_xcvr_data_adapter" {  } { { "custom_phy_4line/av_xcvr_data_adapter.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_data_adapter.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_basic " "Found entity 1: av_reconfig_bundle_to_basic" {  } { { "custom_phy_4line/av_reconfig_bundle_to_basic.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584821 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 custom_phy_4line/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy_4line/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "custom_phy_4line/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1588244584824 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 custom_phy_4line/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy_4line/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "custom_phy_4line/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1588244584824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "custom_phy_4line/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_rx_pcs_rbc " "Found entity 1: av_hssi_8g_rx_pcs_rbc" {  } { { "custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_hssi_8g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_hssi_8g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_tx_pcs_rbc " "Found entity 1: av_hssi_8g_tx_pcs_rbc" {  } { { "custom_phy_4line/av_hssi_8g_tx_pcs_rbc.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_hssi_8g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_hssi_common_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_hssi_common_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pcs_pma_interface_rbc " "Found entity 1: av_hssi_common_pcs_pma_interface_rbc" {  } { { "custom_phy_4line/av_hssi_common_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_hssi_common_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_hssi_common_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_hssi_common_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pld_pcs_interface_rbc " "Found entity 1: av_hssi_common_pld_pcs_interface_rbc" {  } { { "custom_phy_4line/av_hssi_common_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_hssi_common_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_hssi_pipe_gen1_2_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_hssi_pipe_gen1_2_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_pipe_gen1_2_rbc " "Found entity 1: av_hssi_pipe_gen1_2_rbc" {  } { { "custom_phy_4line/av_hssi_pipe_gen1_2_rbc.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_hssi_pipe_gen1_2_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_hssi_rx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_hssi_rx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_rx_pcs_pma_interface_rbc" {  } { { "custom_phy_4line/av_hssi_rx_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_hssi_rx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_hssi_rx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_hssi_rx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_rx_pld_pcs_interface_rbc" {  } { { "custom_phy_4line/av_hssi_rx_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_hssi_rx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_hssi_tx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_hssi_tx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_tx_pcs_pma_interface_rbc" {  } { { "custom_phy_4line/av_hssi_tx_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_hssi_tx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_hssi_tx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_hssi_tx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_tx_pld_pcs_interface_rbc" {  } { { "custom_phy_4line/av_hssi_tx_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_hssi_tx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/altera_xcvr_reset_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/altera_xcvr_reset_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_reset_control " "Found entity 1: altera_xcvr_reset_control" {  } { { "custom_phy_4line/altera_xcvr_reset_control.sv" "" { Text "F:/project_072_z/custom_phy_4line/altera_xcvr_reset_control.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/alt_xcvr_reset_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/alt_xcvr_reset_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reset_counter " "Found entity 1: alt_xcvr_reset_counter" {  } { { "custom_phy_4line/alt_xcvr_reset_counter.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_reset_counter.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "custom_phy_4line/alt_xcvr_arbiter.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "custom_phy_4line/alt_xcvr_m2s.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll240_120.v 1 1 " "Found 1 design units, including 1 entities, in source file pll240_120.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll240_120 " "Found entity 1: pll240_120" {  } { { "pll240_120.v" "" { Text "F:/project_072_z/pll240_120.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244584990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244584990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll240_120/pll240_120_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll240_120/pll240_120_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll240_120_0002 " "Found entity 1: pll240_120_0002" {  } { { "pll240_120/pll240_120_0002.v" "" { Text "F:/project_072_z/pll240_120/pll240_120_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo64_16.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo64_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo64_16 " "Found entity 1: fifo64_16" {  } { { "fifo64_16.v" "" { Text "F:/project_072_z/fifo64_16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mem " "Found entity 1: fifo_mem" {  } { { "fifo_mem.v" "" { Text "F:/project_072_z/fifo_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll100.v 1 1 " "Found 1 design units, including 1 entities, in source file pll100.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll100 " "Found entity 1: pll100" {  } { { "pll100.v" "" { Text "F:/project_072_z/pll100.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll100/pll100_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll100/pll100_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll100_0002 " "Found entity 1: pll100_0002" {  } { { "pll100/pll100_0002.v" "" { Text "F:/project_072_z/pll100/pll100_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iq_quarta_mix2.v 1 1 " "Found 1 design units, including 1 entities, in source file iq_quarta_mix2.v" { { "Info" "ISGN_ENTITY_NAME" "1 iq_quarta_mix2 " "Found entity 1: iq_quarta_mix2" {  } { { "iq_quarta_mix2.v" "" { Text "F:/project_072_z/iq_quarta_mix2.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "F:/project_072_z/uart_tx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585113 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_tx_massiv.v(83) " "Verilog HDL information at uart_tx_massiv.v(83): always construct contains both blocking and non-blocking assignments" {  } { { "uart_tx_massiv.v" "" { Text "F:/project_072_z/uart_tx_massiv.v" 83 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1588244585116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_massiv.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_massiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_massiv " "Found entity 1: uart_tx_massiv" {  } { { "uart_tx_massiv.v" "" { Text "F:/project_072_z/uart_tx_massiv.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_delay1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_delay1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_delay1 " "Found entity 1: pll_delay1" {  } { { "pll_delay1.v" "" { Text "F:/project_072_z/pll_delay1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_delay1/pll_delay1_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_delay1/pll_delay1_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_delay1_0002 " "Found entity 1: pll_delay1_0002" {  } { { "pll_delay1/pll_delay1_0002.v" "" { Text "F:/project_072_z/pll_delay1/pll_delay1_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_gtx_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_gtx_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_gtx_adc " "Found entity 1: fifo_gtx_adc" {  } { { "fifo_gtx_adc.v" "" { Text "F:/project_072_z/fifo_gtx_adc.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_120_120_96_96_96.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_120_120_96_96_96.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_120_120_96_96_96 " "Found entity 1: pll_120_120_96_96_96" {  } { { "pll_120_120_96_96_96.v" "" { Text "F:/project_072_z/pll_120_120_96_96_96.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_120_120_96_96_96/pll_120_120_96_96_96_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_120_120_96_96_96/pll_120_120_96_96_96_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_120_120_96_96_96_0002 " "Found entity 1: pll_120_120_96_96_96_0002" {  } { { "pll_120_120_96_96_96/pll_120_120_96_96_96_0002.v" "" { Text "F:/project_072_z/pll_120_120_96_96_96/pll_120_120_96_96_96_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jesd204_lmfc.v 1 1 " "Found 1 design units, including 1 entities, in source file jesd204_lmfc.v" { { "Info" "ISGN_ENTITY_NAME" "1 jesd204_lmfc " "Found entity 1: jesd204_lmfc" {  } { { "jesd204_lmfc.v" "" { Text "F:/project_072_z/jesd204_lmfc.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_world_align.v 1 1 " "Found 1 design units, including 1 entities, in source file line_world_align.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_world_align " "Found entity 1: line_world_align" {  } { { "line_world_align.v" "" { Text "F:/project_072_z/line_world_align.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_data_flow.v 1 1 " "Found 1 design units, including 1 entities, in source file switch_data_flow.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch_data_flow " "Found entity 1: switch_data_flow" {  } { { "switch_data_flow.v" "" { Text "F:/project_072_z/switch_data_flow.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixer_to_iq.v 1 1 " "Found 1 design units, including 1 entities, in source file mixer_to_iq.v" { { "Info" "ISGN_ENTITY_NAME" "1 mixer_to_iq " "Found entity 1: mixer_to_iq" {  } { { "mixer_to_iq.v" "" { Text "F:/project_072_z/mixer_to_iq.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp_step1.v 1 1 " "Found 1 design units, including 1 entities, in source file dsp_step1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dsp_step1 " "Found entity 1: dsp_step1" {  } { { "dsp_step1.v" "" { Text "F:/project_072_z/dsp_step1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimator_t2.v 1 1 " "Found 1 design units, including 1 entities, in source file decimator_t2.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimator_t2 " "Found entity 1: decimator_t2" {  } { { "decimator_t2.v" "" { Text "F:/project_072_z/decimator_t2.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll125.v 1 1 " "Found 1 design units, including 1 entities, in source file pll125.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll125 " "Found entity 1: pll125" {  } { { "pll125.v" "" { Text "F:/project_072_z/pll125.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585345 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "pll125/pll125_0002.v " "Can't analyze file -- file pll125/pll125_0002.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1588244585351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_125_120_96_96_96_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_125_120_96_96_96_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_125_120_96_96_96_v1 " "Found entity 1: pll_125_120_96_96_96_v1" {  } { { "pll_125_120_96_96_96_v1.v" "" { Text "F:/project_072_z/pll_125_120_96_96_96_v1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_125_120_96_96_96_v1/pll_125_120_96_96_96_v1_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_125_120_96_96_96_v1/pll_125_120_96_96_96_v1_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_125_120_96_96_96_v1_0002 " "Found entity 1: pll_125_120_96_96_96_v1_0002" {  } { { "pll_125_120_96_96_96_v1/pll_125_120_96_96_96_v1_0002.v" "" { Text "F:/project_072_z/pll_125_120_96_96_96_v1/pll_125_120_96_96_96_v1_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_96.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_96.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_96 " "Found entity 1: pll_96" {  } { { "pll_96.v" "" { Text "F:/project_072_z/pll_96.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_96/pll_96_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_96/pll_96_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_96_0002 " "Found entity 1: pll_96_0002" {  } { { "pll_96/pll_96_0002.v" "" { Text "F:/project_072_z/pll_96/pll_96_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_240_120.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_240_120.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_240_120 " "Found entity 1: pll_240_120" {  } { { "pll_240_120.v" "" { Text "F:/project_072_z/pll_240_120.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_240_120/pll_240_120_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_240_120/pll_240_120_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_240_120_0002 " "Found entity 1: pll_240_120_0002" {  } { { "pll_240_120/pll_240_120_0002.v" "" { Text "F:/project_072_z/pll_240_120/pll_240_120_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iobuf_v1.v 2 2 " "Found 2 design units, including 2 entities, in source file iobuf_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 iobuf_v1_iobuf_bidir_nho " "Found entity 1: iobuf_v1_iobuf_bidir_nho" {  } { { "iobuf_v1.v" "" { Text "F:/project_072_z/iobuf_v1.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585497 ""} { "Info" "ISGN_ENTITY_NAME" "2 iobuf_v1 " "Found entity 2: iobuf_v1" {  } { { "iobuf_v1.v" "" { Text "F:/project_072_z/iobuf_v1.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buf_i2c.v 2 2 " "Found 2 design units, including 2 entities, in source file buf_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 buf_i2c_iobuf_bidir_nho " "Found entity 1: buf_i2c_iobuf_bidir_nho" {  } { { "buf_i2c.v" "" { Text "F:/project_072_z/buf_i2c.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585580 ""} { "Info" "ISGN_ENTITY_NAME" "2 buf_i2c " "Found entity 2: buf_i2c" {  } { { "buf_i2c.v" "" { Text "F:/project_072_z/buf_i2c.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "udp_form.v 1 1 " "Found 1 design units, including 1 entities, in source file udp_form.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_form " "Found entity 1: udp_form" {  } { { "udp_form.v" "" { Text "F:/project_072_z/udp_form.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file mac_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac_rst " "Found entity 1: mac_rst" {  } { { "mac_rst.v" "" { Text "F:/project_072_z/mac_rst.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_read_spi_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file block_read_spi_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block_read_spi_mac " "Found entity 1: Block_read_spi_mac" {  } { { "Block_read_spi_mac.v" "" { Text "F:/project_072_z/Block_read_spi_mac.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_write_spi_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file block_write_spi_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block_write_spi_mac " "Found entity 1: Block_write_spi_mac" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1.v" { { "Info" "ISGN_ENTITY_NAME" "1 reconfig_phy1 " "Found entity 1: reconfig_phy1" {  } { { "reconfig_phy1.v" "" { Text "F:/project_072_z/reconfig_phy1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file reconfig_phy1/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (reconfig_phy1) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (reconfig_phy1)" {  } { { "reconfig_phy1/altera_xcvr_functions.sv" "" { Text "F:/project_072_z/reconfig_phy1/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file reconfig_phy1/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (reconfig_phy1) " "Found design unit 1: av_xcvr_h (SystemVerilog) (reconfig_phy1)" {  } { { "reconfig_phy1/av_xcvr_h.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "reconfig_phy1/alt_xcvr_resync.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file reconfig_phy1/alt_xcvr_reconfig_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_reconfig_h (SystemVerilog) (reconfig_phy1) " "Found design unit 1: alt_xcvr_reconfig_h (SystemVerilog) (reconfig_phy1)" {  } { { "reconfig_phy1/alt_xcvr_reconfig_h.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_h.sv" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig " "Found entity 1: alt_xcvr_reconfig" {  } { { "reconfig_phy1/alt_xcvr_reconfig.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cal_seq.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cal_seq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cal_seq " "Found entity 1: alt_xcvr_reconfig_cal_seq" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cal_seq.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cal_seq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xreconf_cif.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xreconf_cif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_cif " "Found entity 1: alt_xreconf_cif" {  } { { "reconfig_phy1/alt_xreconf_cif.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xreconf_cif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xreconf_uif.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xreconf_uif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_uif " "Found entity 1: alt_xreconf_uif" {  } { { "reconfig_phy1/alt_xreconf_uif.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xreconf_uif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xreconf_basic_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xreconf_basic_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_basic_acq " "Found entity 1: alt_xreconf_basic_acq" {  } { { "reconfig_phy1/alt_xreconf_basic_acq.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xreconf_basic_acq.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_analog.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_analog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog " "Found entity 1: alt_xcvr_reconfig_analog" {  } { { "reconfig_phy1/alt_xcvr_reconfig_analog.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_analog.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_analog_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_analog_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog_av " "Found entity 1: alt_xcvr_reconfig_analog_av" {  } { { "reconfig_phy1/alt_xcvr_reconfig_analog_av.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_analog_av.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xreconf_analog_datactrl_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xreconf_analog_datactrl_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_datactrl_av " "Found entity 1: alt_xreconf_analog_datactrl_av" {  } { { "reconfig_phy1/alt_xreconf_analog_datactrl_av.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xreconf_analog_datactrl_av.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xreconf_analog_rmw_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xreconf_analog_rmw_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_rmw_av " "Found entity 1: alt_xreconf_analog_rmw_av" {  } { { "reconfig_phy1/alt_xreconf_analog_rmw_av.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xreconf_analog_rmw_av.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xreconf_analog_ctrlsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xreconf_analog_ctrlsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_ctrlsm " "Found entity 1: alt_xreconf_analog_ctrlsm" {  } { { "reconfig_phy1/alt_xreconf_analog_ctrlsm.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xreconf_analog_ctrlsm.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_offset_cancellation.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_offset_cancellation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation " "Found entity 1: alt_xcvr_reconfig_offset_cancellation" {  } { { "reconfig_phy1/alt_xcvr_reconfig_offset_cancellation.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_offset_cancellation.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_offset_cancellation_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_offset_cancellation_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation_av " "Found entity 1: alt_xcvr_reconfig_offset_cancellation_av" {  } { { "reconfig_phy1/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_offset_cancellation_av.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_eyemon.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_eyemon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_eyemon " "Found entity 1: alt_xcvr_reconfig_eyemon" {  } { { "reconfig_phy1/alt_xcvr_reconfig_eyemon.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_eyemon.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_dfe.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_dfe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe " "Found entity 1: alt_xcvr_reconfig_dfe" {  } { { "reconfig_phy1/alt_xcvr_reconfig_dfe.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_dfe.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_adce.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_adce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_adce " "Found entity 1: alt_xcvr_reconfig_adce" {  } { { "reconfig_phy1/alt_xcvr_reconfig_adce.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_adce.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_dcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_dcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd " "Found entity 1: alt_xcvr_reconfig_dcd" {  } { { "reconfig_phy1/alt_xcvr_reconfig_dcd.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_dcd.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_dcd_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_dcd_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_av " "Found entity 1: alt_xcvr_reconfig_dcd_av" {  } { { "reconfig_phy1/alt_xcvr_reconfig_dcd_av.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_dcd_av.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_dcd_cal_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_dcd_cal_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_cal_av " "Found entity 1: alt_xcvr_reconfig_dcd_cal_av" {  } { { "reconfig_phy1/alt_xcvr_reconfig_dcd_cal_av.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_dcd_cal_av.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_dcd_control_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_dcd_control_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_control_av " "Found entity 1: alt_xcvr_reconfig_dcd_control_av" {  } { { "reconfig_phy1/alt_xcvr_reconfig_dcd_control_av.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_dcd_control_av.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_mif " "Found entity 1: alt_xcvr_reconfig_mif" {  } { { "reconfig_phy1/alt_xcvr_reconfig_mif.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif " "Found entity 1: av_xcvr_reconfig_mif" {  } { { "reconfig_phy1/av_xcvr_reconfig_mif.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xcvr_reconfig_mif_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_xcvr_reconfig_mif_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif_ctrl " "Found entity 1: av_xcvr_reconfig_mif_ctrl" {  } { { "reconfig_phy1/av_xcvr_reconfig_mif_ctrl.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xcvr_reconfig_mif_ctrl.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244585991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244585991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xcvr_reconfig_mif_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_xcvr_reconfig_mif_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif_avmm " "Found entity 1: av_xcvr_reconfig_mif_avmm" {  } { { "reconfig_phy1/av_xcvr_reconfig_mif_avmm.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xcvr_reconfig_mif_avmm.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_pll " "Found entity 1: alt_xcvr_reconfig_pll" {  } { { "reconfig_phy1/alt_xcvr_reconfig_pll.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_pll " "Found entity 1: av_xcvr_reconfig_pll" {  } { { "reconfig_phy1/av_xcvr_reconfig_pll.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xcvr_reconfig_pll_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_xcvr_reconfig_pll_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_pll_ctrl " "Found entity 1: av_xcvr_reconfig_pll_ctrl" {  } { { "reconfig_phy1/av_xcvr_reconfig_pll_ctrl.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xcvr_reconfig_pll_ctrl.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_soc " "Found entity 1: alt_xcvr_reconfig_soc" {  } { { "reconfig_phy1/alt_xcvr_reconfig_soc.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_soc.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_ram " "Found entity 1: alt_xcvr_reconfig_cpu_ram" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_ram.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_ram.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_direct.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_direct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_direct " "Found entity 1: alt_xcvr_reconfig_direct" {  } { { "reconfig_phy1/alt_xcvr_reconfig_direct.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_direct.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_arbiter_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_arbiter_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_arbiter_acq " "Found entity 1: alt_arbiter_acq" {  } { { "reconfig_phy1/alt_arbiter_acq.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_arbiter_acq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_basic " "Found entity 1: alt_xcvr_reconfig_basic" {  } { { "reconfig_phy1/alt_xcvr_reconfig_basic.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_basic.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xrbasic_l2p_addr.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_xrbasic_l2p_addr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_addr " "Found entity 1: av_xrbasic_l2p_addr" {  } { { "reconfig_phy1/av_xrbasic_l2p_addr.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xrbasic_l2p_addr.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xrbasic_l2p_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_xrbasic_l2p_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_ch " "Found entity 1: av_xrbasic_l2p_ch" {  } { { "reconfig_phy1/av_xrbasic_l2p_ch.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xrbasic_l2p_ch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xrbasic_l2p_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_xrbasic_l2p_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_rom " "Found entity 1: av_xrbasic_l2p_rom" {  } { { "reconfig_phy1/av_xrbasic_l2p_rom.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xrbasic_l2p_rom.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xrbasic_lif_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_xrbasic_lif_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_lif_csr " "Found entity 1: av_xrbasic_lif_csr" {  } { { "reconfig_phy1/av_xrbasic_lif_csr.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xrbasic_lif_csr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xrbasic_lif.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_xrbasic_lif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_lif " "Found entity 1: av_xrbasic_lif" {  } { { "reconfig_phy1/av_xrbasic_lif.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xrbasic_lif.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_basic " "Found entity 1: av_xcvr_reconfig_basic" {  } { { "reconfig_phy1/av_xcvr_reconfig_basic.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xcvr_reconfig_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "reconfig_phy1/alt_xcvr_arbiter.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "reconfig_phy1/alt_xcvr_m2s.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "reconfig_phy1/altera_wait_generate.v" "" { Text "F:/project_072_z/reconfig_phy1/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file reconfig_phy1/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "reconfig_phy1/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586237 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "reconfig_phy1/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586237 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "reconfig_phy1/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/sv_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/sv_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_basic " "Found entity 1: sv_reconfig_bundle_to_basic" {  } { { "reconfig_phy1/sv_reconfig_bundle_to_basic.sv" "" { Text "F:/project_072_z/reconfig_phy1/sv_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_basic " "Found entity 1: av_reconfig_bundle_to_basic" {  } { { "reconfig_phy1/av_reconfig_bundle_to_basic.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586263 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 reconfig_phy1/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at reconfig_phy1/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "reconfig_phy1/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1588244586266 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 reconfig_phy1/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at reconfig_phy1/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "reconfig_phy1/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1588244586266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "reconfig_phy1/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu " "Found entity 1: alt_xcvr_reconfig_cpu" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu.v" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586324 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module " "Found entity 2: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586324 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_xcvr_reconfig_cpu_reconfig_cpu " "Found entity 3: alt_xcvr_reconfig_cpu_reconfig_cpu" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_irq_mapper " "Found entity 1: alt_xcvr_reconfig_cpu_irq_mapper" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_irq_mapper.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "reconfig_phy1/altera_reset_controller.v" "" { Text "F:/project_072_z/reconfig_phy1/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "reconfig_phy1/altera_reset_synchronizer.v" "" { Text "F:/project_072_z/reconfig_phy1/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "reconfig_phy1/altera_merlin_master_translator.sv" "" { Text "F:/project_072_z/reconfig_phy1/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "reconfig_phy1/altera_merlin_slave_translator.sv" "" { Text "F:/project_072_z/reconfig_phy1/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "reconfig_phy1/altera_merlin_master_agent.sv" "" { Text "F:/project_072_z/reconfig_phy1/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "reconfig_phy1/altera_merlin_slave_agent.sv" "" { Text "F:/project_072_z/reconfig_phy1/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "reconfig_phy1/altera_merlin_burst_uncompressor.sv" "" { Text "F:/project_072_z/reconfig_phy1/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "reconfig_phy1/altera_avalon_sc_fifo.v" "" { Text "F:/project_072_z/reconfig_phy1/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588244586468 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588244586469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586488 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586488 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588244586490 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588244586491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586510 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588244586512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588244586512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586532 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588244586534 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588244586534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586553 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file reconfig_phy1/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "reconfig_phy1/altera_merlin_arbitrator.sv" "" { Text "F:/project_072_z/reconfig_phy1/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586612 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "reconfig_phy1/altera_merlin_arbitrator.sv" "" { Text "F:/project_072_z/reconfig_phy1/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_v040219_1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_v040219_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_v040219_1 " "Found entity 1: pll_v040219_1" {  } { { "pll_v040219_1.v" "" { Text "F:/project_072_z/pll_v040219_1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_v040219_1/pll_v040219_1_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_v040219_1/pll_v040219_1_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_v040219_1_0002 " "Found entity 1: pll_v040219_1_0002" {  } { { "pll_v040219_1/pll_v040219_1_0002.v" "" { Text "F:/project_072_z/pll_v040219_1/pll_v040219_1_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586699 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "udp_sender.v(129) " "Verilog HDL information at udp_sender.v(129): always construct contains both blocking and non-blocking assignments" {  } { { "udp_sender.v" "" { Text "F:/project_072_z/udp_sender.v" 129 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1588244586702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "udp_sender.v 1 1 " "Found 1 design units, including 1 entities, in source file udp_sender.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_sender " "Found entity 1: udp_sender" {  } { { "udp_sender.v" "" { Text "F:/project_072_z/udp_sender.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth1 " "Found entity 1: eth1" {  } { { "eth1.v" "" { Text "F:/project_072_z/eth1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/eth1_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/eth1_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth1_0002 " "Found entity 1: eth1_0002" {  } { { "eth1/eth1_0002.v" "" { Text "F:/project_072_z/eth1/eth1_0002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "eth1/altera_reset_controller.v" "" { Text "F:/project_072_z/eth1/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "eth1/altera_reset_synchronizer.v" "" { Text "F:/project_072_z/eth1/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_eth_tse_phyip_terminator.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_eth_tse_phyip_terminator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_phyip_terminator " "Found entity 1: altera_eth_tse_phyip_terminator" {  } { { "eth1/altera_eth_tse_phyip_terminator.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_phyip_terminator.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_fake_master.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_fake_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fake_master " "Found entity 1: altera_tse_fake_master" {  } { { "eth1/altera_tse_fake_master.v" "" { Text "F:/project_072_z/eth1/altera_tse_fake_master.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file eth1/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (eth1) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (eth1)" {  } { { "eth1/altera_xcvr_functions.sv" "" { Text "F:/project_072_z/eth1/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_xcvr_custom.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_xcvr_custom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_custom " "Found entity 1: altera_xcvr_custom" {  } { { "eth1/altera_xcvr_custom.sv" "" { Text "F:/project_072_z/eth1/altera_xcvr_custom.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_xcvr_custom_nr.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_xcvr_custom_nr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_custom_nr " "Found entity 1: av_xcvr_custom_nr" {  } { { "eth1/av_xcvr_custom_nr.sv" "" { Text "F:/project_072_z/eth1/av_xcvr_custom_nr.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_xcvr_custom_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_xcvr_custom_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_custom_native " "Found entity 1: av_xcvr_custom_native" {  } { { "eth1/av_xcvr_custom_native.sv" "" { Text "F:/project_072_z/eth1/av_xcvr_custom_native.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "eth1/alt_xcvr_resync.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/alt_xcvr_csr_common_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file eth1/alt_xcvr_csr_common_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_common_h (SystemVerilog) (eth1) " "Found design unit 1: alt_xcvr_csr_common_h (SystemVerilog) (eth1)" {  } { { "eth1/alt_xcvr_csr_common_h.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_csr_common_h.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244586990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244586990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/alt_xcvr_csr_common.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/alt_xcvr_csr_common.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_common " "Found entity 1: alt_xcvr_csr_common" {  } { { "eth1/alt_xcvr_csr_common.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_csr_common.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/alt_xcvr_csr_pcs8g_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file eth1/alt_xcvr_csr_pcs8g_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_pcs8g_h (SystemVerilog) (eth1) " "Found design unit 1: alt_xcvr_csr_pcs8g_h (SystemVerilog) (eth1)" {  } { { "eth1/alt_xcvr_csr_pcs8g_h.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_csr_pcs8g_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/alt_xcvr_csr_pcs8g.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/alt_xcvr_csr_pcs8g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_pcs8g " "Found entity 1: alt_xcvr_csr_pcs8g" {  } { { "eth1/alt_xcvr_csr_pcs8g.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_csr_pcs8g.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file eth1/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "eth1/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587069 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "eth1/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587069 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "eth1/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/alt_xcvr_mgmt2dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/alt_xcvr_mgmt2dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_mgmt2dec " "Found entity 1: alt_xcvr_mgmt2dec" {  } { { "eth1/alt_xcvr_mgmt2dec.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_mgmt2dec.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "eth1/altera_wait_generate.v" "" { Text "F:/project_072_z/eth1/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587097 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 eth1/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at eth1/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "eth1/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/eth1/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1588244587099 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 eth1/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at eth1/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "eth1/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/eth1/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1588244587099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/sv_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/sv_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_xcvr " "Found entity 1: sv_reconfig_bundle_to_xcvr" {  } { { "eth1/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/eth1/sv_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/sv_reconfig_bundle_to_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/sv_reconfig_bundle_to_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_ip " "Found entity 1: sv_reconfig_bundle_to_ip" {  } { { "eth1/sv_reconfig_bundle_to_ip.sv" "" { Text "F:/project_072_z/eth1/sv_reconfig_bundle_to_ip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/sv_reconfig_bundle_merger.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/sv_reconfig_bundle_merger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_merger " "Found entity 1: sv_reconfig_bundle_merger" {  } { { "eth1/sv_reconfig_bundle_merger.sv" "" { Text "F:/project_072_z/eth1/sv_reconfig_bundle_merger.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file eth1/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (eth1) " "Found design unit 1: av_xcvr_h (SystemVerilog) (eth1)" {  } { { "eth1/av_xcvr_h.sv" "" { Text "F:/project_072_z/eth1/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_xcvr_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_xcvr_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm_csr " "Found entity 1: av_xcvr_avmm_csr" {  } { { "eth1/av_xcvr_avmm_csr.sv" "" { Text "F:/project_072_z/eth1/av_xcvr_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_tx_pma_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_tx_pma_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma_ch " "Found entity 1: av_tx_pma_ch" {  } { { "eth1/av_tx_pma_ch.sv" "" { Text "F:/project_072_z/eth1/av_tx_pma_ch.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_tx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_tx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma " "Found entity 1: av_tx_pma" {  } { { "eth1/av_tx_pma.sv" "" { Text "F:/project_072_z/eth1/av_tx_pma.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_rx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_rx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_rx_pma " "Found entity 1: av_rx_pma" {  } { { "eth1/av_rx_pma.sv" "" { Text "F:/project_072_z/eth1/av_rx_pma.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pma " "Found entity 1: av_pma" {  } { { "eth1/av_pma.sv" "" { Text "F:/project_072_z/eth1/av_pma.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_pcs_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_pcs_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs_ch " "Found entity 1: av_pcs_ch" {  } { { "eth1/av_pcs_ch.sv" "" { Text "F:/project_072_z/eth1/av_pcs_ch.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_pcs.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_pcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs " "Found entity 1: av_pcs" {  } { { "eth1/av_pcs.sv" "" { Text "F:/project_072_z/eth1/av_pcs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_xcvr_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_xcvr_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm " "Found entity 1: av_xcvr_avmm" {  } { { "eth1/av_xcvr_avmm.sv" "" { Text "F:/project_072_z/eth1/av_xcvr_avmm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_xcvr_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_xcvr_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_native " "Found entity 1: av_xcvr_native" {  } { { "eth1/av_xcvr_native.sv" "" { Text "F:/project_072_z/eth1/av_xcvr_native.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_xcvr_plls.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_xcvr_plls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_plls " "Found entity 1: av_xcvr_plls" {  } { { "eth1/av_xcvr_plls.sv" "" { Text "F:/project_072_z/eth1/av_xcvr_plls.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_xcvr_data_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_xcvr_data_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_data_adapter " "Found entity 1: av_xcvr_data_adapter" {  } { { "eth1/av_xcvr_data_adapter.sv" "" { Text "F:/project_072_z/eth1/av_xcvr_data_adapter.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_basic " "Found entity 1: av_reconfig_bundle_to_basic" {  } { { "eth1/av_reconfig_bundle_to_basic.sv" "" { Text "F:/project_072_z/eth1/av_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587330 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 eth1/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at eth1/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "eth1/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/eth1/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1588244587332 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 eth1/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at eth1/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "eth1/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/eth1/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1588244587333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "eth1/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/eth1/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_hssi_8g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_hssi_8g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_rx_pcs_rbc " "Found entity 1: av_hssi_8g_rx_pcs_rbc" {  } { { "eth1/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "F:/project_072_z/eth1/av_hssi_8g_rx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_hssi_8g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_hssi_8g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_tx_pcs_rbc " "Found entity 1: av_hssi_8g_tx_pcs_rbc" {  } { { "eth1/av_hssi_8g_tx_pcs_rbc.sv" "" { Text "F:/project_072_z/eth1/av_hssi_8g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_hssi_common_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_hssi_common_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pcs_pma_interface_rbc " "Found entity 1: av_hssi_common_pcs_pma_interface_rbc" {  } { { "eth1/av_hssi_common_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/eth1/av_hssi_common_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_hssi_common_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_hssi_common_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pld_pcs_interface_rbc " "Found entity 1: av_hssi_common_pld_pcs_interface_rbc" {  } { { "eth1/av_hssi_common_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/eth1/av_hssi_common_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_hssi_pipe_gen1_2_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_hssi_pipe_gen1_2_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_pipe_gen1_2_rbc " "Found entity 1: av_hssi_pipe_gen1_2_rbc" {  } { { "eth1/av_hssi_pipe_gen1_2_rbc.sv" "" { Text "F:/project_072_z/eth1/av_hssi_pipe_gen1_2_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_hssi_rx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_hssi_rx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_rx_pcs_pma_interface_rbc" {  } { { "eth1/av_hssi_rx_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/eth1/av_hssi_rx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_hssi_rx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_hssi_rx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_rx_pld_pcs_interface_rbc" {  } { { "eth1/av_hssi_rx_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/eth1/av_hssi_rx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_hssi_tx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_hssi_tx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_tx_pcs_pma_interface_rbc" {  } { { "eth1/av_hssi_tx_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/eth1/av_hssi_tx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_hssi_tx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_hssi_tx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_tx_pld_pcs_interface_rbc" {  } { { "eth1/av_hssi_tx_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/eth1/av_hssi_tx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_xcvr_reset_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_xcvr_reset_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_reset_control " "Found entity 1: altera_xcvr_reset_control" {  } { { "eth1/altera_xcvr_reset_control.sv" "" { Text "F:/project_072_z/eth1/altera_xcvr_reset_control.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/alt_xcvr_reset_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/alt_xcvr_reset_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reset_counter " "Found entity 1: alt_xcvr_reset_counter" {  } { { "eth1/alt_xcvr_reset_counter.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_reset_counter.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "eth1/alt_xcvr_arbiter.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "eth1/alt_xcvr_m2s.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_eth_tse_pcs_pma_phyip.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_eth_tse_pcs_pma_phyip.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_pcs_pma_phyip " "Found entity 1: altera_eth_tse_pcs_pma_phyip" {  } { { "eth1/altera_eth_tse_pcs_pma_phyip.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_align_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_align_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_align_sync " "Found entity 1: altera_tse_align_sync" {  } { { "eth1/altera_tse_align_sync.v" "" { Text "F:/project_072_z/eth1/altera_tse_align_sync.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_dec10b8b.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_dec10b8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dec10b8b " "Found entity 1: altera_tse_dec10b8b" {  } { { "eth1/altera_tse_dec10b8b.v" "" { Text "F:/project_072_z/eth1/altera_tse_dec10b8b.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244587872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244587872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_dec_func.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_dec_func.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dec_func " "Found entity 1: altera_tse_dec_func" {  } { { "eth1/altera_tse_dec_func.v" "" { Text "F:/project_072_z/eth1/altera_tse_dec_func.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244588066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244588066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_enc8b10b.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_enc8b10b.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_enc8b10b " "Found entity 1: altera_tse_enc8b10b" {  } { { "eth1/altera_tse_enc8b10b.v" "" { Text "F:/project_072_z/eth1/altera_tse_enc8b10b.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244588187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244588187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_autoneg.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_autoneg.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_autoneg " "Found entity 1: altera_tse_top_autoneg" {  } { { "eth1/altera_tse_top_autoneg.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_autoneg.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244588339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244588339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_carrier_sense.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_carrier_sense.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_carrier_sense " "Found entity 1: altera_tse_carrier_sense" {  } { { "eth1/altera_tse_carrier_sense.v" "" { Text "F:/project_072_z/eth1/altera_tse_carrier_sense.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244588444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244588444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clk_gen " "Found entity 1: altera_tse_clk_gen" {  } { { "eth1/altera_tse_clk_gen.v" "" { Text "F:/project_072_z/eth1/altera_tse_clk_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244588544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244588544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_sgmii_clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_sgmii_clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sgmii_clk_div " "Found entity 1: altera_tse_sgmii_clk_div" {  } { { "eth1/altera_tse_sgmii_clk_div.v" "" { Text "F:/project_072_z/eth1/altera_tse_sgmii_clk_div.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244588643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244588643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_sgmii_clk_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_sgmii_clk_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sgmii_clk_enable " "Found entity 1: altera_tse_sgmii_clk_enable" {  } { { "eth1/altera_tse_sgmii_clk_enable.v" "" { Text "F:/project_072_z/eth1/altera_tse_sgmii_clk_enable.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244588743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244588743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_encapsulation.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_encapsulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_encapsulation " "Found entity 1: altera_tse_rx_encapsulation" {  } { { "eth1/altera_tse_rx_encapsulation.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_encapsulation.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244588883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244588883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_tx_encapsulation.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_tx_encapsulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_encapsulation " "Found entity 1: altera_tse_tx_encapsulation" {  } { { "eth1/altera_tse_tx_encapsulation.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_encapsulation.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244589013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244589013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_encapsulation_strx_gx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_encapsulation_strx_gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_encapsulation_strx_gx " "Found entity 1: altera_tse_rx_encapsulation_strx_gx" {  } { { "eth1/altera_tse_rx_encapsulation_strx_gx.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_encapsulation_strx_gx.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244589167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244589167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_pcs_control.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_pcs_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pcs_control " "Found entity 1: altera_tse_pcs_control" {  } { { "eth1/altera_tse_pcs_control.v" "" { Text "F:/project_072_z/eth1/altera_tse_pcs_control.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244589274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244589274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_pcs_host_control.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_pcs_host_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pcs_host_control " "Found entity 1: altera_tse_pcs_host_control" {  } { { "eth1/altera_tse_pcs_host_control.v" "" { Text "F:/project_072_z/eth1/altera_tse_pcs_host_control.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244589384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244589384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_mdio_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_mdio_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_reg " "Found entity 1: altera_tse_mdio_reg" {  } { { "eth1/altera_tse_mdio_reg.v" "" { Text "F:/project_072_z/eth1/altera_tse_mdio_reg.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244589535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244589535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_mii_rx_if_pcs.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_mii_rx_if_pcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_rx_if_pcs " "Found entity 1: altera_tse_mii_rx_if_pcs" {  } { { "eth1/altera_tse_mii_rx_if_pcs.v" "" { Text "F:/project_072_z/eth1/altera_tse_mii_rx_if_pcs.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244589646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244589646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_mii_tx_if_pcs.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_mii_tx_if_pcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_tx_if_pcs " "Found entity 1: altera_tse_mii_tx_if_pcs" {  } { { "eth1/altera_tse_mii_tx_if_pcs.v" "" { Text "F:/project_072_z/eth1/altera_tse_mii_tx_if_pcs.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244589747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244589747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_sync " "Found entity 1: altera_tse_rx_sync" {  } { { "eth1/altera_tse_rx_sync.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_sync.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244589867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244589867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_sgmii_clk_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_sgmii_clk_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sgmii_clk_cntl " "Found entity 1: altera_tse_sgmii_clk_cntl" {  } { { "eth1/altera_tse_sgmii_clk_cntl.v" "" { Text "F:/project_072_z/eth1/altera_tse_sgmii_clk_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244589972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244589972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_colision_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_colision_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_colision_detect " "Found entity 1: altera_tse_colision_detect" {  } { { "eth1/altera_tse_colision_detect.v" "" { Text "F:/project_072_z/eth1/altera_tse_colision_detect.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244590082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244590082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_converter " "Found entity 1: altera_tse_rx_converter" {  } { { "eth1/altera_tse_rx_converter.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_converter.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244590201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244590201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_fifo_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_fifo_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_fifo_rd " "Found entity 1: altera_tse_rx_fifo_rd" {  } { { "eth1/altera_tse_rx_fifo_rd.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_fifo_rd.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244590315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244590315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_rx_converter.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_top_rx_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_rx_converter " "Found entity 1: altera_tse_top_rx_converter" {  } { { "eth1/altera_tse_top_rx_converter.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_rx_converter.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244590515 ""} { "Info" "ISGN_ENTITY_NAME" "2 tse_1588_ppm_counter " "Found entity 2: tse_1588_ppm_counter" {  } { { "eth1/altera_tse_top_rx_converter.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_rx_converter.v" 984 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244590515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244590515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_sgmii.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_sgmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_sgmii " "Found entity 1: altera_tse_top_sgmii" {  } { { "eth1/altera_tse_top_sgmii.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_sgmii.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244590636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244590636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_sgmii_strx_gx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_sgmii_strx_gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_sgmii_strx_gx " "Found entity 1: altera_tse_top_sgmii_strx_gx" {  } { { "eth1/altera_tse_top_sgmii_strx_gx.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_sgmii_strx_gx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244590755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244590755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_tx_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_tx_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_tx_converter " "Found entity 1: altera_tse_top_tx_converter" {  } { { "eth1/altera_tse_top_tx_converter.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_tx_converter.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244590885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244590885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_tx_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_tx_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_converter " "Found entity 1: altera_tse_tx_converter" {  } { { "eth1/altera_tse_tx_converter.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_converter.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244590995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244590995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_1000_base_x.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_1000_base_x.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_1000_base_x " "Found entity 1: altera_tse_top_1000_base_x" {  } { { "eth1/altera_tse_top_1000_base_x.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_1000_base_x.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244591132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244591132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_1000_base_x_strx_gx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_1000_base_x_strx_gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_1000_base_x_strx_gx " "Found entity 1: altera_tse_top_1000_base_x_strx_gx" {  } { { "eth1/altera_tse_top_1000_base_x_strx_gx.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_1000_base_x_strx_gx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244591266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244591266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_pcs.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_pcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_pcs " "Found entity 1: altera_tse_top_pcs" {  } { { "eth1/altera_tse_top_pcs.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_pcs.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244591376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244591376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_pcs_strx_gx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_pcs_strx_gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_pcs_strx_gx " "Found entity 1: altera_tse_top_pcs_strx_gx" {  } { { "eth1/altera_tse_top_pcs_strx_gx.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_pcs_strx_gx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244591487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244591487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_rx " "Found entity 1: altera_tse_top_rx" {  } { { "eth1/altera_tse_top_rx.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244591596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244591596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_tx " "Found entity 1: altera_tse_top_tx" {  } { { "eth1/altera_tse_top_tx.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244591701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244591701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_reset_sequencer.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_reset_sequencer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_reset_sequencer " "Found entity 1: altera_tse_reset_sequencer" {  } { { "eth1/altera_tse_reset_sequencer.sv" "" { Text "F:/project_072_z/eth1/altera_tse_reset_sequencer.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244591715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244591715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_reset_ctrl_lego.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_reset_ctrl_lego.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_reset_ctrl_lego " "Found entity 1: altera_tse_reset_ctrl_lego" {  } { { "eth1/altera_tse_reset_ctrl_lego.sv" "" { Text "F:/project_072_z/eth1/altera_tse_reset_ctrl_lego.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244591729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244591729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_xcvr_resync.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_xcvr_resync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_xcvr_resync " "Found entity 1: altera_tse_xcvr_resync" {  } { { "eth1/altera_tse_xcvr_resync.v" "" { Text "F:/project_072_z/eth1/altera_tse_xcvr_resync.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244591743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244591743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_gxb_aligned_rxsync.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_gxb_aligned_rxsync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gxb_aligned_rxsync " "Found entity 1: altera_tse_gxb_aligned_rxsync" {  } { { "eth1/altera_tse_gxb_aligned_rxsync.v" "" { Text "F:/project_072_z/eth1/altera_tse_gxb_aligned_rxsync.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244591758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244591758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_eth_tse_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_eth_tse_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer " "Found entity 1: altera_eth_tse_std_synchronizer" {  } { { "eth1/altera_eth_tse_std_synchronizer.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_std_synchronizer.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244591772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244591772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_eth_tse_std_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_eth_tse_std_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer_bundle " "Found entity 1: altera_eth_tse_std_synchronizer_bundle" {  } { { "eth1/altera_eth_tse_std_synchronizer_bundle.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_std_synchronizer_bundle.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244591786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244591786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_eth_tse_ptp_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_eth_tse_ptp_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_ptp_std_synchronizer " "Found entity 1: altera_eth_tse_ptp_std_synchronizer" {  } { { "eth1/altera_eth_tse_ptp_std_synchronizer.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_ptp_std_synchronizer.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244591801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244591801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_false_path_marker.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_false_path_marker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_false_path_marker " "Found entity 1: altera_tse_false_path_marker" {  } { { "eth1/altera_tse_false_path_marker.v" "" { Text "F:/project_072_z/eth1/altera_tse_false_path_marker.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244591815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244591815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_reset_synchronizer " "Found entity 1: altera_tse_reset_synchronizer" {  } { { "eth1/altera_tse_reset_synchronizer.v" "" { Text "F:/project_072_z/eth1/altera_tse_reset_synchronizer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244591828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244591828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clock_crosser " "Found entity 1: altera_tse_clock_crosser" {  } { { "eth1/altera_tse_clock_crosser.v" "" { Text "F:/project_072_z/eth1/altera_tse_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244591930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244591930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_a_fifo_13.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_a_fifo_13.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_13 " "Found entity 1: altera_tse_a_fifo_13" {  } { { "eth1/altera_tse_a_fifo_13.v" "" { Text "F:/project_072_z/eth1/altera_tse_a_fifo_13.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244592041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244592041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_a_fifo_24.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_a_fifo_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_24 " "Found entity 1: altera_tse_a_fifo_24" {  } { { "eth1/altera_tse_a_fifo_24.v" "" { Text "F:/project_072_z/eth1/altera_tse_a_fifo_24.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244592156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244592156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_a_fifo_34.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_a_fifo_34.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_34 " "Found entity 1: altera_tse_a_fifo_34" {  } { { "eth1/altera_tse_a_fifo_34.v" "" { Text "F:/project_072_z/eth1/altera_tse_a_fifo_34.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244592266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244592266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_a_fifo_opt_1246.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_a_fifo_opt_1246.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_1246 " "Found entity 1: altera_tse_a_fifo_opt_1246" {  } { { "eth1/altera_tse_a_fifo_opt_1246.v" "" { Text "F:/project_072_z/eth1/altera_tse_a_fifo_opt_1246.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244592395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244592395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_a_fifo_opt_14_44.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_a_fifo_opt_14_44.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_14_44 " "Found entity 1: altera_tse_a_fifo_opt_14_44" {  } { { "eth1/altera_tse_a_fifo_opt_14_44.v" "" { Text "F:/project_072_z/eth1/altera_tse_a_fifo_opt_14_44.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244592517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244592517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_a_fifo_opt_36_10.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_a_fifo_opt_36_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_36_10 " "Found entity 1: altera_tse_a_fifo_opt_36_10" {  } { { "eth1/altera_tse_a_fifo_opt_36_10.v" "" { Text "F:/project_072_z/eth1/altera_tse_a_fifo_opt_36_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244592646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244592646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_gray_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_gray_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gray_cnt " "Found entity 1: altera_tse_gray_cnt" {  } { { "eth1/altera_tse_gray_cnt.v" "" { Text "F:/project_072_z/eth1/altera_tse_gray_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244592754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244592754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_sdpm_altsyncram.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_sdpm_altsyncram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_altsyncram " "Found entity 1: altera_tse_sdpm_altsyncram" {  } { { "eth1/altera_tse_sdpm_altsyncram.v" "" { Text "F:/project_072_z/eth1/altera_tse_sdpm_altsyncram.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244592857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244592857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_altsyncram_dpm_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_altsyncram_dpm_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altsyncram_dpm_fifo " "Found entity 1: altera_tse_altsyncram_dpm_fifo" {  } { { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244592960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244592960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_bin_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_bin_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_bin_cnt " "Found entity 1: altera_tse_bin_cnt" {  } { { "eth1/altera_tse_bin_cnt.v" "" { Text "F:/project_072_z/eth1/altera_tse_bin_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244593064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244593064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ph_calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_ph_calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ph_calculator " "Found entity 1: altera_tse_ph_calculator" {  } { { "eth1/altera_tse_ph_calculator.sv" "" { Text "F:/project_072_z/eth1/altera_tse_ph_calculator.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244593175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244593175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_sdpm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_sdpm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_gen " "Found entity 1: altera_tse_sdpm_gen" {  } { { "eth1/altera_tse_sdpm_gen.v" "" { Text "F:/project_072_z/eth1/altera_tse_sdpm_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244593280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244593280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_dec_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_dec_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x10_altecc_decoder_h5f " "Found entity 1: altera_tse_ecc_dec_x10_altecc_decoder_h5f" {  } { { "eth1/altera_tse_ecc_dec_x10.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244593412 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x10 " "Found entity 2: altera_tse_ecc_dec_x10" {  } { { "eth1/altera_tse_ecc_dec_x10.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x10.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244593412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244593412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_enc_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x10_altecc_encoder_p8b" {  } { { "eth1/altera_tse_ecc_enc_x10.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244593538 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x10 " "Found entity 2: altera_tse_ecc_enc_x10" {  } { { "eth1/altera_tse_ecc_enc_x10.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x10.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244593538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244593538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x10_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_ecc_enc_x10_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_wrapper " "Found entity 1: altera_tse_ecc_enc_x10_wrapper" {  } { { "eth1/altera_tse_ecc_enc_x10_wrapper.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x10_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244593638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244593638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_dec_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_dec_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x14_altecc_decoder_cre " "Found entity 1: altera_tse_ecc_dec_x14_altecc_decoder_cre" {  } { { "eth1/altera_tse_ecc_dec_x14.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244593770 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x14 " "Found entity 2: altera_tse_ecc_dec_x14" {  } { { "eth1/altera_tse_ecc_dec_x14.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x14.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244593770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244593770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_enc_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x14_altecc_encoder_p8b" {  } { { "eth1/altera_tse_ecc_enc_x14.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244593890 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x14 " "Found entity 2: altera_tse_ecc_enc_x14" {  } { { "eth1/altera_tse_ecc_enc_x14.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x14.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244593890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244593890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x14_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_ecc_enc_x14_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_wrapper " "Found entity 1: altera_tse_ecc_enc_x14_wrapper" {  } { { "eth1/altera_tse_ecc_enc_x14_wrapper.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x14_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244593987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244593987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_dec_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_dec_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x2_altecc_decoder_doe " "Found entity 1: altera_tse_ecc_dec_x2_altecc_decoder_doe" {  } { { "eth1/altera_tse_ecc_dec_x2.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244594108 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x2 " "Found entity 2: altera_tse_ecc_dec_x2" {  } { { "eth1/altera_tse_ecc_dec_x2.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x2.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244594108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244594108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_enc_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_altecc_encoder_q5b " "Found entity 1: altera_tse_ecc_enc_x2_altecc_encoder_q5b" {  } { { "eth1/altera_tse_ecc_enc_x2.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244594223 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x2 " "Found entity 2: altera_tse_ecc_enc_x2" {  } { { "eth1/altera_tse_ecc_enc_x2.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x2.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244594223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244594223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x2_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_ecc_enc_x2_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_wrapper " "Found entity 1: altera_tse_ecc_enc_x2_wrapper" {  } { { "eth1/altera_tse_ecc_enc_x2_wrapper.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x2_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244594320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244594320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_dec_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_dec_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x23_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x23_altecc_decoder_lre" {  } { { "eth1/altera_tse_ecc_dec_x23.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244594459 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x23 " "Found entity 2: altera_tse_ecc_dec_x23" {  } { { "eth1/altera_tse_ecc_dec_x23.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x23.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244594459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244594459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_enc_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x23_altecc_encoder_29b" {  } { { "eth1/altera_tse_ecc_enc_x23.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244594580 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x23 " "Found entity 2: altera_tse_ecc_enc_x23" {  } { { "eth1/altera_tse_ecc_enc_x23.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x23.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244594580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244594580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x23_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_ecc_enc_x23_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_wrapper " "Found entity 1: altera_tse_ecc_enc_x23_wrapper" {  } { { "eth1/altera_tse_ecc_enc_x23_wrapper.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x23_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244594676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244594676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_dec_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_dec_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x36_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x36_altecc_decoder_lre" {  } { { "eth1/altera_tse_ecc_dec_x36.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244594826 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x36 " "Found entity 2: altera_tse_ecc_dec_x36" {  } { { "eth1/altera_tse_ecc_dec_x36.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x36.v" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244594826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244594826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_enc_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x36_altecc_encoder_29b" {  } { { "eth1/altera_tse_ecc_enc_x36.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244594954 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x36 " "Found entity 2: altera_tse_ecc_enc_x36" {  } { { "eth1/altera_tse_ecc_enc_x36.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x36.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244594954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244594954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x36_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_ecc_enc_x36_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_wrapper " "Found entity 1: altera_tse_ecc_enc_x36_wrapper" {  } { { "eth1/altera_tse_ecc_enc_x36_wrapper.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x36_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244595052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244595052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_dec_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_dec_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x40_altecc_decoder_kre " "Found entity 1: altera_tse_ecc_dec_x40_altecc_decoder_kre" {  } { { "eth1/altera_tse_ecc_dec_x40.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244595202 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x40 " "Found entity 2: altera_tse_ecc_dec_x40" {  } { { "eth1/altera_tse_ecc_dec_x40.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x40.v" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244595202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244595202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_enc_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_altecc_encoder_19b " "Found entity 1: altera_tse_ecc_enc_x40_altecc_encoder_19b" {  } { { "eth1/altera_tse_ecc_enc_x40.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244595328 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x40 " "Found entity 2: altera_tse_ecc_enc_x40" {  } { { "eth1/altera_tse_ecc_enc_x40.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x40.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244595328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244595328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x40_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_ecc_enc_x40_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_wrapper " "Found entity 1: altera_tse_ecc_enc_x40_wrapper" {  } { { "eth1/altera_tse_ecc_enc_x40_wrapper.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x40_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244595427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244595427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_dec_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_dec_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x30_altecc_decoder_ire " "Found entity 1: altera_tse_ecc_dec_x30_altecc_decoder_ire" {  } { { "eth1/altera_tse_ecc_dec_x30.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244595571 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x30 " "Found entity 2: altera_tse_ecc_dec_x30" {  } { { "eth1/altera_tse_ecc_dec_x30.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x30.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244595571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244595571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_enc_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_altecc_encoder_v8b " "Found entity 1: altera_tse_ecc_enc_x30_altecc_encoder_v8b" {  } { { "eth1/altera_tse_ecc_enc_x30.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244595697 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x30 " "Found entity 2: altera_tse_ecc_enc_x30" {  } { { "eth1/altera_tse_ecc_enc_x30.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x30.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244595697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244595697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x30_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_ecc_enc_x30_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_wrapper " "Found entity 1: altera_tse_ecc_enc_x30_wrapper" {  } { { "eth1/altera_tse_ecc_enc_x30_wrapper.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x30_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244595795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244595795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_status_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_ecc_status_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_status_crosser " "Found entity 1: altera_tse_ecc_status_crosser" {  } { { "eth1/altera_tse_ecc_status_crosser.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_status_crosser.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244595896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244595896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "eth1/altera_std_synchronizer_nocut.v" "" { Text "F:/project_072_z/eth1/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244595909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244595909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_eth_tse_avalon_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_eth_tse_avalon_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_avalon_arbiter " "Found entity 1: altera_eth_tse_avalon_arbiter" {  } { { "eth1/altera_eth_tse_avalon_arbiter.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_avalon_arbiter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244596087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244596087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_eth_tse_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_eth_tse_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_mac " "Found entity 1: altera_eth_tse_mac" {  } { { "eth1/altera_eth_tse_mac.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244596348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244596348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_clk_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_clk_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clk_cntl " "Found entity 1: altera_tse_clk_cntl" {  } { { "eth1/altera_tse_clk_cntl.v" "" { Text "F:/project_072_z/eth1/altera_tse_clk_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244596454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244596454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_crc328checker.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_crc328checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328checker " "Found entity 1: altera_tse_crc328checker" {  } { { "eth1/altera_tse_crc328checker.v" "" { Text "F:/project_072_z/eth1/altera_tse_crc328checker.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244596561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244596561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_crc328generator.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_crc328generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328generator " "Found entity 1: altera_tse_crc328generator" {  } { { "eth1/altera_tse_crc328generator.v" "" { Text "F:/project_072_z/eth1/altera_tse_crc328generator.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244596708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244596708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_crc32ctl8.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_crc32ctl8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32ctl8 " "Found entity 1: altera_tse_crc32ctl8" {  } { { "eth1/altera_tse_crc32ctl8.v" "" { Text "F:/project_072_z/eth1/altera_tse_crc32ctl8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244596813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244596813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_crc32galois8.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_crc32galois8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32galois8 " "Found entity 1: altera_tse_crc32galois8" {  } { { "eth1/altera_tse_crc32galois8.v" "" { Text "F:/project_072_z/eth1/altera_tse_crc32galois8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244596926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244596926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_gmii_io.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_gmii_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gmii_io " "Found entity 1: altera_tse_gmii_io" {  } { { "eth1/altera_tse_gmii_io.v" "" { Text "F:/project_072_z/eth1/altera_tse_gmii_io.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244597037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244597037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_lb_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_lb_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_read_cntl " "Found entity 1: altera_tse_lb_read_cntl" {  } { { "eth1/altera_tse_lb_read_cntl.v" "" { Text "F:/project_072_z/eth1/altera_tse_lb_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244597141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244597141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_lb_wrt_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_lb_wrt_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_wrt_cntl " "Found entity 1: altera_tse_lb_wrt_cntl" {  } { { "eth1/altera_tse_lb_wrt_cntl.v" "" { Text "F:/project_072_z/eth1/altera_tse_lb_wrt_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244597244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244597244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_hashing.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_hashing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_hashing " "Found entity 1: altera_tse_hashing" {  } { { "eth1/altera_tse_hashing.v" "" { Text "F:/project_072_z/eth1/altera_tse_hashing.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244597353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244597353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_host_control.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_host_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control " "Found entity 1: altera_tse_host_control" {  } { { "eth1/altera_tse_host_control.v" "" { Text "F:/project_072_z/eth1/altera_tse_host_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244597476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244597476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_host_control_small.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_host_control_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control_small " "Found entity 1: altera_tse_host_control_small" {  } { { "eth1/altera_tse_host_control_small.v" "" { Text "F:/project_072_z/eth1/altera_tse_host_control_small.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244597600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244597600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_control " "Found entity 1: altera_tse_mac_control" {  } { { "eth1/altera_tse_mac_control.v" "" { Text "F:/project_072_z/eth1/altera_tse_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244597794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244597794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map " "Found entity 1: altera_tse_register_map" {  } { { "eth1/altera_tse_register_map.v" "" { Text "F:/project_072_z/eth1/altera_tse_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244598100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244598100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_register_map_small.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_register_map_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map_small " "Found entity 1: altera_tse_register_map_small" {  } { { "eth1/altera_tse_register_map_small.v" "" { Text "F:/project_072_z/eth1/altera_tse_register_map_small.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244598386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244598386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_counter_cntl " "Found entity 1: altera_tse_rx_counter_cntl" {  } { { "eth1/altera_tse_rx_counter_cntl.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244598540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244598540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_shared_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_shared_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_mac_control " "Found entity 1: altera_tse_shared_mac_control" {  } { { "eth1/altera_tse_shared_mac_control.v" "" { Text "F:/project_072_z/eth1/altera_tse_shared_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244598707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244598707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_shared_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_shared_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_register_map " "Found entity 1: altera_tse_shared_register_map" {  } { { "eth1/altera_tse_shared_register_map.v" "" { Text "F:/project_072_z/eth1/altera_tse_shared_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244599020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244599020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_tx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_tx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_counter_cntl " "Found entity 1: altera_tse_tx_counter_cntl" {  } { { "eth1/altera_tse_tx_counter_cntl.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244599160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244599160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_lfsr_10.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_lfsr_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lfsr_10 " "Found entity 1: altera_tse_lfsr_10" {  } { { "eth1/altera_tse_lfsr_10.v" "" { Text "F:/project_072_z/eth1/altera_tse_lfsr_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244599263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244599263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_loopback_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_loopback_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_loopback_ff " "Found entity 1: altera_tse_loopback_ff" {  } { { "eth1/altera_tse_loopback_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_loopback_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244599376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244599376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_altshifttaps.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_altshifttaps.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altshifttaps " "Found entity 1: altera_tse_altshifttaps" {  } { { "eth1/altera_tse_altshifttaps.v" "" { Text "F:/project_072_z/eth1/altera_tse_altshifttaps.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244599476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244599476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_fifoless_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_fifoless_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_rx " "Found entity 1: altera_tse_fifoless_mac_rx" {  } { { "eth1/altera_tse_fifoless_mac_rx.v" "" { Text "F:/project_072_z/eth1/altera_tse_fifoless_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244599851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244599851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_rx " "Found entity 1: altera_tse_mac_rx" {  } { { "eth1/altera_tse_mac_rx.v" "" { Text "F:/project_072_z/eth1/altera_tse_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244600198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244600198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_fifoless_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_fifoless_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_tx " "Found entity 1: altera_tse_fifoless_mac_tx" {  } { { "eth1/altera_tse_fifoless_mac_tx.v" "" { Text "F:/project_072_z/eth1/altera_tse_fifoless_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244600527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244600527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_tx " "Found entity 1: altera_tse_mac_tx" {  } { { "eth1/altera_tse_mac_tx.v" "" { Text "F:/project_072_z/eth1/altera_tse_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244600825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244600825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_magic_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_magic_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_magic_detection " "Found entity 1: altera_tse_magic_detection" {  } { { "eth1/altera_tse_magic_detection.v" "" { Text "F:/project_072_z/eth1/altera_tse_magic_detection.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244600961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244600961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio " "Found entity 1: altera_tse_mdio" {  } { { "eth1/altera_tse_mdio.v" "" { Text "F:/project_072_z/eth1/altera_tse_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244601098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244601098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_mdio_clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_mdio_clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_clk_gen " "Found entity 1: altera_tse_mdio_clk_gen" {  } { { "eth1/altera_tse_mdio_clk_gen.v" "" { Text "F:/project_072_z/eth1/altera_tse_mdio_clk_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244601201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244601201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_mdio_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_mdio_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_cntl " "Found entity 1: altera_tse_mdio_cntl" {  } { { "eth1/altera_tse_mdio_cntl.v" "" { Text "F:/project_072_z/eth1/altera_tse_mdio_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244601317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244601317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_mdio " "Found entity 1: altera_tse_top_mdio" {  } { { "eth1/altera_tse_top_mdio.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244601428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244601428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_mii_rx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_mii_rx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_rx_if " "Found entity 1: altera_tse_mii_rx_if" {  } { { "eth1/altera_tse_mii_rx_if.v" "" { Text "F:/project_072_z/eth1/altera_tse_mii_rx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244601545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244601545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_mii_tx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_mii_tx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_tx_if " "Found entity 1: altera_tse_mii_tx_if" {  } { { "eth1/altera_tse_mii_tx_if.v" "" { Text "F:/project_072_z/eth1/altera_tse_mii_tx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244601650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244601650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_base " "Found entity 1: altera_tse_pipeline_base" {  } { { "eth1/altera_tse_pipeline_base.v" "" { Text "F:/project_072_z/eth1/altera_tse_pipeline_base.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244601754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244601754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_stage " "Found entity 1: altera_tse_pipeline_stage" {  } { { "eth1/altera_tse_pipeline_stage.sv" "" { Text "F:/project_072_z/eth1/altera_tse_pipeline_stage.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244601859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244601859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_dpram_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_dpram_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_16x32 " "Found entity 1: altera_tse_dpram_16x32" {  } { { "eth1/altera_tse_dpram_16x32.v" "" { Text "F:/project_072_z/eth1/altera_tse_dpram_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244601979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244601979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_dpram_8x32.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_dpram_8x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_8x32 " "Found entity 1: altera_tse_dpram_8x32" {  } { { "eth1/altera_tse_dpram_8x32.v" "" { Text "F:/project_072_z/eth1/altera_tse_dpram_8x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244602098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244602098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_dpram_ecc_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_dpram_ecc_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_ecc_16x32 " "Found entity 1: altera_tse_dpram_ecc_16x32" {  } { { "eth1/altera_tse_dpram_ecc_16x32.v" "" { Text "F:/project_072_z/eth1/altera_tse_dpram_ecc_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244602217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244602217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_fifoless_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_fifoless_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_retransmit_cntl " "Found entity 1: altera_tse_fifoless_retransmit_cntl" {  } { { "eth1/altera_tse_fifoless_retransmit_cntl.v" "" { Text "F:/project_072_z/eth1/altera_tse_fifoless_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244602375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244602375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_retransmit_cntl " "Found entity 1: altera_tse_retransmit_cntl" {  } { { "eth1/altera_tse_retransmit_cntl.v" "" { Text "F:/project_072_z/eth1/altera_tse_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244602526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244602526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rgmii_in1.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rgmii_in1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in1 " "Found entity 1: altera_tse_rgmii_in1" {  } { { "eth1/altera_tse_rgmii_in1.v" "" { Text "F:/project_072_z/eth1/altera_tse_rgmii_in1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244602541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244602541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rgmii_in4.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rgmii_in4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in4 " "Found entity 1: altera_tse_rgmii_in4" {  } { { "eth1/altera_tse_rgmii_in4.v" "" { Text "F:/project_072_z/eth1/altera_tse_rgmii_in4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244602556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244602556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_nf_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_nf_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_nf_rgmii_module " "Found entity 1: altera_tse_nf_rgmii_module" {  } { { "eth1/altera_tse_nf_rgmii_module.v" "" { Text "F:/project_072_z/eth1/altera_tse_nf_rgmii_module.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244602667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244602667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_module " "Found entity 1: altera_tse_rgmii_module" {  } { { "eth1/altera_tse_rgmii_module.v" "" { Text "F:/project_072_z/eth1/altera_tse_rgmii_module.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244602682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244602682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rgmii_out1.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rgmii_out1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out1 " "Found entity 1: altera_tse_rgmii_out1" {  } { { "eth1/altera_tse_rgmii_out1.v" "" { Text "F:/project_072_z/eth1/altera_tse_rgmii_out1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244602696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244602696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rgmii_out4.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rgmii_out4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out4 " "Found entity 1: altera_tse_rgmii_out4" {  } { { "eth1/altera_tse_rgmii_out4.v" "" { Text "F:/project_072_z/eth1/altera_tse_rgmii_out4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244602712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244602712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff " "Found entity 1: altera_tse_rx_ff" {  } { { "eth1/altera_tse_rx_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244602856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244602856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_min_ff " "Found entity 1: altera_tse_rx_min_ff" {  } { { "eth1/altera_tse_rx_min_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244603045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244603045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl " "Found entity 1: altera_tse_rx_ff_cntrl" {  } { { "eth1/altera_tse_rx_ff_cntrl.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244603186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244603186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32 " "Found entity 1: altera_tse_rx_ff_cntrl_32" {  } { { "eth1/altera_tse_rx_ff_cntrl_32.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244603336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244603336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_rx_ff_cntrl_32_shift16" {  } { { "eth1/altera_tse_rx_ff_cntrl_32_shift16.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244603501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244603501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_length " "Found entity 1: altera_tse_rx_ff_length" {  } { { "eth1/altera_tse_rx_ff_length.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244603604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244603604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_stat_extract " "Found entity 1: altera_tse_rx_stat_extract" {  } { { "eth1/altera_tse_rx_stat_extract.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244603737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244603737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_timing_adapter32.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_timing_adapter32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter32 " "Found entity 1: altera_tse_timing_adapter32" {  } { { "eth1/altera_tse_timing_adapter32.v" "" { Text "F:/project_072_z/eth1/altera_tse_timing_adapter32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244603846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244603846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_timing_adapter8.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_timing_adapter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter8 " "Found entity 1: altera_tse_timing_adapter8" {  } { { "eth1/altera_tse_timing_adapter8.v" "" { Text "F:/project_072_z/eth1/altera_tse_timing_adapter8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244603955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244603955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_timing_adapter_fifo32.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_timing_adapter_fifo32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo32 " "Found entity 1: altera_tse_timing_adapter_fifo32" {  } { { "eth1/altera_tse_timing_adapter_fifo32.v" "" { Text "F:/project_072_z/eth1/altera_tse_timing_adapter_fifo32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244604076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244604076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_timing_adapter_fifo8.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_timing_adapter_fifo8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo8 " "Found entity 1: altera_tse_timing_adapter_fifo8" {  } { { "eth1/altera_tse_timing_adapter_fifo8.v" "" { Text "F:/project_072_z/eth1/altera_tse_timing_adapter_fifo8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244604198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244604198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_1geth " "Found entity 1: altera_tse_top_1geth" {  } { { "eth1/altera_tse_top_1geth.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244604361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244604361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_fifoless_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_fifoless_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_fifoless_1geth " "Found entity 1: altera_tse_top_fifoless_1geth" {  } { { "eth1/altera_tse_top_fifoless_1geth.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_fifoless_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244604529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244604529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_w_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_w_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo " "Found entity 1: altera_tse_top_w_fifo" {  } { { "eth1/altera_tse_top_w_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244604734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244604734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_w_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_w_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo_10_100_1000 " "Found entity 1: altera_tse_top_w_fifo_10_100_1000" {  } { { "eth1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244604938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244604938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_wo_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_wo_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo " "Found entity 1: altera_tse_top_wo_fifo" {  } { { "eth1/altera_tse_top_wo_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_wo_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244605149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244605149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_wo_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_wo_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo_10_100_1000 " "Found entity 1: altera_tse_top_wo_fifo_10_100_1000" {  } { { "eth1/altera_tse_top_wo_fifo_10_100_1000.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_wo_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244605364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244605364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_gen_host.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_gen_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_gen_host " "Found entity 1: altera_tse_top_gen_host" {  } { { "eth1/altera_tse_top_gen_host.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_gen_host.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244605605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244605605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_tx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_tx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff " "Found entity 1: altera_tse_tx_ff" {  } { { "eth1/altera_tse_tx_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244605797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244605797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_tx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_tx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_min_ff " "Found entity 1: altera_tse_tx_min_ff" {  } { { "eth1/altera_tse_tx_min_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244605982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244605982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_tx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_tx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl " "Found entity 1: altera_tse_tx_ff_cntrl" {  } { { "eth1/altera_tse_tx_ff_cntrl.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244606100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244606100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_tx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_tx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32 " "Found entity 1: altera_tse_tx_ff_cntrl_32" {  } { { "eth1/altera_tse_tx_ff_cntrl_32.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244606222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244606222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_tx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_tx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_tx_ff_cntrl_32_shift16" {  } { { "eth1/altera_tse_tx_ff_cntrl_32_shift16.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244606355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244606355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_tx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_tx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_length " "Found entity 1: altera_tse_tx_ff_length" {  } { { "eth1/altera_tse_tx_ff_length.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244606458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244606458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_tx_ff_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_tx_ff_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_read_cntl " "Found entity 1: altera_tse_tx_ff_read_cntl" {  } { { "eth1/altera_tse_tx_ff_read_cntl.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_ff_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244606575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244606575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_tx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_tx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_stat_extract " "Found entity 1: altera_tse_tx_stat_extract" {  } { { "eth1/altera_tse_tx_stat_extract.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244606707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244606707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem1.v 1 1 " "Found 1 design units, including 1 entities, in source file mem1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem1 " "Found entity 1: mem1" {  } { { "mem1.v" "" { Text "F:/project_072_z/mem1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244606734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244606734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arp_sender.v 1 1 " "Found 1 design units, including 1 entities, in source file arp_sender.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp_sender " "Found entity 1: arp_sender" {  } { { "arp_sender.v" "" { Text "F:/project_072_z/arp_sender.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244606761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244606761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_v070319.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_v070319.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_v070319 " "Found entity 1: pll_v070319" {  } { { "pll_v070319.v" "" { Text "F:/project_072_z/pll_v070319.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244606776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244606776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_v070319/pll_v070319_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_v070319/pll_v070319_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_v070319_0002 " "Found entity 1: pll_v070319_0002" {  } { { "pll_v070319/pll_v070319_0002.v" "" { Text "F:/project_072_z/pll_v070319/pll_v070319_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244606792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244606792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z1.v 1 1 " "Found 1 design units, including 1 entities, in source file z1.v" { { "Info" "ISGN_ENTITY_NAME" "1 z1 " "Found entity 1: z1" {  } { { "z1.v" "" { Text "F:/project_072_z/z1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244606820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244606820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo1.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo1 " "Found entity 1: fifo1" {  } { { "fifo1.v" "" { Text "F:/project_072_z/fifo1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244606848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244606848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram4.v 1 1 " "Found 1 design units, including 1 entities, in source file ram4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram4 " "Found entity 1: ram4" {  } { { "ram4.v" "" { Text "F:/project_072_z/ram4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244606875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244606875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "F:/project_072_z/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244606903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244606903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_to_125.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_to_125.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_to_125 " "Found entity 1: fifo_to_125" {  } { { "fifo_to_125.v" "" { Text "F:/project_072_z/fifo_to_125.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244606932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244606932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "F:/project_072_z/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244606947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244606947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "F:/project_072_z/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244606963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244606963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir.v 1 1 " "Found 1 design units, including 1 entities, in source file fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "fir.v" "" { Text "F:/project_072_z/fir.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244606978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244606978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fir) " "Found design unit 1: dspba_library_package (fir)" {  } { { "fir/dspba_library_package.vhd" "" { Text "F:/project_072_z/fir/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244606981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244606981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fir/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "fir/dspba_library.vhd" "" { Text "F:/project_072_z/fir/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244606985 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "fir/dspba_library.vhd" "" { Text "F:/project_072_z/fir/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244606985 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "fir/dspba_library.vhd" "" { Text "F:/project_072_z/fir/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244606985 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "fir/dspba_library.vhd" "" { Text "F:/project_072_z/fir/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244606985 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "fir/dspba_library.vhd" "" { Text "F:/project_072_z/fir/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244606985 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "fir/dspba_library.vhd" "" { Text "F:/project_072_z/fir/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244606985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244606985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (fir) " "Found design unit 1: auk_dspip_math_pkg_hpfir (fir)" {  } { { "fir/auk_dspip_math_pkg_hpfir.vhd" "" { Text "F:/project_072_z/fir/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244606989 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "fir/auk_dspip_math_pkg_hpfir.vhd" "" { Text "F:/project_072_z/fir/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244606989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244606989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (fir) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (fir)" {  } { { "fir/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "F:/project_072_z/fir/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244606993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244606993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "F:/project_072_z/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244606996 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "F:/project_072_z/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244606996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244606996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "F:/project_072_z/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607000 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "F:/project_072_z/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244607000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "fir/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "F:/project_072_z/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607005 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "fir/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "F:/project_072_z/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244607005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "fir/auk_dspip_roundsat_hpfir.vhd" "" { Text "F:/project_072_z/fir/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607009 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "fir/auk_dspip_roundsat_hpfir.vhd" "" { Text "F:/project_072_z/fir/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244607009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fir/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "fir/altera_avalon_sc_fifo.v" "" { Text "F:/project_072_z/fir/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244607027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/fir_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/fir_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_0002_rtl_core-normal " "Found design unit 1: fir_0002_rtl_core-normal" {  } { { "fir/fir_0002_rtl_core.vhd" "" { Text "F:/project_072_z/fir/fir_0002_rtl_core.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607045 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_0002_rtl_core " "Found entity 1: fir_0002_rtl_core" {  } { { "fir/fir_0002_rtl_core.vhd" "" { Text "F:/project_072_z/fir/fir_0002_rtl_core.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244607045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/fir_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/fir_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_0002_ast-struct " "Found design unit 1: fir_0002_ast-struct" {  } { { "fir/fir_0002_ast.vhd" "" { Text "F:/project_072_z/fir/fir_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607049 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_0002_ast " "Found entity 1: fir_0002_ast" {  } { { "fir/fir_0002_ast.vhd" "" { Text "F:/project_072_z/fir/fir_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244607049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/fir_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/fir_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_0002-syn " "Found design unit 1: fir_0002-syn" {  } { { "fir/fir_0002.vhd" "" { Text "F:/project_072_z/fir/fir_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607052 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_0002 " "Found entity 1: fir_0002" {  } { { "fir/fir_0002.vhd" "" { Text "F:/project_072_z/fir/fir_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244607052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_z1.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_z1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_z1 " "Found entity 1: mem_z1" {  } { { "mem_z1.v" "" { Text "F:/project_072_z/mem_z1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244607080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_v2 " "Found entity 1: fir_v2" {  } { { "fir_v2.v" "" { Text "F:/project_072_z/fir_v2.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244607096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_v2/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fir_v2) " "Found design unit 1: dspba_library_package (fir_v2)" {  } { { "fir_v2/dspba_library_package.vhd" "" { Text "F:/project_072_z/fir_v2/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244607099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fir_v2/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "fir_v2/dspba_library.vhd" "" { Text "F:/project_072_z/fir_v2/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607102 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "fir_v2/dspba_library.vhd" "" { Text "F:/project_072_z/fir_v2/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607102 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "fir_v2/dspba_library.vhd" "" { Text "F:/project_072_z/fir_v2/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607102 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "fir_v2/dspba_library.vhd" "" { Text "F:/project_072_z/fir_v2/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607102 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "fir_v2/dspba_library.vhd" "" { Text "F:/project_072_z/fir_v2/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607102 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "fir_v2/dspba_library.vhd" "" { Text "F:/project_072_z/fir_v2/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244607102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir_v2/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (fir_v2) " "Found design unit 1: auk_dspip_math_pkg_hpfir (fir_v2)" {  } { { "fir_v2/auk_dspip_math_pkg_hpfir.vhd" "" { Text "F:/project_072_z/fir_v2/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607106 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "fir_v2/auk_dspip_math_pkg_hpfir.vhd" "" { Text "F:/project_072_z/fir_v2/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244607106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_v2/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (fir_v2) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (fir_v2)" {  } { { "fir_v2/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "F:/project_072_z/fir_v2/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244607110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_v2/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "fir_v2/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "F:/project_072_z/fir_v2/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607113 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "fir_v2/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "F:/project_072_z/fir_v2/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244607113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_v2/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "fir_v2/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "F:/project_072_z/fir_v2/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607117 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "fir_v2/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "F:/project_072_z/fir_v2/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244607117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_v2/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "fir_v2/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "F:/project_072_z/fir_v2/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607121 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "fir_v2/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "F:/project_072_z/fir_v2/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244607121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_v2/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "fir_v2/auk_dspip_roundsat_hpfir.vhd" "" { Text "F:/project_072_z/fir_v2/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607125 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "fir_v2/auk_dspip_roundsat_hpfir.vhd" "" { Text "F:/project_072_z/fir_v2/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244607125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_v2/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "fir_v2/altera_avalon_sc_fifo.v" "" { Text "F:/project_072_z/fir_v2/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244607144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/fir_v2_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_v2/fir_v2_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_v2_0002_rtl_core-normal " "Found design unit 1: fir_v2_0002_rtl_core-normal" {  } { { "fir_v2/fir_v2_0002_rtl_core.vhd" "" { Text "F:/project_072_z/fir_v2/fir_v2_0002_rtl_core.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607161 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_v2_0002_rtl_core " "Found entity 1: fir_v2_0002_rtl_core" {  } { { "fir_v2/fir_v2_0002_rtl_core.vhd" "" { Text "F:/project_072_z/fir_v2/fir_v2_0002_rtl_core.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244607161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/fir_v2_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_v2/fir_v2_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_v2_0002_ast-struct " "Found design unit 1: fir_v2_0002_ast-struct" {  } { { "fir_v2/fir_v2_0002_ast.vhd" "" { Text "F:/project_072_z/fir_v2/fir_v2_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607165 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_v2_0002_ast " "Found entity 1: fir_v2_0002_ast" {  } { { "fir_v2/fir_v2_0002_ast.vhd" "" { Text "F:/project_072_z/fir_v2/fir_v2_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244607165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/fir_v2_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_v2/fir_v2_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_v2_0002-syn " "Found design unit 1: fir_v2_0002-syn" {  } { { "fir_v2/fir_v2_0002.vhd" "" { Text "F:/project_072_z/fir_v2/fir_v2_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607168 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_v2_0002 " "Found entity 1: fir_v2_0002" {  } { { "fir_v2/fir_v2_0002.vhd" "" { Text "F:/project_072_z/fir_v2/fir_v2_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244607168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_125.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_125.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_125 " "Found entity 1: pll_125" {  } { { "pll_125.v" "" { Text "F:/project_072_z/pll_125.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244607184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_125/pll_125_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_125/pll_125_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_125_0002 " "Found entity 1: pll_125_0002" {  } { { "pll_125/pll_125_0002.v" "" { Text "F:/project_072_z/pll_125/pll_125_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244607200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registre_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file registre_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 registre_MEM " "Found entity 1: registre_MEM" {  } { { "registre_MEM.v" "" { Text "F:/project_072_z/registre_MEM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244607229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_96_48.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_96_48.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_96_48 " "Found entity 1: pll_96_48" {  } { { "pll_96_48.v" "" { Text "F:/project_072_z/pll_96_48.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244607245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_96_48/pll_96_48_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_96_48/pll_96_48_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_96_48_0002 " "Found entity 1: pll_96_48_0002" {  } { { "pll_96_48/pll_96_48_0002.v" "" { Text "F:/project_072_z/pll_96_48/pll_96_48_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244607261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244607261 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "datak_tst adc1_align.v(181) " "Verilog HDL Implicit Net warning at adc1_align.v(181): created implicit net for \"datak_tst\"" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244607414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "syncstatus_tst adc1_align.v(182) " "Verilog HDL Implicit Net warning at adc1_align.v(182): created implicit net for \"syncstatus_tst\"" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 182 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244607414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "datak_tst adc2_align.v(181) " "Verilog HDL Implicit Net warning at adc2_align.v(181): created implicit net for \"datak_tst\"" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244607414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "syncstatus_tst adc2_align.v(182) " "Verilog HDL Implicit Net warning at adc2_align.v(182): created implicit net for \"syncstatus_tst\"" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 182 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244607414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "datak_tst adc_align.v(182) " "Verilog HDL Implicit Net warning at adc_align.v(182): created implicit net for \"datak_tst\"" {  } { { "adc_align.v" "" { Text "F:/project_072_z/adc_align.v" 182 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244607414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "syncstatus_tst adc_align.v(183) " "Verilog HDL Implicit Net warning at adc_align.v(183): created implicit net for \"syncstatus_tst\"" {  } { { "adc_align.v" "" { Text "F:/project_072_z/adc_align.v" 183 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244607414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_96_dac1 arria5_tst1.v(426) " "Verilog HDL Implicit Net warning at arria5_tst1.v(426): created implicit net for \"clk_96_dac1\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 426 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244607414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_96_dac2 arria5_tst1.v(436) " "Verilog HDL Implicit Net warning at arria5_tst1.v(436): created implicit net for \"clk_96_dac2\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 436 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244607414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked_eth0 arria5_tst1.v(447) " "Verilog HDL Implicit Net warning at arria5_tst1.v(447): created implicit net for \"locked_eth0\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 447 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244607414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked_eth1 arria5_tst1.v(456) " "Verilog HDL Implicit Net warning at arria5_tst1.v(456): created implicit net for \"locked_eth1\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 456 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244607414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ONET1_RX_LOS arria5_tst1.v(1163) " "Verilog HDL Implicit Net warning at arria5_tst1.v(1163): created implicit net for \"ONET1_RX_LOS\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1163 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244607414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ONET2_RX_LOS arria5_tst1.v(1164) " "Verilog HDL Implicit Net warning at arria5_tst1.v(1164): created implicit net for \"ONET2_RX_LOS\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1164 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244607414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked_120 arria5_tst1.v(1683) " "Verilog HDL Implicit Net warning at arria5_tst1.v(1683): created implicit net for \"locked_120\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1683 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244607415 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_sync1 arria5_tst1.v(1939) " "Verilog HDL Implicit Net warning at arria5_tst1.v(1939): created implicit net for \"rst_sync1\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1939 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244607415 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_wcm1 arria5_tst1.v(1979) " "Verilog HDL Implicit Net warning at arria5_tst1.v(1979): created implicit net for \"rst_wcm1\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1979 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244607415 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_spi1 arria5_tst1.v(2028) " "Verilog HDL Implicit Net warning at arria5_tst1.v(2028): created implicit net for \"rst_spi1\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2028 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244607415 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_uart1 arria5_tst1.v(2064) " "Verilog HDL Implicit Net warning at arria5_tst1.v(2064): created implicit net for \"rst_uart1\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2064 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244607415 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588244630368 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "xWDATA_MK2 arria5_tst1.v(744) " "Verilog HDL warning at arria5_tst1.v(744): object xWDATA_MK2 used but never assigned" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 744 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1588244630370 "|top_module"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "xOK_BUS arria5_tst1.v(751) " "Verilog HDL warning at arria5_tst1.v(751): object xOK_BUS used but never assigned" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 751 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1588244630371 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o1 arria5_tst1.v(2451) " "Verilog HDL or VHDL warning at arria5_tst1.v(2451): object \"o1\" assigned a value but never read" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2451 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244630374 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o2 arria5_tst1.v(2452) " "Verilog HDL or VHDL warning at arria5_tst1.v(2452): object \"o2\" assigned a value but never read" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2452 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244630374 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_test arria5_tst1.v(2519) " "Verilog HDL or VHDL warning at arria5_tst1.v(2519): object \"data_test\" assigned a value but never read" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244630374 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_ch1_adc2_data arria5_tst1.v(2767) " "Verilog HDL or VHDL warning at arria5_tst1.v(2767): object \"reg_ch1_adc2_data\" assigned a value but never read" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2767 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244630375 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_ch0_adc2_data arria5_tst1.v(2768) " "Verilog HDL or VHDL warning at arria5_tst1.v(2768): object \"reg_ch0_adc2_data\" assigned a value but never read" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2768 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244630375 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_ch0_adc0_data arria5_tst1.v(2824) " "Verilog HDL or VHDL warning at arria5_tst1.v(2824): object \"reg_ch0_adc0_data\" assigned a value but never read" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2824 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244630375 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_ch1_adc0_data arria5_tst1.v(2825) " "Verilog HDL or VHDL warning at arria5_tst1.v(2825): object \"reg_ch1_adc0_data\" assigned a value but never read" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2825 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244630375 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 arria5_tst1.v(2455) " "Verilog HDL assignment warning at arria5_tst1.v(2455): truncated value with size 32 to match size of target (8)" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244630393 "|top_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xWDATA_MK2 0 arria5_tst1.v(744) " "Net \"xWDATA_MK2\" at arria5_tst1.v(744) has no driver or initial value, using a default initial value '0'" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 744 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1588244630402 "|top_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xOK_BUS 0 arria5_tst1.v(751) " "Net \"xOK_BUS\" at arria5_tst1.v(751) has no driver or initial value, using a default initial value '0'" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 751 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1588244630402 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WDATA_MK1 arria5_tst1.v(132) " "Output port \"WDATA_MK1\" at arria5_tst1.v(132) has no driver" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 132 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588244630403 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WDATA_MK3 arria5_tst1.v(134) " "Output port \"WDATA_MK3\" at arria5_tst1.v(134) has no driver" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 134 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588244630403 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WDATA_MK4 arria5_tst1.v(135) " "Output port \"WDATA_MK4\" at arria5_tst1.v(135) has no driver" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 135 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588244630403 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WDATA_MK5 arria5_tst1.v(136) " "Output port \"WDATA_MK5\" at arria5_tst1.v(136) has no driver" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588244630403 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WDATA_MK6 arria5_tst1.v(137) " "Output port \"WDATA_MK6\" at arria5_tst1.v(137) has no driver" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588244630403 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WDATA_MK7 arria5_tst1.v(138) " "Output port \"WDATA_MK7\" at arria5_tst1.v(138) has no driver" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588244630403 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SCLK1_I2C arria5_tst1.v(283) " "Output port \"SCLK1_I2C\" at arria5_tst1.v(283) has no driver" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 283 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588244630403 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RATE1_SELECTION arria5_tst1.v(287) " "Output port \"RATE1_SELECTION\" at arria5_tst1.v(287) has no driver" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 287 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588244630403 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SFP1_TX_DISABLE arria5_tst1.v(288) " "Output port \"SFP1_TX_DISABLE\" at arria5_tst1.v(288) has no driver" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 288 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588244630403 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SCLK2_I2C arria5_tst1.v(291) " "Output port \"SCLK2_I2C\" at arria5_tst1.v(291) has no driver" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 291 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588244630403 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RATE2_SELECTION arria5_tst1.v(295) " "Output port \"RATE2_SELECTION\" at arria5_tst1.v(295) has no driver" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 295 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588244630403 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SFP2_TX_DISABLE arria5_tst1.v(296) " "Output port \"SFP2_TX_DISABLE\" at arria5_tst1.v(296) has no driver" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 296 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588244630403 "|top_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll_0002:pll_1 " "Elaborating entity \"pll_0002\" for hierarchy \"pll_0002:pll_1\"" {  } { { "arria5_tst1.v" "pll_1" { Text "F:/project_072_z/arria5_tst1.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244630494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_0002:pll_1\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_0002:pll_1\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "F:/project_072_z/pll/pll_0002.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244631044 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1588244631069 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_0002:pll_1\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_0002:pll_1\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "F:/project_072_z/pll/pll_0002.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244631086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_0002:pll_1\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_0002:pll_1\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 360.0 MHz " "Parameter \"reference_clock_frequency\" = \"360.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 125.000000 MHz " "Parameter \"output_clock_frequency0\" = \"125.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 125.000000 MHz " "Parameter \"output_clock_frequency1\" = \"125.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 4000 ps " "Parameter \"phase_shift1\" = \"4000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 125.000000 MHz " "Parameter \"output_clock_frequency2\" = \"125.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 2000 ps " "Parameter \"phase_shift2\" = \"2000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631086 ""}  } { { "pll/pll_0002.v" "" { Text "F:/project_072_z/pll/pll_0002.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588244631086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_240_120_0002 pll_240_120_0002:pll240_120_ADC1 " "Elaborating entity \"pll_240_120_0002\" for hierarchy \"pll_240_120_0002:pll240_120_ADC1\"" {  } { { "arria5_tst1.v" "pll240_120_ADC1" { Text "F:/project_072_z/arria5_tst1.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244631201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\"" {  } { { "pll_240_120/pll_240_120_0002.v" "altera_pll_i" { Text "F:/project_072_z/pll_240_120/pll_240_120_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244631265 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1588244631285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\"" {  } { { "pll_240_120/pll_240_120_0002.v" "" { Text "F:/project_072_z/pll_240_120/pll_240_120_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244631297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 125.0 MHz " "Parameter \"reference_clock_frequency\" = \"125.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 240.000000 MHz " "Parameter \"output_clock_frequency0\" = \"240.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 120.000000 MHz " "Parameter \"output_clock_frequency1\" = \"120.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631297 ""}  } { { "pll_240_120/pll_240_120_0002.v" "" { Text "F:/project_072_z/pll_240_120/pll_240_120_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588244631297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_96_48 pll_96_48:pll_96_dac1 " "Elaborating entity \"pll_96_48\" for hierarchy \"pll_96_48:pll_96_dac1\"" {  } { { "arria5_tst1.v" "pll_96_dac1" { Text "F:/project_072_z/arria5_tst1.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244631548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_96_48_0002 pll_96_48:pll_96_dac1\|pll_96_48_0002:pll_96_48_inst " "Elaborating entity \"pll_96_48_0002\" for hierarchy \"pll_96_48:pll_96_dac1\|pll_96_48_0002:pll_96_48_inst\"" {  } { { "pll_96_48.v" "pll_96_48_inst" { Text "F:/project_072_z/pll_96_48.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244631592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_96_48:pll_96_dac1\|pll_96_48_0002:pll_96_48_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_96_48:pll_96_dac1\|pll_96_48_0002:pll_96_48_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_96_48/pll_96_48_0002.v" "altera_pll_i" { Text "F:/project_072_z/pll_96_48/pll_96_48_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244631656 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1588244631677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_96_48:pll_96_dac1\|pll_96_48_0002:pll_96_48_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_96_48:pll_96_dac1\|pll_96_48_0002:pll_96_48_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_96_48/pll_96_48_0002.v" "" { Text "F:/project_072_z/pll_96_48/pll_96_48_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244631689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_96_48:pll_96_dac1\|pll_96_48_0002:pll_96_48_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_96_48:pll_96_dac1\|pll_96_48_0002:pll_96_48_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 125.0 MHz " "Parameter \"reference_clock_frequency\" = \"125.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 96.000000 MHz " "Parameter \"output_clock_frequency0\" = \"96.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 48.000000 MHz " "Parameter \"output_clock_frequency1\" = \"48.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244631689 ""}  } { { "pll_96_48/pll_96_48_0002.v" "" { Text "F:/project_072_z/pll_96_48/pll_96_48_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588244631689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_125_0002 pll_125_0002:pll_125_eth0 " "Elaborating entity \"pll_125_0002\" for hierarchy \"pll_125_0002:pll_125_eth0\"" {  } { { "arria5_tst1.v" "pll_125_eth0" { Text "F:/project_072_z/arria5_tst1.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244631983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\"" {  } { { "pll_125/pll_125_0002.v" "altera_pll_i" { Text "F:/project_072_z/pll_125/pll_125_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244632051 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1588244632066 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\"" {  } { { "pll_125/pll_125_0002.v" "" { Text "F:/project_072_z/pll_125/pll_125_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244632075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 125.0 MHz " "Parameter \"reference_clock_frequency\" = \"125.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 125.000000 MHz " "Parameter \"output_clock_frequency0\" = \"125.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244632075 ""}  } { { "pll_125/pll_125_0002.v" "" { Text "F:/project_072_z/pll_125/pll_125_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588244632075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst rst:rst3 " "Elaborating entity \"rst\" for hierarchy \"rst:rst3\"" {  } { { "arria5_tst1.v" "rst3" { Text "F:/project_072_z/arria5_tst1.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244632322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufi3 bufi3:bufi3_inst1 " "Elaborating entity \"bufi3\" for hierarchy \"bufi3:bufi3_inst1\"" {  } { { "arria5_tst1.v" "bufi3_inst1" { Text "F:/project_072_z/arria5_tst1.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244632356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufi3_iobuf_in_3qh bufi3:bufi3_inst1\|bufi3_iobuf_in_3qh:bufi3_iobuf_in_3qh_component " "Elaborating entity \"bufi3_iobuf_in_3qh\" for hierarchy \"bufi3:bufi3_inst1\|bufi3_iobuf_in_3qh:bufi3_iobuf_in_3qh_component\"" {  } { { "bufi3.v" "bufi3_iobuf_in_3qh_component" { Text "F:/project_072_z/bufi3.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244632373 ""}
{ "Warning" "WSGN_SEARCH_FILE" "buf_out1.v 2 2 " "Using design file buf_out1.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 buf_out1_iobuf_out_ohs " "Found entity 1: buf_out1_iobuf_out_ohs" {  } { { "buf_out1.v" "" { Text "F:/project_072_z/buf_out1.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244632519 ""} { "Info" "ISGN_ENTITY_NAME" "2 buf_out1 " "Found entity 2: buf_out1" {  } { { "buf_out1.v" "" { Text "F:/project_072_z/buf_out1.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244632519 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588244632519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_out1 buf_out1:buf_out1_inst3 " "Elaborating entity \"buf_out1\" for hierarchy \"buf_out1:buf_out1_inst3\"" {  } { { "arria5_tst1.v" "buf_out1_inst3" { Text "F:/project_072_z/arria5_tst1.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244632540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_out1_iobuf_out_ohs buf_out1:buf_out1_inst3\|buf_out1_iobuf_out_ohs:buf_out1_iobuf_out_ohs_component " "Elaborating entity \"buf_out1_iobuf_out_ohs\" for hierarchy \"buf_out1:buf_out1_inst3\|buf_out1_iobuf_out_ohs:buf_out1_iobuf_out_ohs_component\"" {  } { { "buf_out1.v" "buf_out1_iobuf_out_ohs_component" { Text "F:/project_072_z/buf_out1.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244632571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_led test_led:tst_led2 " "Elaborating entity \"test_led\" for hierarchy \"test_led:tst_led2\"" {  } { { "arria5_tst1.v" "tst_led2" { Text "F:/project_072_z/arria5_tst1.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244632591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout2 bufout2:bufout2_1 " "Elaborating entity \"bufout2\" for hierarchy \"bufout2:bufout2_1\"" {  } { { "arria5_tst1.v" "bufout2_1" { Text "F:/project_072_z/arria5_tst1.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244632613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout2_iobuf_out_phs bufout2:bufout2_1\|bufout2_iobuf_out_phs:bufout2_iobuf_out_phs_component " "Elaborating entity \"bufout2_iobuf_out_phs\" for hierarchy \"bufout2:bufout2_1\|bufout2_iobuf_out_phs:bufout2_iobuf_out_phs_component\"" {  } { { "bufout2.v" "bufout2_iobuf_out_phs_component" { Text "F:/project_072_z/bufout2.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244632638 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bufin24.v 2 2 " "Using design file bufin24.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bufin24_iobuf_in_mrh " "Found entity 1: bufin24_iobuf_in_mrh" {  } { { "bufin24.v" "" { Text "F:/project_072_z/bufin24.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244632788 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufin24 " "Found entity 2: bufin24" {  } { { "bufin24.v" "" { Text "F:/project_072_z/bufin24.v" 500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244632788 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588244632788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufin24 bufin24:buf_in24_inst1 " "Elaborating entity \"bufin24\" for hierarchy \"bufin24:buf_in24_inst1\"" {  } { { "arria5_tst1.v" "buf_in24_inst1" { Text "F:/project_072_z/arria5_tst1.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244632810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufin24_iobuf_in_mrh bufin24:buf_in24_inst1\|bufin24_iobuf_in_mrh:bufin24_iobuf_in_mrh_component " "Elaborating entity \"bufin24_iobuf_in_mrh\" for hierarchy \"bufin24:buf_in24_inst1\|bufin24_iobuf_in_mrh:bufin24_iobuf_in_mrh_component\"" {  } { { "bufin24.v" "bufin24_iobuf_in_mrh_component" { Text "F:/project_072_z/bufin24.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244632842 ""}
{ "Warning" "WSGN_SEARCH_FILE" "buf34_out.v 2 2 " "Using design file buf34_out.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 buf34_out_iobuf_out_ejs " "Found entity 1: buf34_out_iobuf_out_ejs" {  } { { "buf34_out.v" "" { Text "F:/project_072_z/buf34_out.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244633010 ""} { "Info" "ISGN_ENTITY_NAME" "2 buf34_out " "Found entity 2: buf34_out" {  } { { "buf34_out.v" "" { Text "F:/project_072_z/buf34_out.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244633010 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588244633010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf34_out buf34_out:buf34_out_inst " "Elaborating entity \"buf34_out\" for hierarchy \"buf34_out:buf34_out_inst\"" {  } { { "arria5_tst1.v" "buf34_out_inst" { Text "F:/project_072_z/arria5_tst1.v" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244633032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf34_out_iobuf_out_ejs buf34_out:buf34_out_inst\|buf34_out_iobuf_out_ejs:buf34_out_iobuf_out_ejs_component " "Elaborating entity \"buf34_out_iobuf_out_ejs\" for hierarchy \"buf34_out:buf34_out_inst\|buf34_out_iobuf_out_ejs:buf34_out_iobuf_out_ejs_component\"" {  } { { "buf34_out.v" "buf34_out_iobuf_out_ejs_component" { Text "F:/project_072_z/buf34_out.v" 934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244633064 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bufout10.v 2 2 " "Using design file bufout10.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bufout10_iobuf_out_8js " "Found entity 1: bufout10_iobuf_out_8js" {  } { { "bufout10.v" "" { Text "F:/project_072_z/bufout10.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244633244 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufout10 " "Found entity 2: bufout10" {  } { { "bufout10.v" "" { Text "F:/project_072_z/bufout10.v" 322 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244633244 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588244633244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout10 bufout10:bufout10_inst " "Elaborating entity \"bufout10\" for hierarchy \"bufout10:bufout10_inst\"" {  } { { "arria5_tst1.v" "bufout10_inst" { Text "F:/project_072_z/arria5_tst1.v" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244633267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout10_iobuf_out_8js bufout10:bufout10_inst\|bufout10_iobuf_out_8js:bufout10_iobuf_out_8js_component " "Elaborating entity \"bufout10_iobuf_out_8js\" for hierarchy \"bufout10:bufout10_inst\|bufout10_iobuf_out_8js:bufout10_iobuf_out_8js_component\"" {  } { { "bufout10.v" "bufout10_iobuf_out_8js_component" { Text "F:/project_072_z/bufout10.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244633298 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bufi1.v 2 2 " "Using design file bufi1.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bufi1_iobuf_in_1qh " "Found entity 1: bufi1_iobuf_in_1qh" {  } { { "bufi1.v" "" { Text "F:/project_072_z/bufi1.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244633537 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufi1 " "Found entity 2: bufi1" {  } { { "bufi1.v" "" { Text "F:/project_072_z/bufi1.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244633537 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588244633537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufi1 bufi1:bufi1_inst1 " "Elaborating entity \"bufi1\" for hierarchy \"bufi1:bufi1_inst1\"" {  } { { "arria5_tst1.v" "bufi1_inst1" { Text "F:/project_072_z/arria5_tst1.v" 859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244633559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufi1_iobuf_in_1qh bufi1:bufi1_inst1\|bufi1_iobuf_in_1qh:bufi1_iobuf_in_1qh_component " "Elaborating entity \"bufi1_iobuf_in_1qh\" for hierarchy \"bufi1:bufi1_inst1\|bufi1_iobuf_in_1qh:bufi1_iobuf_in_1qh_component\"" {  } { { "bufi1.v" "bufi1_iobuf_in_1qh_component" { Text "F:/project_072_z/bufi1.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244633589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufi4 bufi4:buf4_1 " "Elaborating entity \"bufi4\" for hierarchy \"bufi4:buf4_1\"" {  } { { "arria5_tst1.v" "buf4_1" { Text "F:/project_072_z/arria5_tst1.v" 909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244633618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufi4_iobuf_in_4qh bufi4:buf4_1\|bufi4_iobuf_in_4qh:bufi4_iobuf_in_4qh_component " "Elaborating entity \"bufi4_iobuf_in_4qh\" for hierarchy \"bufi4:buf4_1\|bufi4_iobuf_in_4qh:bufi4_iobuf_in_4qh_component\"" {  } { { "bufi4.v" "bufi4_iobuf_in_4qh_component" { Text "F:/project_072_z/bufi4.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244633636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout11 bufout11:bufout11_1 " "Elaborating entity \"bufout11\" for hierarchy \"bufout11:bufout11_1\"" {  } { { "arria5_tst1.v" "bufout11_1" { Text "F:/project_072_z/arria5_tst1.v" 937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244633660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout11_iobuf_out_9js bufout11:bufout11_1\|bufout11_iobuf_out_9js:bufout11_iobuf_out_9js_component " "Elaborating entity \"bufout11_iobuf_out_9js\" for hierarchy \"bufout11:bufout11_1\|bufout11_iobuf_out_9js:bufout11_iobuf_out_9js_component\"" {  } { { "bufout11.v" "bufout11_iobuf_out_9js_component" { Text "F:/project_072_z/bufout11.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244633685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout3 bufout3:bufout3_inst1 " "Elaborating entity \"bufout3\" for hierarchy \"bufout3:bufout3_inst1\"" {  } { { "arria5_tst1.v" "bufout3_inst1" { Text "F:/project_072_z/arria5_tst1.v" 983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244633843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout3_iobuf_out_qhs bufout3:bufout3_inst1\|bufout3_iobuf_out_qhs:bufout3_iobuf_out_qhs_component " "Elaborating entity \"bufout3_iobuf_out_qhs\" for hierarchy \"bufout3:bufout3_inst1\|bufout3_iobuf_out_qhs:bufout3_iobuf_out_qhs_component\"" {  } { { "bufout3.v" "bufout3_iobuf_out_qhs_component" { Text "F:/project_072_z/bufout3.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244633861 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bufi6.v 2 2 " "Using design file bufi6.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bufi6_iobuf_in_6qh " "Found entity 1: bufi6_iobuf_in_6qh" {  } { { "bufi6.v" "" { Text "F:/project_072_z/bufi6.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244634007 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufi6 " "Found entity 2: bufi6" {  } { { "bufi6.v" "" { Text "F:/project_072_z/bufi6.v" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244634007 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588244634007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufi6 bufi6:bufi6_inst2 " "Elaborating entity \"bufi6\" for hierarchy \"bufi6:bufi6_inst2\"" {  } { { "arria5_tst1.v" "bufi6_inst2" { Text "F:/project_072_z/arria5_tst1.v" 1009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244634029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufi6_iobuf_in_6qh bufi6:bufi6_inst2\|bufi6_iobuf_in_6qh:bufi6_iobuf_in_6qh_component " "Elaborating entity \"bufi6_iobuf_in_6qh\" for hierarchy \"bufi6:bufi6_inst2\|bufi6_iobuf_in_6qh:bufi6_iobuf_in_6qh_component\"" {  } { { "bufi6.v" "bufi6_iobuf_in_6qh_component" { Text "F:/project_072_z/bufi6.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244634060 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bufout16.v 2 2 " "Using design file bufout16.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bufout16_iobuf_out_ejs " "Found entity 1: bufout16_iobuf_out_ejs" {  } { { "bufout16.v" "" { Text "F:/project_072_z/bufout16.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244634220 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufout16 " "Found entity 2: bufout16" {  } { { "bufout16.v" "" { Text "F:/project_072_z/bufout16.v" 472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244634220 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588244634220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout16 bufout16:bufout16_inst " "Elaborating entity \"bufout16\" for hierarchy \"bufout16:bufout16_inst\"" {  } { { "arria5_tst1.v" "bufout16_inst" { Text "F:/project_072_z/arria5_tst1.v" 1065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244634242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout16_iobuf_out_ejs bufout16:bufout16_inst\|bufout16_iobuf_out_ejs:bufout16_iobuf_out_ejs_component " "Elaborating entity \"bufout16_iobuf_out_ejs\" for hierarchy \"bufout16:bufout16_inst\|bufout16_iobuf_out_ejs:bufout16_iobuf_out_ejs_component\"" {  } { { "bufout16.v" "bufout16_iobuf_out_ejs_component" { Text "F:/project_072_z/bufout16.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244634274 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bufout17.v 2 2 " "Using design file bufout17.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bufout17_iobuf_out_fjs " "Found entity 1: bufout17_iobuf_out_fjs" {  } { { "bufout17.v" "" { Text "F:/project_072_z/bufout17.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244634540 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufout17 " "Found entity 2: bufout17" {  } { { "bufout17.v" "" { Text "F:/project_072_z/bufout17.v" 497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244634540 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588244634540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout17 bufout17:bufout17_inst2 " "Elaborating entity \"bufout17\" for hierarchy \"bufout17:bufout17_inst2\"" {  } { { "arria5_tst1.v" "bufout17_inst2" { Text "F:/project_072_z/arria5_tst1.v" 1146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244634562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout17_iobuf_out_fjs bufout17:bufout17_inst2\|bufout17_iobuf_out_fjs:bufout17_iobuf_out_fjs_component " "Elaborating entity \"bufout17_iobuf_out_fjs\" for hierarchy \"bufout17:bufout17_inst2\|bufout17_iobuf_out_fjs:bufout17_iobuf_out_fjs_component\"" {  } { { "bufout17.v" "bufout17_iobuf_out_fjs_component" { Text "F:/project_072_z/bufout17.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244634593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufi5 bufi5:bufi5_inst " "Elaborating entity \"bufi5\" for hierarchy \"bufi5:bufi5_inst\"" {  } { { "arria5_tst1.v" "bufi5_inst" { Text "F:/project_072_z/arria5_tst1.v" 1177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244634684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufi5_iobuf_in_5qh bufi5:bufi5_inst\|bufi5_iobuf_in_5qh:bufi5_iobuf_in_5qh_component " "Elaborating entity \"bufi5_iobuf_in_5qh\" for hierarchy \"bufi5:bufi5_inst\|bufi5_iobuf_in_5qh:bufi5_iobuf_in_5qh_component\"" {  } { { "bufi5.v" "bufi5_iobuf_in_5qh_component" { Text "F:/project_072_z/bufi5.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244634702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_test " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_test\"" {  } { { "arria5_tst1.v" "spi_test" { Text "F:/project_072_z/arria5_tst1.v" 1228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244634717 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244634717 "|top_module|Block_read_spi:spi_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244634718 "|top_module|Block_read_spi:spi_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244634718 "|top_module|Block_read_spi:spi_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_TEST_rd " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_TEST_rd\"" {  } { { "arria5_tst1.v" "spi_TEST_rd" { Text "F:/project_072_z/arria5_tst1.v" 1232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244634744 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244634745 "|top_module|Block_read_spi:spi_TEST_rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244634745 "|top_module|Block_read_spi:spi_TEST_rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244634746 "|top_module|Block_read_spi:spi_TEST_rd"}
{ "Warning" "WSGN_SEARCH_FILE" "block_write_spi.v 1 1 " "Using design file block_write_spi.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Block_write_spi " "Found entity 1: Block_write_spi" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244634848 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588244634848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi Block_write_spi:spi_TEST_wr " "Elaborating entity \"Block_write_spi\" for hierarchy \"Block_write_spi:spi_TEST_wr\"" {  } { { "arria5_tst1.v" "spi_TEST_wr" { Text "F:/project_072_z/arria5_tst1.v" 1236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244634872 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_wr block_write_spi.v(54) " "Verilog HDL or VHDL warning at block_write_spi.v(54): object \"flag_wr\" assigned a value but never read" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244634873 "|top_module|Block_write_spi:spi_TEST_wr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(73) " "Verilog HDL assignment warning at block_write_spi.v(73): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244634873 "|top_module|Block_write_spi:spi_TEST_wr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(91) " "Verilog HDL assignment warning at block_write_spi.v(91): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244634874 "|top_module|Block_write_spi:spi_TEST_wr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi Block_write_spi:spi_att1 " "Elaborating entity \"Block_write_spi\" for hierarchy \"Block_write_spi:spi_att1\"" {  } { { "arria5_tst1.v" "spi_att1" { Text "F:/project_072_z/arria5_tst1.v" 1251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244634930 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_wr block_write_spi.v(54) " "Verilog HDL or VHDL warning at block_write_spi.v(54): object \"flag_wr\" assigned a value but never read" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244634930 "|top_module|Block_write_spi:spi_att1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(62) " "Verilog HDL assignment warning at block_write_spi.v(62): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244634931 "|top_module|Block_write_spi:spi_att1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(73) " "Verilog HDL assignment warning at block_write_spi.v(73): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244634931 "|top_module|Block_write_spi:spi_att1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(91) " "Verilog HDL assignment warning at block_write_spi.v(91): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244634931 "|top_module|Block_write_spi:spi_att1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi Block_write_spi:spi_att2 " "Elaborating entity \"Block_write_spi\" for hierarchy \"Block_write_spi:spi_att2\"" {  } { { "arria5_tst1.v" "spi_att2" { Text "F:/project_072_z/arria5_tst1.v" 1262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244634972 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_wr block_write_spi.v(54) " "Verilog HDL or VHDL warning at block_write_spi.v(54): object \"flag_wr\" assigned a value but never read" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244634972 "|top_module|Block_write_spi:spi_att2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(62) " "Verilog HDL assignment warning at block_write_spi.v(62): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244634973 "|top_module|Block_write_spi:spi_att2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(73) " "Verilog HDL assignment warning at block_write_spi.v(73): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244634973 "|top_module|Block_write_spi:spi_att2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(91) " "Verilog HDL assignment warning at block_write_spi.v(91): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244634973 "|top_module|Block_write_spi:spi_att2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi Block_write_spi:spi_att3 " "Elaborating entity \"Block_write_spi\" for hierarchy \"Block_write_spi:spi_att3\"" {  } { { "arria5_tst1.v" "spi_att3" { Text "F:/project_072_z/arria5_tst1.v" 1273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244635014 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_wr block_write_spi.v(54) " "Verilog HDL or VHDL warning at block_write_spi.v(54): object \"flag_wr\" assigned a value but never read" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244635015 "|top_module|Block_write_spi:spi_att3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(62) " "Verilog HDL assignment warning at block_write_spi.v(62): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244635015 "|top_module|Block_write_spi:spi_att3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(73) " "Verilog HDL assignment warning at block_write_spi.v(73): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244635016 "|top_module|Block_write_spi:spi_att3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(91) " "Verilog HDL assignment warning at block_write_spi.v(91): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244635016 "|top_module|Block_write_spi:spi_att3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi Block_write_spi:spi_att4 " "Elaborating entity \"Block_write_spi\" for hierarchy \"Block_write_spi:spi_att4\"" {  } { { "arria5_tst1.v" "spi_att4" { Text "F:/project_072_z/arria5_tst1.v" 1284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244635058 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_wr block_write_spi.v(54) " "Verilog HDL or VHDL warning at block_write_spi.v(54): object \"flag_wr\" assigned a value but never read" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244635058 "|top_module|Block_write_spi:spi_att4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(62) " "Verilog HDL assignment warning at block_write_spi.v(62): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244635059 "|top_module|Block_write_spi:spi_att4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(73) " "Verilog HDL assignment warning at block_write_spi.v(73): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244635059 "|top_module|Block_write_spi:spi_att4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(91) " "Verilog HDL assignment warning at block_write_spi.v(91): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244635059 "|top_module|Block_write_spi:spi_att4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi Block_write_spi:spi_upr1 " "Elaborating entity \"Block_write_spi\" for hierarchy \"Block_write_spi:spi_upr1\"" {  } { { "arria5_tst1.v" "spi_upr1" { Text "F:/project_072_z/arria5_tst1.v" 1297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244635101 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_wr block_write_spi.v(54) " "Verilog HDL or VHDL warning at block_write_spi.v(54): object \"flag_wr\" assigned a value but never read" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244635102 "|top_module|Block_write_spi:spi_upr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(62) " "Verilog HDL assignment warning at block_write_spi.v(62): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244635102 "|top_module|Block_write_spi:spi_upr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(73) " "Verilog HDL assignment warning at block_write_spi.v(73): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244635103 "|top_module|Block_write_spi:spi_upr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(91) " "Verilog HDL assignment warning at block_write_spi.v(91): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244635103 "|top_module|Block_write_spi:spi_upr1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi Block_write_spi:spi_PWRDN " "Elaborating entity \"Block_write_spi\" for hierarchy \"Block_write_spi:spi_PWRDN\"" {  } { { "arria5_tst1.v" "spi_PWRDN" { Text "F:/project_072_z/arria5_tst1.v" 1314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244635144 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_wr block_write_spi.v(54) " "Verilog HDL or VHDL warning at block_write_spi.v(54): object \"flag_wr\" assigned a value but never read" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244635144 "|top_module|Block_write_spi:spi_PWRDN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(62) " "Verilog HDL assignment warning at block_write_spi.v(62): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244635145 "|top_module|Block_write_spi:spi_PWRDN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(73) " "Verilog HDL assignment warning at block_write_spi.v(73): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244635145 "|top_module|Block_write_spi:spi_PWRDN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(91) " "Verilog HDL assignment warning at block_write_spi.v(91): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244635145 "|top_module|Block_write_spi:spi_PWRDN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi Block_write_spi:spi_LED " "Elaborating entity \"Block_write_spi\" for hierarchy \"Block_write_spi:spi_LED\"" {  } { { "arria5_tst1.v" "spi_LED" { Text "F:/project_072_z/arria5_tst1.v" 1324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244635186 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_wr block_write_spi.v(54) " "Verilog HDL or VHDL warning at block_write_spi.v(54): object \"flag_wr\" assigned a value but never read" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244635187 "|top_module|Block_write_spi:spi_LED"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(62) " "Verilog HDL assignment warning at block_write_spi.v(62): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244635187 "|top_module|Block_write_spi:spi_LED"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(73) " "Verilog HDL assignment warning at block_write_spi.v(73): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244635188 "|top_module|Block_write_spi:spi_LED"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(91) " "Verilog HDL assignment warning at block_write_spi.v(91): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244635188 "|top_module|Block_write_spi:spi_LED"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_control1 " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_control1\"" {  } { { "arria5_tst1.v" "spi_control1" { Text "F:/project_072_z/arria5_tst1.v" 1338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244635218 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244635218 "|top_module|Block_read_spi:spi_control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244635219 "|top_module|Block_read_spi:spi_control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244635219 "|top_module|Block_read_spi:spi_control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_control2 " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_control2\"" {  } { { "arria5_tst1.v" "spi_control2" { Text "F:/project_072_z/arria5_tst1.v" 1351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244635238 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244635238 "|top_module|Block_read_spi:spi_control2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244635239 "|top_module|Block_read_spi:spi_control2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244635239 "|top_module|Block_read_spi:spi_control2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_control3 " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_control3\"" {  } { { "arria5_tst1.v" "spi_control3" { Text "F:/project_072_z/arria5_tst1.v" 1364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244635258 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244635258 "|top_module|Block_read_spi:spi_control3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244635259 "|top_module|Block_read_spi:spi_control3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244635259 "|top_module|Block_read_spi:spi_control3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_long reset_long:rst_mk " "Elaborating entity \"reset_long\" for hierarchy \"reset_long:rst_mk\"" {  } { { "arria5_tst1.v" "rst_mk" { Text "F:/project_072_z/arria5_tst1.v" 1458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244635277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_phy_4line custom_phy_4line:adc1_phy " "Elaborating entity \"custom_phy_4line\" for hierarchy \"custom_phy_4line:adc1_phy\"" {  } { { "arria5_tst1.v" "adc1_phy" { Text "F:/project_072_z/arria5_tst1.v" 1577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244635294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_xcvr_custom custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst " "Elaborating entity \"altera_xcvr_custom\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\"" {  } { { "custom_phy_4line.v" "custom_phy_4line_inst" { Text "F:/project_072_z/custom_phy_4line.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244635444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_custom_nr custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5 " "Elaborating entity \"av_xcvr_custom_nr\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\"" {  } { { "custom_phy_4line/altera_xcvr_custom.sv" "A5" { Text "F:/project_072_z/custom_phy_4line/altera_xcvr_custom.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244635510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_custom_native custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core " "Elaborating entity \"av_xcvr_custom_native\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\"" {  } { { "custom_phy_4line/av_xcvr_custom_nr.sv" "transceiver_core" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244636116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_native custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst " "Elaborating entity \"av_xcvr_native\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\"" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244637045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pma custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma " "Elaborating entity \"av_pma\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\"" {  } { { "custom_phy_4line/av_xcvr_native.sv" "inst_av_pma" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_native.sv" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244637343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_rx_pma custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma " "Elaborating entity \"av_rx_pma\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\"" {  } { { "custom_phy_4line/av_pma.sv" "av_rx_pma" { Text "F:/project_072_z/custom_phy_4line/av_pma.sv" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244637765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs " "Elaborating entity \"av_pcs\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\"" {  } { { "custom_phy_4line/av_xcvr_native.sv" "inst_av_pcs" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_native.sv" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244638232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs_ch custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch " "Elaborating entity \"av_pcs_ch\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\"" {  } { { "custom_phy_4line/av_pcs.sv" "ch\[0\].inst_av_pcs_ch" { Text "F:/project_072_z/custom_phy_4line/av_pcs.sv" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244638321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_rx_pld_pcs_interface_rbc custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface " "Elaborating entity \"av_hssi_rx_pld_pcs_interface_rbc\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface\"" {  } { { "custom_phy_4line/av_pcs_ch.sv" "inst_av_hssi_rx_pld_pcs_interface" { Text "F:/project_072_z/custom_phy_4line/av_pcs_ch.sv" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244638489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_common_pcs_pma_interface_rbc custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface " "Elaborating entity \"av_hssi_common_pcs_pma_interface_rbc\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface\"" {  } { { "custom_phy_4line/av_pcs_ch.sv" "inst_av_hssi_common_pcs_pma_interface" { Text "F:/project_072_z/custom_phy_4line/av_pcs_ch.sv" 1498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244638911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_rx_pcs_rbc custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs " "Elaborating entity \"av_hssi_8g_rx_pcs_rbc\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\"" {  } { { "custom_phy_4line/av_pcs_ch.sv" "inst_av_hssi_8g_rx_pcs" { Text "F:/project_072_z/custom_phy_4line/av_pcs_ch.sv" 1951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244639530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_rx_pcs_pma_interface_rbc custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface " "Elaborating entity \"av_hssi_rx_pcs_pma_interface_rbc\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface\"" {  } { { "custom_phy_4line/av_pcs_ch.sv" "inst_av_hssi_rx_pcs_pma_interface" { Text "F:/project_072_z/custom_phy_4line/av_pcs_ch.sv" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244641024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_common_pld_pcs_interface_rbc custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface " "Elaborating entity \"av_hssi_common_pld_pcs_interface_rbc\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\"" {  } { { "custom_phy_4line/av_pcs_ch.sv" "inst_av_hssi_common_pld_pcs_interface" { Text "F:/project_072_z/custom_phy_4line/av_pcs_ch.sv" 2397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244641352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm " "Elaborating entity \"av_xcvr_avmm\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\"" {  } { { "custom_phy_4line/av_xcvr_native.sv" "inst_av_xcvr_avmm" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_native.sv" 1234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244643112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_reconfig_bundle_to_xcvr custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_reconfig_bundle_to_xcvr:avmm_interface_insts\[0\].av_reconfig_bundle_to_xcvr_inst " "Elaborating entity \"av_reconfig_bundle_to_xcvr\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_reconfig_bundle_to_xcvr:avmm_interface_insts\[0\].av_reconfig_bundle_to_xcvr_inst\"" {  } { { "custom_phy_4line/av_xcvr_avmm.sv" "avmm_interface_insts\[0\].av_reconfig_bundle_to_xcvr_inst" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_avmm.sv" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244643516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm_csr custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst " "Elaborating entity \"av_xcvr_avmm_csr\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\"" {  } { { "custom_phy_4line/av_xcvr_avmm.sv" "avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_avmm.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244643580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_rx.alt_xcvr_resync_inst " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_rx.alt_xcvr_resync_inst\"" {  } { { "custom_phy_4line/av_xcvr_avmm_csr.sv" "gen_status_reg_rx.alt_xcvr_resync_inst" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_avmm_csr.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244643623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_reconfig_bundle_merger custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst " "Elaborating entity \"sv_reconfig_bundle_merger\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst\"" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "av_reconfig_bundle_merger_inst" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244645046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_data_adapter custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_data_adapter:av_xcvr_data_adapter_inst " "Elaborating entity \"av_xcvr_data_adapter\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_data_adapter:av_xcvr_data_adapter_inst\"" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "av_xcvr_data_adapter_inst" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244645149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_csr_common custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_common:csr " "Elaborating entity \"alt_xcvr_csr_common\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_common:csr\"" {  } { { "custom_phy_4line/av_xcvr_custom_nr.sv" "csr" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244645217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_wait_generate custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_wait_generate:top_wait " "Elaborating entity \"altera_wait_generate\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_wait_generate:top_wait\"" {  } { { "custom_phy_4line/av_xcvr_custom_nr.sv" "top_wait" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244645291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_wait_generate:top_wait\|alt_xcvr_resync:rst_sync " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_wait_generate:top_wait\|alt_xcvr_resync:rst_sync\"" {  } { { "custom_phy_4line/altera_wait_generate.v" "rst_sync" { Text "F:/project_072_z/custom_phy_4line/altera_wait_generate.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244645318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_csr_pcs8g custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs " "Elaborating entity \"alt_xcvr_csr_pcs8g\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\"" {  } { { "custom_phy_4line/av_xcvr_custom_nr.sv" "csr_pcs" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244645358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_write_mux custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_invpolarity " "Elaborating entity \"csr_indexed_write_mux\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_invpolarity\"" {  } { { "custom_phy_4line/alt_xcvr_csr_pcs8g.sv" "wmux_tx_invpolarity" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_pcs8g.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244645434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_invpolarity\|csr_mux:o_narrow " "Elaborating entity \"csr_mux\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_invpolarity\|csr_mux:o_narrow\"" {  } { { "custom_phy_4line/alt_xcvr_csr_selector.sv" "o_narrow" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_selector.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244645462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_write_mux custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_bitslipboundaryselect " "Elaborating entity \"csr_indexed_write_mux\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_bitslipboundaryselect\"" {  } { { "custom_phy_4line/alt_xcvr_csr_pcs8g.sv" "wmux_tx_bitslipboundaryselect" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_pcs8g.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244645500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_bitslipboundaryselect\|csr_mux:o_narrow " "Elaborating entity \"csr_mux\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_bitslipboundaryselect\|csr_mux:o_narrow\"" {  } { { "custom_phy_4line/alt_xcvr_csr_selector.sv" "o_narrow" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_selector.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244645529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_read_only_reg custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_patterndetect " "Elaborating entity \"csr_indexed_read_only_reg\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_patterndetect\"" {  } { { "custom_phy_4line/alt_xcvr_csr_pcs8g.sv" "mux_rx_patterndetect" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_pcs8g.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244645817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_patterndetect\|csr_mux:o_narrow " "Elaborating entity \"csr_mux\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_patterndetect\|csr_mux:o_narrow\"" {  } { { "custom_phy_4line/alt_xcvr_csr_selector.sv" "o_narrow" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_selector.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244645852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_read_only_reg custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_phase_comp_fifo_error " "Elaborating entity \"csr_indexed_read_only_reg\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_phase_comp_fifo_error\"" {  } { { "custom_phy_4line/alt_xcvr_csr_pcs8g.sv" "mux_rx_phase_comp_fifo_error" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_pcs8g.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244646053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_read_only_reg custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_bitslipboundaryselectout " "Elaborating entity \"csr_indexed_read_only_reg\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_bitslipboundaryselectout\"" {  } { { "custom_phy_4line/alt_xcvr_csr_pcs8g.sv" "mux_rx_bitslipboundaryselectout" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_pcs8g.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244646111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_xcvr_reset_control custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller " "Elaborating entity \"altera_xcvr_reset_control\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\"" {  } { { "custom_phy_4line/av_xcvr_custom_nr.sv" "gen_embedded_reset.reset_controller" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244646288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_resync:g_rx.g_rx\[0\].g_rx.resync_rx_cal_busy " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_resync:g_rx.g_rx\[0\].g_rx.resync_rx_cal_busy\"" {  } { { "custom_phy_4line/altera_xcvr_reset_control.sv" "g_rx.g_rx\[0\].g_rx.resync_rx_cal_busy" { Text "F:/project_072_z/custom_phy_4line/altera_xcvr_reset_control.sv" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244646339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_analogreset " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_analogreset\"" {  } { { "custom_phy_4line/altera_xcvr_reset_control.sv" "g_rx.g_rx\[0\].g_rx.counter_rx_analogreset" { Text "F:/project_072_z/custom_phy_4line/altera_xcvr_reset_control.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244646377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_digitalreset " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_digitalreset\"" {  } { { "custom_phy_4line/altera_xcvr_reset_control.sv" "g_rx.g_rx\[0\].g_rx.counter_rx_digitalreset" { Text "F:/project_072_z/custom_phy_4line/altera_xcvr_reset_control.sv" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244646438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_ready " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_ready\"" {  } { { "custom_phy_4line/altera_xcvr_reset_control.sv" "g_rx.g_rx\[0\].g_rx.counter_rx_ready" { Text "F:/project_072_z/custom_phy_4line/altera_xcvr_reset_control.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244646499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc1_jesd_rcv adc1_jesd_rcv:adc1 " "Elaborating entity \"adc1_jesd_rcv\" for hierarchy \"adc1_jesd_rcv:adc1\"" {  } { { "arria5_tst1.v" "adc1" { Text "F:/project_072_z/arria5_tst1.v" 1612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244646983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_2clk adc1_jesd_rcv:adc1\|fifo_2clk:fifo1_1 " "Elaborating entity \"fifo_2clk\" for hierarchy \"adc1_jesd_rcv:adc1\|fifo_2clk:fifo1_1\"" {  } { { "adc1_jesd_rcv.v" "fifo1_1" { Text "F:/project_072_z/adc1_jesd_rcv.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244647004 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_o fifo_2clk.v(39) " "Verilog HDL or VHDL warning at fifo_2clk.v(39): object \"reg_o\" assigned a value but never read" {  } { { "fifo_2clk.v" "" { Text "F:/project_072_z/fifo_2clk.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244647005 "|top_module|adc1_jesd_rcv:adc1|fifo_2clk:fifo1_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fifo_2clk.v(78) " "Verilog HDL assignment warning at fifo_2clk.v(78): truncated value with size 32 to match size of target (1)" {  } { { "fifo_2clk.v" "" { Text "F:/project_072_z/fifo_2clk.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244647006 "|top_module|adc1_jesd_rcv:adc1|fifo_2clk:fifo1_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fifo_2clk.v(79) " "Verilog HDL assignment warning at fifo_2clk.v(79): truncated value with size 32 to match size of target (16)" {  } { { "fifo_2clk.v" "" { Text "F:/project_072_z/fifo_2clk.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244647006 "|top_module|adc1_jesd_rcv:adc1|fifo_2clk:fifo1_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_world_align adc1_jesd_rcv:adc1\|line_world_align:gen_lane\[0\].al " "Elaborating entity \"line_world_align\" for hierarchy \"adc1_jesd_rcv:adc1\|line_world_align:gen_lane\[0\].al\"" {  } { { "adc1_jesd_rcv.v" "gen_lane\[0\].al" { Text "F:/project_072_z/adc1_jesd_rcv.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244647035 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 line_world_align.v(49) " "Verilog HDL assignment warning at line_world_align.v(49): truncated value with size 8 to match size of target (2)" {  } { { "line_world_align.v" "" { Text "F:/project_072_z/line_world_align.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244647036 "|top_module|adc1_jesd_rcv:adc1|line_world_align:gen_lane[0].al"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc1_align adc1_jesd_rcv:adc1\|adc1_align:al1 " "Elaborating entity \"adc1_align\" for hierarchy \"adc1_jesd_rcv:adc1\|adc1_align:al1\"" {  } { { "adc1_jesd_rcv.v" "al1" { Text "F:/project_072_z/adc1_jesd_rcv.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244647098 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "datak_tst adc1_align.v(181) " "Verilog HDL or VHDL warning at adc1_align.v(181): object \"datak_tst\" assigned a value but never read" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244647098 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "syncstatus_tst adc1_align.v(182) " "Verilog HDL or VHDL warning at adc1_align.v(182): object \"syncstatus_tst\" assigned a value but never read" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244647098 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_disp0 adc1_align.v(65) " "Verilog HDL or VHDL warning at adc1_align.v(65): object \"error_disp0\" assigned a value but never read" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244647099 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_char0 adc1_align.v(66) " "Verilog HDL or VHDL warning at adc1_align.v(66): object \"error_char0\" assigned a value but never read" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244647099 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adc1_align.v(181) " "Verilog HDL assignment warning at adc1_align.v(181): truncated value with size 32 to match size of target (1)" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244647103 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 adc1_align.v(182) " "Verilog HDL assignment warning at adc1_align.v(182): truncated value with size 4 to match size of target (1)" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244647103 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "elastic_buffer adc1_jesd_rcv:adc1\|adc1_align:al1\|elastic_buffer:elastic0 " "Elaborating entity \"elastic_buffer\" for hierarchy \"adc1_jesd_rcv:adc1\|adc1_align:al1\|elastic_buffer:elastic0\"" {  } { { "adc1_align.v" "elastic0" { Text "F:/project_072_z/adc1_align.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244647135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc1_align adc1_jesd_rcv:adc1\|adc1_align:al2 " "Elaborating entity \"adc1_align\" for hierarchy \"adc1_jesd_rcv:adc1\|adc1_align:al2\"" {  } { { "adc1_jesd_rcv.v" "al2" { Text "F:/project_072_z/adc1_jesd_rcv.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244647152 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "datak_tst adc1_align.v(181) " "Verilog HDL or VHDL warning at adc1_align.v(181): object \"datak_tst\" assigned a value but never read" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244647153 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "syncstatus_tst adc1_align.v(182) " "Verilog HDL or VHDL warning at adc1_align.v(182): object \"syncstatus_tst\" assigned a value but never read" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244647153 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_disp0 adc1_align.v(65) " "Verilog HDL or VHDL warning at adc1_align.v(65): object \"error_disp0\" assigned a value but never read" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244647153 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_char0 adc1_align.v(66) " "Verilog HDL or VHDL warning at adc1_align.v(66): object \"error_char0\" assigned a value but never read" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244647153 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adc1_align.v(181) " "Verilog HDL assignment warning at adc1_align.v(181): truncated value with size 32 to match size of target (1)" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244647157 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 adc1_align.v(182) " "Verilog HDL assignment warning at adc1_align.v(182): truncated value with size 4 to match size of target (1)" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244647157 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jesd204_lmfc adc1_jesd_rcv:adc1\|jesd204_lmfc:lmfc1 " "Elaborating entity \"jesd204_lmfc\" for hierarchy \"adc1_jesd_rcv:adc1\|jesd204_lmfc:lmfc1\"" {  } { { "adc1_jesd_rcv.v" "lmfc1" { Text "F:/project_072_z/adc1_jesd_rcv.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244647201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "error_sch error_sch:block_error_adc1 " "Elaborating entity \"error_sch\" for hierarchy \"error_sch:block_error_adc1\"" {  } { { "arria5_tst1.v" "block_error_adc1" { Text "F:/project_072_z/arria5_tst1.v" 1629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244647223 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 error_sch.v(41) " "Verilog HDL assignment warning at error_sch.v(41): truncated value with size 32 to match size of target (16)" {  } { { "error_sch.v" "" { Text "F:/project_072_z/error_sch.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244647224 "|top_module|error_sch:block_error_adc1"}
{ "Warning" "WSGN_SEARCH_FILE" "block_read_spi_v2.v 1 1 " "Using design file block_read_spi_v2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Block_read_spi_v2 " "Found entity 1: Block_read_spi_v2" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244647328 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588244647328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_error_adc1 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_error_adc1\"" {  } { { "arria5_tst1.v" "spi_error_adc1" { Text "F:/project_072_z/arria5_tst1.v" 1646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244647350 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244647351 "|top_module|Block_read_spi_v2:spi_error_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244647352 "|top_module|Block_read_spi_v2:spi_error_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244647352 "|top_module|Block_read_spi_v2:spi_error_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244647353 "|top_module|Block_read_spi_v2:spi_error_adc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_error_sysref_adc1 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_error_sysref_adc1\"" {  } { { "arria5_tst1.v" "spi_error_sysref_adc1" { Text "F:/project_072_z/arria5_tst1.v" 1650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244647394 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244647394 "|top_module|Block_read_spi_v2:spi_error_sysref_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244647395 "|top_module|Block_read_spi_v2:spi_error_sysref_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244647396 "|top_module|Block_read_spi_v2:spi_error_sysref_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244647397 "|top_module|Block_read_spi_v2:spi_error_sysref_adc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_walign_adc1 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_walign_adc1\"" {  } { { "arria5_tst1.v" "spi_walign_adc1" { Text "F:/project_072_z/arria5_tst1.v" 1654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244647437 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244647438 "|top_module|Block_read_spi_v2:spi_walign_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244647438 "|top_module|Block_read_spi_v2:spi_walign_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244647439 "|top_module|Block_read_spi_v2:spi_walign_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244647440 "|top_module|Block_read_spi_v2:spi_walign_adc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_custom_phy_reg1_adc1 " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_custom_phy_reg1_adc1\"" {  } { { "arria5_tst1.v" "spi_custom_phy_reg1_adc1" { Text "F:/project_072_z/arria5_tst1.v" 1665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244647468 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244647468 "|top_module|Block_read_spi:spi_custom_phy_reg1_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244647469 "|top_module|Block_read_spi:spi_custom_phy_reg1_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244647469 "|top_module|Block_read_spi:spi_custom_phy_reg1_adc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_custom_phy_reg4_adc1 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_custom_phy_reg4_adc1\"" {  } { { "arria5_tst1.v" "spi_custom_phy_reg4_adc1" { Text "F:/project_072_z/arria5_tst1.v" 1669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244647506 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244647507 "|top_module|Block_read_spi_v2:spi_custom_phy_reg4_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244647508 "|top_module|Block_read_spi_v2:spi_custom_phy_reg4_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244647508 "|top_module|Block_read_spi_v2:spi_custom_phy_reg4_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244647511 "|top_module|Block_read_spi_v2:spi_custom_phy_reg4_adc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_custom_phy_reg5_adc1 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_custom_phy_reg5_adc1\"" {  } { { "arria5_tst1.v" "spi_custom_phy_reg5_adc1" { Text "F:/project_072_z/arria5_tst1.v" 1672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244647564 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244647565 "|top_module|Block_read_spi_v2:spi_custom_phy_reg5_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244647566 "|top_module|Block_read_spi_v2:spi_custom_phy_reg5_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244647566 "|top_module|Block_read_spi_v2:spi_custom_phy_reg5_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244647569 "|top_module|Block_read_spi_v2:spi_custom_phy_reg5_adc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_custom_phy_reg6_adc1 " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_custom_phy_reg6_adc1\"" {  } { { "arria5_tst1.v" "spi_custom_phy_reg6_adc1" { Text "F:/project_072_z/arria5_tst1.v" 1686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244647611 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244647612 "|top_module|Block_read_spi:spi_custom_phy_reg6_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244647613 "|top_module|Block_read_spi:spi_custom_phy_reg6_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244647613 "|top_module|Block_read_spi:spi_custom_phy_reg6_adc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_custom_phy_reg7_adc1 " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_custom_phy_reg7_adc1\"" {  } { { "arria5_tst1.v" "spi_custom_phy_reg7_adc1" { Text "F:/project_072_z/arria5_tst1.v" 1694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244647636 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244647637 "|top_module|Block_read_spi:spi_custom_phy_reg7_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244647637 "|top_module|Block_read_spi:spi_custom_phy_reg7_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244647638 "|top_module|Block_read_spi:spi_custom_phy_reg7_adc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc2_jesd_rcv adc2_jesd_rcv:adc2 " "Elaborating entity \"adc2_jesd_rcv\" for hierarchy \"adc2_jesd_rcv:adc2\"" {  } { { "arria5_tst1.v" "adc2" { Text "F:/project_072_z/arria5_tst1.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244650960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc2_align adc2_jesd_rcv:adc2\|adc2_align:al1 " "Elaborating entity \"adc2_align\" for hierarchy \"adc2_jesd_rcv:adc2\|adc2_align:al1\"" {  } { { "adc2_jesd_rcv.v" "al1" { Text "F:/project_072_z/adc2_jesd_rcv.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244651041 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "datak_tst adc2_align.v(181) " "Verilog HDL or VHDL warning at adc2_align.v(181): object \"datak_tst\" assigned a value but never read" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244651042 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "syncstatus_tst adc2_align.v(182) " "Verilog HDL or VHDL warning at adc2_align.v(182): object \"syncstatus_tst\" assigned a value but never read" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244651042 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_disp0 adc2_align.v(65) " "Verilog HDL or VHDL warning at adc2_align.v(65): object \"error_disp0\" assigned a value but never read" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244651042 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_char0 adc2_align.v(66) " "Verilog HDL or VHDL warning at adc2_align.v(66): object \"error_char0\" assigned a value but never read" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244651042 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adc2_align.v(181) " "Verilog HDL assignment warning at adc2_align.v(181): truncated value with size 32 to match size of target (1)" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244651046 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 adc2_align.v(182) " "Verilog HDL assignment warning at adc2_align.v(182): truncated value with size 4 to match size of target (1)" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244651046 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc2_align adc2_jesd_rcv:adc2\|adc2_align:al2 " "Elaborating entity \"adc2_align\" for hierarchy \"adc2_jesd_rcv:adc2\|adc2_align:al2\"" {  } { { "adc2_jesd_rcv.v" "al2" { Text "F:/project_072_z/adc2_jesd_rcv.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244651087 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "datak_tst adc2_align.v(181) " "Verilog HDL or VHDL warning at adc2_align.v(181): object \"datak_tst\" assigned a value but never read" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244651088 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "syncstatus_tst adc2_align.v(182) " "Verilog HDL or VHDL warning at adc2_align.v(182): object \"syncstatus_tst\" assigned a value but never read" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244651088 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_disp0 adc2_align.v(65) " "Verilog HDL or VHDL warning at adc2_align.v(65): object \"error_disp0\" assigned a value but never read" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244651088 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_char0 adc2_align.v(66) " "Verilog HDL or VHDL warning at adc2_align.v(66): object \"error_char0\" assigned a value but never read" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244651088 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adc2_align.v(181) " "Verilog HDL assignment warning at adc2_align.v(181): truncated value with size 32 to match size of target (1)" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244651092 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 adc2_align.v(182) " "Verilog HDL assignment warning at adc2_align.v(182): truncated value with size 4 to match size of target (1)" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244651092 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_error_adc2 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_error_adc2\"" {  } { { "arria5_tst1.v" "spi_error_adc2" { Text "F:/project_072_z/arria5_tst1.v" 1814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244651186 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244651187 "|top_module|Block_read_spi_v2:spi_error_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244651187 "|top_module|Block_read_spi_v2:spi_error_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244651188 "|top_module|Block_read_spi_v2:spi_error_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244651189 "|top_module|Block_read_spi_v2:spi_error_adc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_error_sysref_adc2 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_error_sysref_adc2\"" {  } { { "arria5_tst1.v" "spi_error_sysref_adc2" { Text "F:/project_072_z/arria5_tst1.v" 1818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244651230 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244651230 "|top_module|Block_read_spi_v2:spi_error_sysref_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244651231 "|top_module|Block_read_spi_v2:spi_error_sysref_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244651232 "|top_module|Block_read_spi_v2:spi_error_sysref_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244651232 "|top_module|Block_read_spi_v2:spi_error_sysref_adc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_walign_adc2 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_walign_adc2\"" {  } { { "arria5_tst1.v" "spi_walign_adc2" { Text "F:/project_072_z/arria5_tst1.v" 1822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244651272 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244651273 "|top_module|Block_read_spi_v2:spi_walign_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244651274 "|top_module|Block_read_spi_v2:spi_walign_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244651274 "|top_module|Block_read_spi_v2:spi_walign_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244651275 "|top_module|Block_read_spi_v2:spi_walign_adc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_custom_phy_reg1_adc2 " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_custom_phy_reg1_adc2\"" {  } { { "arria5_tst1.v" "spi_custom_phy_reg1_adc2" { Text "F:/project_072_z/arria5_tst1.v" 1833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244651303 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244651303 "|top_module|Block_read_spi:spi_custom_phy_reg1_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244651304 "|top_module|Block_read_spi:spi_custom_phy_reg1_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244651304 "|top_module|Block_read_spi:spi_custom_phy_reg1_adc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_custom_phy_reg4_adc2 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_custom_phy_reg4_adc2\"" {  } { { "arria5_tst1.v" "spi_custom_phy_reg4_adc2" { Text "F:/project_072_z/arria5_tst1.v" 1837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244651340 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244651341 "|top_module|Block_read_spi_v2:spi_custom_phy_reg4_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244651342 "|top_module|Block_read_spi_v2:spi_custom_phy_reg4_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244651342 "|top_module|Block_read_spi_v2:spi_custom_phy_reg4_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244651344 "|top_module|Block_read_spi_v2:spi_custom_phy_reg4_adc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_custom_phy_reg5_adc2 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_custom_phy_reg5_adc2\"" {  } { { "arria5_tst1.v" "spi_custom_phy_reg5_adc2" { Text "F:/project_072_z/arria5_tst1.v" 1840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244651398 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244651398 "|top_module|Block_read_spi_v2:spi_custom_phy_reg5_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244651399 "|top_module|Block_read_spi_v2:spi_custom_phy_reg5_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244651400 "|top_module|Block_read_spi_v2:spi_custom_phy_reg5_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244651402 "|top_module|Block_read_spi_v2:spi_custom_phy_reg5_adc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_custom_phy_reg6_adc2 " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_custom_phy_reg6_adc2\"" {  } { { "arria5_tst1.v" "spi_custom_phy_reg6_adc2" { Text "F:/project_072_z/arria5_tst1.v" 1854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244651444 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244651444 "|top_module|Block_read_spi:spi_custom_phy_reg6_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244651445 "|top_module|Block_read_spi:spi_custom_phy_reg6_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244651446 "|top_module|Block_read_spi:spi_custom_phy_reg6_adc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_custom_phy_reg7_adc2 " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_custom_phy_reg7_adc2\"" {  } { { "arria5_tst1.v" "spi_custom_phy_reg7_adc2" { Text "F:/project_072_z/arria5_tst1.v" 1862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244651468 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244651469 "|top_module|Block_read_spi:spi_custom_phy_reg7_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244651470 "|top_module|Block_read_spi:spi_custom_phy_reg7_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244651470 "|top_module|Block_read_spi:spi_custom_phy_reg7_adc2"}
{ "Warning" "WSGN_SEARCH_FILE" "dds_chirp.sv 1 1 " "Using design file dds_chirp.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dds_chirp " "Found entity 1: dds_chirp" {  } { { "dds_chirp.sv" "" { Text "F:/project_072_z/dds_chirp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244651619 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588244651619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_chirp dds_chirp:dds1 " "Elaborating entity \"dds_chirp\" for hierarchy \"dds_chirp:dds1\"" {  } { { "arria5_tst1.v" "dds1" { Text "F:/project_072_z/arria5_tst1.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244651641 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_REQ dds_chirp.sv(24) " "Verilog HDL or VHDL warning at dds_chirp.sv(24): object \"reg_REQ\" assigned a value but never read" {  } { { "dds_chirp.sv" "" { Text "F:/project_072_z/dds_chirp.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244651642 "|top_module|dds_chirp:dds1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp_DDS_freq dds_chirp.sv(28) " "Verilog HDL or VHDL warning at dds_chirp.sv(28): object \"tmp_DDS_freq\" assigned a value but never read" {  } { { "dds_chirp.sv" "" { Text "F:/project_072_z/dds_chirp.sv" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244651642 "|top_module|dds_chirp:dds1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp_DDS_delta_freq dds_chirp.sv(29) " "Verilog HDL or VHDL warning at dds_chirp.sv(29): object \"tmp_DDS_delta_freq\" assigned a value but never read" {  } { { "dds_chirp.sv" "" { Text "F:/project_072_z/dds_chirp.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244651642 "|top_module|dds_chirp:dds1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp_DDS_delta_rate dds_chirp.sv(30) " "Verilog HDL or VHDL warning at dds_chirp.sv(30): object \"tmp_DDS_delta_rate\" assigned a value but never read" {  } { { "dds_chirp.sv" "" { Text "F:/project_072_z/dds_chirp.sv" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244651642 "|top_module|dds_chirp:dds1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS_48_v1 dds_chirp:dds1\|DDS_48_v1:dds_0 " "Elaborating entity \"DDS_48_v1\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\"" {  } { { "dds_chirp.sv" "dds_0" { Text "F:/project_072_z/dds_chirp.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244651682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS_48_v1_nco_ii_0 dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0 " "Elaborating entity \"DDS_48_v1_nco_ii_0\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\"" {  } { { "DDS_48_v1/synthesis/DDS_48_v1.v" "nco_ii_0" { Text "F:/project_072_z/DDS_48_v1/synthesis/DDS_48_v1.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244651690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_fxx dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003 " "Elaborating entity \"asj_nco_fxx\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "ux003" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244651751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc\"" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_fxx.v" "acc" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_fxx.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244652881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc\"" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_fxx.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_fxx.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244652899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc " "Instantiated megafunction \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 48 " "Parameter \"lpm_width\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244652899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244652899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244652899 ""}  } { { "DDS_48_v1/synthesis/submodules/asj_nco_fxx.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_fxx.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588244652899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3qg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3qg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3qg " "Found entity 1: add_sub_3qg" {  } { { "db/add_sub_3qg.tdf" "" { Text "F:/project_072_z/db/add_sub_3qg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244653350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244653350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3qg dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc\|add_sub_3qg:auto_generated " "Elaborating entity \"add_sub_3qg\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc\|add_sub_3qg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244653373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "ux000" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244653772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "DDS_48_v1/synthesis/submodules/asj_altqmcpipe.v" "acc" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244653902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "DDS_48_v1/synthesis/submodules/asj_altqmcpipe.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244653913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Instantiated megafunction \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244653913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 48 " "Parameter \"lpm_width\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244653913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244653913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244653913 ""}  } { { "DDS_48_v1/synthesis/submodules/asj_altqmcpipe.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588244653913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qmh " "Found entity 1: add_sub_qmh" {  } { { "db/add_sub_qmh.tdf" "" { Text "F:/project_072_z/db/add_sub_qmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244654335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244654335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qmh dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_qmh:auto_generated " "Elaborating entity \"add_sub_qmh\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_qmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244654358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx_g dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001 " "Elaborating entity \"asj_dxx_g\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "ux001" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244654747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_dxx:ux002 " "Elaborating entity \"asj_dxx\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_dxx:ux002\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "ux002" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244654836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_apr_dxx dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_apr_dxx:ux0219 " "Elaborating entity \"asj_nco_apr_dxx\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_apr_dxx:ux0219\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "ux0219" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244654931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_pxx dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004 " "Elaborating entity \"asj_nco_pxx\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "ux004" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244655019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc\"" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_pxx.v" "acc" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_pxx.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244655144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc\"" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_pxx.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_pxx.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244655154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc " "Instantiated megafunction \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244655154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244655154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244655154 ""}  } { { "DDS_48_v1/synthesis/submodules/asj_nco_pxx.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_pxx.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588244655154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_upg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_upg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_upg " "Found entity 1: add_sub_upg" {  } { { "db/add_sub_upg.tdf" "" { Text "F:/project_072_z/db/add_sub_upg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244655570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244655570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_upg dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc\|add_sub_upg:auto_generated " "Elaborating entity \"add_sub_upg\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc\|add_sub_upg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244655592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_gal dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_gal:ux009 " "Elaborating entity \"asj_gal\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_gal:ux009\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "ux009" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244655984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "ux0120" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244656076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244657642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244657656 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244657656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244657656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244657656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244657656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244657656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244657656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244657656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244657656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244657656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244657656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DDS_48_v1_nco_ii_0_sin.hex " "Parameter \"init_file\" = \"DDS_48_v1_nco_ii_0_sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244657656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria V " "Parameter \"intended_device_family\" = \"Arria V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244657656 ""}  } { { "DDS_48_v1/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588244657656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c8g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c8g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c8g1 " "Found entity 1: altsyncram_c8g1" {  } { { "db/altsyncram_c8g1.tdf" "" { Text "F:/project_072_z/db/altsyncram_c8g1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244658198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244658198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c8g1 dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_c8g1:auto_generated " "Elaborating entity \"altsyncram_c8g1\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_c8g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244658221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_eab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_eab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_eab " "Found entity 1: mux_eab" {  } { { "db/mux_eab.tdf" "" { Text "F:/project_072_z/db/mux_eab.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244659371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244659371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_eab dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_c8g1:auto_generated\|mux_eab:mux2 " "Elaborating entity \"mux_eab\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_c8g1:auto_generated\|mux_eab:mux2\"" {  } { { "db/altsyncram_c8g1.tdf" "mux2" { Text "F:/project_072_z/db/altsyncram_c8g1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244659445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "ux0121" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244666227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\"" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244666405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\"" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244666419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244666419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244666419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244666419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244666419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244666419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244666419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244666419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244666419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244666420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244666420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DDS_48_v1_nco_ii_0_cos.hex " "Parameter \"init_file\" = \"DDS_48_v1_nco_ii_0_cos.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244666420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria V " "Parameter \"intended_device_family\" = \"Arria V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244666420 ""}  } { { "DDS_48_v1/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588244666419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_78g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_78g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_78g1 " "Found entity 1: altsyncram_78g1" {  } { { "db/altsyncram_78g1.tdf" "" { Text "F:/project_072_z/db/altsyncram_78g1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244666960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244666960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_78g1 dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_78g1:auto_generated " "Elaborating entity \"altsyncram_78g1\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_78g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244666983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mob_rw dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_mob_rw:ux122 " "Elaborating entity \"asj_nco_mob_rw\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_mob_rw:ux122\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "ux122" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244674876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "ux710isdr" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244675007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_isdr.v" "lpm_counter_component" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244676575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_isdr.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244676586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244676586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244676586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244676586 ""}  } { { "DDS_48_v1/synthesis/submodules/asj_nco_isdr.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588244676586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_udi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_udi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_udi " "Found entity 1: cntr_udi" {  } { { "db/cntr_udi.tdf" "" { Text "F:/project_072_z/db/cntr_udi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244677171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244677171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_udi dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_udi:auto_generated " "Elaborating entity \"cntr_udi\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_udi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244677193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_t1hz test_t1hz:inst_test_t1hz " "Elaborating entity \"test_t1hz\" for hierarchy \"test_t1hz:inst_test_t1hz\"" {  } { { "arria5_tst1.v" "inst_test_t1hz" { Text "F:/project_072_z/arria5_tst1.v" 1940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244677702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_start master_start:sync1 " "Elaborating entity \"master_start\" for hierarchy \"master_start:sync1\"" {  } { { "arria5_tst1.v" "sync1" { Text "F:/project_072_z/arria5_tst1.v" 1974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244677710 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FLAG_END_PROCESS_CMD master_start.sv(58) " "Verilog HDL or VHDL warning at master_start.sv(58): object \"FLAG_END_PROCESS_CMD\" assigned a value but never read" {  } { { "master_start.sv" "" { Text "F:/project_072_z/master_start.sv" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244677711 "|top_module|master_start:sync1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "step_tst master_start.sv(70) " "Verilog HDL or VHDL warning at master_start.sv(70): object \"step_tst\" assigned a value but never read" {  } { { "master_start.sv" "" { Text "F:/project_072_z/master_start.sv" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244677711 "|top_module|master_start:sync1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wcm wcm:wcm1 " "Elaborating entity \"wcm\" for hierarchy \"wcm:wcm1\"" {  } { { "arria5_tst1.v" "wcm1" { Text "F:/project_072_z/arria5_tst1.v" 2013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244677825 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FLAG_WORK_PROCESS writer_com_mem.sv(65) " "Verilog HDL or VHDL warning at writer_com_mem.sv(65): object \"FLAG_WORK_PROCESS\" assigned a value but never read" {  } { { "writer_com_mem.sv" "" { Text "F:/project_072_z/writer_com_mem.sv" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244677827 "|top_module|wcm:wcm1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FLAG_SRCH_FAULT writer_com_mem.sv(90) " "Verilog HDL or VHDL warning at writer_com_mem.sv(90): object \"FLAG_SRCH_FAULT\" assigned a value but never read" {  } { { "writer_com_mem.sv" "" { Text "F:/project_072_z/writer_com_mem.sv" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244677828 "|top_module|wcm:wcm1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem1 wcm:wcm1\|mem1:registre_MEM_inst " "Elaborating entity \"mem1\" for hierarchy \"wcm:wcm1\|mem1:registre_MEM_inst\"" {  } { { "writer_com_mem.sv" "registre_MEM_inst" { Text "F:/project_072_z/writer_com_mem.sv" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244678135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wcm:wcm1\|mem1:registre_MEM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wcm:wcm1\|mem1:registre_MEM_inst\|altsyncram:altsyncram_component\"" {  } { { "mem1.v" "altsyncram_component" { Text "F:/project_072_z/mem1.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244678251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wcm:wcm1\|mem1:registre_MEM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wcm:wcm1\|mem1:registre_MEM_inst\|altsyncram:altsyncram_component\"" {  } { { "mem1.v" "" { Text "F:/project_072_z/mem1.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244678271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wcm:wcm1\|mem1:registre_MEM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"wcm:wcm1\|mem1:registre_MEM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244678271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244678271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244678271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244678271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244678271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria V " "Parameter \"intended_device_family\" = \"Arria V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244678271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244678271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244678271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244678271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244678271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244678271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244678271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244678271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244678271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244678271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244678271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244678271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 338 " "Parameter \"width_a\" = \"338\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244678271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 338 " "Parameter \"width_b\" = \"338\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244678271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244678271 ""}  } { { "mem1.v" "" { Text "F:/project_072_z/mem1.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588244678271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oi02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oi02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oi02 " "Found entity 1: altsyncram_oi02" {  } { { "db/altsyncram_oi02.tdf" "" { Text "F:/project_072_z/db/altsyncram_oi02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244678875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244678875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oi02 wcm:wcm1\|mem1:registre_MEM_inst\|altsyncram:altsyncram_component\|altsyncram_oi02:auto_generated " "Elaborating entity \"altsyncram_oi02\" for hierarchy \"wcm:wcm1\|mem1:registre_MEM_inst\|altsyncram:altsyncram_component\|altsyncram_oi02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244678909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMA_SPI DMA_SPI:spi1 " "Elaborating entity \"DMA_SPI\" for hierarchy \"DMA_SPI:spi1\"" {  } { { "arria5_tst1.v" "spi1" { Text "F:/project_072_z/arria5_tst1.v" 2057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244679543 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DMA_SPI.sv(78) " "Verilog HDL assignment warning at DMA_SPI.sv(78): truncated value with size 32 to match size of target (8)" {  } { { "DMA_SPI.sv" "" { Text "F:/project_072_z/DMA_SPI.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244679547 "|top_module|DMA_SPI:spi1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "send_to_uart send_to_uart:tst_u1 " "Elaborating entity \"send_to_uart\" for hierarchy \"send_to_uart:tst_u1\"" {  } { { "arria5_tst1.v" "tst_u1" { Text "F:/project_072_z/arria5_tst1.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244679613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_transmitter async_transmitter:tx1 " "Elaborating entity \"async_transmitter\" for hierarchy \"async_transmitter:tx1\"" {  } { { "arria5_tst1.v" "tx1" { Text "F:/project_072_z/arria5_tst1.v" 2093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244679700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen async_transmitter:tx1\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"async_transmitter:tx1\|BaudTickGen:tickgen\"" {  } { { "uart.v" "tickgen" { Text "F:/project_072_z/uart.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244679709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_test1_sync " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_test1_sync\"" {  } { { "arria5_tst1.v" "spi_test1_sync" { Text "F:/project_072_z/arria5_tst1.v" 2097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244679731 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244679732 "|top_module|Block_read_spi_v2:spi_test1_sync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244679732 "|top_module|Block_read_spi_v2:spi_test1_sync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244679733 "|top_module|Block_read_spi_v2:spi_test1_sync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244679735 "|top_module|Block_read_spi_v2:spi_test1_sync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_test2_sync " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_test2_sync\"" {  } { { "arria5_tst1.v" "spi_test2_sync" { Text "F:/project_072_z/arria5_tst1.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244679787 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244679788 "|top_module|Block_read_spi_v2:spi_test2_sync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244679789 "|top_module|Block_read_spi_v2:spi_test2_sync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244679790 "|top_module|Block_read_spi_v2:spi_test2_sync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244679792 "|top_module|Block_read_spi_v2:spi_test2_sync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_error_dac1 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_error_dac1\"" {  } { { "arria5_tst1.v" "spi_error_dac1" { Text "F:/project_072_z/arria5_tst1.v" 2162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244679872 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244679873 "|top_module|Block_read_spi_v2:spi_error_dac1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244679873 "|top_module|Block_read_spi_v2:spi_error_dac1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244679874 "|top_module|Block_read_spi_v2:spi_error_dac1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244679875 "|top_module|Block_read_spi_v2:spi_error_dac1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_error_dac2 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_error_dac2\"" {  } { { "arria5_tst1.v" "spi_error_dac2" { Text "F:/project_072_z/arria5_tst1.v" 2166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244679915 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244679916 "|top_module|Block_read_spi_v2:spi_error_dac2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244679917 "|top_module|Block_read_spi_v2:spi_error_dac2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244679917 "|top_module|Block_read_spi_v2:spi_error_dac2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244679918 "|top_module|Block_read_spi_v2:spi_error_dac2"}
{ "Warning" "WSGN_SEARCH_FILE" "jesd204_scrambler.v 1 1 " "Using design file jesd204_scrambler.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 jesd204_scrambler " "Found entity 1: jesd204_scrambler" {  } { { "jesd204_scrambler.v" "" { Text "F:/project_072_z/jesd204_scrambler.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244680022 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588244680022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jesd204_scrambler jesd204_scrambler:i_scrambler1 " "Elaborating entity \"jesd204_scrambler\" for hierarchy \"jesd204_scrambler:i_scrambler1\"" {  } { { "arria5_tst1.v" "i_scrambler1" { Text "F:/project_072_z/arria5_tst1.v" 2202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244680045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_align_ila sync_align_ila:sa_ila " "Elaborating entity \"sync_align_ila\" for hierarchy \"sync_align_ila:sa_ila\"" {  } { { "arria5_tst1.v" "sa_ila" { Text "F:/project_072_z/arria5_tst1.v" 2224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244680099 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_lmfc sync_align_ila.v(54) " "Verilog HDL or VHDL warning at sync_align_ila.v(54): object \"flag_lmfc\" assigned a value but never read" {  } { { "sync_align_ila.v" "" { Text "F:/project_072_z/sync_align_ila.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244680100 "|top_module|sync_align_ila:sa_ila"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_lmfc_pred sync_align_ila.v(55) " "Verilog HDL or VHDL warning at sync_align_ila.v(55): object \"flag_lmfc_pred\" assigned a value but never read" {  } { { "sync_align_ila.v" "" { Text "F:/project_072_z/sync_align_ila.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244680100 "|top_module|sync_align_ila:sa_ila"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_SYNC_N sync_align_ila.v(57) " "Verilog HDL or VHDL warning at sync_align_ila.v(57): object \"flag_SYNC_N\" assigned a value but never read" {  } { { "sync_align_ila.v" "" { Text "F:/project_072_z/sync_align_ila.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244680101 "|top_module|sync_align_ila:sa_ila"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sync_align_ila.v(126) " "Verilog HDL assignment warning at sync_align_ila.v(126): truncated value with size 32 to match size of target (8)" {  } { { "sync_align_ila.v" "" { Text "F:/project_072_z/sync_align_ila.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244680103 "|top_module|sync_align_ila:sa_ila"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sync_align_ila.v(148) " "Verilog HDL assignment warning at sync_align_ila.v(148): truncated value with size 32 to match size of target (8)" {  } { { "sync_align_ila.v" "" { Text "F:/project_072_z/sync_align_ila.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244680103 "|top_module|sync_align_ila:sa_ila"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sync_align_ila.v(170) " "Verilog HDL assignment warning at sync_align_ila.v(170): truncated value with size 32 to match size of target (8)" {  } { { "sync_align_ila.v" "" { Text "F:/project_072_z/sync_align_ila.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244680103 "|top_module|sync_align_ila:sa_ila"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sync_align_ila.v(193) " "Verilog HDL assignment warning at sync_align_ila.v(193): truncated value with size 32 to match size of target (8)" {  } { { "sync_align_ila.v" "" { Text "F:/project_072_z/sync_align_ila.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244680104 "|top_module|sync_align_ila:sa_ila"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sync_align_ila.v(269) " "Verilog HDL assignment warning at sync_align_ila.v(269): truncated value with size 32 to match size of target (8)" {  } { { "sync_align_ila.v" "" { Text "F:/project_072_z/sync_align_ila.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244680108 "|top_module|sync_align_ila:sa_ila"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_phy_dac custom_phy_dac:dac1 " "Elaborating entity \"custom_phy_dac\" for hierarchy \"custom_phy_dac:dac1\"" {  } { { "arria5_tst1.v" "dac1" { Text "F:/project_072_z/arria5_tst1.v" 2247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244680156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_xcvr_custom custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst " "Elaborating entity \"altera_xcvr_custom\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\"" {  } { { "custom_phy_dac.v" "custom_phy_dac_inst" { Text "F:/project_072_z/custom_phy_dac.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244680322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_custom_nr custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5 " "Elaborating entity \"av_xcvr_custom_nr\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\"" {  } { { "custom_phy_dac/altera_xcvr_custom.sv" "A5" { Text "F:/project_072_z/custom_phy_dac/altera_xcvr_custom.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244680395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_custom_native custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core " "Elaborating entity \"av_xcvr_custom_native\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\"" {  } { { "custom_phy_dac/av_xcvr_custom_nr.sv" "transceiver_core" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_nr.sv" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244681012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_plls custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls " "Elaborating entity \"av_xcvr_plls\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\"" {  } { { "custom_phy_dac/av_xcvr_custom_native.sv" "gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_native.sv" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244682054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_reconfig_bundle_to_xcvr custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|av_reconfig_bundle_to_xcvr:pll\[0\].avmm.av_reconfig_bundle_to_xcvr_inst " "Elaborating entity \"av_reconfig_bundle_to_xcvr\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|av_reconfig_bundle_to_xcvr:pll\[0\].avmm.av_reconfig_bundle_to_xcvr_inst\"" {  } { { "custom_phy_dac/av_xcvr_plls.sv" "pll\[0\].avmm.av_reconfig_bundle_to_xcvr_inst" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_plls.sv" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244684452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm_csr custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst " "Elaborating entity \"av_xcvr_avmm_csr\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst\"" {  } { { "custom_phy_dac/av_xcvr_plls.sv" "pll\[0\].avmm.av_xcvr_avmm_csr_inst" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_plls.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244684536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst\"" {  } { { "custom_phy_dac/av_xcvr_avmm_csr.sv" "gen_status_reg_pll.alt_xcvr_resync_inst" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_avmm_csr.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244684590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_native custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst " "Elaborating entity \"av_xcvr_native\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\"" {  } { { "custom_phy_dac/av_xcvr_custom_native.sv" "gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_native.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244684735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pma custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma " "Elaborating entity \"av_pma\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\"" {  } { { "custom_phy_dac/av_xcvr_native.sv" "inst_av_pma" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_native.sv" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244685043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_tx_pma custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma " "Elaborating entity \"av_tx_pma\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\"" {  } { { "custom_phy_dac/av_pma.sv" "av_tx_pma" { Text "F:/project_072_z/custom_phy_dac/av_pma.sv" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244685316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_tx_pma_ch custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst " "Elaborating entity \"av_tx_pma_ch\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\"" {  } { { "custom_phy_dac/av_tx_pma.sv" "tx_pma_insts\[0\].av_tx_pma_ch_inst" { Text "F:/project_072_z/custom_phy_dac/av_tx_pma.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244686170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs " "Elaborating entity \"av_pcs\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\"" {  } { { "custom_phy_dac/av_xcvr_native.sv" "inst_av_pcs" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_native.sv" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244686530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs_ch custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch " "Elaborating entity \"av_pcs_ch\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\"" {  } { { "custom_phy_dac/av_pcs.sv" "ch\[0\].inst_av_pcs_ch" { Text "F:/project_072_z/custom_phy_dac/av_pcs.sv" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244686636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_tx_pcs_pma_interface_rbc custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface " "Elaborating entity \"av_hssi_tx_pcs_pma_interface_rbc\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface\"" {  } { { "custom_phy_dac/av_pcs_ch.sv" "inst_av_hssi_tx_pcs_pma_interface" { Text "F:/project_072_z/custom_phy_dac/av_pcs_ch.sv" 2053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244686770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_tx_pcs_rbc custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs " "Elaborating entity \"av_hssi_8g_tx_pcs_rbc\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\"" {  } { { "custom_phy_dac/av_pcs_ch.sv" "inst_av_hssi_8g_tx_pcs" { Text "F:/project_072_z/custom_phy_dac/av_pcs_ch.sv" 2252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244687034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_tx_pld_pcs_interface_rbc custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface " "Elaborating entity \"av_hssi_tx_pld_pcs_interface_rbc\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\"" {  } { { "custom_phy_dac/av_pcs_ch.sv" "inst_av_hssi_tx_pld_pcs_interface" { Text "F:/project_072_z/custom_phy_dac/av_pcs_ch.sv" 2495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244688299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm " "Elaborating entity \"av_xcvr_avmm\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\"" {  } { { "custom_phy_dac/av_xcvr_native.sv" "inst_av_xcvr_avmm" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_native.sv" 1234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244688702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm_csr custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst " "Elaborating entity \"av_xcvr_avmm_csr\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\"" {  } { { "custom_phy_dac/av_xcvr_avmm.sv" "avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_avmm.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244689152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_reconfig_bundle_merger custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst " "Elaborating entity \"sv_reconfig_bundle_merger\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst\"" {  } { { "custom_phy_dac/av_xcvr_custom_native.sv" "av_reconfig_bundle_merger_inst" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_native.sv" 835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244690101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_data_adapter custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_data_adapter:av_xcvr_data_adapter_inst " "Elaborating entity \"av_xcvr_data_adapter\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_data_adapter:av_xcvr_data_adapter_inst\"" {  } { { "custom_phy_dac/av_xcvr_custom_native.sv" "av_xcvr_data_adapter_inst" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_native.sv" 863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244690227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_csr_common custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_common:csr " "Elaborating entity \"alt_xcvr_csr_common\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_common:csr\"" {  } { { "custom_phy_dac/av_xcvr_custom_nr.sv" "csr" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_nr.sv" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244690335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_wait_generate custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_wait_generate:top_wait " "Elaborating entity \"altera_wait_generate\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_wait_generate:top_wait\"" {  } { { "custom_phy_dac/av_xcvr_custom_nr.sv" "top_wait" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_nr.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244690432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_wait_generate:top_wait\|alt_xcvr_resync:rst_sync " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_wait_generate:top_wait\|alt_xcvr_resync:rst_sync\"" {  } { { "custom_phy_dac/altera_wait_generate.v" "rst_sync" { Text "F:/project_072_z/custom_phy_dac/altera_wait_generate.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244690476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_csr_pcs8g custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs " "Elaborating entity \"alt_xcvr_csr_pcs8g\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\"" {  } { { "custom_phy_dac/av_xcvr_custom_nr.sv" "csr_pcs" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_nr.sv" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244690572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_write_mux custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_invpolarity " "Elaborating entity \"csr_indexed_write_mux\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_invpolarity\"" {  } { { "custom_phy_dac/alt_xcvr_csr_pcs8g.sv" "wmux_tx_invpolarity" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_pcs8g.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244690656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_invpolarity\|csr_mux:o_narrow " "Elaborating entity \"csr_mux\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_invpolarity\|csr_mux:o_narrow\"" {  } { { "custom_phy_dac/alt_xcvr_csr_selector.sv" "o_narrow" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_selector.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244690700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_write_mux custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_bitslipboundaryselect " "Elaborating entity \"csr_indexed_write_mux\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_bitslipboundaryselect\"" {  } { { "custom_phy_dac/alt_xcvr_csr_pcs8g.sv" "wmux_tx_bitslipboundaryselect" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_pcs8g.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244690797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_bitslipboundaryselect\|csr_mux:o_narrow " "Elaborating entity \"csr_mux\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_bitslipboundaryselect\|csr_mux:o_narrow\"" {  } { { "custom_phy_dac/alt_xcvr_csr_selector.sv" "o_narrow" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_selector.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244690843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_read_only_reg custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_patterndetect " "Elaborating entity \"csr_indexed_read_only_reg\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_patterndetect\"" {  } { { "custom_phy_dac/alt_xcvr_csr_pcs8g.sv" "mux_rx_patterndetect" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_pcs8g.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244691397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_patterndetect\|csr_mux:o_narrow " "Elaborating entity \"csr_mux\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_patterndetect\|csr_mux:o_narrow\"" {  } { { "custom_phy_dac/alt_xcvr_csr_selector.sv" "o_narrow" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_selector.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244691443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_read_only_reg custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_phase_comp_fifo_error " "Elaborating entity \"csr_indexed_read_only_reg\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_phase_comp_fifo_error\"" {  } { { "custom_phy_dac/alt_xcvr_csr_pcs8g.sv" "mux_rx_phase_comp_fifo_error" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_pcs8g.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244691842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_read_only_reg custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_bitslipboundaryselectout " "Elaborating entity \"csr_indexed_read_only_reg\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_bitslipboundaryselectout\"" {  } { { "custom_phy_dac/alt_xcvr_csr_pcs8g.sv" "mux_rx_bitslipboundaryselectout" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_pcs8g.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244691950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_xcvr_reset_control custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller " "Elaborating entity \"altera_xcvr_reset_control\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\"" {  } { { "custom_phy_dac/av_xcvr_custom_nr.sv" "gen_embedded_reset.reset_controller" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_nr.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244692254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown\"" {  } { { "custom_phy_dac/altera_xcvr_reset_control.sv" "g_pll.counter_pll_powerdown" { Text "F:/project_072_z/custom_phy_dac/altera_xcvr_reset_control.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244692311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_resync:g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_resync:g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy\"" {  } { { "custom_phy_dac/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy" { Text "F:/project_072_z/custom_phy_dac/altera_xcvr_reset_control.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244692395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset\"" {  } { { "custom_phy_dac/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset" { Text "F:/project_072_z/custom_phy_dac/altera_xcvr_reset_control.sv" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244692469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_ready " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_ready\"" {  } { { "custom_phy_dac/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.counter_tx_ready" { Text "F:/project_072_z/custom_phy_dac/altera_xcvr_reset_control.sv" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244692554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_custom_phy_dac1 " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_custom_phy_dac1\"" {  } { { "arria5_tst1.v" "spi_custom_phy_dac1" { Text "F:/project_072_z/arria5_tst1.v" 2265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244692765 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244692765 "|top_module|Block_read_spi:spi_custom_phy_dac1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244692766 "|top_module|Block_read_spi:spi_custom_phy_dac1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244692766 "|top_module|Block_read_spi:spi_custom_phy_dac1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi Block_write_spi:spi_wr_custom_phy_dac1 " "Elaborating entity \"Block_write_spi\" for hierarchy \"Block_write_spi:spi_wr_custom_phy_dac1\"" {  } { { "arria5_tst1.v" "spi_wr_custom_phy_dac1" { Text "F:/project_072_z/arria5_tst1.v" 2271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244692797 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_wr block_write_spi.v(54) " "Verilog HDL or VHDL warning at block_write_spi.v(54): object \"flag_wr\" assigned a value but never read" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244692798 "|top_module|Block_write_spi:spi_wr_custom_phy_dac1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(73) " "Verilog HDL assignment warning at block_write_spi.v(73): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244692798 "|top_module|Block_write_spi:spi_wr_custom_phy_dac1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(91) " "Verilog HDL assignment warning at block_write_spi.v(91): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244692799 "|top_module|Block_write_spi:spi_wr_custom_phy_dac1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_error_dac1_D2 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_error_dac1_D2\"" {  } { { "arria5_tst1.v" "spi_error_dac1_D2" { Text "F:/project_072_z/arria5_tst1.v" 2338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244692877 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244692877 "|top_module|Block_read_spi_v2:spi_error_dac1_D2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244692878 "|top_module|Block_read_spi_v2:spi_error_dac1_D2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244692879 "|top_module|Block_read_spi_v2:spi_error_dac1_D2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244692879 "|top_module|Block_read_spi_v2:spi_error_dac1_D2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_error_dac2_D2 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_error_dac2_D2\"" {  } { { "arria5_tst1.v" "spi_error_dac2_D2" { Text "F:/project_072_z/arria5_tst1.v" 2342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244692920 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244692921 "|top_module|Block_read_spi_v2:spi_error_dac2_D2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244692921 "|top_module|Block_read_spi_v2:spi_error_dac2_D2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244692922 "|top_module|Block_read_spi_v2:spi_error_dac2_D2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244692923 "|top_module|Block_read_spi_v2:spi_error_dac2_D2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_custom_phy_dac2_D2 " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_custom_phy_dac2_D2\"" {  } { { "arria5_tst1.v" "spi_custom_phy_dac2_D2" { Text "F:/project_072_z/arria5_tst1.v" 2441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244696502 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244696503 "|top_module|Block_read_spi:spi_custom_phy_dac2_D2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244696504 "|top_module|Block_read_spi:spi_custom_phy_dac2_D2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244696504 "|top_module|Block_read_spi:spi_custom_phy_dac2_D2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi Block_write_spi:spi_wr_custom_phy_dac1_D2 " "Elaborating entity \"Block_write_spi\" for hierarchy \"Block_write_spi:spi_wr_custom_phy_dac1_D2\"" {  } { { "arria5_tst1.v" "spi_wr_custom_phy_dac1_D2" { Text "F:/project_072_z/arria5_tst1.v" 2446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244696534 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_wr block_write_spi.v(54) " "Verilog HDL or VHDL warning at block_write_spi.v(54): object \"flag_wr\" assigned a value but never read" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244696535 "|top_module|Block_write_spi:spi_wr_custom_phy_dac1_D2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(73) " "Verilog HDL assignment warning at block_write_spi.v(73): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244696535 "|top_module|Block_write_spi:spi_wr_custom_phy_dac1_D2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(91) " "Verilog HDL assignment warning at block_write_spi.v(91): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244696536 "|top_module|Block_write_spi:spi_wr_custom_phy_dac1_D2"}
{ "Warning" "WSGN_SEARCH_FILE" "test_gen.v 1 1 " "Using design file test_gen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 test_gen " "Found entity 1: test_gen" {  } { { "test_gen.v" "" { Text "F:/project_072_z/test_gen.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244696651 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588244696651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_gen test_gen:tst1 " "Elaborating entity \"test_gen\" for hierarchy \"test_gen:tst1\"" {  } { { "arria5_tst1.v" "tst1" { Text "F:/project_072_z/arria5_tst1.v" 2530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244696673 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test_gen.v(50) " "Verilog HDL assignment warning at test_gen.v(50): truncated value with size 32 to match size of target (8)" {  } { { "test_gen.v" "" { Text "F:/project_072_z/test_gen.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244696674 "|top_module|test_gen:tst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cntr sdram_cntr:SDRAM_CNTR0 " "Elaborating entity \"sdram_cntr\" for hierarchy \"sdram_cntr:SDRAM_CNTR0\"" {  } { { "arria5_tst1.v" "SDRAM_CNTR0" { Text "F:/project_072_z/arria5_tst1.v" 2658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244696704 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_cntr.v(281) " "Verilog HDL assignment warning at sdram_cntr.v(281): truncated value with size 32 to match size of target (16)" {  } { { "sdram_cntr.v" "" { Text "F:/project_072_z/sdram_cntr.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244696709 "|top_module|sdram_cntr:SDRAM_CNTR0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_cntr.v(298) " "Verilog HDL assignment warning at sdram_cntr.v(298): truncated value with size 32 to match size of target (16)" {  } { { "sdram_cntr.v" "" { Text "F:/project_072_z/sdram_cntr.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244696709 "|top_module|sdram_cntr:SDRAM_CNTR0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdram_cntr.v(319) " "Verilog HDL assignment warning at sdram_cntr.v(319): truncated value with size 32 to match size of target (13)" {  } { { "sdram_cntr.v" "" { Text "F:/project_072_z/sdram_cntr.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244696709 "|top_module|sdram_cntr:SDRAM_CNTR0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_cntr.v(375) " "Verilog HDL assignment warning at sdram_cntr.v(375): truncated value with size 32 to match size of target (16)" {  } { { "sdram_cntr.v" "" { Text "F:/project_072_z/sdram_cntr.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244696710 "|top_module|sdram_cntr:SDRAM_CNTR0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mk_upr sdram_mk_upr:u1 " "Elaborating entity \"sdram_mk_upr\" for hierarchy \"sdram_mk_upr:u1\"" {  } { { "arria5_tst1.v" "u1" { Text "F:/project_072_z/arria5_tst1.v" 2714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244696771 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adr_reg sdram_mk_upr.v(73) " "Verilog HDL or VHDL warning at sdram_mk_upr.v(73): object \"adr_reg\" assigned a value but never read" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244696772 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sch sdram_mk_upr.v(77) " "Verilog HDL or VHDL warning at sdram_mk_upr.v(77): object \"sch\" assigned a value but never read" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244696772 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "N_BURST_r sdram_mk_upr.v(79) " "Verilog HDL or VHDL warning at sdram_mk_upr.v(79): object \"N_BURST_r\" assigned a value but never read" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244696772 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag sdram_mk_upr.v(80) " "Verilog HDL or VHDL warning at sdram_mk_upr.v(80): object \"flag\" assigned a value but never read" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244696772 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_new_data sdram_mk_upr.v(81) " "Verilog HDL or VHDL warning at sdram_mk_upr.v(81): object \"flag_new_data\" assigned a value but never read" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244696772 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_dqm sdram_mk_upr.v(82) " "Verilog HDL or VHDL warning at sdram_mk_upr.v(82): object \"reg_dqm\" assigned a value but never read" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244696773 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_en sdram_mk_upr.v(86) " "Verilog HDL or VHDL warning at sdram_mk_upr.v(86): object \"data_en\" assigned a value but never read" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244696773 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 sdram_mk_upr.v(73) " "Verilog HDL assignment warning at sdram_mk_upr.v(73): truncated value with size 32 to match size of target (25)" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244696773 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 sdram_mk_upr.v(91) " "Verilog HDL assignment warning at sdram_mk_upr.v(91): truncated value with size 11 to match size of target (10)" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244696773 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sdram_mk_upr.v(129) " "Verilog HDL assignment warning at sdram_mk_upr.v(129): truncated value with size 32 to match size of target (11)" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244696774 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sdram_mk_upr.v(130) " "Verilog HDL assignment warning at sdram_mk_upr.v(130): truncated value with size 32 to match size of target (11)" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244696774 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 sdram_mk_upr.v(144) " "Verilog HDL assignment warning at sdram_mk_upr.v(144): truncated value with size 11 to match size of target (10)" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244696775 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sdram_mk_upr.v(154) " "Verilog HDL assignment warning at sdram_mk_upr.v(154): truncated value with size 32 to match size of target (24)" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244696776 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sdram_mk_upr.v(182) " "Verilog HDL assignment warning at sdram_mk_upr.v(182): truncated value with size 32 to match size of target (11)" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244696776 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sdram_mk_upr.v(183) " "Verilog HDL assignment warning at sdram_mk_upr.v(183): truncated value with size 32 to match size of target (11)" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244696776 "|top_module|sdram_mk_upr:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_for_sdram_v1 mem_for_sdram_v1:m_rd " "Elaborating entity \"mem_for_sdram_v1\" for hierarchy \"mem_for_sdram_v1:m_rd\"" {  } { { "arria5_tst1.v" "m_rd" { Text "F:/project_072_z/arria5_tst1.v" 2726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244696821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_for_sdram_v1:m_rd\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_for_sdram_v1:m_rd\|altsyncram:altsyncram_component\"" {  } { { "mem_for_sdram_v1.v" "altsyncram_component" { Text "F:/project_072_z/mem_for_sdram_v1.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244696905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_for_sdram_v1:m_rd\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_for_sdram_v1:m_rd\|altsyncram:altsyncram_component\"" {  } { { "mem_for_sdram_v1.v" "" { Text "F:/project_072_z/mem_for_sdram_v1.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244696920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_for_sdram_v1:m_rd\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_for_sdram_v1:m_rd\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244696920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244696920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244696920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244696920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244696920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria V " "Parameter \"intended_device_family\" = \"Arria V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244696920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244696920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244696920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244696920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244696920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244696920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244696920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244696920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244696920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244696920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244696920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244696920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244696920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244696920 ""}  } { { "mem_for_sdram_v1.v" "" { Text "F:/project_072_z/mem_for_sdram_v1.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588244696920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9lt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9lt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9lt1 " "Found entity 1: altsyncram_9lt1" {  } { { "db/altsyncram_9lt1.tdf" "" { Text "F:/project_072_z/db/altsyncram_9lt1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244697448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244697448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9lt1 mem_for_sdram_v1:m_rd\|altsyncram:altsyncram_component\|altsyncram_9lt1:auto_generated " "Elaborating entity \"altsyncram_9lt1\" for hierarchy \"mem_for_sdram_v1:m_rd\|altsyncram:altsyncram_component\|altsyncram_9lt1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244697471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi_mac Block_write_spi_mac:spi_test_sdram_wr " "Elaborating entity \"Block_write_spi_mac\" for hierarchy \"Block_write_spi_mac:spi_test_sdram_wr\"" {  } { { "arria5_tst1.v" "spi_test_sdram_wr" { Text "F:/project_072_z/arria5_tst1.v" 2747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244698509 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(77) " "Verilog HDL assignment warning at Block_write_spi_mac.v(77): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244698511 "|top_module|Block_write_spi_mac:spi_test_sdram_wr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(95) " "Verilog HDL assignment warning at Block_write_spi_mac.v(95): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244698511 "|top_module|Block_write_spi_mac:spi_test_sdram_wr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Block_write_spi_mac.v(112) " "Verilog HDL assignment warning at Block_write_spi_mac.v(112): truncated value with size 2 to match size of target (1)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244698513 "|top_module|Block_write_spi_mac:spi_test_sdram_wr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_read_data_MEM " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_read_data_MEM\"" {  } { { "arria5_tst1.v" "spi_read_data_MEM" { Text "F:/project_072_z/arria5_tst1.v" 2752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244698546 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588244698546 "|top_module|Block_read_spi:spi_read_data_MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244698547 "|top_module|Block_read_spi:spi_read_data_MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244698547 "|top_module|Block_read_spi:spi_read_data_MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi_mac Block_write_spi_mac:spi_adr_read_MEM " "Elaborating entity \"Block_write_spi_mac\" for hierarchy \"Block_write_spi_mac:spi_adr_read_MEM\"" {  } { { "arria5_tst1.v" "spi_adr_read_MEM" { Text "F:/project_072_z/arria5_tst1.v" 2756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244698573 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(77) " "Verilog HDL assignment warning at Block_write_spi_mac.v(77): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244698574 "|top_module|Block_write_spi_mac:spi_adr_read_MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(95) " "Verilog HDL assignment warning at Block_write_spi_mac.v(95): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244698574 "|top_module|Block_write_spi_mac:spi_adr_read_MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Block_write_spi_mac.v(112) " "Verilog HDL assignment warning at Block_write_spi_mac.v(112): truncated value with size 2 to match size of target (1)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588244698576 "|top_module|Block_write_spi_mac:spi_adr_read_MEM"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "tx_analogreset transceiver_core 2 1 " "Port \"tx_analogreset\" on the entity instantiation of \"transceiver_core\" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "custom_phy_dac/av_xcvr_custom_nr.sv" "transceiver_core" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_nr.sv" 332 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1588244701971 "|top_module|custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "tx_analogreset transceiver_core 2 1 " "Port \"tx_analogreset\" on the entity instantiation of \"transceiver_core\" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "custom_phy_dac/av_xcvr_custom_nr.sv" "transceiver_core" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_nr.sv" 332 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1588244702238 "|top_module|custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "tx_analogreset transceiver_core 4 1 " "Port \"tx_analogreset\" on the entity instantiation of \"transceiver_core\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "custom_phy_4line/av_xcvr_custom_nr.sv" "transceiver_core" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 332 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1588244702976 "|top_module|custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244702980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244702980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244702980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244702980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244702980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244702980 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244702980 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244702995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244702995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244702995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244702995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244702995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244702995 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244702995 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703008 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703008 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703008 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703008 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703008 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703008 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703008 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703018 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703018 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703028 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703028 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703031 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703031 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703035 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703035 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703035 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703035 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703035 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703035 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703035 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703035 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703039 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703039 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703042 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703042 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703045 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703045 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703045 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703045 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703045 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703045 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703045 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703045 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703049 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703049 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703053 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703053 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703053 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703053 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703053 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703053 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703053 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703053 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703057 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703057 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703060 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703060 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703064 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703064 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703076 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703076 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "tx_analogreset transceiver_core 4 1 " "Port \"tx_analogreset\" on the entity instantiation of \"transceiver_core\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "custom_phy_4line/av_xcvr_custom_nr.sv" "transceiver_core" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 332 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1588244703669 "|top_module|custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703670 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703670 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703691 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703691 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703697 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703697 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703697 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703701 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703701 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703701 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703701 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703701 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703701 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703701 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703701 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703706 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703706 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703711 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703711 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703711 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703711 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703711 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703711 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703711 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703711 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703715 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703715 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703719 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703719 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703719 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703719 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703719 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703719 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703719 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703719 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703723 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703723 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703728 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703728 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703732 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703732 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703732 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703732 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703732 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703732 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703732 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703732 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703736 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703736 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703736 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703736 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703736 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703736 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703736 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703736 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703741 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703741 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703745 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703745 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703749 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703749 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703749 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703749 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703749 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703749 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703749 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703749 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703754 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703754 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703754 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703754 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703754 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703754 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703754 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703754 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703758 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703758 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703758 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703758 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703758 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703758 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703758 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703758 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703762 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703762 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703762 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703762 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703762 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703762 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703762 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703762 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703767 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703767 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703771 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703771 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703775 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703775 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703775 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703780 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703780 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703780 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703780 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703780 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703780 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703780 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703780 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703784 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703784 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703784 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703784 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703784 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703784 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703784 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703784 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703789 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703789 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703793 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703793 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703793 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703793 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703793 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703793 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703793 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703793 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703798 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703798 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703804 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703804 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703808 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703808 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703813 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703813 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703817 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703817 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703817 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703817 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703817 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703817 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703817 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703817 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703821 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703821 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703821 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703821 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703821 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703821 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703821 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703821 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703826 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703826 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703830 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703830 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703834 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703834 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703834 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703834 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703834 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703834 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703834 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703834 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703839 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703839 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703839 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703839 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703839 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703839 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703839 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703839 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703843 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703843 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703843 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703843 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703843 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703843 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703843 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703843 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703848 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703848 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703848 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703848 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703848 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703848 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703848 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703848 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703852 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703852 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703852 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703852 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703852 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703852 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703852 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703852 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703856 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703856 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703856 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703856 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703856 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703856 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703856 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703856 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703860 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703860 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703864 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703864 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703864 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703864 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703864 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703864 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703864 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703864 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703868 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703868 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703868 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703868 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703868 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703868 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703868 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703868 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703872 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703872 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703872 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703872 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703872 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703872 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703872 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703872 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703876 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703876 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703876 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703876 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703876 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703876 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703876 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703876 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703881 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703881 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703881 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703881 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703881 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703881 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703881 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703881 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703886 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703886 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703886 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703886 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703886 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703886 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703886 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703886 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703891 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703891 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703891 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703891 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703891 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703891 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703891 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703891 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703896 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703896 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703900 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703900 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703900 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703900 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703900 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703900 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703900 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703900 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703905 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703905 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1683 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703910 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703910 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703910 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703910 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703910 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703910 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588244703910 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588244703910 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_96_48:pll_96_dac2\|pll_96_48_0002:pll_96_48_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"pll_96_48:pll_96_dac2\|pll_96_48_0002:pll_96_48_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "pll_96_48/pll_96_48_0002.v" "" { Text "F:/project_072_z/pll_96_48/pll_96_48_0002.v" 88 0 0 } } { "pll_96_48.v" "" { Text "F:/project_072_z/pll_96_48.v" 22 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588244706404 "|top_module|pll_96_48:pll_96_dac2|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[1].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_240_120_0002:pll240_120_ADC2\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"pll_240_120_0002:pll240_120_ADC2\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "pll_240_120/pll_240_120_0002.v" "" { Text "F:/project_072_z/pll_240_120/pll_240_120_0002.v" 88 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 419 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588244706404 "|top_module|pll_240_120_0002:pll240_120_ADC2|altera_pll:altera_pll_i|general[1].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "pll/pll_0002.v" "" { Text "F:/project_072_z/pll/pll_0002.v" 91 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 398 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588244706404 "|top_module|pll_0002:pll_1|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1588244706404 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1588244706404 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_125_0002:pll_125_eth1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " "Synthesized away node \"pll_125_0002:pll_125_eth1\|altera_pll:altera_pll_i\|outclk_wire\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "pll_125/pll_125_0002.v" "" { Text "F:/project_072_z/pll_125/pll_125_0002.v" 85 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 457 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588244706431 "|top_module|pll_125_0002:pll_125_eth1|altera_pll:altera_pll_i|general[0].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] " "Synthesized away node \"pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "pll_125/pll_125_0002.v" "" { Text "F:/project_072_z/pll_125/pll_125_0002.v" 85 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 448 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588244706431 "|top_module|pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_240_120_0002:pll240_120_ADC2\|altera_pll:altera_pll_i\|outclk_wire\[0\] " "Synthesized away node \"pll_240_120_0002:pll240_120_ADC2\|altera_pll:altera_pll_i\|outclk_wire\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "pll_240_120/pll_240_120_0002.v" "" { Text "F:/project_072_z/pll_240_120/pll_240_120_0002.v" 88 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 419 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588244706431 "|top_module|pll_240_120_0002:pll240_120_ADC2|altera_pll:altera_pll_i|general[0].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1588244706431 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1588244706431 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1588244710843 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1588244713681 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1588244713681 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1588244713681 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1588244713681 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1588244713681 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1588244713681 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1588244713681 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1588244713681 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1588244713734 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1588244713734 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1588244713734 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1588244713734 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1588244713734 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1588244713734 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1588244713734 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1588244713734 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1588244713752 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1588244713752 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1588244713752 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1588244713752 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1588244713752 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1588244713752 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1588244713752 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1588244713752 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 5 1588244713760 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 5 1588244713760 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 5 1588244713760 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 5 1588244713760 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 5 1588244713760 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 5 1588244713760 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 5 1588244713760 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 5 1588244713760 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1588244713770 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1588244713770 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1588244713771 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1588244713771 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1588244713771 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1588244713771 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1588244713771 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1588244713771 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 4 1588244713783 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 4 1588244713783 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 4 1588244713783 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 4 1588244713783 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 4 1588244713783 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 4 1588244713783 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 4 1588244713783 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 4 1588244713783 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PHY_pll 15 " "Ignored 15 assignments for entity \"PHY_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715023 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715023 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alt_xcvr_reconfig 40 " "Ignored 40 assignments for entity \"alt_xcvr_reconfig\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715023 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_avalon_arbiter 12 " "Ignored 12 assignments for entity \"altera_eth_tse_avalon_arbiter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715023 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PHY_pll 15 " "Ignored 15 assignments for entity \"PHY_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715024 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715024 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715024 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715024 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_mac 51 " "Ignored 51 assignments for entity \"altera_eth_tse_mac\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715023 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alt_xcvr_reconfig 40 " "Ignored 40 assignments for entity \"alt_xcvr_reconfig\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715024 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_pcs_pma_phyip 20 " "Ignored 20 assignments for entity \"altera_eth_tse_pcs_pma_phyip\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715023 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_avalon_arbiter 12 " "Ignored 12 assignments for entity \"altera_eth_tse_avalon_arbiter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715024 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_mac 51 " "Ignored 51 assignments for entity \"altera_eth_tse_mac\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715024 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_phyip_terminator 13 " "Ignored 13 assignments for entity \"altera_eth_tse_phyip_terminator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715024 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_pcs_pma_phyip 20 " "Ignored 20 assignments for entity \"altera_eth_tse_pcs_pma_phyip\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715024 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715024 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic 19 " "Ignored 19 assignments for entity \"cic\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715024 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_phyip_terminator 13 " "Ignored 13 assignments for entity \"altera_eth_tse_phyip_terminator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715024 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic_cic_ii_0 59 " "Ignored 59 assignments for entity \"cic_cic_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715024 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715024 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic 19 " "Ignored 19 assignments for entity \"cic\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715024 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic_cic_ii_0 59 " "Ignored 59 assignments for entity \"cic_cic_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715024 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "custom_phy 16 " "Ignored 16 assignments for entity \"custom_phy\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715024 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715024 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715024 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715024 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds 19 " "Ignored 19 assignments for entity \"dds\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715025 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "custom_phy 16 " "Ignored 16 assignments for entity \"custom_phy\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715025 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715025 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715025 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715025 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds_nco_ii_0 32 " "Ignored 32 assignments for entity \"dds_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715026 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds 19 " "Ignored 19 assignments for entity \"dds\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715026 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds_nco_ii_0 32 " "Ignored 32 assignments for entity \"dds_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715027 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1 16 " "Ignored 16 assignments for entity \"eth1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715026 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715026 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1_0002 52 " "Ignored 52 assignments for entity \"eth1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715027 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1 16 " "Ignored 16 assignments for entity \"eth1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715027 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715027 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715027 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715027 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1_0002 52 " "Ignored 52 assignments for entity \"eth1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715028 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir 16 " "Ignored 16 assignments for entity \"fir\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715028 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715028 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715028 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715028 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PHY_pll 15 " "Ignored 15 assignments for entity \"PHY_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715031 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715031 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715031 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715031 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_0002 71 " "Ignored 71 assignments for entity \"fir_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715029 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alt_xcvr_reconfig 40 " "Ignored 40 assignments for entity \"alt_xcvr_reconfig\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715031 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_avalon_arbiter 12 " "Ignored 12 assignments for entity \"altera_eth_tse_avalon_arbiter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715031 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir 16 " "Ignored 16 assignments for entity \"fir\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715029 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715029 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_mac 51 " "Ignored 51 assignments for entity \"altera_eth_tse_mac\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715031 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_0002 71 " "Ignored 71 assignments for entity \"fir_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715030 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_pcs_pma_phyip 20 " "Ignored 20 assignments for entity \"altera_eth_tse_pcs_pma_phyip\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715031 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_phyip_terminator 13 " "Ignored 13 assignments for entity \"altera_eth_tse_phyip_terminator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715031 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2 16 " "Ignored 16 assignments for entity \"fir_v2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715029 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715029 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715031 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2_0002 71 " "Ignored 71 assignments for entity \"fir_v2_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715031 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic 19 " "Ignored 19 assignments for entity \"cic\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715031 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test 19 " "Ignored 19 assignments for entity \"nco_test\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715031 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test_nco_ii_0 32 " "Ignored 32 assignments for entity \"nco_test_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715032 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2 16 " "Ignored 16 assignments for entity \"fir_v2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715030 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715030 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715030 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715030 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic_cic_ii_0 59 " "Ignored 59 assignments for entity \"cic_cic_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715031 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2_0002 71 " "Ignored 71 assignments for entity \"fir_v2_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715032 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test 19 " "Ignored 19 assignments for entity \"nco_test\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715032 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test_nco_ii_0 32 " "Ignored 32 assignments for entity \"nco_test_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715033 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_reconfig 16 " "Ignored 16 assignments for entity \"phy_reconfig\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715032 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715032 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "custom_phy 16 " "Ignored 16 assignments for entity \"custom_phy\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715032 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715032 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds 19 " "Ignored 19 assignments for entity \"dds\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715033 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds_nco_ii_0 32 " "Ignored 32 assignments for entity \"dds_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715034 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_reconfig 16 " "Ignored 16 assignments for entity \"phy_reconfig\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715033 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715033 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715033 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715033 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1 16 " "Ignored 16 assignments for entity \"eth1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715034 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715034 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_rst 15 " "Ignored 15 assignments for entity \"phy_rst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715033 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715033 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715033 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715033 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1_0002 52 " "Ignored 52 assignments for entity \"eth1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715035 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_rst 15 " "Ignored 15 assignments for entity \"phy_rst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715034 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715034 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 16 " "Ignored 16 assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715035 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715035 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715035 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715035 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir 16 " "Ignored 16 assignments for entity \"fir\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715036 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715036 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715036 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715036 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_0002 71 " "Ignored 71 assignments for entity \"fir_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715037 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 16 " "Ignored 16 assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715036 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715036 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715036 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715036 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100 16 " "Ignored 16 assignments for entity \"pll100\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715036 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715036 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715036 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715036 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100_0002 318 " "Ignored 318 assignments for entity \"pll100_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715038 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100 16 " "Ignored 16 assignments for entity \"pll100\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715037 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715037 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2 16 " "Ignored 16 assignments for entity \"fir_v2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715037 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715037 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100_0002 318 " "Ignored 318 assignments for entity \"pll100_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715039 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2_0002 71 " "Ignored 71 assignments for entity \"fir_v2_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715039 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test 19 " "Ignored 19 assignments for entity \"nco_test\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715039 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125 16 " "Ignored 16 assignments for entity \"pll125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715038 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715038 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715038 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715038 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test_nco_ii_0 32 " "Ignored 32 assignments for entity \"nco_test_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715040 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125_0002 318 " "Ignored 318 assignments for entity \"pll125_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715040 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_reconfig 16 " "Ignored 16 assignments for entity \"phy_reconfig\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715040 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715040 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715040 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715040 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120 16 " "Ignored 16 assignments for entity \"pll240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715040 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715040 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715040 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715040 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125 16 " "Ignored 16 assignments for entity \"pll125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715039 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715039 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715039 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715039 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125_0002 318 " "Ignored 318 assignments for entity \"pll125_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715041 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120_0002 318 " "Ignored 318 assignments for entity \"pll240_120_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715041 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120 16 " "Ignored 16 assignments for entity \"pll240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715041 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715041 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715041 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715041 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120_0002 318 " "Ignored 318 assignments for entity \"pll240_120_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715042 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_rst 15 " "Ignored 15 assignments for entity \"phy_rst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715041 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715041 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715041 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715041 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96 16 " "Ignored 16 assignments for entity \"pll96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715042 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715042 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715042 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715042 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96_0002 318 " "Ignored 318 assignments for entity \"pll96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715043 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96 16 " "Ignored 16 assignments for entity \"pll96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715043 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715043 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715043 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715043 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 16 " "Ignored 16 assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715043 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715043 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715043 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715043 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96_0002 318 " "Ignored 318 assignments for entity \"pll96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715044 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96 16 " "Ignored 16 assignments for entity \"pll_120_120_96_96_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715043 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715043 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715043 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715043 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96_0002 318 " "Ignored 318 assignments for entity \"pll_120_120_96_96_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715045 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100 16 " "Ignored 16 assignments for entity \"pll100\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715044 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715044 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715044 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715044 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100_0002 318 " "Ignored 318 assignments for entity \"pll100_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715046 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96 16 " "Ignored 16 assignments for entity \"pll_120_120_96_96_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715044 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715044 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715044 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715044 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96_0002 318 " "Ignored 318 assignments for entity \"pll_120_120_96_96_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715046 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125 16 " "Ignored 16 assignments for entity \"pll_125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715046 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715046 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715046 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715046 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125 16 " "Ignored 16 assignments for entity \"pll_125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715047 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715047 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715047 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715047 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125 16 " "Ignored 16 assignments for entity \"pll125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715046 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715046 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715046 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715046 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125_0002 318 " "Ignored 318 assignments for entity \"pll125_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715048 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1 16 " "Ignored 16 assignments for entity \"pll_125_120_96_96_96_v1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715047 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715047 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715047 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715047 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1_0002 317 " "Ignored 317 assignments for entity \"pll_125_120_96_96_96_v1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715049 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120 16 " "Ignored 16 assignments for entity \"pll240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715048 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715048 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715048 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715048 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120_0002 318 " "Ignored 318 assignments for entity \"pll240_120_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715049 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1 16 " "Ignored 16 assignments for entity \"pll_125_120_96_96_96_v1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715048 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715048 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715048 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715048 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1_0002 317 " "Ignored 317 assignments for entity \"pll_125_120_96_96_96_v1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715050 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_240_120 16 " "Ignored 16 assignments for entity \"pll_240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715049 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715049 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715049 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715049 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96 16 " "Ignored 16 assignments for entity \"pll96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715050 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715050 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715050 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715050 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96_0002 318 " "Ignored 318 assignments for entity \"pll96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715051 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_240_120 16 " "Ignored 16 assignments for entity \"pll_240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715050 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715050 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715050 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715050 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96 16 " "Ignored 16 assignments for entity \"pll_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715051 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715051 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96_0002 317 " "Ignored 317 assignments for entity \"pll_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715052 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96 16 " "Ignored 16 assignments for entity \"pll_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715052 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715052 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715052 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715052 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96 16 " "Ignored 16 assignments for entity \"pll_120_120_96_96_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715051 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715051 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96_0002 317 " "Ignored 317 assignments for entity \"pll_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715053 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96_0002 318 " "Ignored 318 assignments for entity \"pll_120_120_96_96_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715053 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1 16 " "Ignored 16 assignments for entity \"pll_delay1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715053 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715053 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715053 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715053 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1_0002 318 " "Ignored 318 assignments for entity \"pll_delay1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715054 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1 16 " "Ignored 16 assignments for entity \"pll_delay1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715054 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715054 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715054 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715054 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1_0002 318 " "Ignored 318 assignments for entity \"pll_delay1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715055 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125 16 " "Ignored 16 assignments for entity \"pll_125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715054 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715054 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715054 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715054 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans 16 " "Ignored 16 assignments for entity \"pll_gigtrans\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715054 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715054 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715054 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715054 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans_0002 318 " "Ignored 318 assignments for entity \"pll_gigtrans_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715056 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans 16 " "Ignored 16 assignments for entity \"pll_gigtrans\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715055 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715055 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1 16 " "Ignored 16 assignments for entity \"pll_125_120_96_96_96_v1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715055 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715055 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans_0002 318 " "Ignored 318 assignments for entity \"pll_gigtrans_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715057 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1_0002 317 " "Ignored 317 assignments for entity \"pll_125_120_96_96_96_v1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715057 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1 16 " "Ignored 16 assignments for entity \"pll_v040219_1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715056 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715056 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1_0002 317 " "Ignored 317 assignments for entity \"pll_v040219_1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715058 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1 16 " "Ignored 16 assignments for entity \"pll_v040219_1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715057 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715057 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715057 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715057 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_240_120 16 " "Ignored 16 assignments for entity \"pll_240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715057 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715057 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715057 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715057 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1_0002 317 " "Ignored 317 assignments for entity \"pll_v040219_1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715059 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96 16 " "Ignored 16 assignments for entity \"pll_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715059 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715059 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715059 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715059 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319 16 " "Ignored 16 assignments for entity \"pll_v070319\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715058 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715058 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715058 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715058 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319_0002 317 " "Ignored 317 assignments for entity \"pll_v070319_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715060 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96_0002 317 " "Ignored 317 assignments for entity \"pll_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715060 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319 16 " "Ignored 16 assignments for entity \"pll_v070319\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715059 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715059 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715059 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715059 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319_0002 317 " "Ignored 317 assignments for entity \"pll_v070319_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715061 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reconfig_phy1 16 " "Ignored 16 assignments for entity \"reconfig_phy1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1588244715060 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1588244715060 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1 16 " "Ignored 16 assignments for entity \"pll_delay1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715061 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715061 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715061 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715061 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1_0002 318 " "Ignored 318 assignments for entity \"pll_delay1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715062 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reconfig_phy1 16 " "Ignored 16 assignments for entity \"reconfig_phy1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715061 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715061 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1588244715061 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1588244715061 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans 16 " "Ignored 16 assignments for entity \"pll_gigtrans\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715062 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715062 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715062 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715062 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans_0002 318 " "Ignored 318 assignments for entity \"pll_gigtrans_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715064 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1 16 " "Ignored 16 assignments for entity \"pll_v040219_1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715064 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715064 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715064 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715064 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1_0002 317 " "Ignored 317 assignments for entity \"pll_v040219_1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715066 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319 16 " "Ignored 16 assignments for entity \"pll_v070319\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715066 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715066 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715066 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715066 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319_0002 317 " "Ignored 317 assignments for entity \"pll_v070319_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715068 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reconfig_phy1 16 " "Ignored 16 assignments for entity \"reconfig_phy1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715068 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715068 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1588244715068 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1588244715068 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PHY_pll 15 " "Ignored 15 assignments for entity \"PHY_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715080 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715080 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715080 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715080 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alt_xcvr_reconfig 40 " "Ignored 40 assignments for entity \"alt_xcvr_reconfig\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715080 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_avalon_arbiter 12 " "Ignored 12 assignments for entity \"altera_eth_tse_avalon_arbiter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715080 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_mac 51 " "Ignored 51 assignments for entity \"altera_eth_tse_mac\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715080 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_pcs_pma_phyip 20 " "Ignored 20 assignments for entity \"altera_eth_tse_pcs_pma_phyip\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715080 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_phyip_terminator 13 " "Ignored 13 assignments for entity \"altera_eth_tse_phyip_terminator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715080 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715080 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic 19 " "Ignored 19 assignments for entity \"cic\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715081 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic_cic_ii_0 59 " "Ignored 59 assignments for entity \"cic_cic_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715081 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "custom_phy 16 " "Ignored 16 assignments for entity \"custom_phy\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715081 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715081 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715081 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715081 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds 19 " "Ignored 19 assignments for entity \"dds\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715082 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds_nco_ii_0 32 " "Ignored 32 assignments for entity \"dds_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715083 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1 16 " "Ignored 16 assignments for entity \"eth1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715083 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715083 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715083 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715083 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1_0002 52 " "Ignored 52 assignments for entity \"eth1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715084 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir 16 " "Ignored 16 assignments for entity \"fir\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715085 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715085 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715085 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715085 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_0002 71 " "Ignored 71 assignments for entity \"fir_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715086 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2 16 " "Ignored 16 assignments for entity \"fir_v2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715086 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715086 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715086 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715086 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2_0002 71 " "Ignored 71 assignments for entity \"fir_v2_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715088 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test 19 " "Ignored 19 assignments for entity \"nco_test\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715088 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test_nco_ii_0 32 " "Ignored 32 assignments for entity \"nco_test_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715089 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_reconfig 16 " "Ignored 16 assignments for entity \"phy_reconfig\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715089 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715089 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715089 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715089 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_rst 15 " "Ignored 15 assignments for entity \"phy_rst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715090 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715090 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715090 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715090 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 16 " "Ignored 16 assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715092 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715092 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715092 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715092 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100 16 " "Ignored 16 assignments for entity \"pll100\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715093 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715093 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715093 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715093 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100_0002 318 " "Ignored 318 assignments for entity \"pll100_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715095 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125 16 " "Ignored 16 assignments for entity \"pll125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715095 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715095 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715095 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715095 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125_0002 318 " "Ignored 318 assignments for entity \"pll125_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715097 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120 16 " "Ignored 16 assignments for entity \"pll240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715097 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715097 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715097 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715097 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120_0002 318 " "Ignored 318 assignments for entity \"pll240_120_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715098 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96 16 " "Ignored 16 assignments for entity \"pll96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715099 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715099 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715099 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715099 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96_0002 318 " "Ignored 318 assignments for entity \"pll96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715100 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96 16 " "Ignored 16 assignments for entity \"pll_120_120_96_96_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715100 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715100 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715100 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715100 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96_0002 318 " "Ignored 318 assignments for entity \"pll_120_120_96_96_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715102 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125 16 " "Ignored 16 assignments for entity \"pll_125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715103 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715103 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1 16 " "Ignored 16 assignments for entity \"pll_125_120_96_96_96_v1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715104 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715104 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1_0002 317 " "Ignored 317 assignments for entity \"pll_125_120_96_96_96_v1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715106 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_240_120 16 " "Ignored 16 assignments for entity \"pll_240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715106 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715106 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715106 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715106 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96 16 " "Ignored 16 assignments for entity \"pll_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715108 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715108 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715108 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715108 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96_0002 317 " "Ignored 317 assignments for entity \"pll_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715109 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1 16 " "Ignored 16 assignments for entity \"pll_delay1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715110 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715110 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715110 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715110 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1_0002 318 " "Ignored 318 assignments for entity \"pll_delay1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715111 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans 16 " "Ignored 16 assignments for entity \"pll_gigtrans\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715111 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715111 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715111 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715111 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans_0002 318 " "Ignored 318 assignments for entity \"pll_gigtrans_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715113 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1 16 " "Ignored 16 assignments for entity \"pll_v040219_1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715113 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715113 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715113 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715113 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1_0002 317 " "Ignored 317 assignments for entity \"pll_v040219_1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715115 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319 16 " "Ignored 16 assignments for entity \"pll_v070319\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715115 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715115 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319_0002 317 " "Ignored 317 assignments for entity \"pll_v070319_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715117 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reconfig_phy1 16 " "Ignored 16 assignments for entity \"reconfig_phy1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715117 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715117 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1588244715117 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1588244715117 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PHY_pll 15 " "Ignored 15 assignments for entity \"PHY_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715220 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715220 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715220 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715220 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PHY_pll 15 " "Ignored 15 assignments for entity \"PHY_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715234 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715234 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715234 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715234 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alt_xcvr_reconfig 40 " "Ignored 40 assignments for entity \"alt_xcvr_reconfig\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715234 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_avalon_arbiter 12 " "Ignored 12 assignments for entity \"altera_eth_tse_avalon_arbiter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715234 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_mac 51 " "Ignored 51 assignments for entity \"altera_eth_tse_mac\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715234 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_pcs_pma_phyip 20 " "Ignored 20 assignments for entity \"altera_eth_tse_pcs_pma_phyip\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715234 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_phyip_terminator 13 " "Ignored 13 assignments for entity \"altera_eth_tse_phyip_terminator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715234 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715234 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic 19 " "Ignored 19 assignments for entity \"cic\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715234 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic_cic_ii_0 59 " "Ignored 59 assignments for entity \"cic_cic_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715234 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "custom_phy 16 " "Ignored 16 assignments for entity \"custom_phy\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715235 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715235 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715235 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715235 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds 19 " "Ignored 19 assignments for entity \"dds\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715236 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds_nco_ii_0 32 " "Ignored 32 assignments for entity \"dds_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715237 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1 16 " "Ignored 16 assignments for entity \"eth1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715237 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715237 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715237 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715237 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1_0002 52 " "Ignored 52 assignments for entity \"eth1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715238 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir 16 " "Ignored 16 assignments for entity \"fir\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715239 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715239 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_0002 71 " "Ignored 71 assignments for entity \"fir_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715240 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2 16 " "Ignored 16 assignments for entity \"fir_v2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715240 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715240 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715240 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715240 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2_0002 71 " "Ignored 71 assignments for entity \"fir_v2_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715242 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test 19 " "Ignored 19 assignments for entity \"nco_test\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715242 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test_nco_ii_0 32 " "Ignored 32 assignments for entity \"nco_test_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715243 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_reconfig 16 " "Ignored 16 assignments for entity \"phy_reconfig\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715243 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715243 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715243 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715243 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_rst 15 " "Ignored 15 assignments for entity \"phy_rst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715244 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715244 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715244 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715244 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 16 " "Ignored 16 assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715246 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715246 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715246 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715246 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100 16 " "Ignored 16 assignments for entity \"pll100\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715247 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715247 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715247 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715247 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100_0002 318 " "Ignored 318 assignments for entity \"pll100_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715249 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alt_xcvr_reconfig 40 " "Ignored 40 assignments for entity \"alt_xcvr_reconfig\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715220 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125 16 " "Ignored 16 assignments for entity \"pll125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715249 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715249 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715249 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715249 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125_0002 318 " "Ignored 318 assignments for entity \"pll125_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715251 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_avalon_arbiter 12 " "Ignored 12 assignments for entity \"altera_eth_tse_avalon_arbiter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715220 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_mac 51 " "Ignored 51 assignments for entity \"altera_eth_tse_mac\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715220 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_pcs_pma_phyip 20 " "Ignored 20 assignments for entity \"altera_eth_tse_pcs_pma_phyip\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715220 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120 16 " "Ignored 16 assignments for entity \"pll240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715251 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715251 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715251 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715251 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_phyip_terminator 13 " "Ignored 13 assignments for entity \"altera_eth_tse_phyip_terminator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715220 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715220 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic 19 " "Ignored 19 assignments for entity \"cic\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715220 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120_0002 318 " "Ignored 318 assignments for entity \"pll240_120_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715252 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic_cic_ii_0 59 " "Ignored 59 assignments for entity \"cic_cic_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715220 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96 16 " "Ignored 16 assignments for entity \"pll96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715253 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715253 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715253 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715253 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "custom_phy 16 " "Ignored 16 assignments for entity \"custom_phy\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715221 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715221 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96_0002 318 " "Ignored 318 assignments for entity \"pll96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715254 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds 19 " "Ignored 19 assignments for entity \"dds\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715222 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds_nco_ii_0 32 " "Ignored 32 assignments for entity \"dds_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715255 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96 16 " "Ignored 16 assignments for entity \"pll_120_120_96_96_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715254 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715254 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715254 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715254 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1 16 " "Ignored 16 assignments for entity \"eth1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715255 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715255 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715255 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715255 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96_0002 318 " "Ignored 318 assignments for entity \"pll_120_120_96_96_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715256 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1_0002 52 " "Ignored 52 assignments for entity \"eth1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715256 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125 16 " "Ignored 16 assignments for entity \"pll_125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715257 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715257 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715257 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715257 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir 16 " "Ignored 16 assignments for entity \"fir\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715257 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715257 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715257 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715257 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_0002 71 " "Ignored 71 assignments for entity \"fir_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715258 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1 16 " "Ignored 16 assignments for entity \"pll_125_120_96_96_96_v1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715258 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715258 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715258 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715258 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2 16 " "Ignored 16 assignments for entity \"fir_v2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715258 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715258 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715258 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715258 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1_0002 317 " "Ignored 317 assignments for entity \"pll_125_120_96_96_96_v1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715260 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2_0002 71 " "Ignored 71 assignments for entity \"fir_v2_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715260 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test 19 " "Ignored 19 assignments for entity \"nco_test\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715260 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test_nco_ii_0 32 " "Ignored 32 assignments for entity \"nco_test_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715261 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_240_120 16 " "Ignored 16 assignments for entity \"pll_240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715260 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715260 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715260 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715260 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_reconfig 16 " "Ignored 16 assignments for entity \"phy_reconfig\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715261 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715261 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96 16 " "Ignored 16 assignments for entity \"pll_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715262 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715262 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96_0002 317 " "Ignored 317 assignments for entity \"pll_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715263 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_rst 15 " "Ignored 15 assignments for entity \"phy_rst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715262 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715262 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 16 " "Ignored 16 assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715264 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715264 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715264 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715264 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1 16 " "Ignored 16 assignments for entity \"pll_delay1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715264 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715264 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715264 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715264 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1_0002 318 " "Ignored 318 assignments for entity \"pll_delay1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715265 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans 16 " "Ignored 16 assignments for entity \"pll_gigtrans\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715265 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715265 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans_0002 318 " "Ignored 318 assignments for entity \"pll_gigtrans_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715267 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100 16 " "Ignored 16 assignments for entity \"pll100\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715265 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715265 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100_0002 318 " "Ignored 318 assignments for entity \"pll100_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715267 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125 16 " "Ignored 16 assignments for entity \"pll125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715267 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715267 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715267 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715267 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1 16 " "Ignored 16 assignments for entity \"pll_v040219_1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715267 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715267 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715267 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715267 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1_0002 317 " "Ignored 317 assignments for entity \"pll_v040219_1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715269 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125_0002 318 " "Ignored 318 assignments for entity \"pll125_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715269 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120 16 " "Ignored 16 assignments for entity \"pll240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715269 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715269 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715269 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715269 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120_0002 318 " "Ignored 318 assignments for entity \"pll240_120_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715270 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319 16 " "Ignored 16 assignments for entity \"pll_v070319\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715269 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715269 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715269 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715269 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319_0002 317 " "Ignored 317 assignments for entity \"pll_v070319_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715271 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96 16 " "Ignored 16 assignments for entity \"pll96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715271 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715271 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715271 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715271 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96_0002 318 " "Ignored 318 assignments for entity \"pll96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715272 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reconfig_phy1 16 " "Ignored 16 assignments for entity \"reconfig_phy1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715271 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715271 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1588244715271 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1588244715271 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96 16 " "Ignored 16 assignments for entity \"pll_120_120_96_96_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715272 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715272 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715272 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715272 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96_0002 318 " "Ignored 318 assignments for entity \"pll_120_120_96_96_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715274 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125 16 " "Ignored 16 assignments for entity \"pll_125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715275 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715275 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715275 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715275 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1 16 " "Ignored 16 assignments for entity \"pll_125_120_96_96_96_v1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715276 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715276 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715276 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715276 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1_0002 317 " "Ignored 317 assignments for entity \"pll_125_120_96_96_96_v1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715278 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_240_120 16 " "Ignored 16 assignments for entity \"pll_240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715278 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715278 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715278 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715278 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96 16 " "Ignored 16 assignments for entity \"pll_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715280 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715280 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715280 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715280 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96_0002 317 " "Ignored 317 assignments for entity \"pll_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715281 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1 16 " "Ignored 16 assignments for entity \"pll_delay1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715282 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715282 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715282 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715282 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1_0002 318 " "Ignored 318 assignments for entity \"pll_delay1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715283 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans 16 " "Ignored 16 assignments for entity \"pll_gigtrans\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715283 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715283 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans_0002 318 " "Ignored 318 assignments for entity \"pll_gigtrans_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715285 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1 16 " "Ignored 16 assignments for entity \"pll_v040219_1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715285 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715285 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715285 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715285 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1_0002 317 " "Ignored 317 assignments for entity \"pll_v040219_1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715287 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319 16 " "Ignored 16 assignments for entity \"pll_v070319\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715287 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715287 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715287 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715287 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319_0002 317 " "Ignored 317 assignments for entity \"pll_v070319_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715289 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reconfig_phy1 16 " "Ignored 16 assignments for entity \"reconfig_phy1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715289 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715289 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1588244715289 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1588244715289 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adc2_jesd_rcv:adc2\|adc2_align:al2\|elastic_buffer:elastic1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adc2_jesd_rcv:adc2\|adc2_align:al2\|elastic_buffer:elastic1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adc2_jesd_rcv:adc2\|adc2_align:al2\|elastic_buffer:elastic0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adc2_jesd_rcv:adc2\|adc2_align:al2\|elastic_buffer:elastic0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adc2_jesd_rcv:adc2\|adc2_align:al1\|elastic_buffer:elastic1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adc2_jesd_rcv:adc2\|adc2_align:al1\|elastic_buffer:elastic1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adc2_jesd_rcv:adc2\|adc2_align:al1\|elastic_buffer:elastic0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adc2_jesd_rcv:adc2\|adc2_align:al1\|elastic_buffer:elastic0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adc1_jesd_rcv:adc1\|adc1_align:al2\|elastic_buffer:elastic1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adc1_jesd_rcv:adc1\|adc1_align:al2\|elastic_buffer:elastic1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adc1_jesd_rcv:adc1\|adc1_align:al2\|elastic_buffer:elastic0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adc1_jesd_rcv:adc1\|adc1_align:al2\|elastic_buffer:elastic0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adc1_jesd_rcv:adc1\|adc1_align:al1\|elastic_buffer:elastic1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adc1_jesd_rcv:adc1\|adc1_align:al1\|elastic_buffer:elastic1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adc1_jesd_rcv:adc1\|adc1_align:al1\|elastic_buffer:elastic0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adc1_jesd_rcv:adc1\|adc1_align:al1\|elastic_buffer:elastic0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "rst:reset008\|a_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"rst:reset008\|a_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 28 " "Parameter TAP_DISTANCE set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "rst:reset_u1_1\|a_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"rst:reset_u1_1\|a_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 28 " "Parameter TAP_DISTANCE set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "rst:reset002\|a_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"rst:reset002\|a_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 28 " "Parameter TAP_DISTANCE set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588244716229 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588244716229 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1588244716229 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc1_jesd_rcv:adc1\|adc1_align:al2\|elastic_buffer:elastic1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"adc1_jesd_rcv:adc1\|adc1_align:al2\|elastic_buffer:elastic1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244716350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc1_jesd_rcv:adc1\|adc1_align:al2\|elastic_buffer:elastic1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"adc1_jesd_rcv:adc1\|adc1_align:al2\|elastic_buffer:elastic1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244716351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244716351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244716351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244716351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244716351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244716351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244716351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244716351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244716351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244716351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244716351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244716351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244716351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244716351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244716351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244716351 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588244716351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0pp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0pp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0pp1 " "Found entity 1: altsyncram_0pp1" {  } { { "db/altsyncram_0pp1.tdf" "" { Text "F:/project_072_z/db/altsyncram_0pp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244716900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244716900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rst:reset_u1_1\|altshift_taps:a_rtl_0 " "Elaborated megafunction instantiation \"rst:reset_u1_1\|altshift_taps:a_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244721623 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rst:reset_u1_1\|altshift_taps:a_rtl_0 " "Instantiated megafunction \"rst:reset_u1_1\|altshift_taps:a_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244721623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 28 " "Parameter \"TAP_DISTANCE\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244721623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244721623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244721623 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588244721623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_3ou.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_3ou.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_3ou " "Found entity 1: shift_taps_3ou" {  } { { "db/shift_taps_3ou.tdf" "" { Text "F:/project_072_z/db/shift_taps_3ou.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244721960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244721960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1l91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1l91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1l91 " "Found entity 1: altsyncram_1l91" {  } { { "db/altsyncram_1l91.tdf" "" { Text "F:/project_072_z/db/altsyncram_1l91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244722094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244722094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kcf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kcf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kcf " "Found entity 1: cntr_kcf" {  } { { "db/cntr_kcf.tdf" "" { Text "F:/project_072_z/db/cntr_kcf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244722275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244722275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f2c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f2c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f2c " "Found entity 1: cmpr_f2c" {  } { { "db/cmpr_f2c.tdf" "" { Text "F:/project_072_z/db/cmpr_f2c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244722455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244722455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rst:reset008\|altshift_taps:a_rtl_0 " "Elaborated megafunction instantiation \"rst:reset008\|altshift_taps:a_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244722733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rst:reset008\|altshift_taps:a_rtl_0 " "Instantiated megafunction \"rst:reset008\|altshift_taps:a_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244722733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 28 " "Parameter \"TAP_DISTANCE\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244722733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244722733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244722733 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588244722733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_6ou.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_6ou.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_6ou " "Found entity 1: shift_taps_6ou" {  } { { "db/shift_taps_6ou.tdf" "" { Text "F:/project_072_z/db/shift_taps_6ou.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244723066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244723066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8l91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8l91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8l91 " "Found entity 1: altsyncram_8l91" {  } { { "db/altsyncram_8l91.tdf" "" { Text "F:/project_072_z/db/altsyncram_8l91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244723202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244723202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rst:reset002\|altshift_taps:a_rtl_0 " "Elaborated megafunction instantiation \"rst:reset002\|altshift_taps:a_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244723630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rst:reset002\|altshift_taps:a_rtl_0 " "Instantiated megafunction \"rst:reset002\|altshift_taps:a_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244723630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 28 " "Parameter \"TAP_DISTANCE\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244723630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244723630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588244723630 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588244723630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_2ou.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_2ou.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_2ou " "Found entity 1: shift_taps_2ou" {  } { { "db/shift_taps_2ou.tdf" "" { Text "F:/project_072_z/db/shift_taps_2ou.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244723962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244723962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0l91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0l91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0l91 " "Found entity 1: altsyncram_0l91" {  } { { "db/altsyncram_0l91.tdf" "" { Text "F:/project_072_z/db/altsyncram_0l91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588244724097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244724097 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "31 " "31 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1588244724861 ""}
{ "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO_HDR" "" "WYSIWYG I/O primitives converted to equivalent logic" { { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "bufi1:bufi1_inst2\|bufi1_iobuf_in_1qh:bufi1_iobuf_in_1qh_component\|wire_ibufa_o\[0\] " "WYSIWYG I/O primitive \"bufi1:bufi1_inst2\|bufi1_iobuf_in_1qh:bufi1_iobuf_in_1qh_component\|wire_ibufa_o\[0\]\" converted to equivalent logic" {  } { { "bufi1.v" "" { Text "F:/project_072_z/bufi1.v" 69 -1 0 } } { "bufi1.v" "" { Text "F:/project_072_z/bufi1.v" 95 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1868 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1588244725806 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "bufi5:bufi5_inst\|bufi5_iobuf_in_5qh:bufi5_iobuf_in_5qh_component\|wire_ibufa_o\[4\] " "WYSIWYG I/O primitive \"bufi5:bufi5_inst\|bufi5_iobuf_in_5qh:bufi5_iobuf_in_5qh_component\|wire_ibufa_o\[4\]\" converted to equivalent logic" {  } { { "bufi5.v" "" { Text "F:/project_072_z/bufi5.v" 141 -1 0 } } { "bufi5.v" "" { Text "F:/project_072_z/bufi5.v" 169 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1177 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1588244725806 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "bufi5:bufi5_inst\|bufi5_iobuf_in_5qh:bufi5_iobuf_in_5qh_component\|wire_ibufa_o\[3\] " "WYSIWYG I/O primitive \"bufi5:bufi5_inst\|bufi5_iobuf_in_5qh:bufi5_iobuf_in_5qh_component\|wire_ibufa_o\[3\]\" converted to equivalent logic" {  } { { "bufi5.v" "" { Text "F:/project_072_z/bufi5.v" 123 -1 0 } } { "bufi5.v" "" { Text "F:/project_072_z/bufi5.v" 169 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1177 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1588244725806 ""}  } {  } 0 17012 "WYSIWYG I/O primitives converted to equivalent logic" 0 0 "Analysis & Synthesis" 0 -1 1588244725806 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1588244727867 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1588244727867 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1588244727867 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1588244727867 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1588244727867 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1588244727867 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1588244727867 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1588244727867 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 4 1588244727875 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 4 1588244727875 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 4 1588244727875 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 4 1588244727875 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 4 1588244727875 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 4 1588244727875 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 4 1588244727875 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 4 1588244727875 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 5 1588244727880 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 5 1588244727880 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 5 1588244727880 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 5 1588244727880 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 5 1588244727880 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 5 1588244727880 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 5 1588244727880 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 5 1588244727880 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1588244727904 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1588244727904 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1588244727904 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1588244727904 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1588244727904 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1588244727904 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1588244727904 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1588244727904 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1588244727918 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1588244727918 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1588244727918 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1588244727918 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1588244727918 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1588244727918 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1588244727918 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1588244727918 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1588244727923 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1588244727923 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1588244727923 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1588244727923 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1588244727923 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1588244727923 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1588244727923 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1588244727923 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDATA1_I2C " "bidirectional pin \"SDATA1_I2C\" has no driver" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 282 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1588244728998 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDATA2_I2C " "bidirectional pin \"SDATA2_I2C\" has no driver" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 290 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1588244728998 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 1 1588244728998 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "WDATA_MK1 GND " "Pin \"WDATA_MK1\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588244729887 "|top_module|WDATA_MK1"} { "Warning" "WMLS_MLS_STUCK_PIN" "WDATA_MK2 GND " "Pin \"WDATA_MK2\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588244729887 "|top_module|WDATA_MK2"} { "Warning" "WMLS_MLS_STUCK_PIN" "WDATA_MK3 GND " "Pin \"WDATA_MK3\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588244729887 "|top_module|WDATA_MK3"} { "Warning" "WMLS_MLS_STUCK_PIN" "WDATA_MK4 GND " "Pin \"WDATA_MK4\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588244729887 "|top_module|WDATA_MK4"} { "Warning" "WMLS_MLS_STUCK_PIN" "WDATA_MK5 GND " "Pin \"WDATA_MK5\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588244729887 "|top_module|WDATA_MK5"} { "Warning" "WMLS_MLS_STUCK_PIN" "WDATA_MK6 GND " "Pin \"WDATA_MK6\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588244729887 "|top_module|WDATA_MK6"} { "Warning" "WMLS_MLS_STUCK_PIN" "WDATA_MK7 GND " "Pin \"WDATA_MK7\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588244729887 "|top_module|WDATA_MK7"} { "Warning" "WMLS_MLS_STUCK_PIN" "OK_BUS GND " "Pin \"OK_BUS\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588244729887 "|top_module|OK_BUS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPI4_MISO_MK GND " "Pin \"SPI4_MISO_MK\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588244729887 "|top_module|SPI4_MISO_MK"} { "Warning" "WMLS_MLS_STUCK_PIN" "SCLK1_I2C GND " "Pin \"SCLK1_I2C\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588244729887 "|top_module|SCLK1_I2C"} { "Warning" "WMLS_MLS_STUCK_PIN" "RATE1_SELECTION GND " "Pin \"RATE1_SELECTION\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588244729887 "|top_module|RATE1_SELECTION"} { "Warning" "WMLS_MLS_STUCK_PIN" "SFP1_TX_DISABLE GND " "Pin \"SFP1_TX_DISABLE\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588244729887 "|top_module|SFP1_TX_DISABLE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SCLK2_I2C GND " "Pin \"SCLK2_I2C\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588244729887 "|top_module|SCLK2_I2C"} { "Warning" "WMLS_MLS_STUCK_PIN" "RATE2_SELECTION GND " "Pin \"RATE2_SELECTION\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 295 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588244729887 "|top_module|RATE2_SELECTION"} { "Warning" "WMLS_MLS_STUCK_PIN" "SFP2_TX_DISABLE GND " "Pin \"SFP2_TX_DISABLE\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 296 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588244729887 "|top_module|SFP2_TX_DISABLE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ABE0 GND " "Pin \"ABE0\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 316 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588244729887 "|top_module|ABE0"} { "Warning" "WMLS_MLS_STUCK_PIN" "ABE1 GND " "Pin \"ABE1\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 321 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588244729887 "|top_module|ABE1"} { "Warning" "WMLS_MLS_STUCK_PIN" "SCKE VCC " "Pin \"SCKE\" is stuck at VCC" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 323 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588244729887 "|top_module|SCKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1588244729887 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "300 " "300 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588244733977 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PHY_pll 15 " "Ignored 15 assignments for entity \"PHY_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734580 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734580 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734580 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734580 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alt_xcvr_reconfig 40 " "Ignored 40 assignments for entity \"alt_xcvr_reconfig\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734580 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_avalon_arbiter 12 " "Ignored 12 assignments for entity \"altera_eth_tse_avalon_arbiter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734580 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_mac 51 " "Ignored 51 assignments for entity \"altera_eth_tse_mac\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734580 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_pcs_pma_phyip 20 " "Ignored 20 assignments for entity \"altera_eth_tse_pcs_pma_phyip\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734580 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_phyip_terminator 13 " "Ignored 13 assignments for entity \"altera_eth_tse_phyip_terminator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734580 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734580 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic 19 " "Ignored 19 assignments for entity \"cic\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734581 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic_cic_ii_0 59 " "Ignored 59 assignments for entity \"cic_cic_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734581 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "custom_phy 16 " "Ignored 16 assignments for entity \"custom_phy\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734581 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734581 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734581 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734581 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds 19 " "Ignored 19 assignments for entity \"dds\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734581 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds_nco_ii_0 32 " "Ignored 32 assignments for entity \"dds_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734581 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1 16 " "Ignored 16 assignments for entity \"eth1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734581 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734581 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734581 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734581 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1_0002 52 " "Ignored 52 assignments for entity \"eth1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734581 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir 16 " "Ignored 16 assignments for entity \"fir\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734582 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734582 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734582 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734582 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_0002 71 " "Ignored 71 assignments for entity \"fir_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734582 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2 16 " "Ignored 16 assignments for entity \"fir_v2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734582 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734582 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734582 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734582 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2_0002 71 " "Ignored 71 assignments for entity \"fir_v2_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734582 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test 19 " "Ignored 19 assignments for entity \"nco_test\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734582 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test_nco_ii_0 32 " "Ignored 32 assignments for entity \"nco_test_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734582 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_reconfig 16 " "Ignored 16 assignments for entity \"phy_reconfig\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734582 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734582 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734582 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734582 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_rst 15 " "Ignored 15 assignments for entity \"phy_rst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734583 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734583 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734583 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734583 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 16 " "Ignored 16 assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734583 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734583 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734583 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734583 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100 16 " "Ignored 16 assignments for entity \"pll100\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734583 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734583 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734583 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734583 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100_0002 318 " "Ignored 318 assignments for entity \"pll100_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734583 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125 16 " "Ignored 16 assignments for entity \"pll125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734584 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734584 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734584 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734584 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125_0002 318 " "Ignored 318 assignments for entity \"pll125_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734584 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120 16 " "Ignored 16 assignments for entity \"pll240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734584 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734584 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734584 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734584 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120_0002 318 " "Ignored 318 assignments for entity \"pll240_120_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734584 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96 16 " "Ignored 16 assignments for entity \"pll96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734584 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734584 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734584 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734584 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96_0002 318 " "Ignored 318 assignments for entity \"pll96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734585 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96 16 " "Ignored 16 assignments for entity \"pll_120_120_96_96_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734585 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734585 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734585 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734585 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96_0002 318 " "Ignored 318 assignments for entity \"pll_120_120_96_96_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734585 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125 16 " "Ignored 16 assignments for entity \"pll_125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734585 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734585 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734585 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734585 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1 16 " "Ignored 16 assignments for entity \"pll_125_120_96_96_96_v1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734586 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734586 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734586 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734586 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1_0002 317 " "Ignored 317 assignments for entity \"pll_125_120_96_96_96_v1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734586 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_240_120 16 " "Ignored 16 assignments for entity \"pll_240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734586 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734586 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734586 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734586 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96 16 " "Ignored 16 assignments for entity \"pll_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734586 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734586 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734586 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734586 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96_0002 317 " "Ignored 317 assignments for entity \"pll_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734586 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1 16 " "Ignored 16 assignments for entity \"pll_delay1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734587 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734587 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734587 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734587 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1_0002 318 " "Ignored 318 assignments for entity \"pll_delay1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734587 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans 16 " "Ignored 16 assignments for entity \"pll_gigtrans\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734587 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734587 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734587 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734587 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans_0002 318 " "Ignored 318 assignments for entity \"pll_gigtrans_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734587 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1 16 " "Ignored 16 assignments for entity \"pll_v040219_1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734587 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734587 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734587 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734587 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1_0002 317 " "Ignored 317 assignments for entity \"pll_v040219_1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734588 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319 16 " "Ignored 16 assignments for entity \"pll_v070319\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734588 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734588 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734588 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734588 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319_0002 317 " "Ignored 317 assignments for entity \"pll_v070319_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734588 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reconfig_phy1 16 " "Ignored 16 assignments for entity \"reconfig_phy1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734588 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734588 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588244734588 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588244734588 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/project_072_z/output_files/arria5_tst1.map.smsg " "Generated suppressed messages file F:/project_072_z/output_files/arria5_tst1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244735953 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "167 0 7 0 0 " "Adding 167 node(s), including 0 DDIO, 7 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588244754295 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588244754295 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "22 " "Ignored 22 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "txrdp_eop " "Ignored Virtual Pin assignment to \"txrdp_eop\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1588244755799 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rxrdp_ena " "Ignored Virtual Pin assignment to \"rxrdp_ena\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1588244755799 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rxrdp_eop " "Ignored Virtual Pin assignment to \"rxrdp_eop\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1588244755799 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rxrdp_dav " "Ignored Virtual Pin assignment to \"rxrdp_dav\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1588244755799 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "txrdp_adr " "Ignored Virtual Pin assignment to \"txrdp_adr\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1588244755799 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "txrdp_err " "Ignored Virtual Pin assignment to \"txrdp_err\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1588244755799 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rxrdp_val " "Ignored Virtual Pin assignment to \"rxrdp_val\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1588244755799 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rxrdp_dat " "Ignored Virtual Pin assignment to \"rxrdp_dat\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1588244755799 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "txrdp_ena " "Ignored Virtual Pin assignment to \"txrdp_ena\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1588244755799 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rxrdp_mty " "Ignored Virtual Pin assignment to \"rxrdp_mty\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1588244755799 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rxrdp_sop " "Ignored Virtual Pin assignment to \"rxrdp_sop\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1588244755799 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "stat_rxrdp_empty " "Ignored Virtual Pin assignment to \"stat_rxrdp_empty\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1588244755799 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ctrl_tc_force_train " "Ignored Virtual Pin assignment to \"ctrl_tc_force_train\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1588244755799 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "txrdp_sop " "Ignored Virtual Pin assignment to \"txrdp_sop\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1588244755799 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "txrdp_dat " "Ignored Virtual Pin assignment to \"txrdp_dat\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1588244755799 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "txrdp_dav " "Ignored Virtual Pin assignment to \"txrdp_dav\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1588244755799 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rxrdp_adr " "Ignored Virtual Pin assignment to \"rxrdp_adr\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1588244755799 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rxrdp_err " "Ignored Virtual Pin assignment to \"rxrdp_err\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1588244755799 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "stat_rr_link " "Ignored Virtual Pin assignment to \"stat_rr_link\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1588244755799 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "err_rr_rxrdp_oflw " "Ignored Virtual Pin assignment to \"err_rr_rxrdp_oflw\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1588244755799 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "txrdp_mty " "Ignored Virtual Pin assignment to \"txrdp_mty\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1588244755799 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "err_txrdp_oflw " "Ignored Virtual Pin assignment to \"err_txrdp_oflw\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1588244755799 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1588244755799 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_SYNC1 " "No output dependent on input pin \"FPGA_SYNC1\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588244756483 "|top_module|FPGA_SYNC1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_100MHZ " "No output dependent on input pin \"clk_100MHZ\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588244756483 "|top_module|clk_100MHZ"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SYSREF5 " "No output dependent on input pin \"SYSREF5\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588244756483 "|top_module|SYSREF5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SYSREF6 " "No output dependent on input pin \"SYSREF6\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588244756483 "|top_module|SYSREF6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SFP1_TX_FAULT " "No output dependent on input pin \"SFP1_TX_FAULT\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 284 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588244756483 "|top_module|SFP1_TX_FAULT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SFP1_PRESENT " "No output dependent on input pin \"SFP1_PRESENT\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 285 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588244756483 "|top_module|SFP1_PRESENT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SFP1_LOS " "No output dependent on input pin \"SFP1_LOS\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 286 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588244756483 "|top_module|SFP1_LOS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SFP2_TX_FAULT " "No output dependent on input pin \"SFP2_TX_FAULT\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 292 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588244756483 "|top_module|SFP2_TX_FAULT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SFP2_PRESENT " "No output dependent on input pin \"SFP2_PRESENT\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 293 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588244756483 "|top_module|SFP2_PRESENT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SFP2_LOS " "No output dependent on input pin \"SFP2_LOS\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588244756483 "|top_module|SFP2_LOS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FLASH_MISO_3V3 " "No output dependent on input pin \"FLASH_MISO_3V3\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 269 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588244756483 "|top_module|FLASH_MISO_3V3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A2_OVRB_1V8 " "No output dependent on input pin \"A2_OVRB_1V8\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588244756483 "|top_module|A2_OVRB_1V8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A2_OVRA_1V8 " "No output dependent on input pin \"A2_OVRA_1V8\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 234 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588244756483 "|top_module|A2_OVRA_1V8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A1_OVRB_1V8 " "No output dependent on input pin \"A1_OVRB_1V8\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588244756483 "|top_module|A1_OVRB_1V8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A1_OVRA_1V8 " "No output dependent on input pin \"A1_OVRA_1V8\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 222 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588244756483 "|top_module|A1_OVRA_1V8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D2_SYNC_N_CD " "No output dependent on input pin \"D2_SYNC_N_CD\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 216 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588244756483 "|top_module|D2_SYNC_N_CD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D2_SYNC_N_AB " "No output dependent on input pin \"D2_SYNC_N_AB\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 215 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588244756483 "|top_module|D2_SYNC_N_AB"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1_SYNC_N_CD " "No output dependent on input pin \"D1_SYNC_N_CD\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 205 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588244756483 "|top_module|D1_SYNC_N_CD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1_SYNC_N_AB " "No output dependent on input pin \"D1_SYNC_N_AB\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 204 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588244756483 "|top_module|D1_SYNC_N_AB"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI3_CS " "No output dependent on input pin \"SPI3_CS\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588244756483 "|top_module|SPI3_CS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SYS_REF " "No output dependent on input pin \"SYS_REF\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588244756483 "|top_module|SYS_REF"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D_MOSI " "No output dependent on input pin \"D_MOSI\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 277 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588244756483 "|top_module|D_MOSI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK_MO " "No output dependent on input pin \"CLK_MO\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 276 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588244756483 "|top_module|CLK_MO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CE_MO " "No output dependent on input pin \"CE_MO\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 275 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588244756483 "|top_module|CE_MO"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1588244756483 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11205 " "Implemented 11205 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "82 " "Implemented 82 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588244756523 ""} { "Info" "ICUT_CUT_TM_OPINS" "140 " "Implemented 140 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588244756523 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1588244756523 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10061 " "Implemented 10061 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588244756523 ""} { "Info" "ICUT_CUT_TM_RAMS" "765 " "Implemented 765 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1588244756523 ""} { "Info" "ICUT_CUT_TM_PLLS" "7 " "Implemented 7 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1588244756523 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588244756523 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1695 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1695 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1475 " "Peak virtual memory: 1475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588244756845 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 14:05:56 2020 " "Processing ended: Thu Apr 30 14:05:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588244756845 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:31 " "Elapsed time: 00:05:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588244756845 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:56 " "Total CPU time (on all processors): 00:04:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588244756845 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588244756845 ""}
