# Reading pref.tcl
# do {C:/Users/Duncan/git/ForthCPU/debugPortV2/test/snooperTestbench/snooperTestbench.mdo}
# Loading project snooperTestbench
# Compile of snooper.v was successful.
# Compile of snooperTests.v was successful.
# 2 compiles, 0 failed with no errors.
# vsim -L work -L pmi_work -L ovi_machxo3l snooperTests 
# Start time: 18:35:23 on Dec 26,2023
# //  ModelSim - Lattice FPGA Edition 2023.3 Jul 18 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.snooperTests
# Loading work.snooper
# .main_pane.wave.interior.cs.body.pw.wf
run 10us
# Compile of snooper.v was successful.
# Compile of snooperTests.v was successful.
# 2 compiles, 0 failed with no errors.
restart ; run 10us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.snooperTests
# Loading work.snooper
# Compile of snooper.v was successful.
# Compile of snooperTests.v was successful.
# 2 compiles, 0 failed with no errors.
restart; run 10us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.snooperTests
# Loading work.snooper
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Duncan/git/ForthCPU/debugPortV2/test/snooperTestbench/wave.do
