

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Thu Oct 19 22:20:43 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        fir128_best_design
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.003 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28|  0.280 us|  0.280 us|   29|   29|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |                             |                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance          |      Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fir_Pipeline_TDL_fu_100  |fir_Pipeline_TDL  |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
        |grp_fir_Pipeline_MAC_fu_136  |fir_Pipeline_MAC  |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   32|    2365|  24460|    -|
|Memory           |        0|    -|    1024|     64|    0|
|Multiplexer      |        -|    -|       -|   1108|    -|
|Register         |        -|    -|       8|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   32|    3397|  25632|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   14|       3|     48|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+------------------+---------+----+------+-------+-----+
    |           Instance          |      Module      | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-----------------------------+------------------+---------+----+------+-------+-----+
    |grp_fir_Pipeline_MAC_fu_136  |fir_Pipeline_MAC  |        0|  32|   873|  22458|    0|
    |grp_fir_Pipeline_TDL_fu_100  |fir_Pipeline_TDL  |        0|   0|  1492|   2002|    0|
    +-----------------------------+------------------+---------+----+------+-------+-----+
    |Total                        |                  |        0|  32|  2365|  24460|    0|
    +-----------------------------+------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |            Memory           |                   Module                   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p_ZZ3firPiiE9shift_reg_14_U  |p_ZZ3firPiiE9shift_reg_14_RAM_2P_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |p_ZZ3firPiiE9shift_reg_13_U  |p_ZZ3firPiiE9shift_reg_14_RAM_2P_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |p_ZZ3firPiiE9shift_reg_12_U  |p_ZZ3firPiiE9shift_reg_14_RAM_2P_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |p_ZZ3firPiiE9shift_reg_11_U  |p_ZZ3firPiiE9shift_reg_14_RAM_2P_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |p_ZZ3firPiiE9shift_reg_10_U  |p_ZZ3firPiiE9shift_reg_14_RAM_2P_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |fir_int_int_shift_reg_9_U    |p_ZZ3firPiiE9shift_reg_14_RAM_2P_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |fir_int_int_shift_reg_8_U    |p_ZZ3firPiiE9shift_reg_14_RAM_2P_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |fir_int_int_shift_reg_7_U    |p_ZZ3firPiiE9shift_reg_14_RAM_2P_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |fir_int_int_shift_reg_6_U    |p_ZZ3firPiiE9shift_reg_14_RAM_2P_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |fir_int_int_shift_reg_5_U    |p_ZZ3firPiiE9shift_reg_14_RAM_2P_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |fir_int_int_shift_reg_4_U    |p_ZZ3firPiiE9shift_reg_14_RAM_2P_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |fir_int_int_shift_reg_3_U    |p_ZZ3firPiiE9shift_reg_14_RAM_2P_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |fir_int_int_shift_reg_2_U    |p_ZZ3firPiiE9shift_reg_14_RAM_2P_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |fir_int_int_shift_reg_1_U    |p_ZZ3firPiiE9shift_reg_14_RAM_2P_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |fir_int_int_shift_reg_U      |p_ZZ3firPiiE9shift_reg_14_RAM_2P_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |p_ZZ3firPiiE9shift_reg_15_U  |p_ZZ3firPiiE9shift_reg_14_RAM_2P_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    +-----------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                        |                                            |        0|1024|  64|    0|   128|  512|    16|         4096|
    +-----------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  37|          7|    1|          7|
    |fir_int_int_shift_reg_1_address0    |  14|          3|    3|          9|
    |fir_int_int_shift_reg_1_address1    |  14|          3|    3|          9|
    |fir_int_int_shift_reg_1_ce0         |  14|          3|    1|          3|
    |fir_int_int_shift_reg_1_ce1         |  14|          3|    1|          3|
    |fir_int_int_shift_reg_1_we1         |   9|          2|    1|          2|
    |fir_int_int_shift_reg_2_address0    |  14|          3|    3|          9|
    |fir_int_int_shift_reg_2_address1    |  14|          3|    3|          9|
    |fir_int_int_shift_reg_2_ce0         |  14|          3|    1|          3|
    |fir_int_int_shift_reg_2_ce1         |  14|          3|    1|          3|
    |fir_int_int_shift_reg_2_we1         |   9|          2|    1|          2|
    |fir_int_int_shift_reg_3_address0    |  14|          3|    3|          9|
    |fir_int_int_shift_reg_3_address1    |  14|          3|    3|          9|
    |fir_int_int_shift_reg_3_ce0         |  14|          3|    1|          3|
    |fir_int_int_shift_reg_3_ce1         |  14|          3|    1|          3|
    |fir_int_int_shift_reg_3_we1         |   9|          2|    1|          2|
    |fir_int_int_shift_reg_4_address0    |  14|          3|    3|          9|
    |fir_int_int_shift_reg_4_address1    |  14|          3|    3|          9|
    |fir_int_int_shift_reg_4_ce0         |  14|          3|    1|          3|
    |fir_int_int_shift_reg_4_ce1         |  14|          3|    1|          3|
    |fir_int_int_shift_reg_4_we1         |   9|          2|    1|          2|
    |fir_int_int_shift_reg_5_address0    |  14|          3|    3|          9|
    |fir_int_int_shift_reg_5_address1    |  14|          3|    3|          9|
    |fir_int_int_shift_reg_5_ce0         |  14|          3|    1|          3|
    |fir_int_int_shift_reg_5_ce1         |  14|          3|    1|          3|
    |fir_int_int_shift_reg_5_we1         |   9|          2|    1|          2|
    |fir_int_int_shift_reg_6_address0    |  14|          3|    3|          9|
    |fir_int_int_shift_reg_6_address1    |  14|          3|    3|          9|
    |fir_int_int_shift_reg_6_ce0         |  14|          3|    1|          3|
    |fir_int_int_shift_reg_6_ce1         |  14|          3|    1|          3|
    |fir_int_int_shift_reg_6_we1         |   9|          2|    1|          2|
    |fir_int_int_shift_reg_7_address0    |  14|          3|    3|          9|
    |fir_int_int_shift_reg_7_address1    |  14|          3|    3|          9|
    |fir_int_int_shift_reg_7_ce0         |  14|          3|    1|          3|
    |fir_int_int_shift_reg_7_ce1         |  14|          3|    1|          3|
    |fir_int_int_shift_reg_7_we1         |   9|          2|    1|          2|
    |fir_int_int_shift_reg_8_address0    |  14|          3|    3|          9|
    |fir_int_int_shift_reg_8_address1    |  14|          3|    3|          9|
    |fir_int_int_shift_reg_8_ce0         |  14|          3|    1|          3|
    |fir_int_int_shift_reg_8_ce1         |  14|          3|    1|          3|
    |fir_int_int_shift_reg_8_we1         |   9|          2|    1|          2|
    |fir_int_int_shift_reg_9_address0    |  14|          3|    3|          9|
    |fir_int_int_shift_reg_9_address1    |  14|          3|    3|          9|
    |fir_int_int_shift_reg_9_ce0         |  14|          3|    1|          3|
    |fir_int_int_shift_reg_9_ce1         |  14|          3|    1|          3|
    |fir_int_int_shift_reg_9_we1         |   9|          2|    1|          2|
    |fir_int_int_shift_reg_address0      |  14|          3|    3|          9|
    |fir_int_int_shift_reg_address1      |  20|          4|    3|         12|
    |fir_int_int_shift_reg_ce0           |  14|          3|    1|          3|
    |fir_int_int_shift_reg_ce1           |  20|          4|    1|          4|
    |fir_int_int_shift_reg_d1            |  14|          3|   32|         96|
    |fir_int_int_shift_reg_we1           |  14|          3|    1|          3|
    |p_ZZ3firPiiE9shift_reg_10_address0  |  14|          3|    3|          9|
    |p_ZZ3firPiiE9shift_reg_10_address1  |  14|          3|    3|          9|
    |p_ZZ3firPiiE9shift_reg_10_ce0       |  14|          3|    1|          3|
    |p_ZZ3firPiiE9shift_reg_10_ce1       |  14|          3|    1|          3|
    |p_ZZ3firPiiE9shift_reg_10_we1       |   9|          2|    1|          2|
    |p_ZZ3firPiiE9shift_reg_11_address0  |  14|          3|    3|          9|
    |p_ZZ3firPiiE9shift_reg_11_address1  |  14|          3|    3|          9|
    |p_ZZ3firPiiE9shift_reg_11_ce0       |  14|          3|    1|          3|
    |p_ZZ3firPiiE9shift_reg_11_ce1       |  14|          3|    1|          3|
    |p_ZZ3firPiiE9shift_reg_11_we1       |   9|          2|    1|          2|
    |p_ZZ3firPiiE9shift_reg_12_address0  |  14|          3|    3|          9|
    |p_ZZ3firPiiE9shift_reg_12_address1  |  14|          3|    3|          9|
    |p_ZZ3firPiiE9shift_reg_12_ce0       |  14|          3|    1|          3|
    |p_ZZ3firPiiE9shift_reg_12_ce1       |  14|          3|    1|          3|
    |p_ZZ3firPiiE9shift_reg_12_we1       |   9|          2|    1|          2|
    |p_ZZ3firPiiE9shift_reg_13_address0  |  14|          3|    3|          9|
    |p_ZZ3firPiiE9shift_reg_13_address1  |  14|          3|    3|          9|
    |p_ZZ3firPiiE9shift_reg_13_ce0       |  14|          3|    1|          3|
    |p_ZZ3firPiiE9shift_reg_13_ce1       |  14|          3|    1|          3|
    |p_ZZ3firPiiE9shift_reg_13_we1       |   9|          2|    1|          2|
    |p_ZZ3firPiiE9shift_reg_14_address0  |  14|          3|    3|          9|
    |p_ZZ3firPiiE9shift_reg_14_address1  |  14|          3|    3|          9|
    |p_ZZ3firPiiE9shift_reg_14_ce0       |  14|          3|    1|          3|
    |p_ZZ3firPiiE9shift_reg_14_ce1       |  14|          3|    1|          3|
    |p_ZZ3firPiiE9shift_reg_14_we1       |   9|          2|    1|          2|
    |p_ZZ3firPiiE9shift_reg_15_address0  |  14|          3|    3|          9|
    |p_ZZ3firPiiE9shift_reg_15_address1  |  14|          3|    3|          9|
    |p_ZZ3firPiiE9shift_reg_15_ce0       |  14|          3|    1|          3|
    |p_ZZ3firPiiE9shift_reg_15_ce1       |  14|          3|    1|          3|
    |p_ZZ3firPiiE9shift_reg_15_we1       |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |1108|        237|  177|        524|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+---+----+-----+-----------+
    |                   Name                   | FF| LUT| Bits| Const Bits|
    +------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                 |  6|   0|    6|          0|
    |grp_fir_Pipeline_MAC_fu_136_ap_start_reg  |  1|   0|    1|          0|
    |grp_fir_Pipeline_TDL_fu_100_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------+---+----+-----+-----------+
    |Total                                     |  8|   0|    8|          0|
    +------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|           fir|  return value|
|y         |  out|   32|      ap_vld|             y|       pointer|
|y_ap_vld  |  out|    1|      ap_vld|             y|       pointer|
|x         |   in|   32|     ap_none|             x|        scalar|
+----------+-----+-----+------------+--------------+--------------+

