/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* cs */
#define cs__0__INTTYPE CYREG_PICU2_INTTYPE2
#define cs__0__MASK 0x04u
#define cs__0__PC CYREG_PRT2_PC2
#define cs__0__PORT 2u
#define cs__0__SHIFT 2u
#define cs__AG CYREG_PRT2_AG
#define cs__AMUX CYREG_PRT2_AMUX
#define cs__BIE CYREG_PRT2_BIE
#define cs__BIT_MASK CYREG_PRT2_BIT_MASK
#define cs__BYP CYREG_PRT2_BYP
#define cs__CTL CYREG_PRT2_CTL
#define cs__DM0 CYREG_PRT2_DM0
#define cs__DM1 CYREG_PRT2_DM1
#define cs__DM2 CYREG_PRT2_DM2
#define cs__DR CYREG_PRT2_DR
#define cs__INP_DIS CYREG_PRT2_INP_DIS
#define cs__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define cs__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define cs__LCD_EN CYREG_PRT2_LCD_EN
#define cs__MASK 0x04u
#define cs__PORT 2u
#define cs__PRT CYREG_PRT2_PRT
#define cs__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define cs__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define cs__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define cs__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define cs__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define cs__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define cs__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define cs__PS CYREG_PRT2_PS
#define cs__SHIFT 2u
#define cs__SLW CYREG_PRT2_SLW

/* SPIM */
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define SPIM_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB13_CTL
#define SPIM_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define SPIM_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB13_CTL
#define SPIM_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB13_MSK
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define SPIM_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB13_MSK
#define SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB13_ST
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define SPIM_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_RxStsReg__4__POS 4
#define SPIM_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_BSPIM_RxStsReg__5__POS 5
#define SPIM_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_BSPIM_RxStsReg__6__POS 6
#define SPIM_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB11_MSK
#define SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define SPIM_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB11_ST
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define SPIM_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB12_A0
#define SPIM_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB12_A1
#define SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define SPIM_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB12_D0
#define SPIM_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB12_D1
#define SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define SPIM_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB12_F0
#define SPIM_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB12_F1
#define SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define SPIM_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_BSPIM_TxStsReg__0__POS 0
#define SPIM_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_BSPIM_TxStsReg__1__POS 1
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define SPIM_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_BSPIM_TxStsReg__2__POS 2
#define SPIM_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_BSPIM_TxStsReg__3__POS 3
#define SPIM_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_TxStsReg__4__POS 4
#define SPIM_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB10_MSK
#define SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define SPIM_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB10_ST

/* DMA_TX */
#define DMA_TX__DRQ_CTL CYREG_IDMUX_DRQ_CTL2
#define DMA_TX__DRQ_NUMBER 8u
#define DMA_TX__NUMBEROF_TDS 0u
#define DMA_TX__PRIORITY 2u
#define DMA_TX__TERMIN_EN 0u
#define DMA_TX__TERMIN_SEL 0u
#define DMA_TX__TERMOUT0_EN 0u
#define DMA_TX__TERMOUT0_SEL 0u
#define DMA_TX__TERMOUT1_EN 0u
#define DMA_TX__TERMOUT1_SEL 0u

/* I2Sone */
#define I2Sone_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define I2Sone_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define I2Sone_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define I2Sone_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define I2Sone_bI2S_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define I2Sone_bI2S_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define I2Sone_bI2S_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define I2Sone_bI2S_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define I2Sone_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define I2Sone_bI2S_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define I2Sone_bI2S_BitCounter__CONTROL_REG CYREG_B0_UDB12_CTL
#define I2Sone_bI2S_BitCounter__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define I2Sone_bI2S_BitCounter__COUNT_REG CYREG_B0_UDB12_CTL
#define I2Sone_bI2S_BitCounter__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define I2Sone_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define I2Sone_bI2S_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define I2Sone_bI2S_BitCounter__PERIOD_REG CYREG_B0_UDB12_MSK
#define I2Sone_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define I2Sone_bI2S_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define I2Sone_bI2S_BitCounter_ST__MASK_REG CYREG_B0_UDB12_MSK
#define I2Sone_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define I2Sone_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define I2Sone_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define I2Sone_bI2S_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB12_ST_CTL
#define I2Sone_bI2S_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB12_ST_CTL
#define I2Sone_bI2S_BitCounter_ST__STATUS_REG CYREG_B0_UDB12_ST
#define I2Sone_bI2S_CtlReg__1__MASK 0x02u
#define I2Sone_bI2S_CtlReg__1__POS 1
#define I2Sone_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define I2Sone_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define I2Sone_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define I2Sone_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define I2Sone_bI2S_CtlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define I2Sone_bI2S_CtlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define I2Sone_bI2S_CtlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define I2Sone_bI2S_CtlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define I2Sone_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define I2Sone_bI2S_CtlReg__2__MASK 0x04u
#define I2Sone_bI2S_CtlReg__2__POS 2
#define I2Sone_bI2S_CtlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define I2Sone_bI2S_CtlReg__CONTROL_REG CYREG_B0_UDB02_CTL
#define I2Sone_bI2S_CtlReg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define I2Sone_bI2S_CtlReg__COUNT_REG CYREG_B0_UDB02_CTL
#define I2Sone_bI2S_CtlReg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define I2Sone_bI2S_CtlReg__MASK 0x06u
#define I2Sone_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define I2Sone_bI2S_CtlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define I2Sone_bI2S_CtlReg__PERIOD_REG CYREG_B0_UDB02_MSK
#define I2Sone_bI2S_Rx_CH_0__dpRx_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define I2Sone_bI2S_Rx_CH_0__dpRx_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define I2Sone_bI2S_Rx_CH_0__dpRx_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define I2Sone_bI2S_Rx_CH_0__dpRx_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define I2Sone_bI2S_Rx_CH_0__dpRx_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define I2Sone_bI2S_Rx_CH_0__dpRx_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define I2Sone_bI2S_Rx_CH_0__dpRx_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define I2Sone_bI2S_Rx_CH_0__dpRx_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define I2Sone_bI2S_Rx_CH_0__dpRx_u0__A0_REG CYREG_B0_UDB10_A0
#define I2Sone_bI2S_Rx_CH_0__dpRx_u0__A1_REG CYREG_B0_UDB10_A1
#define I2Sone_bI2S_Rx_CH_0__dpRx_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define I2Sone_bI2S_Rx_CH_0__dpRx_u0__D0_REG CYREG_B0_UDB10_D0
#define I2Sone_bI2S_Rx_CH_0__dpRx_u0__D1_REG CYREG_B0_UDB10_D1
#define I2Sone_bI2S_Rx_CH_0__dpRx_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define I2Sone_bI2S_Rx_CH_0__dpRx_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define I2Sone_bI2S_Rx_CH_0__dpRx_u0__F0_REG CYREG_B0_UDB10_F0
#define I2Sone_bI2S_Rx_CH_0__dpRx_u0__F1_REG CYREG_B0_UDB10_F1
#define I2Sone_bI2S_Rx_STS_0__Sts__0__MASK 0x01u
#define I2Sone_bI2S_Rx_STS_0__Sts__0__POS 0
#define I2Sone_bI2S_Rx_STS_0__Sts__1__MASK 0x02u
#define I2Sone_bI2S_Rx_STS_0__Sts__1__POS 1
#define I2Sone_bI2S_Rx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define I2Sone_bI2S_Rx_STS_0__Sts__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define I2Sone_bI2S_Rx_STS_0__Sts__MASK 0x03u
#define I2Sone_bI2S_Rx_STS_0__Sts__MASK_REG CYREG_B0_UDB14_MSK
#define I2Sone_bI2S_Rx_STS_0__Sts__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define I2Sone_bI2S_Rx_STS_0__Sts__STATUS_REG CYREG_B0_UDB14_ST

/* I2Ssix */
#define I2Ssix_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define I2Ssix_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define I2Ssix_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define I2Ssix_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define I2Ssix_bI2S_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define I2Ssix_bI2S_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define I2Ssix_bI2S_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define I2Ssix_bI2S_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define I2Ssix_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define I2Ssix_bI2S_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define I2Ssix_bI2S_BitCounter__CONTROL_REG CYREG_B1_UDB10_CTL
#define I2Ssix_bI2S_BitCounter__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define I2Ssix_bI2S_BitCounter__COUNT_REG CYREG_B1_UDB10_CTL
#define I2Ssix_bI2S_BitCounter__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define I2Ssix_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define I2Ssix_bI2S_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define I2Ssix_bI2S_BitCounter__PERIOD_REG CYREG_B1_UDB10_MSK
#define I2Ssix_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define I2Ssix_bI2S_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define I2Ssix_bI2S_BitCounter_ST__MASK_REG CYREG_B1_UDB10_MSK
#define I2Ssix_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define I2Ssix_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define I2Ssix_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define I2Ssix_bI2S_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define I2Ssix_bI2S_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define I2Ssix_bI2S_BitCounter_ST__STATUS_REG CYREG_B1_UDB10_ST
#define I2Ssix_bI2S_CtlReg__1__MASK 0x02u
#define I2Ssix_bI2S_CtlReg__1__POS 1
#define I2Ssix_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define I2Ssix_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define I2Ssix_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define I2Ssix_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define I2Ssix_bI2S_CtlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define I2Ssix_bI2S_CtlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define I2Ssix_bI2S_CtlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define I2Ssix_bI2S_CtlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define I2Ssix_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define I2Ssix_bI2S_CtlReg__2__MASK 0x04u
#define I2Ssix_bI2S_CtlReg__2__POS 2
#define I2Ssix_bI2S_CtlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define I2Ssix_bI2S_CtlReg__CONTROL_REG CYREG_B1_UDB09_CTL
#define I2Ssix_bI2S_CtlReg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define I2Ssix_bI2S_CtlReg__COUNT_REG CYREG_B1_UDB09_CTL
#define I2Ssix_bI2S_CtlReg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define I2Ssix_bI2S_CtlReg__MASK 0x06u
#define I2Ssix_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define I2Ssix_bI2S_CtlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define I2Ssix_bI2S_CtlReg__PERIOD_REG CYREG_B1_UDB09_MSK
#define I2Ssix_bI2S_Rx_CH_0__dpRx_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define I2Ssix_bI2S_Rx_CH_0__dpRx_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define I2Ssix_bI2S_Rx_CH_0__dpRx_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define I2Ssix_bI2S_Rx_CH_0__dpRx_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define I2Ssix_bI2S_Rx_CH_0__dpRx_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define I2Ssix_bI2S_Rx_CH_0__dpRx_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define I2Ssix_bI2S_Rx_CH_0__dpRx_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define I2Ssix_bI2S_Rx_CH_0__dpRx_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define I2Ssix_bI2S_Rx_CH_0__dpRx_u0__A0_REG CYREG_B1_UDB09_A0
#define I2Ssix_bI2S_Rx_CH_0__dpRx_u0__A1_REG CYREG_B1_UDB09_A1
#define I2Ssix_bI2S_Rx_CH_0__dpRx_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define I2Ssix_bI2S_Rx_CH_0__dpRx_u0__D0_REG CYREG_B1_UDB09_D0
#define I2Ssix_bI2S_Rx_CH_0__dpRx_u0__D1_REG CYREG_B1_UDB09_D1
#define I2Ssix_bI2S_Rx_CH_0__dpRx_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define I2Ssix_bI2S_Rx_CH_0__dpRx_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define I2Ssix_bI2S_Rx_CH_0__dpRx_u0__F0_REG CYREG_B1_UDB09_F0
#define I2Ssix_bI2S_Rx_CH_0__dpRx_u0__F1_REG CYREG_B1_UDB09_F1
#define I2Ssix_bI2S_Rx_CH_0__dpRx_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define I2Ssix_bI2S_Rx_CH_0__dpRx_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define I2Ssix_bI2S_Rx_STS_0__Sts__0__MASK 0x01u
#define I2Ssix_bI2S_Rx_STS_0__Sts__0__POS 0
#define I2Ssix_bI2S_Rx_STS_0__Sts__1__MASK 0x02u
#define I2Ssix_bI2S_Rx_STS_0__Sts__1__POS 1
#define I2Ssix_bI2S_Rx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define I2Ssix_bI2S_Rx_STS_0__Sts__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define I2Ssix_bI2S_Rx_STS_0__Sts__MASK 0x03u
#define I2Ssix_bI2S_Rx_STS_0__Sts__MASK_REG CYREG_B1_UDB09_MSK
#define I2Ssix_bI2S_Rx_STS_0__Sts__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define I2Ssix_bI2S_Rx_STS_0__Sts__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define I2Ssix_bI2S_Rx_STS_0__Sts__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define I2Ssix_bI2S_Rx_STS_0__Sts__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define I2Ssix_bI2S_Rx_STS_0__Sts__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define I2Ssix_bI2S_Rx_STS_0__Sts__STATUS_REG CYREG_B1_UDB09_ST

/* I2Stwo */
#define I2Stwo_bI2S_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define I2Stwo_bI2S_BitCounter__CONTROL_REG CYREG_B1_UDB11_CTL
#define I2Stwo_bI2S_BitCounter__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define I2Stwo_bI2S_BitCounter__COUNT_REG CYREG_B1_UDB11_CTL
#define I2Stwo_bI2S_BitCounter__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define I2Stwo_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define I2Stwo_bI2S_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define I2Stwo_bI2S_BitCounter__PERIOD_REG CYREG_B1_UDB11_MSK
#define I2Stwo_bI2S_BitCounter_ST__MASK_REG CYREG_B1_UDB11_MSK
#define I2Stwo_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define I2Stwo_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define I2Stwo_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define I2Stwo_bI2S_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define I2Stwo_bI2S_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define I2Stwo_bI2S_BitCounter_ST__STATUS_REG CYREG_B1_UDB11_ST
#define I2Stwo_bI2S_CtlReg__1__MASK 0x02u
#define I2Stwo_bI2S_CtlReg__1__POS 1
#define I2Stwo_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define I2Stwo_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define I2Stwo_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define I2Stwo_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define I2Stwo_bI2S_CtlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define I2Stwo_bI2S_CtlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define I2Stwo_bI2S_CtlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define I2Stwo_bI2S_CtlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define I2Stwo_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define I2Stwo_bI2S_CtlReg__2__MASK 0x04u
#define I2Stwo_bI2S_CtlReg__2__POS 2
#define I2Stwo_bI2S_CtlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define I2Stwo_bI2S_CtlReg__CONTROL_REG CYREG_B1_UDB08_CTL
#define I2Stwo_bI2S_CtlReg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define I2Stwo_bI2S_CtlReg__COUNT_REG CYREG_B1_UDB08_CTL
#define I2Stwo_bI2S_CtlReg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define I2Stwo_bI2S_CtlReg__MASK 0x06u
#define I2Stwo_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define I2Stwo_bI2S_CtlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define I2Stwo_bI2S_CtlReg__PERIOD_REG CYREG_B1_UDB08_MSK
#define I2Stwo_bI2S_Rx_CH_0__dpRx_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define I2Stwo_bI2S_Rx_CH_0__dpRx_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define I2Stwo_bI2S_Rx_CH_0__dpRx_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define I2Stwo_bI2S_Rx_CH_0__dpRx_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define I2Stwo_bI2S_Rx_CH_0__dpRx_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define I2Stwo_bI2S_Rx_CH_0__dpRx_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define I2Stwo_bI2S_Rx_CH_0__dpRx_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define I2Stwo_bI2S_Rx_CH_0__dpRx_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define I2Stwo_bI2S_Rx_CH_0__dpRx_u0__A0_REG CYREG_B1_UDB04_A0
#define I2Stwo_bI2S_Rx_CH_0__dpRx_u0__A1_REG CYREG_B1_UDB04_A1
#define I2Stwo_bI2S_Rx_CH_0__dpRx_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define I2Stwo_bI2S_Rx_CH_0__dpRx_u0__D0_REG CYREG_B1_UDB04_D0
#define I2Stwo_bI2S_Rx_CH_0__dpRx_u0__D1_REG CYREG_B1_UDB04_D1
#define I2Stwo_bI2S_Rx_CH_0__dpRx_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define I2Stwo_bI2S_Rx_CH_0__dpRx_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define I2Stwo_bI2S_Rx_CH_0__dpRx_u0__F0_REG CYREG_B1_UDB04_F0
#define I2Stwo_bI2S_Rx_CH_0__dpRx_u0__F1_REG CYREG_B1_UDB04_F1
#define I2Stwo_bI2S_Rx_STS_0__Sts__0__MASK 0x01u
#define I2Stwo_bI2S_Rx_STS_0__Sts__0__POS 0
#define I2Stwo_bI2S_Rx_STS_0__Sts__1__MASK 0x02u
#define I2Stwo_bI2S_Rx_STS_0__Sts__1__POS 1
#define I2Stwo_bI2S_Rx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define I2Stwo_bI2S_Rx_STS_0__Sts__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define I2Stwo_bI2S_Rx_STS_0__Sts__MASK 0x03u
#define I2Stwo_bI2S_Rx_STS_0__Sts__MASK_REG CYREG_B1_UDB07_MSK
#define I2Stwo_bI2S_Rx_STS_0__Sts__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define I2Stwo_bI2S_Rx_STS_0__Sts__STATUS_REG CYREG_B1_UDB07_ST

/* MISO_1 */
#define MISO_1__0__INTTYPE CYREG_PICU2_INTTYPE3
#define MISO_1__0__MASK 0x08u
#define MISO_1__0__PC CYREG_PRT2_PC3
#define MISO_1__0__PORT 2u
#define MISO_1__0__SHIFT 3u
#define MISO_1__AG CYREG_PRT2_AG
#define MISO_1__AMUX CYREG_PRT2_AMUX
#define MISO_1__BIE CYREG_PRT2_BIE
#define MISO_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define MISO_1__BYP CYREG_PRT2_BYP
#define MISO_1__CTL CYREG_PRT2_CTL
#define MISO_1__DM0 CYREG_PRT2_DM0
#define MISO_1__DM1 CYREG_PRT2_DM1
#define MISO_1__DM2 CYREG_PRT2_DM2
#define MISO_1__DR CYREG_PRT2_DR
#define MISO_1__INP_DIS CYREG_PRT2_INP_DIS
#define MISO_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define MISO_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define MISO_1__LCD_EN CYREG_PRT2_LCD_EN
#define MISO_1__MASK 0x08u
#define MISO_1__PORT 2u
#define MISO_1__PRT CYREG_PRT2_PRT
#define MISO_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define MISO_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define MISO_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define MISO_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define MISO_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define MISO_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define MISO_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define MISO_1__PS CYREG_PRT2_PS
#define MISO_1__SHIFT 3u
#define MISO_1__SLW CYREG_PRT2_SLW

/* MOSI_1 */
#define MOSI_1__0__INTTYPE CYREG_PICU2_INTTYPE1
#define MOSI_1__0__MASK 0x02u
#define MOSI_1__0__PC CYREG_PRT2_PC1
#define MOSI_1__0__PORT 2u
#define MOSI_1__0__SHIFT 1u
#define MOSI_1__AG CYREG_PRT2_AG
#define MOSI_1__AMUX CYREG_PRT2_AMUX
#define MOSI_1__BIE CYREG_PRT2_BIE
#define MOSI_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define MOSI_1__BYP CYREG_PRT2_BYP
#define MOSI_1__CTL CYREG_PRT2_CTL
#define MOSI_1__DM0 CYREG_PRT2_DM0
#define MOSI_1__DM1 CYREG_PRT2_DM1
#define MOSI_1__DM2 CYREG_PRT2_DM2
#define MOSI_1__DR CYREG_PRT2_DR
#define MOSI_1__INP_DIS CYREG_PRT2_INP_DIS
#define MOSI_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define MOSI_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define MOSI_1__LCD_EN CYREG_PRT2_LCD_EN
#define MOSI_1__MASK 0x02u
#define MOSI_1__PORT 2u
#define MOSI_1__PRT CYREG_PRT2_PRT
#define MOSI_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define MOSI_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define MOSI_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define MOSI_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define MOSI_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define MOSI_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define MOSI_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define MOSI_1__PS CYREG_PRT2_PS
#define MOSI_1__SHIFT 1u
#define MOSI_1__SLW CYREG_PRT2_SLW

/* SCLK_1 */
#define SCLK_1__0__INTTYPE CYREG_PICU2_INTTYPE0
#define SCLK_1__0__MASK 0x01u
#define SCLK_1__0__PC CYREG_PRT2_PC0
#define SCLK_1__0__PORT 2u
#define SCLK_1__0__SHIFT 0u
#define SCLK_1__AG CYREG_PRT2_AG
#define SCLK_1__AMUX CYREG_PRT2_AMUX
#define SCLK_1__BIE CYREG_PRT2_BIE
#define SCLK_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define SCLK_1__BYP CYREG_PRT2_BYP
#define SCLK_1__CTL CYREG_PRT2_CTL
#define SCLK_1__DM0 CYREG_PRT2_DM0
#define SCLK_1__DM1 CYREG_PRT2_DM1
#define SCLK_1__DM2 CYREG_PRT2_DM2
#define SCLK_1__DR CYREG_PRT2_DR
#define SCLK_1__INP_DIS CYREG_PRT2_INP_DIS
#define SCLK_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SCLK_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SCLK_1__LCD_EN CYREG_PRT2_LCD_EN
#define SCLK_1__MASK 0x01u
#define SCLK_1__PORT 2u
#define SCLK_1__PRT CYREG_PRT2_PRT
#define SCLK_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SCLK_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SCLK_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SCLK_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SCLK_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SCLK_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SCLK_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SCLK_1__PS CYREG_PRT2_PS
#define SCLK_1__SHIFT 0u
#define SCLK_1__SLW CYREG_PRT2_SLW

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x00u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x01u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x01u

/* I2S_one */
#define I2S_one__0__INTTYPE CYREG_PICU12_INTTYPE2
#define I2S_one__0__MASK 0x04u
#define I2S_one__0__PC CYREG_PRT12_PC2
#define I2S_one__0__PORT 12u
#define I2S_one__0__SHIFT 2u
#define I2S_one__1__INTTYPE CYREG_PICU12_INTTYPE3
#define I2S_one__1__MASK 0x08u
#define I2S_one__1__PC CYREG_PRT12_PC3
#define I2S_one__1__PORT 12u
#define I2S_one__1__SHIFT 3u
#define I2S_one__AG CYREG_PRT12_AG
#define I2S_one__BIE CYREG_PRT12_BIE
#define I2S_one__BIT_MASK CYREG_PRT12_BIT_MASK
#define I2S_one__BYP CYREG_PRT12_BYP
#define I2S_one__DM0 CYREG_PRT12_DM0
#define I2S_one__DM1 CYREG_PRT12_DM1
#define I2S_one__DM2 CYREG_PRT12_DM2
#define I2S_one__DR CYREG_PRT12_DR
#define I2S_one__INP_DIS CYREG_PRT12_INP_DIS
#define I2S_one__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define I2S_one__MASK 0x0Cu
#define I2S_one__PORT 12u
#define I2S_one__PRT CYREG_PRT12_PRT
#define I2S_one__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define I2S_one__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define I2S_one__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define I2S_one__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define I2S_one__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define I2S_one__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define I2S_one__PS CYREG_PRT12_PS
#define I2S_one__SCK__INTTYPE CYREG_PICU12_INTTYPE2
#define I2S_one__SCK__MASK 0x04u
#define I2S_one__SCK__PC CYREG_PRT12_PC2
#define I2S_one__SCK__PORT 12u
#define I2S_one__SCK__SHIFT 2u
#define I2S_one__SHIFT 2u
#define I2S_one__SIO_CFG CYREG_PRT12_SIO_CFG
#define I2S_one__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define I2S_one__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define I2S_one__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define I2S_one__SLW CYREG_PRT12_SLW
#define I2S_one__WS__INTTYPE CYREG_PICU12_INTTYPE3
#define I2S_one__WS__MASK 0x08u
#define I2S_one__WS__PC CYREG_PRT12_PC3
#define I2S_one__WS__PORT 12u
#define I2S_one__WS__SHIFT 3u

/* I2Sfive */
#define I2Sfive_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define I2Sfive_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define I2Sfive_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define I2Sfive_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define I2Sfive_bI2S_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define I2Sfive_bI2S_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define I2Sfive_bI2S_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define I2Sfive_bI2S_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define I2Sfive_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define I2Sfive_bI2S_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define I2Sfive_bI2S_BitCounter__CONTROL_REG CYREG_B0_UDB06_CTL
#define I2Sfive_bI2S_BitCounter__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define I2Sfive_bI2S_BitCounter__COUNT_REG CYREG_B0_UDB06_CTL
#define I2Sfive_bI2S_BitCounter__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define I2Sfive_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define I2Sfive_bI2S_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define I2Sfive_bI2S_BitCounter__PERIOD_REG CYREG_B0_UDB06_MSK
#define I2Sfive_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define I2Sfive_bI2S_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define I2Sfive_bI2S_BitCounter_ST__MASK_REG CYREG_B0_UDB06_MSK
#define I2Sfive_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define I2Sfive_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define I2Sfive_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define I2Sfive_bI2S_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define I2Sfive_bI2S_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define I2Sfive_bI2S_BitCounter_ST__STATUS_REG CYREG_B0_UDB06_ST
#define I2Sfive_bI2S_CtlReg__1__MASK 0x02u
#define I2Sfive_bI2S_CtlReg__1__POS 1
#define I2Sfive_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define I2Sfive_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define I2Sfive_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define I2Sfive_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define I2Sfive_bI2S_CtlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define I2Sfive_bI2S_CtlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define I2Sfive_bI2S_CtlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define I2Sfive_bI2S_CtlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define I2Sfive_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define I2Sfive_bI2S_CtlReg__2__MASK 0x04u
#define I2Sfive_bI2S_CtlReg__2__POS 2
#define I2Sfive_bI2S_CtlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define I2Sfive_bI2S_CtlReg__CONTROL_REG CYREG_B0_UDB07_CTL
#define I2Sfive_bI2S_CtlReg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define I2Sfive_bI2S_CtlReg__COUNT_REG CYREG_B0_UDB07_CTL
#define I2Sfive_bI2S_CtlReg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define I2Sfive_bI2S_CtlReg__MASK 0x06u
#define I2Sfive_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define I2Sfive_bI2S_CtlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define I2Sfive_bI2S_CtlReg__PERIOD_REG CYREG_B0_UDB07_MSK
#define I2Sfive_bI2S_Rx_CH_0__dpRx_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define I2Sfive_bI2S_Rx_CH_0__dpRx_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define I2Sfive_bI2S_Rx_CH_0__dpRx_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define I2Sfive_bI2S_Rx_CH_0__dpRx_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define I2Sfive_bI2S_Rx_CH_0__dpRx_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define I2Sfive_bI2S_Rx_CH_0__dpRx_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define I2Sfive_bI2S_Rx_CH_0__dpRx_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define I2Sfive_bI2S_Rx_CH_0__dpRx_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define I2Sfive_bI2S_Rx_CH_0__dpRx_u0__A0_REG CYREG_B1_UDB07_A0
#define I2Sfive_bI2S_Rx_CH_0__dpRx_u0__A1_REG CYREG_B1_UDB07_A1
#define I2Sfive_bI2S_Rx_CH_0__dpRx_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define I2Sfive_bI2S_Rx_CH_0__dpRx_u0__D0_REG CYREG_B1_UDB07_D0
#define I2Sfive_bI2S_Rx_CH_0__dpRx_u0__D1_REG CYREG_B1_UDB07_D1
#define I2Sfive_bI2S_Rx_CH_0__dpRx_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define I2Sfive_bI2S_Rx_CH_0__dpRx_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define I2Sfive_bI2S_Rx_CH_0__dpRx_u0__F0_REG CYREG_B1_UDB07_F0
#define I2Sfive_bI2S_Rx_CH_0__dpRx_u0__F1_REG CYREG_B1_UDB07_F1
#define I2Sfive_bI2S_Rx_STS_0__Sts__0__MASK 0x01u
#define I2Sfive_bI2S_Rx_STS_0__Sts__0__POS 0
#define I2Sfive_bI2S_Rx_STS_0__Sts__1__MASK 0x02u
#define I2Sfive_bI2S_Rx_STS_0__Sts__1__POS 1
#define I2Sfive_bI2S_Rx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define I2Sfive_bI2S_Rx_STS_0__Sts__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define I2Sfive_bI2S_Rx_STS_0__Sts__MASK 0x03u
#define I2Sfive_bI2S_Rx_STS_0__Sts__MASK_REG CYREG_B0_UDB07_MSK
#define I2Sfive_bI2S_Rx_STS_0__Sts__MASK_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define I2Sfive_bI2S_Rx_STS_0__Sts__PER_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define I2Sfive_bI2S_Rx_STS_0__Sts__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define I2Sfive_bI2S_Rx_STS_0__Sts__STATUS_CNT_REG CYREG_B0_UDB07_ST_CTL
#define I2Sfive_bI2S_Rx_STS_0__Sts__STATUS_CONTROL_REG CYREG_B0_UDB07_ST_CTL
#define I2Sfive_bI2S_Rx_STS_0__Sts__STATUS_REG CYREG_B0_UDB07_ST

/* I2Sfour */
#define I2Sfour_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define I2Sfour_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define I2Sfour_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define I2Sfour_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define I2Sfour_bI2S_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define I2Sfour_bI2S_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define I2Sfour_bI2S_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define I2Sfour_bI2S_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define I2Sfour_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define I2Sfour_bI2S_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define I2Sfour_bI2S_BitCounter__CONTROL_REG CYREG_B1_UDB05_CTL
#define I2Sfour_bI2S_BitCounter__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define I2Sfour_bI2S_BitCounter__COUNT_REG CYREG_B1_UDB05_CTL
#define I2Sfour_bI2S_BitCounter__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define I2Sfour_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define I2Sfour_bI2S_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define I2Sfour_bI2S_BitCounter__PERIOD_REG CYREG_B1_UDB05_MSK
#define I2Sfour_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define I2Sfour_bI2S_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define I2Sfour_bI2S_BitCounter_ST__MASK_REG CYREG_B1_UDB05_MSK
#define I2Sfour_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define I2Sfour_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define I2Sfour_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define I2Sfour_bI2S_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define I2Sfour_bI2S_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define I2Sfour_bI2S_BitCounter_ST__STATUS_REG CYREG_B1_UDB05_ST
#define I2Sfour_bI2S_CtlReg__1__MASK 0x02u
#define I2Sfour_bI2S_CtlReg__1__POS 1
#define I2Sfour_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define I2Sfour_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define I2Sfour_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define I2Sfour_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define I2Sfour_bI2S_CtlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define I2Sfour_bI2S_CtlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define I2Sfour_bI2S_CtlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define I2Sfour_bI2S_CtlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define I2Sfour_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define I2Sfour_bI2S_CtlReg__2__MASK 0x04u
#define I2Sfour_bI2S_CtlReg__2__POS 2
#define I2Sfour_bI2S_CtlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define I2Sfour_bI2S_CtlReg__CONTROL_REG CYREG_B1_UDB06_CTL
#define I2Sfour_bI2S_CtlReg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define I2Sfour_bI2S_CtlReg__COUNT_REG CYREG_B1_UDB06_CTL
#define I2Sfour_bI2S_CtlReg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define I2Sfour_bI2S_CtlReg__MASK 0x06u
#define I2Sfour_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define I2Sfour_bI2S_CtlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define I2Sfour_bI2S_CtlReg__PERIOD_REG CYREG_B1_UDB06_MSK
#define I2Sfour_bI2S_Rx_CH_0__dpRx_u0__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define I2Sfour_bI2S_Rx_CH_0__dpRx_u0__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define I2Sfour_bI2S_Rx_CH_0__dpRx_u0__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define I2Sfour_bI2S_Rx_CH_0__dpRx_u0__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define I2Sfour_bI2S_Rx_CH_0__dpRx_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define I2Sfour_bI2S_Rx_CH_0__dpRx_u0__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define I2Sfour_bI2S_Rx_CH_0__dpRx_u0__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define I2Sfour_bI2S_Rx_CH_0__dpRx_u0__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define I2Sfour_bI2S_Rx_CH_0__dpRx_u0__A0_REG CYREG_B1_UDB05_A0
#define I2Sfour_bI2S_Rx_CH_0__dpRx_u0__A1_REG CYREG_B1_UDB05_A1
#define I2Sfour_bI2S_Rx_CH_0__dpRx_u0__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define I2Sfour_bI2S_Rx_CH_0__dpRx_u0__D0_REG CYREG_B1_UDB05_D0
#define I2Sfour_bI2S_Rx_CH_0__dpRx_u0__D1_REG CYREG_B1_UDB05_D1
#define I2Sfour_bI2S_Rx_CH_0__dpRx_u0__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define I2Sfour_bI2S_Rx_CH_0__dpRx_u0__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define I2Sfour_bI2S_Rx_CH_0__dpRx_u0__F0_REG CYREG_B1_UDB05_F0
#define I2Sfour_bI2S_Rx_CH_0__dpRx_u0__F1_REG CYREG_B1_UDB05_F1
#define I2Sfour_bI2S_Rx_CH_0__dpRx_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define I2Sfour_bI2S_Rx_CH_0__dpRx_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define I2Sfour_bI2S_Rx_STS_0__Sts__0__MASK 0x01u
#define I2Sfour_bI2S_Rx_STS_0__Sts__0__POS 0
#define I2Sfour_bI2S_Rx_STS_0__Sts__1__MASK 0x02u
#define I2Sfour_bI2S_Rx_STS_0__Sts__1__POS 1
#define I2Sfour_bI2S_Rx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define I2Sfour_bI2S_Rx_STS_0__Sts__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define I2Sfour_bI2S_Rx_STS_0__Sts__MASK 0x03u
#define I2Sfour_bI2S_Rx_STS_0__Sts__MASK_REG CYREG_B1_UDB06_MSK
#define I2Sfour_bI2S_Rx_STS_0__Sts__MASK_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define I2Sfour_bI2S_Rx_STS_0__Sts__PER_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define I2Sfour_bI2S_Rx_STS_0__Sts__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define I2Sfour_bI2S_Rx_STS_0__Sts__STATUS_CNT_REG CYREG_B1_UDB06_ST_CTL
#define I2Sfour_bI2S_Rx_STS_0__Sts__STATUS_CONTROL_REG CYREG_B1_UDB06_ST_CTL
#define I2Sfour_bI2S_Rx_STS_0__Sts__STATUS_REG CYREG_B1_UDB06_ST

/* I2Seight */
#define I2Seight_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define I2Seight_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define I2Seight_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define I2Seight_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define I2Seight_bI2S_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define I2Seight_bI2S_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define I2Seight_bI2S_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define I2Seight_bI2S_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define I2Seight_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define I2Seight_bI2S_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define I2Seight_bI2S_BitCounter__CONTROL_REG CYREG_B0_UDB05_CTL
#define I2Seight_bI2S_BitCounter__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define I2Seight_bI2S_BitCounter__COUNT_REG CYREG_B0_UDB05_CTL
#define I2Seight_bI2S_BitCounter__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define I2Seight_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define I2Seight_bI2S_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define I2Seight_bI2S_BitCounter__PERIOD_REG CYREG_B0_UDB05_MSK
#define I2Seight_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define I2Seight_bI2S_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define I2Seight_bI2S_BitCounter_ST__MASK_REG CYREG_B0_UDB05_MSK
#define I2Seight_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define I2Seight_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define I2Seight_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define I2Seight_bI2S_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define I2Seight_bI2S_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define I2Seight_bI2S_BitCounter_ST__STATUS_REG CYREG_B0_UDB05_ST
#define I2Seight_bI2S_CtlReg__1__MASK 0x02u
#define I2Seight_bI2S_CtlReg__1__POS 1
#define I2Seight_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define I2Seight_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define I2Seight_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define I2Seight_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define I2Seight_bI2S_CtlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define I2Seight_bI2S_CtlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define I2Seight_bI2S_CtlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define I2Seight_bI2S_CtlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define I2Seight_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define I2Seight_bI2S_CtlReg__2__MASK 0x04u
#define I2Seight_bI2S_CtlReg__2__POS 2
#define I2Seight_bI2S_CtlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define I2Seight_bI2S_CtlReg__CONTROL_REG CYREG_B0_UDB01_CTL
#define I2Seight_bI2S_CtlReg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define I2Seight_bI2S_CtlReg__COUNT_REG CYREG_B0_UDB01_CTL
#define I2Seight_bI2S_CtlReg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define I2Seight_bI2S_CtlReg__MASK 0x06u
#define I2Seight_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define I2Seight_bI2S_CtlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define I2Seight_bI2S_CtlReg__PERIOD_REG CYREG_B0_UDB01_MSK
#define I2Seight_bI2S_Rx_CH_0__dpRx_u0__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define I2Seight_bI2S_Rx_CH_0__dpRx_u0__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define I2Seight_bI2S_Rx_CH_0__dpRx_u0__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define I2Seight_bI2S_Rx_CH_0__dpRx_u0__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define I2Seight_bI2S_Rx_CH_0__dpRx_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define I2Seight_bI2S_Rx_CH_0__dpRx_u0__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define I2Seight_bI2S_Rx_CH_0__dpRx_u0__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define I2Seight_bI2S_Rx_CH_0__dpRx_u0__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define I2Seight_bI2S_Rx_CH_0__dpRx_u0__A0_REG CYREG_B0_UDB01_A0
#define I2Seight_bI2S_Rx_CH_0__dpRx_u0__A1_REG CYREG_B0_UDB01_A1
#define I2Seight_bI2S_Rx_CH_0__dpRx_u0__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define I2Seight_bI2S_Rx_CH_0__dpRx_u0__D0_REG CYREG_B0_UDB01_D0
#define I2Seight_bI2S_Rx_CH_0__dpRx_u0__D1_REG CYREG_B0_UDB01_D1
#define I2Seight_bI2S_Rx_CH_0__dpRx_u0__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define I2Seight_bI2S_Rx_CH_0__dpRx_u0__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define I2Seight_bI2S_Rx_CH_0__dpRx_u0__F0_REG CYREG_B0_UDB01_F0
#define I2Seight_bI2S_Rx_CH_0__dpRx_u0__F1_REG CYREG_B0_UDB01_F1
#define I2Seight_bI2S_Rx_CH_0__dpRx_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define I2Seight_bI2S_Rx_CH_0__dpRx_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define I2Seight_bI2S_Rx_STS_0__Sts__0__MASK 0x01u
#define I2Seight_bI2S_Rx_STS_0__Sts__0__POS 0
#define I2Seight_bI2S_Rx_STS_0__Sts__1__MASK 0x02u
#define I2Seight_bI2S_Rx_STS_0__Sts__1__POS 1
#define I2Seight_bI2S_Rx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define I2Seight_bI2S_Rx_STS_0__Sts__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define I2Seight_bI2S_Rx_STS_0__Sts__MASK 0x03u
#define I2Seight_bI2S_Rx_STS_0__Sts__MASK_REG CYREG_B0_UDB01_MSK
#define I2Seight_bI2S_Rx_STS_0__Sts__MASK_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define I2Seight_bI2S_Rx_STS_0__Sts__PER_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define I2Seight_bI2S_Rx_STS_0__Sts__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define I2Seight_bI2S_Rx_STS_0__Sts__STATUS_CNT_REG CYREG_B0_UDB01_ST_CTL
#define I2Seight_bI2S_Rx_STS_0__Sts__STATUS_CONTROL_REG CYREG_B0_UDB01_ST_CTL
#define I2Seight_bI2S_Rx_STS_0__Sts__STATUS_REG CYREG_B0_UDB01_ST

/* I2Sseven */
#define I2Sseven_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define I2Sseven_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define I2Sseven_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define I2Sseven_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define I2Sseven_bI2S_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define I2Sseven_bI2S_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define I2Sseven_bI2S_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define I2Sseven_bI2S_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define I2Sseven_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define I2Sseven_bI2S_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define I2Sseven_bI2S_BitCounter__CONTROL_REG CYREG_B0_UDB03_CTL
#define I2Sseven_bI2S_BitCounter__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define I2Sseven_bI2S_BitCounter__COUNT_REG CYREG_B0_UDB03_CTL
#define I2Sseven_bI2S_BitCounter__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define I2Sseven_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define I2Sseven_bI2S_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define I2Sseven_bI2S_BitCounter__PERIOD_REG CYREG_B0_UDB03_MSK
#define I2Sseven_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define I2Sseven_bI2S_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define I2Sseven_bI2S_BitCounter_ST__MASK_REG CYREG_B0_UDB03_MSK
#define I2Sseven_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define I2Sseven_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define I2Sseven_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define I2Sseven_bI2S_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define I2Sseven_bI2S_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define I2Sseven_bI2S_BitCounter_ST__STATUS_REG CYREG_B0_UDB03_ST
#define I2Sseven_bI2S_CtlReg__1__MASK 0x02u
#define I2Sseven_bI2S_CtlReg__1__POS 1
#define I2Sseven_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define I2Sseven_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define I2Sseven_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define I2Sseven_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define I2Sseven_bI2S_CtlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define I2Sseven_bI2S_CtlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define I2Sseven_bI2S_CtlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define I2Sseven_bI2S_CtlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define I2Sseven_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define I2Sseven_bI2S_CtlReg__2__MASK 0x04u
#define I2Sseven_bI2S_CtlReg__2__POS 2
#define I2Sseven_bI2S_CtlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define I2Sseven_bI2S_CtlReg__CONTROL_REG CYREG_B0_UDB04_CTL
#define I2Sseven_bI2S_CtlReg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define I2Sseven_bI2S_CtlReg__COUNT_REG CYREG_B0_UDB04_CTL
#define I2Sseven_bI2S_CtlReg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define I2Sseven_bI2S_CtlReg__MASK 0x06u
#define I2Sseven_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define I2Sseven_bI2S_CtlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define I2Sseven_bI2S_CtlReg__PERIOD_REG CYREG_B0_UDB04_MSK
#define I2Sseven_bI2S_Rx_CH_0__dpRx_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define I2Sseven_bI2S_Rx_CH_0__dpRx_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define I2Sseven_bI2S_Rx_CH_0__dpRx_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define I2Sseven_bI2S_Rx_CH_0__dpRx_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define I2Sseven_bI2S_Rx_CH_0__dpRx_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define I2Sseven_bI2S_Rx_CH_0__dpRx_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define I2Sseven_bI2S_Rx_CH_0__dpRx_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define I2Sseven_bI2S_Rx_CH_0__dpRx_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define I2Sseven_bI2S_Rx_CH_0__dpRx_u0__A0_REG CYREG_B0_UDB03_A0
#define I2Sseven_bI2S_Rx_CH_0__dpRx_u0__A1_REG CYREG_B0_UDB03_A1
#define I2Sseven_bI2S_Rx_CH_0__dpRx_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define I2Sseven_bI2S_Rx_CH_0__dpRx_u0__D0_REG CYREG_B0_UDB03_D0
#define I2Sseven_bI2S_Rx_CH_0__dpRx_u0__D1_REG CYREG_B0_UDB03_D1
#define I2Sseven_bI2S_Rx_CH_0__dpRx_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define I2Sseven_bI2S_Rx_CH_0__dpRx_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define I2Sseven_bI2S_Rx_CH_0__dpRx_u0__F0_REG CYREG_B0_UDB03_F0
#define I2Sseven_bI2S_Rx_CH_0__dpRx_u0__F1_REG CYREG_B0_UDB03_F1
#define I2Sseven_bI2S_Rx_CH_0__dpRx_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define I2Sseven_bI2S_Rx_CH_0__dpRx_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define I2Sseven_bI2S_Rx_STS_0__Sts__0__MASK 0x01u
#define I2Sseven_bI2S_Rx_STS_0__Sts__0__POS 0
#define I2Sseven_bI2S_Rx_STS_0__Sts__1__MASK 0x02u
#define I2Sseven_bI2S_Rx_STS_0__Sts__1__POS 1
#define I2Sseven_bI2S_Rx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define I2Sseven_bI2S_Rx_STS_0__Sts__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define I2Sseven_bI2S_Rx_STS_0__Sts__MASK 0x03u
#define I2Sseven_bI2S_Rx_STS_0__Sts__MASK_REG CYREG_B0_UDB04_MSK
#define I2Sseven_bI2S_Rx_STS_0__Sts__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define I2Sseven_bI2S_Rx_STS_0__Sts__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define I2Sseven_bI2S_Rx_STS_0__Sts__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define I2Sseven_bI2S_Rx_STS_0__Sts__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define I2Sseven_bI2S_Rx_STS_0__Sts__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define I2Sseven_bI2S_Rx_STS_0__Sts__STATUS_REG CYREG_B0_UDB04_ST

/* I2Sthree */
#define I2Sthree_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define I2Sthree_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define I2Sthree_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define I2Sthree_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define I2Sthree_bI2S_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define I2Sthree_bI2S_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define I2Sthree_bI2S_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define I2Sthree_bI2S_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define I2Sthree_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define I2Sthree_bI2S_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define I2Sthree_bI2S_BitCounter__CONTROL_REG CYREG_B0_UDB08_CTL
#define I2Sthree_bI2S_BitCounter__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define I2Sthree_bI2S_BitCounter__COUNT_REG CYREG_B0_UDB08_CTL
#define I2Sthree_bI2S_BitCounter__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define I2Sthree_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define I2Sthree_bI2S_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define I2Sthree_bI2S_BitCounter__PERIOD_REG CYREG_B0_UDB08_MSK
#define I2Sthree_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define I2Sthree_bI2S_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define I2Sthree_bI2S_BitCounter_ST__MASK_REG CYREG_B0_UDB08_MSK
#define I2Sthree_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define I2Sthree_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define I2Sthree_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define I2Sthree_bI2S_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define I2Sthree_bI2S_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define I2Sthree_bI2S_BitCounter_ST__STATUS_REG CYREG_B0_UDB08_ST
#define I2Sthree_bI2S_CtlReg__1__MASK 0x02u
#define I2Sthree_bI2S_CtlReg__1__POS 1
#define I2Sthree_bI2S_CtlReg__2__MASK 0x04u
#define I2Sthree_bI2S_CtlReg__2__POS 2
#define I2Sthree_bI2S_CtlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define I2Sthree_bI2S_CtlReg__CONTROL_REG CYREG_B0_UDB15_CTL
#define I2Sthree_bI2S_CtlReg__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define I2Sthree_bI2S_CtlReg__COUNT_REG CYREG_B0_UDB15_CTL
#define I2Sthree_bI2S_CtlReg__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define I2Sthree_bI2S_CtlReg__MASK 0x06u
#define I2Sthree_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define I2Sthree_bI2S_CtlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define I2Sthree_bI2S_CtlReg__PERIOD_REG CYREG_B0_UDB15_MSK
#define I2Sthree_bI2S_Rx_CH_0__dpRx_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define I2Sthree_bI2S_Rx_CH_0__dpRx_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define I2Sthree_bI2S_Rx_CH_0__dpRx_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define I2Sthree_bI2S_Rx_CH_0__dpRx_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define I2Sthree_bI2S_Rx_CH_0__dpRx_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define I2Sthree_bI2S_Rx_CH_0__dpRx_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define I2Sthree_bI2S_Rx_CH_0__dpRx_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define I2Sthree_bI2S_Rx_CH_0__dpRx_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define I2Sthree_bI2S_Rx_CH_0__dpRx_u0__A0_REG CYREG_B0_UDB09_A0
#define I2Sthree_bI2S_Rx_CH_0__dpRx_u0__A1_REG CYREG_B0_UDB09_A1
#define I2Sthree_bI2S_Rx_CH_0__dpRx_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define I2Sthree_bI2S_Rx_CH_0__dpRx_u0__D0_REG CYREG_B0_UDB09_D0
#define I2Sthree_bI2S_Rx_CH_0__dpRx_u0__D1_REG CYREG_B0_UDB09_D1
#define I2Sthree_bI2S_Rx_CH_0__dpRx_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define I2Sthree_bI2S_Rx_CH_0__dpRx_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define I2Sthree_bI2S_Rx_CH_0__dpRx_u0__F0_REG CYREG_B0_UDB09_F0
#define I2Sthree_bI2S_Rx_CH_0__dpRx_u0__F1_REG CYREG_B0_UDB09_F1
#define I2Sthree_bI2S_Rx_STS_0__Sts__0__MASK 0x01u
#define I2Sthree_bI2S_Rx_STS_0__Sts__0__POS 0
#define I2Sthree_bI2S_Rx_STS_0__Sts__1__MASK 0x02u
#define I2Sthree_bI2S_Rx_STS_0__Sts__1__POS 1
#define I2Sthree_bI2S_Rx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define I2Sthree_bI2S_Rx_STS_0__Sts__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define I2Sthree_bI2S_Rx_STS_0__Sts__MASK 0x03u
#define I2Sthree_bI2S_Rx_STS_0__Sts__MASK_REG CYREG_B0_UDB09_MSK
#define I2Sthree_bI2S_Rx_STS_0__Sts__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define I2Sthree_bI2S_Rx_STS_0__Sts__STATUS_REG CYREG_B0_UDB09_ST

/* I2S_Clock */
#define I2S_Clock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define I2S_Clock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define I2S_Clock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define I2S_Clock__CFG2_SRC_SEL_MASK 0x07u
#define I2S_Clock__INDEX 0x01u
#define I2S_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define I2S_Clock__PM_ACT_MSK 0x02u
#define I2S_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define I2S_Clock__PM_STBY_MSK 0x02u

/* DmaI2S_one */
#define DmaI2S_one__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define DmaI2S_one__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define DmaI2S_one__INTC_MASK 0x08u
#define DmaI2S_one__INTC_NUMBER 3u
#define DmaI2S_one__INTC_PRIOR_NUM 7u
#define DmaI2S_one__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define DmaI2S_one__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define DmaI2S_one__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* DmaI2S_six */
#define DmaI2S_six__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define DmaI2S_six__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define DmaI2S_six__INTC_MASK 0x20u
#define DmaI2S_six__INTC_NUMBER 5u
#define DmaI2S_six__INTC_PRIOR_NUM 7u
#define DmaI2S_six__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define DmaI2S_six__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define DmaI2S_six__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* DmaI2S_two */
#define DmaI2S_two__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define DmaI2S_two__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define DmaI2S_two__INTC_MASK 0x80u
#define DmaI2S_two__INTC_NUMBER 7u
#define DmaI2S_two__INTC_PRIOR_NUM 7u
#define DmaI2S_two__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define DmaI2S_two__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define DmaI2S_two__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* I2S_six_ws */
#define I2S_six_ws__0__INTTYPE CYREG_PICU12_INTTYPE7
#define I2S_six_ws__0__MASK 0x80u
#define I2S_six_ws__0__PC CYREG_PRT12_PC7
#define I2S_six_ws__0__PORT 12u
#define I2S_six_ws__0__SHIFT 7u
#define I2S_six_ws__AG CYREG_PRT12_AG
#define I2S_six_ws__BIE CYREG_PRT12_BIE
#define I2S_six_ws__BIT_MASK CYREG_PRT12_BIT_MASK
#define I2S_six_ws__BYP CYREG_PRT12_BYP
#define I2S_six_ws__DM0 CYREG_PRT12_DM0
#define I2S_six_ws__DM1 CYREG_PRT12_DM1
#define I2S_six_ws__DM2 CYREG_PRT12_DM2
#define I2S_six_ws__DR CYREG_PRT12_DR
#define I2S_six_ws__INP_DIS CYREG_PRT12_INP_DIS
#define I2S_six_ws__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define I2S_six_ws__MASK 0x80u
#define I2S_six_ws__PORT 12u
#define I2S_six_ws__PRT CYREG_PRT12_PRT
#define I2S_six_ws__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define I2S_six_ws__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define I2S_six_ws__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define I2S_six_ws__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define I2S_six_ws__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define I2S_six_ws__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define I2S_six_ws__PS CYREG_PRT12_PS
#define I2S_six_ws__SCK__INTTYPE CYREG_PICU12_INTTYPE7
#define I2S_six_ws__SCK__MASK 0x80u
#define I2S_six_ws__SCK__PC CYREG_PRT12_PC7
#define I2S_six_ws__SCK__PORT 12u
#define I2S_six_ws__SCK__SHIFT 7u
#define I2S_six_ws__SHIFT 7u
#define I2S_six_ws__SIO_CFG CYREG_PRT12_SIO_CFG
#define I2S_six_ws__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define I2S_six_ws__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define I2S_six_ws__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define I2S_six_ws__SLW CYREG_PRT12_SLW

/* I2S_two_ws */
#define I2S_two_ws__0__INTTYPE CYREG_PICU3_INTTYPE1
#define I2S_two_ws__0__MASK 0x02u
#define I2S_two_ws__0__PC CYREG_PRT3_PC1
#define I2S_two_ws__0__PORT 3u
#define I2S_two_ws__0__SHIFT 1u
#define I2S_two_ws__AG CYREG_PRT3_AG
#define I2S_two_ws__AMUX CYREG_PRT3_AMUX
#define I2S_two_ws__BIE CYREG_PRT3_BIE
#define I2S_two_ws__BIT_MASK CYREG_PRT3_BIT_MASK
#define I2S_two_ws__BYP CYREG_PRT3_BYP
#define I2S_two_ws__CTL CYREG_PRT3_CTL
#define I2S_two_ws__DM0 CYREG_PRT3_DM0
#define I2S_two_ws__DM1 CYREG_PRT3_DM1
#define I2S_two_ws__DM2 CYREG_PRT3_DM2
#define I2S_two_ws__DR CYREG_PRT3_DR
#define I2S_two_ws__INP_DIS CYREG_PRT3_INP_DIS
#define I2S_two_ws__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define I2S_two_ws__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define I2S_two_ws__LCD_EN CYREG_PRT3_LCD_EN
#define I2S_two_ws__MASK 0x02u
#define I2S_two_ws__PORT 3u
#define I2S_two_ws__PRT CYREG_PRT3_PRT
#define I2S_two_ws__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define I2S_two_ws__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define I2S_two_ws__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define I2S_two_ws__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define I2S_two_ws__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define I2S_two_ws__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define I2S_two_ws__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define I2S_two_ws__PS CYREG_PRT3_PS
#define I2S_two_ws__SCK__INTTYPE CYREG_PICU3_INTTYPE1
#define I2S_two_ws__SCK__MASK 0x02u
#define I2S_two_ws__SCK__PC CYREG_PRT3_PC1
#define I2S_two_ws__SCK__PORT 3u
#define I2S_two_ws__SCK__SHIFT 1u
#define I2S_two_ws__SHIFT 1u
#define I2S_two_ws__SLW CYREG_PRT3_SLW

/* DmaI2S_five */
#define DmaI2S_five__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define DmaI2S_five__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define DmaI2S_five__INTC_MASK 0x02u
#define DmaI2S_five__INTC_NUMBER 1u
#define DmaI2S_five__INTC_PRIOR_NUM 7u
#define DmaI2S_five__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define DmaI2S_five__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define DmaI2S_five__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* DmaI2S_four */
#define DmaI2S_four__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define DmaI2S_four__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define DmaI2S_four__INTC_MASK 0x04u
#define DmaI2S_four__INTC_NUMBER 2u
#define DmaI2S_four__INTC_PRIOR_NUM 7u
#define DmaI2S_four__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define DmaI2S_four__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define DmaI2S_four__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* I2S_DMA_one */
#define I2S_DMA_one__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define I2S_DMA_one__DRQ_NUMBER 3u
#define I2S_DMA_one__NUMBEROF_TDS 0u
#define I2S_DMA_one__PRIORITY 2u
#define I2S_DMA_one__TERMIN_EN 0u
#define I2S_DMA_one__TERMIN_SEL 0u
#define I2S_DMA_one__TERMOUT0_EN 1u
#define I2S_DMA_one__TERMOUT0_SEL 3u
#define I2S_DMA_one__TERMOUT1_EN 0u
#define I2S_DMA_one__TERMOUT1_SEL 0u

/* I2S_DMA_six */
#define I2S_DMA_six__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define I2S_DMA_six__DRQ_NUMBER 5u
#define I2S_DMA_six__NUMBEROF_TDS 0u
#define I2S_DMA_six__PRIORITY 2u
#define I2S_DMA_six__TERMIN_EN 0u
#define I2S_DMA_six__TERMIN_SEL 0u
#define I2S_DMA_six__TERMOUT0_EN 1u
#define I2S_DMA_six__TERMOUT0_SEL 5u
#define I2S_DMA_six__TERMOUT1_EN 0u
#define I2S_DMA_six__TERMOUT1_SEL 0u

/* I2S_DMA_two */
#define I2S_DMA_two__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define I2S_DMA_two__DRQ_NUMBER 7u
#define I2S_DMA_two__NUMBEROF_TDS 0u
#define I2S_DMA_two__PRIORITY 2u
#define I2S_DMA_two__TERMIN_EN 0u
#define I2S_DMA_two__TERMIN_SEL 0u
#define I2S_DMA_two__TERMOUT0_EN 1u
#define I2S_DMA_two__TERMOUT0_SEL 7u
#define I2S_DMA_two__TERMOUT1_EN 0u
#define I2S_DMA_two__TERMOUT1_SEL 0u

/* I2S_SDI_one */
#define I2S_SDI_one__0__INTTYPE CYREG_PICU12_INTTYPE1
#define I2S_SDI_one__0__MASK 0x02u
#define I2S_SDI_one__0__PC CYREG_PRT12_PC1
#define I2S_SDI_one__0__PORT 12u
#define I2S_SDI_one__0__SHIFT 1u
#define I2S_SDI_one__AG CYREG_PRT12_AG
#define I2S_SDI_one__BIE CYREG_PRT12_BIE
#define I2S_SDI_one__BIT_MASK CYREG_PRT12_BIT_MASK
#define I2S_SDI_one__BYP CYREG_PRT12_BYP
#define I2S_SDI_one__DM0 CYREG_PRT12_DM0
#define I2S_SDI_one__DM1 CYREG_PRT12_DM1
#define I2S_SDI_one__DM2 CYREG_PRT12_DM2
#define I2S_SDI_one__DR CYREG_PRT12_DR
#define I2S_SDI_one__INP_DIS CYREG_PRT12_INP_DIS
#define I2S_SDI_one__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define I2S_SDI_one__MASK 0x02u
#define I2S_SDI_one__PORT 12u
#define I2S_SDI_one__PRT CYREG_PRT12_PRT
#define I2S_SDI_one__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define I2S_SDI_one__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define I2S_SDI_one__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define I2S_SDI_one__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define I2S_SDI_one__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define I2S_SDI_one__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define I2S_SDI_one__PS CYREG_PRT12_PS
#define I2S_SDI_one__SHIFT 1u
#define I2S_SDI_one__SIO_CFG CYREG_PRT12_SIO_CFG
#define I2S_SDI_one__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define I2S_SDI_one__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define I2S_SDI_one__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define I2S_SDI_one__SLW CYREG_PRT12_SLW

/* I2S_SDI_six */
#define I2S_SDI_six__0__INTTYPE CYREG_PICU12_INTTYPE6
#define I2S_SDI_six__0__MASK 0x40u
#define I2S_SDI_six__0__PC CYREG_PRT12_PC6
#define I2S_SDI_six__0__PORT 12u
#define I2S_SDI_six__0__SHIFT 6u
#define I2S_SDI_six__AG CYREG_PRT12_AG
#define I2S_SDI_six__BIE CYREG_PRT12_BIE
#define I2S_SDI_six__BIT_MASK CYREG_PRT12_BIT_MASK
#define I2S_SDI_six__BYP CYREG_PRT12_BYP
#define I2S_SDI_six__DM0 CYREG_PRT12_DM0
#define I2S_SDI_six__DM1 CYREG_PRT12_DM1
#define I2S_SDI_six__DM2 CYREG_PRT12_DM2
#define I2S_SDI_six__DR CYREG_PRT12_DR
#define I2S_SDI_six__INP_DIS CYREG_PRT12_INP_DIS
#define I2S_SDI_six__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define I2S_SDI_six__MASK 0x40u
#define I2S_SDI_six__PORT 12u
#define I2S_SDI_six__PRT CYREG_PRT12_PRT
#define I2S_SDI_six__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define I2S_SDI_six__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define I2S_SDI_six__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define I2S_SDI_six__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define I2S_SDI_six__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define I2S_SDI_six__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define I2S_SDI_six__PS CYREG_PRT12_PS
#define I2S_SDI_six__SHIFT 6u
#define I2S_SDI_six__SIO_CFG CYREG_PRT12_SIO_CFG
#define I2S_SDI_six__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define I2S_SDI_six__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define I2S_SDI_six__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define I2S_SDI_six__SLW CYREG_PRT12_SLW

/* I2S_SDI_two */
#define I2S_SDI_two__0__INTTYPE CYREG_PICU3_INTTYPE0
#define I2S_SDI_two__0__MASK 0x01u
#define I2S_SDI_two__0__PC CYREG_PRT3_PC0
#define I2S_SDI_two__0__PORT 3u
#define I2S_SDI_two__0__SHIFT 0u
#define I2S_SDI_two__AG CYREG_PRT3_AG
#define I2S_SDI_two__AMUX CYREG_PRT3_AMUX
#define I2S_SDI_two__BIE CYREG_PRT3_BIE
#define I2S_SDI_two__BIT_MASK CYREG_PRT3_BIT_MASK
#define I2S_SDI_two__BYP CYREG_PRT3_BYP
#define I2S_SDI_two__CTL CYREG_PRT3_CTL
#define I2S_SDI_two__DM0 CYREG_PRT3_DM0
#define I2S_SDI_two__DM1 CYREG_PRT3_DM1
#define I2S_SDI_two__DM2 CYREG_PRT3_DM2
#define I2S_SDI_two__DR CYREG_PRT3_DR
#define I2S_SDI_two__INP_DIS CYREG_PRT3_INP_DIS
#define I2S_SDI_two__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define I2S_SDI_two__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define I2S_SDI_two__LCD_EN CYREG_PRT3_LCD_EN
#define I2S_SDI_two__MASK 0x01u
#define I2S_SDI_two__PORT 3u
#define I2S_SDI_two__PRT CYREG_PRT3_PRT
#define I2S_SDI_two__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define I2S_SDI_two__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define I2S_SDI_two__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define I2S_SDI_two__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define I2S_SDI_two__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define I2S_SDI_two__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define I2S_SDI_two__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define I2S_SDI_two__PS CYREG_PRT3_PS
#define I2S_SDI_two__SHIFT 0u
#define I2S_SDI_two__SLW CYREG_PRT3_SLW

/* I2S_five_ws */
#define I2S_five_ws__0__INTTYPE CYREG_PICU3_INTTYPE5
#define I2S_five_ws__0__MASK 0x20u
#define I2S_five_ws__0__PC CYREG_PRT3_PC5
#define I2S_five_ws__0__PORT 3u
#define I2S_five_ws__0__SHIFT 5u
#define I2S_five_ws__AG CYREG_PRT3_AG
#define I2S_five_ws__AMUX CYREG_PRT3_AMUX
#define I2S_five_ws__BIE CYREG_PRT3_BIE
#define I2S_five_ws__BIT_MASK CYREG_PRT3_BIT_MASK
#define I2S_five_ws__BYP CYREG_PRT3_BYP
#define I2S_five_ws__CTL CYREG_PRT3_CTL
#define I2S_five_ws__DM0 CYREG_PRT3_DM0
#define I2S_five_ws__DM1 CYREG_PRT3_DM1
#define I2S_five_ws__DM2 CYREG_PRT3_DM2
#define I2S_five_ws__DR CYREG_PRT3_DR
#define I2S_five_ws__INP_DIS CYREG_PRT3_INP_DIS
#define I2S_five_ws__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define I2S_five_ws__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define I2S_five_ws__LCD_EN CYREG_PRT3_LCD_EN
#define I2S_five_ws__MASK 0x20u
#define I2S_five_ws__PORT 3u
#define I2S_five_ws__PRT CYREG_PRT3_PRT
#define I2S_five_ws__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define I2S_five_ws__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define I2S_five_ws__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define I2S_five_ws__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define I2S_five_ws__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define I2S_five_ws__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define I2S_five_ws__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define I2S_five_ws__PS CYREG_PRT3_PS
#define I2S_five_ws__SCK__INTTYPE CYREG_PICU3_INTTYPE5
#define I2S_five_ws__SCK__MASK 0x20u
#define I2S_five_ws__SCK__PC CYREG_PRT3_PC5
#define I2S_five_ws__SCK__PORT 3u
#define I2S_five_ws__SCK__SHIFT 5u
#define I2S_five_ws__SHIFT 5u
#define I2S_five_ws__SLW CYREG_PRT3_SLW

/* I2S_four_ws */
#define I2S_four_ws__0__INTTYPE CYREG_PICU15_INTTYPE0
#define I2S_four_ws__0__MASK 0x01u
#define I2S_four_ws__0__PC CYREG_IO_PC_PRT15_PC0
#define I2S_four_ws__0__PORT 15u
#define I2S_four_ws__0__SHIFT 0u
#define I2S_four_ws__AG CYREG_PRT15_AG
#define I2S_four_ws__AMUX CYREG_PRT15_AMUX
#define I2S_four_ws__BIE CYREG_PRT15_BIE
#define I2S_four_ws__BIT_MASK CYREG_PRT15_BIT_MASK
#define I2S_four_ws__BYP CYREG_PRT15_BYP
#define I2S_four_ws__CTL CYREG_PRT15_CTL
#define I2S_four_ws__DM0 CYREG_PRT15_DM0
#define I2S_four_ws__DM1 CYREG_PRT15_DM1
#define I2S_four_ws__DM2 CYREG_PRT15_DM2
#define I2S_four_ws__DR CYREG_PRT15_DR
#define I2S_four_ws__INP_DIS CYREG_PRT15_INP_DIS
#define I2S_four_ws__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define I2S_four_ws__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define I2S_four_ws__LCD_EN CYREG_PRT15_LCD_EN
#define I2S_four_ws__MASK 0x01u
#define I2S_four_ws__PORT 15u
#define I2S_four_ws__PRT CYREG_PRT15_PRT
#define I2S_four_ws__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define I2S_four_ws__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define I2S_four_ws__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define I2S_four_ws__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define I2S_four_ws__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define I2S_four_ws__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define I2S_four_ws__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define I2S_four_ws__PS CYREG_PRT15_PS
#define I2S_four_ws__SCK__INTTYPE CYREG_PICU15_INTTYPE0
#define I2S_four_ws__SCK__MASK 0x01u
#define I2S_four_ws__SCK__PC CYREG_IO_PC_PRT15_PC0
#define I2S_four_ws__SCK__PORT 15u
#define I2S_four_ws__SCK__SHIFT 0u
#define I2S_four_ws__SHIFT 0u
#define I2S_four_ws__SLW CYREG_PRT15_SLW

/* DmaI2S_eight */
#define DmaI2S_eight__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define DmaI2S_eight__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define DmaI2S_eight__INTC_MASK 0x01u
#define DmaI2S_eight__INTC_NUMBER 0u
#define DmaI2S_eight__INTC_PRIOR_NUM 7u
#define DmaI2S_eight__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define DmaI2S_eight__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define DmaI2S_eight__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* DmaI2S_seven */
#define DmaI2S_seven__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define DmaI2S_seven__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define DmaI2S_seven__INTC_MASK 0x10u
#define DmaI2S_seven__INTC_NUMBER 4u
#define DmaI2S_seven__INTC_PRIOR_NUM 7u
#define DmaI2S_seven__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define DmaI2S_seven__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define DmaI2S_seven__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* DmaI2S_three */
#define DmaI2S_three__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define DmaI2S_three__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define DmaI2S_three__INTC_MASK 0x40u
#define DmaI2S_three__INTC_NUMBER 6u
#define DmaI2S_three__INTC_PRIOR_NUM 7u
#define DmaI2S_three__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define DmaI2S_three__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define DmaI2S_three__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* I2S_DMA_five */
#define I2S_DMA_five__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define I2S_DMA_five__DRQ_NUMBER 1u
#define I2S_DMA_five__NUMBEROF_TDS 0u
#define I2S_DMA_five__PRIORITY 2u
#define I2S_DMA_five__TERMIN_EN 0u
#define I2S_DMA_five__TERMIN_SEL 0u
#define I2S_DMA_five__TERMOUT0_EN 1u
#define I2S_DMA_five__TERMOUT0_SEL 1u
#define I2S_DMA_five__TERMOUT1_EN 0u
#define I2S_DMA_five__TERMOUT1_SEL 0u

/* I2S_DMA_four */
#define I2S_DMA_four__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define I2S_DMA_four__DRQ_NUMBER 2u
#define I2S_DMA_four__NUMBEROF_TDS 0u
#define I2S_DMA_four__PRIORITY 2u
#define I2S_DMA_four__TERMIN_EN 0u
#define I2S_DMA_four__TERMIN_SEL 0u
#define I2S_DMA_four__TERMOUT0_EN 1u
#define I2S_DMA_four__TERMOUT0_SEL 2u
#define I2S_DMA_four__TERMOUT1_EN 0u
#define I2S_DMA_four__TERMOUT1_SEL 0u

/* I2S_SDI_five */
#define I2S_SDI_five__0__INTTYPE CYREG_PICU3_INTTYPE6
#define I2S_SDI_five__0__MASK 0x40u
#define I2S_SDI_five__0__PC CYREG_PRT3_PC6
#define I2S_SDI_five__0__PORT 3u
#define I2S_SDI_five__0__SHIFT 6u
#define I2S_SDI_five__AG CYREG_PRT3_AG
#define I2S_SDI_five__AMUX CYREG_PRT3_AMUX
#define I2S_SDI_five__BIE CYREG_PRT3_BIE
#define I2S_SDI_five__BIT_MASK CYREG_PRT3_BIT_MASK
#define I2S_SDI_five__BYP CYREG_PRT3_BYP
#define I2S_SDI_five__CTL CYREG_PRT3_CTL
#define I2S_SDI_five__DM0 CYREG_PRT3_DM0
#define I2S_SDI_five__DM1 CYREG_PRT3_DM1
#define I2S_SDI_five__DM2 CYREG_PRT3_DM2
#define I2S_SDI_five__DR CYREG_PRT3_DR
#define I2S_SDI_five__INP_DIS CYREG_PRT3_INP_DIS
#define I2S_SDI_five__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define I2S_SDI_five__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define I2S_SDI_five__LCD_EN CYREG_PRT3_LCD_EN
#define I2S_SDI_five__MASK 0x40u
#define I2S_SDI_five__PORT 3u
#define I2S_SDI_five__PRT CYREG_PRT3_PRT
#define I2S_SDI_five__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define I2S_SDI_five__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define I2S_SDI_five__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define I2S_SDI_five__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define I2S_SDI_five__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define I2S_SDI_five__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define I2S_SDI_five__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define I2S_SDI_five__PS CYREG_PRT3_PS
#define I2S_SDI_five__SHIFT 6u
#define I2S_SDI_five__SLW CYREG_PRT3_SLW

/* I2S_SDI_four */
#define I2S_SDI_four__0__INTTYPE CYREG_PICU15_INTTYPE1
#define I2S_SDI_four__0__MASK 0x02u
#define I2S_SDI_four__0__PC CYREG_IO_PC_PRT15_PC1
#define I2S_SDI_four__0__PORT 15u
#define I2S_SDI_four__0__SHIFT 1u
#define I2S_SDI_four__AG CYREG_PRT15_AG
#define I2S_SDI_four__AMUX CYREG_PRT15_AMUX
#define I2S_SDI_four__BIE CYREG_PRT15_BIE
#define I2S_SDI_four__BIT_MASK CYREG_PRT15_BIT_MASK
#define I2S_SDI_four__BYP CYREG_PRT15_BYP
#define I2S_SDI_four__CTL CYREG_PRT15_CTL
#define I2S_SDI_four__DM0 CYREG_PRT15_DM0
#define I2S_SDI_four__DM1 CYREG_PRT15_DM1
#define I2S_SDI_four__DM2 CYREG_PRT15_DM2
#define I2S_SDI_four__DR CYREG_PRT15_DR
#define I2S_SDI_four__INP_DIS CYREG_PRT15_INP_DIS
#define I2S_SDI_four__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define I2S_SDI_four__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define I2S_SDI_four__LCD_EN CYREG_PRT15_LCD_EN
#define I2S_SDI_four__MASK 0x02u
#define I2S_SDI_four__PORT 15u
#define I2S_SDI_four__PRT CYREG_PRT15_PRT
#define I2S_SDI_four__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define I2S_SDI_four__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define I2S_SDI_four__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define I2S_SDI_four__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define I2S_SDI_four__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define I2S_SDI_four__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define I2S_SDI_four__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define I2S_SDI_four__PS CYREG_PRT15_PS
#define I2S_SDI_four__SHIFT 1u
#define I2S_SDI_four__SLW CYREG_PRT15_SLW

/* I2S_eight_ws */
#define I2S_eight_ws__0__INTTYPE CYREG_PICU15_INTTYPE2
#define I2S_eight_ws__0__MASK 0x04u
#define I2S_eight_ws__0__PC CYREG_IO_PC_PRT15_PC2
#define I2S_eight_ws__0__PORT 15u
#define I2S_eight_ws__0__SHIFT 2u
#define I2S_eight_ws__AG CYREG_PRT15_AG
#define I2S_eight_ws__AMUX CYREG_PRT15_AMUX
#define I2S_eight_ws__BIE CYREG_PRT15_BIE
#define I2S_eight_ws__BIT_MASK CYREG_PRT15_BIT_MASK
#define I2S_eight_ws__BYP CYREG_PRT15_BYP
#define I2S_eight_ws__CTL CYREG_PRT15_CTL
#define I2S_eight_ws__DM0 CYREG_PRT15_DM0
#define I2S_eight_ws__DM1 CYREG_PRT15_DM1
#define I2S_eight_ws__DM2 CYREG_PRT15_DM2
#define I2S_eight_ws__DR CYREG_PRT15_DR
#define I2S_eight_ws__INP_DIS CYREG_PRT15_INP_DIS
#define I2S_eight_ws__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define I2S_eight_ws__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define I2S_eight_ws__LCD_EN CYREG_PRT15_LCD_EN
#define I2S_eight_ws__MASK 0x04u
#define I2S_eight_ws__PORT 15u
#define I2S_eight_ws__PRT CYREG_PRT15_PRT
#define I2S_eight_ws__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define I2S_eight_ws__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define I2S_eight_ws__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define I2S_eight_ws__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define I2S_eight_ws__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define I2S_eight_ws__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define I2S_eight_ws__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define I2S_eight_ws__PS CYREG_PRT15_PS
#define I2S_eight_ws__SCK__INTTYPE CYREG_PICU15_INTTYPE2
#define I2S_eight_ws__SCK__MASK 0x04u
#define I2S_eight_ws__SCK__PC CYREG_IO_PC_PRT15_PC2
#define I2S_eight_ws__SCK__PORT 15u
#define I2S_eight_ws__SCK__SHIFT 2u
#define I2S_eight_ws__SHIFT 2u
#define I2S_eight_ws__SLW CYREG_PRT15_SLW

/* I2S_seven_ws */
#define I2S_seven_ws__0__INTTYPE CYREG_PICU0_INTTYPE1
#define I2S_seven_ws__0__MASK 0x02u
#define I2S_seven_ws__0__PC CYREG_PRT0_PC1
#define I2S_seven_ws__0__PORT 0u
#define I2S_seven_ws__0__SHIFT 1u
#define I2S_seven_ws__AG CYREG_PRT0_AG
#define I2S_seven_ws__AMUX CYREG_PRT0_AMUX
#define I2S_seven_ws__BIE CYREG_PRT0_BIE
#define I2S_seven_ws__BIT_MASK CYREG_PRT0_BIT_MASK
#define I2S_seven_ws__BYP CYREG_PRT0_BYP
#define I2S_seven_ws__CTL CYREG_PRT0_CTL
#define I2S_seven_ws__DM0 CYREG_PRT0_DM0
#define I2S_seven_ws__DM1 CYREG_PRT0_DM1
#define I2S_seven_ws__DM2 CYREG_PRT0_DM2
#define I2S_seven_ws__DR CYREG_PRT0_DR
#define I2S_seven_ws__INP_DIS CYREG_PRT0_INP_DIS
#define I2S_seven_ws__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define I2S_seven_ws__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define I2S_seven_ws__LCD_EN CYREG_PRT0_LCD_EN
#define I2S_seven_ws__MASK 0x02u
#define I2S_seven_ws__PORT 0u
#define I2S_seven_ws__PRT CYREG_PRT0_PRT
#define I2S_seven_ws__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define I2S_seven_ws__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define I2S_seven_ws__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define I2S_seven_ws__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define I2S_seven_ws__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define I2S_seven_ws__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define I2S_seven_ws__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define I2S_seven_ws__PS CYREG_PRT0_PS
#define I2S_seven_ws__SCK__INTTYPE CYREG_PICU0_INTTYPE1
#define I2S_seven_ws__SCK__MASK 0x02u
#define I2S_seven_ws__SCK__PC CYREG_PRT0_PC1
#define I2S_seven_ws__SCK__PORT 0u
#define I2S_seven_ws__SCK__SHIFT 1u
#define I2S_seven_ws__SHIFT 1u
#define I2S_seven_ws__SLW CYREG_PRT0_SLW

/* I2S_three_ws */
#define I2S_three_ws__0__INTTYPE CYREG_PICU1_INTTYPE4
#define I2S_three_ws__0__MASK 0x10u
#define I2S_three_ws__0__PC CYREG_PRT1_PC4
#define I2S_three_ws__0__PORT 1u
#define I2S_three_ws__0__SHIFT 4u
#define I2S_three_ws__AG CYREG_PRT1_AG
#define I2S_three_ws__AMUX CYREG_PRT1_AMUX
#define I2S_three_ws__BIE CYREG_PRT1_BIE
#define I2S_three_ws__BIT_MASK CYREG_PRT1_BIT_MASK
#define I2S_three_ws__BYP CYREG_PRT1_BYP
#define I2S_three_ws__CTL CYREG_PRT1_CTL
#define I2S_three_ws__DM0 CYREG_PRT1_DM0
#define I2S_three_ws__DM1 CYREG_PRT1_DM1
#define I2S_three_ws__DM2 CYREG_PRT1_DM2
#define I2S_three_ws__DR CYREG_PRT1_DR
#define I2S_three_ws__INP_DIS CYREG_PRT1_INP_DIS
#define I2S_three_ws__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define I2S_three_ws__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define I2S_three_ws__LCD_EN CYREG_PRT1_LCD_EN
#define I2S_three_ws__MASK 0x10u
#define I2S_three_ws__PORT 1u
#define I2S_three_ws__PRT CYREG_PRT1_PRT
#define I2S_three_ws__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define I2S_three_ws__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define I2S_three_ws__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define I2S_three_ws__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define I2S_three_ws__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define I2S_three_ws__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define I2S_three_ws__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define I2S_three_ws__PS CYREG_PRT1_PS
#define I2S_three_ws__SCK__INTTYPE CYREG_PICU1_INTTYPE4
#define I2S_three_ws__SCK__MASK 0x10u
#define I2S_three_ws__SCK__PC CYREG_PRT1_PC4
#define I2S_three_ws__SCK__PORT 1u
#define I2S_three_ws__SCK__SHIFT 4u
#define I2S_three_ws__SHIFT 4u
#define I2S_three_ws__SLW CYREG_PRT1_SLW

/* I2S_DMA_eight */
#define I2S_DMA_eight__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define I2S_DMA_eight__DRQ_NUMBER 0u
#define I2S_DMA_eight__NUMBEROF_TDS 0u
#define I2S_DMA_eight__PRIORITY 2u
#define I2S_DMA_eight__TERMIN_EN 0u
#define I2S_DMA_eight__TERMIN_SEL 0u
#define I2S_DMA_eight__TERMOUT0_EN 1u
#define I2S_DMA_eight__TERMOUT0_SEL 0u
#define I2S_DMA_eight__TERMOUT1_EN 0u
#define I2S_DMA_eight__TERMOUT1_SEL 0u

/* I2S_DMA_seven */
#define I2S_DMA_seven__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define I2S_DMA_seven__DRQ_NUMBER 4u
#define I2S_DMA_seven__NUMBEROF_TDS 0u
#define I2S_DMA_seven__PRIORITY 2u
#define I2S_DMA_seven__TERMIN_EN 0u
#define I2S_DMA_seven__TERMIN_SEL 0u
#define I2S_DMA_seven__TERMOUT0_EN 1u
#define I2S_DMA_seven__TERMOUT0_SEL 4u
#define I2S_DMA_seven__TERMOUT1_EN 0u
#define I2S_DMA_seven__TERMOUT1_SEL 0u

/* I2S_DMA_three */
#define I2S_DMA_three__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define I2S_DMA_three__DRQ_NUMBER 6u
#define I2S_DMA_three__NUMBEROF_TDS 0u
#define I2S_DMA_three__PRIORITY 2u
#define I2S_DMA_three__TERMIN_EN 0u
#define I2S_DMA_three__TERMIN_SEL 0u
#define I2S_DMA_three__TERMOUT0_EN 1u
#define I2S_DMA_three__TERMOUT0_SEL 6u
#define I2S_DMA_three__TERMOUT1_EN 0u
#define I2S_DMA_three__TERMOUT1_SEL 0u

/* I2S_SDI_eight */
#define I2S_SDI_eight__0__INTTYPE CYREG_PICU3_INTTYPE3
#define I2S_SDI_eight__0__MASK 0x08u
#define I2S_SDI_eight__0__PC CYREG_PRT3_PC3
#define I2S_SDI_eight__0__PORT 3u
#define I2S_SDI_eight__0__SHIFT 3u
#define I2S_SDI_eight__AG CYREG_PRT3_AG
#define I2S_SDI_eight__AMUX CYREG_PRT3_AMUX
#define I2S_SDI_eight__BIE CYREG_PRT3_BIE
#define I2S_SDI_eight__BIT_MASK CYREG_PRT3_BIT_MASK
#define I2S_SDI_eight__BYP CYREG_PRT3_BYP
#define I2S_SDI_eight__CTL CYREG_PRT3_CTL
#define I2S_SDI_eight__DM0 CYREG_PRT3_DM0
#define I2S_SDI_eight__DM1 CYREG_PRT3_DM1
#define I2S_SDI_eight__DM2 CYREG_PRT3_DM2
#define I2S_SDI_eight__DR CYREG_PRT3_DR
#define I2S_SDI_eight__INP_DIS CYREG_PRT3_INP_DIS
#define I2S_SDI_eight__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define I2S_SDI_eight__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define I2S_SDI_eight__LCD_EN CYREG_PRT3_LCD_EN
#define I2S_SDI_eight__MASK 0x08u
#define I2S_SDI_eight__PORT 3u
#define I2S_SDI_eight__PRT CYREG_PRT3_PRT
#define I2S_SDI_eight__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define I2S_SDI_eight__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define I2S_SDI_eight__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define I2S_SDI_eight__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define I2S_SDI_eight__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define I2S_SDI_eight__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define I2S_SDI_eight__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define I2S_SDI_eight__PS CYREG_PRT3_PS
#define I2S_SDI_eight__SHIFT 3u
#define I2S_SDI_eight__SLW CYREG_PRT3_SLW

/* I2S_SDI_seven */
#define I2S_SDI_seven__0__INTTYPE CYREG_PICU15_INTTYPE3
#define I2S_SDI_seven__0__MASK 0x08u
#define I2S_SDI_seven__0__PC CYREG_IO_PC_PRT15_PC3
#define I2S_SDI_seven__0__PORT 15u
#define I2S_SDI_seven__0__SHIFT 3u
#define I2S_SDI_seven__AG CYREG_PRT15_AG
#define I2S_SDI_seven__AMUX CYREG_PRT15_AMUX
#define I2S_SDI_seven__BIE CYREG_PRT15_BIE
#define I2S_SDI_seven__BIT_MASK CYREG_PRT15_BIT_MASK
#define I2S_SDI_seven__BYP CYREG_PRT15_BYP
#define I2S_SDI_seven__CTL CYREG_PRT15_CTL
#define I2S_SDI_seven__DM0 CYREG_PRT15_DM0
#define I2S_SDI_seven__DM1 CYREG_PRT15_DM1
#define I2S_SDI_seven__DM2 CYREG_PRT15_DM2
#define I2S_SDI_seven__DR CYREG_PRT15_DR
#define I2S_SDI_seven__INP_DIS CYREG_PRT15_INP_DIS
#define I2S_SDI_seven__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define I2S_SDI_seven__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define I2S_SDI_seven__LCD_EN CYREG_PRT15_LCD_EN
#define I2S_SDI_seven__MASK 0x08u
#define I2S_SDI_seven__PORT 15u
#define I2S_SDI_seven__PRT CYREG_PRT15_PRT
#define I2S_SDI_seven__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define I2S_SDI_seven__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define I2S_SDI_seven__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define I2S_SDI_seven__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define I2S_SDI_seven__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define I2S_SDI_seven__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define I2S_SDI_seven__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define I2S_SDI_seven__PS CYREG_PRT15_PS
#define I2S_SDI_seven__SHIFT 3u
#define I2S_SDI_seven__SLW CYREG_PRT15_SLW

/* I2S_SDI_three */
#define I2S_SDI_three__0__INTTYPE CYREG_PICU1_INTTYPE5
#define I2S_SDI_three__0__MASK 0x20u
#define I2S_SDI_three__0__PC CYREG_PRT1_PC5
#define I2S_SDI_three__0__PORT 1u
#define I2S_SDI_three__0__SHIFT 5u
#define I2S_SDI_three__AG CYREG_PRT1_AG
#define I2S_SDI_three__AMUX CYREG_PRT1_AMUX
#define I2S_SDI_three__BIE CYREG_PRT1_BIE
#define I2S_SDI_three__BIT_MASK CYREG_PRT1_BIT_MASK
#define I2S_SDI_three__BYP CYREG_PRT1_BYP
#define I2S_SDI_three__CTL CYREG_PRT1_CTL
#define I2S_SDI_three__DM0 CYREG_PRT1_DM0
#define I2S_SDI_three__DM1 CYREG_PRT1_DM1
#define I2S_SDI_three__DM2 CYREG_PRT1_DM2
#define I2S_SDI_three__DR CYREG_PRT1_DR
#define I2S_SDI_three__INP_DIS CYREG_PRT1_INP_DIS
#define I2S_SDI_three__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define I2S_SDI_three__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define I2S_SDI_three__LCD_EN CYREG_PRT1_LCD_EN
#define I2S_SDI_three__MASK 0x20u
#define I2S_SDI_three__PORT 1u
#define I2S_SDI_three__PRT CYREG_PRT1_PRT
#define I2S_SDI_three__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define I2S_SDI_three__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define I2S_SDI_three__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define I2S_SDI_three__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define I2S_SDI_three__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define I2S_SDI_three__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define I2S_SDI_three__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define I2S_SDI_three__PS CYREG_PRT1_PS
#define I2S_SDI_three__SHIFT 5u
#define I2S_SDI_three__SLW CYREG_PRT1_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 48000000U
#define BCLK__BUS_CLK__KHZ 48000U
#define BCLK__BUS_CLK__MHZ 48U
#define CY_PROJECT_NAME "SamplingCircuit"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO0 3.3
#define CYDEV_VDDIO0_MV 3300
#define CYDEV_VDDIO1 3.3
#define CYDEV_VDDIO1_MV 3300
#define CYDEV_VDDIO2 3.3
#define CYDEV_VDDIO2_MV 3300
#define CYDEV_VDDIO3 3.3
#define CYDEV_VDDIO3_MV 3300
#define CYDEV_VIO0 3.3
#define CYDEV_VIO0_MV 3300
#define CYDEV_VIO1 3.3
#define CYDEV_VIO1_MV 3300
#define CYDEV_VIO2 3.3
#define CYDEV_VIO2_MV 3300
#define CYDEV_VIO3 3.3
#define CYDEV_VIO3_MV 3300
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x000001FFu
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
