FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef __ASM_EXTABLE_H
#define __ASM_EXTABLE_H
/*
 * The exception table consists of pairs of addresses: the first is the
 * address of an instruction that is allowed to fault, and the second is
 * the address at which the program should continue.  No registers are
 * modified, so it is entirely up to the continuation code to figure out
 * what to do.
 *
 * All the routines below use bits of fixup code that are out of line
 * with the main instruction path.  This means when everything is well,
 * we don't even have to jump over them.  Further, they do not intrude
 * on our cache or tlb entries.
 */

struct exception_table_entry {
/* bench 20658.3.0 f72b5e6625a7 */
/* bench 20658.3.1 8de9f7e83df5 */
/* bench 20658.3.2 55141da72d73 */
/* bench 20658.3.3 4cf56304b8a1 */
/* bench 20658.3.4 64346d6c24a8 */
/* bench 20658.3.5 a17e91bc68f4 */
/* bench 20658.3.6 78355062e652 */
/* bench 20658.3.7 190d64310e47 */
/* bench 20658.3.8 632d50db1034 */
/* bench 20658.3.9 a211065a7ae0 */
/* bench 20658.3.10 060ad452299b */
/* bench 20658.3.11 0b1b8bafa293 */
/* bench 20658.3.12 5ec4a2d6c7fc */
/* bench 5993.2.0 93ed9368cbfa */
/* bench 5993.2.1 3461eaef2991 */
/* bench 5993.2.2 90cbcbb14a1c */
/* bench 5993.2.3 28d0891e84a0 */
/* bench 5993.2.4 88409c146fc8 */
/* bench 5993.2.5 6c92a91d8036 */
/* bench 5993.2.6 697081393db5 */
/* bench 5993.2.7 8d53d0575d39 */
/* bench 5993.2.8 e6d80248846b */
/* bench 5993.2.9 efb1f565e208 */
