INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab8_FSM/lab8_FSM.srcs/sources_1/imports/new/fsm_traffic_light.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm_traffic_light'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab8_FSM/lab8_FSM.srcs/sim_1/imports/new/fsm_traffic_light_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm_traffic_light_tb'
