{
  "module_name": "ti-emif-sram.h",
  "hash_id": "a25507da8e77ac45e8a8f35e1255051b2a8d13dbff8dd6e50d607e04d5aff1ba",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/ti-emif-sram.h",
  "human_readable_source": " \n \n#ifndef __LINUX_TI_EMIF_H\n#define __LINUX_TI_EMIF_H\n\n#include <linux/kbuild.h>\n#include <linux/types.h>\n#ifndef __ASSEMBLY__\n\nstruct emif_regs_amx3 {\n\tu32 emif_sdcfg_val;\n\tu32 emif_timing1_val;\n\tu32 emif_timing2_val;\n\tu32 emif_timing3_val;\n\tu32 emif_ref_ctrl_val;\n\tu32 emif_zqcfg_val;\n\tu32 emif_pmcr_val;\n\tu32 emif_pmcr_shdw_val;\n\tu32 emif_rd_wr_level_ramp_ctrl;\n\tu32 emif_rd_wr_exec_thresh;\n\tu32 emif_cos_config;\n\tu32 emif_priority_to_cos_mapping;\n\tu32 emif_connect_id_serv_1_map;\n\tu32 emif_connect_id_serv_2_map;\n\tu32 emif_ocp_config_val;\n\tu32 emif_lpddr2_nvm_tim;\n\tu32 emif_lpddr2_nvm_tim_shdw;\n\tu32 emif_dll_calib_ctrl_val;\n\tu32 emif_dll_calib_ctrl_val_shdw;\n\tu32 emif_ddr_phy_ctlr_1;\n\tu32 emif_ext_phy_ctrl_vals[120];\n};\n\nstruct ti_emif_pm_data {\n\tvoid __iomem *ti_emif_base_addr_virt;\n\tphys_addr_t ti_emif_base_addr_phys;\n\tunsigned long ti_emif_sram_config;\n\tstruct emif_regs_amx3 *regs_virt;\n\tphys_addr_t regs_phys;\n} __packed __aligned(8);\n\nstruct ti_emif_pm_functions {\n\tu32 save_context;\n\tu32 restore_context;\n\tu32 run_hw_leveling;\n\tu32 enter_sr;\n\tu32 exit_sr;\n\tu32 abort_sr;\n} __packed __aligned(8);\n\nstatic inline void ti_emif_asm_offsets(void)\n{\n\tDEFINE(EMIF_SDCFG_VAL_OFFSET,\n\t       offsetof(struct emif_regs_amx3, emif_sdcfg_val));\n\tDEFINE(EMIF_TIMING1_VAL_OFFSET,\n\t       offsetof(struct emif_regs_amx3, emif_timing1_val));\n\tDEFINE(EMIF_TIMING2_VAL_OFFSET,\n\t       offsetof(struct emif_regs_amx3, emif_timing2_val));\n\tDEFINE(EMIF_TIMING3_VAL_OFFSET,\n\t       offsetof(struct emif_regs_amx3, emif_timing3_val));\n\tDEFINE(EMIF_REF_CTRL_VAL_OFFSET,\n\t       offsetof(struct emif_regs_amx3, emif_ref_ctrl_val));\n\tDEFINE(EMIF_ZQCFG_VAL_OFFSET,\n\t       offsetof(struct emif_regs_amx3, emif_zqcfg_val));\n\tDEFINE(EMIF_PMCR_VAL_OFFSET,\n\t       offsetof(struct emif_regs_amx3, emif_pmcr_val));\n\tDEFINE(EMIF_PMCR_SHDW_VAL_OFFSET,\n\t       offsetof(struct emif_regs_amx3, emif_pmcr_shdw_val));\n\tDEFINE(EMIF_RD_WR_LEVEL_RAMP_CTRL_OFFSET,\n\t       offsetof(struct emif_regs_amx3, emif_rd_wr_level_ramp_ctrl));\n\tDEFINE(EMIF_RD_WR_EXEC_THRESH_OFFSET,\n\t       offsetof(struct emif_regs_amx3, emif_rd_wr_exec_thresh));\n\tDEFINE(EMIF_COS_CONFIG_OFFSET,\n\t       offsetof(struct emif_regs_amx3, emif_cos_config));\n\tDEFINE(EMIF_PRIORITY_TO_COS_MAPPING_OFFSET,\n\t       offsetof(struct emif_regs_amx3, emif_priority_to_cos_mapping));\n\tDEFINE(EMIF_CONNECT_ID_SERV_1_MAP_OFFSET,\n\t       offsetof(struct emif_regs_amx3, emif_connect_id_serv_1_map));\n\tDEFINE(EMIF_CONNECT_ID_SERV_2_MAP_OFFSET,\n\t       offsetof(struct emif_regs_amx3, emif_connect_id_serv_2_map));\n\tDEFINE(EMIF_OCP_CONFIG_VAL_OFFSET,\n\t       offsetof(struct emif_regs_amx3, emif_ocp_config_val));\n\tDEFINE(EMIF_LPDDR2_NVM_TIM_OFFSET,\n\t       offsetof(struct emif_regs_amx3, emif_lpddr2_nvm_tim));\n\tDEFINE(EMIF_LPDDR2_NVM_TIM_SHDW_OFFSET,\n\t       offsetof(struct emif_regs_amx3, emif_lpddr2_nvm_tim_shdw));\n\tDEFINE(EMIF_DLL_CALIB_CTRL_VAL_OFFSET,\n\t       offsetof(struct emif_regs_amx3, emif_dll_calib_ctrl_val));\n\tDEFINE(EMIF_DLL_CALIB_CTRL_VAL_SHDW_OFFSET,\n\t       offsetof(struct emif_regs_amx3, emif_dll_calib_ctrl_val_shdw));\n\tDEFINE(EMIF_DDR_PHY_CTLR_1_OFFSET,\n\t       offsetof(struct emif_regs_amx3, emif_ddr_phy_ctlr_1));\n\tDEFINE(EMIF_EXT_PHY_CTRL_VALS_OFFSET,\n\t       offsetof(struct emif_regs_amx3, emif_ext_phy_ctrl_vals));\n\tDEFINE(EMIF_REGS_AMX3_SIZE, sizeof(struct emif_regs_amx3));\n\n\tBLANK();\n\n\tDEFINE(EMIF_PM_BASE_ADDR_VIRT_OFFSET,\n\t       offsetof(struct ti_emif_pm_data, ti_emif_base_addr_virt));\n\tDEFINE(EMIF_PM_BASE_ADDR_PHYS_OFFSET,\n\t       offsetof(struct ti_emif_pm_data, ti_emif_base_addr_phys));\n\tDEFINE(EMIF_PM_CONFIG_OFFSET,\n\t       offsetof(struct ti_emif_pm_data, ti_emif_sram_config));\n\tDEFINE(EMIF_PM_REGS_VIRT_OFFSET,\n\t       offsetof(struct ti_emif_pm_data, regs_virt));\n\tDEFINE(EMIF_PM_REGS_PHYS_OFFSET,\n\t       offsetof(struct ti_emif_pm_data, regs_phys));\n\tDEFINE(EMIF_PM_DATA_SIZE, sizeof(struct ti_emif_pm_data));\n\n\tBLANK();\n\n\tDEFINE(EMIF_PM_SAVE_CONTEXT_OFFSET,\n\t       offsetof(struct ti_emif_pm_functions, save_context));\n\tDEFINE(EMIF_PM_RESTORE_CONTEXT_OFFSET,\n\t       offsetof(struct ti_emif_pm_functions, restore_context));\n\tDEFINE(EMIF_PM_RUN_HW_LEVELING,\n\t       offsetof(struct ti_emif_pm_functions, run_hw_leveling));\n\tDEFINE(EMIF_PM_ENTER_SR_OFFSET,\n\t       offsetof(struct ti_emif_pm_functions, enter_sr));\n\tDEFINE(EMIF_PM_EXIT_SR_OFFSET,\n\t       offsetof(struct ti_emif_pm_functions, exit_sr));\n\tDEFINE(EMIF_PM_ABORT_SR_OFFSET,\n\t       offsetof(struct ti_emif_pm_functions, abort_sr));\n\tDEFINE(EMIF_PM_FUNCTIONS_SIZE, sizeof(struct ti_emif_pm_functions));\n}\n\nstruct gen_pool;\n\nint ti_emif_copy_pm_function_table(struct gen_pool *sram_pool, void *dst);\nint ti_emif_get_mem_type(void);\n\n#endif\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}